Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Sep 24 04:59:54 2024
| Host         : Leor-PC-5530 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file simon_cipher_top_encrypt_decrypt_timing_summary_routed.rpt -pb simon_cipher_top_encrypt_decrypt_timing_summary_routed.pb -rpx simon_cipher_top_encrypt_decrypt_timing_summary_routed.rpx -warn_on_violation
| Design       : simon_cipher_top_encrypt_decrypt
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  14          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.821        0.000                      0                 6612        0.008        0.000                      0                 6612        4.500        0.000                       0                  6084  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.821        0.000                      0                 6612        0.008        0.000                      0                 6612        4.500        0.000                       0                  6084  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.821ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.008ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.821ns  (required time - arrival time)
  Source:                 decrypt/key_schedule_create/c_key_schedule_out_reg_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encrypt/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.436ns  (logic 2.162ns (39.770%)  route 3.274ns (60.230%))
  Logic Levels:           8  (CARRY4=6 LUT4=1 LUT6=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=6083, routed)        1.558     5.079    decrypt/key_schedule_create/clk_IBUF_BUFG
    SLICE_X52Y20         FDRE                                         r  decrypt/key_schedule_create/c_key_schedule_out_reg_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y20         FDRE (Prop_fdre_C_Q)         0.518     5.597 r  decrypt/key_schedule_create/c_key_schedule_out_reg_reg[0][3]/Q
                         net (fo=3, routed)           1.165     6.762    encrypt/D[3]
    SLICE_X49Y20         LUT6 (Prop_lut6_I1_O)        0.124     6.886 r  encrypt/counter[7]_i_45/O
                         net (fo=1, routed)           0.000     6.886    encrypt/counter[7]_i_45_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.436 r  encrypt/counter_reg[7]_i_38/CO[3]
                         net (fo=1, routed)           0.000     7.436    encrypt/counter_reg[7]_i_38_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.550 r  encrypt/counter_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.550    encrypt/counter_reg[7]_i_33_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.664 r  encrypt/counter_reg[7]_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.664    encrypt/counter_reg[7]_i_24_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.778 r  encrypt/counter_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.778    encrypt/counter_reg[7]_i_14_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.892 r  encrypt/counter_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.009     7.901    encrypt/counter_reg[7]_i_7_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.058 r  encrypt/counter_reg[7]_i_4/CO[1]
                         net (fo=1, routed)           1.420     9.478    encrypt/counter3
    SLICE_X58Y23         LUT4 (Prop_lut4_I0_O)        0.357     9.835 r  encrypt/counter[7]_i_1/O
                         net (fo=8, routed)           0.680    10.516    encrypt/counter[7]_i_1_n_0
    SLICE_X60Y23         FDRE                                         r  encrypt/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=6083, routed)        1.503    14.844    encrypt/clk_IBUF_BUFG
    SLICE_X60Y23         FDRE                                         r  encrypt/counter_reg[2]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X60Y23         FDRE (Setup_fdre_C_R)       -0.732    14.337    encrypt/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.337    
                         arrival time                         -10.516    
  -------------------------------------------------------------------
                         slack                                  3.821    

Slack (MET) :             3.821ns  (required time - arrival time)
  Source:                 decrypt/key_schedule_create/c_key_schedule_out_reg_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encrypt/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.436ns  (logic 2.162ns (39.770%)  route 3.274ns (60.230%))
  Logic Levels:           8  (CARRY4=6 LUT4=1 LUT6=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=6083, routed)        1.558     5.079    decrypt/key_schedule_create/clk_IBUF_BUFG
    SLICE_X52Y20         FDRE                                         r  decrypt/key_schedule_create/c_key_schedule_out_reg_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y20         FDRE (Prop_fdre_C_Q)         0.518     5.597 r  decrypt/key_schedule_create/c_key_schedule_out_reg_reg[0][3]/Q
                         net (fo=3, routed)           1.165     6.762    encrypt/D[3]
    SLICE_X49Y20         LUT6 (Prop_lut6_I1_O)        0.124     6.886 r  encrypt/counter[7]_i_45/O
                         net (fo=1, routed)           0.000     6.886    encrypt/counter[7]_i_45_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.436 r  encrypt/counter_reg[7]_i_38/CO[3]
                         net (fo=1, routed)           0.000     7.436    encrypt/counter_reg[7]_i_38_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.550 r  encrypt/counter_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.550    encrypt/counter_reg[7]_i_33_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.664 r  encrypt/counter_reg[7]_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.664    encrypt/counter_reg[7]_i_24_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.778 r  encrypt/counter_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.778    encrypt/counter_reg[7]_i_14_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.892 r  encrypt/counter_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.009     7.901    encrypt/counter_reg[7]_i_7_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.058 r  encrypt/counter_reg[7]_i_4/CO[1]
                         net (fo=1, routed)           1.420     9.478    encrypt/counter3
    SLICE_X58Y23         LUT4 (Prop_lut4_I0_O)        0.357     9.835 r  encrypt/counter[7]_i_1/O
                         net (fo=8, routed)           0.680    10.516    encrypt/counter[7]_i_1_n_0
    SLICE_X60Y23         FDRE                                         r  encrypt/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=6083, routed)        1.503    14.844    encrypt/clk_IBUF_BUFG
    SLICE_X60Y23         FDRE                                         r  encrypt/counter_reg[3]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X60Y23         FDRE (Setup_fdre_C_R)       -0.732    14.337    encrypt/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.337    
                         arrival time                         -10.516    
  -------------------------------------------------------------------
                         slack                                  3.821    

Slack (MET) :             3.821ns  (required time - arrival time)
  Source:                 decrypt/key_schedule_create/c_key_schedule_out_reg_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encrypt/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.436ns  (logic 2.162ns (39.770%)  route 3.274ns (60.230%))
  Logic Levels:           8  (CARRY4=6 LUT4=1 LUT6=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=6083, routed)        1.558     5.079    decrypt/key_schedule_create/clk_IBUF_BUFG
    SLICE_X52Y20         FDRE                                         r  decrypt/key_schedule_create/c_key_schedule_out_reg_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y20         FDRE (Prop_fdre_C_Q)         0.518     5.597 r  decrypt/key_schedule_create/c_key_schedule_out_reg_reg[0][3]/Q
                         net (fo=3, routed)           1.165     6.762    encrypt/D[3]
    SLICE_X49Y20         LUT6 (Prop_lut6_I1_O)        0.124     6.886 r  encrypt/counter[7]_i_45/O
                         net (fo=1, routed)           0.000     6.886    encrypt/counter[7]_i_45_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.436 r  encrypt/counter_reg[7]_i_38/CO[3]
                         net (fo=1, routed)           0.000     7.436    encrypt/counter_reg[7]_i_38_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.550 r  encrypt/counter_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.550    encrypt/counter_reg[7]_i_33_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.664 r  encrypt/counter_reg[7]_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.664    encrypt/counter_reg[7]_i_24_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.778 r  encrypt/counter_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.778    encrypt/counter_reg[7]_i_14_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.892 r  encrypt/counter_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.009     7.901    encrypt/counter_reg[7]_i_7_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.058 r  encrypt/counter_reg[7]_i_4/CO[1]
                         net (fo=1, routed)           1.420     9.478    encrypt/counter3
    SLICE_X58Y23         LUT4 (Prop_lut4_I0_O)        0.357     9.835 r  encrypt/counter[7]_i_1/O
                         net (fo=8, routed)           0.680    10.516    encrypt/counter[7]_i_1_n_0
    SLICE_X60Y23         FDRE                                         r  encrypt/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=6083, routed)        1.503    14.844    encrypt/clk_IBUF_BUFG
    SLICE_X60Y23         FDRE                                         r  encrypt/counter_reg[4]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X60Y23         FDRE (Setup_fdre_C_R)       -0.732    14.337    encrypt/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.337    
                         arrival time                         -10.516    
  -------------------------------------------------------------------
                         slack                                  3.821    

Slack (MET) :             3.821ns  (required time - arrival time)
  Source:                 decrypt/key_schedule_create/c_key_schedule_out_reg_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encrypt/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.436ns  (logic 2.162ns (39.770%)  route 3.274ns (60.230%))
  Logic Levels:           8  (CARRY4=6 LUT4=1 LUT6=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=6083, routed)        1.558     5.079    decrypt/key_schedule_create/clk_IBUF_BUFG
    SLICE_X52Y20         FDRE                                         r  decrypt/key_schedule_create/c_key_schedule_out_reg_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y20         FDRE (Prop_fdre_C_Q)         0.518     5.597 r  decrypt/key_schedule_create/c_key_schedule_out_reg_reg[0][3]/Q
                         net (fo=3, routed)           1.165     6.762    encrypt/D[3]
    SLICE_X49Y20         LUT6 (Prop_lut6_I1_O)        0.124     6.886 r  encrypt/counter[7]_i_45/O
                         net (fo=1, routed)           0.000     6.886    encrypt/counter[7]_i_45_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.436 r  encrypt/counter_reg[7]_i_38/CO[3]
                         net (fo=1, routed)           0.000     7.436    encrypt/counter_reg[7]_i_38_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.550 r  encrypt/counter_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.550    encrypt/counter_reg[7]_i_33_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.664 r  encrypt/counter_reg[7]_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.664    encrypt/counter_reg[7]_i_24_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.778 r  encrypt/counter_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.778    encrypt/counter_reg[7]_i_14_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.892 r  encrypt/counter_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.009     7.901    encrypt/counter_reg[7]_i_7_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.058 r  encrypt/counter_reg[7]_i_4/CO[1]
                         net (fo=1, routed)           1.420     9.478    encrypt/counter3
    SLICE_X58Y23         LUT4 (Prop_lut4_I0_O)        0.357     9.835 r  encrypt/counter[7]_i_1/O
                         net (fo=8, routed)           0.680    10.516    encrypt/counter[7]_i_1_n_0
    SLICE_X60Y23         FDRE                                         r  encrypt/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=6083, routed)        1.503    14.844    encrypt/clk_IBUF_BUFG
    SLICE_X60Y23         FDRE                                         r  encrypt/counter_reg[5]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X60Y23         FDRE (Setup_fdre_C_R)       -0.732    14.337    encrypt/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.337    
                         arrival time                         -10.516    
  -------------------------------------------------------------------
                         slack                                  3.821    

Slack (MET) :             3.821ns  (required time - arrival time)
  Source:                 decrypt/key_schedule_create/c_key_schedule_out_reg_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encrypt/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.436ns  (logic 2.162ns (39.770%)  route 3.274ns (60.230%))
  Logic Levels:           8  (CARRY4=6 LUT4=1 LUT6=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=6083, routed)        1.558     5.079    decrypt/key_schedule_create/clk_IBUF_BUFG
    SLICE_X52Y20         FDRE                                         r  decrypt/key_schedule_create/c_key_schedule_out_reg_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y20         FDRE (Prop_fdre_C_Q)         0.518     5.597 r  decrypt/key_schedule_create/c_key_schedule_out_reg_reg[0][3]/Q
                         net (fo=3, routed)           1.165     6.762    encrypt/D[3]
    SLICE_X49Y20         LUT6 (Prop_lut6_I1_O)        0.124     6.886 r  encrypt/counter[7]_i_45/O
                         net (fo=1, routed)           0.000     6.886    encrypt/counter[7]_i_45_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.436 r  encrypt/counter_reg[7]_i_38/CO[3]
                         net (fo=1, routed)           0.000     7.436    encrypt/counter_reg[7]_i_38_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.550 r  encrypt/counter_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.550    encrypt/counter_reg[7]_i_33_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.664 r  encrypt/counter_reg[7]_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.664    encrypt/counter_reg[7]_i_24_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.778 r  encrypt/counter_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.778    encrypt/counter_reg[7]_i_14_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.892 r  encrypt/counter_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.009     7.901    encrypt/counter_reg[7]_i_7_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.058 r  encrypt/counter_reg[7]_i_4/CO[1]
                         net (fo=1, routed)           1.420     9.478    encrypt/counter3
    SLICE_X58Y23         LUT4 (Prop_lut4_I0_O)        0.357     9.835 r  encrypt/counter[7]_i_1/O
                         net (fo=8, routed)           0.680    10.516    encrypt/counter[7]_i_1_n_0
    SLICE_X60Y23         FDRE                                         r  encrypt/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=6083, routed)        1.503    14.844    encrypt/clk_IBUF_BUFG
    SLICE_X60Y23         FDRE                                         r  encrypt/counter_reg[6]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X60Y23         FDRE (Setup_fdre_C_R)       -0.732    14.337    encrypt/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.337    
                         arrival time                         -10.516    
  -------------------------------------------------------------------
                         slack                                  3.821    

Slack (MET) :             3.821ns  (required time - arrival time)
  Source:                 decrypt/key_schedule_create/c_key_schedule_out_reg_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encrypt/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.436ns  (logic 2.162ns (39.770%)  route 3.274ns (60.230%))
  Logic Levels:           8  (CARRY4=6 LUT4=1 LUT6=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=6083, routed)        1.558     5.079    decrypt/key_schedule_create/clk_IBUF_BUFG
    SLICE_X52Y20         FDRE                                         r  decrypt/key_schedule_create/c_key_schedule_out_reg_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y20         FDRE (Prop_fdre_C_Q)         0.518     5.597 r  decrypt/key_schedule_create/c_key_schedule_out_reg_reg[0][3]/Q
                         net (fo=3, routed)           1.165     6.762    encrypt/D[3]
    SLICE_X49Y20         LUT6 (Prop_lut6_I1_O)        0.124     6.886 r  encrypt/counter[7]_i_45/O
                         net (fo=1, routed)           0.000     6.886    encrypt/counter[7]_i_45_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.436 r  encrypt/counter_reg[7]_i_38/CO[3]
                         net (fo=1, routed)           0.000     7.436    encrypt/counter_reg[7]_i_38_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.550 r  encrypt/counter_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.550    encrypt/counter_reg[7]_i_33_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.664 r  encrypt/counter_reg[7]_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.664    encrypt/counter_reg[7]_i_24_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.778 r  encrypt/counter_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.778    encrypt/counter_reg[7]_i_14_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.892 r  encrypt/counter_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.009     7.901    encrypt/counter_reg[7]_i_7_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.058 r  encrypt/counter_reg[7]_i_4/CO[1]
                         net (fo=1, routed)           1.420     9.478    encrypt/counter3
    SLICE_X58Y23         LUT4 (Prop_lut4_I0_O)        0.357     9.835 r  encrypt/counter[7]_i_1/O
                         net (fo=8, routed)           0.680    10.516    encrypt/counter[7]_i_1_n_0
    SLICE_X60Y23         FDRE                                         r  encrypt/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=6083, routed)        1.503    14.844    encrypt/clk_IBUF_BUFG
    SLICE_X60Y23         FDRE                                         r  encrypt/counter_reg[7]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X60Y23         FDRE (Setup_fdre_C_R)       -0.732    14.337    encrypt/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.337    
                         arrival time                         -10.516    
  -------------------------------------------------------------------
                         slack                                  3.821    

Slack (MET) :             4.045ns  (required time - arrival time)
  Source:                 decrypt/key_schedule_create/c_key_schedule_out_reg_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encrypt/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.308ns  (logic 2.162ns (40.733%)  route 3.146ns (59.267%))
  Logic Levels:           8  (CARRY4=6 LUT4=1 LUT6=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=6083, routed)        1.558     5.079    decrypt/key_schedule_create/clk_IBUF_BUFG
    SLICE_X52Y20         FDRE                                         r  decrypt/key_schedule_create/c_key_schedule_out_reg_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y20         FDRE (Prop_fdre_C_Q)         0.518     5.597 r  decrypt/key_schedule_create/c_key_schedule_out_reg_reg[0][3]/Q
                         net (fo=3, routed)           1.165     6.762    encrypt/D[3]
    SLICE_X49Y20         LUT6 (Prop_lut6_I1_O)        0.124     6.886 r  encrypt/counter[7]_i_45/O
                         net (fo=1, routed)           0.000     6.886    encrypt/counter[7]_i_45_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.436 r  encrypt/counter_reg[7]_i_38/CO[3]
                         net (fo=1, routed)           0.000     7.436    encrypt/counter_reg[7]_i_38_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.550 r  encrypt/counter_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.550    encrypt/counter_reg[7]_i_33_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.664 r  encrypt/counter_reg[7]_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.664    encrypt/counter_reg[7]_i_24_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.778 r  encrypt/counter_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.778    encrypt/counter_reg[7]_i_14_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.892 r  encrypt/counter_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.009     7.901    encrypt/counter_reg[7]_i_7_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.058 r  encrypt/counter_reg[7]_i_4/CO[1]
                         net (fo=1, routed)           1.420     9.478    encrypt/counter3
    SLICE_X58Y23         LUT4 (Prop_lut4_I0_O)        0.357     9.835 r  encrypt/counter[7]_i_1/O
                         net (fo=8, routed)           0.552    10.387    encrypt/counter[7]_i_1_n_0
    SLICE_X58Y23         FDRE                                         r  encrypt/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=6083, routed)        1.503    14.844    encrypt/clk_IBUF_BUFG
    SLICE_X58Y23         FDRE                                         r  encrypt/counter_reg[0]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X58Y23         FDRE (Setup_fdre_C_R)       -0.637    14.432    encrypt/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.432    
                         arrival time                         -10.387    
  -------------------------------------------------------------------
                         slack                                  4.045    

Slack (MET) :             4.045ns  (required time - arrival time)
  Source:                 decrypt/key_schedule_create/c_key_schedule_out_reg_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encrypt/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.308ns  (logic 2.162ns (40.733%)  route 3.146ns (59.267%))
  Logic Levels:           8  (CARRY4=6 LUT4=1 LUT6=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=6083, routed)        1.558     5.079    decrypt/key_schedule_create/clk_IBUF_BUFG
    SLICE_X52Y20         FDRE                                         r  decrypt/key_schedule_create/c_key_schedule_out_reg_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y20         FDRE (Prop_fdre_C_Q)         0.518     5.597 r  decrypt/key_schedule_create/c_key_schedule_out_reg_reg[0][3]/Q
                         net (fo=3, routed)           1.165     6.762    encrypt/D[3]
    SLICE_X49Y20         LUT6 (Prop_lut6_I1_O)        0.124     6.886 r  encrypt/counter[7]_i_45/O
                         net (fo=1, routed)           0.000     6.886    encrypt/counter[7]_i_45_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.436 r  encrypt/counter_reg[7]_i_38/CO[3]
                         net (fo=1, routed)           0.000     7.436    encrypt/counter_reg[7]_i_38_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.550 r  encrypt/counter_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.550    encrypt/counter_reg[7]_i_33_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.664 r  encrypt/counter_reg[7]_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.664    encrypt/counter_reg[7]_i_24_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.778 r  encrypt/counter_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.778    encrypt/counter_reg[7]_i_14_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.892 r  encrypt/counter_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.009     7.901    encrypt/counter_reg[7]_i_7_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.058 r  encrypt/counter_reg[7]_i_4/CO[1]
                         net (fo=1, routed)           1.420     9.478    encrypt/counter3
    SLICE_X58Y23         LUT4 (Prop_lut4_I0_O)        0.357     9.835 r  encrypt/counter[7]_i_1/O
                         net (fo=8, routed)           0.552    10.387    encrypt/counter[7]_i_1_n_0
    SLICE_X58Y23         FDRE                                         r  encrypt/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=6083, routed)        1.503    14.844    encrypt/clk_IBUF_BUFG
    SLICE_X58Y23         FDRE                                         r  encrypt/counter_reg[1]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X58Y23         FDRE (Setup_fdre_C_R)       -0.637    14.432    encrypt/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.432    
                         arrival time                         -10.387    
  -------------------------------------------------------------------
                         slack                                  4.045    

Slack (MET) :             4.879ns  (required time - arrival time)
  Source:                 decrypt/new_plaintext_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decrypt/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.627ns  (logic 1.774ns (38.340%)  route 2.853ns (61.660%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=6083, routed)        1.617     5.138    decrypt/clk_IBUF_BUFG
    SLICE_X61Y24         FDRE                                         r  decrypt/new_plaintext_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDRE (Prop_fdre_C_Q)         0.419     5.557 r  decrypt/new_plaintext_reg[9]/Q
                         net (fo=4, routed)           1.617     7.174    decrypt/new_plaintext_reg_n_0_[9]
    SLICE_X57Y20         LUT6 (Prop_lut6_I1_O)        0.299     7.473 r  decrypt/counter[7]_i_29/O
                         net (fo=1, routed)           0.000     7.473    decrypt/counter[7]_i_29_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.874 r  decrypt/counter_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.874    decrypt/counter_reg[7]_i_20_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.988 r  decrypt/counter_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.988    decrypt/counter_reg[7]_i_11_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.216 r  decrypt/counter_reg[7]_i_5__0/CO[2]
                         net (fo=1, routed)           0.448     8.664    decrypt/counter30_in
    SLICE_X55Y22         LUT4 (Prop_lut4_I2_O)        0.313     8.977 r  decrypt/counter[7]_i_1__0/O
                         net (fo=8, routed)           0.788     9.765    decrypt/counter[7]_i_1__0_n_0
    SLICE_X63Y21         FDRE                                         r  decrypt/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=6083, routed)        1.507    14.848    decrypt/clk_IBUF_BUFG
    SLICE_X63Y21         FDRE                                         r  decrypt/counter_reg[0]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X63Y21         FDRE (Setup_fdre_C_R)       -0.429    14.644    decrypt/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.644    
                         arrival time                          -9.765    
  -------------------------------------------------------------------
                         slack                                  4.879    

Slack (MET) :             4.879ns  (required time - arrival time)
  Source:                 decrypt/new_plaintext_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decrypt/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.627ns  (logic 1.774ns (38.340%)  route 2.853ns (61.660%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=6083, routed)        1.617     5.138    decrypt/clk_IBUF_BUFG
    SLICE_X61Y24         FDRE                                         r  decrypt/new_plaintext_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDRE (Prop_fdre_C_Q)         0.419     5.557 r  decrypt/new_plaintext_reg[9]/Q
                         net (fo=4, routed)           1.617     7.174    decrypt/new_plaintext_reg_n_0_[9]
    SLICE_X57Y20         LUT6 (Prop_lut6_I1_O)        0.299     7.473 r  decrypt/counter[7]_i_29/O
                         net (fo=1, routed)           0.000     7.473    decrypt/counter[7]_i_29_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.874 r  decrypt/counter_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.874    decrypt/counter_reg[7]_i_20_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.988 r  decrypt/counter_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.988    decrypt/counter_reg[7]_i_11_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.216 r  decrypt/counter_reg[7]_i_5__0/CO[2]
                         net (fo=1, routed)           0.448     8.664    decrypt/counter30_in
    SLICE_X55Y22         LUT4 (Prop_lut4_I2_O)        0.313     8.977 r  decrypt/counter[7]_i_1__0/O
                         net (fo=8, routed)           0.788     9.765    decrypt/counter[7]_i_1__0_n_0
    SLICE_X63Y21         FDRE                                         r  decrypt/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=6083, routed)        1.507    14.848    decrypt/clk_IBUF_BUFG
    SLICE_X63Y21         FDRE                                         r  decrypt/counter_reg[1]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X63Y21         FDRE (Setup_fdre_C_R)       -0.429    14.644    decrypt/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.644    
                         arrival time                          -9.765    
  -------------------------------------------------------------------
                         slack                                  4.879    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.008ns  (arrival time - required time)
  Source:                 encrypt/round_21/l_cphrtxt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encrypt/lower_plaintext_reg[20][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.128ns (44.973%)  route 0.157ns (55.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=6083, routed)        0.563     1.446    encrypt/round_21/clk_IBUF_BUFG
    SLICE_X35Y1          FDRE                                         r  encrypt/round_21/l_cphrtxt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y1          FDRE (Prop_fdre_C_Q)         0.128     1.574 r  encrypt/round_21/l_cphrtxt_reg[1]/Q
                         net (fo=1, routed)           0.157     1.731    encrypt/lower_ciphertext[20]_41[1]
    SLICE_X36Y0          FDRE                                         r  encrypt/lower_plaintext_reg[20][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6083, routed)        0.833     1.960    encrypt/clk_IBUF_BUFG
    SLICE_X36Y0          FDRE                                         r  encrypt/lower_plaintext_reg[20][1]/C
                         clock pessimism             -0.249     1.711    
    SLICE_X36Y0          FDRE (Hold_fdre_C_D)         0.012     1.723    encrypt/lower_plaintext_reg[20][1]
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 encrypt/round_6/u_cphrtxt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encrypt/upper_plaintext_reg[5][11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.545%)  route 0.198ns (58.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=6083, routed)        0.558     1.441    encrypt/round_6/clk_IBUF_BUFG
    SLICE_X39Y33         FDRE                                         r  encrypt/round_6/u_cphrtxt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  encrypt/round_6/u_cphrtxt_reg[11]/Q
                         net (fo=1, routed)           0.198     1.781    encrypt/upper_ciphertext[5]_10[11]
    SLICE_X34Y33         FDRE                                         r  encrypt/upper_plaintext_reg[5][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6083, routed)        0.824     1.951    encrypt/clk_IBUF_BUFG
    SLICE_X34Y33         FDRE                                         r  encrypt/upper_plaintext_reg[5][11]/C
                         clock pessimism             -0.249     1.702    
    SLICE_X34Y33         FDRE (Hold_fdre_C_D)         0.060     1.762    encrypt/upper_plaintext_reg[5][11]
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 encrypt/key_schedule_create/subkey_13/sr3_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encrypt/key_schedule_create/subkey_13/subkey_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.186ns (47.473%)  route 0.206ns (52.527%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=6083, routed)        0.554     1.437    encrypt/key_schedule_create/subkey_13/clk_IBUF_BUFG
    SLICE_X35Y19         FDRE                                         r  encrypt/key_schedule_create/subkey_13/sr3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y19         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  encrypt/key_schedule_create/subkey_13/sr3_reg[7]/Q
                         net (fo=2, routed)           0.206     1.784    encrypt/key_schedule_create/subkey_13/sr3[7]
    SLICE_X36Y19         LUT3 (Prop_lut3_I1_O)        0.045     1.829 r  encrypt/key_schedule_create/subkey_13/subkey_i[7]_i_1__8/O
                         net (fo=1, routed)           0.000     1.829    encrypt/key_schedule_create/subkey_13/subkey_i[7]_i_1__8_n_0
    SLICE_X36Y19         FDRE                                         r  encrypt/key_schedule_create/subkey_13/subkey_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6083, routed)        0.822     1.949    encrypt/key_schedule_create/subkey_13/clk_IBUF_BUFG
    SLICE_X36Y19         FDRE                                         r  encrypt/key_schedule_create/subkey_13/subkey_i_reg[7]/C
                         clock pessimism             -0.249     1.700    
    SLICE_X36Y19         FDRE (Hold_fdre_C_D)         0.107     1.807    encrypt/key_schedule_create/subkey_13/subkey_i_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 encrypt/round_6/u_cphrtxt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encrypt/upper_plaintext_reg[5][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.499%)  route 0.216ns (60.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=6083, routed)        0.557     1.440    encrypt/round_6/clk_IBUF_BUFG
    SLICE_X37Y32         FDRE                                         r  encrypt/round_6/u_cphrtxt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y32         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  encrypt/round_6/u_cphrtxt_reg[0]/Q
                         net (fo=1, routed)           0.216     1.797    encrypt/upper_ciphertext[5]_10[0]
    SLICE_X32Y32         FDRE                                         r  encrypt/upper_plaintext_reg[5][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6083, routed)        0.824     1.951    encrypt/clk_IBUF_BUFG
    SLICE_X32Y32         FDRE                                         r  encrypt/upper_plaintext_reg[5][0]/C
                         clock pessimism             -0.249     1.702    
    SLICE_X32Y32         FDRE (Hold_fdre_C_D)         0.072     1.774    encrypt/upper_plaintext_reg[5][0]
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 decrypt/round_18/l_cphrtxt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decrypt/lower_plaintext_reg[17][9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.128ns (43.873%)  route 0.164ns (56.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=6083, routed)        0.559     1.442    decrypt/round_18/clk_IBUF_BUFG
    SLICE_X36Y14         FDRE                                         r  decrypt/round_18/l_cphrtxt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y14         FDRE (Prop_fdre_C_Q)         0.128     1.570 r  decrypt/round_18/l_cphrtxt_reg[9]/Q
                         net (fo=1, routed)           0.164     1.734    decrypt/lower_ciphertext[17]_35[9]
    SLICE_X34Y15         FDRE                                         r  decrypt/lower_plaintext_reg[17][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6083, routed)        0.825     1.952    decrypt/clk_IBUF_BUFG
    SLICE_X34Y15         FDRE                                         r  decrypt/lower_plaintext_reg[17][9]/C
                         clock pessimism             -0.249     1.703    
    SLICE_X34Y15         FDRE (Hold_fdre_C_D)         0.007     1.710    decrypt/lower_plaintext_reg[17][9]
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 encrypt/key_schedule_create/subkey_7/subkey_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encrypt/key_schedule_create/c_key_schedule_in_reg[7][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.148ns (46.671%)  route 0.169ns (53.329%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=6083, routed)        0.553     1.436    encrypt/key_schedule_create/subkey_7/clk_IBUF_BUFG
    SLICE_X38Y27         FDRE                                         r  encrypt/key_schedule_create/subkey_7/subkey_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDRE (Prop_fdre_C_Q)         0.148     1.584 r  encrypt/key_schedule_create/subkey_7/subkey_i_reg[5]/Q
                         net (fo=1, routed)           0.169     1.753    encrypt/key_schedule_create/subkey_7_n_11
    SLICE_X35Y27         FDRE                                         r  encrypt/key_schedule_create/c_key_schedule_in_reg[7][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6083, routed)        0.818     1.945    encrypt/key_schedule_create/clk_IBUF_BUFG
    SLICE_X35Y27         FDRE                                         r  encrypt/key_schedule_create/c_key_schedule_in_reg[7][5]/C
                         clock pessimism             -0.249     1.696    
    SLICE_X35Y27         FDRE (Hold_fdre_C_D)         0.024     1.720    encrypt/key_schedule_create/c_key_schedule_in_reg[7][5]
  -------------------------------------------------------------------
                         required time                         -1.720    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 encrypt/round_6/u_cphrtxt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encrypt/upper_plaintext_reg[5][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.585%)  route 0.224ns (61.415%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=6083, routed)        0.557     1.440    encrypt/round_6/clk_IBUF_BUFG
    SLICE_X39Y32         FDRE                                         r  encrypt/round_6/u_cphrtxt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  encrypt/round_6/u_cphrtxt_reg[7]/Q
                         net (fo=1, routed)           0.224     1.806    encrypt/upper_ciphertext[5]_10[7]
    SLICE_X35Y32         FDRE                                         r  encrypt/upper_plaintext_reg[5][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6083, routed)        0.823     1.950    encrypt/clk_IBUF_BUFG
    SLICE_X35Y32         FDRE                                         r  encrypt/upper_plaintext_reg[5][7]/C
                         clock pessimism             -0.249     1.701    
    SLICE_X35Y32         FDRE (Hold_fdre_C_D)         0.071     1.772    encrypt/upper_plaintext_reg[5][7]
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 decrypt/lower_plaintext_reg[10][12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decrypt/round_12/u_cphrtxt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.226ns (58.084%)  route 0.163ns (41.916%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=6083, routed)        0.563     1.446    decrypt/clk_IBUF_BUFG
    SLICE_X39Y3          FDRE                                         r  decrypt/lower_plaintext_reg[10][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y3          FDRE (Prop_fdre_C_Q)         0.128     1.574 r  decrypt/lower_plaintext_reg[10][12]/Q
                         net (fo=1, routed)           0.163     1.737    decrypt/round_12/u_cphrtxt_reg[15]_0[12]
    SLICE_X35Y3          LUT5 (Prop_lut5_I0_O)        0.098     1.835 r  decrypt/round_12/u_cphrtxt[12]_i_1__0/O
                         net (fo=1, routed)           0.000     1.835    decrypt/round_12/u_cphrtxt[12]_i_1__0_n_0
    SLICE_X35Y3          FDRE                                         r  decrypt/round_12/u_cphrtxt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6083, routed)        0.831     1.958    decrypt/round_12/clk_IBUF_BUFG
    SLICE_X35Y3          FDRE                                         r  decrypt/round_12/u_cphrtxt_reg[12]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X35Y3          FDRE (Hold_fdre_C_D)         0.091     1.800    decrypt/round_12/u_cphrtxt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 encrypt/key_schedule_create/subkey_13/sr3_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encrypt/key_schedule_create/subkey_13/subkey_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.186ns (47.473%)  route 0.206ns (52.527%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=6083, routed)        0.554     1.437    encrypt/key_schedule_create/subkey_13/clk_IBUF_BUFG
    SLICE_X35Y19         FDRE                                         r  encrypt/key_schedule_create/subkey_13/sr3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y19         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  encrypt/key_schedule_create/subkey_13/sr3_reg[7]/Q
                         net (fo=2, routed)           0.206     1.784    encrypt/key_schedule_create/subkey_13/sr3[7]
    SLICE_X36Y19         LUT3 (Prop_lut3_I0_O)        0.045     1.829 r  encrypt/key_schedule_create/subkey_13/subkey_i[6]_i_1__8/O
                         net (fo=1, routed)           0.000     1.829    encrypt/key_schedule_create/subkey_13/subkey_i[6]_i_1__8_n_0
    SLICE_X36Y19         FDRE                                         r  encrypt/key_schedule_create/subkey_13/subkey_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6083, routed)        0.822     1.949    encrypt/key_schedule_create/subkey_13/clk_IBUF_BUFG
    SLICE_X36Y19         FDRE                                         r  encrypt/key_schedule_create/subkey_13/subkey_i_reg[6]/C
                         clock pessimism             -0.249     1.700    
    SLICE_X36Y19         FDRE (Hold_fdre_C_D)         0.092     1.792    encrypt/key_schedule_create/subkey_13/subkey_i_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 encrypt/lower_plaintext_reg[20][11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encrypt/round_22/u_cphrtxt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.247ns (58.012%)  route 0.179ns (41.988%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=6083, routed)        0.563     1.446    encrypt/clk_IBUF_BUFG
    SLICE_X34Y1          FDRE                                         r  encrypt/lower_plaintext_reg[20][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y1          FDRE (Prop_fdre_C_Q)         0.148     1.594 r  encrypt/lower_plaintext_reg[20][11]/Q
                         net (fo=1, routed)           0.179     1.773    encrypt/round_22/u_cphrtxt_reg[15]_0[11]
    SLICE_X42Y1          LUT5 (Prop_lut5_I0_O)        0.099     1.872 r  encrypt/round_22/u_cphrtxt[11]_i_1/O
                         net (fo=1, routed)           0.000     1.872    encrypt/round_22/u_cphrtxt[11]_i_1_n_0
    SLICE_X42Y1          FDRE                                         r  encrypt/round_22/u_cphrtxt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6083, routed)        0.834     1.961    encrypt/round_22/clk_IBUF_BUFG
    SLICE_X42Y1          FDRE                                         r  encrypt/round_22/u_cphrtxt_reg[11]/C
                         clock pessimism             -0.249     1.712    
    SLICE_X42Y1          FDRE (Hold_fdre_C_D)         0.121     1.833    encrypt/round_22/u_cphrtxt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.039    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y22   ciphertext_done_current_decrypt_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y23   ciphertext_done_current_encrypt_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y23   ciphertext_done_current_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y22   ciphertext_done_prev_decrypt_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y23   ciphertext_done_prev_encrypt_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y17   final_ciphertext_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y19   final_ciphertext_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y19   final_ciphertext_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y19   final_ciphertext_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   ciphertext_done_current_decrypt_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   ciphertext_done_current_decrypt_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   ciphertext_done_current_encrypt_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   ciphertext_done_current_encrypt_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   ciphertext_done_current_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   ciphertext_done_current_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   ciphertext_done_prev_decrypt_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   ciphertext_done_prev_decrypt_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   ciphertext_done_prev_encrypt_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   ciphertext_done_prev_encrypt_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   ciphertext_done_current_decrypt_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   ciphertext_done_current_decrypt_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   ciphertext_done_current_encrypt_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   ciphertext_done_current_encrypt_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   ciphertext_done_current_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   ciphertext_done_current_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   ciphertext_done_prev_decrypt_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   ciphertext_done_prev_decrypt_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   ciphertext_done_prev_encrypt_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   ciphertext_done_prev_encrypt_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 full_txd_do/txd_do/txd_data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            txd_data_out_highest
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.960ns  (logic 3.974ns (39.896%)  route 5.987ns (60.104%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=6083, routed)        1.625     5.146    full_txd_do/txd_do/clk_IBUF_BUFG
    SLICE_X62Y20         FDRE                                         r  full_txd_do/txd_do/txd_data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  full_txd_do/txd_do/txd_data_out_reg/Q
                         net (fo=1, routed)           5.987    11.589    txd_data_out_highest_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518    15.107 r  txd_data_out_highest_OBUF_inst/O
                         net (fo=0)                   0.000    15.107    txd_data_out_highest
    A18                                                               r  txd_data_out_highest (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_output/seven_segment_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_segment_top[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.353ns  (logic 4.049ns (63.744%)  route 2.303ns (36.256%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=6083, routed)        1.621     5.142    seven_seg_output/clk_IBUF_BUFG
    SLICE_X64Y27         FDRE                                         r  seven_seg_output/seven_segment_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.518     5.660 r  seven_seg_output/seven_segment_data_reg[0]/Q
                         net (fo=1, routed)           2.303     7.963    seven_segment_top_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.531    11.495 r  seven_segment_top_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.495    seven_segment_top[0]
    U7                                                                r  seven_segment_top[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_output/seven_segment_data_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_segment_top[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.982ns  (logic 4.022ns (67.246%)  route 1.959ns (32.754%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=6083, routed)        1.621     5.142    seven_seg_output/clk_IBUF_BUFG
    SLICE_X64Y27         FDRE                                         r  seven_seg_output/seven_segment_data_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.518     5.660 r  seven_seg_output/seven_segment_data_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           1.959     7.619    lopt
    V5                   OBUF (Prop_obuf_I_O)         3.504    11.124 r  seven_segment_top_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.124    seven_segment_top[1]
    V5                                                                r  seven_segment_top[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_output/seven_segment_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_segment_top[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.959ns  (logic 4.152ns (69.671%)  route 1.807ns (30.329%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=6083, routed)        1.624     5.145    seven_seg_output/clk_IBUF_BUFG
    SLICE_X64Y28         FDRE                                         r  seven_seg_output/seven_segment_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.478     5.623 r  seven_seg_output/seven_segment_data_reg[7]/Q
                         net (fo=1, routed)           1.807     7.431    seven_segment_top_OBUF[7]
    U2                   OBUF (Prop_obuf_I_O)         3.674    11.105 r  seven_segment_top_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.105    seven_segment_top[7]
    U2                                                                r  seven_segment_top[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_output/seven_segment_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_segment_top[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.954ns  (logic 4.054ns (68.082%)  route 1.900ns (31.918%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=6083, routed)        1.624     5.145    seven_seg_output/clk_IBUF_BUFG
    SLICE_X64Y28         FDRE                                         r  seven_seg_output/seven_segment_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.518     5.663 r  seven_seg_output/seven_segment_data_reg[3]/Q
                         net (fo=1, routed)           1.900     7.564    seven_segment_top_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    11.099 r  seven_segment_top_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.099    seven_segment_top[3]
    V8                                                                r  seven_segment_top[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_output/seven_segment_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_segment_top[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.952ns  (logic 4.053ns (68.100%)  route 1.899ns (31.900%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=6083, routed)        1.624     5.145    seven_seg_output/clk_IBUF_BUFG
    SLICE_X64Y28         FDRE                                         r  seven_seg_output/seven_segment_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.518     5.663 r  seven_seg_output/seven_segment_data_reg[4]/Q
                         net (fo=1, routed)           1.899     7.562    seven_segment_top_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.535    11.097 r  seven_segment_top_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.097    seven_segment_top[4]
    U8                                                                r  seven_segment_top[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_output/seven_segment_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_segment_top[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.920ns  (logic 4.029ns (68.047%)  route 1.892ns (31.953%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=6083, routed)        1.621     5.142    seven_seg_output/clk_IBUF_BUFG
    SLICE_X64Y27         FDRE                                         r  seven_seg_output/seven_segment_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.518     5.660 r  seven_seg_output/seven_segment_data_reg[6]/Q
                         net (fo=1, routed)           1.892     7.552    seven_segment_top_OBUF[1]
    W7                   OBUF (Prop_obuf_I_O)         3.511    11.063 r  seven_segment_top_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.063    seven_segment_top[6]
    W7                                                                r  seven_segment_top[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_output/seven_segment_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_segment_top[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.841ns  (logic 4.178ns (71.529%)  route 1.663ns (28.471%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=6083, routed)        1.621     5.142    seven_seg_output/clk_IBUF_BUFG
    SLICE_X64Y27         FDRE                                         r  seven_seg_output/seven_segment_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.478     5.620 r  seven_seg_output/seven_segment_data_reg[9]/Q
                         net (fo=1, routed)           1.663     7.283    seven_segment_top_OBUF[9]
    V4                   OBUF (Prop_obuf_I_O)         3.700    10.983 r  seven_segment_top_OBUF[9]_inst/O
                         net (fo=0)                   0.000    10.983    seven_segment_top[9]
    V4                                                                r  seven_segment_top[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_output/seven_segment_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_segment_top[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.822ns  (logic 4.148ns (71.251%)  route 1.674ns (28.749%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=6083, routed)        1.621     5.142    seven_seg_output/clk_IBUF_BUFG
    SLICE_X64Y27         FDRE                                         r  seven_seg_output/seven_segment_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.478     5.620 r  seven_seg_output/seven_segment_data_reg[8]/Q
                         net (fo=1, routed)           1.674     7.294    seven_segment_top_OBUF[8]
    U4                   OBUF (Prop_obuf_I_O)         3.670    10.964 r  seven_segment_top_OBUF[8]_inst/O
                         net (fo=0)                   0.000    10.964    seven_segment_top[8]
    U4                                                                r  seven_segment_top[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_output/seven_segment_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_segment_top[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.724ns  (logic 4.047ns (70.703%)  route 1.677ns (29.297%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=6083, routed)        1.618     5.139    seven_seg_output/clk_IBUF_BUFG
    SLICE_X64Y24         FDRE                                         r  seven_seg_output/seven_segment_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.518     5.657 r  seven_seg_output/seven_segment_data_reg[5]/Q
                         net (fo=1, routed)           1.677     7.334    seven_segment_top_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.529    10.863 r  seven_segment_top_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.863    seven_segment_top[5]
    W6                                                                r  seven_segment_top[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seven_seg_output/seven_segment_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_segment_top[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.716ns  (logic 1.375ns (80.133%)  route 0.341ns (19.867%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=6083, routed)        0.585     1.468    seven_seg_output/clk_IBUF_BUFG
    SLICE_X64Y27         FDRE                                         r  seven_seg_output/seven_segment_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  seven_seg_output/seven_segment_data_reg[10]/Q
                         net (fo=1, routed)           0.341     1.973    seven_segment_top_OBUF[10]
    W4                   OBUF (Prop_obuf_I_O)         1.211     3.185 r  seven_segment_top_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.185    seven_segment_top[10]
    W4                                                                r  seven_segment_top[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_output/seven_segment_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_segment_top[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.722ns  (logic 1.394ns (80.951%)  route 0.328ns (19.049%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=6083, routed)        0.582     1.465    seven_seg_output/clk_IBUF_BUFG
    SLICE_X64Y24         FDRE                                         r  seven_seg_output/seven_segment_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  seven_seg_output/seven_segment_data_reg[5]/Q
                         net (fo=1, routed)           0.328     1.957    seven_segment_top_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.187 r  seven_segment_top_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.187    seven_segment_top[5]
    W6                                                                r  seven_segment_top[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_output/seven_segment_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_segment_top[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.729ns  (logic 1.401ns (81.047%)  route 0.328ns (18.953%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=6083, routed)        0.585     1.468    seven_seg_output/clk_IBUF_BUFG
    SLICE_X64Y27         FDRE                                         r  seven_seg_output/seven_segment_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.148     1.616 r  seven_seg_output/seven_segment_data_reg[8]/Q
                         net (fo=1, routed)           0.328     1.944    seven_segment_top_OBUF[8]
    U4                   OBUF (Prop_obuf_I_O)         1.253     3.197 r  seven_segment_top_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.197    seven_segment_top[8]
    U4                                                                r  seven_segment_top[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_output/seven_segment_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_segment_top[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.756ns  (logic 1.426ns (81.207%)  route 0.330ns (18.793%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=6083, routed)        0.585     1.468    seven_seg_output/clk_IBUF_BUFG
    SLICE_X64Y27         FDRE                                         r  seven_seg_output/seven_segment_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.148     1.616 r  seven_seg_output/seven_segment_data_reg[9]/Q
                         net (fo=1, routed)           0.330     1.946    seven_segment_top_OBUF[9]
    V4                   OBUF (Prop_obuf_I_O)         1.278     3.224 r  seven_segment_top_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.224    seven_segment_top[9]
    V4                                                                r  seven_segment_top[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_output/seven_segment_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_segment_top[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.803ns  (logic 1.405ns (77.911%)  route 0.398ns (22.089%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=6083, routed)        0.585     1.468    seven_seg_output/clk_IBUF_BUFG
    SLICE_X64Y28         FDRE                                         r  seven_seg_output/seven_segment_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.148     1.616 r  seven_seg_output/seven_segment_data_reg[7]/Q
                         net (fo=1, routed)           0.398     2.014    seven_segment_top_OBUF[7]
    U2                   OBUF (Prop_obuf_I_O)         1.257     3.272 r  seven_segment_top_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.272    seven_segment_top[7]
    U2                                                                r  seven_segment_top[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_output/seven_segment_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_segment_top[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.823ns  (logic 1.376ns (75.486%)  route 0.447ns (24.514%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=6083, routed)        0.585     1.468    seven_seg_output/clk_IBUF_BUFG
    SLICE_X64Y27         FDRE                                         r  seven_seg_output/seven_segment_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  seven_seg_output/seven_segment_data_reg[6]/Q
                         net (fo=1, routed)           0.447     2.079    seven_segment_top_OBUF[1]
    W7                   OBUF (Prop_obuf_I_O)         1.212     3.291 r  seven_segment_top_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.291    seven_segment_top[6]
    W7                                                                r  seven_segment_top[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_output/seven_segment_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_segment_top[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.847ns  (logic 1.400ns (75.814%)  route 0.447ns (24.186%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=6083, routed)        0.585     1.468    seven_seg_output/clk_IBUF_BUFG
    SLICE_X64Y28         FDRE                                         r  seven_seg_output/seven_segment_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  seven_seg_output/seven_segment_data_reg[4]/Q
                         net (fo=1, routed)           0.447     2.079    seven_segment_top_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.315 r  seven_segment_top_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.315    seven_segment_top[4]
    U8                                                                r  seven_segment_top[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_output/seven_segment_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_segment_top[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.850ns  (logic 1.400ns (75.707%)  route 0.449ns (24.293%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=6083, routed)        0.585     1.468    seven_seg_output/clk_IBUF_BUFG
    SLICE_X64Y28         FDRE                                         r  seven_seg_output/seven_segment_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  seven_seg_output/seven_segment_data_reg[3]/Q
                         net (fo=1, routed)           0.449     2.081    seven_segment_top_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     3.318 r  seven_segment_top_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.318    seven_segment_top[3]
    V8                                                                r  seven_segment_top[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_output/seven_segment_data_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_segment_top[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.854ns  (logic 1.370ns (73.881%)  route 0.484ns (26.119%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=6083, routed)        0.585     1.468    seven_seg_output/clk_IBUF_BUFG
    SLICE_X64Y27         FDRE                                         r  seven_seg_output/seven_segment_data_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  seven_seg_output/seven_segment_data_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           0.484     2.116    lopt
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.322 r  seven_segment_top_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.322    seven_segment_top[1]
    V5                                                                r  seven_segment_top[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_output/seven_segment_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_segment_top[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.004ns  (logic 1.396ns (69.694%)  route 0.607ns (30.306%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=6083, routed)        0.585     1.468    seven_seg_output/clk_IBUF_BUFG
    SLICE_X64Y27         FDRE                                         r  seven_seg_output/seven_segment_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  seven_seg_output/seven_segment_data_reg[0]/Q
                         net (fo=1, routed)           0.607     2.239    seven_segment_top_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         1.232     3.472 r  seven_segment_top_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.472    seven_segment_top[0]
    U7                                                                r  seven_segment_top[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          6095 Endpoints
Min Delay          6095 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            decrypt/round_31/l_cphrtxt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.889ns  (logic 1.441ns (6.900%)  route 19.447ns (93.100%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  rst_IBUF_inst/O
                         net (fo=5934, routed)       19.447    20.889    decrypt/round_31/rst_IBUF
    SLICE_X52Y22         FDRE                                         r  decrypt/round_31/l_cphrtxt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=6083, routed)        1.438     4.779    decrypt/round_31/clk_IBUF_BUFG
    SLICE_X52Y22         FDRE                                         r  decrypt/round_31/l_cphrtxt_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            encrypt/key_schedule_create/c_key_schedule_in_reg[1][11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.889ns  (logic 1.441ns (6.900%)  route 19.447ns (93.100%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  rst_IBUF_inst/O
                         net (fo=5934, routed)       19.447    20.889    encrypt/key_schedule_create/rst_IBUF
    SLICE_X52Y22         FDRE                                         r  encrypt/key_schedule_create/c_key_schedule_in_reg[1][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=6083, routed)        1.438     4.779    encrypt/key_schedule_create/clk_IBUF_BUFG
    SLICE_X52Y22         FDRE                                         r  encrypt/key_schedule_create/c_key_schedule_in_reg[1][11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            encrypt/key_schedule_create/c_key_schedule_in_reg[1][12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.889ns  (logic 1.441ns (6.900%)  route 19.447ns (93.100%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  rst_IBUF_inst/O
                         net (fo=5934, routed)       19.447    20.889    encrypt/key_schedule_create/rst_IBUF
    SLICE_X52Y22         FDRE                                         r  encrypt/key_schedule_create/c_key_schedule_in_reg[1][12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=6083, routed)        1.438     4.779    encrypt/key_schedule_create/clk_IBUF_BUFG
    SLICE_X52Y22         FDRE                                         r  encrypt/key_schedule_create/c_key_schedule_in_reg[1][12]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            encrypt/lower_plaintext_reg[0][15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.889ns  (logic 1.441ns (6.900%)  route 19.447ns (93.100%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  rst_IBUF_inst/O
                         net (fo=5934, routed)       19.447    20.889    encrypt/rst_IBUF
    SLICE_X52Y22         FDRE                                         r  encrypt/lower_plaintext_reg[0][15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=6083, routed)        1.438     4.779    encrypt/clk_IBUF_BUFG
    SLICE_X52Y22         FDRE                                         r  encrypt/lower_plaintext_reg[0][15]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            encrypt/lower_plaintext_reg[0][6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.889ns  (logic 1.441ns (6.900%)  route 19.447ns (93.100%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  rst_IBUF_inst/O
                         net (fo=5934, routed)       19.447    20.889    encrypt/rst_IBUF
    SLICE_X52Y22         FDRE                                         r  encrypt/lower_plaintext_reg[0][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=6083, routed)        1.438     4.779    encrypt/clk_IBUF_BUFG
    SLICE_X52Y22         FDRE                                         r  encrypt/lower_plaintext_reg[0][6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            encrypt/new_key_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.889ns  (logic 1.441ns (6.900%)  route 19.447ns (93.100%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  rst_IBUF_inst/O
                         net (fo=5934, routed)       19.447    20.889    encrypt/rst_IBUF
    SLICE_X52Y22         FDRE                                         r  encrypt/new_key_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=6083, routed)        1.438     4.779    encrypt/clk_IBUF_BUFG
    SLICE_X52Y22         FDRE                                         r  encrypt/new_key_reg[28]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            encrypt/new_key_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.889ns  (logic 1.441ns (6.900%)  route 19.447ns (93.100%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  rst_IBUF_inst/O
                         net (fo=5934, routed)       19.447    20.889    encrypt/rst_IBUF
    SLICE_X52Y22         FDRE                                         r  encrypt/new_key_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=6083, routed)        1.438     4.779    encrypt/clk_IBUF_BUFG
    SLICE_X52Y22         FDRE                                         r  encrypt/new_key_reg[30]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            encrypt/round_1/l_cphrtxt_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.889ns  (logic 1.441ns (6.900%)  route 19.447ns (93.100%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  rst_IBUF_inst/O
                         net (fo=5934, routed)       19.447    20.889    encrypt/round_1/rst_IBUF
    SLICE_X52Y22         FDRE                                         r  encrypt/round_1/l_cphrtxt_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=6083, routed)        1.438     4.779    encrypt/round_1/clk_IBUF_BUFG
    SLICE_X52Y22         FDRE                                         r  encrypt/round_1/l_cphrtxt_reg[15]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            full_rxd_do/all_data_reg[56]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.889ns  (logic 1.441ns (6.900%)  route 19.447ns (93.100%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  rst_IBUF_inst/O
                         net (fo=5934, routed)       19.447    20.889    full_rxd_do/rst_IBUF
    SLICE_X53Y22         FDRE                                         r  full_rxd_do/all_data_reg[56]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=6083, routed)        1.438     4.779    full_rxd_do/clk_IBUF_BUFG
    SLICE_X53Y22         FDRE                                         r  full_rxd_do/all_data_reg[56]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            full_rxd_do/all_data_reg[57]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.889ns  (logic 1.441ns (6.900%)  route 19.447ns (93.100%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  rst_IBUF_inst/O
                         net (fo=5934, routed)       19.447    20.889    full_rxd_do/rst_IBUF
    SLICE_X53Y22         FDRE                                         r  full_rxd_do/all_data_reg[57]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=6083, routed)        1.438     4.779    full_rxd_do/clk_IBUF_BUFG
    SLICE_X53Y22         FDRE                                         r  full_rxd_do/all_data_reg[57]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            encrypt/round_13/l_cphrtxt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.848ns  (logic 0.210ns (24.722%)  route 0.638ns (75.278%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  rst_IBUF_inst/O
                         net (fo=5934, routed)        0.638     0.848    encrypt/round_13/rst_IBUF
    SLICE_X13Y14         FDRE                                         r  encrypt/round_13/l_cphrtxt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6083, routed)        0.831     1.958    encrypt/round_13/clk_IBUF_BUFG
    SLICE_X13Y14         FDRE                                         r  encrypt/round_13/l_cphrtxt_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            encrypt/lower_plaintext_reg[11][14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.918ns  (logic 0.210ns (22.818%)  route 0.709ns (77.182%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  rst_IBUF_inst/O
                         net (fo=5934, routed)        0.709     0.918    encrypt/rst_IBUF
    SLICE_X12Y15         FDRE                                         r  encrypt/lower_plaintext_reg[11][14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6083, routed)        0.830     1.957    encrypt/clk_IBUF_BUFG
    SLICE_X12Y15         FDRE                                         r  encrypt/lower_plaintext_reg[11][14]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            encrypt/lower_plaintext_reg[12][8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.918ns  (logic 0.210ns (22.818%)  route 0.709ns (77.182%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  rst_IBUF_inst/O
                         net (fo=5934, routed)        0.709     0.918    encrypt/rst_IBUF
    SLICE_X12Y15         FDRE                                         r  encrypt/lower_plaintext_reg[12][8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6083, routed)        0.830     1.957    encrypt/clk_IBUF_BUFG
    SLICE_X12Y15         FDRE                                         r  encrypt/lower_plaintext_reg[12][8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            encrypt/round_13/l_cphrtxt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.918ns  (logic 0.210ns (22.818%)  route 0.709ns (77.182%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  rst_IBUF_inst/O
                         net (fo=5934, routed)        0.709     0.918    encrypt/round_13/rst_IBUF
    SLICE_X13Y15         FDRE                                         r  encrypt/round_13/l_cphrtxt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6083, routed)        0.830     1.957    encrypt/round_13/clk_IBUF_BUFG
    SLICE_X13Y15         FDRE                                         r  encrypt/round_13/l_cphrtxt_reg[8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            encrypt/round_13/u_cphrtxt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.918ns  (logic 0.210ns (22.818%)  route 0.709ns (77.182%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  rst_IBUF_inst/O
                         net (fo=5934, routed)        0.709     0.918    encrypt/round_13/rst_IBUF
    SLICE_X13Y15         FDRE                                         r  encrypt/round_13/u_cphrtxt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6083, routed)        0.830     1.957    encrypt/round_13/clk_IBUF_BUFG
    SLICE_X13Y15         FDRE                                         r  encrypt/round_13/u_cphrtxt_reg[8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            encrypt/upper_plaintext_reg[12][8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.918ns  (logic 0.210ns (22.818%)  route 0.709ns (77.182%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  rst_IBUF_inst/O
                         net (fo=5934, routed)        0.709     0.918    encrypt/rst_IBUF
    SLICE_X13Y15         FDRE                                         r  encrypt/upper_plaintext_reg[12][8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6083, routed)        0.830     1.957    encrypt/clk_IBUF_BUFG
    SLICE_X13Y15         FDRE                                         r  encrypt/upper_plaintext_reg[12][8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            encrypt/upper_plaintext_reg[12][9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.918ns  (logic 0.210ns (22.818%)  route 0.709ns (77.182%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  rst_IBUF_inst/O
                         net (fo=5934, routed)        0.709     0.918    encrypt/rst_IBUF
    SLICE_X13Y15         FDRE                                         r  encrypt/upper_plaintext_reg[12][9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6083, routed)        0.830     1.957    encrypt/clk_IBUF_BUFG
    SLICE_X13Y15         FDRE                                         r  encrypt/upper_plaintext_reg[12][9]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            decrypt/lower_plaintext_reg[18][0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.974ns  (logic 0.210ns (21.518%)  route 0.764ns (78.482%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  rst_IBUF_inst/O
                         net (fo=5934, routed)        0.764     0.974    decrypt/rst_IBUF
    SLICE_X14Y14         FDRE                                         r  decrypt/lower_plaintext_reg[18][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6083, routed)        0.831     1.958    decrypt/clk_IBUF_BUFG
    SLICE_X14Y14         FDRE                                         r  decrypt/lower_plaintext_reg[18][0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            encrypt/lower_plaintext_reg[11][2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.974ns  (logic 0.210ns (21.518%)  route 0.764ns (78.482%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  rst_IBUF_inst/O
                         net (fo=5934, routed)        0.764     0.974    encrypt/rst_IBUF
    SLICE_X14Y14         FDRE                                         r  encrypt/lower_plaintext_reg[11][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6083, routed)        0.831     1.958    encrypt/clk_IBUF_BUFG
    SLICE_X14Y14         FDRE                                         r  encrypt/lower_plaintext_reg[11][2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            encrypt/lower_plaintext_reg[12][1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.974ns  (logic 0.210ns (21.518%)  route 0.764ns (78.482%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  rst_IBUF_inst/O
                         net (fo=5934, routed)        0.764     0.974    encrypt/rst_IBUF
    SLICE_X15Y14         FDRE                                         r  encrypt/lower_plaintext_reg[12][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6083, routed)        0.831     1.958    encrypt/clk_IBUF_BUFG
    SLICE_X15Y14         FDRE                                         r  encrypt/lower_plaintext_reg[12][1]/C





