set_trig_ovl_sx_reg              00000000
set_trig_ovl_dx_reg              00000000
set_trig_thr0_thr_reg_00 ffffffffffffffff
set_trig_thr0_thr_reg_01 ffffffffffffffff
set_trig_thr0_thr_reg_02 ffffffffffffffff
set_trig_thr0_thr_reg_03 ffffffffffffffff
set_trig_thr0_thr_reg_04 ffffffffffffffff
set_trig_thr0_thr_reg_05 ffffffffffffffff
set_trig_thr0_thr_reg_06 ffffffffffffffff
set_trig_thr0_thr_reg_07 ffffffffffffffff
set_trig_thr0_thr_reg_08 ffffffffffffffff
set_trig_thr0_thr_reg_09 ffffffffffffffff
set_trig_thr0_thr_reg_10 ffffffffffffffff
set_trig_thr0_thr_reg_11 ffffffffffffffff
set_trig_thr0_thr_reg_12 ffffffffffffffff
set_trig_thr0_thr_reg_13 ffffffffffffffff
set_trig_thr0_thr_reg_14 ffffffffffffffff
set_trig_thr0_thr_reg_15 ffffffffffffffff
set_trig_thr0_thr_reg_16 ffffffffffffffff
set_trig_thr0_thr_reg_17 ffffffffffffffff
set_trig_thr0_thr_reg_18 ffffffffffffffff
set_trig_thr0_thr_reg_19 ffffffffffffffff
set_trig_thr0_thr_reg_20 ffffffffffffffff
set_trig_thr0_thr_reg_21 ffffffffffffffff
set_trig_thr0_thr_reg_22 ffffffffffffffff
set_trig_thr0_thr_reg_23 ffffffffffffffff
set_trig_thr0_thr_reg_24 ffffffffffffffff
set_trig_thr0_thr_reg_25 ffffffffffffffff
set_trig_thr0_thr_reg_26 ffffffffffffffff
set_trig_thr0_thr_reg_27 ffffffffffffffff
set_trig_thr0_thr_reg_28 ffffffffffffffff
set_trig_thr0_thr_reg_29 ffffffffffffffff
set_trig_thr0_thr_reg_30 ffffffffffffffff
set_trig_thr0_thr_reg_31 ffffffffffffffff
set_trig_thr1_thr_reg_00  00000000000000ff
set_trig_thr1_thr_reg_01  00000000000003ff
set_trig_thr1_thr_reg_02  00000000000003fe
set_trig_thr1_thr_reg_03  0000000000000ffc
set_trig_thr1_thr_reg_04  0000000000001ff0
set_trig_thr1_thr_reg_05  0000000000003fe0
set_trig_thr1_thr_reg_06  0000000000007fc0
set_trig_thr1_thr_reg_07  000000000000ff80
set_trig_thr1_thr_reg_08  000000000001ff00
set_trig_thr1_thr_reg_09  000000000003fe00
set_trig_thr1_thr_reg_10  000000000007fc00
set_trig_thr1_thr_reg_11  00000000000ff800
set_trig_thr1_thr_reg_12  00000000001ff000
set_trig_thr1_thr_reg_13  00000000003fe000
set_trig_thr1_thr_reg_14  00000000007fc000
set_trig_thr1_thr_reg_15  0000000000ff8000
set_trig_thr1_thr_reg_16  0000000003fe0000
set_trig_thr1_thr_reg_17  0000000007fe0000
set_trig_thr1_thr_reg_18  000000000ffc0000
set_trig_thr1_thr_reg_19  000000001ff00000
set_trig_thr1_thr_reg_20  000000003ff00000
set_trig_thr1_thr_reg_21  000000007fe00000
set_trig_thr1_thr_reg_22  00000000ffc00000
set_trig_thr1_thr_reg_23  00000001ff000000
set_trig_thr1_thr_reg_24  0000000000000000
set_trig_thr1_thr_reg_25  0000000000000000
set_trig_thr1_thr_reg_26  0000000000000000
set_trig_thr1_thr_reg_27  0000000000000000
set_trig_thr1_thr_reg_28  0000000000000000
set_trig_thr1_thr_reg_29  0000000000000000
set_trig_thr1_thr_reg_30  0000000000000000
set_trig_thr1_thr_reg_31  0000000000000000
set_trig_thr2_thr_reg_00  00000000000000fe
set_trig_thr2_thr_reg_01  00000000000001fc
set_trig_thr2_thr_reg_02  00000000000003f8
set_trig_thr2_thr_reg_03  00000000000007f0
set_trig_thr2_thr_reg_04  0000000000000fe0
set_trig_thr2_thr_reg_05  0000000000001f80
set_trig_thr2_thr_reg_06  0000000000003f00
set_trig_thr2_thr_reg_07  000000000000ff00
set_trig_thr2_thr_reg_08  000000000001fe00
set_trig_thr2_thr_reg_09  000000000001fc00
set_trig_thr2_thr_reg_10  000000000007f800
set_trig_thr2_thr_reg_11  00000000000ff000
set_trig_thr2_thr_reg_12  00000000001fc000
set_trig_thr2_thr_reg_13  00000000001f8000
set_trig_thr2_thr_reg_14  00000000007f0000
set_trig_thr2_thr_reg_15  0000000000fe0000
set_trig_thr2_thr_reg_16  0000000001fc0000
set_trig_thr2_thr_reg_17  0000000003f80000
set_trig_thr2_thr_reg_18  0000000007f00000
set_trig_thr2_thr_reg_19  000000000fe00000
set_trig_thr2_thr_reg_20  000000001fc00000
set_trig_thr2_thr_reg_21  000000003f800000
set_trig_thr2_thr_reg_22  000000007f000000
set_trig_thr2_thr_reg_23  00000001fc000000
set_trig_thr2_thr_reg_24  0000000000000000
set_trig_thr2_thr_reg_25  0000000000000000
set_trig_thr2_thr_reg_26  0000000000000000
set_trig_thr2_thr_reg_27  0000000000000000
set_trig_thr2_thr_reg_28  0000000000000000
set_trig_thr2_thr_reg_29  0000000000000000
set_trig_thr2_thr_reg_30  0000000000000000
set_trig_thr2_thr_reg_31  0000000000000000
