verilog xil_defaultlib -i "../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef" --include "../../../../Vivado_LED_toggling.gen/sources_1/bd/basic_project/ipshared/a9be" \
"../../../bd/basic_project/ip/basic_project_video_timings_0_0/sim/basic_project_video_timings_0_0.v" \
"../../../bd/basic_project/ip/basic_project_video_pattern_0_0/sim/basic_project_video_pattern_0_0.v" \

verilog xlconcat_v2_1_7 -i "../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef" --include "../../../../Vivado_LED_toggling.gen/sources_1/bd/basic_project/ipshared/a9be" \
"../../../../Vivado_LED_toggling.srcs/sources_1/bd/basic_project/ipshared/9c1a/hdl/xlconcat_v2_1_vl_rfs.v" \

verilog xil_defaultlib -i "../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef" --include "../../../../Vivado_LED_toggling.gen/sources_1/bd/basic_project/ipshared/a9be" \
"../../../bd/basic_project/ip/basic_project_xlconcat_0_0/sim/basic_project_xlconcat_0_0.v" \
"../../../bd/basic_project/ip/basic_project_clk_wiz_0_1/basic_project_clk_wiz_0_1_clk_wiz.v" \
"../../../bd/basic_project/ip/basic_project_clk_wiz_0_1/basic_project_clk_wiz_0_1.v" \

verilog xlconstant_v1_1_10 -i "../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef" --include "../../../../Vivado_LED_toggling.gen/sources_1/bd/basic_project/ipshared/a9be" \
"../../../../Vivado_LED_toggling.srcs/sources_1/bd/basic_project/ipshared/a165/hdl/xlconstant_v1_1_vl_rfs.v" \

verilog xil_defaultlib -i "../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef" --include "../../../../Vivado_LED_toggling.gen/sources_1/bd/basic_project/ipshared/a9be" \
"../../../bd/basic_project/ip/basic_project_xlconstant_0_0/sim/basic_project_xlconstant_0_0.v" \
"../../../bd/basic_project/ip/basic_project_xlconstant_0_1/sim/basic_project_xlconstant_0_1.v" \
"../../../bd/basic_project/ip/basic_project_xlconstant_0_2/sim/basic_project_xlconstant_0_2.v" \
"../../../bd/basic_project/sim/basic_project.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
