// Seed: 1518808818
module module_0;
  bit [-1 : -1  ==?  -1] id_1, id_2;
  always id_2 <= -1'd0;
  initial
    if ("")
      #1 begin : LABEL_0
        id_1 = id_2;
      end
    else id_1 = id_1;
  assign module_1.id_0 = 0;
  assign id_1 = id_2;
endmodule
module module_1 #(
    parameter id_3 = 32'd97
) (
    output uwire id_0,
    output tri   id_1,
    input  uwire id_2,
    input  tri1  _id_3,
    output wor   id_4,
    input  tri0  id_5,
    input  uwire id_6,
    input  wand  id_7
);
  wire [1 'b0 : id_3] id_9 = id_3, id_10 = id_10;
  module_0 modCall_1 ();
endmodule
