/* emu comment: need to refresh periodically, I think if AMDGPU.td changes in LLVM */

/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\
|*                                                                            *|
|* Target Instruction Enum Values and Descriptors                             *|
|*                                                                            *|
|* Automatically generated file, do not edit!                                 *|
|*                                                                            *|
\*===----------------------------------------------------------------------===*/

#ifdef GET_INSTRINFO_ENUM
#undef GET_INSTRINFO_ENUM
namespace llvm {

namespace AMDGPU {
  enum {
    PHI	= 0,
    INLINEASM	= 1,
    INLINEASM_BR	= 2,
    CFI_INSTRUCTION	= 3,
    EH_LABEL	= 4,
    GC_LABEL	= 5,
    ANNOTATION_LABEL	= 6,
    KILL	= 7,
    EXTRACT_SUBREG	= 8,
    INSERT_SUBREG	= 9,
    IMPLICIT_DEF	= 10,
    SUBREG_TO_REG	= 11,
    COPY_TO_REGCLASS	= 12,
    DBG_VALUE	= 13,
    DBG_VALUE_LIST	= 14,
    DBG_INSTR_REF	= 15,
    DBG_PHI	= 16,
    DBG_LABEL	= 17,
    REG_SEQUENCE	= 18,
    COPY	= 19,
    BUNDLE	= 20,
    LIFETIME_START	= 21,
    LIFETIME_END	= 22,
    PSEUDO_PROBE	= 23,
    ARITH_FENCE	= 24,
    STACKMAP	= 25,
    FENTRY_CALL	= 26,
    PATCHPOINT	= 27,
    LOAD_STACK_GUARD	= 28,
    PREALLOCATED_SETUP	= 29,
    PREALLOCATED_ARG	= 30,
    STATEPOINT	= 31,
    LOCAL_ESCAPE	= 32,
    FAULTING_OP	= 33,
    PATCHABLE_OP	= 34,
    PATCHABLE_FUNCTION_ENTER	= 35,
    PATCHABLE_RET	= 36,
    PATCHABLE_FUNCTION_EXIT	= 37,
    PATCHABLE_TAIL_CALL	= 38,
    PATCHABLE_EVENT_CALL	= 39,
    PATCHABLE_TYPED_EVENT_CALL	= 40,
    ICALL_BRANCH_FUNNEL	= 41,
    MEMBARRIER	= 42,
    JUMP_TABLE_DEBUG_INFO	= 43,
    CONVERGENCECTRL_ENTRY	= 44,
    CONVERGENCECTRL_ANCHOR	= 45,
    CONVERGENCECTRL_LOOP	= 46,
    CONVERGENCECTRL_GLUE	= 47,
    G_ASSERT_SEXT	= 48,
    G_ASSERT_ZEXT	= 49,
    G_ASSERT_ALIGN	= 50,
    G_ADD	= 51,
    G_SUB	= 52,
    G_MUL	= 53,
    G_SDIV	= 54,
    G_UDIV	= 55,
    G_SREM	= 56,
    G_UREM	= 57,
    G_SDIVREM	= 58,
    G_UDIVREM	= 59,
    G_AND	= 60,
    G_OR	= 61,
    G_XOR	= 62,
    G_IMPLICIT_DEF	= 63,
    G_PHI	= 64,
    G_FRAME_INDEX	= 65,
    G_GLOBAL_VALUE	= 66,
    G_CONSTANT_POOL	= 67,
    G_EXTRACT	= 68,
    G_UNMERGE_VALUES	= 69,
    G_INSERT	= 70,
    G_MERGE_VALUES	= 71,
    G_BUILD_VECTOR	= 72,
    G_BUILD_VECTOR_TRUNC	= 73,
    G_CONCAT_VECTORS	= 74,
    G_PTRTOINT	= 75,
    G_INTTOPTR	= 76,
    G_BITCAST	= 77,
    G_FREEZE	= 78,
    G_CONSTANT_FOLD_BARRIER	= 79,
    G_INTRINSIC_FPTRUNC_ROUND	= 80,
    G_INTRINSIC_TRUNC	= 81,
    G_INTRINSIC_ROUND	= 82,
    G_INTRINSIC_LRINT	= 83,
    G_INTRINSIC_LLRINT	= 84,
    G_INTRINSIC_ROUNDEVEN	= 85,
    G_READCYCLECOUNTER	= 86,
    G_READSTEADYCOUNTER	= 87,
    G_LOAD	= 88,
    G_SEXTLOAD	= 89,
    G_ZEXTLOAD	= 90,
    G_INDEXED_LOAD	= 91,
    G_INDEXED_SEXTLOAD	= 92,
    G_INDEXED_ZEXTLOAD	= 93,
    G_STORE	= 94,
    G_INDEXED_STORE	= 95,
    G_ATOMIC_CMPXCHG_WITH_SUCCESS	= 96,
    G_ATOMIC_CMPXCHG	= 97,
    G_ATOMICRMW_XCHG	= 98,
    G_ATOMICRMW_ADD	= 99,
    G_ATOMICRMW_SUB	= 100,
    G_ATOMICRMW_AND	= 101,
    G_ATOMICRMW_NAND	= 102,
    G_ATOMICRMW_OR	= 103,
    G_ATOMICRMW_XOR	= 104,
    G_ATOMICRMW_MAX	= 105,
    G_ATOMICRMW_MIN	= 106,
    G_ATOMICRMW_UMAX	= 107,
    G_ATOMICRMW_UMIN	= 108,
    G_ATOMICRMW_FADD	= 109,
    G_ATOMICRMW_FSUB	= 110,
    G_ATOMICRMW_FMAX	= 111,
    G_ATOMICRMW_FMIN	= 112,
    G_ATOMICRMW_UINC_WRAP	= 113,
    G_ATOMICRMW_UDEC_WRAP	= 114,
    G_FENCE	= 115,
    G_PREFETCH	= 116,
    G_BRCOND	= 117,
    G_BRINDIRECT	= 118,
    G_INVOKE_REGION_START	= 119,
    G_INTRINSIC	= 120,
    G_INTRINSIC_W_SIDE_EFFECTS	= 121,
    G_INTRINSIC_CONVERGENT	= 122,
    G_INTRINSIC_CONVERGENT_W_SIDE_EFFECTS	= 123,
    G_ANYEXT	= 124,
    G_TRUNC	= 125,
    G_CONSTANT	= 126,
    G_FCONSTANT	= 127,
    G_VASTART	= 128,
    G_VAARG	= 129,
    G_SEXT	= 130,
    G_SEXT_INREG	= 131,
    G_ZEXT	= 132,
    G_SHL	= 133,
    G_LSHR	= 134,
    G_ASHR	= 135,
    G_FSHL	= 136,
    G_FSHR	= 137,
    G_ROTR	= 138,
    G_ROTL	= 139,
    G_ICMP	= 140,
    G_FCMP	= 141,
    G_SELECT	= 142,
    G_UADDO	= 143,
    G_UADDE	= 144,
    G_USUBO	= 145,
    G_USUBE	= 146,
    G_SADDO	= 147,
    G_SADDE	= 148,
    G_SSUBO	= 149,
    G_SSUBE	= 150,
    G_UMULO	= 151,
    G_SMULO	= 152,
    G_UMULH	= 153,
    G_SMULH	= 154,
    G_UADDSAT	= 155,
    G_SADDSAT	= 156,
    G_USUBSAT	= 157,
    G_SSUBSAT	= 158,
    G_USHLSAT	= 159,
    G_SSHLSAT	= 160,
    G_SMULFIX	= 161,
    G_UMULFIX	= 162,
    G_SMULFIXSAT	= 163,
    G_UMULFIXSAT	= 164,
    G_SDIVFIX	= 165,
    G_UDIVFIX	= 166,
    G_SDIVFIXSAT	= 167,
    G_UDIVFIXSAT	= 168,
    G_FADD	= 169,
    G_FSUB	= 170,
    G_FMUL	= 171,
    G_FMA	= 172,
    G_FMAD	= 173,
    G_FDIV	= 174,
    G_FREM	= 175,
    G_FPOW	= 176,
    G_FPOWI	= 177,
    G_FEXP	= 178,
    G_FEXP2	= 179,
    G_FEXP10	= 180,
    G_FLOG	= 181,
    G_FLOG2	= 182,
    G_FLOG10	= 183,
    G_FLDEXP	= 184,
    G_FFREXP	= 185,
    G_FNEG	= 186,
    G_FPEXT	= 187,
    G_FPTRUNC	= 188,
    G_FPTOSI	= 189,
    G_FPTOUI	= 190,
    G_SITOFP	= 191,
    G_UITOFP	= 192,
    G_FABS	= 193,
    G_FCOPYSIGN	= 194,
    G_IS_FPCLASS	= 195,
    G_FCANONICALIZE	= 196,
    G_FMINNUM	= 197,
    G_FMAXNUM	= 198,
    G_FMINNUM_IEEE	= 199,
    G_FMAXNUM_IEEE	= 200,
    G_FMINIMUM	= 201,
    G_FMAXIMUM	= 202,
    G_GET_FPENV	= 203,
    G_SET_FPENV	= 204,
    G_RESET_FPENV	= 205,
    G_GET_FPMODE	= 206,
    G_SET_FPMODE	= 207,
    G_RESET_FPMODE	= 208,
    G_PTR_ADD	= 209,
    G_PTRMASK	= 210,
    G_SMIN	= 211,
    G_SMAX	= 212,
    G_UMIN	= 213,
    G_UMAX	= 214,
    G_ABS	= 215,
    G_LROUND	= 216,
    G_LLROUND	= 217,
    G_BR	= 218,
    G_BRJT	= 219,
    G_VSCALE	= 220,
    G_INSERT_SUBVECTOR	= 221,
    G_EXTRACT_SUBVECTOR	= 222,
    G_INSERT_VECTOR_ELT	= 223,
    G_EXTRACT_VECTOR_ELT	= 224,
    G_SHUFFLE_VECTOR	= 225,
    G_SPLAT_VECTOR	= 226,
    G_CTTZ	= 227,
    G_CTTZ_ZERO_UNDEF	= 228,
    G_CTLZ	= 229,
    G_CTLZ_ZERO_UNDEF	= 230,
    G_CTPOP	= 231,
    G_BSWAP	= 232,
    G_BITREVERSE	= 233,
    G_FCEIL	= 234,
    G_FCOS	= 235,
    G_FSIN	= 236,
    G_FTAN	= 237,
    G_FSQRT	= 238,
    G_FFLOOR	= 239,
    G_FRINT	= 240,
    G_FNEARBYINT	= 241,
    G_ADDRSPACE_CAST	= 242,
    G_BLOCK_ADDR	= 243,
    G_JUMP_TABLE	= 244,
    G_DYN_STACKALLOC	= 245,
    G_STACKSAVE	= 246,
    G_STACKRESTORE	= 247,
    G_STRICT_FADD	= 248,
    G_STRICT_FSUB	= 249,
    G_STRICT_FMUL	= 250,
    G_STRICT_FDIV	= 251,
    G_STRICT_FREM	= 252,
    G_STRICT_FMA	= 253,
    G_STRICT_FSQRT	= 254,
    G_STRICT_FLDEXP	= 255,
    G_READ_REGISTER	= 256,
    G_WRITE_REGISTER	= 257,
    G_MEMCPY	= 258,
    G_MEMCPY_INLINE	= 259,
    G_MEMMOVE	= 260,
    G_MEMSET	= 261,
    G_BZERO	= 262,
    G_TRAP	= 263,
    G_DEBUGTRAP	= 264,
    G_UBSANTRAP	= 265,
    G_VECREDUCE_SEQ_FADD	= 266,
    G_VECREDUCE_SEQ_FMUL	= 267,
    G_VECREDUCE_FADD	= 268,
    G_VECREDUCE_FMUL	= 269,
    G_VECREDUCE_FMAX	= 270,
    G_VECREDUCE_FMIN	= 271,
    G_VECREDUCE_FMAXIMUM	= 272,
    G_VECREDUCE_FMINIMUM	= 273,
    G_VECREDUCE_ADD	= 274,
    G_VECREDUCE_MUL	= 275,
    G_VECREDUCE_AND	= 276,
    G_VECREDUCE_OR	= 277,
    G_VECREDUCE_XOR	= 278,
    G_VECREDUCE_SMAX	= 279,
    G_VECREDUCE_SMIN	= 280,
    G_VECREDUCE_UMAX	= 281,
    G_VECREDUCE_UMIN	= 282,
    G_SBFX	= 283,
    G_UBFX	= 284,
    ADJCALLSTACKDOWN	= 285,
    ADJCALLSTACKUP	= 286,
    ATOMIC_FENCE	= 287,
    BUFFER_ATOMIC_ADD_ADDR64	= 288,
    BUFFER_ATOMIC_ADD_ADDR64_RTN	= 289,
    BUFFER_ATOMIC_ADD_BOTHEN	= 290,
    BUFFER_ATOMIC_ADD_BOTHEN_RTN	= 291,
    BUFFER_ATOMIC_ADD_F32_ADDR64	= 292,
    BUFFER_ATOMIC_ADD_F32_ADDR64_RTN	= 293,
    BUFFER_ATOMIC_ADD_F32_BOTHEN	= 294,
    BUFFER_ATOMIC_ADD_F32_BOTHEN_RTN	= 295,
    BUFFER_ATOMIC_ADD_F32_IDXEN	= 296,
    BUFFER_ATOMIC_ADD_F32_IDXEN_RTN	= 297,
    BUFFER_ATOMIC_ADD_F32_OFFEN	= 298,
    BUFFER_ATOMIC_ADD_F32_OFFEN_RTN	= 299,
    BUFFER_ATOMIC_ADD_F32_OFFSET	= 300,
    BUFFER_ATOMIC_ADD_F32_OFFSET_RTN	= 301,
    BUFFER_ATOMIC_ADD_F32_VBUFFER_ADDR64	= 302,
    BUFFER_ATOMIC_ADD_F32_VBUFFER_ADDR64_RTN	= 303,
    BUFFER_ATOMIC_ADD_F32_VBUFFER_BOTHEN	= 304,
    BUFFER_ATOMIC_ADD_F32_VBUFFER_BOTHEN_RTN	= 305,
    BUFFER_ATOMIC_ADD_F32_VBUFFER_IDXEN	= 306,
    BUFFER_ATOMIC_ADD_F32_VBUFFER_IDXEN_RTN	= 307,
    BUFFER_ATOMIC_ADD_F32_VBUFFER_OFFEN	= 308,
    BUFFER_ATOMIC_ADD_F32_VBUFFER_OFFEN_RTN	= 309,
    BUFFER_ATOMIC_ADD_F32_VBUFFER_OFFSET	= 310,
    BUFFER_ATOMIC_ADD_F32_VBUFFER_OFFSET_RTN	= 311,
    BUFFER_ATOMIC_ADD_F64_ADDR64	= 312,
    BUFFER_ATOMIC_ADD_F64_ADDR64_RTN	= 313,
    BUFFER_ATOMIC_ADD_F64_BOTHEN	= 314,
    BUFFER_ATOMIC_ADD_F64_BOTHEN_RTN	= 315,
    BUFFER_ATOMIC_ADD_F64_IDXEN	= 316,
    BUFFER_ATOMIC_ADD_F64_IDXEN_RTN	= 317,
    BUFFER_ATOMIC_ADD_F64_OFFEN	= 318,
    BUFFER_ATOMIC_ADD_F64_OFFEN_RTN	= 319,
    BUFFER_ATOMIC_ADD_F64_OFFSET	= 320,
    BUFFER_ATOMIC_ADD_F64_OFFSET_RTN	= 321,
    BUFFER_ATOMIC_ADD_F64_VBUFFER_ADDR64	= 322,
    BUFFER_ATOMIC_ADD_F64_VBUFFER_ADDR64_RTN	= 323,
    BUFFER_ATOMIC_ADD_F64_VBUFFER_BOTHEN	= 324,
    BUFFER_ATOMIC_ADD_F64_VBUFFER_BOTHEN_RTN	= 325,
    BUFFER_ATOMIC_ADD_F64_VBUFFER_IDXEN	= 326,
    BUFFER_ATOMIC_ADD_F64_VBUFFER_IDXEN_RTN	= 327,
    BUFFER_ATOMIC_ADD_F64_VBUFFER_OFFEN	= 328,
    BUFFER_ATOMIC_ADD_F64_VBUFFER_OFFEN_RTN	= 329,
    BUFFER_ATOMIC_ADD_F64_VBUFFER_OFFSET	= 330,
    BUFFER_ATOMIC_ADD_F64_VBUFFER_OFFSET_RTN	= 331,
    BUFFER_ATOMIC_ADD_IDXEN	= 332,
    BUFFER_ATOMIC_ADD_IDXEN_RTN	= 333,
    BUFFER_ATOMIC_ADD_OFFEN	= 334,
    BUFFER_ATOMIC_ADD_OFFEN_RTN	= 335,
    BUFFER_ATOMIC_ADD_OFFSET	= 336,
    BUFFER_ATOMIC_ADD_OFFSET_RTN	= 337,
    BUFFER_ATOMIC_ADD_VBUFFER_ADDR64	= 338,
    BUFFER_ATOMIC_ADD_VBUFFER_ADDR64_RTN	= 339,
    BUFFER_ATOMIC_ADD_VBUFFER_BOTHEN	= 340,
    BUFFER_ATOMIC_ADD_VBUFFER_BOTHEN_RTN	= 341,
    BUFFER_ATOMIC_ADD_VBUFFER_IDXEN	= 342,
    BUFFER_ATOMIC_ADD_VBUFFER_IDXEN_RTN	= 343,
    BUFFER_ATOMIC_ADD_VBUFFER_OFFEN	= 344,
    BUFFER_ATOMIC_ADD_VBUFFER_OFFEN_RTN	= 345,
    BUFFER_ATOMIC_ADD_VBUFFER_OFFSET	= 346,
    BUFFER_ATOMIC_ADD_VBUFFER_OFFSET_RTN	= 347,
    BUFFER_ATOMIC_ADD_X2_ADDR64	= 348,
    BUFFER_ATOMIC_ADD_X2_ADDR64_RTN	= 349,
    BUFFER_ATOMIC_ADD_X2_BOTHEN	= 350,
    BUFFER_ATOMIC_ADD_X2_BOTHEN_RTN	= 351,
    BUFFER_ATOMIC_ADD_X2_IDXEN	= 352,
    BUFFER_ATOMIC_ADD_X2_IDXEN_RTN	= 353,
    BUFFER_ATOMIC_ADD_X2_OFFEN	= 354,
    BUFFER_ATOMIC_ADD_X2_OFFEN_RTN	= 355,
    BUFFER_ATOMIC_ADD_X2_OFFSET	= 356,
    BUFFER_ATOMIC_ADD_X2_OFFSET_RTN	= 357,
    BUFFER_ATOMIC_ADD_X2_VBUFFER_ADDR64	= 358,
    BUFFER_ATOMIC_ADD_X2_VBUFFER_ADDR64_RTN	= 359,
    BUFFER_ATOMIC_ADD_X2_VBUFFER_BOTHEN	= 360,
    BUFFER_ATOMIC_ADD_X2_VBUFFER_BOTHEN_RTN	= 361,
    BUFFER_ATOMIC_ADD_X2_VBUFFER_IDXEN	= 362,
    BUFFER_ATOMIC_ADD_X2_VBUFFER_IDXEN_RTN	= 363,
    BUFFER_ATOMIC_ADD_X2_VBUFFER_OFFEN	= 364,
    BUFFER_ATOMIC_ADD_X2_VBUFFER_OFFEN_RTN	= 365,
    BUFFER_ATOMIC_ADD_X2_VBUFFER_OFFSET	= 366,
    BUFFER_ATOMIC_ADD_X2_VBUFFER_OFFSET_RTN	= 367,
    BUFFER_ATOMIC_AND_ADDR64	= 368,
    BUFFER_ATOMIC_AND_ADDR64_RTN	= 369,
    BUFFER_ATOMIC_AND_BOTHEN	= 370,
    BUFFER_ATOMIC_AND_BOTHEN_RTN	= 371,
    BUFFER_ATOMIC_AND_IDXEN	= 372,
    BUFFER_ATOMIC_AND_IDXEN_RTN	= 373,
    BUFFER_ATOMIC_AND_OFFEN	= 374,
    BUFFER_ATOMIC_AND_OFFEN_RTN	= 375,
    BUFFER_ATOMIC_AND_OFFSET	= 376,
    BUFFER_ATOMIC_AND_OFFSET_RTN	= 377,
    BUFFER_ATOMIC_AND_VBUFFER_ADDR64	= 378,
    BUFFER_ATOMIC_AND_VBUFFER_ADDR64_RTN	= 379,
    BUFFER_ATOMIC_AND_VBUFFER_BOTHEN	= 380,
    BUFFER_ATOMIC_AND_VBUFFER_BOTHEN_RTN	= 381,
    BUFFER_ATOMIC_AND_VBUFFER_IDXEN	= 382,
    BUFFER_ATOMIC_AND_VBUFFER_IDXEN_RTN	= 383,
    BUFFER_ATOMIC_AND_VBUFFER_OFFEN	= 384,
    BUFFER_ATOMIC_AND_VBUFFER_OFFEN_RTN	= 385,
    BUFFER_ATOMIC_AND_VBUFFER_OFFSET	= 386,
    BUFFER_ATOMIC_AND_VBUFFER_OFFSET_RTN	= 387,
    BUFFER_ATOMIC_AND_X2_ADDR64	= 388,
    BUFFER_ATOMIC_AND_X2_ADDR64_RTN	= 389,
    BUFFER_ATOMIC_AND_X2_BOTHEN	= 390,
    BUFFER_ATOMIC_AND_X2_BOTHEN_RTN	= 391,
    BUFFER_ATOMIC_AND_X2_IDXEN	= 392,
    BUFFER_ATOMIC_AND_X2_IDXEN_RTN	= 393,
    BUFFER_ATOMIC_AND_X2_OFFEN	= 394,
    BUFFER_ATOMIC_AND_X2_OFFEN_RTN	= 395,
    BUFFER_ATOMIC_AND_X2_OFFSET	= 396,
    BUFFER_ATOMIC_AND_X2_OFFSET_RTN	= 397,
    BUFFER_ATOMIC_AND_X2_VBUFFER_ADDR64	= 398,
    BUFFER_ATOMIC_AND_X2_VBUFFER_ADDR64_RTN	= 399,
    BUFFER_ATOMIC_AND_X2_VBUFFER_BOTHEN	= 400,
    BUFFER_ATOMIC_AND_X2_VBUFFER_BOTHEN_RTN	= 401,
    BUFFER_ATOMIC_AND_X2_VBUFFER_IDXEN	= 402,
    BUFFER_ATOMIC_AND_X2_VBUFFER_IDXEN_RTN	= 403,
    BUFFER_ATOMIC_AND_X2_VBUFFER_OFFEN	= 404,
    BUFFER_ATOMIC_AND_X2_VBUFFER_OFFEN_RTN	= 405,
    BUFFER_ATOMIC_AND_X2_VBUFFER_OFFSET	= 406,
    BUFFER_ATOMIC_AND_X2_VBUFFER_OFFSET_RTN	= 407,
    BUFFER_ATOMIC_CMPSWAP_ADDR64	= 408,
    BUFFER_ATOMIC_CMPSWAP_ADDR64_RTN	= 409,
    BUFFER_ATOMIC_CMPSWAP_BOTHEN	= 410,
    BUFFER_ATOMIC_CMPSWAP_BOTHEN_RTN	= 411,
    BUFFER_ATOMIC_CMPSWAP_IDXEN	= 412,
    BUFFER_ATOMIC_CMPSWAP_IDXEN_RTN	= 413,
    BUFFER_ATOMIC_CMPSWAP_OFFEN	= 414,
    BUFFER_ATOMIC_CMPSWAP_OFFEN_RTN	= 415,
    BUFFER_ATOMIC_CMPSWAP_OFFSET	= 416,
    BUFFER_ATOMIC_CMPSWAP_OFFSET_RTN	= 417,
    BUFFER_ATOMIC_CMPSWAP_VBUFFER_ADDR64	= 418,
    BUFFER_ATOMIC_CMPSWAP_VBUFFER_ADDR64_RTN	= 419,
    BUFFER_ATOMIC_CMPSWAP_VBUFFER_BOTHEN	= 420,
    BUFFER_ATOMIC_CMPSWAP_VBUFFER_BOTHEN_RTN	= 421,
    BUFFER_ATOMIC_CMPSWAP_VBUFFER_IDXEN	= 422,
    BUFFER_ATOMIC_CMPSWAP_VBUFFER_IDXEN_RTN	= 423,
    BUFFER_ATOMIC_CMPSWAP_VBUFFER_OFFEN	= 424,
    BUFFER_ATOMIC_CMPSWAP_VBUFFER_OFFEN_RTN	= 425,
    BUFFER_ATOMIC_CMPSWAP_VBUFFER_OFFSET	= 426,
    BUFFER_ATOMIC_CMPSWAP_VBUFFER_OFFSET_RTN	= 427,
    BUFFER_ATOMIC_CMPSWAP_X2_ADDR64	= 428,
    BUFFER_ATOMIC_CMPSWAP_X2_ADDR64_RTN	= 429,
    BUFFER_ATOMIC_CMPSWAP_X2_BOTHEN	= 430,
    BUFFER_ATOMIC_CMPSWAP_X2_BOTHEN_RTN	= 431,
    BUFFER_ATOMIC_CMPSWAP_X2_IDXEN	= 432,
    BUFFER_ATOMIC_CMPSWAP_X2_IDXEN_RTN	= 433,
    BUFFER_ATOMIC_CMPSWAP_X2_OFFEN	= 434,
    BUFFER_ATOMIC_CMPSWAP_X2_OFFEN_RTN	= 435,
    BUFFER_ATOMIC_CMPSWAP_X2_OFFSET	= 436,
    BUFFER_ATOMIC_CMPSWAP_X2_OFFSET_RTN	= 437,
    BUFFER_ATOMIC_CMPSWAP_X2_VBUFFER_ADDR64	= 438,
    BUFFER_ATOMIC_CMPSWAP_X2_VBUFFER_ADDR64_RTN	= 439,
    BUFFER_ATOMIC_CMPSWAP_X2_VBUFFER_BOTHEN	= 440,
    BUFFER_ATOMIC_CMPSWAP_X2_VBUFFER_BOTHEN_RTN	= 441,
    BUFFER_ATOMIC_CMPSWAP_X2_VBUFFER_IDXEN	= 442,
    BUFFER_ATOMIC_CMPSWAP_X2_VBUFFER_IDXEN_RTN	= 443,
    BUFFER_ATOMIC_CMPSWAP_X2_VBUFFER_OFFEN	= 444,
    BUFFER_ATOMIC_CMPSWAP_X2_VBUFFER_OFFEN_RTN	= 445,
    BUFFER_ATOMIC_CMPSWAP_X2_VBUFFER_OFFSET	= 446,
    BUFFER_ATOMIC_CMPSWAP_X2_VBUFFER_OFFSET_RTN	= 447,
    BUFFER_ATOMIC_COND_SUB_U32_ADDR64	= 448,
    BUFFER_ATOMIC_COND_SUB_U32_ADDR64_RTN	= 449,
    BUFFER_ATOMIC_COND_SUB_U32_BOTHEN	= 450,
    BUFFER_ATOMIC_COND_SUB_U32_BOTHEN_RTN	= 451,
    BUFFER_ATOMIC_COND_SUB_U32_IDXEN	= 452,
    BUFFER_ATOMIC_COND_SUB_U32_IDXEN_RTN	= 453,
    BUFFER_ATOMIC_COND_SUB_U32_OFFEN	= 454,
    BUFFER_ATOMIC_COND_SUB_U32_OFFEN_RTN	= 455,
    BUFFER_ATOMIC_COND_SUB_U32_OFFSET	= 456,
    BUFFER_ATOMIC_COND_SUB_U32_OFFSET_RTN	= 457,
    BUFFER_ATOMIC_COND_SUB_U32_VBUFFER_ADDR64	= 458,
    BUFFER_ATOMIC_COND_SUB_U32_VBUFFER_ADDR64_RTN	= 459,
    BUFFER_ATOMIC_COND_SUB_U32_VBUFFER_BOTHEN	= 460,
    BUFFER_ATOMIC_COND_SUB_U32_VBUFFER_BOTHEN_RTN	= 461,
    BUFFER_ATOMIC_COND_SUB_U32_VBUFFER_IDXEN	= 462,
    BUFFER_ATOMIC_COND_SUB_U32_VBUFFER_IDXEN_RTN	= 463,
    BUFFER_ATOMIC_COND_SUB_U32_VBUFFER_OFFEN	= 464,
    BUFFER_ATOMIC_COND_SUB_U32_VBUFFER_OFFEN_RTN	= 465,
    BUFFER_ATOMIC_COND_SUB_U32_VBUFFER_OFFSET	= 466,
    BUFFER_ATOMIC_COND_SUB_U32_VBUFFER_OFFSET_RTN	= 467,
    BUFFER_ATOMIC_CSUB_ADDR64	= 468,
    BUFFER_ATOMIC_CSUB_ADDR64_RTN	= 469,
    BUFFER_ATOMIC_CSUB_BOTHEN	= 470,
    BUFFER_ATOMIC_CSUB_BOTHEN_RTN	= 471,
    BUFFER_ATOMIC_CSUB_IDXEN	= 472,
    BUFFER_ATOMIC_CSUB_IDXEN_RTN	= 473,
    BUFFER_ATOMIC_CSUB_OFFEN	= 474,
    BUFFER_ATOMIC_CSUB_OFFEN_RTN	= 475,
    BUFFER_ATOMIC_CSUB_OFFSET	= 476,
    BUFFER_ATOMIC_CSUB_OFFSET_RTN	= 477,
    BUFFER_ATOMIC_CSUB_VBUFFER_ADDR64	= 478,
    BUFFER_ATOMIC_CSUB_VBUFFER_ADDR64_RTN	= 479,
    BUFFER_ATOMIC_CSUB_VBUFFER_BOTHEN	= 480,
    BUFFER_ATOMIC_CSUB_VBUFFER_BOTHEN_RTN	= 481,
    BUFFER_ATOMIC_CSUB_VBUFFER_IDXEN	= 482,
    BUFFER_ATOMIC_CSUB_VBUFFER_IDXEN_RTN	= 483,
    BUFFER_ATOMIC_CSUB_VBUFFER_OFFEN	= 484,
    BUFFER_ATOMIC_CSUB_VBUFFER_OFFEN_RTN	= 485,
    BUFFER_ATOMIC_CSUB_VBUFFER_OFFSET	= 486,
    BUFFER_ATOMIC_CSUB_VBUFFER_OFFSET_RTN	= 487,
    BUFFER_ATOMIC_DEC_ADDR64	= 488,
    BUFFER_ATOMIC_DEC_ADDR64_RTN	= 489,
    BUFFER_ATOMIC_DEC_BOTHEN	= 490,
    BUFFER_ATOMIC_DEC_BOTHEN_RTN	= 491,
    BUFFER_ATOMIC_DEC_IDXEN	= 492,
    BUFFER_ATOMIC_DEC_IDXEN_RTN	= 493,
    BUFFER_ATOMIC_DEC_OFFEN	= 494,
    BUFFER_ATOMIC_DEC_OFFEN_RTN	= 495,
    BUFFER_ATOMIC_DEC_OFFSET	= 496,
    BUFFER_ATOMIC_DEC_OFFSET_RTN	= 497,
    BUFFER_ATOMIC_DEC_VBUFFER_ADDR64	= 498,
    BUFFER_ATOMIC_DEC_VBUFFER_ADDR64_RTN	= 499,
    BUFFER_ATOMIC_DEC_VBUFFER_BOTHEN	= 500,
    BUFFER_ATOMIC_DEC_VBUFFER_BOTHEN_RTN	= 501,
    BUFFER_ATOMIC_DEC_VBUFFER_IDXEN	= 502,
    BUFFER_ATOMIC_DEC_VBUFFER_IDXEN_RTN	= 503,
    BUFFER_ATOMIC_DEC_VBUFFER_OFFEN	= 504,
    BUFFER_ATOMIC_DEC_VBUFFER_OFFEN_RTN	= 505,
    BUFFER_ATOMIC_DEC_VBUFFER_OFFSET	= 506,
    BUFFER_ATOMIC_DEC_VBUFFER_OFFSET_RTN	= 507,
    BUFFER_ATOMIC_DEC_X2_ADDR64	= 508,
    BUFFER_ATOMIC_DEC_X2_ADDR64_RTN	= 509,
    BUFFER_ATOMIC_DEC_X2_BOTHEN	= 510,
    BUFFER_ATOMIC_DEC_X2_BOTHEN_RTN	= 511,
    BUFFER_ATOMIC_DEC_X2_IDXEN	= 512,
    BUFFER_ATOMIC_DEC_X2_IDXEN_RTN	= 513,
    BUFFER_ATOMIC_DEC_X2_OFFEN	= 514,
    BUFFER_ATOMIC_DEC_X2_OFFEN_RTN	= 515,
    BUFFER_ATOMIC_DEC_X2_OFFSET	= 516,
    BUFFER_ATOMIC_DEC_X2_OFFSET_RTN	= 517,
    BUFFER_ATOMIC_DEC_X2_VBUFFER_ADDR64	= 518,
    BUFFER_ATOMIC_DEC_X2_VBUFFER_ADDR64_RTN	= 519,
    BUFFER_ATOMIC_DEC_X2_VBUFFER_BOTHEN	= 520,
    BUFFER_ATOMIC_DEC_X2_VBUFFER_BOTHEN_RTN	= 521,
    BUFFER_ATOMIC_DEC_X2_VBUFFER_IDXEN	= 522,
    BUFFER_ATOMIC_DEC_X2_VBUFFER_IDXEN_RTN	= 523,
    BUFFER_ATOMIC_DEC_X2_VBUFFER_OFFEN	= 524,
    BUFFER_ATOMIC_DEC_X2_VBUFFER_OFFEN_RTN	= 525,
    BUFFER_ATOMIC_DEC_X2_VBUFFER_OFFSET	= 526,
    BUFFER_ATOMIC_DEC_X2_VBUFFER_OFFSET_RTN	= 527,
    BUFFER_ATOMIC_FCMPSWAP_ADDR64	= 528,
    BUFFER_ATOMIC_FCMPSWAP_ADDR64_RTN	= 529,
    BUFFER_ATOMIC_FCMPSWAP_BOTHEN	= 530,
    BUFFER_ATOMIC_FCMPSWAP_BOTHEN_RTN	= 531,
    BUFFER_ATOMIC_FCMPSWAP_IDXEN	= 532,
    BUFFER_ATOMIC_FCMPSWAP_IDXEN_RTN	= 533,
    BUFFER_ATOMIC_FCMPSWAP_OFFEN	= 534,
    BUFFER_ATOMIC_FCMPSWAP_OFFEN_RTN	= 535,
    BUFFER_ATOMIC_FCMPSWAP_OFFSET	= 536,
    BUFFER_ATOMIC_FCMPSWAP_OFFSET_RTN	= 537,
    BUFFER_ATOMIC_FCMPSWAP_VBUFFER_ADDR64	= 538,
    BUFFER_ATOMIC_FCMPSWAP_VBUFFER_ADDR64_RTN	= 539,
    BUFFER_ATOMIC_FCMPSWAP_VBUFFER_BOTHEN	= 540,
    BUFFER_ATOMIC_FCMPSWAP_VBUFFER_BOTHEN_RTN	= 541,
    BUFFER_ATOMIC_FCMPSWAP_VBUFFER_IDXEN	= 542,
    BUFFER_ATOMIC_FCMPSWAP_VBUFFER_IDXEN_RTN	= 543,
    BUFFER_ATOMIC_FCMPSWAP_VBUFFER_OFFEN	= 544,
    BUFFER_ATOMIC_FCMPSWAP_VBUFFER_OFFEN_RTN	= 545,
    BUFFER_ATOMIC_FCMPSWAP_VBUFFER_OFFSET	= 546,
    BUFFER_ATOMIC_FCMPSWAP_VBUFFER_OFFSET_RTN	= 547,
    BUFFER_ATOMIC_FCMPSWAP_X2_ADDR64	= 548,
    BUFFER_ATOMIC_FCMPSWAP_X2_ADDR64_RTN	= 549,
    BUFFER_ATOMIC_FCMPSWAP_X2_BOTHEN	= 550,
    BUFFER_ATOMIC_FCMPSWAP_X2_BOTHEN_RTN	= 551,
    BUFFER_ATOMIC_FCMPSWAP_X2_IDXEN	= 552,
    BUFFER_ATOMIC_FCMPSWAP_X2_IDXEN_RTN	= 553,
    BUFFER_ATOMIC_FCMPSWAP_X2_OFFEN	= 554,
    BUFFER_ATOMIC_FCMPSWAP_X2_OFFEN_RTN	= 555,
    BUFFER_ATOMIC_FCMPSWAP_X2_OFFSET	= 556,
    BUFFER_ATOMIC_FCMPSWAP_X2_OFFSET_RTN	= 557,
    BUFFER_ATOMIC_FCMPSWAP_X2_VBUFFER_ADDR64	= 558,
    BUFFER_ATOMIC_FCMPSWAP_X2_VBUFFER_ADDR64_RTN	= 559,
    BUFFER_ATOMIC_FCMPSWAP_X2_VBUFFER_BOTHEN	= 560,
    BUFFER_ATOMIC_FCMPSWAP_X2_VBUFFER_BOTHEN_RTN	= 561,
    BUFFER_ATOMIC_FCMPSWAP_X2_VBUFFER_IDXEN	= 562,
    BUFFER_ATOMIC_FCMPSWAP_X2_VBUFFER_IDXEN_RTN	= 563,
    BUFFER_ATOMIC_FCMPSWAP_X2_VBUFFER_OFFEN	= 564,
    BUFFER_ATOMIC_FCMPSWAP_X2_VBUFFER_OFFEN_RTN	= 565,
    BUFFER_ATOMIC_FCMPSWAP_X2_VBUFFER_OFFSET	= 566,
    BUFFER_ATOMIC_FCMPSWAP_X2_VBUFFER_OFFSET_RTN	= 567,
    BUFFER_ATOMIC_FMAX_ADDR64	= 568,
    BUFFER_ATOMIC_FMAX_ADDR64_RTN	= 569,
    BUFFER_ATOMIC_FMAX_BOTHEN	= 570,
    BUFFER_ATOMIC_FMAX_BOTHEN_RTN	= 571,
    BUFFER_ATOMIC_FMAX_IDXEN	= 572,
    BUFFER_ATOMIC_FMAX_IDXEN_RTN	= 573,
    BUFFER_ATOMIC_FMAX_OFFEN	= 574,
    BUFFER_ATOMIC_FMAX_OFFEN_RTN	= 575,
    BUFFER_ATOMIC_FMAX_OFFSET	= 576,
    BUFFER_ATOMIC_FMAX_OFFSET_RTN	= 577,
    BUFFER_ATOMIC_FMAX_VBUFFER_ADDR64	= 578,
    BUFFER_ATOMIC_FMAX_VBUFFER_ADDR64_RTN	= 579,
    BUFFER_ATOMIC_FMAX_VBUFFER_BOTHEN	= 580,
    BUFFER_ATOMIC_FMAX_VBUFFER_BOTHEN_RTN	= 581,
    BUFFER_ATOMIC_FMAX_VBUFFER_IDXEN	= 582,
    BUFFER_ATOMIC_FMAX_VBUFFER_IDXEN_RTN	= 583,
    BUFFER_ATOMIC_FMAX_VBUFFER_OFFEN	= 584,
    BUFFER_ATOMIC_FMAX_VBUFFER_OFFEN_RTN	= 585,
    BUFFER_ATOMIC_FMAX_VBUFFER_OFFSET	= 586,
    BUFFER_ATOMIC_FMAX_VBUFFER_OFFSET_RTN	= 587,
    BUFFER_ATOMIC_FMAX_X2_ADDR64	= 588,
    BUFFER_ATOMIC_FMAX_X2_ADDR64_RTN	= 589,
    BUFFER_ATOMIC_FMAX_X2_BOTHEN	= 590,
    BUFFER_ATOMIC_FMAX_X2_BOTHEN_RTN	= 591,
    BUFFER_ATOMIC_FMAX_X2_IDXEN	= 592,
    BUFFER_ATOMIC_FMAX_X2_IDXEN_RTN	= 593,
    BUFFER_ATOMIC_FMAX_X2_OFFEN	= 594,
    BUFFER_ATOMIC_FMAX_X2_OFFEN_RTN	= 595,
    BUFFER_ATOMIC_FMAX_X2_OFFSET	= 596,
    BUFFER_ATOMIC_FMAX_X2_OFFSET_RTN	= 597,
    BUFFER_ATOMIC_FMAX_X2_VBUFFER_ADDR64	= 598,
    BUFFER_ATOMIC_FMAX_X2_VBUFFER_ADDR64_RTN	= 599,
    BUFFER_ATOMIC_FMAX_X2_VBUFFER_BOTHEN	= 600,
    BUFFER_ATOMIC_FMAX_X2_VBUFFER_BOTHEN_RTN	= 601,
    BUFFER_ATOMIC_FMAX_X2_VBUFFER_IDXEN	= 602,
    BUFFER_ATOMIC_FMAX_X2_VBUFFER_IDXEN_RTN	= 603,
    BUFFER_ATOMIC_FMAX_X2_VBUFFER_OFFEN	= 604,
    BUFFER_ATOMIC_FMAX_X2_VBUFFER_OFFEN_RTN	= 605,
    BUFFER_ATOMIC_FMAX_X2_VBUFFER_OFFSET	= 606,
    BUFFER_ATOMIC_FMAX_X2_VBUFFER_OFFSET_RTN	= 607,
    BUFFER_ATOMIC_FMIN_ADDR64	= 608,
    BUFFER_ATOMIC_FMIN_ADDR64_RTN	= 609,
    BUFFER_ATOMIC_FMIN_BOTHEN	= 610,
    BUFFER_ATOMIC_FMIN_BOTHEN_RTN	= 611,
    BUFFER_ATOMIC_FMIN_IDXEN	= 612,
    BUFFER_ATOMIC_FMIN_IDXEN_RTN	= 613,
    BUFFER_ATOMIC_FMIN_OFFEN	= 614,
    BUFFER_ATOMIC_FMIN_OFFEN_RTN	= 615,
    BUFFER_ATOMIC_FMIN_OFFSET	= 616,
    BUFFER_ATOMIC_FMIN_OFFSET_RTN	= 617,
    BUFFER_ATOMIC_FMIN_VBUFFER_ADDR64	= 618,
    BUFFER_ATOMIC_FMIN_VBUFFER_ADDR64_RTN	= 619,
    BUFFER_ATOMIC_FMIN_VBUFFER_BOTHEN	= 620,
    BUFFER_ATOMIC_FMIN_VBUFFER_BOTHEN_RTN	= 621,
    BUFFER_ATOMIC_FMIN_VBUFFER_IDXEN	= 622,
    BUFFER_ATOMIC_FMIN_VBUFFER_IDXEN_RTN	= 623,
    BUFFER_ATOMIC_FMIN_VBUFFER_OFFEN	= 624,
    BUFFER_ATOMIC_FMIN_VBUFFER_OFFEN_RTN	= 625,
    BUFFER_ATOMIC_FMIN_VBUFFER_OFFSET	= 626,
    BUFFER_ATOMIC_FMIN_VBUFFER_OFFSET_RTN	= 627,
    BUFFER_ATOMIC_FMIN_X2_ADDR64	= 628,
    BUFFER_ATOMIC_FMIN_X2_ADDR64_RTN	= 629,
    BUFFER_ATOMIC_FMIN_X2_BOTHEN	= 630,
    BUFFER_ATOMIC_FMIN_X2_BOTHEN_RTN	= 631,
    BUFFER_ATOMIC_FMIN_X2_IDXEN	= 632,
    BUFFER_ATOMIC_FMIN_X2_IDXEN_RTN	= 633,
    BUFFER_ATOMIC_FMIN_X2_OFFEN	= 634,
    BUFFER_ATOMIC_FMIN_X2_OFFEN_RTN	= 635,
    BUFFER_ATOMIC_FMIN_X2_OFFSET	= 636,
    BUFFER_ATOMIC_FMIN_X2_OFFSET_RTN	= 637,
    BUFFER_ATOMIC_FMIN_X2_VBUFFER_ADDR64	= 638,
    BUFFER_ATOMIC_FMIN_X2_VBUFFER_ADDR64_RTN	= 639,
    BUFFER_ATOMIC_FMIN_X2_VBUFFER_BOTHEN	= 640,
    BUFFER_ATOMIC_FMIN_X2_VBUFFER_BOTHEN_RTN	= 641,
    BUFFER_ATOMIC_FMIN_X2_VBUFFER_IDXEN	= 642,
    BUFFER_ATOMIC_FMIN_X2_VBUFFER_IDXEN_RTN	= 643,
    BUFFER_ATOMIC_FMIN_X2_VBUFFER_OFFEN	= 644,
    BUFFER_ATOMIC_FMIN_X2_VBUFFER_OFFEN_RTN	= 645,
    BUFFER_ATOMIC_FMIN_X2_VBUFFER_OFFSET	= 646,
    BUFFER_ATOMIC_FMIN_X2_VBUFFER_OFFSET_RTN	= 647,
    BUFFER_ATOMIC_INC_ADDR64	= 648,
    BUFFER_ATOMIC_INC_ADDR64_RTN	= 649,
    BUFFER_ATOMIC_INC_BOTHEN	= 650,
    BUFFER_ATOMIC_INC_BOTHEN_RTN	= 651,
    BUFFER_ATOMIC_INC_IDXEN	= 652,
    BUFFER_ATOMIC_INC_IDXEN_RTN	= 653,
    BUFFER_ATOMIC_INC_OFFEN	= 654,
    BUFFER_ATOMIC_INC_OFFEN_RTN	= 655,
    BUFFER_ATOMIC_INC_OFFSET	= 656,
    BUFFER_ATOMIC_INC_OFFSET_RTN	= 657,
    BUFFER_ATOMIC_INC_VBUFFER_ADDR64	= 658,
    BUFFER_ATOMIC_INC_VBUFFER_ADDR64_RTN	= 659,
    BUFFER_ATOMIC_INC_VBUFFER_BOTHEN	= 660,
    BUFFER_ATOMIC_INC_VBUFFER_BOTHEN_RTN	= 661,
    BUFFER_ATOMIC_INC_VBUFFER_IDXEN	= 662,
    BUFFER_ATOMIC_INC_VBUFFER_IDXEN_RTN	= 663,
    BUFFER_ATOMIC_INC_VBUFFER_OFFEN	= 664,
    BUFFER_ATOMIC_INC_VBUFFER_OFFEN_RTN	= 665,
    BUFFER_ATOMIC_INC_VBUFFER_OFFSET	= 666,
    BUFFER_ATOMIC_INC_VBUFFER_OFFSET_RTN	= 667,
    BUFFER_ATOMIC_INC_X2_ADDR64	= 668,
    BUFFER_ATOMIC_INC_X2_ADDR64_RTN	= 669,
    BUFFER_ATOMIC_INC_X2_BOTHEN	= 670,
    BUFFER_ATOMIC_INC_X2_BOTHEN_RTN	= 671,
    BUFFER_ATOMIC_INC_X2_IDXEN	= 672,
    BUFFER_ATOMIC_INC_X2_IDXEN_RTN	= 673,
    BUFFER_ATOMIC_INC_X2_OFFEN	= 674,
    BUFFER_ATOMIC_INC_X2_OFFEN_RTN	= 675,
    BUFFER_ATOMIC_INC_X2_OFFSET	= 676,
    BUFFER_ATOMIC_INC_X2_OFFSET_RTN	= 677,
    BUFFER_ATOMIC_INC_X2_VBUFFER_ADDR64	= 678,
    BUFFER_ATOMIC_INC_X2_VBUFFER_ADDR64_RTN	= 679,
    BUFFER_ATOMIC_INC_X2_VBUFFER_BOTHEN	= 680,
    BUFFER_ATOMIC_INC_X2_VBUFFER_BOTHEN_RTN	= 681,
    BUFFER_ATOMIC_INC_X2_VBUFFER_IDXEN	= 682,
    BUFFER_ATOMIC_INC_X2_VBUFFER_IDXEN_RTN	= 683,
    BUFFER_ATOMIC_INC_X2_VBUFFER_OFFEN	= 684,
    BUFFER_ATOMIC_INC_X2_VBUFFER_OFFEN_RTN	= 685,
    BUFFER_ATOMIC_INC_X2_VBUFFER_OFFSET	= 686,
    BUFFER_ATOMIC_INC_X2_VBUFFER_OFFSET_RTN	= 687,
    BUFFER_ATOMIC_MAX_F64_ADDR64	= 688,
    BUFFER_ATOMIC_MAX_F64_ADDR64_RTN	= 689,
    BUFFER_ATOMIC_MAX_F64_BOTHEN	= 690,
    BUFFER_ATOMIC_MAX_F64_BOTHEN_RTN	= 691,
    BUFFER_ATOMIC_MAX_F64_IDXEN	= 692,
    BUFFER_ATOMIC_MAX_F64_IDXEN_RTN	= 693,
    BUFFER_ATOMIC_MAX_F64_OFFEN	= 694,
    BUFFER_ATOMIC_MAX_F64_OFFEN_RTN	= 695,
    BUFFER_ATOMIC_MAX_F64_OFFSET	= 696,
    BUFFER_ATOMIC_MAX_F64_OFFSET_RTN	= 697,
    BUFFER_ATOMIC_MAX_F64_VBUFFER_ADDR64	= 698,
    BUFFER_ATOMIC_MAX_F64_VBUFFER_ADDR64_RTN	= 699,
    BUFFER_ATOMIC_MAX_F64_VBUFFER_BOTHEN	= 700,
    BUFFER_ATOMIC_MAX_F64_VBUFFER_BOTHEN_RTN	= 701,
    BUFFER_ATOMIC_MAX_F64_VBUFFER_IDXEN	= 702,
    BUFFER_ATOMIC_MAX_F64_VBUFFER_IDXEN_RTN	= 703,
    BUFFER_ATOMIC_MAX_F64_VBUFFER_OFFEN	= 704,
    BUFFER_ATOMIC_MAX_F64_VBUFFER_OFFEN_RTN	= 705,
    BUFFER_ATOMIC_MAX_F64_VBUFFER_OFFSET	= 706,
    BUFFER_ATOMIC_MAX_F64_VBUFFER_OFFSET_RTN	= 707,
    BUFFER_ATOMIC_MIN_F64_ADDR64	= 708,
    BUFFER_ATOMIC_MIN_F64_ADDR64_RTN	= 709,
    BUFFER_ATOMIC_MIN_F64_BOTHEN	= 710,
    BUFFER_ATOMIC_MIN_F64_BOTHEN_RTN	= 711,
    BUFFER_ATOMIC_MIN_F64_IDXEN	= 712,
    BUFFER_ATOMIC_MIN_F64_IDXEN_RTN	= 713,
    BUFFER_ATOMIC_MIN_F64_OFFEN	= 714,
    BUFFER_ATOMIC_MIN_F64_OFFEN_RTN	= 715,
    BUFFER_ATOMIC_MIN_F64_OFFSET	= 716,
    BUFFER_ATOMIC_MIN_F64_OFFSET_RTN	= 717,
    BUFFER_ATOMIC_MIN_F64_VBUFFER_ADDR64	= 718,
    BUFFER_ATOMIC_MIN_F64_VBUFFER_ADDR64_RTN	= 719,
    BUFFER_ATOMIC_MIN_F64_VBUFFER_BOTHEN	= 720,
    BUFFER_ATOMIC_MIN_F64_VBUFFER_BOTHEN_RTN	= 721,
    BUFFER_ATOMIC_MIN_F64_VBUFFER_IDXEN	= 722,
    BUFFER_ATOMIC_MIN_F64_VBUFFER_IDXEN_RTN	= 723,
    BUFFER_ATOMIC_MIN_F64_VBUFFER_OFFEN	= 724,
    BUFFER_ATOMIC_MIN_F64_VBUFFER_OFFEN_RTN	= 725,
    BUFFER_ATOMIC_MIN_F64_VBUFFER_OFFSET	= 726,
    BUFFER_ATOMIC_MIN_F64_VBUFFER_OFFSET_RTN	= 727,
    BUFFER_ATOMIC_OR_ADDR64	= 728,
    BUFFER_ATOMIC_OR_ADDR64_RTN	= 729,
    BUFFER_ATOMIC_OR_BOTHEN	= 730,
    BUFFER_ATOMIC_OR_BOTHEN_RTN	= 731,
    BUFFER_ATOMIC_OR_IDXEN	= 732,
    BUFFER_ATOMIC_OR_IDXEN_RTN	= 733,
    BUFFER_ATOMIC_OR_OFFEN	= 734,
    BUFFER_ATOMIC_OR_OFFEN_RTN	= 735,
    BUFFER_ATOMIC_OR_OFFSET	= 736,
    BUFFER_ATOMIC_OR_OFFSET_RTN	= 737,
    BUFFER_ATOMIC_OR_VBUFFER_ADDR64	= 738,
    BUFFER_ATOMIC_OR_VBUFFER_ADDR64_RTN	= 739,
    BUFFER_ATOMIC_OR_VBUFFER_BOTHEN	= 740,
    BUFFER_ATOMIC_OR_VBUFFER_BOTHEN_RTN	= 741,
    BUFFER_ATOMIC_OR_VBUFFER_IDXEN	= 742,
    BUFFER_ATOMIC_OR_VBUFFER_IDXEN_RTN	= 743,
    BUFFER_ATOMIC_OR_VBUFFER_OFFEN	= 744,
    BUFFER_ATOMIC_OR_VBUFFER_OFFEN_RTN	= 745,
    BUFFER_ATOMIC_OR_VBUFFER_OFFSET	= 746,
    BUFFER_ATOMIC_OR_VBUFFER_OFFSET_RTN	= 747,
    BUFFER_ATOMIC_OR_X2_ADDR64	= 748,
    BUFFER_ATOMIC_OR_X2_ADDR64_RTN	= 749,
    BUFFER_ATOMIC_OR_X2_BOTHEN	= 750,
    BUFFER_ATOMIC_OR_X2_BOTHEN_RTN	= 751,
    BUFFER_ATOMIC_OR_X2_IDXEN	= 752,
    BUFFER_ATOMIC_OR_X2_IDXEN_RTN	= 753,
    BUFFER_ATOMIC_OR_X2_OFFEN	= 754,
    BUFFER_ATOMIC_OR_X2_OFFEN_RTN	= 755,
    BUFFER_ATOMIC_OR_X2_OFFSET	= 756,
    BUFFER_ATOMIC_OR_X2_OFFSET_RTN	= 757,
    BUFFER_ATOMIC_OR_X2_VBUFFER_ADDR64	= 758,
    BUFFER_ATOMIC_OR_X2_VBUFFER_ADDR64_RTN	= 759,
    BUFFER_ATOMIC_OR_X2_VBUFFER_BOTHEN	= 760,
    BUFFER_ATOMIC_OR_X2_VBUFFER_BOTHEN_RTN	= 761,
    BUFFER_ATOMIC_OR_X2_VBUFFER_IDXEN	= 762,
    BUFFER_ATOMIC_OR_X2_VBUFFER_IDXEN_RTN	= 763,
    BUFFER_ATOMIC_OR_X2_VBUFFER_OFFEN	= 764,
    BUFFER_ATOMIC_OR_X2_VBUFFER_OFFEN_RTN	= 765,
    BUFFER_ATOMIC_OR_X2_VBUFFER_OFFSET	= 766,
    BUFFER_ATOMIC_OR_X2_VBUFFER_OFFSET_RTN	= 767,
    BUFFER_ATOMIC_PK_ADD_BF16_ADDR64	= 768,
    BUFFER_ATOMIC_PK_ADD_BF16_ADDR64_RTN	= 769,
    BUFFER_ATOMIC_PK_ADD_BF16_BOTHEN	= 770,
    BUFFER_ATOMIC_PK_ADD_BF16_BOTHEN_RTN	= 771,
    BUFFER_ATOMIC_PK_ADD_BF16_IDXEN	= 772,
    BUFFER_ATOMIC_PK_ADD_BF16_IDXEN_RTN	= 773,
    BUFFER_ATOMIC_PK_ADD_BF16_OFFEN	= 774,
    BUFFER_ATOMIC_PK_ADD_BF16_OFFEN_RTN	= 775,
    BUFFER_ATOMIC_PK_ADD_BF16_OFFSET	= 776,
    BUFFER_ATOMIC_PK_ADD_BF16_OFFSET_RTN	= 777,
    BUFFER_ATOMIC_PK_ADD_BF16_VBUFFER_ADDR64	= 778,
    BUFFER_ATOMIC_PK_ADD_BF16_VBUFFER_ADDR64_RTN	= 779,
    BUFFER_ATOMIC_PK_ADD_BF16_VBUFFER_BOTHEN	= 780,
    BUFFER_ATOMIC_PK_ADD_BF16_VBUFFER_BOTHEN_RTN	= 781,
    BUFFER_ATOMIC_PK_ADD_BF16_VBUFFER_IDXEN	= 782,
    BUFFER_ATOMIC_PK_ADD_BF16_VBUFFER_IDXEN_RTN	= 783,
    BUFFER_ATOMIC_PK_ADD_BF16_VBUFFER_OFFEN	= 784,
    BUFFER_ATOMIC_PK_ADD_BF16_VBUFFER_OFFEN_RTN	= 785,
    BUFFER_ATOMIC_PK_ADD_BF16_VBUFFER_OFFSET	= 786,
    BUFFER_ATOMIC_PK_ADD_BF16_VBUFFER_OFFSET_RTN	= 787,
    BUFFER_ATOMIC_PK_ADD_F16_ADDR64	= 788,
    BUFFER_ATOMIC_PK_ADD_F16_ADDR64_RTN	= 789,
    BUFFER_ATOMIC_PK_ADD_F16_BOTHEN	= 790,
    BUFFER_ATOMIC_PK_ADD_F16_BOTHEN_RTN	= 791,
    BUFFER_ATOMIC_PK_ADD_F16_IDXEN	= 792,
    BUFFER_ATOMIC_PK_ADD_F16_IDXEN_RTN	= 793,
    BUFFER_ATOMIC_PK_ADD_F16_OFFEN	= 794,
    BUFFER_ATOMIC_PK_ADD_F16_OFFEN_RTN	= 795,
    BUFFER_ATOMIC_PK_ADD_F16_OFFSET	= 796,
    BUFFER_ATOMIC_PK_ADD_F16_OFFSET_RTN	= 797,
    BUFFER_ATOMIC_PK_ADD_F16_VBUFFER_ADDR64	= 798,
    BUFFER_ATOMIC_PK_ADD_F16_VBUFFER_ADDR64_RTN	= 799,
    BUFFER_ATOMIC_PK_ADD_F16_VBUFFER_BOTHEN	= 800,
    BUFFER_ATOMIC_PK_ADD_F16_VBUFFER_BOTHEN_RTN	= 801,
    BUFFER_ATOMIC_PK_ADD_F16_VBUFFER_IDXEN	= 802,
    BUFFER_ATOMIC_PK_ADD_F16_VBUFFER_IDXEN_RTN	= 803,
    BUFFER_ATOMIC_PK_ADD_F16_VBUFFER_OFFEN	= 804,
    BUFFER_ATOMIC_PK_ADD_F16_VBUFFER_OFFEN_RTN	= 805,
    BUFFER_ATOMIC_PK_ADD_F16_VBUFFER_OFFSET	= 806,
    BUFFER_ATOMIC_PK_ADD_F16_VBUFFER_OFFSET_RTN	= 807,
    BUFFER_ATOMIC_SMAX_ADDR64	= 808,
    BUFFER_ATOMIC_SMAX_ADDR64_RTN	= 809,
    BUFFER_ATOMIC_SMAX_BOTHEN	= 810,
    BUFFER_ATOMIC_SMAX_BOTHEN_RTN	= 811,
    BUFFER_ATOMIC_SMAX_IDXEN	= 812,
    BUFFER_ATOMIC_SMAX_IDXEN_RTN	= 813,
    BUFFER_ATOMIC_SMAX_OFFEN	= 814,
    BUFFER_ATOMIC_SMAX_OFFEN_RTN	= 815,
    BUFFER_ATOMIC_SMAX_OFFSET	= 816,
    BUFFER_ATOMIC_SMAX_OFFSET_RTN	= 817,
    BUFFER_ATOMIC_SMAX_VBUFFER_ADDR64	= 818,
    BUFFER_ATOMIC_SMAX_VBUFFER_ADDR64_RTN	= 819,
    BUFFER_ATOMIC_SMAX_VBUFFER_BOTHEN	= 820,
    BUFFER_ATOMIC_SMAX_VBUFFER_BOTHEN_RTN	= 821,
    BUFFER_ATOMIC_SMAX_VBUFFER_IDXEN	= 822,
    BUFFER_ATOMIC_SMAX_VBUFFER_IDXEN_RTN	= 823,
    BUFFER_ATOMIC_SMAX_VBUFFER_OFFEN	= 824,
    BUFFER_ATOMIC_SMAX_VBUFFER_OFFEN_RTN	= 825,
    BUFFER_ATOMIC_SMAX_VBUFFER_OFFSET	= 826,
    BUFFER_ATOMIC_SMAX_VBUFFER_OFFSET_RTN	= 827,
    BUFFER_ATOMIC_SMAX_X2_ADDR64	= 828,
    BUFFER_ATOMIC_SMAX_X2_ADDR64_RTN	= 829,
    BUFFER_ATOMIC_SMAX_X2_BOTHEN	= 830,
    BUFFER_ATOMIC_SMAX_X2_BOTHEN_RTN	= 831,
    BUFFER_ATOMIC_SMAX_X2_IDXEN	= 832,
    BUFFER_ATOMIC_SMAX_X2_IDXEN_RTN	= 833,
    BUFFER_ATOMIC_SMAX_X2_OFFEN	= 834,
    BUFFER_ATOMIC_SMAX_X2_OFFEN_RTN	= 835,
    BUFFER_ATOMIC_SMAX_X2_OFFSET	= 836,
    BUFFER_ATOMIC_SMAX_X2_OFFSET_RTN	= 837,
    BUFFER_ATOMIC_SMAX_X2_VBUFFER_ADDR64	= 838,
    BUFFER_ATOMIC_SMAX_X2_VBUFFER_ADDR64_RTN	= 839,
    BUFFER_ATOMIC_SMAX_X2_VBUFFER_BOTHEN	= 840,
    BUFFER_ATOMIC_SMAX_X2_VBUFFER_BOTHEN_RTN	= 841,
    BUFFER_ATOMIC_SMAX_X2_VBUFFER_IDXEN	= 842,
    BUFFER_ATOMIC_SMAX_X2_VBUFFER_IDXEN_RTN	= 843,
    BUFFER_ATOMIC_SMAX_X2_VBUFFER_OFFEN	= 844,
    BUFFER_ATOMIC_SMAX_X2_VBUFFER_OFFEN_RTN	= 845,
    BUFFER_ATOMIC_SMAX_X2_VBUFFER_OFFSET	= 846,
    BUFFER_ATOMIC_SMAX_X2_VBUFFER_OFFSET_RTN	= 847,
    BUFFER_ATOMIC_SMIN_ADDR64	= 848,
    BUFFER_ATOMIC_SMIN_ADDR64_RTN	= 849,
    BUFFER_ATOMIC_SMIN_BOTHEN	= 850,
    BUFFER_ATOMIC_SMIN_BOTHEN_RTN	= 851,
    BUFFER_ATOMIC_SMIN_IDXEN	= 852,
    BUFFER_ATOMIC_SMIN_IDXEN_RTN	= 853,
    BUFFER_ATOMIC_SMIN_OFFEN	= 854,
    BUFFER_ATOMIC_SMIN_OFFEN_RTN	= 855,
    BUFFER_ATOMIC_SMIN_OFFSET	= 856,
    BUFFER_ATOMIC_SMIN_OFFSET_RTN	= 857,
    BUFFER_ATOMIC_SMIN_VBUFFER_ADDR64	= 858,
    BUFFER_ATOMIC_SMIN_VBUFFER_ADDR64_RTN	= 859,
    BUFFER_ATOMIC_SMIN_VBUFFER_BOTHEN	= 860,
    BUFFER_ATOMIC_SMIN_VBUFFER_BOTHEN_RTN	= 861,
    BUFFER_ATOMIC_SMIN_VBUFFER_IDXEN	= 862,
    BUFFER_ATOMIC_SMIN_VBUFFER_IDXEN_RTN	= 863,
    BUFFER_ATOMIC_SMIN_VBUFFER_OFFEN	= 864,
    BUFFER_ATOMIC_SMIN_VBUFFER_OFFEN_RTN	= 865,
    BUFFER_ATOMIC_SMIN_VBUFFER_OFFSET	= 866,
    BUFFER_ATOMIC_SMIN_VBUFFER_OFFSET_RTN	= 867,
    BUFFER_ATOMIC_SMIN_X2_ADDR64	= 868,
    BUFFER_ATOMIC_SMIN_X2_ADDR64_RTN	= 869,
    BUFFER_ATOMIC_SMIN_X2_BOTHEN	= 870,
    BUFFER_ATOMIC_SMIN_X2_BOTHEN_RTN	= 871,
    BUFFER_ATOMIC_SMIN_X2_IDXEN	= 872,
    BUFFER_ATOMIC_SMIN_X2_IDXEN_RTN	= 873,
    BUFFER_ATOMIC_SMIN_X2_OFFEN	= 874,
    BUFFER_ATOMIC_SMIN_X2_OFFEN_RTN	= 875,
    BUFFER_ATOMIC_SMIN_X2_OFFSET	= 876,
    BUFFER_ATOMIC_SMIN_X2_OFFSET_RTN	= 877,
    BUFFER_ATOMIC_SMIN_X2_VBUFFER_ADDR64	= 878,
    BUFFER_ATOMIC_SMIN_X2_VBUFFER_ADDR64_RTN	= 879,
    BUFFER_ATOMIC_SMIN_X2_VBUFFER_BOTHEN	= 880,
    BUFFER_ATOMIC_SMIN_X2_VBUFFER_BOTHEN_RTN	= 881,
    BUFFER_ATOMIC_SMIN_X2_VBUFFER_IDXEN	= 882,
    BUFFER_ATOMIC_SMIN_X2_VBUFFER_IDXEN_RTN	= 883,
    BUFFER_ATOMIC_SMIN_X2_VBUFFER_OFFEN	= 884,
    BUFFER_ATOMIC_SMIN_X2_VBUFFER_OFFEN_RTN	= 885,
    BUFFER_ATOMIC_SMIN_X2_VBUFFER_OFFSET	= 886,
    BUFFER_ATOMIC_SMIN_X2_VBUFFER_OFFSET_RTN	= 887,
    BUFFER_ATOMIC_SUB_ADDR64	= 888,
    BUFFER_ATOMIC_SUB_ADDR64_RTN	= 889,
    BUFFER_ATOMIC_SUB_BOTHEN	= 890,
    BUFFER_ATOMIC_SUB_BOTHEN_RTN	= 891,
    BUFFER_ATOMIC_SUB_IDXEN	= 892,
    BUFFER_ATOMIC_SUB_IDXEN_RTN	= 893,
    BUFFER_ATOMIC_SUB_OFFEN	= 894,
    BUFFER_ATOMIC_SUB_OFFEN_RTN	= 895,
    BUFFER_ATOMIC_SUB_OFFSET	= 896,
    BUFFER_ATOMIC_SUB_OFFSET_RTN	= 897,
    BUFFER_ATOMIC_SUB_VBUFFER_ADDR64	= 898,
    BUFFER_ATOMIC_SUB_VBUFFER_ADDR64_RTN	= 899,
    BUFFER_ATOMIC_SUB_VBUFFER_BOTHEN	= 900,
    BUFFER_ATOMIC_SUB_VBUFFER_BOTHEN_RTN	= 901,
    BUFFER_ATOMIC_SUB_VBUFFER_IDXEN	= 902,
    BUFFER_ATOMIC_SUB_VBUFFER_IDXEN_RTN	= 903,
    BUFFER_ATOMIC_SUB_VBUFFER_OFFEN	= 904,
    BUFFER_ATOMIC_SUB_VBUFFER_OFFEN_RTN	= 905,
    BUFFER_ATOMIC_SUB_VBUFFER_OFFSET	= 906,
    BUFFER_ATOMIC_SUB_VBUFFER_OFFSET_RTN	= 907,
    BUFFER_ATOMIC_SUB_X2_ADDR64	= 908,
    BUFFER_ATOMIC_SUB_X2_ADDR64_RTN	= 909,
    BUFFER_ATOMIC_SUB_X2_BOTHEN	= 910,
    BUFFER_ATOMIC_SUB_X2_BOTHEN_RTN	= 911,
    BUFFER_ATOMIC_SUB_X2_IDXEN	= 912,
    BUFFER_ATOMIC_SUB_X2_IDXEN_RTN	= 913,
    BUFFER_ATOMIC_SUB_X2_OFFEN	= 914,
    BUFFER_ATOMIC_SUB_X2_OFFEN_RTN	= 915,
    BUFFER_ATOMIC_SUB_X2_OFFSET	= 916,
    BUFFER_ATOMIC_SUB_X2_OFFSET_RTN	= 917,
    BUFFER_ATOMIC_SUB_X2_VBUFFER_ADDR64	= 918,
    BUFFER_ATOMIC_SUB_X2_VBUFFER_ADDR64_RTN	= 919,
    BUFFER_ATOMIC_SUB_X2_VBUFFER_BOTHEN	= 920,
    BUFFER_ATOMIC_SUB_X2_VBUFFER_BOTHEN_RTN	= 921,
    BUFFER_ATOMIC_SUB_X2_VBUFFER_IDXEN	= 922,
    BUFFER_ATOMIC_SUB_X2_VBUFFER_IDXEN_RTN	= 923,
    BUFFER_ATOMIC_SUB_X2_VBUFFER_OFFEN	= 924,
    BUFFER_ATOMIC_SUB_X2_VBUFFER_OFFEN_RTN	= 925,
    BUFFER_ATOMIC_SUB_X2_VBUFFER_OFFSET	= 926,
    BUFFER_ATOMIC_SUB_X2_VBUFFER_OFFSET_RTN	= 927,
    BUFFER_ATOMIC_SWAP_ADDR64	= 928,
    BUFFER_ATOMIC_SWAP_ADDR64_RTN	= 929,
    BUFFER_ATOMIC_SWAP_BOTHEN	= 930,
    BUFFER_ATOMIC_SWAP_BOTHEN_RTN	= 931,
    BUFFER_ATOMIC_SWAP_IDXEN	= 932,
    BUFFER_ATOMIC_SWAP_IDXEN_RTN	= 933,
    BUFFER_ATOMIC_SWAP_OFFEN	= 934,
    BUFFER_ATOMIC_SWAP_OFFEN_RTN	= 935,
    BUFFER_ATOMIC_SWAP_OFFSET	= 936,
    BUFFER_ATOMIC_SWAP_OFFSET_RTN	= 937,
    BUFFER_ATOMIC_SWAP_VBUFFER_ADDR64	= 938,
    BUFFER_ATOMIC_SWAP_VBUFFER_ADDR64_RTN	= 939,
    BUFFER_ATOMIC_SWAP_VBUFFER_BOTHEN	= 940,
    BUFFER_ATOMIC_SWAP_VBUFFER_BOTHEN_RTN	= 941,
    BUFFER_ATOMIC_SWAP_VBUFFER_IDXEN	= 942,
    BUFFER_ATOMIC_SWAP_VBUFFER_IDXEN_RTN	= 943,
    BUFFER_ATOMIC_SWAP_VBUFFER_OFFEN	= 944,
    BUFFER_ATOMIC_SWAP_VBUFFER_OFFEN_RTN	= 945,
    BUFFER_ATOMIC_SWAP_VBUFFER_OFFSET	= 946,
    BUFFER_ATOMIC_SWAP_VBUFFER_OFFSET_RTN	= 947,
    BUFFER_ATOMIC_SWAP_X2_ADDR64	= 948,
    BUFFER_ATOMIC_SWAP_X2_ADDR64_RTN	= 949,
    BUFFER_ATOMIC_SWAP_X2_BOTHEN	= 950,
    BUFFER_ATOMIC_SWAP_X2_BOTHEN_RTN	= 951,
    BUFFER_ATOMIC_SWAP_X2_IDXEN	= 952,
    BUFFER_ATOMIC_SWAP_X2_IDXEN_RTN	= 953,
    BUFFER_ATOMIC_SWAP_X2_OFFEN	= 954,
    BUFFER_ATOMIC_SWAP_X2_OFFEN_RTN	= 955,
    BUFFER_ATOMIC_SWAP_X2_OFFSET	= 956,
    BUFFER_ATOMIC_SWAP_X2_OFFSET_RTN	= 957,
    BUFFER_ATOMIC_SWAP_X2_VBUFFER_ADDR64	= 958,
    BUFFER_ATOMIC_SWAP_X2_VBUFFER_ADDR64_RTN	= 959,
    BUFFER_ATOMIC_SWAP_X2_VBUFFER_BOTHEN	= 960,
    BUFFER_ATOMIC_SWAP_X2_VBUFFER_BOTHEN_RTN	= 961,
    BUFFER_ATOMIC_SWAP_X2_VBUFFER_IDXEN	= 962,
    BUFFER_ATOMIC_SWAP_X2_VBUFFER_IDXEN_RTN	= 963,
    BUFFER_ATOMIC_SWAP_X2_VBUFFER_OFFEN	= 964,
    BUFFER_ATOMIC_SWAP_X2_VBUFFER_OFFEN_RTN	= 965,
    BUFFER_ATOMIC_SWAP_X2_VBUFFER_OFFSET	= 966,
    BUFFER_ATOMIC_SWAP_X2_VBUFFER_OFFSET_RTN	= 967,
    BUFFER_ATOMIC_UMAX_ADDR64	= 968,
    BUFFER_ATOMIC_UMAX_ADDR64_RTN	= 969,
    BUFFER_ATOMIC_UMAX_BOTHEN	= 970,
    BUFFER_ATOMIC_UMAX_BOTHEN_RTN	= 971,
    BUFFER_ATOMIC_UMAX_IDXEN	= 972,
    BUFFER_ATOMIC_UMAX_IDXEN_RTN	= 973,
    BUFFER_ATOMIC_UMAX_OFFEN	= 974,
    BUFFER_ATOMIC_UMAX_OFFEN_RTN	= 975,
    BUFFER_ATOMIC_UMAX_OFFSET	= 976,
    BUFFER_ATOMIC_UMAX_OFFSET_RTN	= 977,
    BUFFER_ATOMIC_UMAX_VBUFFER_ADDR64	= 978,
    BUFFER_ATOMIC_UMAX_VBUFFER_ADDR64_RTN	= 979,
    BUFFER_ATOMIC_UMAX_VBUFFER_BOTHEN	= 980,
    BUFFER_ATOMIC_UMAX_VBUFFER_BOTHEN_RTN	= 981,
    BUFFER_ATOMIC_UMAX_VBUFFER_IDXEN	= 982,
    BUFFER_ATOMIC_UMAX_VBUFFER_IDXEN_RTN	= 983,
    BUFFER_ATOMIC_UMAX_VBUFFER_OFFEN	= 984,
    BUFFER_ATOMIC_UMAX_VBUFFER_OFFEN_RTN	= 985,
    BUFFER_ATOMIC_UMAX_VBUFFER_OFFSET	= 986,
    BUFFER_ATOMIC_UMAX_VBUFFER_OFFSET_RTN	= 987,
    BUFFER_ATOMIC_UMAX_X2_ADDR64	= 988,
    BUFFER_ATOMIC_UMAX_X2_ADDR64_RTN	= 989,
    BUFFER_ATOMIC_UMAX_X2_BOTHEN	= 990,
    BUFFER_ATOMIC_UMAX_X2_BOTHEN_RTN	= 991,
    BUFFER_ATOMIC_UMAX_X2_IDXEN	= 992,
    BUFFER_ATOMIC_UMAX_X2_IDXEN_RTN	= 993,
    BUFFER_ATOMIC_UMAX_X2_OFFEN	= 994,
    BUFFER_ATOMIC_UMAX_X2_OFFEN_RTN	= 995,
    BUFFER_ATOMIC_UMAX_X2_OFFSET	= 996,
    BUFFER_ATOMIC_UMAX_X2_OFFSET_RTN	= 997,
    BUFFER_ATOMIC_UMAX_X2_VBUFFER_ADDR64	= 998,
    BUFFER_ATOMIC_UMAX_X2_VBUFFER_ADDR64_RTN	= 999,
    BUFFER_ATOMIC_UMAX_X2_VBUFFER_BOTHEN	= 1000,
    BUFFER_ATOMIC_UMAX_X2_VBUFFER_BOTHEN_RTN	= 1001,
    BUFFER_ATOMIC_UMAX_X2_VBUFFER_IDXEN	= 1002,
    BUFFER_ATOMIC_UMAX_X2_VBUFFER_IDXEN_RTN	= 1003,
    BUFFER_ATOMIC_UMAX_X2_VBUFFER_OFFEN	= 1004,
    BUFFER_ATOMIC_UMAX_X2_VBUFFER_OFFEN_RTN	= 1005,
    BUFFER_ATOMIC_UMAX_X2_VBUFFER_OFFSET	= 1006,
    BUFFER_ATOMIC_UMAX_X2_VBUFFER_OFFSET_RTN	= 1007,
    BUFFER_ATOMIC_UMIN_ADDR64	= 1008,
    BUFFER_ATOMIC_UMIN_ADDR64_RTN	= 1009,
    BUFFER_ATOMIC_UMIN_BOTHEN	= 1010,
    BUFFER_ATOMIC_UMIN_BOTHEN_RTN	= 1011,
    BUFFER_ATOMIC_UMIN_IDXEN	= 1012,
    BUFFER_ATOMIC_UMIN_IDXEN_RTN	= 1013,
    BUFFER_ATOMIC_UMIN_OFFEN	= 1014,
    BUFFER_ATOMIC_UMIN_OFFEN_RTN	= 1015,
    BUFFER_ATOMIC_UMIN_OFFSET	= 1016,
    BUFFER_ATOMIC_UMIN_OFFSET_RTN	= 1017,
    BUFFER_ATOMIC_UMIN_VBUFFER_ADDR64	= 1018,
    BUFFER_ATOMIC_UMIN_VBUFFER_ADDR64_RTN	= 1019,
    BUFFER_ATOMIC_UMIN_VBUFFER_BOTHEN	= 1020,
    BUFFER_ATOMIC_UMIN_VBUFFER_BOTHEN_RTN	= 1021,
    BUFFER_ATOMIC_UMIN_VBUFFER_IDXEN	= 1022,
    BUFFER_ATOMIC_UMIN_VBUFFER_IDXEN_RTN	= 1023,
    BUFFER_ATOMIC_UMIN_VBUFFER_OFFEN	= 1024,
    BUFFER_ATOMIC_UMIN_VBUFFER_OFFEN_RTN	= 1025,
    BUFFER_ATOMIC_UMIN_VBUFFER_OFFSET	= 1026,
    BUFFER_ATOMIC_UMIN_VBUFFER_OFFSET_RTN	= 1027,
    BUFFER_ATOMIC_UMIN_X2_ADDR64	= 1028,
    BUFFER_ATOMIC_UMIN_X2_ADDR64_RTN	= 1029,
    BUFFER_ATOMIC_UMIN_X2_BOTHEN	= 1030,
    BUFFER_ATOMIC_UMIN_X2_BOTHEN_RTN	= 1031,
    BUFFER_ATOMIC_UMIN_X2_IDXEN	= 1032,
    BUFFER_ATOMIC_UMIN_X2_IDXEN_RTN	= 1033,
    BUFFER_ATOMIC_UMIN_X2_OFFEN	= 1034,
    BUFFER_ATOMIC_UMIN_X2_OFFEN_RTN	= 1035,
    BUFFER_ATOMIC_UMIN_X2_OFFSET	= 1036,
    BUFFER_ATOMIC_UMIN_X2_OFFSET_RTN	= 1037,
    BUFFER_ATOMIC_UMIN_X2_VBUFFER_ADDR64	= 1038,
    BUFFER_ATOMIC_UMIN_X2_VBUFFER_ADDR64_RTN	= 1039,
    BUFFER_ATOMIC_UMIN_X2_VBUFFER_BOTHEN	= 1040,
    BUFFER_ATOMIC_UMIN_X2_VBUFFER_BOTHEN_RTN	= 1041,
    BUFFER_ATOMIC_UMIN_X2_VBUFFER_IDXEN	= 1042,
    BUFFER_ATOMIC_UMIN_X2_VBUFFER_IDXEN_RTN	= 1043,
    BUFFER_ATOMIC_UMIN_X2_VBUFFER_OFFEN	= 1044,
    BUFFER_ATOMIC_UMIN_X2_VBUFFER_OFFEN_RTN	= 1045,
    BUFFER_ATOMIC_UMIN_X2_VBUFFER_OFFSET	= 1046,
    BUFFER_ATOMIC_UMIN_X2_VBUFFER_OFFSET_RTN	= 1047,
    BUFFER_ATOMIC_XOR_ADDR64	= 1048,
    BUFFER_ATOMIC_XOR_ADDR64_RTN	= 1049,
    BUFFER_ATOMIC_XOR_BOTHEN	= 1050,
    BUFFER_ATOMIC_XOR_BOTHEN_RTN	= 1051,
    BUFFER_ATOMIC_XOR_IDXEN	= 1052,
    BUFFER_ATOMIC_XOR_IDXEN_RTN	= 1053,
    BUFFER_ATOMIC_XOR_OFFEN	= 1054,
    BUFFER_ATOMIC_XOR_OFFEN_RTN	= 1055,
    BUFFER_ATOMIC_XOR_OFFSET	= 1056,
    BUFFER_ATOMIC_XOR_OFFSET_RTN	= 1057,
    BUFFER_ATOMIC_XOR_VBUFFER_ADDR64	= 1058,
    BUFFER_ATOMIC_XOR_VBUFFER_ADDR64_RTN	= 1059,
    BUFFER_ATOMIC_XOR_VBUFFER_BOTHEN	= 1060,
    BUFFER_ATOMIC_XOR_VBUFFER_BOTHEN_RTN	= 1061,
    BUFFER_ATOMIC_XOR_VBUFFER_IDXEN	= 1062,
    BUFFER_ATOMIC_XOR_VBUFFER_IDXEN_RTN	= 1063,
    BUFFER_ATOMIC_XOR_VBUFFER_OFFEN	= 1064,
    BUFFER_ATOMIC_XOR_VBUFFER_OFFEN_RTN	= 1065,
    BUFFER_ATOMIC_XOR_VBUFFER_OFFSET	= 1066,
    BUFFER_ATOMIC_XOR_VBUFFER_OFFSET_RTN	= 1067,
    BUFFER_ATOMIC_XOR_X2_ADDR64	= 1068,
    BUFFER_ATOMIC_XOR_X2_ADDR64_RTN	= 1069,
    BUFFER_ATOMIC_XOR_X2_BOTHEN	= 1070,
    BUFFER_ATOMIC_XOR_X2_BOTHEN_RTN	= 1071,
    BUFFER_ATOMIC_XOR_X2_IDXEN	= 1072,
    BUFFER_ATOMIC_XOR_X2_IDXEN_RTN	= 1073,
    BUFFER_ATOMIC_XOR_X2_OFFEN	= 1074,
    BUFFER_ATOMIC_XOR_X2_OFFEN_RTN	= 1075,
    BUFFER_ATOMIC_XOR_X2_OFFSET	= 1076,
    BUFFER_ATOMIC_XOR_X2_OFFSET_RTN	= 1077,
    BUFFER_ATOMIC_XOR_X2_VBUFFER_ADDR64	= 1078,
    BUFFER_ATOMIC_XOR_X2_VBUFFER_ADDR64_RTN	= 1079,
    BUFFER_ATOMIC_XOR_X2_VBUFFER_BOTHEN	= 1080,
    BUFFER_ATOMIC_XOR_X2_VBUFFER_BOTHEN_RTN	= 1081,
    BUFFER_ATOMIC_XOR_X2_VBUFFER_IDXEN	= 1082,
    BUFFER_ATOMIC_XOR_X2_VBUFFER_IDXEN_RTN	= 1083,
    BUFFER_ATOMIC_XOR_X2_VBUFFER_OFFEN	= 1084,
    BUFFER_ATOMIC_XOR_X2_VBUFFER_OFFEN_RTN	= 1085,
    BUFFER_ATOMIC_XOR_X2_VBUFFER_OFFSET	= 1086,
    BUFFER_ATOMIC_XOR_X2_VBUFFER_OFFSET_RTN	= 1087,
    BUFFER_GL0_INV	= 1088,
    BUFFER_GL1_INV	= 1089,
    BUFFER_INV	= 1090,
    BUFFER_INVL2	= 1091,
    BUFFER_LOAD_DWORDX2_ADDR64	= 1092,
    BUFFER_LOAD_DWORDX2_BOTHEN	= 1093,
    BUFFER_LOAD_DWORDX2_BOTHEN_exact	= 1094,
    BUFFER_LOAD_DWORDX2_IDXEN	= 1095,
    BUFFER_LOAD_DWORDX2_IDXEN_exact	= 1096,
    BUFFER_LOAD_DWORDX2_OFFEN	= 1097,
    BUFFER_LOAD_DWORDX2_OFFEN_exact	= 1098,
    BUFFER_LOAD_DWORDX2_OFFSET	= 1099,
    BUFFER_LOAD_DWORDX2_OFFSET_exact	= 1100,
    BUFFER_LOAD_DWORDX2_TFE_ADDR64	= 1101,
    BUFFER_LOAD_DWORDX2_TFE_BOTHEN	= 1102,
    BUFFER_LOAD_DWORDX2_TFE_BOTHEN_exact	= 1103,
    BUFFER_LOAD_DWORDX2_TFE_IDXEN	= 1104,
    BUFFER_LOAD_DWORDX2_TFE_IDXEN_exact	= 1105,
    BUFFER_LOAD_DWORDX2_TFE_OFFEN	= 1106,
    BUFFER_LOAD_DWORDX2_TFE_OFFEN_exact	= 1107,
    BUFFER_LOAD_DWORDX2_TFE_OFFSET	= 1108,
    BUFFER_LOAD_DWORDX2_TFE_OFFSET_exact	= 1109,
    BUFFER_LOAD_DWORDX2_TFE_VBUFFER_ADDR64	= 1110,
    BUFFER_LOAD_DWORDX2_TFE_VBUFFER_BOTHEN	= 1111,
    BUFFER_LOAD_DWORDX2_TFE_VBUFFER_BOTHEN_exact	= 1112,
    BUFFER_LOAD_DWORDX2_TFE_VBUFFER_IDXEN	= 1113,
    BUFFER_LOAD_DWORDX2_TFE_VBUFFER_IDXEN_exact	= 1114,
    BUFFER_LOAD_DWORDX2_TFE_VBUFFER_OFFEN	= 1115,
    BUFFER_LOAD_DWORDX2_TFE_VBUFFER_OFFEN_exact	= 1116,
    BUFFER_LOAD_DWORDX2_TFE_VBUFFER_OFFSET	= 1117,
    BUFFER_LOAD_DWORDX2_TFE_VBUFFER_OFFSET_exact	= 1118,
    BUFFER_LOAD_DWORDX2_VBUFFER_ADDR64	= 1119,
    BUFFER_LOAD_DWORDX2_VBUFFER_BOTHEN	= 1120,
    BUFFER_LOAD_DWORDX2_VBUFFER_BOTHEN_exact	= 1121,
    BUFFER_LOAD_DWORDX2_VBUFFER_IDXEN	= 1122,
    BUFFER_LOAD_DWORDX2_VBUFFER_IDXEN_exact	= 1123,
    BUFFER_LOAD_DWORDX2_VBUFFER_OFFEN	= 1124,
    BUFFER_LOAD_DWORDX2_VBUFFER_OFFEN_exact	= 1125,
    BUFFER_LOAD_DWORDX2_VBUFFER_OFFSET	= 1126,
    BUFFER_LOAD_DWORDX2_VBUFFER_OFFSET_exact	= 1127,
    BUFFER_LOAD_DWORDX3_ADDR64	= 1128,
    BUFFER_LOAD_DWORDX3_BOTHEN	= 1129,
    BUFFER_LOAD_DWORDX3_BOTHEN_exact	= 1130,
    BUFFER_LOAD_DWORDX3_IDXEN	= 1131,
    BUFFER_LOAD_DWORDX3_IDXEN_exact	= 1132,
    BUFFER_LOAD_DWORDX3_OFFEN	= 1133,
    BUFFER_LOAD_DWORDX3_OFFEN_exact	= 1134,
    BUFFER_LOAD_DWORDX3_OFFSET	= 1135,
    BUFFER_LOAD_DWORDX3_OFFSET_exact	= 1136,
    BUFFER_LOAD_DWORDX3_TFE_ADDR64	= 1137,
    BUFFER_LOAD_DWORDX3_TFE_BOTHEN	= 1138,
    BUFFER_LOAD_DWORDX3_TFE_BOTHEN_exact	= 1139,
    BUFFER_LOAD_DWORDX3_TFE_IDXEN	= 1140,
    BUFFER_LOAD_DWORDX3_TFE_IDXEN_exact	= 1141,
    BUFFER_LOAD_DWORDX3_TFE_OFFEN	= 1142,
    BUFFER_LOAD_DWORDX3_TFE_OFFEN_exact	= 1143,
    BUFFER_LOAD_DWORDX3_TFE_OFFSET	= 1144,
    BUFFER_LOAD_DWORDX3_TFE_OFFSET_exact	= 1145,
    BUFFER_LOAD_DWORDX3_TFE_VBUFFER_ADDR64	= 1146,
    BUFFER_LOAD_DWORDX3_TFE_VBUFFER_BOTHEN	= 1147,
    BUFFER_LOAD_DWORDX3_TFE_VBUFFER_BOTHEN_exact	= 1148,
    BUFFER_LOAD_DWORDX3_TFE_VBUFFER_IDXEN	= 1149,
    BUFFER_LOAD_DWORDX3_TFE_VBUFFER_IDXEN_exact	= 1150,
    BUFFER_LOAD_DWORDX3_TFE_VBUFFER_OFFEN	= 1151,
    BUFFER_LOAD_DWORDX3_TFE_VBUFFER_OFFEN_exact	= 1152,
    BUFFER_LOAD_DWORDX3_TFE_VBUFFER_OFFSET	= 1153,
    BUFFER_LOAD_DWORDX3_TFE_VBUFFER_OFFSET_exact	= 1154,
    BUFFER_LOAD_DWORDX3_VBUFFER_ADDR64	= 1155,
    BUFFER_LOAD_DWORDX3_VBUFFER_BOTHEN	= 1156,
    BUFFER_LOAD_DWORDX3_VBUFFER_BOTHEN_exact	= 1157,
    BUFFER_LOAD_DWORDX3_VBUFFER_IDXEN	= 1158,
    BUFFER_LOAD_DWORDX3_VBUFFER_IDXEN_exact	= 1159,
    BUFFER_LOAD_DWORDX3_VBUFFER_OFFEN	= 1160,
    BUFFER_LOAD_DWORDX3_VBUFFER_OFFEN_exact	= 1161,
    BUFFER_LOAD_DWORDX3_VBUFFER_OFFSET	= 1162,
    BUFFER_LOAD_DWORDX3_VBUFFER_OFFSET_exact	= 1163,
    BUFFER_LOAD_DWORDX4_ADDR64	= 1164,
    BUFFER_LOAD_DWORDX4_BOTHEN	= 1165,
    BUFFER_LOAD_DWORDX4_BOTHEN_exact	= 1166,
    BUFFER_LOAD_DWORDX4_IDXEN	= 1167,
    BUFFER_LOAD_DWORDX4_IDXEN_exact	= 1168,
    BUFFER_LOAD_DWORDX4_OFFEN	= 1169,
    BUFFER_LOAD_DWORDX4_OFFEN_exact	= 1170,
    BUFFER_LOAD_DWORDX4_OFFSET	= 1171,
    BUFFER_LOAD_DWORDX4_OFFSET_exact	= 1172,
    BUFFER_LOAD_DWORDX4_TFE_ADDR64	= 1173,
    BUFFER_LOAD_DWORDX4_TFE_BOTHEN	= 1174,
    BUFFER_LOAD_DWORDX4_TFE_BOTHEN_exact	= 1175,
    BUFFER_LOAD_DWORDX4_TFE_IDXEN	= 1176,
    BUFFER_LOAD_DWORDX4_TFE_IDXEN_exact	= 1177,
    BUFFER_LOAD_DWORDX4_TFE_OFFEN	= 1178,
    BUFFER_LOAD_DWORDX4_TFE_OFFEN_exact	= 1179,
    BUFFER_LOAD_DWORDX4_TFE_OFFSET	= 1180,
    BUFFER_LOAD_DWORDX4_TFE_OFFSET_exact	= 1181,
    BUFFER_LOAD_DWORDX4_TFE_VBUFFER_ADDR64	= 1182,
    BUFFER_LOAD_DWORDX4_TFE_VBUFFER_BOTHEN	= 1183,
    BUFFER_LOAD_DWORDX4_TFE_VBUFFER_BOTHEN_exact	= 1184,
    BUFFER_LOAD_DWORDX4_TFE_VBUFFER_IDXEN	= 1185,
    BUFFER_LOAD_DWORDX4_TFE_VBUFFER_IDXEN_exact	= 1186,
    BUFFER_LOAD_DWORDX4_TFE_VBUFFER_OFFEN	= 1187,
    BUFFER_LOAD_DWORDX4_TFE_VBUFFER_OFFEN_exact	= 1188,
    BUFFER_LOAD_DWORDX4_TFE_VBUFFER_OFFSET	= 1189,
    BUFFER_LOAD_DWORDX4_TFE_VBUFFER_OFFSET_exact	= 1190,
    BUFFER_LOAD_DWORDX4_VBUFFER_ADDR64	= 1191,
    BUFFER_LOAD_DWORDX4_VBUFFER_BOTHEN	= 1192,
    BUFFER_LOAD_DWORDX4_VBUFFER_BOTHEN_exact	= 1193,
    BUFFER_LOAD_DWORDX4_VBUFFER_IDXEN	= 1194,
    BUFFER_LOAD_DWORDX4_VBUFFER_IDXEN_exact	= 1195,
    BUFFER_LOAD_DWORDX4_VBUFFER_OFFEN	= 1196,
    BUFFER_LOAD_DWORDX4_VBUFFER_OFFEN_exact	= 1197,
    BUFFER_LOAD_DWORDX4_VBUFFER_OFFSET	= 1198,
    BUFFER_LOAD_DWORDX4_VBUFFER_OFFSET_exact	= 1199,
    BUFFER_LOAD_DWORD_ADDR64	= 1200,
    BUFFER_LOAD_DWORD_BOTHEN	= 1201,
    BUFFER_LOAD_DWORD_BOTHEN_exact	= 1202,
    BUFFER_LOAD_DWORD_IDXEN	= 1203,
    BUFFER_LOAD_DWORD_IDXEN_exact	= 1204,
    BUFFER_LOAD_DWORD_LDS_ADDR64	= 1205,
    BUFFER_LOAD_DWORD_LDS_BOTHEN	= 1206,
    BUFFER_LOAD_DWORD_LDS_BOTHEN_exact	= 1207,
    BUFFER_LOAD_DWORD_LDS_IDXEN	= 1208,
    BUFFER_LOAD_DWORD_LDS_IDXEN_exact	= 1209,
    BUFFER_LOAD_DWORD_LDS_OFFEN	= 1210,
    BUFFER_LOAD_DWORD_LDS_OFFEN_exact	= 1211,
    BUFFER_LOAD_DWORD_LDS_OFFSET	= 1212,
    BUFFER_LOAD_DWORD_LDS_OFFSET_exact	= 1213,
    BUFFER_LOAD_DWORD_LDS_VBUFFER_ADDR64	= 1214,
    BUFFER_LOAD_DWORD_LDS_VBUFFER_BOTHEN	= 1215,
    BUFFER_LOAD_DWORD_LDS_VBUFFER_BOTHEN_exact	= 1216,
    BUFFER_LOAD_DWORD_LDS_VBUFFER_IDXEN	= 1217,
    BUFFER_LOAD_DWORD_LDS_VBUFFER_IDXEN_exact	= 1218,
    BUFFER_LOAD_DWORD_LDS_VBUFFER_OFFEN	= 1219,
    BUFFER_LOAD_DWORD_LDS_VBUFFER_OFFEN_exact	= 1220,
    BUFFER_LOAD_DWORD_LDS_VBUFFER_OFFSET	= 1221,
    BUFFER_LOAD_DWORD_LDS_VBUFFER_OFFSET_exact	= 1222,
    BUFFER_LOAD_DWORD_OFFEN	= 1223,
    BUFFER_LOAD_DWORD_OFFEN_exact	= 1224,
    BUFFER_LOAD_DWORD_OFFSET	= 1225,
    BUFFER_LOAD_DWORD_OFFSET_exact	= 1226,
    BUFFER_LOAD_DWORD_TFE_ADDR64	= 1227,
    BUFFER_LOAD_DWORD_TFE_BOTHEN	= 1228,
    BUFFER_LOAD_DWORD_TFE_BOTHEN_exact	= 1229,
    BUFFER_LOAD_DWORD_TFE_IDXEN	= 1230,
    BUFFER_LOAD_DWORD_TFE_IDXEN_exact	= 1231,
    BUFFER_LOAD_DWORD_TFE_OFFEN	= 1232,
    BUFFER_LOAD_DWORD_TFE_OFFEN_exact	= 1233,
    BUFFER_LOAD_DWORD_TFE_OFFSET	= 1234,
    BUFFER_LOAD_DWORD_TFE_OFFSET_exact	= 1235,
    BUFFER_LOAD_DWORD_TFE_VBUFFER_ADDR64	= 1236,
    BUFFER_LOAD_DWORD_TFE_VBUFFER_BOTHEN	= 1237,
    BUFFER_LOAD_DWORD_TFE_VBUFFER_BOTHEN_exact	= 1238,
    BUFFER_LOAD_DWORD_TFE_VBUFFER_IDXEN	= 1239,
    BUFFER_LOAD_DWORD_TFE_VBUFFER_IDXEN_exact	= 1240,
    BUFFER_LOAD_DWORD_TFE_VBUFFER_OFFEN	= 1241,
    BUFFER_LOAD_DWORD_TFE_VBUFFER_OFFEN_exact	= 1242,
    BUFFER_LOAD_DWORD_TFE_VBUFFER_OFFSET	= 1243,
    BUFFER_LOAD_DWORD_TFE_VBUFFER_OFFSET_exact	= 1244,
    BUFFER_LOAD_DWORD_VBUFFER_ADDR64	= 1245,
    BUFFER_LOAD_DWORD_VBUFFER_BOTHEN	= 1246,
    BUFFER_LOAD_DWORD_VBUFFER_BOTHEN_exact	= 1247,
    BUFFER_LOAD_DWORD_VBUFFER_IDXEN	= 1248,
    BUFFER_LOAD_DWORD_VBUFFER_IDXEN_exact	= 1249,
    BUFFER_LOAD_DWORD_VBUFFER_OFFEN	= 1250,
    BUFFER_LOAD_DWORD_VBUFFER_OFFEN_exact	= 1251,
    BUFFER_LOAD_DWORD_VBUFFER_OFFSET	= 1252,
    BUFFER_LOAD_DWORD_VBUFFER_OFFSET_exact	= 1253,
    BUFFER_LOAD_FORMAT_D16_HI_X_ADDR64	= 1254,
    BUFFER_LOAD_FORMAT_D16_HI_X_BOTHEN	= 1255,
    BUFFER_LOAD_FORMAT_D16_HI_X_BOTHEN_exact	= 1256,
    BUFFER_LOAD_FORMAT_D16_HI_X_IDXEN	= 1257,
    BUFFER_LOAD_FORMAT_D16_HI_X_IDXEN_exact	= 1258,
    BUFFER_LOAD_FORMAT_D16_HI_X_OFFEN	= 1259,
    BUFFER_LOAD_FORMAT_D16_HI_X_OFFEN_exact	= 1260,
    BUFFER_LOAD_FORMAT_D16_HI_X_OFFSET	= 1261,
    BUFFER_LOAD_FORMAT_D16_HI_X_OFFSET_exact	= 1262,
    BUFFER_LOAD_FORMAT_D16_HI_X_TFE_ADDR64	= 1263,
    BUFFER_LOAD_FORMAT_D16_HI_X_TFE_BOTHEN	= 1264,
    BUFFER_LOAD_FORMAT_D16_HI_X_TFE_BOTHEN_exact	= 1265,
    BUFFER_LOAD_FORMAT_D16_HI_X_TFE_IDXEN	= 1266,
    BUFFER_LOAD_FORMAT_D16_HI_X_TFE_IDXEN_exact	= 1267,
    BUFFER_LOAD_FORMAT_D16_HI_X_TFE_OFFEN	= 1268,
    BUFFER_LOAD_FORMAT_D16_HI_X_TFE_OFFEN_exact	= 1269,
    BUFFER_LOAD_FORMAT_D16_HI_X_TFE_OFFSET	= 1270,
    BUFFER_LOAD_FORMAT_D16_HI_X_TFE_OFFSET_exact	= 1271,
    BUFFER_LOAD_FORMAT_D16_HI_X_TFE_VBUFFER_ADDR64	= 1272,
    BUFFER_LOAD_FORMAT_D16_HI_X_TFE_VBUFFER_BOTHEN	= 1273,
    BUFFER_LOAD_FORMAT_D16_HI_X_TFE_VBUFFER_BOTHEN_exact	= 1274,
    BUFFER_LOAD_FORMAT_D16_HI_X_TFE_VBUFFER_IDXEN	= 1275,
    BUFFER_LOAD_FORMAT_D16_HI_X_TFE_VBUFFER_IDXEN_exact	= 1276,
    BUFFER_LOAD_FORMAT_D16_HI_X_TFE_VBUFFER_OFFEN	= 1277,
    BUFFER_LOAD_FORMAT_D16_HI_X_TFE_VBUFFER_OFFEN_exact	= 1278,
    BUFFER_LOAD_FORMAT_D16_HI_X_TFE_VBUFFER_OFFSET	= 1279,
    BUFFER_LOAD_FORMAT_D16_HI_X_TFE_VBUFFER_OFFSET_exact	= 1280,
    BUFFER_LOAD_FORMAT_D16_HI_X_VBUFFER_ADDR64	= 1281,
    BUFFER_LOAD_FORMAT_D16_HI_X_VBUFFER_BOTHEN	= 1282,
    BUFFER_LOAD_FORMAT_D16_HI_X_VBUFFER_BOTHEN_exact	= 1283,
    BUFFER_LOAD_FORMAT_D16_HI_X_VBUFFER_IDXEN	= 1284,
    BUFFER_LOAD_FORMAT_D16_HI_X_VBUFFER_IDXEN_exact	= 1285,
    BUFFER_LOAD_FORMAT_D16_HI_X_VBUFFER_OFFEN	= 1286,
    BUFFER_LOAD_FORMAT_D16_HI_X_VBUFFER_OFFEN_exact	= 1287,
    BUFFER_LOAD_FORMAT_D16_HI_X_VBUFFER_OFFSET	= 1288,
    BUFFER_LOAD_FORMAT_D16_HI_X_VBUFFER_OFFSET_exact	= 1289,
    BUFFER_LOAD_FORMAT_D16_XYZW_ADDR64	= 1290,
    BUFFER_LOAD_FORMAT_D16_XYZW_BOTHEN	= 1291,
    BUFFER_LOAD_FORMAT_D16_XYZW_BOTHEN_exact	= 1292,
    BUFFER_LOAD_FORMAT_D16_XYZW_IDXEN	= 1293,
    BUFFER_LOAD_FORMAT_D16_XYZW_IDXEN_exact	= 1294,
    BUFFER_LOAD_FORMAT_D16_XYZW_OFFEN	= 1295,
    BUFFER_LOAD_FORMAT_D16_XYZW_OFFEN_exact	= 1296,
    BUFFER_LOAD_FORMAT_D16_XYZW_OFFSET	= 1297,
    BUFFER_LOAD_FORMAT_D16_XYZW_OFFSET_exact	= 1298,
    BUFFER_LOAD_FORMAT_D16_XYZW_TFE_ADDR64	= 1299,
    BUFFER_LOAD_FORMAT_D16_XYZW_TFE_BOTHEN	= 1300,
    BUFFER_LOAD_FORMAT_D16_XYZW_TFE_BOTHEN_exact	= 1301,
    BUFFER_LOAD_FORMAT_D16_XYZW_TFE_IDXEN	= 1302,
    BUFFER_LOAD_FORMAT_D16_XYZW_TFE_IDXEN_exact	= 1303,
    BUFFER_LOAD_FORMAT_D16_XYZW_TFE_OFFEN	= 1304,
    BUFFER_LOAD_FORMAT_D16_XYZW_TFE_OFFEN_exact	= 1305,
    BUFFER_LOAD_FORMAT_D16_XYZW_TFE_OFFSET	= 1306,
    BUFFER_LOAD_FORMAT_D16_XYZW_TFE_OFFSET_exact	= 1307,
    BUFFER_LOAD_FORMAT_D16_XYZW_TFE_VBUFFER_ADDR64	= 1308,
    BUFFER_LOAD_FORMAT_D16_XYZW_TFE_VBUFFER_BOTHEN	= 1309,
    BUFFER_LOAD_FORMAT_D16_XYZW_TFE_VBUFFER_BOTHEN_exact	= 1310,
    BUFFER_LOAD_FORMAT_D16_XYZW_TFE_VBUFFER_IDXEN	= 1311,
    BUFFER_LOAD_FORMAT_D16_XYZW_TFE_VBUFFER_IDXEN_exact	= 1312,
    BUFFER_LOAD_FORMAT_D16_XYZW_TFE_VBUFFER_OFFEN	= 1313,
    BUFFER_LOAD_FORMAT_D16_XYZW_TFE_VBUFFER_OFFEN_exact	= 1314,
    BUFFER_LOAD_FORMAT_D16_XYZW_TFE_VBUFFER_OFFSET	= 1315,
    BUFFER_LOAD_FORMAT_D16_XYZW_TFE_VBUFFER_OFFSET_exact	= 1316,
    BUFFER_LOAD_FORMAT_D16_XYZW_VBUFFER_ADDR64	= 1317,
    BUFFER_LOAD_FORMAT_D16_XYZW_VBUFFER_BOTHEN	= 1318,
    BUFFER_LOAD_FORMAT_D16_XYZW_VBUFFER_BOTHEN_exact	= 1319,
    BUFFER_LOAD_FORMAT_D16_XYZW_VBUFFER_IDXEN	= 1320,
    BUFFER_LOAD_FORMAT_D16_XYZW_VBUFFER_IDXEN_exact	= 1321,
    BUFFER_LOAD_FORMAT_D16_XYZW_VBUFFER_OFFEN	= 1322,
    BUFFER_LOAD_FORMAT_D16_XYZW_VBUFFER_OFFEN_exact	= 1323,
    BUFFER_LOAD_FORMAT_D16_XYZW_VBUFFER_OFFSET	= 1324,
    BUFFER_LOAD_FORMAT_D16_XYZW_VBUFFER_OFFSET_exact	= 1325,
    BUFFER_LOAD_FORMAT_D16_XYZW_gfx80_ADDR64	= 1326,
    BUFFER_LOAD_FORMAT_D16_XYZW_gfx80_BOTHEN	= 1327,
    BUFFER_LOAD_FORMAT_D16_XYZW_gfx80_BOTHEN_exact	= 1328,
    BUFFER_LOAD_FORMAT_D16_XYZW_gfx80_IDXEN	= 1329,
    BUFFER_LOAD_FORMAT_D16_XYZW_gfx80_IDXEN_exact	= 1330,
    BUFFER_LOAD_FORMAT_D16_XYZW_gfx80_OFFEN	= 1331,
    BUFFER_LOAD_FORMAT_D16_XYZW_gfx80_OFFEN_exact	= 1332,
    BUFFER_LOAD_FORMAT_D16_XYZW_gfx80_OFFSET	= 1333,
    BUFFER_LOAD_FORMAT_D16_XYZW_gfx80_OFFSET_exact	= 1334,
    BUFFER_LOAD_FORMAT_D16_XYZW_gfx80_TFE_ADDR64	= 1335,
    BUFFER_LOAD_FORMAT_D16_XYZW_gfx80_TFE_BOTHEN	= 1336,
    BUFFER_LOAD_FORMAT_D16_XYZW_gfx80_TFE_BOTHEN_exact	= 1337,
    BUFFER_LOAD_FORMAT_D16_XYZW_gfx80_TFE_IDXEN	= 1338,
    BUFFER_LOAD_FORMAT_D16_XYZW_gfx80_TFE_IDXEN_exact	= 1339,
    BUFFER_LOAD_FORMAT_D16_XYZW_gfx80_TFE_OFFEN	= 1340,
    BUFFER_LOAD_FORMAT_D16_XYZW_gfx80_TFE_OFFEN_exact	= 1341,
    BUFFER_LOAD_FORMAT_D16_XYZW_gfx80_TFE_OFFSET	= 1342,
    BUFFER_LOAD_FORMAT_D16_XYZW_gfx80_TFE_OFFSET_exact	= 1343,
    BUFFER_LOAD_FORMAT_D16_XYZW_gfx80_TFE_VBUFFER_ADDR64	= 1344,
    BUFFER_LOAD_FORMAT_D16_XYZW_gfx80_TFE_VBUFFER_BOTHEN	= 1345,
    BUFFER_LOAD_FORMAT_D16_XYZW_gfx80_TFE_VBUFFER_BOTHEN_exact	= 1346,
    BUFFER_LOAD_FORMAT_D16_XYZW_gfx80_TFE_VBUFFER_IDXEN	= 1347,
    BUFFER_LOAD_FORMAT_D16_XYZW_gfx80_TFE_VBUFFER_IDXEN_exact	= 1348,
    BUFFER_LOAD_FORMAT_D16_XYZW_gfx80_TFE_VBUFFER_OFFEN	= 1349,
    BUFFER_LOAD_FORMAT_D16_XYZW_gfx80_TFE_VBUFFER_OFFEN_exact	= 1350,
    BUFFER_LOAD_FORMAT_D16_XYZW_gfx80_TFE_VBUFFER_OFFSET	= 1351,
    BUFFER_LOAD_FORMAT_D16_XYZW_gfx80_TFE_VBUFFER_OFFSET_exact	= 1352,
    BUFFER_LOAD_FORMAT_D16_XYZW_gfx80_VBUFFER_ADDR64	= 1353,
    BUFFER_LOAD_FORMAT_D16_XYZW_gfx80_VBUFFER_BOTHEN	= 1354,
    BUFFER_LOAD_FORMAT_D16_XYZW_gfx80_VBUFFER_BOTHEN_exact	= 1355,
    BUFFER_LOAD_FORMAT_D16_XYZW_gfx80_VBUFFER_IDXEN	= 1356,
    BUFFER_LOAD_FORMAT_D16_XYZW_gfx80_VBUFFER_IDXEN_exact	= 1357,
    BUFFER_LOAD_FORMAT_D16_XYZW_gfx80_VBUFFER_OFFEN	= 1358,
    BUFFER_LOAD_FORMAT_D16_XYZW_gfx80_VBUFFER_OFFEN_exact	= 1359,
    BUFFER_LOAD_FORMAT_D16_XYZW_gfx80_VBUFFER_OFFSET	= 1360,
    BUFFER_LOAD_FORMAT_D16_XYZW_gfx80_VBUFFER_OFFSET_exact	= 1361,
    BUFFER_LOAD_FORMAT_D16_XYZ_ADDR64	= 1362,
    BUFFER_LOAD_FORMAT_D16_XYZ_BOTHEN	= 1363,
    BUFFER_LOAD_FORMAT_D16_XYZ_BOTHEN_exact	= 1364,
    BUFFER_LOAD_FORMAT_D16_XYZ_IDXEN	= 1365,
    BUFFER_LOAD_FORMAT_D16_XYZ_IDXEN_exact	= 1366,
    BUFFER_LOAD_FORMAT_D16_XYZ_OFFEN	= 1367,
    BUFFER_LOAD_FORMAT_D16_XYZ_OFFEN_exact	= 1368,
    BUFFER_LOAD_FORMAT_D16_XYZ_OFFSET	= 1369,
    BUFFER_LOAD_FORMAT_D16_XYZ_OFFSET_exact	= 1370,
    BUFFER_LOAD_FORMAT_D16_XYZ_TFE_ADDR64	= 1371,
    BUFFER_LOAD_FORMAT_D16_XYZ_TFE_BOTHEN	= 1372,
    BUFFER_LOAD_FORMAT_D16_XYZ_TFE_BOTHEN_exact	= 1373,
    BUFFER_LOAD_FORMAT_D16_XYZ_TFE_IDXEN	= 1374,
    BUFFER_LOAD_FORMAT_D16_XYZ_TFE_IDXEN_exact	= 1375,
    BUFFER_LOAD_FORMAT_D16_XYZ_TFE_OFFEN	= 1376,
    BUFFER_LOAD_FORMAT_D16_XYZ_TFE_OFFEN_exact	= 1377,
    BUFFER_LOAD_FORMAT_D16_XYZ_TFE_OFFSET	= 1378,
    BUFFER_LOAD_FORMAT_D16_XYZ_TFE_OFFSET_exact	= 1379,
    BUFFER_LOAD_FORMAT_D16_XYZ_TFE_VBUFFER_ADDR64	= 1380,
    BUFFER_LOAD_FORMAT_D16_XYZ_TFE_VBUFFER_BOTHEN	= 1381,
    BUFFER_LOAD_FORMAT_D16_XYZ_TFE_VBUFFER_BOTHEN_exact	= 1382,
    BUFFER_LOAD_FORMAT_D16_XYZ_TFE_VBUFFER_IDXEN	= 1383,
    BUFFER_LOAD_FORMAT_D16_XYZ_TFE_VBUFFER_IDXEN_exact	= 1384,
    BUFFER_LOAD_FORMAT_D16_XYZ_TFE_VBUFFER_OFFEN	= 1385,
    BUFFER_LOAD_FORMAT_D16_XYZ_TFE_VBUFFER_OFFEN_exact	= 1386,
    BUFFER_LOAD_FORMAT_D16_XYZ_TFE_VBUFFER_OFFSET	= 1387,
    BUFFER_LOAD_FORMAT_D16_XYZ_TFE_VBUFFER_OFFSET_exact	= 1388,
    BUFFER_LOAD_FORMAT_D16_XYZ_VBUFFER_ADDR64	= 1389,
    BUFFER_LOAD_FORMAT_D16_XYZ_VBUFFER_BOTHEN	= 1390,
    BUFFER_LOAD_FORMAT_D16_XYZ_VBUFFER_BOTHEN_exact	= 1391,
    BUFFER_LOAD_FORMAT_D16_XYZ_VBUFFER_IDXEN	= 1392,
    BUFFER_LOAD_FORMAT_D16_XYZ_VBUFFER_IDXEN_exact	= 1393,
    BUFFER_LOAD_FORMAT_D16_XYZ_VBUFFER_OFFEN	= 1394,
    BUFFER_LOAD_FORMAT_D16_XYZ_VBUFFER_OFFEN_exact	= 1395,
    BUFFER_LOAD_FORMAT_D16_XYZ_VBUFFER_OFFSET	= 1396,
    BUFFER_LOAD_FORMAT_D16_XYZ_VBUFFER_OFFSET_exact	= 1397,
    BUFFER_LOAD_FORMAT_D16_XYZ_gfx80_ADDR64	= 1398,
    BUFFER_LOAD_FORMAT_D16_XYZ_gfx80_BOTHEN	= 1399,
    BUFFER_LOAD_FORMAT_D16_XYZ_gfx80_BOTHEN_exact	= 1400,
    BUFFER_LOAD_FORMAT_D16_XYZ_gfx80_IDXEN	= 1401,
    BUFFER_LOAD_FORMAT_D16_XYZ_gfx80_IDXEN_exact	= 1402,
    BUFFER_LOAD_FORMAT_D16_XYZ_gfx80_OFFEN	= 1403,
    BUFFER_LOAD_FORMAT_D16_XYZ_gfx80_OFFEN_exact	= 1404,
    BUFFER_LOAD_FORMAT_D16_XYZ_gfx80_OFFSET	= 1405,
    BUFFER_LOAD_FORMAT_D16_XYZ_gfx80_OFFSET_exact	= 1406,
    BUFFER_LOAD_FORMAT_D16_XYZ_gfx80_TFE_ADDR64	= 1407,
    BUFFER_LOAD_FORMAT_D16_XYZ_gfx80_TFE_BOTHEN	= 1408,
    BUFFER_LOAD_FORMAT_D16_XYZ_gfx80_TFE_BOTHEN_exact	= 1409,
    BUFFER_LOAD_FORMAT_D16_XYZ_gfx80_TFE_IDXEN	= 1410,
    BUFFER_LOAD_FORMAT_D16_XYZ_gfx80_TFE_IDXEN_exact	= 1411,
    BUFFER_LOAD_FORMAT_D16_XYZ_gfx80_TFE_OFFEN	= 1412,
    BUFFER_LOAD_FORMAT_D16_XYZ_gfx80_TFE_OFFEN_exact	= 1413,
    BUFFER_LOAD_FORMAT_D16_XYZ_gfx80_TFE_OFFSET	= 1414,
    BUFFER_LOAD_FORMAT_D16_XYZ_gfx80_TFE_OFFSET_exact	= 1415,
    BUFFER_LOAD_FORMAT_D16_XYZ_gfx80_TFE_VBUFFER_ADDR64	= 1416,
    BUFFER_LOAD_FORMAT_D16_XYZ_gfx80_TFE_VBUFFER_BOTHEN	= 1417,
    BUFFER_LOAD_FORMAT_D16_XYZ_gfx80_TFE_VBUFFER_BOTHEN_exact	= 1418,
    BUFFER_LOAD_FORMAT_D16_XYZ_gfx80_TFE_VBUFFER_IDXEN	= 1419,
    BUFFER_LOAD_FORMAT_D16_XYZ_gfx80_TFE_VBUFFER_IDXEN_exact	= 1420,
    BUFFER_LOAD_FORMAT_D16_XYZ_gfx80_TFE_VBUFFER_OFFEN	= 1421,
    BUFFER_LOAD_FORMAT_D16_XYZ_gfx80_TFE_VBUFFER_OFFEN_exact	= 1422,
    BUFFER_LOAD_FORMAT_D16_XYZ_gfx80_TFE_VBUFFER_OFFSET	= 1423,
    BUFFER_LOAD_FORMAT_D16_XYZ_gfx80_TFE_VBUFFER_OFFSET_exact	= 1424,
    BUFFER_LOAD_FORMAT_D16_XYZ_gfx80_VBUFFER_ADDR64	= 1425,
    BUFFER_LOAD_FORMAT_D16_XYZ_gfx80_VBUFFER_BOTHEN	= 1426,
    BUFFER_LOAD_FORMAT_D16_XYZ_gfx80_VBUFFER_BOTHEN_exact	= 1427,
    BUFFER_LOAD_FORMAT_D16_XYZ_gfx80_VBUFFER_IDXEN	= 1428,
    BUFFER_LOAD_FORMAT_D16_XYZ_gfx80_VBUFFER_IDXEN_exact	= 1429,
    BUFFER_LOAD_FORMAT_D16_XYZ_gfx80_VBUFFER_OFFEN	= 1430,
    BUFFER_LOAD_FORMAT_D16_XYZ_gfx80_VBUFFER_OFFEN_exact	= 1431,
    BUFFER_LOAD_FORMAT_D16_XYZ_gfx80_VBUFFER_OFFSET	= 1432,
    BUFFER_LOAD_FORMAT_D16_XYZ_gfx80_VBUFFER_OFFSET_exact	= 1433,
    BUFFER_LOAD_FORMAT_D16_XY_ADDR64	= 1434,
    BUFFER_LOAD_FORMAT_D16_XY_BOTHEN	= 1435,
    BUFFER_LOAD_FORMAT_D16_XY_BOTHEN_exact	= 1436,
    BUFFER_LOAD_FORMAT_D16_XY_IDXEN	= 1437,
    BUFFER_LOAD_FORMAT_D16_XY_IDXEN_exact	= 1438,
    BUFFER_LOAD_FORMAT_D16_XY_OFFEN	= 1439,
    BUFFER_LOAD_FORMAT_D16_XY_OFFEN_exact	= 1440,
    BUFFER_LOAD_FORMAT_D16_XY_OFFSET	= 1441,
    BUFFER_LOAD_FORMAT_D16_XY_OFFSET_exact	= 1442,
    BUFFER_LOAD_FORMAT_D16_XY_TFE_ADDR64	= 1443,
    BUFFER_LOAD_FORMAT_D16_XY_TFE_BOTHEN	= 1444,
    BUFFER_LOAD_FORMAT_D16_XY_TFE_BOTHEN_exact	= 1445,
    BUFFER_LOAD_FORMAT_D16_XY_TFE_IDXEN	= 1446,
    BUFFER_LOAD_FORMAT_D16_XY_TFE_IDXEN_exact	= 1447,
    BUFFER_LOAD_FORMAT_D16_XY_TFE_OFFEN	= 1448,
    BUFFER_LOAD_FORMAT_D16_XY_TFE_OFFEN_exact	= 1449,
    BUFFER_LOAD_FORMAT_D16_XY_TFE_OFFSET	= 1450,
    BUFFER_LOAD_FORMAT_D16_XY_TFE_OFFSET_exact	= 1451,
    BUFFER_LOAD_FORMAT_D16_XY_TFE_VBUFFER_ADDR64	= 1452,
    BUFFER_LOAD_FORMAT_D16_XY_TFE_VBUFFER_BOTHEN	= 1453,
    BUFFER_LOAD_FORMAT_D16_XY_TFE_VBUFFER_BOTHEN_exact	= 1454,
    BUFFER_LOAD_FORMAT_D16_XY_TFE_VBUFFER_IDXEN	= 1455,
    BUFFER_LOAD_FORMAT_D16_XY_TFE_VBUFFER_IDXEN_exact	= 1456,
    BUFFER_LOAD_FORMAT_D16_XY_TFE_VBUFFER_OFFEN	= 1457,
    BUFFER_LOAD_FORMAT_D16_XY_TFE_VBUFFER_OFFEN_exact	= 1458,
    BUFFER_LOAD_FORMAT_D16_XY_TFE_VBUFFER_OFFSET	= 1459,
    BUFFER_LOAD_FORMAT_D16_XY_TFE_VBUFFER_OFFSET_exact	= 1460,
    BUFFER_LOAD_FORMAT_D16_XY_VBUFFER_ADDR64	= 1461,
    BUFFER_LOAD_FORMAT_D16_XY_VBUFFER_BOTHEN	= 1462,
    BUFFER_LOAD_FORMAT_D16_XY_VBUFFER_BOTHEN_exact	= 1463,
    BUFFER_LOAD_FORMAT_D16_XY_VBUFFER_IDXEN	= 1464,
    BUFFER_LOAD_FORMAT_D16_XY_VBUFFER_IDXEN_exact	= 1465,
    BUFFER_LOAD_FORMAT_D16_XY_VBUFFER_OFFEN	= 1466,
    BUFFER_LOAD_FORMAT_D16_XY_VBUFFER_OFFEN_exact	= 1467,
    BUFFER_LOAD_FORMAT_D16_XY_VBUFFER_OFFSET	= 1468,
    BUFFER_LOAD_FORMAT_D16_XY_VBUFFER_OFFSET_exact	= 1469,
    BUFFER_LOAD_FORMAT_D16_XY_gfx80_ADDR64	= 1470,
    BUFFER_LOAD_FORMAT_D16_XY_gfx80_BOTHEN	= 1471,
    BUFFER_LOAD_FORMAT_D16_XY_gfx80_BOTHEN_exact	= 1472,
    BUFFER_LOAD_FORMAT_D16_XY_gfx80_IDXEN	= 1473,
    BUFFER_LOAD_FORMAT_D16_XY_gfx80_IDXEN_exact	= 1474,
    BUFFER_LOAD_FORMAT_D16_XY_gfx80_OFFEN	= 1475,
    BUFFER_LOAD_FORMAT_D16_XY_gfx80_OFFEN_exact	= 1476,
    BUFFER_LOAD_FORMAT_D16_XY_gfx80_OFFSET	= 1477,
    BUFFER_LOAD_FORMAT_D16_XY_gfx80_OFFSET_exact	= 1478,
    BUFFER_LOAD_FORMAT_D16_XY_gfx80_TFE_ADDR64	= 1479,
    BUFFER_LOAD_FORMAT_D16_XY_gfx80_TFE_BOTHEN	= 1480,
    BUFFER_LOAD_FORMAT_D16_XY_gfx80_TFE_BOTHEN_exact	= 1481,
    BUFFER_LOAD_FORMAT_D16_XY_gfx80_TFE_IDXEN	= 1482,
    BUFFER_LOAD_FORMAT_D16_XY_gfx80_TFE_IDXEN_exact	= 1483,
    BUFFER_LOAD_FORMAT_D16_XY_gfx80_TFE_OFFEN	= 1484,
    BUFFER_LOAD_FORMAT_D16_XY_gfx80_TFE_OFFEN_exact	= 1485,
    BUFFER_LOAD_FORMAT_D16_XY_gfx80_TFE_OFFSET	= 1486,
    BUFFER_LOAD_FORMAT_D16_XY_gfx80_TFE_OFFSET_exact	= 1487,
    BUFFER_LOAD_FORMAT_D16_XY_gfx80_TFE_VBUFFER_ADDR64	= 1488,
    BUFFER_LOAD_FORMAT_D16_XY_gfx80_TFE_VBUFFER_BOTHEN	= 1489,
    BUFFER_LOAD_FORMAT_D16_XY_gfx80_TFE_VBUFFER_BOTHEN_exact	= 1490,
    BUFFER_LOAD_FORMAT_D16_XY_gfx80_TFE_VBUFFER_IDXEN	= 1491,
    BUFFER_LOAD_FORMAT_D16_XY_gfx80_TFE_VBUFFER_IDXEN_exact	= 1492,
    BUFFER_LOAD_FORMAT_D16_XY_gfx80_TFE_VBUFFER_OFFEN	= 1493,
    BUFFER_LOAD_FORMAT_D16_XY_gfx80_TFE_VBUFFER_OFFEN_exact	= 1494,
    BUFFER_LOAD_FORMAT_D16_XY_gfx80_TFE_VBUFFER_OFFSET	= 1495,
    BUFFER_LOAD_FORMAT_D16_XY_gfx80_TFE_VBUFFER_OFFSET_exact	= 1496,
    BUFFER_LOAD_FORMAT_D16_XY_gfx80_VBUFFER_ADDR64	= 1497,
    BUFFER_LOAD_FORMAT_D16_XY_gfx80_VBUFFER_BOTHEN	= 1498,
    BUFFER_LOAD_FORMAT_D16_XY_gfx80_VBUFFER_BOTHEN_exact	= 1499,
    BUFFER_LOAD_FORMAT_D16_XY_gfx80_VBUFFER_IDXEN	= 1500,
    BUFFER_LOAD_FORMAT_D16_XY_gfx80_VBUFFER_IDXEN_exact	= 1501,
    BUFFER_LOAD_FORMAT_D16_XY_gfx80_VBUFFER_OFFEN	= 1502,
    BUFFER_LOAD_FORMAT_D16_XY_gfx80_VBUFFER_OFFEN_exact	= 1503,
    BUFFER_LOAD_FORMAT_D16_XY_gfx80_VBUFFER_OFFSET	= 1504,
    BUFFER_LOAD_FORMAT_D16_XY_gfx80_VBUFFER_OFFSET_exact	= 1505,
    BUFFER_LOAD_FORMAT_D16_X_ADDR64	= 1506,
    BUFFER_LOAD_FORMAT_D16_X_BOTHEN	= 1507,
    BUFFER_LOAD_FORMAT_D16_X_BOTHEN_exact	= 1508,
    BUFFER_LOAD_FORMAT_D16_X_IDXEN	= 1509,
    BUFFER_LOAD_FORMAT_D16_X_IDXEN_exact	= 1510,
    BUFFER_LOAD_FORMAT_D16_X_OFFEN	= 1511,
    BUFFER_LOAD_FORMAT_D16_X_OFFEN_exact	= 1512,
    BUFFER_LOAD_FORMAT_D16_X_OFFSET	= 1513,
    BUFFER_LOAD_FORMAT_D16_X_OFFSET_exact	= 1514,
    BUFFER_LOAD_FORMAT_D16_X_TFE_ADDR64	= 1515,
    BUFFER_LOAD_FORMAT_D16_X_TFE_BOTHEN	= 1516,
    BUFFER_LOAD_FORMAT_D16_X_TFE_BOTHEN_exact	= 1517,
    BUFFER_LOAD_FORMAT_D16_X_TFE_IDXEN	= 1518,
    BUFFER_LOAD_FORMAT_D16_X_TFE_IDXEN_exact	= 1519,
    BUFFER_LOAD_FORMAT_D16_X_TFE_OFFEN	= 1520,
    BUFFER_LOAD_FORMAT_D16_X_TFE_OFFEN_exact	= 1521,
    BUFFER_LOAD_FORMAT_D16_X_TFE_OFFSET	= 1522,
    BUFFER_LOAD_FORMAT_D16_X_TFE_OFFSET_exact	= 1523,
    BUFFER_LOAD_FORMAT_D16_X_TFE_VBUFFER_ADDR64	= 1524,
    BUFFER_LOAD_FORMAT_D16_X_TFE_VBUFFER_BOTHEN	= 1525,
    BUFFER_LOAD_FORMAT_D16_X_TFE_VBUFFER_BOTHEN_exact	= 1526,
    BUFFER_LOAD_FORMAT_D16_X_TFE_VBUFFER_IDXEN	= 1527,
    BUFFER_LOAD_FORMAT_D16_X_TFE_VBUFFER_IDXEN_exact	= 1528,
    BUFFER_LOAD_FORMAT_D16_X_TFE_VBUFFER_OFFEN	= 1529,
    BUFFER_LOAD_FORMAT_D16_X_TFE_VBUFFER_OFFEN_exact	= 1530,
    BUFFER_LOAD_FORMAT_D16_X_TFE_VBUFFER_OFFSET	= 1531,
    BUFFER_LOAD_FORMAT_D16_X_TFE_VBUFFER_OFFSET_exact	= 1532,
    BUFFER_LOAD_FORMAT_D16_X_VBUFFER_ADDR64	= 1533,
    BUFFER_LOAD_FORMAT_D16_X_VBUFFER_BOTHEN	= 1534,
    BUFFER_LOAD_FORMAT_D16_X_VBUFFER_BOTHEN_exact	= 1535,
    BUFFER_LOAD_FORMAT_D16_X_VBUFFER_IDXEN	= 1536,
    BUFFER_LOAD_FORMAT_D16_X_VBUFFER_IDXEN_exact	= 1537,
    BUFFER_LOAD_FORMAT_D16_X_VBUFFER_OFFEN	= 1538,
    BUFFER_LOAD_FORMAT_D16_X_VBUFFER_OFFEN_exact	= 1539,
    BUFFER_LOAD_FORMAT_D16_X_VBUFFER_OFFSET	= 1540,
    BUFFER_LOAD_FORMAT_D16_X_VBUFFER_OFFSET_exact	= 1541,
    BUFFER_LOAD_FORMAT_D16_X_gfx80_ADDR64	= 1542,
    BUFFER_LOAD_FORMAT_D16_X_gfx80_BOTHEN	= 1543,
    BUFFER_LOAD_FORMAT_D16_X_gfx80_BOTHEN_exact	= 1544,
    BUFFER_LOAD_FORMAT_D16_X_gfx80_IDXEN	= 1545,
    BUFFER_LOAD_FORMAT_D16_X_gfx80_IDXEN_exact	= 1546,
    BUFFER_LOAD_FORMAT_D16_X_gfx80_OFFEN	= 1547,
    BUFFER_LOAD_FORMAT_D16_X_gfx80_OFFEN_exact	= 1548,
    BUFFER_LOAD_FORMAT_D16_X_gfx80_OFFSET	= 1549,
    BUFFER_LOAD_FORMAT_D16_X_gfx80_OFFSET_exact	= 1550,
    BUFFER_LOAD_FORMAT_D16_X_gfx80_TFE_ADDR64	= 1551,
    BUFFER_LOAD_FORMAT_D16_X_gfx80_TFE_BOTHEN	= 1552,
    BUFFER_LOAD_FORMAT_D16_X_gfx80_TFE_BOTHEN_exact	= 1553,
    BUFFER_LOAD_FORMAT_D16_X_gfx80_TFE_IDXEN	= 1554,
    BUFFER_LOAD_FORMAT_D16_X_gfx80_TFE_IDXEN_exact	= 1555,
    BUFFER_LOAD_FORMAT_D16_X_gfx80_TFE_OFFEN	= 1556,
    BUFFER_LOAD_FORMAT_D16_X_gfx80_TFE_OFFEN_exact	= 1557,
    BUFFER_LOAD_FORMAT_D16_X_gfx80_TFE_OFFSET	= 1558,
    BUFFER_LOAD_FORMAT_D16_X_gfx80_TFE_OFFSET_exact	= 1559,
    BUFFER_LOAD_FORMAT_D16_X_gfx80_TFE_VBUFFER_ADDR64	= 1560,
    BUFFER_LOAD_FORMAT_D16_X_gfx80_TFE_VBUFFER_BOTHEN	= 1561,
    BUFFER_LOAD_FORMAT_D16_X_gfx80_TFE_VBUFFER_BOTHEN_exact	= 1562,
    BUFFER_LOAD_FORMAT_D16_X_gfx80_TFE_VBUFFER_IDXEN	= 1563,
    BUFFER_LOAD_FORMAT_D16_X_gfx80_TFE_VBUFFER_IDXEN_exact	= 1564,
    BUFFER_LOAD_FORMAT_D16_X_gfx80_TFE_VBUFFER_OFFEN	= 1565,
    BUFFER_LOAD_FORMAT_D16_X_gfx80_TFE_VBUFFER_OFFEN_exact	= 1566,
    BUFFER_LOAD_FORMAT_D16_X_gfx80_TFE_VBUFFER_OFFSET	= 1567,
    BUFFER_LOAD_FORMAT_D16_X_gfx80_TFE_VBUFFER_OFFSET_exact	= 1568,
    BUFFER_LOAD_FORMAT_D16_X_gfx80_VBUFFER_ADDR64	= 1569,
    BUFFER_LOAD_FORMAT_D16_X_gfx80_VBUFFER_BOTHEN	= 1570,
    BUFFER_LOAD_FORMAT_D16_X_gfx80_VBUFFER_BOTHEN_exact	= 1571,
    BUFFER_LOAD_FORMAT_D16_X_gfx80_VBUFFER_IDXEN	= 1572,
    BUFFER_LOAD_FORMAT_D16_X_gfx80_VBUFFER_IDXEN_exact	= 1573,
    BUFFER_LOAD_FORMAT_D16_X_gfx80_VBUFFER_OFFEN	= 1574,
    BUFFER_LOAD_FORMAT_D16_X_gfx80_VBUFFER_OFFEN_exact	= 1575,
    BUFFER_LOAD_FORMAT_D16_X_gfx80_VBUFFER_OFFSET	= 1576,
    BUFFER_LOAD_FORMAT_D16_X_gfx80_VBUFFER_OFFSET_exact	= 1577,
    BUFFER_LOAD_FORMAT_XYZW_ADDR64	= 1578,
    BUFFER_LOAD_FORMAT_XYZW_BOTHEN	= 1579,
    BUFFER_LOAD_FORMAT_XYZW_BOTHEN_exact	= 1580,
    BUFFER_LOAD_FORMAT_XYZW_IDXEN	= 1581,
    BUFFER_LOAD_FORMAT_XYZW_IDXEN_exact	= 1582,
    BUFFER_LOAD_FORMAT_XYZW_OFFEN	= 1583,
    BUFFER_LOAD_FORMAT_XYZW_OFFEN_exact	= 1584,
    BUFFER_LOAD_FORMAT_XYZW_OFFSET	= 1585,
    BUFFER_LOAD_FORMAT_XYZW_OFFSET_exact	= 1586,
    BUFFER_LOAD_FORMAT_XYZW_TFE_ADDR64	= 1587,
    BUFFER_LOAD_FORMAT_XYZW_TFE_BOTHEN	= 1588,
    BUFFER_LOAD_FORMAT_XYZW_TFE_BOTHEN_exact	= 1589,
    BUFFER_LOAD_FORMAT_XYZW_TFE_IDXEN	= 1590,
    BUFFER_LOAD_FORMAT_XYZW_TFE_IDXEN_exact	= 1591,
    BUFFER_LOAD_FORMAT_XYZW_TFE_OFFEN	= 1592,
    BUFFER_LOAD_FORMAT_XYZW_TFE_OFFEN_exact	= 1593,
    BUFFER_LOAD_FORMAT_XYZW_TFE_OFFSET	= 1594,
    BUFFER_LOAD_FORMAT_XYZW_TFE_OFFSET_exact	= 1595,
    BUFFER_LOAD_FORMAT_XYZW_TFE_VBUFFER_ADDR64	= 1596,
    BUFFER_LOAD_FORMAT_XYZW_TFE_VBUFFER_BOTHEN	= 1597,
    BUFFER_LOAD_FORMAT_XYZW_TFE_VBUFFER_BOTHEN_exact	= 1598,
    BUFFER_LOAD_FORMAT_XYZW_TFE_VBUFFER_IDXEN	= 1599,
    BUFFER_LOAD_FORMAT_XYZW_TFE_VBUFFER_IDXEN_exact	= 1600,
    BUFFER_LOAD_FORMAT_XYZW_TFE_VBUFFER_OFFEN	= 1601,
    BUFFER_LOAD_FORMAT_XYZW_TFE_VBUFFER_OFFEN_exact	= 1602,
    BUFFER_LOAD_FORMAT_XYZW_TFE_VBUFFER_OFFSET	= 1603,
    BUFFER_LOAD_FORMAT_XYZW_TFE_VBUFFER_OFFSET_exact	= 1604,
    BUFFER_LOAD_FORMAT_XYZW_VBUFFER_ADDR64	= 1605,
    BUFFER_LOAD_FORMAT_XYZW_VBUFFER_BOTHEN	= 1606,
    BUFFER_LOAD_FORMAT_XYZW_VBUFFER_BOTHEN_exact	= 1607,
    BUFFER_LOAD_FORMAT_XYZW_VBUFFER_IDXEN	= 1608,
    BUFFER_LOAD_FORMAT_XYZW_VBUFFER_IDXEN_exact	= 1609,
    BUFFER_LOAD_FORMAT_XYZW_VBUFFER_OFFEN	= 1610,
    BUFFER_LOAD_FORMAT_XYZW_VBUFFER_OFFEN_exact	= 1611,
    BUFFER_LOAD_FORMAT_XYZW_VBUFFER_OFFSET	= 1612,
    BUFFER_LOAD_FORMAT_XYZW_VBUFFER_OFFSET_exact	= 1613,
    BUFFER_LOAD_FORMAT_XYZ_ADDR64	= 1614,
    BUFFER_LOAD_FORMAT_XYZ_BOTHEN	= 1615,
    BUFFER_LOAD_FORMAT_XYZ_BOTHEN_exact	= 1616,
    BUFFER_LOAD_FORMAT_XYZ_IDXEN	= 1617,
    BUFFER_LOAD_FORMAT_XYZ_IDXEN_exact	= 1618,
    BUFFER_LOAD_FORMAT_XYZ_OFFEN	= 1619,
    BUFFER_LOAD_FORMAT_XYZ_OFFEN_exact	= 1620,
    BUFFER_LOAD_FORMAT_XYZ_OFFSET	= 1621,
    BUFFER_LOAD_FORMAT_XYZ_OFFSET_exact	= 1622,
    BUFFER_LOAD_FORMAT_XYZ_TFE_ADDR64	= 1623,
    BUFFER_LOAD_FORMAT_XYZ_TFE_BOTHEN	= 1624,
    BUFFER_LOAD_FORMAT_XYZ_TFE_BOTHEN_exact	= 1625,
    BUFFER_LOAD_FORMAT_XYZ_TFE_IDXEN	= 1626,
    BUFFER_LOAD_FORMAT_XYZ_TFE_IDXEN_exact	= 1627,
    BUFFER_LOAD_FORMAT_XYZ_TFE_OFFEN	= 1628,
    BUFFER_LOAD_FORMAT_XYZ_TFE_OFFEN_exact	= 1629,
    BUFFER_LOAD_FORMAT_XYZ_TFE_OFFSET	= 1630,
    BUFFER_LOAD_FORMAT_XYZ_TFE_OFFSET_exact	= 1631,
    BUFFER_LOAD_FORMAT_XYZ_TFE_VBUFFER_ADDR64	= 1632,
    BUFFER_LOAD_FORMAT_XYZ_TFE_VBUFFER_BOTHEN	= 1633,
    BUFFER_LOAD_FORMAT_XYZ_TFE_VBUFFER_BOTHEN_exact	= 1634,
    BUFFER_LOAD_FORMAT_XYZ_TFE_VBUFFER_IDXEN	= 1635,
    BUFFER_LOAD_FORMAT_XYZ_TFE_VBUFFER_IDXEN_exact	= 1636,
    BUFFER_LOAD_FORMAT_XYZ_TFE_VBUFFER_OFFEN	= 1637,
    BUFFER_LOAD_FORMAT_XYZ_TFE_VBUFFER_OFFEN_exact	= 1638,
    BUFFER_LOAD_FORMAT_XYZ_TFE_VBUFFER_OFFSET	= 1639,
    BUFFER_LOAD_FORMAT_XYZ_TFE_VBUFFER_OFFSET_exact	= 1640,
    BUFFER_LOAD_FORMAT_XYZ_VBUFFER_ADDR64	= 1641,
    BUFFER_LOAD_FORMAT_XYZ_VBUFFER_BOTHEN	= 1642,
    BUFFER_LOAD_FORMAT_XYZ_VBUFFER_BOTHEN_exact	= 1643,
    BUFFER_LOAD_FORMAT_XYZ_VBUFFER_IDXEN	= 1644,
    BUFFER_LOAD_FORMAT_XYZ_VBUFFER_IDXEN_exact	= 1645,
    BUFFER_LOAD_FORMAT_XYZ_VBUFFER_OFFEN	= 1646,
    BUFFER_LOAD_FORMAT_XYZ_VBUFFER_OFFEN_exact	= 1647,
    BUFFER_LOAD_FORMAT_XYZ_VBUFFER_OFFSET	= 1648,
    BUFFER_LOAD_FORMAT_XYZ_VBUFFER_OFFSET_exact	= 1649,
    BUFFER_LOAD_FORMAT_XY_ADDR64	= 1650,
    BUFFER_LOAD_FORMAT_XY_BOTHEN	= 1651,
    BUFFER_LOAD_FORMAT_XY_BOTHEN_exact	= 1652,
    BUFFER_LOAD_FORMAT_XY_IDXEN	= 1653,
    BUFFER_LOAD_FORMAT_XY_IDXEN_exact	= 1654,
    BUFFER_LOAD_FORMAT_XY_OFFEN	= 1655,
    BUFFER_LOAD_FORMAT_XY_OFFEN_exact	= 1656,
    BUFFER_LOAD_FORMAT_XY_OFFSET	= 1657,
    BUFFER_LOAD_FORMAT_XY_OFFSET_exact	= 1658,
    BUFFER_LOAD_FORMAT_XY_TFE_ADDR64	= 1659,
    BUFFER_LOAD_FORMAT_XY_TFE_BOTHEN	= 1660,
    BUFFER_LOAD_FORMAT_XY_TFE_BOTHEN_exact	= 1661,
    BUFFER_LOAD_FORMAT_XY_TFE_IDXEN	= 1662,
    BUFFER_LOAD_FORMAT_XY_TFE_IDXEN_exact	= 1663,
    BUFFER_LOAD_FORMAT_XY_TFE_OFFEN	= 1664,
    BUFFER_LOAD_FORMAT_XY_TFE_OFFEN_exact	= 1665,
    BUFFER_LOAD_FORMAT_XY_TFE_OFFSET	= 1666,
    BUFFER_LOAD_FORMAT_XY_TFE_OFFSET_exact	= 1667,
    BUFFER_LOAD_FORMAT_XY_TFE_VBUFFER_ADDR64	= 1668,
    BUFFER_LOAD_FORMAT_XY_TFE_VBUFFER_BOTHEN	= 1669,
    BUFFER_LOAD_FORMAT_XY_TFE_VBUFFER_BOTHEN_exact	= 1670,
    BUFFER_LOAD_FORMAT_XY_TFE_VBUFFER_IDXEN	= 1671,
    BUFFER_LOAD_FORMAT_XY_TFE_VBUFFER_IDXEN_exact	= 1672,
    BUFFER_LOAD_FORMAT_XY_TFE_VBUFFER_OFFEN	= 1673,
    BUFFER_LOAD_FORMAT_XY_TFE_VBUFFER_OFFEN_exact	= 1674,
    BUFFER_LOAD_FORMAT_XY_TFE_VBUFFER_OFFSET	= 1675,
    BUFFER_LOAD_FORMAT_XY_TFE_VBUFFER_OFFSET_exact	= 1676,
    BUFFER_LOAD_FORMAT_XY_VBUFFER_ADDR64	= 1677,
    BUFFER_LOAD_FORMAT_XY_VBUFFER_BOTHEN	= 1678,
    BUFFER_LOAD_FORMAT_XY_VBUFFER_BOTHEN_exact	= 1679,
    BUFFER_LOAD_FORMAT_XY_VBUFFER_IDXEN	= 1680,
    BUFFER_LOAD_FORMAT_XY_VBUFFER_IDXEN_exact	= 1681,
    BUFFER_LOAD_FORMAT_XY_VBUFFER_OFFEN	= 1682,
    BUFFER_LOAD_FORMAT_XY_VBUFFER_OFFEN_exact	= 1683,
    BUFFER_LOAD_FORMAT_XY_VBUFFER_OFFSET	= 1684,
    BUFFER_LOAD_FORMAT_XY_VBUFFER_OFFSET_exact	= 1685,
    BUFFER_LOAD_FORMAT_X_ADDR64	= 1686,
    BUFFER_LOAD_FORMAT_X_BOTHEN	= 1687,
    BUFFER_LOAD_FORMAT_X_BOTHEN_exact	= 1688,
    BUFFER_LOAD_FORMAT_X_IDXEN	= 1689,
    BUFFER_LOAD_FORMAT_X_IDXEN_exact	= 1690,
    BUFFER_LOAD_FORMAT_X_LDS_ADDR64	= 1691,
    BUFFER_LOAD_FORMAT_X_LDS_BOTHEN	= 1692,
    BUFFER_LOAD_FORMAT_X_LDS_BOTHEN_exact	= 1693,
    BUFFER_LOAD_FORMAT_X_LDS_IDXEN	= 1694,
    BUFFER_LOAD_FORMAT_X_LDS_IDXEN_exact	= 1695,
    BUFFER_LOAD_FORMAT_X_LDS_OFFEN	= 1696,
    BUFFER_LOAD_FORMAT_X_LDS_OFFEN_exact	= 1697,
    BUFFER_LOAD_FORMAT_X_LDS_OFFSET	= 1698,
    BUFFER_LOAD_FORMAT_X_LDS_OFFSET_exact	= 1699,
    BUFFER_LOAD_FORMAT_X_LDS_VBUFFER_ADDR64	= 1700,
    BUFFER_LOAD_FORMAT_X_LDS_VBUFFER_BOTHEN	= 1701,
    BUFFER_LOAD_FORMAT_X_LDS_VBUFFER_BOTHEN_exact	= 1702,
    BUFFER_LOAD_FORMAT_X_LDS_VBUFFER_IDXEN	= 1703,
    BUFFER_LOAD_FORMAT_X_LDS_VBUFFER_IDXEN_exact	= 1704,
    BUFFER_LOAD_FORMAT_X_LDS_VBUFFER_OFFEN	= 1705,
    BUFFER_LOAD_FORMAT_X_LDS_VBUFFER_OFFEN_exact	= 1706,
    BUFFER_LOAD_FORMAT_X_LDS_VBUFFER_OFFSET	= 1707,
    BUFFER_LOAD_FORMAT_X_LDS_VBUFFER_OFFSET_exact	= 1708,
    BUFFER_LOAD_FORMAT_X_OFFEN	= 1709,
    BUFFER_LOAD_FORMAT_X_OFFEN_exact	= 1710,
    BUFFER_LOAD_FORMAT_X_OFFSET	= 1711,
    BUFFER_LOAD_FORMAT_X_OFFSET_exact	= 1712,
    BUFFER_LOAD_FORMAT_X_TFE_ADDR64	= 1713,
    BUFFER_LOAD_FORMAT_X_TFE_BOTHEN	= 1714,
    BUFFER_LOAD_FORMAT_X_TFE_BOTHEN_exact	= 1715,
    BUFFER_LOAD_FORMAT_X_TFE_IDXEN	= 1716,
    BUFFER_LOAD_FORMAT_X_TFE_IDXEN_exact	= 1717,
    BUFFER_LOAD_FORMAT_X_TFE_OFFEN	= 1718,
    BUFFER_LOAD_FORMAT_X_TFE_OFFEN_exact	= 1719,
    BUFFER_LOAD_FORMAT_X_TFE_OFFSET	= 1720,
    BUFFER_LOAD_FORMAT_X_TFE_OFFSET_exact	= 1721,
    BUFFER_LOAD_FORMAT_X_TFE_VBUFFER_ADDR64	= 1722,
    BUFFER_LOAD_FORMAT_X_TFE_VBUFFER_BOTHEN	= 1723,
    BUFFER_LOAD_FORMAT_X_TFE_VBUFFER_BOTHEN_exact	= 1724,
    BUFFER_LOAD_FORMAT_X_TFE_VBUFFER_IDXEN	= 1725,
    BUFFER_LOAD_FORMAT_X_TFE_VBUFFER_IDXEN_exact	= 1726,
    BUFFER_LOAD_FORMAT_X_TFE_VBUFFER_OFFEN	= 1727,
    BUFFER_LOAD_FORMAT_X_TFE_VBUFFER_OFFEN_exact	= 1728,
    BUFFER_LOAD_FORMAT_X_TFE_VBUFFER_OFFSET	= 1729,
    BUFFER_LOAD_FORMAT_X_TFE_VBUFFER_OFFSET_exact	= 1730,
    BUFFER_LOAD_FORMAT_X_VBUFFER_ADDR64	= 1731,
    BUFFER_LOAD_FORMAT_X_VBUFFER_BOTHEN	= 1732,
    BUFFER_LOAD_FORMAT_X_VBUFFER_BOTHEN_exact	= 1733,
    BUFFER_LOAD_FORMAT_X_VBUFFER_IDXEN	= 1734,
    BUFFER_LOAD_FORMAT_X_VBUFFER_IDXEN_exact	= 1735,
    BUFFER_LOAD_FORMAT_X_VBUFFER_OFFEN	= 1736,
    BUFFER_LOAD_FORMAT_X_VBUFFER_OFFEN_exact	= 1737,
    BUFFER_LOAD_FORMAT_X_VBUFFER_OFFSET	= 1738,
    BUFFER_LOAD_FORMAT_X_VBUFFER_OFFSET_exact	= 1739,
    BUFFER_LOAD_LDS_B32_BOTHEN	= 1740,
    BUFFER_LOAD_LDS_B32_IDXEN	= 1741,
    BUFFER_LOAD_LDS_B32_OFFEN	= 1742,
    BUFFER_LOAD_LDS_B32_OFFSET	= 1743,
    BUFFER_LOAD_LDS_B32_VBUFFER_BOTHEN	= 1744,
    BUFFER_LOAD_LDS_B32_VBUFFER_IDXEN	= 1745,
    BUFFER_LOAD_LDS_B32_VBUFFER_OFFEN	= 1746,
    BUFFER_LOAD_LDS_B32_VBUFFER_OFFSET	= 1747,
    BUFFER_LOAD_LDS_FORMAT_X_BOTHEN	= 1748,
    BUFFER_LOAD_LDS_FORMAT_X_IDXEN	= 1749,
    BUFFER_LOAD_LDS_FORMAT_X_OFFEN	= 1750,
    BUFFER_LOAD_LDS_FORMAT_X_OFFSET	= 1751,
    BUFFER_LOAD_LDS_FORMAT_X_VBUFFER_BOTHEN	= 1752,
    BUFFER_LOAD_LDS_FORMAT_X_VBUFFER_IDXEN	= 1753,
    BUFFER_LOAD_LDS_FORMAT_X_VBUFFER_OFFEN	= 1754,
    BUFFER_LOAD_LDS_FORMAT_X_VBUFFER_OFFSET	= 1755,
    BUFFER_LOAD_LDS_I16_BOTHEN	= 1756,
    BUFFER_LOAD_LDS_I16_IDXEN	= 1757,
    BUFFER_LOAD_LDS_I16_OFFEN	= 1758,
    BUFFER_LOAD_LDS_I16_OFFSET	= 1759,
    BUFFER_LOAD_LDS_I16_VBUFFER_BOTHEN	= 1760,
    BUFFER_LOAD_LDS_I16_VBUFFER_IDXEN	= 1761,
    BUFFER_LOAD_LDS_I16_VBUFFER_OFFEN	= 1762,
    BUFFER_LOAD_LDS_I16_VBUFFER_OFFSET	= 1763,
    BUFFER_LOAD_LDS_I8_BOTHEN	= 1764,
    BUFFER_LOAD_LDS_I8_IDXEN	= 1765,
    BUFFER_LOAD_LDS_I8_OFFEN	= 1766,
    BUFFER_LOAD_LDS_I8_OFFSET	= 1767,
    BUFFER_LOAD_LDS_I8_VBUFFER_BOTHEN	= 1768,
    BUFFER_LOAD_LDS_I8_VBUFFER_IDXEN	= 1769,
    BUFFER_LOAD_LDS_I8_VBUFFER_OFFEN	= 1770,
    BUFFER_LOAD_LDS_I8_VBUFFER_OFFSET	= 1771,
    BUFFER_LOAD_LDS_U16_BOTHEN	= 1772,
    BUFFER_LOAD_LDS_U16_IDXEN	= 1773,
    BUFFER_LOAD_LDS_U16_OFFEN	= 1774,
    BUFFER_LOAD_LDS_U16_OFFSET	= 1775,
    BUFFER_LOAD_LDS_U16_VBUFFER_BOTHEN	= 1776,
    BUFFER_LOAD_LDS_U16_VBUFFER_IDXEN	= 1777,
    BUFFER_LOAD_LDS_U16_VBUFFER_OFFEN	= 1778,
    BUFFER_LOAD_LDS_U16_VBUFFER_OFFSET	= 1779,
    BUFFER_LOAD_LDS_U8_BOTHEN	= 1780,
    BUFFER_LOAD_LDS_U8_IDXEN	= 1781,
    BUFFER_LOAD_LDS_U8_OFFEN	= 1782,
    BUFFER_LOAD_LDS_U8_OFFSET	= 1783,
    BUFFER_LOAD_LDS_U8_VBUFFER_BOTHEN	= 1784,
    BUFFER_LOAD_LDS_U8_VBUFFER_IDXEN	= 1785,
    BUFFER_LOAD_LDS_U8_VBUFFER_OFFEN	= 1786,
    BUFFER_LOAD_LDS_U8_VBUFFER_OFFSET	= 1787,
    BUFFER_LOAD_SBYTE_ADDR64	= 1788,
    BUFFER_LOAD_SBYTE_BOTHEN	= 1789,
    BUFFER_LOAD_SBYTE_BOTHEN_exact	= 1790,
    BUFFER_LOAD_SBYTE_D16_ADDR64	= 1791,
    BUFFER_LOAD_SBYTE_D16_BOTHEN	= 1792,
    BUFFER_LOAD_SBYTE_D16_BOTHEN_exact	= 1793,
    BUFFER_LOAD_SBYTE_D16_HI_ADDR64	= 1794,
    BUFFER_LOAD_SBYTE_D16_HI_BOTHEN	= 1795,
    BUFFER_LOAD_SBYTE_D16_HI_BOTHEN_exact	= 1796,
    BUFFER_LOAD_SBYTE_D16_HI_IDXEN	= 1797,
    BUFFER_LOAD_SBYTE_D16_HI_IDXEN_exact	= 1798,
    BUFFER_LOAD_SBYTE_D16_HI_OFFEN	= 1799,
    BUFFER_LOAD_SBYTE_D16_HI_OFFEN_exact	= 1800,
    BUFFER_LOAD_SBYTE_D16_HI_OFFSET	= 1801,
    BUFFER_LOAD_SBYTE_D16_HI_OFFSET_exact	= 1802,
    BUFFER_LOAD_SBYTE_D16_HI_TFE_ADDR64	= 1803,
    BUFFER_LOAD_SBYTE_D16_HI_TFE_BOTHEN	= 1804,
    BUFFER_LOAD_SBYTE_D16_HI_TFE_BOTHEN_exact	= 1805,
    BUFFER_LOAD_SBYTE_D16_HI_TFE_IDXEN	= 1806,
    BUFFER_LOAD_SBYTE_D16_HI_TFE_IDXEN_exact	= 1807,
    BUFFER_LOAD_SBYTE_D16_HI_TFE_OFFEN	= 1808,
    BUFFER_LOAD_SBYTE_D16_HI_TFE_OFFEN_exact	= 1809,
    BUFFER_LOAD_SBYTE_D16_HI_TFE_OFFSET	= 1810,
    BUFFER_LOAD_SBYTE_D16_HI_TFE_OFFSET_exact	= 1811,
    BUFFER_LOAD_SBYTE_D16_HI_TFE_VBUFFER_ADDR64	= 1812,
    BUFFER_LOAD_SBYTE_D16_HI_TFE_VBUFFER_BOTHEN	= 1813,
    BUFFER_LOAD_SBYTE_D16_HI_TFE_VBUFFER_BOTHEN_exact	= 1814,
    BUFFER_LOAD_SBYTE_D16_HI_TFE_VBUFFER_IDXEN	= 1815,
    BUFFER_LOAD_SBYTE_D16_HI_TFE_VBUFFER_IDXEN_exact	= 1816,
    BUFFER_LOAD_SBYTE_D16_HI_TFE_VBUFFER_OFFEN	= 1817,
    BUFFER_LOAD_SBYTE_D16_HI_TFE_VBUFFER_OFFEN_exact	= 1818,
    BUFFER_LOAD_SBYTE_D16_HI_TFE_VBUFFER_OFFSET	= 1819,
    BUFFER_LOAD_SBYTE_D16_HI_TFE_VBUFFER_OFFSET_exact	= 1820,
    BUFFER_LOAD_SBYTE_D16_HI_VBUFFER_ADDR64	= 1821,
    BUFFER_LOAD_SBYTE_D16_HI_VBUFFER_BOTHEN	= 1822,
    BUFFER_LOAD_SBYTE_D16_HI_VBUFFER_BOTHEN_exact	= 1823,
    BUFFER_LOAD_SBYTE_D16_HI_VBUFFER_IDXEN	= 1824,
    BUFFER_LOAD_SBYTE_D16_HI_VBUFFER_IDXEN_exact	= 1825,
    BUFFER_LOAD_SBYTE_D16_HI_VBUFFER_OFFEN	= 1826,
    BUFFER_LOAD_SBYTE_D16_HI_VBUFFER_OFFEN_exact	= 1827,
    BUFFER_LOAD_SBYTE_D16_HI_VBUFFER_OFFSET	= 1828,
    BUFFER_LOAD_SBYTE_D16_HI_VBUFFER_OFFSET_exact	= 1829,
    BUFFER_LOAD_SBYTE_D16_IDXEN	= 1830,
    BUFFER_LOAD_SBYTE_D16_IDXEN_exact	= 1831,
    BUFFER_LOAD_SBYTE_D16_OFFEN	= 1832,
    BUFFER_LOAD_SBYTE_D16_OFFEN_exact	= 1833,
    BUFFER_LOAD_SBYTE_D16_OFFSET	= 1834,
    BUFFER_LOAD_SBYTE_D16_OFFSET_exact	= 1835,
    BUFFER_LOAD_SBYTE_D16_TFE_ADDR64	= 1836,
    BUFFER_LOAD_SBYTE_D16_TFE_BOTHEN	= 1837,
    BUFFER_LOAD_SBYTE_D16_TFE_BOTHEN_exact	= 1838,
    BUFFER_LOAD_SBYTE_D16_TFE_IDXEN	= 1839,
    BUFFER_LOAD_SBYTE_D16_TFE_IDXEN_exact	= 1840,
    BUFFER_LOAD_SBYTE_D16_TFE_OFFEN	= 1841,
    BUFFER_LOAD_SBYTE_D16_TFE_OFFEN_exact	= 1842,
    BUFFER_LOAD_SBYTE_D16_TFE_OFFSET	= 1843,
    BUFFER_LOAD_SBYTE_D16_TFE_OFFSET_exact	= 1844,
    BUFFER_LOAD_SBYTE_D16_TFE_VBUFFER_ADDR64	= 1845,
    BUFFER_LOAD_SBYTE_D16_TFE_VBUFFER_BOTHEN	= 1846,
    BUFFER_LOAD_SBYTE_D16_TFE_VBUFFER_BOTHEN_exact	= 1847,
    BUFFER_LOAD_SBYTE_D16_TFE_VBUFFER_IDXEN	= 1848,
    BUFFER_LOAD_SBYTE_D16_TFE_VBUFFER_IDXEN_exact	= 1849,
    BUFFER_LOAD_SBYTE_D16_TFE_VBUFFER_OFFEN	= 1850,
    BUFFER_LOAD_SBYTE_D16_TFE_VBUFFER_OFFEN_exact	= 1851,
    BUFFER_LOAD_SBYTE_D16_TFE_VBUFFER_OFFSET	= 1852,
    BUFFER_LOAD_SBYTE_D16_TFE_VBUFFER_OFFSET_exact	= 1853,
    BUFFER_LOAD_SBYTE_D16_VBUFFER_ADDR64	= 1854,
    BUFFER_LOAD_SBYTE_D16_VBUFFER_BOTHEN	= 1855,
    BUFFER_LOAD_SBYTE_D16_VBUFFER_BOTHEN_exact	= 1856,
    BUFFER_LOAD_SBYTE_D16_VBUFFER_IDXEN	= 1857,
    BUFFER_LOAD_SBYTE_D16_VBUFFER_IDXEN_exact	= 1858,
    BUFFER_LOAD_SBYTE_D16_VBUFFER_OFFEN	= 1859,
    BUFFER_LOAD_SBYTE_D16_VBUFFER_OFFEN_exact	= 1860,
    BUFFER_LOAD_SBYTE_D16_VBUFFER_OFFSET	= 1861,
    BUFFER_LOAD_SBYTE_D16_VBUFFER_OFFSET_exact	= 1862,
    BUFFER_LOAD_SBYTE_IDXEN	= 1863,
    BUFFER_LOAD_SBYTE_IDXEN_exact	= 1864,
    BUFFER_LOAD_SBYTE_LDS_ADDR64	= 1865,
    BUFFER_LOAD_SBYTE_LDS_BOTHEN	= 1866,
    BUFFER_LOAD_SBYTE_LDS_BOTHEN_exact	= 1867,
    BUFFER_LOAD_SBYTE_LDS_IDXEN	= 1868,
    BUFFER_LOAD_SBYTE_LDS_IDXEN_exact	= 1869,
    BUFFER_LOAD_SBYTE_LDS_OFFEN	= 1870,
    BUFFER_LOAD_SBYTE_LDS_OFFEN_exact	= 1871,
    BUFFER_LOAD_SBYTE_LDS_OFFSET	= 1872,
    BUFFER_LOAD_SBYTE_LDS_OFFSET_exact	= 1873,
    BUFFER_LOAD_SBYTE_LDS_VBUFFER_ADDR64	= 1874,
    BUFFER_LOAD_SBYTE_LDS_VBUFFER_BOTHEN	= 1875,
    BUFFER_LOAD_SBYTE_LDS_VBUFFER_BOTHEN_exact	= 1876,
    BUFFER_LOAD_SBYTE_LDS_VBUFFER_IDXEN	= 1877,
    BUFFER_LOAD_SBYTE_LDS_VBUFFER_IDXEN_exact	= 1878,
    BUFFER_LOAD_SBYTE_LDS_VBUFFER_OFFEN	= 1879,
    BUFFER_LOAD_SBYTE_LDS_VBUFFER_OFFEN_exact	= 1880,
    BUFFER_LOAD_SBYTE_LDS_VBUFFER_OFFSET	= 1881,
    BUFFER_LOAD_SBYTE_LDS_VBUFFER_OFFSET_exact	= 1882,
    BUFFER_LOAD_SBYTE_OFFEN	= 1883,
    BUFFER_LOAD_SBYTE_OFFEN_exact	= 1884,
    BUFFER_LOAD_SBYTE_OFFSET	= 1885,
    BUFFER_LOAD_SBYTE_OFFSET_exact	= 1886,
    BUFFER_LOAD_SBYTE_TFE_ADDR64	= 1887,
    BUFFER_LOAD_SBYTE_TFE_BOTHEN	= 1888,
    BUFFER_LOAD_SBYTE_TFE_BOTHEN_exact	= 1889,
    BUFFER_LOAD_SBYTE_TFE_IDXEN	= 1890,
    BUFFER_LOAD_SBYTE_TFE_IDXEN_exact	= 1891,
    BUFFER_LOAD_SBYTE_TFE_OFFEN	= 1892,
    BUFFER_LOAD_SBYTE_TFE_OFFEN_exact	= 1893,
    BUFFER_LOAD_SBYTE_TFE_OFFSET	= 1894,
    BUFFER_LOAD_SBYTE_TFE_OFFSET_exact	= 1895,
    BUFFER_LOAD_SBYTE_TFE_VBUFFER_ADDR64	= 1896,
    BUFFER_LOAD_SBYTE_TFE_VBUFFER_BOTHEN	= 1897,
    BUFFER_LOAD_SBYTE_TFE_VBUFFER_BOTHEN_exact	= 1898,
    BUFFER_LOAD_SBYTE_TFE_VBUFFER_IDXEN	= 1899,
    BUFFER_LOAD_SBYTE_TFE_VBUFFER_IDXEN_exact	= 1900,
    BUFFER_LOAD_SBYTE_TFE_VBUFFER_OFFEN	= 1901,
    BUFFER_LOAD_SBYTE_TFE_VBUFFER_OFFEN_exact	= 1902,
    BUFFER_LOAD_SBYTE_TFE_VBUFFER_OFFSET	= 1903,
    BUFFER_LOAD_SBYTE_TFE_VBUFFER_OFFSET_exact	= 1904,
    BUFFER_LOAD_SBYTE_VBUFFER_ADDR64	= 1905,
    BUFFER_LOAD_SBYTE_VBUFFER_BOTHEN	= 1906,
    BUFFER_LOAD_SBYTE_VBUFFER_BOTHEN_exact	= 1907,
    BUFFER_LOAD_SBYTE_VBUFFER_IDXEN	= 1908,
    BUFFER_LOAD_SBYTE_VBUFFER_IDXEN_exact	= 1909,
    BUFFER_LOAD_SBYTE_VBUFFER_OFFEN	= 1910,
    BUFFER_LOAD_SBYTE_VBUFFER_OFFEN_exact	= 1911,
    BUFFER_LOAD_SBYTE_VBUFFER_OFFSET	= 1912,
    BUFFER_LOAD_SBYTE_VBUFFER_OFFSET_exact	= 1913,
    BUFFER_LOAD_SHORT_D16_ADDR64	= 1914,
    BUFFER_LOAD_SHORT_D16_BOTHEN	= 1915,
    BUFFER_LOAD_SHORT_D16_BOTHEN_exact	= 1916,
    BUFFER_LOAD_SHORT_D16_HI_ADDR64	= 1917,
    BUFFER_LOAD_SHORT_D16_HI_BOTHEN	= 1918,
    BUFFER_LOAD_SHORT_D16_HI_BOTHEN_exact	= 1919,
    BUFFER_LOAD_SHORT_D16_HI_IDXEN	= 1920,
    BUFFER_LOAD_SHORT_D16_HI_IDXEN_exact	= 1921,
    BUFFER_LOAD_SHORT_D16_HI_OFFEN	= 1922,
    BUFFER_LOAD_SHORT_D16_HI_OFFEN_exact	= 1923,
    BUFFER_LOAD_SHORT_D16_HI_OFFSET	= 1924,
    BUFFER_LOAD_SHORT_D16_HI_OFFSET_exact	= 1925,
    BUFFER_LOAD_SHORT_D16_HI_TFE_ADDR64	= 1926,
    BUFFER_LOAD_SHORT_D16_HI_TFE_BOTHEN	= 1927,
    BUFFER_LOAD_SHORT_D16_HI_TFE_BOTHEN_exact	= 1928,
    BUFFER_LOAD_SHORT_D16_HI_TFE_IDXEN	= 1929,
    BUFFER_LOAD_SHORT_D16_HI_TFE_IDXEN_exact	= 1930,
    BUFFER_LOAD_SHORT_D16_HI_TFE_OFFEN	= 1931,
    BUFFER_LOAD_SHORT_D16_HI_TFE_OFFEN_exact	= 1932,
    BUFFER_LOAD_SHORT_D16_HI_TFE_OFFSET	= 1933,
    BUFFER_LOAD_SHORT_D16_HI_TFE_OFFSET_exact	= 1934,
    BUFFER_LOAD_SHORT_D16_HI_TFE_VBUFFER_ADDR64	= 1935,
    BUFFER_LOAD_SHORT_D16_HI_TFE_VBUFFER_BOTHEN	= 1936,
    BUFFER_LOAD_SHORT_D16_HI_TFE_VBUFFER_BOTHEN_exact	= 1937,
    BUFFER_LOAD_SHORT_D16_HI_TFE_VBUFFER_IDXEN	= 1938,
    BUFFER_LOAD_SHORT_D16_HI_TFE_VBUFFER_IDXEN_exact	= 1939,
    BUFFER_LOAD_SHORT_D16_HI_TFE_VBUFFER_OFFEN	= 1940,
    BUFFER_LOAD_SHORT_D16_HI_TFE_VBUFFER_OFFEN_exact	= 1941,
    BUFFER_LOAD_SHORT_D16_HI_TFE_VBUFFER_OFFSET	= 1942,
    BUFFER_LOAD_SHORT_D16_HI_TFE_VBUFFER_OFFSET_exact	= 1943,
    BUFFER_LOAD_SHORT_D16_HI_VBUFFER_ADDR64	= 1944,
    BUFFER_LOAD_SHORT_D16_HI_VBUFFER_BOTHEN	= 1945,
    BUFFER_LOAD_SHORT_D16_HI_VBUFFER_BOTHEN_exact	= 1946,
    BUFFER_LOAD_SHORT_D16_HI_VBUFFER_IDXEN	= 1947,
    BUFFER_LOAD_SHORT_D16_HI_VBUFFER_IDXEN_exact	= 1948,
    BUFFER_LOAD_SHORT_D16_HI_VBUFFER_OFFEN	= 1949,
    BUFFER_LOAD_SHORT_D16_HI_VBUFFER_OFFEN_exact	= 1950,
    BUFFER_LOAD_SHORT_D16_HI_VBUFFER_OFFSET	= 1951,
    BUFFER_LOAD_SHORT_D16_HI_VBUFFER_OFFSET_exact	= 1952,
    BUFFER_LOAD_SHORT_D16_IDXEN	= 1953,
    BUFFER_LOAD_SHORT_D16_IDXEN_exact	= 1954,
    BUFFER_LOAD_SHORT_D16_OFFEN	= 1955,
    BUFFER_LOAD_SHORT_D16_OFFEN_exact	= 1956,
    BUFFER_LOAD_SHORT_D16_OFFSET	= 1957,
    BUFFER_LOAD_SHORT_D16_OFFSET_exact	= 1958,
    BUFFER_LOAD_SHORT_D16_TFE_ADDR64	= 1959,
    BUFFER_LOAD_SHORT_D16_TFE_BOTHEN	= 1960,
    BUFFER_LOAD_SHORT_D16_TFE_BOTHEN_exact	= 1961,
    BUFFER_LOAD_SHORT_D16_TFE_IDXEN	= 1962,
    BUFFER_LOAD_SHORT_D16_TFE_IDXEN_exact	= 1963,
    BUFFER_LOAD_SHORT_D16_TFE_OFFEN	= 1964,
    BUFFER_LOAD_SHORT_D16_TFE_OFFEN_exact	= 1965,
    BUFFER_LOAD_SHORT_D16_TFE_OFFSET	= 1966,
    BUFFER_LOAD_SHORT_D16_TFE_OFFSET_exact	= 1967,
    BUFFER_LOAD_SHORT_D16_TFE_VBUFFER_ADDR64	= 1968,
    BUFFER_LOAD_SHORT_D16_TFE_VBUFFER_BOTHEN	= 1969,
    BUFFER_LOAD_SHORT_D16_TFE_VBUFFER_BOTHEN_exact	= 1970,
    BUFFER_LOAD_SHORT_D16_TFE_VBUFFER_IDXEN	= 1971,
    BUFFER_LOAD_SHORT_D16_TFE_VBUFFER_IDXEN_exact	= 1972,
    BUFFER_LOAD_SHORT_D16_TFE_VBUFFER_OFFEN	= 1973,
    BUFFER_LOAD_SHORT_D16_TFE_VBUFFER_OFFEN_exact	= 1974,
    BUFFER_LOAD_SHORT_D16_TFE_VBUFFER_OFFSET	= 1975,
    BUFFER_LOAD_SHORT_D16_TFE_VBUFFER_OFFSET_exact	= 1976,
    BUFFER_LOAD_SHORT_D16_VBUFFER_ADDR64	= 1977,
    BUFFER_LOAD_SHORT_D16_VBUFFER_BOTHEN	= 1978,
    BUFFER_LOAD_SHORT_D16_VBUFFER_BOTHEN_exact	= 1979,
    BUFFER_LOAD_SHORT_D16_VBUFFER_IDXEN	= 1980,
    BUFFER_LOAD_SHORT_D16_VBUFFER_IDXEN_exact	= 1981,
    BUFFER_LOAD_SHORT_D16_VBUFFER_OFFEN	= 1982,
    BUFFER_LOAD_SHORT_D16_VBUFFER_OFFEN_exact	= 1983,
    BUFFER_LOAD_SHORT_D16_VBUFFER_OFFSET	= 1984,
    BUFFER_LOAD_SHORT_D16_VBUFFER_OFFSET_exact	= 1985,
    BUFFER_LOAD_SSHORT_ADDR64	= 1986,
    BUFFER_LOAD_SSHORT_BOTHEN	= 1987,
    BUFFER_LOAD_SSHORT_BOTHEN_exact	= 1988,
    BUFFER_LOAD_SSHORT_IDXEN	= 1989,
    BUFFER_LOAD_SSHORT_IDXEN_exact	= 1990,
    BUFFER_LOAD_SSHORT_LDS_ADDR64	= 1991,
    BUFFER_LOAD_SSHORT_LDS_BOTHEN	= 1992,
    BUFFER_LOAD_SSHORT_LDS_BOTHEN_exact	= 1993,
    BUFFER_LOAD_SSHORT_LDS_IDXEN	= 1994,
    BUFFER_LOAD_SSHORT_LDS_IDXEN_exact	= 1995,
    BUFFER_LOAD_SSHORT_LDS_OFFEN	= 1996,
    BUFFER_LOAD_SSHORT_LDS_OFFEN_exact	= 1997,
    BUFFER_LOAD_SSHORT_LDS_OFFSET	= 1998,
    BUFFER_LOAD_SSHORT_LDS_OFFSET_exact	= 1999,
    BUFFER_LOAD_SSHORT_LDS_VBUFFER_ADDR64	= 2000,
    BUFFER_LOAD_SSHORT_LDS_VBUFFER_BOTHEN	= 2001,
    BUFFER_LOAD_SSHORT_LDS_VBUFFER_BOTHEN_exact	= 2002,
    BUFFER_LOAD_SSHORT_LDS_VBUFFER_IDXEN	= 2003,
    BUFFER_LOAD_SSHORT_LDS_VBUFFER_IDXEN_exact	= 2004,
    BUFFER_LOAD_SSHORT_LDS_VBUFFER_OFFEN	= 2005,
    BUFFER_LOAD_SSHORT_LDS_VBUFFER_OFFEN_exact	= 2006,
    BUFFER_LOAD_SSHORT_LDS_VBUFFER_OFFSET	= 2007,
    BUFFER_LOAD_SSHORT_LDS_VBUFFER_OFFSET_exact	= 2008,
    BUFFER_LOAD_SSHORT_OFFEN	= 2009,
    BUFFER_LOAD_SSHORT_OFFEN_exact	= 2010,
    BUFFER_LOAD_SSHORT_OFFSET	= 2011,
    BUFFER_LOAD_SSHORT_OFFSET_exact	= 2012,
    BUFFER_LOAD_SSHORT_TFE_ADDR64	= 2013,
    BUFFER_LOAD_SSHORT_TFE_BOTHEN	= 2014,
    BUFFER_LOAD_SSHORT_TFE_BOTHEN_exact	= 2015,
    BUFFER_LOAD_SSHORT_TFE_IDXEN	= 2016,
    BUFFER_LOAD_SSHORT_TFE_IDXEN_exact	= 2017,
    BUFFER_LOAD_SSHORT_TFE_OFFEN	= 2018,
    BUFFER_LOAD_SSHORT_TFE_OFFEN_exact	= 2019,
    BUFFER_LOAD_SSHORT_TFE_OFFSET	= 2020,
    BUFFER_LOAD_SSHORT_TFE_OFFSET_exact	= 2021,
    BUFFER_LOAD_SSHORT_TFE_VBUFFER_ADDR64	= 2022,
    BUFFER_LOAD_SSHORT_TFE_VBUFFER_BOTHEN	= 2023,
    BUFFER_LOAD_SSHORT_TFE_VBUFFER_BOTHEN_exact	= 2024,
    BUFFER_LOAD_SSHORT_TFE_VBUFFER_IDXEN	= 2025,
    BUFFER_LOAD_SSHORT_TFE_VBUFFER_IDXEN_exact	= 2026,
    BUFFER_LOAD_SSHORT_TFE_VBUFFER_OFFEN	= 2027,
    BUFFER_LOAD_SSHORT_TFE_VBUFFER_OFFEN_exact	= 2028,
    BUFFER_LOAD_SSHORT_TFE_VBUFFER_OFFSET	= 2029,
    BUFFER_LOAD_SSHORT_TFE_VBUFFER_OFFSET_exact	= 2030,
    BUFFER_LOAD_SSHORT_VBUFFER_ADDR64	= 2031,
    BUFFER_LOAD_SSHORT_VBUFFER_BOTHEN	= 2032,
    BUFFER_LOAD_SSHORT_VBUFFER_BOTHEN_exact	= 2033,
    BUFFER_LOAD_SSHORT_VBUFFER_IDXEN	= 2034,
    BUFFER_LOAD_SSHORT_VBUFFER_IDXEN_exact	= 2035,
    BUFFER_LOAD_SSHORT_VBUFFER_OFFEN	= 2036,
    BUFFER_LOAD_SSHORT_VBUFFER_OFFEN_exact	= 2037,
    BUFFER_LOAD_SSHORT_VBUFFER_OFFSET	= 2038,
    BUFFER_LOAD_SSHORT_VBUFFER_OFFSET_exact	= 2039,
    BUFFER_LOAD_UBYTE_ADDR64	= 2040,
    BUFFER_LOAD_UBYTE_BOTHEN	= 2041,
    BUFFER_LOAD_UBYTE_BOTHEN_exact	= 2042,
    BUFFER_LOAD_UBYTE_D16_ADDR64	= 2043,
    BUFFER_LOAD_UBYTE_D16_BOTHEN	= 2044,
    BUFFER_LOAD_UBYTE_D16_BOTHEN_exact	= 2045,
    BUFFER_LOAD_UBYTE_D16_HI_ADDR64	= 2046,
    BUFFER_LOAD_UBYTE_D16_HI_BOTHEN	= 2047,
    BUFFER_LOAD_UBYTE_D16_HI_BOTHEN_exact	= 2048,
    BUFFER_LOAD_UBYTE_D16_HI_IDXEN	= 2049,
    BUFFER_LOAD_UBYTE_D16_HI_IDXEN_exact	= 2050,
    BUFFER_LOAD_UBYTE_D16_HI_OFFEN	= 2051,
    BUFFER_LOAD_UBYTE_D16_HI_OFFEN_exact	= 2052,
    BUFFER_LOAD_UBYTE_D16_HI_OFFSET	= 2053,
    BUFFER_LOAD_UBYTE_D16_HI_OFFSET_exact	= 2054,
    BUFFER_LOAD_UBYTE_D16_HI_TFE_ADDR64	= 2055,
    BUFFER_LOAD_UBYTE_D16_HI_TFE_BOTHEN	= 2056,
    BUFFER_LOAD_UBYTE_D16_HI_TFE_BOTHEN_exact	= 2057,
    BUFFER_LOAD_UBYTE_D16_HI_TFE_IDXEN	= 2058,
    BUFFER_LOAD_UBYTE_D16_HI_TFE_IDXEN_exact	= 2059,
    BUFFER_LOAD_UBYTE_D16_HI_TFE_OFFEN	= 2060,
    BUFFER_LOAD_UBYTE_D16_HI_TFE_OFFEN_exact	= 2061,
    BUFFER_LOAD_UBYTE_D16_HI_TFE_OFFSET	= 2062,
    BUFFER_LOAD_UBYTE_D16_HI_TFE_OFFSET_exact	= 2063,
    BUFFER_LOAD_UBYTE_D16_HI_TFE_VBUFFER_ADDR64	= 2064,
    BUFFER_LOAD_UBYTE_D16_HI_TFE_VBUFFER_BOTHEN	= 2065,
    BUFFER_LOAD_UBYTE_D16_HI_TFE_VBUFFER_BOTHEN_exact	= 2066,
    BUFFER_LOAD_UBYTE_D16_HI_TFE_VBUFFER_IDXEN	= 2067,
    BUFFER_LOAD_UBYTE_D16_HI_TFE_VBUFFER_IDXEN_exact	= 2068,
    BUFFER_LOAD_UBYTE_D16_HI_TFE_VBUFFER_OFFEN	= 2069,
    BUFFER_LOAD_UBYTE_D16_HI_TFE_VBUFFER_OFFEN_exact	= 2070,
    BUFFER_LOAD_UBYTE_D16_HI_TFE_VBUFFER_OFFSET	= 2071,
    BUFFER_LOAD_UBYTE_D16_HI_TFE_VBUFFER_OFFSET_exact	= 2072,
    BUFFER_LOAD_UBYTE_D16_HI_VBUFFER_ADDR64	= 2073,
    BUFFER_LOAD_UBYTE_D16_HI_VBUFFER_BOTHEN	= 2074,
    BUFFER_LOAD_UBYTE_D16_HI_VBUFFER_BOTHEN_exact	= 2075,
    BUFFER_LOAD_UBYTE_D16_HI_VBUFFER_IDXEN	= 2076,
    BUFFER_LOAD_UBYTE_D16_HI_VBUFFER_IDXEN_exact	= 2077,
    BUFFER_LOAD_UBYTE_D16_HI_VBUFFER_OFFEN	= 2078,
    BUFFER_LOAD_UBYTE_D16_HI_VBUFFER_OFFEN_exact	= 2079,
    BUFFER_LOAD_UBYTE_D16_HI_VBUFFER_OFFSET	= 2080,
    BUFFER_LOAD_UBYTE_D16_HI_VBUFFER_OFFSET_exact	= 2081,
    BUFFER_LOAD_UBYTE_D16_IDXEN	= 2082,
    BUFFER_LOAD_UBYTE_D16_IDXEN_exact	= 2083,
    BUFFER_LOAD_UBYTE_D16_OFFEN	= 2084,
    BUFFER_LOAD_UBYTE_D16_OFFEN_exact	= 2085,
    BUFFER_LOAD_UBYTE_D16_OFFSET	= 2086,
    BUFFER_LOAD_UBYTE_D16_OFFSET_exact	= 2087,
    BUFFER_LOAD_UBYTE_D16_TFE_ADDR64	= 2088,
    BUFFER_LOAD_UBYTE_D16_TFE_BOTHEN	= 2089,
    BUFFER_LOAD_UBYTE_D16_TFE_BOTHEN_exact	= 2090,
    BUFFER_LOAD_UBYTE_D16_TFE_IDXEN	= 2091,
    BUFFER_LOAD_UBYTE_D16_TFE_IDXEN_exact	= 2092,
    BUFFER_LOAD_UBYTE_D16_TFE_OFFEN	= 2093,
    BUFFER_LOAD_UBYTE_D16_TFE_OFFEN_exact	= 2094,
    BUFFER_LOAD_UBYTE_D16_TFE_OFFSET	= 2095,
    BUFFER_LOAD_UBYTE_D16_TFE_OFFSET_exact	= 2096,
    BUFFER_LOAD_UBYTE_D16_TFE_VBUFFER_ADDR64	= 2097,
    BUFFER_LOAD_UBYTE_D16_TFE_VBUFFER_BOTHEN	= 2098,
    BUFFER_LOAD_UBYTE_D16_TFE_VBUFFER_BOTHEN_exact	= 2099,
    BUFFER_LOAD_UBYTE_D16_TFE_VBUFFER_IDXEN	= 2100,
    BUFFER_LOAD_UBYTE_D16_TFE_VBUFFER_IDXEN_exact	= 2101,
    BUFFER_LOAD_UBYTE_D16_TFE_VBUFFER_OFFEN	= 2102,
    BUFFER_LOAD_UBYTE_D16_TFE_VBUFFER_OFFEN_exact	= 2103,
    BUFFER_LOAD_UBYTE_D16_TFE_VBUFFER_OFFSET	= 2104,
    BUFFER_LOAD_UBYTE_D16_TFE_VBUFFER_OFFSET_exact	= 2105,
    BUFFER_LOAD_UBYTE_D16_VBUFFER_ADDR64	= 2106,
    BUFFER_LOAD_UBYTE_D16_VBUFFER_BOTHEN	= 2107,
    BUFFER_LOAD_UBYTE_D16_VBUFFER_BOTHEN_exact	= 2108,
    BUFFER_LOAD_UBYTE_D16_VBUFFER_IDXEN	= 2109,
    BUFFER_LOAD_UBYTE_D16_VBUFFER_IDXEN_exact	= 2110,
    BUFFER_LOAD_UBYTE_D16_VBUFFER_OFFEN	= 2111,
    BUFFER_LOAD_UBYTE_D16_VBUFFER_OFFEN_exact	= 2112,
    BUFFER_LOAD_UBYTE_D16_VBUFFER_OFFSET	= 2113,
    BUFFER_LOAD_UBYTE_D16_VBUFFER_OFFSET_exact	= 2114,
    BUFFER_LOAD_UBYTE_IDXEN	= 2115,
    BUFFER_LOAD_UBYTE_IDXEN_exact	= 2116,
    BUFFER_LOAD_UBYTE_LDS_ADDR64	= 2117,
    BUFFER_LOAD_UBYTE_LDS_BOTHEN	= 2118,
    BUFFER_LOAD_UBYTE_LDS_BOTHEN_exact	= 2119,
    BUFFER_LOAD_UBYTE_LDS_IDXEN	= 2120,
    BUFFER_LOAD_UBYTE_LDS_IDXEN_exact	= 2121,
    BUFFER_LOAD_UBYTE_LDS_OFFEN	= 2122,
    BUFFER_LOAD_UBYTE_LDS_OFFEN_exact	= 2123,
    BUFFER_LOAD_UBYTE_LDS_OFFSET	= 2124,
    BUFFER_LOAD_UBYTE_LDS_OFFSET_exact	= 2125,
    BUFFER_LOAD_UBYTE_LDS_VBUFFER_ADDR64	= 2126,
    BUFFER_LOAD_UBYTE_LDS_VBUFFER_BOTHEN	= 2127,
    BUFFER_LOAD_UBYTE_LDS_VBUFFER_BOTHEN_exact	= 2128,
    BUFFER_LOAD_UBYTE_LDS_VBUFFER_IDXEN	= 2129,
    BUFFER_LOAD_UBYTE_LDS_VBUFFER_IDXEN_exact	= 2130,
    BUFFER_LOAD_UBYTE_LDS_VBUFFER_OFFEN	= 2131,
    BUFFER_LOAD_UBYTE_LDS_VBUFFER_OFFEN_exact	= 2132,
    BUFFER_LOAD_UBYTE_LDS_VBUFFER_OFFSET	= 2133,
    BUFFER_LOAD_UBYTE_LDS_VBUFFER_OFFSET_exact	= 2134,
    BUFFER_LOAD_UBYTE_OFFEN	= 2135,
    BUFFER_LOAD_UBYTE_OFFEN_exact	= 2136,
    BUFFER_LOAD_UBYTE_OFFSET	= 2137,
    BUFFER_LOAD_UBYTE_OFFSET_exact	= 2138,
    BUFFER_LOAD_UBYTE_TFE_ADDR64	= 2139,
    BUFFER_LOAD_UBYTE_TFE_BOTHEN	= 2140,
    BUFFER_LOAD_UBYTE_TFE_BOTHEN_exact	= 2141,
    BUFFER_LOAD_UBYTE_TFE_IDXEN	= 2142,
    BUFFER_LOAD_UBYTE_TFE_IDXEN_exact	= 2143,
    BUFFER_LOAD_UBYTE_TFE_OFFEN	= 2144,
    BUFFER_LOAD_UBYTE_TFE_OFFEN_exact	= 2145,
    BUFFER_LOAD_UBYTE_TFE_OFFSET	= 2146,
    BUFFER_LOAD_UBYTE_TFE_OFFSET_exact	= 2147,
    BUFFER_LOAD_UBYTE_TFE_VBUFFER_ADDR64	= 2148,
    BUFFER_LOAD_UBYTE_TFE_VBUFFER_BOTHEN	= 2149,
    BUFFER_LOAD_UBYTE_TFE_VBUFFER_BOTHEN_exact	= 2150,
    BUFFER_LOAD_UBYTE_TFE_VBUFFER_IDXEN	= 2151,
    BUFFER_LOAD_UBYTE_TFE_VBUFFER_IDXEN_exact	= 2152,
    BUFFER_LOAD_UBYTE_TFE_VBUFFER_OFFEN	= 2153,
    BUFFER_LOAD_UBYTE_TFE_VBUFFER_OFFEN_exact	= 2154,
    BUFFER_LOAD_UBYTE_TFE_VBUFFER_OFFSET	= 2155,
    BUFFER_LOAD_UBYTE_TFE_VBUFFER_OFFSET_exact	= 2156,
    BUFFER_LOAD_UBYTE_VBUFFER_ADDR64	= 2157,
    BUFFER_LOAD_UBYTE_VBUFFER_BOTHEN	= 2158,
    BUFFER_LOAD_UBYTE_VBUFFER_BOTHEN_exact	= 2159,
    BUFFER_LOAD_UBYTE_VBUFFER_IDXEN	= 2160,
    BUFFER_LOAD_UBYTE_VBUFFER_IDXEN_exact	= 2161,
    BUFFER_LOAD_UBYTE_VBUFFER_OFFEN	= 2162,
    BUFFER_LOAD_UBYTE_VBUFFER_OFFEN_exact	= 2163,
    BUFFER_LOAD_UBYTE_VBUFFER_OFFSET	= 2164,
    BUFFER_LOAD_UBYTE_VBUFFER_OFFSET_exact	= 2165,
    BUFFER_LOAD_USHORT_ADDR64	= 2166,
    BUFFER_LOAD_USHORT_BOTHEN	= 2167,
    BUFFER_LOAD_USHORT_BOTHEN_exact	= 2168,
    BUFFER_LOAD_USHORT_IDXEN	= 2169,
    BUFFER_LOAD_USHORT_IDXEN_exact	= 2170,
    BUFFER_LOAD_USHORT_LDS_ADDR64	= 2171,
    BUFFER_LOAD_USHORT_LDS_BOTHEN	= 2172,
    BUFFER_LOAD_USHORT_LDS_BOTHEN_exact	= 2173,
    BUFFER_LOAD_USHORT_LDS_IDXEN	= 2174,
    BUFFER_LOAD_USHORT_LDS_IDXEN_exact	= 2175,
    BUFFER_LOAD_USHORT_LDS_OFFEN	= 2176,
    BUFFER_LOAD_USHORT_LDS_OFFEN_exact	= 2177,
    BUFFER_LOAD_USHORT_LDS_OFFSET	= 2178,
    BUFFER_LOAD_USHORT_LDS_OFFSET_exact	= 2179,
    BUFFER_LOAD_USHORT_LDS_VBUFFER_ADDR64	= 2180,
    BUFFER_LOAD_USHORT_LDS_VBUFFER_BOTHEN	= 2181,
    BUFFER_LOAD_USHORT_LDS_VBUFFER_BOTHEN_exact	= 2182,
    BUFFER_LOAD_USHORT_LDS_VBUFFER_IDXEN	= 2183,
    BUFFER_LOAD_USHORT_LDS_VBUFFER_IDXEN_exact	= 2184,
    BUFFER_LOAD_USHORT_LDS_VBUFFER_OFFEN	= 2185,
    BUFFER_LOAD_USHORT_LDS_VBUFFER_OFFEN_exact	= 2186,
    BUFFER_LOAD_USHORT_LDS_VBUFFER_OFFSET	= 2187,
    BUFFER_LOAD_USHORT_LDS_VBUFFER_OFFSET_exact	= 2188,
    BUFFER_LOAD_USHORT_OFFEN	= 2189,
    BUFFER_LOAD_USHORT_OFFEN_exact	= 2190,
    BUFFER_LOAD_USHORT_OFFSET	= 2191,
    BUFFER_LOAD_USHORT_OFFSET_exact	= 2192,
    BUFFER_LOAD_USHORT_TFE_ADDR64	= 2193,
    BUFFER_LOAD_USHORT_TFE_BOTHEN	= 2194,
    BUFFER_LOAD_USHORT_TFE_BOTHEN_exact	= 2195,
    BUFFER_LOAD_USHORT_TFE_IDXEN	= 2196,
    BUFFER_LOAD_USHORT_TFE_IDXEN_exact	= 2197,
    BUFFER_LOAD_USHORT_TFE_OFFEN	= 2198,
    BUFFER_LOAD_USHORT_TFE_OFFEN_exact	= 2199,
    BUFFER_LOAD_USHORT_TFE_OFFSET	= 2200,
    BUFFER_LOAD_USHORT_TFE_OFFSET_exact	= 2201,
    BUFFER_LOAD_USHORT_TFE_VBUFFER_ADDR64	= 2202,
    BUFFER_LOAD_USHORT_TFE_VBUFFER_BOTHEN	= 2203,
    BUFFER_LOAD_USHORT_TFE_VBUFFER_BOTHEN_exact	= 2204,
    BUFFER_LOAD_USHORT_TFE_VBUFFER_IDXEN	= 2205,
    BUFFER_LOAD_USHORT_TFE_VBUFFER_IDXEN_exact	= 2206,
    BUFFER_LOAD_USHORT_TFE_VBUFFER_OFFEN	= 2207,
    BUFFER_LOAD_USHORT_TFE_VBUFFER_OFFEN_exact	= 2208,
    BUFFER_LOAD_USHORT_TFE_VBUFFER_OFFSET	= 2209,
    BUFFER_LOAD_USHORT_TFE_VBUFFER_OFFSET_exact	= 2210,
    BUFFER_LOAD_USHORT_VBUFFER_ADDR64	= 2211,
    BUFFER_LOAD_USHORT_VBUFFER_BOTHEN	= 2212,
    BUFFER_LOAD_USHORT_VBUFFER_BOTHEN_exact	= 2213,
    BUFFER_LOAD_USHORT_VBUFFER_IDXEN	= 2214,
    BUFFER_LOAD_USHORT_VBUFFER_IDXEN_exact	= 2215,
    BUFFER_LOAD_USHORT_VBUFFER_OFFEN	= 2216,
    BUFFER_LOAD_USHORT_VBUFFER_OFFEN_exact	= 2217,
    BUFFER_LOAD_USHORT_VBUFFER_OFFSET	= 2218,
    BUFFER_LOAD_USHORT_VBUFFER_OFFSET_exact	= 2219,
    BUFFER_STORE_BYTE_ADDR64	= 2220,
    BUFFER_STORE_BYTE_BOTHEN	= 2221,
    BUFFER_STORE_BYTE_BOTHEN_exact	= 2222,
    BUFFER_STORE_BYTE_D16_HI_ADDR64	= 2223,
    BUFFER_STORE_BYTE_D16_HI_BOTHEN	= 2224,
    BUFFER_STORE_BYTE_D16_HI_BOTHEN_exact	= 2225,
    BUFFER_STORE_BYTE_D16_HI_IDXEN	= 2226,
    BUFFER_STORE_BYTE_D16_HI_IDXEN_exact	= 2227,
    BUFFER_STORE_BYTE_D16_HI_OFFEN	= 2228,
    BUFFER_STORE_BYTE_D16_HI_OFFEN_exact	= 2229,
    BUFFER_STORE_BYTE_D16_HI_OFFSET	= 2230,
    BUFFER_STORE_BYTE_D16_HI_OFFSET_exact	= 2231,
    BUFFER_STORE_BYTE_D16_HI_TFE_ADDR64	= 2232,
    BUFFER_STORE_BYTE_D16_HI_TFE_BOTHEN	= 2233,
    BUFFER_STORE_BYTE_D16_HI_TFE_BOTHEN_exact	= 2234,
    BUFFER_STORE_BYTE_D16_HI_TFE_IDXEN	= 2235,
    BUFFER_STORE_BYTE_D16_HI_TFE_IDXEN_exact	= 2236,
    BUFFER_STORE_BYTE_D16_HI_TFE_OFFEN	= 2237,
    BUFFER_STORE_BYTE_D16_HI_TFE_OFFEN_exact	= 2238,
    BUFFER_STORE_BYTE_D16_HI_TFE_OFFSET	= 2239,
    BUFFER_STORE_BYTE_D16_HI_TFE_OFFSET_exact	= 2240,
    BUFFER_STORE_BYTE_D16_HI_TFE_VBUFFER_ADDR64	= 2241,
    BUFFER_STORE_BYTE_D16_HI_TFE_VBUFFER_BOTHEN	= 2242,
    BUFFER_STORE_BYTE_D16_HI_TFE_VBUFFER_BOTHEN_exact	= 2243,
    BUFFER_STORE_BYTE_D16_HI_TFE_VBUFFER_IDXEN	= 2244,
    BUFFER_STORE_BYTE_D16_HI_TFE_VBUFFER_IDXEN_exact	= 2245,
    BUFFER_STORE_BYTE_D16_HI_TFE_VBUFFER_OFFEN	= 2246,
    BUFFER_STORE_BYTE_D16_HI_TFE_VBUFFER_OFFEN_exact	= 2247,
    BUFFER_STORE_BYTE_D16_HI_TFE_VBUFFER_OFFSET	= 2248,
    BUFFER_STORE_BYTE_D16_HI_TFE_VBUFFER_OFFSET_exact	= 2249,
    BUFFER_STORE_BYTE_D16_HI_VBUFFER_ADDR64	= 2250,
    BUFFER_STORE_BYTE_D16_HI_VBUFFER_BOTHEN	= 2251,
    BUFFER_STORE_BYTE_D16_HI_VBUFFER_BOTHEN_exact	= 2252,
    BUFFER_STORE_BYTE_D16_HI_VBUFFER_IDXEN	= 2253,
    BUFFER_STORE_BYTE_D16_HI_VBUFFER_IDXEN_exact	= 2254,
    BUFFER_STORE_BYTE_D16_HI_VBUFFER_OFFEN	= 2255,
    BUFFER_STORE_BYTE_D16_HI_VBUFFER_OFFEN_exact	= 2256,
    BUFFER_STORE_BYTE_D16_HI_VBUFFER_OFFSET	= 2257,
    BUFFER_STORE_BYTE_D16_HI_VBUFFER_OFFSET_exact	= 2258,
    BUFFER_STORE_BYTE_IDXEN	= 2259,
    BUFFER_STORE_BYTE_IDXEN_exact	= 2260,
    BUFFER_STORE_BYTE_OFFEN	= 2261,
    BUFFER_STORE_BYTE_OFFEN_exact	= 2262,
    BUFFER_STORE_BYTE_OFFSET	= 2263,
    BUFFER_STORE_BYTE_OFFSET_exact	= 2264,
    BUFFER_STORE_BYTE_TFE_ADDR64	= 2265,
    BUFFER_STORE_BYTE_TFE_BOTHEN	= 2266,
    BUFFER_STORE_BYTE_TFE_BOTHEN_exact	= 2267,
    BUFFER_STORE_BYTE_TFE_IDXEN	= 2268,
    BUFFER_STORE_BYTE_TFE_IDXEN_exact	= 2269,
    BUFFER_STORE_BYTE_TFE_OFFEN	= 2270,
    BUFFER_STORE_BYTE_TFE_OFFEN_exact	= 2271,
    BUFFER_STORE_BYTE_TFE_OFFSET	= 2272,
    BUFFER_STORE_BYTE_TFE_OFFSET_exact	= 2273,
    BUFFER_STORE_BYTE_TFE_VBUFFER_ADDR64	= 2274,
    BUFFER_STORE_BYTE_TFE_VBUFFER_BOTHEN	= 2275,
    BUFFER_STORE_BYTE_TFE_VBUFFER_BOTHEN_exact	= 2276,
    BUFFER_STORE_BYTE_TFE_VBUFFER_IDXEN	= 2277,
    BUFFER_STORE_BYTE_TFE_VBUFFER_IDXEN_exact	= 2278,
    BUFFER_STORE_BYTE_TFE_VBUFFER_OFFEN	= 2279,
    BUFFER_STORE_BYTE_TFE_VBUFFER_OFFEN_exact	= 2280,
    BUFFER_STORE_BYTE_TFE_VBUFFER_OFFSET	= 2281,
    BUFFER_STORE_BYTE_TFE_VBUFFER_OFFSET_exact	= 2282,
    BUFFER_STORE_BYTE_VBUFFER_ADDR64	= 2283,
    BUFFER_STORE_BYTE_VBUFFER_BOTHEN	= 2284,
    BUFFER_STORE_BYTE_VBUFFER_BOTHEN_exact	= 2285,
    BUFFER_STORE_BYTE_VBUFFER_IDXEN	= 2286,
    BUFFER_STORE_BYTE_VBUFFER_IDXEN_exact	= 2287,
    BUFFER_STORE_BYTE_VBUFFER_OFFEN	= 2288,
    BUFFER_STORE_BYTE_VBUFFER_OFFEN_exact	= 2289,
    BUFFER_STORE_BYTE_VBUFFER_OFFSET	= 2290,
    BUFFER_STORE_BYTE_VBUFFER_OFFSET_exact	= 2291,
    BUFFER_STORE_DWORDX2_ADDR64	= 2292,
    BUFFER_STORE_DWORDX2_BOTHEN	= 2293,
    BUFFER_STORE_DWORDX2_BOTHEN_exact	= 2294,
    BUFFER_STORE_DWORDX2_IDXEN	= 2295,
    BUFFER_STORE_DWORDX2_IDXEN_exact	= 2296,
    BUFFER_STORE_DWORDX2_OFFEN	= 2297,
    BUFFER_STORE_DWORDX2_OFFEN_exact	= 2298,
    BUFFER_STORE_DWORDX2_OFFSET	= 2299,
    BUFFER_STORE_DWORDX2_OFFSET_exact	= 2300,
    BUFFER_STORE_DWORDX2_TFE_ADDR64	= 2301,
    BUFFER_STORE_DWORDX2_TFE_BOTHEN	= 2302,
    BUFFER_STORE_DWORDX2_TFE_BOTHEN_exact	= 2303,
    BUFFER_STORE_DWORDX2_TFE_IDXEN	= 2304,
    BUFFER_STORE_DWORDX2_TFE_IDXEN_exact	= 2305,
    BUFFER_STORE_DWORDX2_TFE_OFFEN	= 2306,
    BUFFER_STORE_DWORDX2_TFE_OFFEN_exact	= 2307,
    BUFFER_STORE_DWORDX2_TFE_OFFSET	= 2308,
    BUFFER_STORE_DWORDX2_TFE_OFFSET_exact	= 2309,
    BUFFER_STORE_DWORDX2_TFE_VBUFFER_ADDR64	= 2310,
    BUFFER_STORE_DWORDX2_TFE_VBUFFER_BOTHEN	= 2311,
    BUFFER_STORE_DWORDX2_TFE_VBUFFER_BOTHEN_exact	= 2312,
    BUFFER_STORE_DWORDX2_TFE_VBUFFER_IDXEN	= 2313,
    BUFFER_STORE_DWORDX2_TFE_VBUFFER_IDXEN_exact	= 2314,
    BUFFER_STORE_DWORDX2_TFE_VBUFFER_OFFEN	= 2315,
    BUFFER_STORE_DWORDX2_TFE_VBUFFER_OFFEN_exact	= 2316,
    BUFFER_STORE_DWORDX2_TFE_VBUFFER_OFFSET	= 2317,
    BUFFER_STORE_DWORDX2_TFE_VBUFFER_OFFSET_exact	= 2318,
    BUFFER_STORE_DWORDX2_VBUFFER_ADDR64	= 2319,
    BUFFER_STORE_DWORDX2_VBUFFER_BOTHEN	= 2320,
    BUFFER_STORE_DWORDX2_VBUFFER_BOTHEN_exact	= 2321,
    BUFFER_STORE_DWORDX2_VBUFFER_IDXEN	= 2322,
    BUFFER_STORE_DWORDX2_VBUFFER_IDXEN_exact	= 2323,
    BUFFER_STORE_DWORDX2_VBUFFER_OFFEN	= 2324,
    BUFFER_STORE_DWORDX2_VBUFFER_OFFEN_exact	= 2325,
    BUFFER_STORE_DWORDX2_VBUFFER_OFFSET	= 2326,
    BUFFER_STORE_DWORDX2_VBUFFER_OFFSET_exact	= 2327,
    BUFFER_STORE_DWORDX3_ADDR64	= 2328,
    BUFFER_STORE_DWORDX3_BOTHEN	= 2329,
    BUFFER_STORE_DWORDX3_BOTHEN_exact	= 2330,
    BUFFER_STORE_DWORDX3_IDXEN	= 2331,
    BUFFER_STORE_DWORDX3_IDXEN_exact	= 2332,
    BUFFER_STORE_DWORDX3_OFFEN	= 2333,
    BUFFER_STORE_DWORDX3_OFFEN_exact	= 2334,
    BUFFER_STORE_DWORDX3_OFFSET	= 2335,
    BUFFER_STORE_DWORDX3_OFFSET_exact	= 2336,
    BUFFER_STORE_DWORDX3_TFE_ADDR64	= 2337,
    BUFFER_STORE_DWORDX3_TFE_BOTHEN	= 2338,
    BUFFER_STORE_DWORDX3_TFE_BOTHEN_exact	= 2339,
    BUFFER_STORE_DWORDX3_TFE_IDXEN	= 2340,
    BUFFER_STORE_DWORDX3_TFE_IDXEN_exact	= 2341,
    BUFFER_STORE_DWORDX3_TFE_OFFEN	= 2342,
    BUFFER_STORE_DWORDX3_TFE_OFFEN_exact	= 2343,
    BUFFER_STORE_DWORDX3_TFE_OFFSET	= 2344,
    BUFFER_STORE_DWORDX3_TFE_OFFSET_exact	= 2345,
    BUFFER_STORE_DWORDX3_TFE_VBUFFER_ADDR64	= 2346,
    BUFFER_STORE_DWORDX3_TFE_VBUFFER_BOTHEN	= 2347,
    BUFFER_STORE_DWORDX3_TFE_VBUFFER_BOTHEN_exact	= 2348,
    BUFFER_STORE_DWORDX3_TFE_VBUFFER_IDXEN	= 2349,
    BUFFER_STORE_DWORDX3_TFE_VBUFFER_IDXEN_exact	= 2350,
    BUFFER_STORE_DWORDX3_TFE_VBUFFER_OFFEN	= 2351,
    BUFFER_STORE_DWORDX3_TFE_VBUFFER_OFFEN_exact	= 2352,
    BUFFER_STORE_DWORDX3_TFE_VBUFFER_OFFSET	= 2353,
    BUFFER_STORE_DWORDX3_TFE_VBUFFER_OFFSET_exact	= 2354,
    BUFFER_STORE_DWORDX3_VBUFFER_ADDR64	= 2355,
    BUFFER_STORE_DWORDX3_VBUFFER_BOTHEN	= 2356,
    BUFFER_STORE_DWORDX3_VBUFFER_BOTHEN_exact	= 2357,
    BUFFER_STORE_DWORDX3_VBUFFER_IDXEN	= 2358,
    BUFFER_STORE_DWORDX3_VBUFFER_IDXEN_exact	= 2359,
    BUFFER_STORE_DWORDX3_VBUFFER_OFFEN	= 2360,
    BUFFER_STORE_DWORDX3_VBUFFER_OFFEN_exact	= 2361,
    BUFFER_STORE_DWORDX3_VBUFFER_OFFSET	= 2362,
    BUFFER_STORE_DWORDX3_VBUFFER_OFFSET_exact	= 2363,
    BUFFER_STORE_DWORDX4_ADDR64	= 2364,
    BUFFER_STORE_DWORDX4_BOTHEN	= 2365,
    BUFFER_STORE_DWORDX4_BOTHEN_exact	= 2366,
    BUFFER_STORE_DWORDX4_IDXEN	= 2367,
    BUFFER_STORE_DWORDX4_IDXEN_exact	= 2368,
    BUFFER_STORE_DWORDX4_OFFEN	= 2369,
    BUFFER_STORE_DWORDX4_OFFEN_exact	= 2370,
    BUFFER_STORE_DWORDX4_OFFSET	= 2371,
    BUFFER_STORE_DWORDX4_OFFSET_exact	= 2372,
    BUFFER_STORE_DWORDX4_TFE_ADDR64	= 2373,
    BUFFER_STORE_DWORDX4_TFE_BOTHEN	= 2374,
    BUFFER_STORE_DWORDX4_TFE_BOTHEN_exact	= 2375,
    BUFFER_STORE_DWORDX4_TFE_IDXEN	= 2376,
    BUFFER_STORE_DWORDX4_TFE_IDXEN_exact	= 2377,
    BUFFER_STORE_DWORDX4_TFE_OFFEN	= 2378,
    BUFFER_STORE_DWORDX4_TFE_OFFEN_exact	= 2379,
    BUFFER_STORE_DWORDX4_TFE_OFFSET	= 2380,
    BUFFER_STORE_DWORDX4_TFE_OFFSET_exact	= 2381,
    BUFFER_STORE_DWORDX4_TFE_VBUFFER_ADDR64	= 2382,
    BUFFER_STORE_DWORDX4_TFE_VBUFFER_BOTHEN	= 2383,
    BUFFER_STORE_DWORDX4_TFE_VBUFFER_BOTHEN_exact	= 2384,
    BUFFER_STORE_DWORDX4_TFE_VBUFFER_IDXEN	= 2385,
    BUFFER_STORE_DWORDX4_TFE_VBUFFER_IDXEN_exact	= 2386,
    BUFFER_STORE_DWORDX4_TFE_VBUFFER_OFFEN	= 2387,
    BUFFER_STORE_DWORDX4_TFE_VBUFFER_OFFEN_exact	= 2388,
    BUFFER_STORE_DWORDX4_TFE_VBUFFER_OFFSET	= 2389,
    BUFFER_STORE_DWORDX4_TFE_VBUFFER_OFFSET_exact	= 2390,
    BUFFER_STORE_DWORDX4_VBUFFER_ADDR64	= 2391,
    BUFFER_STORE_DWORDX4_VBUFFER_BOTHEN	= 2392,
    BUFFER_STORE_DWORDX4_VBUFFER_BOTHEN_exact	= 2393,
    BUFFER_STORE_DWORDX4_VBUFFER_IDXEN	= 2394,
    BUFFER_STORE_DWORDX4_VBUFFER_IDXEN_exact	= 2395,
    BUFFER_STORE_DWORDX4_VBUFFER_OFFEN	= 2396,
    BUFFER_STORE_DWORDX4_VBUFFER_OFFEN_exact	= 2397,
    BUFFER_STORE_DWORDX4_VBUFFER_OFFSET	= 2398,
    BUFFER_STORE_DWORDX4_VBUFFER_OFFSET_exact	= 2399,
    BUFFER_STORE_DWORD_ADDR64	= 2400,
    BUFFER_STORE_DWORD_BOTHEN	= 2401,
    BUFFER_STORE_DWORD_BOTHEN_exact	= 2402,
    BUFFER_STORE_DWORD_IDXEN	= 2403,
    BUFFER_STORE_DWORD_IDXEN_exact	= 2404,
    BUFFER_STORE_DWORD_OFFEN	= 2405,
    BUFFER_STORE_DWORD_OFFEN_exact	= 2406,
    BUFFER_STORE_DWORD_OFFSET	= 2407,
    BUFFER_STORE_DWORD_OFFSET_exact	= 2408,
    BUFFER_STORE_DWORD_TFE_ADDR64	= 2409,
    BUFFER_STORE_DWORD_TFE_BOTHEN	= 2410,
    BUFFER_STORE_DWORD_TFE_BOTHEN_exact	= 2411,
    BUFFER_STORE_DWORD_TFE_IDXEN	= 2412,
    BUFFER_STORE_DWORD_TFE_IDXEN_exact	= 2413,
    BUFFER_STORE_DWORD_TFE_OFFEN	= 2414,
    BUFFER_STORE_DWORD_TFE_OFFEN_exact	= 2415,
    BUFFER_STORE_DWORD_TFE_OFFSET	= 2416,
    BUFFER_STORE_DWORD_TFE_OFFSET_exact	= 2417,
    BUFFER_STORE_DWORD_TFE_VBUFFER_ADDR64	= 2418,
    BUFFER_STORE_DWORD_TFE_VBUFFER_BOTHEN	= 2419,
    BUFFER_STORE_DWORD_TFE_VBUFFER_BOTHEN_exact	= 2420,
    BUFFER_STORE_DWORD_TFE_VBUFFER_IDXEN	= 2421,
    BUFFER_STORE_DWORD_TFE_VBUFFER_IDXEN_exact	= 2422,
    BUFFER_STORE_DWORD_TFE_VBUFFER_OFFEN	= 2423,
    BUFFER_STORE_DWORD_TFE_VBUFFER_OFFEN_exact	= 2424,
    BUFFER_STORE_DWORD_TFE_VBUFFER_OFFSET	= 2425,
    BUFFER_STORE_DWORD_TFE_VBUFFER_OFFSET_exact	= 2426,
    BUFFER_STORE_DWORD_VBUFFER_ADDR64	= 2427,
    BUFFER_STORE_DWORD_VBUFFER_BOTHEN	= 2428,
    BUFFER_STORE_DWORD_VBUFFER_BOTHEN_exact	= 2429,
    BUFFER_STORE_DWORD_VBUFFER_IDXEN	= 2430,
    BUFFER_STORE_DWORD_VBUFFER_IDXEN_exact	= 2431,
    BUFFER_STORE_DWORD_VBUFFER_OFFEN	= 2432,
    BUFFER_STORE_DWORD_VBUFFER_OFFEN_exact	= 2433,
    BUFFER_STORE_DWORD_VBUFFER_OFFSET	= 2434,
    BUFFER_STORE_DWORD_VBUFFER_OFFSET_exact	= 2435,
    BUFFER_STORE_FORMAT_D16_HI_X_ADDR64	= 2436,
    BUFFER_STORE_FORMAT_D16_HI_X_BOTHEN	= 2437,
    BUFFER_STORE_FORMAT_D16_HI_X_BOTHEN_exact	= 2438,
    BUFFER_STORE_FORMAT_D16_HI_X_IDXEN	= 2439,
    BUFFER_STORE_FORMAT_D16_HI_X_IDXEN_exact	= 2440,
    BUFFER_STORE_FORMAT_D16_HI_X_OFFEN	= 2441,
    BUFFER_STORE_FORMAT_D16_HI_X_OFFEN_exact	= 2442,
    BUFFER_STORE_FORMAT_D16_HI_X_OFFSET	= 2443,
    BUFFER_STORE_FORMAT_D16_HI_X_OFFSET_exact	= 2444,
    BUFFER_STORE_FORMAT_D16_HI_X_TFE_ADDR64	= 2445,
    BUFFER_STORE_FORMAT_D16_HI_X_TFE_BOTHEN	= 2446,
    BUFFER_STORE_FORMAT_D16_HI_X_TFE_BOTHEN_exact	= 2447,
    BUFFER_STORE_FORMAT_D16_HI_X_TFE_IDXEN	= 2448,
    BUFFER_STORE_FORMAT_D16_HI_X_TFE_IDXEN_exact	= 2449,
    BUFFER_STORE_FORMAT_D16_HI_X_TFE_OFFEN	= 2450,
    BUFFER_STORE_FORMAT_D16_HI_X_TFE_OFFEN_exact	= 2451,
    BUFFER_STORE_FORMAT_D16_HI_X_TFE_OFFSET	= 2452,
    BUFFER_STORE_FORMAT_D16_HI_X_TFE_OFFSET_exact	= 2453,
    BUFFER_STORE_FORMAT_D16_HI_X_TFE_VBUFFER_ADDR64	= 2454,
    BUFFER_STORE_FORMAT_D16_HI_X_TFE_VBUFFER_BOTHEN	= 2455,
    BUFFER_STORE_FORMAT_D16_HI_X_TFE_VBUFFER_BOTHEN_exact	= 2456,
    BUFFER_STORE_FORMAT_D16_HI_X_TFE_VBUFFER_IDXEN	= 2457,
    BUFFER_STORE_FORMAT_D16_HI_X_TFE_VBUFFER_IDXEN_exact	= 2458,
    BUFFER_STORE_FORMAT_D16_HI_X_TFE_VBUFFER_OFFEN	= 2459,
    BUFFER_STORE_FORMAT_D16_HI_X_TFE_VBUFFER_OFFEN_exact	= 2460,
    BUFFER_STORE_FORMAT_D16_HI_X_TFE_VBUFFER_OFFSET	= 2461,
    BUFFER_STORE_FORMAT_D16_HI_X_TFE_VBUFFER_OFFSET_exact	= 2462,
    BUFFER_STORE_FORMAT_D16_HI_X_VBUFFER_ADDR64	= 2463,
    BUFFER_STORE_FORMAT_D16_HI_X_VBUFFER_BOTHEN	= 2464,
    BUFFER_STORE_FORMAT_D16_HI_X_VBUFFER_BOTHEN_exact	= 2465,
    BUFFER_STORE_FORMAT_D16_HI_X_VBUFFER_IDXEN	= 2466,
    BUFFER_STORE_FORMAT_D16_HI_X_VBUFFER_IDXEN_exact	= 2467,
    BUFFER_STORE_FORMAT_D16_HI_X_VBUFFER_OFFEN	= 2468,
    BUFFER_STORE_FORMAT_D16_HI_X_VBUFFER_OFFEN_exact	= 2469,
    BUFFER_STORE_FORMAT_D16_HI_X_VBUFFER_OFFSET	= 2470,
    BUFFER_STORE_FORMAT_D16_HI_X_VBUFFER_OFFSET_exact	= 2471,
    BUFFER_STORE_FORMAT_D16_XYZW_ADDR64	= 2472,
    BUFFER_STORE_FORMAT_D16_XYZW_BOTHEN	= 2473,
    BUFFER_STORE_FORMAT_D16_XYZW_BOTHEN_exact	= 2474,
    BUFFER_STORE_FORMAT_D16_XYZW_IDXEN	= 2475,
    BUFFER_STORE_FORMAT_D16_XYZW_IDXEN_exact	= 2476,
    BUFFER_STORE_FORMAT_D16_XYZW_OFFEN	= 2477,
    BUFFER_STORE_FORMAT_D16_XYZW_OFFEN_exact	= 2478,
    BUFFER_STORE_FORMAT_D16_XYZW_OFFSET	= 2479,
    BUFFER_STORE_FORMAT_D16_XYZW_OFFSET_exact	= 2480,
    BUFFER_STORE_FORMAT_D16_XYZW_TFE_ADDR64	= 2481,
    BUFFER_STORE_FORMAT_D16_XYZW_TFE_BOTHEN	= 2482,
    BUFFER_STORE_FORMAT_D16_XYZW_TFE_BOTHEN_exact	= 2483,
    BUFFER_STORE_FORMAT_D16_XYZW_TFE_IDXEN	= 2484,
    BUFFER_STORE_FORMAT_D16_XYZW_TFE_IDXEN_exact	= 2485,
    BUFFER_STORE_FORMAT_D16_XYZW_TFE_OFFEN	= 2486,
    BUFFER_STORE_FORMAT_D16_XYZW_TFE_OFFEN_exact	= 2487,
    BUFFER_STORE_FORMAT_D16_XYZW_TFE_OFFSET	= 2488,
    BUFFER_STORE_FORMAT_D16_XYZW_TFE_OFFSET_exact	= 2489,
    BUFFER_STORE_FORMAT_D16_XYZW_TFE_VBUFFER_ADDR64	= 2490,
    BUFFER_STORE_FORMAT_D16_XYZW_TFE_VBUFFER_BOTHEN	= 2491,
    BUFFER_STORE_FORMAT_D16_XYZW_TFE_VBUFFER_BOTHEN_exact	= 2492,
    BUFFER_STORE_FORMAT_D16_XYZW_TFE_VBUFFER_IDXEN	= 2493,
    BUFFER_STORE_FORMAT_D16_XYZW_TFE_VBUFFER_IDXEN_exact	= 2494,
    BUFFER_STORE_FORMAT_D16_XYZW_TFE_VBUFFER_OFFEN	= 2495,
    BUFFER_STORE_FORMAT_D16_XYZW_TFE_VBUFFER_OFFEN_exact	= 2496,
    BUFFER_STORE_FORMAT_D16_XYZW_TFE_VBUFFER_OFFSET	= 2497,
    BUFFER_STORE_FORMAT_D16_XYZW_TFE_VBUFFER_OFFSET_exact	= 2498,
    BUFFER_STORE_FORMAT_D16_XYZW_VBUFFER_ADDR64	= 2499,
    BUFFER_STORE_FORMAT_D16_XYZW_VBUFFER_BOTHEN	= 2500,
    BUFFER_STORE_FORMAT_D16_XYZW_VBUFFER_BOTHEN_exact	= 2501,
    BUFFER_STORE_FORMAT_D16_XYZW_VBUFFER_IDXEN	= 2502,
    BUFFER_STORE_FORMAT_D16_XYZW_VBUFFER_IDXEN_exact	= 2503,
    BUFFER_STORE_FORMAT_D16_XYZW_VBUFFER_OFFEN	= 2504,
    BUFFER_STORE_FORMAT_D16_XYZW_VBUFFER_OFFEN_exact	= 2505,
    BUFFER_STORE_FORMAT_D16_XYZW_VBUFFER_OFFSET	= 2506,
    BUFFER_STORE_FORMAT_D16_XYZW_VBUFFER_OFFSET_exact	= 2507,
    BUFFER_STORE_FORMAT_D16_XYZW_gfx80_ADDR64	= 2508,
    BUFFER_STORE_FORMAT_D16_XYZW_gfx80_BOTHEN	= 2509,
    BUFFER_STORE_FORMAT_D16_XYZW_gfx80_BOTHEN_exact	= 2510,
    BUFFER_STORE_FORMAT_D16_XYZW_gfx80_IDXEN	= 2511,
    BUFFER_STORE_FORMAT_D16_XYZW_gfx80_IDXEN_exact	= 2512,
    BUFFER_STORE_FORMAT_D16_XYZW_gfx80_OFFEN	= 2513,
    BUFFER_STORE_FORMAT_D16_XYZW_gfx80_OFFEN_exact	= 2514,
    BUFFER_STORE_FORMAT_D16_XYZW_gfx80_OFFSET	= 2515,
    BUFFER_STORE_FORMAT_D16_XYZW_gfx80_OFFSET_exact	= 2516,
    BUFFER_STORE_FORMAT_D16_XYZW_gfx80_TFE_ADDR64	= 2517,
    BUFFER_STORE_FORMAT_D16_XYZW_gfx80_TFE_BOTHEN	= 2518,
    BUFFER_STORE_FORMAT_D16_XYZW_gfx80_TFE_BOTHEN_exact	= 2519,
    BUFFER_STORE_FORMAT_D16_XYZW_gfx80_TFE_IDXEN	= 2520,
    BUFFER_STORE_FORMAT_D16_XYZW_gfx80_TFE_IDXEN_exact	= 2521,
    BUFFER_STORE_FORMAT_D16_XYZW_gfx80_TFE_OFFEN	= 2522,
    BUFFER_STORE_FORMAT_D16_XYZW_gfx80_TFE_OFFEN_exact	= 2523,
    BUFFER_STORE_FORMAT_D16_XYZW_gfx80_TFE_OFFSET	= 2524,
    BUFFER_STORE_FORMAT_D16_XYZW_gfx80_TFE_OFFSET_exact	= 2525,
    BUFFER_STORE_FORMAT_D16_XYZW_gfx80_TFE_VBUFFER_ADDR64	= 2526,
    BUFFER_STORE_FORMAT_D16_XYZW_gfx80_TFE_VBUFFER_BOTHEN	= 2527,
    BUFFER_STORE_FORMAT_D16_XYZW_gfx80_TFE_VBUFFER_BOTHEN_exact	= 2528,
    BUFFER_STORE_FORMAT_D16_XYZW_gfx80_TFE_VBUFFER_IDXEN	= 2529,
    BUFFER_STORE_FORMAT_D16_XYZW_gfx80_TFE_VBUFFER_IDXEN_exact	= 2530,
    BUFFER_STORE_FORMAT_D16_XYZW_gfx80_TFE_VBUFFER_OFFEN	= 2531,
    BUFFER_STORE_FORMAT_D16_XYZW_gfx80_TFE_VBUFFER_OFFEN_exact	= 2532,
    BUFFER_STORE_FORMAT_D16_XYZW_gfx80_TFE_VBUFFER_OFFSET	= 2533,
    BUFFER_STORE_FORMAT_D16_XYZW_gfx80_TFE_VBUFFER_OFFSET_exact	= 2534,
    BUFFER_STORE_FORMAT_D16_XYZW_gfx80_VBUFFER_ADDR64	= 2535,
    BUFFER_STORE_FORMAT_D16_XYZW_gfx80_VBUFFER_BOTHEN	= 2536,
    BUFFER_STORE_FORMAT_D16_XYZW_gfx80_VBUFFER_BOTHEN_exact	= 2537,
    BUFFER_STORE_FORMAT_D16_XYZW_gfx80_VBUFFER_IDXEN	= 2538,
    BUFFER_STORE_FORMAT_D16_XYZW_gfx80_VBUFFER_IDXEN_exact	= 2539,
    BUFFER_STORE_FORMAT_D16_XYZW_gfx80_VBUFFER_OFFEN	= 2540,
    BUFFER_STORE_FORMAT_D16_XYZW_gfx80_VBUFFER_OFFEN_exact	= 2541,
    BUFFER_STORE_FORMAT_D16_XYZW_gfx80_VBUFFER_OFFSET	= 2542,
    BUFFER_STORE_FORMAT_D16_XYZW_gfx80_VBUFFER_OFFSET_exact	= 2543,
    BUFFER_STORE_FORMAT_D16_XYZ_ADDR64	= 2544,
    BUFFER_STORE_FORMAT_D16_XYZ_BOTHEN	= 2545,
    BUFFER_STORE_FORMAT_D16_XYZ_BOTHEN_exact	= 2546,
    BUFFER_STORE_FORMAT_D16_XYZ_IDXEN	= 2547,
    BUFFER_STORE_FORMAT_D16_XYZ_IDXEN_exact	= 2548,
    BUFFER_STORE_FORMAT_D16_XYZ_OFFEN	= 2549,
    BUFFER_STORE_FORMAT_D16_XYZ_OFFEN_exact	= 2550,
    BUFFER_STORE_FORMAT_D16_XYZ_OFFSET	= 2551,
    BUFFER_STORE_FORMAT_D16_XYZ_OFFSET_exact	= 2552,
    BUFFER_STORE_FORMAT_D16_XYZ_TFE_ADDR64	= 2553,
    BUFFER_STORE_FORMAT_D16_XYZ_TFE_BOTHEN	= 2554,
    BUFFER_STORE_FORMAT_D16_XYZ_TFE_BOTHEN_exact	= 2555,
    BUFFER_STORE_FORMAT_D16_XYZ_TFE_IDXEN	= 2556,
    BUFFER_STORE_FORMAT_D16_XYZ_TFE_IDXEN_exact	= 2557,
    BUFFER_STORE_FORMAT_D16_XYZ_TFE_OFFEN	= 2558,
    BUFFER_STORE_FORMAT_D16_XYZ_TFE_OFFEN_exact	= 2559,
    BUFFER_STORE_FORMAT_D16_XYZ_TFE_OFFSET	= 2560,
    BUFFER_STORE_FORMAT_D16_XYZ_TFE_OFFSET_exact	= 2561,
    BUFFER_STORE_FORMAT_D16_XYZ_TFE_VBUFFER_ADDR64	= 2562,
    BUFFER_STORE_FORMAT_D16_XYZ_TFE_VBUFFER_BOTHEN	= 2563,
    BUFFER_STORE_FORMAT_D16_XYZ_TFE_VBUFFER_BOTHEN_exact	= 2564,
    BUFFER_STORE_FORMAT_D16_XYZ_TFE_VBUFFER_IDXEN	= 2565,
    BUFFER_STORE_FORMAT_D16_XYZ_TFE_VBUFFER_IDXEN_exact	= 2566,
    BUFFER_STORE_FORMAT_D16_XYZ_TFE_VBUFFER_OFFEN	= 2567,
    BUFFER_STORE_FORMAT_D16_XYZ_TFE_VBUFFER_OFFEN_exact	= 2568,
    BUFFER_STORE_FORMAT_D16_XYZ_TFE_VBUFFER_OFFSET	= 2569,
    BUFFER_STORE_FORMAT_D16_XYZ_TFE_VBUFFER_OFFSET_exact	= 2570,
    BUFFER_STORE_FORMAT_D16_XYZ_VBUFFER_ADDR64	= 2571,
    BUFFER_STORE_FORMAT_D16_XYZ_VBUFFER_BOTHEN	= 2572,
    BUFFER_STORE_FORMAT_D16_XYZ_VBUFFER_BOTHEN_exact	= 2573,
    BUFFER_STORE_FORMAT_D16_XYZ_VBUFFER_IDXEN	= 2574,
    BUFFER_STORE_FORMAT_D16_XYZ_VBUFFER_IDXEN_exact	= 2575,
    BUFFER_STORE_FORMAT_D16_XYZ_VBUFFER_OFFEN	= 2576,
    BUFFER_STORE_FORMAT_D16_XYZ_VBUFFER_OFFEN_exact	= 2577,
    BUFFER_STORE_FORMAT_D16_XYZ_VBUFFER_OFFSET	= 2578,
    BUFFER_STORE_FORMAT_D16_XYZ_VBUFFER_OFFSET_exact	= 2579,
    BUFFER_STORE_FORMAT_D16_XYZ_gfx80_ADDR64	= 2580,
    BUFFER_STORE_FORMAT_D16_XYZ_gfx80_BOTHEN	= 2581,
    BUFFER_STORE_FORMAT_D16_XYZ_gfx80_BOTHEN_exact	= 2582,
    BUFFER_STORE_FORMAT_D16_XYZ_gfx80_IDXEN	= 2583,
    BUFFER_STORE_FORMAT_D16_XYZ_gfx80_IDXEN_exact	= 2584,
    BUFFER_STORE_FORMAT_D16_XYZ_gfx80_OFFEN	= 2585,
    BUFFER_STORE_FORMAT_D16_XYZ_gfx80_OFFEN_exact	= 2586,
    BUFFER_STORE_FORMAT_D16_XYZ_gfx80_OFFSET	= 2587,
    BUFFER_STORE_FORMAT_D16_XYZ_gfx80_OFFSET_exact	= 2588,
    BUFFER_STORE_FORMAT_D16_XYZ_gfx80_TFE_ADDR64	= 2589,
    BUFFER_STORE_FORMAT_D16_XYZ_gfx80_TFE_BOTHEN	= 2590,
    BUFFER_STORE_FORMAT_D16_XYZ_gfx80_TFE_BOTHEN_exact	= 2591,
    BUFFER_STORE_FORMAT_D16_XYZ_gfx80_TFE_IDXEN	= 2592,
    BUFFER_STORE_FORMAT_D16_XYZ_gfx80_TFE_IDXEN_exact	= 2593,
    BUFFER_STORE_FORMAT_D16_XYZ_gfx80_TFE_OFFEN	= 2594,
    BUFFER_STORE_FORMAT_D16_XYZ_gfx80_TFE_OFFEN_exact	= 2595,
    BUFFER_STORE_FORMAT_D16_XYZ_gfx80_TFE_OFFSET	= 2596,
    BUFFER_STORE_FORMAT_D16_XYZ_gfx80_TFE_OFFSET_exact	= 2597,
    BUFFER_STORE_FORMAT_D16_XYZ_gfx80_TFE_VBUFFER_ADDR64	= 2598,
    BUFFER_STORE_FORMAT_D16_XYZ_gfx80_TFE_VBUFFER_BOTHEN	= 2599,
    BUFFER_STORE_FORMAT_D16_XYZ_gfx80_TFE_VBUFFER_BOTHEN_exact	= 2600,
    BUFFER_STORE_FORMAT_D16_XYZ_gfx80_TFE_VBUFFER_IDXEN	= 2601,
    BUFFER_STORE_FORMAT_D16_XYZ_gfx80_TFE_VBUFFER_IDXEN_exact	= 2602,
    BUFFER_STORE_FORMAT_D16_XYZ_gfx80_TFE_VBUFFER_OFFEN	= 2603,
    BUFFER_STORE_FORMAT_D16_XYZ_gfx80_TFE_VBUFFER_OFFEN_exact	= 2604,
    BUFFER_STORE_FORMAT_D16_XYZ_gfx80_TFE_VBUFFER_OFFSET	= 2605,
    BUFFER_STORE_FORMAT_D16_XYZ_gfx80_TFE_VBUFFER_OFFSET_exact	= 2606,
    BUFFER_STORE_FORMAT_D16_XYZ_gfx80_VBUFFER_ADDR64	= 2607,
    BUFFER_STORE_FORMAT_D16_XYZ_gfx80_VBUFFER_BOTHEN	= 2608,
    BUFFER_STORE_FORMAT_D16_XYZ_gfx80_VBUFFER_BOTHEN_exact	= 2609,
    BUFFER_STORE_FORMAT_D16_XYZ_gfx80_VBUFFER_IDXEN	= 2610,
    BUFFER_STORE_FORMAT_D16_XYZ_gfx80_VBUFFER_IDXEN_exact	= 2611,
    BUFFER_STORE_FORMAT_D16_XYZ_gfx80_VBUFFER_OFFEN	= 2612,
    BUFFER_STORE_FORMAT_D16_XYZ_gfx80_VBUFFER_OFFEN_exact	= 2613,
    BUFFER_STORE_FORMAT_D16_XYZ_gfx80_VBUFFER_OFFSET	= 2614,
    BUFFER_STORE_FORMAT_D16_XYZ_gfx80_VBUFFER_OFFSET_exact	= 2615,
    BUFFER_STORE_FORMAT_D16_XY_ADDR64	= 2616,
    BUFFER_STORE_FORMAT_D16_XY_BOTHEN	= 2617,
    BUFFER_STORE_FORMAT_D16_XY_BOTHEN_exact	= 2618,
    BUFFER_STORE_FORMAT_D16_XY_IDXEN	= 2619,
    BUFFER_STORE_FORMAT_D16_XY_IDXEN_exact	= 2620,
    BUFFER_STORE_FORMAT_D16_XY_OFFEN	= 2621,
    BUFFER_STORE_FORMAT_D16_XY_OFFEN_exact	= 2622,
    BUFFER_STORE_FORMAT_D16_XY_OFFSET	= 2623,
    BUFFER_STORE_FORMAT_D16_XY_OFFSET_exact	= 2624,
    BUFFER_STORE_FORMAT_D16_XY_TFE_ADDR64	= 2625,
    BUFFER_STORE_FORMAT_D16_XY_TFE_BOTHEN	= 2626,
    BUFFER_STORE_FORMAT_D16_XY_TFE_BOTHEN_exact	= 2627,
    BUFFER_STORE_FORMAT_D16_XY_TFE_IDXEN	= 2628,
    BUFFER_STORE_FORMAT_D16_XY_TFE_IDXEN_exact	= 2629,
    BUFFER_STORE_FORMAT_D16_XY_TFE_OFFEN	= 2630,
    BUFFER_STORE_FORMAT_D16_XY_TFE_OFFEN_exact	= 2631,
    BUFFER_STORE_FORMAT_D16_XY_TFE_OFFSET	= 2632,
    BUFFER_STORE_FORMAT_D16_XY_TFE_OFFSET_exact	= 2633,
    BUFFER_STORE_FORMAT_D16_XY_TFE_VBUFFER_ADDR64	= 2634,
    BUFFER_STORE_FORMAT_D16_XY_TFE_VBUFFER_BOTHEN	= 2635,
    BUFFER_STORE_FORMAT_D16_XY_TFE_VBUFFER_BOTHEN_exact	= 2636,
    BUFFER_STORE_FORMAT_D16_XY_TFE_VBUFFER_IDXEN	= 2637,
    BUFFER_STORE_FORMAT_D16_XY_TFE_VBUFFER_IDXEN_exact	= 2638,
    BUFFER_STORE_FORMAT_D16_XY_TFE_VBUFFER_OFFEN	= 2639,
    BUFFER_STORE_FORMAT_D16_XY_TFE_VBUFFER_OFFEN_exact	= 2640,
    BUFFER_STORE_FORMAT_D16_XY_TFE_VBUFFER_OFFSET	= 2641,
    BUFFER_STORE_FORMAT_D16_XY_TFE_VBUFFER_OFFSET_exact	= 2642,
    BUFFER_STORE_FORMAT_D16_XY_VBUFFER_ADDR64	= 2643,
    BUFFER_STORE_FORMAT_D16_XY_VBUFFER_BOTHEN	= 2644,
    BUFFER_STORE_FORMAT_D16_XY_VBUFFER_BOTHEN_exact	= 2645,
    BUFFER_STORE_FORMAT_D16_XY_VBUFFER_IDXEN	= 2646,
    BUFFER_STORE_FORMAT_D16_XY_VBUFFER_IDXEN_exact	= 2647,
    BUFFER_STORE_FORMAT_D16_XY_VBUFFER_OFFEN	= 2648,
    BUFFER_STORE_FORMAT_D16_XY_VBUFFER_OFFEN_exact	= 2649,
    BUFFER_STORE_FORMAT_D16_XY_VBUFFER_OFFSET	= 2650,
    BUFFER_STORE_FORMAT_D16_XY_VBUFFER_OFFSET_exact	= 2651,
    BUFFER_STORE_FORMAT_D16_XY_gfx80_ADDR64	= 2652,
    BUFFER_STORE_FORMAT_D16_XY_gfx80_BOTHEN	= 2653,
    BUFFER_STORE_FORMAT_D16_XY_gfx80_BOTHEN_exact	= 2654,
    BUFFER_STORE_FORMAT_D16_XY_gfx80_IDXEN	= 2655,
    BUFFER_STORE_FORMAT_D16_XY_gfx80_IDXEN_exact	= 2656,
    BUFFER_STORE_FORMAT_D16_XY_gfx80_OFFEN	= 2657,
    BUFFER_STORE_FORMAT_D16_XY_gfx80_OFFEN_exact	= 2658,
    BUFFER_STORE_FORMAT_D16_XY_gfx80_OFFSET	= 2659,
    BUFFER_STORE_FORMAT_D16_XY_gfx80_OFFSET_exact	= 2660,
    BUFFER_STORE_FORMAT_D16_XY_gfx80_TFE_ADDR64	= 2661,
    BUFFER_STORE_FORMAT_D16_XY_gfx80_TFE_BOTHEN	= 2662,
    BUFFER_STORE_FORMAT_D16_XY_gfx80_TFE_BOTHEN_exact	= 2663,
    BUFFER_STORE_FORMAT_D16_XY_gfx80_TFE_IDXEN	= 2664,
    BUFFER_STORE_FORMAT_D16_XY_gfx80_TFE_IDXEN_exact	= 2665,
    BUFFER_STORE_FORMAT_D16_XY_gfx80_TFE_OFFEN	= 2666,
    BUFFER_STORE_FORMAT_D16_XY_gfx80_TFE_OFFEN_exact	= 2667,
    BUFFER_STORE_FORMAT_D16_XY_gfx80_TFE_OFFSET	= 2668,
    BUFFER_STORE_FORMAT_D16_XY_gfx80_TFE_OFFSET_exact	= 2669,
    BUFFER_STORE_FORMAT_D16_XY_gfx80_TFE_VBUFFER_ADDR64	= 2670,
    BUFFER_STORE_FORMAT_D16_XY_gfx80_TFE_VBUFFER_BOTHEN	= 2671,
    BUFFER_STORE_FORMAT_D16_XY_gfx80_TFE_VBUFFER_BOTHEN_exact	= 2672,
    BUFFER_STORE_FORMAT_D16_XY_gfx80_TFE_VBUFFER_IDXEN	= 2673,
    BUFFER_STORE_FORMAT_D16_XY_gfx80_TFE_VBUFFER_IDXEN_exact	= 2674,
    BUFFER_STORE_FORMAT_D16_XY_gfx80_TFE_VBUFFER_OFFEN	= 2675,
    BUFFER_STORE_FORMAT_D16_XY_gfx80_TFE_VBUFFER_OFFEN_exact	= 2676,
    BUFFER_STORE_FORMAT_D16_XY_gfx80_TFE_VBUFFER_OFFSET	= 2677,
    BUFFER_STORE_FORMAT_D16_XY_gfx80_TFE_VBUFFER_OFFSET_exact	= 2678,
    BUFFER_STORE_FORMAT_D16_XY_gfx80_VBUFFER_ADDR64	= 2679,
    BUFFER_STORE_FORMAT_D16_XY_gfx80_VBUFFER_BOTHEN	= 2680,
    BUFFER_STORE_FORMAT_D16_XY_gfx80_VBUFFER_BOTHEN_exact	= 2681,
    BUFFER_STORE_FORMAT_D16_XY_gfx80_VBUFFER_IDXEN	= 2682,
    BUFFER_STORE_FORMAT_D16_XY_gfx80_VBUFFER_IDXEN_exact	= 2683,
    BUFFER_STORE_FORMAT_D16_XY_gfx80_VBUFFER_OFFEN	= 2684,
    BUFFER_STORE_FORMAT_D16_XY_gfx80_VBUFFER_OFFEN_exact	= 2685,
    BUFFER_STORE_FORMAT_D16_XY_gfx80_VBUFFER_OFFSET	= 2686,
    BUFFER_STORE_FORMAT_D16_XY_gfx80_VBUFFER_OFFSET_exact	= 2687,
    BUFFER_STORE_FORMAT_D16_X_ADDR64	= 2688,
    BUFFER_STORE_FORMAT_D16_X_BOTHEN	= 2689,
    BUFFER_STORE_FORMAT_D16_X_BOTHEN_exact	= 2690,
    BUFFER_STORE_FORMAT_D16_X_IDXEN	= 2691,
    BUFFER_STORE_FORMAT_D16_X_IDXEN_exact	= 2692,
    BUFFER_STORE_FORMAT_D16_X_OFFEN	= 2693,
    BUFFER_STORE_FORMAT_D16_X_OFFEN_exact	= 2694,
    BUFFER_STORE_FORMAT_D16_X_OFFSET	= 2695,
    BUFFER_STORE_FORMAT_D16_X_OFFSET_exact	= 2696,
    BUFFER_STORE_FORMAT_D16_X_TFE_ADDR64	= 2697,
    BUFFER_STORE_FORMAT_D16_X_TFE_BOTHEN	= 2698,
    BUFFER_STORE_FORMAT_D16_X_TFE_BOTHEN_exact	= 2699,
    BUFFER_STORE_FORMAT_D16_X_TFE_IDXEN	= 2700,
    BUFFER_STORE_FORMAT_D16_X_TFE_IDXEN_exact	= 2701,
    BUFFER_STORE_FORMAT_D16_X_TFE_OFFEN	= 2702,
    BUFFER_STORE_FORMAT_D16_X_TFE_OFFEN_exact	= 2703,
    BUFFER_STORE_FORMAT_D16_X_TFE_OFFSET	= 2704,
    BUFFER_STORE_FORMAT_D16_X_TFE_OFFSET_exact	= 2705,
    BUFFER_STORE_FORMAT_D16_X_TFE_VBUFFER_ADDR64	= 2706,
    BUFFER_STORE_FORMAT_D16_X_TFE_VBUFFER_BOTHEN	= 2707,
    BUFFER_STORE_FORMAT_D16_X_TFE_VBUFFER_BOTHEN_exact	= 2708,
    BUFFER_STORE_FORMAT_D16_X_TFE_VBUFFER_IDXEN	= 2709,
    BUFFER_STORE_FORMAT_D16_X_TFE_VBUFFER_IDXEN_exact	= 2710,
    BUFFER_STORE_FORMAT_D16_X_TFE_VBUFFER_OFFEN	= 2711,
    BUFFER_STORE_FORMAT_D16_X_TFE_VBUFFER_OFFEN_exact	= 2712,
    BUFFER_STORE_FORMAT_D16_X_TFE_VBUFFER_OFFSET	= 2713,
    BUFFER_STORE_FORMAT_D16_X_TFE_VBUFFER_OFFSET_exact	= 2714,
    BUFFER_STORE_FORMAT_D16_X_VBUFFER_ADDR64	= 2715,
    BUFFER_STORE_FORMAT_D16_X_VBUFFER_BOTHEN	= 2716,
    BUFFER_STORE_FORMAT_D16_X_VBUFFER_BOTHEN_exact	= 2717,
    BUFFER_STORE_FORMAT_D16_X_VBUFFER_IDXEN	= 2718,
    BUFFER_STORE_FORMAT_D16_X_VBUFFER_IDXEN_exact	= 2719,
    BUFFER_STORE_FORMAT_D16_X_VBUFFER_OFFEN	= 2720,
    BUFFER_STORE_FORMAT_D16_X_VBUFFER_OFFEN_exact	= 2721,
    BUFFER_STORE_FORMAT_D16_X_VBUFFER_OFFSET	= 2722,
    BUFFER_STORE_FORMAT_D16_X_VBUFFER_OFFSET_exact	= 2723,
    BUFFER_STORE_FORMAT_D16_X_gfx80_ADDR64	= 2724,
    BUFFER_STORE_FORMAT_D16_X_gfx80_BOTHEN	= 2725,
    BUFFER_STORE_FORMAT_D16_X_gfx80_BOTHEN_exact	= 2726,
    BUFFER_STORE_FORMAT_D16_X_gfx80_IDXEN	= 2727,
    BUFFER_STORE_FORMAT_D16_X_gfx80_IDXEN_exact	= 2728,
    BUFFER_STORE_FORMAT_D16_X_gfx80_OFFEN	= 2729,
    BUFFER_STORE_FORMAT_D16_X_gfx80_OFFEN_exact	= 2730,
    BUFFER_STORE_FORMAT_D16_X_gfx80_OFFSET	= 2731,
    BUFFER_STORE_FORMAT_D16_X_gfx80_OFFSET_exact	= 2732,
    BUFFER_STORE_FORMAT_D16_X_gfx80_TFE_ADDR64	= 2733,
    BUFFER_STORE_FORMAT_D16_X_gfx80_TFE_BOTHEN	= 2734,
    BUFFER_STORE_FORMAT_D16_X_gfx80_TFE_BOTHEN_exact	= 2735,
    BUFFER_STORE_FORMAT_D16_X_gfx80_TFE_IDXEN	= 2736,
    BUFFER_STORE_FORMAT_D16_X_gfx80_TFE_IDXEN_exact	= 2737,
    BUFFER_STORE_FORMAT_D16_X_gfx80_TFE_OFFEN	= 2738,
    BUFFER_STORE_FORMAT_D16_X_gfx80_TFE_OFFEN_exact	= 2739,
    BUFFER_STORE_FORMAT_D16_X_gfx80_TFE_OFFSET	= 2740,
    BUFFER_STORE_FORMAT_D16_X_gfx80_TFE_OFFSET_exact	= 2741,
    BUFFER_STORE_FORMAT_D16_X_gfx80_TFE_VBUFFER_ADDR64	= 2742,
    BUFFER_STORE_FORMAT_D16_X_gfx80_TFE_VBUFFER_BOTHEN	= 2743,
    BUFFER_STORE_FORMAT_D16_X_gfx80_TFE_VBUFFER_BOTHEN_exact	= 2744,
    BUFFER_STORE_FORMAT_D16_X_gfx80_TFE_VBUFFER_IDXEN	= 2745,
    BUFFER_STORE_FORMAT_D16_X_gfx80_TFE_VBUFFER_IDXEN_exact	= 2746,
    BUFFER_STORE_FORMAT_D16_X_gfx80_TFE_VBUFFER_OFFEN	= 2747,
    BUFFER_STORE_FORMAT_D16_X_gfx80_TFE_VBUFFER_OFFEN_exact	= 2748,
    BUFFER_STORE_FORMAT_D16_X_gfx80_TFE_VBUFFER_OFFSET	= 2749,
    BUFFER_STORE_FORMAT_D16_X_gfx80_TFE_VBUFFER_OFFSET_exact	= 2750,
    BUFFER_STORE_FORMAT_D16_X_gfx80_VBUFFER_ADDR64	= 2751,
    BUFFER_STORE_FORMAT_D16_X_gfx80_VBUFFER_BOTHEN	= 2752,
    BUFFER_STORE_FORMAT_D16_X_gfx80_VBUFFER_BOTHEN_exact	= 2753,
    BUFFER_STORE_FORMAT_D16_X_gfx80_VBUFFER_IDXEN	= 2754,
    BUFFER_STORE_FORMAT_D16_X_gfx80_VBUFFER_IDXEN_exact	= 2755,
    BUFFER_STORE_FORMAT_D16_X_gfx80_VBUFFER_OFFEN	= 2756,
    BUFFER_STORE_FORMAT_D16_X_gfx80_VBUFFER_OFFEN_exact	= 2757,
    BUFFER_STORE_FORMAT_D16_X_gfx80_VBUFFER_OFFSET	= 2758,
    BUFFER_STORE_FORMAT_D16_X_gfx80_VBUFFER_OFFSET_exact	= 2759,
    BUFFER_STORE_FORMAT_XYZW_ADDR64	= 2760,
    BUFFER_STORE_FORMAT_XYZW_BOTHEN	= 2761,
    BUFFER_STORE_FORMAT_XYZW_BOTHEN_exact	= 2762,
    BUFFER_STORE_FORMAT_XYZW_IDXEN	= 2763,
    BUFFER_STORE_FORMAT_XYZW_IDXEN_exact	= 2764,
    BUFFER_STORE_FORMAT_XYZW_OFFEN	= 2765,
    BUFFER_STORE_FORMAT_XYZW_OFFEN_exact	= 2766,
    BUFFER_STORE_FORMAT_XYZW_OFFSET	= 2767,
    BUFFER_STORE_FORMAT_XYZW_OFFSET_exact	= 2768,
    BUFFER_STORE_FORMAT_XYZW_TFE_ADDR64	= 2769,
    BUFFER_STORE_FORMAT_XYZW_TFE_BOTHEN	= 2770,
    BUFFER_STORE_FORMAT_XYZW_TFE_BOTHEN_exact	= 2771,
    BUFFER_STORE_FORMAT_XYZW_TFE_IDXEN	= 2772,
    BUFFER_STORE_FORMAT_XYZW_TFE_IDXEN_exact	= 2773,
    BUFFER_STORE_FORMAT_XYZW_TFE_OFFEN	= 2774,
    BUFFER_STORE_FORMAT_XYZW_TFE_OFFEN_exact	= 2775,
    BUFFER_STORE_FORMAT_XYZW_TFE_OFFSET	= 2776,
    BUFFER_STORE_FORMAT_XYZW_TFE_OFFSET_exact	= 2777,
    BUFFER_STORE_FORMAT_XYZW_TFE_VBUFFER_ADDR64	= 2778,
    BUFFER_STORE_FORMAT_XYZW_TFE_VBUFFER_BOTHEN	= 2779,
    BUFFER_STORE_FORMAT_XYZW_TFE_VBUFFER_BOTHEN_exact	= 2780,
    BUFFER_STORE_FORMAT_XYZW_TFE_VBUFFER_IDXEN	= 2781,
    BUFFER_STORE_FORMAT_XYZW_TFE_VBUFFER_IDXEN_exact	= 2782,
    BUFFER_STORE_FORMAT_XYZW_TFE_VBUFFER_OFFEN	= 2783,
    BUFFER_STORE_FORMAT_XYZW_TFE_VBUFFER_OFFEN_exact	= 2784,
    BUFFER_STORE_FORMAT_XYZW_TFE_VBUFFER_OFFSET	= 2785,
    BUFFER_STORE_FORMAT_XYZW_TFE_VBUFFER_OFFSET_exact	= 2786,
    BUFFER_STORE_FORMAT_XYZW_VBUFFER_ADDR64	= 2787,
    BUFFER_STORE_FORMAT_XYZW_VBUFFER_BOTHEN	= 2788,
    BUFFER_STORE_FORMAT_XYZW_VBUFFER_BOTHEN_exact	= 2789,
    BUFFER_STORE_FORMAT_XYZW_VBUFFER_IDXEN	= 2790,
    BUFFER_STORE_FORMAT_XYZW_VBUFFER_IDXEN_exact	= 2791,
    BUFFER_STORE_FORMAT_XYZW_VBUFFER_OFFEN	= 2792,
    BUFFER_STORE_FORMAT_XYZW_VBUFFER_OFFEN_exact	= 2793,
    BUFFER_STORE_FORMAT_XYZW_VBUFFER_OFFSET	= 2794,
    BUFFER_STORE_FORMAT_XYZW_VBUFFER_OFFSET_exact	= 2795,
    BUFFER_STORE_FORMAT_XYZ_ADDR64	= 2796,
    BUFFER_STORE_FORMAT_XYZ_BOTHEN	= 2797,
    BUFFER_STORE_FORMAT_XYZ_BOTHEN_exact	= 2798,
    BUFFER_STORE_FORMAT_XYZ_IDXEN	= 2799,
    BUFFER_STORE_FORMAT_XYZ_IDXEN_exact	= 2800,
    BUFFER_STORE_FORMAT_XYZ_OFFEN	= 2801,
    BUFFER_STORE_FORMAT_XYZ_OFFEN_exact	= 2802,
    BUFFER_STORE_FORMAT_XYZ_OFFSET	= 2803,
    BUFFER_STORE_FORMAT_XYZ_OFFSET_exact	= 2804,
    BUFFER_STORE_FORMAT_XYZ_TFE_ADDR64	= 2805,
    BUFFER_STORE_FORMAT_XYZ_TFE_BOTHEN	= 2806,
    BUFFER_STORE_FORMAT_XYZ_TFE_BOTHEN_exact	= 2807,
    BUFFER_STORE_FORMAT_XYZ_TFE_IDXEN	= 2808,
    BUFFER_STORE_FORMAT_XYZ_TFE_IDXEN_exact	= 2809,
    BUFFER_STORE_FORMAT_XYZ_TFE_OFFEN	= 2810,
    BUFFER_STORE_FORMAT_XYZ_TFE_OFFEN_exact	= 2811,
    BUFFER_STORE_FORMAT_XYZ_TFE_OFFSET	= 2812,
    BUFFER_STORE_FORMAT_XYZ_TFE_OFFSET_exact	= 2813,
    BUFFER_STORE_FORMAT_XYZ_TFE_VBUFFER_ADDR64	= 2814,
    BUFFER_STORE_FORMAT_XYZ_TFE_VBUFFER_BOTHEN	= 2815,
    BUFFER_STORE_FORMAT_XYZ_TFE_VBUFFER_BOTHEN_exact	= 2816,
    BUFFER_STORE_FORMAT_XYZ_TFE_VBUFFER_IDXEN	= 2817,
    BUFFER_STORE_FORMAT_XYZ_TFE_VBUFFER_IDXEN_exact	= 2818,
    BUFFER_STORE_FORMAT_XYZ_TFE_VBUFFER_OFFEN	= 2819,
    BUFFER_STORE_FORMAT_XYZ_TFE_VBUFFER_OFFEN_exact	= 2820,
    BUFFER_STORE_FORMAT_XYZ_TFE_VBUFFER_OFFSET	= 2821,
    BUFFER_STORE_FORMAT_XYZ_TFE_VBUFFER_OFFSET_exact	= 2822,
    BUFFER_STORE_FORMAT_XYZ_VBUFFER_ADDR64	= 2823,
    BUFFER_STORE_FORMAT_XYZ_VBUFFER_BOTHEN	= 2824,
    BUFFER_STORE_FORMAT_XYZ_VBUFFER_BOTHEN_exact	= 2825,
    BUFFER_STORE_FORMAT_XYZ_VBUFFER_IDXEN	= 2826,
    BUFFER_STORE_FORMAT_XYZ_VBUFFER_IDXEN_exact	= 2827,
    BUFFER_STORE_FORMAT_XYZ_VBUFFER_OFFEN	= 2828,
    BUFFER_STORE_FORMAT_XYZ_VBUFFER_OFFEN_exact	= 2829,
    BUFFER_STORE_FORMAT_XYZ_VBUFFER_OFFSET	= 2830,
    BUFFER_STORE_FORMAT_XYZ_VBUFFER_OFFSET_exact	= 2831,
    BUFFER_STORE_FORMAT_XY_ADDR64	= 2832,
    BUFFER_STORE_FORMAT_XY_BOTHEN	= 2833,
    BUFFER_STORE_FORMAT_XY_BOTHEN_exact	= 2834,
    BUFFER_STORE_FORMAT_XY_IDXEN	= 2835,
    BUFFER_STORE_FORMAT_XY_IDXEN_exact	= 2836,
    BUFFER_STORE_FORMAT_XY_OFFEN	= 2837,
    BUFFER_STORE_FORMAT_XY_OFFEN_exact	= 2838,
    BUFFER_STORE_FORMAT_XY_OFFSET	= 2839,
    BUFFER_STORE_FORMAT_XY_OFFSET_exact	= 2840,
    BUFFER_STORE_FORMAT_XY_TFE_ADDR64	= 2841,
    BUFFER_STORE_FORMAT_XY_TFE_BOTHEN	= 2842,
    BUFFER_STORE_FORMAT_XY_TFE_BOTHEN_exact	= 2843,
    BUFFER_STORE_FORMAT_XY_TFE_IDXEN	= 2844,
    BUFFER_STORE_FORMAT_XY_TFE_IDXEN_exact	= 2845,
    BUFFER_STORE_FORMAT_XY_TFE_OFFEN	= 2846,
    BUFFER_STORE_FORMAT_XY_TFE_OFFEN_exact	= 2847,
    BUFFER_STORE_FORMAT_XY_TFE_OFFSET	= 2848,
    BUFFER_STORE_FORMAT_XY_TFE_OFFSET_exact	= 2849,
    BUFFER_STORE_FORMAT_XY_TFE_VBUFFER_ADDR64	= 2850,
    BUFFER_STORE_FORMAT_XY_TFE_VBUFFER_BOTHEN	= 2851,
    BUFFER_STORE_FORMAT_XY_TFE_VBUFFER_BOTHEN_exact	= 2852,
    BUFFER_STORE_FORMAT_XY_TFE_VBUFFER_IDXEN	= 2853,
    BUFFER_STORE_FORMAT_XY_TFE_VBUFFER_IDXEN_exact	= 2854,
    BUFFER_STORE_FORMAT_XY_TFE_VBUFFER_OFFEN	= 2855,
    BUFFER_STORE_FORMAT_XY_TFE_VBUFFER_OFFEN_exact	= 2856,
    BUFFER_STORE_FORMAT_XY_TFE_VBUFFER_OFFSET	= 2857,
    BUFFER_STORE_FORMAT_XY_TFE_VBUFFER_OFFSET_exact	= 2858,
    BUFFER_STORE_FORMAT_XY_VBUFFER_ADDR64	= 2859,
    BUFFER_STORE_FORMAT_XY_VBUFFER_BOTHEN	= 2860,
    BUFFER_STORE_FORMAT_XY_VBUFFER_BOTHEN_exact	= 2861,
    BUFFER_STORE_FORMAT_XY_VBUFFER_IDXEN	= 2862,
    BUFFER_STORE_FORMAT_XY_VBUFFER_IDXEN_exact	= 2863,
    BUFFER_STORE_FORMAT_XY_VBUFFER_OFFEN	= 2864,
    BUFFER_STORE_FORMAT_XY_VBUFFER_OFFEN_exact	= 2865,
    BUFFER_STORE_FORMAT_XY_VBUFFER_OFFSET	= 2866,
    BUFFER_STORE_FORMAT_XY_VBUFFER_OFFSET_exact	= 2867,
    BUFFER_STORE_FORMAT_X_ADDR64	= 2868,
    BUFFER_STORE_FORMAT_X_BOTHEN	= 2869,
    BUFFER_STORE_FORMAT_X_BOTHEN_exact	= 2870,
    BUFFER_STORE_FORMAT_X_IDXEN	= 2871,
    BUFFER_STORE_FORMAT_X_IDXEN_exact	= 2872,
    BUFFER_STORE_FORMAT_X_OFFEN	= 2873,
    BUFFER_STORE_FORMAT_X_OFFEN_exact	= 2874,
    BUFFER_STORE_FORMAT_X_OFFSET	= 2875,
    BUFFER_STORE_FORMAT_X_OFFSET_exact	= 2876,
    BUFFER_STORE_FORMAT_X_TFE_ADDR64	= 2877,
    BUFFER_STORE_FORMAT_X_TFE_BOTHEN	= 2878,
    BUFFER_STORE_FORMAT_X_TFE_BOTHEN_exact	= 2879,
    BUFFER_STORE_FORMAT_X_TFE_IDXEN	= 2880,
    BUFFER_STORE_FORMAT_X_TFE_IDXEN_exact	= 2881,
    BUFFER_STORE_FORMAT_X_TFE_OFFEN	= 2882,
    BUFFER_STORE_FORMAT_X_TFE_OFFEN_exact	= 2883,
    BUFFER_STORE_FORMAT_X_TFE_OFFSET	= 2884,
    BUFFER_STORE_FORMAT_X_TFE_OFFSET_exact	= 2885,
    BUFFER_STORE_FORMAT_X_TFE_VBUFFER_ADDR64	= 2886,
    BUFFER_STORE_FORMAT_X_TFE_VBUFFER_BOTHEN	= 2887,
    BUFFER_STORE_FORMAT_X_TFE_VBUFFER_BOTHEN_exact	= 2888,
    BUFFER_STORE_FORMAT_X_TFE_VBUFFER_IDXEN	= 2889,
    BUFFER_STORE_FORMAT_X_TFE_VBUFFER_IDXEN_exact	= 2890,
    BUFFER_STORE_FORMAT_X_TFE_VBUFFER_OFFEN	= 2891,
    BUFFER_STORE_FORMAT_X_TFE_VBUFFER_OFFEN_exact	= 2892,
    BUFFER_STORE_FORMAT_X_TFE_VBUFFER_OFFSET	= 2893,
    BUFFER_STORE_FORMAT_X_TFE_VBUFFER_OFFSET_exact	= 2894,
    BUFFER_STORE_FORMAT_X_VBUFFER_ADDR64	= 2895,
    BUFFER_STORE_FORMAT_X_VBUFFER_BOTHEN	= 2896,
    BUFFER_STORE_FORMAT_X_VBUFFER_BOTHEN_exact	= 2897,
    BUFFER_STORE_FORMAT_X_VBUFFER_IDXEN	= 2898,
    BUFFER_STORE_FORMAT_X_VBUFFER_IDXEN_exact	= 2899,
    BUFFER_STORE_FORMAT_X_VBUFFER_OFFEN	= 2900,
    BUFFER_STORE_FORMAT_X_VBUFFER_OFFEN_exact	= 2901,
    BUFFER_STORE_FORMAT_X_VBUFFER_OFFSET	= 2902,
    BUFFER_STORE_FORMAT_X_VBUFFER_OFFSET_exact	= 2903,
    BUFFER_STORE_LDS_DWORD	= 2904,
    BUFFER_STORE_SHORT_ADDR64	= 2905,
    BUFFER_STORE_SHORT_BOTHEN	= 2906,
    BUFFER_STORE_SHORT_BOTHEN_exact	= 2907,
    BUFFER_STORE_SHORT_D16_HI_ADDR64	= 2908,
    BUFFER_STORE_SHORT_D16_HI_BOTHEN	= 2909,
    BUFFER_STORE_SHORT_D16_HI_BOTHEN_exact	= 2910,
    BUFFER_STORE_SHORT_D16_HI_IDXEN	= 2911,
    BUFFER_STORE_SHORT_D16_HI_IDXEN_exact	= 2912,
    BUFFER_STORE_SHORT_D16_HI_OFFEN	= 2913,
    BUFFER_STORE_SHORT_D16_HI_OFFEN_exact	= 2914,
    BUFFER_STORE_SHORT_D16_HI_OFFSET	= 2915,
    BUFFER_STORE_SHORT_D16_HI_OFFSET_exact	= 2916,
    BUFFER_STORE_SHORT_D16_HI_TFE_ADDR64	= 2917,
    BUFFER_STORE_SHORT_D16_HI_TFE_BOTHEN	= 2918,
    BUFFER_STORE_SHORT_D16_HI_TFE_BOTHEN_exact	= 2919,
    BUFFER_STORE_SHORT_D16_HI_TFE_IDXEN	= 2920,
    BUFFER_STORE_SHORT_D16_HI_TFE_IDXEN_exact	= 2921,
    BUFFER_STORE_SHORT_D16_HI_TFE_OFFEN	= 2922,
    BUFFER_STORE_SHORT_D16_HI_TFE_OFFEN_exact	= 2923,
    BUFFER_STORE_SHORT_D16_HI_TFE_OFFSET	= 2924,
    BUFFER_STORE_SHORT_D16_HI_TFE_OFFSET_exact	= 2925,
    BUFFER_STORE_SHORT_D16_HI_TFE_VBUFFER_ADDR64	= 2926,
    BUFFER_STORE_SHORT_D16_HI_TFE_VBUFFER_BOTHEN	= 2927,
    BUFFER_STORE_SHORT_D16_HI_TFE_VBUFFER_BOTHEN_exact	= 2928,
    BUFFER_STORE_SHORT_D16_HI_TFE_VBUFFER_IDXEN	= 2929,
    BUFFER_STORE_SHORT_D16_HI_TFE_VBUFFER_IDXEN_exact	= 2930,
    BUFFER_STORE_SHORT_D16_HI_TFE_VBUFFER_OFFEN	= 2931,
    BUFFER_STORE_SHORT_D16_HI_TFE_VBUFFER_OFFEN_exact	= 2932,
    BUFFER_STORE_SHORT_D16_HI_TFE_VBUFFER_OFFSET	= 2933,
    BUFFER_STORE_SHORT_D16_HI_TFE_VBUFFER_OFFSET_exact	= 2934,
    BUFFER_STORE_SHORT_D16_HI_VBUFFER_ADDR64	= 2935,
    BUFFER_STORE_SHORT_D16_HI_VBUFFER_BOTHEN	= 2936,
    BUFFER_STORE_SHORT_D16_HI_VBUFFER_BOTHEN_exact	= 2937,
    BUFFER_STORE_SHORT_D16_HI_VBUFFER_IDXEN	= 2938,
    BUFFER_STORE_SHORT_D16_HI_VBUFFER_IDXEN_exact	= 2939,
    BUFFER_STORE_SHORT_D16_HI_VBUFFER_OFFEN	= 2940,
    BUFFER_STORE_SHORT_D16_HI_VBUFFER_OFFEN_exact	= 2941,
    BUFFER_STORE_SHORT_D16_HI_VBUFFER_OFFSET	= 2942,
    BUFFER_STORE_SHORT_D16_HI_VBUFFER_OFFSET_exact	= 2943,
    BUFFER_STORE_SHORT_IDXEN	= 2944,
    BUFFER_STORE_SHORT_IDXEN_exact	= 2945,
    BUFFER_STORE_SHORT_OFFEN	= 2946,
    BUFFER_STORE_SHORT_OFFEN_exact	= 2947,
    BUFFER_STORE_SHORT_OFFSET	= 2948,
    BUFFER_STORE_SHORT_OFFSET_exact	= 2949,
    BUFFER_STORE_SHORT_TFE_ADDR64	= 2950,
    BUFFER_STORE_SHORT_TFE_BOTHEN	= 2951,
    BUFFER_STORE_SHORT_TFE_BOTHEN_exact	= 2952,
    BUFFER_STORE_SHORT_TFE_IDXEN	= 2953,
    BUFFER_STORE_SHORT_TFE_IDXEN_exact	= 2954,
    BUFFER_STORE_SHORT_TFE_OFFEN	= 2955,
    BUFFER_STORE_SHORT_TFE_OFFEN_exact	= 2956,
    BUFFER_STORE_SHORT_TFE_OFFSET	= 2957,
    BUFFER_STORE_SHORT_TFE_OFFSET_exact	= 2958,
    BUFFER_STORE_SHORT_TFE_VBUFFER_ADDR64	= 2959,
    BUFFER_STORE_SHORT_TFE_VBUFFER_BOTHEN	= 2960,
    BUFFER_STORE_SHORT_TFE_VBUFFER_BOTHEN_exact	= 2961,
    BUFFER_STORE_SHORT_TFE_VBUFFER_IDXEN	= 2962,
    BUFFER_STORE_SHORT_TFE_VBUFFER_IDXEN_exact	= 2963,
    BUFFER_STORE_SHORT_TFE_VBUFFER_OFFEN	= 2964,
    BUFFER_STORE_SHORT_TFE_VBUFFER_OFFEN_exact	= 2965,
    BUFFER_STORE_SHORT_TFE_VBUFFER_OFFSET	= 2966,
    BUFFER_STORE_SHORT_TFE_VBUFFER_OFFSET_exact	= 2967,
    BUFFER_STORE_SHORT_VBUFFER_ADDR64	= 2968,
    BUFFER_STORE_SHORT_VBUFFER_BOTHEN	= 2969,
    BUFFER_STORE_SHORT_VBUFFER_BOTHEN_exact	= 2970,
    BUFFER_STORE_SHORT_VBUFFER_IDXEN	= 2971,
    BUFFER_STORE_SHORT_VBUFFER_IDXEN_exact	= 2972,
    BUFFER_STORE_SHORT_VBUFFER_OFFEN	= 2973,
    BUFFER_STORE_SHORT_VBUFFER_OFFEN_exact	= 2974,
    BUFFER_STORE_SHORT_VBUFFER_OFFSET	= 2975,
    BUFFER_STORE_SHORT_VBUFFER_OFFSET_exact	= 2976,
    BUFFER_WBINVL1	= 2977,
    BUFFER_WBINVL1_SC	= 2978,
    BUFFER_WBINVL1_VOL	= 2979,
    BUFFER_WBL2	= 2980,
    DS_ADD_F32	= 2981,
    DS_ADD_F32_gfx9	= 2982,
    DS_ADD_F64	= 2983,
    DS_ADD_GS_REG_RTN	= 2984,
    DS_ADD_RTN_F32	= 2985,
    DS_ADD_RTN_F32_gfx9	= 2986,
    DS_ADD_RTN_F64	= 2987,
    DS_ADD_RTN_U32	= 2988,
    DS_ADD_RTN_U32_gfx9	= 2989,
    DS_ADD_RTN_U64	= 2990,
    DS_ADD_RTN_U64_gfx9	= 2991,
    DS_ADD_SRC2_F32	= 2992,
    DS_ADD_SRC2_U32	= 2993,
    DS_ADD_SRC2_U64	= 2994,
    DS_ADD_U32	= 2995,
    DS_ADD_U32_gfx9	= 2996,
    DS_ADD_U64	= 2997,
    DS_ADD_U64_gfx9	= 2998,
    DS_AND_B32	= 2999,
    DS_AND_B32_gfx9	= 3000,
    DS_AND_B64	= 3001,
    DS_AND_B64_gfx9	= 3002,
    DS_AND_RTN_B32	= 3003,
    DS_AND_RTN_B32_gfx9	= 3004,
    DS_AND_RTN_B64	= 3005,
    DS_AND_RTN_B64_gfx9	= 3006,
    DS_AND_SRC2_B32	= 3007,
    DS_AND_SRC2_B64	= 3008,
    DS_APPEND	= 3009,
    DS_BPERMUTE_B32	= 3010,
    DS_BVH_STACK_RTN_B32	= 3011,
    DS_CMPSTORE_B32	= 3012,
    DS_CMPSTORE_B32_gfx9	= 3013,
    DS_CMPSTORE_B64	= 3014,
    DS_CMPSTORE_B64_gfx9	= 3015,
    DS_CMPSTORE_F32	= 3016,
    DS_CMPSTORE_F32_gfx9	= 3017,
    DS_CMPSTORE_F64	= 3018,
    DS_CMPSTORE_F64_gfx9	= 3019,
    DS_CMPSTORE_RTN_B32	= 3020,
    DS_CMPSTORE_RTN_B32_gfx9	= 3021,
    DS_CMPSTORE_RTN_B64	= 3022,
    DS_CMPSTORE_RTN_B64_gfx9	= 3023,
    DS_CMPSTORE_RTN_F32	= 3024,
    DS_CMPSTORE_RTN_F32_gfx9	= 3025,
    DS_CMPSTORE_RTN_F64	= 3026,
    DS_CMPSTORE_RTN_F64_gfx9	= 3027,
    DS_CMPST_B32	= 3028,
    DS_CMPST_B32_gfx9	= 3029,
    DS_CMPST_B64	= 3030,
    DS_CMPST_B64_gfx9	= 3031,
    DS_CMPST_F32	= 3032,
    DS_CMPST_F32_gfx9	= 3033,
    DS_CMPST_F64	= 3034,
    DS_CMPST_F64_gfx9	= 3035,
    DS_CMPST_RTN_B32	= 3036,
    DS_CMPST_RTN_B32_gfx9	= 3037,
    DS_CMPST_RTN_B64	= 3038,
    DS_CMPST_RTN_B64_gfx9	= 3039,
    DS_CMPST_RTN_F32	= 3040,
    DS_CMPST_RTN_F32_gfx9	= 3041,
    DS_CMPST_RTN_F64	= 3042,
    DS_CMPST_RTN_F64_gfx9	= 3043,
    DS_CONDXCHG32_RTN_B64	= 3044,
    DS_CONDXCHG32_RTN_B64_gfx9	= 3045,
    DS_COND_SUB_RTN_U32	= 3046,
    DS_COND_SUB_RTN_U32_gfx9	= 3047,
    DS_COND_SUB_U32	= 3048,
    DS_COND_SUB_U32_gfx9	= 3049,
    DS_CONSUME	= 3050,
    DS_DEC_RTN_U32	= 3051,
    DS_DEC_RTN_U32_gfx9	= 3052,
    DS_DEC_RTN_U64	= 3053,
    DS_DEC_RTN_U64_gfx9	= 3054,
    DS_DEC_SRC2_U32	= 3055,
    DS_DEC_SRC2_U64	= 3056,
    DS_DEC_U32	= 3057,
    DS_DEC_U32_gfx9	= 3058,
    DS_DEC_U64	= 3059,
    DS_DEC_U64_gfx9	= 3060,
    DS_DIRECT_LOAD	= 3061,
    DS_GWS_BARRIER	= 3062,
    DS_GWS_INIT	= 3063,
    DS_GWS_SEMA_BR	= 3064,
    DS_GWS_SEMA_P	= 3065,
    DS_GWS_SEMA_RELEASE_ALL	= 3066,
    DS_GWS_SEMA_V	= 3067,
    DS_INC_RTN_U32	= 3068,
    DS_INC_RTN_U32_gfx9	= 3069,
    DS_INC_RTN_U64	= 3070,
    DS_INC_RTN_U64_gfx9	= 3071,
    DS_INC_SRC2_U32	= 3072,
    DS_INC_SRC2_U64	= 3073,
    DS_INC_U32	= 3074,
    DS_INC_U32_gfx9	= 3075,
    DS_INC_U64	= 3076,
    DS_INC_U64_gfx9	= 3077,
    DS_MAX_F32	= 3078,
    DS_MAX_F32_gfx9	= 3079,
    DS_MAX_F64	= 3080,
    DS_MAX_F64_gfx9	= 3081,
    DS_MAX_I32	= 3082,
    DS_MAX_I32_gfx9	= 3083,
    DS_MAX_I64	= 3084,
    DS_MAX_I64_gfx9	= 3085,
    DS_MAX_RTN_F32	= 3086,
    DS_MAX_RTN_F32_gfx9	= 3087,
    DS_MAX_RTN_F64	= 3088,
    DS_MAX_RTN_F64_gfx9	= 3089,
    DS_MAX_RTN_I32	= 3090,
    DS_MAX_RTN_I32_gfx9	= 3091,
    DS_MAX_RTN_I64	= 3092,
    DS_MAX_RTN_I64_gfx9	= 3093,
    DS_MAX_RTN_U32	= 3094,
    DS_MAX_RTN_U32_gfx9	= 3095,
    DS_MAX_RTN_U64	= 3096,
    DS_MAX_RTN_U64_gfx9	= 3097,
    DS_MAX_SRC2_F32	= 3098,
    DS_MAX_SRC2_F64	= 3099,
    DS_MAX_SRC2_I32	= 3100,
    DS_MAX_SRC2_I64	= 3101,
    DS_MAX_SRC2_U32	= 3102,
    DS_MAX_SRC2_U64	= 3103,
    DS_MAX_U32	= 3104,
    DS_MAX_U32_gfx9	= 3105,
    DS_MAX_U64	= 3106,
    DS_MAX_U64_gfx9	= 3107,
    DS_MIN_F32	= 3108,
    DS_MIN_F32_gfx9	= 3109,
    DS_MIN_F64	= 3110,
    DS_MIN_F64_gfx9	= 3111,
    DS_MIN_I32	= 3112,
    DS_MIN_I32_gfx9	= 3113,
    DS_MIN_I64	= 3114,
    DS_MIN_I64_gfx9	= 3115,
    DS_MIN_RTN_F32	= 3116,
    DS_MIN_RTN_F32_gfx9	= 3117,
    DS_MIN_RTN_F64	= 3118,
    DS_MIN_RTN_F64_gfx9	= 3119,
    DS_MIN_RTN_I32	= 3120,
    DS_MIN_RTN_I32_gfx9	= 3121,
    DS_MIN_RTN_I64	= 3122,
    DS_MIN_RTN_I64_gfx9	= 3123,
    DS_MIN_RTN_U32	= 3124,
    DS_MIN_RTN_U32_gfx9	= 3125,
    DS_MIN_RTN_U64	= 3126,
    DS_MIN_RTN_U64_gfx9	= 3127,
    DS_MIN_SRC2_F32	= 3128,
    DS_MIN_SRC2_F64	= 3129,
    DS_MIN_SRC2_I32	= 3130,
    DS_MIN_SRC2_I64	= 3131,
    DS_MIN_SRC2_U32	= 3132,
    DS_MIN_SRC2_U64	= 3133,
    DS_MIN_U32	= 3134,
    DS_MIN_U32_gfx9	= 3135,
    DS_MIN_U64	= 3136,
    DS_MIN_U64_gfx9	= 3137,
    DS_MSKOR_B32	= 3138,
    DS_MSKOR_B32_gfx9	= 3139,
    DS_MSKOR_B64	= 3140,
    DS_MSKOR_B64_gfx9	= 3141,
    DS_MSKOR_RTN_B32	= 3142,
    DS_MSKOR_RTN_B32_gfx9	= 3143,
    DS_MSKOR_RTN_B64	= 3144,
    DS_MSKOR_RTN_B64_gfx9	= 3145,
    DS_NOP	= 3146,
    DS_ORDERED_COUNT	= 3147,
    DS_OR_B32	= 3148,
    DS_OR_B32_gfx9	= 3149,
    DS_OR_B64	= 3150,
    DS_OR_B64_gfx9	= 3151,
    DS_OR_RTN_B32	= 3152,
    DS_OR_RTN_B32_gfx9	= 3153,
    DS_OR_RTN_B64	= 3154,
    DS_OR_RTN_B64_gfx9	= 3155,
    DS_OR_SRC2_B32	= 3156,
    DS_OR_SRC2_B64	= 3157,
    DS_PARAM_LOAD	= 3158,
    DS_PERMUTE_B32	= 3159,
    DS_PK_ADD_BF16	= 3160,
    DS_PK_ADD_BF16_gfx9	= 3161,
    DS_PK_ADD_F16	= 3162,
    DS_PK_ADD_F16_gfx9	= 3163,
    DS_PK_ADD_RTN_BF16	= 3164,
    DS_PK_ADD_RTN_BF16_gfx9	= 3165,
    DS_PK_ADD_RTN_F16	= 3166,
    DS_PK_ADD_RTN_F16_gfx9	= 3167,
    DS_READ2ST64_B32	= 3168,
    DS_READ2ST64_B32_gfx9	= 3169,
    DS_READ2ST64_B64	= 3170,
    DS_READ2ST64_B64_gfx9	= 3171,
    DS_READ2_B32	= 3172,
    DS_READ2_B32_gfx9	= 3173,
    DS_READ2_B64	= 3174,
    DS_READ2_B64_gfx9	= 3175,
    DS_READ_ADDTID_B32	= 3176,
    DS_READ_B128	= 3177,
    DS_READ_B128_gfx9	= 3178,
    DS_READ_B32	= 3179,
    DS_READ_B32_gfx9	= 3180,
    DS_READ_B64	= 3181,
    DS_READ_B64_gfx9	= 3182,
    DS_READ_B96	= 3183,
    DS_READ_B96_gfx9	= 3184,
    DS_READ_I16	= 3185,
    DS_READ_I16_gfx9	= 3186,
    DS_READ_I8	= 3187,
    DS_READ_I8_D16	= 3188,
    DS_READ_I8_D16_HI	= 3189,
    DS_READ_I8_gfx9	= 3190,
    DS_READ_U16	= 3191,
    DS_READ_U16_D16	= 3192,
    DS_READ_U16_D16_HI	= 3193,
    DS_READ_U16_gfx9	= 3194,
    DS_READ_U8	= 3195,
    DS_READ_U8_D16	= 3196,
    DS_READ_U8_D16_HI	= 3197,
    DS_READ_U8_gfx9	= 3198,
    DS_RSUB_RTN_U32	= 3199,
    DS_RSUB_RTN_U32_gfx9	= 3200,
    DS_RSUB_RTN_U64	= 3201,
    DS_RSUB_RTN_U64_gfx9	= 3202,
    DS_RSUB_SRC2_U32	= 3203,
    DS_RSUB_SRC2_U64	= 3204,
    DS_RSUB_U32	= 3205,
    DS_RSUB_U32_gfx9	= 3206,
    DS_RSUB_U64	= 3207,
    DS_RSUB_U64_gfx9	= 3208,
    DS_SUB_CLAMP_RTN_U32	= 3209,
    DS_SUB_CLAMP_RTN_U32_gfx9	= 3210,
    DS_SUB_CLAMP_U32	= 3211,
    DS_SUB_CLAMP_U32_gfx9	= 3212,
    DS_SUB_GS_REG_RTN	= 3213,
    DS_SUB_RTN_U32	= 3214,
    DS_SUB_RTN_U32_gfx9	= 3215,
    DS_SUB_RTN_U64	= 3216,
    DS_SUB_RTN_U64_gfx9	= 3217,
    DS_SUB_SRC2_U32	= 3218,
    DS_SUB_SRC2_U64	= 3219,
    DS_SUB_U32	= 3220,
    DS_SUB_U32_gfx9	= 3221,
    DS_SUB_U64	= 3222,
    DS_SUB_U64_gfx9	= 3223,
    DS_SWIZZLE_B32	= 3224,
    DS_WRAP_RTN_B32	= 3225,
    DS_WRAP_RTN_B32_gfx9	= 3226,
    DS_WRITE2ST64_B32	= 3227,
    DS_WRITE2ST64_B32_gfx9	= 3228,
    DS_WRITE2ST64_B64	= 3229,
    DS_WRITE2ST64_B64_gfx9	= 3230,
    DS_WRITE2_B32	= 3231,
    DS_WRITE2_B32_gfx9	= 3232,
    DS_WRITE2_B64	= 3233,
    DS_WRITE2_B64_gfx9	= 3234,
    DS_WRITE_ADDTID_B32	= 3235,
    DS_WRITE_B128	= 3236,
    DS_WRITE_B128_gfx9	= 3237,
    DS_WRITE_B16	= 3238,
    DS_WRITE_B16_D16_HI	= 3239,
    DS_WRITE_B16_gfx9	= 3240,
    DS_WRITE_B32	= 3241,
    DS_WRITE_B32_gfx9	= 3242,
    DS_WRITE_B64	= 3243,
    DS_WRITE_B64_gfx9	= 3244,
    DS_WRITE_B8	= 3245,
    DS_WRITE_B8_D16_HI	= 3246,
    DS_WRITE_B8_gfx9	= 3247,
    DS_WRITE_B96	= 3248,
    DS_WRITE_B96_gfx9	= 3249,
    DS_WRITE_SRC2_B32	= 3250,
    DS_WRITE_SRC2_B64	= 3251,
    DS_WRXCHG2ST64_RTN_B32	= 3252,
    DS_WRXCHG2ST64_RTN_B32_gfx9	= 3253,
    DS_WRXCHG2ST64_RTN_B64	= 3254,
    DS_WRXCHG2ST64_RTN_B64_gfx9	= 3255,
    DS_WRXCHG2_RTN_B32	= 3256,
    DS_WRXCHG2_RTN_B32_gfx9	= 3257,
    DS_WRXCHG2_RTN_B64	= 3258,
    DS_WRXCHG2_RTN_B64_gfx9	= 3259,
    DS_WRXCHG_RTN_B32	= 3260,
    DS_WRXCHG_RTN_B32_gfx9	= 3261,
    DS_WRXCHG_RTN_B64	= 3262,
    DS_WRXCHG_RTN_B64_gfx9	= 3263,
    DS_XOR_B32	= 3264,
    DS_XOR_B32_gfx9	= 3265,
    DS_XOR_B64	= 3266,
    DS_XOR_B64_gfx9	= 3267,
    DS_XOR_RTN_B32	= 3268,
    DS_XOR_RTN_B32_gfx9	= 3269,
    DS_XOR_RTN_B64	= 3270,
    DS_XOR_RTN_B64_gfx9	= 3271,
    DS_XOR_SRC2_B32	= 3272,
    DS_XOR_SRC2_B64	= 3273,
    ENDPGM_TRAP	= 3274,
    ENTER_PSEUDO_WM	= 3275,
    ENTER_STRICT_WQM	= 3276,
    ENTER_STRICT_WWM	= 3277,
    EXIT_PSEUDO_WM	= 3278,
    EXIT_STRICT_WQM	= 3279,
    EXIT_STRICT_WWM	= 3280,
    EXP	= 3281,
    EXP_DONE	= 3282,
    EXP_ROW	= 3283,
    EXP_ROW_DONE	= 3284,
    FLAT_ATOMIC_ADD	= 3285,
    FLAT_ATOMIC_ADD_F32	= 3286,
    FLAT_ATOMIC_ADD_F32_RTN	= 3287,
    FLAT_ATOMIC_ADD_F64	= 3288,
    FLAT_ATOMIC_ADD_F64_RTN	= 3289,
    FLAT_ATOMIC_ADD_RTN	= 3290,
    FLAT_ATOMIC_ADD_X2	= 3291,
    FLAT_ATOMIC_ADD_X2_RTN	= 3292,
    FLAT_ATOMIC_AND	= 3293,
    FLAT_ATOMIC_AND_RTN	= 3294,
    FLAT_ATOMIC_AND_X2	= 3295,
    FLAT_ATOMIC_AND_X2_RTN	= 3296,
    FLAT_ATOMIC_CMPSWAP	= 3297,
    FLAT_ATOMIC_CMPSWAP_RTN	= 3298,
    FLAT_ATOMIC_CMPSWAP_X2	= 3299,
    FLAT_ATOMIC_CMPSWAP_X2_RTN	= 3300,
    FLAT_ATOMIC_COND_SUB_U32	= 3301,
    FLAT_ATOMIC_COND_SUB_U32_RTN	= 3302,
    FLAT_ATOMIC_CSUB_U32	= 3303,
    FLAT_ATOMIC_CSUB_U32_RTN	= 3304,
    FLAT_ATOMIC_DEC	= 3305,
    FLAT_ATOMIC_DEC_RTN	= 3306,
    FLAT_ATOMIC_DEC_X2	= 3307,
    FLAT_ATOMIC_DEC_X2_RTN	= 3308,
    FLAT_ATOMIC_FCMPSWAP	= 3309,
    FLAT_ATOMIC_FCMPSWAP_RTN	= 3310,
    FLAT_ATOMIC_FCMPSWAP_X2	= 3311,
    FLAT_ATOMIC_FCMPSWAP_X2_RTN	= 3312,
    FLAT_ATOMIC_FMAX	= 3313,
    FLAT_ATOMIC_FMAX_RTN	= 3314,
    FLAT_ATOMIC_FMAX_X2	= 3315,
    FLAT_ATOMIC_FMAX_X2_RTN	= 3316,
    FLAT_ATOMIC_FMIN	= 3317,
    FLAT_ATOMIC_FMIN_RTN	= 3318,
    FLAT_ATOMIC_FMIN_X2	= 3319,
    FLAT_ATOMIC_FMIN_X2_RTN	= 3320,
    FLAT_ATOMIC_INC	= 3321,
    FLAT_ATOMIC_INC_RTN	= 3322,
    FLAT_ATOMIC_INC_X2	= 3323,
    FLAT_ATOMIC_INC_X2_RTN	= 3324,
    FLAT_ATOMIC_MAX_F64	= 3325,
    FLAT_ATOMIC_MAX_F64_RTN	= 3326,
    FLAT_ATOMIC_MIN_F64	= 3327,
    FLAT_ATOMIC_MIN_F64_RTN	= 3328,
    FLAT_ATOMIC_OR	= 3329,
    FLAT_ATOMIC_OR_RTN	= 3330,
    FLAT_ATOMIC_OR_X2	= 3331,
    FLAT_ATOMIC_OR_X2_RTN	= 3332,
    FLAT_ATOMIC_PK_ADD_BF16	= 3333,
    FLAT_ATOMIC_PK_ADD_BF16_RTN	= 3334,
    FLAT_ATOMIC_PK_ADD_F16	= 3335,
    FLAT_ATOMIC_PK_ADD_F16_RTN	= 3336,
    FLAT_ATOMIC_SMAX	= 3337,
    FLAT_ATOMIC_SMAX_RTN	= 3338,
    FLAT_ATOMIC_SMAX_X2	= 3339,
    FLAT_ATOMIC_SMAX_X2_RTN	= 3340,
    FLAT_ATOMIC_SMIN	= 3341,
    FLAT_ATOMIC_SMIN_RTN	= 3342,
    FLAT_ATOMIC_SMIN_X2	= 3343,
    FLAT_ATOMIC_SMIN_X2_RTN	= 3344,
    FLAT_ATOMIC_SUB	= 3345,
    FLAT_ATOMIC_SUB_RTN	= 3346,
    FLAT_ATOMIC_SUB_X2	= 3347,
    FLAT_ATOMIC_SUB_X2_RTN	= 3348,
    FLAT_ATOMIC_SWAP	= 3349,
    FLAT_ATOMIC_SWAP_RTN	= 3350,
    FLAT_ATOMIC_SWAP_X2	= 3351,
    FLAT_ATOMIC_SWAP_X2_RTN	= 3352,
    FLAT_ATOMIC_UMAX	= 3353,
    FLAT_ATOMIC_UMAX_RTN	= 3354,
    FLAT_ATOMIC_UMAX_X2	= 3355,
    FLAT_ATOMIC_UMAX_X2_RTN	= 3356,
    FLAT_ATOMIC_UMIN	= 3357,
    FLAT_ATOMIC_UMIN_RTN	= 3358,
    FLAT_ATOMIC_UMIN_X2	= 3359,
    FLAT_ATOMIC_UMIN_X2_RTN	= 3360,
    FLAT_ATOMIC_XOR	= 3361,
    FLAT_ATOMIC_XOR_RTN	= 3362,
    FLAT_ATOMIC_XOR_X2	= 3363,
    FLAT_ATOMIC_XOR_X2_RTN	= 3364,
    FLAT_LOAD_DWORD	= 3365,
    FLAT_LOAD_DWORDX2	= 3366,
    FLAT_LOAD_DWORDX3	= 3367,
    FLAT_LOAD_DWORDX4	= 3368,
    FLAT_LOAD_SBYTE	= 3369,
    FLAT_LOAD_SBYTE_D16	= 3370,
    FLAT_LOAD_SBYTE_D16_HI	= 3371,
    FLAT_LOAD_SHORT_D16	= 3372,
    FLAT_LOAD_SHORT_D16_HI	= 3373,
    FLAT_LOAD_SSHORT	= 3374,
    FLAT_LOAD_UBYTE	= 3375,
    FLAT_LOAD_UBYTE_D16	= 3376,
    FLAT_LOAD_UBYTE_D16_HI	= 3377,
    FLAT_LOAD_USHORT	= 3378,
    FLAT_STORE_BYTE	= 3379,
    FLAT_STORE_BYTE_D16_HI	= 3380,
    FLAT_STORE_DWORD	= 3381,
    FLAT_STORE_DWORDX2	= 3382,
    FLAT_STORE_DWORDX3	= 3383,
    FLAT_STORE_DWORDX4	= 3384,
    FLAT_STORE_SHORT	= 3385,
    FLAT_STORE_SHORT_D16_HI	= 3386,
    FPTRUNC_DOWNWARD_PSEUDO	= 3387,
    FPTRUNC_UPWARD_PSEUDO	= 3388,
    GET_GROUPSTATICSIZE	= 3389,
    GET_SHADERCYCLESHILO	= 3390,
    GLOBAL_ATOMIC_ADD	= 3391,
    GLOBAL_ATOMIC_ADD_F32	= 3392,
    GLOBAL_ATOMIC_ADD_F32_RTN	= 3393,
    GLOBAL_ATOMIC_ADD_F32_SADDR	= 3394,
    GLOBAL_ATOMIC_ADD_F32_SADDR_RTN	= 3395,
    GLOBAL_ATOMIC_ADD_F64	= 3396,
    GLOBAL_ATOMIC_ADD_F64_RTN	= 3397,
    GLOBAL_ATOMIC_ADD_F64_SADDR	= 3398,
    GLOBAL_ATOMIC_ADD_F64_SADDR_RTN	= 3399,
    GLOBAL_ATOMIC_ADD_RTN	= 3400,
    GLOBAL_ATOMIC_ADD_SADDR	= 3401,
    GLOBAL_ATOMIC_ADD_SADDR_RTN	= 3402,
    GLOBAL_ATOMIC_ADD_X2	= 3403,
    GLOBAL_ATOMIC_ADD_X2_RTN	= 3404,
    GLOBAL_ATOMIC_ADD_X2_SADDR	= 3405,
    GLOBAL_ATOMIC_ADD_X2_SADDR_RTN	= 3406,
    GLOBAL_ATOMIC_AND	= 3407,
    GLOBAL_ATOMIC_AND_RTN	= 3408,
    GLOBAL_ATOMIC_AND_SADDR	= 3409,
    GLOBAL_ATOMIC_AND_SADDR_RTN	= 3410,
    GLOBAL_ATOMIC_AND_X2	= 3411,
    GLOBAL_ATOMIC_AND_X2_RTN	= 3412,
    GLOBAL_ATOMIC_AND_X2_SADDR	= 3413,
    GLOBAL_ATOMIC_AND_X2_SADDR_RTN	= 3414,
    GLOBAL_ATOMIC_CMPSWAP	= 3415,
    GLOBAL_ATOMIC_CMPSWAP_RTN	= 3416,
    GLOBAL_ATOMIC_CMPSWAP_SADDR	= 3417,
    GLOBAL_ATOMIC_CMPSWAP_SADDR_RTN	= 3418,
    GLOBAL_ATOMIC_CMPSWAP_X2	= 3419,
    GLOBAL_ATOMIC_CMPSWAP_X2_RTN	= 3420,
    GLOBAL_ATOMIC_CMPSWAP_X2_SADDR	= 3421,
    GLOBAL_ATOMIC_CMPSWAP_X2_SADDR_RTN	= 3422,
    GLOBAL_ATOMIC_COND_SUB_U32	= 3423,
    GLOBAL_ATOMIC_COND_SUB_U32_RTN	= 3424,
    GLOBAL_ATOMIC_COND_SUB_U32_SADDR	= 3425,
    GLOBAL_ATOMIC_COND_SUB_U32_SADDR_RTN	= 3426,
    GLOBAL_ATOMIC_CSUB	= 3427,
    GLOBAL_ATOMIC_CSUB_RTN	= 3428,
    GLOBAL_ATOMIC_CSUB_SADDR	= 3429,
    GLOBAL_ATOMIC_CSUB_SADDR_RTN	= 3430,
    GLOBAL_ATOMIC_DEC	= 3431,
    GLOBAL_ATOMIC_DEC_RTN	= 3432,
    GLOBAL_ATOMIC_DEC_SADDR	= 3433,
    GLOBAL_ATOMIC_DEC_SADDR_RTN	= 3434,
    GLOBAL_ATOMIC_DEC_X2	= 3435,
    GLOBAL_ATOMIC_DEC_X2_RTN	= 3436,
    GLOBAL_ATOMIC_DEC_X2_SADDR	= 3437,
    GLOBAL_ATOMIC_DEC_X2_SADDR_RTN	= 3438,
    GLOBAL_ATOMIC_FCMPSWAP	= 3439,
    GLOBAL_ATOMIC_FCMPSWAP_RTN	= 3440,
    GLOBAL_ATOMIC_FCMPSWAP_SADDR	= 3441,
    GLOBAL_ATOMIC_FCMPSWAP_SADDR_RTN	= 3442,
    GLOBAL_ATOMIC_FCMPSWAP_X2	= 3443,
    GLOBAL_ATOMIC_FCMPSWAP_X2_RTN	= 3444,
    GLOBAL_ATOMIC_FCMPSWAP_X2_SADDR	= 3445,
    GLOBAL_ATOMIC_FCMPSWAP_X2_SADDR_RTN	= 3446,
    GLOBAL_ATOMIC_FMAX	= 3447,
    GLOBAL_ATOMIC_FMAX_RTN	= 3448,
    GLOBAL_ATOMIC_FMAX_SADDR	= 3449,
    GLOBAL_ATOMIC_FMAX_SADDR_RTN	= 3450,
    GLOBAL_ATOMIC_FMAX_X2	= 3451,
    GLOBAL_ATOMIC_FMAX_X2_RTN	= 3452,
    GLOBAL_ATOMIC_FMAX_X2_SADDR	= 3453,
    GLOBAL_ATOMIC_FMAX_X2_SADDR_RTN	= 3454,
    GLOBAL_ATOMIC_FMIN	= 3455,
    GLOBAL_ATOMIC_FMIN_RTN	= 3456,
    GLOBAL_ATOMIC_FMIN_SADDR	= 3457,
    GLOBAL_ATOMIC_FMIN_SADDR_RTN	= 3458,
    GLOBAL_ATOMIC_FMIN_X2	= 3459,
    GLOBAL_ATOMIC_FMIN_X2_RTN	= 3460,
    GLOBAL_ATOMIC_FMIN_X2_SADDR	= 3461,
    GLOBAL_ATOMIC_FMIN_X2_SADDR_RTN	= 3462,
    GLOBAL_ATOMIC_INC	= 3463,
    GLOBAL_ATOMIC_INC_RTN	= 3464,
    GLOBAL_ATOMIC_INC_SADDR	= 3465,
    GLOBAL_ATOMIC_INC_SADDR_RTN	= 3466,
    GLOBAL_ATOMIC_INC_X2	= 3467,
    GLOBAL_ATOMIC_INC_X2_RTN	= 3468,
    GLOBAL_ATOMIC_INC_X2_SADDR	= 3469,
    GLOBAL_ATOMIC_INC_X2_SADDR_RTN	= 3470,
    GLOBAL_ATOMIC_MAX_F64	= 3471,
    GLOBAL_ATOMIC_MAX_F64_RTN	= 3472,
    GLOBAL_ATOMIC_MAX_F64_SADDR	= 3473,
    GLOBAL_ATOMIC_MAX_F64_SADDR_RTN	= 3474,
    GLOBAL_ATOMIC_MIN_F64	= 3475,
    GLOBAL_ATOMIC_MIN_F64_RTN	= 3476,
    GLOBAL_ATOMIC_MIN_F64_SADDR	= 3477,
    GLOBAL_ATOMIC_MIN_F64_SADDR_RTN	= 3478,
    GLOBAL_ATOMIC_OR	= 3479,
    GLOBAL_ATOMIC_ORDERED_ADD_B64	= 3480,
    GLOBAL_ATOMIC_ORDERED_ADD_B64_RTN	= 3481,
    GLOBAL_ATOMIC_ORDERED_ADD_B64_SADDR	= 3482,
    GLOBAL_ATOMIC_ORDERED_ADD_B64_SADDR_RTN	= 3483,
    GLOBAL_ATOMIC_OR_RTN	= 3484,
    GLOBAL_ATOMIC_OR_SADDR	= 3485,
    GLOBAL_ATOMIC_OR_SADDR_RTN	= 3486,
    GLOBAL_ATOMIC_OR_X2	= 3487,
    GLOBAL_ATOMIC_OR_X2_RTN	= 3488,
    GLOBAL_ATOMIC_OR_X2_SADDR	= 3489,
    GLOBAL_ATOMIC_OR_X2_SADDR_RTN	= 3490,
    GLOBAL_ATOMIC_PK_ADD_BF16	= 3491,
    GLOBAL_ATOMIC_PK_ADD_BF16_RTN	= 3492,
    GLOBAL_ATOMIC_PK_ADD_BF16_SADDR	= 3493,
    GLOBAL_ATOMIC_PK_ADD_BF16_SADDR_RTN	= 3494,
    GLOBAL_ATOMIC_PK_ADD_F16	= 3495,
    GLOBAL_ATOMIC_PK_ADD_F16_RTN	= 3496,
    GLOBAL_ATOMIC_PK_ADD_F16_SADDR	= 3497,
    GLOBAL_ATOMIC_PK_ADD_F16_SADDR_RTN	= 3498,
    GLOBAL_ATOMIC_SMAX	= 3499,
    GLOBAL_ATOMIC_SMAX_RTN	= 3500,
    GLOBAL_ATOMIC_SMAX_SADDR	= 3501,
    GLOBAL_ATOMIC_SMAX_SADDR_RTN	= 3502,
    GLOBAL_ATOMIC_SMAX_X2	= 3503,
    GLOBAL_ATOMIC_SMAX_X2_RTN	= 3504,
    GLOBAL_ATOMIC_SMAX_X2_SADDR	= 3505,
    GLOBAL_ATOMIC_SMAX_X2_SADDR_RTN	= 3506,
    GLOBAL_ATOMIC_SMIN	= 3507,
    GLOBAL_ATOMIC_SMIN_RTN	= 3508,
    GLOBAL_ATOMIC_SMIN_SADDR	= 3509,
    GLOBAL_ATOMIC_SMIN_SADDR_RTN	= 3510,
    GLOBAL_ATOMIC_SMIN_X2	= 3511,
    GLOBAL_ATOMIC_SMIN_X2_RTN	= 3512,
    GLOBAL_ATOMIC_SMIN_X2_SADDR	= 3513,
    GLOBAL_ATOMIC_SMIN_X2_SADDR_RTN	= 3514,
    GLOBAL_ATOMIC_SUB	= 3515,
    GLOBAL_ATOMIC_SUB_RTN	= 3516,
    GLOBAL_ATOMIC_SUB_SADDR	= 3517,
    GLOBAL_ATOMIC_SUB_SADDR_RTN	= 3518,
    GLOBAL_ATOMIC_SUB_X2	= 3519,
    GLOBAL_ATOMIC_SUB_X2_RTN	= 3520,
    GLOBAL_ATOMIC_SUB_X2_SADDR	= 3521,
    GLOBAL_ATOMIC_SUB_X2_SADDR_RTN	= 3522,
    GLOBAL_ATOMIC_SWAP	= 3523,
    GLOBAL_ATOMIC_SWAP_RTN	= 3524,
    GLOBAL_ATOMIC_SWAP_SADDR	= 3525,
    GLOBAL_ATOMIC_SWAP_SADDR_RTN	= 3526,
    GLOBAL_ATOMIC_SWAP_X2	= 3527,
    GLOBAL_ATOMIC_SWAP_X2_RTN	= 3528,
    GLOBAL_ATOMIC_SWAP_X2_SADDR	= 3529,
    GLOBAL_ATOMIC_SWAP_X2_SADDR_RTN	= 3530,
    GLOBAL_ATOMIC_UMAX	= 3531,
    GLOBAL_ATOMIC_UMAX_RTN	= 3532,
    GLOBAL_ATOMIC_UMAX_SADDR	= 3533,
    GLOBAL_ATOMIC_UMAX_SADDR_RTN	= 3534,
    GLOBAL_ATOMIC_UMAX_X2	= 3535,
    GLOBAL_ATOMIC_UMAX_X2_RTN	= 3536,
    GLOBAL_ATOMIC_UMAX_X2_SADDR	= 3537,
    GLOBAL_ATOMIC_UMAX_X2_SADDR_RTN	= 3538,
    GLOBAL_ATOMIC_UMIN	= 3539,
    GLOBAL_ATOMIC_UMIN_RTN	= 3540,
    GLOBAL_ATOMIC_UMIN_SADDR	= 3541,
    GLOBAL_ATOMIC_UMIN_SADDR_RTN	= 3542,
    GLOBAL_ATOMIC_UMIN_X2	= 3543,
    GLOBAL_ATOMIC_UMIN_X2_RTN	= 3544,
    GLOBAL_ATOMIC_UMIN_X2_SADDR	= 3545,
    GLOBAL_ATOMIC_UMIN_X2_SADDR_RTN	= 3546,
    GLOBAL_ATOMIC_XOR	= 3547,
    GLOBAL_ATOMIC_XOR_RTN	= 3548,
    GLOBAL_ATOMIC_XOR_SADDR	= 3549,
    GLOBAL_ATOMIC_XOR_SADDR_RTN	= 3550,
    GLOBAL_ATOMIC_XOR_X2	= 3551,
    GLOBAL_ATOMIC_XOR_X2_RTN	= 3552,
    GLOBAL_ATOMIC_XOR_X2_SADDR	= 3553,
    GLOBAL_ATOMIC_XOR_X2_SADDR_RTN	= 3554,
    GLOBAL_INV	= 3555,
    GLOBAL_LOAD_DWORD	= 3556,
    GLOBAL_LOAD_DWORDX2	= 3557,
    GLOBAL_LOAD_DWORDX2_SADDR	= 3558,
    GLOBAL_LOAD_DWORDX3	= 3559,
    GLOBAL_LOAD_DWORDX3_SADDR	= 3560,
    GLOBAL_LOAD_DWORDX4	= 3561,
    GLOBAL_LOAD_DWORDX4_SADDR	= 3562,
    GLOBAL_LOAD_DWORD_ADDTID	= 3563,
    GLOBAL_LOAD_DWORD_ADDTID_SADDR	= 3564,
    GLOBAL_LOAD_DWORD_SADDR	= 3565,
    GLOBAL_LOAD_LDS_DWORD	= 3566,
    GLOBAL_LOAD_LDS_DWORD_SADDR	= 3567,
    GLOBAL_LOAD_LDS_SBYTE	= 3568,
    GLOBAL_LOAD_LDS_SBYTE_SADDR	= 3569,
    GLOBAL_LOAD_LDS_SSHORT	= 3570,
    GLOBAL_LOAD_LDS_SSHORT_SADDR	= 3571,
    GLOBAL_LOAD_LDS_UBYTE	= 3572,
    GLOBAL_LOAD_LDS_UBYTE_SADDR	= 3573,
    GLOBAL_LOAD_LDS_USHORT	= 3574,
    GLOBAL_LOAD_LDS_USHORT_SADDR	= 3575,
    GLOBAL_LOAD_SBYTE	= 3576,
    GLOBAL_LOAD_SBYTE_D16	= 3577,
    GLOBAL_LOAD_SBYTE_D16_HI	= 3578,
    GLOBAL_LOAD_SBYTE_D16_HI_SADDR	= 3579,
    GLOBAL_LOAD_SBYTE_D16_SADDR	= 3580,
    GLOBAL_LOAD_SBYTE_SADDR	= 3581,
    GLOBAL_LOAD_SHORT_D16	= 3582,
    GLOBAL_LOAD_SHORT_D16_HI	= 3583,
    GLOBAL_LOAD_SHORT_D16_HI_SADDR	= 3584,
    GLOBAL_LOAD_SHORT_D16_SADDR	= 3585,
    GLOBAL_LOAD_SSHORT	= 3586,
    GLOBAL_LOAD_SSHORT_SADDR	= 3587,
    GLOBAL_LOAD_TR_B128_w32	= 3588,
    GLOBAL_LOAD_TR_B128_w32_SADDR	= 3589,
    GLOBAL_LOAD_TR_B128_w64	= 3590,
    GLOBAL_LOAD_TR_B128_w64_SADDR	= 3591,
    GLOBAL_LOAD_TR_B64_w32	= 3592,
    GLOBAL_LOAD_TR_B64_w32_SADDR	= 3593,
    GLOBAL_LOAD_TR_B64_w64	= 3594,
    GLOBAL_LOAD_TR_B64_w64_SADDR	= 3595,
    GLOBAL_LOAD_UBYTE	= 3596,
    GLOBAL_LOAD_UBYTE_D16	= 3597,
    GLOBAL_LOAD_UBYTE_D16_HI	= 3598,
    GLOBAL_LOAD_UBYTE_D16_HI_SADDR	= 3599,
    GLOBAL_LOAD_UBYTE_D16_SADDR	= 3600,
    GLOBAL_LOAD_UBYTE_SADDR	= 3601,
    GLOBAL_LOAD_USHORT	= 3602,
    GLOBAL_LOAD_USHORT_SADDR	= 3603,
    GLOBAL_STORE_BYTE	= 3604,
    GLOBAL_STORE_BYTE_D16_HI	= 3605,
    GLOBAL_STORE_BYTE_D16_HI_SADDR	= 3606,
    GLOBAL_STORE_BYTE_SADDR	= 3607,
    GLOBAL_STORE_DWORD	= 3608,
    GLOBAL_STORE_DWORDX2	= 3609,
    GLOBAL_STORE_DWORDX2_SADDR	= 3610,
    GLOBAL_STORE_DWORDX3	= 3611,
    GLOBAL_STORE_DWORDX3_SADDR	= 3612,
    GLOBAL_STORE_DWORDX4	= 3613,
    GLOBAL_STORE_DWORDX4_SADDR	= 3614,
    GLOBAL_STORE_DWORD_ADDTID	= 3615,
    GLOBAL_STORE_DWORD_ADDTID_SADDR	= 3616,
    GLOBAL_STORE_DWORD_SADDR	= 3617,
    GLOBAL_STORE_SHORT	= 3618,
    GLOBAL_STORE_SHORT_D16_HI	= 3619,
    GLOBAL_STORE_SHORT_D16_HI_SADDR	= 3620,
    GLOBAL_STORE_SHORT_SADDR	= 3621,
    GLOBAL_WB	= 3622,
    GLOBAL_WBINV	= 3623,
    G_AMDGPU_ATOMIC_CMPXCHG	= 3624,
    G_AMDGPU_ATOMIC_FMAX	= 3625,
    G_AMDGPU_ATOMIC_FMIN	= 3626,
    G_AMDGPU_BUFFER_ATOMIC_ADD	= 3627,
    G_AMDGPU_BUFFER_ATOMIC_AND	= 3628,
    G_AMDGPU_BUFFER_ATOMIC_CMPSWAP	= 3629,
    G_AMDGPU_BUFFER_ATOMIC_COND_SUB_U32	= 3630,
    G_AMDGPU_BUFFER_ATOMIC_DEC	= 3631,
    G_AMDGPU_BUFFER_ATOMIC_FADD	= 3632,
    G_AMDGPU_BUFFER_ATOMIC_FADD_BF16	= 3633,
    G_AMDGPU_BUFFER_ATOMIC_FMAX	= 3634,
    G_AMDGPU_BUFFER_ATOMIC_FMIN	= 3635,
    G_AMDGPU_BUFFER_ATOMIC_INC	= 3636,
    G_AMDGPU_BUFFER_ATOMIC_OR	= 3637,
    G_AMDGPU_BUFFER_ATOMIC_SMAX	= 3638,
    G_AMDGPU_BUFFER_ATOMIC_SMIN	= 3639,
    G_AMDGPU_BUFFER_ATOMIC_SUB	= 3640,
    G_AMDGPU_BUFFER_ATOMIC_SWAP	= 3641,
    G_AMDGPU_BUFFER_ATOMIC_UMAX	= 3642,
    G_AMDGPU_BUFFER_ATOMIC_UMIN	= 3643,
    G_AMDGPU_BUFFER_ATOMIC_XOR	= 3644,
    G_AMDGPU_BUFFER_LOAD	= 3645,
    G_AMDGPU_BUFFER_LOAD_FORMAT	= 3646,
    G_AMDGPU_BUFFER_LOAD_FORMAT_D16	= 3647,
    G_AMDGPU_BUFFER_LOAD_FORMAT_TFE	= 3648,
    G_AMDGPU_BUFFER_LOAD_SBYTE	= 3649,
    G_AMDGPU_BUFFER_LOAD_SBYTE_TFE	= 3650,
    G_AMDGPU_BUFFER_LOAD_SSHORT	= 3651,
    G_AMDGPU_BUFFER_LOAD_SSHORT_TFE	= 3652,
    G_AMDGPU_BUFFER_LOAD_TFE	= 3653,
    G_AMDGPU_BUFFER_LOAD_UBYTE	= 3654,
    G_AMDGPU_BUFFER_LOAD_UBYTE_TFE	= 3655,
    G_AMDGPU_BUFFER_LOAD_USHORT	= 3656,
    G_AMDGPU_BUFFER_LOAD_USHORT_TFE	= 3657,
    G_AMDGPU_BUFFER_STORE	= 3658,
    G_AMDGPU_BUFFER_STORE_BYTE	= 3659,
    G_AMDGPU_BUFFER_STORE_FORMAT	= 3660,
    G_AMDGPU_BUFFER_STORE_FORMAT_D16	= 3661,
    G_AMDGPU_BUFFER_STORE_SHORT	= 3662,
    G_AMDGPU_CLAMP	= 3663,
    G_AMDGPU_CVT_F32_UBYTE0	= 3664,
    G_AMDGPU_CVT_F32_UBYTE1	= 3665,
    G_AMDGPU_CVT_F32_UBYTE2	= 3666,
    G_AMDGPU_CVT_F32_UBYTE3	= 3667,
    G_AMDGPU_CVT_PK_I16_I32	= 3668,
    G_AMDGPU_FFBH_U32	= 3669,
    G_AMDGPU_FFBL_B32	= 3670,
    G_AMDGPU_FMAX_LEGACY	= 3671,
    G_AMDGPU_FMED3	= 3672,
    G_AMDGPU_FMIN_LEGACY	= 3673,
    G_AMDGPU_INTRIN_BVH_INTERSECT_RAY	= 3674,
    G_AMDGPU_INTRIN_IMAGE_LOAD	= 3675,
    G_AMDGPU_INTRIN_IMAGE_LOAD_D16	= 3676,
    G_AMDGPU_INTRIN_IMAGE_STORE	= 3677,
    G_AMDGPU_INTRIN_IMAGE_STORE_D16	= 3678,
    G_AMDGPU_MAD_I64_I32	= 3679,
    G_AMDGPU_MAD_U64_U32	= 3680,
    G_AMDGPU_RCP_IFLAG	= 3681,
    G_AMDGPU_SMED3	= 3682,
    G_AMDGPU_S_BUFFER_LOAD	= 3683,
    G_AMDGPU_S_BUFFER_LOAD_SBYTE	= 3684,
    G_AMDGPU_S_BUFFER_LOAD_SSHORT	= 3685,
    G_AMDGPU_S_BUFFER_LOAD_UBYTE	= 3686,
    G_AMDGPU_S_BUFFER_LOAD_USHORT	= 3687,
    G_AMDGPU_S_MUL_I64_I32	= 3688,
    G_AMDGPU_S_MUL_U64_U32	= 3689,
    G_AMDGPU_TBUFFER_LOAD_FORMAT	= 3690,
    G_AMDGPU_TBUFFER_LOAD_FORMAT_D16	= 3691,
    G_AMDGPU_TBUFFER_STORE_FORMAT	= 3692,
    G_AMDGPU_TBUFFER_STORE_FORMAT_D16	= 3693,
    G_AMDGPU_UMED3	= 3694,
    G_AMDGPU_WAVE_ADDRESS	= 3695,
    G_FPTRUNC_ROUND_DOWNWARD	= 3696,
    G_FPTRUNC_ROUND_UPWARD	= 3697,
    G_SI_CALL	= 3698,
    IGLP_OPT	= 3699,
    LDS_DIRECT_LOAD	= 3700,
    LDS_PARAM_LOAD	= 3701,
    SCHED_BARRIER	= 3702,
    SCHED_GROUP_BARRIER	= 3703,
    SCRATCH_LOAD_DWORD	= 3704,
    SCRATCH_LOAD_DWORDX2	= 3705,
    SCRATCH_LOAD_DWORDX2_SADDR	= 3706,
    SCRATCH_LOAD_DWORDX2_ST	= 3707,
    SCRATCH_LOAD_DWORDX2_SVS	= 3708,
    SCRATCH_LOAD_DWORDX3	= 3709,
    SCRATCH_LOAD_DWORDX3_SADDR	= 3710,
    SCRATCH_LOAD_DWORDX3_ST	= 3711,
    SCRATCH_LOAD_DWORDX3_SVS	= 3712,
    SCRATCH_LOAD_DWORDX4	= 3713,
    SCRATCH_LOAD_DWORDX4_SADDR	= 3714,
    SCRATCH_LOAD_DWORDX4_ST	= 3715,
    SCRATCH_LOAD_DWORDX4_SVS	= 3716,
    SCRATCH_LOAD_DWORD_SADDR	= 3717,
    SCRATCH_LOAD_DWORD_ST	= 3718,
    SCRATCH_LOAD_DWORD_SVS	= 3719,
    SCRATCH_LOAD_LDS_DWORD	= 3720,
    SCRATCH_LOAD_LDS_DWORD_SADDR	= 3721,
    SCRATCH_LOAD_LDS_DWORD_ST	= 3722,
    SCRATCH_LOAD_LDS_DWORD_SVS	= 3723,
    SCRATCH_LOAD_LDS_SBYTE	= 3724,
    SCRATCH_LOAD_LDS_SBYTE_SADDR	= 3725,
    SCRATCH_LOAD_LDS_SBYTE_ST	= 3726,
    SCRATCH_LOAD_LDS_SBYTE_SVS	= 3727,
    SCRATCH_LOAD_LDS_SSHORT	= 3728,
    SCRATCH_LOAD_LDS_SSHORT_SADDR	= 3729,
    SCRATCH_LOAD_LDS_SSHORT_ST	= 3730,
    SCRATCH_LOAD_LDS_SSHORT_SVS	= 3731,
    SCRATCH_LOAD_LDS_UBYTE	= 3732,
    SCRATCH_LOAD_LDS_UBYTE_SADDR	= 3733,
    SCRATCH_LOAD_LDS_UBYTE_ST	= 3734,
    SCRATCH_LOAD_LDS_UBYTE_SVS	= 3735,
    SCRATCH_LOAD_LDS_USHORT	= 3736,
    SCRATCH_LOAD_LDS_USHORT_SADDR	= 3737,
    SCRATCH_LOAD_LDS_USHORT_ST	= 3738,
    SCRATCH_LOAD_LDS_USHORT_SVS	= 3739,
    SCRATCH_LOAD_SBYTE	= 3740,
    SCRATCH_LOAD_SBYTE_D16	= 3741,
    SCRATCH_LOAD_SBYTE_D16_HI	= 3742,
    SCRATCH_LOAD_SBYTE_D16_HI_SADDR	= 3743,
    SCRATCH_LOAD_SBYTE_D16_HI_ST	= 3744,
    SCRATCH_LOAD_SBYTE_D16_HI_SVS	= 3745,
    SCRATCH_LOAD_SBYTE_D16_SADDR	= 3746,
    SCRATCH_LOAD_SBYTE_D16_ST	= 3747,
    SCRATCH_LOAD_SBYTE_D16_SVS	= 3748,
    SCRATCH_LOAD_SBYTE_SADDR	= 3749,
    SCRATCH_LOAD_SBYTE_ST	= 3750,
    SCRATCH_LOAD_SBYTE_SVS	= 3751,
    SCRATCH_LOAD_SHORT_D16	= 3752,
    SCRATCH_LOAD_SHORT_D16_HI	= 3753,
    SCRATCH_LOAD_SHORT_D16_HI_SADDR	= 3754,
    SCRATCH_LOAD_SHORT_D16_HI_ST	= 3755,
    SCRATCH_LOAD_SHORT_D16_HI_SVS	= 3756,
    SCRATCH_LOAD_SHORT_D16_SADDR	= 3757,
    SCRATCH_LOAD_SHORT_D16_ST	= 3758,
    SCRATCH_LOAD_SHORT_D16_SVS	= 3759,
    SCRATCH_LOAD_SSHORT	= 3760,
    SCRATCH_LOAD_SSHORT_SADDR	= 3761,
    SCRATCH_LOAD_SSHORT_ST	= 3762,
    SCRATCH_LOAD_SSHORT_SVS	= 3763,
    SCRATCH_LOAD_UBYTE	= 3764,
    SCRATCH_LOAD_UBYTE_D16	= 3765,
    SCRATCH_LOAD_UBYTE_D16_HI	= 3766,
    SCRATCH_LOAD_UBYTE_D16_HI_SADDR	= 3767,
    SCRATCH_LOAD_UBYTE_D16_HI_ST	= 3768,
    SCRATCH_LOAD_UBYTE_D16_HI_SVS	= 3769,
    SCRATCH_LOAD_UBYTE_D16_SADDR	= 3770,
    SCRATCH_LOAD_UBYTE_D16_ST	= 3771,
    SCRATCH_LOAD_UBYTE_D16_SVS	= 3772,
    SCRATCH_LOAD_UBYTE_SADDR	= 3773,
    SCRATCH_LOAD_UBYTE_ST	= 3774,
    SCRATCH_LOAD_UBYTE_SVS	= 3775,
    SCRATCH_LOAD_USHORT	= 3776,
    SCRATCH_LOAD_USHORT_SADDR	= 3777,
    SCRATCH_LOAD_USHORT_ST	= 3778,
    SCRATCH_LOAD_USHORT_SVS	= 3779,
    SCRATCH_STORE_BYTE	= 3780,
    SCRATCH_STORE_BYTE_D16_HI	= 3781,
    SCRATCH_STORE_BYTE_D16_HI_SADDR	= 3782,
    SCRATCH_STORE_BYTE_D16_HI_ST	= 3783,
    SCRATCH_STORE_BYTE_D16_HI_SVS	= 3784,
    SCRATCH_STORE_BYTE_SADDR	= 3785,
    SCRATCH_STORE_BYTE_ST	= 3786,
    SCRATCH_STORE_BYTE_SVS	= 3787,
    SCRATCH_STORE_DWORD	= 3788,
    SCRATCH_STORE_DWORDX2	= 3789,
    SCRATCH_STORE_DWORDX2_SADDR	= 3790,
    SCRATCH_STORE_DWORDX2_ST	= 3791,
    SCRATCH_STORE_DWORDX2_SVS	= 3792,
    SCRATCH_STORE_DWORDX3	= 3793,
    SCRATCH_STORE_DWORDX3_SADDR	= 3794,
    SCRATCH_STORE_DWORDX3_ST	= 3795,
    SCRATCH_STORE_DWORDX3_SVS	= 3796,
    SCRATCH_STORE_DWORDX4	= 3797,
    SCRATCH_STORE_DWORDX4_SADDR	= 3798,
    SCRATCH_STORE_DWORDX4_ST	= 3799,
    SCRATCH_STORE_DWORDX4_SVS	= 3800,
    SCRATCH_STORE_DWORD_SADDR	= 3801,
    SCRATCH_STORE_DWORD_ST	= 3802,
    SCRATCH_STORE_DWORD_SVS	= 3803,
    SCRATCH_STORE_SHORT	= 3804,
    SCRATCH_STORE_SHORT_D16_HI	= 3805,
    SCRATCH_STORE_SHORT_D16_HI_SADDR	= 3806,
    SCRATCH_STORE_SHORT_D16_HI_ST	= 3807,
    SCRATCH_STORE_SHORT_D16_HI_SVS	= 3808,
    SCRATCH_STORE_SHORT_SADDR	= 3809,
    SCRATCH_STORE_SHORT_ST	= 3810,
    SCRATCH_STORE_SHORT_SVS	= 3811,
    SIMULATED_TRAP	= 3812,
    SI_BR_UNDEF	= 3813,
    SI_CALL	= 3814,
    SI_CALL_ISEL	= 3815,
    SI_CS_CHAIN_TC_W32	= 3816,
    SI_CS_CHAIN_TC_W64	= 3817,
    SI_DEMOTE_I1	= 3818,
    SI_EARLY_TERMINATE_SCC0	= 3819,
    SI_ELSE	= 3820,
    SI_END_CF	= 3821,
    SI_IF	= 3822,
    SI_IF_BREAK	= 3823,
    SI_ILLEGAL_COPY	= 3824,
    SI_INDIRECT_DST_V1	= 3825,
    SI_INDIRECT_DST_V10	= 3826,
    SI_INDIRECT_DST_V11	= 3827,
    SI_INDIRECT_DST_V12	= 3828,
    SI_INDIRECT_DST_V16	= 3829,
    SI_INDIRECT_DST_V2	= 3830,
    SI_INDIRECT_DST_V32	= 3831,
    SI_INDIRECT_DST_V4	= 3832,
    SI_INDIRECT_DST_V8	= 3833,
    SI_INDIRECT_DST_V9	= 3834,
    SI_INDIRECT_SRC_V1	= 3835,
    SI_INDIRECT_SRC_V10	= 3836,
    SI_INDIRECT_SRC_V11	= 3837,
    SI_INDIRECT_SRC_V12	= 3838,
    SI_INDIRECT_SRC_V16	= 3839,
    SI_INDIRECT_SRC_V2	= 3840,
    SI_INDIRECT_SRC_V32	= 3841,
    SI_INDIRECT_SRC_V4	= 3842,
    SI_INDIRECT_SRC_V8	= 3843,
    SI_INDIRECT_SRC_V9	= 3844,
    SI_INIT_EXEC	= 3845,
    SI_INIT_EXEC_FROM_INPUT	= 3846,
    SI_INIT_M0	= 3847,
    SI_KILL_F32_COND_IMM_PSEUDO	= 3848,
    SI_KILL_F32_COND_IMM_TERMINATOR	= 3849,
    SI_KILL_I1_PSEUDO	= 3850,
    SI_KILL_I1_TERMINATOR	= 3851,
    SI_LIVE_MASK	= 3852,
    SI_LOOP	= 3853,
    SI_MASKED_UNREACHABLE	= 3854,
    SI_NON_UNIFORM_BRCOND_PSEUDO	= 3855,
    SI_PC_ADD_REL_OFFSET	= 3856,
    SI_PS_LIVE	= 3857,
    SI_RESTORE_S32_FROM_VGPR	= 3858,
    SI_RETURN	= 3859,
    SI_RETURN_TO_EPILOG	= 3860,
    SI_SPILL_A1024_RESTORE	= 3861,
    SI_SPILL_A1024_SAVE	= 3862,
    SI_SPILL_A128_RESTORE	= 3863,
    SI_SPILL_A128_SAVE	= 3864,
    SI_SPILL_A160_RESTORE	= 3865,
    SI_SPILL_A160_SAVE	= 3866,
    SI_SPILL_A192_RESTORE	= 3867,
    SI_SPILL_A192_SAVE	= 3868,
    SI_SPILL_A224_RESTORE	= 3869,
    SI_SPILL_A224_SAVE	= 3870,
    SI_SPILL_A256_RESTORE	= 3871,
    SI_SPILL_A256_SAVE	= 3872,
    SI_SPILL_A288_RESTORE	= 3873,
    SI_SPILL_A288_SAVE	= 3874,
    SI_SPILL_A320_RESTORE	= 3875,
    SI_SPILL_A320_SAVE	= 3876,
    SI_SPILL_A32_RESTORE	= 3877,
    SI_SPILL_A32_SAVE	= 3878,
    SI_SPILL_A352_RESTORE	= 3879,
    SI_SPILL_A352_SAVE	= 3880,
    SI_SPILL_A384_RESTORE	= 3881,
    SI_SPILL_A384_SAVE	= 3882,
    SI_SPILL_A512_RESTORE	= 3883,
    SI_SPILL_A512_SAVE	= 3884,
    SI_SPILL_A64_RESTORE	= 3885,
    SI_SPILL_A64_SAVE	= 3886,
    SI_SPILL_A96_RESTORE	= 3887,
    SI_SPILL_A96_SAVE	= 3888,
    SI_SPILL_AV1024_RESTORE	= 3889,
    SI_SPILL_AV1024_SAVE	= 3890,
    SI_SPILL_AV128_RESTORE	= 3891,
    SI_SPILL_AV128_SAVE	= 3892,
    SI_SPILL_AV160_RESTORE	= 3893,
    SI_SPILL_AV160_SAVE	= 3894,
    SI_SPILL_AV192_RESTORE	= 3895,
    SI_SPILL_AV192_SAVE	= 3896,
    SI_SPILL_AV224_RESTORE	= 3897,
    SI_SPILL_AV224_SAVE	= 3898,
    SI_SPILL_AV256_RESTORE	= 3899,
    SI_SPILL_AV256_SAVE	= 3900,
    SI_SPILL_AV288_RESTORE	= 3901,
    SI_SPILL_AV288_SAVE	= 3902,
    SI_SPILL_AV320_RESTORE	= 3903,
    SI_SPILL_AV320_SAVE	= 3904,
    SI_SPILL_AV32_RESTORE	= 3905,
    SI_SPILL_AV32_SAVE	= 3906,
    SI_SPILL_AV352_RESTORE	= 3907,
    SI_SPILL_AV352_SAVE	= 3908,
    SI_SPILL_AV384_RESTORE	= 3909,
    SI_SPILL_AV384_SAVE	= 3910,
    SI_SPILL_AV512_RESTORE	= 3911,
    SI_SPILL_AV512_SAVE	= 3912,
    SI_SPILL_AV64_RESTORE	= 3913,
    SI_SPILL_AV64_SAVE	= 3914,
    SI_SPILL_AV96_RESTORE	= 3915,
    SI_SPILL_AV96_SAVE	= 3916,
    SI_SPILL_S1024_RESTORE	= 3917,
    SI_SPILL_S1024_SAVE	= 3918,
    SI_SPILL_S128_RESTORE	= 3919,
    SI_SPILL_S128_SAVE	= 3920,
    SI_SPILL_S160_RESTORE	= 3921,
    SI_SPILL_S160_SAVE	= 3922,
    SI_SPILL_S192_RESTORE	= 3923,
    SI_SPILL_S192_SAVE	= 3924,
    SI_SPILL_S224_RESTORE	= 3925,
    SI_SPILL_S224_SAVE	= 3926,
    SI_SPILL_S256_RESTORE	= 3927,
    SI_SPILL_S256_SAVE	= 3928,
    SI_SPILL_S288_RESTORE	= 3929,
    SI_SPILL_S288_SAVE	= 3930,
    SI_SPILL_S320_RESTORE	= 3931,
    SI_SPILL_S320_SAVE	= 3932,
    SI_SPILL_S32_RESTORE	= 3933,
    SI_SPILL_S32_SAVE	= 3934,
    SI_SPILL_S32_TO_VGPR	= 3935,
    SI_SPILL_S352_RESTORE	= 3936,
    SI_SPILL_S352_SAVE	= 3937,
    SI_SPILL_S384_RESTORE	= 3938,
    SI_SPILL_S384_SAVE	= 3939,
    SI_SPILL_S512_RESTORE	= 3940,
    SI_SPILL_S512_SAVE	= 3941,
    SI_SPILL_S64_RESTORE	= 3942,
    SI_SPILL_S64_SAVE	= 3943,
    SI_SPILL_S96_RESTORE	= 3944,
    SI_SPILL_S96_SAVE	= 3945,
    SI_SPILL_V1024_RESTORE	= 3946,
    SI_SPILL_V1024_SAVE	= 3947,
    SI_SPILL_V128_RESTORE	= 3948,
    SI_SPILL_V128_SAVE	= 3949,
    SI_SPILL_V160_RESTORE	= 3950,
    SI_SPILL_V160_SAVE	= 3951,
    SI_SPILL_V192_RESTORE	= 3952,
    SI_SPILL_V192_SAVE	= 3953,
    SI_SPILL_V224_RESTORE	= 3954,
    SI_SPILL_V224_SAVE	= 3955,
    SI_SPILL_V256_RESTORE	= 3956,
    SI_SPILL_V256_SAVE	= 3957,
    SI_SPILL_V288_RESTORE	= 3958,
    SI_SPILL_V288_SAVE	= 3959,
    SI_SPILL_V320_RESTORE	= 3960,
    SI_SPILL_V320_SAVE	= 3961,
    SI_SPILL_V32_RESTORE	= 3962,
    SI_SPILL_V32_SAVE	= 3963,
    SI_SPILL_V352_RESTORE	= 3964,
    SI_SPILL_V352_SAVE	= 3965,
    SI_SPILL_V384_RESTORE	= 3966,
    SI_SPILL_V384_SAVE	= 3967,
    SI_SPILL_V512_RESTORE	= 3968,
    SI_SPILL_V512_SAVE	= 3969,
    SI_SPILL_V64_RESTORE	= 3970,
    SI_SPILL_V64_SAVE	= 3971,
    SI_SPILL_V96_RESTORE	= 3972,
    SI_SPILL_V96_SAVE	= 3973,
    SI_SPILL_WWM_AV32_RESTORE	= 3974,
    SI_SPILL_WWM_AV32_SAVE	= 3975,
    SI_SPILL_WWM_V32_RESTORE	= 3976,
    SI_SPILL_WWM_V32_SAVE	= 3977,
    SI_TCRETURN	= 3978,
    SI_TCRETURN_GFX	= 3979,
    SI_WATERFALL_LOOP	= 3980,
    SOFT_WQM	= 3981,
    STRICT_WQM	= 3982,
    STRICT_WWM	= 3983,
    S_ABSDIFF_I32	= 3984,
    S_ABS_I32	= 3985,
    S_ADDC_U32	= 3986,
    S_ADDK_I32	= 3987,
    S_ADD_CO_PSEUDO	= 3988,
    S_ADD_F16	= 3989,
    S_ADD_F32	= 3990,
    S_ADD_I32	= 3991,
    S_ADD_U32	= 3992,
    S_ADD_U64	= 3993,
    S_ADD_U64_PSEUDO	= 3994,
    S_ANDN1_SAVEEXEC_B32	= 3995,
    S_ANDN1_SAVEEXEC_B64	= 3996,
    S_ANDN1_WREXEC_B32	= 3997,
    S_ANDN1_WREXEC_B64	= 3998,
    S_ANDN2_B32	= 3999,
    S_ANDN2_B32_term	= 4000,
    S_ANDN2_B64	= 4001,
    S_ANDN2_B64_term	= 4002,
    S_ANDN2_SAVEEXEC_B32	= 4003,
    S_ANDN2_SAVEEXEC_B64	= 4004,
    S_ANDN2_WREXEC_B32	= 4005,
    S_ANDN2_WREXEC_B64	= 4006,
    S_AND_B32	= 4007,
    S_AND_B32_term	= 4008,
    S_AND_B64	= 4009,
    S_AND_B64_term	= 4010,
    S_AND_SAVEEXEC_B32	= 4011,
    S_AND_SAVEEXEC_B32_term	= 4012,
    S_AND_SAVEEXEC_B64	= 4013,
    S_AND_SAVEEXEC_B64_term	= 4014,
    S_ASHR_I32	= 4015,
    S_ASHR_I64	= 4016,
    S_ATC_PROBE_BUFFER_IMM	= 4017,
    S_ATC_PROBE_BUFFER_SGPR	= 4018,
    S_ATC_PROBE_BUFFER_SGPR_IMM	= 4019,
    S_ATC_PROBE_BUFFER_SGPR_OPT_IMM	= 4020,
    S_ATC_PROBE_IMM	= 4021,
    S_ATC_PROBE_SGPR	= 4022,
    S_ATC_PROBE_SGPR_IMM	= 4023,
    S_ATC_PROBE_SGPR_OPT_IMM	= 4024,
    S_ATOMIC_ADD_IMM	= 4025,
    S_ATOMIC_ADD_IMM_RTN	= 4026,
    S_ATOMIC_ADD_SGPR	= 4027,
    S_ATOMIC_ADD_SGPR_IMM	= 4028,
    S_ATOMIC_ADD_SGPR_IMM_RTN	= 4029,
    S_ATOMIC_ADD_SGPR_RTN	= 4030,
    S_ATOMIC_ADD_X2_IMM	= 4031,
    S_ATOMIC_ADD_X2_IMM_RTN	= 4032,
    S_ATOMIC_ADD_X2_SGPR	= 4033,
    S_ATOMIC_ADD_X2_SGPR_IMM	= 4034,
    S_ATOMIC_ADD_X2_SGPR_IMM_RTN	= 4035,
    S_ATOMIC_ADD_X2_SGPR_RTN	= 4036,
    S_ATOMIC_AND_IMM	= 4037,
    S_ATOMIC_AND_IMM_RTN	= 4038,
    S_ATOMIC_AND_SGPR	= 4039,
    S_ATOMIC_AND_SGPR_IMM	= 4040,
    S_ATOMIC_AND_SGPR_IMM_RTN	= 4041,
    S_ATOMIC_AND_SGPR_RTN	= 4042,
    S_ATOMIC_AND_X2_IMM	= 4043,
    S_ATOMIC_AND_X2_IMM_RTN	= 4044,
    S_ATOMIC_AND_X2_SGPR	= 4045,
    S_ATOMIC_AND_X2_SGPR_IMM	= 4046,
    S_ATOMIC_AND_X2_SGPR_IMM_RTN	= 4047,
    S_ATOMIC_AND_X2_SGPR_RTN	= 4048,
    S_ATOMIC_CMPSWAP_IMM	= 4049,
    S_ATOMIC_CMPSWAP_IMM_RTN	= 4050,
    S_ATOMIC_CMPSWAP_SGPR	= 4051,
    S_ATOMIC_CMPSWAP_SGPR_IMM	= 4052,
    S_ATOMIC_CMPSWAP_SGPR_IMM_RTN	= 4053,
    S_ATOMIC_CMPSWAP_SGPR_RTN	= 4054,
    S_ATOMIC_CMPSWAP_X2_IMM	= 4055,
    S_ATOMIC_CMPSWAP_X2_IMM_RTN	= 4056,
    S_ATOMIC_CMPSWAP_X2_SGPR	= 4057,
    S_ATOMIC_CMPSWAP_X2_SGPR_IMM	= 4058,
    S_ATOMIC_CMPSWAP_X2_SGPR_IMM_RTN	= 4059,
    S_ATOMIC_CMPSWAP_X2_SGPR_RTN	= 4060,
    S_ATOMIC_DEC_IMM	= 4061,
    S_ATOMIC_DEC_IMM_RTN	= 4062,
    S_ATOMIC_DEC_SGPR	= 4063,
    S_ATOMIC_DEC_SGPR_IMM	= 4064,
    S_ATOMIC_DEC_SGPR_IMM_RTN	= 4065,
    S_ATOMIC_DEC_SGPR_RTN	= 4066,
    S_ATOMIC_DEC_X2_IMM	= 4067,
    S_ATOMIC_DEC_X2_IMM_RTN	= 4068,
    S_ATOMIC_DEC_X2_SGPR	= 4069,
    S_ATOMIC_DEC_X2_SGPR_IMM	= 4070,
    S_ATOMIC_DEC_X2_SGPR_IMM_RTN	= 4071,
    S_ATOMIC_DEC_X2_SGPR_RTN	= 4072,
    S_ATOMIC_INC_IMM	= 4073,
    S_ATOMIC_INC_IMM_RTN	= 4074,
    S_ATOMIC_INC_SGPR	= 4075,
    S_ATOMIC_INC_SGPR_IMM	= 4076,
    S_ATOMIC_INC_SGPR_IMM_RTN	= 4077,
    S_ATOMIC_INC_SGPR_RTN	= 4078,
    S_ATOMIC_INC_X2_IMM	= 4079,
    S_ATOMIC_INC_X2_IMM_RTN	= 4080,
    S_ATOMIC_INC_X2_SGPR	= 4081,
    S_ATOMIC_INC_X2_SGPR_IMM	= 4082,
    S_ATOMIC_INC_X2_SGPR_IMM_RTN	= 4083,
    S_ATOMIC_INC_X2_SGPR_RTN	= 4084,
    S_ATOMIC_OR_IMM	= 4085,
    S_ATOMIC_OR_IMM_RTN	= 4086,
    S_ATOMIC_OR_SGPR	= 4087,
    S_ATOMIC_OR_SGPR_IMM	= 4088,
    S_ATOMIC_OR_SGPR_IMM_RTN	= 4089,
    S_ATOMIC_OR_SGPR_RTN	= 4090,
    S_ATOMIC_OR_X2_IMM	= 4091,
    S_ATOMIC_OR_X2_IMM_RTN	= 4092,
    S_ATOMIC_OR_X2_SGPR	= 4093,
    S_ATOMIC_OR_X2_SGPR_IMM	= 4094,
    S_ATOMIC_OR_X2_SGPR_IMM_RTN	= 4095,
    S_ATOMIC_OR_X2_SGPR_RTN	= 4096,
    S_ATOMIC_SMAX_IMM	= 4097,
    S_ATOMIC_SMAX_IMM_RTN	= 4098,
    S_ATOMIC_SMAX_SGPR	= 4099,
    S_ATOMIC_SMAX_SGPR_IMM	= 4100,
    S_ATOMIC_SMAX_SGPR_IMM_RTN	= 4101,
    S_ATOMIC_SMAX_SGPR_RTN	= 4102,
    S_ATOMIC_SMAX_X2_IMM	= 4103,
    S_ATOMIC_SMAX_X2_IMM_RTN	= 4104,
    S_ATOMIC_SMAX_X2_SGPR	= 4105,
    S_ATOMIC_SMAX_X2_SGPR_IMM	= 4106,
    S_ATOMIC_SMAX_X2_SGPR_IMM_RTN	= 4107,
    S_ATOMIC_SMAX_X2_SGPR_RTN	= 4108,
    S_ATOMIC_SMIN_IMM	= 4109,
    S_ATOMIC_SMIN_IMM_RTN	= 4110,
    S_ATOMIC_SMIN_SGPR	= 4111,
    S_ATOMIC_SMIN_SGPR_IMM	= 4112,
    S_ATOMIC_SMIN_SGPR_IMM_RTN	= 4113,
    S_ATOMIC_SMIN_SGPR_RTN	= 4114,
    S_ATOMIC_SMIN_X2_IMM	= 4115,
    S_ATOMIC_SMIN_X2_IMM_RTN	= 4116,
    S_ATOMIC_SMIN_X2_SGPR	= 4117,
    S_ATOMIC_SMIN_X2_SGPR_IMM	= 4118,
    S_ATOMIC_SMIN_X2_SGPR_IMM_RTN	= 4119,
    S_ATOMIC_SMIN_X2_SGPR_RTN	= 4120,
    S_ATOMIC_SUB_IMM	= 4121,
    S_ATOMIC_SUB_IMM_RTN	= 4122,
    S_ATOMIC_SUB_SGPR	= 4123,
    S_ATOMIC_SUB_SGPR_IMM	= 4124,
    S_ATOMIC_SUB_SGPR_IMM_RTN	= 4125,
    S_ATOMIC_SUB_SGPR_RTN	= 4126,
    S_ATOMIC_SUB_X2_IMM	= 4127,
    S_ATOMIC_SUB_X2_IMM_RTN	= 4128,
    S_ATOMIC_SUB_X2_SGPR	= 4129,
    S_ATOMIC_SUB_X2_SGPR_IMM	= 4130,
    S_ATOMIC_SUB_X2_SGPR_IMM_RTN	= 4131,
    S_ATOMIC_SUB_X2_SGPR_RTN	= 4132,
    S_ATOMIC_SWAP_IMM	= 4133,
    S_ATOMIC_SWAP_IMM_RTN	= 4134,
    S_ATOMIC_SWAP_SGPR	= 4135,
    S_ATOMIC_SWAP_SGPR_IMM	= 4136,
    S_ATOMIC_SWAP_SGPR_IMM_RTN	= 4137,
    S_ATOMIC_SWAP_SGPR_RTN	= 4138,
    S_ATOMIC_SWAP_X2_IMM	= 4139,
    S_ATOMIC_SWAP_X2_IMM_RTN	= 4140,
    S_ATOMIC_SWAP_X2_SGPR	= 4141,
    S_ATOMIC_SWAP_X2_SGPR_IMM	= 4142,
    S_ATOMIC_SWAP_X2_SGPR_IMM_RTN	= 4143,
    S_ATOMIC_SWAP_X2_SGPR_RTN	= 4144,
    S_ATOMIC_UMAX_IMM	= 4145,
    S_ATOMIC_UMAX_IMM_RTN	= 4146,
    S_ATOMIC_UMAX_SGPR	= 4147,
    S_ATOMIC_UMAX_SGPR_IMM	= 4148,
    S_ATOMIC_UMAX_SGPR_IMM_RTN	= 4149,
    S_ATOMIC_UMAX_SGPR_RTN	= 4150,
    S_ATOMIC_UMAX_X2_IMM	= 4151,
    S_ATOMIC_UMAX_X2_IMM_RTN	= 4152,
    S_ATOMIC_UMAX_X2_SGPR	= 4153,
    S_ATOMIC_UMAX_X2_SGPR_IMM	= 4154,
    S_ATOMIC_UMAX_X2_SGPR_IMM_RTN	= 4155,
    S_ATOMIC_UMAX_X2_SGPR_RTN	= 4156,
    S_ATOMIC_UMIN_IMM	= 4157,
    S_ATOMIC_UMIN_IMM_RTN	= 4158,
    S_ATOMIC_UMIN_SGPR	= 4159,
    S_ATOMIC_UMIN_SGPR_IMM	= 4160,
    S_ATOMIC_UMIN_SGPR_IMM_RTN	= 4161,
    S_ATOMIC_UMIN_SGPR_RTN	= 4162,
    S_ATOMIC_UMIN_X2_IMM	= 4163,
    S_ATOMIC_UMIN_X2_IMM_RTN	= 4164,
    S_ATOMIC_UMIN_X2_SGPR	= 4165,
    S_ATOMIC_UMIN_X2_SGPR_IMM	= 4166,
    S_ATOMIC_UMIN_X2_SGPR_IMM_RTN	= 4167,
    S_ATOMIC_UMIN_X2_SGPR_RTN	= 4168,
    S_ATOMIC_XOR_IMM	= 4169,
    S_ATOMIC_XOR_IMM_RTN	= 4170,
    S_ATOMIC_XOR_SGPR	= 4171,
    S_ATOMIC_XOR_SGPR_IMM	= 4172,
    S_ATOMIC_XOR_SGPR_IMM_RTN	= 4173,
    S_ATOMIC_XOR_SGPR_RTN	= 4174,
    S_ATOMIC_XOR_X2_IMM	= 4175,
    S_ATOMIC_XOR_X2_IMM_RTN	= 4176,
    S_ATOMIC_XOR_X2_SGPR	= 4177,
    S_ATOMIC_XOR_X2_SGPR_IMM	= 4178,
    S_ATOMIC_XOR_X2_SGPR_IMM_RTN	= 4179,
    S_ATOMIC_XOR_X2_SGPR_RTN	= 4180,
    S_BARRIER	= 4181,
    S_BARRIER_INIT_IMM	= 4182,
    S_BARRIER_INIT_M0	= 4183,
    S_BARRIER_JOIN_IMM	= 4184,
    S_BARRIER_JOIN_M0	= 4185,
    S_BARRIER_LEAVE	= 4186,
    S_BARRIER_SIGNAL_IMM	= 4187,
    S_BARRIER_SIGNAL_ISFIRST_IMM	= 4188,
    S_BARRIER_SIGNAL_ISFIRST_M0	= 4189,
    S_BARRIER_SIGNAL_M0	= 4190,
    S_BARRIER_WAIT	= 4191,
    S_BCNT0_I32_B32	= 4192,
    S_BCNT0_I32_B64	= 4193,
    S_BCNT1_I32_B32	= 4194,
    S_BCNT1_I32_B64	= 4195,
    S_BFE_I32	= 4196,
    S_BFE_I64	= 4197,
    S_BFE_U32	= 4198,
    S_BFE_U64	= 4199,
    S_BFM_B32	= 4200,
    S_BFM_B64	= 4201,
    S_BITCMP0_B32	= 4202,
    S_BITCMP0_B64	= 4203,
    S_BITCMP1_B32	= 4204,
    S_BITCMP1_B64	= 4205,
    S_BITREPLICATE_B64_B32	= 4206,
    S_BITSET0_B32	= 4207,
    S_BITSET0_B64	= 4208,
    S_BITSET1_B32	= 4209,
    S_BITSET1_B64	= 4210,
    S_BRANCH	= 4211,
    S_BRANCH_pad_s_nop	= 4212,
    S_BREV_B32	= 4213,
    S_BREV_B64	= 4214,
    S_BUFFER_ATOMIC_ADD_IMM	= 4215,
    S_BUFFER_ATOMIC_ADD_IMM_RTN	= 4216,
    S_BUFFER_ATOMIC_ADD_SGPR	= 4217,
    S_BUFFER_ATOMIC_ADD_SGPR_IMM	= 4218,
    S_BUFFER_ATOMIC_ADD_SGPR_IMM_RTN	= 4219,
    S_BUFFER_ATOMIC_ADD_SGPR_RTN	= 4220,
    S_BUFFER_ATOMIC_ADD_X2_IMM	= 4221,
    S_BUFFER_ATOMIC_ADD_X2_IMM_RTN	= 4222,
    S_BUFFER_ATOMIC_ADD_X2_SGPR	= 4223,
    S_BUFFER_ATOMIC_ADD_X2_SGPR_IMM	= 4224,
    S_BUFFER_ATOMIC_ADD_X2_SGPR_IMM_RTN	= 4225,
    S_BUFFER_ATOMIC_ADD_X2_SGPR_RTN	= 4226,
    S_BUFFER_ATOMIC_AND_IMM	= 4227,
    S_BUFFER_ATOMIC_AND_IMM_RTN	= 4228,
    S_BUFFER_ATOMIC_AND_SGPR	= 4229,
    S_BUFFER_ATOMIC_AND_SGPR_IMM	= 4230,
    S_BUFFER_ATOMIC_AND_SGPR_IMM_RTN	= 4231,
    S_BUFFER_ATOMIC_AND_SGPR_RTN	= 4232,
    S_BUFFER_ATOMIC_AND_X2_IMM	= 4233,
    S_BUFFER_ATOMIC_AND_X2_IMM_RTN	= 4234,
    S_BUFFER_ATOMIC_AND_X2_SGPR	= 4235,
    S_BUFFER_ATOMIC_AND_X2_SGPR_IMM	= 4236,
    S_BUFFER_ATOMIC_AND_X2_SGPR_IMM_RTN	= 4237,
    S_BUFFER_ATOMIC_AND_X2_SGPR_RTN	= 4238,
    S_BUFFER_ATOMIC_CMPSWAP_IMM	= 4239,
    S_BUFFER_ATOMIC_CMPSWAP_IMM_RTN	= 4240,
    S_BUFFER_ATOMIC_CMPSWAP_SGPR	= 4241,
    S_BUFFER_ATOMIC_CMPSWAP_SGPR_IMM	= 4242,
    S_BUFFER_ATOMIC_CMPSWAP_SGPR_IMM_RTN	= 4243,
    S_BUFFER_ATOMIC_CMPSWAP_SGPR_RTN	= 4244,
    S_BUFFER_ATOMIC_CMPSWAP_X2_IMM	= 4245,
    S_BUFFER_ATOMIC_CMPSWAP_X2_IMM_RTN	= 4246,
    S_BUFFER_ATOMIC_CMPSWAP_X2_SGPR	= 4247,
    S_BUFFER_ATOMIC_CMPSWAP_X2_SGPR_IMM	= 4248,
    S_BUFFER_ATOMIC_CMPSWAP_X2_SGPR_IMM_RTN	= 4249,
    S_BUFFER_ATOMIC_CMPSWAP_X2_SGPR_RTN	= 4250,
    S_BUFFER_ATOMIC_DEC_IMM	= 4251,
    S_BUFFER_ATOMIC_DEC_IMM_RTN	= 4252,
    S_BUFFER_ATOMIC_DEC_SGPR	= 4253,
    S_BUFFER_ATOMIC_DEC_SGPR_IMM	= 4254,
    S_BUFFER_ATOMIC_DEC_SGPR_IMM_RTN	= 4255,
    S_BUFFER_ATOMIC_DEC_SGPR_RTN	= 4256,
    S_BUFFER_ATOMIC_DEC_X2_IMM	= 4257,
    S_BUFFER_ATOMIC_DEC_X2_IMM_RTN	= 4258,
    S_BUFFER_ATOMIC_DEC_X2_SGPR	= 4259,
    S_BUFFER_ATOMIC_DEC_X2_SGPR_IMM	= 4260,
    S_BUFFER_ATOMIC_DEC_X2_SGPR_IMM_RTN	= 4261,
    S_BUFFER_ATOMIC_DEC_X2_SGPR_RTN	= 4262,
    S_BUFFER_ATOMIC_INC_IMM	= 4263,
    S_BUFFER_ATOMIC_INC_IMM_RTN	= 4264,
    S_BUFFER_ATOMIC_INC_SGPR	= 4265,
    S_BUFFER_ATOMIC_INC_SGPR_IMM	= 4266,
    S_BUFFER_ATOMIC_INC_SGPR_IMM_RTN	= 4267,
    S_BUFFER_ATOMIC_INC_SGPR_RTN	= 4268,
    S_BUFFER_ATOMIC_INC_X2_IMM	= 4269,
    S_BUFFER_ATOMIC_INC_X2_IMM_RTN	= 4270,
    S_BUFFER_ATOMIC_INC_X2_SGPR	= 4271,
    S_BUFFER_ATOMIC_INC_X2_SGPR_IMM	= 4272,
    S_BUFFER_ATOMIC_INC_X2_SGPR_IMM_RTN	= 4273,
    S_BUFFER_ATOMIC_INC_X2_SGPR_RTN	= 4274,
    S_BUFFER_ATOMIC_OR_IMM	= 4275,
    S_BUFFER_ATOMIC_OR_IMM_RTN	= 4276,
    S_BUFFER_ATOMIC_OR_SGPR	= 4277,
    S_BUFFER_ATOMIC_OR_SGPR_IMM	= 4278,
    S_BUFFER_ATOMIC_OR_SGPR_IMM_RTN	= 4279,
    S_BUFFER_ATOMIC_OR_SGPR_RTN	= 4280,
    S_BUFFER_ATOMIC_OR_X2_IMM	= 4281,
    S_BUFFER_ATOMIC_OR_X2_IMM_RTN	= 4282,
    S_BUFFER_ATOMIC_OR_X2_SGPR	= 4283,
    S_BUFFER_ATOMIC_OR_X2_SGPR_IMM	= 4284,
    S_BUFFER_ATOMIC_OR_X2_SGPR_IMM_RTN	= 4285,
    S_BUFFER_ATOMIC_OR_X2_SGPR_RTN	= 4286,
    S_BUFFER_ATOMIC_SMAX_IMM	= 4287,
    S_BUFFER_ATOMIC_SMAX_IMM_RTN	= 4288,
    S_BUFFER_ATOMIC_SMAX_SGPR	= 4289,
    S_BUFFER_ATOMIC_SMAX_SGPR_IMM	= 4290,
    S_BUFFER_ATOMIC_SMAX_SGPR_IMM_RTN	= 4291,
    S_BUFFER_ATOMIC_SMAX_SGPR_RTN	= 4292,
    S_BUFFER_ATOMIC_SMAX_X2_IMM	= 4293,
    S_BUFFER_ATOMIC_SMAX_X2_IMM_RTN	= 4294,
    S_BUFFER_ATOMIC_SMAX_X2_SGPR	= 4295,
    S_BUFFER_ATOMIC_SMAX_X2_SGPR_IMM	= 4296,
    S_BUFFER_ATOMIC_SMAX_X2_SGPR_IMM_RTN	= 4297,
    S_BUFFER_ATOMIC_SMAX_X2_SGPR_RTN	= 4298,
    S_BUFFER_ATOMIC_SMIN_IMM	= 4299,
    S_BUFFER_ATOMIC_SMIN_IMM_RTN	= 4300,
    S_BUFFER_ATOMIC_SMIN_SGPR	= 4301,
    S_BUFFER_ATOMIC_SMIN_SGPR_IMM	= 4302,
    S_BUFFER_ATOMIC_SMIN_SGPR_IMM_RTN	= 4303,
    S_BUFFER_ATOMIC_SMIN_SGPR_RTN	= 4304,
    S_BUFFER_ATOMIC_SMIN_X2_IMM	= 4305,
    S_BUFFER_ATOMIC_SMIN_X2_IMM_RTN	= 4306,
    S_BUFFER_ATOMIC_SMIN_X2_SGPR	= 4307,
    S_BUFFER_ATOMIC_SMIN_X2_SGPR_IMM	= 4308,
    S_BUFFER_ATOMIC_SMIN_X2_SGPR_IMM_RTN	= 4309,
    S_BUFFER_ATOMIC_SMIN_X2_SGPR_RTN	= 4310,
    S_BUFFER_ATOMIC_SUB_IMM	= 4311,
    S_BUFFER_ATOMIC_SUB_IMM_RTN	= 4312,
    S_BUFFER_ATOMIC_SUB_SGPR	= 4313,
    S_BUFFER_ATOMIC_SUB_SGPR_IMM	= 4314,
    S_BUFFER_ATOMIC_SUB_SGPR_IMM_RTN	= 4315,
    S_BUFFER_ATOMIC_SUB_SGPR_RTN	= 4316,
    S_BUFFER_ATOMIC_SUB_X2_IMM	= 4317,
    S_BUFFER_ATOMIC_SUB_X2_IMM_RTN	= 4318,
    S_BUFFER_ATOMIC_SUB_X2_SGPR	= 4319,
    S_BUFFER_ATOMIC_SUB_X2_SGPR_IMM	= 4320,
    S_BUFFER_ATOMIC_SUB_X2_SGPR_IMM_RTN	= 4321,
    S_BUFFER_ATOMIC_SUB_X2_SGPR_RTN	= 4322,
    S_BUFFER_ATOMIC_SWAP_IMM	= 4323,
    S_BUFFER_ATOMIC_SWAP_IMM_RTN	= 4324,
    S_BUFFER_ATOMIC_SWAP_SGPR	= 4325,
    S_BUFFER_ATOMIC_SWAP_SGPR_IMM	= 4326,
    S_BUFFER_ATOMIC_SWAP_SGPR_IMM_RTN	= 4327,
    S_BUFFER_ATOMIC_SWAP_SGPR_RTN	= 4328,
    S_BUFFER_ATOMIC_SWAP_X2_IMM	= 4329,
    S_BUFFER_ATOMIC_SWAP_X2_IMM_RTN	= 4330,
    S_BUFFER_ATOMIC_SWAP_X2_SGPR	= 4331,
    S_BUFFER_ATOMIC_SWAP_X2_SGPR_IMM	= 4332,
    S_BUFFER_ATOMIC_SWAP_X2_SGPR_IMM_RTN	= 4333,
    S_BUFFER_ATOMIC_SWAP_X2_SGPR_RTN	= 4334,
    S_BUFFER_ATOMIC_UMAX_IMM	= 4335,
    S_BUFFER_ATOMIC_UMAX_IMM_RTN	= 4336,
    S_BUFFER_ATOMIC_UMAX_SGPR	= 4337,
    S_BUFFER_ATOMIC_UMAX_SGPR_IMM	= 4338,
    S_BUFFER_ATOMIC_UMAX_SGPR_IMM_RTN	= 4339,
    S_BUFFER_ATOMIC_UMAX_SGPR_RTN	= 4340,
    S_BUFFER_ATOMIC_UMAX_X2_IMM	= 4341,
    S_BUFFER_ATOMIC_UMAX_X2_IMM_RTN	= 4342,
    S_BUFFER_ATOMIC_UMAX_X2_SGPR	= 4343,
    S_BUFFER_ATOMIC_UMAX_X2_SGPR_IMM	= 4344,
    S_BUFFER_ATOMIC_UMAX_X2_SGPR_IMM_RTN	= 4345,
    S_BUFFER_ATOMIC_UMAX_X2_SGPR_RTN	= 4346,
    S_BUFFER_ATOMIC_UMIN_IMM	= 4347,
    S_BUFFER_ATOMIC_UMIN_IMM_RTN	= 4348,
    S_BUFFER_ATOMIC_UMIN_SGPR	= 4349,
    S_BUFFER_ATOMIC_UMIN_SGPR_IMM	= 4350,
    S_BUFFER_ATOMIC_UMIN_SGPR_IMM_RTN	= 4351,
    S_BUFFER_ATOMIC_UMIN_SGPR_RTN	= 4352,
    S_BUFFER_ATOMIC_UMIN_X2_IMM	= 4353,
    S_BUFFER_ATOMIC_UMIN_X2_IMM_RTN	= 4354,
    S_BUFFER_ATOMIC_UMIN_X2_SGPR	= 4355,
    S_BUFFER_ATOMIC_UMIN_X2_SGPR_IMM	= 4356,
    S_BUFFER_ATOMIC_UMIN_X2_SGPR_IMM_RTN	= 4357,
    S_BUFFER_ATOMIC_UMIN_X2_SGPR_RTN	= 4358,
    S_BUFFER_ATOMIC_XOR_IMM	= 4359,
    S_BUFFER_ATOMIC_XOR_IMM_RTN	= 4360,
    S_BUFFER_ATOMIC_XOR_SGPR	= 4361,
    S_BUFFER_ATOMIC_XOR_SGPR_IMM	= 4362,
    S_BUFFER_ATOMIC_XOR_SGPR_IMM_RTN	= 4363,
    S_BUFFER_ATOMIC_XOR_SGPR_RTN	= 4364,
    S_BUFFER_ATOMIC_XOR_X2_IMM	= 4365,
    S_BUFFER_ATOMIC_XOR_X2_IMM_RTN	= 4366,
    S_BUFFER_ATOMIC_XOR_X2_SGPR	= 4367,
    S_BUFFER_ATOMIC_XOR_X2_SGPR_IMM	= 4368,
    S_BUFFER_ATOMIC_XOR_X2_SGPR_IMM_RTN	= 4369,
    S_BUFFER_ATOMIC_XOR_X2_SGPR_RTN	= 4370,
    S_BUFFER_LOAD_DWORDX16_IMM	= 4371,
    S_BUFFER_LOAD_DWORDX16_SGPR	= 4372,
    S_BUFFER_LOAD_DWORDX16_SGPR_IMM	= 4373,
    S_BUFFER_LOAD_DWORDX2_IMM	= 4374,
    S_BUFFER_LOAD_DWORDX2_SGPR	= 4375,
    S_BUFFER_LOAD_DWORDX2_SGPR_IMM	= 4376,
    S_BUFFER_LOAD_DWORDX3_IMM	= 4377,
    S_BUFFER_LOAD_DWORDX3_SGPR	= 4378,
    S_BUFFER_LOAD_DWORDX3_SGPR_IMM	= 4379,
    S_BUFFER_LOAD_DWORDX4_IMM	= 4380,
    S_BUFFER_LOAD_DWORDX4_SGPR	= 4381,
    S_BUFFER_LOAD_DWORDX4_SGPR_IMM	= 4382,
    S_BUFFER_LOAD_DWORDX8_IMM	= 4383,
    S_BUFFER_LOAD_DWORDX8_SGPR	= 4384,
    S_BUFFER_LOAD_DWORDX8_SGPR_IMM	= 4385,
    S_BUFFER_LOAD_DWORD_IMM	= 4386,
    S_BUFFER_LOAD_DWORD_SGPR	= 4387,
    S_BUFFER_LOAD_DWORD_SGPR_IMM	= 4388,
    S_BUFFER_LOAD_I16_IMM	= 4389,
    S_BUFFER_LOAD_I16_SGPR	= 4390,
    S_BUFFER_LOAD_I16_SGPR_IMM	= 4391,
    S_BUFFER_LOAD_I8_IMM	= 4392,
    S_BUFFER_LOAD_I8_SGPR	= 4393,
    S_BUFFER_LOAD_I8_SGPR_IMM	= 4394,
    S_BUFFER_LOAD_U16_IMM	= 4395,
    S_BUFFER_LOAD_U16_SGPR	= 4396,
    S_BUFFER_LOAD_U16_SGPR_IMM	= 4397,
    S_BUFFER_LOAD_U8_IMM	= 4398,
    S_BUFFER_LOAD_U8_SGPR	= 4399,
    S_BUFFER_LOAD_U8_SGPR_IMM	= 4400,
    S_BUFFER_PREFETCH_DATA	= 4401,
    S_BUFFER_STORE_DWORDX2_IMM	= 4402,
    S_BUFFER_STORE_DWORDX2_SGPR	= 4403,
    S_BUFFER_STORE_DWORDX2_SGPR_IMM	= 4404,
    S_BUFFER_STORE_DWORDX4_IMM	= 4405,
    S_BUFFER_STORE_DWORDX4_SGPR	= 4406,
    S_BUFFER_STORE_DWORDX4_SGPR_IMM	= 4407,
    S_BUFFER_STORE_DWORD_IMM	= 4408,
    S_BUFFER_STORE_DWORD_SGPR	= 4409,
    S_BUFFER_STORE_DWORD_SGPR_IMM	= 4410,
    S_CALL_B64	= 4411,
    S_CBRANCH_CDBGSYS	= 4412,
    S_CBRANCH_CDBGSYS_AND_USER	= 4413,
    S_CBRANCH_CDBGSYS_AND_USER_pad_s_nop	= 4414,
    S_CBRANCH_CDBGSYS_OR_USER	= 4415,
    S_CBRANCH_CDBGSYS_OR_USER_pad_s_nop	= 4416,
    S_CBRANCH_CDBGSYS_pad_s_nop	= 4417,
    S_CBRANCH_CDBGUSER	= 4418,
    S_CBRANCH_CDBGUSER_pad_s_nop	= 4419,
    S_CBRANCH_EXECNZ	= 4420,
    S_CBRANCH_EXECNZ_pad_s_nop	= 4421,
    S_CBRANCH_EXECZ	= 4422,
    S_CBRANCH_EXECZ_pad_s_nop	= 4423,
    S_CBRANCH_G_FORK	= 4424,
    S_CBRANCH_I_FORK	= 4425,
    S_CBRANCH_JOIN	= 4426,
    S_CBRANCH_SCC0	= 4427,
    S_CBRANCH_SCC0_pad_s_nop	= 4428,
    S_CBRANCH_SCC1	= 4429,
    S_CBRANCH_SCC1_pad_s_nop	= 4430,
    S_CBRANCH_VCCNZ	= 4431,
    S_CBRANCH_VCCNZ_pad_s_nop	= 4432,
    S_CBRANCH_VCCZ	= 4433,
    S_CBRANCH_VCCZ_pad_s_nop	= 4434,
    S_CEIL_F16	= 4435,
    S_CEIL_F32	= 4436,
    S_CLAUSE	= 4437,
    S_CMOVK_I32	= 4438,
    S_CMOV_B32	= 4439,
    S_CMOV_B64	= 4440,
    S_CMPK_EQ_I32	= 4441,
    S_CMPK_EQ_U32	= 4442,
    S_CMPK_GE_I32	= 4443,
    S_CMPK_GE_U32	= 4444,
    S_CMPK_GT_I32	= 4445,
    S_CMPK_GT_U32	= 4446,
    S_CMPK_LE_I32	= 4447,
    S_CMPK_LE_U32	= 4448,
    S_CMPK_LG_I32	= 4449,
    S_CMPK_LG_U32	= 4450,
    S_CMPK_LT_I32	= 4451,
    S_CMPK_LT_U32	= 4452,
    S_CMP_EQ_F16	= 4453,
    S_CMP_EQ_F32	= 4454,
    S_CMP_EQ_I32	= 4455,
    S_CMP_EQ_U32	= 4456,
    S_CMP_EQ_U64	= 4457,
    S_CMP_GE_F16	= 4458,
    S_CMP_GE_F32	= 4459,
    S_CMP_GE_I32	= 4460,
    S_CMP_GE_U32	= 4461,
    S_CMP_GT_F16	= 4462,
    S_CMP_GT_F32	= 4463,
    S_CMP_GT_I32	= 4464,
    S_CMP_GT_U32	= 4465,
    S_CMP_LE_F16	= 4466,
    S_CMP_LE_F32	= 4467,
    S_CMP_LE_I32	= 4468,
    S_CMP_LE_U32	= 4469,
    S_CMP_LG_F16	= 4470,
    S_CMP_LG_F32	= 4471,
    S_CMP_LG_I32	= 4472,
    S_CMP_LG_U32	= 4473,
    S_CMP_LG_U64	= 4474,
    S_CMP_LT_F16	= 4475,
    S_CMP_LT_F32	= 4476,
    S_CMP_LT_I32	= 4477,
    S_CMP_LT_U32	= 4478,
    S_CMP_NEQ_F16	= 4479,
    S_CMP_NEQ_F32	= 4480,
    S_CMP_NGE_F16	= 4481,
    S_CMP_NGE_F32	= 4482,
    S_CMP_NGT_F16	= 4483,
    S_CMP_NGT_F32	= 4484,
    S_CMP_NLE_F16	= 4485,
    S_CMP_NLE_F32	= 4486,
    S_CMP_NLG_F16	= 4487,
    S_CMP_NLG_F32	= 4488,
    S_CMP_NLT_F16	= 4489,
    S_CMP_NLT_F32	= 4490,
    S_CMP_O_F16	= 4491,
    S_CMP_O_F32	= 4492,
    S_CMP_U_F16	= 4493,
    S_CMP_U_F32	= 4494,
    S_CODE_END	= 4495,
    S_CSELECT_B32	= 4496,
    S_CSELECT_B64	= 4497,
    S_CVT_F16_F32	= 4498,
    S_CVT_F32_F16	= 4499,
    S_CVT_F32_I32	= 4500,
    S_CVT_F32_U32	= 4501,
    S_CVT_HI_F32_F16	= 4502,
    S_CVT_I32_F32	= 4503,
    S_CVT_PK_RTZ_F16_F32	= 4504,
    S_CVT_U32_F32	= 4505,
    S_DCACHE_DISCARD_IMM	= 4506,
    S_DCACHE_DISCARD_SGPR	= 4507,
    S_DCACHE_DISCARD_SGPR_IMM	= 4508,
    S_DCACHE_DISCARD_X2_IMM	= 4509,
    S_DCACHE_DISCARD_X2_SGPR	= 4510,
    S_DCACHE_DISCARD_X2_SGPR_IMM	= 4511,
    S_DCACHE_INV	= 4512,
    S_DCACHE_INV_VOL	= 4513,
    S_DCACHE_WB	= 4514,
    S_DCACHE_WB_VOL	= 4515,
    S_DECPERFLEVEL	= 4516,
    S_DELAY_ALU	= 4517,
    S_DENORM_MODE	= 4518,
    S_ENDPGM	= 4519,
    S_ENDPGM_ORDERED_PS_DONE	= 4520,
    S_ENDPGM_SAVED	= 4521,
    S_FF0_I32_B32	= 4522,
    S_FF0_I32_B64	= 4523,
    S_FF1_I32_B32	= 4524,
    S_FF1_I32_B64	= 4525,
    S_FLBIT_I32	= 4526,
    S_FLBIT_I32_B32	= 4527,
    S_FLBIT_I32_B64	= 4528,
    S_FLBIT_I32_I64	= 4529,
    S_FLOOR_F16	= 4530,
    S_FLOOR_F32	= 4531,
    S_FMAAK_F32	= 4532,
    S_FMAC_F16	= 4533,
    S_FMAC_F32	= 4534,
    S_FMAMK_F32	= 4535,
    S_GETPC_B64	= 4536,
    S_GETPC_B64_pseudo	= 4537,
    S_GETREG_B32	= 4538,
    S_GET_BARRIER_STATE_IMM	= 4539,
    S_GET_BARRIER_STATE_M0	= 4540,
    S_GET_WAVEID_IN_WORKGROUP	= 4541,
    S_GL1_INV	= 4542,
    S_ICACHE_INV	= 4543,
    S_INCPERFLEVEL	= 4544,
    S_INDIRECT_REG_WRITE_MOVREL_B32_V1	= 4545,
    S_INDIRECT_REG_WRITE_MOVREL_B32_V10	= 4546,
    S_INDIRECT_REG_WRITE_MOVREL_B32_V11	= 4547,
    S_INDIRECT_REG_WRITE_MOVREL_B32_V12	= 4548,
    S_INDIRECT_REG_WRITE_MOVREL_B32_V16	= 4549,
    S_INDIRECT_REG_WRITE_MOVREL_B32_V2	= 4550,
    S_INDIRECT_REG_WRITE_MOVREL_B32_V3	= 4551,
    S_INDIRECT_REG_WRITE_MOVREL_B32_V32	= 4552,
    S_INDIRECT_REG_WRITE_MOVREL_B32_V4	= 4553,
    S_INDIRECT_REG_WRITE_MOVREL_B32_V5	= 4554,
    S_INDIRECT_REG_WRITE_MOVREL_B32_V8	= 4555,
    S_INDIRECT_REG_WRITE_MOVREL_B32_V9	= 4556,
    S_INDIRECT_REG_WRITE_MOVREL_B64_V1	= 4557,
    S_INDIRECT_REG_WRITE_MOVREL_B64_V16	= 4558,
    S_INDIRECT_REG_WRITE_MOVREL_B64_V2	= 4559,
    S_INDIRECT_REG_WRITE_MOVREL_B64_V4	= 4560,
    S_INDIRECT_REG_WRITE_MOVREL_B64_V8	= 4561,
    S_INST_PREFETCH	= 4562,
    S_INVERSE_BALLOT_U32	= 4563,
    S_INVERSE_BALLOT_U64	= 4564,
    S_LOAD_DWORDX16_IMM	= 4565,
    S_LOAD_DWORDX16_SGPR	= 4566,
    S_LOAD_DWORDX16_SGPR_IMM	= 4567,
    S_LOAD_DWORDX2_IMM	= 4568,
    S_LOAD_DWORDX2_SGPR	= 4569,
    S_LOAD_DWORDX2_SGPR_IMM	= 4570,
    S_LOAD_DWORDX3_IMM	= 4571,
    S_LOAD_DWORDX3_SGPR	= 4572,
    S_LOAD_DWORDX3_SGPR_IMM	= 4573,
    S_LOAD_DWORDX4_IMM	= 4574,
    S_LOAD_DWORDX4_SGPR	= 4575,
    S_LOAD_DWORDX4_SGPR_IMM	= 4576,
    S_LOAD_DWORDX8_IMM	= 4577,
    S_LOAD_DWORDX8_SGPR	= 4578,
    S_LOAD_DWORDX8_SGPR_IMM	= 4579,
    S_LOAD_DWORD_IMM	= 4580,
    S_LOAD_DWORD_SGPR	= 4581,
    S_LOAD_DWORD_SGPR_IMM	= 4582,
    S_LOAD_I16_IMM	= 4583,
    S_LOAD_I16_SGPR	= 4584,
    S_LOAD_I16_SGPR_IMM	= 4585,
    S_LOAD_I8_IMM	= 4586,
    S_LOAD_I8_SGPR	= 4587,
    S_LOAD_I8_SGPR_IMM	= 4588,
    S_LOAD_U16_IMM	= 4589,
    S_LOAD_U16_SGPR	= 4590,
    S_LOAD_U16_SGPR_IMM	= 4591,
    S_LOAD_U8_IMM	= 4592,
    S_LOAD_U8_SGPR	= 4593,
    S_LOAD_U8_SGPR_IMM	= 4594,
    S_LSHL1_ADD_U32	= 4595,
    S_LSHL2_ADD_U32	= 4596,
    S_LSHL3_ADD_U32	= 4597,
    S_LSHL4_ADD_U32	= 4598,
    S_LSHL_B32	= 4599,
    S_LSHL_B64	= 4600,
    S_LSHR_B32	= 4601,
    S_LSHR_B64	= 4602,
    S_MAXIMUM_F16	= 4603,
    S_MAXIMUM_F32	= 4604,
    S_MAX_F16	= 4605,
    S_MAX_F32	= 4606,
    S_MAX_I32	= 4607,
    S_MAX_U32	= 4608,
    S_MEMREALTIME	= 4609,
    S_MEMTIME	= 4610,
    S_MINIMUM_F16	= 4611,
    S_MINIMUM_F32	= 4612,
    S_MIN_F16	= 4613,
    S_MIN_F32	= 4614,
    S_MIN_I32	= 4615,
    S_MIN_U32	= 4616,
    S_MOVK_I32	= 4617,
    S_MOVRELD_B32	= 4618,
    S_MOVRELD_B64	= 4619,
    S_MOVRELSD_2_B32	= 4620,
    S_MOVRELS_B32	= 4621,
    S_MOVRELS_B64	= 4622,
    S_MOV_B32	= 4623,
    S_MOV_B32_term	= 4624,
    S_MOV_B64	= 4625,
    S_MOV_B64_IMM_PSEUDO	= 4626,
    S_MOV_B64_term	= 4627,
    S_MULK_I32	= 4628,
    S_MUL_F16	= 4629,
    S_MUL_F32	= 4630,
    S_MUL_HI_I32	= 4631,
    S_MUL_HI_U32	= 4632,
    S_MUL_I32	= 4633,
    S_MUL_I64_I32_PSEUDO	= 4634,
    S_MUL_U64	= 4635,
    S_MUL_U64_U32_PSEUDO	= 4636,
    S_NAND_B32	= 4637,
    S_NAND_B64	= 4638,
    S_NAND_SAVEEXEC_B32	= 4639,
    S_NAND_SAVEEXEC_B64	= 4640,
    S_NOP	= 4641,
    S_NOR_B32	= 4642,
    S_NOR_B64	= 4643,
    S_NOR_SAVEEXEC_B32	= 4644,
    S_NOR_SAVEEXEC_B64	= 4645,
    S_NOT_B32	= 4646,
    S_NOT_B64	= 4647,
    S_ORN1_SAVEEXEC_B32	= 4648,
    S_ORN1_SAVEEXEC_B64	= 4649,
    S_ORN2_B32	= 4650,
    S_ORN2_B64	= 4651,
    S_ORN2_SAVEEXEC_B32	= 4652,
    S_ORN2_SAVEEXEC_B64	= 4653,
    S_OR_B32	= 4654,
    S_OR_B32_term	= 4655,
    S_OR_B64	= 4656,
    S_OR_B64_term	= 4657,
    S_OR_SAVEEXEC_B32	= 4658,
    S_OR_SAVEEXEC_B64	= 4659,
    S_PACK_HH_B32_B16	= 4660,
    S_PACK_HL_B32_B16	= 4661,
    S_PACK_LH_B32_B16	= 4662,
    S_PACK_LL_B32_B16	= 4663,
    S_PREFETCH_DATA	= 4664,
    S_PREFETCH_DATA_PC_REL	= 4665,
    S_PREFETCH_INST	= 4666,
    S_PREFETCH_INST_PC_REL	= 4667,
    S_QUADMASK_B32	= 4668,
    S_QUADMASK_B64	= 4669,
    S_RFE_B64	= 4670,
    S_RFE_RESTORE_B64	= 4671,
    S_RNDNE_F16	= 4672,
    S_RNDNE_F32	= 4673,
    S_ROUND_MODE	= 4674,
    S_SCRATCH_LOAD_DWORDX2_IMM	= 4675,
    S_SCRATCH_LOAD_DWORDX2_SGPR	= 4676,
    S_SCRATCH_LOAD_DWORDX2_SGPR_IMM	= 4677,
    S_SCRATCH_LOAD_DWORDX4_IMM	= 4678,
    S_SCRATCH_LOAD_DWORDX4_SGPR	= 4679,
    S_SCRATCH_LOAD_DWORDX4_SGPR_IMM	= 4680,
    S_SCRATCH_LOAD_DWORD_IMM	= 4681,
    S_SCRATCH_LOAD_DWORD_SGPR	= 4682,
    S_SCRATCH_LOAD_DWORD_SGPR_IMM	= 4683,
    S_SCRATCH_STORE_DWORDX2_IMM	= 4684,
    S_SCRATCH_STORE_DWORDX2_SGPR	= 4685,
    S_SCRATCH_STORE_DWORDX2_SGPR_IMM	= 4686,
    S_SCRATCH_STORE_DWORDX4_IMM	= 4687,
    S_SCRATCH_STORE_DWORDX4_SGPR	= 4688,
    S_SCRATCH_STORE_DWORDX4_SGPR_IMM	= 4689,
    S_SCRATCH_STORE_DWORD_IMM	= 4690,
    S_SCRATCH_STORE_DWORD_SGPR	= 4691,
    S_SCRATCH_STORE_DWORD_SGPR_IMM	= 4692,
    S_SENDMSG	= 4693,
    S_SENDMSGHALT	= 4694,
    S_SENDMSG_RTN_B32	= 4695,
    S_SENDMSG_RTN_B64	= 4696,
    S_SETHALT	= 4697,
    S_SETKILL	= 4698,
    S_SETPC_B64	= 4699,
    S_SETPC_B64_return	= 4700,
    S_SETPRIO	= 4701,
    S_SETREG_B32	= 4702,
    S_SETREG_B32_mode	= 4703,
    S_SETREG_IMM32_B32	= 4704,
    S_SETREG_IMM32_B32_mode	= 4705,
    S_SETVSKIP	= 4706,
    S_SET_GPR_IDX_IDX	= 4707,
    S_SET_GPR_IDX_MODE	= 4708,
    S_SET_GPR_IDX_OFF	= 4709,
    S_SET_GPR_IDX_ON	= 4710,
    S_SEXT_I32_I16	= 4711,
    S_SEXT_I32_I8	= 4712,
    S_SINGLEUSE_VDST	= 4713,
    S_SLEEP	= 4714,
    S_SLEEP_VAR	= 4715,
    S_STORE_DWORDX2_IMM	= 4716,
    S_STORE_DWORDX2_SGPR	= 4717,
    S_STORE_DWORDX2_SGPR_IMM	= 4718,
    S_STORE_DWORDX4_IMM	= 4719,
    S_STORE_DWORDX4_SGPR	= 4720,
    S_STORE_DWORDX4_SGPR_IMM	= 4721,
    S_STORE_DWORD_IMM	= 4722,
    S_STORE_DWORD_SGPR	= 4723,
    S_STORE_DWORD_SGPR_IMM	= 4724,
    S_SUBB_U32	= 4725,
    S_SUBVECTOR_LOOP_BEGIN	= 4726,
    S_SUBVECTOR_LOOP_END	= 4727,
    S_SUB_CO_PSEUDO	= 4728,
    S_SUB_F16	= 4729,
    S_SUB_F32	= 4730,
    S_SUB_I32	= 4731,
    S_SUB_U32	= 4732,
    S_SUB_U64	= 4733,
    S_SUB_U64_PSEUDO	= 4734,
    S_SWAPPC_B64	= 4735,
    S_TRAP	= 4736,
    S_TRUNC_F16	= 4737,
    S_TRUNC_F32	= 4738,
    S_TTRACEDATA	= 4739,
    S_TTRACEDATA_IMM	= 4740,
    S_UADDO_PSEUDO	= 4741,
    S_USUBO_PSEUDO	= 4742,
    S_VERSION	= 4743,
    S_WAITCNT	= 4744,
    S_WAITCNT_DEPCTR	= 4745,
    S_WAITCNT_EXPCNT	= 4746,
    S_WAITCNT_LGKMCNT	= 4747,
    S_WAITCNT_VMCNT	= 4748,
    S_WAITCNT_VSCNT	= 4749,
    S_WAITCNT_VSCNT_soft	= 4750,
    S_WAITCNT_soft	= 4751,
    S_WAIT_BVHCNT	= 4752,
    S_WAIT_BVHCNT_soft	= 4753,
    S_WAIT_DSCNT	= 4754,
    S_WAIT_DSCNT_soft	= 4755,
    S_WAIT_EVENT	= 4756,
    S_WAIT_EXPCNT	= 4757,
    S_WAIT_IDLE	= 4758,
    S_WAIT_KMCNT	= 4759,
    S_WAIT_KMCNT_soft	= 4760,
    S_WAIT_LOADCNT	= 4761,
    S_WAIT_LOADCNT_DSCNT	= 4762,
    S_WAIT_LOADCNT_soft	= 4763,
    S_WAIT_SAMPLECNT	= 4764,
    S_WAIT_SAMPLECNT_soft	= 4765,
    S_WAIT_STORECNT	= 4766,
    S_WAIT_STORECNT_DSCNT	= 4767,
    S_WAIT_STORECNT_soft	= 4768,
    S_WAKEUP	= 4769,
    S_WAKEUP_BARRIER_IMM	= 4770,
    S_WAKEUP_BARRIER_M0	= 4771,
    S_WQM_B32	= 4772,
    S_WQM_B64	= 4773,
    S_XNOR_B32	= 4774,
    S_XNOR_B64	= 4775,
    S_XNOR_SAVEEXEC_B32	= 4776,
    S_XNOR_SAVEEXEC_B64	= 4777,
    S_XOR_B32	= 4778,
    S_XOR_B32_term	= 4779,
    S_XOR_B64	= 4780,
    S_XOR_B64_term	= 4781,
    S_XOR_SAVEEXEC_B32	= 4782,
    S_XOR_SAVEEXEC_B64	= 4783,
    TBUFFER_LOAD_FORMAT_D16_XYZW_ADDR64	= 4784,
    TBUFFER_LOAD_FORMAT_D16_XYZW_BOTHEN	= 4785,
    TBUFFER_LOAD_FORMAT_D16_XYZW_BOTHEN_exact	= 4786,
    TBUFFER_LOAD_FORMAT_D16_XYZW_IDXEN	= 4787,
    TBUFFER_LOAD_FORMAT_D16_XYZW_IDXEN_exact	= 4788,
    TBUFFER_LOAD_FORMAT_D16_XYZW_OFFEN	= 4789,
    TBUFFER_LOAD_FORMAT_D16_XYZW_OFFEN_exact	= 4790,
    TBUFFER_LOAD_FORMAT_D16_XYZW_OFFSET	= 4791,
    TBUFFER_LOAD_FORMAT_D16_XYZW_OFFSET_exact	= 4792,
    TBUFFER_LOAD_FORMAT_D16_XYZW_VBUFFER_ADDR64	= 4793,
    TBUFFER_LOAD_FORMAT_D16_XYZW_VBUFFER_BOTHEN	= 4794,
    TBUFFER_LOAD_FORMAT_D16_XYZW_VBUFFER_BOTHEN_exact	= 4795,
    TBUFFER_LOAD_FORMAT_D16_XYZW_VBUFFER_IDXEN	= 4796,
    TBUFFER_LOAD_FORMAT_D16_XYZW_VBUFFER_IDXEN_exact	= 4797,
    TBUFFER_LOAD_FORMAT_D16_XYZW_VBUFFER_OFFEN	= 4798,
    TBUFFER_LOAD_FORMAT_D16_XYZW_VBUFFER_OFFEN_exact	= 4799,
    TBUFFER_LOAD_FORMAT_D16_XYZW_VBUFFER_OFFSET	= 4800,
    TBUFFER_LOAD_FORMAT_D16_XYZW_VBUFFER_OFFSET_exact	= 4801,
    TBUFFER_LOAD_FORMAT_D16_XYZW_gfx80_ADDR64	= 4802,
    TBUFFER_LOAD_FORMAT_D16_XYZW_gfx80_BOTHEN	= 4803,
    TBUFFER_LOAD_FORMAT_D16_XYZW_gfx80_BOTHEN_exact	= 4804,
    TBUFFER_LOAD_FORMAT_D16_XYZW_gfx80_IDXEN	= 4805,
    TBUFFER_LOAD_FORMAT_D16_XYZW_gfx80_IDXEN_exact	= 4806,
    TBUFFER_LOAD_FORMAT_D16_XYZW_gfx80_OFFEN	= 4807,
    TBUFFER_LOAD_FORMAT_D16_XYZW_gfx80_OFFEN_exact	= 4808,
    TBUFFER_LOAD_FORMAT_D16_XYZW_gfx80_OFFSET	= 4809,
    TBUFFER_LOAD_FORMAT_D16_XYZW_gfx80_OFFSET_exact	= 4810,
    TBUFFER_LOAD_FORMAT_D16_XYZW_gfx80_VBUFFER_ADDR64	= 4811,
    TBUFFER_LOAD_FORMAT_D16_XYZW_gfx80_VBUFFER_BOTHEN	= 4812,
    TBUFFER_LOAD_FORMAT_D16_XYZW_gfx80_VBUFFER_BOTHEN_exact	= 4813,
    TBUFFER_LOAD_FORMAT_D16_XYZW_gfx80_VBUFFER_IDXEN	= 4814,
    TBUFFER_LOAD_FORMAT_D16_XYZW_gfx80_VBUFFER_IDXEN_exact	= 4815,
    TBUFFER_LOAD_FORMAT_D16_XYZW_gfx80_VBUFFER_OFFEN	= 4816,
    TBUFFER_LOAD_FORMAT_D16_XYZW_gfx80_VBUFFER_OFFEN_exact	= 4817,
    TBUFFER_LOAD_FORMAT_D16_XYZW_gfx80_VBUFFER_OFFSET	= 4818,
    TBUFFER_LOAD_FORMAT_D16_XYZW_gfx80_VBUFFER_OFFSET_exact	= 4819,
    TBUFFER_LOAD_FORMAT_D16_XYZ_ADDR64	= 4820,
    TBUFFER_LOAD_FORMAT_D16_XYZ_BOTHEN	= 4821,
    TBUFFER_LOAD_FORMAT_D16_XYZ_BOTHEN_exact	= 4822,
    TBUFFER_LOAD_FORMAT_D16_XYZ_IDXEN	= 4823,
    TBUFFER_LOAD_FORMAT_D16_XYZ_IDXEN_exact	= 4824,
    TBUFFER_LOAD_FORMAT_D16_XYZ_OFFEN	= 4825,
    TBUFFER_LOAD_FORMAT_D16_XYZ_OFFEN_exact	= 4826,
    TBUFFER_LOAD_FORMAT_D16_XYZ_OFFSET	= 4827,
    TBUFFER_LOAD_FORMAT_D16_XYZ_OFFSET_exact	= 4828,
    TBUFFER_LOAD_FORMAT_D16_XYZ_VBUFFER_ADDR64	= 4829,
    TBUFFER_LOAD_FORMAT_D16_XYZ_VBUFFER_BOTHEN	= 4830,
    TBUFFER_LOAD_FORMAT_D16_XYZ_VBUFFER_BOTHEN_exact	= 4831,
    TBUFFER_LOAD_FORMAT_D16_XYZ_VBUFFER_IDXEN	= 4832,
    TBUFFER_LOAD_FORMAT_D16_XYZ_VBUFFER_IDXEN_exact	= 4833,
    TBUFFER_LOAD_FORMAT_D16_XYZ_VBUFFER_OFFEN	= 4834,
    TBUFFER_LOAD_FORMAT_D16_XYZ_VBUFFER_OFFEN_exact	= 4835,
    TBUFFER_LOAD_FORMAT_D16_XYZ_VBUFFER_OFFSET	= 4836,
    TBUFFER_LOAD_FORMAT_D16_XYZ_VBUFFER_OFFSET_exact	= 4837,
    TBUFFER_LOAD_FORMAT_D16_XYZ_gfx80_ADDR64	= 4838,
    TBUFFER_LOAD_FORMAT_D16_XYZ_gfx80_BOTHEN	= 4839,
    TBUFFER_LOAD_FORMAT_D16_XYZ_gfx80_BOTHEN_exact	= 4840,
    TBUFFER_LOAD_FORMAT_D16_XYZ_gfx80_IDXEN	= 4841,
    TBUFFER_LOAD_FORMAT_D16_XYZ_gfx80_IDXEN_exact	= 4842,
    TBUFFER_LOAD_FORMAT_D16_XYZ_gfx80_OFFEN	= 4843,
    TBUFFER_LOAD_FORMAT_D16_XYZ_gfx80_OFFEN_exact	= 4844,
    TBUFFER_LOAD_FORMAT_D16_XYZ_gfx80_OFFSET	= 4845,
    TBUFFER_LOAD_FORMAT_D16_XYZ_gfx80_OFFSET_exact	= 4846,
    TBUFFER_LOAD_FORMAT_D16_XYZ_gfx80_VBUFFER_ADDR64	= 4847,
    TBUFFER_LOAD_FORMAT_D16_XYZ_gfx80_VBUFFER_BOTHEN	= 4848,
    TBUFFER_LOAD_FORMAT_D16_XYZ_gfx80_VBUFFER_BOTHEN_exact	= 4849,
    TBUFFER_LOAD_FORMAT_D16_XYZ_gfx80_VBUFFER_IDXEN	= 4850,
    TBUFFER_LOAD_FORMAT_D16_XYZ_gfx80_VBUFFER_IDXEN_exact	= 4851,
    TBUFFER_LOAD_FORMAT_D16_XYZ_gfx80_VBUFFER_OFFEN	= 4852,
    TBUFFER_LOAD_FORMAT_D16_XYZ_gfx80_VBUFFER_OFFEN_exact	= 4853,
    TBUFFER_LOAD_FORMAT_D16_XYZ_gfx80_VBUFFER_OFFSET	= 4854,
    TBUFFER_LOAD_FORMAT_D16_XYZ_gfx80_VBUFFER_OFFSET_exact	= 4855,
    TBUFFER_LOAD_FORMAT_D16_XY_ADDR64	= 4856,
    TBUFFER_LOAD_FORMAT_D16_XY_BOTHEN	= 4857,
    TBUFFER_LOAD_FORMAT_D16_XY_BOTHEN_exact	= 4858,
    TBUFFER_LOAD_FORMAT_D16_XY_IDXEN	= 4859,
    TBUFFER_LOAD_FORMAT_D16_XY_IDXEN_exact	= 4860,
    TBUFFER_LOAD_FORMAT_D16_XY_OFFEN	= 4861,
    TBUFFER_LOAD_FORMAT_D16_XY_OFFEN_exact	= 4862,
    TBUFFER_LOAD_FORMAT_D16_XY_OFFSET	= 4863,
    TBUFFER_LOAD_FORMAT_D16_XY_OFFSET_exact	= 4864,
    TBUFFER_LOAD_FORMAT_D16_XY_VBUFFER_ADDR64	= 4865,
    TBUFFER_LOAD_FORMAT_D16_XY_VBUFFER_BOTHEN	= 4866,
    TBUFFER_LOAD_FORMAT_D16_XY_VBUFFER_BOTHEN_exact	= 4867,
    TBUFFER_LOAD_FORMAT_D16_XY_VBUFFER_IDXEN	= 4868,
    TBUFFER_LOAD_FORMAT_D16_XY_VBUFFER_IDXEN_exact	= 4869,
    TBUFFER_LOAD_FORMAT_D16_XY_VBUFFER_OFFEN	= 4870,
    TBUFFER_LOAD_FORMAT_D16_XY_VBUFFER_OFFEN_exact	= 4871,
    TBUFFER_LOAD_FORMAT_D16_XY_VBUFFER_OFFSET	= 4872,
    TBUFFER_LOAD_FORMAT_D16_XY_VBUFFER_OFFSET_exact	= 4873,
    TBUFFER_LOAD_FORMAT_D16_XY_gfx80_ADDR64	= 4874,
    TBUFFER_LOAD_FORMAT_D16_XY_gfx80_BOTHEN	= 4875,
    TBUFFER_LOAD_FORMAT_D16_XY_gfx80_BOTHEN_exact	= 4876,
    TBUFFER_LOAD_FORMAT_D16_XY_gfx80_IDXEN	= 4877,
    TBUFFER_LOAD_FORMAT_D16_XY_gfx80_IDXEN_exact	= 4878,
    TBUFFER_LOAD_FORMAT_D16_XY_gfx80_OFFEN	= 4879,
    TBUFFER_LOAD_FORMAT_D16_XY_gfx80_OFFEN_exact	= 4880,
    TBUFFER_LOAD_FORMAT_D16_XY_gfx80_OFFSET	= 4881,
    TBUFFER_LOAD_FORMAT_D16_XY_gfx80_OFFSET_exact	= 4882,
    TBUFFER_LOAD_FORMAT_D16_XY_gfx80_VBUFFER_ADDR64	= 4883,
    TBUFFER_LOAD_FORMAT_D16_XY_gfx80_VBUFFER_BOTHEN	= 4884,
    TBUFFER_LOAD_FORMAT_D16_XY_gfx80_VBUFFER_BOTHEN_exact	= 4885,
    TBUFFER_LOAD_FORMAT_D16_XY_gfx80_VBUFFER_IDXEN	= 4886,
    TBUFFER_LOAD_FORMAT_D16_XY_gfx80_VBUFFER_IDXEN_exact	= 4887,
    TBUFFER_LOAD_FORMAT_D16_XY_gfx80_VBUFFER_OFFEN	= 4888,
    TBUFFER_LOAD_FORMAT_D16_XY_gfx80_VBUFFER_OFFEN_exact	= 4889,
    TBUFFER_LOAD_FORMAT_D16_XY_gfx80_VBUFFER_OFFSET	= 4890,
    TBUFFER_LOAD_FORMAT_D16_XY_gfx80_VBUFFER_OFFSET_exact	= 4891,
    TBUFFER_LOAD_FORMAT_D16_X_ADDR64	= 4892,
    TBUFFER_LOAD_FORMAT_D16_X_BOTHEN	= 4893,
    TBUFFER_LOAD_FORMAT_D16_X_BOTHEN_exact	= 4894,
    TBUFFER_LOAD_FORMAT_D16_X_IDXEN	= 4895,
    TBUFFER_LOAD_FORMAT_D16_X_IDXEN_exact	= 4896,
    TBUFFER_LOAD_FORMAT_D16_X_OFFEN	= 4897,
    TBUFFER_LOAD_FORMAT_D16_X_OFFEN_exact	= 4898,
    TBUFFER_LOAD_FORMAT_D16_X_OFFSET	= 4899,
    TBUFFER_LOAD_FORMAT_D16_X_OFFSET_exact	= 4900,
    TBUFFER_LOAD_FORMAT_D16_X_VBUFFER_ADDR64	= 4901,
    TBUFFER_LOAD_FORMAT_D16_X_VBUFFER_BOTHEN	= 4902,
    TBUFFER_LOAD_FORMAT_D16_X_VBUFFER_BOTHEN_exact	= 4903,
    TBUFFER_LOAD_FORMAT_D16_X_VBUFFER_IDXEN	= 4904,
    TBUFFER_LOAD_FORMAT_D16_X_VBUFFER_IDXEN_exact	= 4905,
    TBUFFER_LOAD_FORMAT_D16_X_VBUFFER_OFFEN	= 4906,
    TBUFFER_LOAD_FORMAT_D16_X_VBUFFER_OFFEN_exact	= 4907,
    TBUFFER_LOAD_FORMAT_D16_X_VBUFFER_OFFSET	= 4908,
    TBUFFER_LOAD_FORMAT_D16_X_VBUFFER_OFFSET_exact	= 4909,
    TBUFFER_LOAD_FORMAT_D16_X_gfx80_ADDR64	= 4910,
    TBUFFER_LOAD_FORMAT_D16_X_gfx80_BOTHEN	= 4911,
    TBUFFER_LOAD_FORMAT_D16_X_gfx80_BOTHEN_exact	= 4912,
    TBUFFER_LOAD_FORMAT_D16_X_gfx80_IDXEN	= 4913,
    TBUFFER_LOAD_FORMAT_D16_X_gfx80_IDXEN_exact	= 4914,
    TBUFFER_LOAD_FORMAT_D16_X_gfx80_OFFEN	= 4915,
    TBUFFER_LOAD_FORMAT_D16_X_gfx80_OFFEN_exact	= 4916,
    TBUFFER_LOAD_FORMAT_D16_X_gfx80_OFFSET	= 4917,
    TBUFFER_LOAD_FORMAT_D16_X_gfx80_OFFSET_exact	= 4918,
    TBUFFER_LOAD_FORMAT_D16_X_gfx80_VBUFFER_ADDR64	= 4919,
    TBUFFER_LOAD_FORMAT_D16_X_gfx80_VBUFFER_BOTHEN	= 4920,
    TBUFFER_LOAD_FORMAT_D16_X_gfx80_VBUFFER_BOTHEN_exact	= 4921,
    TBUFFER_LOAD_FORMAT_D16_X_gfx80_VBUFFER_IDXEN	= 4922,
    TBUFFER_LOAD_FORMAT_D16_X_gfx80_VBUFFER_IDXEN_exact	= 4923,
    TBUFFER_LOAD_FORMAT_D16_X_gfx80_VBUFFER_OFFEN	= 4924,
    TBUFFER_LOAD_FORMAT_D16_X_gfx80_VBUFFER_OFFEN_exact	= 4925,
    TBUFFER_LOAD_FORMAT_D16_X_gfx80_VBUFFER_OFFSET	= 4926,
    TBUFFER_LOAD_FORMAT_D16_X_gfx80_VBUFFER_OFFSET_exact	= 4927,
    TBUFFER_LOAD_FORMAT_XYZW_ADDR64	= 4928,
    TBUFFER_LOAD_FORMAT_XYZW_BOTHEN	= 4929,
    TBUFFER_LOAD_FORMAT_XYZW_BOTHEN_exact	= 4930,
    TBUFFER_LOAD_FORMAT_XYZW_IDXEN	= 4931,
    TBUFFER_LOAD_FORMAT_XYZW_IDXEN_exact	= 4932,
    TBUFFER_LOAD_FORMAT_XYZW_OFFEN	= 4933,
    TBUFFER_LOAD_FORMAT_XYZW_OFFEN_exact	= 4934,
    TBUFFER_LOAD_FORMAT_XYZW_OFFSET	= 4935,
    TBUFFER_LOAD_FORMAT_XYZW_OFFSET_exact	= 4936,
    TBUFFER_LOAD_FORMAT_XYZW_VBUFFER_ADDR64	= 4937,
    TBUFFER_LOAD_FORMAT_XYZW_VBUFFER_BOTHEN	= 4938,
    TBUFFER_LOAD_FORMAT_XYZW_VBUFFER_BOTHEN_exact	= 4939,
    TBUFFER_LOAD_FORMAT_XYZW_VBUFFER_IDXEN	= 4940,
    TBUFFER_LOAD_FORMAT_XYZW_VBUFFER_IDXEN_exact	= 4941,
    TBUFFER_LOAD_FORMAT_XYZW_VBUFFER_OFFEN	= 4942,
    TBUFFER_LOAD_FORMAT_XYZW_VBUFFER_OFFEN_exact	= 4943,
    TBUFFER_LOAD_FORMAT_XYZW_VBUFFER_OFFSET	= 4944,
    TBUFFER_LOAD_FORMAT_XYZW_VBUFFER_OFFSET_exact	= 4945,
    TBUFFER_LOAD_FORMAT_XYZ_ADDR64	= 4946,
    TBUFFER_LOAD_FORMAT_XYZ_BOTHEN	= 4947,
    TBUFFER_LOAD_FORMAT_XYZ_BOTHEN_exact	= 4948,
    TBUFFER_LOAD_FORMAT_XYZ_IDXEN	= 4949,
    TBUFFER_LOAD_FORMAT_XYZ_IDXEN_exact	= 4950,
    TBUFFER_LOAD_FORMAT_XYZ_OFFEN	= 4951,
    TBUFFER_LOAD_FORMAT_XYZ_OFFEN_exact	= 4952,
    TBUFFER_LOAD_FORMAT_XYZ_OFFSET	= 4953,
    TBUFFER_LOAD_FORMAT_XYZ_OFFSET_exact	= 4954,
    TBUFFER_LOAD_FORMAT_XYZ_VBUFFER_ADDR64	= 4955,
    TBUFFER_LOAD_FORMAT_XYZ_VBUFFER_BOTHEN	= 4956,
    TBUFFER_LOAD_FORMAT_XYZ_VBUFFER_BOTHEN_exact	= 4957,
    TBUFFER_LOAD_FORMAT_XYZ_VBUFFER_IDXEN	= 4958,
    TBUFFER_LOAD_FORMAT_XYZ_VBUFFER_IDXEN_exact	= 4959,
    TBUFFER_LOAD_FORMAT_XYZ_VBUFFER_OFFEN	= 4960,
    TBUFFER_LOAD_FORMAT_XYZ_VBUFFER_OFFEN_exact	= 4961,
    TBUFFER_LOAD_FORMAT_XYZ_VBUFFER_OFFSET	= 4962,
    TBUFFER_LOAD_FORMAT_XYZ_VBUFFER_OFFSET_exact	= 4963,
    TBUFFER_LOAD_FORMAT_XY_ADDR64	= 4964,
    TBUFFER_LOAD_FORMAT_XY_BOTHEN	= 4965,
    TBUFFER_LOAD_FORMAT_XY_BOTHEN_exact	= 4966,
    TBUFFER_LOAD_FORMAT_XY_IDXEN	= 4967,
    TBUFFER_LOAD_FORMAT_XY_IDXEN_exact	= 4968,
    TBUFFER_LOAD_FORMAT_XY_OFFEN	= 4969,
    TBUFFER_LOAD_FORMAT_XY_OFFEN_exact	= 4970,
    TBUFFER_LOAD_FORMAT_XY_OFFSET	= 4971,
    TBUFFER_LOAD_FORMAT_XY_OFFSET_exact	= 4972,
    TBUFFER_LOAD_FORMAT_XY_VBUFFER_ADDR64	= 4973,
    TBUFFER_LOAD_FORMAT_XY_VBUFFER_BOTHEN	= 4974,
    TBUFFER_LOAD_FORMAT_XY_VBUFFER_BOTHEN_exact	= 4975,
    TBUFFER_LOAD_FORMAT_XY_VBUFFER_IDXEN	= 4976,
    TBUFFER_LOAD_FORMAT_XY_VBUFFER_IDXEN_exact	= 4977,
    TBUFFER_LOAD_FORMAT_XY_VBUFFER_OFFEN	= 4978,
    TBUFFER_LOAD_FORMAT_XY_VBUFFER_OFFEN_exact	= 4979,
    TBUFFER_LOAD_FORMAT_XY_VBUFFER_OFFSET	= 4980,
    TBUFFER_LOAD_FORMAT_XY_VBUFFER_OFFSET_exact	= 4981,
    TBUFFER_LOAD_FORMAT_X_ADDR64	= 4982,
    TBUFFER_LOAD_FORMAT_X_BOTHEN	= 4983,
    TBUFFER_LOAD_FORMAT_X_BOTHEN_exact	= 4984,
    TBUFFER_LOAD_FORMAT_X_IDXEN	= 4985,
    TBUFFER_LOAD_FORMAT_X_IDXEN_exact	= 4986,
    TBUFFER_LOAD_FORMAT_X_OFFEN	= 4987,
    TBUFFER_LOAD_FORMAT_X_OFFEN_exact	= 4988,
    TBUFFER_LOAD_FORMAT_X_OFFSET	= 4989,
    TBUFFER_LOAD_FORMAT_X_OFFSET_exact	= 4990,
    TBUFFER_LOAD_FORMAT_X_VBUFFER_ADDR64	= 4991,
    TBUFFER_LOAD_FORMAT_X_VBUFFER_BOTHEN	= 4992,
    TBUFFER_LOAD_FORMAT_X_VBUFFER_BOTHEN_exact	= 4993,
    TBUFFER_LOAD_FORMAT_X_VBUFFER_IDXEN	= 4994,
    TBUFFER_LOAD_FORMAT_X_VBUFFER_IDXEN_exact	= 4995,
    TBUFFER_LOAD_FORMAT_X_VBUFFER_OFFEN	= 4996,
    TBUFFER_LOAD_FORMAT_X_VBUFFER_OFFEN_exact	= 4997,
    TBUFFER_LOAD_FORMAT_X_VBUFFER_OFFSET	= 4998,
    TBUFFER_LOAD_FORMAT_X_VBUFFER_OFFSET_exact	= 4999,
    TBUFFER_STORE_FORMAT_D16_XYZW_ADDR64	= 5000,
    TBUFFER_STORE_FORMAT_D16_XYZW_BOTHEN	= 5001,
    TBUFFER_STORE_FORMAT_D16_XYZW_BOTHEN_exact	= 5002,
    TBUFFER_STORE_FORMAT_D16_XYZW_IDXEN	= 5003,
    TBUFFER_STORE_FORMAT_D16_XYZW_IDXEN_exact	= 5004,
    TBUFFER_STORE_FORMAT_D16_XYZW_OFFEN	= 5005,
    TBUFFER_STORE_FORMAT_D16_XYZW_OFFEN_exact	= 5006,
    TBUFFER_STORE_FORMAT_D16_XYZW_OFFSET	= 5007,
    TBUFFER_STORE_FORMAT_D16_XYZW_OFFSET_exact	= 5008,
    TBUFFER_STORE_FORMAT_D16_XYZW_VBUFFER_ADDR64	= 5009,
    TBUFFER_STORE_FORMAT_D16_XYZW_VBUFFER_BOTHEN	= 5010,
    TBUFFER_STORE_FORMAT_D16_XYZW_VBUFFER_BOTHEN_exact	= 5011,
    TBUFFER_STORE_FORMAT_D16_XYZW_VBUFFER_IDXEN	= 5012,
    TBUFFER_STORE_FORMAT_D16_XYZW_VBUFFER_IDXEN_exact	= 5013,
    TBUFFER_STORE_FORMAT_D16_XYZW_VBUFFER_OFFEN	= 5014,
    TBUFFER_STORE_FORMAT_D16_XYZW_VBUFFER_OFFEN_exact	= 5015,
    TBUFFER_STORE_FORMAT_D16_XYZW_VBUFFER_OFFSET	= 5016,
    TBUFFER_STORE_FORMAT_D16_XYZW_VBUFFER_OFFSET_exact	= 5017,
    TBUFFER_STORE_FORMAT_D16_XYZW_gfx80_ADDR64	= 5018,
    TBUFFER_STORE_FORMAT_D16_XYZW_gfx80_BOTHEN	= 5019,
    TBUFFER_STORE_FORMAT_D16_XYZW_gfx80_BOTHEN_exact	= 5020,
    TBUFFER_STORE_FORMAT_D16_XYZW_gfx80_IDXEN	= 5021,
    TBUFFER_STORE_FORMAT_D16_XYZW_gfx80_IDXEN_exact	= 5022,
    TBUFFER_STORE_FORMAT_D16_XYZW_gfx80_OFFEN	= 5023,
    TBUFFER_STORE_FORMAT_D16_XYZW_gfx80_OFFEN_exact	= 5024,
    TBUFFER_STORE_FORMAT_D16_XYZW_gfx80_OFFSET	= 5025,
    TBUFFER_STORE_FORMAT_D16_XYZW_gfx80_OFFSET_exact	= 5026,
    TBUFFER_STORE_FORMAT_D16_XYZW_gfx80_VBUFFER_ADDR64	= 5027,
    TBUFFER_STORE_FORMAT_D16_XYZW_gfx80_VBUFFER_BOTHEN	= 5028,
    TBUFFER_STORE_FORMAT_D16_XYZW_gfx80_VBUFFER_BOTHEN_exact	= 5029,
    TBUFFER_STORE_FORMAT_D16_XYZW_gfx80_VBUFFER_IDXEN	= 5030,
    TBUFFER_STORE_FORMAT_D16_XYZW_gfx80_VBUFFER_IDXEN_exact	= 5031,
    TBUFFER_STORE_FORMAT_D16_XYZW_gfx80_VBUFFER_OFFEN	= 5032,
    TBUFFER_STORE_FORMAT_D16_XYZW_gfx80_VBUFFER_OFFEN_exact	= 5033,
    TBUFFER_STORE_FORMAT_D16_XYZW_gfx80_VBUFFER_OFFSET	= 5034,
    TBUFFER_STORE_FORMAT_D16_XYZW_gfx80_VBUFFER_OFFSET_exact	= 5035,
    TBUFFER_STORE_FORMAT_D16_XYZ_ADDR64	= 5036,
    TBUFFER_STORE_FORMAT_D16_XYZ_BOTHEN	= 5037,
    TBUFFER_STORE_FORMAT_D16_XYZ_BOTHEN_exact	= 5038,
    TBUFFER_STORE_FORMAT_D16_XYZ_IDXEN	= 5039,
    TBUFFER_STORE_FORMAT_D16_XYZ_IDXEN_exact	= 5040,
    TBUFFER_STORE_FORMAT_D16_XYZ_OFFEN	= 5041,
    TBUFFER_STORE_FORMAT_D16_XYZ_OFFEN_exact	= 5042,
    TBUFFER_STORE_FORMAT_D16_XYZ_OFFSET	= 5043,
    TBUFFER_STORE_FORMAT_D16_XYZ_OFFSET_exact	= 5044,
    TBUFFER_STORE_FORMAT_D16_XYZ_VBUFFER_ADDR64	= 5045,
    TBUFFER_STORE_FORMAT_D16_XYZ_VBUFFER_BOTHEN	= 5046,
    TBUFFER_STORE_FORMAT_D16_XYZ_VBUFFER_BOTHEN_exact	= 5047,
    TBUFFER_STORE_FORMAT_D16_XYZ_VBUFFER_IDXEN	= 5048,
    TBUFFER_STORE_FORMAT_D16_XYZ_VBUFFER_IDXEN_exact	= 5049,
    TBUFFER_STORE_FORMAT_D16_XYZ_VBUFFER_OFFEN	= 5050,
    TBUFFER_STORE_FORMAT_D16_XYZ_VBUFFER_OFFEN_exact	= 5051,
    TBUFFER_STORE_FORMAT_D16_XYZ_VBUFFER_OFFSET	= 5052,
    TBUFFER_STORE_FORMAT_D16_XYZ_VBUFFER_OFFSET_exact	= 5053,
    TBUFFER_STORE_FORMAT_D16_XYZ_gfx80_ADDR64	= 5054,
    TBUFFER_STORE_FORMAT_D16_XYZ_gfx80_BOTHEN	= 5055,
    TBUFFER_STORE_FORMAT_D16_XYZ_gfx80_BOTHEN_exact	= 5056,
    TBUFFER_STORE_FORMAT_D16_XYZ_gfx80_IDXEN	= 5057,
    TBUFFER_STORE_FORMAT_D16_XYZ_gfx80_IDXEN_exact	= 5058,
    TBUFFER_STORE_FORMAT_D16_XYZ_gfx80_OFFEN	= 5059,
    TBUFFER_STORE_FORMAT_D16_XYZ_gfx80_OFFEN_exact	= 5060,
    TBUFFER_STORE_FORMAT_D16_XYZ_gfx80_OFFSET	= 5061,
    TBUFFER_STORE_FORMAT_D16_XYZ_gfx80_OFFSET_exact	= 5062,
    TBUFFER_STORE_FORMAT_D16_XYZ_gfx80_VBUFFER_ADDR64	= 5063,
    TBUFFER_STORE_FORMAT_D16_XYZ_gfx80_VBUFFER_BOTHEN	= 5064,
    TBUFFER_STORE_FORMAT_D16_XYZ_gfx80_VBUFFER_BOTHEN_exact	= 5065,
    TBUFFER_STORE_FORMAT_D16_XYZ_gfx80_VBUFFER_IDXEN	= 5066,
    TBUFFER_STORE_FORMAT_D16_XYZ_gfx80_VBUFFER_IDXEN_exact	= 5067,
    TBUFFER_STORE_FORMAT_D16_XYZ_gfx80_VBUFFER_OFFEN	= 5068,
    TBUFFER_STORE_FORMAT_D16_XYZ_gfx80_VBUFFER_OFFEN_exact	= 5069,
    TBUFFER_STORE_FORMAT_D16_XYZ_gfx80_VBUFFER_OFFSET	= 5070,
    TBUFFER_STORE_FORMAT_D16_XYZ_gfx80_VBUFFER_OFFSET_exact	= 5071,
    TBUFFER_STORE_FORMAT_D16_XY_ADDR64	= 5072,
    TBUFFER_STORE_FORMAT_D16_XY_BOTHEN	= 5073,
    TBUFFER_STORE_FORMAT_D16_XY_BOTHEN_exact	= 5074,
    TBUFFER_STORE_FORMAT_D16_XY_IDXEN	= 5075,
    TBUFFER_STORE_FORMAT_D16_XY_IDXEN_exact	= 5076,
    TBUFFER_STORE_FORMAT_D16_XY_OFFEN	= 5077,
    TBUFFER_STORE_FORMAT_D16_XY_OFFEN_exact	= 5078,
    TBUFFER_STORE_FORMAT_D16_XY_OFFSET	= 5079,
    TBUFFER_STORE_FORMAT_D16_XY_OFFSET_exact	= 5080,
    TBUFFER_STORE_FORMAT_D16_XY_VBUFFER_ADDR64	= 5081,
    TBUFFER_STORE_FORMAT_D16_XY_VBUFFER_BOTHEN	= 5082,
    TBUFFER_STORE_FORMAT_D16_XY_VBUFFER_BOTHEN_exact	= 5083,
    TBUFFER_STORE_FORMAT_D16_XY_VBUFFER_IDXEN	= 5084,
    TBUFFER_STORE_FORMAT_D16_XY_VBUFFER_IDXEN_exact	= 5085,
    TBUFFER_STORE_FORMAT_D16_XY_VBUFFER_OFFEN	= 5086,
    TBUFFER_STORE_FORMAT_D16_XY_VBUFFER_OFFEN_exact	= 5087,
    TBUFFER_STORE_FORMAT_D16_XY_VBUFFER_OFFSET	= 5088,
    TBUFFER_STORE_FORMAT_D16_XY_VBUFFER_OFFSET_exact	= 5089,
    TBUFFER_STORE_FORMAT_D16_XY_gfx80_ADDR64	= 5090,
    TBUFFER_STORE_FORMAT_D16_XY_gfx80_BOTHEN	= 5091,
    TBUFFER_STORE_FORMAT_D16_XY_gfx80_BOTHEN_exact	= 5092,
    TBUFFER_STORE_FORMAT_D16_XY_gfx80_IDXEN	= 5093,
    TBUFFER_STORE_FORMAT_D16_XY_gfx80_IDXEN_exact	= 5094,
    TBUFFER_STORE_FORMAT_D16_XY_gfx80_OFFEN	= 5095,
    TBUFFER_STORE_FORMAT_D16_XY_gfx80_OFFEN_exact	= 5096,
    TBUFFER_STORE_FORMAT_D16_XY_gfx80_OFFSET	= 5097,
    TBUFFER_STORE_FORMAT_D16_XY_gfx80_OFFSET_exact	= 5098,
    TBUFFER_STORE_FORMAT_D16_XY_gfx80_VBUFFER_ADDR64	= 5099,
    TBUFFER_STORE_FORMAT_D16_XY_gfx80_VBUFFER_BOTHEN	= 5100,
    TBUFFER_STORE_FORMAT_D16_XY_gfx80_VBUFFER_BOTHEN_exact	= 5101,
    TBUFFER_STORE_FORMAT_D16_XY_gfx80_VBUFFER_IDXEN	= 5102,
    TBUFFER_STORE_FORMAT_D16_XY_gfx80_VBUFFER_IDXEN_exact	= 5103,
    TBUFFER_STORE_FORMAT_D16_XY_gfx80_VBUFFER_OFFEN	= 5104,
    TBUFFER_STORE_FORMAT_D16_XY_gfx80_VBUFFER_OFFEN_exact	= 5105,
    TBUFFER_STORE_FORMAT_D16_XY_gfx80_VBUFFER_OFFSET	= 5106,
    TBUFFER_STORE_FORMAT_D16_XY_gfx80_VBUFFER_OFFSET_exact	= 5107,
    TBUFFER_STORE_FORMAT_D16_X_ADDR64	= 5108,
    TBUFFER_STORE_FORMAT_D16_X_BOTHEN	= 5109,
    TBUFFER_STORE_FORMAT_D16_X_BOTHEN_exact	= 5110,
    TBUFFER_STORE_FORMAT_D16_X_IDXEN	= 5111,
    TBUFFER_STORE_FORMAT_D16_X_IDXEN_exact	= 5112,
    TBUFFER_STORE_FORMAT_D16_X_OFFEN	= 5113,
    TBUFFER_STORE_FORMAT_D16_X_OFFEN_exact	= 5114,
    TBUFFER_STORE_FORMAT_D16_X_OFFSET	= 5115,
    TBUFFER_STORE_FORMAT_D16_X_OFFSET_exact	= 5116,
    TBUFFER_STORE_FORMAT_D16_X_VBUFFER_ADDR64	= 5117,
    TBUFFER_STORE_FORMAT_D16_X_VBUFFER_BOTHEN	= 5118,
    TBUFFER_STORE_FORMAT_D16_X_VBUFFER_BOTHEN_exact	= 5119,
    TBUFFER_STORE_FORMAT_D16_X_VBUFFER_IDXEN	= 5120,
    TBUFFER_STORE_FORMAT_D16_X_VBUFFER_IDXEN_exact	= 5121,
    TBUFFER_STORE_FORMAT_D16_X_VBUFFER_OFFEN	= 5122,
    TBUFFER_STORE_FORMAT_D16_X_VBUFFER_OFFEN_exact	= 5123,
    TBUFFER_STORE_FORMAT_D16_X_VBUFFER_OFFSET	= 5124,
    TBUFFER_STORE_FORMAT_D16_X_VBUFFER_OFFSET_exact	= 5125,
    TBUFFER_STORE_FORMAT_D16_X_gfx80_ADDR64	= 5126,
    TBUFFER_STORE_FORMAT_D16_X_gfx80_BOTHEN	= 5127,
    TBUFFER_STORE_FORMAT_D16_X_gfx80_BOTHEN_exact	= 5128,
    TBUFFER_STORE_FORMAT_D16_X_gfx80_IDXEN	= 5129,
    TBUFFER_STORE_FORMAT_D16_X_gfx80_IDXEN_exact	= 5130,
    TBUFFER_STORE_FORMAT_D16_X_gfx80_OFFEN	= 5131,
    TBUFFER_STORE_FORMAT_D16_X_gfx80_OFFEN_exact	= 5132,
    TBUFFER_STORE_FORMAT_D16_X_gfx80_OFFSET	= 5133,
    TBUFFER_STORE_FORMAT_D16_X_gfx80_OFFSET_exact	= 5134,
    TBUFFER_STORE_FORMAT_D16_X_gfx80_VBUFFER_ADDR64	= 5135,
    TBUFFER_STORE_FORMAT_D16_X_gfx80_VBUFFER_BOTHEN	= 5136,
    TBUFFER_STORE_FORMAT_D16_X_gfx80_VBUFFER_BOTHEN_exact	= 5137,
    TBUFFER_STORE_FORMAT_D16_X_gfx80_VBUFFER_IDXEN	= 5138,
    TBUFFER_STORE_FORMAT_D16_X_gfx80_VBUFFER_IDXEN_exact	= 5139,
    TBUFFER_STORE_FORMAT_D16_X_gfx80_VBUFFER_OFFEN	= 5140,
    TBUFFER_STORE_FORMAT_D16_X_gfx80_VBUFFER_OFFEN_exact	= 5141,
    TBUFFER_STORE_FORMAT_D16_X_gfx80_VBUFFER_OFFSET	= 5142,
    TBUFFER_STORE_FORMAT_D16_X_gfx80_VBUFFER_OFFSET_exact	= 5143,
    TBUFFER_STORE_FORMAT_XYZW_ADDR64	= 5144,
    TBUFFER_STORE_FORMAT_XYZW_BOTHEN	= 5145,
    TBUFFER_STORE_FORMAT_XYZW_BOTHEN_exact	= 5146,
    TBUFFER_STORE_FORMAT_XYZW_IDXEN	= 5147,
    TBUFFER_STORE_FORMAT_XYZW_IDXEN_exact	= 5148,
    TBUFFER_STORE_FORMAT_XYZW_OFFEN	= 5149,
    TBUFFER_STORE_FORMAT_XYZW_OFFEN_exact	= 5150,
    TBUFFER_STORE_FORMAT_XYZW_OFFSET	= 5151,
    TBUFFER_STORE_FORMAT_XYZW_OFFSET_exact	= 5152,
    TBUFFER_STORE_FORMAT_XYZW_VBUFFER_ADDR64	= 5153,
    TBUFFER_STORE_FORMAT_XYZW_VBUFFER_BOTHEN	= 5154,
    TBUFFER_STORE_FORMAT_XYZW_VBUFFER_BOTHEN_exact	= 5155,
    TBUFFER_STORE_FORMAT_XYZW_VBUFFER_IDXEN	= 5156,
    TBUFFER_STORE_FORMAT_XYZW_VBUFFER_IDXEN_exact	= 5157,
    TBUFFER_STORE_FORMAT_XYZW_VBUFFER_OFFEN	= 5158,
    TBUFFER_STORE_FORMAT_XYZW_VBUFFER_OFFEN_exact	= 5159,
    TBUFFER_STORE_FORMAT_XYZW_VBUFFER_OFFSET	= 5160,
    TBUFFER_STORE_FORMAT_XYZW_VBUFFER_OFFSET_exact	= 5161,
    TBUFFER_STORE_FORMAT_XYZ_ADDR64	= 5162,
    TBUFFER_STORE_FORMAT_XYZ_BOTHEN	= 5163,
    TBUFFER_STORE_FORMAT_XYZ_BOTHEN_exact	= 5164,
    TBUFFER_STORE_FORMAT_XYZ_IDXEN	= 5165,
    TBUFFER_STORE_FORMAT_XYZ_IDXEN_exact	= 5166,
    TBUFFER_STORE_FORMAT_XYZ_OFFEN	= 5167,
    TBUFFER_STORE_FORMAT_XYZ_OFFEN_exact	= 5168,
    TBUFFER_STORE_FORMAT_XYZ_OFFSET	= 5169,
    TBUFFER_STORE_FORMAT_XYZ_OFFSET_exact	= 5170,
    TBUFFER_STORE_FORMAT_XYZ_VBUFFER_ADDR64	= 5171,
    TBUFFER_STORE_FORMAT_XYZ_VBUFFER_BOTHEN	= 5172,
    TBUFFER_STORE_FORMAT_XYZ_VBUFFER_BOTHEN_exact	= 5173,
    TBUFFER_STORE_FORMAT_XYZ_VBUFFER_IDXEN	= 5174,
    TBUFFER_STORE_FORMAT_XYZ_VBUFFER_IDXEN_exact	= 5175,
    TBUFFER_STORE_FORMAT_XYZ_VBUFFER_OFFEN	= 5176,
    TBUFFER_STORE_FORMAT_XYZ_VBUFFER_OFFEN_exact	= 5177,
    TBUFFER_STORE_FORMAT_XYZ_VBUFFER_OFFSET	= 5178,
    TBUFFER_STORE_FORMAT_XYZ_VBUFFER_OFFSET_exact	= 5179,
    TBUFFER_STORE_FORMAT_XY_ADDR64	= 5180,
    TBUFFER_STORE_FORMAT_XY_BOTHEN	= 5181,
    TBUFFER_STORE_FORMAT_XY_BOTHEN_exact	= 5182,
    TBUFFER_STORE_FORMAT_XY_IDXEN	= 5183,
    TBUFFER_STORE_FORMAT_XY_IDXEN_exact	= 5184,
    TBUFFER_STORE_FORMAT_XY_OFFEN	= 5185,
    TBUFFER_STORE_FORMAT_XY_OFFEN_exact	= 5186,
    TBUFFER_STORE_FORMAT_XY_OFFSET	= 5187,
    TBUFFER_STORE_FORMAT_XY_OFFSET_exact	= 5188,
    TBUFFER_STORE_FORMAT_XY_VBUFFER_ADDR64	= 5189,
    TBUFFER_STORE_FORMAT_XY_VBUFFER_BOTHEN	= 5190,
    TBUFFER_STORE_FORMAT_XY_VBUFFER_BOTHEN_exact	= 5191,
    TBUFFER_STORE_FORMAT_XY_VBUFFER_IDXEN	= 5192,
    TBUFFER_STORE_FORMAT_XY_VBUFFER_IDXEN_exact	= 5193,
    TBUFFER_STORE_FORMAT_XY_VBUFFER_OFFEN	= 5194,
    TBUFFER_STORE_FORMAT_XY_VBUFFER_OFFEN_exact	= 5195,
    TBUFFER_STORE_FORMAT_XY_VBUFFER_OFFSET	= 5196,
    TBUFFER_STORE_FORMAT_XY_VBUFFER_OFFSET_exact	= 5197,
    TBUFFER_STORE_FORMAT_X_ADDR64	= 5198,
    TBUFFER_STORE_FORMAT_X_BOTHEN	= 5199,
    TBUFFER_STORE_FORMAT_X_BOTHEN_exact	= 5200,
    TBUFFER_STORE_FORMAT_X_IDXEN	= 5201,
    TBUFFER_STORE_FORMAT_X_IDXEN_exact	= 5202,
    TBUFFER_STORE_FORMAT_X_OFFEN	= 5203,
    TBUFFER_STORE_FORMAT_X_OFFEN_exact	= 5204,
    TBUFFER_STORE_FORMAT_X_OFFSET	= 5205,
    TBUFFER_STORE_FORMAT_X_OFFSET_exact	= 5206,
    TBUFFER_STORE_FORMAT_X_VBUFFER_ADDR64	= 5207,
    TBUFFER_STORE_FORMAT_X_VBUFFER_BOTHEN	= 5208,
    TBUFFER_STORE_FORMAT_X_VBUFFER_BOTHEN_exact	= 5209,
    TBUFFER_STORE_FORMAT_X_VBUFFER_IDXEN	= 5210,
    TBUFFER_STORE_FORMAT_X_VBUFFER_IDXEN_exact	= 5211,
    TBUFFER_STORE_FORMAT_X_VBUFFER_OFFEN	= 5212,
    TBUFFER_STORE_FORMAT_X_VBUFFER_OFFEN_exact	= 5213,
    TBUFFER_STORE_FORMAT_X_VBUFFER_OFFSET	= 5214,
    TBUFFER_STORE_FORMAT_X_VBUFFER_OFFSET_exact	= 5215,
    V_ACCVGPR_MOV_B32	= 5216,
    V_ACCVGPR_READ_B32_e64	= 5217,
    V_ACCVGPR_WRITE_B32_e64	= 5218,
    V_ADD3_U32_e64	= 5219,
    V_ADD3_U32_e64_dpp	= 5220,
    V_ADDC_U32_dpp	= 5221,
    V_ADDC_U32_e32	= 5222,
    V_ADDC_U32_e64	= 5223,
    V_ADDC_U32_e64_dpp	= 5224,
    V_ADDC_U32_sdwa	= 5225,
    V_ADD_CO_U32_dpp	= 5226,
    V_ADD_CO_U32_e32	= 5227,
    V_ADD_CO_U32_e64	= 5228,
    V_ADD_CO_U32_e64_dpp	= 5229,
    V_ADD_CO_U32_sdwa	= 5230,
    V_ADD_F16_dpp	= 5231,
    V_ADD_F16_e32	= 5232,
    V_ADD_F16_e64	= 5233,
    V_ADD_F16_e64_dpp	= 5234,
    V_ADD_F16_fake16_dpp	= 5235,
    V_ADD_F16_fake16_e32	= 5236,
    V_ADD_F16_fake16_e64	= 5237,
    V_ADD_F16_fake16_e64_dpp	= 5238,
    V_ADD_F16_fake16_sdwa	= 5239,
    V_ADD_F16_sdwa	= 5240,
    V_ADD_F16_t16_dpp	= 5241,
    V_ADD_F16_t16_e32	= 5242,
    V_ADD_F16_t16_e64	= 5243,
    V_ADD_F16_t16_e64_dpp	= 5244,
    V_ADD_F16_t16_sdwa	= 5245,
    V_ADD_F32_dpp	= 5246,
    V_ADD_F32_e32	= 5247,
    V_ADD_F32_e64	= 5248,
    V_ADD_F32_e64_dpp	= 5249,
    V_ADD_F32_sdwa	= 5250,
    V_ADD_F64_e64	= 5251,
    V_ADD_F64_pseudo_dpp	= 5252,
    V_ADD_F64_pseudo_e32	= 5253,
    V_ADD_F64_pseudo_e64	= 5254,
    V_ADD_I16_e64	= 5255,
    V_ADD_I16_e64_dpp	= 5256,
    V_ADD_I32_e64	= 5257,
    V_ADD_I32_e64_dpp	= 5258,
    V_ADD_LSHL_U32_e64	= 5259,
    V_ADD_LSHL_U32_e64_dpp	= 5260,
    V_ADD_NC_U16_e64	= 5261,
    V_ADD_NC_U16_e64_dpp	= 5262,
    V_ADD_U16_dpp	= 5263,
    V_ADD_U16_e32	= 5264,
    V_ADD_U16_e64	= 5265,
    V_ADD_U16_e64_dpp	= 5266,
    V_ADD_U16_sdwa	= 5267,
    V_ADD_U32_dpp	= 5268,
    V_ADD_U32_e32	= 5269,
    V_ADD_U32_e64	= 5270,
    V_ADD_U32_e64_dpp	= 5271,
    V_ADD_U32_sdwa	= 5272,
    V_ADD_U64_PSEUDO	= 5273,
    V_ALIGNBIT_B32_e64	= 5274,
    V_ALIGNBIT_B32_e64_dpp	= 5275,
    V_ALIGNBYTE_B32_e64	= 5276,
    V_ALIGNBYTE_B32_e64_dpp	= 5277,
    V_AND_B16_t16_e64	= 5278,
    V_AND_B16_t16_e64_dpp	= 5279,
    V_AND_B32_dpp	= 5280,
    V_AND_B32_e32	= 5281,
    V_AND_B32_e64	= 5282,
    V_AND_B32_e64_dpp	= 5283,
    V_AND_B32_sdwa	= 5284,
    V_AND_OR_B32_e64	= 5285,
    V_AND_OR_B32_e64_dpp	= 5286,
    V_ASHRREV_I16_dpp	= 5287,
    V_ASHRREV_I16_e32	= 5288,
    V_ASHRREV_I16_e64	= 5289,
    V_ASHRREV_I16_e64_dpp	= 5290,
    V_ASHRREV_I16_sdwa	= 5291,
    V_ASHRREV_I16_t16_e64	= 5292,
    V_ASHRREV_I16_t16_e64_dpp	= 5293,
    V_ASHRREV_I32_dpp	= 5294,
    V_ASHRREV_I32_e32	= 5295,
    V_ASHRREV_I32_e64	= 5296,
    V_ASHRREV_I32_e64_dpp	= 5297,
    V_ASHRREV_I32_sdwa	= 5298,
    V_ASHRREV_I64_e64	= 5299,
    V_ASHR_I32_dpp	= 5300,
    V_ASHR_I32_e32	= 5301,
    V_ASHR_I32_e64	= 5302,
    V_ASHR_I32_e64_dpp	= 5303,
    V_ASHR_I32_sdwa	= 5304,
    V_ASHR_I64_e64	= 5305,
    V_BCNT_U32_B32_dpp	= 5306,
    V_BCNT_U32_B32_e32	= 5307,
    V_BCNT_U32_B32_e64	= 5308,
    V_BCNT_U32_B32_e64_dpp	= 5309,
    V_BCNT_U32_B32_sdwa	= 5310,
    V_BFE_I32_e64	= 5311,
    V_BFE_I32_e64_dpp	= 5312,
    V_BFE_U32_e64	= 5313,
    V_BFE_U32_e64_dpp	= 5314,
    V_BFI_B32_e64	= 5315,
    V_BFI_B32_e64_dpp	= 5316,
    V_BFM_B32_dpp	= 5317,
    V_BFM_B32_e32	= 5318,
    V_BFM_B32_e64	= 5319,
    V_BFM_B32_e64_dpp	= 5320,
    V_BFM_B32_sdwa	= 5321,
    V_BFREV_B32_dpp	= 5322,
    V_BFREV_B32_e32	= 5323,
    V_BFREV_B32_e64	= 5324,
    V_BFREV_B32_e64_dpp	= 5325,
    V_BFREV_B32_sdwa	= 5326,
    V_CEIL_F16_dpp	= 5327,
    V_CEIL_F16_e32	= 5328,
    V_CEIL_F16_e64	= 5329,
    V_CEIL_F16_e64_dpp	= 5330,
    V_CEIL_F16_fake16_dpp	= 5331,
    V_CEIL_F16_fake16_e32	= 5332,
    V_CEIL_F16_fake16_e64	= 5333,
    V_CEIL_F16_fake16_e64_dpp	= 5334,
    V_CEIL_F16_fake16_sdwa	= 5335,
    V_CEIL_F16_sdwa	= 5336,
    V_CEIL_F16_t16_dpp	= 5337,
    V_CEIL_F16_t16_e32	= 5338,
    V_CEIL_F16_t16_e64	= 5339,
    V_CEIL_F16_t16_e64_dpp	= 5340,
    V_CEIL_F16_t16_sdwa	= 5341,
    V_CEIL_F32_dpp	= 5342,
    V_CEIL_F32_e32	= 5343,
    V_CEIL_F32_e64	= 5344,
    V_CEIL_F32_e64_dpp	= 5345,
    V_CEIL_F32_sdwa	= 5346,
    V_CEIL_F64_dpp	= 5347,
    V_CEIL_F64_e32	= 5348,
    V_CEIL_F64_e64	= 5349,
    V_CLREXCP_e32	= 5350,
    V_CLREXCP_e64	= 5351,
    V_CMPSX_EQ_F32_e32	= 5352,
    V_CMPSX_EQ_F32_e32_dpp	= 5353,
    V_CMPSX_EQ_F32_e64	= 5354,
    V_CMPSX_EQ_F32_e64_dpp	= 5355,
    V_CMPSX_EQ_F32_nosdst_e32	= 5356,
    V_CMPSX_EQ_F32_nosdst_e32_dpp	= 5357,
    V_CMPSX_EQ_F32_nosdst_e64	= 5358,
    V_CMPSX_EQ_F32_nosdst_e64_dpp	= 5359,
    V_CMPSX_EQ_F32_nosdst_sdwa	= 5360,
    V_CMPSX_EQ_F32_sdwa	= 5361,
    V_CMPSX_EQ_F64_e32	= 5362,
    V_CMPSX_EQ_F64_e64	= 5363,
    V_CMPSX_EQ_F64_nosdst_e32	= 5364,
    V_CMPSX_EQ_F64_nosdst_e64	= 5365,
    V_CMPSX_F_F32_e32	= 5366,
    V_CMPSX_F_F32_e32_dpp	= 5367,
    V_CMPSX_F_F32_e64	= 5368,
    V_CMPSX_F_F32_e64_dpp	= 5369,
    V_CMPSX_F_F32_nosdst_e32	= 5370,
    V_CMPSX_F_F32_nosdst_e32_dpp	= 5371,
    V_CMPSX_F_F32_nosdst_e64	= 5372,
    V_CMPSX_F_F32_nosdst_e64_dpp	= 5373,
    V_CMPSX_F_F32_nosdst_sdwa	= 5374,
    V_CMPSX_F_F32_sdwa	= 5375,
    V_CMPSX_F_F64_e32	= 5376,
    V_CMPSX_F_F64_e64	= 5377,
    V_CMPSX_F_F64_nosdst_e32	= 5378,
    V_CMPSX_F_F64_nosdst_e64	= 5379,
    V_CMPSX_GE_F32_e32	= 5380,
    V_CMPSX_GE_F32_e32_dpp	= 5381,
    V_CMPSX_GE_F32_e64	= 5382,
    V_CMPSX_GE_F32_e64_dpp	= 5383,
    V_CMPSX_GE_F32_nosdst_e32	= 5384,
    V_CMPSX_GE_F32_nosdst_e32_dpp	= 5385,
    V_CMPSX_GE_F32_nosdst_e64	= 5386,
    V_CMPSX_GE_F32_nosdst_e64_dpp	= 5387,
    V_CMPSX_GE_F32_nosdst_sdwa	= 5388,
    V_CMPSX_GE_F32_sdwa	= 5389,
    V_CMPSX_GE_F64_e32	= 5390,
    V_CMPSX_GE_F64_e64	= 5391,
    V_CMPSX_GE_F64_nosdst_e32	= 5392,
    V_CMPSX_GE_F64_nosdst_e64	= 5393,
    V_CMPSX_GT_F32_e32	= 5394,
    V_CMPSX_GT_F32_e32_dpp	= 5395,
    V_CMPSX_GT_F32_e64	= 5396,
    V_CMPSX_GT_F32_e64_dpp	= 5397,
    V_CMPSX_GT_F32_nosdst_e32	= 5398,
    V_CMPSX_GT_F32_nosdst_e32_dpp	= 5399,
    V_CMPSX_GT_F32_nosdst_e64	= 5400,
    V_CMPSX_GT_F32_nosdst_e64_dpp	= 5401,
    V_CMPSX_GT_F32_nosdst_sdwa	= 5402,
    V_CMPSX_GT_F32_sdwa	= 5403,
    V_CMPSX_GT_F64_e32	= 5404,
    V_CMPSX_GT_F64_e64	= 5405,
    V_CMPSX_GT_F64_nosdst_e32	= 5406,
    V_CMPSX_GT_F64_nosdst_e64	= 5407,
    V_CMPSX_LE_F32_e32	= 5408,
    V_CMPSX_LE_F32_e32_dpp	= 5409,
    V_CMPSX_LE_F32_e64	= 5410,
    V_CMPSX_LE_F32_e64_dpp	= 5411,
    V_CMPSX_LE_F32_nosdst_e32	= 5412,
    V_CMPSX_LE_F32_nosdst_e32_dpp	= 5413,
    V_CMPSX_LE_F32_nosdst_e64	= 5414,
    V_CMPSX_LE_F32_nosdst_e64_dpp	= 5415,
    V_CMPSX_LE_F32_nosdst_sdwa	= 5416,
    V_CMPSX_LE_F32_sdwa	= 5417,
    V_CMPSX_LE_F64_e32	= 5418,
    V_CMPSX_LE_F64_e64	= 5419,
    V_CMPSX_LE_F64_nosdst_e32	= 5420,
    V_CMPSX_LE_F64_nosdst_e64	= 5421,
    V_CMPSX_LG_F32_e32	= 5422,
    V_CMPSX_LG_F32_e32_dpp	= 5423,
    V_CMPSX_LG_F32_e64	= 5424,
    V_CMPSX_LG_F32_e64_dpp	= 5425,
    V_CMPSX_LG_F32_nosdst_e32	= 5426,
    V_CMPSX_LG_F32_nosdst_e32_dpp	= 5427,
    V_CMPSX_LG_F32_nosdst_e64	= 5428,
    V_CMPSX_LG_F32_nosdst_e64_dpp	= 5429,
    V_CMPSX_LG_F32_nosdst_sdwa	= 5430,
    V_CMPSX_LG_F32_sdwa	= 5431,
    V_CMPSX_LG_F64_e32	= 5432,
    V_CMPSX_LG_F64_e64	= 5433,
    V_CMPSX_LG_F64_nosdst_e32	= 5434,
    V_CMPSX_LG_F64_nosdst_e64	= 5435,
    V_CMPSX_LT_F32_e32	= 5436,
    V_CMPSX_LT_F32_e32_dpp	= 5437,
    V_CMPSX_LT_F32_e64	= 5438,
    V_CMPSX_LT_F32_e64_dpp	= 5439,
    V_CMPSX_LT_F32_nosdst_e32	= 5440,
    V_CMPSX_LT_F32_nosdst_e32_dpp	= 5441,
    V_CMPSX_LT_F32_nosdst_e64	= 5442,
    V_CMPSX_LT_F32_nosdst_e64_dpp	= 5443,
    V_CMPSX_LT_F32_nosdst_sdwa	= 5444,
    V_CMPSX_LT_F32_sdwa	= 5445,
    V_CMPSX_LT_F64_e32	= 5446,
    V_CMPSX_LT_F64_e64	= 5447,
    V_CMPSX_LT_F64_nosdst_e32	= 5448,
    V_CMPSX_LT_F64_nosdst_e64	= 5449,
    V_CMPSX_NEQ_F32_e32	= 5450,
    V_CMPSX_NEQ_F32_e32_dpp	= 5451,
    V_CMPSX_NEQ_F32_e64	= 5452,
    V_CMPSX_NEQ_F32_e64_dpp	= 5453,
    V_CMPSX_NEQ_F32_nosdst_e32	= 5454,
    V_CMPSX_NEQ_F32_nosdst_e32_dpp	= 5455,
    V_CMPSX_NEQ_F32_nosdst_e64	= 5456,
    V_CMPSX_NEQ_F32_nosdst_e64_dpp	= 5457,
    V_CMPSX_NEQ_F32_nosdst_sdwa	= 5458,
    V_CMPSX_NEQ_F32_sdwa	= 5459,
    V_CMPSX_NEQ_F64_e32	= 5460,
    V_CMPSX_NEQ_F64_e64	= 5461,
    V_CMPSX_NEQ_F64_nosdst_e32	= 5462,
    V_CMPSX_NEQ_F64_nosdst_e64	= 5463,
    V_CMPSX_NGE_F32_e32	= 5464,
    V_CMPSX_NGE_F32_e32_dpp	= 5465,
    V_CMPSX_NGE_F32_e64	= 5466,
    V_CMPSX_NGE_F32_e64_dpp	= 5467,
    V_CMPSX_NGE_F32_nosdst_e32	= 5468,
    V_CMPSX_NGE_F32_nosdst_e32_dpp	= 5469,
    V_CMPSX_NGE_F32_nosdst_e64	= 5470,
    V_CMPSX_NGE_F32_nosdst_e64_dpp	= 5471,
    V_CMPSX_NGE_F32_nosdst_sdwa	= 5472,
    V_CMPSX_NGE_F32_sdwa	= 5473,
    V_CMPSX_NGE_F64_e32	= 5474,
    V_CMPSX_NGE_F64_e64	= 5475,
    V_CMPSX_NGE_F64_nosdst_e32	= 5476,
    V_CMPSX_NGE_F64_nosdst_e64	= 5477,
    V_CMPSX_NGT_F32_e32	= 5478,
    V_CMPSX_NGT_F32_e32_dpp	= 5479,
    V_CMPSX_NGT_F32_e64	= 5480,
    V_CMPSX_NGT_F32_e64_dpp	= 5481,
    V_CMPSX_NGT_F32_nosdst_e32	= 5482,
    V_CMPSX_NGT_F32_nosdst_e32_dpp	= 5483,
    V_CMPSX_NGT_F32_nosdst_e64	= 5484,
    V_CMPSX_NGT_F32_nosdst_e64_dpp	= 5485,
    V_CMPSX_NGT_F32_nosdst_sdwa	= 5486,
    V_CMPSX_NGT_F32_sdwa	= 5487,
    V_CMPSX_NGT_F64_e32	= 5488,
    V_CMPSX_NGT_F64_e64	= 5489,
    V_CMPSX_NGT_F64_nosdst_e32	= 5490,
    V_CMPSX_NGT_F64_nosdst_e64	= 5491,
    V_CMPSX_NLE_F32_e32	= 5492,
    V_CMPSX_NLE_F32_e32_dpp	= 5493,
    V_CMPSX_NLE_F32_e64	= 5494,
    V_CMPSX_NLE_F32_e64_dpp	= 5495,
    V_CMPSX_NLE_F32_nosdst_e32	= 5496,
    V_CMPSX_NLE_F32_nosdst_e32_dpp	= 5497,
    V_CMPSX_NLE_F32_nosdst_e64	= 5498,
    V_CMPSX_NLE_F32_nosdst_e64_dpp	= 5499,
    V_CMPSX_NLE_F32_nosdst_sdwa	= 5500,
    V_CMPSX_NLE_F32_sdwa	= 5501,
    V_CMPSX_NLE_F64_e32	= 5502,
    V_CMPSX_NLE_F64_e64	= 5503,
    V_CMPSX_NLE_F64_nosdst_e32	= 5504,
    V_CMPSX_NLE_F64_nosdst_e64	= 5505,
    V_CMPSX_NLG_F32_e32	= 5506,
    V_CMPSX_NLG_F32_e32_dpp	= 5507,
    V_CMPSX_NLG_F32_e64	= 5508,
    V_CMPSX_NLG_F32_e64_dpp	= 5509,
    V_CMPSX_NLG_F32_nosdst_e32	= 5510,
    V_CMPSX_NLG_F32_nosdst_e32_dpp	= 5511,
    V_CMPSX_NLG_F32_nosdst_e64	= 5512,
    V_CMPSX_NLG_F32_nosdst_e64_dpp	= 5513,
    V_CMPSX_NLG_F32_nosdst_sdwa	= 5514,
    V_CMPSX_NLG_F32_sdwa	= 5515,
    V_CMPSX_NLG_F64_e32	= 5516,
    V_CMPSX_NLG_F64_e64	= 5517,
    V_CMPSX_NLG_F64_nosdst_e32	= 5518,
    V_CMPSX_NLG_F64_nosdst_e64	= 5519,
    V_CMPSX_NLT_F32_e32	= 5520,
    V_CMPSX_NLT_F32_e32_dpp	= 5521,
    V_CMPSX_NLT_F32_e64	= 5522,
    V_CMPSX_NLT_F32_e64_dpp	= 5523,
    V_CMPSX_NLT_F32_nosdst_e32	= 5524,
    V_CMPSX_NLT_F32_nosdst_e32_dpp	= 5525,
    V_CMPSX_NLT_F32_nosdst_e64	= 5526,
    V_CMPSX_NLT_F32_nosdst_e64_dpp	= 5527,
    V_CMPSX_NLT_F32_nosdst_sdwa	= 5528,
    V_CMPSX_NLT_F32_sdwa	= 5529,
    V_CMPSX_NLT_F64_e32	= 5530,
    V_CMPSX_NLT_F64_e64	= 5531,
    V_CMPSX_NLT_F64_nosdst_e32	= 5532,
    V_CMPSX_NLT_F64_nosdst_e64	= 5533,
    V_CMPSX_O_F32_e32	= 5534,
    V_CMPSX_O_F32_e32_dpp	= 5535,
    V_CMPSX_O_F32_e64	= 5536,
    V_CMPSX_O_F32_e64_dpp	= 5537,
    V_CMPSX_O_F32_nosdst_e32	= 5538,
    V_CMPSX_O_F32_nosdst_e32_dpp	= 5539,
    V_CMPSX_O_F32_nosdst_e64	= 5540,
    V_CMPSX_O_F32_nosdst_e64_dpp	= 5541,
    V_CMPSX_O_F32_nosdst_sdwa	= 5542,
    V_CMPSX_O_F32_sdwa	= 5543,
    V_CMPSX_O_F64_e32	= 5544,
    V_CMPSX_O_F64_e64	= 5545,
    V_CMPSX_O_F64_nosdst_e32	= 5546,
    V_CMPSX_O_F64_nosdst_e64	= 5547,
    V_CMPSX_TRU_F32_e32	= 5548,
    V_CMPSX_TRU_F32_e32_dpp	= 5549,
    V_CMPSX_TRU_F32_e64	= 5550,
    V_CMPSX_TRU_F32_e64_dpp	= 5551,
    V_CMPSX_TRU_F32_nosdst_e32	= 5552,
    V_CMPSX_TRU_F32_nosdst_e32_dpp	= 5553,
    V_CMPSX_TRU_F32_nosdst_e64	= 5554,
    V_CMPSX_TRU_F32_nosdst_e64_dpp	= 5555,
    V_CMPSX_TRU_F32_nosdst_sdwa	= 5556,
    V_CMPSX_TRU_F32_sdwa	= 5557,
    V_CMPSX_TRU_F64_e32	= 5558,
    V_CMPSX_TRU_F64_e64	= 5559,
    V_CMPSX_TRU_F64_nosdst_e32	= 5560,
    V_CMPSX_TRU_F64_nosdst_e64	= 5561,
    V_CMPSX_U_F32_e32	= 5562,
    V_CMPSX_U_F32_e32_dpp	= 5563,
    V_CMPSX_U_F32_e64	= 5564,
    V_CMPSX_U_F32_e64_dpp	= 5565,
    V_CMPSX_U_F32_nosdst_e32	= 5566,
    V_CMPSX_U_F32_nosdst_e32_dpp	= 5567,
    V_CMPSX_U_F32_nosdst_e64	= 5568,
    V_CMPSX_U_F32_nosdst_e64_dpp	= 5569,
    V_CMPSX_U_F32_nosdst_sdwa	= 5570,
    V_CMPSX_U_F32_sdwa	= 5571,
    V_CMPSX_U_F64_e32	= 5572,
    V_CMPSX_U_F64_e64	= 5573,
    V_CMPSX_U_F64_nosdst_e32	= 5574,
    V_CMPSX_U_F64_nosdst_e64	= 5575,
    V_CMPS_EQ_F32_e32	= 5576,
    V_CMPS_EQ_F32_e32_dpp	= 5577,
    V_CMPS_EQ_F32_e64	= 5578,
    V_CMPS_EQ_F32_e64_dpp	= 5579,
    V_CMPS_EQ_F32_sdwa	= 5580,
    V_CMPS_EQ_F64_e32	= 5581,
    V_CMPS_EQ_F64_e64	= 5582,
    V_CMPS_F_F32_e32	= 5583,
    V_CMPS_F_F32_e32_dpp	= 5584,
    V_CMPS_F_F32_e64	= 5585,
    V_CMPS_F_F32_e64_dpp	= 5586,
    V_CMPS_F_F32_sdwa	= 5587,
    V_CMPS_F_F64_e32	= 5588,
    V_CMPS_F_F64_e64	= 5589,
    V_CMPS_GE_F32_e32	= 5590,
    V_CMPS_GE_F32_e32_dpp	= 5591,
    V_CMPS_GE_F32_e64	= 5592,
    V_CMPS_GE_F32_e64_dpp	= 5593,
    V_CMPS_GE_F32_sdwa	= 5594,
    V_CMPS_GE_F64_e32	= 5595,
    V_CMPS_GE_F64_e64	= 5596,
    V_CMPS_GT_F32_e32	= 5597,
    V_CMPS_GT_F32_e32_dpp	= 5598,
    V_CMPS_GT_F32_e64	= 5599,
    V_CMPS_GT_F32_e64_dpp	= 5600,
    V_CMPS_GT_F32_sdwa	= 5601,
    V_CMPS_GT_F64_e32	= 5602,
    V_CMPS_GT_F64_e64	= 5603,
    V_CMPS_LE_F32_e32	= 5604,
    V_CMPS_LE_F32_e32_dpp	= 5605,
    V_CMPS_LE_F32_e64	= 5606,
    V_CMPS_LE_F32_e64_dpp	= 5607,
    V_CMPS_LE_F32_sdwa	= 5608,
    V_CMPS_LE_F64_e32	= 5609,
    V_CMPS_LE_F64_e64	= 5610,
    V_CMPS_LG_F32_e32	= 5611,
    V_CMPS_LG_F32_e32_dpp	= 5612,
    V_CMPS_LG_F32_e64	= 5613,
    V_CMPS_LG_F32_e64_dpp	= 5614,
    V_CMPS_LG_F32_sdwa	= 5615,
    V_CMPS_LG_F64_e32	= 5616,
    V_CMPS_LG_F64_e64	= 5617,
    V_CMPS_LT_F32_e32	= 5618,
    V_CMPS_LT_F32_e32_dpp	= 5619,
    V_CMPS_LT_F32_e64	= 5620,
    V_CMPS_LT_F32_e64_dpp	= 5621,
    V_CMPS_LT_F32_sdwa	= 5622,
    V_CMPS_LT_F64_e32	= 5623,
    V_CMPS_LT_F64_e64	= 5624,
    V_CMPS_NEQ_F32_e32	= 5625,
    V_CMPS_NEQ_F32_e32_dpp	= 5626,
    V_CMPS_NEQ_F32_e64	= 5627,
    V_CMPS_NEQ_F32_e64_dpp	= 5628,
    V_CMPS_NEQ_F32_sdwa	= 5629,
    V_CMPS_NEQ_F64_e32	= 5630,
    V_CMPS_NEQ_F64_e64	= 5631,
    V_CMPS_NGE_F32_e32	= 5632,
    V_CMPS_NGE_F32_e32_dpp	= 5633,
    V_CMPS_NGE_F32_e64	= 5634,
    V_CMPS_NGE_F32_e64_dpp	= 5635,
    V_CMPS_NGE_F32_sdwa	= 5636,
    V_CMPS_NGE_F64_e32	= 5637,
    V_CMPS_NGE_F64_e64	= 5638,
    V_CMPS_NGT_F32_e32	= 5639,
    V_CMPS_NGT_F32_e32_dpp	= 5640,
    V_CMPS_NGT_F32_e64	= 5641,
    V_CMPS_NGT_F32_e64_dpp	= 5642,
    V_CMPS_NGT_F32_sdwa	= 5643,
    V_CMPS_NGT_F64_e32	= 5644,
    V_CMPS_NGT_F64_e64	= 5645,
    V_CMPS_NLE_F32_e32	= 5646,
    V_CMPS_NLE_F32_e32_dpp	= 5647,
    V_CMPS_NLE_F32_e64	= 5648,
    V_CMPS_NLE_F32_e64_dpp	= 5649,
    V_CMPS_NLE_F32_sdwa	= 5650,
    V_CMPS_NLE_F64_e32	= 5651,
    V_CMPS_NLE_F64_e64	= 5652,
    V_CMPS_NLG_F32_e32	= 5653,
    V_CMPS_NLG_F32_e32_dpp	= 5654,
    V_CMPS_NLG_F32_e64	= 5655,
    V_CMPS_NLG_F32_e64_dpp	= 5656,
    V_CMPS_NLG_F32_sdwa	= 5657,
    V_CMPS_NLG_F64_e32	= 5658,
    V_CMPS_NLG_F64_e64	= 5659,
    V_CMPS_NLT_F32_e32	= 5660,
    V_CMPS_NLT_F32_e32_dpp	= 5661,
    V_CMPS_NLT_F32_e64	= 5662,
    V_CMPS_NLT_F32_e64_dpp	= 5663,
    V_CMPS_NLT_F32_sdwa	= 5664,
    V_CMPS_NLT_F64_e32	= 5665,
    V_CMPS_NLT_F64_e64	= 5666,
    V_CMPS_O_F32_e32	= 5667,
    V_CMPS_O_F32_e32_dpp	= 5668,
    V_CMPS_O_F32_e64	= 5669,
    V_CMPS_O_F32_e64_dpp	= 5670,
    V_CMPS_O_F32_sdwa	= 5671,
    V_CMPS_O_F64_e32	= 5672,
    V_CMPS_O_F64_e64	= 5673,
    V_CMPS_TRU_F32_e32	= 5674,
    V_CMPS_TRU_F32_e32_dpp	= 5675,
    V_CMPS_TRU_F32_e64	= 5676,
    V_CMPS_TRU_F32_e64_dpp	= 5677,
    V_CMPS_TRU_F32_sdwa	= 5678,
    V_CMPS_TRU_F64_e32	= 5679,
    V_CMPS_TRU_F64_e64	= 5680,
    V_CMPS_U_F32_e32	= 5681,
    V_CMPS_U_F32_e32_dpp	= 5682,
    V_CMPS_U_F32_e64	= 5683,
    V_CMPS_U_F32_e64_dpp	= 5684,
    V_CMPS_U_F32_sdwa	= 5685,
    V_CMPS_U_F64_e32	= 5686,
    V_CMPS_U_F64_e64	= 5687,
    V_CMPX_CLASS_F16_e32	= 5688,
    V_CMPX_CLASS_F16_e32_dpp	= 5689,
    V_CMPX_CLASS_F16_e64	= 5690,
    V_CMPX_CLASS_F16_e64_dpp	= 5691,
    V_CMPX_CLASS_F16_nosdst_e32	= 5692,
    V_CMPX_CLASS_F16_nosdst_e32_dpp	= 5693,
    V_CMPX_CLASS_F16_nosdst_e64	= 5694,
    V_CMPX_CLASS_F16_nosdst_e64_dpp	= 5695,
    V_CMPX_CLASS_F16_nosdst_sdwa	= 5696,
    V_CMPX_CLASS_F16_sdwa	= 5697,
    V_CMPX_CLASS_F16_t16_e32	= 5698,
    V_CMPX_CLASS_F16_t16_e32_dpp	= 5699,
    V_CMPX_CLASS_F16_t16_e64	= 5700,
    V_CMPX_CLASS_F16_t16_e64_dpp	= 5701,
    V_CMPX_CLASS_F16_t16_nosdst_e32	= 5702,
    V_CMPX_CLASS_F16_t16_nosdst_e32_dpp	= 5703,
    V_CMPX_CLASS_F16_t16_nosdst_e64	= 5704,
    V_CMPX_CLASS_F16_t16_nosdst_e64_dpp	= 5705,
    V_CMPX_CLASS_F16_t16_nosdst_sdwa	= 5706,
    V_CMPX_CLASS_F16_t16_sdwa	= 5707,
    V_CMPX_CLASS_F32_e32	= 5708,
    V_CMPX_CLASS_F32_e32_dpp	= 5709,
    V_CMPX_CLASS_F32_e64	= 5710,
    V_CMPX_CLASS_F32_e64_dpp	= 5711,
    V_CMPX_CLASS_F32_nosdst_e32	= 5712,
    V_CMPX_CLASS_F32_nosdst_e32_dpp	= 5713,
    V_CMPX_CLASS_F32_nosdst_e64	= 5714,
    V_CMPX_CLASS_F32_nosdst_e64_dpp	= 5715,
    V_CMPX_CLASS_F32_nosdst_sdwa	= 5716,
    V_CMPX_CLASS_F32_sdwa	= 5717,
    V_CMPX_CLASS_F64_e32	= 5718,
    V_CMPX_CLASS_F64_e64	= 5719,
    V_CMPX_CLASS_F64_nosdst_e32	= 5720,
    V_CMPX_CLASS_F64_nosdst_e64	= 5721,
    V_CMPX_EQ_F16_e32	= 5722,
    V_CMPX_EQ_F16_e32_dpp	= 5723,
    V_CMPX_EQ_F16_e64	= 5724,
    V_CMPX_EQ_F16_e64_dpp	= 5725,
    V_CMPX_EQ_F16_nosdst_e32	= 5726,
    V_CMPX_EQ_F16_nosdst_e32_dpp	= 5727,
    V_CMPX_EQ_F16_nosdst_e64	= 5728,
    V_CMPX_EQ_F16_nosdst_e64_dpp	= 5729,
    V_CMPX_EQ_F16_nosdst_sdwa	= 5730,
    V_CMPX_EQ_F16_sdwa	= 5731,
    V_CMPX_EQ_F16_t16_e32	= 5732,
    V_CMPX_EQ_F16_t16_e32_dpp	= 5733,
    V_CMPX_EQ_F16_t16_e64	= 5734,
    V_CMPX_EQ_F16_t16_e64_dpp	= 5735,
    V_CMPX_EQ_F16_t16_nosdst_e32	= 5736,
    V_CMPX_EQ_F16_t16_nosdst_e32_dpp	= 5737,
    V_CMPX_EQ_F16_t16_nosdst_e64	= 5738,
    V_CMPX_EQ_F16_t16_nosdst_e64_dpp	= 5739,
    V_CMPX_EQ_F16_t16_nosdst_sdwa	= 5740,
    V_CMPX_EQ_F16_t16_sdwa	= 5741,
    V_CMPX_EQ_F32_e32	= 5742,
    V_CMPX_EQ_F32_e32_dpp	= 5743,
    V_CMPX_EQ_F32_e64	= 5744,
    V_CMPX_EQ_F32_e64_dpp	= 5745,
    V_CMPX_EQ_F32_nosdst_e32	= 5746,
    V_CMPX_EQ_F32_nosdst_e32_dpp	= 5747,
    V_CMPX_EQ_F32_nosdst_e64	= 5748,
    V_CMPX_EQ_F32_nosdst_e64_dpp	= 5749,
    V_CMPX_EQ_F32_nosdst_sdwa	= 5750,
    V_CMPX_EQ_F32_sdwa	= 5751,
    V_CMPX_EQ_F64_e32	= 5752,
    V_CMPX_EQ_F64_e64	= 5753,
    V_CMPX_EQ_F64_nosdst_e32	= 5754,
    V_CMPX_EQ_F64_nosdst_e64	= 5755,
    V_CMPX_EQ_I16_e32	= 5756,
    V_CMPX_EQ_I16_e32_dpp	= 5757,
    V_CMPX_EQ_I16_e64	= 5758,
    V_CMPX_EQ_I16_e64_dpp	= 5759,
    V_CMPX_EQ_I16_nosdst_e32	= 5760,
    V_CMPX_EQ_I16_nosdst_e32_dpp	= 5761,
    V_CMPX_EQ_I16_nosdst_e64	= 5762,
    V_CMPX_EQ_I16_nosdst_e64_dpp	= 5763,
    V_CMPX_EQ_I16_nosdst_sdwa	= 5764,
    V_CMPX_EQ_I16_sdwa	= 5765,
    V_CMPX_EQ_I16_t16_e32	= 5766,
    V_CMPX_EQ_I16_t16_e32_dpp	= 5767,
    V_CMPX_EQ_I16_t16_e64	= 5768,
    V_CMPX_EQ_I16_t16_e64_dpp	= 5769,
    V_CMPX_EQ_I16_t16_nosdst_e32	= 5770,
    V_CMPX_EQ_I16_t16_nosdst_e32_dpp	= 5771,
    V_CMPX_EQ_I16_t16_nosdst_e64	= 5772,
    V_CMPX_EQ_I16_t16_nosdst_e64_dpp	= 5773,
    V_CMPX_EQ_I16_t16_nosdst_sdwa	= 5774,
    V_CMPX_EQ_I16_t16_sdwa	= 5775,
    V_CMPX_EQ_I32_e32	= 5776,
    V_CMPX_EQ_I32_e32_dpp	= 5777,
    V_CMPX_EQ_I32_e64	= 5778,
    V_CMPX_EQ_I32_e64_dpp	= 5779,
    V_CMPX_EQ_I32_nosdst_e32	= 5780,
    V_CMPX_EQ_I32_nosdst_e32_dpp	= 5781,
    V_CMPX_EQ_I32_nosdst_e64	= 5782,
    V_CMPX_EQ_I32_nosdst_e64_dpp	= 5783,
    V_CMPX_EQ_I32_nosdst_sdwa	= 5784,
    V_CMPX_EQ_I32_sdwa	= 5785,
    V_CMPX_EQ_I64_e32	= 5786,
    V_CMPX_EQ_I64_e64	= 5787,
    V_CMPX_EQ_I64_nosdst_e32	= 5788,
    V_CMPX_EQ_I64_nosdst_e64	= 5789,
    V_CMPX_EQ_U16_e32	= 5790,
    V_CMPX_EQ_U16_e32_dpp	= 5791,
    V_CMPX_EQ_U16_e64	= 5792,
    V_CMPX_EQ_U16_e64_dpp	= 5793,
    V_CMPX_EQ_U16_nosdst_e32	= 5794,
    V_CMPX_EQ_U16_nosdst_e32_dpp	= 5795,
    V_CMPX_EQ_U16_nosdst_e64	= 5796,
    V_CMPX_EQ_U16_nosdst_e64_dpp	= 5797,
    V_CMPX_EQ_U16_nosdst_sdwa	= 5798,
    V_CMPX_EQ_U16_sdwa	= 5799,
    V_CMPX_EQ_U16_t16_e32	= 5800,
    V_CMPX_EQ_U16_t16_e32_dpp	= 5801,
    V_CMPX_EQ_U16_t16_e64	= 5802,
    V_CMPX_EQ_U16_t16_e64_dpp	= 5803,
    V_CMPX_EQ_U16_t16_nosdst_e32	= 5804,
    V_CMPX_EQ_U16_t16_nosdst_e32_dpp	= 5805,
    V_CMPX_EQ_U16_t16_nosdst_e64	= 5806,
    V_CMPX_EQ_U16_t16_nosdst_e64_dpp	= 5807,
    V_CMPX_EQ_U16_t16_nosdst_sdwa	= 5808,
    V_CMPX_EQ_U16_t16_sdwa	= 5809,
    V_CMPX_EQ_U32_e32	= 5810,
    V_CMPX_EQ_U32_e32_dpp	= 5811,
    V_CMPX_EQ_U32_e64	= 5812,
    V_CMPX_EQ_U32_e64_dpp	= 5813,
    V_CMPX_EQ_U32_nosdst_e32	= 5814,
    V_CMPX_EQ_U32_nosdst_e32_dpp	= 5815,
    V_CMPX_EQ_U32_nosdst_e64	= 5816,
    V_CMPX_EQ_U32_nosdst_e64_dpp	= 5817,
    V_CMPX_EQ_U32_nosdst_sdwa	= 5818,
    V_CMPX_EQ_U32_sdwa	= 5819,
    V_CMPX_EQ_U64_e32	= 5820,
    V_CMPX_EQ_U64_e64	= 5821,
    V_CMPX_EQ_U64_nosdst_e32	= 5822,
    V_CMPX_EQ_U64_nosdst_e64	= 5823,
    V_CMPX_F_F16_e32	= 5824,
    V_CMPX_F_F16_e32_dpp	= 5825,
    V_CMPX_F_F16_e64	= 5826,
    V_CMPX_F_F16_e64_dpp	= 5827,
    V_CMPX_F_F16_nosdst_e32	= 5828,
    V_CMPX_F_F16_nosdst_e32_dpp	= 5829,
    V_CMPX_F_F16_nosdst_e64	= 5830,
    V_CMPX_F_F16_nosdst_e64_dpp	= 5831,
    V_CMPX_F_F16_nosdst_sdwa	= 5832,
    V_CMPX_F_F16_sdwa	= 5833,
    V_CMPX_F_F16_t16_e32	= 5834,
    V_CMPX_F_F16_t16_e32_dpp	= 5835,
    V_CMPX_F_F16_t16_e64	= 5836,
    V_CMPX_F_F16_t16_e64_dpp	= 5837,
    V_CMPX_F_F16_t16_nosdst_e32	= 5838,
    V_CMPX_F_F16_t16_nosdst_e32_dpp	= 5839,
    V_CMPX_F_F16_t16_nosdst_e64	= 5840,
    V_CMPX_F_F16_t16_nosdst_e64_dpp	= 5841,
    V_CMPX_F_F16_t16_nosdst_sdwa	= 5842,
    V_CMPX_F_F16_t16_sdwa	= 5843,
    V_CMPX_F_F32_e32	= 5844,
    V_CMPX_F_F32_e32_dpp	= 5845,
    V_CMPX_F_F32_e64	= 5846,
    V_CMPX_F_F32_e64_dpp	= 5847,
    V_CMPX_F_F32_nosdst_e32	= 5848,
    V_CMPX_F_F32_nosdst_e32_dpp	= 5849,
    V_CMPX_F_F32_nosdst_e64	= 5850,
    V_CMPX_F_F32_nosdst_e64_dpp	= 5851,
    V_CMPX_F_F32_nosdst_sdwa	= 5852,
    V_CMPX_F_F32_sdwa	= 5853,
    V_CMPX_F_F64_e32	= 5854,
    V_CMPX_F_F64_e64	= 5855,
    V_CMPX_F_F64_nosdst_e32	= 5856,
    V_CMPX_F_F64_nosdst_e64	= 5857,
    V_CMPX_F_I16_e32	= 5858,
    V_CMPX_F_I16_e32_dpp	= 5859,
    V_CMPX_F_I16_e64	= 5860,
    V_CMPX_F_I16_e64_dpp	= 5861,
    V_CMPX_F_I16_nosdst_e32	= 5862,
    V_CMPX_F_I16_nosdst_e32_dpp	= 5863,
    V_CMPX_F_I16_nosdst_e64	= 5864,
    V_CMPX_F_I16_nosdst_e64_dpp	= 5865,
    V_CMPX_F_I16_nosdst_sdwa	= 5866,
    V_CMPX_F_I16_sdwa	= 5867,
    V_CMPX_F_I16_t16_e32	= 5868,
    V_CMPX_F_I16_t16_e32_dpp	= 5869,
    V_CMPX_F_I16_t16_e64	= 5870,
    V_CMPX_F_I16_t16_e64_dpp	= 5871,
    V_CMPX_F_I16_t16_nosdst_e32	= 5872,
    V_CMPX_F_I16_t16_nosdst_e32_dpp	= 5873,
    V_CMPX_F_I16_t16_nosdst_e64	= 5874,
    V_CMPX_F_I16_t16_nosdst_e64_dpp	= 5875,
    V_CMPX_F_I16_t16_nosdst_sdwa	= 5876,
    V_CMPX_F_I16_t16_sdwa	= 5877,
    V_CMPX_F_I32_e32	= 5878,
    V_CMPX_F_I32_e32_dpp	= 5879,
    V_CMPX_F_I32_e64	= 5880,
    V_CMPX_F_I32_e64_dpp	= 5881,
    V_CMPX_F_I32_nosdst_e32	= 5882,
    V_CMPX_F_I32_nosdst_e32_dpp	= 5883,
    V_CMPX_F_I32_nosdst_e64	= 5884,
    V_CMPX_F_I32_nosdst_e64_dpp	= 5885,
    V_CMPX_F_I32_nosdst_sdwa	= 5886,
    V_CMPX_F_I32_sdwa	= 5887,
    V_CMPX_F_I64_e32	= 5888,
    V_CMPX_F_I64_e64	= 5889,
    V_CMPX_F_I64_nosdst_e32	= 5890,
    V_CMPX_F_I64_nosdst_e64	= 5891,
    V_CMPX_F_U16_e32	= 5892,
    V_CMPX_F_U16_e32_dpp	= 5893,
    V_CMPX_F_U16_e64	= 5894,
    V_CMPX_F_U16_e64_dpp	= 5895,
    V_CMPX_F_U16_nosdst_e32	= 5896,
    V_CMPX_F_U16_nosdst_e32_dpp	= 5897,
    V_CMPX_F_U16_nosdst_e64	= 5898,
    V_CMPX_F_U16_nosdst_e64_dpp	= 5899,
    V_CMPX_F_U16_nosdst_sdwa	= 5900,
    V_CMPX_F_U16_sdwa	= 5901,
    V_CMPX_F_U16_t16_e32	= 5902,
    V_CMPX_F_U16_t16_e32_dpp	= 5903,
    V_CMPX_F_U16_t16_e64	= 5904,
    V_CMPX_F_U16_t16_e64_dpp	= 5905,
    V_CMPX_F_U16_t16_nosdst_e32	= 5906,
    V_CMPX_F_U16_t16_nosdst_e32_dpp	= 5907,
    V_CMPX_F_U16_t16_nosdst_e64	= 5908,
    V_CMPX_F_U16_t16_nosdst_e64_dpp	= 5909,
    V_CMPX_F_U16_t16_nosdst_sdwa	= 5910,
    V_CMPX_F_U16_t16_sdwa	= 5911,
    V_CMPX_F_U32_e32	= 5912,
    V_CMPX_F_U32_e32_dpp	= 5913,
    V_CMPX_F_U32_e64	= 5914,
    V_CMPX_F_U32_e64_dpp	= 5915,
    V_CMPX_F_U32_nosdst_e32	= 5916,
    V_CMPX_F_U32_nosdst_e32_dpp	= 5917,
    V_CMPX_F_U32_nosdst_e64	= 5918,
    V_CMPX_F_U32_nosdst_e64_dpp	= 5919,
    V_CMPX_F_U32_nosdst_sdwa	= 5920,
    V_CMPX_F_U32_sdwa	= 5921,
    V_CMPX_F_U64_e32	= 5922,
    V_CMPX_F_U64_e64	= 5923,
    V_CMPX_F_U64_nosdst_e32	= 5924,
    V_CMPX_F_U64_nosdst_e64	= 5925,
    V_CMPX_GE_F16_e32	= 5926,
    V_CMPX_GE_F16_e32_dpp	= 5927,
    V_CMPX_GE_F16_e64	= 5928,
    V_CMPX_GE_F16_e64_dpp	= 5929,
    V_CMPX_GE_F16_nosdst_e32	= 5930,
    V_CMPX_GE_F16_nosdst_e32_dpp	= 5931,
    V_CMPX_GE_F16_nosdst_e64	= 5932,
    V_CMPX_GE_F16_nosdst_e64_dpp	= 5933,
    V_CMPX_GE_F16_nosdst_sdwa	= 5934,
    V_CMPX_GE_F16_sdwa	= 5935,
    V_CMPX_GE_F16_t16_e32	= 5936,
    V_CMPX_GE_F16_t16_e32_dpp	= 5937,
    V_CMPX_GE_F16_t16_e64	= 5938,
    V_CMPX_GE_F16_t16_e64_dpp	= 5939,
    V_CMPX_GE_F16_t16_nosdst_e32	= 5940,
    V_CMPX_GE_F16_t16_nosdst_e32_dpp	= 5941,
    V_CMPX_GE_F16_t16_nosdst_e64	= 5942,
    V_CMPX_GE_F16_t16_nosdst_e64_dpp	= 5943,
    V_CMPX_GE_F16_t16_nosdst_sdwa	= 5944,
    V_CMPX_GE_F16_t16_sdwa	= 5945,
    V_CMPX_GE_F32_e32	= 5946,
    V_CMPX_GE_F32_e32_dpp	= 5947,
    V_CMPX_GE_F32_e64	= 5948,
    V_CMPX_GE_F32_e64_dpp	= 5949,
    V_CMPX_GE_F32_nosdst_e32	= 5950,
    V_CMPX_GE_F32_nosdst_e32_dpp	= 5951,
    V_CMPX_GE_F32_nosdst_e64	= 5952,
    V_CMPX_GE_F32_nosdst_e64_dpp	= 5953,
    V_CMPX_GE_F32_nosdst_sdwa	= 5954,
    V_CMPX_GE_F32_sdwa	= 5955,
    V_CMPX_GE_F64_e32	= 5956,
    V_CMPX_GE_F64_e64	= 5957,
    V_CMPX_GE_F64_nosdst_e32	= 5958,
    V_CMPX_GE_F64_nosdst_e64	= 5959,
    V_CMPX_GE_I16_e32	= 5960,
    V_CMPX_GE_I16_e32_dpp	= 5961,
    V_CMPX_GE_I16_e64	= 5962,
    V_CMPX_GE_I16_e64_dpp	= 5963,
    V_CMPX_GE_I16_nosdst_e32	= 5964,
    V_CMPX_GE_I16_nosdst_e32_dpp	= 5965,
    V_CMPX_GE_I16_nosdst_e64	= 5966,
    V_CMPX_GE_I16_nosdst_e64_dpp	= 5967,
    V_CMPX_GE_I16_nosdst_sdwa	= 5968,
    V_CMPX_GE_I16_sdwa	= 5969,
    V_CMPX_GE_I16_t16_e32	= 5970,
    V_CMPX_GE_I16_t16_e32_dpp	= 5971,
    V_CMPX_GE_I16_t16_e64	= 5972,
    V_CMPX_GE_I16_t16_e64_dpp	= 5973,
    V_CMPX_GE_I16_t16_nosdst_e32	= 5974,
    V_CMPX_GE_I16_t16_nosdst_e32_dpp	= 5975,
    V_CMPX_GE_I16_t16_nosdst_e64	= 5976,
    V_CMPX_GE_I16_t16_nosdst_e64_dpp	= 5977,
    V_CMPX_GE_I16_t16_nosdst_sdwa	= 5978,
    V_CMPX_GE_I16_t16_sdwa	= 5979,
    V_CMPX_GE_I32_e32	= 5980,
    V_CMPX_GE_I32_e32_dpp	= 5981,
    V_CMPX_GE_I32_e64	= 5982,
    V_CMPX_GE_I32_e64_dpp	= 5983,
    V_CMPX_GE_I32_nosdst_e32	= 5984,
    V_CMPX_GE_I32_nosdst_e32_dpp	= 5985,
    V_CMPX_GE_I32_nosdst_e64	= 5986,
    V_CMPX_GE_I32_nosdst_e64_dpp	= 5987,
    V_CMPX_GE_I32_nosdst_sdwa	= 5988,
    V_CMPX_GE_I32_sdwa	= 5989,
    V_CMPX_GE_I64_e32	= 5990,
    V_CMPX_GE_I64_e64	= 5991,
    V_CMPX_GE_I64_nosdst_e32	= 5992,
    V_CMPX_GE_I64_nosdst_e64	= 5993,
    V_CMPX_GE_U16_e32	= 5994,
    V_CMPX_GE_U16_e32_dpp	= 5995,
    V_CMPX_GE_U16_e64	= 5996,
    V_CMPX_GE_U16_e64_dpp	= 5997,
    V_CMPX_GE_U16_nosdst_e32	= 5998,
    V_CMPX_GE_U16_nosdst_e32_dpp	= 5999,
    V_CMPX_GE_U16_nosdst_e64	= 6000,
    V_CMPX_GE_U16_nosdst_e64_dpp	= 6001,
    V_CMPX_GE_U16_nosdst_sdwa	= 6002,
    V_CMPX_GE_U16_sdwa	= 6003,
    V_CMPX_GE_U16_t16_e32	= 6004,
    V_CMPX_GE_U16_t16_e32_dpp	= 6005,
    V_CMPX_GE_U16_t16_e64	= 6006,
    V_CMPX_GE_U16_t16_e64_dpp	= 6007,
    V_CMPX_GE_U16_t16_nosdst_e32	= 6008,
    V_CMPX_GE_U16_t16_nosdst_e32_dpp	= 6009,
    V_CMPX_GE_U16_t16_nosdst_e64	= 6010,
    V_CMPX_GE_U16_t16_nosdst_e64_dpp	= 6011,
    V_CMPX_GE_U16_t16_nosdst_sdwa	= 6012,
    V_CMPX_GE_U16_t16_sdwa	= 6013,
    V_CMPX_GE_U32_e32	= 6014,
    V_CMPX_GE_U32_e32_dpp	= 6015,
    V_CMPX_GE_U32_e64	= 6016,
    V_CMPX_GE_U32_e64_dpp	= 6017,
    V_CMPX_GE_U32_nosdst_e32	= 6018,
    V_CMPX_GE_U32_nosdst_e32_dpp	= 6019,
    V_CMPX_GE_U32_nosdst_e64	= 6020,
    V_CMPX_GE_U32_nosdst_e64_dpp	= 6021,
    V_CMPX_GE_U32_nosdst_sdwa	= 6022,
    V_CMPX_GE_U32_sdwa	= 6023,
    V_CMPX_GE_U64_e32	= 6024,
    V_CMPX_GE_U64_e64	= 6025,
    V_CMPX_GE_U64_nosdst_e32	= 6026,
    V_CMPX_GE_U64_nosdst_e64	= 6027,
    V_CMPX_GT_F16_e32	= 6028,
    V_CMPX_GT_F16_e32_dpp	= 6029,
    V_CMPX_GT_F16_e64	= 6030,
    V_CMPX_GT_F16_e64_dpp	= 6031,
    V_CMPX_GT_F16_nosdst_e32	= 6032,
    V_CMPX_GT_F16_nosdst_e32_dpp	= 6033,
    V_CMPX_GT_F16_nosdst_e64	= 6034,
    V_CMPX_GT_F16_nosdst_e64_dpp	= 6035,
    V_CMPX_GT_F16_nosdst_sdwa	= 6036,
    V_CMPX_GT_F16_sdwa	= 6037,
    V_CMPX_GT_F16_t16_e32	= 6038,
    V_CMPX_GT_F16_t16_e32_dpp	= 6039,
    V_CMPX_GT_F16_t16_e64	= 6040,
    V_CMPX_GT_F16_t16_e64_dpp	= 6041,
    V_CMPX_GT_F16_t16_nosdst_e32	= 6042,
    V_CMPX_GT_F16_t16_nosdst_e32_dpp	= 6043,
    V_CMPX_GT_F16_t16_nosdst_e64	= 6044,
    V_CMPX_GT_F16_t16_nosdst_e64_dpp	= 6045,
    V_CMPX_GT_F16_t16_nosdst_sdwa	= 6046,
    V_CMPX_GT_F16_t16_sdwa	= 6047,
    V_CMPX_GT_F32_e32	= 6048,
    V_CMPX_GT_F32_e32_dpp	= 6049,
    V_CMPX_GT_F32_e64	= 6050,
    V_CMPX_GT_F32_e64_dpp	= 6051,
    V_CMPX_GT_F32_nosdst_e32	= 6052,
    V_CMPX_GT_F32_nosdst_e32_dpp	= 6053,
    V_CMPX_GT_F32_nosdst_e64	= 6054,
    V_CMPX_GT_F32_nosdst_e64_dpp	= 6055,
    V_CMPX_GT_F32_nosdst_sdwa	= 6056,
    V_CMPX_GT_F32_sdwa	= 6057,
    V_CMPX_GT_F64_e32	= 6058,
    V_CMPX_GT_F64_e64	= 6059,
    V_CMPX_GT_F64_nosdst_e32	= 6060,
    V_CMPX_GT_F64_nosdst_e64	= 6061,
    V_CMPX_GT_I16_e32	= 6062,
    V_CMPX_GT_I16_e32_dpp	= 6063,
    V_CMPX_GT_I16_e64	= 6064,
    V_CMPX_GT_I16_e64_dpp	= 6065,
    V_CMPX_GT_I16_nosdst_e32	= 6066,
    V_CMPX_GT_I16_nosdst_e32_dpp	= 6067,
    V_CMPX_GT_I16_nosdst_e64	= 6068,
    V_CMPX_GT_I16_nosdst_e64_dpp	= 6069,
    V_CMPX_GT_I16_nosdst_sdwa	= 6070,
    V_CMPX_GT_I16_sdwa	= 6071,
    V_CMPX_GT_I16_t16_e32	= 6072,
    V_CMPX_GT_I16_t16_e32_dpp	= 6073,
    V_CMPX_GT_I16_t16_e64	= 6074,
    V_CMPX_GT_I16_t16_e64_dpp	= 6075,
    V_CMPX_GT_I16_t16_nosdst_e32	= 6076,
    V_CMPX_GT_I16_t16_nosdst_e32_dpp	= 6077,
    V_CMPX_GT_I16_t16_nosdst_e64	= 6078,
    V_CMPX_GT_I16_t16_nosdst_e64_dpp	= 6079,
    V_CMPX_GT_I16_t16_nosdst_sdwa	= 6080,
    V_CMPX_GT_I16_t16_sdwa	= 6081,
    V_CMPX_GT_I32_e32	= 6082,
    V_CMPX_GT_I32_e32_dpp	= 6083,
    V_CMPX_GT_I32_e64	= 6084,
    V_CMPX_GT_I32_e64_dpp	= 6085,
    V_CMPX_GT_I32_nosdst_e32	= 6086,
    V_CMPX_GT_I32_nosdst_e32_dpp	= 6087,
    V_CMPX_GT_I32_nosdst_e64	= 6088,
    V_CMPX_GT_I32_nosdst_e64_dpp	= 6089,
    V_CMPX_GT_I32_nosdst_sdwa	= 6090,
    V_CMPX_GT_I32_sdwa	= 6091,
    V_CMPX_GT_I64_e32	= 6092,
    V_CMPX_GT_I64_e64	= 6093,
    V_CMPX_GT_I64_nosdst_e32	= 6094,
    V_CMPX_GT_I64_nosdst_e64	= 6095,
    V_CMPX_GT_U16_e32	= 6096,
    V_CMPX_GT_U16_e32_dpp	= 6097,
    V_CMPX_GT_U16_e64	= 6098,
    V_CMPX_GT_U16_e64_dpp	= 6099,
    V_CMPX_GT_U16_nosdst_e32	= 6100,
    V_CMPX_GT_U16_nosdst_e32_dpp	= 6101,
    V_CMPX_GT_U16_nosdst_e64	= 6102,
    V_CMPX_GT_U16_nosdst_e64_dpp	= 6103,
    V_CMPX_GT_U16_nosdst_sdwa	= 6104,
    V_CMPX_GT_U16_sdwa	= 6105,
    V_CMPX_GT_U16_t16_e32	= 6106,
    V_CMPX_GT_U16_t16_e32_dpp	= 6107,
    V_CMPX_GT_U16_t16_e64	= 6108,
    V_CMPX_GT_U16_t16_e64_dpp	= 6109,
    V_CMPX_GT_U16_t16_nosdst_e32	= 6110,
    V_CMPX_GT_U16_t16_nosdst_e32_dpp	= 6111,
    V_CMPX_GT_U16_t16_nosdst_e64	= 6112,
    V_CMPX_GT_U16_t16_nosdst_e64_dpp	= 6113,
    V_CMPX_GT_U16_t16_nosdst_sdwa	= 6114,
    V_CMPX_GT_U16_t16_sdwa	= 6115,
    V_CMPX_GT_U32_e32	= 6116,
    V_CMPX_GT_U32_e32_dpp	= 6117,
    V_CMPX_GT_U32_e64	= 6118,
    V_CMPX_GT_U32_e64_dpp	= 6119,
    V_CMPX_GT_U32_nosdst_e32	= 6120,
    V_CMPX_GT_U32_nosdst_e32_dpp	= 6121,
    V_CMPX_GT_U32_nosdst_e64	= 6122,
    V_CMPX_GT_U32_nosdst_e64_dpp	= 6123,
    V_CMPX_GT_U32_nosdst_sdwa	= 6124,
    V_CMPX_GT_U32_sdwa	= 6125,
    V_CMPX_GT_U64_e32	= 6126,
    V_CMPX_GT_U64_e64	= 6127,
    V_CMPX_GT_U64_nosdst_e32	= 6128,
    V_CMPX_GT_U64_nosdst_e64	= 6129,
    V_CMPX_LE_F16_e32	= 6130,
    V_CMPX_LE_F16_e32_dpp	= 6131,
    V_CMPX_LE_F16_e64	= 6132,
    V_CMPX_LE_F16_e64_dpp	= 6133,
    V_CMPX_LE_F16_nosdst_e32	= 6134,
    V_CMPX_LE_F16_nosdst_e32_dpp	= 6135,
    V_CMPX_LE_F16_nosdst_e64	= 6136,
    V_CMPX_LE_F16_nosdst_e64_dpp	= 6137,
    V_CMPX_LE_F16_nosdst_sdwa	= 6138,
    V_CMPX_LE_F16_sdwa	= 6139,
    V_CMPX_LE_F16_t16_e32	= 6140,
    V_CMPX_LE_F16_t16_e32_dpp	= 6141,
    V_CMPX_LE_F16_t16_e64	= 6142,
    V_CMPX_LE_F16_t16_e64_dpp	= 6143,
    V_CMPX_LE_F16_t16_nosdst_e32	= 6144,
    V_CMPX_LE_F16_t16_nosdst_e32_dpp	= 6145,
    V_CMPX_LE_F16_t16_nosdst_e64	= 6146,
    V_CMPX_LE_F16_t16_nosdst_e64_dpp	= 6147,
    V_CMPX_LE_F16_t16_nosdst_sdwa	= 6148,
    V_CMPX_LE_F16_t16_sdwa	= 6149,
    V_CMPX_LE_F32_e32	= 6150,
    V_CMPX_LE_F32_e32_dpp	= 6151,
    V_CMPX_LE_F32_e64	= 6152,
    V_CMPX_LE_F32_e64_dpp	= 6153,
    V_CMPX_LE_F32_nosdst_e32	= 6154,
    V_CMPX_LE_F32_nosdst_e32_dpp	= 6155,
    V_CMPX_LE_F32_nosdst_e64	= 6156,
    V_CMPX_LE_F32_nosdst_e64_dpp	= 6157,
    V_CMPX_LE_F32_nosdst_sdwa	= 6158,
    V_CMPX_LE_F32_sdwa	= 6159,
    V_CMPX_LE_F64_e32	= 6160,
    V_CMPX_LE_F64_e64	= 6161,
    V_CMPX_LE_F64_nosdst_e32	= 6162,
    V_CMPX_LE_F64_nosdst_e64	= 6163,
    V_CMPX_LE_I16_e32	= 6164,
    V_CMPX_LE_I16_e32_dpp	= 6165,
    V_CMPX_LE_I16_e64	= 6166,
    V_CMPX_LE_I16_e64_dpp	= 6167,
    V_CMPX_LE_I16_nosdst_e32	= 6168,
    V_CMPX_LE_I16_nosdst_e32_dpp	= 6169,
    V_CMPX_LE_I16_nosdst_e64	= 6170,
    V_CMPX_LE_I16_nosdst_e64_dpp	= 6171,
    V_CMPX_LE_I16_nosdst_sdwa	= 6172,
    V_CMPX_LE_I16_sdwa	= 6173,
    V_CMPX_LE_I16_t16_e32	= 6174,
    V_CMPX_LE_I16_t16_e32_dpp	= 6175,
    V_CMPX_LE_I16_t16_e64	= 6176,
    V_CMPX_LE_I16_t16_e64_dpp	= 6177,
    V_CMPX_LE_I16_t16_nosdst_e32	= 6178,
    V_CMPX_LE_I16_t16_nosdst_e32_dpp	= 6179,
    V_CMPX_LE_I16_t16_nosdst_e64	= 6180,
    V_CMPX_LE_I16_t16_nosdst_e64_dpp	= 6181,
    V_CMPX_LE_I16_t16_nosdst_sdwa	= 6182,
    V_CMPX_LE_I16_t16_sdwa	= 6183,
    V_CMPX_LE_I32_e32	= 6184,
    V_CMPX_LE_I32_e32_dpp	= 6185,
    V_CMPX_LE_I32_e64	= 6186,
    V_CMPX_LE_I32_e64_dpp	= 6187,
    V_CMPX_LE_I32_nosdst_e32	= 6188,
    V_CMPX_LE_I32_nosdst_e32_dpp	= 6189,
    V_CMPX_LE_I32_nosdst_e64	= 6190,
    V_CMPX_LE_I32_nosdst_e64_dpp	= 6191,
    V_CMPX_LE_I32_nosdst_sdwa	= 6192,
    V_CMPX_LE_I32_sdwa	= 6193,
    V_CMPX_LE_I64_e32	= 6194,
    V_CMPX_LE_I64_e64	= 6195,
    V_CMPX_LE_I64_nosdst_e32	= 6196,
    V_CMPX_LE_I64_nosdst_e64	= 6197,
    V_CMPX_LE_U16_e32	= 6198,
    V_CMPX_LE_U16_e32_dpp	= 6199,
    V_CMPX_LE_U16_e64	= 6200,
    V_CMPX_LE_U16_e64_dpp	= 6201,
    V_CMPX_LE_U16_nosdst_e32	= 6202,
    V_CMPX_LE_U16_nosdst_e32_dpp	= 6203,
    V_CMPX_LE_U16_nosdst_e64	= 6204,
    V_CMPX_LE_U16_nosdst_e64_dpp	= 6205,
    V_CMPX_LE_U16_nosdst_sdwa	= 6206,
    V_CMPX_LE_U16_sdwa	= 6207,
    V_CMPX_LE_U16_t16_e32	= 6208,
    V_CMPX_LE_U16_t16_e32_dpp	= 6209,
    V_CMPX_LE_U16_t16_e64	= 6210,
    V_CMPX_LE_U16_t16_e64_dpp	= 6211,
    V_CMPX_LE_U16_t16_nosdst_e32	= 6212,
    V_CMPX_LE_U16_t16_nosdst_e32_dpp	= 6213,
    V_CMPX_LE_U16_t16_nosdst_e64	= 6214,
    V_CMPX_LE_U16_t16_nosdst_e64_dpp	= 6215,
    V_CMPX_LE_U16_t16_nosdst_sdwa	= 6216,
    V_CMPX_LE_U16_t16_sdwa	= 6217,
    V_CMPX_LE_U32_e32	= 6218,
    V_CMPX_LE_U32_e32_dpp	= 6219,
    V_CMPX_LE_U32_e64	= 6220,
    V_CMPX_LE_U32_e64_dpp	= 6221,
    V_CMPX_LE_U32_nosdst_e32	= 6222,
    V_CMPX_LE_U32_nosdst_e32_dpp	= 6223,
    V_CMPX_LE_U32_nosdst_e64	= 6224,
    V_CMPX_LE_U32_nosdst_e64_dpp	= 6225,
    V_CMPX_LE_U32_nosdst_sdwa	= 6226,
    V_CMPX_LE_U32_sdwa	= 6227,
    V_CMPX_LE_U64_e32	= 6228,
    V_CMPX_LE_U64_e64	= 6229,
    V_CMPX_LE_U64_nosdst_e32	= 6230,
    V_CMPX_LE_U64_nosdst_e64	= 6231,
    V_CMPX_LG_F16_e32	= 6232,
    V_CMPX_LG_F16_e32_dpp	= 6233,
    V_CMPX_LG_F16_e64	= 6234,
    V_CMPX_LG_F16_e64_dpp	= 6235,
    V_CMPX_LG_F16_nosdst_e32	= 6236,
    V_CMPX_LG_F16_nosdst_e32_dpp	= 6237,
    V_CMPX_LG_F16_nosdst_e64	= 6238,
    V_CMPX_LG_F16_nosdst_e64_dpp	= 6239,
    V_CMPX_LG_F16_nosdst_sdwa	= 6240,
    V_CMPX_LG_F16_sdwa	= 6241,
    V_CMPX_LG_F16_t16_e32	= 6242,
    V_CMPX_LG_F16_t16_e32_dpp	= 6243,
    V_CMPX_LG_F16_t16_e64	= 6244,
    V_CMPX_LG_F16_t16_e64_dpp	= 6245,
    V_CMPX_LG_F16_t16_nosdst_e32	= 6246,
    V_CMPX_LG_F16_t16_nosdst_e32_dpp	= 6247,
    V_CMPX_LG_F16_t16_nosdst_e64	= 6248,
    V_CMPX_LG_F16_t16_nosdst_e64_dpp	= 6249,
    V_CMPX_LG_F16_t16_nosdst_sdwa	= 6250,
    V_CMPX_LG_F16_t16_sdwa	= 6251,
    V_CMPX_LG_F32_e32	= 6252,
    V_CMPX_LG_F32_e32_dpp	= 6253,
    V_CMPX_LG_F32_e64	= 6254,
    V_CMPX_LG_F32_e64_dpp	= 6255,
    V_CMPX_LG_F32_nosdst_e32	= 6256,
    V_CMPX_LG_F32_nosdst_e32_dpp	= 6257,
    V_CMPX_LG_F32_nosdst_e64	= 6258,
    V_CMPX_LG_F32_nosdst_e64_dpp	= 6259,
    V_CMPX_LG_F32_nosdst_sdwa	= 6260,
    V_CMPX_LG_F32_sdwa	= 6261,
    V_CMPX_LG_F64_e32	= 6262,
    V_CMPX_LG_F64_e64	= 6263,
    V_CMPX_LG_F64_nosdst_e32	= 6264,
    V_CMPX_LG_F64_nosdst_e64	= 6265,
    V_CMPX_LT_F16_e32	= 6266,
    V_CMPX_LT_F16_e32_dpp	= 6267,
    V_CMPX_LT_F16_e64	= 6268,
    V_CMPX_LT_F16_e64_dpp	= 6269,
    V_CMPX_LT_F16_nosdst_e32	= 6270,
    V_CMPX_LT_F16_nosdst_e32_dpp	= 6271,
    V_CMPX_LT_F16_nosdst_e64	= 6272,
    V_CMPX_LT_F16_nosdst_e64_dpp	= 6273,
    V_CMPX_LT_F16_nosdst_sdwa	= 6274,
    V_CMPX_LT_F16_sdwa	= 6275,
    V_CMPX_LT_F16_t16_e32	= 6276,
    V_CMPX_LT_F16_t16_e32_dpp	= 6277,
    V_CMPX_LT_F16_t16_e64	= 6278,
    V_CMPX_LT_F16_t16_e64_dpp	= 6279,
    V_CMPX_LT_F16_t16_nosdst_e32	= 6280,
    V_CMPX_LT_F16_t16_nosdst_e32_dpp	= 6281,
    V_CMPX_LT_F16_t16_nosdst_e64	= 6282,
    V_CMPX_LT_F16_t16_nosdst_e64_dpp	= 6283,
    V_CMPX_LT_F16_t16_nosdst_sdwa	= 6284,
    V_CMPX_LT_F16_t16_sdwa	= 6285,
    V_CMPX_LT_F32_e32	= 6286,
    V_CMPX_LT_F32_e32_dpp	= 6287,
    V_CMPX_LT_F32_e64	= 6288,
    V_CMPX_LT_F32_e64_dpp	= 6289,
    V_CMPX_LT_F32_nosdst_e32	= 6290,
    V_CMPX_LT_F32_nosdst_e32_dpp	= 6291,
    V_CMPX_LT_F32_nosdst_e64	= 6292,
    V_CMPX_LT_F32_nosdst_e64_dpp	= 6293,
    V_CMPX_LT_F32_nosdst_sdwa	= 6294,
    V_CMPX_LT_F32_sdwa	= 6295,
    V_CMPX_LT_F64_e32	= 6296,
    V_CMPX_LT_F64_e64	= 6297,
    V_CMPX_LT_F64_nosdst_e32	= 6298,
    V_CMPX_LT_F64_nosdst_e64	= 6299,
    V_CMPX_LT_I16_e32	= 6300,
    V_CMPX_LT_I16_e32_dpp	= 6301,
    V_CMPX_LT_I16_e64	= 6302,
    V_CMPX_LT_I16_e64_dpp	= 6303,
    V_CMPX_LT_I16_nosdst_e32	= 6304,
    V_CMPX_LT_I16_nosdst_e32_dpp	= 6305,
    V_CMPX_LT_I16_nosdst_e64	= 6306,
    V_CMPX_LT_I16_nosdst_e64_dpp	= 6307,
    V_CMPX_LT_I16_nosdst_sdwa	= 6308,
    V_CMPX_LT_I16_sdwa	= 6309,
    V_CMPX_LT_I16_t16_e32	= 6310,
    V_CMPX_LT_I16_t16_e32_dpp	= 6311,
    V_CMPX_LT_I16_t16_e64	= 6312,
    V_CMPX_LT_I16_t16_e64_dpp	= 6313,
    V_CMPX_LT_I16_t16_nosdst_e32	= 6314,
    V_CMPX_LT_I16_t16_nosdst_e32_dpp	= 6315,
    V_CMPX_LT_I16_t16_nosdst_e64	= 6316,
    V_CMPX_LT_I16_t16_nosdst_e64_dpp	= 6317,
    V_CMPX_LT_I16_t16_nosdst_sdwa	= 6318,
    V_CMPX_LT_I16_t16_sdwa	= 6319,
    V_CMPX_LT_I32_e32	= 6320,
    V_CMPX_LT_I32_e32_dpp	= 6321,
    V_CMPX_LT_I32_e64	= 6322,
    V_CMPX_LT_I32_e64_dpp	= 6323,
    V_CMPX_LT_I32_nosdst_e32	= 6324,
    V_CMPX_LT_I32_nosdst_e32_dpp	= 6325,
    V_CMPX_LT_I32_nosdst_e64	= 6326,
    V_CMPX_LT_I32_nosdst_e64_dpp	= 6327,
    V_CMPX_LT_I32_nosdst_sdwa	= 6328,
    V_CMPX_LT_I32_sdwa	= 6329,
    V_CMPX_LT_I64_e32	= 6330,
    V_CMPX_LT_I64_e64	= 6331,
    V_CMPX_LT_I64_nosdst_e32	= 6332,
    V_CMPX_LT_I64_nosdst_e64	= 6333,
    V_CMPX_LT_U16_e32	= 6334,
    V_CMPX_LT_U16_e32_dpp	= 6335,
    V_CMPX_LT_U16_e64	= 6336,
    V_CMPX_LT_U16_e64_dpp	= 6337,
    V_CMPX_LT_U16_nosdst_e32	= 6338,
    V_CMPX_LT_U16_nosdst_e32_dpp	= 6339,
    V_CMPX_LT_U16_nosdst_e64	= 6340,
    V_CMPX_LT_U16_nosdst_e64_dpp	= 6341,
    V_CMPX_LT_U16_nosdst_sdwa	= 6342,
    V_CMPX_LT_U16_sdwa	= 6343,
    V_CMPX_LT_U16_t16_e32	= 6344,
    V_CMPX_LT_U16_t16_e32_dpp	= 6345,
    V_CMPX_LT_U16_t16_e64	= 6346,
    V_CMPX_LT_U16_t16_e64_dpp	= 6347,
    V_CMPX_LT_U16_t16_nosdst_e32	= 6348,
    V_CMPX_LT_U16_t16_nosdst_e32_dpp	= 6349,
    V_CMPX_LT_U16_t16_nosdst_e64	= 6350,
    V_CMPX_LT_U16_t16_nosdst_e64_dpp	= 6351,
    V_CMPX_LT_U16_t16_nosdst_sdwa	= 6352,
    V_CMPX_LT_U16_t16_sdwa	= 6353,
    V_CMPX_LT_U32_e32	= 6354,
    V_CMPX_LT_U32_e32_dpp	= 6355,
    V_CMPX_LT_U32_e64	= 6356,
    V_CMPX_LT_U32_e64_dpp	= 6357,
    V_CMPX_LT_U32_nosdst_e32	= 6358,
    V_CMPX_LT_U32_nosdst_e32_dpp	= 6359,
    V_CMPX_LT_U32_nosdst_e64	= 6360,
    V_CMPX_LT_U32_nosdst_e64_dpp	= 6361,
    V_CMPX_LT_U32_nosdst_sdwa	= 6362,
    V_CMPX_LT_U32_sdwa	= 6363,
    V_CMPX_LT_U64_e32	= 6364,
    V_CMPX_LT_U64_e64	= 6365,
    V_CMPX_LT_U64_nosdst_e32	= 6366,
    V_CMPX_LT_U64_nosdst_e64	= 6367,
    V_CMPX_NEQ_F16_e32	= 6368,
    V_CMPX_NEQ_F16_e32_dpp	= 6369,
    V_CMPX_NEQ_F16_e64	= 6370,
    V_CMPX_NEQ_F16_e64_dpp	= 6371,
    V_CMPX_NEQ_F16_nosdst_e32	= 6372,
    V_CMPX_NEQ_F16_nosdst_e32_dpp	= 6373,
    V_CMPX_NEQ_F16_nosdst_e64	= 6374,
    V_CMPX_NEQ_F16_nosdst_e64_dpp	= 6375,
    V_CMPX_NEQ_F16_nosdst_sdwa	= 6376,
    V_CMPX_NEQ_F16_sdwa	= 6377,
    V_CMPX_NEQ_F16_t16_e32	= 6378,
    V_CMPX_NEQ_F16_t16_e32_dpp	= 6379,
    V_CMPX_NEQ_F16_t16_e64	= 6380,
    V_CMPX_NEQ_F16_t16_e64_dpp	= 6381,
    V_CMPX_NEQ_F16_t16_nosdst_e32	= 6382,
    V_CMPX_NEQ_F16_t16_nosdst_e32_dpp	= 6383,
    V_CMPX_NEQ_F16_t16_nosdst_e64	= 6384,
    V_CMPX_NEQ_F16_t16_nosdst_e64_dpp	= 6385,
    V_CMPX_NEQ_F16_t16_nosdst_sdwa	= 6386,
    V_CMPX_NEQ_F16_t16_sdwa	= 6387,
    V_CMPX_NEQ_F32_e32	= 6388,
    V_CMPX_NEQ_F32_e32_dpp	= 6389,
    V_CMPX_NEQ_F32_e64	= 6390,
    V_CMPX_NEQ_F32_e64_dpp	= 6391,
    V_CMPX_NEQ_F32_nosdst_e32	= 6392,
    V_CMPX_NEQ_F32_nosdst_e32_dpp	= 6393,
    V_CMPX_NEQ_F32_nosdst_e64	= 6394,
    V_CMPX_NEQ_F32_nosdst_e64_dpp	= 6395,
    V_CMPX_NEQ_F32_nosdst_sdwa	= 6396,
    V_CMPX_NEQ_F32_sdwa	= 6397,
    V_CMPX_NEQ_F64_e32	= 6398,
    V_CMPX_NEQ_F64_e64	= 6399,
    V_CMPX_NEQ_F64_nosdst_e32	= 6400,
    V_CMPX_NEQ_F64_nosdst_e64	= 6401,
    V_CMPX_NE_I16_e32	= 6402,
    V_CMPX_NE_I16_e32_dpp	= 6403,
    V_CMPX_NE_I16_e64	= 6404,
    V_CMPX_NE_I16_e64_dpp	= 6405,
    V_CMPX_NE_I16_nosdst_e32	= 6406,
    V_CMPX_NE_I16_nosdst_e32_dpp	= 6407,
    V_CMPX_NE_I16_nosdst_e64	= 6408,
    V_CMPX_NE_I16_nosdst_e64_dpp	= 6409,
    V_CMPX_NE_I16_nosdst_sdwa	= 6410,
    V_CMPX_NE_I16_sdwa	= 6411,
    V_CMPX_NE_I16_t16_e32	= 6412,
    V_CMPX_NE_I16_t16_e32_dpp	= 6413,
    V_CMPX_NE_I16_t16_e64	= 6414,
    V_CMPX_NE_I16_t16_e64_dpp	= 6415,
    V_CMPX_NE_I16_t16_nosdst_e32	= 6416,
    V_CMPX_NE_I16_t16_nosdst_e32_dpp	= 6417,
    V_CMPX_NE_I16_t16_nosdst_e64	= 6418,
    V_CMPX_NE_I16_t16_nosdst_e64_dpp	= 6419,
    V_CMPX_NE_I16_t16_nosdst_sdwa	= 6420,
    V_CMPX_NE_I16_t16_sdwa	= 6421,
    V_CMPX_NE_I32_e32	= 6422,
    V_CMPX_NE_I32_e32_dpp	= 6423,
    V_CMPX_NE_I32_e64	= 6424,
    V_CMPX_NE_I32_e64_dpp	= 6425,
    V_CMPX_NE_I32_nosdst_e32	= 6426,
    V_CMPX_NE_I32_nosdst_e32_dpp	= 6427,
    V_CMPX_NE_I32_nosdst_e64	= 6428,
    V_CMPX_NE_I32_nosdst_e64_dpp	= 6429,
    V_CMPX_NE_I32_nosdst_sdwa	= 6430,
    V_CMPX_NE_I32_sdwa	= 6431,
    V_CMPX_NE_I64_e32	= 6432,
    V_CMPX_NE_I64_e64	= 6433,
    V_CMPX_NE_I64_nosdst_e32	= 6434,
    V_CMPX_NE_I64_nosdst_e64	= 6435,
    V_CMPX_NE_U16_e32	= 6436,
    V_CMPX_NE_U16_e32_dpp	= 6437,
    V_CMPX_NE_U16_e64	= 6438,
    V_CMPX_NE_U16_e64_dpp	= 6439,
    V_CMPX_NE_U16_nosdst_e32	= 6440,
    V_CMPX_NE_U16_nosdst_e32_dpp	= 6441,
    V_CMPX_NE_U16_nosdst_e64	= 6442,
    V_CMPX_NE_U16_nosdst_e64_dpp	= 6443,
    V_CMPX_NE_U16_nosdst_sdwa	= 6444,
    V_CMPX_NE_U16_sdwa	= 6445,
    V_CMPX_NE_U16_t16_e32	= 6446,
    V_CMPX_NE_U16_t16_e32_dpp	= 6447,
    V_CMPX_NE_U16_t16_e64	= 6448,
    V_CMPX_NE_U16_t16_e64_dpp	= 6449,
    V_CMPX_NE_U16_t16_nosdst_e32	= 6450,
    V_CMPX_NE_U16_t16_nosdst_e32_dpp	= 6451,
    V_CMPX_NE_U16_t16_nosdst_e64	= 6452,
    V_CMPX_NE_U16_t16_nosdst_e64_dpp	= 6453,
    V_CMPX_NE_U16_t16_nosdst_sdwa	= 6454,
    V_CMPX_NE_U16_t16_sdwa	= 6455,
    V_CMPX_NE_U32_e32	= 6456,
    V_CMPX_NE_U32_e32_dpp	= 6457,
    V_CMPX_NE_U32_e64	= 6458,
    V_CMPX_NE_U32_e64_dpp	= 6459,
    V_CMPX_NE_U32_nosdst_e32	= 6460,
    V_CMPX_NE_U32_nosdst_e32_dpp	= 6461,
    V_CMPX_NE_U32_nosdst_e64	= 6462,
    V_CMPX_NE_U32_nosdst_e64_dpp	= 6463,
    V_CMPX_NE_U32_nosdst_sdwa	= 6464,
    V_CMPX_NE_U32_sdwa	= 6465,
    V_CMPX_NE_U64_e32	= 6466,
    V_CMPX_NE_U64_e64	= 6467,
    V_CMPX_NE_U64_nosdst_e32	= 6468,
    V_CMPX_NE_U64_nosdst_e64	= 6469,
    V_CMPX_NGE_F16_e32	= 6470,
    V_CMPX_NGE_F16_e32_dpp	= 6471,
    V_CMPX_NGE_F16_e64	= 6472,
    V_CMPX_NGE_F16_e64_dpp	= 6473,
    V_CMPX_NGE_F16_nosdst_e32	= 6474,
    V_CMPX_NGE_F16_nosdst_e32_dpp	= 6475,
    V_CMPX_NGE_F16_nosdst_e64	= 6476,
    V_CMPX_NGE_F16_nosdst_e64_dpp	= 6477,
    V_CMPX_NGE_F16_nosdst_sdwa	= 6478,
    V_CMPX_NGE_F16_sdwa	= 6479,
    V_CMPX_NGE_F16_t16_e32	= 6480,
    V_CMPX_NGE_F16_t16_e32_dpp	= 6481,
    V_CMPX_NGE_F16_t16_e64	= 6482,
    V_CMPX_NGE_F16_t16_e64_dpp	= 6483,
    V_CMPX_NGE_F16_t16_nosdst_e32	= 6484,
    V_CMPX_NGE_F16_t16_nosdst_e32_dpp	= 6485,
    V_CMPX_NGE_F16_t16_nosdst_e64	= 6486,
    V_CMPX_NGE_F16_t16_nosdst_e64_dpp	= 6487,
    V_CMPX_NGE_F16_t16_nosdst_sdwa	= 6488,
    V_CMPX_NGE_F16_t16_sdwa	= 6489,
    V_CMPX_NGE_F32_e32	= 6490,
    V_CMPX_NGE_F32_e32_dpp	= 6491,
    V_CMPX_NGE_F32_e64	= 6492,
    V_CMPX_NGE_F32_e64_dpp	= 6493,
    V_CMPX_NGE_F32_nosdst_e32	= 6494,
    V_CMPX_NGE_F32_nosdst_e32_dpp	= 6495,
    V_CMPX_NGE_F32_nosdst_e64	= 6496,
    V_CMPX_NGE_F32_nosdst_e64_dpp	= 6497,
    V_CMPX_NGE_F32_nosdst_sdwa	= 6498,
    V_CMPX_NGE_F32_sdwa	= 6499,
    V_CMPX_NGE_F64_e32	= 6500,
    V_CMPX_NGE_F64_e64	= 6501,
    V_CMPX_NGE_F64_nosdst_e32	= 6502,
    V_CMPX_NGE_F64_nosdst_e64	= 6503,
    V_CMPX_NGT_F16_e32	= 6504,
    V_CMPX_NGT_F16_e32_dpp	= 6505,
    V_CMPX_NGT_F16_e64	= 6506,
    V_CMPX_NGT_F16_e64_dpp	= 6507,
    V_CMPX_NGT_F16_nosdst_e32	= 6508,
    V_CMPX_NGT_F16_nosdst_e32_dpp	= 6509,
    V_CMPX_NGT_F16_nosdst_e64	= 6510,
    V_CMPX_NGT_F16_nosdst_e64_dpp	= 6511,
    V_CMPX_NGT_F16_nosdst_sdwa	= 6512,
    V_CMPX_NGT_F16_sdwa	= 6513,
    V_CMPX_NGT_F16_t16_e32	= 6514,
    V_CMPX_NGT_F16_t16_e32_dpp	= 6515,
    V_CMPX_NGT_F16_t16_e64	= 6516,
    V_CMPX_NGT_F16_t16_e64_dpp	= 6517,
    V_CMPX_NGT_F16_t16_nosdst_e32	= 6518,
    V_CMPX_NGT_F16_t16_nosdst_e32_dpp	= 6519,
    V_CMPX_NGT_F16_t16_nosdst_e64	= 6520,
    V_CMPX_NGT_F16_t16_nosdst_e64_dpp	= 6521,
    V_CMPX_NGT_F16_t16_nosdst_sdwa	= 6522,
    V_CMPX_NGT_F16_t16_sdwa	= 6523,
    V_CMPX_NGT_F32_e32	= 6524,
    V_CMPX_NGT_F32_e32_dpp	= 6525,
    V_CMPX_NGT_F32_e64	= 6526,
    V_CMPX_NGT_F32_e64_dpp	= 6527,
    V_CMPX_NGT_F32_nosdst_e32	= 6528,
    V_CMPX_NGT_F32_nosdst_e32_dpp	= 6529,
    V_CMPX_NGT_F32_nosdst_e64	= 6530,
    V_CMPX_NGT_F32_nosdst_e64_dpp	= 6531,
    V_CMPX_NGT_F32_nosdst_sdwa	= 6532,
    V_CMPX_NGT_F32_sdwa	= 6533,
    V_CMPX_NGT_F64_e32	= 6534,
    V_CMPX_NGT_F64_e64	= 6535,
    V_CMPX_NGT_F64_nosdst_e32	= 6536,
    V_CMPX_NGT_F64_nosdst_e64	= 6537,
    V_CMPX_NLE_F16_e32	= 6538,
    V_CMPX_NLE_F16_e32_dpp	= 6539,
    V_CMPX_NLE_F16_e64	= 6540,
    V_CMPX_NLE_F16_e64_dpp	= 6541,
    V_CMPX_NLE_F16_nosdst_e32	= 6542,
    V_CMPX_NLE_F16_nosdst_e32_dpp	= 6543,
    V_CMPX_NLE_F16_nosdst_e64	= 6544,
    V_CMPX_NLE_F16_nosdst_e64_dpp	= 6545,
    V_CMPX_NLE_F16_nosdst_sdwa	= 6546,
    V_CMPX_NLE_F16_sdwa	= 6547,
    V_CMPX_NLE_F16_t16_e32	= 6548,
    V_CMPX_NLE_F16_t16_e32_dpp	= 6549,
    V_CMPX_NLE_F16_t16_e64	= 6550,
    V_CMPX_NLE_F16_t16_e64_dpp	= 6551,
    V_CMPX_NLE_F16_t16_nosdst_e32	= 6552,
    V_CMPX_NLE_F16_t16_nosdst_e32_dpp	= 6553,
    V_CMPX_NLE_F16_t16_nosdst_e64	= 6554,
    V_CMPX_NLE_F16_t16_nosdst_e64_dpp	= 6555,
    V_CMPX_NLE_F16_t16_nosdst_sdwa	= 6556,
    V_CMPX_NLE_F16_t16_sdwa	= 6557,
    V_CMPX_NLE_F32_e32	= 6558,
    V_CMPX_NLE_F32_e32_dpp	= 6559,
    V_CMPX_NLE_F32_e64	= 6560,
    V_CMPX_NLE_F32_e64_dpp	= 6561,
    V_CMPX_NLE_F32_nosdst_e32	= 6562,
    V_CMPX_NLE_F32_nosdst_e32_dpp	= 6563,
    V_CMPX_NLE_F32_nosdst_e64	= 6564,
    V_CMPX_NLE_F32_nosdst_e64_dpp	= 6565,
    V_CMPX_NLE_F32_nosdst_sdwa	= 6566,
    V_CMPX_NLE_F32_sdwa	= 6567,
    V_CMPX_NLE_F64_e32	= 6568,
    V_CMPX_NLE_F64_e64	= 6569,
    V_CMPX_NLE_F64_nosdst_e32	= 6570,
    V_CMPX_NLE_F64_nosdst_e64	= 6571,
    V_CMPX_NLG_F16_e32	= 6572,
    V_CMPX_NLG_F16_e32_dpp	= 6573,
    V_CMPX_NLG_F16_e64	= 6574,
    V_CMPX_NLG_F16_e64_dpp	= 6575,
    V_CMPX_NLG_F16_nosdst_e32	= 6576,
    V_CMPX_NLG_F16_nosdst_e32_dpp	= 6577,
    V_CMPX_NLG_F16_nosdst_e64	= 6578,
    V_CMPX_NLG_F16_nosdst_e64_dpp	= 6579,
    V_CMPX_NLG_F16_nosdst_sdwa	= 6580,
    V_CMPX_NLG_F16_sdwa	= 6581,
    V_CMPX_NLG_F16_t16_e32	= 6582,
    V_CMPX_NLG_F16_t16_e32_dpp	= 6583,
    V_CMPX_NLG_F16_t16_e64	= 6584,
    V_CMPX_NLG_F16_t16_e64_dpp	= 6585,
    V_CMPX_NLG_F16_t16_nosdst_e32	= 6586,
    V_CMPX_NLG_F16_t16_nosdst_e32_dpp	= 6587,
    V_CMPX_NLG_F16_t16_nosdst_e64	= 6588,
    V_CMPX_NLG_F16_t16_nosdst_e64_dpp	= 6589,
    V_CMPX_NLG_F16_t16_nosdst_sdwa	= 6590,
    V_CMPX_NLG_F16_t16_sdwa	= 6591,
    V_CMPX_NLG_F32_e32	= 6592,
    V_CMPX_NLG_F32_e32_dpp	= 6593,
    V_CMPX_NLG_F32_e64	= 6594,
    V_CMPX_NLG_F32_e64_dpp	= 6595,
    V_CMPX_NLG_F32_nosdst_e32	= 6596,
    V_CMPX_NLG_F32_nosdst_e32_dpp	= 6597,
    V_CMPX_NLG_F32_nosdst_e64	= 6598,
    V_CMPX_NLG_F32_nosdst_e64_dpp	= 6599,
    V_CMPX_NLG_F32_nosdst_sdwa	= 6600,
    V_CMPX_NLG_F32_sdwa	= 6601,
    V_CMPX_NLG_F64_e32	= 6602,
    V_CMPX_NLG_F64_e64	= 6603,
    V_CMPX_NLG_F64_nosdst_e32	= 6604,
    V_CMPX_NLG_F64_nosdst_e64	= 6605,
    V_CMPX_NLT_F16_e32	= 6606,
    V_CMPX_NLT_F16_e32_dpp	= 6607,
    V_CMPX_NLT_F16_e64	= 6608,
    V_CMPX_NLT_F16_e64_dpp	= 6609,
    V_CMPX_NLT_F16_nosdst_e32	= 6610,
    V_CMPX_NLT_F16_nosdst_e32_dpp	= 6611,
    V_CMPX_NLT_F16_nosdst_e64	= 6612,
    V_CMPX_NLT_F16_nosdst_e64_dpp	= 6613,
    V_CMPX_NLT_F16_nosdst_sdwa	= 6614,
    V_CMPX_NLT_F16_sdwa	= 6615,
    V_CMPX_NLT_F16_t16_e32	= 6616,
    V_CMPX_NLT_F16_t16_e32_dpp	= 6617,
    V_CMPX_NLT_F16_t16_e64	= 6618,
    V_CMPX_NLT_F16_t16_e64_dpp	= 6619,
    V_CMPX_NLT_F16_t16_nosdst_e32	= 6620,
    V_CMPX_NLT_F16_t16_nosdst_e32_dpp	= 6621,
    V_CMPX_NLT_F16_t16_nosdst_e64	= 6622,
    V_CMPX_NLT_F16_t16_nosdst_e64_dpp	= 6623,
    V_CMPX_NLT_F16_t16_nosdst_sdwa	= 6624,
    V_CMPX_NLT_F16_t16_sdwa	= 6625,
    V_CMPX_NLT_F32_e32	= 6626,
    V_CMPX_NLT_F32_e32_dpp	= 6627,
    V_CMPX_NLT_F32_e64	= 6628,
    V_CMPX_NLT_F32_e64_dpp	= 6629,
    V_CMPX_NLT_F32_nosdst_e32	= 6630,
    V_CMPX_NLT_F32_nosdst_e32_dpp	= 6631,
    V_CMPX_NLT_F32_nosdst_e64	= 6632,
    V_CMPX_NLT_F32_nosdst_e64_dpp	= 6633,
    V_CMPX_NLT_F32_nosdst_sdwa	= 6634,
    V_CMPX_NLT_F32_sdwa	= 6635,
    V_CMPX_NLT_F64_e32	= 6636,
    V_CMPX_NLT_F64_e64	= 6637,
    V_CMPX_NLT_F64_nosdst_e32	= 6638,
    V_CMPX_NLT_F64_nosdst_e64	= 6639,
    V_CMPX_O_F16_e32	= 6640,
    V_CMPX_O_F16_e32_dpp	= 6641,
    V_CMPX_O_F16_e64	= 6642,
    V_CMPX_O_F16_e64_dpp	= 6643,
    V_CMPX_O_F16_nosdst_e32	= 6644,
    V_CMPX_O_F16_nosdst_e32_dpp	= 6645,
    V_CMPX_O_F16_nosdst_e64	= 6646,
    V_CMPX_O_F16_nosdst_e64_dpp	= 6647,
    V_CMPX_O_F16_nosdst_sdwa	= 6648,
    V_CMPX_O_F16_sdwa	= 6649,
    V_CMPX_O_F16_t16_e32	= 6650,
    V_CMPX_O_F16_t16_e32_dpp	= 6651,
    V_CMPX_O_F16_t16_e64	= 6652,
    V_CMPX_O_F16_t16_e64_dpp	= 6653,
    V_CMPX_O_F16_t16_nosdst_e32	= 6654,
    V_CMPX_O_F16_t16_nosdst_e32_dpp	= 6655,
    V_CMPX_O_F16_t16_nosdst_e64	= 6656,
    V_CMPX_O_F16_t16_nosdst_e64_dpp	= 6657,
    V_CMPX_O_F16_t16_nosdst_sdwa	= 6658,
    V_CMPX_O_F16_t16_sdwa	= 6659,
    V_CMPX_O_F32_e32	= 6660,
    V_CMPX_O_F32_e32_dpp	= 6661,
    V_CMPX_O_F32_e64	= 6662,
    V_CMPX_O_F32_e64_dpp	= 6663,
    V_CMPX_O_F32_nosdst_e32	= 6664,
    V_CMPX_O_F32_nosdst_e32_dpp	= 6665,
    V_CMPX_O_F32_nosdst_e64	= 6666,
    V_CMPX_O_F32_nosdst_e64_dpp	= 6667,
    V_CMPX_O_F32_nosdst_sdwa	= 6668,
    V_CMPX_O_F32_sdwa	= 6669,
    V_CMPX_O_F64_e32	= 6670,
    V_CMPX_O_F64_e64	= 6671,
    V_CMPX_O_F64_nosdst_e32	= 6672,
    V_CMPX_O_F64_nosdst_e64	= 6673,
    V_CMPX_TRU_F16_e32	= 6674,
    V_CMPX_TRU_F16_e32_dpp	= 6675,
    V_CMPX_TRU_F16_e64	= 6676,
    V_CMPX_TRU_F16_e64_dpp	= 6677,
    V_CMPX_TRU_F16_nosdst_e32	= 6678,
    V_CMPX_TRU_F16_nosdst_e32_dpp	= 6679,
    V_CMPX_TRU_F16_nosdst_e64	= 6680,
    V_CMPX_TRU_F16_nosdst_e64_dpp	= 6681,
    V_CMPX_TRU_F16_nosdst_sdwa	= 6682,
    V_CMPX_TRU_F16_sdwa	= 6683,
    V_CMPX_TRU_F16_t16_e32	= 6684,
    V_CMPX_TRU_F16_t16_e32_dpp	= 6685,
    V_CMPX_TRU_F16_t16_e64	= 6686,
    V_CMPX_TRU_F16_t16_e64_dpp	= 6687,
    V_CMPX_TRU_F16_t16_nosdst_e32	= 6688,
    V_CMPX_TRU_F16_t16_nosdst_e32_dpp	= 6689,
    V_CMPX_TRU_F16_t16_nosdst_e64	= 6690,
    V_CMPX_TRU_F16_t16_nosdst_e64_dpp	= 6691,
    V_CMPX_TRU_F16_t16_nosdst_sdwa	= 6692,
    V_CMPX_TRU_F16_t16_sdwa	= 6693,
    V_CMPX_TRU_F32_e32	= 6694,
    V_CMPX_TRU_F32_e32_dpp	= 6695,
    V_CMPX_TRU_F32_e64	= 6696,
    V_CMPX_TRU_F32_e64_dpp	= 6697,
    V_CMPX_TRU_F32_nosdst_e32	= 6698,
    V_CMPX_TRU_F32_nosdst_e32_dpp	= 6699,
    V_CMPX_TRU_F32_nosdst_e64	= 6700,
    V_CMPX_TRU_F32_nosdst_e64_dpp	= 6701,
    V_CMPX_TRU_F32_nosdst_sdwa	= 6702,
    V_CMPX_TRU_F32_sdwa	= 6703,
    V_CMPX_TRU_F64_e32	= 6704,
    V_CMPX_TRU_F64_e64	= 6705,
    V_CMPX_TRU_F64_nosdst_e32	= 6706,
    V_CMPX_TRU_F64_nosdst_e64	= 6707,
    V_CMPX_T_I16_e32	= 6708,
    V_CMPX_T_I16_e32_dpp	= 6709,
    V_CMPX_T_I16_e64	= 6710,
    V_CMPX_T_I16_e64_dpp	= 6711,
    V_CMPX_T_I16_nosdst_e32	= 6712,
    V_CMPX_T_I16_nosdst_e32_dpp	= 6713,
    V_CMPX_T_I16_nosdst_e64	= 6714,
    V_CMPX_T_I16_nosdst_e64_dpp	= 6715,
    V_CMPX_T_I16_nosdst_sdwa	= 6716,
    V_CMPX_T_I16_sdwa	= 6717,
    V_CMPX_T_I16_t16_e32	= 6718,
    V_CMPX_T_I16_t16_e32_dpp	= 6719,
    V_CMPX_T_I16_t16_e64	= 6720,
    V_CMPX_T_I16_t16_e64_dpp	= 6721,
    V_CMPX_T_I16_t16_nosdst_e32	= 6722,
    V_CMPX_T_I16_t16_nosdst_e32_dpp	= 6723,
    V_CMPX_T_I16_t16_nosdst_e64	= 6724,
    V_CMPX_T_I16_t16_nosdst_e64_dpp	= 6725,
    V_CMPX_T_I16_t16_nosdst_sdwa	= 6726,
    V_CMPX_T_I16_t16_sdwa	= 6727,
    V_CMPX_T_I32_e32	= 6728,
    V_CMPX_T_I32_e32_dpp	= 6729,
    V_CMPX_T_I32_e64	= 6730,
    V_CMPX_T_I32_e64_dpp	= 6731,
    V_CMPX_T_I32_nosdst_e32	= 6732,
    V_CMPX_T_I32_nosdst_e32_dpp	= 6733,
    V_CMPX_T_I32_nosdst_e64	= 6734,
    V_CMPX_T_I32_nosdst_e64_dpp	= 6735,
    V_CMPX_T_I32_nosdst_sdwa	= 6736,
    V_CMPX_T_I32_sdwa	= 6737,
    V_CMPX_T_I64_e32	= 6738,
    V_CMPX_T_I64_e64	= 6739,
    V_CMPX_T_I64_nosdst_e32	= 6740,
    V_CMPX_T_I64_nosdst_e64	= 6741,
    V_CMPX_T_U16_e32	= 6742,
    V_CMPX_T_U16_e32_dpp	= 6743,
    V_CMPX_T_U16_e64	= 6744,
    V_CMPX_T_U16_e64_dpp	= 6745,
    V_CMPX_T_U16_nosdst_e32	= 6746,
    V_CMPX_T_U16_nosdst_e32_dpp	= 6747,
    V_CMPX_T_U16_nosdst_e64	= 6748,
    V_CMPX_T_U16_nosdst_e64_dpp	= 6749,
    V_CMPX_T_U16_nosdst_sdwa	= 6750,
    V_CMPX_T_U16_sdwa	= 6751,
    V_CMPX_T_U16_t16_e32	= 6752,
    V_CMPX_T_U16_t16_e32_dpp	= 6753,
    V_CMPX_T_U16_t16_e64	= 6754,
    V_CMPX_T_U16_t16_e64_dpp	= 6755,
    V_CMPX_T_U16_t16_nosdst_e32	= 6756,
    V_CMPX_T_U16_t16_nosdst_e32_dpp	= 6757,
    V_CMPX_T_U16_t16_nosdst_e64	= 6758,
    V_CMPX_T_U16_t16_nosdst_e64_dpp	= 6759,
    V_CMPX_T_U16_t16_nosdst_sdwa	= 6760,
    V_CMPX_T_U16_t16_sdwa	= 6761,
    V_CMPX_T_U32_e32	= 6762,
    V_CMPX_T_U32_e32_dpp	= 6763,
    V_CMPX_T_U32_e64	= 6764,
    V_CMPX_T_U32_e64_dpp	= 6765,
    V_CMPX_T_U32_nosdst_e32	= 6766,
    V_CMPX_T_U32_nosdst_e32_dpp	= 6767,
    V_CMPX_T_U32_nosdst_e64	= 6768,
    V_CMPX_T_U32_nosdst_e64_dpp	= 6769,
    V_CMPX_T_U32_nosdst_sdwa	= 6770,
    V_CMPX_T_U32_sdwa	= 6771,
    V_CMPX_T_U64_e32	= 6772,
    V_CMPX_T_U64_e64	= 6773,
    V_CMPX_T_U64_nosdst_e32	= 6774,
    V_CMPX_T_U64_nosdst_e64	= 6775,
    V_CMPX_U_F16_e32	= 6776,
    V_CMPX_U_F16_e32_dpp	= 6777,
    V_CMPX_U_F16_e64	= 6778,
    V_CMPX_U_F16_e64_dpp	= 6779,
    V_CMPX_U_F16_nosdst_e32	= 6780,
    V_CMPX_U_F16_nosdst_e32_dpp	= 6781,
    V_CMPX_U_F16_nosdst_e64	= 6782,
    V_CMPX_U_F16_nosdst_e64_dpp	= 6783,
    V_CMPX_U_F16_nosdst_sdwa	= 6784,
    V_CMPX_U_F16_sdwa	= 6785,
    V_CMPX_U_F16_t16_e32	= 6786,
    V_CMPX_U_F16_t16_e32_dpp	= 6787,
    V_CMPX_U_F16_t16_e64	= 6788,
    V_CMPX_U_F16_t16_e64_dpp	= 6789,
    V_CMPX_U_F16_t16_nosdst_e32	= 6790,
    V_CMPX_U_F16_t16_nosdst_e32_dpp	= 6791,
    V_CMPX_U_F16_t16_nosdst_e64	= 6792,
    V_CMPX_U_F16_t16_nosdst_e64_dpp	= 6793,
    V_CMPX_U_F16_t16_nosdst_sdwa	= 6794,
    V_CMPX_U_F16_t16_sdwa	= 6795,
    V_CMPX_U_F32_e32	= 6796,
    V_CMPX_U_F32_e32_dpp	= 6797,
    V_CMPX_U_F32_e64	= 6798,
    V_CMPX_U_F32_e64_dpp	= 6799,
    V_CMPX_U_F32_nosdst_e32	= 6800,
    V_CMPX_U_F32_nosdst_e32_dpp	= 6801,
    V_CMPX_U_F32_nosdst_e64	= 6802,
    V_CMPX_U_F32_nosdst_e64_dpp	= 6803,
    V_CMPX_U_F32_nosdst_sdwa	= 6804,
    V_CMPX_U_F32_sdwa	= 6805,
    V_CMPX_U_F64_e32	= 6806,
    V_CMPX_U_F64_e64	= 6807,
    V_CMPX_U_F64_nosdst_e32	= 6808,
    V_CMPX_U_F64_nosdst_e64	= 6809,
    V_CMP_CLASS_F16_e32	= 6810,
    V_CMP_CLASS_F16_e32_dpp	= 6811,
    V_CMP_CLASS_F16_e64	= 6812,
    V_CMP_CLASS_F16_e64_dpp	= 6813,
    V_CMP_CLASS_F16_sdwa	= 6814,
    V_CMP_CLASS_F16_t16_e32	= 6815,
    V_CMP_CLASS_F16_t16_e32_dpp	= 6816,
    V_CMP_CLASS_F16_t16_e64	= 6817,
    V_CMP_CLASS_F16_t16_e64_dpp	= 6818,
    V_CMP_CLASS_F16_t16_sdwa	= 6819,
    V_CMP_CLASS_F32_e32	= 6820,
    V_CMP_CLASS_F32_e32_dpp	= 6821,
    V_CMP_CLASS_F32_e64	= 6822,
    V_CMP_CLASS_F32_e64_dpp	= 6823,
    V_CMP_CLASS_F32_sdwa	= 6824,
    V_CMP_CLASS_F64_e32	= 6825,
    V_CMP_CLASS_F64_e64	= 6826,
    V_CMP_EQ_F16_e32	= 6827,
    V_CMP_EQ_F16_e32_dpp	= 6828,
    V_CMP_EQ_F16_e64	= 6829,
    V_CMP_EQ_F16_e64_dpp	= 6830,
    V_CMP_EQ_F16_sdwa	= 6831,
    V_CMP_EQ_F16_t16_e32	= 6832,
    V_CMP_EQ_F16_t16_e32_dpp	= 6833,
    V_CMP_EQ_F16_t16_e64	= 6834,
    V_CMP_EQ_F16_t16_e64_dpp	= 6835,
    V_CMP_EQ_F16_t16_sdwa	= 6836,
    V_CMP_EQ_F32_e32	= 6837,
    V_CMP_EQ_F32_e32_dpp	= 6838,
    V_CMP_EQ_F32_e64	= 6839,
    V_CMP_EQ_F32_e64_dpp	= 6840,
    V_CMP_EQ_F32_sdwa	= 6841,
    V_CMP_EQ_F64_e32	= 6842,
    V_CMP_EQ_F64_e64	= 6843,
    V_CMP_EQ_I16_e32	= 6844,
    V_CMP_EQ_I16_e32_dpp	= 6845,
    V_CMP_EQ_I16_e64	= 6846,
    V_CMP_EQ_I16_e64_dpp	= 6847,
    V_CMP_EQ_I16_sdwa	= 6848,
    V_CMP_EQ_I16_t16_e32	= 6849,
    V_CMP_EQ_I16_t16_e32_dpp	= 6850,
    V_CMP_EQ_I16_t16_e64	= 6851,
    V_CMP_EQ_I16_t16_e64_dpp	= 6852,
    V_CMP_EQ_I16_t16_sdwa	= 6853,
    V_CMP_EQ_I32_e32	= 6854,
    V_CMP_EQ_I32_e32_dpp	= 6855,
    V_CMP_EQ_I32_e64	= 6856,
    V_CMP_EQ_I32_e64_dpp	= 6857,
    V_CMP_EQ_I32_sdwa	= 6858,
    V_CMP_EQ_I64_e32	= 6859,
    V_CMP_EQ_I64_e64	= 6860,
    V_CMP_EQ_U16_e32	= 6861,
    V_CMP_EQ_U16_e32_dpp	= 6862,
    V_CMP_EQ_U16_e64	= 6863,
    V_CMP_EQ_U16_e64_dpp	= 6864,
    V_CMP_EQ_U16_sdwa	= 6865,
    V_CMP_EQ_U16_t16_e32	= 6866,
    V_CMP_EQ_U16_t16_e32_dpp	= 6867,
    V_CMP_EQ_U16_t16_e64	= 6868,
    V_CMP_EQ_U16_t16_e64_dpp	= 6869,
    V_CMP_EQ_U16_t16_sdwa	= 6870,
    V_CMP_EQ_U32_e32	= 6871,
    V_CMP_EQ_U32_e32_dpp	= 6872,
    V_CMP_EQ_U32_e64	= 6873,
    V_CMP_EQ_U32_e64_dpp	= 6874,
    V_CMP_EQ_U32_sdwa	= 6875,
    V_CMP_EQ_U64_e32	= 6876,
    V_CMP_EQ_U64_e64	= 6877,
    V_CMP_F_F16_e32	= 6878,
    V_CMP_F_F16_e32_dpp	= 6879,
    V_CMP_F_F16_e64	= 6880,
    V_CMP_F_F16_e64_dpp	= 6881,
    V_CMP_F_F16_sdwa	= 6882,
    V_CMP_F_F16_t16_e32	= 6883,
    V_CMP_F_F16_t16_e32_dpp	= 6884,
    V_CMP_F_F16_t16_e64	= 6885,
    V_CMP_F_F16_t16_e64_dpp	= 6886,
    V_CMP_F_F16_t16_sdwa	= 6887,
    V_CMP_F_F32_e32	= 6888,
    V_CMP_F_F32_e32_dpp	= 6889,
    V_CMP_F_F32_e64	= 6890,
    V_CMP_F_F32_e64_dpp	= 6891,
    V_CMP_F_F32_sdwa	= 6892,
    V_CMP_F_F64_e32	= 6893,
    V_CMP_F_F64_e64	= 6894,
    V_CMP_F_I16_e32	= 6895,
    V_CMP_F_I16_e32_dpp	= 6896,
    V_CMP_F_I16_e64	= 6897,
    V_CMP_F_I16_e64_dpp	= 6898,
    V_CMP_F_I16_sdwa	= 6899,
    V_CMP_F_I16_t16_e32	= 6900,
    V_CMP_F_I16_t16_e32_dpp	= 6901,
    V_CMP_F_I16_t16_e64	= 6902,
    V_CMP_F_I16_t16_e64_dpp	= 6903,
    V_CMP_F_I16_t16_sdwa	= 6904,
    V_CMP_F_I32_e32	= 6905,
    V_CMP_F_I32_e32_dpp	= 6906,
    V_CMP_F_I32_e64	= 6907,
    V_CMP_F_I32_e64_dpp	= 6908,
    V_CMP_F_I32_sdwa	= 6909,
    V_CMP_F_I64_e32	= 6910,
    V_CMP_F_I64_e64	= 6911,
    V_CMP_F_U16_e32	= 6912,
    V_CMP_F_U16_e32_dpp	= 6913,
    V_CMP_F_U16_e64	= 6914,
    V_CMP_F_U16_e64_dpp	= 6915,
    V_CMP_F_U16_sdwa	= 6916,
    V_CMP_F_U16_t16_e32	= 6917,
    V_CMP_F_U16_t16_e32_dpp	= 6918,
    V_CMP_F_U16_t16_e64	= 6919,
    V_CMP_F_U16_t16_e64_dpp	= 6920,
    V_CMP_F_U16_t16_sdwa	= 6921,
    V_CMP_F_U32_e32	= 6922,
    V_CMP_F_U32_e32_dpp	= 6923,
    V_CMP_F_U32_e64	= 6924,
    V_CMP_F_U32_e64_dpp	= 6925,
    V_CMP_F_U32_sdwa	= 6926,
    V_CMP_F_U64_e32	= 6927,
    V_CMP_F_U64_e64	= 6928,
    V_CMP_GE_F16_e32	= 6929,
    V_CMP_GE_F16_e32_dpp	= 6930,
    V_CMP_GE_F16_e64	= 6931,
    V_CMP_GE_F16_e64_dpp	= 6932,
    V_CMP_GE_F16_sdwa	= 6933,
    V_CMP_GE_F16_t16_e32	= 6934,
    V_CMP_GE_F16_t16_e32_dpp	= 6935,
    V_CMP_GE_F16_t16_e64	= 6936,
    V_CMP_GE_F16_t16_e64_dpp	= 6937,
    V_CMP_GE_F16_t16_sdwa	= 6938,
    V_CMP_GE_F32_e32	= 6939,
    V_CMP_GE_F32_e32_dpp	= 6940,
    V_CMP_GE_F32_e64	= 6941,
    V_CMP_GE_F32_e64_dpp	= 6942,
    V_CMP_GE_F32_sdwa	= 6943,
    V_CMP_GE_F64_e32	= 6944,
    V_CMP_GE_F64_e64	= 6945,
    V_CMP_GE_I16_e32	= 6946,
    V_CMP_GE_I16_e32_dpp	= 6947,
    V_CMP_GE_I16_e64	= 6948,
    V_CMP_GE_I16_e64_dpp	= 6949,
    V_CMP_GE_I16_sdwa	= 6950,
    V_CMP_GE_I16_t16_e32	= 6951,
    V_CMP_GE_I16_t16_e32_dpp	= 6952,
    V_CMP_GE_I16_t16_e64	= 6953,
    V_CMP_GE_I16_t16_e64_dpp	= 6954,
    V_CMP_GE_I16_t16_sdwa	= 6955,
    V_CMP_GE_I32_e32	= 6956,
    V_CMP_GE_I32_e32_dpp	= 6957,
    V_CMP_GE_I32_e64	= 6958,
    V_CMP_GE_I32_e64_dpp	= 6959,
    V_CMP_GE_I32_sdwa	= 6960,
    V_CMP_GE_I64_e32	= 6961,
    V_CMP_GE_I64_e64	= 6962,
    V_CMP_GE_U16_e32	= 6963,
    V_CMP_GE_U16_e32_dpp	= 6964,
    V_CMP_GE_U16_e64	= 6965,
    V_CMP_GE_U16_e64_dpp	= 6966,
    V_CMP_GE_U16_sdwa	= 6967,
    V_CMP_GE_U16_t16_e32	= 6968,
    V_CMP_GE_U16_t16_e32_dpp	= 6969,
    V_CMP_GE_U16_t16_e64	= 6970,
    V_CMP_GE_U16_t16_e64_dpp	= 6971,
    V_CMP_GE_U16_t16_sdwa	= 6972,
    V_CMP_GE_U32_e32	= 6973,
    V_CMP_GE_U32_e32_dpp	= 6974,
    V_CMP_GE_U32_e64	= 6975,
    V_CMP_GE_U32_e64_dpp	= 6976,
    V_CMP_GE_U32_sdwa	= 6977,
    V_CMP_GE_U64_e32	= 6978,
    V_CMP_GE_U64_e64	= 6979,
    V_CMP_GT_F16_e32	= 6980,
    V_CMP_GT_F16_e32_dpp	= 6981,
    V_CMP_GT_F16_e64	= 6982,
    V_CMP_GT_F16_e64_dpp	= 6983,
    V_CMP_GT_F16_sdwa	= 6984,
    V_CMP_GT_F16_t16_e32	= 6985,
    V_CMP_GT_F16_t16_e32_dpp	= 6986,
    V_CMP_GT_F16_t16_e64	= 6987,
    V_CMP_GT_F16_t16_e64_dpp	= 6988,
    V_CMP_GT_F16_t16_sdwa	= 6989,
    V_CMP_GT_F32_e32	= 6990,
    V_CMP_GT_F32_e32_dpp	= 6991,
    V_CMP_GT_F32_e64	= 6992,
    V_CMP_GT_F32_e64_dpp	= 6993,
    V_CMP_GT_F32_sdwa	= 6994,
    V_CMP_GT_F64_e32	= 6995,
    V_CMP_GT_F64_e64	= 6996,
    V_CMP_GT_I16_e32	= 6997,
    V_CMP_GT_I16_e32_dpp	= 6998,
    V_CMP_GT_I16_e64	= 6999,
    V_CMP_GT_I16_e64_dpp	= 7000,
    V_CMP_GT_I16_sdwa	= 7001,
    V_CMP_GT_I16_t16_e32	= 7002,
    V_CMP_GT_I16_t16_e32_dpp	= 7003,
    V_CMP_GT_I16_t16_e64	= 7004,
    V_CMP_GT_I16_t16_e64_dpp	= 7005,
    V_CMP_GT_I16_t16_sdwa	= 7006,
    V_CMP_GT_I32_e32	= 7007,
    V_CMP_GT_I32_e32_dpp	= 7008,
    V_CMP_GT_I32_e64	= 7009,
    V_CMP_GT_I32_e64_dpp	= 7010,
    V_CMP_GT_I32_sdwa	= 7011,
    V_CMP_GT_I64_e32	= 7012,
    V_CMP_GT_I64_e64	= 7013,
    V_CMP_GT_U16_e32	= 7014,
    V_CMP_GT_U16_e32_dpp	= 7015,
    V_CMP_GT_U16_e64	= 7016,
    V_CMP_GT_U16_e64_dpp	= 7017,
    V_CMP_GT_U16_sdwa	= 7018,
    V_CMP_GT_U16_t16_e32	= 7019,
    V_CMP_GT_U16_t16_e32_dpp	= 7020,
    V_CMP_GT_U16_t16_e64	= 7021,
    V_CMP_GT_U16_t16_e64_dpp	= 7022,
    V_CMP_GT_U16_t16_sdwa	= 7023,
    V_CMP_GT_U32_e32	= 7024,
    V_CMP_GT_U32_e32_dpp	= 7025,
    V_CMP_GT_U32_e64	= 7026,
    V_CMP_GT_U32_e64_dpp	= 7027,
    V_CMP_GT_U32_sdwa	= 7028,
    V_CMP_GT_U64_e32	= 7029,
    V_CMP_GT_U64_e64	= 7030,
    V_CMP_LE_F16_e32	= 7031,
    V_CMP_LE_F16_e32_dpp	= 7032,
    V_CMP_LE_F16_e64	= 7033,
    V_CMP_LE_F16_e64_dpp	= 7034,
    V_CMP_LE_F16_sdwa	= 7035,
    V_CMP_LE_F16_t16_e32	= 7036,
    V_CMP_LE_F16_t16_e32_dpp	= 7037,
    V_CMP_LE_F16_t16_e64	= 7038,
    V_CMP_LE_F16_t16_e64_dpp	= 7039,
    V_CMP_LE_F16_t16_sdwa	= 7040,
    V_CMP_LE_F32_e32	= 7041,
    V_CMP_LE_F32_e32_dpp	= 7042,
    V_CMP_LE_F32_e64	= 7043,
    V_CMP_LE_F32_e64_dpp	= 7044,
    V_CMP_LE_F32_sdwa	= 7045,
    V_CMP_LE_F64_e32	= 7046,
    V_CMP_LE_F64_e64	= 7047,
    V_CMP_LE_I16_e32	= 7048,
    V_CMP_LE_I16_e32_dpp	= 7049,
    V_CMP_LE_I16_e64	= 7050,
    V_CMP_LE_I16_e64_dpp	= 7051,
    V_CMP_LE_I16_sdwa	= 7052,
    V_CMP_LE_I16_t16_e32	= 7053,
    V_CMP_LE_I16_t16_e32_dpp	= 7054,
    V_CMP_LE_I16_t16_e64	= 7055,
    V_CMP_LE_I16_t16_e64_dpp	= 7056,
    V_CMP_LE_I16_t16_sdwa	= 7057,
    V_CMP_LE_I32_e32	= 7058,
    V_CMP_LE_I32_e32_dpp	= 7059,
    V_CMP_LE_I32_e64	= 7060,
    V_CMP_LE_I32_e64_dpp	= 7061,
    V_CMP_LE_I32_sdwa	= 7062,
    V_CMP_LE_I64_e32	= 7063,
    V_CMP_LE_I64_e64	= 7064,
    V_CMP_LE_U16_e32	= 7065,
    V_CMP_LE_U16_e32_dpp	= 7066,
    V_CMP_LE_U16_e64	= 7067,
    V_CMP_LE_U16_e64_dpp	= 7068,
    V_CMP_LE_U16_sdwa	= 7069,
    V_CMP_LE_U16_t16_e32	= 7070,
    V_CMP_LE_U16_t16_e32_dpp	= 7071,
    V_CMP_LE_U16_t16_e64	= 7072,
    V_CMP_LE_U16_t16_e64_dpp	= 7073,
    V_CMP_LE_U16_t16_sdwa	= 7074,
    V_CMP_LE_U32_e32	= 7075,
    V_CMP_LE_U32_e32_dpp	= 7076,
    V_CMP_LE_U32_e64	= 7077,
    V_CMP_LE_U32_e64_dpp	= 7078,
    V_CMP_LE_U32_sdwa	= 7079,
    V_CMP_LE_U64_e32	= 7080,
    V_CMP_LE_U64_e64	= 7081,
    V_CMP_LG_F16_e32	= 7082,
    V_CMP_LG_F16_e32_dpp	= 7083,
    V_CMP_LG_F16_e64	= 7084,
    V_CMP_LG_F16_e64_dpp	= 7085,
    V_CMP_LG_F16_sdwa	= 7086,
    V_CMP_LG_F16_t16_e32	= 7087,
    V_CMP_LG_F16_t16_e32_dpp	= 7088,
    V_CMP_LG_F16_t16_e64	= 7089,
    V_CMP_LG_F16_t16_e64_dpp	= 7090,
    V_CMP_LG_F16_t16_sdwa	= 7091,
    V_CMP_LG_F32_e32	= 7092,
    V_CMP_LG_F32_e32_dpp	= 7093,
    V_CMP_LG_F32_e64	= 7094,
    V_CMP_LG_F32_e64_dpp	= 7095,
    V_CMP_LG_F32_sdwa	= 7096,
    V_CMP_LG_F64_e32	= 7097,
    V_CMP_LG_F64_e64	= 7098,
    V_CMP_LT_F16_e32	= 7099,
    V_CMP_LT_F16_e32_dpp	= 7100,
    V_CMP_LT_F16_e64	= 7101,
    V_CMP_LT_F16_e64_dpp	= 7102,
    V_CMP_LT_F16_sdwa	= 7103,
    V_CMP_LT_F16_t16_e32	= 7104,
    V_CMP_LT_F16_t16_e32_dpp	= 7105,
    V_CMP_LT_F16_t16_e64	= 7106,
    V_CMP_LT_F16_t16_e64_dpp	= 7107,
    V_CMP_LT_F16_t16_sdwa	= 7108,
    V_CMP_LT_F32_e32	= 7109,
    V_CMP_LT_F32_e32_dpp	= 7110,
    V_CMP_LT_F32_e64	= 7111,
    V_CMP_LT_F32_e64_dpp	= 7112,
    V_CMP_LT_F32_sdwa	= 7113,
    V_CMP_LT_F64_e32	= 7114,
    V_CMP_LT_F64_e64	= 7115,
    V_CMP_LT_I16_e32	= 7116,
    V_CMP_LT_I16_e32_dpp	= 7117,
    V_CMP_LT_I16_e64	= 7118,
    V_CMP_LT_I16_e64_dpp	= 7119,
    V_CMP_LT_I16_sdwa	= 7120,
    V_CMP_LT_I16_t16_e32	= 7121,
    V_CMP_LT_I16_t16_e32_dpp	= 7122,
    V_CMP_LT_I16_t16_e64	= 7123,
    V_CMP_LT_I16_t16_e64_dpp	= 7124,
    V_CMP_LT_I16_t16_sdwa	= 7125,
    V_CMP_LT_I32_e32	= 7126,
    V_CMP_LT_I32_e32_dpp	= 7127,
    V_CMP_LT_I32_e64	= 7128,
    V_CMP_LT_I32_e64_dpp	= 7129,
    V_CMP_LT_I32_sdwa	= 7130,
    V_CMP_LT_I64_e32	= 7131,
    V_CMP_LT_I64_e64	= 7132,
    V_CMP_LT_U16_e32	= 7133,
    V_CMP_LT_U16_e32_dpp	= 7134,
    V_CMP_LT_U16_e64	= 7135,
    V_CMP_LT_U16_e64_dpp	= 7136,
    V_CMP_LT_U16_sdwa	= 7137,
    V_CMP_LT_U16_t16_e32	= 7138,
    V_CMP_LT_U16_t16_e32_dpp	= 7139,
    V_CMP_LT_U16_t16_e64	= 7140,
    V_CMP_LT_U16_t16_e64_dpp	= 7141,
    V_CMP_LT_U16_t16_sdwa	= 7142,
    V_CMP_LT_U32_e32	= 7143,
    V_CMP_LT_U32_e32_dpp	= 7144,
    V_CMP_LT_U32_e64	= 7145,
    V_CMP_LT_U32_e64_dpp	= 7146,
    V_CMP_LT_U32_sdwa	= 7147,
    V_CMP_LT_U64_e32	= 7148,
    V_CMP_LT_U64_e64	= 7149,
    V_CMP_NEQ_F16_e32	= 7150,
    V_CMP_NEQ_F16_e32_dpp	= 7151,
    V_CMP_NEQ_F16_e64	= 7152,
    V_CMP_NEQ_F16_e64_dpp	= 7153,
    V_CMP_NEQ_F16_sdwa	= 7154,
    V_CMP_NEQ_F16_t16_e32	= 7155,
    V_CMP_NEQ_F16_t16_e32_dpp	= 7156,
    V_CMP_NEQ_F16_t16_e64	= 7157,
    V_CMP_NEQ_F16_t16_e64_dpp	= 7158,
    V_CMP_NEQ_F16_t16_sdwa	= 7159,
    V_CMP_NEQ_F32_e32	= 7160,
    V_CMP_NEQ_F32_e32_dpp	= 7161,
    V_CMP_NEQ_F32_e64	= 7162,
    V_CMP_NEQ_F32_e64_dpp	= 7163,
    V_CMP_NEQ_F32_sdwa	= 7164,
    V_CMP_NEQ_F64_e32	= 7165,
    V_CMP_NEQ_F64_e64	= 7166,
    V_CMP_NE_I16_e32	= 7167,
    V_CMP_NE_I16_e32_dpp	= 7168,
    V_CMP_NE_I16_e64	= 7169,
    V_CMP_NE_I16_e64_dpp	= 7170,
    V_CMP_NE_I16_sdwa	= 7171,
    V_CMP_NE_I16_t16_e32	= 7172,
    V_CMP_NE_I16_t16_e32_dpp	= 7173,
    V_CMP_NE_I16_t16_e64	= 7174,
    V_CMP_NE_I16_t16_e64_dpp	= 7175,
    V_CMP_NE_I16_t16_sdwa	= 7176,
    V_CMP_NE_I32_e32	= 7177,
    V_CMP_NE_I32_e32_dpp	= 7178,
    V_CMP_NE_I32_e64	= 7179,
    V_CMP_NE_I32_e64_dpp	= 7180,
    V_CMP_NE_I32_sdwa	= 7181,
    V_CMP_NE_I64_e32	= 7182,
    V_CMP_NE_I64_e64	= 7183,
    V_CMP_NE_U16_e32	= 7184,
    V_CMP_NE_U16_e32_dpp	= 7185,
    V_CMP_NE_U16_e64	= 7186,
    V_CMP_NE_U16_e64_dpp	= 7187,
    V_CMP_NE_U16_sdwa	= 7188,
    V_CMP_NE_U16_t16_e32	= 7189,
    V_CMP_NE_U16_t16_e32_dpp	= 7190,
    V_CMP_NE_U16_t16_e64	= 7191,
    V_CMP_NE_U16_t16_e64_dpp	= 7192,
    V_CMP_NE_U16_t16_sdwa	= 7193,
    V_CMP_NE_U32_e32	= 7194,
    V_CMP_NE_U32_e32_dpp	= 7195,
    V_CMP_NE_U32_e64	= 7196,
    V_CMP_NE_U32_e64_dpp	= 7197,
    V_CMP_NE_U32_sdwa	= 7198,
    V_CMP_NE_U64_e32	= 7199,
    V_CMP_NE_U64_e64	= 7200,
    V_CMP_NGE_F16_e32	= 7201,
    V_CMP_NGE_F16_e32_dpp	= 7202,
    V_CMP_NGE_F16_e64	= 7203,
    V_CMP_NGE_F16_e64_dpp	= 7204,
    V_CMP_NGE_F16_sdwa	= 7205,
    V_CMP_NGE_F16_t16_e32	= 7206,
    V_CMP_NGE_F16_t16_e32_dpp	= 7207,
    V_CMP_NGE_F16_t16_e64	= 7208,
    V_CMP_NGE_F16_t16_e64_dpp	= 7209,
    V_CMP_NGE_F16_t16_sdwa	= 7210,
    V_CMP_NGE_F32_e32	= 7211,
    V_CMP_NGE_F32_e32_dpp	= 7212,
    V_CMP_NGE_F32_e64	= 7213,
    V_CMP_NGE_F32_e64_dpp	= 7214,
    V_CMP_NGE_F32_sdwa	= 7215,
    V_CMP_NGE_F64_e32	= 7216,
    V_CMP_NGE_F64_e64	= 7217,
    V_CMP_NGT_F16_e32	= 7218,
    V_CMP_NGT_F16_e32_dpp	= 7219,
    V_CMP_NGT_F16_e64	= 7220,
    V_CMP_NGT_F16_e64_dpp	= 7221,
    V_CMP_NGT_F16_sdwa	= 7222,
    V_CMP_NGT_F16_t16_e32	= 7223,
    V_CMP_NGT_F16_t16_e32_dpp	= 7224,
    V_CMP_NGT_F16_t16_e64	= 7225,
    V_CMP_NGT_F16_t16_e64_dpp	= 7226,
    V_CMP_NGT_F16_t16_sdwa	= 7227,
    V_CMP_NGT_F32_e32	= 7228,
    V_CMP_NGT_F32_e32_dpp	= 7229,
    V_CMP_NGT_F32_e64	= 7230,
    V_CMP_NGT_F32_e64_dpp	= 7231,
    V_CMP_NGT_F32_sdwa	= 7232,
    V_CMP_NGT_F64_e32	= 7233,
    V_CMP_NGT_F64_e64	= 7234,
    V_CMP_NLE_F16_e32	= 7235,
    V_CMP_NLE_F16_e32_dpp	= 7236,
    V_CMP_NLE_F16_e64	= 7237,
    V_CMP_NLE_F16_e64_dpp	= 7238,
    V_CMP_NLE_F16_sdwa	= 7239,
    V_CMP_NLE_F16_t16_e32	= 7240,
    V_CMP_NLE_F16_t16_e32_dpp	= 7241,
    V_CMP_NLE_F16_t16_e64	= 7242,
    V_CMP_NLE_F16_t16_e64_dpp	= 7243,
    V_CMP_NLE_F16_t16_sdwa	= 7244,
    V_CMP_NLE_F32_e32	= 7245,
    V_CMP_NLE_F32_e32_dpp	= 7246,
    V_CMP_NLE_F32_e64	= 7247,
    V_CMP_NLE_F32_e64_dpp	= 7248,
    V_CMP_NLE_F32_sdwa	= 7249,
    V_CMP_NLE_F64_e32	= 7250,
    V_CMP_NLE_F64_e64	= 7251,
    V_CMP_NLG_F16_e32	= 7252,
    V_CMP_NLG_F16_e32_dpp	= 7253,
    V_CMP_NLG_F16_e64	= 7254,
    V_CMP_NLG_F16_e64_dpp	= 7255,
    V_CMP_NLG_F16_sdwa	= 7256,
    V_CMP_NLG_F16_t16_e32	= 7257,
    V_CMP_NLG_F16_t16_e32_dpp	= 7258,
    V_CMP_NLG_F16_t16_e64	= 7259,
    V_CMP_NLG_F16_t16_e64_dpp	= 7260,
    V_CMP_NLG_F16_t16_sdwa	= 7261,
    V_CMP_NLG_F32_e32	= 7262,
    V_CMP_NLG_F32_e32_dpp	= 7263,
    V_CMP_NLG_F32_e64	= 7264,
    V_CMP_NLG_F32_e64_dpp	= 7265,
    V_CMP_NLG_F32_sdwa	= 7266,
    V_CMP_NLG_F64_e32	= 7267,
    V_CMP_NLG_F64_e64	= 7268,
    V_CMP_NLT_F16_e32	= 7269,
    V_CMP_NLT_F16_e32_dpp	= 7270,
    V_CMP_NLT_F16_e64	= 7271,
    V_CMP_NLT_F16_e64_dpp	= 7272,
    V_CMP_NLT_F16_sdwa	= 7273,
    V_CMP_NLT_F16_t16_e32	= 7274,
    V_CMP_NLT_F16_t16_e32_dpp	= 7275,
    V_CMP_NLT_F16_t16_e64	= 7276,
    V_CMP_NLT_F16_t16_e64_dpp	= 7277,
    V_CMP_NLT_F16_t16_sdwa	= 7278,
    V_CMP_NLT_F32_e32	= 7279,
    V_CMP_NLT_F32_e32_dpp	= 7280,
    V_CMP_NLT_F32_e64	= 7281,
    V_CMP_NLT_F32_e64_dpp	= 7282,
    V_CMP_NLT_F32_sdwa	= 7283,
    V_CMP_NLT_F64_e32	= 7284,
    V_CMP_NLT_F64_e64	= 7285,
    V_CMP_O_F16_e32	= 7286,
    V_CMP_O_F16_e32_dpp	= 7287,
    V_CMP_O_F16_e64	= 7288,
    V_CMP_O_F16_e64_dpp	= 7289,
    V_CMP_O_F16_sdwa	= 7290,
    V_CMP_O_F16_t16_e32	= 7291,
    V_CMP_O_F16_t16_e32_dpp	= 7292,
    V_CMP_O_F16_t16_e64	= 7293,
    V_CMP_O_F16_t16_e64_dpp	= 7294,
    V_CMP_O_F16_t16_sdwa	= 7295,
    V_CMP_O_F32_e32	= 7296,
    V_CMP_O_F32_e32_dpp	= 7297,
    V_CMP_O_F32_e64	= 7298,
    V_CMP_O_F32_e64_dpp	= 7299,
    V_CMP_O_F32_sdwa	= 7300,
    V_CMP_O_F64_e32	= 7301,
    V_CMP_O_F64_e64	= 7302,
    V_CMP_TRU_F16_e32	= 7303,
    V_CMP_TRU_F16_e32_dpp	= 7304,
    V_CMP_TRU_F16_e64	= 7305,
    V_CMP_TRU_F16_e64_dpp	= 7306,
    V_CMP_TRU_F16_sdwa	= 7307,
    V_CMP_TRU_F16_t16_e32	= 7308,
    V_CMP_TRU_F16_t16_e32_dpp	= 7309,
    V_CMP_TRU_F16_t16_e64	= 7310,
    V_CMP_TRU_F16_t16_e64_dpp	= 7311,
    V_CMP_TRU_F16_t16_sdwa	= 7312,
    V_CMP_TRU_F32_e32	= 7313,
    V_CMP_TRU_F32_e32_dpp	= 7314,
    V_CMP_TRU_F32_e64	= 7315,
    V_CMP_TRU_F32_e64_dpp	= 7316,
    V_CMP_TRU_F32_sdwa	= 7317,
    V_CMP_TRU_F64_e32	= 7318,
    V_CMP_TRU_F64_e64	= 7319,
    V_CMP_T_I16_e32	= 7320,
    V_CMP_T_I16_e32_dpp	= 7321,
    V_CMP_T_I16_e64	= 7322,
    V_CMP_T_I16_e64_dpp	= 7323,
    V_CMP_T_I16_sdwa	= 7324,
    V_CMP_T_I16_t16_e32	= 7325,
    V_CMP_T_I16_t16_e32_dpp	= 7326,
    V_CMP_T_I16_t16_e64	= 7327,
    V_CMP_T_I16_t16_e64_dpp	= 7328,
    V_CMP_T_I16_t16_sdwa	= 7329,
    V_CMP_T_I32_e32	= 7330,
    V_CMP_T_I32_e32_dpp	= 7331,
    V_CMP_T_I32_e64	= 7332,
    V_CMP_T_I32_e64_dpp	= 7333,
    V_CMP_T_I32_sdwa	= 7334,
    V_CMP_T_I64_e32	= 7335,
    V_CMP_T_I64_e64	= 7336,
    V_CMP_T_U16_e32	= 7337,
    V_CMP_T_U16_e32_dpp	= 7338,
    V_CMP_T_U16_e64	= 7339,
    V_CMP_T_U16_e64_dpp	= 7340,
    V_CMP_T_U16_sdwa	= 7341,
    V_CMP_T_U16_t16_e32	= 7342,
    V_CMP_T_U16_t16_e32_dpp	= 7343,
    V_CMP_T_U16_t16_e64	= 7344,
    V_CMP_T_U16_t16_e64_dpp	= 7345,
    V_CMP_T_U16_t16_sdwa	= 7346,
    V_CMP_T_U32_e32	= 7347,
    V_CMP_T_U32_e32_dpp	= 7348,
    V_CMP_T_U32_e64	= 7349,
    V_CMP_T_U32_e64_dpp	= 7350,
    V_CMP_T_U32_sdwa	= 7351,
    V_CMP_T_U64_e32	= 7352,
    V_CMP_T_U64_e64	= 7353,
    V_CMP_U_F16_e32	= 7354,
    V_CMP_U_F16_e32_dpp	= 7355,
    V_CMP_U_F16_e64	= 7356,
    V_CMP_U_F16_e64_dpp	= 7357,
    V_CMP_U_F16_sdwa	= 7358,
    V_CMP_U_F16_t16_e32	= 7359,
    V_CMP_U_F16_t16_e32_dpp	= 7360,
    V_CMP_U_F16_t16_e64	= 7361,
    V_CMP_U_F16_t16_e64_dpp	= 7362,
    V_CMP_U_F16_t16_sdwa	= 7363,
    V_CMP_U_F32_e32	= 7364,
    V_CMP_U_F32_e32_dpp	= 7365,
    V_CMP_U_F32_e64	= 7366,
    V_CMP_U_F32_e64_dpp	= 7367,
    V_CMP_U_F32_sdwa	= 7368,
    V_CMP_U_F64_e32	= 7369,
    V_CMP_U_F64_e64	= 7370,
    V_CNDMASK_B16_dpp	= 7371,
    V_CNDMASK_B16_e32	= 7372,
    V_CNDMASK_B16_e64	= 7373,
    V_CNDMASK_B16_e64_dpp	= 7374,
    V_CNDMASK_B16_sdwa	= 7375,
    V_CNDMASK_B32_dpp	= 7376,
    V_CNDMASK_B32_e32	= 7377,
    V_CNDMASK_B32_e64	= 7378,
    V_CNDMASK_B32_e64_dpp	= 7379,
    V_CNDMASK_B32_sdwa	= 7380,
    V_CNDMASK_B64_PSEUDO	= 7381,
    V_COS_F16_dpp	= 7382,
    V_COS_F16_e32	= 7383,
    V_COS_F16_e64	= 7384,
    V_COS_F16_e64_dpp	= 7385,
    V_COS_F16_fake16_dpp	= 7386,
    V_COS_F16_fake16_e32	= 7387,
    V_COS_F16_fake16_e64	= 7388,
    V_COS_F16_fake16_e64_dpp	= 7389,
    V_COS_F16_fake16_sdwa	= 7390,
    V_COS_F16_sdwa	= 7391,
    V_COS_F16_t16_dpp	= 7392,
    V_COS_F16_t16_e32	= 7393,
    V_COS_F16_t16_e64	= 7394,
    V_COS_F16_t16_e64_dpp	= 7395,
    V_COS_F16_t16_sdwa	= 7396,
    V_COS_F32_dpp	= 7397,
    V_COS_F32_e32	= 7398,
    V_COS_F32_e64	= 7399,
    V_COS_F32_e64_dpp	= 7400,
    V_COS_F32_sdwa	= 7401,
    V_CUBEID_F32_e64	= 7402,
    V_CUBEID_F32_e64_dpp	= 7403,
    V_CUBEMA_F32_e64	= 7404,
    V_CUBEMA_F32_e64_dpp	= 7405,
    V_CUBESC_F32_e64	= 7406,
    V_CUBESC_F32_e64_dpp	= 7407,
    V_CUBETC_F32_e64	= 7408,
    V_CUBETC_F32_e64_dpp	= 7409,
    V_CVT_F16_F32_dpp	= 7410,
    V_CVT_F16_F32_e32	= 7411,
    V_CVT_F16_F32_e64	= 7412,
    V_CVT_F16_F32_e64_dpp	= 7413,
    V_CVT_F16_F32_sdwa	= 7414,
    V_CVT_F16_F32_t16_dpp	= 7415,
    V_CVT_F16_F32_t16_e32	= 7416,
    V_CVT_F16_F32_t16_e64	= 7417,
    V_CVT_F16_F32_t16_e64_dpp	= 7418,
    V_CVT_F16_F32_t16_sdwa	= 7419,
    V_CVT_F16_I16_dpp	= 7420,
    V_CVT_F16_I16_e32	= 7421,
    V_CVT_F16_I16_e64	= 7422,
    V_CVT_F16_I16_e64_dpp	= 7423,
    V_CVT_F16_I16_sdwa	= 7424,
    V_CVT_F16_I16_t16_dpp	= 7425,
    V_CVT_F16_I16_t16_e32	= 7426,
    V_CVT_F16_I16_t16_e64	= 7427,
    V_CVT_F16_I16_t16_e64_dpp	= 7428,
    V_CVT_F16_I16_t16_sdwa	= 7429,
    V_CVT_F16_U16_dpp	= 7430,
    V_CVT_F16_U16_e32	= 7431,
    V_CVT_F16_U16_e64	= 7432,
    V_CVT_F16_U16_e64_dpp	= 7433,
    V_CVT_F16_U16_sdwa	= 7434,
    V_CVT_F16_U16_t16_dpp	= 7435,
    V_CVT_F16_U16_t16_e32	= 7436,
    V_CVT_F16_U16_t16_e64	= 7437,
    V_CVT_F16_U16_t16_e64_dpp	= 7438,
    V_CVT_F16_U16_t16_sdwa	= 7439,
    V_CVT_F32_BF8_OP_SEL_dpp	= 7440,
    V_CVT_F32_BF8_OP_SEL_e32	= 7441,
    V_CVT_F32_BF8_OP_SEL_e64	= 7442,
    V_CVT_F32_BF8_OP_SEL_e64_dpp	= 7443,
    V_CVT_F32_BF8_dpp	= 7444,
    V_CVT_F32_BF8_e32	= 7445,
    V_CVT_F32_BF8_e64	= 7446,
    V_CVT_F32_BF8_e64_dpp	= 7447,
    V_CVT_F32_BF8_sdwa	= 7448,
    V_CVT_F32_F16_dpp	= 7449,
    V_CVT_F32_F16_e32	= 7450,
    V_CVT_F32_F16_e64	= 7451,
    V_CVT_F32_F16_e64_dpp	= 7452,
    V_CVT_F32_F16_sdwa	= 7453,
    V_CVT_F32_F16_t16_dpp	= 7454,
    V_CVT_F32_F16_t16_e32	= 7455,
    V_CVT_F32_F16_t16_e64	= 7456,
    V_CVT_F32_F16_t16_e64_dpp	= 7457,
    V_CVT_F32_F16_t16_sdwa	= 7458,
    V_CVT_F32_F64_dpp	= 7459,
    V_CVT_F32_F64_e32	= 7460,
    V_CVT_F32_F64_e64	= 7461,
    V_CVT_F32_FP8_OP_SEL_dpp	= 7462,
    V_CVT_F32_FP8_OP_SEL_e32	= 7463,
    V_CVT_F32_FP8_OP_SEL_e64	= 7464,
    V_CVT_F32_FP8_OP_SEL_e64_dpp	= 7465,
    V_CVT_F32_FP8_dpp	= 7466,
    V_CVT_F32_FP8_e32	= 7467,
    V_CVT_F32_FP8_e64	= 7468,
    V_CVT_F32_FP8_e64_dpp	= 7469,
    V_CVT_F32_FP8_sdwa	= 7470,
    V_CVT_F32_I32_dpp	= 7471,
    V_CVT_F32_I32_e32	= 7472,
    V_CVT_F32_I32_e64	= 7473,
    V_CVT_F32_I32_e64_dpp	= 7474,
    V_CVT_F32_I32_sdwa	= 7475,
    V_CVT_F32_U32_dpp	= 7476,
    V_CVT_F32_U32_e32	= 7477,
    V_CVT_F32_U32_e64	= 7478,
    V_CVT_F32_U32_e64_dpp	= 7479,
    V_CVT_F32_U32_sdwa	= 7480,
    V_CVT_F32_UBYTE0_dpp	= 7481,
    V_CVT_F32_UBYTE0_e32	= 7482,
    V_CVT_F32_UBYTE0_e64	= 7483,
    V_CVT_F32_UBYTE0_e64_dpp	= 7484,
    V_CVT_F32_UBYTE0_sdwa	= 7485,
    V_CVT_F32_UBYTE1_dpp	= 7486,
    V_CVT_F32_UBYTE1_e32	= 7487,
    V_CVT_F32_UBYTE1_e64	= 7488,
    V_CVT_F32_UBYTE1_e64_dpp	= 7489,
    V_CVT_F32_UBYTE1_sdwa	= 7490,
    V_CVT_F32_UBYTE2_dpp	= 7491,
    V_CVT_F32_UBYTE2_e32	= 7492,
    V_CVT_F32_UBYTE2_e64	= 7493,
    V_CVT_F32_UBYTE2_e64_dpp	= 7494,
    V_CVT_F32_UBYTE2_sdwa	= 7495,
    V_CVT_F32_UBYTE3_dpp	= 7496,
    V_CVT_F32_UBYTE3_e32	= 7497,
    V_CVT_F32_UBYTE3_e64	= 7498,
    V_CVT_F32_UBYTE3_e64_dpp	= 7499,
    V_CVT_F32_UBYTE3_sdwa	= 7500,
    V_CVT_F64_F32_dpp	= 7501,
    V_CVT_F64_F32_e32	= 7502,
    V_CVT_F64_F32_e64	= 7503,
    V_CVT_F64_I32_dpp	= 7504,
    V_CVT_F64_I32_e32	= 7505,
    V_CVT_F64_I32_e64	= 7506,
    V_CVT_F64_U32_dpp	= 7507,
    V_CVT_F64_U32_e32	= 7508,
    V_CVT_F64_U32_e64	= 7509,
    V_CVT_FLR_I32_F32_dpp	= 7510,
    V_CVT_FLR_I32_F32_e32	= 7511,
    V_CVT_FLR_I32_F32_e64	= 7512,
    V_CVT_FLR_I32_F32_e64_dpp	= 7513,
    V_CVT_FLR_I32_F32_sdwa	= 7514,
    V_CVT_I16_F16_dpp	= 7515,
    V_CVT_I16_F16_e32	= 7516,
    V_CVT_I16_F16_e64	= 7517,
    V_CVT_I16_F16_e64_dpp	= 7518,
    V_CVT_I16_F16_sdwa	= 7519,
    V_CVT_I16_F16_t16_dpp	= 7520,
    V_CVT_I16_F16_t16_e32	= 7521,
    V_CVT_I16_F16_t16_e64	= 7522,
    V_CVT_I16_F16_t16_e64_dpp	= 7523,
    V_CVT_I16_F16_t16_sdwa	= 7524,
    V_CVT_I32_F32_dpp	= 7525,
    V_CVT_I32_F32_e32	= 7526,
    V_CVT_I32_F32_e64	= 7527,
    V_CVT_I32_F32_e64_dpp	= 7528,
    V_CVT_I32_F32_sdwa	= 7529,
    V_CVT_I32_F64_dpp	= 7530,
    V_CVT_I32_F64_e32	= 7531,
    V_CVT_I32_F64_e64	= 7532,
    V_CVT_I32_I16_dpp	= 7533,
    V_CVT_I32_I16_e32	= 7534,
    V_CVT_I32_I16_e64	= 7535,
    V_CVT_I32_I16_e64_dpp	= 7536,
    V_CVT_I32_I16_fake16_dpp	= 7537,
    V_CVT_I32_I16_fake16_e32	= 7538,
    V_CVT_I32_I16_fake16_e64	= 7539,
    V_CVT_I32_I16_fake16_e64_dpp	= 7540,
    V_CVT_I32_I16_fake16_sdwa	= 7541,
    V_CVT_I32_I16_sdwa	= 7542,
    V_CVT_I32_I16_t16_dpp	= 7543,
    V_CVT_I32_I16_t16_e32	= 7544,
    V_CVT_I32_I16_t16_e64	= 7545,
    V_CVT_I32_I16_t16_e64_dpp	= 7546,
    V_CVT_I32_I16_t16_sdwa	= 7547,
    V_CVT_NORM_I16_F16_dpp	= 7548,
    V_CVT_NORM_I16_F16_e32	= 7549,
    V_CVT_NORM_I16_F16_e64	= 7550,
    V_CVT_NORM_I16_F16_e64_dpp	= 7551,
    V_CVT_NORM_I16_F16_sdwa	= 7552,
    V_CVT_NORM_I16_F16_t16_dpp	= 7553,
    V_CVT_NORM_I16_F16_t16_e32	= 7554,
    V_CVT_NORM_I16_F16_t16_e64	= 7555,
    V_CVT_NORM_I16_F16_t16_e64_dpp	= 7556,
    V_CVT_NORM_I16_F16_t16_sdwa	= 7557,
    V_CVT_NORM_U16_F16_dpp	= 7558,
    V_CVT_NORM_U16_F16_e32	= 7559,
    V_CVT_NORM_U16_F16_e64	= 7560,
    V_CVT_NORM_U16_F16_e64_dpp	= 7561,
    V_CVT_NORM_U16_F16_sdwa	= 7562,
    V_CVT_NORM_U16_F16_t16_dpp	= 7563,
    V_CVT_NORM_U16_F16_t16_e32	= 7564,
    V_CVT_NORM_U16_F16_t16_e64	= 7565,
    V_CVT_NORM_U16_F16_t16_e64_dpp	= 7566,
    V_CVT_NORM_U16_F16_t16_sdwa	= 7567,
    V_CVT_OFF_F32_I4_dpp	= 7568,
    V_CVT_OFF_F32_I4_e32	= 7569,
    V_CVT_OFF_F32_I4_e64	= 7570,
    V_CVT_OFF_F32_I4_e64_dpp	= 7571,
    V_CVT_OFF_F32_I4_sdwa	= 7572,
    V_CVT_PKACCUM_U8_F32_e32	= 7573,
    V_CVT_PKACCUM_U8_F32_e64	= 7574,
    V_CVT_PKNORM_I16_F16_e64	= 7575,
    V_CVT_PKNORM_I16_F16_e64_dpp	= 7576,
    V_CVT_PKNORM_I16_F32_dpp	= 7577,
    V_CVT_PKNORM_I16_F32_e32	= 7578,
    V_CVT_PKNORM_I16_F32_e64	= 7579,
    V_CVT_PKNORM_I16_F32_e64_dpp	= 7580,
    V_CVT_PKNORM_I16_F32_sdwa	= 7581,
    V_CVT_PKNORM_U16_F16_e64	= 7582,
    V_CVT_PKNORM_U16_F16_e64_dpp	= 7583,
    V_CVT_PKNORM_U16_F32_dpp	= 7584,
    V_CVT_PKNORM_U16_F32_e32	= 7585,
    V_CVT_PKNORM_U16_F32_e64	= 7586,
    V_CVT_PKNORM_U16_F32_e64_dpp	= 7587,
    V_CVT_PKNORM_U16_F32_sdwa	= 7588,
    V_CVT_PKRTZ_F16_F32_dpp	= 7589,
    V_CVT_PKRTZ_F16_F32_e32	= 7590,
    V_CVT_PKRTZ_F16_F32_e64	= 7591,
    V_CVT_PKRTZ_F16_F32_e64_dpp	= 7592,
    V_CVT_PKRTZ_F16_F32_sdwa	= 7593,
    V_CVT_PK_BF8_F32_e64	= 7594,
    V_CVT_PK_BF8_F32_e64_dpp	= 7595,
    V_CVT_PK_F32_BF8_OP_SEL_dpp	= 7596,
    V_CVT_PK_F32_BF8_OP_SEL_e32	= 7597,
    V_CVT_PK_F32_BF8_OP_SEL_e64	= 7598,
    V_CVT_PK_F32_BF8_dpp	= 7599,
    V_CVT_PK_F32_BF8_e32	= 7600,
    V_CVT_PK_F32_BF8_e64	= 7601,
    V_CVT_PK_F32_BF8_sdwa	= 7602,
    V_CVT_PK_F32_FP8_OP_SEL_dpp	= 7603,
    V_CVT_PK_F32_FP8_OP_SEL_e32	= 7604,
    V_CVT_PK_F32_FP8_OP_SEL_e64	= 7605,
    V_CVT_PK_F32_FP8_dpp	= 7606,
    V_CVT_PK_F32_FP8_e32	= 7607,
    V_CVT_PK_F32_FP8_e64	= 7608,
    V_CVT_PK_F32_FP8_sdwa	= 7609,
    V_CVT_PK_FP8_F32_e64	= 7610,
    V_CVT_PK_FP8_F32_e64_dpp	= 7611,
    V_CVT_PK_I16_F32_e64	= 7612,
    V_CVT_PK_I16_F32_e64_dpp	= 7613,
    V_CVT_PK_I16_I32_dpp	= 7614,
    V_CVT_PK_I16_I32_e32	= 7615,
    V_CVT_PK_I16_I32_e64	= 7616,
    V_CVT_PK_I16_I32_e64_dpp	= 7617,
    V_CVT_PK_I16_I32_sdwa	= 7618,
    V_CVT_PK_U16_F32_e64	= 7619,
    V_CVT_PK_U16_F32_e64_dpp	= 7620,
    V_CVT_PK_U16_U32_dpp	= 7621,
    V_CVT_PK_U16_U32_e32	= 7622,
    V_CVT_PK_U16_U32_e64	= 7623,
    V_CVT_PK_U16_U32_e64_dpp	= 7624,
    V_CVT_PK_U16_U32_sdwa	= 7625,
    V_CVT_PK_U8_F32_e64	= 7626,
    V_CVT_PK_U8_F32_e64_dpp	= 7627,
    V_CVT_RPI_I32_F32_dpp	= 7628,
    V_CVT_RPI_I32_F32_e32	= 7629,
    V_CVT_RPI_I32_F32_e64	= 7630,
    V_CVT_RPI_I32_F32_e64_dpp	= 7631,
    V_CVT_RPI_I32_F32_sdwa	= 7632,
    V_CVT_SR_BF8_F32_e64	= 7633,
    V_CVT_SR_BF8_F32_e64_dpp	= 7634,
    V_CVT_SR_BF8_F32_gfx12_e64	= 7635,
    V_CVT_SR_BF8_F32_gfx12_e64_dpp	= 7636,
    V_CVT_SR_FP8_F32_e64	= 7637,
    V_CVT_SR_FP8_F32_e64_dpp	= 7638,
    V_CVT_SR_FP8_F32_gfx12_e64	= 7639,
    V_CVT_SR_FP8_F32_gfx12_e64_dpp	= 7640,
    V_CVT_U16_F16_dpp	= 7641,
    V_CVT_U16_F16_e32	= 7642,
    V_CVT_U16_F16_e64	= 7643,
    V_CVT_U16_F16_e64_dpp	= 7644,
    V_CVT_U16_F16_sdwa	= 7645,
    V_CVT_U16_F16_t16_dpp	= 7646,
    V_CVT_U16_F16_t16_e32	= 7647,
    V_CVT_U16_F16_t16_e64	= 7648,
    V_CVT_U16_F16_t16_e64_dpp	= 7649,
    V_CVT_U16_F16_t16_sdwa	= 7650,
    V_CVT_U32_F32_dpp	= 7651,
    V_CVT_U32_F32_e32	= 7652,
    V_CVT_U32_F32_e64	= 7653,
    V_CVT_U32_F32_e64_dpp	= 7654,
    V_CVT_U32_F32_sdwa	= 7655,
    V_CVT_U32_F64_dpp	= 7656,
    V_CVT_U32_F64_e32	= 7657,
    V_CVT_U32_F64_e64	= 7658,
    V_CVT_U32_U16_dpp	= 7659,
    V_CVT_U32_U16_e32	= 7660,
    V_CVT_U32_U16_e64	= 7661,
    V_CVT_U32_U16_e64_dpp	= 7662,
    V_CVT_U32_U16_fake16_dpp	= 7663,
    V_CVT_U32_U16_fake16_e32	= 7664,
    V_CVT_U32_U16_fake16_e64	= 7665,
    V_CVT_U32_U16_fake16_e64_dpp	= 7666,
    V_CVT_U32_U16_fake16_sdwa	= 7667,
    V_CVT_U32_U16_sdwa	= 7668,
    V_CVT_U32_U16_t16_dpp	= 7669,
    V_CVT_U32_U16_t16_e32	= 7670,
    V_CVT_U32_U16_t16_e64	= 7671,
    V_CVT_U32_U16_t16_e64_dpp	= 7672,
    V_CVT_U32_U16_t16_sdwa	= 7673,
    V_DIV_FIXUP_F16_e64	= 7674,
    V_DIV_FIXUP_F16_e64_dpp	= 7675,
    V_DIV_FIXUP_F16_gfx9_e64	= 7676,
    V_DIV_FIXUP_F16_gfx9_e64_dpp	= 7677,
    V_DIV_FIXUP_F32_e64	= 7678,
    V_DIV_FIXUP_F64_e64	= 7679,
    V_DIV_FMAS_F32_e64	= 7680,
    V_DIV_FMAS_F64_e64	= 7681,
    V_DIV_SCALE_F32_e64	= 7682,
    V_DIV_SCALE_F64_e64	= 7683,
    V_DOT2C_F32_F16_dpp	= 7684,
    V_DOT2C_F32_F16_e32	= 7685,
    V_DOT2C_F32_F16_e64	= 7686,
    V_DOT2C_F32_F16_e64_dpp	= 7687,
    V_DOT2C_I32_I16_dpp	= 7688,
    V_DOT2C_I32_I16_e32	= 7689,
    V_DOT2C_I32_I16_e64	= 7690,
    V_DOT2_BF16_BF16_e64	= 7691,
    V_DOT2_BF16_BF16_e64_dpp	= 7692,
    V_DOT2_F16_F16_e64	= 7693,
    V_DOT2_F16_F16_e64_dpp	= 7694,
    V_DOT2_F32_BF16	= 7695,
    V_DOT2_F32_BF16_dpp	= 7696,
    V_DOT2_F32_F16	= 7697,
    V_DOT2_F32_F16_dpp	= 7698,
    V_DOT2_I32_I16	= 7699,
    V_DOT2_U32_U16	= 7700,
    V_DOT4C_I32_I8_dpp	= 7701,
    V_DOT4C_I32_I8_e32	= 7702,
    V_DOT4C_I32_I8_e64	= 7703,
    V_DOT4_F32_BF8_BF8	= 7704,
    V_DOT4_F32_BF8_BF8_dpp	= 7705,
    V_DOT4_F32_BF8_FP8	= 7706,
    V_DOT4_F32_BF8_FP8_dpp	= 7707,
    V_DOT4_F32_FP8_BF8	= 7708,
    V_DOT4_F32_FP8_BF8_dpp	= 7709,
    V_DOT4_F32_FP8_FP8	= 7710,
    V_DOT4_F32_FP8_FP8_dpp	= 7711,
    V_DOT4_I32_I8	= 7712,
    V_DOT4_I32_IU8	= 7713,
    V_DOT4_U32_U8	= 7714,
    V_DOT8C_I32_I4_dpp	= 7715,
    V_DOT8C_I32_I4_e32	= 7716,
    V_DOT8C_I32_I4_e64	= 7717,
    V_DOT8_I32_I4	= 7718,
    V_DOT8_I32_IU4	= 7719,
    V_DOT8_U32_U4	= 7720,
    V_EXP_F16_dpp	= 7721,
    V_EXP_F16_e32	= 7722,
    V_EXP_F16_e64	= 7723,
    V_EXP_F16_e64_dpp	= 7724,
    V_EXP_F16_fake16_dpp	= 7725,
    V_EXP_F16_fake16_e32	= 7726,
    V_EXP_F16_fake16_e64	= 7727,
    V_EXP_F16_fake16_e64_dpp	= 7728,
    V_EXP_F16_fake16_sdwa	= 7729,
    V_EXP_F16_sdwa	= 7730,
    V_EXP_F16_t16_dpp	= 7731,
    V_EXP_F16_t16_e32	= 7732,
    V_EXP_F16_t16_e64	= 7733,
    V_EXP_F16_t16_e64_dpp	= 7734,
    V_EXP_F16_t16_sdwa	= 7735,
    V_EXP_F32_dpp	= 7736,
    V_EXP_F32_e32	= 7737,
    V_EXP_F32_e64	= 7738,
    V_EXP_F32_e64_dpp	= 7739,
    V_EXP_F32_sdwa	= 7740,
    V_EXP_LEGACY_F32_dpp	= 7741,
    V_EXP_LEGACY_F32_e32	= 7742,
    V_EXP_LEGACY_F32_e64	= 7743,
    V_EXP_LEGACY_F32_e64_dpp	= 7744,
    V_EXP_LEGACY_F32_sdwa	= 7745,
    V_FFBH_I32_dpp	= 7746,
    V_FFBH_I32_e32	= 7747,
    V_FFBH_I32_e64	= 7748,
    V_FFBH_I32_e64_dpp	= 7749,
    V_FFBH_I32_sdwa	= 7750,
    V_FFBH_U32_dpp	= 7751,
    V_FFBH_U32_e32	= 7752,
    V_FFBH_U32_e64	= 7753,
    V_FFBH_U32_e64_dpp	= 7754,
    V_FFBH_U32_sdwa	= 7755,
    V_FFBL_B32_dpp	= 7756,
    V_FFBL_B32_e32	= 7757,
    V_FFBL_B32_e64	= 7758,
    V_FFBL_B32_e64_dpp	= 7759,
    V_FFBL_B32_sdwa	= 7760,
    V_FLOOR_F16_dpp	= 7761,
    V_FLOOR_F16_e32	= 7762,
    V_FLOOR_F16_e64	= 7763,
    V_FLOOR_F16_e64_dpp	= 7764,
    V_FLOOR_F16_fake16_dpp	= 7765,
    V_FLOOR_F16_fake16_e32	= 7766,
    V_FLOOR_F16_fake16_e64	= 7767,
    V_FLOOR_F16_fake16_e64_dpp	= 7768,
    V_FLOOR_F16_fake16_sdwa	= 7769,
    V_FLOOR_F16_sdwa	= 7770,
    V_FLOOR_F16_t16_dpp	= 7771,
    V_FLOOR_F16_t16_e32	= 7772,
    V_FLOOR_F16_t16_e64	= 7773,
    V_FLOOR_F16_t16_e64_dpp	= 7774,
    V_FLOOR_F16_t16_sdwa	= 7775,
    V_FLOOR_F32_dpp	= 7776,
    V_FLOOR_F32_e32	= 7777,
    V_FLOOR_F32_e64	= 7778,
    V_FLOOR_F32_e64_dpp	= 7779,
    V_FLOOR_F32_sdwa	= 7780,
    V_FLOOR_F64_dpp	= 7781,
    V_FLOOR_F64_e32	= 7782,
    V_FLOOR_F64_e64	= 7783,
    V_FMAAK_F16	= 7784,
    V_FMAAK_F16_t16	= 7785,
    V_FMAAK_F32	= 7786,
    V_FMAC_F16_dpp	= 7787,
    V_FMAC_F16_e32	= 7788,
    V_FMAC_F16_e64	= 7789,
    V_FMAC_F16_e64_dpp	= 7790,
    V_FMAC_F16_sdwa	= 7791,
    V_FMAC_F16_t16_dpp	= 7792,
    V_FMAC_F16_t16_e32	= 7793,
    V_FMAC_F16_t16_e64	= 7794,
    V_FMAC_F16_t16_e64_dpp	= 7795,
    V_FMAC_F16_t16_sdwa	= 7796,
    V_FMAC_F32_dpp	= 7797,
    V_FMAC_F32_e32	= 7798,
    V_FMAC_F32_e64	= 7799,
    V_FMAC_F32_e64_dpp	= 7800,
    V_FMAC_F32_sdwa	= 7801,
    V_FMAC_F64_dpp	= 7802,
    V_FMAC_F64_e32	= 7803,
    V_FMAC_F64_e64	= 7804,
    V_FMAC_LEGACY_F32_e32	= 7805,
    V_FMAC_LEGACY_F32_e64	= 7806,
    V_FMAC_LEGACY_F32_e64_dpp	= 7807,
    V_FMAC_LEGACY_F32_sdwa	= 7808,
    V_FMAMK_F16	= 7809,
    V_FMAMK_F16_t16	= 7810,
    V_FMAMK_F32	= 7811,
    V_FMA_F16_e64	= 7812,
    V_FMA_F16_e64_dpp	= 7813,
    V_FMA_F16_gfx9_e64	= 7814,
    V_FMA_F16_gfx9_e64_dpp	= 7815,
    V_FMA_F32_e64	= 7816,
    V_FMA_F32_e64_dpp	= 7817,
    V_FMA_F64_e64	= 7818,
    V_FMA_LEGACY_F32_e64	= 7819,
    V_FMA_LEGACY_F32_e64_dpp	= 7820,
    V_FMA_MIXHI_F16	= 7821,
    V_FMA_MIXHI_F16_dpp	= 7822,
    V_FMA_MIXLO_F16	= 7823,
    V_FMA_MIXLO_F16_dpp	= 7824,
    V_FMA_MIX_F32	= 7825,
    V_FMA_MIX_F32_dpp	= 7826,
    V_FRACT_F16_dpp	= 7827,
    V_FRACT_F16_e32	= 7828,
    V_FRACT_F16_e64	= 7829,
    V_FRACT_F16_e64_dpp	= 7830,
    V_FRACT_F16_fake16_dpp	= 7831,
    V_FRACT_F16_fake16_e32	= 7832,
    V_FRACT_F16_fake16_e64	= 7833,
    V_FRACT_F16_fake16_e64_dpp	= 7834,
    V_FRACT_F16_fake16_sdwa	= 7835,
    V_FRACT_F16_sdwa	= 7836,
    V_FRACT_F16_t16_dpp	= 7837,
    V_FRACT_F16_t16_e32	= 7838,
    V_FRACT_F16_t16_e64	= 7839,
    V_FRACT_F16_t16_e64_dpp	= 7840,
    V_FRACT_F16_t16_sdwa	= 7841,
    V_FRACT_F32_dpp	= 7842,
    V_FRACT_F32_e32	= 7843,
    V_FRACT_F32_e64	= 7844,
    V_FRACT_F32_e64_dpp	= 7845,
    V_FRACT_F32_sdwa	= 7846,
    V_FRACT_F64_dpp	= 7847,
    V_FRACT_F64_e32	= 7848,
    V_FRACT_F64_e64	= 7849,
    V_FREXP_EXP_I16_F16_dpp	= 7850,
    V_FREXP_EXP_I16_F16_e32	= 7851,
    V_FREXP_EXP_I16_F16_e64	= 7852,
    V_FREXP_EXP_I16_F16_e64_dpp	= 7853,
    V_FREXP_EXP_I16_F16_sdwa	= 7854,
    V_FREXP_EXP_I16_F16_t16_dpp	= 7855,
    V_FREXP_EXP_I16_F16_t16_e32	= 7856,
    V_FREXP_EXP_I16_F16_t16_e64	= 7857,
    V_FREXP_EXP_I16_F16_t16_e64_dpp	= 7858,
    V_FREXP_EXP_I16_F16_t16_sdwa	= 7859,
    V_FREXP_EXP_I32_F32_dpp	= 7860,
    V_FREXP_EXP_I32_F32_e32	= 7861,
    V_FREXP_EXP_I32_F32_e64	= 7862,
    V_FREXP_EXP_I32_F32_e64_dpp	= 7863,
    V_FREXP_EXP_I32_F32_sdwa	= 7864,
    V_FREXP_EXP_I32_F64_dpp	= 7865,
    V_FREXP_EXP_I32_F64_e32	= 7866,
    V_FREXP_EXP_I32_F64_e64	= 7867,
    V_FREXP_MANT_F16_dpp	= 7868,
    V_FREXP_MANT_F16_e32	= 7869,
    V_FREXP_MANT_F16_e64	= 7870,
    V_FREXP_MANT_F16_e64_dpp	= 7871,
    V_FREXP_MANT_F16_fake16_dpp	= 7872,
    V_FREXP_MANT_F16_fake16_e32	= 7873,
    V_FREXP_MANT_F16_fake16_e64	= 7874,
    V_FREXP_MANT_F16_fake16_e64_dpp	= 7875,
    V_FREXP_MANT_F16_fake16_sdwa	= 7876,
    V_FREXP_MANT_F16_sdwa	= 7877,
    V_FREXP_MANT_F16_t16_dpp	= 7878,
    V_FREXP_MANT_F16_t16_e32	= 7879,
    V_FREXP_MANT_F16_t16_e64	= 7880,
    V_FREXP_MANT_F16_t16_e64_dpp	= 7881,
    V_FREXP_MANT_F16_t16_sdwa	= 7882,
    V_FREXP_MANT_F32_dpp	= 7883,
    V_FREXP_MANT_F32_e32	= 7884,
    V_FREXP_MANT_F32_e64	= 7885,
    V_FREXP_MANT_F32_e64_dpp	= 7886,
    V_FREXP_MANT_F32_sdwa	= 7887,
    V_FREXP_MANT_F64_dpp	= 7888,
    V_FREXP_MANT_F64_e32	= 7889,
    V_FREXP_MANT_F64_e64	= 7890,
    V_INDIRECT_REG_READ_GPR_IDX_B32_V1	= 7891,
    V_INDIRECT_REG_READ_GPR_IDX_B32_V10	= 7892,
    V_INDIRECT_REG_READ_GPR_IDX_B32_V11	= 7893,
    V_INDIRECT_REG_READ_GPR_IDX_B32_V12	= 7894,
    V_INDIRECT_REG_READ_GPR_IDX_B32_V16	= 7895,
    V_INDIRECT_REG_READ_GPR_IDX_B32_V2	= 7896,
    V_INDIRECT_REG_READ_GPR_IDX_B32_V3	= 7897,
    V_INDIRECT_REG_READ_GPR_IDX_B32_V32	= 7898,
    V_INDIRECT_REG_READ_GPR_IDX_B32_V4	= 7899,
    V_INDIRECT_REG_READ_GPR_IDX_B32_V5	= 7900,
    V_INDIRECT_REG_READ_GPR_IDX_B32_V8	= 7901,
    V_INDIRECT_REG_READ_GPR_IDX_B32_V9	= 7902,
    V_INDIRECT_REG_WRITE_GPR_IDX_B32_V1	= 7903,
    V_INDIRECT_REG_WRITE_GPR_IDX_B32_V10	= 7904,
    V_INDIRECT_REG_WRITE_GPR_IDX_B32_V11	= 7905,
    V_INDIRECT_REG_WRITE_GPR_IDX_B32_V12	= 7906,
    V_INDIRECT_REG_WRITE_GPR_IDX_B32_V16	= 7907,
    V_INDIRECT_REG_WRITE_GPR_IDX_B32_V2	= 7908,
    V_INDIRECT_REG_WRITE_GPR_IDX_B32_V3	= 7909,
    V_INDIRECT_REG_WRITE_GPR_IDX_B32_V32	= 7910,
    V_INDIRECT_REG_WRITE_GPR_IDX_B32_V4	= 7911,
    V_INDIRECT_REG_WRITE_GPR_IDX_B32_V5	= 7912,
    V_INDIRECT_REG_WRITE_GPR_IDX_B32_V8	= 7913,
    V_INDIRECT_REG_WRITE_GPR_IDX_B32_V9	= 7914,
    V_INDIRECT_REG_WRITE_MOVREL_B32_V1	= 7915,
    V_INDIRECT_REG_WRITE_MOVREL_B32_V10	= 7916,
    V_INDIRECT_REG_WRITE_MOVREL_B32_V11	= 7917,
    V_INDIRECT_REG_WRITE_MOVREL_B32_V12	= 7918,
    V_INDIRECT_REG_WRITE_MOVREL_B32_V16	= 7919,
    V_INDIRECT_REG_WRITE_MOVREL_B32_V2	= 7920,
    V_INDIRECT_REG_WRITE_MOVREL_B32_V3	= 7921,
    V_INDIRECT_REG_WRITE_MOVREL_B32_V32	= 7922,
    V_INDIRECT_REG_WRITE_MOVREL_B32_V4	= 7923,
    V_INDIRECT_REG_WRITE_MOVREL_B32_V5	= 7924,
    V_INDIRECT_REG_WRITE_MOVREL_B32_V8	= 7925,
    V_INDIRECT_REG_WRITE_MOVREL_B32_V9	= 7926,
    V_INTERP_MOV_F32	= 7927,
    V_INTERP_MOV_F32_e64	= 7928,
    V_INTERP_P10_F16_F32_inreg	= 7929,
    V_INTERP_P10_F32_inreg	= 7930,
    V_INTERP_P10_RTZ_F16_F32_inreg	= 7931,
    V_INTERP_P1LL_F16	= 7932,
    V_INTERP_P1LV_F16	= 7933,
    V_INTERP_P1_F32	= 7934,
    V_INTERP_P1_F32_16bank	= 7935,
    V_INTERP_P1_F32_e64	= 7936,
    V_INTERP_P2_F16	= 7937,
    V_INTERP_P2_F16_F32_inreg	= 7938,
    V_INTERP_P2_F16_gfx9	= 7939,
    V_INTERP_P2_F32	= 7940,
    V_INTERP_P2_F32_e64	= 7941,
    V_INTERP_P2_F32_inreg	= 7942,
    V_INTERP_P2_RTZ_F16_F32_inreg	= 7943,
    V_LDEXP_F16_dpp	= 7944,
    V_LDEXP_F16_e32	= 7945,
    V_LDEXP_F16_e64	= 7946,
    V_LDEXP_F16_e64_dpp	= 7947,
    V_LDEXP_F16_sdwa	= 7948,
    V_LDEXP_F16_t16_dpp	= 7949,
    V_LDEXP_F16_t16_e32	= 7950,
    V_LDEXP_F16_t16_e64	= 7951,
    V_LDEXP_F16_t16_e64_dpp	= 7952,
    V_LDEXP_F16_t16_sdwa	= 7953,
    V_LDEXP_F32_dpp	= 7954,
    V_LDEXP_F32_e32	= 7955,
    V_LDEXP_F32_e64	= 7956,
    V_LDEXP_F32_e64_dpp	= 7957,
    V_LDEXP_F32_sdwa	= 7958,
    V_LDEXP_F64_e64	= 7959,
    V_LERP_U8_e64	= 7960,
    V_LERP_U8_e64_dpp	= 7961,
    V_LOG_CLAMP_F32_dpp	= 7962,
    V_LOG_CLAMP_F32_e32	= 7963,
    V_LOG_CLAMP_F32_e64	= 7964,
    V_LOG_CLAMP_F32_e64_dpp	= 7965,
    V_LOG_CLAMP_F32_sdwa	= 7966,
    V_LOG_F16_dpp	= 7967,
    V_LOG_F16_e32	= 7968,
    V_LOG_F16_e64	= 7969,
    V_LOG_F16_e64_dpp	= 7970,
    V_LOG_F16_fake16_dpp	= 7971,
    V_LOG_F16_fake16_e32	= 7972,
    V_LOG_F16_fake16_e64	= 7973,
    V_LOG_F16_fake16_e64_dpp	= 7974,
    V_LOG_F16_fake16_sdwa	= 7975,
    V_LOG_F16_sdwa	= 7976,
    V_LOG_F16_t16_dpp	= 7977,
    V_LOG_F16_t16_e32	= 7978,
    V_LOG_F16_t16_e64	= 7979,
    V_LOG_F16_t16_e64_dpp	= 7980,
    V_LOG_F16_t16_sdwa	= 7981,
    V_LOG_F32_dpp	= 7982,
    V_LOG_F32_e32	= 7983,
    V_LOG_F32_e64	= 7984,
    V_LOG_F32_e64_dpp	= 7985,
    V_LOG_F32_sdwa	= 7986,
    V_LOG_LEGACY_F32_dpp	= 7987,
    V_LOG_LEGACY_F32_e32	= 7988,
    V_LOG_LEGACY_F32_e64	= 7989,
    V_LOG_LEGACY_F32_e64_dpp	= 7990,
    V_LOG_LEGACY_F32_sdwa	= 7991,
    V_LSHLREV_B16_dpp	= 7992,
    V_LSHLREV_B16_e32	= 7993,
    V_LSHLREV_B16_e64	= 7994,
    V_LSHLREV_B16_e64_dpp	= 7995,
    V_LSHLREV_B16_sdwa	= 7996,
    V_LSHLREV_B16_t16_e64	= 7997,
    V_LSHLREV_B16_t16_e64_dpp	= 7998,
    V_LSHLREV_B32_dpp	= 7999,
    V_LSHLREV_B32_e32	= 8000,
    V_LSHLREV_B32_e64	= 8001,
    V_LSHLREV_B32_e64_dpp	= 8002,
    V_LSHLREV_B32_sdwa	= 8003,
    V_LSHLREV_B64_e64	= 8004,
    V_LSHLREV_B64_pseudo_dpp	= 8005,
    V_LSHLREV_B64_pseudo_e32	= 8006,
    V_LSHLREV_B64_pseudo_e64	= 8007,
    V_LSHL_ADD_U32_e64	= 8008,
    V_LSHL_ADD_U32_e64_dpp	= 8009,
    V_LSHL_ADD_U64_e64	= 8010,
    V_LSHL_B32_dpp	= 8011,
    V_LSHL_B32_e32	= 8012,
    V_LSHL_B32_e64	= 8013,
    V_LSHL_B32_e64_dpp	= 8014,
    V_LSHL_B32_sdwa	= 8015,
    V_LSHL_B64_e64	= 8016,
    V_LSHL_OR_B32_e64	= 8017,
    V_LSHL_OR_B32_e64_dpp	= 8018,
    V_LSHRREV_B16_dpp	= 8019,
    V_LSHRREV_B16_e32	= 8020,
    V_LSHRREV_B16_e64	= 8021,
    V_LSHRREV_B16_e64_dpp	= 8022,
    V_LSHRREV_B16_sdwa	= 8023,
    V_LSHRREV_B16_t16_e64	= 8024,
    V_LSHRREV_B16_t16_e64_dpp	= 8025,
    V_LSHRREV_B32_dpp	= 8026,
    V_LSHRREV_B32_e32	= 8027,
    V_LSHRREV_B32_e64	= 8028,
    V_LSHRREV_B32_e64_dpp	= 8029,
    V_LSHRREV_B32_sdwa	= 8030,
    V_LSHRREV_B64_e64	= 8031,
    V_LSHR_B32_dpp	= 8032,
    V_LSHR_B32_e32	= 8033,
    V_LSHR_B32_e64	= 8034,
    V_LSHR_B32_e64_dpp	= 8035,
    V_LSHR_B32_sdwa	= 8036,
    V_LSHR_B64_e64	= 8037,
    V_MAC_F16_dpp	= 8038,
    V_MAC_F16_e32	= 8039,
    V_MAC_F16_e64	= 8040,
    V_MAC_F16_e64_dpp	= 8041,
    V_MAC_F16_sdwa	= 8042,
    V_MAC_F32_dpp	= 8043,
    V_MAC_F32_e32	= 8044,
    V_MAC_F32_e64	= 8045,
    V_MAC_F32_e64_dpp	= 8046,
    V_MAC_F32_sdwa	= 8047,
    V_MAC_LEGACY_F32_e32	= 8048,
    V_MAC_LEGACY_F32_e64	= 8049,
    V_MAC_LEGACY_F32_e64_dpp	= 8050,
    V_MAC_LEGACY_F32_sdwa	= 8051,
    V_MADAK_F16	= 8052,
    V_MADAK_F32	= 8053,
    V_MADMK_F16	= 8054,
    V_MADMK_F32	= 8055,
    V_MAD_F16_e64	= 8056,
    V_MAD_F16_e64_dpp	= 8057,
    V_MAD_F16_gfx9_e64	= 8058,
    V_MAD_F16_gfx9_e64_dpp	= 8059,
    V_MAD_F32_e64	= 8060,
    V_MAD_F32_e64_dpp	= 8061,
    V_MAD_I16_e64	= 8062,
    V_MAD_I16_e64_dpp	= 8063,
    V_MAD_I16_gfx9_e64	= 8064,
    V_MAD_I16_gfx9_e64_dpp	= 8065,
    V_MAD_I32_I16_e64	= 8066,
    V_MAD_I32_I16_e64_dpp	= 8067,
    V_MAD_I32_I24_e64	= 8068,
    V_MAD_I32_I24_e64_dpp	= 8069,
    V_MAD_I64_I32_e64	= 8070,
    V_MAD_I64_I32_gfx11_e64	= 8071,
    V_MAD_LEGACY_F32_e64	= 8072,
    V_MAD_LEGACY_F32_e64_dpp	= 8073,
    V_MAD_MIXHI_F16	= 8074,
    V_MAD_MIXHI_F16_dpp	= 8075,
    V_MAD_MIXLO_F16	= 8076,
    V_MAD_MIXLO_F16_dpp	= 8077,
    V_MAD_MIX_F32	= 8078,
    V_MAD_MIX_F32_dpp	= 8079,
    V_MAD_U16_e64	= 8080,
    V_MAD_U16_e64_dpp	= 8081,
    V_MAD_U16_gfx9_e64	= 8082,
    V_MAD_U16_gfx9_e64_dpp	= 8083,
    V_MAD_U32_U16_e64	= 8084,
    V_MAD_U32_U16_e64_dpp	= 8085,
    V_MAD_U32_U24_e64	= 8086,
    V_MAD_U32_U24_e64_dpp	= 8087,
    V_MAD_U64_U32_e64	= 8088,
    V_MAD_U64_U32_gfx11_e64	= 8089,
    V_MAX3_F16_e64	= 8090,
    V_MAX3_F16_e64_dpp	= 8091,
    V_MAX3_F32_e64	= 8092,
    V_MAX3_F32_e64_dpp	= 8093,
    V_MAX3_I16_e64	= 8094,
    V_MAX3_I16_e64_dpp	= 8095,
    V_MAX3_I32_e64	= 8096,
    V_MAX3_I32_e64_dpp	= 8097,
    V_MAX3_U16_e64	= 8098,
    V_MAX3_U16_e64_dpp	= 8099,
    V_MAX3_U32_e64	= 8100,
    V_MAX3_U32_e64_dpp	= 8101,
    V_MAXIMUM3_F16_e64	= 8102,
    V_MAXIMUM3_F16_e64_dpp	= 8103,
    V_MAXIMUM3_F32_e64	= 8104,
    V_MAXIMUM3_F32_e64_dpp	= 8105,
    V_MAXIMUMMINIMUM_F16_e64	= 8106,
    V_MAXIMUMMINIMUM_F16_e64_dpp	= 8107,
    V_MAXIMUMMINIMUM_F32_e64	= 8108,
    V_MAXIMUMMINIMUM_F32_e64_dpp	= 8109,
    V_MAXIMUM_F16_e64	= 8110,
    V_MAXIMUM_F16_e64_dpp	= 8111,
    V_MAXIMUM_F32_e64	= 8112,
    V_MAXIMUM_F32_e64_dpp	= 8113,
    V_MAXIMUM_F64_e64	= 8114,
    V_MAXMIN_F16_e64	= 8115,
    V_MAXMIN_F16_e64_dpp	= 8116,
    V_MAXMIN_F32_e64	= 8117,
    V_MAXMIN_F32_e64_dpp	= 8118,
    V_MAXMIN_I32_e64	= 8119,
    V_MAXMIN_I32_e64_dpp	= 8120,
    V_MAXMIN_U32_e64	= 8121,
    V_MAXMIN_U32_e64_dpp	= 8122,
    V_MAX_F16_dpp	= 8123,
    V_MAX_F16_e32	= 8124,
    V_MAX_F16_e64	= 8125,
    V_MAX_F16_e64_dpp	= 8126,
    V_MAX_F16_fake16_dpp	= 8127,
    V_MAX_F16_fake16_e32	= 8128,
    V_MAX_F16_fake16_e64	= 8129,
    V_MAX_F16_fake16_e64_dpp	= 8130,
    V_MAX_F16_fake16_sdwa	= 8131,
    V_MAX_F16_sdwa	= 8132,
    V_MAX_F16_t16_dpp	= 8133,
    V_MAX_F16_t16_e32	= 8134,
    V_MAX_F16_t16_e64	= 8135,
    V_MAX_F16_t16_e64_dpp	= 8136,
    V_MAX_F16_t16_sdwa	= 8137,
    V_MAX_F32_dpp	= 8138,
    V_MAX_F32_e32	= 8139,
    V_MAX_F32_e64	= 8140,
    V_MAX_F32_e64_dpp	= 8141,
    V_MAX_F32_sdwa	= 8142,
    V_MAX_F64_e64	= 8143,
    V_MAX_I16_dpp	= 8144,
    V_MAX_I16_e32	= 8145,
    V_MAX_I16_e64	= 8146,
    V_MAX_I16_e64_dpp	= 8147,
    V_MAX_I16_sdwa	= 8148,
    V_MAX_I16_t16_e64	= 8149,
    V_MAX_I16_t16_e64_dpp	= 8150,
    V_MAX_I32_dpp	= 8151,
    V_MAX_I32_e32	= 8152,
    V_MAX_I32_e64	= 8153,
    V_MAX_I32_e64_dpp	= 8154,
    V_MAX_I32_sdwa	= 8155,
    V_MAX_LEGACY_F32_dpp	= 8156,
    V_MAX_LEGACY_F32_e32	= 8157,
    V_MAX_LEGACY_F32_e64	= 8158,
    V_MAX_LEGACY_F32_e64_dpp	= 8159,
    V_MAX_LEGACY_F32_sdwa	= 8160,
    V_MAX_NUM_F64_dpp	= 8161,
    V_MAX_NUM_F64_e32	= 8162,
    V_MAX_NUM_F64_e64	= 8163,
    V_MAX_U16_dpp	= 8164,
    V_MAX_U16_e32	= 8165,
    V_MAX_U16_e64	= 8166,
    V_MAX_U16_e64_dpp	= 8167,
    V_MAX_U16_sdwa	= 8168,
    V_MAX_U16_t16_e64	= 8169,
    V_MAX_U16_t16_e64_dpp	= 8170,
    V_MAX_U32_dpp	= 8171,
    V_MAX_U32_e32	= 8172,
    V_MAX_U32_e64	= 8173,
    V_MAX_U32_e64_dpp	= 8174,
    V_MAX_U32_sdwa	= 8175,
    V_MBCNT_HI_U32_B32_dpp	= 8176,
    V_MBCNT_HI_U32_B32_e32	= 8177,
    V_MBCNT_HI_U32_B32_e64	= 8178,
    V_MBCNT_HI_U32_B32_e64_dpp	= 8179,
    V_MBCNT_HI_U32_B32_sdwa	= 8180,
    V_MBCNT_LO_U32_B32_dpp	= 8181,
    V_MBCNT_LO_U32_B32_e32	= 8182,
    V_MBCNT_LO_U32_B32_e64	= 8183,
    V_MBCNT_LO_U32_B32_e64_dpp	= 8184,
    V_MBCNT_LO_U32_B32_sdwa	= 8185,
    V_MED3_F16_e64	= 8186,
    V_MED3_F16_e64_dpp	= 8187,
    V_MED3_F32_e64	= 8188,
    V_MED3_F32_e64_dpp	= 8189,
    V_MED3_I16_e64	= 8190,
    V_MED3_I16_e64_dpp	= 8191,
    V_MED3_I32_e64	= 8192,
    V_MED3_I32_e64_dpp	= 8193,
    V_MED3_U16_e64	= 8194,
    V_MED3_U16_e64_dpp	= 8195,
    V_MED3_U32_e64	= 8196,
    V_MED3_U32_e64_dpp	= 8197,
    V_MFMA_F32_16X16X16BF16_1K_e64	= 8198,
    V_MFMA_F32_16X16X16BF16_1K_vgprcd_e64	= 8199,
    V_MFMA_F32_16X16X16F16_e64	= 8200,
    V_MFMA_F32_16X16X16F16_vgprcd_e64	= 8201,
    V_MFMA_F32_16X16X1F32_e64	= 8202,
    V_MFMA_F32_16X16X1F32_mac_e64	= 8203,
    V_MFMA_F32_16X16X1F32_mac_vgprcd_e64	= 8204,
    V_MFMA_F32_16X16X1F32_vgprcd_e64	= 8205,
    V_MFMA_F32_16X16X2BF16_e64	= 8206,
    V_MFMA_F32_16X16X2BF16_mac_e64	= 8207,
    V_MFMA_F32_16X16X2BF16_mac_vgprcd_e64	= 8208,
    V_MFMA_F32_16X16X2BF16_vgprcd_e64	= 8209,
    V_MFMA_F32_16X16X32_BF8_BF8_e64	= 8210,
    V_MFMA_F32_16X16X32_BF8_BF8_vgprcd_e64	= 8211,
    V_MFMA_F32_16X16X32_BF8_FP8_e64	= 8212,
    V_MFMA_F32_16X16X32_BF8_FP8_vgprcd_e64	= 8213,
    V_MFMA_F32_16X16X32_FP8_BF8_e64	= 8214,
    V_MFMA_F32_16X16X32_FP8_BF8_vgprcd_e64	= 8215,
    V_MFMA_F32_16X16X32_FP8_FP8_e64	= 8216,
    V_MFMA_F32_16X16X32_FP8_FP8_vgprcd_e64	= 8217,
    V_MFMA_F32_16X16X4BF16_1K_e64	= 8218,
    V_MFMA_F32_16X16X4BF16_1K_mac_e64	= 8219,
    V_MFMA_F32_16X16X4BF16_1K_mac_vgprcd_e64	= 8220,
    V_MFMA_F32_16X16X4BF16_1K_vgprcd_e64	= 8221,
    V_MFMA_F32_16X16X4F16_e64	= 8222,
    V_MFMA_F32_16X16X4F16_mac_e64	= 8223,
    V_MFMA_F32_16X16X4F16_mac_vgprcd_e64	= 8224,
    V_MFMA_F32_16X16X4F16_vgprcd_e64	= 8225,
    V_MFMA_F32_16X16X4F32_e64	= 8226,
    V_MFMA_F32_16X16X4F32_vgprcd_e64	= 8227,
    V_MFMA_F32_16X16X8BF16_e64	= 8228,
    V_MFMA_F32_16X16X8BF16_vgprcd_e64	= 8229,
    V_MFMA_F32_16X16X8XF32_e64	= 8230,
    V_MFMA_F32_16X16X8XF32_vgprcd_e64	= 8231,
    V_MFMA_F32_32X32X16_BF8_BF8_e64	= 8232,
    V_MFMA_F32_32X32X16_BF8_BF8_mac_e64	= 8233,
    V_MFMA_F32_32X32X16_BF8_BF8_mac_vgprcd_e64	= 8234,
    V_MFMA_F32_32X32X16_BF8_BF8_vgprcd_e64	= 8235,
    V_MFMA_F32_32X32X16_BF8_FP8_e64	= 8236,
    V_MFMA_F32_32X32X16_BF8_FP8_mac_e64	= 8237,
    V_MFMA_F32_32X32X16_BF8_FP8_mac_vgprcd_e64	= 8238,
    V_MFMA_F32_32X32X16_BF8_FP8_vgprcd_e64	= 8239,
    V_MFMA_F32_32X32X16_FP8_BF8_e64	= 8240,
    V_MFMA_F32_32X32X16_FP8_BF8_mac_e64	= 8241,
    V_MFMA_F32_32X32X16_FP8_BF8_mac_vgprcd_e64	= 8242,
    V_MFMA_F32_32X32X16_FP8_BF8_vgprcd_e64	= 8243,
    V_MFMA_F32_32X32X16_FP8_FP8_e64	= 8244,
    V_MFMA_F32_32X32X16_FP8_FP8_mac_e64	= 8245,
    V_MFMA_F32_32X32X16_FP8_FP8_mac_vgprcd_e64	= 8246,
    V_MFMA_F32_32X32X16_FP8_FP8_vgprcd_e64	= 8247,
    V_MFMA_F32_32X32X1F32_e64	= 8248,
    V_MFMA_F32_32X32X1F32_mac_e64	= 8249,
    V_MFMA_F32_32X32X1F32_mac_vgprcd_e64	= 8250,
    V_MFMA_F32_32X32X1F32_vgprcd_e64	= 8251,
    V_MFMA_F32_32X32X2BF16_e64	= 8252,
    V_MFMA_F32_32X32X2BF16_mac_e64	= 8253,
    V_MFMA_F32_32X32X2BF16_mac_vgprcd_e64	= 8254,
    V_MFMA_F32_32X32X2BF16_vgprcd_e64	= 8255,
    V_MFMA_F32_32X32X2F32_e64	= 8256,
    V_MFMA_F32_32X32X2F32_mac_e64	= 8257,
    V_MFMA_F32_32X32X2F32_mac_vgprcd_e64	= 8258,
    V_MFMA_F32_32X32X2F32_vgprcd_e64	= 8259,
    V_MFMA_F32_32X32X4BF16_1K_e64	= 8260,
    V_MFMA_F32_32X32X4BF16_1K_mac_e64	= 8261,
    V_MFMA_F32_32X32X4BF16_1K_mac_vgprcd_e64	= 8262,
    V_MFMA_F32_32X32X4BF16_1K_vgprcd_e64	= 8263,
    V_MFMA_F32_32X32X4BF16_e64	= 8264,
    V_MFMA_F32_32X32X4BF16_mac_e64	= 8265,
    V_MFMA_F32_32X32X4BF16_mac_vgprcd_e64	= 8266,
    V_MFMA_F32_32X32X4BF16_vgprcd_e64	= 8267,
    V_MFMA_F32_32X32X4F16_e64	= 8268,
    V_MFMA_F32_32X32X4F16_mac_e64	= 8269,
    V_MFMA_F32_32X32X4F16_mac_vgprcd_e64	= 8270,
    V_MFMA_F32_32X32X4F16_vgprcd_e64	= 8271,
    V_MFMA_F32_32X32X4XF32_e64	= 8272,
    V_MFMA_F32_32X32X4XF32_mac_e64	= 8273,
    V_MFMA_F32_32X32X4XF32_mac_vgprcd_e64	= 8274,
    V_MFMA_F32_32X32X4XF32_vgprcd_e64	= 8275,
    V_MFMA_F32_32X32X8BF16_1K_e64	= 8276,
    V_MFMA_F32_32X32X8BF16_1K_mac_e64	= 8277,
    V_MFMA_F32_32X32X8BF16_1K_mac_vgprcd_e64	= 8278,
    V_MFMA_F32_32X32X8BF16_1K_vgprcd_e64	= 8279,
    V_MFMA_F32_32X32X8F16_e64	= 8280,
    V_MFMA_F32_32X32X8F16_mac_e64	= 8281,
    V_MFMA_F32_32X32X8F16_mac_vgprcd_e64	= 8282,
    V_MFMA_F32_32X32X8F16_vgprcd_e64	= 8283,
    V_MFMA_F32_4X4X1F32_e64	= 8284,
    V_MFMA_F32_4X4X1F32_vgprcd_e64	= 8285,
    V_MFMA_F32_4X4X2BF16_e64	= 8286,
    V_MFMA_F32_4X4X2BF16_vgprcd_e64	= 8287,
    V_MFMA_F32_4X4X4BF16_1K_e64	= 8288,
    V_MFMA_F32_4X4X4BF16_1K_vgprcd_e64	= 8289,
    V_MFMA_F32_4X4X4F16_e64	= 8290,
    V_MFMA_F32_4X4X4F16_vgprcd_e64	= 8291,
    V_MFMA_F64_16X16X4F64_e64	= 8292,
    V_MFMA_F64_16X16X4F64_mac_e64	= 8293,
    V_MFMA_F64_16X16X4F64_mac_vgprcd_e64	= 8294,
    V_MFMA_F64_16X16X4F64_vgprcd_e64	= 8295,
    V_MFMA_F64_4X4X4F64_e64	= 8296,
    V_MFMA_F64_4X4X4F64_vgprcd_e64	= 8297,
    V_MFMA_I32_16X16X16I8_e64	= 8298,
    V_MFMA_I32_16X16X16I8_vgprcd_e64	= 8299,
    V_MFMA_I32_16X16X32I8_e64	= 8300,
    V_MFMA_I32_16X16X32I8_vgprcd_e64	= 8301,
    V_MFMA_I32_16X16X4I8_e64	= 8302,
    V_MFMA_I32_16X16X4I8_mac_e64	= 8303,
    V_MFMA_I32_16X16X4I8_mac_vgprcd_e64	= 8304,
    V_MFMA_I32_16X16X4I8_vgprcd_e64	= 8305,
    V_MFMA_I32_32X32X16I8_e64	= 8306,
    V_MFMA_I32_32X32X16I8_mac_e64	= 8307,
    V_MFMA_I32_32X32X16I8_mac_vgprcd_e64	= 8308,
    V_MFMA_I32_32X32X16I8_vgprcd_e64	= 8309,
    V_MFMA_I32_32X32X4I8_e64	= 8310,
    V_MFMA_I32_32X32X4I8_mac_e64	= 8311,
    V_MFMA_I32_32X32X4I8_mac_vgprcd_e64	= 8312,
    V_MFMA_I32_32X32X4I8_vgprcd_e64	= 8313,
    V_MFMA_I32_32X32X8I8_e64	= 8314,
    V_MFMA_I32_32X32X8I8_mac_e64	= 8315,
    V_MFMA_I32_32X32X8I8_mac_vgprcd_e64	= 8316,
    V_MFMA_I32_32X32X8I8_vgprcd_e64	= 8317,
    V_MFMA_I32_4X4X4I8_e64	= 8318,
    V_MFMA_I32_4X4X4I8_vgprcd_e64	= 8319,
    V_MIN3_F16_e64	= 8320,
    V_MIN3_F16_e64_dpp	= 8321,
    V_MIN3_F32_e64	= 8322,
    V_MIN3_F32_e64_dpp	= 8323,
    V_MIN3_I16_e64	= 8324,
    V_MIN3_I16_e64_dpp	= 8325,
    V_MIN3_I32_e64	= 8326,
    V_MIN3_I32_e64_dpp	= 8327,
    V_MIN3_U16_e64	= 8328,
    V_MIN3_U16_e64_dpp	= 8329,
    V_MIN3_U32_e64	= 8330,
    V_MIN3_U32_e64_dpp	= 8331,
    V_MINIMUM3_F16_e64	= 8332,
    V_MINIMUM3_F16_e64_dpp	= 8333,
    V_MINIMUM3_F32_e64	= 8334,
    V_MINIMUM3_F32_e64_dpp	= 8335,
    V_MINIMUMMAXIMUM_F16_e64	= 8336,
    V_MINIMUMMAXIMUM_F16_e64_dpp	= 8337,
    V_MINIMUMMAXIMUM_F32_e64	= 8338,
    V_MINIMUMMAXIMUM_F32_e64_dpp	= 8339,
    V_MINIMUM_F16_e64	= 8340,
    V_MINIMUM_F16_e64_dpp	= 8341,
    V_MINIMUM_F32_e64	= 8342,
    V_MINIMUM_F32_e64_dpp	= 8343,
    V_MINIMUM_F64_e64	= 8344,
    V_MINMAX_F16_e64	= 8345,
    V_MINMAX_F16_e64_dpp	= 8346,
    V_MINMAX_F32_e64	= 8347,
    V_MINMAX_F32_e64_dpp	= 8348,
    V_MINMAX_I32_e64	= 8349,
    V_MINMAX_I32_e64_dpp	= 8350,
    V_MINMAX_U32_e64	= 8351,
    V_MINMAX_U32_e64_dpp	= 8352,
    V_MIN_F16_dpp	= 8353,
    V_MIN_F16_e32	= 8354,
    V_MIN_F16_e64	= 8355,
    V_MIN_F16_e64_dpp	= 8356,
    V_MIN_F16_fake16_dpp	= 8357,
    V_MIN_F16_fake16_e32	= 8358,
    V_MIN_F16_fake16_e64	= 8359,
    V_MIN_F16_fake16_e64_dpp	= 8360,
    V_MIN_F16_fake16_sdwa	= 8361,
    V_MIN_F16_sdwa	= 8362,
    V_MIN_F16_t16_dpp	= 8363,
    V_MIN_F16_t16_e32	= 8364,
    V_MIN_F16_t16_e64	= 8365,
    V_MIN_F16_t16_e64_dpp	= 8366,
    V_MIN_F16_t16_sdwa	= 8367,
    V_MIN_F32_dpp	= 8368,
    V_MIN_F32_e32	= 8369,
    V_MIN_F32_e64	= 8370,
    V_MIN_F32_e64_dpp	= 8371,
    V_MIN_F32_sdwa	= 8372,
    V_MIN_F64_e64	= 8373,
    V_MIN_I16_dpp	= 8374,
    V_MIN_I16_e32	= 8375,
    V_MIN_I16_e64	= 8376,
    V_MIN_I16_e64_dpp	= 8377,
    V_MIN_I16_sdwa	= 8378,
    V_MIN_I16_t16_e64	= 8379,
    V_MIN_I16_t16_e64_dpp	= 8380,
    V_MIN_I32_dpp	= 8381,
    V_MIN_I32_e32	= 8382,
    V_MIN_I32_e64	= 8383,
    V_MIN_I32_e64_dpp	= 8384,
    V_MIN_I32_sdwa	= 8385,
    V_MIN_LEGACY_F32_dpp	= 8386,
    V_MIN_LEGACY_F32_e32	= 8387,
    V_MIN_LEGACY_F32_e64	= 8388,
    V_MIN_LEGACY_F32_e64_dpp	= 8389,
    V_MIN_LEGACY_F32_sdwa	= 8390,
    V_MIN_NUM_F64_dpp	= 8391,
    V_MIN_NUM_F64_e32	= 8392,
    V_MIN_NUM_F64_e64	= 8393,
    V_MIN_U16_dpp	= 8394,
    V_MIN_U16_e32	= 8395,
    V_MIN_U16_e64	= 8396,
    V_MIN_U16_e64_dpp	= 8397,
    V_MIN_U16_sdwa	= 8398,
    V_MIN_U16_t16_e64	= 8399,
    V_MIN_U16_t16_e64_dpp	= 8400,
    V_MIN_U32_dpp	= 8401,
    V_MIN_U32_e32	= 8402,
    V_MIN_U32_e64	= 8403,
    V_MIN_U32_e64_dpp	= 8404,
    V_MIN_U32_sdwa	= 8405,
    V_MOVRELD_B32_dpp	= 8406,
    V_MOVRELD_B32_e32	= 8407,
    V_MOVRELD_B32_e64	= 8408,
    V_MOVRELD_B32_e64_dpp	= 8409,
    V_MOVRELD_B32_sdwa	= 8410,
    V_MOVRELSD_2_B32_dpp	= 8411,
    V_MOVRELSD_2_B32_e32	= 8412,
    V_MOVRELSD_2_B32_e64	= 8413,
    V_MOVRELSD_2_B32_e64_dpp	= 8414,
    V_MOVRELSD_2_B32_sdwa	= 8415,
    V_MOVRELSD_B32_dpp	= 8416,
    V_MOVRELSD_B32_e32	= 8417,
    V_MOVRELSD_B32_e64	= 8418,
    V_MOVRELSD_B32_e64_dpp	= 8419,
    V_MOVRELSD_B32_sdwa	= 8420,
    V_MOVRELS_B32_dpp	= 8421,
    V_MOVRELS_B32_e32	= 8422,
    V_MOVRELS_B32_e64	= 8423,
    V_MOVRELS_B32_e64_dpp	= 8424,
    V_MOVRELS_B32_sdwa	= 8425,
    V_MOV_B16_t16_dpp	= 8426,
    V_MOV_B16_t16_e32	= 8427,
    V_MOV_B16_t16_e64	= 8428,
    V_MOV_B16_t16_e64_dpp	= 8429,
    V_MOV_B16_t16_sdwa	= 8430,
    V_MOV_B32_dpp	= 8431,
    V_MOV_B32_e32	= 8432,
    V_MOV_B32_e64	= 8433,
    V_MOV_B32_e64_dpp	= 8434,
    V_MOV_B32_indirect_read	= 8435,
    V_MOV_B32_indirect_write	= 8436,
    V_MOV_B32_sdwa	= 8437,
    V_MOV_B64_DPP_PSEUDO	= 8438,
    V_MOV_B64_PSEUDO	= 8439,
    V_MOV_B64_dpp	= 8440,
    V_MOV_B64_e32	= 8441,
    V_MOV_B64_e64	= 8442,
    V_MQSAD_PK_U16_U8_e64	= 8443,
    V_MQSAD_U32_U8_e64	= 8444,
    V_MSAD_U8_e64	= 8445,
    V_MSAD_U8_e64_dpp	= 8446,
    V_MULLIT_F32_e64	= 8447,
    V_MULLIT_F32_e64_dpp	= 8448,
    V_MUL_F16_dpp	= 8449,
    V_MUL_F16_e32	= 8450,
    V_MUL_F16_e64	= 8451,
    V_MUL_F16_e64_dpp	= 8452,
    V_MUL_F16_fake16_dpp	= 8453,
    V_MUL_F16_fake16_e32	= 8454,
    V_MUL_F16_fake16_e64	= 8455,
    V_MUL_F16_fake16_e64_dpp	= 8456,
    V_MUL_F16_fake16_sdwa	= 8457,
    V_MUL_F16_sdwa	= 8458,
    V_MUL_F16_t16_dpp	= 8459,
    V_MUL_F16_t16_e32	= 8460,
    V_MUL_F16_t16_e64	= 8461,
    V_MUL_F16_t16_e64_dpp	= 8462,
    V_MUL_F16_t16_sdwa	= 8463,
    V_MUL_F32_dpp	= 8464,
    V_MUL_F32_e32	= 8465,
    V_MUL_F32_e64	= 8466,
    V_MUL_F32_e64_dpp	= 8467,
    V_MUL_F32_sdwa	= 8468,
    V_MUL_F64_e64	= 8469,
    V_MUL_F64_pseudo_dpp	= 8470,
    V_MUL_F64_pseudo_e32	= 8471,
    V_MUL_F64_pseudo_e64	= 8472,
    V_MUL_HI_I32_I24_dpp	= 8473,
    V_MUL_HI_I32_I24_e32	= 8474,
    V_MUL_HI_I32_I24_e64	= 8475,
    V_MUL_HI_I32_I24_e64_dpp	= 8476,
    V_MUL_HI_I32_I24_sdwa	= 8477,
    V_MUL_HI_I32_e64	= 8478,
    V_MUL_HI_U32_U24_dpp	= 8479,
    V_MUL_HI_U32_U24_e32	= 8480,
    V_MUL_HI_U32_U24_e64	= 8481,
    V_MUL_HI_U32_U24_e64_dpp	= 8482,
    V_MUL_HI_U32_U24_sdwa	= 8483,
    V_MUL_HI_U32_e64	= 8484,
    V_MUL_I32_I24_dpp	= 8485,
    V_MUL_I32_I24_e32	= 8486,
    V_MUL_I32_I24_e64	= 8487,
    V_MUL_I32_I24_e64_dpp	= 8488,
    V_MUL_I32_I24_sdwa	= 8489,
    V_MUL_LEGACY_F32_dpp	= 8490,
    V_MUL_LEGACY_F32_e32	= 8491,
    V_MUL_LEGACY_F32_e64	= 8492,
    V_MUL_LEGACY_F32_e64_dpp	= 8493,
    V_MUL_LEGACY_F32_sdwa	= 8494,
    V_MUL_LO_I32_e64	= 8495,
    V_MUL_LO_U16_dpp	= 8496,
    V_MUL_LO_U16_e32	= 8497,
    V_MUL_LO_U16_e64	= 8498,
    V_MUL_LO_U16_e64_dpp	= 8499,
    V_MUL_LO_U16_sdwa	= 8500,
    V_MUL_LO_U16_t16_e64	= 8501,
    V_MUL_LO_U16_t16_e64_dpp	= 8502,
    V_MUL_LO_U32_e64	= 8503,
    V_MUL_U32_U24_dpp	= 8504,
    V_MUL_U32_U24_e32	= 8505,
    V_MUL_U32_U24_e64	= 8506,
    V_MUL_U32_U24_e64_dpp	= 8507,
    V_MUL_U32_U24_sdwa	= 8508,
    V_NOP_dpp	= 8509,
    V_NOP_e32	= 8510,
    V_NOP_e64	= 8511,
    V_NOP_sdwa	= 8512,
    V_NOT_B16_dpp	= 8513,
    V_NOT_B16_e32	= 8514,
    V_NOT_B16_e64	= 8515,
    V_NOT_B16_e64_dpp	= 8516,
    V_NOT_B16_fake16_dpp	= 8517,
    V_NOT_B16_fake16_e32	= 8518,
    V_NOT_B16_fake16_e64	= 8519,
    V_NOT_B16_fake16_e64_dpp	= 8520,
    V_NOT_B16_fake16_sdwa	= 8521,
    V_NOT_B16_sdwa	= 8522,
    V_NOT_B16_t16_dpp	= 8523,
    V_NOT_B16_t16_e32	= 8524,
    V_NOT_B16_t16_e64	= 8525,
    V_NOT_B16_t16_e64_dpp	= 8526,
    V_NOT_B16_t16_sdwa	= 8527,
    V_NOT_B32_dpp	= 8528,
    V_NOT_B32_e32	= 8529,
    V_NOT_B32_e64	= 8530,
    V_NOT_B32_e64_dpp	= 8531,
    V_NOT_B32_sdwa	= 8532,
    V_OR3_B32_e64	= 8533,
    V_OR3_B32_e64_dpp	= 8534,
    V_OR_B16_t16_e64	= 8535,
    V_OR_B16_t16_e64_dpp	= 8536,
    V_OR_B32_dpp	= 8537,
    V_OR_B32_e32	= 8538,
    V_OR_B32_e64	= 8539,
    V_OR_B32_e64_dpp	= 8540,
    V_OR_B32_sdwa	= 8541,
    V_PACK_B32_F16_e64	= 8542,
    V_PACK_B32_F16_e64_dpp	= 8543,
    V_PERMLANE16_B32_e64	= 8544,
    V_PERMLANE16_VAR_B32_e64	= 8545,
    V_PERMLANE64_B32	= 8546,
    V_PERMLANEX16_B32_e64	= 8547,
    V_PERMLANEX16_VAR_B32_e64	= 8548,
    V_PERM_B32_e64	= 8549,
    V_PERM_B32_e64_dpp	= 8550,
    V_PIPEFLUSH_e32	= 8551,
    V_PIPEFLUSH_e64	= 8552,
    V_PK_ADD_F16	= 8553,
    V_PK_ADD_F32	= 8554,
    V_PK_ADD_I16	= 8555,
    V_PK_ADD_U16	= 8556,
    V_PK_ASHRREV_I16	= 8557,
    V_PK_FMAC_F16_dpp	= 8558,
    V_PK_FMAC_F16_e32	= 8559,
    V_PK_FMAC_F16_e64	= 8560,
    V_PK_FMAC_F16_e64_dpp	= 8561,
    V_PK_FMAC_F16_sdwa	= 8562,
    V_PK_FMA_F16	= 8563,
    V_PK_FMA_F32	= 8564,
    V_PK_LSHLREV_B16	= 8565,
    V_PK_LSHRREV_B16	= 8566,
    V_PK_MAD_I16	= 8567,
    V_PK_MAD_U16	= 8568,
    V_PK_MAXIMUM_F16	= 8569,
    V_PK_MAX_F16	= 8570,
    V_PK_MAX_I16	= 8571,
    V_PK_MAX_U16	= 8572,
    V_PK_MINIMUM_F16	= 8573,
    V_PK_MIN_F16	= 8574,
    V_PK_MIN_I16	= 8575,
    V_PK_MIN_U16	= 8576,
    V_PK_MOV_B32	= 8577,
    V_PK_MUL_F16	= 8578,
    V_PK_MUL_F32	= 8579,
    V_PK_MUL_LO_U16	= 8580,
    V_PK_SUB_I16	= 8581,
    V_PK_SUB_U16	= 8582,
    V_QSAD_PK_U16_U8_e64	= 8583,
    V_RCP_CLAMP_F32_dpp	= 8584,
    V_RCP_CLAMP_F32_e32	= 8585,
    V_RCP_CLAMP_F32_e64	= 8586,
    V_RCP_CLAMP_F32_e64_dpp	= 8587,
    V_RCP_CLAMP_F32_sdwa	= 8588,
    V_RCP_CLAMP_F64_dpp	= 8589,
    V_RCP_CLAMP_F64_e32	= 8590,
    V_RCP_CLAMP_F64_e64	= 8591,
    V_RCP_F16_dpp	= 8592,
    V_RCP_F16_e32	= 8593,
    V_RCP_F16_e64	= 8594,
    V_RCP_F16_e64_dpp	= 8595,
    V_RCP_F16_fake16_dpp	= 8596,
    V_RCP_F16_fake16_e32	= 8597,
    V_RCP_F16_fake16_e64	= 8598,
    V_RCP_F16_fake16_e64_dpp	= 8599,
    V_RCP_F16_fake16_sdwa	= 8600,
    V_RCP_F16_sdwa	= 8601,
    V_RCP_F16_t16_dpp	= 8602,
    V_RCP_F16_t16_e32	= 8603,
    V_RCP_F16_t16_e64	= 8604,
    V_RCP_F16_t16_e64_dpp	= 8605,
    V_RCP_F16_t16_sdwa	= 8606,
    V_RCP_F32_dpp	= 8607,
    V_RCP_F32_e32	= 8608,
    V_RCP_F32_e64	= 8609,
    V_RCP_F32_e64_dpp	= 8610,
    V_RCP_F32_sdwa	= 8611,
    V_RCP_F64_dpp	= 8612,
    V_RCP_F64_e32	= 8613,
    V_RCP_F64_e64	= 8614,
    V_RCP_IFLAG_F32_dpp	= 8615,
    V_RCP_IFLAG_F32_e32	= 8616,
    V_RCP_IFLAG_F32_e64	= 8617,
    V_RCP_IFLAG_F32_e64_dpp	= 8618,
    V_RCP_IFLAG_F32_sdwa	= 8619,
    V_RCP_LEGACY_F32_dpp	= 8620,
    V_RCP_LEGACY_F32_e32	= 8621,
    V_RCP_LEGACY_F32_e64	= 8622,
    V_RCP_LEGACY_F32_e64_dpp	= 8623,
    V_RCP_LEGACY_F32_sdwa	= 8624,
    V_READFIRSTLANE_B32	= 8625,
    V_READLANE_B32	= 8626,
    V_RNDNE_F16_dpp	= 8627,
    V_RNDNE_F16_e32	= 8628,
    V_RNDNE_F16_e64	= 8629,
    V_RNDNE_F16_e64_dpp	= 8630,
    V_RNDNE_F16_fake16_dpp	= 8631,
    V_RNDNE_F16_fake16_e32	= 8632,
    V_RNDNE_F16_fake16_e64	= 8633,
    V_RNDNE_F16_fake16_e64_dpp	= 8634,
    V_RNDNE_F16_fake16_sdwa	= 8635,
    V_RNDNE_F16_sdwa	= 8636,
    V_RNDNE_F16_t16_dpp	= 8637,
    V_RNDNE_F16_t16_e32	= 8638,
    V_RNDNE_F16_t16_e64	= 8639,
    V_RNDNE_F16_t16_e64_dpp	= 8640,
    V_RNDNE_F16_t16_sdwa	= 8641,
    V_RNDNE_F32_dpp	= 8642,
    V_RNDNE_F32_e32	= 8643,
    V_RNDNE_F32_e64	= 8644,
    V_RNDNE_F32_e64_dpp	= 8645,
    V_RNDNE_F32_sdwa	= 8646,
    V_RNDNE_F64_dpp	= 8647,
    V_RNDNE_F64_e32	= 8648,
    V_RNDNE_F64_e64	= 8649,
    V_RSQ_CLAMP_F32_dpp	= 8650,
    V_RSQ_CLAMP_F32_e32	= 8651,
    V_RSQ_CLAMP_F32_e64	= 8652,
    V_RSQ_CLAMP_F32_e64_dpp	= 8653,
    V_RSQ_CLAMP_F32_sdwa	= 8654,
    V_RSQ_CLAMP_F64_dpp	= 8655,
    V_RSQ_CLAMP_F64_e32	= 8656,
    V_RSQ_CLAMP_F64_e64	= 8657,
    V_RSQ_F16_dpp	= 8658,
    V_RSQ_F16_e32	= 8659,
    V_RSQ_F16_e64	= 8660,
    V_RSQ_F16_e64_dpp	= 8661,
    V_RSQ_F16_fake16_dpp	= 8662,
    V_RSQ_F16_fake16_e32	= 8663,
    V_RSQ_F16_fake16_e64	= 8664,
    V_RSQ_F16_fake16_e64_dpp	= 8665,
    V_RSQ_F16_fake16_sdwa	= 8666,
    V_RSQ_F16_sdwa	= 8667,
    V_RSQ_F16_t16_dpp	= 8668,
    V_RSQ_F16_t16_e32	= 8669,
    V_RSQ_F16_t16_e64	= 8670,
    V_RSQ_F16_t16_e64_dpp	= 8671,
    V_RSQ_F16_t16_sdwa	= 8672,
    V_RSQ_F32_dpp	= 8673,
    V_RSQ_F32_e32	= 8674,
    V_RSQ_F32_e64	= 8675,
    V_RSQ_F32_e64_dpp	= 8676,
    V_RSQ_F32_sdwa	= 8677,
    V_RSQ_F64_dpp	= 8678,
    V_RSQ_F64_e32	= 8679,
    V_RSQ_F64_e64	= 8680,
    V_RSQ_LEGACY_F32_dpp	= 8681,
    V_RSQ_LEGACY_F32_e32	= 8682,
    V_RSQ_LEGACY_F32_e64	= 8683,
    V_RSQ_LEGACY_F32_e64_dpp	= 8684,
    V_RSQ_LEGACY_F32_sdwa	= 8685,
    V_SAD_HI_U8_e64	= 8686,
    V_SAD_HI_U8_e64_dpp	= 8687,
    V_SAD_U16_e64	= 8688,
    V_SAD_U16_e64_dpp	= 8689,
    V_SAD_U32_e64	= 8690,
    V_SAD_U32_e64_dpp	= 8691,
    V_SAD_U8_e64	= 8692,
    V_SAD_U8_e64_dpp	= 8693,
    V_SAT_PK_U8_I16_dpp	= 8694,
    V_SAT_PK_U8_I16_e32	= 8695,
    V_SAT_PK_U8_I16_e64	= 8696,
    V_SAT_PK_U8_I16_e64_dpp	= 8697,
    V_SAT_PK_U8_I16_fake16_dpp	= 8698,
    V_SAT_PK_U8_I16_fake16_e32	= 8699,
    V_SAT_PK_U8_I16_fake16_e64	= 8700,
    V_SAT_PK_U8_I16_fake16_e64_dpp	= 8701,
    V_SAT_PK_U8_I16_fake16_sdwa	= 8702,
    V_SAT_PK_U8_I16_sdwa	= 8703,
    V_SAT_PK_U8_I16_t16_dpp	= 8704,
    V_SAT_PK_U8_I16_t16_e32	= 8705,
    V_SAT_PK_U8_I16_t16_e64	= 8706,
    V_SAT_PK_U8_I16_t16_e64_dpp	= 8707,
    V_SAT_PK_U8_I16_t16_sdwa	= 8708,
    V_SCREEN_PARTITION_4SE_B32_dpp	= 8709,
    V_SCREEN_PARTITION_4SE_B32_e32	= 8710,
    V_SCREEN_PARTITION_4SE_B32_e64	= 8711,
    V_SCREEN_PARTITION_4SE_B32_e64_dpp	= 8712,
    V_SCREEN_PARTITION_4SE_B32_sdwa	= 8713,
    V_SET_INACTIVE_B32	= 8714,
    V_SET_INACTIVE_B64	= 8715,
    V_SIN_F16_dpp	= 8716,
    V_SIN_F16_e32	= 8717,
    V_SIN_F16_e64	= 8718,
    V_SIN_F16_e64_dpp	= 8719,
    V_SIN_F16_fake16_dpp	= 8720,
    V_SIN_F16_fake16_e32	= 8721,
    V_SIN_F16_fake16_e64	= 8722,
    V_SIN_F16_fake16_e64_dpp	= 8723,
    V_SIN_F16_fake16_sdwa	= 8724,
    V_SIN_F16_sdwa	= 8725,
    V_SIN_F16_t16_dpp	= 8726,
    V_SIN_F16_t16_e32	= 8727,
    V_SIN_F16_t16_e64	= 8728,
    V_SIN_F16_t16_e64_dpp	= 8729,
    V_SIN_F16_t16_sdwa	= 8730,
    V_SIN_F32_dpp	= 8731,
    V_SIN_F32_e32	= 8732,
    V_SIN_F32_e64	= 8733,
    V_SIN_F32_e64_dpp	= 8734,
    V_SIN_F32_sdwa	= 8735,
    V_SMFMAC_F32_16X16X32_BF16_e64	= 8736,
    V_SMFMAC_F32_16X16X32_F16_e64	= 8737,
    V_SMFMAC_F32_16X16X64_BF8_BF8_e64	= 8738,
    V_SMFMAC_F32_16X16X64_BF8_FP8_e64	= 8739,
    V_SMFMAC_F32_16X16X64_FP8_BF8_e64	= 8740,
    V_SMFMAC_F32_16X16X64_FP8_FP8_e64	= 8741,
    V_SMFMAC_F32_32X32X16_BF16_e64	= 8742,
    V_SMFMAC_F32_32X32X16_F16_e64	= 8743,
    V_SMFMAC_F32_32X32X32_BF8_BF8_e64	= 8744,
    V_SMFMAC_F32_32X32X32_BF8_FP8_e64	= 8745,
    V_SMFMAC_F32_32X32X32_FP8_BF8_e64	= 8746,
    V_SMFMAC_F32_32X32X32_FP8_FP8_e64	= 8747,
    V_SMFMAC_I32_16X16X64_I8_e64	= 8748,
    V_SMFMAC_I32_32X32X32_I8_e64	= 8749,
    V_SQRT_F16_dpp	= 8750,
    V_SQRT_F16_e32	= 8751,
    V_SQRT_F16_e64	= 8752,
    V_SQRT_F16_e64_dpp	= 8753,
    V_SQRT_F16_fake16_dpp	= 8754,
    V_SQRT_F16_fake16_e32	= 8755,
    V_SQRT_F16_fake16_e64	= 8756,
    V_SQRT_F16_fake16_e64_dpp	= 8757,
    V_SQRT_F16_fake16_sdwa	= 8758,
    V_SQRT_F16_sdwa	= 8759,
    V_SQRT_F16_t16_dpp	= 8760,
    V_SQRT_F16_t16_e32	= 8761,
    V_SQRT_F16_t16_e64	= 8762,
    V_SQRT_F16_t16_e64_dpp	= 8763,
    V_SQRT_F16_t16_sdwa	= 8764,
    V_SQRT_F32_dpp	= 8765,
    V_SQRT_F32_e32	= 8766,
    V_SQRT_F32_e64	= 8767,
    V_SQRT_F32_e64_dpp	= 8768,
    V_SQRT_F32_sdwa	= 8769,
    V_SQRT_F64_dpp	= 8770,
    V_SQRT_F64_e32	= 8771,
    V_SQRT_F64_e64	= 8772,
    V_SUBBREV_U32_dpp	= 8773,
    V_SUBBREV_U32_e32	= 8774,
    V_SUBBREV_U32_e64	= 8775,
    V_SUBBREV_U32_e64_dpp	= 8776,
    V_SUBBREV_U32_sdwa	= 8777,
    V_SUBB_U32_dpp	= 8778,
    V_SUBB_U32_e32	= 8779,
    V_SUBB_U32_e64	= 8780,
    V_SUBB_U32_e64_dpp	= 8781,
    V_SUBB_U32_sdwa	= 8782,
    V_SUBREV_CO_U32_dpp	= 8783,
    V_SUBREV_CO_U32_e32	= 8784,
    V_SUBREV_CO_U32_e64	= 8785,
    V_SUBREV_CO_U32_e64_dpp	= 8786,
    V_SUBREV_CO_U32_sdwa	= 8787,
    V_SUBREV_F16_dpp	= 8788,
    V_SUBREV_F16_e32	= 8789,
    V_SUBREV_F16_e64	= 8790,
    V_SUBREV_F16_e64_dpp	= 8791,
    V_SUBREV_F16_fake16_dpp	= 8792,
    V_SUBREV_F16_fake16_e32	= 8793,
    V_SUBREV_F16_fake16_e64	= 8794,
    V_SUBREV_F16_fake16_e64_dpp	= 8795,
    V_SUBREV_F16_fake16_sdwa	= 8796,
    V_SUBREV_F16_sdwa	= 8797,
    V_SUBREV_F16_t16_dpp	= 8798,
    V_SUBREV_F16_t16_e32	= 8799,
    V_SUBREV_F16_t16_e64	= 8800,
    V_SUBREV_F16_t16_e64_dpp	= 8801,
    V_SUBREV_F16_t16_sdwa	= 8802,
    V_SUBREV_F32_dpp	= 8803,
    V_SUBREV_F32_e32	= 8804,
    V_SUBREV_F32_e64	= 8805,
    V_SUBREV_F32_e64_dpp	= 8806,
    V_SUBREV_F32_sdwa	= 8807,
    V_SUBREV_U16_dpp	= 8808,
    V_SUBREV_U16_e32	= 8809,
    V_SUBREV_U16_e64	= 8810,
    V_SUBREV_U16_e64_dpp	= 8811,
    V_SUBREV_U16_sdwa	= 8812,
    V_SUBREV_U32_dpp	= 8813,
    V_SUBREV_U32_e32	= 8814,
    V_SUBREV_U32_e64	= 8815,
    V_SUBREV_U32_e64_dpp	= 8816,
    V_SUBREV_U32_sdwa	= 8817,
    V_SUB_CO_U32_dpp	= 8818,
    V_SUB_CO_U32_e32	= 8819,
    V_SUB_CO_U32_e64	= 8820,
    V_SUB_CO_U32_e64_dpp	= 8821,
    V_SUB_CO_U32_sdwa	= 8822,
    V_SUB_F16_dpp	= 8823,
    V_SUB_F16_e32	= 8824,
    V_SUB_F16_e64	= 8825,
    V_SUB_F16_e64_dpp	= 8826,
    V_SUB_F16_fake16_dpp	= 8827,
    V_SUB_F16_fake16_e32	= 8828,
    V_SUB_F16_fake16_e64	= 8829,
    V_SUB_F16_fake16_e64_dpp	= 8830,
    V_SUB_F16_fake16_sdwa	= 8831,
    V_SUB_F16_sdwa	= 8832,
    V_SUB_F16_t16_dpp	= 8833,
    V_SUB_F16_t16_e32	= 8834,
    V_SUB_F16_t16_e64	= 8835,
    V_SUB_F16_t16_e64_dpp	= 8836,
    V_SUB_F16_t16_sdwa	= 8837,
    V_SUB_F32_dpp	= 8838,
    V_SUB_F32_e32	= 8839,
    V_SUB_F32_e64	= 8840,
    V_SUB_F32_e64_dpp	= 8841,
    V_SUB_F32_sdwa	= 8842,
    V_SUB_I16_e64	= 8843,
    V_SUB_I16_e64_dpp	= 8844,
    V_SUB_I32_e64	= 8845,
    V_SUB_I32_e64_dpp	= 8846,
    V_SUB_NC_U16_e64	= 8847,
    V_SUB_NC_U16_e64_dpp	= 8848,
    V_SUB_U16_dpp	= 8849,
    V_SUB_U16_e32	= 8850,
    V_SUB_U16_e64	= 8851,
    V_SUB_U16_e64_dpp	= 8852,
    V_SUB_U16_sdwa	= 8853,
    V_SUB_U32_dpp	= 8854,
    V_SUB_U32_e32	= 8855,
    V_SUB_U32_e64	= 8856,
    V_SUB_U32_e64_dpp	= 8857,
    V_SUB_U32_sdwa	= 8858,
    V_SUB_U64_PSEUDO	= 8859,
    V_SWAPREL_B32	= 8860,
    V_SWAP_B32	= 8861,
    V_SWMMAC_BF16_16X16X32_BF16_w32_twoaddr	= 8862,
    V_SWMMAC_BF16_16X16X32_BF16_w64_twoaddr	= 8863,
    V_SWMMAC_F16_16X16X32_F16_w32_twoaddr	= 8864,
    V_SWMMAC_F16_16X16X32_F16_w64_twoaddr	= 8865,
    V_SWMMAC_F32_16X16X32_BF16_w32_twoaddr	= 8866,
    V_SWMMAC_F32_16X16X32_BF16_w64_twoaddr	= 8867,
    V_SWMMAC_F32_16X16X32_BF8_BF8_w32_twoaddr	= 8868,
    V_SWMMAC_F32_16X16X32_BF8_BF8_w64_twoaddr	= 8869,
    V_SWMMAC_F32_16X16X32_BF8_FP8_w32_twoaddr	= 8870,
    V_SWMMAC_F32_16X16X32_BF8_FP8_w64_twoaddr	= 8871,
    V_SWMMAC_F32_16X16X32_F16_w32_twoaddr	= 8872,
    V_SWMMAC_F32_16X16X32_F16_w64_twoaddr	= 8873,
    V_SWMMAC_F32_16X16X32_FP8_BF8_w32_twoaddr	= 8874,
    V_SWMMAC_F32_16X16X32_FP8_BF8_w64_twoaddr	= 8875,
    V_SWMMAC_F32_16X16X32_FP8_FP8_w32_twoaddr	= 8876,
    V_SWMMAC_F32_16X16X32_FP8_FP8_w64_twoaddr	= 8877,
    V_SWMMAC_I32_16X16X32_IU4_w32_twoaddr	= 8878,
    V_SWMMAC_I32_16X16X32_IU4_w64_twoaddr	= 8879,
    V_SWMMAC_I32_16X16X32_IU8_w32_twoaddr	= 8880,
    V_SWMMAC_I32_16X16X32_IU8_w64_twoaddr	= 8881,
    V_SWMMAC_I32_16X16X64_IU4_w32_twoaddr	= 8882,
    V_SWMMAC_I32_16X16X64_IU4_w64_twoaddr	= 8883,
    V_S_EXP_F16_e64	= 8884,
    V_S_EXP_F32_e64	= 8885,
    V_S_LOG_F16_e64	= 8886,
    V_S_LOG_F32_e64	= 8887,
    V_S_RCP_F16_e64	= 8888,
    V_S_RCP_F32_e64	= 8889,
    V_S_RSQ_F16_e64	= 8890,
    V_S_RSQ_F32_e64	= 8891,
    V_S_SQRT_F16_e64	= 8892,
    V_S_SQRT_F32_e64	= 8893,
    V_TRIG_PREOP_F64_e64	= 8894,
    V_TRUNC_F16_dpp	= 8895,
    V_TRUNC_F16_e32	= 8896,
    V_TRUNC_F16_e64	= 8897,
    V_TRUNC_F16_e64_dpp	= 8898,
    V_TRUNC_F16_fake16_dpp	= 8899,
    V_TRUNC_F16_fake16_e32	= 8900,
    V_TRUNC_F16_fake16_e64	= 8901,
    V_TRUNC_F16_fake16_e64_dpp	= 8902,
    V_TRUNC_F16_fake16_sdwa	= 8903,
    V_TRUNC_F16_sdwa	= 8904,
    V_TRUNC_F16_t16_dpp	= 8905,
    V_TRUNC_F16_t16_e32	= 8906,
    V_TRUNC_F16_t16_e64	= 8907,
    V_TRUNC_F16_t16_e64_dpp	= 8908,
    V_TRUNC_F16_t16_sdwa	= 8909,
    V_TRUNC_F32_dpp	= 8910,
    V_TRUNC_F32_e32	= 8911,
    V_TRUNC_F32_e64	= 8912,
    V_TRUNC_F32_e64_dpp	= 8913,
    V_TRUNC_F32_sdwa	= 8914,
    V_TRUNC_F64_dpp	= 8915,
    V_TRUNC_F64_e32	= 8916,
    V_TRUNC_F64_e64	= 8917,
    V_WMMA_BF16_16X16X16_BF16_TIED_twoaddr_w32	= 8918,
    V_WMMA_BF16_16X16X16_BF16_TIED_twoaddr_w64	= 8919,
    V_WMMA_BF16_16X16X16_BF16_threeaddr_w32	= 8920,
    V_WMMA_BF16_16X16X16_BF16_threeaddr_w64	= 8921,
    V_WMMA_BF16_16X16X16_BF16_twoaddr_w32	= 8922,
    V_WMMA_BF16_16X16X16_BF16_twoaddr_w64	= 8923,
    V_WMMA_BF16_16X16X16_BF16_w32_threeaddr	= 8924,
    V_WMMA_BF16_16X16X16_BF16_w32_twoaddr	= 8925,
    V_WMMA_BF16_16X16X16_BF16_w64_threeaddr	= 8926,
    V_WMMA_BF16_16X16X16_BF16_w64_twoaddr	= 8927,
    V_WMMA_F16_16X16X16_F16_TIED_twoaddr_w32	= 8928,
    V_WMMA_F16_16X16X16_F16_TIED_twoaddr_w64	= 8929,
    V_WMMA_F16_16X16X16_F16_threeaddr_w32	= 8930,
    V_WMMA_F16_16X16X16_F16_threeaddr_w64	= 8931,
    V_WMMA_F16_16X16X16_F16_twoaddr_w32	= 8932,
    V_WMMA_F16_16X16X16_F16_twoaddr_w64	= 8933,
    V_WMMA_F16_16X16X16_F16_w32_threeaddr	= 8934,
    V_WMMA_F16_16X16X16_F16_w32_twoaddr	= 8935,
    V_WMMA_F16_16X16X16_F16_w64_threeaddr	= 8936,
    V_WMMA_F16_16X16X16_F16_w64_twoaddr	= 8937,
    V_WMMA_F32_16X16X16_BF16_threeaddr_w32	= 8938,
    V_WMMA_F32_16X16X16_BF16_threeaddr_w64	= 8939,
    V_WMMA_F32_16X16X16_BF16_twoaddr_w32	= 8940,
    V_WMMA_F32_16X16X16_BF16_twoaddr_w64	= 8941,
    V_WMMA_F32_16X16X16_BF16_w32_threeaddr	= 8942,
    V_WMMA_F32_16X16X16_BF16_w32_twoaddr	= 8943,
    V_WMMA_F32_16X16X16_BF16_w64_threeaddr	= 8944,
    V_WMMA_F32_16X16X16_BF16_w64_twoaddr	= 8945,
    V_WMMA_F32_16X16X16_BF8_BF8_w32_threeaddr	= 8946,
    V_WMMA_F32_16X16X16_BF8_BF8_w32_twoaddr	= 8947,
    V_WMMA_F32_16X16X16_BF8_BF8_w64_threeaddr	= 8948,
    V_WMMA_F32_16X16X16_BF8_BF8_w64_twoaddr	= 8949,
    V_WMMA_F32_16X16X16_BF8_FP8_w32_threeaddr	= 8950,
    V_WMMA_F32_16X16X16_BF8_FP8_w32_twoaddr	= 8951,
    V_WMMA_F32_16X16X16_BF8_FP8_w64_threeaddr	= 8952,
    V_WMMA_F32_16X16X16_BF8_FP8_w64_twoaddr	= 8953,
    V_WMMA_F32_16X16X16_F16_threeaddr_w32	= 8954,
    V_WMMA_F32_16X16X16_F16_threeaddr_w64	= 8955,
    V_WMMA_F32_16X16X16_F16_twoaddr_w32	= 8956,
    V_WMMA_F32_16X16X16_F16_twoaddr_w64	= 8957,
    V_WMMA_F32_16X16X16_F16_w32_threeaddr	= 8958,
    V_WMMA_F32_16X16X16_F16_w32_twoaddr	= 8959,
    V_WMMA_F32_16X16X16_F16_w64_threeaddr	= 8960,
    V_WMMA_F32_16X16X16_F16_w64_twoaddr	= 8961,
    V_WMMA_F32_16X16X16_FP8_BF8_w32_threeaddr	= 8962,
    V_WMMA_F32_16X16X16_FP8_BF8_w32_twoaddr	= 8963,
    V_WMMA_F32_16X16X16_FP8_BF8_w64_threeaddr	= 8964,
    V_WMMA_F32_16X16X16_FP8_BF8_w64_twoaddr	= 8965,
    V_WMMA_F32_16X16X16_FP8_FP8_w32_threeaddr	= 8966,
    V_WMMA_F32_16X16X16_FP8_FP8_w32_twoaddr	= 8967,
    V_WMMA_F32_16X16X16_FP8_FP8_w64_threeaddr	= 8968,
    V_WMMA_F32_16X16X16_FP8_FP8_w64_twoaddr	= 8969,
    V_WMMA_I32_16X16X16_IU4_threeaddr_w32	= 8970,
    V_WMMA_I32_16X16X16_IU4_threeaddr_w64	= 8971,
    V_WMMA_I32_16X16X16_IU4_twoaddr_w32	= 8972,
    V_WMMA_I32_16X16X16_IU4_twoaddr_w64	= 8973,
    V_WMMA_I32_16X16X16_IU4_w32_threeaddr	= 8974,
    V_WMMA_I32_16X16X16_IU4_w32_twoaddr	= 8975,
    V_WMMA_I32_16X16X16_IU4_w64_threeaddr	= 8976,
    V_WMMA_I32_16X16X16_IU4_w64_twoaddr	= 8977,
    V_WMMA_I32_16X16X16_IU8_threeaddr_w32	= 8978,
    V_WMMA_I32_16X16X16_IU8_threeaddr_w64	= 8979,
    V_WMMA_I32_16X16X16_IU8_twoaddr_w32	= 8980,
    V_WMMA_I32_16X16X16_IU8_twoaddr_w64	= 8981,
    V_WMMA_I32_16X16X16_IU8_w32_threeaddr	= 8982,
    V_WMMA_I32_16X16X16_IU8_w32_twoaddr	= 8983,
    V_WMMA_I32_16X16X16_IU8_w64_threeaddr	= 8984,
    V_WMMA_I32_16X16X16_IU8_w64_twoaddr	= 8985,
    V_WMMA_I32_16X16X32_IU4_w32_threeaddr	= 8986,
    V_WMMA_I32_16X16X32_IU4_w32_twoaddr	= 8987,
    V_WMMA_I32_16X16X32_IU4_w64_threeaddr	= 8988,
    V_WMMA_I32_16X16X32_IU4_w64_twoaddr	= 8989,
    V_WRITELANE_B32	= 8990,
    V_XAD_U32_e64	= 8991,
    V_XAD_U32_e64_dpp	= 8992,
    V_XNOR_B32_dpp	= 8993,
    V_XNOR_B32_e32	= 8994,
    V_XNOR_B32_e64	= 8995,
    V_XNOR_B32_e64_dpp	= 8996,
    V_XNOR_B32_sdwa	= 8997,
    V_XOR3_B32_e64	= 8998,
    V_XOR3_B32_e64_dpp	= 8999,
    V_XOR_B16_t16_e64	= 9000,
    V_XOR_B16_t16_e64_dpp	= 9001,
    V_XOR_B32_dpp	= 9002,
    V_XOR_B32_e32	= 9003,
    V_XOR_B32_e64	= 9004,
    V_XOR_B32_e64_dpp	= 9005,
    V_XOR_B32_sdwa	= 9006,
    WAVE_BARRIER	= 9007,
    WAVE_REDUCE_UMAX_PSEUDO_U32	= 9008,
    WAVE_REDUCE_UMIN_PSEUDO_U32	= 9009,
    WQM	= 9010,
    WWM_COPY	= 9011,
    BUFFER_ATOMIC_ADD_ADDR64_RTN_gfx6_gfx7	= 9012,
    BUFFER_ATOMIC_ADD_ADDR64_gfx6_gfx7	= 9013,
    BUFFER_ATOMIC_ADD_BOTHEN_RTN_gfx10	= 9014,
    BUFFER_ATOMIC_ADD_BOTHEN_RTN_gfx11	= 9015,
    BUFFER_ATOMIC_ADD_BOTHEN_RTN_gfx6_gfx7	= 9016,
    BUFFER_ATOMIC_ADD_BOTHEN_RTN_gfx90a	= 9017,
    BUFFER_ATOMIC_ADD_BOTHEN_RTN_vi	= 9018,
    BUFFER_ATOMIC_ADD_BOTHEN_gfx10	= 9019,
    BUFFER_ATOMIC_ADD_BOTHEN_gfx11	= 9020,
    BUFFER_ATOMIC_ADD_BOTHEN_gfx6_gfx7	= 9021,
    BUFFER_ATOMIC_ADD_BOTHEN_gfx90a	= 9022,
    BUFFER_ATOMIC_ADD_BOTHEN_vi	= 9023,
    BUFFER_ATOMIC_ADD_F32_BOTHEN_RTN_gfx11	= 9024,
    BUFFER_ATOMIC_ADD_F32_BOTHEN_RTN_gfx90a	= 9025,
    BUFFER_ATOMIC_ADD_F32_BOTHEN_RTN_gfx940	= 9026,
    BUFFER_ATOMIC_ADD_F32_BOTHEN_RTN_vi	= 9027,
    BUFFER_ATOMIC_ADD_F32_BOTHEN_gfx11	= 9028,
    BUFFER_ATOMIC_ADD_F32_BOTHEN_gfx90a	= 9029,
    BUFFER_ATOMIC_ADD_F32_BOTHEN_gfx940	= 9030,
    BUFFER_ATOMIC_ADD_F32_BOTHEN_vi	= 9031,
    BUFFER_ATOMIC_ADD_F32_IDXEN_RTN_gfx11	= 9032,
    BUFFER_ATOMIC_ADD_F32_IDXEN_RTN_gfx90a	= 9033,
    BUFFER_ATOMIC_ADD_F32_IDXEN_RTN_gfx940	= 9034,
    BUFFER_ATOMIC_ADD_F32_IDXEN_RTN_vi	= 9035,
    BUFFER_ATOMIC_ADD_F32_IDXEN_gfx11	= 9036,
    BUFFER_ATOMIC_ADD_F32_IDXEN_gfx90a	= 9037,
    BUFFER_ATOMIC_ADD_F32_IDXEN_gfx940	= 9038,
    BUFFER_ATOMIC_ADD_F32_IDXEN_vi	= 9039,
    BUFFER_ATOMIC_ADD_F32_OFFEN_RTN_gfx11	= 9040,
    BUFFER_ATOMIC_ADD_F32_OFFEN_RTN_gfx90a	= 9041,
    BUFFER_ATOMIC_ADD_F32_OFFEN_RTN_gfx940	= 9042,
    BUFFER_ATOMIC_ADD_F32_OFFEN_RTN_vi	= 9043,
    BUFFER_ATOMIC_ADD_F32_OFFEN_gfx11	= 9044,
    BUFFER_ATOMIC_ADD_F32_OFFEN_gfx90a	= 9045,
    BUFFER_ATOMIC_ADD_F32_OFFEN_gfx940	= 9046,
    BUFFER_ATOMIC_ADD_F32_OFFEN_vi	= 9047,
    BUFFER_ATOMIC_ADD_F32_OFFSET_RTN_gfx11	= 9048,
    BUFFER_ATOMIC_ADD_F32_OFFSET_RTN_gfx90a	= 9049,
    BUFFER_ATOMIC_ADD_F32_OFFSET_RTN_gfx940	= 9050,
    BUFFER_ATOMIC_ADD_F32_OFFSET_RTN_vi	= 9051,
    BUFFER_ATOMIC_ADD_F32_OFFSET_gfx11	= 9052,
    BUFFER_ATOMIC_ADD_F32_OFFSET_gfx90a	= 9053,
    BUFFER_ATOMIC_ADD_F32_OFFSET_gfx940	= 9054,
    BUFFER_ATOMIC_ADD_F32_OFFSET_vi	= 9055,
    BUFFER_ATOMIC_ADD_F32_VBUFFER_BOTHEN_RTN_gfx12	= 9056,
    BUFFER_ATOMIC_ADD_F32_VBUFFER_BOTHEN_gfx12	= 9057,
    BUFFER_ATOMIC_ADD_F32_VBUFFER_IDXEN_RTN_gfx12	= 9058,
    BUFFER_ATOMIC_ADD_F32_VBUFFER_IDXEN_gfx12	= 9059,
    BUFFER_ATOMIC_ADD_F32_VBUFFER_OFFEN_RTN_gfx12	= 9060,
    BUFFER_ATOMIC_ADD_F32_VBUFFER_OFFEN_gfx12	= 9061,
    BUFFER_ATOMIC_ADD_F32_VBUFFER_OFFSET_RTN_gfx12	= 9062,
    BUFFER_ATOMIC_ADD_F32_VBUFFER_OFFSET_gfx12	= 9063,
    BUFFER_ATOMIC_ADD_F64_BOTHEN_RTN_gfx90a	= 9064,
    BUFFER_ATOMIC_ADD_F64_BOTHEN_RTN_gfx940	= 9065,
    BUFFER_ATOMIC_ADD_F64_BOTHEN_RTN_vi	= 9066,
    BUFFER_ATOMIC_ADD_F64_BOTHEN_gfx90a	= 9067,
    BUFFER_ATOMIC_ADD_F64_BOTHEN_gfx940	= 9068,
    BUFFER_ATOMIC_ADD_F64_BOTHEN_vi	= 9069,
    BUFFER_ATOMIC_ADD_F64_IDXEN_RTN_gfx90a	= 9070,
    BUFFER_ATOMIC_ADD_F64_IDXEN_RTN_gfx940	= 9071,
    BUFFER_ATOMIC_ADD_F64_IDXEN_RTN_vi	= 9072,
    BUFFER_ATOMIC_ADD_F64_IDXEN_gfx90a	= 9073,
    BUFFER_ATOMIC_ADD_F64_IDXEN_gfx940	= 9074,
    BUFFER_ATOMIC_ADD_F64_IDXEN_vi	= 9075,
    BUFFER_ATOMIC_ADD_F64_OFFEN_RTN_gfx90a	= 9076,
    BUFFER_ATOMIC_ADD_F64_OFFEN_RTN_gfx940	= 9077,
    BUFFER_ATOMIC_ADD_F64_OFFEN_RTN_vi	= 9078,
    BUFFER_ATOMIC_ADD_F64_OFFEN_gfx90a	= 9079,
    BUFFER_ATOMIC_ADD_F64_OFFEN_gfx940	= 9080,
    BUFFER_ATOMIC_ADD_F64_OFFEN_vi	= 9081,
    BUFFER_ATOMIC_ADD_F64_OFFSET_RTN_gfx90a	= 9082,
    BUFFER_ATOMIC_ADD_F64_OFFSET_RTN_gfx940	= 9083,
    BUFFER_ATOMIC_ADD_F64_OFFSET_RTN_vi	= 9084,
    BUFFER_ATOMIC_ADD_F64_OFFSET_gfx90a	= 9085,
    BUFFER_ATOMIC_ADD_F64_OFFSET_gfx940	= 9086,
    BUFFER_ATOMIC_ADD_F64_OFFSET_vi	= 9087,
    BUFFER_ATOMIC_ADD_IDXEN_RTN_gfx10	= 9088,
    BUFFER_ATOMIC_ADD_IDXEN_RTN_gfx11	= 9089,
    BUFFER_ATOMIC_ADD_IDXEN_RTN_gfx6_gfx7	= 9090,
    BUFFER_ATOMIC_ADD_IDXEN_RTN_gfx90a	= 9091,
    BUFFER_ATOMIC_ADD_IDXEN_RTN_vi	= 9092,
    BUFFER_ATOMIC_ADD_IDXEN_gfx10	= 9093,
    BUFFER_ATOMIC_ADD_IDXEN_gfx11	= 9094,
    BUFFER_ATOMIC_ADD_IDXEN_gfx6_gfx7	= 9095,
    BUFFER_ATOMIC_ADD_IDXEN_gfx90a	= 9096,
    BUFFER_ATOMIC_ADD_IDXEN_vi	= 9097,
    BUFFER_ATOMIC_ADD_OFFEN_RTN_gfx10	= 9098,
    BUFFER_ATOMIC_ADD_OFFEN_RTN_gfx11	= 9099,
    BUFFER_ATOMIC_ADD_OFFEN_RTN_gfx6_gfx7	= 9100,
    BUFFER_ATOMIC_ADD_OFFEN_RTN_gfx90a	= 9101,
    BUFFER_ATOMIC_ADD_OFFEN_RTN_vi	= 9102,
    BUFFER_ATOMIC_ADD_OFFEN_gfx10	= 9103,
    BUFFER_ATOMIC_ADD_OFFEN_gfx11	= 9104,
    BUFFER_ATOMIC_ADD_OFFEN_gfx6_gfx7	= 9105,
    BUFFER_ATOMIC_ADD_OFFEN_gfx90a	= 9106,
    BUFFER_ATOMIC_ADD_OFFEN_vi	= 9107,
    BUFFER_ATOMIC_ADD_OFFSET_RTN_gfx10	= 9108,
    BUFFER_ATOMIC_ADD_OFFSET_RTN_gfx11	= 9109,
    BUFFER_ATOMIC_ADD_OFFSET_RTN_gfx6_gfx7	= 9110,
    BUFFER_ATOMIC_ADD_OFFSET_RTN_gfx90a	= 9111,
    BUFFER_ATOMIC_ADD_OFFSET_RTN_vi	= 9112,
    BUFFER_ATOMIC_ADD_OFFSET_gfx10	= 9113,
    BUFFER_ATOMIC_ADD_OFFSET_gfx11	= 9114,
    BUFFER_ATOMIC_ADD_OFFSET_gfx6_gfx7	= 9115,
    BUFFER_ATOMIC_ADD_OFFSET_gfx90a	= 9116,
    BUFFER_ATOMIC_ADD_OFFSET_vi	= 9117,
    BUFFER_ATOMIC_ADD_VBUFFER_BOTHEN_RTN_gfx12	= 9118,
    BUFFER_ATOMIC_ADD_VBUFFER_BOTHEN_gfx12	= 9119,
    BUFFER_ATOMIC_ADD_VBUFFER_IDXEN_RTN_gfx12	= 9120,
    BUFFER_ATOMIC_ADD_VBUFFER_IDXEN_gfx12	= 9121,
    BUFFER_ATOMIC_ADD_VBUFFER_OFFEN_RTN_gfx12	= 9122,
    BUFFER_ATOMIC_ADD_VBUFFER_OFFEN_gfx12	= 9123,
    BUFFER_ATOMIC_ADD_VBUFFER_OFFSET_RTN_gfx12	= 9124,
    BUFFER_ATOMIC_ADD_VBUFFER_OFFSET_gfx12	= 9125,
    BUFFER_ATOMIC_ADD_X2_ADDR64_RTN_gfx6_gfx7	= 9126,
    BUFFER_ATOMIC_ADD_X2_ADDR64_gfx6_gfx7	= 9127,
    BUFFER_ATOMIC_ADD_X2_BOTHEN_RTN_gfx10	= 9128,
    BUFFER_ATOMIC_ADD_X2_BOTHEN_RTN_gfx11	= 9129,
    BUFFER_ATOMIC_ADD_X2_BOTHEN_RTN_gfx6_gfx7	= 9130,
    BUFFER_ATOMIC_ADD_X2_BOTHEN_RTN_gfx90a	= 9131,
    BUFFER_ATOMIC_ADD_X2_BOTHEN_RTN_vi	= 9132,
    BUFFER_ATOMIC_ADD_X2_BOTHEN_gfx10	= 9133,
    BUFFER_ATOMIC_ADD_X2_BOTHEN_gfx11	= 9134,
    BUFFER_ATOMIC_ADD_X2_BOTHEN_gfx6_gfx7	= 9135,
    BUFFER_ATOMIC_ADD_X2_BOTHEN_gfx90a	= 9136,
    BUFFER_ATOMIC_ADD_X2_BOTHEN_vi	= 9137,
    BUFFER_ATOMIC_ADD_X2_IDXEN_RTN_gfx10	= 9138,
    BUFFER_ATOMIC_ADD_X2_IDXEN_RTN_gfx11	= 9139,
    BUFFER_ATOMIC_ADD_X2_IDXEN_RTN_gfx6_gfx7	= 9140,
    BUFFER_ATOMIC_ADD_X2_IDXEN_RTN_gfx90a	= 9141,
    BUFFER_ATOMIC_ADD_X2_IDXEN_RTN_vi	= 9142,
    BUFFER_ATOMIC_ADD_X2_IDXEN_gfx10	= 9143,
    BUFFER_ATOMIC_ADD_X2_IDXEN_gfx11	= 9144,
    BUFFER_ATOMIC_ADD_X2_IDXEN_gfx6_gfx7	= 9145,
    BUFFER_ATOMIC_ADD_X2_IDXEN_gfx90a	= 9146,
    BUFFER_ATOMIC_ADD_X2_IDXEN_vi	= 9147,
    BUFFER_ATOMIC_ADD_X2_OFFEN_RTN_gfx10	= 9148,
    BUFFER_ATOMIC_ADD_X2_OFFEN_RTN_gfx11	= 9149,
    BUFFER_ATOMIC_ADD_X2_OFFEN_RTN_gfx6_gfx7	= 9150,
    BUFFER_ATOMIC_ADD_X2_OFFEN_RTN_gfx90a	= 9151,
    BUFFER_ATOMIC_ADD_X2_OFFEN_RTN_vi	= 9152,
    BUFFER_ATOMIC_ADD_X2_OFFEN_gfx10	= 9153,
    BUFFER_ATOMIC_ADD_X2_OFFEN_gfx11	= 9154,
    BUFFER_ATOMIC_ADD_X2_OFFEN_gfx6_gfx7	= 9155,
    BUFFER_ATOMIC_ADD_X2_OFFEN_gfx90a	= 9156,
    BUFFER_ATOMIC_ADD_X2_OFFEN_vi	= 9157,
    BUFFER_ATOMIC_ADD_X2_OFFSET_RTN_gfx10	= 9158,
    BUFFER_ATOMIC_ADD_X2_OFFSET_RTN_gfx11	= 9159,
    BUFFER_ATOMIC_ADD_X2_OFFSET_RTN_gfx6_gfx7	= 9160,
    BUFFER_ATOMIC_ADD_X2_OFFSET_RTN_gfx90a	= 9161,
    BUFFER_ATOMIC_ADD_X2_OFFSET_RTN_vi	= 9162,
    BUFFER_ATOMIC_ADD_X2_OFFSET_gfx10	= 9163,
    BUFFER_ATOMIC_ADD_X2_OFFSET_gfx11	= 9164,
    BUFFER_ATOMIC_ADD_X2_OFFSET_gfx6_gfx7	= 9165,
    BUFFER_ATOMIC_ADD_X2_OFFSET_gfx90a	= 9166,
    BUFFER_ATOMIC_ADD_X2_OFFSET_vi	= 9167,
    BUFFER_ATOMIC_ADD_X2_VBUFFER_BOTHEN_RTN_gfx12	= 9168,
    BUFFER_ATOMIC_ADD_X2_VBUFFER_BOTHEN_gfx12	= 9169,
    BUFFER_ATOMIC_ADD_X2_VBUFFER_IDXEN_RTN_gfx12	= 9170,
    BUFFER_ATOMIC_ADD_X2_VBUFFER_IDXEN_gfx12	= 9171,
    BUFFER_ATOMIC_ADD_X2_VBUFFER_OFFEN_RTN_gfx12	= 9172,
    BUFFER_ATOMIC_ADD_X2_VBUFFER_OFFEN_gfx12	= 9173,
    BUFFER_ATOMIC_ADD_X2_VBUFFER_OFFSET_RTN_gfx12	= 9174,
    BUFFER_ATOMIC_ADD_X2_VBUFFER_OFFSET_gfx12	= 9175,
    BUFFER_ATOMIC_AND_ADDR64_RTN_gfx6_gfx7	= 9176,
    BUFFER_ATOMIC_AND_ADDR64_gfx6_gfx7	= 9177,
    BUFFER_ATOMIC_AND_BOTHEN_RTN_gfx10	= 9178,
    BUFFER_ATOMIC_AND_BOTHEN_RTN_gfx11	= 9179,
    BUFFER_ATOMIC_AND_BOTHEN_RTN_gfx6_gfx7	= 9180,
    BUFFER_ATOMIC_AND_BOTHEN_RTN_gfx90a	= 9181,
    BUFFER_ATOMIC_AND_BOTHEN_RTN_vi	= 9182,
    BUFFER_ATOMIC_AND_BOTHEN_gfx10	= 9183,
    BUFFER_ATOMIC_AND_BOTHEN_gfx11	= 9184,
    BUFFER_ATOMIC_AND_BOTHEN_gfx6_gfx7	= 9185,
    BUFFER_ATOMIC_AND_BOTHEN_gfx90a	= 9186,
    BUFFER_ATOMIC_AND_BOTHEN_vi	= 9187,
    BUFFER_ATOMIC_AND_IDXEN_RTN_gfx10	= 9188,
    BUFFER_ATOMIC_AND_IDXEN_RTN_gfx11	= 9189,
    BUFFER_ATOMIC_AND_IDXEN_RTN_gfx6_gfx7	= 9190,
    BUFFER_ATOMIC_AND_IDXEN_RTN_gfx90a	= 9191,
    BUFFER_ATOMIC_AND_IDXEN_RTN_vi	= 9192,
    BUFFER_ATOMIC_AND_IDXEN_gfx10	= 9193,
    BUFFER_ATOMIC_AND_IDXEN_gfx11	= 9194,
    BUFFER_ATOMIC_AND_IDXEN_gfx6_gfx7	= 9195,
    BUFFER_ATOMIC_AND_IDXEN_gfx90a	= 9196,
    BUFFER_ATOMIC_AND_IDXEN_vi	= 9197,
    BUFFER_ATOMIC_AND_OFFEN_RTN_gfx10	= 9198,
    BUFFER_ATOMIC_AND_OFFEN_RTN_gfx11	= 9199,
    BUFFER_ATOMIC_AND_OFFEN_RTN_gfx6_gfx7	= 9200,
    BUFFER_ATOMIC_AND_OFFEN_RTN_gfx90a	= 9201,
    BUFFER_ATOMIC_AND_OFFEN_RTN_vi	= 9202,
    BUFFER_ATOMIC_AND_OFFEN_gfx10	= 9203,
    BUFFER_ATOMIC_AND_OFFEN_gfx11	= 9204,
    BUFFER_ATOMIC_AND_OFFEN_gfx6_gfx7	= 9205,
    BUFFER_ATOMIC_AND_OFFEN_gfx90a	= 9206,
    BUFFER_ATOMIC_AND_OFFEN_vi	= 9207,
    BUFFER_ATOMIC_AND_OFFSET_RTN_gfx10	= 9208,
    BUFFER_ATOMIC_AND_OFFSET_RTN_gfx11	= 9209,
    BUFFER_ATOMIC_AND_OFFSET_RTN_gfx6_gfx7	= 9210,
    BUFFER_ATOMIC_AND_OFFSET_RTN_gfx90a	= 9211,
    BUFFER_ATOMIC_AND_OFFSET_RTN_vi	= 9212,
    BUFFER_ATOMIC_AND_OFFSET_gfx10	= 9213,
    BUFFER_ATOMIC_AND_OFFSET_gfx11	= 9214,
    BUFFER_ATOMIC_AND_OFFSET_gfx6_gfx7	= 9215,
    BUFFER_ATOMIC_AND_OFFSET_gfx90a	= 9216,
    BUFFER_ATOMIC_AND_OFFSET_vi	= 9217,
    BUFFER_ATOMIC_AND_VBUFFER_BOTHEN_RTN_gfx12	= 9218,
    BUFFER_ATOMIC_AND_VBUFFER_BOTHEN_gfx12	= 9219,
    BUFFER_ATOMIC_AND_VBUFFER_IDXEN_RTN_gfx12	= 9220,
    BUFFER_ATOMIC_AND_VBUFFER_IDXEN_gfx12	= 9221,
    BUFFER_ATOMIC_AND_VBUFFER_OFFEN_RTN_gfx12	= 9222,
    BUFFER_ATOMIC_AND_VBUFFER_OFFEN_gfx12	= 9223,
    BUFFER_ATOMIC_AND_VBUFFER_OFFSET_RTN_gfx12	= 9224,
    BUFFER_ATOMIC_AND_VBUFFER_OFFSET_gfx12	= 9225,
    BUFFER_ATOMIC_AND_X2_ADDR64_RTN_gfx6_gfx7	= 9226,
    BUFFER_ATOMIC_AND_X2_ADDR64_gfx6_gfx7	= 9227,
    BUFFER_ATOMIC_AND_X2_BOTHEN_RTN_gfx10	= 9228,
    BUFFER_ATOMIC_AND_X2_BOTHEN_RTN_gfx11	= 9229,
    BUFFER_ATOMIC_AND_X2_BOTHEN_RTN_gfx6_gfx7	= 9230,
    BUFFER_ATOMIC_AND_X2_BOTHEN_RTN_gfx90a	= 9231,
    BUFFER_ATOMIC_AND_X2_BOTHEN_RTN_vi	= 9232,
    BUFFER_ATOMIC_AND_X2_BOTHEN_gfx10	= 9233,
    BUFFER_ATOMIC_AND_X2_BOTHEN_gfx11	= 9234,
    BUFFER_ATOMIC_AND_X2_BOTHEN_gfx6_gfx7	= 9235,
    BUFFER_ATOMIC_AND_X2_BOTHEN_gfx90a	= 9236,
    BUFFER_ATOMIC_AND_X2_BOTHEN_vi	= 9237,
    BUFFER_ATOMIC_AND_X2_IDXEN_RTN_gfx10	= 9238,
    BUFFER_ATOMIC_AND_X2_IDXEN_RTN_gfx11	= 9239,
    BUFFER_ATOMIC_AND_X2_IDXEN_RTN_gfx6_gfx7	= 9240,
    BUFFER_ATOMIC_AND_X2_IDXEN_RTN_gfx90a	= 9241,
    BUFFER_ATOMIC_AND_X2_IDXEN_RTN_vi	= 9242,
    BUFFER_ATOMIC_AND_X2_IDXEN_gfx10	= 9243,
    BUFFER_ATOMIC_AND_X2_IDXEN_gfx11	= 9244,
    BUFFER_ATOMIC_AND_X2_IDXEN_gfx6_gfx7	= 9245,
    BUFFER_ATOMIC_AND_X2_IDXEN_gfx90a	= 9246,
    BUFFER_ATOMIC_AND_X2_IDXEN_vi	= 9247,
    BUFFER_ATOMIC_AND_X2_OFFEN_RTN_gfx10	= 9248,
    BUFFER_ATOMIC_AND_X2_OFFEN_RTN_gfx11	= 9249,
    BUFFER_ATOMIC_AND_X2_OFFEN_RTN_gfx6_gfx7	= 9250,
    BUFFER_ATOMIC_AND_X2_OFFEN_RTN_gfx90a	= 9251,
    BUFFER_ATOMIC_AND_X2_OFFEN_RTN_vi	= 9252,
    BUFFER_ATOMIC_AND_X2_OFFEN_gfx10	= 9253,
    BUFFER_ATOMIC_AND_X2_OFFEN_gfx11	= 9254,
    BUFFER_ATOMIC_AND_X2_OFFEN_gfx6_gfx7	= 9255,
    BUFFER_ATOMIC_AND_X2_OFFEN_gfx90a	= 9256,
    BUFFER_ATOMIC_AND_X2_OFFEN_vi	= 9257,
    BUFFER_ATOMIC_AND_X2_OFFSET_RTN_gfx10	= 9258,
    BUFFER_ATOMIC_AND_X2_OFFSET_RTN_gfx11	= 9259,
    BUFFER_ATOMIC_AND_X2_OFFSET_RTN_gfx6_gfx7	= 9260,
    BUFFER_ATOMIC_AND_X2_OFFSET_RTN_gfx90a	= 9261,
    BUFFER_ATOMIC_AND_X2_OFFSET_RTN_vi	= 9262,
    BUFFER_ATOMIC_AND_X2_OFFSET_gfx10	= 9263,
    BUFFER_ATOMIC_AND_X2_OFFSET_gfx11	= 9264,
    BUFFER_ATOMIC_AND_X2_OFFSET_gfx6_gfx7	= 9265,
    BUFFER_ATOMIC_AND_X2_OFFSET_gfx90a	= 9266,
    BUFFER_ATOMIC_AND_X2_OFFSET_vi	= 9267,
    BUFFER_ATOMIC_AND_X2_VBUFFER_BOTHEN_RTN_gfx12	= 9268,
    BUFFER_ATOMIC_AND_X2_VBUFFER_BOTHEN_gfx12	= 9269,
    BUFFER_ATOMIC_AND_X2_VBUFFER_IDXEN_RTN_gfx12	= 9270,
    BUFFER_ATOMIC_AND_X2_VBUFFER_IDXEN_gfx12	= 9271,
    BUFFER_ATOMIC_AND_X2_VBUFFER_OFFEN_RTN_gfx12	= 9272,
    BUFFER_ATOMIC_AND_X2_VBUFFER_OFFEN_gfx12	= 9273,
    BUFFER_ATOMIC_AND_X2_VBUFFER_OFFSET_RTN_gfx12	= 9274,
    BUFFER_ATOMIC_AND_X2_VBUFFER_OFFSET_gfx12	= 9275,
    BUFFER_ATOMIC_CMPSWAP_ADDR64_RTN_gfx6_gfx7	= 9276,
    BUFFER_ATOMIC_CMPSWAP_ADDR64_gfx6_gfx7	= 9277,
    BUFFER_ATOMIC_CMPSWAP_BOTHEN_RTN_gfx10	= 9278,
    BUFFER_ATOMIC_CMPSWAP_BOTHEN_RTN_gfx11	= 9279,
    BUFFER_ATOMIC_CMPSWAP_BOTHEN_RTN_gfx6_gfx7	= 9280,
    BUFFER_ATOMIC_CMPSWAP_BOTHEN_RTN_gfx90a	= 9281,
    BUFFER_ATOMIC_CMPSWAP_BOTHEN_RTN_vi	= 9282,
    BUFFER_ATOMIC_CMPSWAP_BOTHEN_gfx10	= 9283,
    BUFFER_ATOMIC_CMPSWAP_BOTHEN_gfx11	= 9284,
    BUFFER_ATOMIC_CMPSWAP_BOTHEN_gfx6_gfx7	= 9285,
    BUFFER_ATOMIC_CMPSWAP_BOTHEN_gfx90a	= 9286,
    BUFFER_ATOMIC_CMPSWAP_BOTHEN_vi	= 9287,
    BUFFER_ATOMIC_CMPSWAP_IDXEN_RTN_gfx10	= 9288,
    BUFFER_ATOMIC_CMPSWAP_IDXEN_RTN_gfx11	= 9289,
    BUFFER_ATOMIC_CMPSWAP_IDXEN_RTN_gfx6_gfx7	= 9290,
    BUFFER_ATOMIC_CMPSWAP_IDXEN_RTN_gfx90a	= 9291,
    BUFFER_ATOMIC_CMPSWAP_IDXEN_RTN_vi	= 9292,
    BUFFER_ATOMIC_CMPSWAP_IDXEN_gfx10	= 9293,
    BUFFER_ATOMIC_CMPSWAP_IDXEN_gfx11	= 9294,
    BUFFER_ATOMIC_CMPSWAP_IDXEN_gfx6_gfx7	= 9295,
    BUFFER_ATOMIC_CMPSWAP_IDXEN_gfx90a	= 9296,
    BUFFER_ATOMIC_CMPSWAP_IDXEN_vi	= 9297,
    BUFFER_ATOMIC_CMPSWAP_OFFEN_RTN_gfx10	= 9298,
    BUFFER_ATOMIC_CMPSWAP_OFFEN_RTN_gfx11	= 9299,
    BUFFER_ATOMIC_CMPSWAP_OFFEN_RTN_gfx6_gfx7	= 9300,
    BUFFER_ATOMIC_CMPSWAP_OFFEN_RTN_gfx90a	= 9301,
    BUFFER_ATOMIC_CMPSWAP_OFFEN_RTN_vi	= 9302,
    BUFFER_ATOMIC_CMPSWAP_OFFEN_gfx10	= 9303,
    BUFFER_ATOMIC_CMPSWAP_OFFEN_gfx11	= 9304,
    BUFFER_ATOMIC_CMPSWAP_OFFEN_gfx6_gfx7	= 9305,
    BUFFER_ATOMIC_CMPSWAP_OFFEN_gfx90a	= 9306,
    BUFFER_ATOMIC_CMPSWAP_OFFEN_vi	= 9307,
    BUFFER_ATOMIC_CMPSWAP_OFFSET_RTN_gfx10	= 9308,
    BUFFER_ATOMIC_CMPSWAP_OFFSET_RTN_gfx11	= 9309,
    BUFFER_ATOMIC_CMPSWAP_OFFSET_RTN_gfx6_gfx7	= 9310,
    BUFFER_ATOMIC_CMPSWAP_OFFSET_RTN_gfx90a	= 9311,
    BUFFER_ATOMIC_CMPSWAP_OFFSET_RTN_vi	= 9312,
    BUFFER_ATOMIC_CMPSWAP_OFFSET_gfx10	= 9313,
    BUFFER_ATOMIC_CMPSWAP_OFFSET_gfx11	= 9314,
    BUFFER_ATOMIC_CMPSWAP_OFFSET_gfx6_gfx7	= 9315,
    BUFFER_ATOMIC_CMPSWAP_OFFSET_gfx90a	= 9316,
    BUFFER_ATOMIC_CMPSWAP_OFFSET_vi	= 9317,
    BUFFER_ATOMIC_CMPSWAP_VBUFFER_BOTHEN_RTN_gfx12	= 9318,
    BUFFER_ATOMIC_CMPSWAP_VBUFFER_BOTHEN_gfx12	= 9319,
    BUFFER_ATOMIC_CMPSWAP_VBUFFER_IDXEN_RTN_gfx12	= 9320,
    BUFFER_ATOMIC_CMPSWAP_VBUFFER_IDXEN_gfx12	= 9321,
    BUFFER_ATOMIC_CMPSWAP_VBUFFER_OFFEN_RTN_gfx12	= 9322,
    BUFFER_ATOMIC_CMPSWAP_VBUFFER_OFFEN_gfx12	= 9323,
    BUFFER_ATOMIC_CMPSWAP_VBUFFER_OFFSET_RTN_gfx12	= 9324,
    BUFFER_ATOMIC_CMPSWAP_VBUFFER_OFFSET_gfx12	= 9325,
    BUFFER_ATOMIC_CMPSWAP_X2_ADDR64_RTN_gfx6_gfx7	= 9326,
    BUFFER_ATOMIC_CMPSWAP_X2_ADDR64_gfx6_gfx7	= 9327,
    BUFFER_ATOMIC_CMPSWAP_X2_BOTHEN_RTN_gfx10	= 9328,
    BUFFER_ATOMIC_CMPSWAP_X2_BOTHEN_RTN_gfx11	= 9329,
    BUFFER_ATOMIC_CMPSWAP_X2_BOTHEN_RTN_gfx6_gfx7	= 9330,
    BUFFER_ATOMIC_CMPSWAP_X2_BOTHEN_RTN_gfx90a	= 9331,
    BUFFER_ATOMIC_CMPSWAP_X2_BOTHEN_RTN_vi	= 9332,
    BUFFER_ATOMIC_CMPSWAP_X2_BOTHEN_gfx10	= 9333,
    BUFFER_ATOMIC_CMPSWAP_X2_BOTHEN_gfx11	= 9334,
    BUFFER_ATOMIC_CMPSWAP_X2_BOTHEN_gfx6_gfx7	= 9335,
    BUFFER_ATOMIC_CMPSWAP_X2_BOTHEN_gfx90a	= 9336,
    BUFFER_ATOMIC_CMPSWAP_X2_BOTHEN_vi	= 9337,
    BUFFER_ATOMIC_CMPSWAP_X2_IDXEN_RTN_gfx10	= 9338,
    BUFFER_ATOMIC_CMPSWAP_X2_IDXEN_RTN_gfx11	= 9339,
    BUFFER_ATOMIC_CMPSWAP_X2_IDXEN_RTN_gfx6_gfx7	= 9340,
    BUFFER_ATOMIC_CMPSWAP_X2_IDXEN_RTN_gfx90a	= 9341,
    BUFFER_ATOMIC_CMPSWAP_X2_IDXEN_RTN_vi	= 9342,
    BUFFER_ATOMIC_CMPSWAP_X2_IDXEN_gfx10	= 9343,
    BUFFER_ATOMIC_CMPSWAP_X2_IDXEN_gfx11	= 9344,
    BUFFER_ATOMIC_CMPSWAP_X2_IDXEN_gfx6_gfx7	= 9345,
    BUFFER_ATOMIC_CMPSWAP_X2_IDXEN_gfx90a	= 9346,
    BUFFER_ATOMIC_CMPSWAP_X2_IDXEN_vi	= 9347,
    BUFFER_ATOMIC_CMPSWAP_X2_OFFEN_RTN_gfx10	= 9348,
    BUFFER_ATOMIC_CMPSWAP_X2_OFFEN_RTN_gfx11	= 9349,
    BUFFER_ATOMIC_CMPSWAP_X2_OFFEN_RTN_gfx6_gfx7	= 9350,
    BUFFER_ATOMIC_CMPSWAP_X2_OFFEN_RTN_gfx90a	= 9351,
    BUFFER_ATOMIC_CMPSWAP_X2_OFFEN_RTN_vi	= 9352,
    BUFFER_ATOMIC_CMPSWAP_X2_OFFEN_gfx10	= 9353,
    BUFFER_ATOMIC_CMPSWAP_X2_OFFEN_gfx11	= 9354,
    BUFFER_ATOMIC_CMPSWAP_X2_OFFEN_gfx6_gfx7	= 9355,
    BUFFER_ATOMIC_CMPSWAP_X2_OFFEN_gfx90a	= 9356,
    BUFFER_ATOMIC_CMPSWAP_X2_OFFEN_vi	= 9357,
    BUFFER_ATOMIC_CMPSWAP_X2_OFFSET_RTN_gfx10	= 9358,
    BUFFER_ATOMIC_CMPSWAP_X2_OFFSET_RTN_gfx11	= 9359,
    BUFFER_ATOMIC_CMPSWAP_X2_OFFSET_RTN_gfx6_gfx7	= 9360,
    BUFFER_ATOMIC_CMPSWAP_X2_OFFSET_RTN_gfx90a	= 9361,
    BUFFER_ATOMIC_CMPSWAP_X2_OFFSET_RTN_vi	= 9362,
    BUFFER_ATOMIC_CMPSWAP_X2_OFFSET_gfx10	= 9363,
    BUFFER_ATOMIC_CMPSWAP_X2_OFFSET_gfx11	= 9364,
    BUFFER_ATOMIC_CMPSWAP_X2_OFFSET_gfx6_gfx7	= 9365,
    BUFFER_ATOMIC_CMPSWAP_X2_OFFSET_gfx90a	= 9366,
    BUFFER_ATOMIC_CMPSWAP_X2_OFFSET_vi	= 9367,
    BUFFER_ATOMIC_CMPSWAP_X2_VBUFFER_BOTHEN_RTN_gfx12	= 9368,
    BUFFER_ATOMIC_CMPSWAP_X2_VBUFFER_BOTHEN_gfx12	= 9369,
    BUFFER_ATOMIC_CMPSWAP_X2_VBUFFER_IDXEN_RTN_gfx12	= 9370,
    BUFFER_ATOMIC_CMPSWAP_X2_VBUFFER_IDXEN_gfx12	= 9371,
    BUFFER_ATOMIC_CMPSWAP_X2_VBUFFER_OFFEN_RTN_gfx12	= 9372,
    BUFFER_ATOMIC_CMPSWAP_X2_VBUFFER_OFFEN_gfx12	= 9373,
    BUFFER_ATOMIC_CMPSWAP_X2_VBUFFER_OFFSET_RTN_gfx12	= 9374,
    BUFFER_ATOMIC_CMPSWAP_X2_VBUFFER_OFFSET_gfx12	= 9375,
    BUFFER_ATOMIC_COND_SUB_U32_VBUFFER_BOTHEN_RTN_gfx12	= 9376,
    BUFFER_ATOMIC_COND_SUB_U32_VBUFFER_BOTHEN_gfx12	= 9377,
    BUFFER_ATOMIC_COND_SUB_U32_VBUFFER_IDXEN_RTN_gfx12	= 9378,
    BUFFER_ATOMIC_COND_SUB_U32_VBUFFER_IDXEN_gfx12	= 9379,
    BUFFER_ATOMIC_COND_SUB_U32_VBUFFER_OFFEN_RTN_gfx12	= 9380,
    BUFFER_ATOMIC_COND_SUB_U32_VBUFFER_OFFEN_gfx12	= 9381,
    BUFFER_ATOMIC_COND_SUB_U32_VBUFFER_OFFSET_RTN_gfx12	= 9382,
    BUFFER_ATOMIC_COND_SUB_U32_VBUFFER_OFFSET_gfx12	= 9383,
    BUFFER_ATOMIC_CSUB_BOTHEN_RTN_gfx10	= 9384,
    BUFFER_ATOMIC_CSUB_BOTHEN_RTN_gfx11	= 9385,
    BUFFER_ATOMIC_CSUB_BOTHEN_gfx10	= 9386,
    BUFFER_ATOMIC_CSUB_BOTHEN_gfx11	= 9387,
    BUFFER_ATOMIC_CSUB_IDXEN_RTN_gfx10	= 9388,
    BUFFER_ATOMIC_CSUB_IDXEN_RTN_gfx11	= 9389,
    BUFFER_ATOMIC_CSUB_IDXEN_gfx10	= 9390,
    BUFFER_ATOMIC_CSUB_IDXEN_gfx11	= 9391,
    BUFFER_ATOMIC_CSUB_OFFEN_RTN_gfx10	= 9392,
    BUFFER_ATOMIC_CSUB_OFFEN_RTN_gfx11	= 9393,
    BUFFER_ATOMIC_CSUB_OFFEN_gfx10	= 9394,
    BUFFER_ATOMIC_CSUB_OFFEN_gfx11	= 9395,
    BUFFER_ATOMIC_CSUB_OFFSET_RTN_gfx10	= 9396,
    BUFFER_ATOMIC_CSUB_OFFSET_RTN_gfx11	= 9397,
    BUFFER_ATOMIC_CSUB_OFFSET_gfx10	= 9398,
    BUFFER_ATOMIC_CSUB_OFFSET_gfx11	= 9399,
    BUFFER_ATOMIC_CSUB_VBUFFER_BOTHEN_RTN_gfx12	= 9400,
    BUFFER_ATOMIC_CSUB_VBUFFER_BOTHEN_gfx12	= 9401,
    BUFFER_ATOMIC_CSUB_VBUFFER_IDXEN_RTN_gfx12	= 9402,
    BUFFER_ATOMIC_CSUB_VBUFFER_IDXEN_gfx12	= 9403,
    BUFFER_ATOMIC_CSUB_VBUFFER_OFFEN_RTN_gfx12	= 9404,
    BUFFER_ATOMIC_CSUB_VBUFFER_OFFEN_gfx12	= 9405,
    BUFFER_ATOMIC_CSUB_VBUFFER_OFFSET_RTN_gfx12	= 9406,
    BUFFER_ATOMIC_CSUB_VBUFFER_OFFSET_gfx12	= 9407,
    BUFFER_ATOMIC_DEC_ADDR64_RTN_gfx6_gfx7	= 9408,
    BUFFER_ATOMIC_DEC_ADDR64_gfx6_gfx7	= 9409,
    BUFFER_ATOMIC_DEC_BOTHEN_RTN_gfx10	= 9410,
    BUFFER_ATOMIC_DEC_BOTHEN_RTN_gfx11	= 9411,
    BUFFER_ATOMIC_DEC_BOTHEN_RTN_gfx6_gfx7	= 9412,
    BUFFER_ATOMIC_DEC_BOTHEN_RTN_gfx90a	= 9413,
    BUFFER_ATOMIC_DEC_BOTHEN_RTN_vi	= 9414,
    BUFFER_ATOMIC_DEC_BOTHEN_gfx10	= 9415,
    BUFFER_ATOMIC_DEC_BOTHEN_gfx11	= 9416,
    BUFFER_ATOMIC_DEC_BOTHEN_gfx6_gfx7	= 9417,
    BUFFER_ATOMIC_DEC_BOTHEN_gfx90a	= 9418,
    BUFFER_ATOMIC_DEC_BOTHEN_vi	= 9419,
    BUFFER_ATOMIC_DEC_IDXEN_RTN_gfx10	= 9420,
    BUFFER_ATOMIC_DEC_IDXEN_RTN_gfx11	= 9421,
    BUFFER_ATOMIC_DEC_IDXEN_RTN_gfx6_gfx7	= 9422,
    BUFFER_ATOMIC_DEC_IDXEN_RTN_gfx90a	= 9423,
    BUFFER_ATOMIC_DEC_IDXEN_RTN_vi	= 9424,
    BUFFER_ATOMIC_DEC_IDXEN_gfx10	= 9425,
    BUFFER_ATOMIC_DEC_IDXEN_gfx11	= 9426,
    BUFFER_ATOMIC_DEC_IDXEN_gfx6_gfx7	= 9427,
    BUFFER_ATOMIC_DEC_IDXEN_gfx90a	= 9428,
    BUFFER_ATOMIC_DEC_IDXEN_vi	= 9429,
    BUFFER_ATOMIC_DEC_OFFEN_RTN_gfx10	= 9430,
    BUFFER_ATOMIC_DEC_OFFEN_RTN_gfx11	= 9431,
    BUFFER_ATOMIC_DEC_OFFEN_RTN_gfx6_gfx7	= 9432,
    BUFFER_ATOMIC_DEC_OFFEN_RTN_gfx90a	= 9433,
    BUFFER_ATOMIC_DEC_OFFEN_RTN_vi	= 9434,
    BUFFER_ATOMIC_DEC_OFFEN_gfx10	= 9435,
    BUFFER_ATOMIC_DEC_OFFEN_gfx11	= 9436,
    BUFFER_ATOMIC_DEC_OFFEN_gfx6_gfx7	= 9437,
    BUFFER_ATOMIC_DEC_OFFEN_gfx90a	= 9438,
    BUFFER_ATOMIC_DEC_OFFEN_vi	= 9439,
    BUFFER_ATOMIC_DEC_OFFSET_RTN_gfx10	= 9440,
    BUFFER_ATOMIC_DEC_OFFSET_RTN_gfx11	= 9441,
    BUFFER_ATOMIC_DEC_OFFSET_RTN_gfx6_gfx7	= 9442,
    BUFFER_ATOMIC_DEC_OFFSET_RTN_gfx90a	= 9443,
    BUFFER_ATOMIC_DEC_OFFSET_RTN_vi	= 9444,
    BUFFER_ATOMIC_DEC_OFFSET_gfx10	= 9445,
    BUFFER_ATOMIC_DEC_OFFSET_gfx11	= 9446,
    BUFFER_ATOMIC_DEC_OFFSET_gfx6_gfx7	= 9447,
    BUFFER_ATOMIC_DEC_OFFSET_gfx90a	= 9448,
    BUFFER_ATOMIC_DEC_OFFSET_vi	= 9449,
    BUFFER_ATOMIC_DEC_VBUFFER_BOTHEN_RTN_gfx12	= 9450,
    BUFFER_ATOMIC_DEC_VBUFFER_BOTHEN_gfx12	= 9451,
    BUFFER_ATOMIC_DEC_VBUFFER_IDXEN_RTN_gfx12	= 9452,
    BUFFER_ATOMIC_DEC_VBUFFER_IDXEN_gfx12	= 9453,
    BUFFER_ATOMIC_DEC_VBUFFER_OFFEN_RTN_gfx12	= 9454,
    BUFFER_ATOMIC_DEC_VBUFFER_OFFEN_gfx12	= 9455,
    BUFFER_ATOMIC_DEC_VBUFFER_OFFSET_RTN_gfx12	= 9456,
    BUFFER_ATOMIC_DEC_VBUFFER_OFFSET_gfx12	= 9457,
    BUFFER_ATOMIC_DEC_X2_ADDR64_RTN_gfx6_gfx7	= 9458,
    BUFFER_ATOMIC_DEC_X2_ADDR64_gfx6_gfx7	= 9459,
    BUFFER_ATOMIC_DEC_X2_BOTHEN_RTN_gfx10	= 9460,
    BUFFER_ATOMIC_DEC_X2_BOTHEN_RTN_gfx11	= 9461,
    BUFFER_ATOMIC_DEC_X2_BOTHEN_RTN_gfx6_gfx7	= 9462,
    BUFFER_ATOMIC_DEC_X2_BOTHEN_RTN_gfx90a	= 9463,
    BUFFER_ATOMIC_DEC_X2_BOTHEN_RTN_vi	= 9464,
    BUFFER_ATOMIC_DEC_X2_BOTHEN_gfx10	= 9465,
    BUFFER_ATOMIC_DEC_X2_BOTHEN_gfx11	= 9466,
    BUFFER_ATOMIC_DEC_X2_BOTHEN_gfx6_gfx7	= 9467,
    BUFFER_ATOMIC_DEC_X2_BOTHEN_gfx90a	= 9468,
    BUFFER_ATOMIC_DEC_X2_BOTHEN_vi	= 9469,
    BUFFER_ATOMIC_DEC_X2_IDXEN_RTN_gfx10	= 9470,
    BUFFER_ATOMIC_DEC_X2_IDXEN_RTN_gfx11	= 9471,
    BUFFER_ATOMIC_DEC_X2_IDXEN_RTN_gfx6_gfx7	= 9472,
    BUFFER_ATOMIC_DEC_X2_IDXEN_RTN_gfx90a	= 9473,
    BUFFER_ATOMIC_DEC_X2_IDXEN_RTN_vi	= 9474,
    BUFFER_ATOMIC_DEC_X2_IDXEN_gfx10	= 9475,
    BUFFER_ATOMIC_DEC_X2_IDXEN_gfx11	= 9476,
    BUFFER_ATOMIC_DEC_X2_IDXEN_gfx6_gfx7	= 9477,
    BUFFER_ATOMIC_DEC_X2_IDXEN_gfx90a	= 9478,
    BUFFER_ATOMIC_DEC_X2_IDXEN_vi	= 9479,
    BUFFER_ATOMIC_DEC_X2_OFFEN_RTN_gfx10	= 9480,
    BUFFER_ATOMIC_DEC_X2_OFFEN_RTN_gfx11	= 9481,
    BUFFER_ATOMIC_DEC_X2_OFFEN_RTN_gfx6_gfx7	= 9482,
    BUFFER_ATOMIC_DEC_X2_OFFEN_RTN_gfx90a	= 9483,
    BUFFER_ATOMIC_DEC_X2_OFFEN_RTN_vi	= 9484,
    BUFFER_ATOMIC_DEC_X2_OFFEN_gfx10	= 9485,
    BUFFER_ATOMIC_DEC_X2_OFFEN_gfx11	= 9486,
    BUFFER_ATOMIC_DEC_X2_OFFEN_gfx6_gfx7	= 9487,
    BUFFER_ATOMIC_DEC_X2_OFFEN_gfx90a	= 9488,
    BUFFER_ATOMIC_DEC_X2_OFFEN_vi	= 9489,
    BUFFER_ATOMIC_DEC_X2_OFFSET_RTN_gfx10	= 9490,
    BUFFER_ATOMIC_DEC_X2_OFFSET_RTN_gfx11	= 9491,
    BUFFER_ATOMIC_DEC_X2_OFFSET_RTN_gfx6_gfx7	= 9492,
    BUFFER_ATOMIC_DEC_X2_OFFSET_RTN_gfx90a	= 9493,
    BUFFER_ATOMIC_DEC_X2_OFFSET_RTN_vi	= 9494,
    BUFFER_ATOMIC_DEC_X2_OFFSET_gfx10	= 9495,
    BUFFER_ATOMIC_DEC_X2_OFFSET_gfx11	= 9496,
    BUFFER_ATOMIC_DEC_X2_OFFSET_gfx6_gfx7	= 9497,
    BUFFER_ATOMIC_DEC_X2_OFFSET_gfx90a	= 9498,
    BUFFER_ATOMIC_DEC_X2_OFFSET_vi	= 9499,
    BUFFER_ATOMIC_DEC_X2_VBUFFER_BOTHEN_RTN_gfx12	= 9500,
    BUFFER_ATOMIC_DEC_X2_VBUFFER_BOTHEN_gfx12	= 9501,
    BUFFER_ATOMIC_DEC_X2_VBUFFER_IDXEN_RTN_gfx12	= 9502,
    BUFFER_ATOMIC_DEC_X2_VBUFFER_IDXEN_gfx12	= 9503,
    BUFFER_ATOMIC_DEC_X2_VBUFFER_OFFEN_RTN_gfx12	= 9504,
    BUFFER_ATOMIC_DEC_X2_VBUFFER_OFFEN_gfx12	= 9505,
    BUFFER_ATOMIC_DEC_X2_VBUFFER_OFFSET_RTN_gfx12	= 9506,
    BUFFER_ATOMIC_DEC_X2_VBUFFER_OFFSET_gfx12	= 9507,
    BUFFER_ATOMIC_FCMPSWAP_ADDR64_RTN_gfx6_gfx7	= 9508,
    BUFFER_ATOMIC_FCMPSWAP_ADDR64_gfx6_gfx7	= 9509,
    BUFFER_ATOMIC_FCMPSWAP_BOTHEN_RTN_gfx10	= 9510,
    BUFFER_ATOMIC_FCMPSWAP_BOTHEN_RTN_gfx11	= 9511,
    BUFFER_ATOMIC_FCMPSWAP_BOTHEN_RTN_gfx6_gfx7	= 9512,
    BUFFER_ATOMIC_FCMPSWAP_BOTHEN_gfx10	= 9513,
    BUFFER_ATOMIC_FCMPSWAP_BOTHEN_gfx11	= 9514,
    BUFFER_ATOMIC_FCMPSWAP_BOTHEN_gfx6_gfx7	= 9515,
    BUFFER_ATOMIC_FCMPSWAP_IDXEN_RTN_gfx10	= 9516,
    BUFFER_ATOMIC_FCMPSWAP_IDXEN_RTN_gfx11	= 9517,
    BUFFER_ATOMIC_FCMPSWAP_IDXEN_RTN_gfx6_gfx7	= 9518,
    BUFFER_ATOMIC_FCMPSWAP_IDXEN_gfx10	= 9519,
    BUFFER_ATOMIC_FCMPSWAP_IDXEN_gfx11	= 9520,
    BUFFER_ATOMIC_FCMPSWAP_IDXEN_gfx6_gfx7	= 9521,
    BUFFER_ATOMIC_FCMPSWAP_OFFEN_RTN_gfx10	= 9522,
    BUFFER_ATOMIC_FCMPSWAP_OFFEN_RTN_gfx11	= 9523,
    BUFFER_ATOMIC_FCMPSWAP_OFFEN_RTN_gfx6_gfx7	= 9524,
    BUFFER_ATOMIC_FCMPSWAP_OFFEN_gfx10	= 9525,
    BUFFER_ATOMIC_FCMPSWAP_OFFEN_gfx11	= 9526,
    BUFFER_ATOMIC_FCMPSWAP_OFFEN_gfx6_gfx7	= 9527,
    BUFFER_ATOMIC_FCMPSWAP_OFFSET_RTN_gfx10	= 9528,
    BUFFER_ATOMIC_FCMPSWAP_OFFSET_RTN_gfx11	= 9529,
    BUFFER_ATOMIC_FCMPSWAP_OFFSET_RTN_gfx6_gfx7	= 9530,
    BUFFER_ATOMIC_FCMPSWAP_OFFSET_gfx10	= 9531,
    BUFFER_ATOMIC_FCMPSWAP_OFFSET_gfx11	= 9532,
    BUFFER_ATOMIC_FCMPSWAP_OFFSET_gfx6_gfx7	= 9533,
    BUFFER_ATOMIC_FCMPSWAP_X2_ADDR64_RTN_gfx6_gfx7	= 9534,
    BUFFER_ATOMIC_FCMPSWAP_X2_ADDR64_gfx6_gfx7	= 9535,
    BUFFER_ATOMIC_FCMPSWAP_X2_BOTHEN_RTN_gfx10	= 9536,
    BUFFER_ATOMIC_FCMPSWAP_X2_BOTHEN_RTN_gfx6_gfx7	= 9537,
    BUFFER_ATOMIC_FCMPSWAP_X2_BOTHEN_gfx10	= 9538,
    BUFFER_ATOMIC_FCMPSWAP_X2_BOTHEN_gfx6_gfx7	= 9539,
    BUFFER_ATOMIC_FCMPSWAP_X2_IDXEN_RTN_gfx10	= 9540,
    BUFFER_ATOMIC_FCMPSWAP_X2_IDXEN_RTN_gfx6_gfx7	= 9541,
    BUFFER_ATOMIC_FCMPSWAP_X2_IDXEN_gfx10	= 9542,
    BUFFER_ATOMIC_FCMPSWAP_X2_IDXEN_gfx6_gfx7	= 9543,
    BUFFER_ATOMIC_FCMPSWAP_X2_OFFEN_RTN_gfx10	= 9544,
    BUFFER_ATOMIC_FCMPSWAP_X2_OFFEN_RTN_gfx6_gfx7	= 9545,
    BUFFER_ATOMIC_FCMPSWAP_X2_OFFEN_gfx10	= 9546,
    BUFFER_ATOMIC_FCMPSWAP_X2_OFFEN_gfx6_gfx7	= 9547,
    BUFFER_ATOMIC_FCMPSWAP_X2_OFFSET_RTN_gfx10	= 9548,
    BUFFER_ATOMIC_FCMPSWAP_X2_OFFSET_RTN_gfx6_gfx7	= 9549,
    BUFFER_ATOMIC_FCMPSWAP_X2_OFFSET_gfx10	= 9550,
    BUFFER_ATOMIC_FCMPSWAP_X2_OFFSET_gfx6_gfx7	= 9551,
    BUFFER_ATOMIC_FMAX_ADDR64_RTN_gfx6_gfx7	= 9552,
    BUFFER_ATOMIC_FMAX_ADDR64_gfx6_gfx7	= 9553,
    BUFFER_ATOMIC_FMAX_BOTHEN_RTN_gfx10	= 9554,
    BUFFER_ATOMIC_FMAX_BOTHEN_RTN_gfx11	= 9555,
    BUFFER_ATOMIC_FMAX_BOTHEN_RTN_gfx6_gfx7	= 9556,
    BUFFER_ATOMIC_FMAX_BOTHEN_gfx10	= 9557,
    BUFFER_ATOMIC_FMAX_BOTHEN_gfx11	= 9558,
    BUFFER_ATOMIC_FMAX_BOTHEN_gfx6_gfx7	= 9559,
    BUFFER_ATOMIC_FMAX_IDXEN_RTN_gfx10	= 9560,
    BUFFER_ATOMIC_FMAX_IDXEN_RTN_gfx11	= 9561,
    BUFFER_ATOMIC_FMAX_IDXEN_RTN_gfx6_gfx7	= 9562,
    BUFFER_ATOMIC_FMAX_IDXEN_gfx10	= 9563,
    BUFFER_ATOMIC_FMAX_IDXEN_gfx11	= 9564,
    BUFFER_ATOMIC_FMAX_IDXEN_gfx6_gfx7	= 9565,
    BUFFER_ATOMIC_FMAX_OFFEN_RTN_gfx10	= 9566,
    BUFFER_ATOMIC_FMAX_OFFEN_RTN_gfx11	= 9567,
    BUFFER_ATOMIC_FMAX_OFFEN_RTN_gfx6_gfx7	= 9568,
    BUFFER_ATOMIC_FMAX_OFFEN_gfx10	= 9569,
    BUFFER_ATOMIC_FMAX_OFFEN_gfx11	= 9570,
    BUFFER_ATOMIC_FMAX_OFFEN_gfx6_gfx7	= 9571,
    BUFFER_ATOMIC_FMAX_OFFSET_RTN_gfx10	= 9572,
    BUFFER_ATOMIC_FMAX_OFFSET_RTN_gfx11	= 9573,
    BUFFER_ATOMIC_FMAX_OFFSET_RTN_gfx6_gfx7	= 9574,
    BUFFER_ATOMIC_FMAX_OFFSET_gfx10	= 9575,
    BUFFER_ATOMIC_FMAX_OFFSET_gfx11	= 9576,
    BUFFER_ATOMIC_FMAX_OFFSET_gfx6_gfx7	= 9577,
    BUFFER_ATOMIC_FMAX_VBUFFER_BOTHEN_RTN_gfx12	= 9578,
    BUFFER_ATOMIC_FMAX_VBUFFER_BOTHEN_gfx12	= 9579,
    BUFFER_ATOMIC_FMAX_VBUFFER_IDXEN_RTN_gfx12	= 9580,
    BUFFER_ATOMIC_FMAX_VBUFFER_IDXEN_gfx12	= 9581,
    BUFFER_ATOMIC_FMAX_VBUFFER_OFFEN_RTN_gfx12	= 9582,
    BUFFER_ATOMIC_FMAX_VBUFFER_OFFEN_gfx12	= 9583,
    BUFFER_ATOMIC_FMAX_VBUFFER_OFFSET_RTN_gfx12	= 9584,
    BUFFER_ATOMIC_FMAX_VBUFFER_OFFSET_gfx12	= 9585,
    BUFFER_ATOMIC_FMAX_X2_ADDR64_RTN_gfx6_gfx7	= 9586,
    BUFFER_ATOMIC_FMAX_X2_ADDR64_gfx6_gfx7	= 9587,
    BUFFER_ATOMIC_FMAX_X2_BOTHEN_RTN_gfx10	= 9588,
    BUFFER_ATOMIC_FMAX_X2_BOTHEN_RTN_gfx6_gfx7	= 9589,
    BUFFER_ATOMIC_FMAX_X2_BOTHEN_gfx10	= 9590,
    BUFFER_ATOMIC_FMAX_X2_BOTHEN_gfx6_gfx7	= 9591,
    BUFFER_ATOMIC_FMAX_X2_IDXEN_RTN_gfx10	= 9592,
    BUFFER_ATOMIC_FMAX_X2_IDXEN_RTN_gfx6_gfx7	= 9593,
    BUFFER_ATOMIC_FMAX_X2_IDXEN_gfx10	= 9594,
    BUFFER_ATOMIC_FMAX_X2_IDXEN_gfx6_gfx7	= 9595,
    BUFFER_ATOMIC_FMAX_X2_OFFEN_RTN_gfx10	= 9596,
    BUFFER_ATOMIC_FMAX_X2_OFFEN_RTN_gfx6_gfx7	= 9597,
    BUFFER_ATOMIC_FMAX_X2_OFFEN_gfx10	= 9598,
    BUFFER_ATOMIC_FMAX_X2_OFFEN_gfx6_gfx7	= 9599,
    BUFFER_ATOMIC_FMAX_X2_OFFSET_RTN_gfx10	= 9600,
    BUFFER_ATOMIC_FMAX_X2_OFFSET_RTN_gfx6_gfx7	= 9601,
    BUFFER_ATOMIC_FMAX_X2_OFFSET_gfx10	= 9602,
    BUFFER_ATOMIC_FMAX_X2_OFFSET_gfx6_gfx7	= 9603,
    BUFFER_ATOMIC_FMIN_ADDR64_RTN_gfx6_gfx7	= 9604,
    BUFFER_ATOMIC_FMIN_ADDR64_gfx6_gfx7	= 9605,
    BUFFER_ATOMIC_FMIN_BOTHEN_RTN_gfx10	= 9606,
    BUFFER_ATOMIC_FMIN_BOTHEN_RTN_gfx11	= 9607,
    BUFFER_ATOMIC_FMIN_BOTHEN_RTN_gfx6_gfx7	= 9608,
    BUFFER_ATOMIC_FMIN_BOTHEN_gfx10	= 9609,
    BUFFER_ATOMIC_FMIN_BOTHEN_gfx11	= 9610,
    BUFFER_ATOMIC_FMIN_BOTHEN_gfx6_gfx7	= 9611,
    BUFFER_ATOMIC_FMIN_IDXEN_RTN_gfx10	= 9612,
    BUFFER_ATOMIC_FMIN_IDXEN_RTN_gfx11	= 9613,
    BUFFER_ATOMIC_FMIN_IDXEN_RTN_gfx6_gfx7	= 9614,
    BUFFER_ATOMIC_FMIN_IDXEN_gfx10	= 9615,
    BUFFER_ATOMIC_FMIN_IDXEN_gfx11	= 9616,
    BUFFER_ATOMIC_FMIN_IDXEN_gfx6_gfx7	= 9617,
    BUFFER_ATOMIC_FMIN_OFFEN_RTN_gfx10	= 9618,
    BUFFER_ATOMIC_FMIN_OFFEN_RTN_gfx11	= 9619,
    BUFFER_ATOMIC_FMIN_OFFEN_RTN_gfx6_gfx7	= 9620,
    BUFFER_ATOMIC_FMIN_OFFEN_gfx10	= 9621,
    BUFFER_ATOMIC_FMIN_OFFEN_gfx11	= 9622,
    BUFFER_ATOMIC_FMIN_OFFEN_gfx6_gfx7	= 9623,
    BUFFER_ATOMIC_FMIN_OFFSET_RTN_gfx10	= 9624,
    BUFFER_ATOMIC_FMIN_OFFSET_RTN_gfx11	= 9625,
    BUFFER_ATOMIC_FMIN_OFFSET_RTN_gfx6_gfx7	= 9626,
    BUFFER_ATOMIC_FMIN_OFFSET_gfx10	= 9627,
    BUFFER_ATOMIC_FMIN_OFFSET_gfx11	= 9628,
    BUFFER_ATOMIC_FMIN_OFFSET_gfx6_gfx7	= 9629,
    BUFFER_ATOMIC_FMIN_VBUFFER_BOTHEN_RTN_gfx12	= 9630,
    BUFFER_ATOMIC_FMIN_VBUFFER_BOTHEN_gfx12	= 9631,
    BUFFER_ATOMIC_FMIN_VBUFFER_IDXEN_RTN_gfx12	= 9632,
    BUFFER_ATOMIC_FMIN_VBUFFER_IDXEN_gfx12	= 9633,
    BUFFER_ATOMIC_FMIN_VBUFFER_OFFEN_RTN_gfx12	= 9634,
    BUFFER_ATOMIC_FMIN_VBUFFER_OFFEN_gfx12	= 9635,
    BUFFER_ATOMIC_FMIN_VBUFFER_OFFSET_RTN_gfx12	= 9636,
    BUFFER_ATOMIC_FMIN_VBUFFER_OFFSET_gfx12	= 9637,
    BUFFER_ATOMIC_FMIN_X2_ADDR64_RTN_gfx6_gfx7	= 9638,
    BUFFER_ATOMIC_FMIN_X2_ADDR64_gfx6_gfx7	= 9639,
    BUFFER_ATOMIC_FMIN_X2_BOTHEN_RTN_gfx10	= 9640,
    BUFFER_ATOMIC_FMIN_X2_BOTHEN_RTN_gfx6_gfx7	= 9641,
    BUFFER_ATOMIC_FMIN_X2_BOTHEN_gfx10	= 9642,
    BUFFER_ATOMIC_FMIN_X2_BOTHEN_gfx6_gfx7	= 9643,
    BUFFER_ATOMIC_FMIN_X2_IDXEN_RTN_gfx10	= 9644,
    BUFFER_ATOMIC_FMIN_X2_IDXEN_RTN_gfx6_gfx7	= 9645,
    BUFFER_ATOMIC_FMIN_X2_IDXEN_gfx10	= 9646,
    BUFFER_ATOMIC_FMIN_X2_IDXEN_gfx6_gfx7	= 9647,
    BUFFER_ATOMIC_FMIN_X2_OFFEN_RTN_gfx10	= 9648,
    BUFFER_ATOMIC_FMIN_X2_OFFEN_RTN_gfx6_gfx7	= 9649,
    BUFFER_ATOMIC_FMIN_X2_OFFEN_gfx10	= 9650,
    BUFFER_ATOMIC_FMIN_X2_OFFEN_gfx6_gfx7	= 9651,
    BUFFER_ATOMIC_FMIN_X2_OFFSET_RTN_gfx10	= 9652,
    BUFFER_ATOMIC_FMIN_X2_OFFSET_RTN_gfx6_gfx7	= 9653,
    BUFFER_ATOMIC_FMIN_X2_OFFSET_gfx10	= 9654,
    BUFFER_ATOMIC_FMIN_X2_OFFSET_gfx6_gfx7	= 9655,
    BUFFER_ATOMIC_INC_ADDR64_RTN_gfx6_gfx7	= 9656,
    BUFFER_ATOMIC_INC_ADDR64_gfx6_gfx7	= 9657,
    BUFFER_ATOMIC_INC_BOTHEN_RTN_gfx10	= 9658,
    BUFFER_ATOMIC_INC_BOTHEN_RTN_gfx11	= 9659,
    BUFFER_ATOMIC_INC_BOTHEN_RTN_gfx6_gfx7	= 9660,
    BUFFER_ATOMIC_INC_BOTHEN_RTN_gfx90a	= 9661,
    BUFFER_ATOMIC_INC_BOTHEN_RTN_vi	= 9662,
    BUFFER_ATOMIC_INC_BOTHEN_gfx10	= 9663,
    BUFFER_ATOMIC_INC_BOTHEN_gfx11	= 9664,
    BUFFER_ATOMIC_INC_BOTHEN_gfx6_gfx7	= 9665,
    BUFFER_ATOMIC_INC_BOTHEN_gfx90a	= 9666,
    BUFFER_ATOMIC_INC_BOTHEN_vi	= 9667,
    BUFFER_ATOMIC_INC_IDXEN_RTN_gfx10	= 9668,
    BUFFER_ATOMIC_INC_IDXEN_RTN_gfx11	= 9669,
    BUFFER_ATOMIC_INC_IDXEN_RTN_gfx6_gfx7	= 9670,
    BUFFER_ATOMIC_INC_IDXEN_RTN_gfx90a	= 9671,
    BUFFER_ATOMIC_INC_IDXEN_RTN_vi	= 9672,
    BUFFER_ATOMIC_INC_IDXEN_gfx10	= 9673,
    BUFFER_ATOMIC_INC_IDXEN_gfx11	= 9674,
    BUFFER_ATOMIC_INC_IDXEN_gfx6_gfx7	= 9675,
    BUFFER_ATOMIC_INC_IDXEN_gfx90a	= 9676,
    BUFFER_ATOMIC_INC_IDXEN_vi	= 9677,
    BUFFER_ATOMIC_INC_OFFEN_RTN_gfx10	= 9678,
    BUFFER_ATOMIC_INC_OFFEN_RTN_gfx11	= 9679,
    BUFFER_ATOMIC_INC_OFFEN_RTN_gfx6_gfx7	= 9680,
    BUFFER_ATOMIC_INC_OFFEN_RTN_gfx90a	= 9681,
    BUFFER_ATOMIC_INC_OFFEN_RTN_vi	= 9682,
    BUFFER_ATOMIC_INC_OFFEN_gfx10	= 9683,
    BUFFER_ATOMIC_INC_OFFEN_gfx11	= 9684,
    BUFFER_ATOMIC_INC_OFFEN_gfx6_gfx7	= 9685,
    BUFFER_ATOMIC_INC_OFFEN_gfx90a	= 9686,
    BUFFER_ATOMIC_INC_OFFEN_vi	= 9687,
    BUFFER_ATOMIC_INC_OFFSET_RTN_gfx10	= 9688,
    BUFFER_ATOMIC_INC_OFFSET_RTN_gfx11	= 9689,
    BUFFER_ATOMIC_INC_OFFSET_RTN_gfx6_gfx7	= 9690,
    BUFFER_ATOMIC_INC_OFFSET_RTN_gfx90a	= 9691,
    BUFFER_ATOMIC_INC_OFFSET_RTN_vi	= 9692,
    BUFFER_ATOMIC_INC_OFFSET_gfx10	= 9693,
    BUFFER_ATOMIC_INC_OFFSET_gfx11	= 9694,
    BUFFER_ATOMIC_INC_OFFSET_gfx6_gfx7	= 9695,
    BUFFER_ATOMIC_INC_OFFSET_gfx90a	= 9696,
    BUFFER_ATOMIC_INC_OFFSET_vi	= 9697,
    BUFFER_ATOMIC_INC_VBUFFER_BOTHEN_RTN_gfx12	= 9698,
    BUFFER_ATOMIC_INC_VBUFFER_BOTHEN_gfx12	= 9699,
    BUFFER_ATOMIC_INC_VBUFFER_IDXEN_RTN_gfx12	= 9700,
    BUFFER_ATOMIC_INC_VBUFFER_IDXEN_gfx12	= 9701,
    BUFFER_ATOMIC_INC_VBUFFER_OFFEN_RTN_gfx12	= 9702,
    BUFFER_ATOMIC_INC_VBUFFER_OFFEN_gfx12	= 9703,
    BUFFER_ATOMIC_INC_VBUFFER_OFFSET_RTN_gfx12	= 9704,
    BUFFER_ATOMIC_INC_VBUFFER_OFFSET_gfx12	= 9705,
    BUFFER_ATOMIC_INC_X2_ADDR64_RTN_gfx6_gfx7	= 9706,
    BUFFER_ATOMIC_INC_X2_ADDR64_gfx6_gfx7	= 9707,
    BUFFER_ATOMIC_INC_X2_BOTHEN_RTN_gfx10	= 9708,
    BUFFER_ATOMIC_INC_X2_BOTHEN_RTN_gfx11	= 9709,
    BUFFER_ATOMIC_INC_X2_BOTHEN_RTN_gfx6_gfx7	= 9710,
    BUFFER_ATOMIC_INC_X2_BOTHEN_RTN_gfx90a	= 9711,
    BUFFER_ATOMIC_INC_X2_BOTHEN_RTN_vi	= 9712,
    BUFFER_ATOMIC_INC_X2_BOTHEN_gfx10	= 9713,
    BUFFER_ATOMIC_INC_X2_BOTHEN_gfx11	= 9714,
    BUFFER_ATOMIC_INC_X2_BOTHEN_gfx6_gfx7	= 9715,
    BUFFER_ATOMIC_INC_X2_BOTHEN_gfx90a	= 9716,
    BUFFER_ATOMIC_INC_X2_BOTHEN_vi	= 9717,
    BUFFER_ATOMIC_INC_X2_IDXEN_RTN_gfx10	= 9718,
    BUFFER_ATOMIC_INC_X2_IDXEN_RTN_gfx11	= 9719,
    BUFFER_ATOMIC_INC_X2_IDXEN_RTN_gfx6_gfx7	= 9720,
    BUFFER_ATOMIC_INC_X2_IDXEN_RTN_gfx90a	= 9721,
    BUFFER_ATOMIC_INC_X2_IDXEN_RTN_vi	= 9722,
    BUFFER_ATOMIC_INC_X2_IDXEN_gfx10	= 9723,
    BUFFER_ATOMIC_INC_X2_IDXEN_gfx11	= 9724,
    BUFFER_ATOMIC_INC_X2_IDXEN_gfx6_gfx7	= 9725,
    BUFFER_ATOMIC_INC_X2_IDXEN_gfx90a	= 9726,
    BUFFER_ATOMIC_INC_X2_IDXEN_vi	= 9727,
    BUFFER_ATOMIC_INC_X2_OFFEN_RTN_gfx10	= 9728,
    BUFFER_ATOMIC_INC_X2_OFFEN_RTN_gfx11	= 9729,
    BUFFER_ATOMIC_INC_X2_OFFEN_RTN_gfx6_gfx7	= 9730,
    BUFFER_ATOMIC_INC_X2_OFFEN_RTN_gfx90a	= 9731,
    BUFFER_ATOMIC_INC_X2_OFFEN_RTN_vi	= 9732,
    BUFFER_ATOMIC_INC_X2_OFFEN_gfx10	= 9733,
    BUFFER_ATOMIC_INC_X2_OFFEN_gfx11	= 9734,
    BUFFER_ATOMIC_INC_X2_OFFEN_gfx6_gfx7	= 9735,
    BUFFER_ATOMIC_INC_X2_OFFEN_gfx90a	= 9736,
    BUFFER_ATOMIC_INC_X2_OFFEN_vi	= 9737,
    BUFFER_ATOMIC_INC_X2_OFFSET_RTN_gfx10	= 9738,
    BUFFER_ATOMIC_INC_X2_OFFSET_RTN_gfx11	= 9739,
    BUFFER_ATOMIC_INC_X2_OFFSET_RTN_gfx6_gfx7	= 9740,
    BUFFER_ATOMIC_INC_X2_OFFSET_RTN_gfx90a	= 9741,
    BUFFER_ATOMIC_INC_X2_OFFSET_RTN_vi	= 9742,
    BUFFER_ATOMIC_INC_X2_OFFSET_gfx10	= 9743,
    BUFFER_ATOMIC_INC_X2_OFFSET_gfx11	= 9744,
    BUFFER_ATOMIC_INC_X2_OFFSET_gfx6_gfx7	= 9745,
    BUFFER_ATOMIC_INC_X2_OFFSET_gfx90a	= 9746,
    BUFFER_ATOMIC_INC_X2_OFFSET_vi	= 9747,
    BUFFER_ATOMIC_INC_X2_VBUFFER_BOTHEN_RTN_gfx12	= 9748,
    BUFFER_ATOMIC_INC_X2_VBUFFER_BOTHEN_gfx12	= 9749,
    BUFFER_ATOMIC_INC_X2_VBUFFER_IDXEN_RTN_gfx12	= 9750,
    BUFFER_ATOMIC_INC_X2_VBUFFER_IDXEN_gfx12	= 9751,
    BUFFER_ATOMIC_INC_X2_VBUFFER_OFFEN_RTN_gfx12	= 9752,
    BUFFER_ATOMIC_INC_X2_VBUFFER_OFFEN_gfx12	= 9753,
    BUFFER_ATOMIC_INC_X2_VBUFFER_OFFSET_RTN_gfx12	= 9754,
    BUFFER_ATOMIC_INC_X2_VBUFFER_OFFSET_gfx12	= 9755,
    BUFFER_ATOMIC_MAX_F64_BOTHEN_RTN_gfx90a	= 9756,
    BUFFER_ATOMIC_MAX_F64_BOTHEN_RTN_gfx940	= 9757,
    BUFFER_ATOMIC_MAX_F64_BOTHEN_RTN_vi	= 9758,
    BUFFER_ATOMIC_MAX_F64_BOTHEN_gfx90a	= 9759,
    BUFFER_ATOMIC_MAX_F64_BOTHEN_gfx940	= 9760,
    BUFFER_ATOMIC_MAX_F64_BOTHEN_vi	= 9761,
    BUFFER_ATOMIC_MAX_F64_IDXEN_RTN_gfx90a	= 9762,
    BUFFER_ATOMIC_MAX_F64_IDXEN_RTN_gfx940	= 9763,
    BUFFER_ATOMIC_MAX_F64_IDXEN_RTN_vi	= 9764,
    BUFFER_ATOMIC_MAX_F64_IDXEN_gfx90a	= 9765,
    BUFFER_ATOMIC_MAX_F64_IDXEN_gfx940	= 9766,
    BUFFER_ATOMIC_MAX_F64_IDXEN_vi	= 9767,
    BUFFER_ATOMIC_MAX_F64_OFFEN_RTN_gfx90a	= 9768,
    BUFFER_ATOMIC_MAX_F64_OFFEN_RTN_gfx940	= 9769,
    BUFFER_ATOMIC_MAX_F64_OFFEN_RTN_vi	= 9770,
    BUFFER_ATOMIC_MAX_F64_OFFEN_gfx90a	= 9771,
    BUFFER_ATOMIC_MAX_F64_OFFEN_gfx940	= 9772,
    BUFFER_ATOMIC_MAX_F64_OFFEN_vi	= 9773,
    BUFFER_ATOMIC_MAX_F64_OFFSET_RTN_gfx90a	= 9774,
    BUFFER_ATOMIC_MAX_F64_OFFSET_RTN_gfx940	= 9775,
    BUFFER_ATOMIC_MAX_F64_OFFSET_RTN_vi	= 9776,
    BUFFER_ATOMIC_MAX_F64_OFFSET_gfx90a	= 9777,
    BUFFER_ATOMIC_MAX_F64_OFFSET_gfx940	= 9778,
    BUFFER_ATOMIC_MAX_F64_OFFSET_vi	= 9779,
    BUFFER_ATOMIC_MIN_F64_BOTHEN_RTN_gfx90a	= 9780,
    BUFFER_ATOMIC_MIN_F64_BOTHEN_RTN_gfx940	= 9781,
    BUFFER_ATOMIC_MIN_F64_BOTHEN_RTN_vi	= 9782,
    BUFFER_ATOMIC_MIN_F64_BOTHEN_gfx90a	= 9783,
    BUFFER_ATOMIC_MIN_F64_BOTHEN_gfx940	= 9784,
    BUFFER_ATOMIC_MIN_F64_BOTHEN_vi	= 9785,
    BUFFER_ATOMIC_MIN_F64_IDXEN_RTN_gfx90a	= 9786,
    BUFFER_ATOMIC_MIN_F64_IDXEN_RTN_gfx940	= 9787,
    BUFFER_ATOMIC_MIN_F64_IDXEN_RTN_vi	= 9788,
    BUFFER_ATOMIC_MIN_F64_IDXEN_gfx90a	= 9789,
    BUFFER_ATOMIC_MIN_F64_IDXEN_gfx940	= 9790,
    BUFFER_ATOMIC_MIN_F64_IDXEN_vi	= 9791,
    BUFFER_ATOMIC_MIN_F64_OFFEN_RTN_gfx90a	= 9792,
    BUFFER_ATOMIC_MIN_F64_OFFEN_RTN_gfx940	= 9793,
    BUFFER_ATOMIC_MIN_F64_OFFEN_RTN_vi	= 9794,
    BUFFER_ATOMIC_MIN_F64_OFFEN_gfx90a	= 9795,
    BUFFER_ATOMIC_MIN_F64_OFFEN_gfx940	= 9796,
    BUFFER_ATOMIC_MIN_F64_OFFEN_vi	= 9797,
    BUFFER_ATOMIC_MIN_F64_OFFSET_RTN_gfx90a	= 9798,
    BUFFER_ATOMIC_MIN_F64_OFFSET_RTN_gfx940	= 9799,
    BUFFER_ATOMIC_MIN_F64_OFFSET_RTN_vi	= 9800,
    BUFFER_ATOMIC_MIN_F64_OFFSET_gfx90a	= 9801,
    BUFFER_ATOMIC_MIN_F64_OFFSET_gfx940	= 9802,
    BUFFER_ATOMIC_MIN_F64_OFFSET_vi	= 9803,
    BUFFER_ATOMIC_OR_ADDR64_RTN_gfx6_gfx7	= 9804,
    BUFFER_ATOMIC_OR_ADDR64_gfx6_gfx7	= 9805,
    BUFFER_ATOMIC_OR_BOTHEN_RTN_gfx10	= 9806,
    BUFFER_ATOMIC_OR_BOTHEN_RTN_gfx11	= 9807,
    BUFFER_ATOMIC_OR_BOTHEN_RTN_gfx6_gfx7	= 9808,
    BUFFER_ATOMIC_OR_BOTHEN_RTN_gfx90a	= 9809,
    BUFFER_ATOMIC_OR_BOTHEN_RTN_vi	= 9810,
    BUFFER_ATOMIC_OR_BOTHEN_gfx10	= 9811,
    BUFFER_ATOMIC_OR_BOTHEN_gfx11	= 9812,
    BUFFER_ATOMIC_OR_BOTHEN_gfx6_gfx7	= 9813,
    BUFFER_ATOMIC_OR_BOTHEN_gfx90a	= 9814,
    BUFFER_ATOMIC_OR_BOTHEN_vi	= 9815,
    BUFFER_ATOMIC_OR_IDXEN_RTN_gfx10	= 9816,
    BUFFER_ATOMIC_OR_IDXEN_RTN_gfx11	= 9817,
    BUFFER_ATOMIC_OR_IDXEN_RTN_gfx6_gfx7	= 9818,
    BUFFER_ATOMIC_OR_IDXEN_RTN_gfx90a	= 9819,
    BUFFER_ATOMIC_OR_IDXEN_RTN_vi	= 9820,
    BUFFER_ATOMIC_OR_IDXEN_gfx10	= 9821,
    BUFFER_ATOMIC_OR_IDXEN_gfx11	= 9822,
    BUFFER_ATOMIC_OR_IDXEN_gfx6_gfx7	= 9823,
    BUFFER_ATOMIC_OR_IDXEN_gfx90a	= 9824,
    BUFFER_ATOMIC_OR_IDXEN_vi	= 9825,
    BUFFER_ATOMIC_OR_OFFEN_RTN_gfx10	= 9826,
    BUFFER_ATOMIC_OR_OFFEN_RTN_gfx11	= 9827,
    BUFFER_ATOMIC_OR_OFFEN_RTN_gfx6_gfx7	= 9828,
    BUFFER_ATOMIC_OR_OFFEN_RTN_gfx90a	= 9829,
    BUFFER_ATOMIC_OR_OFFEN_RTN_vi	= 9830,
    BUFFER_ATOMIC_OR_OFFEN_gfx10	= 9831,
    BUFFER_ATOMIC_OR_OFFEN_gfx11	= 9832,
    BUFFER_ATOMIC_OR_OFFEN_gfx6_gfx7	= 9833,
    BUFFER_ATOMIC_OR_OFFEN_gfx90a	= 9834,
    BUFFER_ATOMIC_OR_OFFEN_vi	= 9835,
    BUFFER_ATOMIC_OR_OFFSET_RTN_gfx10	= 9836,
    BUFFER_ATOMIC_OR_OFFSET_RTN_gfx11	= 9837,
    BUFFER_ATOMIC_OR_OFFSET_RTN_gfx6_gfx7	= 9838,
    BUFFER_ATOMIC_OR_OFFSET_RTN_gfx90a	= 9839,
    BUFFER_ATOMIC_OR_OFFSET_RTN_vi	= 9840,
    BUFFER_ATOMIC_OR_OFFSET_gfx10	= 9841,
    BUFFER_ATOMIC_OR_OFFSET_gfx11	= 9842,
    BUFFER_ATOMIC_OR_OFFSET_gfx6_gfx7	= 9843,
    BUFFER_ATOMIC_OR_OFFSET_gfx90a	= 9844,
    BUFFER_ATOMIC_OR_OFFSET_vi	= 9845,
    BUFFER_ATOMIC_OR_VBUFFER_BOTHEN_RTN_gfx12	= 9846,
    BUFFER_ATOMIC_OR_VBUFFER_BOTHEN_gfx12	= 9847,
    BUFFER_ATOMIC_OR_VBUFFER_IDXEN_RTN_gfx12	= 9848,
    BUFFER_ATOMIC_OR_VBUFFER_IDXEN_gfx12	= 9849,
    BUFFER_ATOMIC_OR_VBUFFER_OFFEN_RTN_gfx12	= 9850,
    BUFFER_ATOMIC_OR_VBUFFER_OFFEN_gfx12	= 9851,
    BUFFER_ATOMIC_OR_VBUFFER_OFFSET_RTN_gfx12	= 9852,
    BUFFER_ATOMIC_OR_VBUFFER_OFFSET_gfx12	= 9853,
    BUFFER_ATOMIC_OR_X2_ADDR64_RTN_gfx6_gfx7	= 9854,
    BUFFER_ATOMIC_OR_X2_ADDR64_gfx6_gfx7	= 9855,
    BUFFER_ATOMIC_OR_X2_BOTHEN_RTN_gfx10	= 9856,
    BUFFER_ATOMIC_OR_X2_BOTHEN_RTN_gfx11	= 9857,
    BUFFER_ATOMIC_OR_X2_BOTHEN_RTN_gfx6_gfx7	= 9858,
    BUFFER_ATOMIC_OR_X2_BOTHEN_RTN_gfx90a	= 9859,
    BUFFER_ATOMIC_OR_X2_BOTHEN_RTN_vi	= 9860,
    BUFFER_ATOMIC_OR_X2_BOTHEN_gfx10	= 9861,
    BUFFER_ATOMIC_OR_X2_BOTHEN_gfx11	= 9862,
    BUFFER_ATOMIC_OR_X2_BOTHEN_gfx6_gfx7	= 9863,
    BUFFER_ATOMIC_OR_X2_BOTHEN_gfx90a	= 9864,
    BUFFER_ATOMIC_OR_X2_BOTHEN_vi	= 9865,
    BUFFER_ATOMIC_OR_X2_IDXEN_RTN_gfx10	= 9866,
    BUFFER_ATOMIC_OR_X2_IDXEN_RTN_gfx11	= 9867,
    BUFFER_ATOMIC_OR_X2_IDXEN_RTN_gfx6_gfx7	= 9868,
    BUFFER_ATOMIC_OR_X2_IDXEN_RTN_gfx90a	= 9869,
    BUFFER_ATOMIC_OR_X2_IDXEN_RTN_vi	= 9870,
    BUFFER_ATOMIC_OR_X2_IDXEN_gfx10	= 9871,
    BUFFER_ATOMIC_OR_X2_IDXEN_gfx11	= 9872,
    BUFFER_ATOMIC_OR_X2_IDXEN_gfx6_gfx7	= 9873,
    BUFFER_ATOMIC_OR_X2_IDXEN_gfx90a	= 9874,
    BUFFER_ATOMIC_OR_X2_IDXEN_vi	= 9875,
    BUFFER_ATOMIC_OR_X2_OFFEN_RTN_gfx10	= 9876,
    BUFFER_ATOMIC_OR_X2_OFFEN_RTN_gfx11	= 9877,
    BUFFER_ATOMIC_OR_X2_OFFEN_RTN_gfx6_gfx7	= 9878,
    BUFFER_ATOMIC_OR_X2_OFFEN_RTN_gfx90a	= 9879,
    BUFFER_ATOMIC_OR_X2_OFFEN_RTN_vi	= 9880,
    BUFFER_ATOMIC_OR_X2_OFFEN_gfx10	= 9881,
    BUFFER_ATOMIC_OR_X2_OFFEN_gfx11	= 9882,
    BUFFER_ATOMIC_OR_X2_OFFEN_gfx6_gfx7	= 9883,
    BUFFER_ATOMIC_OR_X2_OFFEN_gfx90a	= 9884,
    BUFFER_ATOMIC_OR_X2_OFFEN_vi	= 9885,
    BUFFER_ATOMIC_OR_X2_OFFSET_RTN_gfx10	= 9886,
    BUFFER_ATOMIC_OR_X2_OFFSET_RTN_gfx11	= 9887,
    BUFFER_ATOMIC_OR_X2_OFFSET_RTN_gfx6_gfx7	= 9888,
    BUFFER_ATOMIC_OR_X2_OFFSET_RTN_gfx90a	= 9889,
    BUFFER_ATOMIC_OR_X2_OFFSET_RTN_vi	= 9890,
    BUFFER_ATOMIC_OR_X2_OFFSET_gfx10	= 9891,
    BUFFER_ATOMIC_OR_X2_OFFSET_gfx11	= 9892,
    BUFFER_ATOMIC_OR_X2_OFFSET_gfx6_gfx7	= 9893,
    BUFFER_ATOMIC_OR_X2_OFFSET_gfx90a	= 9894,
    BUFFER_ATOMIC_OR_X2_OFFSET_vi	= 9895,
    BUFFER_ATOMIC_OR_X2_VBUFFER_BOTHEN_RTN_gfx12	= 9896,
    BUFFER_ATOMIC_OR_X2_VBUFFER_BOTHEN_gfx12	= 9897,
    BUFFER_ATOMIC_OR_X2_VBUFFER_IDXEN_RTN_gfx12	= 9898,
    BUFFER_ATOMIC_OR_X2_VBUFFER_IDXEN_gfx12	= 9899,
    BUFFER_ATOMIC_OR_X2_VBUFFER_OFFEN_RTN_gfx12	= 9900,
    BUFFER_ATOMIC_OR_X2_VBUFFER_OFFEN_gfx12	= 9901,
    BUFFER_ATOMIC_OR_X2_VBUFFER_OFFSET_RTN_gfx12	= 9902,
    BUFFER_ATOMIC_OR_X2_VBUFFER_OFFSET_gfx12	= 9903,
    BUFFER_ATOMIC_PK_ADD_BF16_VBUFFER_BOTHEN_RTN_gfx12	= 9904,
    BUFFER_ATOMIC_PK_ADD_BF16_VBUFFER_BOTHEN_gfx12	= 9905,
    BUFFER_ATOMIC_PK_ADD_BF16_VBUFFER_IDXEN_RTN_gfx12	= 9906,
    BUFFER_ATOMIC_PK_ADD_BF16_VBUFFER_IDXEN_gfx12	= 9907,
    BUFFER_ATOMIC_PK_ADD_BF16_VBUFFER_OFFEN_RTN_gfx12	= 9908,
    BUFFER_ATOMIC_PK_ADD_BF16_VBUFFER_OFFEN_gfx12	= 9909,
    BUFFER_ATOMIC_PK_ADD_BF16_VBUFFER_OFFSET_RTN_gfx12	= 9910,
    BUFFER_ATOMIC_PK_ADD_BF16_VBUFFER_OFFSET_gfx12	= 9911,
    BUFFER_ATOMIC_PK_ADD_F16_BOTHEN_RTN_gfx90a	= 9912,
    BUFFER_ATOMIC_PK_ADD_F16_BOTHEN_RTN_gfx940	= 9913,
    BUFFER_ATOMIC_PK_ADD_F16_BOTHEN_RTN_vi	= 9914,
    BUFFER_ATOMIC_PK_ADD_F16_BOTHEN_gfx90a	= 9915,
    BUFFER_ATOMIC_PK_ADD_F16_BOTHEN_gfx940	= 9916,
    BUFFER_ATOMIC_PK_ADD_F16_BOTHEN_vi	= 9917,
    BUFFER_ATOMIC_PK_ADD_F16_IDXEN_RTN_gfx90a	= 9918,
    BUFFER_ATOMIC_PK_ADD_F16_IDXEN_RTN_gfx940	= 9919,
    BUFFER_ATOMIC_PK_ADD_F16_IDXEN_RTN_vi	= 9920,
    BUFFER_ATOMIC_PK_ADD_F16_IDXEN_gfx90a	= 9921,
    BUFFER_ATOMIC_PK_ADD_F16_IDXEN_gfx940	= 9922,
    BUFFER_ATOMIC_PK_ADD_F16_IDXEN_vi	= 9923,
    BUFFER_ATOMIC_PK_ADD_F16_OFFEN_RTN_gfx90a	= 9924,
    BUFFER_ATOMIC_PK_ADD_F16_OFFEN_RTN_gfx940	= 9925,
    BUFFER_ATOMIC_PK_ADD_F16_OFFEN_RTN_vi	= 9926,
    BUFFER_ATOMIC_PK_ADD_F16_OFFEN_gfx90a	= 9927,
    BUFFER_ATOMIC_PK_ADD_F16_OFFEN_gfx940	= 9928,
    BUFFER_ATOMIC_PK_ADD_F16_OFFEN_vi	= 9929,
    BUFFER_ATOMIC_PK_ADD_F16_OFFSET_RTN_gfx90a	= 9930,
    BUFFER_ATOMIC_PK_ADD_F16_OFFSET_RTN_gfx940	= 9931,
    BUFFER_ATOMIC_PK_ADD_F16_OFFSET_RTN_vi	= 9932,
    BUFFER_ATOMIC_PK_ADD_F16_OFFSET_gfx90a	= 9933,
    BUFFER_ATOMIC_PK_ADD_F16_OFFSET_gfx940	= 9934,
    BUFFER_ATOMIC_PK_ADD_F16_OFFSET_vi	= 9935,
    BUFFER_ATOMIC_PK_ADD_F16_VBUFFER_BOTHEN_RTN_gfx12	= 9936,
    BUFFER_ATOMIC_PK_ADD_F16_VBUFFER_BOTHEN_gfx12	= 9937,
    BUFFER_ATOMIC_PK_ADD_F16_VBUFFER_IDXEN_RTN_gfx12	= 9938,
    BUFFER_ATOMIC_PK_ADD_F16_VBUFFER_IDXEN_gfx12	= 9939,
    BUFFER_ATOMIC_PK_ADD_F16_VBUFFER_OFFEN_RTN_gfx12	= 9940,
    BUFFER_ATOMIC_PK_ADD_F16_VBUFFER_OFFEN_gfx12	= 9941,
    BUFFER_ATOMIC_PK_ADD_F16_VBUFFER_OFFSET_RTN_gfx12	= 9942,
    BUFFER_ATOMIC_PK_ADD_F16_VBUFFER_OFFSET_gfx12	= 9943,
    BUFFER_ATOMIC_SMAX_ADDR64_RTN_gfx6_gfx7	= 9944,
    BUFFER_ATOMIC_SMAX_ADDR64_gfx6_gfx7	= 9945,
    BUFFER_ATOMIC_SMAX_BOTHEN_RTN_gfx10	= 9946,
    BUFFER_ATOMIC_SMAX_BOTHEN_RTN_gfx11	= 9947,
    BUFFER_ATOMIC_SMAX_BOTHEN_RTN_gfx6_gfx7	= 9948,
    BUFFER_ATOMIC_SMAX_BOTHEN_RTN_gfx90a	= 9949,
    BUFFER_ATOMIC_SMAX_BOTHEN_RTN_vi	= 9950,
    BUFFER_ATOMIC_SMAX_BOTHEN_gfx10	= 9951,
    BUFFER_ATOMIC_SMAX_BOTHEN_gfx11	= 9952,
    BUFFER_ATOMIC_SMAX_BOTHEN_gfx6_gfx7	= 9953,
    BUFFER_ATOMIC_SMAX_BOTHEN_gfx90a	= 9954,
    BUFFER_ATOMIC_SMAX_BOTHEN_vi	= 9955,
    BUFFER_ATOMIC_SMAX_IDXEN_RTN_gfx10	= 9956,
    BUFFER_ATOMIC_SMAX_IDXEN_RTN_gfx11	= 9957,
    BUFFER_ATOMIC_SMAX_IDXEN_RTN_gfx6_gfx7	= 9958,
    BUFFER_ATOMIC_SMAX_IDXEN_RTN_gfx90a	= 9959,
    BUFFER_ATOMIC_SMAX_IDXEN_RTN_vi	= 9960,
    BUFFER_ATOMIC_SMAX_IDXEN_gfx10	= 9961,
    BUFFER_ATOMIC_SMAX_IDXEN_gfx11	= 9962,
    BUFFER_ATOMIC_SMAX_IDXEN_gfx6_gfx7	= 9963,
    BUFFER_ATOMIC_SMAX_IDXEN_gfx90a	= 9964,
    BUFFER_ATOMIC_SMAX_IDXEN_vi	= 9965,
    BUFFER_ATOMIC_SMAX_OFFEN_RTN_gfx10	= 9966,
    BUFFER_ATOMIC_SMAX_OFFEN_RTN_gfx11	= 9967,
    BUFFER_ATOMIC_SMAX_OFFEN_RTN_gfx6_gfx7	= 9968,
    BUFFER_ATOMIC_SMAX_OFFEN_RTN_gfx90a	= 9969,
    BUFFER_ATOMIC_SMAX_OFFEN_RTN_vi	= 9970,
    BUFFER_ATOMIC_SMAX_OFFEN_gfx10	= 9971,
    BUFFER_ATOMIC_SMAX_OFFEN_gfx11	= 9972,
    BUFFER_ATOMIC_SMAX_OFFEN_gfx6_gfx7	= 9973,
    BUFFER_ATOMIC_SMAX_OFFEN_gfx90a	= 9974,
    BUFFER_ATOMIC_SMAX_OFFEN_vi	= 9975,
    BUFFER_ATOMIC_SMAX_OFFSET_RTN_gfx10	= 9976,
    BUFFER_ATOMIC_SMAX_OFFSET_RTN_gfx11	= 9977,
    BUFFER_ATOMIC_SMAX_OFFSET_RTN_gfx6_gfx7	= 9978,
    BUFFER_ATOMIC_SMAX_OFFSET_RTN_gfx90a	= 9979,
    BUFFER_ATOMIC_SMAX_OFFSET_RTN_vi	= 9980,
    BUFFER_ATOMIC_SMAX_OFFSET_gfx10	= 9981,
    BUFFER_ATOMIC_SMAX_OFFSET_gfx11	= 9982,
    BUFFER_ATOMIC_SMAX_OFFSET_gfx6_gfx7	= 9983,
    BUFFER_ATOMIC_SMAX_OFFSET_gfx90a	= 9984,
    BUFFER_ATOMIC_SMAX_OFFSET_vi	= 9985,
    BUFFER_ATOMIC_SMAX_VBUFFER_BOTHEN_RTN_gfx12	= 9986,
    BUFFER_ATOMIC_SMAX_VBUFFER_BOTHEN_gfx12	= 9987,
    BUFFER_ATOMIC_SMAX_VBUFFER_IDXEN_RTN_gfx12	= 9988,
    BUFFER_ATOMIC_SMAX_VBUFFER_IDXEN_gfx12	= 9989,
    BUFFER_ATOMIC_SMAX_VBUFFER_OFFEN_RTN_gfx12	= 9990,
    BUFFER_ATOMIC_SMAX_VBUFFER_OFFEN_gfx12	= 9991,
    BUFFER_ATOMIC_SMAX_VBUFFER_OFFSET_RTN_gfx12	= 9992,
    BUFFER_ATOMIC_SMAX_VBUFFER_OFFSET_gfx12	= 9993,
    BUFFER_ATOMIC_SMAX_X2_ADDR64_RTN_gfx6_gfx7	= 9994,
    BUFFER_ATOMIC_SMAX_X2_ADDR64_gfx6_gfx7	= 9995,
    BUFFER_ATOMIC_SMAX_X2_BOTHEN_RTN_gfx10	= 9996,
    BUFFER_ATOMIC_SMAX_X2_BOTHEN_RTN_gfx11	= 9997,
    BUFFER_ATOMIC_SMAX_X2_BOTHEN_RTN_gfx6_gfx7	= 9998,
    BUFFER_ATOMIC_SMAX_X2_BOTHEN_RTN_gfx90a	= 9999,
    BUFFER_ATOMIC_SMAX_X2_BOTHEN_RTN_vi	= 10000,
    BUFFER_ATOMIC_SMAX_X2_BOTHEN_gfx10	= 10001,
    BUFFER_ATOMIC_SMAX_X2_BOTHEN_gfx11	= 10002,
    BUFFER_ATOMIC_SMAX_X2_BOTHEN_gfx6_gfx7	= 10003,
    BUFFER_ATOMIC_SMAX_X2_BOTHEN_gfx90a	= 10004,
    BUFFER_ATOMIC_SMAX_X2_BOTHEN_vi	= 10005,
    BUFFER_ATOMIC_SMAX_X2_IDXEN_RTN_gfx10	= 10006,
    BUFFER_ATOMIC_SMAX_X2_IDXEN_RTN_gfx11	= 10007,
    BUFFER_ATOMIC_SMAX_X2_IDXEN_RTN_gfx6_gfx7	= 10008,
    BUFFER_ATOMIC_SMAX_X2_IDXEN_RTN_gfx90a	= 10009,
    BUFFER_ATOMIC_SMAX_X2_IDXEN_RTN_vi	= 10010,
    BUFFER_ATOMIC_SMAX_X2_IDXEN_gfx10	= 10011,
    BUFFER_ATOMIC_SMAX_X2_IDXEN_gfx11	= 10012,
    BUFFER_ATOMIC_SMAX_X2_IDXEN_gfx6_gfx7	= 10013,
    BUFFER_ATOMIC_SMAX_X2_IDXEN_gfx90a	= 10014,
    BUFFER_ATOMIC_SMAX_X2_IDXEN_vi	= 10015,
    BUFFER_ATOMIC_SMAX_X2_OFFEN_RTN_gfx10	= 10016,
    BUFFER_ATOMIC_SMAX_X2_OFFEN_RTN_gfx11	= 10017,
    BUFFER_ATOMIC_SMAX_X2_OFFEN_RTN_gfx6_gfx7	= 10018,
    BUFFER_ATOMIC_SMAX_X2_OFFEN_RTN_gfx90a	= 10019,
    BUFFER_ATOMIC_SMAX_X2_OFFEN_RTN_vi	= 10020,
    BUFFER_ATOMIC_SMAX_X2_OFFEN_gfx10	= 10021,
    BUFFER_ATOMIC_SMAX_X2_OFFEN_gfx11	= 10022,
    BUFFER_ATOMIC_SMAX_X2_OFFEN_gfx6_gfx7	= 10023,
    BUFFER_ATOMIC_SMAX_X2_OFFEN_gfx90a	= 10024,
    BUFFER_ATOMIC_SMAX_X2_OFFEN_vi	= 10025,
    BUFFER_ATOMIC_SMAX_X2_OFFSET_RTN_gfx10	= 10026,
    BUFFER_ATOMIC_SMAX_X2_OFFSET_RTN_gfx11	= 10027,
    BUFFER_ATOMIC_SMAX_X2_OFFSET_RTN_gfx6_gfx7	= 10028,
    BUFFER_ATOMIC_SMAX_X2_OFFSET_RTN_gfx90a	= 10029,
    BUFFER_ATOMIC_SMAX_X2_OFFSET_RTN_vi	= 10030,
    BUFFER_ATOMIC_SMAX_X2_OFFSET_gfx10	= 10031,
    BUFFER_ATOMIC_SMAX_X2_OFFSET_gfx11	= 10032,
    BUFFER_ATOMIC_SMAX_X2_OFFSET_gfx6_gfx7	= 10033,
    BUFFER_ATOMIC_SMAX_X2_OFFSET_gfx90a	= 10034,
    BUFFER_ATOMIC_SMAX_X2_OFFSET_vi	= 10035,
    BUFFER_ATOMIC_SMAX_X2_VBUFFER_BOTHEN_RTN_gfx12	= 10036,
    BUFFER_ATOMIC_SMAX_X2_VBUFFER_BOTHEN_gfx12	= 10037,
    BUFFER_ATOMIC_SMAX_X2_VBUFFER_IDXEN_RTN_gfx12	= 10038,
    BUFFER_ATOMIC_SMAX_X2_VBUFFER_IDXEN_gfx12	= 10039,
    BUFFER_ATOMIC_SMAX_X2_VBUFFER_OFFEN_RTN_gfx12	= 10040,
    BUFFER_ATOMIC_SMAX_X2_VBUFFER_OFFEN_gfx12	= 10041,
    BUFFER_ATOMIC_SMAX_X2_VBUFFER_OFFSET_RTN_gfx12	= 10042,
    BUFFER_ATOMIC_SMAX_X2_VBUFFER_OFFSET_gfx12	= 10043,
    BUFFER_ATOMIC_SMIN_ADDR64_RTN_gfx6_gfx7	= 10044,
    BUFFER_ATOMIC_SMIN_ADDR64_gfx6_gfx7	= 10045,
    BUFFER_ATOMIC_SMIN_BOTHEN_RTN_gfx10	= 10046,
    BUFFER_ATOMIC_SMIN_BOTHEN_RTN_gfx11	= 10047,
    BUFFER_ATOMIC_SMIN_BOTHEN_RTN_gfx6_gfx7	= 10048,
    BUFFER_ATOMIC_SMIN_BOTHEN_RTN_gfx90a	= 10049,
    BUFFER_ATOMIC_SMIN_BOTHEN_RTN_vi	= 10050,
    BUFFER_ATOMIC_SMIN_BOTHEN_gfx10	= 10051,
    BUFFER_ATOMIC_SMIN_BOTHEN_gfx11	= 10052,
    BUFFER_ATOMIC_SMIN_BOTHEN_gfx6_gfx7	= 10053,
    BUFFER_ATOMIC_SMIN_BOTHEN_gfx90a	= 10054,
    BUFFER_ATOMIC_SMIN_BOTHEN_vi	= 10055,
    BUFFER_ATOMIC_SMIN_IDXEN_RTN_gfx10	= 10056,
    BUFFER_ATOMIC_SMIN_IDXEN_RTN_gfx11	= 10057,
    BUFFER_ATOMIC_SMIN_IDXEN_RTN_gfx6_gfx7	= 10058,
    BUFFER_ATOMIC_SMIN_IDXEN_RTN_gfx90a	= 10059,
    BUFFER_ATOMIC_SMIN_IDXEN_RTN_vi	= 10060,
    BUFFER_ATOMIC_SMIN_IDXEN_gfx10	= 10061,
    BUFFER_ATOMIC_SMIN_IDXEN_gfx11	= 10062,
    BUFFER_ATOMIC_SMIN_IDXEN_gfx6_gfx7	= 10063,
    BUFFER_ATOMIC_SMIN_IDXEN_gfx90a	= 10064,
    BUFFER_ATOMIC_SMIN_IDXEN_vi	= 10065,
    BUFFER_ATOMIC_SMIN_OFFEN_RTN_gfx10	= 10066,
    BUFFER_ATOMIC_SMIN_OFFEN_RTN_gfx11	= 10067,
    BUFFER_ATOMIC_SMIN_OFFEN_RTN_gfx6_gfx7	= 10068,
    BUFFER_ATOMIC_SMIN_OFFEN_RTN_gfx90a	= 10069,
    BUFFER_ATOMIC_SMIN_OFFEN_RTN_vi	= 10070,
    BUFFER_ATOMIC_SMIN_OFFEN_gfx10	= 10071,
    BUFFER_ATOMIC_SMIN_OFFEN_gfx11	= 10072,
    BUFFER_ATOMIC_SMIN_OFFEN_gfx6_gfx7	= 10073,
    BUFFER_ATOMIC_SMIN_OFFEN_gfx90a	= 10074,
    BUFFER_ATOMIC_SMIN_OFFEN_vi	= 10075,
    BUFFER_ATOMIC_SMIN_OFFSET_RTN_gfx10	= 10076,
    BUFFER_ATOMIC_SMIN_OFFSET_RTN_gfx11	= 10077,
    BUFFER_ATOMIC_SMIN_OFFSET_RTN_gfx6_gfx7	= 10078,
    BUFFER_ATOMIC_SMIN_OFFSET_RTN_gfx90a	= 10079,
    BUFFER_ATOMIC_SMIN_OFFSET_RTN_vi	= 10080,
    BUFFER_ATOMIC_SMIN_OFFSET_gfx10	= 10081,
    BUFFER_ATOMIC_SMIN_OFFSET_gfx11	= 10082,
    BUFFER_ATOMIC_SMIN_OFFSET_gfx6_gfx7	= 10083,
    BUFFER_ATOMIC_SMIN_OFFSET_gfx90a	= 10084,
    BUFFER_ATOMIC_SMIN_OFFSET_vi	= 10085,
    BUFFER_ATOMIC_SMIN_VBUFFER_BOTHEN_RTN_gfx12	= 10086,
    BUFFER_ATOMIC_SMIN_VBUFFER_BOTHEN_gfx12	= 10087,
    BUFFER_ATOMIC_SMIN_VBUFFER_IDXEN_RTN_gfx12	= 10088,
    BUFFER_ATOMIC_SMIN_VBUFFER_IDXEN_gfx12	= 10089,
    BUFFER_ATOMIC_SMIN_VBUFFER_OFFEN_RTN_gfx12	= 10090,
    BUFFER_ATOMIC_SMIN_VBUFFER_OFFEN_gfx12	= 10091,
    BUFFER_ATOMIC_SMIN_VBUFFER_OFFSET_RTN_gfx12	= 10092,
    BUFFER_ATOMIC_SMIN_VBUFFER_OFFSET_gfx12	= 10093,
    BUFFER_ATOMIC_SMIN_X2_ADDR64_RTN_gfx6_gfx7	= 10094,
    BUFFER_ATOMIC_SMIN_X2_ADDR64_gfx6_gfx7	= 10095,
    BUFFER_ATOMIC_SMIN_X2_BOTHEN_RTN_gfx10	= 10096,
    BUFFER_ATOMIC_SMIN_X2_BOTHEN_RTN_gfx11	= 10097,
    BUFFER_ATOMIC_SMIN_X2_BOTHEN_RTN_gfx6_gfx7	= 10098,
    BUFFER_ATOMIC_SMIN_X2_BOTHEN_RTN_gfx90a	= 10099,
    BUFFER_ATOMIC_SMIN_X2_BOTHEN_RTN_vi	= 10100,
    BUFFER_ATOMIC_SMIN_X2_BOTHEN_gfx10	= 10101,
    BUFFER_ATOMIC_SMIN_X2_BOTHEN_gfx11	= 10102,
    BUFFER_ATOMIC_SMIN_X2_BOTHEN_gfx6_gfx7	= 10103,
    BUFFER_ATOMIC_SMIN_X2_BOTHEN_gfx90a	= 10104,
    BUFFER_ATOMIC_SMIN_X2_BOTHEN_vi	= 10105,
    BUFFER_ATOMIC_SMIN_X2_IDXEN_RTN_gfx10	= 10106,
    BUFFER_ATOMIC_SMIN_X2_IDXEN_RTN_gfx11	= 10107,
    BUFFER_ATOMIC_SMIN_X2_IDXEN_RTN_gfx6_gfx7	= 10108,
    BUFFER_ATOMIC_SMIN_X2_IDXEN_RTN_gfx90a	= 10109,
    BUFFER_ATOMIC_SMIN_X2_IDXEN_RTN_vi	= 10110,
    BUFFER_ATOMIC_SMIN_X2_IDXEN_gfx10	= 10111,
    BUFFER_ATOMIC_SMIN_X2_IDXEN_gfx11	= 10112,
    BUFFER_ATOMIC_SMIN_X2_IDXEN_gfx6_gfx7	= 10113,
    BUFFER_ATOMIC_SMIN_X2_IDXEN_gfx90a	= 10114,
    BUFFER_ATOMIC_SMIN_X2_IDXEN_vi	= 10115,
    BUFFER_ATOMIC_SMIN_X2_OFFEN_RTN_gfx10	= 10116,
    BUFFER_ATOMIC_SMIN_X2_OFFEN_RTN_gfx11	= 10117,
    BUFFER_ATOMIC_SMIN_X2_OFFEN_RTN_gfx6_gfx7	= 10118,
    BUFFER_ATOMIC_SMIN_X2_OFFEN_RTN_gfx90a	= 10119,
    BUFFER_ATOMIC_SMIN_X2_OFFEN_RTN_vi	= 10120,
    BUFFER_ATOMIC_SMIN_X2_OFFEN_gfx10	= 10121,
    BUFFER_ATOMIC_SMIN_X2_OFFEN_gfx11	= 10122,
    BUFFER_ATOMIC_SMIN_X2_OFFEN_gfx6_gfx7	= 10123,
    BUFFER_ATOMIC_SMIN_X2_OFFEN_gfx90a	= 10124,
    BUFFER_ATOMIC_SMIN_X2_OFFEN_vi	= 10125,
    BUFFER_ATOMIC_SMIN_X2_OFFSET_RTN_gfx10	= 10126,
    BUFFER_ATOMIC_SMIN_X2_OFFSET_RTN_gfx11	= 10127,
    BUFFER_ATOMIC_SMIN_X2_OFFSET_RTN_gfx6_gfx7	= 10128,
    BUFFER_ATOMIC_SMIN_X2_OFFSET_RTN_gfx90a	= 10129,
    BUFFER_ATOMIC_SMIN_X2_OFFSET_RTN_vi	= 10130,
    BUFFER_ATOMIC_SMIN_X2_OFFSET_gfx10	= 10131,
    BUFFER_ATOMIC_SMIN_X2_OFFSET_gfx11	= 10132,
    BUFFER_ATOMIC_SMIN_X2_OFFSET_gfx6_gfx7	= 10133,
    BUFFER_ATOMIC_SMIN_X2_OFFSET_gfx90a	= 10134,
    BUFFER_ATOMIC_SMIN_X2_OFFSET_vi	= 10135,
    BUFFER_ATOMIC_SMIN_X2_VBUFFER_BOTHEN_RTN_gfx12	= 10136,
    BUFFER_ATOMIC_SMIN_X2_VBUFFER_BOTHEN_gfx12	= 10137,
    BUFFER_ATOMIC_SMIN_X2_VBUFFER_IDXEN_RTN_gfx12	= 10138,
    BUFFER_ATOMIC_SMIN_X2_VBUFFER_IDXEN_gfx12	= 10139,
    BUFFER_ATOMIC_SMIN_X2_VBUFFER_OFFEN_RTN_gfx12	= 10140,
    BUFFER_ATOMIC_SMIN_X2_VBUFFER_OFFEN_gfx12	= 10141,
    BUFFER_ATOMIC_SMIN_X2_VBUFFER_OFFSET_RTN_gfx12	= 10142,
    BUFFER_ATOMIC_SMIN_X2_VBUFFER_OFFSET_gfx12	= 10143,
    BUFFER_ATOMIC_SUB_ADDR64_RTN_gfx6_gfx7	= 10144,
    BUFFER_ATOMIC_SUB_ADDR64_gfx6_gfx7	= 10145,
    BUFFER_ATOMIC_SUB_BOTHEN_RTN_gfx10	= 10146,
    BUFFER_ATOMIC_SUB_BOTHEN_RTN_gfx11	= 10147,
    BUFFER_ATOMIC_SUB_BOTHEN_RTN_gfx6_gfx7	= 10148,
    BUFFER_ATOMIC_SUB_BOTHEN_RTN_gfx90a	= 10149,
    BUFFER_ATOMIC_SUB_BOTHEN_RTN_vi	= 10150,
    BUFFER_ATOMIC_SUB_BOTHEN_gfx10	= 10151,
    BUFFER_ATOMIC_SUB_BOTHEN_gfx11	= 10152,
    BUFFER_ATOMIC_SUB_BOTHEN_gfx6_gfx7	= 10153,
    BUFFER_ATOMIC_SUB_BOTHEN_gfx90a	= 10154,
    BUFFER_ATOMIC_SUB_BOTHEN_vi	= 10155,
    BUFFER_ATOMIC_SUB_IDXEN_RTN_gfx10	= 10156,
    BUFFER_ATOMIC_SUB_IDXEN_RTN_gfx11	= 10157,
    BUFFER_ATOMIC_SUB_IDXEN_RTN_gfx6_gfx7	= 10158,
    BUFFER_ATOMIC_SUB_IDXEN_RTN_gfx90a	= 10159,
    BUFFER_ATOMIC_SUB_IDXEN_RTN_vi	= 10160,
    BUFFER_ATOMIC_SUB_IDXEN_gfx10	= 10161,
    BUFFER_ATOMIC_SUB_IDXEN_gfx11	= 10162,
    BUFFER_ATOMIC_SUB_IDXEN_gfx6_gfx7	= 10163,
    BUFFER_ATOMIC_SUB_IDXEN_gfx90a	= 10164,
    BUFFER_ATOMIC_SUB_IDXEN_vi	= 10165,
    BUFFER_ATOMIC_SUB_OFFEN_RTN_gfx10	= 10166,
    BUFFER_ATOMIC_SUB_OFFEN_RTN_gfx11	= 10167,
    BUFFER_ATOMIC_SUB_OFFEN_RTN_gfx6_gfx7	= 10168,
    BUFFER_ATOMIC_SUB_OFFEN_RTN_gfx90a	= 10169,
    BUFFER_ATOMIC_SUB_OFFEN_RTN_vi	= 10170,
    BUFFER_ATOMIC_SUB_OFFEN_gfx10	= 10171,
    BUFFER_ATOMIC_SUB_OFFEN_gfx11	= 10172,
    BUFFER_ATOMIC_SUB_OFFEN_gfx6_gfx7	= 10173,
    BUFFER_ATOMIC_SUB_OFFEN_gfx90a	= 10174,
    BUFFER_ATOMIC_SUB_OFFEN_vi	= 10175,
    BUFFER_ATOMIC_SUB_OFFSET_RTN_gfx10	= 10176,
    BUFFER_ATOMIC_SUB_OFFSET_RTN_gfx11	= 10177,
    BUFFER_ATOMIC_SUB_OFFSET_RTN_gfx6_gfx7	= 10178,
    BUFFER_ATOMIC_SUB_OFFSET_RTN_gfx90a	= 10179,
    BUFFER_ATOMIC_SUB_OFFSET_RTN_vi	= 10180,
    BUFFER_ATOMIC_SUB_OFFSET_gfx10	= 10181,
    BUFFER_ATOMIC_SUB_OFFSET_gfx11	= 10182,
    BUFFER_ATOMIC_SUB_OFFSET_gfx6_gfx7	= 10183,
    BUFFER_ATOMIC_SUB_OFFSET_gfx90a	= 10184,
    BUFFER_ATOMIC_SUB_OFFSET_vi	= 10185,
    BUFFER_ATOMIC_SUB_VBUFFER_BOTHEN_RTN_gfx12	= 10186,
    BUFFER_ATOMIC_SUB_VBUFFER_BOTHEN_gfx12	= 10187,
    BUFFER_ATOMIC_SUB_VBUFFER_IDXEN_RTN_gfx12	= 10188,
    BUFFER_ATOMIC_SUB_VBUFFER_IDXEN_gfx12	= 10189,
    BUFFER_ATOMIC_SUB_VBUFFER_OFFEN_RTN_gfx12	= 10190,
    BUFFER_ATOMIC_SUB_VBUFFER_OFFEN_gfx12	= 10191,
    BUFFER_ATOMIC_SUB_VBUFFER_OFFSET_RTN_gfx12	= 10192,
    BUFFER_ATOMIC_SUB_VBUFFER_OFFSET_gfx12	= 10193,
    BUFFER_ATOMIC_SUB_X2_ADDR64_RTN_gfx6_gfx7	= 10194,
    BUFFER_ATOMIC_SUB_X2_ADDR64_gfx6_gfx7	= 10195,
    BUFFER_ATOMIC_SUB_X2_BOTHEN_RTN_gfx10	= 10196,
    BUFFER_ATOMIC_SUB_X2_BOTHEN_RTN_gfx11	= 10197,
    BUFFER_ATOMIC_SUB_X2_BOTHEN_RTN_gfx6_gfx7	= 10198,
    BUFFER_ATOMIC_SUB_X2_BOTHEN_RTN_gfx90a	= 10199,
    BUFFER_ATOMIC_SUB_X2_BOTHEN_RTN_vi	= 10200,
    BUFFER_ATOMIC_SUB_X2_BOTHEN_gfx10	= 10201,
    BUFFER_ATOMIC_SUB_X2_BOTHEN_gfx11	= 10202,
    BUFFER_ATOMIC_SUB_X2_BOTHEN_gfx6_gfx7	= 10203,
    BUFFER_ATOMIC_SUB_X2_BOTHEN_gfx90a	= 10204,
    BUFFER_ATOMIC_SUB_X2_BOTHEN_vi	= 10205,
    BUFFER_ATOMIC_SUB_X2_IDXEN_RTN_gfx10	= 10206,
    BUFFER_ATOMIC_SUB_X2_IDXEN_RTN_gfx11	= 10207,
    BUFFER_ATOMIC_SUB_X2_IDXEN_RTN_gfx6_gfx7	= 10208,
    BUFFER_ATOMIC_SUB_X2_IDXEN_RTN_gfx90a	= 10209,
    BUFFER_ATOMIC_SUB_X2_IDXEN_RTN_vi	= 10210,
    BUFFER_ATOMIC_SUB_X2_IDXEN_gfx10	= 10211,
    BUFFER_ATOMIC_SUB_X2_IDXEN_gfx11	= 10212,
    BUFFER_ATOMIC_SUB_X2_IDXEN_gfx6_gfx7	= 10213,
    BUFFER_ATOMIC_SUB_X2_IDXEN_gfx90a	= 10214,
    BUFFER_ATOMIC_SUB_X2_IDXEN_vi	= 10215,
    BUFFER_ATOMIC_SUB_X2_OFFEN_RTN_gfx10	= 10216,
    BUFFER_ATOMIC_SUB_X2_OFFEN_RTN_gfx11	= 10217,
    BUFFER_ATOMIC_SUB_X2_OFFEN_RTN_gfx6_gfx7	= 10218,
    BUFFER_ATOMIC_SUB_X2_OFFEN_RTN_gfx90a	= 10219,
    BUFFER_ATOMIC_SUB_X2_OFFEN_RTN_vi	= 10220,
    BUFFER_ATOMIC_SUB_X2_OFFEN_gfx10	= 10221,
    BUFFER_ATOMIC_SUB_X2_OFFEN_gfx11	= 10222,
    BUFFER_ATOMIC_SUB_X2_OFFEN_gfx6_gfx7	= 10223,
    BUFFER_ATOMIC_SUB_X2_OFFEN_gfx90a	= 10224,
    BUFFER_ATOMIC_SUB_X2_OFFEN_vi	= 10225,
    BUFFER_ATOMIC_SUB_X2_OFFSET_RTN_gfx10	= 10226,
    BUFFER_ATOMIC_SUB_X2_OFFSET_RTN_gfx11	= 10227,
    BUFFER_ATOMIC_SUB_X2_OFFSET_RTN_gfx6_gfx7	= 10228,
    BUFFER_ATOMIC_SUB_X2_OFFSET_RTN_gfx90a	= 10229,
    BUFFER_ATOMIC_SUB_X2_OFFSET_RTN_vi	= 10230,
    BUFFER_ATOMIC_SUB_X2_OFFSET_gfx10	= 10231,
    BUFFER_ATOMIC_SUB_X2_OFFSET_gfx11	= 10232,
    BUFFER_ATOMIC_SUB_X2_OFFSET_gfx6_gfx7	= 10233,
    BUFFER_ATOMIC_SUB_X2_OFFSET_gfx90a	= 10234,
    BUFFER_ATOMIC_SUB_X2_OFFSET_vi	= 10235,
    BUFFER_ATOMIC_SUB_X2_VBUFFER_BOTHEN_RTN_gfx12	= 10236,
    BUFFER_ATOMIC_SUB_X2_VBUFFER_BOTHEN_gfx12	= 10237,
    BUFFER_ATOMIC_SUB_X2_VBUFFER_IDXEN_RTN_gfx12	= 10238,
    BUFFER_ATOMIC_SUB_X2_VBUFFER_IDXEN_gfx12	= 10239,
    BUFFER_ATOMIC_SUB_X2_VBUFFER_OFFEN_RTN_gfx12	= 10240,
    BUFFER_ATOMIC_SUB_X2_VBUFFER_OFFEN_gfx12	= 10241,
    BUFFER_ATOMIC_SUB_X2_VBUFFER_OFFSET_RTN_gfx12	= 10242,
    BUFFER_ATOMIC_SUB_X2_VBUFFER_OFFSET_gfx12	= 10243,
    BUFFER_ATOMIC_SWAP_ADDR64_RTN_gfx6_gfx7	= 10244,
    BUFFER_ATOMIC_SWAP_ADDR64_gfx6_gfx7	= 10245,
    BUFFER_ATOMIC_SWAP_BOTHEN_RTN_gfx10	= 10246,
    BUFFER_ATOMIC_SWAP_BOTHEN_RTN_gfx11	= 10247,
    BUFFER_ATOMIC_SWAP_BOTHEN_RTN_gfx6_gfx7	= 10248,
    BUFFER_ATOMIC_SWAP_BOTHEN_RTN_gfx90a	= 10249,
    BUFFER_ATOMIC_SWAP_BOTHEN_RTN_vi	= 10250,
    BUFFER_ATOMIC_SWAP_BOTHEN_gfx10	= 10251,
    BUFFER_ATOMIC_SWAP_BOTHEN_gfx11	= 10252,
    BUFFER_ATOMIC_SWAP_BOTHEN_gfx6_gfx7	= 10253,
    BUFFER_ATOMIC_SWAP_BOTHEN_gfx90a	= 10254,
    BUFFER_ATOMIC_SWAP_BOTHEN_vi	= 10255,
    BUFFER_ATOMIC_SWAP_IDXEN_RTN_gfx10	= 10256,
    BUFFER_ATOMIC_SWAP_IDXEN_RTN_gfx11	= 10257,
    BUFFER_ATOMIC_SWAP_IDXEN_RTN_gfx6_gfx7	= 10258,
    BUFFER_ATOMIC_SWAP_IDXEN_RTN_gfx90a	= 10259,
    BUFFER_ATOMIC_SWAP_IDXEN_RTN_vi	= 10260,
    BUFFER_ATOMIC_SWAP_IDXEN_gfx10	= 10261,
    BUFFER_ATOMIC_SWAP_IDXEN_gfx11	= 10262,
    BUFFER_ATOMIC_SWAP_IDXEN_gfx6_gfx7	= 10263,
    BUFFER_ATOMIC_SWAP_IDXEN_gfx90a	= 10264,
    BUFFER_ATOMIC_SWAP_IDXEN_vi	= 10265,
    BUFFER_ATOMIC_SWAP_OFFEN_RTN_gfx10	= 10266,
    BUFFER_ATOMIC_SWAP_OFFEN_RTN_gfx11	= 10267,
    BUFFER_ATOMIC_SWAP_OFFEN_RTN_gfx6_gfx7	= 10268,
    BUFFER_ATOMIC_SWAP_OFFEN_RTN_gfx90a	= 10269,
    BUFFER_ATOMIC_SWAP_OFFEN_RTN_vi	= 10270,
    BUFFER_ATOMIC_SWAP_OFFEN_gfx10	= 10271,
    BUFFER_ATOMIC_SWAP_OFFEN_gfx11	= 10272,
    BUFFER_ATOMIC_SWAP_OFFEN_gfx6_gfx7	= 10273,
    BUFFER_ATOMIC_SWAP_OFFEN_gfx90a	= 10274,
    BUFFER_ATOMIC_SWAP_OFFEN_vi	= 10275,
    BUFFER_ATOMIC_SWAP_OFFSET_RTN_gfx10	= 10276,
    BUFFER_ATOMIC_SWAP_OFFSET_RTN_gfx11	= 10277,
    BUFFER_ATOMIC_SWAP_OFFSET_RTN_gfx6_gfx7	= 10278,
    BUFFER_ATOMIC_SWAP_OFFSET_RTN_gfx90a	= 10279,
    BUFFER_ATOMIC_SWAP_OFFSET_RTN_vi	= 10280,
    BUFFER_ATOMIC_SWAP_OFFSET_gfx10	= 10281,
    BUFFER_ATOMIC_SWAP_OFFSET_gfx11	= 10282,
    BUFFER_ATOMIC_SWAP_OFFSET_gfx6_gfx7	= 10283,
    BUFFER_ATOMIC_SWAP_OFFSET_gfx90a	= 10284,
    BUFFER_ATOMIC_SWAP_OFFSET_vi	= 10285,
    BUFFER_ATOMIC_SWAP_VBUFFER_BOTHEN_RTN_gfx12	= 10286,
    BUFFER_ATOMIC_SWAP_VBUFFER_BOTHEN_gfx12	= 10287,
    BUFFER_ATOMIC_SWAP_VBUFFER_IDXEN_RTN_gfx12	= 10288,
    BUFFER_ATOMIC_SWAP_VBUFFER_IDXEN_gfx12	= 10289,
    BUFFER_ATOMIC_SWAP_VBUFFER_OFFEN_RTN_gfx12	= 10290,
    BUFFER_ATOMIC_SWAP_VBUFFER_OFFEN_gfx12	= 10291,
    BUFFER_ATOMIC_SWAP_VBUFFER_OFFSET_RTN_gfx12	= 10292,
    BUFFER_ATOMIC_SWAP_VBUFFER_OFFSET_gfx12	= 10293,
    BUFFER_ATOMIC_SWAP_X2_ADDR64_RTN_gfx6_gfx7	= 10294,
    BUFFER_ATOMIC_SWAP_X2_ADDR64_gfx6_gfx7	= 10295,
    BUFFER_ATOMIC_SWAP_X2_BOTHEN_RTN_gfx10	= 10296,
    BUFFER_ATOMIC_SWAP_X2_BOTHEN_RTN_gfx11	= 10297,
    BUFFER_ATOMIC_SWAP_X2_BOTHEN_RTN_gfx6_gfx7	= 10298,
    BUFFER_ATOMIC_SWAP_X2_BOTHEN_RTN_gfx90a	= 10299,
    BUFFER_ATOMIC_SWAP_X2_BOTHEN_RTN_vi	= 10300,
    BUFFER_ATOMIC_SWAP_X2_BOTHEN_gfx10	= 10301,
    BUFFER_ATOMIC_SWAP_X2_BOTHEN_gfx11	= 10302,
    BUFFER_ATOMIC_SWAP_X2_BOTHEN_gfx6_gfx7	= 10303,
    BUFFER_ATOMIC_SWAP_X2_BOTHEN_gfx90a	= 10304,
    BUFFER_ATOMIC_SWAP_X2_BOTHEN_vi	= 10305,
    BUFFER_ATOMIC_SWAP_X2_IDXEN_RTN_gfx10	= 10306,
    BUFFER_ATOMIC_SWAP_X2_IDXEN_RTN_gfx11	= 10307,
    BUFFER_ATOMIC_SWAP_X2_IDXEN_RTN_gfx6_gfx7	= 10308,
    BUFFER_ATOMIC_SWAP_X2_IDXEN_RTN_gfx90a	= 10309,
    BUFFER_ATOMIC_SWAP_X2_IDXEN_RTN_vi	= 10310,
    BUFFER_ATOMIC_SWAP_X2_IDXEN_gfx10	= 10311,
    BUFFER_ATOMIC_SWAP_X2_IDXEN_gfx11	= 10312,
    BUFFER_ATOMIC_SWAP_X2_IDXEN_gfx6_gfx7	= 10313,
    BUFFER_ATOMIC_SWAP_X2_IDXEN_gfx90a	= 10314,
    BUFFER_ATOMIC_SWAP_X2_IDXEN_vi	= 10315,
    BUFFER_ATOMIC_SWAP_X2_OFFEN_RTN_gfx10	= 10316,
    BUFFER_ATOMIC_SWAP_X2_OFFEN_RTN_gfx11	= 10317,
    BUFFER_ATOMIC_SWAP_X2_OFFEN_RTN_gfx6_gfx7	= 10318,
    BUFFER_ATOMIC_SWAP_X2_OFFEN_RTN_gfx90a	= 10319,
    BUFFER_ATOMIC_SWAP_X2_OFFEN_RTN_vi	= 10320,
    BUFFER_ATOMIC_SWAP_X2_OFFEN_gfx10	= 10321,
    BUFFER_ATOMIC_SWAP_X2_OFFEN_gfx11	= 10322,
    BUFFER_ATOMIC_SWAP_X2_OFFEN_gfx6_gfx7	= 10323,
    BUFFER_ATOMIC_SWAP_X2_OFFEN_gfx90a	= 10324,
    BUFFER_ATOMIC_SWAP_X2_OFFEN_vi	= 10325,
    BUFFER_ATOMIC_SWAP_X2_OFFSET_RTN_gfx10	= 10326,
    BUFFER_ATOMIC_SWAP_X2_OFFSET_RTN_gfx11	= 10327,
    BUFFER_ATOMIC_SWAP_X2_OFFSET_RTN_gfx6_gfx7	= 10328,
    BUFFER_ATOMIC_SWAP_X2_OFFSET_RTN_gfx90a	= 10329,
    BUFFER_ATOMIC_SWAP_X2_OFFSET_RTN_vi	= 10330,
    BUFFER_ATOMIC_SWAP_X2_OFFSET_gfx10	= 10331,
    BUFFER_ATOMIC_SWAP_X2_OFFSET_gfx11	= 10332,
    BUFFER_ATOMIC_SWAP_X2_OFFSET_gfx6_gfx7	= 10333,
    BUFFER_ATOMIC_SWAP_X2_OFFSET_gfx90a	= 10334,
    BUFFER_ATOMIC_SWAP_X2_OFFSET_vi	= 10335,
    BUFFER_ATOMIC_SWAP_X2_VBUFFER_BOTHEN_RTN_gfx12	= 10336,
    BUFFER_ATOMIC_SWAP_X2_VBUFFER_BOTHEN_gfx12	= 10337,
    BUFFER_ATOMIC_SWAP_X2_VBUFFER_IDXEN_RTN_gfx12	= 10338,
    BUFFER_ATOMIC_SWAP_X2_VBUFFER_IDXEN_gfx12	= 10339,
    BUFFER_ATOMIC_SWAP_X2_VBUFFER_OFFEN_RTN_gfx12	= 10340,
    BUFFER_ATOMIC_SWAP_X2_VBUFFER_OFFEN_gfx12	= 10341,
    BUFFER_ATOMIC_SWAP_X2_VBUFFER_OFFSET_RTN_gfx12	= 10342,
    BUFFER_ATOMIC_SWAP_X2_VBUFFER_OFFSET_gfx12	= 10343,
    BUFFER_ATOMIC_UMAX_ADDR64_RTN_gfx6_gfx7	= 10344,
    BUFFER_ATOMIC_UMAX_ADDR64_gfx6_gfx7	= 10345,
    BUFFER_ATOMIC_UMAX_BOTHEN_RTN_gfx10	= 10346,
    BUFFER_ATOMIC_UMAX_BOTHEN_RTN_gfx11	= 10347,
    BUFFER_ATOMIC_UMAX_BOTHEN_RTN_gfx6_gfx7	= 10348,
    BUFFER_ATOMIC_UMAX_BOTHEN_RTN_gfx90a	= 10349,
    BUFFER_ATOMIC_UMAX_BOTHEN_RTN_vi	= 10350,
    BUFFER_ATOMIC_UMAX_BOTHEN_gfx10	= 10351,
    BUFFER_ATOMIC_UMAX_BOTHEN_gfx11	= 10352,
    BUFFER_ATOMIC_UMAX_BOTHEN_gfx6_gfx7	= 10353,
    BUFFER_ATOMIC_UMAX_BOTHEN_gfx90a	= 10354,
    BUFFER_ATOMIC_UMAX_BOTHEN_vi	= 10355,
    BUFFER_ATOMIC_UMAX_IDXEN_RTN_gfx10	= 10356,
    BUFFER_ATOMIC_UMAX_IDXEN_RTN_gfx11	= 10357,
    BUFFER_ATOMIC_UMAX_IDXEN_RTN_gfx6_gfx7	= 10358,
    BUFFER_ATOMIC_UMAX_IDXEN_RTN_gfx90a	= 10359,
    BUFFER_ATOMIC_UMAX_IDXEN_RTN_vi	= 10360,
    BUFFER_ATOMIC_UMAX_IDXEN_gfx10	= 10361,
    BUFFER_ATOMIC_UMAX_IDXEN_gfx11	= 10362,
    BUFFER_ATOMIC_UMAX_IDXEN_gfx6_gfx7	= 10363,
    BUFFER_ATOMIC_UMAX_IDXEN_gfx90a	= 10364,
    BUFFER_ATOMIC_UMAX_IDXEN_vi	= 10365,
    BUFFER_ATOMIC_UMAX_OFFEN_RTN_gfx10	= 10366,
    BUFFER_ATOMIC_UMAX_OFFEN_RTN_gfx11	= 10367,
    BUFFER_ATOMIC_UMAX_OFFEN_RTN_gfx6_gfx7	= 10368,
    BUFFER_ATOMIC_UMAX_OFFEN_RTN_gfx90a	= 10369,
    BUFFER_ATOMIC_UMAX_OFFEN_RTN_vi	= 10370,
    BUFFER_ATOMIC_UMAX_OFFEN_gfx10	= 10371,
    BUFFER_ATOMIC_UMAX_OFFEN_gfx11	= 10372,
    BUFFER_ATOMIC_UMAX_OFFEN_gfx6_gfx7	= 10373,
    BUFFER_ATOMIC_UMAX_OFFEN_gfx90a	= 10374,
    BUFFER_ATOMIC_UMAX_OFFEN_vi	= 10375,
    BUFFER_ATOMIC_UMAX_OFFSET_RTN_gfx10	= 10376,
    BUFFER_ATOMIC_UMAX_OFFSET_RTN_gfx11	= 10377,
    BUFFER_ATOMIC_UMAX_OFFSET_RTN_gfx6_gfx7	= 10378,
    BUFFER_ATOMIC_UMAX_OFFSET_RTN_gfx90a	= 10379,
    BUFFER_ATOMIC_UMAX_OFFSET_RTN_vi	= 10380,
    BUFFER_ATOMIC_UMAX_OFFSET_gfx10	= 10381,
    BUFFER_ATOMIC_UMAX_OFFSET_gfx11	= 10382,
    BUFFER_ATOMIC_UMAX_OFFSET_gfx6_gfx7	= 10383,
    BUFFER_ATOMIC_UMAX_OFFSET_gfx90a	= 10384,
    BUFFER_ATOMIC_UMAX_OFFSET_vi	= 10385,
    BUFFER_ATOMIC_UMAX_VBUFFER_BOTHEN_RTN_gfx12	= 10386,
    BUFFER_ATOMIC_UMAX_VBUFFER_BOTHEN_gfx12	= 10387,
    BUFFER_ATOMIC_UMAX_VBUFFER_IDXEN_RTN_gfx12	= 10388,
    BUFFER_ATOMIC_UMAX_VBUFFER_IDXEN_gfx12	= 10389,
    BUFFER_ATOMIC_UMAX_VBUFFER_OFFEN_RTN_gfx12	= 10390,
    BUFFER_ATOMIC_UMAX_VBUFFER_OFFEN_gfx12	= 10391,
    BUFFER_ATOMIC_UMAX_VBUFFER_OFFSET_RTN_gfx12	= 10392,
    BUFFER_ATOMIC_UMAX_VBUFFER_OFFSET_gfx12	= 10393,
    BUFFER_ATOMIC_UMAX_X2_ADDR64_RTN_gfx6_gfx7	= 10394,
    BUFFER_ATOMIC_UMAX_X2_ADDR64_gfx6_gfx7	= 10395,
    BUFFER_ATOMIC_UMAX_X2_BOTHEN_RTN_gfx10	= 10396,
    BUFFER_ATOMIC_UMAX_X2_BOTHEN_RTN_gfx11	= 10397,
    BUFFER_ATOMIC_UMAX_X2_BOTHEN_RTN_gfx6_gfx7	= 10398,
    BUFFER_ATOMIC_UMAX_X2_BOTHEN_RTN_gfx90a	= 10399,
    BUFFER_ATOMIC_UMAX_X2_BOTHEN_RTN_vi	= 10400,
    BUFFER_ATOMIC_UMAX_X2_BOTHEN_gfx10	= 10401,
    BUFFER_ATOMIC_UMAX_X2_BOTHEN_gfx11	= 10402,
    BUFFER_ATOMIC_UMAX_X2_BOTHEN_gfx6_gfx7	= 10403,
    BUFFER_ATOMIC_UMAX_X2_BOTHEN_gfx90a	= 10404,
    BUFFER_ATOMIC_UMAX_X2_BOTHEN_vi	= 10405,
    BUFFER_ATOMIC_UMAX_X2_IDXEN_RTN_gfx10	= 10406,
    BUFFER_ATOMIC_UMAX_X2_IDXEN_RTN_gfx11	= 10407,
    BUFFER_ATOMIC_UMAX_X2_IDXEN_RTN_gfx6_gfx7	= 10408,
    BUFFER_ATOMIC_UMAX_X2_IDXEN_RTN_gfx90a	= 10409,
    BUFFER_ATOMIC_UMAX_X2_IDXEN_RTN_vi	= 10410,
    BUFFER_ATOMIC_UMAX_X2_IDXEN_gfx10	= 10411,
    BUFFER_ATOMIC_UMAX_X2_IDXEN_gfx11	= 10412,
    BUFFER_ATOMIC_UMAX_X2_IDXEN_gfx6_gfx7	= 10413,
    BUFFER_ATOMIC_UMAX_X2_IDXEN_gfx90a	= 10414,
    BUFFER_ATOMIC_UMAX_X2_IDXEN_vi	= 10415,
    BUFFER_ATOMIC_UMAX_X2_OFFEN_RTN_gfx10	= 10416,
    BUFFER_ATOMIC_UMAX_X2_OFFEN_RTN_gfx11	= 10417,
    BUFFER_ATOMIC_UMAX_X2_OFFEN_RTN_gfx6_gfx7	= 10418,
    BUFFER_ATOMIC_UMAX_X2_OFFEN_RTN_gfx90a	= 10419,
    BUFFER_ATOMIC_UMAX_X2_OFFEN_RTN_vi	= 10420,
    BUFFER_ATOMIC_UMAX_X2_OFFEN_gfx10	= 10421,
    BUFFER_ATOMIC_UMAX_X2_OFFEN_gfx11	= 10422,
    BUFFER_ATOMIC_UMAX_X2_OFFEN_gfx6_gfx7	= 10423,
    BUFFER_ATOMIC_UMAX_X2_OFFEN_gfx90a	= 10424,
    BUFFER_ATOMIC_UMAX_X2_OFFEN_vi	= 10425,
    BUFFER_ATOMIC_UMAX_X2_OFFSET_RTN_gfx10	= 10426,
    BUFFER_ATOMIC_UMAX_X2_OFFSET_RTN_gfx11	= 10427,
    BUFFER_ATOMIC_UMAX_X2_OFFSET_RTN_gfx6_gfx7	= 10428,
    BUFFER_ATOMIC_UMAX_X2_OFFSET_RTN_gfx90a	= 10429,
    BUFFER_ATOMIC_UMAX_X2_OFFSET_RTN_vi	= 10430,
    BUFFER_ATOMIC_UMAX_X2_OFFSET_gfx10	= 10431,
    BUFFER_ATOMIC_UMAX_X2_OFFSET_gfx11	= 10432,
    BUFFER_ATOMIC_UMAX_X2_OFFSET_gfx6_gfx7	= 10433,
    BUFFER_ATOMIC_UMAX_X2_OFFSET_gfx90a	= 10434,
    BUFFER_ATOMIC_UMAX_X2_OFFSET_vi	= 10435,
    BUFFER_ATOMIC_UMAX_X2_VBUFFER_BOTHEN_RTN_gfx12	= 10436,
    BUFFER_ATOMIC_UMAX_X2_VBUFFER_BOTHEN_gfx12	= 10437,
    BUFFER_ATOMIC_UMAX_X2_VBUFFER_IDXEN_RTN_gfx12	= 10438,
    BUFFER_ATOMIC_UMAX_X2_VBUFFER_IDXEN_gfx12	= 10439,
    BUFFER_ATOMIC_UMAX_X2_VBUFFER_OFFEN_RTN_gfx12	= 10440,
    BUFFER_ATOMIC_UMAX_X2_VBUFFER_OFFEN_gfx12	= 10441,
    BUFFER_ATOMIC_UMAX_X2_VBUFFER_OFFSET_RTN_gfx12	= 10442,
    BUFFER_ATOMIC_UMAX_X2_VBUFFER_OFFSET_gfx12	= 10443,
    BUFFER_ATOMIC_UMIN_ADDR64_RTN_gfx6_gfx7	= 10444,
    BUFFER_ATOMIC_UMIN_ADDR64_gfx6_gfx7	= 10445,
    BUFFER_ATOMIC_UMIN_BOTHEN_RTN_gfx10	= 10446,
    BUFFER_ATOMIC_UMIN_BOTHEN_RTN_gfx11	= 10447,
    BUFFER_ATOMIC_UMIN_BOTHEN_RTN_gfx6_gfx7	= 10448,
    BUFFER_ATOMIC_UMIN_BOTHEN_RTN_gfx90a	= 10449,
    BUFFER_ATOMIC_UMIN_BOTHEN_RTN_vi	= 10450,
    BUFFER_ATOMIC_UMIN_BOTHEN_gfx10	= 10451,
    BUFFER_ATOMIC_UMIN_BOTHEN_gfx11	= 10452,
    BUFFER_ATOMIC_UMIN_BOTHEN_gfx6_gfx7	= 10453,
    BUFFER_ATOMIC_UMIN_BOTHEN_gfx90a	= 10454,
    BUFFER_ATOMIC_UMIN_BOTHEN_vi	= 10455,
    BUFFER_ATOMIC_UMIN_IDXEN_RTN_gfx10	= 10456,
    BUFFER_ATOMIC_UMIN_IDXEN_RTN_gfx11	= 10457,
    BUFFER_ATOMIC_UMIN_IDXEN_RTN_gfx6_gfx7	= 10458,
    BUFFER_ATOMIC_UMIN_IDXEN_RTN_gfx90a	= 10459,
    BUFFER_ATOMIC_UMIN_IDXEN_RTN_vi	= 10460,
    BUFFER_ATOMIC_UMIN_IDXEN_gfx10	= 10461,
    BUFFER_ATOMIC_UMIN_IDXEN_gfx11	= 10462,
    BUFFER_ATOMIC_UMIN_IDXEN_gfx6_gfx7	= 10463,
    BUFFER_ATOMIC_UMIN_IDXEN_gfx90a	= 10464,
    BUFFER_ATOMIC_UMIN_IDXEN_vi	= 10465,
    BUFFER_ATOMIC_UMIN_OFFEN_RTN_gfx10	= 10466,
    BUFFER_ATOMIC_UMIN_OFFEN_RTN_gfx11	= 10467,
    BUFFER_ATOMIC_UMIN_OFFEN_RTN_gfx6_gfx7	= 10468,
    BUFFER_ATOMIC_UMIN_OFFEN_RTN_gfx90a	= 10469,
    BUFFER_ATOMIC_UMIN_OFFEN_RTN_vi	= 10470,
    BUFFER_ATOMIC_UMIN_OFFEN_gfx10	= 10471,
    BUFFER_ATOMIC_UMIN_OFFEN_gfx11	= 10472,
    BUFFER_ATOMIC_UMIN_OFFEN_gfx6_gfx7	= 10473,
    BUFFER_ATOMIC_UMIN_OFFEN_gfx90a	= 10474,
    BUFFER_ATOMIC_UMIN_OFFEN_vi	= 10475,
    BUFFER_ATOMIC_UMIN_OFFSET_RTN_gfx10	= 10476,
    BUFFER_ATOMIC_UMIN_OFFSET_RTN_gfx11	= 10477,
    BUFFER_ATOMIC_UMIN_OFFSET_RTN_gfx6_gfx7	= 10478,
    BUFFER_ATOMIC_UMIN_OFFSET_RTN_gfx90a	= 10479,
    BUFFER_ATOMIC_UMIN_OFFSET_RTN_vi	= 10480,
    BUFFER_ATOMIC_UMIN_OFFSET_gfx10	= 10481,
    BUFFER_ATOMIC_UMIN_OFFSET_gfx11	= 10482,
    BUFFER_ATOMIC_UMIN_OFFSET_gfx6_gfx7	= 10483,
    BUFFER_ATOMIC_UMIN_OFFSET_gfx90a	= 10484,
    BUFFER_ATOMIC_UMIN_OFFSET_vi	= 10485,
    BUFFER_ATOMIC_UMIN_VBUFFER_BOTHEN_RTN_gfx12	= 10486,
    BUFFER_ATOMIC_UMIN_VBUFFER_BOTHEN_gfx12	= 10487,
    BUFFER_ATOMIC_UMIN_VBUFFER_IDXEN_RTN_gfx12	= 10488,
    BUFFER_ATOMIC_UMIN_VBUFFER_IDXEN_gfx12	= 10489,
    BUFFER_ATOMIC_UMIN_VBUFFER_OFFEN_RTN_gfx12	= 10490,
    BUFFER_ATOMIC_UMIN_VBUFFER_OFFEN_gfx12	= 10491,
    BUFFER_ATOMIC_UMIN_VBUFFER_OFFSET_RTN_gfx12	= 10492,
    BUFFER_ATOMIC_UMIN_VBUFFER_OFFSET_gfx12	= 10493,
    BUFFER_ATOMIC_UMIN_X2_ADDR64_RTN_gfx6_gfx7	= 10494,
    BUFFER_ATOMIC_UMIN_X2_ADDR64_gfx6_gfx7	= 10495,
    BUFFER_ATOMIC_UMIN_X2_BOTHEN_RTN_gfx10	= 10496,
    BUFFER_ATOMIC_UMIN_X2_BOTHEN_RTN_gfx11	= 10497,
    BUFFER_ATOMIC_UMIN_X2_BOTHEN_RTN_gfx6_gfx7	= 10498,
    BUFFER_ATOMIC_UMIN_X2_BOTHEN_RTN_gfx90a	= 10499,
    BUFFER_ATOMIC_UMIN_X2_BOTHEN_RTN_vi	= 10500,
    BUFFER_ATOMIC_UMIN_X2_BOTHEN_gfx10	= 10501,
    BUFFER_ATOMIC_UMIN_X2_BOTHEN_gfx11	= 10502,
    BUFFER_ATOMIC_UMIN_X2_BOTHEN_gfx6_gfx7	= 10503,
    BUFFER_ATOMIC_UMIN_X2_BOTHEN_gfx90a	= 10504,
    BUFFER_ATOMIC_UMIN_X2_BOTHEN_vi	= 10505,
    BUFFER_ATOMIC_UMIN_X2_IDXEN_RTN_gfx10	= 10506,
    BUFFER_ATOMIC_UMIN_X2_IDXEN_RTN_gfx11	= 10507,
    BUFFER_ATOMIC_UMIN_X2_IDXEN_RTN_gfx6_gfx7	= 10508,
    BUFFER_ATOMIC_UMIN_X2_IDXEN_RTN_gfx90a	= 10509,
    BUFFER_ATOMIC_UMIN_X2_IDXEN_RTN_vi	= 10510,
    BUFFER_ATOMIC_UMIN_X2_IDXEN_gfx10	= 10511,
    BUFFER_ATOMIC_UMIN_X2_IDXEN_gfx11	= 10512,
    BUFFER_ATOMIC_UMIN_X2_IDXEN_gfx6_gfx7	= 10513,
    BUFFER_ATOMIC_UMIN_X2_IDXEN_gfx90a	= 10514,
    BUFFER_ATOMIC_UMIN_X2_IDXEN_vi	= 10515,
    BUFFER_ATOMIC_UMIN_X2_OFFEN_RTN_gfx10	= 10516,
    BUFFER_ATOMIC_UMIN_X2_OFFEN_RTN_gfx11	= 10517,
    BUFFER_ATOMIC_UMIN_X2_OFFEN_RTN_gfx6_gfx7	= 10518,
    BUFFER_ATOMIC_UMIN_X2_OFFEN_RTN_gfx90a	= 10519,
    BUFFER_ATOMIC_UMIN_X2_OFFEN_RTN_vi	= 10520,
    BUFFER_ATOMIC_UMIN_X2_OFFEN_gfx10	= 10521,
    BUFFER_ATOMIC_UMIN_X2_OFFEN_gfx11	= 10522,
    BUFFER_ATOMIC_UMIN_X2_OFFEN_gfx6_gfx7	= 10523,
    BUFFER_ATOMIC_UMIN_X2_OFFEN_gfx90a	= 10524,
    BUFFER_ATOMIC_UMIN_X2_OFFEN_vi	= 10525,
    BUFFER_ATOMIC_UMIN_X2_OFFSET_RTN_gfx10	= 10526,
    BUFFER_ATOMIC_UMIN_X2_OFFSET_RTN_gfx11	= 10527,
    BUFFER_ATOMIC_UMIN_X2_OFFSET_RTN_gfx6_gfx7	= 10528,
    BUFFER_ATOMIC_UMIN_X2_OFFSET_RTN_gfx90a	= 10529,
    BUFFER_ATOMIC_UMIN_X2_OFFSET_RTN_vi	= 10530,
    BUFFER_ATOMIC_UMIN_X2_OFFSET_gfx10	= 10531,
    BUFFER_ATOMIC_UMIN_X2_OFFSET_gfx11	= 10532,
    BUFFER_ATOMIC_UMIN_X2_OFFSET_gfx6_gfx7	= 10533,
    BUFFER_ATOMIC_UMIN_X2_OFFSET_gfx90a	= 10534,
    BUFFER_ATOMIC_UMIN_X2_OFFSET_vi	= 10535,
    BUFFER_ATOMIC_UMIN_X2_VBUFFER_BOTHEN_RTN_gfx12	= 10536,
    BUFFER_ATOMIC_UMIN_X2_VBUFFER_BOTHEN_gfx12	= 10537,
    BUFFER_ATOMIC_UMIN_X2_VBUFFER_IDXEN_RTN_gfx12	= 10538,
    BUFFER_ATOMIC_UMIN_X2_VBUFFER_IDXEN_gfx12	= 10539,
    BUFFER_ATOMIC_UMIN_X2_VBUFFER_OFFEN_RTN_gfx12	= 10540,
    BUFFER_ATOMIC_UMIN_X2_VBUFFER_OFFEN_gfx12	= 10541,
    BUFFER_ATOMIC_UMIN_X2_VBUFFER_OFFSET_RTN_gfx12	= 10542,
    BUFFER_ATOMIC_UMIN_X2_VBUFFER_OFFSET_gfx12	= 10543,
    BUFFER_ATOMIC_XOR_ADDR64_RTN_gfx6_gfx7	= 10544,
    BUFFER_ATOMIC_XOR_ADDR64_gfx6_gfx7	= 10545,
    BUFFER_ATOMIC_XOR_BOTHEN_RTN_gfx10	= 10546,
    BUFFER_ATOMIC_XOR_BOTHEN_RTN_gfx11	= 10547,
    BUFFER_ATOMIC_XOR_BOTHEN_RTN_gfx6_gfx7	= 10548,
    BUFFER_ATOMIC_XOR_BOTHEN_RTN_gfx90a	= 10549,
    BUFFER_ATOMIC_XOR_BOTHEN_RTN_vi	= 10550,
    BUFFER_ATOMIC_XOR_BOTHEN_gfx10	= 10551,
    BUFFER_ATOMIC_XOR_BOTHEN_gfx11	= 10552,
    BUFFER_ATOMIC_XOR_BOTHEN_gfx6_gfx7	= 10553,
    BUFFER_ATOMIC_XOR_BOTHEN_gfx90a	= 10554,
    BUFFER_ATOMIC_XOR_BOTHEN_vi	= 10555,
    BUFFER_ATOMIC_XOR_IDXEN_RTN_gfx10	= 10556,
    BUFFER_ATOMIC_XOR_IDXEN_RTN_gfx11	= 10557,
    BUFFER_ATOMIC_XOR_IDXEN_RTN_gfx6_gfx7	= 10558,
    BUFFER_ATOMIC_XOR_IDXEN_RTN_gfx90a	= 10559,
    BUFFER_ATOMIC_XOR_IDXEN_RTN_vi	= 10560,
    BUFFER_ATOMIC_XOR_IDXEN_gfx10	= 10561,
    BUFFER_ATOMIC_XOR_IDXEN_gfx11	= 10562,
    BUFFER_ATOMIC_XOR_IDXEN_gfx6_gfx7	= 10563,
    BUFFER_ATOMIC_XOR_IDXEN_gfx90a	= 10564,
    BUFFER_ATOMIC_XOR_IDXEN_vi	= 10565,
    BUFFER_ATOMIC_XOR_OFFEN_RTN_gfx10	= 10566,
    BUFFER_ATOMIC_XOR_OFFEN_RTN_gfx11	= 10567,
    BUFFER_ATOMIC_XOR_OFFEN_RTN_gfx6_gfx7	= 10568,
    BUFFER_ATOMIC_XOR_OFFEN_RTN_gfx90a	= 10569,
    BUFFER_ATOMIC_XOR_OFFEN_RTN_vi	= 10570,
    BUFFER_ATOMIC_XOR_OFFEN_gfx10	= 10571,
    BUFFER_ATOMIC_XOR_OFFEN_gfx11	= 10572,
    BUFFER_ATOMIC_XOR_OFFEN_gfx6_gfx7	= 10573,
    BUFFER_ATOMIC_XOR_OFFEN_gfx90a	= 10574,
    BUFFER_ATOMIC_XOR_OFFEN_vi	= 10575,
    BUFFER_ATOMIC_XOR_OFFSET_RTN_gfx10	= 10576,
    BUFFER_ATOMIC_XOR_OFFSET_RTN_gfx11	= 10577,
    BUFFER_ATOMIC_XOR_OFFSET_RTN_gfx6_gfx7	= 10578,
    BUFFER_ATOMIC_XOR_OFFSET_RTN_gfx90a	= 10579,
    BUFFER_ATOMIC_XOR_OFFSET_RTN_vi	= 10580,
    BUFFER_ATOMIC_XOR_OFFSET_gfx10	= 10581,
    BUFFER_ATOMIC_XOR_OFFSET_gfx11	= 10582,
    BUFFER_ATOMIC_XOR_OFFSET_gfx6_gfx7	= 10583,
    BUFFER_ATOMIC_XOR_OFFSET_gfx90a	= 10584,
    BUFFER_ATOMIC_XOR_OFFSET_vi	= 10585,
    BUFFER_ATOMIC_XOR_VBUFFER_BOTHEN_RTN_gfx12	= 10586,
    BUFFER_ATOMIC_XOR_VBUFFER_BOTHEN_gfx12	= 10587,
    BUFFER_ATOMIC_XOR_VBUFFER_IDXEN_RTN_gfx12	= 10588,
    BUFFER_ATOMIC_XOR_VBUFFER_IDXEN_gfx12	= 10589,
    BUFFER_ATOMIC_XOR_VBUFFER_OFFEN_RTN_gfx12	= 10590,
    BUFFER_ATOMIC_XOR_VBUFFER_OFFEN_gfx12	= 10591,
    BUFFER_ATOMIC_XOR_VBUFFER_OFFSET_RTN_gfx12	= 10592,
    BUFFER_ATOMIC_XOR_VBUFFER_OFFSET_gfx12	= 10593,
    BUFFER_ATOMIC_XOR_X2_ADDR64_RTN_gfx6_gfx7	= 10594,
    BUFFER_ATOMIC_XOR_X2_ADDR64_gfx6_gfx7	= 10595,
    BUFFER_ATOMIC_XOR_X2_BOTHEN_RTN_gfx10	= 10596,
    BUFFER_ATOMIC_XOR_X2_BOTHEN_RTN_gfx11	= 10597,
    BUFFER_ATOMIC_XOR_X2_BOTHEN_RTN_gfx6_gfx7	= 10598,
    BUFFER_ATOMIC_XOR_X2_BOTHEN_RTN_gfx90a	= 10599,
    BUFFER_ATOMIC_XOR_X2_BOTHEN_RTN_vi	= 10600,
    BUFFER_ATOMIC_XOR_X2_BOTHEN_gfx10	= 10601,
    BUFFER_ATOMIC_XOR_X2_BOTHEN_gfx11	= 10602,
    BUFFER_ATOMIC_XOR_X2_BOTHEN_gfx6_gfx7	= 10603,
    BUFFER_ATOMIC_XOR_X2_BOTHEN_gfx90a	= 10604,
    BUFFER_ATOMIC_XOR_X2_BOTHEN_vi	= 10605,
    BUFFER_ATOMIC_XOR_X2_IDXEN_RTN_gfx10	= 10606,
    BUFFER_ATOMIC_XOR_X2_IDXEN_RTN_gfx11	= 10607,
    BUFFER_ATOMIC_XOR_X2_IDXEN_RTN_gfx6_gfx7	= 10608,
    BUFFER_ATOMIC_XOR_X2_IDXEN_RTN_gfx90a	= 10609,
    BUFFER_ATOMIC_XOR_X2_IDXEN_RTN_vi	= 10610,
    BUFFER_ATOMIC_XOR_X2_IDXEN_gfx10	= 10611,
    BUFFER_ATOMIC_XOR_X2_IDXEN_gfx11	= 10612,
    BUFFER_ATOMIC_XOR_X2_IDXEN_gfx6_gfx7	= 10613,
    BUFFER_ATOMIC_XOR_X2_IDXEN_gfx90a	= 10614,
    BUFFER_ATOMIC_XOR_X2_IDXEN_vi	= 10615,
    BUFFER_ATOMIC_XOR_X2_OFFEN_RTN_gfx10	= 10616,
    BUFFER_ATOMIC_XOR_X2_OFFEN_RTN_gfx11	= 10617,
    BUFFER_ATOMIC_XOR_X2_OFFEN_RTN_gfx6_gfx7	= 10618,
    BUFFER_ATOMIC_XOR_X2_OFFEN_RTN_gfx90a	= 10619,
    BUFFER_ATOMIC_XOR_X2_OFFEN_RTN_vi	= 10620,
    BUFFER_ATOMIC_XOR_X2_OFFEN_gfx10	= 10621,
    BUFFER_ATOMIC_XOR_X2_OFFEN_gfx11	= 10622,
    BUFFER_ATOMIC_XOR_X2_OFFEN_gfx6_gfx7	= 10623,
    BUFFER_ATOMIC_XOR_X2_OFFEN_gfx90a	= 10624,
    BUFFER_ATOMIC_XOR_X2_OFFEN_vi	= 10625,
    BUFFER_ATOMIC_XOR_X2_OFFSET_RTN_gfx10	= 10626,
    BUFFER_ATOMIC_XOR_X2_OFFSET_RTN_gfx11	= 10627,
    BUFFER_ATOMIC_XOR_X2_OFFSET_RTN_gfx6_gfx7	= 10628,
    BUFFER_ATOMIC_XOR_X2_OFFSET_RTN_gfx90a	= 10629,
    BUFFER_ATOMIC_XOR_X2_OFFSET_RTN_vi	= 10630,
    BUFFER_ATOMIC_XOR_X2_OFFSET_gfx10	= 10631,
    BUFFER_ATOMIC_XOR_X2_OFFSET_gfx11	= 10632,
    BUFFER_ATOMIC_XOR_X2_OFFSET_gfx6_gfx7	= 10633,
    BUFFER_ATOMIC_XOR_X2_OFFSET_gfx90a	= 10634,
    BUFFER_ATOMIC_XOR_X2_OFFSET_vi	= 10635,
    BUFFER_ATOMIC_XOR_X2_VBUFFER_BOTHEN_RTN_gfx12	= 10636,
    BUFFER_ATOMIC_XOR_X2_VBUFFER_BOTHEN_gfx12	= 10637,
    BUFFER_ATOMIC_XOR_X2_VBUFFER_IDXEN_RTN_gfx12	= 10638,
    BUFFER_ATOMIC_XOR_X2_VBUFFER_IDXEN_gfx12	= 10639,
    BUFFER_ATOMIC_XOR_X2_VBUFFER_OFFEN_RTN_gfx12	= 10640,
    BUFFER_ATOMIC_XOR_X2_VBUFFER_OFFEN_gfx12	= 10641,
    BUFFER_ATOMIC_XOR_X2_VBUFFER_OFFSET_RTN_gfx12	= 10642,
    BUFFER_ATOMIC_XOR_X2_VBUFFER_OFFSET_gfx12	= 10643,
    BUFFER_GL0_INV_gfx10	= 10644,
    BUFFER_GL0_INV_gfx11	= 10645,
    BUFFER_GL1_INV_gfx10	= 10646,
    BUFFER_GL1_INV_gfx11	= 10647,
    BUFFER_INVL2_gfx90a	= 10648,
    BUFFER_INV_gfx940	= 10649,
    BUFFER_LOAD_DWORDX2_ADDR64_gfx6_gfx7	= 10650,
    BUFFER_LOAD_DWORDX2_BOTHEN_gfx10	= 10651,
    BUFFER_LOAD_DWORDX2_BOTHEN_gfx11	= 10652,
    BUFFER_LOAD_DWORDX2_BOTHEN_gfx6_gfx7	= 10653,
    BUFFER_LOAD_DWORDX2_BOTHEN_gfx90a	= 10654,
    BUFFER_LOAD_DWORDX2_BOTHEN_vi	= 10655,
    BUFFER_LOAD_DWORDX2_IDXEN_gfx10	= 10656,
    BUFFER_LOAD_DWORDX2_IDXEN_gfx11	= 10657,
    BUFFER_LOAD_DWORDX2_IDXEN_gfx6_gfx7	= 10658,
    BUFFER_LOAD_DWORDX2_IDXEN_gfx90a	= 10659,
    BUFFER_LOAD_DWORDX2_IDXEN_vi	= 10660,
    BUFFER_LOAD_DWORDX2_OFFEN_gfx10	= 10661,
    BUFFER_LOAD_DWORDX2_OFFEN_gfx11	= 10662,
    BUFFER_LOAD_DWORDX2_OFFEN_gfx6_gfx7	= 10663,
    BUFFER_LOAD_DWORDX2_OFFEN_gfx90a	= 10664,
    BUFFER_LOAD_DWORDX2_OFFEN_vi	= 10665,
    BUFFER_LOAD_DWORDX2_OFFSET_gfx10	= 10666,
    BUFFER_LOAD_DWORDX2_OFFSET_gfx11	= 10667,
    BUFFER_LOAD_DWORDX2_OFFSET_gfx6_gfx7	= 10668,
    BUFFER_LOAD_DWORDX2_OFFSET_gfx90a	= 10669,
    BUFFER_LOAD_DWORDX2_OFFSET_vi	= 10670,
    BUFFER_LOAD_DWORDX2_TFE_ADDR64_gfx6_gfx7	= 10671,
    BUFFER_LOAD_DWORDX2_TFE_BOTHEN_gfx10	= 10672,
    BUFFER_LOAD_DWORDX2_TFE_BOTHEN_gfx11	= 10673,
    BUFFER_LOAD_DWORDX2_TFE_BOTHEN_gfx6_gfx7	= 10674,
    BUFFER_LOAD_DWORDX2_TFE_BOTHEN_vi	= 10675,
    BUFFER_LOAD_DWORDX2_TFE_IDXEN_gfx10	= 10676,
    BUFFER_LOAD_DWORDX2_TFE_IDXEN_gfx11	= 10677,
    BUFFER_LOAD_DWORDX2_TFE_IDXEN_gfx6_gfx7	= 10678,
    BUFFER_LOAD_DWORDX2_TFE_IDXEN_vi	= 10679,
    BUFFER_LOAD_DWORDX2_TFE_OFFEN_gfx10	= 10680,
    BUFFER_LOAD_DWORDX2_TFE_OFFEN_gfx11	= 10681,
    BUFFER_LOAD_DWORDX2_TFE_OFFEN_gfx6_gfx7	= 10682,
    BUFFER_LOAD_DWORDX2_TFE_OFFEN_vi	= 10683,
    BUFFER_LOAD_DWORDX2_TFE_OFFSET_gfx10	= 10684,
    BUFFER_LOAD_DWORDX2_TFE_OFFSET_gfx11	= 10685,
    BUFFER_LOAD_DWORDX2_TFE_OFFSET_gfx6_gfx7	= 10686,
    BUFFER_LOAD_DWORDX2_TFE_OFFSET_vi	= 10687,
    BUFFER_LOAD_DWORDX2_TFE_VBUFFER_BOTHEN_gfx12	= 10688,
    BUFFER_LOAD_DWORDX2_TFE_VBUFFER_IDXEN_gfx12	= 10689,
    BUFFER_LOAD_DWORDX2_TFE_VBUFFER_OFFEN_gfx12	= 10690,
    BUFFER_LOAD_DWORDX2_TFE_VBUFFER_OFFSET_gfx12	= 10691,
    BUFFER_LOAD_DWORDX2_VBUFFER_BOTHEN_gfx12	= 10692,
    BUFFER_LOAD_DWORDX2_VBUFFER_IDXEN_gfx12	= 10693,
    BUFFER_LOAD_DWORDX2_VBUFFER_OFFEN_gfx12	= 10694,
    BUFFER_LOAD_DWORDX2_VBUFFER_OFFSET_gfx12	= 10695,
    BUFFER_LOAD_DWORDX3_ADDR64_gfx6_gfx7	= 10696,
    BUFFER_LOAD_DWORDX3_BOTHEN_gfx10	= 10697,
    BUFFER_LOAD_DWORDX3_BOTHEN_gfx11	= 10698,
    BUFFER_LOAD_DWORDX3_BOTHEN_gfx6_gfx7	= 10699,
    BUFFER_LOAD_DWORDX3_BOTHEN_gfx90a	= 10700,
    BUFFER_LOAD_DWORDX3_BOTHEN_vi	= 10701,
    BUFFER_LOAD_DWORDX3_IDXEN_gfx10	= 10702,
    BUFFER_LOAD_DWORDX3_IDXEN_gfx11	= 10703,
    BUFFER_LOAD_DWORDX3_IDXEN_gfx6_gfx7	= 10704,
    BUFFER_LOAD_DWORDX3_IDXEN_gfx90a	= 10705,
    BUFFER_LOAD_DWORDX3_IDXEN_vi	= 10706,
    BUFFER_LOAD_DWORDX3_OFFEN_gfx10	= 10707,
    BUFFER_LOAD_DWORDX3_OFFEN_gfx11	= 10708,
    BUFFER_LOAD_DWORDX3_OFFEN_gfx6_gfx7	= 10709,
    BUFFER_LOAD_DWORDX3_OFFEN_gfx90a	= 10710,
    BUFFER_LOAD_DWORDX3_OFFEN_vi	= 10711,
    BUFFER_LOAD_DWORDX3_OFFSET_gfx10	= 10712,
    BUFFER_LOAD_DWORDX3_OFFSET_gfx11	= 10713,
    BUFFER_LOAD_DWORDX3_OFFSET_gfx6_gfx7	= 10714,
    BUFFER_LOAD_DWORDX3_OFFSET_gfx90a	= 10715,
    BUFFER_LOAD_DWORDX3_OFFSET_vi	= 10716,
    BUFFER_LOAD_DWORDX3_TFE_ADDR64_gfx6_gfx7	= 10717,
    BUFFER_LOAD_DWORDX3_TFE_BOTHEN_gfx10	= 10718,
    BUFFER_LOAD_DWORDX3_TFE_BOTHEN_gfx11	= 10719,
    BUFFER_LOAD_DWORDX3_TFE_BOTHEN_gfx6_gfx7	= 10720,
    BUFFER_LOAD_DWORDX3_TFE_BOTHEN_vi	= 10721,
    BUFFER_LOAD_DWORDX3_TFE_IDXEN_gfx10	= 10722,
    BUFFER_LOAD_DWORDX3_TFE_IDXEN_gfx11	= 10723,
    BUFFER_LOAD_DWORDX3_TFE_IDXEN_gfx6_gfx7	= 10724,
    BUFFER_LOAD_DWORDX3_TFE_IDXEN_vi	= 10725,
    BUFFER_LOAD_DWORDX3_TFE_OFFEN_gfx10	= 10726,
    BUFFER_LOAD_DWORDX3_TFE_OFFEN_gfx11	= 10727,
    BUFFER_LOAD_DWORDX3_TFE_OFFEN_gfx6_gfx7	= 10728,
    BUFFER_LOAD_DWORDX3_TFE_OFFEN_vi	= 10729,
    BUFFER_LOAD_DWORDX3_TFE_OFFSET_gfx10	= 10730,
    BUFFER_LOAD_DWORDX3_TFE_OFFSET_gfx11	= 10731,
    BUFFER_LOAD_DWORDX3_TFE_OFFSET_gfx6_gfx7	= 10732,
    BUFFER_LOAD_DWORDX3_TFE_OFFSET_vi	= 10733,
    BUFFER_LOAD_DWORDX3_TFE_VBUFFER_BOTHEN_gfx12	= 10734,
    BUFFER_LOAD_DWORDX3_TFE_VBUFFER_IDXEN_gfx12	= 10735,
    BUFFER_LOAD_DWORDX3_TFE_VBUFFER_OFFEN_gfx12	= 10736,
    BUFFER_LOAD_DWORDX3_TFE_VBUFFER_OFFSET_gfx12	= 10737,
    BUFFER_LOAD_DWORDX3_VBUFFER_BOTHEN_gfx12	= 10738,
    BUFFER_LOAD_DWORDX3_VBUFFER_IDXEN_gfx12	= 10739,
    BUFFER_LOAD_DWORDX3_VBUFFER_OFFEN_gfx12	= 10740,
    BUFFER_LOAD_DWORDX3_VBUFFER_OFFSET_gfx12	= 10741,
    BUFFER_LOAD_DWORDX4_ADDR64_gfx6_gfx7	= 10742,
    BUFFER_LOAD_DWORDX4_BOTHEN_gfx10	= 10743,
    BUFFER_LOAD_DWORDX4_BOTHEN_gfx11	= 10744,
    BUFFER_LOAD_DWORDX4_BOTHEN_gfx6_gfx7	= 10745,
    BUFFER_LOAD_DWORDX4_BOTHEN_gfx90a	= 10746,
    BUFFER_LOAD_DWORDX4_BOTHEN_vi	= 10747,
    BUFFER_LOAD_DWORDX4_IDXEN_gfx10	= 10748,
    BUFFER_LOAD_DWORDX4_IDXEN_gfx11	= 10749,
    BUFFER_LOAD_DWORDX4_IDXEN_gfx6_gfx7	= 10750,
    BUFFER_LOAD_DWORDX4_IDXEN_gfx90a	= 10751,
    BUFFER_LOAD_DWORDX4_IDXEN_vi	= 10752,
    BUFFER_LOAD_DWORDX4_OFFEN_gfx10	= 10753,
    BUFFER_LOAD_DWORDX4_OFFEN_gfx11	= 10754,
    BUFFER_LOAD_DWORDX4_OFFEN_gfx6_gfx7	= 10755,
    BUFFER_LOAD_DWORDX4_OFFEN_gfx90a	= 10756,
    BUFFER_LOAD_DWORDX4_OFFEN_vi	= 10757,
    BUFFER_LOAD_DWORDX4_OFFSET_gfx10	= 10758,
    BUFFER_LOAD_DWORDX4_OFFSET_gfx11	= 10759,
    BUFFER_LOAD_DWORDX4_OFFSET_gfx6_gfx7	= 10760,
    BUFFER_LOAD_DWORDX4_OFFSET_gfx90a	= 10761,
    BUFFER_LOAD_DWORDX4_OFFSET_vi	= 10762,
    BUFFER_LOAD_DWORDX4_TFE_ADDR64_gfx6_gfx7	= 10763,
    BUFFER_LOAD_DWORDX4_TFE_BOTHEN_gfx10	= 10764,
    BUFFER_LOAD_DWORDX4_TFE_BOTHEN_gfx11	= 10765,
    BUFFER_LOAD_DWORDX4_TFE_BOTHEN_gfx6_gfx7	= 10766,
    BUFFER_LOAD_DWORDX4_TFE_BOTHEN_vi	= 10767,
    BUFFER_LOAD_DWORDX4_TFE_IDXEN_gfx10	= 10768,
    BUFFER_LOAD_DWORDX4_TFE_IDXEN_gfx11	= 10769,
    BUFFER_LOAD_DWORDX4_TFE_IDXEN_gfx6_gfx7	= 10770,
    BUFFER_LOAD_DWORDX4_TFE_IDXEN_vi	= 10771,
    BUFFER_LOAD_DWORDX4_TFE_OFFEN_gfx10	= 10772,
    BUFFER_LOAD_DWORDX4_TFE_OFFEN_gfx11	= 10773,
    BUFFER_LOAD_DWORDX4_TFE_OFFEN_gfx6_gfx7	= 10774,
    BUFFER_LOAD_DWORDX4_TFE_OFFEN_vi	= 10775,
    BUFFER_LOAD_DWORDX4_TFE_OFFSET_gfx10	= 10776,
    BUFFER_LOAD_DWORDX4_TFE_OFFSET_gfx11	= 10777,
    BUFFER_LOAD_DWORDX4_TFE_OFFSET_gfx6_gfx7	= 10778,
    BUFFER_LOAD_DWORDX4_TFE_OFFSET_vi	= 10779,
    BUFFER_LOAD_DWORDX4_TFE_VBUFFER_BOTHEN_gfx12	= 10780,
    BUFFER_LOAD_DWORDX4_TFE_VBUFFER_IDXEN_gfx12	= 10781,
    BUFFER_LOAD_DWORDX4_TFE_VBUFFER_OFFEN_gfx12	= 10782,
    BUFFER_LOAD_DWORDX4_TFE_VBUFFER_OFFSET_gfx12	= 10783,
    BUFFER_LOAD_DWORDX4_VBUFFER_BOTHEN_gfx12	= 10784,
    BUFFER_LOAD_DWORDX4_VBUFFER_IDXEN_gfx12	= 10785,
    BUFFER_LOAD_DWORDX4_VBUFFER_OFFEN_gfx12	= 10786,
    BUFFER_LOAD_DWORDX4_VBUFFER_OFFSET_gfx12	= 10787,
    BUFFER_LOAD_DWORD_ADDR64_gfx6_gfx7	= 10788,
    BUFFER_LOAD_DWORD_BOTHEN_gfx10	= 10789,
    BUFFER_LOAD_DWORD_BOTHEN_gfx11	= 10790,
    BUFFER_LOAD_DWORD_BOTHEN_gfx6_gfx7	= 10791,
    BUFFER_LOAD_DWORD_BOTHEN_gfx90a	= 10792,
    BUFFER_LOAD_DWORD_BOTHEN_vi	= 10793,
    BUFFER_LOAD_DWORD_IDXEN_gfx10	= 10794,
    BUFFER_LOAD_DWORD_IDXEN_gfx11	= 10795,
    BUFFER_LOAD_DWORD_IDXEN_gfx6_gfx7	= 10796,
    BUFFER_LOAD_DWORD_IDXEN_gfx90a	= 10797,
    BUFFER_LOAD_DWORD_IDXEN_vi	= 10798,
    BUFFER_LOAD_DWORD_LDS_ADDR64_gfx6_gfx7	= 10799,
    BUFFER_LOAD_DWORD_LDS_BOTHEN_gfx10	= 10800,
    BUFFER_LOAD_DWORD_LDS_BOTHEN_gfx6_gfx7	= 10801,
    BUFFER_LOAD_DWORD_LDS_BOTHEN_gfx90a	= 10802,
    BUFFER_LOAD_DWORD_LDS_BOTHEN_vi	= 10803,
    BUFFER_LOAD_DWORD_LDS_IDXEN_gfx10	= 10804,
    BUFFER_LOAD_DWORD_LDS_IDXEN_gfx6_gfx7	= 10805,
    BUFFER_LOAD_DWORD_LDS_IDXEN_gfx90a	= 10806,
    BUFFER_LOAD_DWORD_LDS_IDXEN_vi	= 10807,
    BUFFER_LOAD_DWORD_LDS_OFFEN_gfx10	= 10808,
    BUFFER_LOAD_DWORD_LDS_OFFEN_gfx6_gfx7	= 10809,
    BUFFER_LOAD_DWORD_LDS_OFFEN_gfx90a	= 10810,
    BUFFER_LOAD_DWORD_LDS_OFFEN_vi	= 10811,
    BUFFER_LOAD_DWORD_LDS_OFFSET_gfx10	= 10812,
    BUFFER_LOAD_DWORD_LDS_OFFSET_gfx6_gfx7	= 10813,
    BUFFER_LOAD_DWORD_LDS_OFFSET_gfx90a	= 10814,
    BUFFER_LOAD_DWORD_LDS_OFFSET_vi	= 10815,
    BUFFER_LOAD_DWORD_OFFEN_gfx10	= 10816,
    BUFFER_LOAD_DWORD_OFFEN_gfx11	= 10817,
    BUFFER_LOAD_DWORD_OFFEN_gfx6_gfx7	= 10818,
    BUFFER_LOAD_DWORD_OFFEN_gfx90a	= 10819,
    BUFFER_LOAD_DWORD_OFFEN_vi	= 10820,
    BUFFER_LOAD_DWORD_OFFSET_gfx10	= 10821,
    BUFFER_LOAD_DWORD_OFFSET_gfx11	= 10822,
    BUFFER_LOAD_DWORD_OFFSET_gfx6_gfx7	= 10823,
    BUFFER_LOAD_DWORD_OFFSET_gfx90a	= 10824,
    BUFFER_LOAD_DWORD_OFFSET_vi	= 10825,
    BUFFER_LOAD_DWORD_TFE_ADDR64_gfx6_gfx7	= 10826,
    BUFFER_LOAD_DWORD_TFE_BOTHEN_gfx10	= 10827,
    BUFFER_LOAD_DWORD_TFE_BOTHEN_gfx11	= 10828,
    BUFFER_LOAD_DWORD_TFE_BOTHEN_gfx6_gfx7	= 10829,
    BUFFER_LOAD_DWORD_TFE_BOTHEN_vi	= 10830,
    BUFFER_LOAD_DWORD_TFE_IDXEN_gfx10	= 10831,
    BUFFER_LOAD_DWORD_TFE_IDXEN_gfx11	= 10832,
    BUFFER_LOAD_DWORD_TFE_IDXEN_gfx6_gfx7	= 10833,
    BUFFER_LOAD_DWORD_TFE_IDXEN_vi	= 10834,
    BUFFER_LOAD_DWORD_TFE_OFFEN_gfx10	= 10835,
    BUFFER_LOAD_DWORD_TFE_OFFEN_gfx11	= 10836,
    BUFFER_LOAD_DWORD_TFE_OFFEN_gfx6_gfx7	= 10837,
    BUFFER_LOAD_DWORD_TFE_OFFEN_vi	= 10838,
    BUFFER_LOAD_DWORD_TFE_OFFSET_gfx10	= 10839,
    BUFFER_LOAD_DWORD_TFE_OFFSET_gfx11	= 10840,
    BUFFER_LOAD_DWORD_TFE_OFFSET_gfx6_gfx7	= 10841,
    BUFFER_LOAD_DWORD_TFE_OFFSET_vi	= 10842,
    BUFFER_LOAD_DWORD_TFE_VBUFFER_BOTHEN_gfx12	= 10843,
    BUFFER_LOAD_DWORD_TFE_VBUFFER_IDXEN_gfx12	= 10844,
    BUFFER_LOAD_DWORD_TFE_VBUFFER_OFFEN_gfx12	= 10845,
    BUFFER_LOAD_DWORD_TFE_VBUFFER_OFFSET_gfx12	= 10846,
    BUFFER_LOAD_DWORD_VBUFFER_BOTHEN_gfx12	= 10847,
    BUFFER_LOAD_DWORD_VBUFFER_IDXEN_gfx12	= 10848,
    BUFFER_LOAD_DWORD_VBUFFER_OFFEN_gfx12	= 10849,
    BUFFER_LOAD_DWORD_VBUFFER_OFFSET_gfx12	= 10850,
    BUFFER_LOAD_FORMAT_D16_HI_X_BOTHEN_gfx10	= 10851,
    BUFFER_LOAD_FORMAT_D16_HI_X_BOTHEN_gfx11	= 10852,
    BUFFER_LOAD_FORMAT_D16_HI_X_BOTHEN_gfx90a	= 10853,
    BUFFER_LOAD_FORMAT_D16_HI_X_BOTHEN_vi	= 10854,
    BUFFER_LOAD_FORMAT_D16_HI_X_IDXEN_gfx10	= 10855,
    BUFFER_LOAD_FORMAT_D16_HI_X_IDXEN_gfx11	= 10856,
    BUFFER_LOAD_FORMAT_D16_HI_X_IDXEN_gfx90a	= 10857,
    BUFFER_LOAD_FORMAT_D16_HI_X_IDXEN_vi	= 10858,
    BUFFER_LOAD_FORMAT_D16_HI_X_OFFEN_gfx10	= 10859,
    BUFFER_LOAD_FORMAT_D16_HI_X_OFFEN_gfx11	= 10860,
    BUFFER_LOAD_FORMAT_D16_HI_X_OFFEN_gfx90a	= 10861,
    BUFFER_LOAD_FORMAT_D16_HI_X_OFFEN_vi	= 10862,
    BUFFER_LOAD_FORMAT_D16_HI_X_OFFSET_gfx10	= 10863,
    BUFFER_LOAD_FORMAT_D16_HI_X_OFFSET_gfx11	= 10864,
    BUFFER_LOAD_FORMAT_D16_HI_X_OFFSET_gfx90a	= 10865,
    BUFFER_LOAD_FORMAT_D16_HI_X_OFFSET_vi	= 10866,
    BUFFER_LOAD_FORMAT_D16_HI_X_TFE_BOTHEN_gfx10	= 10867,
    BUFFER_LOAD_FORMAT_D16_HI_X_TFE_BOTHEN_gfx11	= 10868,
    BUFFER_LOAD_FORMAT_D16_HI_X_TFE_BOTHEN_vi	= 10869,
    BUFFER_LOAD_FORMAT_D16_HI_X_TFE_IDXEN_gfx10	= 10870,
    BUFFER_LOAD_FORMAT_D16_HI_X_TFE_IDXEN_gfx11	= 10871,
    BUFFER_LOAD_FORMAT_D16_HI_X_TFE_IDXEN_vi	= 10872,
    BUFFER_LOAD_FORMAT_D16_HI_X_TFE_OFFEN_gfx10	= 10873,
    BUFFER_LOAD_FORMAT_D16_HI_X_TFE_OFFEN_gfx11	= 10874,
    BUFFER_LOAD_FORMAT_D16_HI_X_TFE_OFFEN_vi	= 10875,
    BUFFER_LOAD_FORMAT_D16_HI_X_TFE_OFFSET_gfx10	= 10876,
    BUFFER_LOAD_FORMAT_D16_HI_X_TFE_OFFSET_gfx11	= 10877,
    BUFFER_LOAD_FORMAT_D16_HI_X_TFE_OFFSET_vi	= 10878,
    BUFFER_LOAD_FORMAT_D16_HI_X_TFE_VBUFFER_BOTHEN_gfx12	= 10879,
    BUFFER_LOAD_FORMAT_D16_HI_X_TFE_VBUFFER_IDXEN_gfx12	= 10880,
    BUFFER_LOAD_FORMAT_D16_HI_X_TFE_VBUFFER_OFFEN_gfx12	= 10881,
    BUFFER_LOAD_FORMAT_D16_HI_X_TFE_VBUFFER_OFFSET_gfx12	= 10882,
    BUFFER_LOAD_FORMAT_D16_HI_X_VBUFFER_BOTHEN_gfx12	= 10883,
    BUFFER_LOAD_FORMAT_D16_HI_X_VBUFFER_IDXEN_gfx12	= 10884,
    BUFFER_LOAD_FORMAT_D16_HI_X_VBUFFER_OFFEN_gfx12	= 10885,
    BUFFER_LOAD_FORMAT_D16_HI_X_VBUFFER_OFFSET_gfx12	= 10886,
    BUFFER_LOAD_FORMAT_D16_XYZW_BOTHEN_gfx10	= 10887,
    BUFFER_LOAD_FORMAT_D16_XYZW_BOTHEN_gfx11	= 10888,
    BUFFER_LOAD_FORMAT_D16_XYZW_BOTHEN_gfx90a	= 10889,
    BUFFER_LOAD_FORMAT_D16_XYZW_BOTHEN_vi	= 10890,
    BUFFER_LOAD_FORMAT_D16_XYZW_IDXEN_gfx10	= 10891,
    BUFFER_LOAD_FORMAT_D16_XYZW_IDXEN_gfx11	= 10892,
    BUFFER_LOAD_FORMAT_D16_XYZW_IDXEN_gfx90a	= 10893,
    BUFFER_LOAD_FORMAT_D16_XYZW_IDXEN_vi	= 10894,
    BUFFER_LOAD_FORMAT_D16_XYZW_OFFEN_gfx10	= 10895,
    BUFFER_LOAD_FORMAT_D16_XYZW_OFFEN_gfx11	= 10896,
    BUFFER_LOAD_FORMAT_D16_XYZW_OFFEN_gfx90a	= 10897,
    BUFFER_LOAD_FORMAT_D16_XYZW_OFFEN_vi	= 10898,
    BUFFER_LOAD_FORMAT_D16_XYZW_OFFSET_gfx10	= 10899,
    BUFFER_LOAD_FORMAT_D16_XYZW_OFFSET_gfx11	= 10900,
    BUFFER_LOAD_FORMAT_D16_XYZW_OFFSET_gfx90a	= 10901,
    BUFFER_LOAD_FORMAT_D16_XYZW_OFFSET_vi	= 10902,
    BUFFER_LOAD_FORMAT_D16_XYZW_TFE_BOTHEN_gfx10	= 10903,
    BUFFER_LOAD_FORMAT_D16_XYZW_TFE_BOTHEN_gfx11	= 10904,
    BUFFER_LOAD_FORMAT_D16_XYZW_TFE_BOTHEN_vi	= 10905,
    BUFFER_LOAD_FORMAT_D16_XYZW_TFE_IDXEN_gfx10	= 10906,
    BUFFER_LOAD_FORMAT_D16_XYZW_TFE_IDXEN_gfx11	= 10907,
    BUFFER_LOAD_FORMAT_D16_XYZW_TFE_IDXEN_vi	= 10908,
    BUFFER_LOAD_FORMAT_D16_XYZW_TFE_OFFEN_gfx10	= 10909,
    BUFFER_LOAD_FORMAT_D16_XYZW_TFE_OFFEN_gfx11	= 10910,
    BUFFER_LOAD_FORMAT_D16_XYZW_TFE_OFFEN_vi	= 10911,
    BUFFER_LOAD_FORMAT_D16_XYZW_TFE_OFFSET_gfx10	= 10912,
    BUFFER_LOAD_FORMAT_D16_XYZW_TFE_OFFSET_gfx11	= 10913,
    BUFFER_LOAD_FORMAT_D16_XYZW_TFE_OFFSET_vi	= 10914,
    BUFFER_LOAD_FORMAT_D16_XYZW_TFE_VBUFFER_BOTHEN_gfx12	= 10915,
    BUFFER_LOAD_FORMAT_D16_XYZW_TFE_VBUFFER_IDXEN_gfx12	= 10916,
    BUFFER_LOAD_FORMAT_D16_XYZW_TFE_VBUFFER_OFFEN_gfx12	= 10917,
    BUFFER_LOAD_FORMAT_D16_XYZW_TFE_VBUFFER_OFFSET_gfx12	= 10918,
    BUFFER_LOAD_FORMAT_D16_XYZW_VBUFFER_BOTHEN_gfx12	= 10919,
    BUFFER_LOAD_FORMAT_D16_XYZW_VBUFFER_IDXEN_gfx12	= 10920,
    BUFFER_LOAD_FORMAT_D16_XYZW_VBUFFER_OFFEN_gfx12	= 10921,
    BUFFER_LOAD_FORMAT_D16_XYZW_VBUFFER_OFFSET_gfx12	= 10922,
    BUFFER_LOAD_FORMAT_D16_XYZW_gfx80_BOTHEN_gfx80	= 10923,
    BUFFER_LOAD_FORMAT_D16_XYZW_gfx80_IDXEN_gfx80	= 10924,
    BUFFER_LOAD_FORMAT_D16_XYZW_gfx80_OFFEN_gfx80	= 10925,
    BUFFER_LOAD_FORMAT_D16_XYZW_gfx80_OFFSET_gfx80	= 10926,
    BUFFER_LOAD_FORMAT_D16_XYZW_gfx80_TFE_BOTHEN_gfx80	= 10927,
    BUFFER_LOAD_FORMAT_D16_XYZW_gfx80_TFE_IDXEN_gfx80	= 10928,
    BUFFER_LOAD_FORMAT_D16_XYZW_gfx80_TFE_OFFEN_gfx80	= 10929,
    BUFFER_LOAD_FORMAT_D16_XYZW_gfx80_TFE_OFFSET_gfx80	= 10930,
    BUFFER_LOAD_FORMAT_D16_XYZ_BOTHEN_gfx10	= 10931,
    BUFFER_LOAD_FORMAT_D16_XYZ_BOTHEN_gfx11	= 10932,
    BUFFER_LOAD_FORMAT_D16_XYZ_BOTHEN_gfx90a	= 10933,
    BUFFER_LOAD_FORMAT_D16_XYZ_BOTHEN_vi	= 10934,
    BUFFER_LOAD_FORMAT_D16_XYZ_IDXEN_gfx10	= 10935,
    BUFFER_LOAD_FORMAT_D16_XYZ_IDXEN_gfx11	= 10936,
    BUFFER_LOAD_FORMAT_D16_XYZ_IDXEN_gfx90a	= 10937,
    BUFFER_LOAD_FORMAT_D16_XYZ_IDXEN_vi	= 10938,
    BUFFER_LOAD_FORMAT_D16_XYZ_OFFEN_gfx10	= 10939,
    BUFFER_LOAD_FORMAT_D16_XYZ_OFFEN_gfx11	= 10940,
    BUFFER_LOAD_FORMAT_D16_XYZ_OFFEN_gfx90a	= 10941,
    BUFFER_LOAD_FORMAT_D16_XYZ_OFFEN_vi	= 10942,
    BUFFER_LOAD_FORMAT_D16_XYZ_OFFSET_gfx10	= 10943,
    BUFFER_LOAD_FORMAT_D16_XYZ_OFFSET_gfx11	= 10944,
    BUFFER_LOAD_FORMAT_D16_XYZ_OFFSET_gfx90a	= 10945,
    BUFFER_LOAD_FORMAT_D16_XYZ_OFFSET_vi	= 10946,
    BUFFER_LOAD_FORMAT_D16_XYZ_TFE_BOTHEN_gfx10	= 10947,
    BUFFER_LOAD_FORMAT_D16_XYZ_TFE_BOTHEN_gfx11	= 10948,
    BUFFER_LOAD_FORMAT_D16_XYZ_TFE_BOTHEN_vi	= 10949,
    BUFFER_LOAD_FORMAT_D16_XYZ_TFE_IDXEN_gfx10	= 10950,
    BUFFER_LOAD_FORMAT_D16_XYZ_TFE_IDXEN_gfx11	= 10951,
    BUFFER_LOAD_FORMAT_D16_XYZ_TFE_IDXEN_vi	= 10952,
    BUFFER_LOAD_FORMAT_D16_XYZ_TFE_OFFEN_gfx10	= 10953,
    BUFFER_LOAD_FORMAT_D16_XYZ_TFE_OFFEN_gfx11	= 10954,
    BUFFER_LOAD_FORMAT_D16_XYZ_TFE_OFFEN_vi	= 10955,
    BUFFER_LOAD_FORMAT_D16_XYZ_TFE_OFFSET_gfx10	= 10956,
    BUFFER_LOAD_FORMAT_D16_XYZ_TFE_OFFSET_gfx11	= 10957,
    BUFFER_LOAD_FORMAT_D16_XYZ_TFE_OFFSET_vi	= 10958,
    BUFFER_LOAD_FORMAT_D16_XYZ_TFE_VBUFFER_BOTHEN_gfx12	= 10959,
    BUFFER_LOAD_FORMAT_D16_XYZ_TFE_VBUFFER_IDXEN_gfx12	= 10960,
    BUFFER_LOAD_FORMAT_D16_XYZ_TFE_VBUFFER_OFFEN_gfx12	= 10961,
    BUFFER_LOAD_FORMAT_D16_XYZ_TFE_VBUFFER_OFFSET_gfx12	= 10962,
    BUFFER_LOAD_FORMAT_D16_XYZ_VBUFFER_BOTHEN_gfx12	= 10963,
    BUFFER_LOAD_FORMAT_D16_XYZ_VBUFFER_IDXEN_gfx12	= 10964,
    BUFFER_LOAD_FORMAT_D16_XYZ_VBUFFER_OFFEN_gfx12	= 10965,
    BUFFER_LOAD_FORMAT_D16_XYZ_VBUFFER_OFFSET_gfx12	= 10966,
    BUFFER_LOAD_FORMAT_D16_XYZ_gfx80_BOTHEN_gfx80	= 10967,
    BUFFER_LOAD_FORMAT_D16_XYZ_gfx80_IDXEN_gfx80	= 10968,
    BUFFER_LOAD_FORMAT_D16_XYZ_gfx80_OFFEN_gfx80	= 10969,
    BUFFER_LOAD_FORMAT_D16_XYZ_gfx80_OFFSET_gfx80	= 10970,
    BUFFER_LOAD_FORMAT_D16_XYZ_gfx80_TFE_BOTHEN_gfx80	= 10971,
    BUFFER_LOAD_FORMAT_D16_XYZ_gfx80_TFE_IDXEN_gfx80	= 10972,
    BUFFER_LOAD_FORMAT_D16_XYZ_gfx80_TFE_OFFEN_gfx80	= 10973,
    BUFFER_LOAD_FORMAT_D16_XYZ_gfx80_TFE_OFFSET_gfx80	= 10974,
    BUFFER_LOAD_FORMAT_D16_XY_BOTHEN_gfx10	= 10975,
    BUFFER_LOAD_FORMAT_D16_XY_BOTHEN_gfx11	= 10976,
    BUFFER_LOAD_FORMAT_D16_XY_BOTHEN_gfx90a	= 10977,
    BUFFER_LOAD_FORMAT_D16_XY_BOTHEN_vi	= 10978,
    BUFFER_LOAD_FORMAT_D16_XY_IDXEN_gfx10	= 10979,
    BUFFER_LOAD_FORMAT_D16_XY_IDXEN_gfx11	= 10980,
    BUFFER_LOAD_FORMAT_D16_XY_IDXEN_gfx90a	= 10981,
    BUFFER_LOAD_FORMAT_D16_XY_IDXEN_vi	= 10982,
    BUFFER_LOAD_FORMAT_D16_XY_OFFEN_gfx10	= 10983,
    BUFFER_LOAD_FORMAT_D16_XY_OFFEN_gfx11	= 10984,
    BUFFER_LOAD_FORMAT_D16_XY_OFFEN_gfx90a	= 10985,
    BUFFER_LOAD_FORMAT_D16_XY_OFFEN_vi	= 10986,
    BUFFER_LOAD_FORMAT_D16_XY_OFFSET_gfx10	= 10987,
    BUFFER_LOAD_FORMAT_D16_XY_OFFSET_gfx11	= 10988,
    BUFFER_LOAD_FORMAT_D16_XY_OFFSET_gfx90a	= 10989,
    BUFFER_LOAD_FORMAT_D16_XY_OFFSET_vi	= 10990,
    BUFFER_LOAD_FORMAT_D16_XY_TFE_BOTHEN_gfx10	= 10991,
    BUFFER_LOAD_FORMAT_D16_XY_TFE_BOTHEN_gfx11	= 10992,
    BUFFER_LOAD_FORMAT_D16_XY_TFE_BOTHEN_vi	= 10993,
    BUFFER_LOAD_FORMAT_D16_XY_TFE_IDXEN_gfx10	= 10994,
    BUFFER_LOAD_FORMAT_D16_XY_TFE_IDXEN_gfx11	= 10995,
    BUFFER_LOAD_FORMAT_D16_XY_TFE_IDXEN_vi	= 10996,
    BUFFER_LOAD_FORMAT_D16_XY_TFE_OFFEN_gfx10	= 10997,
    BUFFER_LOAD_FORMAT_D16_XY_TFE_OFFEN_gfx11	= 10998,
    BUFFER_LOAD_FORMAT_D16_XY_TFE_OFFEN_vi	= 10999,
    BUFFER_LOAD_FORMAT_D16_XY_TFE_OFFSET_gfx10	= 11000,
    BUFFER_LOAD_FORMAT_D16_XY_TFE_OFFSET_gfx11	= 11001,
    BUFFER_LOAD_FORMAT_D16_XY_TFE_OFFSET_vi	= 11002,
    BUFFER_LOAD_FORMAT_D16_XY_TFE_VBUFFER_BOTHEN_gfx12	= 11003,
    BUFFER_LOAD_FORMAT_D16_XY_TFE_VBUFFER_IDXEN_gfx12	= 11004,
    BUFFER_LOAD_FORMAT_D16_XY_TFE_VBUFFER_OFFEN_gfx12	= 11005,
    BUFFER_LOAD_FORMAT_D16_XY_TFE_VBUFFER_OFFSET_gfx12	= 11006,
    BUFFER_LOAD_FORMAT_D16_XY_VBUFFER_BOTHEN_gfx12	= 11007,
    BUFFER_LOAD_FORMAT_D16_XY_VBUFFER_IDXEN_gfx12	= 11008,
    BUFFER_LOAD_FORMAT_D16_XY_VBUFFER_OFFEN_gfx12	= 11009,
    BUFFER_LOAD_FORMAT_D16_XY_VBUFFER_OFFSET_gfx12	= 11010,
    BUFFER_LOAD_FORMAT_D16_XY_gfx80_BOTHEN_gfx80	= 11011,
    BUFFER_LOAD_FORMAT_D16_XY_gfx80_IDXEN_gfx80	= 11012,
    BUFFER_LOAD_FORMAT_D16_XY_gfx80_OFFEN_gfx80	= 11013,
    BUFFER_LOAD_FORMAT_D16_XY_gfx80_OFFSET_gfx80	= 11014,
    BUFFER_LOAD_FORMAT_D16_XY_gfx80_TFE_BOTHEN_gfx80	= 11015,
    BUFFER_LOAD_FORMAT_D16_XY_gfx80_TFE_IDXEN_gfx80	= 11016,
    BUFFER_LOAD_FORMAT_D16_XY_gfx80_TFE_OFFEN_gfx80	= 11017,
    BUFFER_LOAD_FORMAT_D16_XY_gfx80_TFE_OFFSET_gfx80	= 11018,
    BUFFER_LOAD_FORMAT_D16_X_BOTHEN_gfx10	= 11019,
    BUFFER_LOAD_FORMAT_D16_X_BOTHEN_gfx11	= 11020,
    BUFFER_LOAD_FORMAT_D16_X_BOTHEN_gfx90a	= 11021,
    BUFFER_LOAD_FORMAT_D16_X_BOTHEN_vi	= 11022,
    BUFFER_LOAD_FORMAT_D16_X_IDXEN_gfx10	= 11023,
    BUFFER_LOAD_FORMAT_D16_X_IDXEN_gfx11	= 11024,
    BUFFER_LOAD_FORMAT_D16_X_IDXEN_gfx90a	= 11025,
    BUFFER_LOAD_FORMAT_D16_X_IDXEN_vi	= 11026,
    BUFFER_LOAD_FORMAT_D16_X_OFFEN_gfx10	= 11027,
    BUFFER_LOAD_FORMAT_D16_X_OFFEN_gfx11	= 11028,
    BUFFER_LOAD_FORMAT_D16_X_OFFEN_gfx90a	= 11029,
    BUFFER_LOAD_FORMAT_D16_X_OFFEN_vi	= 11030,
    BUFFER_LOAD_FORMAT_D16_X_OFFSET_gfx10	= 11031,
    BUFFER_LOAD_FORMAT_D16_X_OFFSET_gfx11	= 11032,
    BUFFER_LOAD_FORMAT_D16_X_OFFSET_gfx90a	= 11033,
    BUFFER_LOAD_FORMAT_D16_X_OFFSET_vi	= 11034,
    BUFFER_LOAD_FORMAT_D16_X_TFE_BOTHEN_gfx10	= 11035,
    BUFFER_LOAD_FORMAT_D16_X_TFE_BOTHEN_gfx11	= 11036,
    BUFFER_LOAD_FORMAT_D16_X_TFE_BOTHEN_vi	= 11037,
    BUFFER_LOAD_FORMAT_D16_X_TFE_IDXEN_gfx10	= 11038,
    BUFFER_LOAD_FORMAT_D16_X_TFE_IDXEN_gfx11	= 11039,
    BUFFER_LOAD_FORMAT_D16_X_TFE_IDXEN_vi	= 11040,
    BUFFER_LOAD_FORMAT_D16_X_TFE_OFFEN_gfx10	= 11041,
    BUFFER_LOAD_FORMAT_D16_X_TFE_OFFEN_gfx11	= 11042,
    BUFFER_LOAD_FORMAT_D16_X_TFE_OFFEN_vi	= 11043,
    BUFFER_LOAD_FORMAT_D16_X_TFE_OFFSET_gfx10	= 11044,
    BUFFER_LOAD_FORMAT_D16_X_TFE_OFFSET_gfx11	= 11045,
    BUFFER_LOAD_FORMAT_D16_X_TFE_OFFSET_vi	= 11046,
    BUFFER_LOAD_FORMAT_D16_X_TFE_VBUFFER_BOTHEN_gfx12	= 11047,
    BUFFER_LOAD_FORMAT_D16_X_TFE_VBUFFER_IDXEN_gfx12	= 11048,
    BUFFER_LOAD_FORMAT_D16_X_TFE_VBUFFER_OFFEN_gfx12	= 11049,
    BUFFER_LOAD_FORMAT_D16_X_TFE_VBUFFER_OFFSET_gfx12	= 11050,
    BUFFER_LOAD_FORMAT_D16_X_VBUFFER_BOTHEN_gfx12	= 11051,
    BUFFER_LOAD_FORMAT_D16_X_VBUFFER_IDXEN_gfx12	= 11052,
    BUFFER_LOAD_FORMAT_D16_X_VBUFFER_OFFEN_gfx12	= 11053,
    BUFFER_LOAD_FORMAT_D16_X_VBUFFER_OFFSET_gfx12	= 11054,
    BUFFER_LOAD_FORMAT_D16_X_gfx80_BOTHEN_gfx80	= 11055,
    BUFFER_LOAD_FORMAT_D16_X_gfx80_IDXEN_gfx80	= 11056,
    BUFFER_LOAD_FORMAT_D16_X_gfx80_OFFEN_gfx80	= 11057,
    BUFFER_LOAD_FORMAT_D16_X_gfx80_OFFSET_gfx80	= 11058,
    BUFFER_LOAD_FORMAT_D16_X_gfx80_TFE_BOTHEN_gfx80	= 11059,
    BUFFER_LOAD_FORMAT_D16_X_gfx80_TFE_IDXEN_gfx80	= 11060,
    BUFFER_LOAD_FORMAT_D16_X_gfx80_TFE_OFFEN_gfx80	= 11061,
    BUFFER_LOAD_FORMAT_D16_X_gfx80_TFE_OFFSET_gfx80	= 11062,
    BUFFER_LOAD_FORMAT_XYZW_ADDR64_gfx6_gfx7	= 11063,
    BUFFER_LOAD_FORMAT_XYZW_BOTHEN_gfx10	= 11064,
    BUFFER_LOAD_FORMAT_XYZW_BOTHEN_gfx11	= 11065,
    BUFFER_LOAD_FORMAT_XYZW_BOTHEN_gfx6_gfx7	= 11066,
    BUFFER_LOAD_FORMAT_XYZW_BOTHEN_gfx90a	= 11067,
    BUFFER_LOAD_FORMAT_XYZW_BOTHEN_vi	= 11068,
    BUFFER_LOAD_FORMAT_XYZW_IDXEN_gfx10	= 11069,
    BUFFER_LOAD_FORMAT_XYZW_IDXEN_gfx11	= 11070,
    BUFFER_LOAD_FORMAT_XYZW_IDXEN_gfx6_gfx7	= 11071,
    BUFFER_LOAD_FORMAT_XYZW_IDXEN_gfx90a	= 11072,
    BUFFER_LOAD_FORMAT_XYZW_IDXEN_vi	= 11073,
    BUFFER_LOAD_FORMAT_XYZW_OFFEN_gfx10	= 11074,
    BUFFER_LOAD_FORMAT_XYZW_OFFEN_gfx11	= 11075,
    BUFFER_LOAD_FORMAT_XYZW_OFFEN_gfx6_gfx7	= 11076,
    BUFFER_LOAD_FORMAT_XYZW_OFFEN_gfx90a	= 11077,
    BUFFER_LOAD_FORMAT_XYZW_OFFEN_vi	= 11078,
    BUFFER_LOAD_FORMAT_XYZW_OFFSET_gfx10	= 11079,
    BUFFER_LOAD_FORMAT_XYZW_OFFSET_gfx11	= 11080,
    BUFFER_LOAD_FORMAT_XYZW_OFFSET_gfx6_gfx7	= 11081,
    BUFFER_LOAD_FORMAT_XYZW_OFFSET_gfx90a	= 11082,
    BUFFER_LOAD_FORMAT_XYZW_OFFSET_vi	= 11083,
    BUFFER_LOAD_FORMAT_XYZW_TFE_ADDR64_gfx6_gfx7	= 11084,
    BUFFER_LOAD_FORMAT_XYZW_TFE_BOTHEN_gfx10	= 11085,
    BUFFER_LOAD_FORMAT_XYZW_TFE_BOTHEN_gfx11	= 11086,
    BUFFER_LOAD_FORMAT_XYZW_TFE_BOTHEN_gfx6_gfx7	= 11087,
    BUFFER_LOAD_FORMAT_XYZW_TFE_BOTHEN_vi	= 11088,
    BUFFER_LOAD_FORMAT_XYZW_TFE_IDXEN_gfx10	= 11089,
    BUFFER_LOAD_FORMAT_XYZW_TFE_IDXEN_gfx11	= 11090,
    BUFFER_LOAD_FORMAT_XYZW_TFE_IDXEN_gfx6_gfx7	= 11091,
    BUFFER_LOAD_FORMAT_XYZW_TFE_IDXEN_vi	= 11092,
    BUFFER_LOAD_FORMAT_XYZW_TFE_OFFEN_gfx10	= 11093,
    BUFFER_LOAD_FORMAT_XYZW_TFE_OFFEN_gfx11	= 11094,
    BUFFER_LOAD_FORMAT_XYZW_TFE_OFFEN_gfx6_gfx7	= 11095,
    BUFFER_LOAD_FORMAT_XYZW_TFE_OFFEN_vi	= 11096,
    BUFFER_LOAD_FORMAT_XYZW_TFE_OFFSET_gfx10	= 11097,
    BUFFER_LOAD_FORMAT_XYZW_TFE_OFFSET_gfx11	= 11098,
    BUFFER_LOAD_FORMAT_XYZW_TFE_OFFSET_gfx6_gfx7	= 11099,
    BUFFER_LOAD_FORMAT_XYZW_TFE_OFFSET_vi	= 11100,
    BUFFER_LOAD_FORMAT_XYZW_TFE_VBUFFER_BOTHEN_gfx12	= 11101,
    BUFFER_LOAD_FORMAT_XYZW_TFE_VBUFFER_IDXEN_gfx12	= 11102,
    BUFFER_LOAD_FORMAT_XYZW_TFE_VBUFFER_OFFEN_gfx12	= 11103,
    BUFFER_LOAD_FORMAT_XYZW_TFE_VBUFFER_OFFSET_gfx12	= 11104,
    BUFFER_LOAD_FORMAT_XYZW_VBUFFER_BOTHEN_gfx12	= 11105,
    BUFFER_LOAD_FORMAT_XYZW_VBUFFER_IDXEN_gfx12	= 11106,
    BUFFER_LOAD_FORMAT_XYZW_VBUFFER_OFFEN_gfx12	= 11107,
    BUFFER_LOAD_FORMAT_XYZW_VBUFFER_OFFSET_gfx12	= 11108,
    BUFFER_LOAD_FORMAT_XYZ_ADDR64_gfx6_gfx7	= 11109,
    BUFFER_LOAD_FORMAT_XYZ_BOTHEN_gfx10	= 11110,
    BUFFER_LOAD_FORMAT_XYZ_BOTHEN_gfx11	= 11111,
    BUFFER_LOAD_FORMAT_XYZ_BOTHEN_gfx6_gfx7	= 11112,
    BUFFER_LOAD_FORMAT_XYZ_BOTHEN_gfx90a	= 11113,
    BUFFER_LOAD_FORMAT_XYZ_BOTHEN_vi	= 11114,
    BUFFER_LOAD_FORMAT_XYZ_IDXEN_gfx10	= 11115,
    BUFFER_LOAD_FORMAT_XYZ_IDXEN_gfx11	= 11116,
    BUFFER_LOAD_FORMAT_XYZ_IDXEN_gfx6_gfx7	= 11117,
    BUFFER_LOAD_FORMAT_XYZ_IDXEN_gfx90a	= 11118,
    BUFFER_LOAD_FORMAT_XYZ_IDXEN_vi	= 11119,
    BUFFER_LOAD_FORMAT_XYZ_OFFEN_gfx10	= 11120,
    BUFFER_LOAD_FORMAT_XYZ_OFFEN_gfx11	= 11121,
    BUFFER_LOAD_FORMAT_XYZ_OFFEN_gfx6_gfx7	= 11122,
    BUFFER_LOAD_FORMAT_XYZ_OFFEN_gfx90a	= 11123,
    BUFFER_LOAD_FORMAT_XYZ_OFFEN_vi	= 11124,
    BUFFER_LOAD_FORMAT_XYZ_OFFSET_gfx10	= 11125,
    BUFFER_LOAD_FORMAT_XYZ_OFFSET_gfx11	= 11126,
    BUFFER_LOAD_FORMAT_XYZ_OFFSET_gfx6_gfx7	= 11127,
    BUFFER_LOAD_FORMAT_XYZ_OFFSET_gfx90a	= 11128,
    BUFFER_LOAD_FORMAT_XYZ_OFFSET_vi	= 11129,
    BUFFER_LOAD_FORMAT_XYZ_TFE_ADDR64_gfx6_gfx7	= 11130,
    BUFFER_LOAD_FORMAT_XYZ_TFE_BOTHEN_gfx10	= 11131,
    BUFFER_LOAD_FORMAT_XYZ_TFE_BOTHEN_gfx11	= 11132,
    BUFFER_LOAD_FORMAT_XYZ_TFE_BOTHEN_gfx6_gfx7	= 11133,
    BUFFER_LOAD_FORMAT_XYZ_TFE_BOTHEN_vi	= 11134,
    BUFFER_LOAD_FORMAT_XYZ_TFE_IDXEN_gfx10	= 11135,
    BUFFER_LOAD_FORMAT_XYZ_TFE_IDXEN_gfx11	= 11136,
    BUFFER_LOAD_FORMAT_XYZ_TFE_IDXEN_gfx6_gfx7	= 11137,
    BUFFER_LOAD_FORMAT_XYZ_TFE_IDXEN_vi	= 11138,
    BUFFER_LOAD_FORMAT_XYZ_TFE_OFFEN_gfx10	= 11139,
    BUFFER_LOAD_FORMAT_XYZ_TFE_OFFEN_gfx11	= 11140,
    BUFFER_LOAD_FORMAT_XYZ_TFE_OFFEN_gfx6_gfx7	= 11141,
    BUFFER_LOAD_FORMAT_XYZ_TFE_OFFEN_vi	= 11142,
    BUFFER_LOAD_FORMAT_XYZ_TFE_OFFSET_gfx10	= 11143,
    BUFFER_LOAD_FORMAT_XYZ_TFE_OFFSET_gfx11	= 11144,
    BUFFER_LOAD_FORMAT_XYZ_TFE_OFFSET_gfx6_gfx7	= 11145,
    BUFFER_LOAD_FORMAT_XYZ_TFE_OFFSET_vi	= 11146,
    BUFFER_LOAD_FORMAT_XYZ_TFE_VBUFFER_BOTHEN_gfx12	= 11147,
    BUFFER_LOAD_FORMAT_XYZ_TFE_VBUFFER_IDXEN_gfx12	= 11148,
    BUFFER_LOAD_FORMAT_XYZ_TFE_VBUFFER_OFFEN_gfx12	= 11149,
    BUFFER_LOAD_FORMAT_XYZ_TFE_VBUFFER_OFFSET_gfx12	= 11150,
    BUFFER_LOAD_FORMAT_XYZ_VBUFFER_BOTHEN_gfx12	= 11151,
    BUFFER_LOAD_FORMAT_XYZ_VBUFFER_IDXEN_gfx12	= 11152,
    BUFFER_LOAD_FORMAT_XYZ_VBUFFER_OFFEN_gfx12	= 11153,
    BUFFER_LOAD_FORMAT_XYZ_VBUFFER_OFFSET_gfx12	= 11154,
    BUFFER_LOAD_FORMAT_XY_ADDR64_gfx6_gfx7	= 11155,
    BUFFER_LOAD_FORMAT_XY_BOTHEN_gfx10	= 11156,
    BUFFER_LOAD_FORMAT_XY_BOTHEN_gfx11	= 11157,
    BUFFER_LOAD_FORMAT_XY_BOTHEN_gfx6_gfx7	= 11158,
    BUFFER_LOAD_FORMAT_XY_BOTHEN_gfx90a	= 11159,
    BUFFER_LOAD_FORMAT_XY_BOTHEN_vi	= 11160,
    BUFFER_LOAD_FORMAT_XY_IDXEN_gfx10	= 11161,
    BUFFER_LOAD_FORMAT_XY_IDXEN_gfx11	= 11162,
    BUFFER_LOAD_FORMAT_XY_IDXEN_gfx6_gfx7	= 11163,
    BUFFER_LOAD_FORMAT_XY_IDXEN_gfx90a	= 11164,
    BUFFER_LOAD_FORMAT_XY_IDXEN_vi	= 11165,
    BUFFER_LOAD_FORMAT_XY_OFFEN_gfx10	= 11166,
    BUFFER_LOAD_FORMAT_XY_OFFEN_gfx11	= 11167,
    BUFFER_LOAD_FORMAT_XY_OFFEN_gfx6_gfx7	= 11168,
    BUFFER_LOAD_FORMAT_XY_OFFEN_gfx90a	= 11169,
    BUFFER_LOAD_FORMAT_XY_OFFEN_vi	= 11170,
    BUFFER_LOAD_FORMAT_XY_OFFSET_gfx10	= 11171,
    BUFFER_LOAD_FORMAT_XY_OFFSET_gfx11	= 11172,
    BUFFER_LOAD_FORMAT_XY_OFFSET_gfx6_gfx7	= 11173,
    BUFFER_LOAD_FORMAT_XY_OFFSET_gfx90a	= 11174,
    BUFFER_LOAD_FORMAT_XY_OFFSET_vi	= 11175,
    BUFFER_LOAD_FORMAT_XY_TFE_ADDR64_gfx6_gfx7	= 11176,
    BUFFER_LOAD_FORMAT_XY_TFE_BOTHEN_gfx10	= 11177,
    BUFFER_LOAD_FORMAT_XY_TFE_BOTHEN_gfx11	= 11178,
    BUFFER_LOAD_FORMAT_XY_TFE_BOTHEN_gfx6_gfx7	= 11179,
    BUFFER_LOAD_FORMAT_XY_TFE_BOTHEN_vi	= 11180,
    BUFFER_LOAD_FORMAT_XY_TFE_IDXEN_gfx10	= 11181,
    BUFFER_LOAD_FORMAT_XY_TFE_IDXEN_gfx11	= 11182,
    BUFFER_LOAD_FORMAT_XY_TFE_IDXEN_gfx6_gfx7	= 11183,
    BUFFER_LOAD_FORMAT_XY_TFE_IDXEN_vi	= 11184,
    BUFFER_LOAD_FORMAT_XY_TFE_OFFEN_gfx10	= 11185,
    BUFFER_LOAD_FORMAT_XY_TFE_OFFEN_gfx11	= 11186,
    BUFFER_LOAD_FORMAT_XY_TFE_OFFEN_gfx6_gfx7	= 11187,
    BUFFER_LOAD_FORMAT_XY_TFE_OFFEN_vi	= 11188,
    BUFFER_LOAD_FORMAT_XY_TFE_OFFSET_gfx10	= 11189,
    BUFFER_LOAD_FORMAT_XY_TFE_OFFSET_gfx11	= 11190,
    BUFFER_LOAD_FORMAT_XY_TFE_OFFSET_gfx6_gfx7	= 11191,
    BUFFER_LOAD_FORMAT_XY_TFE_OFFSET_vi	= 11192,
    BUFFER_LOAD_FORMAT_XY_TFE_VBUFFER_BOTHEN_gfx12	= 11193,
    BUFFER_LOAD_FORMAT_XY_TFE_VBUFFER_IDXEN_gfx12	= 11194,
    BUFFER_LOAD_FORMAT_XY_TFE_VBUFFER_OFFEN_gfx12	= 11195,
    BUFFER_LOAD_FORMAT_XY_TFE_VBUFFER_OFFSET_gfx12	= 11196,
    BUFFER_LOAD_FORMAT_XY_VBUFFER_BOTHEN_gfx12	= 11197,
    BUFFER_LOAD_FORMAT_XY_VBUFFER_IDXEN_gfx12	= 11198,
    BUFFER_LOAD_FORMAT_XY_VBUFFER_OFFEN_gfx12	= 11199,
    BUFFER_LOAD_FORMAT_XY_VBUFFER_OFFSET_gfx12	= 11200,
    BUFFER_LOAD_FORMAT_X_ADDR64_gfx6_gfx7	= 11201,
    BUFFER_LOAD_FORMAT_X_BOTHEN_gfx10	= 11202,
    BUFFER_LOAD_FORMAT_X_BOTHEN_gfx11	= 11203,
    BUFFER_LOAD_FORMAT_X_BOTHEN_gfx6_gfx7	= 11204,
    BUFFER_LOAD_FORMAT_X_BOTHEN_gfx90a	= 11205,
    BUFFER_LOAD_FORMAT_X_BOTHEN_vi	= 11206,
    BUFFER_LOAD_FORMAT_X_IDXEN_gfx10	= 11207,
    BUFFER_LOAD_FORMAT_X_IDXEN_gfx11	= 11208,
    BUFFER_LOAD_FORMAT_X_IDXEN_gfx6_gfx7	= 11209,
    BUFFER_LOAD_FORMAT_X_IDXEN_gfx90a	= 11210,
    BUFFER_LOAD_FORMAT_X_IDXEN_vi	= 11211,
    BUFFER_LOAD_FORMAT_X_LDS_ADDR64_gfx6_gfx7	= 11212,
    BUFFER_LOAD_FORMAT_X_LDS_BOTHEN_gfx10	= 11213,
    BUFFER_LOAD_FORMAT_X_LDS_BOTHEN_gfx6_gfx7	= 11214,
    BUFFER_LOAD_FORMAT_X_LDS_BOTHEN_gfx90a	= 11215,
    BUFFER_LOAD_FORMAT_X_LDS_BOTHEN_vi	= 11216,
    BUFFER_LOAD_FORMAT_X_LDS_IDXEN_gfx10	= 11217,
    BUFFER_LOAD_FORMAT_X_LDS_IDXEN_gfx6_gfx7	= 11218,
    BUFFER_LOAD_FORMAT_X_LDS_IDXEN_gfx90a	= 11219,
    BUFFER_LOAD_FORMAT_X_LDS_IDXEN_vi	= 11220,
    BUFFER_LOAD_FORMAT_X_LDS_OFFEN_gfx10	= 11221,
    BUFFER_LOAD_FORMAT_X_LDS_OFFEN_gfx6_gfx7	= 11222,
    BUFFER_LOAD_FORMAT_X_LDS_OFFEN_gfx90a	= 11223,
    BUFFER_LOAD_FORMAT_X_LDS_OFFEN_vi	= 11224,
    BUFFER_LOAD_FORMAT_X_LDS_OFFSET_gfx10	= 11225,
    BUFFER_LOAD_FORMAT_X_LDS_OFFSET_gfx6_gfx7	= 11226,
    BUFFER_LOAD_FORMAT_X_LDS_OFFSET_gfx90a	= 11227,
    BUFFER_LOAD_FORMAT_X_LDS_OFFSET_vi	= 11228,
    BUFFER_LOAD_FORMAT_X_OFFEN_gfx10	= 11229,
    BUFFER_LOAD_FORMAT_X_OFFEN_gfx11	= 11230,
    BUFFER_LOAD_FORMAT_X_OFFEN_gfx6_gfx7	= 11231,
    BUFFER_LOAD_FORMAT_X_OFFEN_gfx90a	= 11232,
    BUFFER_LOAD_FORMAT_X_OFFEN_vi	= 11233,
    BUFFER_LOAD_FORMAT_X_OFFSET_gfx10	= 11234,
    BUFFER_LOAD_FORMAT_X_OFFSET_gfx11	= 11235,
    BUFFER_LOAD_FORMAT_X_OFFSET_gfx6_gfx7	= 11236,
    BUFFER_LOAD_FORMAT_X_OFFSET_gfx90a	= 11237,
    BUFFER_LOAD_FORMAT_X_OFFSET_vi	= 11238,
    BUFFER_LOAD_FORMAT_X_TFE_ADDR64_gfx6_gfx7	= 11239,
    BUFFER_LOAD_FORMAT_X_TFE_BOTHEN_gfx10	= 11240,
    BUFFER_LOAD_FORMAT_X_TFE_BOTHEN_gfx11	= 11241,
    BUFFER_LOAD_FORMAT_X_TFE_BOTHEN_gfx6_gfx7	= 11242,
    BUFFER_LOAD_FORMAT_X_TFE_BOTHEN_vi	= 11243,
    BUFFER_LOAD_FORMAT_X_TFE_IDXEN_gfx10	= 11244,
    BUFFER_LOAD_FORMAT_X_TFE_IDXEN_gfx11	= 11245,
    BUFFER_LOAD_FORMAT_X_TFE_IDXEN_gfx6_gfx7	= 11246,
    BUFFER_LOAD_FORMAT_X_TFE_IDXEN_vi	= 11247,
    BUFFER_LOAD_FORMAT_X_TFE_OFFEN_gfx10	= 11248,
    BUFFER_LOAD_FORMAT_X_TFE_OFFEN_gfx11	= 11249,
    BUFFER_LOAD_FORMAT_X_TFE_OFFEN_gfx6_gfx7	= 11250,
    BUFFER_LOAD_FORMAT_X_TFE_OFFEN_vi	= 11251,
    BUFFER_LOAD_FORMAT_X_TFE_OFFSET_gfx10	= 11252,
    BUFFER_LOAD_FORMAT_X_TFE_OFFSET_gfx11	= 11253,
    BUFFER_LOAD_FORMAT_X_TFE_OFFSET_gfx6_gfx7	= 11254,
    BUFFER_LOAD_FORMAT_X_TFE_OFFSET_vi	= 11255,
    BUFFER_LOAD_FORMAT_X_TFE_VBUFFER_BOTHEN_gfx12	= 11256,
    BUFFER_LOAD_FORMAT_X_TFE_VBUFFER_IDXEN_gfx12	= 11257,
    BUFFER_LOAD_FORMAT_X_TFE_VBUFFER_OFFEN_gfx12	= 11258,
    BUFFER_LOAD_FORMAT_X_TFE_VBUFFER_OFFSET_gfx12	= 11259,
    BUFFER_LOAD_FORMAT_X_VBUFFER_BOTHEN_gfx12	= 11260,
    BUFFER_LOAD_FORMAT_X_VBUFFER_IDXEN_gfx12	= 11261,
    BUFFER_LOAD_FORMAT_X_VBUFFER_OFFEN_gfx12	= 11262,
    BUFFER_LOAD_FORMAT_X_VBUFFER_OFFSET_gfx12	= 11263,
    BUFFER_LOAD_LDS_B32_BOTHEN_gfx11	= 11264,
    BUFFER_LOAD_LDS_B32_IDXEN_gfx11	= 11265,
    BUFFER_LOAD_LDS_B32_OFFEN_gfx11	= 11266,
    BUFFER_LOAD_LDS_B32_OFFSET_gfx11	= 11267,
    BUFFER_LOAD_LDS_FORMAT_X_BOTHEN_gfx11	= 11268,
    BUFFER_LOAD_LDS_FORMAT_X_IDXEN_gfx11	= 11269,
    BUFFER_LOAD_LDS_FORMAT_X_OFFEN_gfx11	= 11270,
    BUFFER_LOAD_LDS_FORMAT_X_OFFSET_gfx11	= 11271,
    BUFFER_LOAD_LDS_I16_BOTHEN_gfx11	= 11272,
    BUFFER_LOAD_LDS_I16_IDXEN_gfx11	= 11273,
    BUFFER_LOAD_LDS_I16_OFFEN_gfx11	= 11274,
    BUFFER_LOAD_LDS_I16_OFFSET_gfx11	= 11275,
    BUFFER_LOAD_LDS_I8_BOTHEN_gfx11	= 11276,
    BUFFER_LOAD_LDS_I8_IDXEN_gfx11	= 11277,
    BUFFER_LOAD_LDS_I8_OFFEN_gfx11	= 11278,
    BUFFER_LOAD_LDS_I8_OFFSET_gfx11	= 11279,
    BUFFER_LOAD_LDS_U16_BOTHEN_gfx11	= 11280,
    BUFFER_LOAD_LDS_U16_IDXEN_gfx11	= 11281,
    BUFFER_LOAD_LDS_U16_OFFEN_gfx11	= 11282,
    BUFFER_LOAD_LDS_U16_OFFSET_gfx11	= 11283,
    BUFFER_LOAD_LDS_U8_BOTHEN_gfx11	= 11284,
    BUFFER_LOAD_LDS_U8_IDXEN_gfx11	= 11285,
    BUFFER_LOAD_LDS_U8_OFFEN_gfx11	= 11286,
    BUFFER_LOAD_LDS_U8_OFFSET_gfx11	= 11287,
    BUFFER_LOAD_SBYTE_ADDR64_gfx6_gfx7	= 11288,
    BUFFER_LOAD_SBYTE_BOTHEN_gfx10	= 11289,
    BUFFER_LOAD_SBYTE_BOTHEN_gfx11	= 11290,
    BUFFER_LOAD_SBYTE_BOTHEN_gfx6_gfx7	= 11291,
    BUFFER_LOAD_SBYTE_BOTHEN_gfx90a	= 11292,
    BUFFER_LOAD_SBYTE_BOTHEN_vi	= 11293,
    BUFFER_LOAD_SBYTE_D16_BOTHEN_gfx10	= 11294,
    BUFFER_LOAD_SBYTE_D16_BOTHEN_gfx11	= 11295,
    BUFFER_LOAD_SBYTE_D16_BOTHEN_gfx90a	= 11296,
    BUFFER_LOAD_SBYTE_D16_BOTHEN_vi	= 11297,
    BUFFER_LOAD_SBYTE_D16_HI_BOTHEN_gfx10	= 11298,
    BUFFER_LOAD_SBYTE_D16_HI_BOTHEN_gfx11	= 11299,
    BUFFER_LOAD_SBYTE_D16_HI_BOTHEN_gfx90a	= 11300,
    BUFFER_LOAD_SBYTE_D16_HI_BOTHEN_vi	= 11301,
    BUFFER_LOAD_SBYTE_D16_HI_IDXEN_gfx10	= 11302,
    BUFFER_LOAD_SBYTE_D16_HI_IDXEN_gfx11	= 11303,
    BUFFER_LOAD_SBYTE_D16_HI_IDXEN_gfx90a	= 11304,
    BUFFER_LOAD_SBYTE_D16_HI_IDXEN_vi	= 11305,
    BUFFER_LOAD_SBYTE_D16_HI_OFFEN_gfx10	= 11306,
    BUFFER_LOAD_SBYTE_D16_HI_OFFEN_gfx11	= 11307,
    BUFFER_LOAD_SBYTE_D16_HI_OFFEN_gfx90a	= 11308,
    BUFFER_LOAD_SBYTE_D16_HI_OFFEN_vi	= 11309,
    BUFFER_LOAD_SBYTE_D16_HI_OFFSET_gfx10	= 11310,
    BUFFER_LOAD_SBYTE_D16_HI_OFFSET_gfx11	= 11311,
    BUFFER_LOAD_SBYTE_D16_HI_OFFSET_gfx90a	= 11312,
    BUFFER_LOAD_SBYTE_D16_HI_OFFSET_vi	= 11313,
    BUFFER_LOAD_SBYTE_D16_HI_TFE_BOTHEN_gfx10	= 11314,
    BUFFER_LOAD_SBYTE_D16_HI_TFE_BOTHEN_gfx11	= 11315,
    BUFFER_LOAD_SBYTE_D16_HI_TFE_BOTHEN_vi	= 11316,
    BUFFER_LOAD_SBYTE_D16_HI_TFE_IDXEN_gfx10	= 11317,
    BUFFER_LOAD_SBYTE_D16_HI_TFE_IDXEN_gfx11	= 11318,
    BUFFER_LOAD_SBYTE_D16_HI_TFE_IDXEN_vi	= 11319,
    BUFFER_LOAD_SBYTE_D16_HI_TFE_OFFEN_gfx10	= 11320,
    BUFFER_LOAD_SBYTE_D16_HI_TFE_OFFEN_gfx11	= 11321,
    BUFFER_LOAD_SBYTE_D16_HI_TFE_OFFEN_vi	= 11322,
    BUFFER_LOAD_SBYTE_D16_HI_TFE_OFFSET_gfx10	= 11323,
    BUFFER_LOAD_SBYTE_D16_HI_TFE_OFFSET_gfx11	= 11324,
    BUFFER_LOAD_SBYTE_D16_HI_TFE_OFFSET_vi	= 11325,
    BUFFER_LOAD_SBYTE_D16_HI_TFE_VBUFFER_BOTHEN_gfx12	= 11326,
    BUFFER_LOAD_SBYTE_D16_HI_TFE_VBUFFER_IDXEN_gfx12	= 11327,
    BUFFER_LOAD_SBYTE_D16_HI_TFE_VBUFFER_OFFEN_gfx12	= 11328,
    BUFFER_LOAD_SBYTE_D16_HI_TFE_VBUFFER_OFFSET_gfx12	= 11329,
    BUFFER_LOAD_SBYTE_D16_HI_VBUFFER_BOTHEN_gfx12	= 11330,
    BUFFER_LOAD_SBYTE_D16_HI_VBUFFER_IDXEN_gfx12	= 11331,
    BUFFER_LOAD_SBYTE_D16_HI_VBUFFER_OFFEN_gfx12	= 11332,
    BUFFER_LOAD_SBYTE_D16_HI_VBUFFER_OFFSET_gfx12	= 11333,
    BUFFER_LOAD_SBYTE_D16_IDXEN_gfx10	= 11334,
    BUFFER_LOAD_SBYTE_D16_IDXEN_gfx11	= 11335,
    BUFFER_LOAD_SBYTE_D16_IDXEN_gfx90a	= 11336,
    BUFFER_LOAD_SBYTE_D16_IDXEN_vi	= 11337,
    BUFFER_LOAD_SBYTE_D16_OFFEN_gfx10	= 11338,
    BUFFER_LOAD_SBYTE_D16_OFFEN_gfx11	= 11339,
    BUFFER_LOAD_SBYTE_D16_OFFEN_gfx90a	= 11340,
    BUFFER_LOAD_SBYTE_D16_OFFEN_vi	= 11341,
    BUFFER_LOAD_SBYTE_D16_OFFSET_gfx10	= 11342,
    BUFFER_LOAD_SBYTE_D16_OFFSET_gfx11	= 11343,
    BUFFER_LOAD_SBYTE_D16_OFFSET_gfx90a	= 11344,
    BUFFER_LOAD_SBYTE_D16_OFFSET_vi	= 11345,
    BUFFER_LOAD_SBYTE_D16_TFE_BOTHEN_gfx10	= 11346,
    BUFFER_LOAD_SBYTE_D16_TFE_BOTHEN_gfx11	= 11347,
    BUFFER_LOAD_SBYTE_D16_TFE_BOTHEN_vi	= 11348,
    BUFFER_LOAD_SBYTE_D16_TFE_IDXEN_gfx10	= 11349,
    BUFFER_LOAD_SBYTE_D16_TFE_IDXEN_gfx11	= 11350,
    BUFFER_LOAD_SBYTE_D16_TFE_IDXEN_vi	= 11351,
    BUFFER_LOAD_SBYTE_D16_TFE_OFFEN_gfx10	= 11352,
    BUFFER_LOAD_SBYTE_D16_TFE_OFFEN_gfx11	= 11353,
    BUFFER_LOAD_SBYTE_D16_TFE_OFFEN_vi	= 11354,
    BUFFER_LOAD_SBYTE_D16_TFE_OFFSET_gfx10	= 11355,
    BUFFER_LOAD_SBYTE_D16_TFE_OFFSET_gfx11	= 11356,
    BUFFER_LOAD_SBYTE_D16_TFE_OFFSET_vi	= 11357,
    BUFFER_LOAD_SBYTE_D16_TFE_VBUFFER_BOTHEN_gfx12	= 11358,
    BUFFER_LOAD_SBYTE_D16_TFE_VBUFFER_IDXEN_gfx12	= 11359,
    BUFFER_LOAD_SBYTE_D16_TFE_VBUFFER_OFFEN_gfx12	= 11360,
    BUFFER_LOAD_SBYTE_D16_TFE_VBUFFER_OFFSET_gfx12	= 11361,
    BUFFER_LOAD_SBYTE_D16_VBUFFER_BOTHEN_gfx12	= 11362,
    BUFFER_LOAD_SBYTE_D16_VBUFFER_IDXEN_gfx12	= 11363,
    BUFFER_LOAD_SBYTE_D16_VBUFFER_OFFEN_gfx12	= 11364,
    BUFFER_LOAD_SBYTE_D16_VBUFFER_OFFSET_gfx12	= 11365,
    BUFFER_LOAD_SBYTE_IDXEN_gfx10	= 11366,
    BUFFER_LOAD_SBYTE_IDXEN_gfx11	= 11367,
    BUFFER_LOAD_SBYTE_IDXEN_gfx6_gfx7	= 11368,
    BUFFER_LOAD_SBYTE_IDXEN_gfx90a	= 11369,
    BUFFER_LOAD_SBYTE_IDXEN_vi	= 11370,
    BUFFER_LOAD_SBYTE_LDS_ADDR64_gfx6_gfx7	= 11371,
    BUFFER_LOAD_SBYTE_LDS_BOTHEN_gfx10	= 11372,
    BUFFER_LOAD_SBYTE_LDS_BOTHEN_gfx6_gfx7	= 11373,
    BUFFER_LOAD_SBYTE_LDS_BOTHEN_gfx90a	= 11374,
    BUFFER_LOAD_SBYTE_LDS_BOTHEN_vi	= 11375,
    BUFFER_LOAD_SBYTE_LDS_IDXEN_gfx10	= 11376,
    BUFFER_LOAD_SBYTE_LDS_IDXEN_gfx6_gfx7	= 11377,
    BUFFER_LOAD_SBYTE_LDS_IDXEN_gfx90a	= 11378,
    BUFFER_LOAD_SBYTE_LDS_IDXEN_vi	= 11379,
    BUFFER_LOAD_SBYTE_LDS_OFFEN_gfx10	= 11380,
    BUFFER_LOAD_SBYTE_LDS_OFFEN_gfx6_gfx7	= 11381,
    BUFFER_LOAD_SBYTE_LDS_OFFEN_gfx90a	= 11382,
    BUFFER_LOAD_SBYTE_LDS_OFFEN_vi	= 11383,
    BUFFER_LOAD_SBYTE_LDS_OFFSET_gfx10	= 11384,
    BUFFER_LOAD_SBYTE_LDS_OFFSET_gfx6_gfx7	= 11385,
    BUFFER_LOAD_SBYTE_LDS_OFFSET_gfx90a	= 11386,
    BUFFER_LOAD_SBYTE_LDS_OFFSET_vi	= 11387,
    BUFFER_LOAD_SBYTE_OFFEN_gfx10	= 11388,
    BUFFER_LOAD_SBYTE_OFFEN_gfx11	= 11389,
    BUFFER_LOAD_SBYTE_OFFEN_gfx6_gfx7	= 11390,
    BUFFER_LOAD_SBYTE_OFFEN_gfx90a	= 11391,
    BUFFER_LOAD_SBYTE_OFFEN_vi	= 11392,
    BUFFER_LOAD_SBYTE_OFFSET_gfx10	= 11393,
    BUFFER_LOAD_SBYTE_OFFSET_gfx11	= 11394,
    BUFFER_LOAD_SBYTE_OFFSET_gfx6_gfx7	= 11395,
    BUFFER_LOAD_SBYTE_OFFSET_gfx90a	= 11396,
    BUFFER_LOAD_SBYTE_OFFSET_vi	= 11397,
    BUFFER_LOAD_SBYTE_TFE_ADDR64_gfx6_gfx7	= 11398,
    BUFFER_LOAD_SBYTE_TFE_BOTHEN_gfx10	= 11399,
    BUFFER_LOAD_SBYTE_TFE_BOTHEN_gfx11	= 11400,
    BUFFER_LOAD_SBYTE_TFE_BOTHEN_gfx6_gfx7	= 11401,
    BUFFER_LOAD_SBYTE_TFE_BOTHEN_vi	= 11402,
    BUFFER_LOAD_SBYTE_TFE_IDXEN_gfx10	= 11403,
    BUFFER_LOAD_SBYTE_TFE_IDXEN_gfx11	= 11404,
    BUFFER_LOAD_SBYTE_TFE_IDXEN_gfx6_gfx7	= 11405,
    BUFFER_LOAD_SBYTE_TFE_IDXEN_vi	= 11406,
    BUFFER_LOAD_SBYTE_TFE_OFFEN_gfx10	= 11407,
    BUFFER_LOAD_SBYTE_TFE_OFFEN_gfx11	= 11408,
    BUFFER_LOAD_SBYTE_TFE_OFFEN_gfx6_gfx7	= 11409,
    BUFFER_LOAD_SBYTE_TFE_OFFEN_vi	= 11410,
    BUFFER_LOAD_SBYTE_TFE_OFFSET_gfx10	= 11411,
    BUFFER_LOAD_SBYTE_TFE_OFFSET_gfx11	= 11412,
    BUFFER_LOAD_SBYTE_TFE_OFFSET_gfx6_gfx7	= 11413,
    BUFFER_LOAD_SBYTE_TFE_OFFSET_vi	= 11414,
    BUFFER_LOAD_SBYTE_TFE_VBUFFER_BOTHEN_gfx12	= 11415,
    BUFFER_LOAD_SBYTE_TFE_VBUFFER_IDXEN_gfx12	= 11416,
    BUFFER_LOAD_SBYTE_TFE_VBUFFER_OFFEN_gfx12	= 11417,
    BUFFER_LOAD_SBYTE_TFE_VBUFFER_OFFSET_gfx12	= 11418,
    BUFFER_LOAD_SBYTE_VBUFFER_BOTHEN_gfx12	= 11419,
    BUFFER_LOAD_SBYTE_VBUFFER_IDXEN_gfx12	= 11420,
    BUFFER_LOAD_SBYTE_VBUFFER_OFFEN_gfx12	= 11421,
    BUFFER_LOAD_SBYTE_VBUFFER_OFFSET_gfx12	= 11422,
    BUFFER_LOAD_SHORT_D16_BOTHEN_gfx10	= 11423,
    BUFFER_LOAD_SHORT_D16_BOTHEN_gfx11	= 11424,
    BUFFER_LOAD_SHORT_D16_BOTHEN_gfx90a	= 11425,
    BUFFER_LOAD_SHORT_D16_BOTHEN_vi	= 11426,
    BUFFER_LOAD_SHORT_D16_HI_BOTHEN_gfx10	= 11427,
    BUFFER_LOAD_SHORT_D16_HI_BOTHEN_gfx11	= 11428,
    BUFFER_LOAD_SHORT_D16_HI_BOTHEN_gfx90a	= 11429,
    BUFFER_LOAD_SHORT_D16_HI_BOTHEN_vi	= 11430,
    BUFFER_LOAD_SHORT_D16_HI_IDXEN_gfx10	= 11431,
    BUFFER_LOAD_SHORT_D16_HI_IDXEN_gfx11	= 11432,
    BUFFER_LOAD_SHORT_D16_HI_IDXEN_gfx90a	= 11433,
    BUFFER_LOAD_SHORT_D16_HI_IDXEN_vi	= 11434,
    BUFFER_LOAD_SHORT_D16_HI_OFFEN_gfx10	= 11435,
    BUFFER_LOAD_SHORT_D16_HI_OFFEN_gfx11	= 11436,
    BUFFER_LOAD_SHORT_D16_HI_OFFEN_gfx90a	= 11437,
    BUFFER_LOAD_SHORT_D16_HI_OFFEN_vi	= 11438,
    BUFFER_LOAD_SHORT_D16_HI_OFFSET_gfx10	= 11439,
    BUFFER_LOAD_SHORT_D16_HI_OFFSET_gfx11	= 11440,
    BUFFER_LOAD_SHORT_D16_HI_OFFSET_gfx90a	= 11441,
    BUFFER_LOAD_SHORT_D16_HI_OFFSET_vi	= 11442,
    BUFFER_LOAD_SHORT_D16_HI_TFE_BOTHEN_gfx10	= 11443,
    BUFFER_LOAD_SHORT_D16_HI_TFE_BOTHEN_gfx11	= 11444,
    BUFFER_LOAD_SHORT_D16_HI_TFE_BOTHEN_vi	= 11445,
    BUFFER_LOAD_SHORT_D16_HI_TFE_IDXEN_gfx10	= 11446,
    BUFFER_LOAD_SHORT_D16_HI_TFE_IDXEN_gfx11	= 11447,
    BUFFER_LOAD_SHORT_D16_HI_TFE_IDXEN_vi	= 11448,
    BUFFER_LOAD_SHORT_D16_HI_TFE_OFFEN_gfx10	= 11449,
    BUFFER_LOAD_SHORT_D16_HI_TFE_OFFEN_gfx11	= 11450,
    BUFFER_LOAD_SHORT_D16_HI_TFE_OFFEN_vi	= 11451,
    BUFFER_LOAD_SHORT_D16_HI_TFE_OFFSET_gfx10	= 11452,
    BUFFER_LOAD_SHORT_D16_HI_TFE_OFFSET_gfx11	= 11453,
    BUFFER_LOAD_SHORT_D16_HI_TFE_OFFSET_vi	= 11454,
    BUFFER_LOAD_SHORT_D16_HI_TFE_VBUFFER_BOTHEN_gfx12	= 11455,
    BUFFER_LOAD_SHORT_D16_HI_TFE_VBUFFER_IDXEN_gfx12	= 11456,
    BUFFER_LOAD_SHORT_D16_HI_TFE_VBUFFER_OFFEN_gfx12	= 11457,
    BUFFER_LOAD_SHORT_D16_HI_TFE_VBUFFER_OFFSET_gfx12	= 11458,
    BUFFER_LOAD_SHORT_D16_HI_VBUFFER_BOTHEN_gfx12	= 11459,
    BUFFER_LOAD_SHORT_D16_HI_VBUFFER_IDXEN_gfx12	= 11460,
    BUFFER_LOAD_SHORT_D16_HI_VBUFFER_OFFEN_gfx12	= 11461,
    BUFFER_LOAD_SHORT_D16_HI_VBUFFER_OFFSET_gfx12	= 11462,
    BUFFER_LOAD_SHORT_D16_IDXEN_gfx10	= 11463,
    BUFFER_LOAD_SHORT_D16_IDXEN_gfx11	= 11464,
    BUFFER_LOAD_SHORT_D16_IDXEN_gfx90a	= 11465,
    BUFFER_LOAD_SHORT_D16_IDXEN_vi	= 11466,
    BUFFER_LOAD_SHORT_D16_OFFEN_gfx10	= 11467,
    BUFFER_LOAD_SHORT_D16_OFFEN_gfx11	= 11468,
    BUFFER_LOAD_SHORT_D16_OFFEN_gfx90a	= 11469,
    BUFFER_LOAD_SHORT_D16_OFFEN_vi	= 11470,
    BUFFER_LOAD_SHORT_D16_OFFSET_gfx10	= 11471,
    BUFFER_LOAD_SHORT_D16_OFFSET_gfx11	= 11472,
    BUFFER_LOAD_SHORT_D16_OFFSET_gfx90a	= 11473,
    BUFFER_LOAD_SHORT_D16_OFFSET_vi	= 11474,
    BUFFER_LOAD_SHORT_D16_TFE_BOTHEN_gfx10	= 11475,
    BUFFER_LOAD_SHORT_D16_TFE_BOTHEN_gfx11	= 11476,
    BUFFER_LOAD_SHORT_D16_TFE_BOTHEN_vi	= 11477,
    BUFFER_LOAD_SHORT_D16_TFE_IDXEN_gfx10	= 11478,
    BUFFER_LOAD_SHORT_D16_TFE_IDXEN_gfx11	= 11479,
    BUFFER_LOAD_SHORT_D16_TFE_IDXEN_vi	= 11480,
    BUFFER_LOAD_SHORT_D16_TFE_OFFEN_gfx10	= 11481,
    BUFFER_LOAD_SHORT_D16_TFE_OFFEN_gfx11	= 11482,
    BUFFER_LOAD_SHORT_D16_TFE_OFFEN_vi	= 11483,
    BUFFER_LOAD_SHORT_D16_TFE_OFFSET_gfx10	= 11484,
    BUFFER_LOAD_SHORT_D16_TFE_OFFSET_gfx11	= 11485,
    BUFFER_LOAD_SHORT_D16_TFE_OFFSET_vi	= 11486,
    BUFFER_LOAD_SHORT_D16_TFE_VBUFFER_BOTHEN_gfx12	= 11487,
    BUFFER_LOAD_SHORT_D16_TFE_VBUFFER_IDXEN_gfx12	= 11488,
    BUFFER_LOAD_SHORT_D16_TFE_VBUFFER_OFFEN_gfx12	= 11489,
    BUFFER_LOAD_SHORT_D16_TFE_VBUFFER_OFFSET_gfx12	= 11490,
    BUFFER_LOAD_SHORT_D16_VBUFFER_BOTHEN_gfx12	= 11491,
    BUFFER_LOAD_SHORT_D16_VBUFFER_IDXEN_gfx12	= 11492,
    BUFFER_LOAD_SHORT_D16_VBUFFER_OFFEN_gfx12	= 11493,
    BUFFER_LOAD_SHORT_D16_VBUFFER_OFFSET_gfx12	= 11494,
    BUFFER_LOAD_SSHORT_ADDR64_gfx6_gfx7	= 11495,
    BUFFER_LOAD_SSHORT_BOTHEN_gfx10	= 11496,
    BUFFER_LOAD_SSHORT_BOTHEN_gfx11	= 11497,
    BUFFER_LOAD_SSHORT_BOTHEN_gfx6_gfx7	= 11498,
    BUFFER_LOAD_SSHORT_BOTHEN_gfx90a	= 11499,
    BUFFER_LOAD_SSHORT_BOTHEN_vi	= 11500,
    BUFFER_LOAD_SSHORT_IDXEN_gfx10	= 11501,
    BUFFER_LOAD_SSHORT_IDXEN_gfx11	= 11502,
    BUFFER_LOAD_SSHORT_IDXEN_gfx6_gfx7	= 11503,
    BUFFER_LOAD_SSHORT_IDXEN_gfx90a	= 11504,
    BUFFER_LOAD_SSHORT_IDXEN_vi	= 11505,
    BUFFER_LOAD_SSHORT_LDS_ADDR64_gfx6_gfx7	= 11506,
    BUFFER_LOAD_SSHORT_LDS_BOTHEN_gfx10	= 11507,
    BUFFER_LOAD_SSHORT_LDS_BOTHEN_gfx6_gfx7	= 11508,
    BUFFER_LOAD_SSHORT_LDS_BOTHEN_gfx90a	= 11509,
    BUFFER_LOAD_SSHORT_LDS_BOTHEN_vi	= 11510,
    BUFFER_LOAD_SSHORT_LDS_IDXEN_gfx10	= 11511,
    BUFFER_LOAD_SSHORT_LDS_IDXEN_gfx6_gfx7	= 11512,
    BUFFER_LOAD_SSHORT_LDS_IDXEN_gfx90a	= 11513,
    BUFFER_LOAD_SSHORT_LDS_IDXEN_vi	= 11514,
    BUFFER_LOAD_SSHORT_LDS_OFFEN_gfx10	= 11515,
    BUFFER_LOAD_SSHORT_LDS_OFFEN_gfx6_gfx7	= 11516,
    BUFFER_LOAD_SSHORT_LDS_OFFEN_gfx90a	= 11517,
    BUFFER_LOAD_SSHORT_LDS_OFFEN_vi	= 11518,
    BUFFER_LOAD_SSHORT_LDS_OFFSET_gfx10	= 11519,
    BUFFER_LOAD_SSHORT_LDS_OFFSET_gfx6_gfx7	= 11520,
    BUFFER_LOAD_SSHORT_LDS_OFFSET_gfx90a	= 11521,
    BUFFER_LOAD_SSHORT_LDS_OFFSET_vi	= 11522,
    BUFFER_LOAD_SSHORT_OFFEN_gfx10	= 11523,
    BUFFER_LOAD_SSHORT_OFFEN_gfx11	= 11524,
    BUFFER_LOAD_SSHORT_OFFEN_gfx6_gfx7	= 11525,
    BUFFER_LOAD_SSHORT_OFFEN_gfx90a	= 11526,
    BUFFER_LOAD_SSHORT_OFFEN_vi	= 11527,
    BUFFER_LOAD_SSHORT_OFFSET_gfx10	= 11528,
    BUFFER_LOAD_SSHORT_OFFSET_gfx11	= 11529,
    BUFFER_LOAD_SSHORT_OFFSET_gfx6_gfx7	= 11530,
    BUFFER_LOAD_SSHORT_OFFSET_gfx90a	= 11531,
    BUFFER_LOAD_SSHORT_OFFSET_vi	= 11532,
    BUFFER_LOAD_SSHORT_TFE_ADDR64_gfx6_gfx7	= 11533,
    BUFFER_LOAD_SSHORT_TFE_BOTHEN_gfx10	= 11534,
    BUFFER_LOAD_SSHORT_TFE_BOTHEN_gfx11	= 11535,
    BUFFER_LOAD_SSHORT_TFE_BOTHEN_gfx6_gfx7	= 11536,
    BUFFER_LOAD_SSHORT_TFE_BOTHEN_vi	= 11537,
    BUFFER_LOAD_SSHORT_TFE_IDXEN_gfx10	= 11538,
    BUFFER_LOAD_SSHORT_TFE_IDXEN_gfx11	= 11539,
    BUFFER_LOAD_SSHORT_TFE_IDXEN_gfx6_gfx7	= 11540,
    BUFFER_LOAD_SSHORT_TFE_IDXEN_vi	= 11541,
    BUFFER_LOAD_SSHORT_TFE_OFFEN_gfx10	= 11542,
    BUFFER_LOAD_SSHORT_TFE_OFFEN_gfx11	= 11543,
    BUFFER_LOAD_SSHORT_TFE_OFFEN_gfx6_gfx7	= 11544,
    BUFFER_LOAD_SSHORT_TFE_OFFEN_vi	= 11545,
    BUFFER_LOAD_SSHORT_TFE_OFFSET_gfx10	= 11546,
    BUFFER_LOAD_SSHORT_TFE_OFFSET_gfx11	= 11547,
    BUFFER_LOAD_SSHORT_TFE_OFFSET_gfx6_gfx7	= 11548,
    BUFFER_LOAD_SSHORT_TFE_OFFSET_vi	= 11549,
    BUFFER_LOAD_SSHORT_TFE_VBUFFER_BOTHEN_gfx12	= 11550,
    BUFFER_LOAD_SSHORT_TFE_VBUFFER_IDXEN_gfx12	= 11551,
    BUFFER_LOAD_SSHORT_TFE_VBUFFER_OFFEN_gfx12	= 11552,
    BUFFER_LOAD_SSHORT_TFE_VBUFFER_OFFSET_gfx12	= 11553,
    BUFFER_LOAD_SSHORT_VBUFFER_BOTHEN_gfx12	= 11554,
    BUFFER_LOAD_SSHORT_VBUFFER_IDXEN_gfx12	= 11555,
    BUFFER_LOAD_SSHORT_VBUFFER_OFFEN_gfx12	= 11556,
    BUFFER_LOAD_SSHORT_VBUFFER_OFFSET_gfx12	= 11557,
    BUFFER_LOAD_UBYTE_ADDR64_gfx6_gfx7	= 11558,
    BUFFER_LOAD_UBYTE_BOTHEN_gfx10	= 11559,
    BUFFER_LOAD_UBYTE_BOTHEN_gfx11	= 11560,
    BUFFER_LOAD_UBYTE_BOTHEN_gfx6_gfx7	= 11561,
    BUFFER_LOAD_UBYTE_BOTHEN_gfx90a	= 11562,
    BUFFER_LOAD_UBYTE_BOTHEN_vi	= 11563,
    BUFFER_LOAD_UBYTE_D16_BOTHEN_gfx10	= 11564,
    BUFFER_LOAD_UBYTE_D16_BOTHEN_gfx11	= 11565,
    BUFFER_LOAD_UBYTE_D16_BOTHEN_gfx90a	= 11566,
    BUFFER_LOAD_UBYTE_D16_BOTHEN_vi	= 11567,
    BUFFER_LOAD_UBYTE_D16_HI_BOTHEN_gfx10	= 11568,
    BUFFER_LOAD_UBYTE_D16_HI_BOTHEN_gfx11	= 11569,
    BUFFER_LOAD_UBYTE_D16_HI_BOTHEN_gfx90a	= 11570,
    BUFFER_LOAD_UBYTE_D16_HI_BOTHEN_vi	= 11571,
    BUFFER_LOAD_UBYTE_D16_HI_IDXEN_gfx10	= 11572,
    BUFFER_LOAD_UBYTE_D16_HI_IDXEN_gfx11	= 11573,
    BUFFER_LOAD_UBYTE_D16_HI_IDXEN_gfx90a	= 11574,
    BUFFER_LOAD_UBYTE_D16_HI_IDXEN_vi	= 11575,
    BUFFER_LOAD_UBYTE_D16_HI_OFFEN_gfx10	= 11576,
    BUFFER_LOAD_UBYTE_D16_HI_OFFEN_gfx11	= 11577,
    BUFFER_LOAD_UBYTE_D16_HI_OFFEN_gfx90a	= 11578,
    BUFFER_LOAD_UBYTE_D16_HI_OFFEN_vi	= 11579,
    BUFFER_LOAD_UBYTE_D16_HI_OFFSET_gfx10	= 11580,
    BUFFER_LOAD_UBYTE_D16_HI_OFFSET_gfx11	= 11581,
    BUFFER_LOAD_UBYTE_D16_HI_OFFSET_gfx90a	= 11582,
    BUFFER_LOAD_UBYTE_D16_HI_OFFSET_vi	= 11583,
    BUFFER_LOAD_UBYTE_D16_HI_TFE_BOTHEN_gfx10	= 11584,
    BUFFER_LOAD_UBYTE_D16_HI_TFE_BOTHEN_gfx11	= 11585,
    BUFFER_LOAD_UBYTE_D16_HI_TFE_BOTHEN_vi	= 11586,
    BUFFER_LOAD_UBYTE_D16_HI_TFE_IDXEN_gfx10	= 11587,
    BUFFER_LOAD_UBYTE_D16_HI_TFE_IDXEN_gfx11	= 11588,
    BUFFER_LOAD_UBYTE_D16_HI_TFE_IDXEN_vi	= 11589,
    BUFFER_LOAD_UBYTE_D16_HI_TFE_OFFEN_gfx10	= 11590,
    BUFFER_LOAD_UBYTE_D16_HI_TFE_OFFEN_gfx11	= 11591,
    BUFFER_LOAD_UBYTE_D16_HI_TFE_OFFEN_vi	= 11592,
    BUFFER_LOAD_UBYTE_D16_HI_TFE_OFFSET_gfx10	= 11593,
    BUFFER_LOAD_UBYTE_D16_HI_TFE_OFFSET_gfx11	= 11594,
    BUFFER_LOAD_UBYTE_D16_HI_TFE_OFFSET_vi	= 11595,
    BUFFER_LOAD_UBYTE_D16_HI_TFE_VBUFFER_BOTHEN_gfx12	= 11596,
    BUFFER_LOAD_UBYTE_D16_HI_TFE_VBUFFER_IDXEN_gfx12	= 11597,
    BUFFER_LOAD_UBYTE_D16_HI_TFE_VBUFFER_OFFEN_gfx12	= 11598,
    BUFFER_LOAD_UBYTE_D16_HI_TFE_VBUFFER_OFFSET_gfx12	= 11599,
    BUFFER_LOAD_UBYTE_D16_HI_VBUFFER_BOTHEN_gfx12	= 11600,
    BUFFER_LOAD_UBYTE_D16_HI_VBUFFER_IDXEN_gfx12	= 11601,
    BUFFER_LOAD_UBYTE_D16_HI_VBUFFER_OFFEN_gfx12	= 11602,
    BUFFER_LOAD_UBYTE_D16_HI_VBUFFER_OFFSET_gfx12	= 11603,
    BUFFER_LOAD_UBYTE_D16_IDXEN_gfx10	= 11604,
    BUFFER_LOAD_UBYTE_D16_IDXEN_gfx11	= 11605,
    BUFFER_LOAD_UBYTE_D16_IDXEN_gfx90a	= 11606,
    BUFFER_LOAD_UBYTE_D16_IDXEN_vi	= 11607,
    BUFFER_LOAD_UBYTE_D16_OFFEN_gfx10	= 11608,
    BUFFER_LOAD_UBYTE_D16_OFFEN_gfx11	= 11609,
    BUFFER_LOAD_UBYTE_D16_OFFEN_gfx90a	= 11610,
    BUFFER_LOAD_UBYTE_D16_OFFEN_vi	= 11611,
    BUFFER_LOAD_UBYTE_D16_OFFSET_gfx10	= 11612,
    BUFFER_LOAD_UBYTE_D16_OFFSET_gfx11	= 11613,
    BUFFER_LOAD_UBYTE_D16_OFFSET_gfx90a	= 11614,
    BUFFER_LOAD_UBYTE_D16_OFFSET_vi	= 11615,
    BUFFER_LOAD_UBYTE_D16_TFE_BOTHEN_gfx10	= 11616,
    BUFFER_LOAD_UBYTE_D16_TFE_BOTHEN_gfx11	= 11617,
    BUFFER_LOAD_UBYTE_D16_TFE_BOTHEN_vi	= 11618,
    BUFFER_LOAD_UBYTE_D16_TFE_IDXEN_gfx10	= 11619,
    BUFFER_LOAD_UBYTE_D16_TFE_IDXEN_gfx11	= 11620,
    BUFFER_LOAD_UBYTE_D16_TFE_IDXEN_vi	= 11621,
    BUFFER_LOAD_UBYTE_D16_TFE_OFFEN_gfx10	= 11622,
    BUFFER_LOAD_UBYTE_D16_TFE_OFFEN_gfx11	= 11623,
    BUFFER_LOAD_UBYTE_D16_TFE_OFFEN_vi	= 11624,
    BUFFER_LOAD_UBYTE_D16_TFE_OFFSET_gfx10	= 11625,
    BUFFER_LOAD_UBYTE_D16_TFE_OFFSET_gfx11	= 11626,
    BUFFER_LOAD_UBYTE_D16_TFE_OFFSET_vi	= 11627,
    BUFFER_LOAD_UBYTE_D16_TFE_VBUFFER_BOTHEN_gfx12	= 11628,
    BUFFER_LOAD_UBYTE_D16_TFE_VBUFFER_IDXEN_gfx12	= 11629,
    BUFFER_LOAD_UBYTE_D16_TFE_VBUFFER_OFFEN_gfx12	= 11630,
    BUFFER_LOAD_UBYTE_D16_TFE_VBUFFER_OFFSET_gfx12	= 11631,
    BUFFER_LOAD_UBYTE_D16_VBUFFER_BOTHEN_gfx12	= 11632,
    BUFFER_LOAD_UBYTE_D16_VBUFFER_IDXEN_gfx12	= 11633,
    BUFFER_LOAD_UBYTE_D16_VBUFFER_OFFEN_gfx12	= 11634,
    BUFFER_LOAD_UBYTE_D16_VBUFFER_OFFSET_gfx12	= 11635,
    BUFFER_LOAD_UBYTE_IDXEN_gfx10	= 11636,
    BUFFER_LOAD_UBYTE_IDXEN_gfx11	= 11637,
    BUFFER_LOAD_UBYTE_IDXEN_gfx6_gfx7	= 11638,
    BUFFER_LOAD_UBYTE_IDXEN_gfx90a	= 11639,
    BUFFER_LOAD_UBYTE_IDXEN_vi	= 11640,
    BUFFER_LOAD_UBYTE_LDS_ADDR64_gfx6_gfx7	= 11641,
    BUFFER_LOAD_UBYTE_LDS_BOTHEN_gfx10	= 11642,
    BUFFER_LOAD_UBYTE_LDS_BOTHEN_gfx6_gfx7	= 11643,
    BUFFER_LOAD_UBYTE_LDS_BOTHEN_gfx90a	= 11644,
    BUFFER_LOAD_UBYTE_LDS_BOTHEN_vi	= 11645,
    BUFFER_LOAD_UBYTE_LDS_IDXEN_gfx10	= 11646,
    BUFFER_LOAD_UBYTE_LDS_IDXEN_gfx6_gfx7	= 11647,
    BUFFER_LOAD_UBYTE_LDS_IDXEN_gfx90a	= 11648,
    BUFFER_LOAD_UBYTE_LDS_IDXEN_vi	= 11649,
    BUFFER_LOAD_UBYTE_LDS_OFFEN_gfx10	= 11650,
    BUFFER_LOAD_UBYTE_LDS_OFFEN_gfx6_gfx7	= 11651,
    BUFFER_LOAD_UBYTE_LDS_OFFEN_gfx90a	= 11652,
    BUFFER_LOAD_UBYTE_LDS_OFFEN_vi	= 11653,
    BUFFER_LOAD_UBYTE_LDS_OFFSET_gfx10	= 11654,
    BUFFER_LOAD_UBYTE_LDS_OFFSET_gfx6_gfx7	= 11655,
    BUFFER_LOAD_UBYTE_LDS_OFFSET_gfx90a	= 11656,
    BUFFER_LOAD_UBYTE_LDS_OFFSET_vi	= 11657,
    BUFFER_LOAD_UBYTE_OFFEN_gfx10	= 11658,
    BUFFER_LOAD_UBYTE_OFFEN_gfx11	= 11659,
    BUFFER_LOAD_UBYTE_OFFEN_gfx6_gfx7	= 11660,
    BUFFER_LOAD_UBYTE_OFFEN_gfx90a	= 11661,
    BUFFER_LOAD_UBYTE_OFFEN_vi	= 11662,
    BUFFER_LOAD_UBYTE_OFFSET_gfx10	= 11663,
    BUFFER_LOAD_UBYTE_OFFSET_gfx11	= 11664,
    BUFFER_LOAD_UBYTE_OFFSET_gfx6_gfx7	= 11665,
    BUFFER_LOAD_UBYTE_OFFSET_gfx90a	= 11666,
    BUFFER_LOAD_UBYTE_OFFSET_vi	= 11667,
    BUFFER_LOAD_UBYTE_TFE_ADDR64_gfx6_gfx7	= 11668,
    BUFFER_LOAD_UBYTE_TFE_BOTHEN_gfx10	= 11669,
    BUFFER_LOAD_UBYTE_TFE_BOTHEN_gfx11	= 11670,
    BUFFER_LOAD_UBYTE_TFE_BOTHEN_gfx6_gfx7	= 11671,
    BUFFER_LOAD_UBYTE_TFE_BOTHEN_vi	= 11672,
    BUFFER_LOAD_UBYTE_TFE_IDXEN_gfx10	= 11673,
    BUFFER_LOAD_UBYTE_TFE_IDXEN_gfx11	= 11674,
    BUFFER_LOAD_UBYTE_TFE_IDXEN_gfx6_gfx7	= 11675,
    BUFFER_LOAD_UBYTE_TFE_IDXEN_vi	= 11676,
    BUFFER_LOAD_UBYTE_TFE_OFFEN_gfx10	= 11677,
    BUFFER_LOAD_UBYTE_TFE_OFFEN_gfx11	= 11678,
    BUFFER_LOAD_UBYTE_TFE_OFFEN_gfx6_gfx7	= 11679,
    BUFFER_LOAD_UBYTE_TFE_OFFEN_vi	= 11680,
    BUFFER_LOAD_UBYTE_TFE_OFFSET_gfx10	= 11681,
    BUFFER_LOAD_UBYTE_TFE_OFFSET_gfx11	= 11682,
    BUFFER_LOAD_UBYTE_TFE_OFFSET_gfx6_gfx7	= 11683,
    BUFFER_LOAD_UBYTE_TFE_OFFSET_vi	= 11684,
    BUFFER_LOAD_UBYTE_TFE_VBUFFER_BOTHEN_gfx12	= 11685,
    BUFFER_LOAD_UBYTE_TFE_VBUFFER_IDXEN_gfx12	= 11686,
    BUFFER_LOAD_UBYTE_TFE_VBUFFER_OFFEN_gfx12	= 11687,
    BUFFER_LOAD_UBYTE_TFE_VBUFFER_OFFSET_gfx12	= 11688,
    BUFFER_LOAD_UBYTE_VBUFFER_BOTHEN_gfx12	= 11689,
    BUFFER_LOAD_UBYTE_VBUFFER_IDXEN_gfx12	= 11690,
    BUFFER_LOAD_UBYTE_VBUFFER_OFFEN_gfx12	= 11691,
    BUFFER_LOAD_UBYTE_VBUFFER_OFFSET_gfx12	= 11692,
    BUFFER_LOAD_USHORT_ADDR64_gfx6_gfx7	= 11693,
    BUFFER_LOAD_USHORT_BOTHEN_gfx10	= 11694,
    BUFFER_LOAD_USHORT_BOTHEN_gfx11	= 11695,
    BUFFER_LOAD_USHORT_BOTHEN_gfx6_gfx7	= 11696,
    BUFFER_LOAD_USHORT_BOTHEN_gfx90a	= 11697,
    BUFFER_LOAD_USHORT_BOTHEN_vi	= 11698,
    BUFFER_LOAD_USHORT_IDXEN_gfx10	= 11699,
    BUFFER_LOAD_USHORT_IDXEN_gfx11	= 11700,
    BUFFER_LOAD_USHORT_IDXEN_gfx6_gfx7	= 11701,
    BUFFER_LOAD_USHORT_IDXEN_gfx90a	= 11702,
    BUFFER_LOAD_USHORT_IDXEN_vi	= 11703,
    BUFFER_LOAD_USHORT_LDS_ADDR64_gfx6_gfx7	= 11704,
    BUFFER_LOAD_USHORT_LDS_BOTHEN_gfx10	= 11705,
    BUFFER_LOAD_USHORT_LDS_BOTHEN_gfx6_gfx7	= 11706,
    BUFFER_LOAD_USHORT_LDS_BOTHEN_gfx90a	= 11707,
    BUFFER_LOAD_USHORT_LDS_BOTHEN_vi	= 11708,
    BUFFER_LOAD_USHORT_LDS_IDXEN_gfx10	= 11709,
    BUFFER_LOAD_USHORT_LDS_IDXEN_gfx6_gfx7	= 11710,
    BUFFER_LOAD_USHORT_LDS_IDXEN_gfx90a	= 11711,
    BUFFER_LOAD_USHORT_LDS_IDXEN_vi	= 11712,
    BUFFER_LOAD_USHORT_LDS_OFFEN_gfx10	= 11713,
    BUFFER_LOAD_USHORT_LDS_OFFEN_gfx6_gfx7	= 11714,
    BUFFER_LOAD_USHORT_LDS_OFFEN_gfx90a	= 11715,
    BUFFER_LOAD_USHORT_LDS_OFFEN_vi	= 11716,
    BUFFER_LOAD_USHORT_LDS_OFFSET_gfx10	= 11717,
    BUFFER_LOAD_USHORT_LDS_OFFSET_gfx6_gfx7	= 11718,
    BUFFER_LOAD_USHORT_LDS_OFFSET_gfx90a	= 11719,
    BUFFER_LOAD_USHORT_LDS_OFFSET_vi	= 11720,
    BUFFER_LOAD_USHORT_OFFEN_gfx10	= 11721,
    BUFFER_LOAD_USHORT_OFFEN_gfx11	= 11722,
    BUFFER_LOAD_USHORT_OFFEN_gfx6_gfx7	= 11723,
    BUFFER_LOAD_USHORT_OFFEN_gfx90a	= 11724,
    BUFFER_LOAD_USHORT_OFFEN_vi	= 11725,
    BUFFER_LOAD_USHORT_OFFSET_gfx10	= 11726,
    BUFFER_LOAD_USHORT_OFFSET_gfx11	= 11727,
    BUFFER_LOAD_USHORT_OFFSET_gfx6_gfx7	= 11728,
    BUFFER_LOAD_USHORT_OFFSET_gfx90a	= 11729,
    BUFFER_LOAD_USHORT_OFFSET_vi	= 11730,
    BUFFER_LOAD_USHORT_TFE_ADDR64_gfx6_gfx7	= 11731,
    BUFFER_LOAD_USHORT_TFE_BOTHEN_gfx10	= 11732,
    BUFFER_LOAD_USHORT_TFE_BOTHEN_gfx11	= 11733,
    BUFFER_LOAD_USHORT_TFE_BOTHEN_gfx6_gfx7	= 11734,
    BUFFER_LOAD_USHORT_TFE_BOTHEN_vi	= 11735,
    BUFFER_LOAD_USHORT_TFE_IDXEN_gfx10	= 11736,
    BUFFER_LOAD_USHORT_TFE_IDXEN_gfx11	= 11737,
    BUFFER_LOAD_USHORT_TFE_IDXEN_gfx6_gfx7	= 11738,
    BUFFER_LOAD_USHORT_TFE_IDXEN_vi	= 11739,
    BUFFER_LOAD_USHORT_TFE_OFFEN_gfx10	= 11740,
    BUFFER_LOAD_USHORT_TFE_OFFEN_gfx11	= 11741,
    BUFFER_LOAD_USHORT_TFE_OFFEN_gfx6_gfx7	= 11742,
    BUFFER_LOAD_USHORT_TFE_OFFEN_vi	= 11743,
    BUFFER_LOAD_USHORT_TFE_OFFSET_gfx10	= 11744,
    BUFFER_LOAD_USHORT_TFE_OFFSET_gfx11	= 11745,
    BUFFER_LOAD_USHORT_TFE_OFFSET_gfx6_gfx7	= 11746,
    BUFFER_LOAD_USHORT_TFE_OFFSET_vi	= 11747,
    BUFFER_LOAD_USHORT_TFE_VBUFFER_BOTHEN_gfx12	= 11748,
    BUFFER_LOAD_USHORT_TFE_VBUFFER_IDXEN_gfx12	= 11749,
    BUFFER_LOAD_USHORT_TFE_VBUFFER_OFFEN_gfx12	= 11750,
    BUFFER_LOAD_USHORT_TFE_VBUFFER_OFFSET_gfx12	= 11751,
    BUFFER_LOAD_USHORT_VBUFFER_BOTHEN_gfx12	= 11752,
    BUFFER_LOAD_USHORT_VBUFFER_IDXEN_gfx12	= 11753,
    BUFFER_LOAD_USHORT_VBUFFER_OFFEN_gfx12	= 11754,
    BUFFER_LOAD_USHORT_VBUFFER_OFFSET_gfx12	= 11755,
    BUFFER_STORE_BYTE_ADDR64_gfx6_gfx7	= 11756,
    BUFFER_STORE_BYTE_BOTHEN_gfx10	= 11757,
    BUFFER_STORE_BYTE_BOTHEN_gfx11	= 11758,
    BUFFER_STORE_BYTE_BOTHEN_gfx6_gfx7	= 11759,
    BUFFER_STORE_BYTE_BOTHEN_gfx90a	= 11760,
    BUFFER_STORE_BYTE_BOTHEN_vi	= 11761,
    BUFFER_STORE_BYTE_D16_HI_BOTHEN_gfx10	= 11762,
    BUFFER_STORE_BYTE_D16_HI_BOTHEN_gfx11	= 11763,
    BUFFER_STORE_BYTE_D16_HI_BOTHEN_gfx90a	= 11764,
    BUFFER_STORE_BYTE_D16_HI_BOTHEN_vi	= 11765,
    BUFFER_STORE_BYTE_D16_HI_IDXEN_gfx10	= 11766,
    BUFFER_STORE_BYTE_D16_HI_IDXEN_gfx11	= 11767,
    BUFFER_STORE_BYTE_D16_HI_IDXEN_gfx90a	= 11768,
    BUFFER_STORE_BYTE_D16_HI_IDXEN_vi	= 11769,
    BUFFER_STORE_BYTE_D16_HI_OFFEN_gfx10	= 11770,
    BUFFER_STORE_BYTE_D16_HI_OFFEN_gfx11	= 11771,
    BUFFER_STORE_BYTE_D16_HI_OFFEN_gfx90a	= 11772,
    BUFFER_STORE_BYTE_D16_HI_OFFEN_vi	= 11773,
    BUFFER_STORE_BYTE_D16_HI_OFFSET_gfx10	= 11774,
    BUFFER_STORE_BYTE_D16_HI_OFFSET_gfx11	= 11775,
    BUFFER_STORE_BYTE_D16_HI_OFFSET_gfx90a	= 11776,
    BUFFER_STORE_BYTE_D16_HI_OFFSET_vi	= 11777,
    BUFFER_STORE_BYTE_D16_HI_TFE_BOTHEN_gfx10	= 11778,
    BUFFER_STORE_BYTE_D16_HI_TFE_BOTHEN_gfx11	= 11779,
    BUFFER_STORE_BYTE_D16_HI_TFE_BOTHEN_vi	= 11780,
    BUFFER_STORE_BYTE_D16_HI_TFE_IDXEN_gfx10	= 11781,
    BUFFER_STORE_BYTE_D16_HI_TFE_IDXEN_gfx11	= 11782,
    BUFFER_STORE_BYTE_D16_HI_TFE_IDXEN_vi	= 11783,
    BUFFER_STORE_BYTE_D16_HI_TFE_OFFEN_gfx10	= 11784,
    BUFFER_STORE_BYTE_D16_HI_TFE_OFFEN_gfx11	= 11785,
    BUFFER_STORE_BYTE_D16_HI_TFE_OFFEN_vi	= 11786,
    BUFFER_STORE_BYTE_D16_HI_TFE_OFFSET_gfx10	= 11787,
    BUFFER_STORE_BYTE_D16_HI_TFE_OFFSET_gfx11	= 11788,
    BUFFER_STORE_BYTE_D16_HI_TFE_OFFSET_vi	= 11789,
    BUFFER_STORE_BYTE_D16_HI_TFE_VBUFFER_BOTHEN_gfx12	= 11790,
    BUFFER_STORE_BYTE_D16_HI_TFE_VBUFFER_IDXEN_gfx12	= 11791,
    BUFFER_STORE_BYTE_D16_HI_TFE_VBUFFER_OFFEN_gfx12	= 11792,
    BUFFER_STORE_BYTE_D16_HI_TFE_VBUFFER_OFFSET_gfx12	= 11793,
    BUFFER_STORE_BYTE_D16_HI_VBUFFER_BOTHEN_gfx12	= 11794,
    BUFFER_STORE_BYTE_D16_HI_VBUFFER_IDXEN_gfx12	= 11795,
    BUFFER_STORE_BYTE_D16_HI_VBUFFER_OFFEN_gfx12	= 11796,
    BUFFER_STORE_BYTE_D16_HI_VBUFFER_OFFSET_gfx12	= 11797,
    BUFFER_STORE_BYTE_IDXEN_gfx10	= 11798,
    BUFFER_STORE_BYTE_IDXEN_gfx11	= 11799,
    BUFFER_STORE_BYTE_IDXEN_gfx6_gfx7	= 11800,
    BUFFER_STORE_BYTE_IDXEN_gfx90a	= 11801,
    BUFFER_STORE_BYTE_IDXEN_vi	= 11802,
    BUFFER_STORE_BYTE_OFFEN_gfx10	= 11803,
    BUFFER_STORE_BYTE_OFFEN_gfx11	= 11804,
    BUFFER_STORE_BYTE_OFFEN_gfx6_gfx7	= 11805,
    BUFFER_STORE_BYTE_OFFEN_gfx90a	= 11806,
    BUFFER_STORE_BYTE_OFFEN_vi	= 11807,
    BUFFER_STORE_BYTE_OFFSET_gfx10	= 11808,
    BUFFER_STORE_BYTE_OFFSET_gfx11	= 11809,
    BUFFER_STORE_BYTE_OFFSET_gfx6_gfx7	= 11810,
    BUFFER_STORE_BYTE_OFFSET_gfx90a	= 11811,
    BUFFER_STORE_BYTE_OFFSET_vi	= 11812,
    BUFFER_STORE_BYTE_TFE_ADDR64_gfx6_gfx7	= 11813,
    BUFFER_STORE_BYTE_TFE_BOTHEN_gfx10	= 11814,
    BUFFER_STORE_BYTE_TFE_BOTHEN_gfx11	= 11815,
    BUFFER_STORE_BYTE_TFE_BOTHEN_gfx6_gfx7	= 11816,
    BUFFER_STORE_BYTE_TFE_BOTHEN_vi	= 11817,
    BUFFER_STORE_BYTE_TFE_IDXEN_gfx10	= 11818,
    BUFFER_STORE_BYTE_TFE_IDXEN_gfx11	= 11819,
    BUFFER_STORE_BYTE_TFE_IDXEN_gfx6_gfx7	= 11820,
    BUFFER_STORE_BYTE_TFE_IDXEN_vi	= 11821,
    BUFFER_STORE_BYTE_TFE_OFFEN_gfx10	= 11822,
    BUFFER_STORE_BYTE_TFE_OFFEN_gfx11	= 11823,
    BUFFER_STORE_BYTE_TFE_OFFEN_gfx6_gfx7	= 11824,
    BUFFER_STORE_BYTE_TFE_OFFEN_vi	= 11825,
    BUFFER_STORE_BYTE_TFE_OFFSET_gfx10	= 11826,
    BUFFER_STORE_BYTE_TFE_OFFSET_gfx11	= 11827,
    BUFFER_STORE_BYTE_TFE_OFFSET_gfx6_gfx7	= 11828,
    BUFFER_STORE_BYTE_TFE_OFFSET_vi	= 11829,
    BUFFER_STORE_BYTE_TFE_VBUFFER_BOTHEN_gfx12	= 11830,
    BUFFER_STORE_BYTE_TFE_VBUFFER_IDXEN_gfx12	= 11831,
    BUFFER_STORE_BYTE_TFE_VBUFFER_OFFEN_gfx12	= 11832,
    BUFFER_STORE_BYTE_TFE_VBUFFER_OFFSET_gfx12	= 11833,
    BUFFER_STORE_BYTE_VBUFFER_BOTHEN_gfx12	= 11834,
    BUFFER_STORE_BYTE_VBUFFER_IDXEN_gfx12	= 11835,
    BUFFER_STORE_BYTE_VBUFFER_OFFEN_gfx12	= 11836,
    BUFFER_STORE_BYTE_VBUFFER_OFFSET_gfx12	= 11837,
    BUFFER_STORE_DWORDX2_ADDR64_gfx6_gfx7	= 11838,
    BUFFER_STORE_DWORDX2_BOTHEN_gfx10	= 11839,
    BUFFER_STORE_DWORDX2_BOTHEN_gfx11	= 11840,
    BUFFER_STORE_DWORDX2_BOTHEN_gfx6_gfx7	= 11841,
    BUFFER_STORE_DWORDX2_BOTHEN_gfx90a	= 11842,
    BUFFER_STORE_DWORDX2_BOTHEN_vi	= 11843,
    BUFFER_STORE_DWORDX2_IDXEN_gfx10	= 11844,
    BUFFER_STORE_DWORDX2_IDXEN_gfx11	= 11845,
    BUFFER_STORE_DWORDX2_IDXEN_gfx6_gfx7	= 11846,
    BUFFER_STORE_DWORDX2_IDXEN_gfx90a	= 11847,
    BUFFER_STORE_DWORDX2_IDXEN_vi	= 11848,
    BUFFER_STORE_DWORDX2_OFFEN_gfx10	= 11849,
    BUFFER_STORE_DWORDX2_OFFEN_gfx11	= 11850,
    BUFFER_STORE_DWORDX2_OFFEN_gfx6_gfx7	= 11851,
    BUFFER_STORE_DWORDX2_OFFEN_gfx90a	= 11852,
    BUFFER_STORE_DWORDX2_OFFEN_vi	= 11853,
    BUFFER_STORE_DWORDX2_OFFSET_gfx10	= 11854,
    BUFFER_STORE_DWORDX2_OFFSET_gfx11	= 11855,
    BUFFER_STORE_DWORDX2_OFFSET_gfx6_gfx7	= 11856,
    BUFFER_STORE_DWORDX2_OFFSET_gfx90a	= 11857,
    BUFFER_STORE_DWORDX2_OFFSET_vi	= 11858,
    BUFFER_STORE_DWORDX2_TFE_ADDR64_gfx6_gfx7	= 11859,
    BUFFER_STORE_DWORDX2_TFE_BOTHEN_gfx10	= 11860,
    BUFFER_STORE_DWORDX2_TFE_BOTHEN_gfx11	= 11861,
    BUFFER_STORE_DWORDX2_TFE_BOTHEN_gfx6_gfx7	= 11862,
    BUFFER_STORE_DWORDX2_TFE_BOTHEN_vi	= 11863,
    BUFFER_STORE_DWORDX2_TFE_IDXEN_gfx10	= 11864,
    BUFFER_STORE_DWORDX2_TFE_IDXEN_gfx11	= 11865,
    BUFFER_STORE_DWORDX2_TFE_IDXEN_gfx6_gfx7	= 11866,
    BUFFER_STORE_DWORDX2_TFE_IDXEN_vi	= 11867,
    BUFFER_STORE_DWORDX2_TFE_OFFEN_gfx10	= 11868,
    BUFFER_STORE_DWORDX2_TFE_OFFEN_gfx11	= 11869,
    BUFFER_STORE_DWORDX2_TFE_OFFEN_gfx6_gfx7	= 11870,
    BUFFER_STORE_DWORDX2_TFE_OFFEN_vi	= 11871,
    BUFFER_STORE_DWORDX2_TFE_OFFSET_gfx10	= 11872,
    BUFFER_STORE_DWORDX2_TFE_OFFSET_gfx11	= 11873,
    BUFFER_STORE_DWORDX2_TFE_OFFSET_gfx6_gfx7	= 11874,
    BUFFER_STORE_DWORDX2_TFE_OFFSET_vi	= 11875,
    BUFFER_STORE_DWORDX2_TFE_VBUFFER_BOTHEN_gfx12	= 11876,
    BUFFER_STORE_DWORDX2_TFE_VBUFFER_IDXEN_gfx12	= 11877,
    BUFFER_STORE_DWORDX2_TFE_VBUFFER_OFFEN_gfx12	= 11878,
    BUFFER_STORE_DWORDX2_TFE_VBUFFER_OFFSET_gfx12	= 11879,
    BUFFER_STORE_DWORDX2_VBUFFER_BOTHEN_gfx12	= 11880,
    BUFFER_STORE_DWORDX2_VBUFFER_IDXEN_gfx12	= 11881,
    BUFFER_STORE_DWORDX2_VBUFFER_OFFEN_gfx12	= 11882,
    BUFFER_STORE_DWORDX2_VBUFFER_OFFSET_gfx12	= 11883,
    BUFFER_STORE_DWORDX3_ADDR64_gfx6_gfx7	= 11884,
    BUFFER_STORE_DWORDX3_BOTHEN_gfx10	= 11885,
    BUFFER_STORE_DWORDX3_BOTHEN_gfx11	= 11886,
    BUFFER_STORE_DWORDX3_BOTHEN_gfx6_gfx7	= 11887,
    BUFFER_STORE_DWORDX3_BOTHEN_gfx90a	= 11888,
    BUFFER_STORE_DWORDX3_BOTHEN_vi	= 11889,
    BUFFER_STORE_DWORDX3_IDXEN_gfx10	= 11890,
    BUFFER_STORE_DWORDX3_IDXEN_gfx11	= 11891,
    BUFFER_STORE_DWORDX3_IDXEN_gfx6_gfx7	= 11892,
    BUFFER_STORE_DWORDX3_IDXEN_gfx90a	= 11893,
    BUFFER_STORE_DWORDX3_IDXEN_vi	= 11894,
    BUFFER_STORE_DWORDX3_OFFEN_gfx10	= 11895,
    BUFFER_STORE_DWORDX3_OFFEN_gfx11	= 11896,
    BUFFER_STORE_DWORDX3_OFFEN_gfx6_gfx7	= 11897,
    BUFFER_STORE_DWORDX3_OFFEN_gfx90a	= 11898,
    BUFFER_STORE_DWORDX3_OFFEN_vi	= 11899,
    BUFFER_STORE_DWORDX3_OFFSET_gfx10	= 11900,
    BUFFER_STORE_DWORDX3_OFFSET_gfx11	= 11901,
    BUFFER_STORE_DWORDX3_OFFSET_gfx6_gfx7	= 11902,
    BUFFER_STORE_DWORDX3_OFFSET_gfx90a	= 11903,
    BUFFER_STORE_DWORDX3_OFFSET_vi	= 11904,
    BUFFER_STORE_DWORDX3_TFE_ADDR64_gfx6_gfx7	= 11905,
    BUFFER_STORE_DWORDX3_TFE_BOTHEN_gfx10	= 11906,
    BUFFER_STORE_DWORDX3_TFE_BOTHEN_gfx11	= 11907,
    BUFFER_STORE_DWORDX3_TFE_BOTHEN_gfx6_gfx7	= 11908,
    BUFFER_STORE_DWORDX3_TFE_BOTHEN_vi	= 11909,
    BUFFER_STORE_DWORDX3_TFE_IDXEN_gfx10	= 11910,
    BUFFER_STORE_DWORDX3_TFE_IDXEN_gfx11	= 11911,
    BUFFER_STORE_DWORDX3_TFE_IDXEN_gfx6_gfx7	= 11912,
    BUFFER_STORE_DWORDX3_TFE_IDXEN_vi	= 11913,
    BUFFER_STORE_DWORDX3_TFE_OFFEN_gfx10	= 11914,
    BUFFER_STORE_DWORDX3_TFE_OFFEN_gfx11	= 11915,
    BUFFER_STORE_DWORDX3_TFE_OFFEN_gfx6_gfx7	= 11916,
    BUFFER_STORE_DWORDX3_TFE_OFFEN_vi	= 11917,
    BUFFER_STORE_DWORDX3_TFE_OFFSET_gfx10	= 11918,
    BUFFER_STORE_DWORDX3_TFE_OFFSET_gfx11	= 11919,
    BUFFER_STORE_DWORDX3_TFE_OFFSET_gfx6_gfx7	= 11920,
    BUFFER_STORE_DWORDX3_TFE_OFFSET_vi	= 11921,
    BUFFER_STORE_DWORDX3_TFE_VBUFFER_BOTHEN_gfx12	= 11922,
    BUFFER_STORE_DWORDX3_TFE_VBUFFER_IDXEN_gfx12	= 11923,
    BUFFER_STORE_DWORDX3_TFE_VBUFFER_OFFEN_gfx12	= 11924,
    BUFFER_STORE_DWORDX3_TFE_VBUFFER_OFFSET_gfx12	= 11925,
    BUFFER_STORE_DWORDX3_VBUFFER_BOTHEN_gfx12	= 11926,
    BUFFER_STORE_DWORDX3_VBUFFER_IDXEN_gfx12	= 11927,
    BUFFER_STORE_DWORDX3_VBUFFER_OFFEN_gfx12	= 11928,
    BUFFER_STORE_DWORDX3_VBUFFER_OFFSET_gfx12	= 11929,
    BUFFER_STORE_DWORDX4_ADDR64_gfx6_gfx7	= 11930,
    BUFFER_STORE_DWORDX4_BOTHEN_gfx10	= 11931,
    BUFFER_STORE_DWORDX4_BOTHEN_gfx11	= 11932,
    BUFFER_STORE_DWORDX4_BOTHEN_gfx6_gfx7	= 11933,
    BUFFER_STORE_DWORDX4_BOTHEN_gfx90a	= 11934,
    BUFFER_STORE_DWORDX4_BOTHEN_vi	= 11935,
    BUFFER_STORE_DWORDX4_IDXEN_gfx10	= 11936,
    BUFFER_STORE_DWORDX4_IDXEN_gfx11	= 11937,
    BUFFER_STORE_DWORDX4_IDXEN_gfx6_gfx7	= 11938,
    BUFFER_STORE_DWORDX4_IDXEN_gfx90a	= 11939,
    BUFFER_STORE_DWORDX4_IDXEN_vi	= 11940,
    BUFFER_STORE_DWORDX4_OFFEN_gfx10	= 11941,
    BUFFER_STORE_DWORDX4_OFFEN_gfx11	= 11942,
    BUFFER_STORE_DWORDX4_OFFEN_gfx6_gfx7	= 11943,
    BUFFER_STORE_DWORDX4_OFFEN_gfx90a	= 11944,
    BUFFER_STORE_DWORDX4_OFFEN_vi	= 11945,
    BUFFER_STORE_DWORDX4_OFFSET_gfx10	= 11946,
    BUFFER_STORE_DWORDX4_OFFSET_gfx11	= 11947,
    BUFFER_STORE_DWORDX4_OFFSET_gfx6_gfx7	= 11948,
    BUFFER_STORE_DWORDX4_OFFSET_gfx90a	= 11949,
    BUFFER_STORE_DWORDX4_OFFSET_vi	= 11950,
    BUFFER_STORE_DWORDX4_TFE_ADDR64_gfx6_gfx7	= 11951,
    BUFFER_STORE_DWORDX4_TFE_BOTHEN_gfx10	= 11952,
    BUFFER_STORE_DWORDX4_TFE_BOTHEN_gfx11	= 11953,
    BUFFER_STORE_DWORDX4_TFE_BOTHEN_gfx6_gfx7	= 11954,
    BUFFER_STORE_DWORDX4_TFE_BOTHEN_vi	= 11955,
    BUFFER_STORE_DWORDX4_TFE_IDXEN_gfx10	= 11956,
    BUFFER_STORE_DWORDX4_TFE_IDXEN_gfx11	= 11957,
    BUFFER_STORE_DWORDX4_TFE_IDXEN_gfx6_gfx7	= 11958,
    BUFFER_STORE_DWORDX4_TFE_IDXEN_vi	= 11959,
    BUFFER_STORE_DWORDX4_TFE_OFFEN_gfx10	= 11960,
    BUFFER_STORE_DWORDX4_TFE_OFFEN_gfx11	= 11961,
    BUFFER_STORE_DWORDX4_TFE_OFFEN_gfx6_gfx7	= 11962,
    BUFFER_STORE_DWORDX4_TFE_OFFEN_vi	= 11963,
    BUFFER_STORE_DWORDX4_TFE_OFFSET_gfx10	= 11964,
    BUFFER_STORE_DWORDX4_TFE_OFFSET_gfx11	= 11965,
    BUFFER_STORE_DWORDX4_TFE_OFFSET_gfx6_gfx7	= 11966,
    BUFFER_STORE_DWORDX4_TFE_OFFSET_vi	= 11967,
    BUFFER_STORE_DWORDX4_TFE_VBUFFER_BOTHEN_gfx12	= 11968,
    BUFFER_STORE_DWORDX4_TFE_VBUFFER_IDXEN_gfx12	= 11969,
    BUFFER_STORE_DWORDX4_TFE_VBUFFER_OFFEN_gfx12	= 11970,
    BUFFER_STORE_DWORDX4_TFE_VBUFFER_OFFSET_gfx12	= 11971,
    BUFFER_STORE_DWORDX4_VBUFFER_BOTHEN_gfx12	= 11972,
    BUFFER_STORE_DWORDX4_VBUFFER_IDXEN_gfx12	= 11973,
    BUFFER_STORE_DWORDX4_VBUFFER_OFFEN_gfx12	= 11974,
    BUFFER_STORE_DWORDX4_VBUFFER_OFFSET_gfx12	= 11975,
    BUFFER_STORE_DWORD_ADDR64_gfx6_gfx7	= 11976,
    BUFFER_STORE_DWORD_BOTHEN_gfx10	= 11977,
    BUFFER_STORE_DWORD_BOTHEN_gfx11	= 11978,
    BUFFER_STORE_DWORD_BOTHEN_gfx6_gfx7	= 11979,
    BUFFER_STORE_DWORD_BOTHEN_gfx90a	= 11980,
    BUFFER_STORE_DWORD_BOTHEN_vi	= 11981,
    BUFFER_STORE_DWORD_IDXEN_gfx10	= 11982,
    BUFFER_STORE_DWORD_IDXEN_gfx11	= 11983,
    BUFFER_STORE_DWORD_IDXEN_gfx6_gfx7	= 11984,
    BUFFER_STORE_DWORD_IDXEN_gfx90a	= 11985,
    BUFFER_STORE_DWORD_IDXEN_vi	= 11986,
    BUFFER_STORE_DWORD_OFFEN_gfx10	= 11987,
    BUFFER_STORE_DWORD_OFFEN_gfx11	= 11988,
    BUFFER_STORE_DWORD_OFFEN_gfx6_gfx7	= 11989,
    BUFFER_STORE_DWORD_OFFEN_gfx90a	= 11990,
    BUFFER_STORE_DWORD_OFFEN_vi	= 11991,
    BUFFER_STORE_DWORD_OFFSET_gfx10	= 11992,
    BUFFER_STORE_DWORD_OFFSET_gfx11	= 11993,
    BUFFER_STORE_DWORD_OFFSET_gfx6_gfx7	= 11994,
    BUFFER_STORE_DWORD_OFFSET_gfx90a	= 11995,
    BUFFER_STORE_DWORD_OFFSET_vi	= 11996,
    BUFFER_STORE_DWORD_TFE_ADDR64_gfx6_gfx7	= 11997,
    BUFFER_STORE_DWORD_TFE_BOTHEN_gfx10	= 11998,
    BUFFER_STORE_DWORD_TFE_BOTHEN_gfx11	= 11999,
    BUFFER_STORE_DWORD_TFE_BOTHEN_gfx6_gfx7	= 12000,
    BUFFER_STORE_DWORD_TFE_BOTHEN_vi	= 12001,
    BUFFER_STORE_DWORD_TFE_IDXEN_gfx10	= 12002,
    BUFFER_STORE_DWORD_TFE_IDXEN_gfx11	= 12003,
    BUFFER_STORE_DWORD_TFE_IDXEN_gfx6_gfx7	= 12004,
    BUFFER_STORE_DWORD_TFE_IDXEN_vi	= 12005,
    BUFFER_STORE_DWORD_TFE_OFFEN_gfx10	= 12006,
    BUFFER_STORE_DWORD_TFE_OFFEN_gfx11	= 12007,
    BUFFER_STORE_DWORD_TFE_OFFEN_gfx6_gfx7	= 12008,
    BUFFER_STORE_DWORD_TFE_OFFEN_vi	= 12009,
    BUFFER_STORE_DWORD_TFE_OFFSET_gfx10	= 12010,
    BUFFER_STORE_DWORD_TFE_OFFSET_gfx11	= 12011,
    BUFFER_STORE_DWORD_TFE_OFFSET_gfx6_gfx7	= 12012,
    BUFFER_STORE_DWORD_TFE_OFFSET_vi	= 12013,
    BUFFER_STORE_DWORD_TFE_VBUFFER_BOTHEN_gfx12	= 12014,
    BUFFER_STORE_DWORD_TFE_VBUFFER_IDXEN_gfx12	= 12015,
    BUFFER_STORE_DWORD_TFE_VBUFFER_OFFEN_gfx12	= 12016,
    BUFFER_STORE_DWORD_TFE_VBUFFER_OFFSET_gfx12	= 12017,
    BUFFER_STORE_DWORD_VBUFFER_BOTHEN_gfx12	= 12018,
    BUFFER_STORE_DWORD_VBUFFER_IDXEN_gfx12	= 12019,
    BUFFER_STORE_DWORD_VBUFFER_OFFEN_gfx12	= 12020,
    BUFFER_STORE_DWORD_VBUFFER_OFFSET_gfx12	= 12021,
    BUFFER_STORE_FORMAT_D16_HI_X_BOTHEN_gfx10	= 12022,
    BUFFER_STORE_FORMAT_D16_HI_X_BOTHEN_gfx11	= 12023,
    BUFFER_STORE_FORMAT_D16_HI_X_BOTHEN_gfx90a	= 12024,
    BUFFER_STORE_FORMAT_D16_HI_X_BOTHEN_vi	= 12025,
    BUFFER_STORE_FORMAT_D16_HI_X_IDXEN_gfx10	= 12026,
    BUFFER_STORE_FORMAT_D16_HI_X_IDXEN_gfx11	= 12027,
    BUFFER_STORE_FORMAT_D16_HI_X_IDXEN_gfx90a	= 12028,
    BUFFER_STORE_FORMAT_D16_HI_X_IDXEN_vi	= 12029,
    BUFFER_STORE_FORMAT_D16_HI_X_OFFEN_gfx10	= 12030,
    BUFFER_STORE_FORMAT_D16_HI_X_OFFEN_gfx11	= 12031,
    BUFFER_STORE_FORMAT_D16_HI_X_OFFEN_gfx90a	= 12032,
    BUFFER_STORE_FORMAT_D16_HI_X_OFFEN_vi	= 12033,
    BUFFER_STORE_FORMAT_D16_HI_X_OFFSET_gfx10	= 12034,
    BUFFER_STORE_FORMAT_D16_HI_X_OFFSET_gfx11	= 12035,
    BUFFER_STORE_FORMAT_D16_HI_X_OFFSET_gfx90a	= 12036,
    BUFFER_STORE_FORMAT_D16_HI_X_OFFSET_vi	= 12037,
    BUFFER_STORE_FORMAT_D16_HI_X_TFE_BOTHEN_gfx10	= 12038,
    BUFFER_STORE_FORMAT_D16_HI_X_TFE_BOTHEN_gfx11	= 12039,
    BUFFER_STORE_FORMAT_D16_HI_X_TFE_BOTHEN_vi	= 12040,
    BUFFER_STORE_FORMAT_D16_HI_X_TFE_IDXEN_gfx10	= 12041,
    BUFFER_STORE_FORMAT_D16_HI_X_TFE_IDXEN_gfx11	= 12042,
    BUFFER_STORE_FORMAT_D16_HI_X_TFE_IDXEN_vi	= 12043,
    BUFFER_STORE_FORMAT_D16_HI_X_TFE_OFFEN_gfx10	= 12044,
    BUFFER_STORE_FORMAT_D16_HI_X_TFE_OFFEN_gfx11	= 12045,
    BUFFER_STORE_FORMAT_D16_HI_X_TFE_OFFEN_vi	= 12046,
    BUFFER_STORE_FORMAT_D16_HI_X_TFE_OFFSET_gfx10	= 12047,
    BUFFER_STORE_FORMAT_D16_HI_X_TFE_OFFSET_gfx11	= 12048,
    BUFFER_STORE_FORMAT_D16_HI_X_TFE_OFFSET_vi	= 12049,
    BUFFER_STORE_FORMAT_D16_HI_X_TFE_VBUFFER_BOTHEN_gfx12	= 12050,
    BUFFER_STORE_FORMAT_D16_HI_X_TFE_VBUFFER_IDXEN_gfx12	= 12051,
    BUFFER_STORE_FORMAT_D16_HI_X_TFE_VBUFFER_OFFEN_gfx12	= 12052,
    BUFFER_STORE_FORMAT_D16_HI_X_TFE_VBUFFER_OFFSET_gfx12	= 12053,
    BUFFER_STORE_FORMAT_D16_HI_X_VBUFFER_BOTHEN_gfx12	= 12054,
    BUFFER_STORE_FORMAT_D16_HI_X_VBUFFER_IDXEN_gfx12	= 12055,
    BUFFER_STORE_FORMAT_D16_HI_X_VBUFFER_OFFEN_gfx12	= 12056,
    BUFFER_STORE_FORMAT_D16_HI_X_VBUFFER_OFFSET_gfx12	= 12057,
    BUFFER_STORE_FORMAT_D16_XYZW_BOTHEN_gfx10	= 12058,
    BUFFER_STORE_FORMAT_D16_XYZW_BOTHEN_gfx11	= 12059,
    BUFFER_STORE_FORMAT_D16_XYZW_BOTHEN_gfx90a	= 12060,
    BUFFER_STORE_FORMAT_D16_XYZW_BOTHEN_vi	= 12061,
    BUFFER_STORE_FORMAT_D16_XYZW_IDXEN_gfx10	= 12062,
    BUFFER_STORE_FORMAT_D16_XYZW_IDXEN_gfx11	= 12063,
    BUFFER_STORE_FORMAT_D16_XYZW_IDXEN_gfx90a	= 12064,
    BUFFER_STORE_FORMAT_D16_XYZW_IDXEN_vi	= 12065,
    BUFFER_STORE_FORMAT_D16_XYZW_OFFEN_gfx10	= 12066,
    BUFFER_STORE_FORMAT_D16_XYZW_OFFEN_gfx11	= 12067,
    BUFFER_STORE_FORMAT_D16_XYZW_OFFEN_gfx90a	= 12068,
    BUFFER_STORE_FORMAT_D16_XYZW_OFFEN_vi	= 12069,
    BUFFER_STORE_FORMAT_D16_XYZW_OFFSET_gfx10	= 12070,
    BUFFER_STORE_FORMAT_D16_XYZW_OFFSET_gfx11	= 12071,
    BUFFER_STORE_FORMAT_D16_XYZW_OFFSET_gfx90a	= 12072,
    BUFFER_STORE_FORMAT_D16_XYZW_OFFSET_vi	= 12073,
    BUFFER_STORE_FORMAT_D16_XYZW_TFE_BOTHEN_gfx10	= 12074,
    BUFFER_STORE_FORMAT_D16_XYZW_TFE_BOTHEN_gfx11	= 12075,
    BUFFER_STORE_FORMAT_D16_XYZW_TFE_BOTHEN_vi	= 12076,
    BUFFER_STORE_FORMAT_D16_XYZW_TFE_IDXEN_gfx10	= 12077,
    BUFFER_STORE_FORMAT_D16_XYZW_TFE_IDXEN_gfx11	= 12078,
    BUFFER_STORE_FORMAT_D16_XYZW_TFE_IDXEN_vi	= 12079,
    BUFFER_STORE_FORMAT_D16_XYZW_TFE_OFFEN_gfx10	= 12080,
    BUFFER_STORE_FORMAT_D16_XYZW_TFE_OFFEN_gfx11	= 12081,
    BUFFER_STORE_FORMAT_D16_XYZW_TFE_OFFEN_vi	= 12082,
    BUFFER_STORE_FORMAT_D16_XYZW_TFE_OFFSET_gfx10	= 12083,
    BUFFER_STORE_FORMAT_D16_XYZW_TFE_OFFSET_gfx11	= 12084,
    BUFFER_STORE_FORMAT_D16_XYZW_TFE_OFFSET_vi	= 12085,
    BUFFER_STORE_FORMAT_D16_XYZW_TFE_VBUFFER_BOTHEN_gfx12	= 12086,
    BUFFER_STORE_FORMAT_D16_XYZW_TFE_VBUFFER_IDXEN_gfx12	= 12087,
    BUFFER_STORE_FORMAT_D16_XYZW_TFE_VBUFFER_OFFEN_gfx12	= 12088,
    BUFFER_STORE_FORMAT_D16_XYZW_TFE_VBUFFER_OFFSET_gfx12	= 12089,
    BUFFER_STORE_FORMAT_D16_XYZW_VBUFFER_BOTHEN_gfx12	= 12090,
    BUFFER_STORE_FORMAT_D16_XYZW_VBUFFER_IDXEN_gfx12	= 12091,
    BUFFER_STORE_FORMAT_D16_XYZW_VBUFFER_OFFEN_gfx12	= 12092,
    BUFFER_STORE_FORMAT_D16_XYZW_VBUFFER_OFFSET_gfx12	= 12093,
    BUFFER_STORE_FORMAT_D16_XYZW_gfx80_BOTHEN_gfx80	= 12094,
    BUFFER_STORE_FORMAT_D16_XYZW_gfx80_IDXEN_gfx80	= 12095,
    BUFFER_STORE_FORMAT_D16_XYZW_gfx80_OFFEN_gfx80	= 12096,
    BUFFER_STORE_FORMAT_D16_XYZW_gfx80_OFFSET_gfx80	= 12097,
    BUFFER_STORE_FORMAT_D16_XYZW_gfx80_TFE_BOTHEN_gfx80	= 12098,
    BUFFER_STORE_FORMAT_D16_XYZW_gfx80_TFE_IDXEN_gfx80	= 12099,
    BUFFER_STORE_FORMAT_D16_XYZW_gfx80_TFE_OFFEN_gfx80	= 12100,
    BUFFER_STORE_FORMAT_D16_XYZW_gfx80_TFE_OFFSET_gfx80	= 12101,
    BUFFER_STORE_FORMAT_D16_XYZ_BOTHEN_gfx10	= 12102,
    BUFFER_STORE_FORMAT_D16_XYZ_BOTHEN_gfx11	= 12103,
    BUFFER_STORE_FORMAT_D16_XYZ_BOTHEN_gfx90a	= 12104,
    BUFFER_STORE_FORMAT_D16_XYZ_BOTHEN_vi	= 12105,
    BUFFER_STORE_FORMAT_D16_XYZ_IDXEN_gfx10	= 12106,
    BUFFER_STORE_FORMAT_D16_XYZ_IDXEN_gfx11	= 12107,
    BUFFER_STORE_FORMAT_D16_XYZ_IDXEN_gfx90a	= 12108,
    BUFFER_STORE_FORMAT_D16_XYZ_IDXEN_vi	= 12109,
    BUFFER_STORE_FORMAT_D16_XYZ_OFFEN_gfx10	= 12110,
    BUFFER_STORE_FORMAT_D16_XYZ_OFFEN_gfx11	= 12111,
    BUFFER_STORE_FORMAT_D16_XYZ_OFFEN_gfx90a	= 12112,
    BUFFER_STORE_FORMAT_D16_XYZ_OFFEN_vi	= 12113,
    BUFFER_STORE_FORMAT_D16_XYZ_OFFSET_gfx10	= 12114,
    BUFFER_STORE_FORMAT_D16_XYZ_OFFSET_gfx11	= 12115,
    BUFFER_STORE_FORMAT_D16_XYZ_OFFSET_gfx90a	= 12116,
    BUFFER_STORE_FORMAT_D16_XYZ_OFFSET_vi	= 12117,
    BUFFER_STORE_FORMAT_D16_XYZ_TFE_BOTHEN_gfx10	= 12118,
    BUFFER_STORE_FORMAT_D16_XYZ_TFE_BOTHEN_gfx11	= 12119,
    BUFFER_STORE_FORMAT_D16_XYZ_TFE_BOTHEN_vi	= 12120,
    BUFFER_STORE_FORMAT_D16_XYZ_TFE_IDXEN_gfx10	= 12121,
    BUFFER_STORE_FORMAT_D16_XYZ_TFE_IDXEN_gfx11	= 12122,
    BUFFER_STORE_FORMAT_D16_XYZ_TFE_IDXEN_vi	= 12123,
    BUFFER_STORE_FORMAT_D16_XYZ_TFE_OFFEN_gfx10	= 12124,
    BUFFER_STORE_FORMAT_D16_XYZ_TFE_OFFEN_gfx11	= 12125,
    BUFFER_STORE_FORMAT_D16_XYZ_TFE_OFFEN_vi	= 12126,
    BUFFER_STORE_FORMAT_D16_XYZ_TFE_OFFSET_gfx10	= 12127,
    BUFFER_STORE_FORMAT_D16_XYZ_TFE_OFFSET_gfx11	= 12128,
    BUFFER_STORE_FORMAT_D16_XYZ_TFE_OFFSET_vi	= 12129,
    BUFFER_STORE_FORMAT_D16_XYZ_TFE_VBUFFER_BOTHEN_gfx12	= 12130,
    BUFFER_STORE_FORMAT_D16_XYZ_TFE_VBUFFER_IDXEN_gfx12	= 12131,
    BUFFER_STORE_FORMAT_D16_XYZ_TFE_VBUFFER_OFFEN_gfx12	= 12132,
    BUFFER_STORE_FORMAT_D16_XYZ_TFE_VBUFFER_OFFSET_gfx12	= 12133,
    BUFFER_STORE_FORMAT_D16_XYZ_VBUFFER_BOTHEN_gfx12	= 12134,
    BUFFER_STORE_FORMAT_D16_XYZ_VBUFFER_IDXEN_gfx12	= 12135,
    BUFFER_STORE_FORMAT_D16_XYZ_VBUFFER_OFFEN_gfx12	= 12136,
    BUFFER_STORE_FORMAT_D16_XYZ_VBUFFER_OFFSET_gfx12	= 12137,
    BUFFER_STORE_FORMAT_D16_XYZ_gfx80_BOTHEN_gfx80	= 12138,
    BUFFER_STORE_FORMAT_D16_XYZ_gfx80_IDXEN_gfx80	= 12139,
    BUFFER_STORE_FORMAT_D16_XYZ_gfx80_OFFEN_gfx80	= 12140,
    BUFFER_STORE_FORMAT_D16_XYZ_gfx80_OFFSET_gfx80	= 12141,
    BUFFER_STORE_FORMAT_D16_XYZ_gfx80_TFE_BOTHEN_gfx80	= 12142,
    BUFFER_STORE_FORMAT_D16_XYZ_gfx80_TFE_IDXEN_gfx80	= 12143,
    BUFFER_STORE_FORMAT_D16_XYZ_gfx80_TFE_OFFEN_gfx80	= 12144,
    BUFFER_STORE_FORMAT_D16_XYZ_gfx80_TFE_OFFSET_gfx80	= 12145,
    BUFFER_STORE_FORMAT_D16_XY_BOTHEN_gfx10	= 12146,
    BUFFER_STORE_FORMAT_D16_XY_BOTHEN_gfx11	= 12147,
    BUFFER_STORE_FORMAT_D16_XY_BOTHEN_gfx90a	= 12148,
    BUFFER_STORE_FORMAT_D16_XY_BOTHEN_vi	= 12149,
    BUFFER_STORE_FORMAT_D16_XY_IDXEN_gfx10	= 12150,
    BUFFER_STORE_FORMAT_D16_XY_IDXEN_gfx11	= 12151,
    BUFFER_STORE_FORMAT_D16_XY_IDXEN_gfx90a	= 12152,
    BUFFER_STORE_FORMAT_D16_XY_IDXEN_vi	= 12153,
    BUFFER_STORE_FORMAT_D16_XY_OFFEN_gfx10	= 12154,
    BUFFER_STORE_FORMAT_D16_XY_OFFEN_gfx11	= 12155,
    BUFFER_STORE_FORMAT_D16_XY_OFFEN_gfx90a	= 12156,
    BUFFER_STORE_FORMAT_D16_XY_OFFEN_vi	= 12157,
    BUFFER_STORE_FORMAT_D16_XY_OFFSET_gfx10	= 12158,
    BUFFER_STORE_FORMAT_D16_XY_OFFSET_gfx11	= 12159,
    BUFFER_STORE_FORMAT_D16_XY_OFFSET_gfx90a	= 12160,
    BUFFER_STORE_FORMAT_D16_XY_OFFSET_vi	= 12161,
    BUFFER_STORE_FORMAT_D16_XY_TFE_BOTHEN_gfx10	= 12162,
    BUFFER_STORE_FORMAT_D16_XY_TFE_BOTHEN_gfx11	= 12163,
    BUFFER_STORE_FORMAT_D16_XY_TFE_BOTHEN_vi	= 12164,
    BUFFER_STORE_FORMAT_D16_XY_TFE_IDXEN_gfx10	= 12165,
    BUFFER_STORE_FORMAT_D16_XY_TFE_IDXEN_gfx11	= 12166,
    BUFFER_STORE_FORMAT_D16_XY_TFE_IDXEN_vi	= 12167,
    BUFFER_STORE_FORMAT_D16_XY_TFE_OFFEN_gfx10	= 12168,
    BUFFER_STORE_FORMAT_D16_XY_TFE_OFFEN_gfx11	= 12169,
    BUFFER_STORE_FORMAT_D16_XY_TFE_OFFEN_vi	= 12170,
    BUFFER_STORE_FORMAT_D16_XY_TFE_OFFSET_gfx10	= 12171,
    BUFFER_STORE_FORMAT_D16_XY_TFE_OFFSET_gfx11	= 12172,
    BUFFER_STORE_FORMAT_D16_XY_TFE_OFFSET_vi	= 12173,
    BUFFER_STORE_FORMAT_D16_XY_TFE_VBUFFER_BOTHEN_gfx12	= 12174,
    BUFFER_STORE_FORMAT_D16_XY_TFE_VBUFFER_IDXEN_gfx12	= 12175,
    BUFFER_STORE_FORMAT_D16_XY_TFE_VBUFFER_OFFEN_gfx12	= 12176,
    BUFFER_STORE_FORMAT_D16_XY_TFE_VBUFFER_OFFSET_gfx12	= 12177,
    BUFFER_STORE_FORMAT_D16_XY_VBUFFER_BOTHEN_gfx12	= 12178,
    BUFFER_STORE_FORMAT_D16_XY_VBUFFER_IDXEN_gfx12	= 12179,
    BUFFER_STORE_FORMAT_D16_XY_VBUFFER_OFFEN_gfx12	= 12180,
    BUFFER_STORE_FORMAT_D16_XY_VBUFFER_OFFSET_gfx12	= 12181,
    BUFFER_STORE_FORMAT_D16_XY_gfx80_BOTHEN_gfx80	= 12182,
    BUFFER_STORE_FORMAT_D16_XY_gfx80_IDXEN_gfx80	= 12183,
    BUFFER_STORE_FORMAT_D16_XY_gfx80_OFFEN_gfx80	= 12184,
    BUFFER_STORE_FORMAT_D16_XY_gfx80_OFFSET_gfx80	= 12185,
    BUFFER_STORE_FORMAT_D16_XY_gfx80_TFE_BOTHEN_gfx80	= 12186,
    BUFFER_STORE_FORMAT_D16_XY_gfx80_TFE_IDXEN_gfx80	= 12187,
    BUFFER_STORE_FORMAT_D16_XY_gfx80_TFE_OFFEN_gfx80	= 12188,
    BUFFER_STORE_FORMAT_D16_XY_gfx80_TFE_OFFSET_gfx80	= 12189,
    BUFFER_STORE_FORMAT_D16_X_BOTHEN_gfx10	= 12190,
    BUFFER_STORE_FORMAT_D16_X_BOTHEN_gfx11	= 12191,
    BUFFER_STORE_FORMAT_D16_X_BOTHEN_gfx90a	= 12192,
    BUFFER_STORE_FORMAT_D16_X_BOTHEN_vi	= 12193,
    BUFFER_STORE_FORMAT_D16_X_IDXEN_gfx10	= 12194,
    BUFFER_STORE_FORMAT_D16_X_IDXEN_gfx11	= 12195,
    BUFFER_STORE_FORMAT_D16_X_IDXEN_gfx90a	= 12196,
    BUFFER_STORE_FORMAT_D16_X_IDXEN_vi	= 12197,
    BUFFER_STORE_FORMAT_D16_X_OFFEN_gfx10	= 12198,
    BUFFER_STORE_FORMAT_D16_X_OFFEN_gfx11	= 12199,
    BUFFER_STORE_FORMAT_D16_X_OFFEN_gfx90a	= 12200,
    BUFFER_STORE_FORMAT_D16_X_OFFEN_vi	= 12201,
    BUFFER_STORE_FORMAT_D16_X_OFFSET_gfx10	= 12202,
    BUFFER_STORE_FORMAT_D16_X_OFFSET_gfx11	= 12203,
    BUFFER_STORE_FORMAT_D16_X_OFFSET_gfx90a	= 12204,
    BUFFER_STORE_FORMAT_D16_X_OFFSET_vi	= 12205,
    BUFFER_STORE_FORMAT_D16_X_TFE_BOTHEN_gfx10	= 12206,
    BUFFER_STORE_FORMAT_D16_X_TFE_BOTHEN_gfx11	= 12207,
    BUFFER_STORE_FORMAT_D16_X_TFE_BOTHEN_vi	= 12208,
    BUFFER_STORE_FORMAT_D16_X_TFE_IDXEN_gfx10	= 12209,
    BUFFER_STORE_FORMAT_D16_X_TFE_IDXEN_gfx11	= 12210,
    BUFFER_STORE_FORMAT_D16_X_TFE_IDXEN_vi	= 12211,
    BUFFER_STORE_FORMAT_D16_X_TFE_OFFEN_gfx10	= 12212,
    BUFFER_STORE_FORMAT_D16_X_TFE_OFFEN_gfx11	= 12213,
    BUFFER_STORE_FORMAT_D16_X_TFE_OFFEN_vi	= 12214,
    BUFFER_STORE_FORMAT_D16_X_TFE_OFFSET_gfx10	= 12215,
    BUFFER_STORE_FORMAT_D16_X_TFE_OFFSET_gfx11	= 12216,
    BUFFER_STORE_FORMAT_D16_X_TFE_OFFSET_vi	= 12217,
    BUFFER_STORE_FORMAT_D16_X_TFE_VBUFFER_BOTHEN_gfx12	= 12218,
    BUFFER_STORE_FORMAT_D16_X_TFE_VBUFFER_IDXEN_gfx12	= 12219,
    BUFFER_STORE_FORMAT_D16_X_TFE_VBUFFER_OFFEN_gfx12	= 12220,
    BUFFER_STORE_FORMAT_D16_X_TFE_VBUFFER_OFFSET_gfx12	= 12221,
    BUFFER_STORE_FORMAT_D16_X_VBUFFER_BOTHEN_gfx12	= 12222,
    BUFFER_STORE_FORMAT_D16_X_VBUFFER_IDXEN_gfx12	= 12223,
    BUFFER_STORE_FORMAT_D16_X_VBUFFER_OFFEN_gfx12	= 12224,
    BUFFER_STORE_FORMAT_D16_X_VBUFFER_OFFSET_gfx12	= 12225,
    BUFFER_STORE_FORMAT_D16_X_gfx80_BOTHEN_gfx80	= 12226,
    BUFFER_STORE_FORMAT_D16_X_gfx80_IDXEN_gfx80	= 12227,
    BUFFER_STORE_FORMAT_D16_X_gfx80_OFFEN_gfx80	= 12228,
    BUFFER_STORE_FORMAT_D16_X_gfx80_OFFSET_gfx80	= 12229,
    BUFFER_STORE_FORMAT_D16_X_gfx80_TFE_BOTHEN_gfx80	= 12230,
    BUFFER_STORE_FORMAT_D16_X_gfx80_TFE_IDXEN_gfx80	= 12231,
    BUFFER_STORE_FORMAT_D16_X_gfx80_TFE_OFFEN_gfx80	= 12232,
    BUFFER_STORE_FORMAT_D16_X_gfx80_TFE_OFFSET_gfx80	= 12233,
    BUFFER_STORE_FORMAT_XYZW_ADDR64_gfx6_gfx7	= 12234,
    BUFFER_STORE_FORMAT_XYZW_BOTHEN_gfx10	= 12235,
    BUFFER_STORE_FORMAT_XYZW_BOTHEN_gfx11	= 12236,
    BUFFER_STORE_FORMAT_XYZW_BOTHEN_gfx6_gfx7	= 12237,
    BUFFER_STORE_FORMAT_XYZW_BOTHEN_gfx90a	= 12238,
    BUFFER_STORE_FORMAT_XYZW_BOTHEN_vi	= 12239,
    BUFFER_STORE_FORMAT_XYZW_IDXEN_gfx10	= 12240,
    BUFFER_STORE_FORMAT_XYZW_IDXEN_gfx11	= 12241,
    BUFFER_STORE_FORMAT_XYZW_IDXEN_gfx6_gfx7	= 12242,
    BUFFER_STORE_FORMAT_XYZW_IDXEN_gfx90a	= 12243,
    BUFFER_STORE_FORMAT_XYZW_IDXEN_vi	= 12244,
    BUFFER_STORE_FORMAT_XYZW_OFFEN_gfx10	= 12245,
    BUFFER_STORE_FORMAT_XYZW_OFFEN_gfx11	= 12246,
    BUFFER_STORE_FORMAT_XYZW_OFFEN_gfx6_gfx7	= 12247,
    BUFFER_STORE_FORMAT_XYZW_OFFEN_gfx90a	= 12248,
    BUFFER_STORE_FORMAT_XYZW_OFFEN_vi	= 12249,
    BUFFER_STORE_FORMAT_XYZW_OFFSET_gfx10	= 12250,
    BUFFER_STORE_FORMAT_XYZW_OFFSET_gfx11	= 12251,
    BUFFER_STORE_FORMAT_XYZW_OFFSET_gfx6_gfx7	= 12252,
    BUFFER_STORE_FORMAT_XYZW_OFFSET_gfx90a	= 12253,
    BUFFER_STORE_FORMAT_XYZW_OFFSET_vi	= 12254,
    BUFFER_STORE_FORMAT_XYZW_TFE_ADDR64_gfx6_gfx7	= 12255,
    BUFFER_STORE_FORMAT_XYZW_TFE_BOTHEN_gfx10	= 12256,
    BUFFER_STORE_FORMAT_XYZW_TFE_BOTHEN_gfx11	= 12257,
    BUFFER_STORE_FORMAT_XYZW_TFE_BOTHEN_gfx6_gfx7	= 12258,
    BUFFER_STORE_FORMAT_XYZW_TFE_BOTHEN_vi	= 12259,
    BUFFER_STORE_FORMAT_XYZW_TFE_IDXEN_gfx10	= 12260,
    BUFFER_STORE_FORMAT_XYZW_TFE_IDXEN_gfx11	= 12261,
    BUFFER_STORE_FORMAT_XYZW_TFE_IDXEN_gfx6_gfx7	= 12262,
    BUFFER_STORE_FORMAT_XYZW_TFE_IDXEN_vi	= 12263,
    BUFFER_STORE_FORMAT_XYZW_TFE_OFFEN_gfx10	= 12264,
    BUFFER_STORE_FORMAT_XYZW_TFE_OFFEN_gfx11	= 12265,
    BUFFER_STORE_FORMAT_XYZW_TFE_OFFEN_gfx6_gfx7	= 12266,
    BUFFER_STORE_FORMAT_XYZW_TFE_OFFEN_vi	= 12267,
    BUFFER_STORE_FORMAT_XYZW_TFE_OFFSET_gfx10	= 12268,
    BUFFER_STORE_FORMAT_XYZW_TFE_OFFSET_gfx11	= 12269,
    BUFFER_STORE_FORMAT_XYZW_TFE_OFFSET_gfx6_gfx7	= 12270,
    BUFFER_STORE_FORMAT_XYZW_TFE_OFFSET_vi	= 12271,
    BUFFER_STORE_FORMAT_XYZW_TFE_VBUFFER_BOTHEN_gfx12	= 12272,
    BUFFER_STORE_FORMAT_XYZW_TFE_VBUFFER_IDXEN_gfx12	= 12273,
    BUFFER_STORE_FORMAT_XYZW_TFE_VBUFFER_OFFEN_gfx12	= 12274,
    BUFFER_STORE_FORMAT_XYZW_TFE_VBUFFER_OFFSET_gfx12	= 12275,
    BUFFER_STORE_FORMAT_XYZW_VBUFFER_BOTHEN_gfx12	= 12276,
    BUFFER_STORE_FORMAT_XYZW_VBUFFER_IDXEN_gfx12	= 12277,
    BUFFER_STORE_FORMAT_XYZW_VBUFFER_OFFEN_gfx12	= 12278,
    BUFFER_STORE_FORMAT_XYZW_VBUFFER_OFFSET_gfx12	= 12279,
    BUFFER_STORE_FORMAT_XYZ_ADDR64_gfx6_gfx7	= 12280,
    BUFFER_STORE_FORMAT_XYZ_BOTHEN_gfx10	= 12281,
    BUFFER_STORE_FORMAT_XYZ_BOTHEN_gfx11	= 12282,
    BUFFER_STORE_FORMAT_XYZ_BOTHEN_gfx6_gfx7	= 12283,
    BUFFER_STORE_FORMAT_XYZ_BOTHEN_gfx90a	= 12284,
    BUFFER_STORE_FORMAT_XYZ_BOTHEN_vi	= 12285,
    BUFFER_STORE_FORMAT_XYZ_IDXEN_gfx10	= 12286,
    BUFFER_STORE_FORMAT_XYZ_IDXEN_gfx11	= 12287,
    BUFFER_STORE_FORMAT_XYZ_IDXEN_gfx6_gfx7	= 12288,
    BUFFER_STORE_FORMAT_XYZ_IDXEN_gfx90a	= 12289,
    BUFFER_STORE_FORMAT_XYZ_IDXEN_vi	= 12290,
    BUFFER_STORE_FORMAT_XYZ_OFFEN_gfx10	= 12291,
    BUFFER_STORE_FORMAT_XYZ_OFFEN_gfx11	= 12292,
    BUFFER_STORE_FORMAT_XYZ_OFFEN_gfx6_gfx7	= 12293,
    BUFFER_STORE_FORMAT_XYZ_OFFEN_gfx90a	= 12294,
    BUFFER_STORE_FORMAT_XYZ_OFFEN_vi	= 12295,
    BUFFER_STORE_FORMAT_XYZ_OFFSET_gfx10	= 12296,
    BUFFER_STORE_FORMAT_XYZ_OFFSET_gfx11	= 12297,
    BUFFER_STORE_FORMAT_XYZ_OFFSET_gfx6_gfx7	= 12298,
    BUFFER_STORE_FORMAT_XYZ_OFFSET_gfx90a	= 12299,
    BUFFER_STORE_FORMAT_XYZ_OFFSET_vi	= 12300,
    BUFFER_STORE_FORMAT_XYZ_TFE_ADDR64_gfx6_gfx7	= 12301,
    BUFFER_STORE_FORMAT_XYZ_TFE_BOTHEN_gfx10	= 12302,
    BUFFER_STORE_FORMAT_XYZ_TFE_BOTHEN_gfx11	= 12303,
    BUFFER_STORE_FORMAT_XYZ_TFE_BOTHEN_gfx6_gfx7	= 12304,
    BUFFER_STORE_FORMAT_XYZ_TFE_BOTHEN_vi	= 12305,
    BUFFER_STORE_FORMAT_XYZ_TFE_IDXEN_gfx10	= 12306,
    BUFFER_STORE_FORMAT_XYZ_TFE_IDXEN_gfx11	= 12307,
    BUFFER_STORE_FORMAT_XYZ_TFE_IDXEN_gfx6_gfx7	= 12308,
    BUFFER_STORE_FORMAT_XYZ_TFE_IDXEN_vi	= 12309,
    BUFFER_STORE_FORMAT_XYZ_TFE_OFFEN_gfx10	= 12310,
    BUFFER_STORE_FORMAT_XYZ_TFE_OFFEN_gfx11	= 12311,
    BUFFER_STORE_FORMAT_XYZ_TFE_OFFEN_gfx6_gfx7	= 12312,
    BUFFER_STORE_FORMAT_XYZ_TFE_OFFEN_vi	= 12313,
    BUFFER_STORE_FORMAT_XYZ_TFE_OFFSET_gfx10	= 12314,
    BUFFER_STORE_FORMAT_XYZ_TFE_OFFSET_gfx11	= 12315,
    BUFFER_STORE_FORMAT_XYZ_TFE_OFFSET_gfx6_gfx7	= 12316,
    BUFFER_STORE_FORMAT_XYZ_TFE_OFFSET_vi	= 12317,
    BUFFER_STORE_FORMAT_XYZ_TFE_VBUFFER_BOTHEN_gfx12	= 12318,
    BUFFER_STORE_FORMAT_XYZ_TFE_VBUFFER_IDXEN_gfx12	= 12319,
    BUFFER_STORE_FORMAT_XYZ_TFE_VBUFFER_OFFEN_gfx12	= 12320,
    BUFFER_STORE_FORMAT_XYZ_TFE_VBUFFER_OFFSET_gfx12	= 12321,
    BUFFER_STORE_FORMAT_XYZ_VBUFFER_BOTHEN_gfx12	= 12322,
    BUFFER_STORE_FORMAT_XYZ_VBUFFER_IDXEN_gfx12	= 12323,
    BUFFER_STORE_FORMAT_XYZ_VBUFFER_OFFEN_gfx12	= 12324,
    BUFFER_STORE_FORMAT_XYZ_VBUFFER_OFFSET_gfx12	= 12325,
    BUFFER_STORE_FORMAT_XY_ADDR64_gfx6_gfx7	= 12326,
    BUFFER_STORE_FORMAT_XY_BOTHEN_gfx10	= 12327,
    BUFFER_STORE_FORMAT_XY_BOTHEN_gfx11	= 12328,
    BUFFER_STORE_FORMAT_XY_BOTHEN_gfx6_gfx7	= 12329,
    BUFFER_STORE_FORMAT_XY_BOTHEN_gfx90a	= 12330,
    BUFFER_STORE_FORMAT_XY_BOTHEN_vi	= 12331,
    BUFFER_STORE_FORMAT_XY_IDXEN_gfx10	= 12332,
    BUFFER_STORE_FORMAT_XY_IDXEN_gfx11	= 12333,
    BUFFER_STORE_FORMAT_XY_IDXEN_gfx6_gfx7	= 12334,
    BUFFER_STORE_FORMAT_XY_IDXEN_gfx90a	= 12335,
    BUFFER_STORE_FORMAT_XY_IDXEN_vi	= 12336,
    BUFFER_STORE_FORMAT_XY_OFFEN_gfx10	= 12337,
    BUFFER_STORE_FORMAT_XY_OFFEN_gfx11	= 12338,
    BUFFER_STORE_FORMAT_XY_OFFEN_gfx6_gfx7	= 12339,
    BUFFER_STORE_FORMAT_XY_OFFEN_gfx90a	= 12340,
    BUFFER_STORE_FORMAT_XY_OFFEN_vi	= 12341,
    BUFFER_STORE_FORMAT_XY_OFFSET_gfx10	= 12342,
    BUFFER_STORE_FORMAT_XY_OFFSET_gfx11	= 12343,
    BUFFER_STORE_FORMAT_XY_OFFSET_gfx6_gfx7	= 12344,
    BUFFER_STORE_FORMAT_XY_OFFSET_gfx90a	= 12345,
    BUFFER_STORE_FORMAT_XY_OFFSET_vi	= 12346,
    BUFFER_STORE_FORMAT_XY_TFE_ADDR64_gfx6_gfx7	= 12347,
    BUFFER_STORE_FORMAT_XY_TFE_BOTHEN_gfx10	= 12348,
    BUFFER_STORE_FORMAT_XY_TFE_BOTHEN_gfx11	= 12349,
    BUFFER_STORE_FORMAT_XY_TFE_BOTHEN_gfx6_gfx7	= 12350,
    BUFFER_STORE_FORMAT_XY_TFE_BOTHEN_vi	= 12351,
    BUFFER_STORE_FORMAT_XY_TFE_IDXEN_gfx10	= 12352,
    BUFFER_STORE_FORMAT_XY_TFE_IDXEN_gfx11	= 12353,
    BUFFER_STORE_FORMAT_XY_TFE_IDXEN_gfx6_gfx7	= 12354,
    BUFFER_STORE_FORMAT_XY_TFE_IDXEN_vi	= 12355,
    BUFFER_STORE_FORMAT_XY_TFE_OFFEN_gfx10	= 12356,
    BUFFER_STORE_FORMAT_XY_TFE_OFFEN_gfx11	= 12357,
    BUFFER_STORE_FORMAT_XY_TFE_OFFEN_gfx6_gfx7	= 12358,
    BUFFER_STORE_FORMAT_XY_TFE_OFFEN_vi	= 12359,
    BUFFER_STORE_FORMAT_XY_TFE_OFFSET_gfx10	= 12360,
    BUFFER_STORE_FORMAT_XY_TFE_OFFSET_gfx11	= 12361,
    BUFFER_STORE_FORMAT_XY_TFE_OFFSET_gfx6_gfx7	= 12362,
    BUFFER_STORE_FORMAT_XY_TFE_OFFSET_vi	= 12363,
    BUFFER_STORE_FORMAT_XY_TFE_VBUFFER_BOTHEN_gfx12	= 12364,
    BUFFER_STORE_FORMAT_XY_TFE_VBUFFER_IDXEN_gfx12	= 12365,
    BUFFER_STORE_FORMAT_XY_TFE_VBUFFER_OFFEN_gfx12	= 12366,
    BUFFER_STORE_FORMAT_XY_TFE_VBUFFER_OFFSET_gfx12	= 12367,
    BUFFER_STORE_FORMAT_XY_VBUFFER_BOTHEN_gfx12	= 12368,
    BUFFER_STORE_FORMAT_XY_VBUFFER_IDXEN_gfx12	= 12369,
    BUFFER_STORE_FORMAT_XY_VBUFFER_OFFEN_gfx12	= 12370,
    BUFFER_STORE_FORMAT_XY_VBUFFER_OFFSET_gfx12	= 12371,
    BUFFER_STORE_FORMAT_X_ADDR64_gfx6_gfx7	= 12372,
    BUFFER_STORE_FORMAT_X_BOTHEN_gfx10	= 12373,
    BUFFER_STORE_FORMAT_X_BOTHEN_gfx11	= 12374,
    BUFFER_STORE_FORMAT_X_BOTHEN_gfx6_gfx7	= 12375,
    BUFFER_STORE_FORMAT_X_BOTHEN_gfx90a	= 12376,
    BUFFER_STORE_FORMAT_X_BOTHEN_vi	= 12377,
    BUFFER_STORE_FORMAT_X_IDXEN_gfx10	= 12378,
    BUFFER_STORE_FORMAT_X_IDXEN_gfx11	= 12379,
    BUFFER_STORE_FORMAT_X_IDXEN_gfx6_gfx7	= 12380,
    BUFFER_STORE_FORMAT_X_IDXEN_gfx90a	= 12381,
    BUFFER_STORE_FORMAT_X_IDXEN_vi	= 12382,
    BUFFER_STORE_FORMAT_X_OFFEN_gfx10	= 12383,
    BUFFER_STORE_FORMAT_X_OFFEN_gfx11	= 12384,
    BUFFER_STORE_FORMAT_X_OFFEN_gfx6_gfx7	= 12385,
    BUFFER_STORE_FORMAT_X_OFFEN_gfx90a	= 12386,
    BUFFER_STORE_FORMAT_X_OFFEN_vi	= 12387,
    BUFFER_STORE_FORMAT_X_OFFSET_gfx10	= 12388,
    BUFFER_STORE_FORMAT_X_OFFSET_gfx11	= 12389,
    BUFFER_STORE_FORMAT_X_OFFSET_gfx6_gfx7	= 12390,
    BUFFER_STORE_FORMAT_X_OFFSET_gfx90a	= 12391,
    BUFFER_STORE_FORMAT_X_OFFSET_vi	= 12392,
    BUFFER_STORE_FORMAT_X_TFE_ADDR64_gfx6_gfx7	= 12393,
    BUFFER_STORE_FORMAT_X_TFE_BOTHEN_gfx10	= 12394,
    BUFFER_STORE_FORMAT_X_TFE_BOTHEN_gfx11	= 12395,
    BUFFER_STORE_FORMAT_X_TFE_BOTHEN_gfx6_gfx7	= 12396,
    BUFFER_STORE_FORMAT_X_TFE_BOTHEN_vi	= 12397,
    BUFFER_STORE_FORMAT_X_TFE_IDXEN_gfx10	= 12398,
    BUFFER_STORE_FORMAT_X_TFE_IDXEN_gfx11	= 12399,
    BUFFER_STORE_FORMAT_X_TFE_IDXEN_gfx6_gfx7	= 12400,
    BUFFER_STORE_FORMAT_X_TFE_IDXEN_vi	= 12401,
    BUFFER_STORE_FORMAT_X_TFE_OFFEN_gfx10	= 12402,
    BUFFER_STORE_FORMAT_X_TFE_OFFEN_gfx11	= 12403,
    BUFFER_STORE_FORMAT_X_TFE_OFFEN_gfx6_gfx7	= 12404,
    BUFFER_STORE_FORMAT_X_TFE_OFFEN_vi	= 12405,
    BUFFER_STORE_FORMAT_X_TFE_OFFSET_gfx10	= 12406,
    BUFFER_STORE_FORMAT_X_TFE_OFFSET_gfx11	= 12407,
    BUFFER_STORE_FORMAT_X_TFE_OFFSET_gfx6_gfx7	= 12408,
    BUFFER_STORE_FORMAT_X_TFE_OFFSET_vi	= 12409,
    BUFFER_STORE_FORMAT_X_TFE_VBUFFER_BOTHEN_gfx12	= 12410,
    BUFFER_STORE_FORMAT_X_TFE_VBUFFER_IDXEN_gfx12	= 12411,
    BUFFER_STORE_FORMAT_X_TFE_VBUFFER_OFFEN_gfx12	= 12412,
    BUFFER_STORE_FORMAT_X_TFE_VBUFFER_OFFSET_gfx12	= 12413,
    BUFFER_STORE_FORMAT_X_VBUFFER_BOTHEN_gfx12	= 12414,
    BUFFER_STORE_FORMAT_X_VBUFFER_IDXEN_gfx12	= 12415,
    BUFFER_STORE_FORMAT_X_VBUFFER_OFFEN_gfx12	= 12416,
    BUFFER_STORE_FORMAT_X_VBUFFER_OFFSET_gfx12	= 12417,
    BUFFER_STORE_LDS_DWORD_gfx90a	= 12418,
    BUFFER_STORE_LDS_DWORD_vi	= 12419,
    BUFFER_STORE_SHORT_ADDR64_gfx6_gfx7	= 12420,
    BUFFER_STORE_SHORT_BOTHEN_gfx10	= 12421,
    BUFFER_STORE_SHORT_BOTHEN_gfx11	= 12422,
    BUFFER_STORE_SHORT_BOTHEN_gfx6_gfx7	= 12423,
    BUFFER_STORE_SHORT_BOTHEN_gfx90a	= 12424,
    BUFFER_STORE_SHORT_BOTHEN_vi	= 12425,
    BUFFER_STORE_SHORT_D16_HI_BOTHEN_gfx10	= 12426,
    BUFFER_STORE_SHORT_D16_HI_BOTHEN_gfx11	= 12427,
    BUFFER_STORE_SHORT_D16_HI_BOTHEN_gfx90a	= 12428,
    BUFFER_STORE_SHORT_D16_HI_BOTHEN_vi	= 12429,
    BUFFER_STORE_SHORT_D16_HI_IDXEN_gfx10	= 12430,
    BUFFER_STORE_SHORT_D16_HI_IDXEN_gfx11	= 12431,
    BUFFER_STORE_SHORT_D16_HI_IDXEN_gfx90a	= 12432,
    BUFFER_STORE_SHORT_D16_HI_IDXEN_vi	= 12433,
    BUFFER_STORE_SHORT_D16_HI_OFFEN_gfx10	= 12434,
    BUFFER_STORE_SHORT_D16_HI_OFFEN_gfx11	= 12435,
    BUFFER_STORE_SHORT_D16_HI_OFFEN_gfx90a	= 12436,
    BUFFER_STORE_SHORT_D16_HI_OFFEN_vi	= 12437,
    BUFFER_STORE_SHORT_D16_HI_OFFSET_gfx10	= 12438,
    BUFFER_STORE_SHORT_D16_HI_OFFSET_gfx11	= 12439,
    BUFFER_STORE_SHORT_D16_HI_OFFSET_gfx90a	= 12440,
    BUFFER_STORE_SHORT_D16_HI_OFFSET_vi	= 12441,
    BUFFER_STORE_SHORT_D16_HI_TFE_BOTHEN_gfx10	= 12442,
    BUFFER_STORE_SHORT_D16_HI_TFE_BOTHEN_gfx11	= 12443,
    BUFFER_STORE_SHORT_D16_HI_TFE_BOTHEN_vi	= 12444,
    BUFFER_STORE_SHORT_D16_HI_TFE_IDXEN_gfx10	= 12445,
    BUFFER_STORE_SHORT_D16_HI_TFE_IDXEN_gfx11	= 12446,
    BUFFER_STORE_SHORT_D16_HI_TFE_IDXEN_vi	= 12447,
    BUFFER_STORE_SHORT_D16_HI_TFE_OFFEN_gfx10	= 12448,
    BUFFER_STORE_SHORT_D16_HI_TFE_OFFEN_gfx11	= 12449,
    BUFFER_STORE_SHORT_D16_HI_TFE_OFFEN_vi	= 12450,
    BUFFER_STORE_SHORT_D16_HI_TFE_OFFSET_gfx10	= 12451,
    BUFFER_STORE_SHORT_D16_HI_TFE_OFFSET_gfx11	= 12452,
    BUFFER_STORE_SHORT_D16_HI_TFE_OFFSET_vi	= 12453,
    BUFFER_STORE_SHORT_D16_HI_TFE_VBUFFER_BOTHEN_gfx12	= 12454,
    BUFFER_STORE_SHORT_D16_HI_TFE_VBUFFER_IDXEN_gfx12	= 12455,
    BUFFER_STORE_SHORT_D16_HI_TFE_VBUFFER_OFFEN_gfx12	= 12456,
    BUFFER_STORE_SHORT_D16_HI_TFE_VBUFFER_OFFSET_gfx12	= 12457,
    BUFFER_STORE_SHORT_D16_HI_VBUFFER_BOTHEN_gfx12	= 12458,
    BUFFER_STORE_SHORT_D16_HI_VBUFFER_IDXEN_gfx12	= 12459,
    BUFFER_STORE_SHORT_D16_HI_VBUFFER_OFFEN_gfx12	= 12460,
    BUFFER_STORE_SHORT_D16_HI_VBUFFER_OFFSET_gfx12	= 12461,
    BUFFER_STORE_SHORT_IDXEN_gfx10	= 12462,
    BUFFER_STORE_SHORT_IDXEN_gfx11	= 12463,
    BUFFER_STORE_SHORT_IDXEN_gfx6_gfx7	= 12464,
    BUFFER_STORE_SHORT_IDXEN_gfx90a	= 12465,
    BUFFER_STORE_SHORT_IDXEN_vi	= 12466,
    BUFFER_STORE_SHORT_OFFEN_gfx10	= 12467,
    BUFFER_STORE_SHORT_OFFEN_gfx11	= 12468,
    BUFFER_STORE_SHORT_OFFEN_gfx6_gfx7	= 12469,
    BUFFER_STORE_SHORT_OFFEN_gfx90a	= 12470,
    BUFFER_STORE_SHORT_OFFEN_vi	= 12471,
    BUFFER_STORE_SHORT_OFFSET_gfx10	= 12472,
    BUFFER_STORE_SHORT_OFFSET_gfx11	= 12473,
    BUFFER_STORE_SHORT_OFFSET_gfx6_gfx7	= 12474,
    BUFFER_STORE_SHORT_OFFSET_gfx90a	= 12475,
    BUFFER_STORE_SHORT_OFFSET_vi	= 12476,
    BUFFER_STORE_SHORT_TFE_ADDR64_gfx6_gfx7	= 12477,
    BUFFER_STORE_SHORT_TFE_BOTHEN_gfx10	= 12478,
    BUFFER_STORE_SHORT_TFE_BOTHEN_gfx11	= 12479,
    BUFFER_STORE_SHORT_TFE_BOTHEN_gfx6_gfx7	= 12480,
    BUFFER_STORE_SHORT_TFE_BOTHEN_vi	= 12481,
    BUFFER_STORE_SHORT_TFE_IDXEN_gfx10	= 12482,
    BUFFER_STORE_SHORT_TFE_IDXEN_gfx11	= 12483,
    BUFFER_STORE_SHORT_TFE_IDXEN_gfx6_gfx7	= 12484,
    BUFFER_STORE_SHORT_TFE_IDXEN_vi	= 12485,
    BUFFER_STORE_SHORT_TFE_OFFEN_gfx10	= 12486,
    BUFFER_STORE_SHORT_TFE_OFFEN_gfx11	= 12487,
    BUFFER_STORE_SHORT_TFE_OFFEN_gfx6_gfx7	= 12488,
    BUFFER_STORE_SHORT_TFE_OFFEN_vi	= 12489,
    BUFFER_STORE_SHORT_TFE_OFFSET_gfx10	= 12490,
    BUFFER_STORE_SHORT_TFE_OFFSET_gfx11	= 12491,
    BUFFER_STORE_SHORT_TFE_OFFSET_gfx6_gfx7	= 12492,
    BUFFER_STORE_SHORT_TFE_OFFSET_vi	= 12493,
    BUFFER_STORE_SHORT_TFE_VBUFFER_BOTHEN_gfx12	= 12494,
    BUFFER_STORE_SHORT_TFE_VBUFFER_IDXEN_gfx12	= 12495,
    BUFFER_STORE_SHORT_TFE_VBUFFER_OFFEN_gfx12	= 12496,
    BUFFER_STORE_SHORT_TFE_VBUFFER_OFFSET_gfx12	= 12497,
    BUFFER_STORE_SHORT_VBUFFER_BOTHEN_gfx12	= 12498,
    BUFFER_STORE_SHORT_VBUFFER_IDXEN_gfx12	= 12499,
    BUFFER_STORE_SHORT_VBUFFER_OFFEN_gfx12	= 12500,
    BUFFER_STORE_SHORT_VBUFFER_OFFSET_gfx12	= 12501,
    BUFFER_WBINVL1_SC_gfx6	= 12502,
    BUFFER_WBINVL1_VOL_gfx7	= 12503,
    BUFFER_WBINVL1_VOL_vi	= 12504,
    BUFFER_WBINVL1_gfx6_gfx7	= 12505,
    BUFFER_WBINVL1_vi	= 12506,
    BUFFER_WBL2_gfx90a	= 12507,
    BUFFER_WBL2_gfx940	= 12508,
    DS_ADD_F32_gfx10	= 12509,
    DS_ADD_F32_gfx11	= 12510,
    DS_ADD_F32_gfx12	= 12511,
    DS_ADD_F32_vi	= 12512,
    DS_ADD_F64_vi	= 12513,
    DS_ADD_GS_REG_RTN_gfx11	= 12514,
    DS_ADD_RTN_F32_gfx10	= 12515,
    DS_ADD_RTN_F32_gfx11	= 12516,
    DS_ADD_RTN_F32_gfx12	= 12517,
    DS_ADD_RTN_F32_vi	= 12518,
    DS_ADD_RTN_F64_vi	= 12519,
    DS_ADD_RTN_U32_gfx10	= 12520,
    DS_ADD_RTN_U32_gfx11	= 12521,
    DS_ADD_RTN_U32_gfx12	= 12522,
    DS_ADD_RTN_U32_gfx6_gfx7	= 12523,
    DS_ADD_RTN_U32_vi	= 12524,
    DS_ADD_RTN_U64_gfx10	= 12525,
    DS_ADD_RTN_U64_gfx11	= 12526,
    DS_ADD_RTN_U64_gfx12	= 12527,
    DS_ADD_RTN_U64_gfx6_gfx7	= 12528,
    DS_ADD_RTN_U64_vi	= 12529,
    DS_ADD_SRC2_F32_gfx10	= 12530,
    DS_ADD_SRC2_F32_vi	= 12531,
    DS_ADD_SRC2_U32_gfx10	= 12532,
    DS_ADD_SRC2_U32_gfx6_gfx7	= 12533,
    DS_ADD_SRC2_U32_vi	= 12534,
    DS_ADD_SRC2_U64_gfx10	= 12535,
    DS_ADD_SRC2_U64_gfx6_gfx7	= 12536,
    DS_ADD_SRC2_U64_vi	= 12537,
    DS_ADD_U32_gfx10	= 12538,
    DS_ADD_U32_gfx11	= 12539,
    DS_ADD_U32_gfx12	= 12540,
    DS_ADD_U32_gfx6_gfx7	= 12541,
    DS_ADD_U32_vi	= 12542,
    DS_ADD_U64_gfx10	= 12543,
    DS_ADD_U64_gfx11	= 12544,
    DS_ADD_U64_gfx12	= 12545,
    DS_ADD_U64_gfx6_gfx7	= 12546,
    DS_ADD_U64_vi	= 12547,
    DS_AND_B32_gfx10	= 12548,
    DS_AND_B32_gfx11	= 12549,
    DS_AND_B32_gfx12	= 12550,
    DS_AND_B32_gfx6_gfx7	= 12551,
    DS_AND_B32_vi	= 12552,
    DS_AND_B64_gfx10	= 12553,
    DS_AND_B64_gfx11	= 12554,
    DS_AND_B64_gfx12	= 12555,
    DS_AND_B64_gfx6_gfx7	= 12556,
    DS_AND_B64_vi	= 12557,
    DS_AND_RTN_B32_gfx10	= 12558,
    DS_AND_RTN_B32_gfx11	= 12559,
    DS_AND_RTN_B32_gfx12	= 12560,
    DS_AND_RTN_B32_gfx6_gfx7	= 12561,
    DS_AND_RTN_B32_vi	= 12562,
    DS_AND_RTN_B64_gfx10	= 12563,
    DS_AND_RTN_B64_gfx11	= 12564,
    DS_AND_RTN_B64_gfx12	= 12565,
    DS_AND_RTN_B64_gfx6_gfx7	= 12566,
    DS_AND_RTN_B64_vi	= 12567,
    DS_AND_SRC2_B32_gfx10	= 12568,
    DS_AND_SRC2_B32_gfx6_gfx7	= 12569,
    DS_AND_SRC2_B32_vi	= 12570,
    DS_AND_SRC2_B64_gfx10	= 12571,
    DS_AND_SRC2_B64_gfx6_gfx7	= 12572,
    DS_AND_SRC2_B64_vi	= 12573,
    DS_APPEND_gfx10	= 12574,
    DS_APPEND_gfx11	= 12575,
    DS_APPEND_gfx12	= 12576,
    DS_APPEND_gfx6_gfx7	= 12577,
    DS_APPEND_vi	= 12578,
    DS_BPERMUTE_B32_gfx10	= 12579,
    DS_BPERMUTE_B32_gfx11	= 12580,
    DS_BPERMUTE_B32_gfx12	= 12581,
    DS_BPERMUTE_B32_vi	= 12582,
    DS_BVH_STACK_RTN_B32_gfx11	= 12583,
    DS_CMPSTORE_B32_gfx11	= 12584,
    DS_CMPSTORE_B32_gfx12	= 12585,
    DS_CMPSTORE_B64_gfx11	= 12586,
    DS_CMPSTORE_B64_gfx12	= 12587,
    DS_CMPSTORE_F32_gfx11	= 12588,
    DS_CMPSTORE_F64_gfx11	= 12589,
    DS_CMPSTORE_RTN_B32_gfx11	= 12590,
    DS_CMPSTORE_RTN_B32_gfx12	= 12591,
    DS_CMPSTORE_RTN_B64_gfx11	= 12592,
    DS_CMPSTORE_RTN_B64_gfx12	= 12593,
    DS_CMPSTORE_RTN_F32_gfx11	= 12594,
    DS_CMPSTORE_RTN_F64_gfx11	= 12595,
    DS_CMPST_B32_gfx10	= 12596,
    DS_CMPST_B32_gfx6_gfx7	= 12597,
    DS_CMPST_B32_vi	= 12598,
    DS_CMPST_B64_gfx10	= 12599,
    DS_CMPST_B64_gfx6_gfx7	= 12600,
    DS_CMPST_B64_vi	= 12601,
    DS_CMPST_F32_gfx10	= 12602,
    DS_CMPST_F32_gfx6_gfx7	= 12603,
    DS_CMPST_F32_vi	= 12604,
    DS_CMPST_F64_gfx10	= 12605,
    DS_CMPST_F64_gfx6_gfx7	= 12606,
    DS_CMPST_F64_vi	= 12607,
    DS_CMPST_RTN_B32_gfx10	= 12608,
    DS_CMPST_RTN_B32_gfx6_gfx7	= 12609,
    DS_CMPST_RTN_B32_vi	= 12610,
    DS_CMPST_RTN_B64_gfx10	= 12611,
    DS_CMPST_RTN_B64_gfx6_gfx7	= 12612,
    DS_CMPST_RTN_B64_vi	= 12613,
    DS_CMPST_RTN_F32_gfx10	= 12614,
    DS_CMPST_RTN_F32_gfx6_gfx7	= 12615,
    DS_CMPST_RTN_F32_vi	= 12616,
    DS_CMPST_RTN_F64_gfx10	= 12617,
    DS_CMPST_RTN_F64_gfx6_gfx7	= 12618,
    DS_CMPST_RTN_F64_vi	= 12619,
    DS_CONDXCHG32_RTN_B64_gfx10	= 12620,
    DS_CONDXCHG32_RTN_B64_gfx11	= 12621,
    DS_CONDXCHG32_RTN_B64_gfx12	= 12622,
    DS_CONDXCHG32_RTN_B64_gfx7	= 12623,
    DS_CONDXCHG32_RTN_B64_vi	= 12624,
    DS_COND_SUB_RTN_U32_gfx12	= 12625,
    DS_COND_SUB_U32_gfx12	= 12626,
    DS_CONSUME_gfx10	= 12627,
    DS_CONSUME_gfx11	= 12628,
    DS_CONSUME_gfx12	= 12629,
    DS_CONSUME_gfx6_gfx7	= 12630,
    DS_CONSUME_vi	= 12631,
    DS_DEC_RTN_U32_gfx10	= 12632,
    DS_DEC_RTN_U32_gfx11	= 12633,
    DS_DEC_RTN_U32_gfx12	= 12634,
    DS_DEC_RTN_U32_gfx6_gfx7	= 12635,
    DS_DEC_RTN_U32_vi	= 12636,
    DS_DEC_RTN_U64_gfx10	= 12637,
    DS_DEC_RTN_U64_gfx11	= 12638,
    DS_DEC_RTN_U64_gfx12	= 12639,
    DS_DEC_RTN_U64_gfx6_gfx7	= 12640,
    DS_DEC_RTN_U64_vi	= 12641,
    DS_DEC_SRC2_U32_gfx10	= 12642,
    DS_DEC_SRC2_U32_gfx6_gfx7	= 12643,
    DS_DEC_SRC2_U32_vi	= 12644,
    DS_DEC_SRC2_U64_gfx10	= 12645,
    DS_DEC_SRC2_U64_gfx6_gfx7	= 12646,
    DS_DEC_SRC2_U64_vi	= 12647,
    DS_DEC_U32_gfx10	= 12648,
    DS_DEC_U32_gfx11	= 12649,
    DS_DEC_U32_gfx12	= 12650,
    DS_DEC_U32_gfx6_gfx7	= 12651,
    DS_DEC_U32_vi	= 12652,
    DS_DEC_U64_gfx10	= 12653,
    DS_DEC_U64_gfx11	= 12654,
    DS_DEC_U64_gfx12	= 12655,
    DS_DEC_U64_gfx6_gfx7	= 12656,
    DS_DEC_U64_vi	= 12657,
    DS_DIRECT_LOAD_gfx12	= 12658,
    DS_GWS_BARRIER_gfx10	= 12659,
    DS_GWS_BARRIER_gfx11	= 12660,
    DS_GWS_BARRIER_gfx6_gfx7	= 12661,
    DS_GWS_BARRIER_vi	= 12662,
    DS_GWS_INIT_gfx10	= 12663,
    DS_GWS_INIT_gfx11	= 12664,
    DS_GWS_INIT_gfx6_gfx7	= 12665,
    DS_GWS_INIT_vi	= 12666,
    DS_GWS_SEMA_BR_gfx10	= 12667,
    DS_GWS_SEMA_BR_gfx11	= 12668,
    DS_GWS_SEMA_BR_gfx6_gfx7	= 12669,
    DS_GWS_SEMA_BR_vi	= 12670,
    DS_GWS_SEMA_P_gfx10	= 12671,
    DS_GWS_SEMA_P_gfx11	= 12672,
    DS_GWS_SEMA_P_gfx6_gfx7	= 12673,
    DS_GWS_SEMA_P_vi	= 12674,
    DS_GWS_SEMA_RELEASE_ALL_gfx10	= 12675,
    DS_GWS_SEMA_RELEASE_ALL_gfx11	= 12676,
    DS_GWS_SEMA_RELEASE_ALL_gfx7	= 12677,
    DS_GWS_SEMA_RELEASE_ALL_vi	= 12678,
    DS_GWS_SEMA_V_gfx10	= 12679,
    DS_GWS_SEMA_V_gfx11	= 12680,
    DS_GWS_SEMA_V_gfx6_gfx7	= 12681,
    DS_GWS_SEMA_V_vi	= 12682,
    DS_INC_RTN_U32_gfx10	= 12683,
    DS_INC_RTN_U32_gfx11	= 12684,
    DS_INC_RTN_U32_gfx12	= 12685,
    DS_INC_RTN_U32_gfx6_gfx7	= 12686,
    DS_INC_RTN_U32_vi	= 12687,
    DS_INC_RTN_U64_gfx10	= 12688,
    DS_INC_RTN_U64_gfx11	= 12689,
    DS_INC_RTN_U64_gfx12	= 12690,
    DS_INC_RTN_U64_gfx6_gfx7	= 12691,
    DS_INC_RTN_U64_vi	= 12692,
    DS_INC_SRC2_U32_gfx10	= 12693,
    DS_INC_SRC2_U32_gfx6_gfx7	= 12694,
    DS_INC_SRC2_U32_vi	= 12695,
    DS_INC_SRC2_U64_gfx10	= 12696,
    DS_INC_SRC2_U64_gfx6_gfx7	= 12697,
    DS_INC_SRC2_U64_vi	= 12698,
    DS_INC_U32_gfx10	= 12699,
    DS_INC_U32_gfx11	= 12700,
    DS_INC_U32_gfx12	= 12701,
    DS_INC_U32_gfx6_gfx7	= 12702,
    DS_INC_U32_vi	= 12703,
    DS_INC_U64_gfx10	= 12704,
    DS_INC_U64_gfx11	= 12705,
    DS_INC_U64_gfx12	= 12706,
    DS_INC_U64_gfx6_gfx7	= 12707,
    DS_INC_U64_vi	= 12708,
    DS_MAX_F32_gfx10	= 12709,
    DS_MAX_F32_gfx11	= 12710,
    DS_MAX_F32_gfx12	= 12711,
    DS_MAX_F32_gfx6_gfx7	= 12712,
    DS_MAX_F32_vi	= 12713,
    DS_MAX_F64_gfx10	= 12714,
    DS_MAX_F64_gfx11	= 12715,
    DS_MAX_F64_gfx12	= 12716,
    DS_MAX_F64_gfx6_gfx7	= 12717,
    DS_MAX_F64_vi	= 12718,
    DS_MAX_I32_gfx10	= 12719,
    DS_MAX_I32_gfx11	= 12720,
    DS_MAX_I32_gfx12	= 12721,
    DS_MAX_I32_gfx6_gfx7	= 12722,
    DS_MAX_I32_vi	= 12723,
    DS_MAX_I64_gfx10	= 12724,
    DS_MAX_I64_gfx11	= 12725,
    DS_MAX_I64_gfx12	= 12726,
    DS_MAX_I64_gfx6_gfx7	= 12727,
    DS_MAX_I64_vi	= 12728,
    DS_MAX_RTN_F32_gfx10	= 12729,
    DS_MAX_RTN_F32_gfx11	= 12730,
    DS_MAX_RTN_F32_gfx12	= 12731,
    DS_MAX_RTN_F32_gfx6_gfx7	= 12732,
    DS_MAX_RTN_F32_vi	= 12733,
    DS_MAX_RTN_F64_gfx10	= 12734,
    DS_MAX_RTN_F64_gfx11	= 12735,
    DS_MAX_RTN_F64_gfx12	= 12736,
    DS_MAX_RTN_F64_gfx6_gfx7	= 12737,
    DS_MAX_RTN_F64_vi	= 12738,
    DS_MAX_RTN_I32_gfx10	= 12739,
    DS_MAX_RTN_I32_gfx11	= 12740,
    DS_MAX_RTN_I32_gfx12	= 12741,
    DS_MAX_RTN_I32_gfx6_gfx7	= 12742,
    DS_MAX_RTN_I32_vi	= 12743,
    DS_MAX_RTN_I64_gfx10	= 12744,
    DS_MAX_RTN_I64_gfx11	= 12745,
    DS_MAX_RTN_I64_gfx12	= 12746,
    DS_MAX_RTN_I64_gfx6_gfx7	= 12747,
    DS_MAX_RTN_I64_vi	= 12748,
    DS_MAX_RTN_U32_gfx10	= 12749,
    DS_MAX_RTN_U32_gfx11	= 12750,
    DS_MAX_RTN_U32_gfx12	= 12751,
    DS_MAX_RTN_U32_gfx6_gfx7	= 12752,
    DS_MAX_RTN_U32_vi	= 12753,
    DS_MAX_RTN_U64_gfx10	= 12754,
    DS_MAX_RTN_U64_gfx11	= 12755,
    DS_MAX_RTN_U64_gfx12	= 12756,
    DS_MAX_RTN_U64_gfx6_gfx7	= 12757,
    DS_MAX_RTN_U64_vi	= 12758,
    DS_MAX_SRC2_F32_gfx10	= 12759,
    DS_MAX_SRC2_F32_gfx6_gfx7	= 12760,
    DS_MAX_SRC2_F32_vi	= 12761,
    DS_MAX_SRC2_F64_gfx10	= 12762,
    DS_MAX_SRC2_F64_gfx6_gfx7	= 12763,
    DS_MAX_SRC2_F64_vi	= 12764,
    DS_MAX_SRC2_I32_gfx10	= 12765,
    DS_MAX_SRC2_I32_gfx6_gfx7	= 12766,
    DS_MAX_SRC2_I32_vi	= 12767,
    DS_MAX_SRC2_I64_gfx10	= 12768,
    DS_MAX_SRC2_I64_gfx6_gfx7	= 12769,
    DS_MAX_SRC2_I64_vi	= 12770,
    DS_MAX_SRC2_U32_gfx10	= 12771,
    DS_MAX_SRC2_U32_gfx6_gfx7	= 12772,
    DS_MAX_SRC2_U32_vi	= 12773,
    DS_MAX_SRC2_U64_gfx10	= 12774,
    DS_MAX_SRC2_U64_gfx6_gfx7	= 12775,
    DS_MAX_SRC2_U64_vi	= 12776,
    DS_MAX_U32_gfx10	= 12777,
    DS_MAX_U32_gfx11	= 12778,
    DS_MAX_U32_gfx12	= 12779,
    DS_MAX_U32_gfx6_gfx7	= 12780,
    DS_MAX_U32_vi	= 12781,
    DS_MAX_U64_gfx10	= 12782,
    DS_MAX_U64_gfx11	= 12783,
    DS_MAX_U64_gfx12	= 12784,
    DS_MAX_U64_gfx6_gfx7	= 12785,
    DS_MAX_U64_vi	= 12786,
    DS_MIN_F32_gfx10	= 12787,
    DS_MIN_F32_gfx11	= 12788,
    DS_MIN_F32_gfx12	= 12789,
    DS_MIN_F32_gfx6_gfx7	= 12790,
    DS_MIN_F32_vi	= 12791,
    DS_MIN_F64_gfx10	= 12792,
    DS_MIN_F64_gfx11	= 12793,
    DS_MIN_F64_gfx12	= 12794,
    DS_MIN_F64_gfx6_gfx7	= 12795,
    DS_MIN_F64_vi	= 12796,
    DS_MIN_I32_gfx10	= 12797,
    DS_MIN_I32_gfx11	= 12798,
    DS_MIN_I32_gfx12	= 12799,
    DS_MIN_I32_gfx6_gfx7	= 12800,
    DS_MIN_I32_vi	= 12801,
    DS_MIN_I64_gfx10	= 12802,
    DS_MIN_I64_gfx11	= 12803,
    DS_MIN_I64_gfx12	= 12804,
    DS_MIN_I64_gfx6_gfx7	= 12805,
    DS_MIN_I64_vi	= 12806,
    DS_MIN_RTN_F32_gfx10	= 12807,
    DS_MIN_RTN_F32_gfx11	= 12808,
    DS_MIN_RTN_F32_gfx12	= 12809,
    DS_MIN_RTN_F32_gfx6_gfx7	= 12810,
    DS_MIN_RTN_F32_vi	= 12811,
    DS_MIN_RTN_F64_gfx10	= 12812,
    DS_MIN_RTN_F64_gfx11	= 12813,
    DS_MIN_RTN_F64_gfx12	= 12814,
    DS_MIN_RTN_F64_gfx6_gfx7	= 12815,
    DS_MIN_RTN_F64_vi	= 12816,
    DS_MIN_RTN_I32_gfx10	= 12817,
    DS_MIN_RTN_I32_gfx11	= 12818,
    DS_MIN_RTN_I32_gfx12	= 12819,
    DS_MIN_RTN_I32_gfx6_gfx7	= 12820,
    DS_MIN_RTN_I32_vi	= 12821,
    DS_MIN_RTN_I64_gfx10	= 12822,
    DS_MIN_RTN_I64_gfx11	= 12823,
    DS_MIN_RTN_I64_gfx12	= 12824,
    DS_MIN_RTN_I64_gfx6_gfx7	= 12825,
    DS_MIN_RTN_I64_vi	= 12826,
    DS_MIN_RTN_U32_gfx10	= 12827,
    DS_MIN_RTN_U32_gfx11	= 12828,
    DS_MIN_RTN_U32_gfx12	= 12829,
    DS_MIN_RTN_U32_gfx6_gfx7	= 12830,
    DS_MIN_RTN_U32_vi	= 12831,
    DS_MIN_RTN_U64_gfx10	= 12832,
    DS_MIN_RTN_U64_gfx11	= 12833,
    DS_MIN_RTN_U64_gfx12	= 12834,
    DS_MIN_RTN_U64_gfx6_gfx7	= 12835,
    DS_MIN_RTN_U64_vi	= 12836,
    DS_MIN_SRC2_F32_gfx10	= 12837,
    DS_MIN_SRC2_F32_gfx6_gfx7	= 12838,
    DS_MIN_SRC2_F32_vi	= 12839,
    DS_MIN_SRC2_F64_gfx10	= 12840,
    DS_MIN_SRC2_F64_gfx6_gfx7	= 12841,
    DS_MIN_SRC2_F64_vi	= 12842,
    DS_MIN_SRC2_I32_gfx10	= 12843,
    DS_MIN_SRC2_I32_gfx6_gfx7	= 12844,
    DS_MIN_SRC2_I32_vi	= 12845,
    DS_MIN_SRC2_I64_gfx10	= 12846,
    DS_MIN_SRC2_I64_gfx6_gfx7	= 12847,
    DS_MIN_SRC2_I64_vi	= 12848,
    DS_MIN_SRC2_U32_gfx10	= 12849,
    DS_MIN_SRC2_U32_gfx6_gfx7	= 12850,
    DS_MIN_SRC2_U32_vi	= 12851,
    DS_MIN_SRC2_U64_gfx10	= 12852,
    DS_MIN_SRC2_U64_gfx6_gfx7	= 12853,
    DS_MIN_SRC2_U64_vi	= 12854,
    DS_MIN_U32_gfx10	= 12855,
    DS_MIN_U32_gfx11	= 12856,
    DS_MIN_U32_gfx12	= 12857,
    DS_MIN_U32_gfx6_gfx7	= 12858,
    DS_MIN_U32_vi	= 12859,
    DS_MIN_U64_gfx10	= 12860,
    DS_MIN_U64_gfx11	= 12861,
    DS_MIN_U64_gfx12	= 12862,
    DS_MIN_U64_gfx6_gfx7	= 12863,
    DS_MIN_U64_vi	= 12864,
    DS_MSKOR_B32_gfx10	= 12865,
    DS_MSKOR_B32_gfx11	= 12866,
    DS_MSKOR_B32_gfx12	= 12867,
    DS_MSKOR_B32_gfx6_gfx7	= 12868,
    DS_MSKOR_B32_vi	= 12869,
    DS_MSKOR_B64_gfx10	= 12870,
    DS_MSKOR_B64_gfx11	= 12871,
    DS_MSKOR_B64_gfx12	= 12872,
    DS_MSKOR_B64_gfx6_gfx7	= 12873,
    DS_MSKOR_B64_vi	= 12874,
    DS_MSKOR_RTN_B32_gfx10	= 12875,
    DS_MSKOR_RTN_B32_gfx11	= 12876,
    DS_MSKOR_RTN_B32_gfx12	= 12877,
    DS_MSKOR_RTN_B32_gfx6_gfx7	= 12878,
    DS_MSKOR_RTN_B32_vi	= 12879,
    DS_MSKOR_RTN_B64_gfx10	= 12880,
    DS_MSKOR_RTN_B64_gfx11	= 12881,
    DS_MSKOR_RTN_B64_gfx12	= 12882,
    DS_MSKOR_RTN_B64_gfx6_gfx7	= 12883,
    DS_MSKOR_RTN_B64_vi	= 12884,
    DS_NOP_gfx10	= 12885,
    DS_NOP_gfx11	= 12886,
    DS_NOP_gfx12	= 12887,
    DS_NOP_gfx6_gfx7	= 12888,
    DS_NOP_vi	= 12889,
    DS_ORDERED_COUNT_gfx10	= 12890,
    DS_ORDERED_COUNT_gfx11	= 12891,
    DS_ORDERED_COUNT_gfx6_gfx7	= 12892,
    DS_ORDERED_COUNT_vi	= 12893,
    DS_OR_B32_gfx10	= 12894,
    DS_OR_B32_gfx11	= 12895,
    DS_OR_B32_gfx12	= 12896,
    DS_OR_B32_gfx6_gfx7	= 12897,
    DS_OR_B32_vi	= 12898,
    DS_OR_B64_gfx10	= 12899,
    DS_OR_B64_gfx11	= 12900,
    DS_OR_B64_gfx12	= 12901,
    DS_OR_B64_gfx6_gfx7	= 12902,
    DS_OR_B64_vi	= 12903,
    DS_OR_RTN_B32_gfx10	= 12904,
    DS_OR_RTN_B32_gfx11	= 12905,
    DS_OR_RTN_B32_gfx12	= 12906,
    DS_OR_RTN_B32_gfx6_gfx7	= 12907,
    DS_OR_RTN_B32_vi	= 12908,
    DS_OR_RTN_B64_gfx10	= 12909,
    DS_OR_RTN_B64_gfx11	= 12910,
    DS_OR_RTN_B64_gfx12	= 12911,
    DS_OR_RTN_B64_gfx6_gfx7	= 12912,
    DS_OR_RTN_B64_vi	= 12913,
    DS_OR_SRC2_B32_gfx10	= 12914,
    DS_OR_SRC2_B32_gfx6_gfx7	= 12915,
    DS_OR_SRC2_B32_vi	= 12916,
    DS_OR_SRC2_B64_gfx10	= 12917,
    DS_OR_SRC2_B64_gfx6_gfx7	= 12918,
    DS_OR_SRC2_B64_vi	= 12919,
    DS_PARAM_LOAD_gfx12	= 12920,
    DS_PERMUTE_B32_gfx10	= 12921,
    DS_PERMUTE_B32_gfx11	= 12922,
    DS_PERMUTE_B32_gfx12	= 12923,
    DS_PERMUTE_B32_vi	= 12924,
    DS_PK_ADD_BF16_gfx12	= 12925,
    DS_PK_ADD_BF16_vi	= 12926,
    DS_PK_ADD_F16_gfx12	= 12927,
    DS_PK_ADD_F16_vi	= 12928,
    DS_PK_ADD_RTN_BF16_gfx12	= 12929,
    DS_PK_ADD_RTN_BF16_vi	= 12930,
    DS_PK_ADD_RTN_F16_gfx12	= 12931,
    DS_PK_ADD_RTN_F16_vi	= 12932,
    DS_READ2ST64_B32_gfx10	= 12933,
    DS_READ2ST64_B32_gfx11	= 12934,
    DS_READ2ST64_B32_gfx12	= 12935,
    DS_READ2ST64_B32_gfx6_gfx7	= 12936,
    DS_READ2ST64_B32_vi	= 12937,
    DS_READ2ST64_B64_gfx10	= 12938,
    DS_READ2ST64_B64_gfx11	= 12939,
    DS_READ2ST64_B64_gfx12	= 12940,
    DS_READ2ST64_B64_gfx6_gfx7	= 12941,
    DS_READ2ST64_B64_vi	= 12942,
    DS_READ2_B32_gfx10	= 12943,
    DS_READ2_B32_gfx11	= 12944,
    DS_READ2_B32_gfx12	= 12945,
    DS_READ2_B32_gfx6_gfx7	= 12946,
    DS_READ2_B32_vi	= 12947,
    DS_READ2_B64_gfx10	= 12948,
    DS_READ2_B64_gfx11	= 12949,
    DS_READ2_B64_gfx12	= 12950,
    DS_READ2_B64_gfx6_gfx7	= 12951,
    DS_READ2_B64_vi	= 12952,
    DS_READ_ADDTID_B32_gfx10	= 12953,
    DS_READ_ADDTID_B32_gfx11	= 12954,
    DS_READ_ADDTID_B32_gfx12	= 12955,
    DS_READ_ADDTID_B32_vi	= 12956,
    DS_READ_B128_gfx10	= 12957,
    DS_READ_B128_gfx11	= 12958,
    DS_READ_B128_gfx12	= 12959,
    DS_READ_B128_gfx7	= 12960,
    DS_READ_B128_vi	= 12961,
    DS_READ_B32_gfx10	= 12962,
    DS_READ_B32_gfx11	= 12963,
    DS_READ_B32_gfx12	= 12964,
    DS_READ_B32_gfx6_gfx7	= 12965,
    DS_READ_B32_vi	= 12966,
    DS_READ_B64_gfx10	= 12967,
    DS_READ_B64_gfx11	= 12968,
    DS_READ_B64_gfx12	= 12969,
    DS_READ_B64_gfx6_gfx7	= 12970,
    DS_READ_B64_vi	= 12971,
    DS_READ_B96_gfx10	= 12972,
    DS_READ_B96_gfx11	= 12973,
    DS_READ_B96_gfx12	= 12974,
    DS_READ_B96_gfx7	= 12975,
    DS_READ_B96_vi	= 12976,
    DS_READ_I16_gfx10	= 12977,
    DS_READ_I16_gfx11	= 12978,
    DS_READ_I16_gfx12	= 12979,
    DS_READ_I16_gfx6_gfx7	= 12980,
    DS_READ_I16_vi	= 12981,
    DS_READ_I8_D16_HI_gfx10	= 12982,
    DS_READ_I8_D16_HI_gfx11	= 12983,
    DS_READ_I8_D16_HI_gfx12	= 12984,
    DS_READ_I8_D16_HI_vi	= 12985,
    DS_READ_I8_D16_gfx10	= 12986,
    DS_READ_I8_D16_gfx11	= 12987,
    DS_READ_I8_D16_gfx12	= 12988,
    DS_READ_I8_D16_vi	= 12989,
    DS_READ_I8_gfx10	= 12990,
    DS_READ_I8_gfx11	= 12991,
    DS_READ_I8_gfx12	= 12992,
    DS_READ_I8_gfx6_gfx7	= 12993,
    DS_READ_I8_vi	= 12994,
    DS_READ_U16_D16_HI_gfx10	= 12995,
    DS_READ_U16_D16_HI_gfx11	= 12996,
    DS_READ_U16_D16_HI_gfx12	= 12997,
    DS_READ_U16_D16_HI_vi	= 12998,
    DS_READ_U16_D16_gfx10	= 12999,
    DS_READ_U16_D16_gfx11	= 13000,
    DS_READ_U16_D16_gfx12	= 13001,
    DS_READ_U16_D16_vi	= 13002,
    DS_READ_U16_gfx10	= 13003,
    DS_READ_U16_gfx11	= 13004,
    DS_READ_U16_gfx12	= 13005,
    DS_READ_U16_gfx6_gfx7	= 13006,
    DS_READ_U16_vi	= 13007,
    DS_READ_U8_D16_HI_gfx10	= 13008,
    DS_READ_U8_D16_HI_gfx11	= 13009,
    DS_READ_U8_D16_HI_gfx12	= 13010,
    DS_READ_U8_D16_HI_vi	= 13011,
    DS_READ_U8_D16_gfx10	= 13012,
    DS_READ_U8_D16_gfx11	= 13013,
    DS_READ_U8_D16_gfx12	= 13014,
    DS_READ_U8_D16_vi	= 13015,
    DS_READ_U8_gfx10	= 13016,
    DS_READ_U8_gfx11	= 13017,
    DS_READ_U8_gfx12	= 13018,
    DS_READ_U8_gfx6_gfx7	= 13019,
    DS_READ_U8_vi	= 13020,
    DS_RSUB_RTN_U32_gfx10	= 13021,
    DS_RSUB_RTN_U32_gfx11	= 13022,
    DS_RSUB_RTN_U32_gfx12	= 13023,
    DS_RSUB_RTN_U32_gfx6_gfx7	= 13024,
    DS_RSUB_RTN_U32_vi	= 13025,
    DS_RSUB_RTN_U64_gfx10	= 13026,
    DS_RSUB_RTN_U64_gfx11	= 13027,
    DS_RSUB_RTN_U64_gfx12	= 13028,
    DS_RSUB_RTN_U64_gfx6_gfx7	= 13029,
    DS_RSUB_RTN_U64_vi	= 13030,
    DS_RSUB_SRC2_U32_gfx10	= 13031,
    DS_RSUB_SRC2_U32_gfx6_gfx7	= 13032,
    DS_RSUB_SRC2_U32_vi	= 13033,
    DS_RSUB_SRC2_U64_gfx10	= 13034,
    DS_RSUB_SRC2_U64_gfx6_gfx7	= 13035,
    DS_RSUB_SRC2_U64_vi	= 13036,
    DS_RSUB_U32_gfx10	= 13037,
    DS_RSUB_U32_gfx11	= 13038,
    DS_RSUB_U32_gfx12	= 13039,
    DS_RSUB_U32_gfx6_gfx7	= 13040,
    DS_RSUB_U32_vi	= 13041,
    DS_RSUB_U64_gfx10	= 13042,
    DS_RSUB_U64_gfx11	= 13043,
    DS_RSUB_U64_gfx12	= 13044,
    DS_RSUB_U64_gfx6_gfx7	= 13045,
    DS_RSUB_U64_vi	= 13046,
    DS_SUB_CLAMP_RTN_U32_gfx12	= 13047,
    DS_SUB_CLAMP_U32_gfx12	= 13048,
    DS_SUB_GS_REG_RTN_gfx11	= 13049,
    DS_SUB_RTN_U32_gfx10	= 13050,
    DS_SUB_RTN_U32_gfx11	= 13051,
    DS_SUB_RTN_U32_gfx12	= 13052,
    DS_SUB_RTN_U32_gfx6_gfx7	= 13053,
    DS_SUB_RTN_U32_vi	= 13054,
    DS_SUB_RTN_U64_gfx10	= 13055,
    DS_SUB_RTN_U64_gfx11	= 13056,
    DS_SUB_RTN_U64_gfx12	= 13057,
    DS_SUB_RTN_U64_gfx6_gfx7	= 13058,
    DS_SUB_RTN_U64_vi	= 13059,
    DS_SUB_SRC2_U32_gfx10	= 13060,
    DS_SUB_SRC2_U32_gfx6_gfx7	= 13061,
    DS_SUB_SRC2_U32_vi	= 13062,
    DS_SUB_SRC2_U64_gfx10	= 13063,
    DS_SUB_SRC2_U64_gfx6_gfx7	= 13064,
    DS_SUB_SRC2_U64_vi	= 13065,
    DS_SUB_U32_gfx10	= 13066,
    DS_SUB_U32_gfx11	= 13067,
    DS_SUB_U32_gfx12	= 13068,
    DS_SUB_U32_gfx6_gfx7	= 13069,
    DS_SUB_U32_vi	= 13070,
    DS_SUB_U64_gfx10	= 13071,
    DS_SUB_U64_gfx11	= 13072,
    DS_SUB_U64_gfx12	= 13073,
    DS_SUB_U64_gfx6_gfx7	= 13074,
    DS_SUB_U64_vi	= 13075,
    DS_SWIZZLE_B32_gfx10	= 13076,
    DS_SWIZZLE_B32_gfx11	= 13077,
    DS_SWIZZLE_B32_gfx12	= 13078,
    DS_SWIZZLE_B32_gfx6_gfx7	= 13079,
    DS_SWIZZLE_B32_vi	= 13080,
    DS_WRAP_RTN_B32_gfx10	= 13081,
    DS_WRAP_RTN_B32_gfx11	= 13082,
    DS_WRAP_RTN_B32_gfx7	= 13083,
    DS_WRAP_RTN_B32_vi	= 13084,
    DS_WRITE2ST64_B32_gfx10	= 13085,
    DS_WRITE2ST64_B32_gfx11	= 13086,
    DS_WRITE2ST64_B32_gfx12	= 13087,
    DS_WRITE2ST64_B32_gfx6_gfx7	= 13088,
    DS_WRITE2ST64_B32_vi	= 13089,
    DS_WRITE2ST64_B64_gfx10	= 13090,
    DS_WRITE2ST64_B64_gfx11	= 13091,
    DS_WRITE2ST64_B64_gfx12	= 13092,
    DS_WRITE2ST64_B64_gfx6_gfx7	= 13093,
    DS_WRITE2ST64_B64_vi	= 13094,
    DS_WRITE2_B32_gfx10	= 13095,
    DS_WRITE2_B32_gfx11	= 13096,
    DS_WRITE2_B32_gfx12	= 13097,
    DS_WRITE2_B32_gfx6_gfx7	= 13098,
    DS_WRITE2_B32_vi	= 13099,
    DS_WRITE2_B64_gfx10	= 13100,
    DS_WRITE2_B64_gfx11	= 13101,
    DS_WRITE2_B64_gfx12	= 13102,
    DS_WRITE2_B64_gfx6_gfx7	= 13103,
    DS_WRITE2_B64_vi	= 13104,
    DS_WRITE_ADDTID_B32_gfx10	= 13105,
    DS_WRITE_ADDTID_B32_gfx11	= 13106,
    DS_WRITE_ADDTID_B32_gfx12	= 13107,
    DS_WRITE_ADDTID_B32_vi	= 13108,
    DS_WRITE_B128_gfx10	= 13109,
    DS_WRITE_B128_gfx11	= 13110,
    DS_WRITE_B128_gfx12	= 13111,
    DS_WRITE_B128_gfx7	= 13112,
    DS_WRITE_B128_vi	= 13113,
    DS_WRITE_B16_D16_HI_gfx10	= 13114,
    DS_WRITE_B16_D16_HI_gfx11	= 13115,
    DS_WRITE_B16_D16_HI_gfx12	= 13116,
    DS_WRITE_B16_D16_HI_vi	= 13117,
    DS_WRITE_B16_gfx10	= 13118,
    DS_WRITE_B16_gfx11	= 13119,
    DS_WRITE_B16_gfx12	= 13120,
    DS_WRITE_B16_gfx6_gfx7	= 13121,
    DS_WRITE_B16_vi	= 13122,
    DS_WRITE_B32_gfx10	= 13123,
    DS_WRITE_B32_gfx11	= 13124,
    DS_WRITE_B32_gfx12	= 13125,
    DS_WRITE_B32_gfx6_gfx7	= 13126,
    DS_WRITE_B32_vi	= 13127,
    DS_WRITE_B64_gfx10	= 13128,
    DS_WRITE_B64_gfx11	= 13129,
    DS_WRITE_B64_gfx12	= 13130,
    DS_WRITE_B64_gfx6_gfx7	= 13131,
    DS_WRITE_B64_vi	= 13132,
    DS_WRITE_B8_D16_HI_gfx10	= 13133,
    DS_WRITE_B8_D16_HI_gfx11	= 13134,
    DS_WRITE_B8_D16_HI_gfx12	= 13135,
    DS_WRITE_B8_D16_HI_vi	= 13136,
    DS_WRITE_B8_gfx10	= 13137,
    DS_WRITE_B8_gfx11	= 13138,
    DS_WRITE_B8_gfx12	= 13139,
    DS_WRITE_B8_gfx6_gfx7	= 13140,
    DS_WRITE_B8_vi	= 13141,
    DS_WRITE_B96_gfx10	= 13142,
    DS_WRITE_B96_gfx11	= 13143,
    DS_WRITE_B96_gfx12	= 13144,
    DS_WRITE_B96_gfx7	= 13145,
    DS_WRITE_B96_vi	= 13146,
    DS_WRITE_SRC2_B32_gfx10	= 13147,
    DS_WRITE_SRC2_B32_gfx6_gfx7	= 13148,
    DS_WRITE_SRC2_B32_vi	= 13149,
    DS_WRITE_SRC2_B64_gfx10	= 13150,
    DS_WRITE_SRC2_B64_gfx6_gfx7	= 13151,
    DS_WRITE_SRC2_B64_vi	= 13152,
    DS_WRXCHG2ST64_RTN_B32_gfx10	= 13153,
    DS_WRXCHG2ST64_RTN_B32_gfx11	= 13154,
    DS_WRXCHG2ST64_RTN_B32_gfx12	= 13155,
    DS_WRXCHG2ST64_RTN_B32_gfx6_gfx7	= 13156,
    DS_WRXCHG2ST64_RTN_B32_vi	= 13157,
    DS_WRXCHG2ST64_RTN_B64_gfx10	= 13158,
    DS_WRXCHG2ST64_RTN_B64_gfx11	= 13159,
    DS_WRXCHG2ST64_RTN_B64_gfx12	= 13160,
    DS_WRXCHG2ST64_RTN_B64_gfx6_gfx7	= 13161,
    DS_WRXCHG2ST64_RTN_B64_vi	= 13162,
    DS_WRXCHG2_RTN_B32_gfx10	= 13163,
    DS_WRXCHG2_RTN_B32_gfx11	= 13164,
    DS_WRXCHG2_RTN_B32_gfx12	= 13165,
    DS_WRXCHG2_RTN_B32_gfx6_gfx7	= 13166,
    DS_WRXCHG2_RTN_B32_vi	= 13167,
    DS_WRXCHG2_RTN_B64_gfx10	= 13168,
    DS_WRXCHG2_RTN_B64_gfx11	= 13169,
    DS_WRXCHG2_RTN_B64_gfx12	= 13170,
    DS_WRXCHG2_RTN_B64_gfx6_gfx7	= 13171,
    DS_WRXCHG2_RTN_B64_vi	= 13172,
    DS_WRXCHG_RTN_B32_gfx10	= 13173,
    DS_WRXCHG_RTN_B32_gfx11	= 13174,
    DS_WRXCHG_RTN_B32_gfx12	= 13175,
    DS_WRXCHG_RTN_B32_gfx6_gfx7	= 13176,
    DS_WRXCHG_RTN_B32_vi	= 13177,
    DS_WRXCHG_RTN_B64_gfx10	= 13178,
    DS_WRXCHG_RTN_B64_gfx11	= 13179,
    DS_WRXCHG_RTN_B64_gfx12	= 13180,
    DS_WRXCHG_RTN_B64_gfx6_gfx7	= 13181,
    DS_WRXCHG_RTN_B64_vi	= 13182,
    DS_XOR_B32_gfx10	= 13183,
    DS_XOR_B32_gfx11	= 13184,
    DS_XOR_B32_gfx12	= 13185,
    DS_XOR_B32_gfx6_gfx7	= 13186,
    DS_XOR_B32_vi	= 13187,
    DS_XOR_B64_gfx10	= 13188,
    DS_XOR_B64_gfx11	= 13189,
    DS_XOR_B64_gfx12	= 13190,
    DS_XOR_B64_gfx6_gfx7	= 13191,
    DS_XOR_B64_vi	= 13192,
    DS_XOR_RTN_B32_gfx10	= 13193,
    DS_XOR_RTN_B32_gfx11	= 13194,
    DS_XOR_RTN_B32_gfx12	= 13195,
    DS_XOR_RTN_B32_gfx6_gfx7	= 13196,
    DS_XOR_RTN_B32_vi	= 13197,
    DS_XOR_RTN_B64_gfx10	= 13198,
    DS_XOR_RTN_B64_gfx11	= 13199,
    DS_XOR_RTN_B64_gfx12	= 13200,
    DS_XOR_RTN_B64_gfx6_gfx7	= 13201,
    DS_XOR_RTN_B64_vi	= 13202,
    DS_XOR_SRC2_B32_gfx10	= 13203,
    DS_XOR_SRC2_B32_gfx6_gfx7	= 13204,
    DS_XOR_SRC2_B32_vi	= 13205,
    DS_XOR_SRC2_B64_gfx10	= 13206,
    DS_XOR_SRC2_B64_gfx6_gfx7	= 13207,
    DS_XOR_SRC2_B64_vi	= 13208,
    EXP_DONE_gfx10	= 13209,
    EXP_DONE_gfx11	= 13210,
    EXP_DONE_gfx12	= 13211,
    EXP_DONE_si	= 13212,
    EXP_DONE_vi	= 13213,
    EXP_ROW_DONE_gfx11	= 13214,
    EXP_ROW_DONE_gfx12	= 13215,
    EXP_ROW_gfx11	= 13216,
    EXP_ROW_gfx12	= 13217,
    EXP_gfx10	= 13218,
    EXP_gfx11	= 13219,
    EXP_gfx12	= 13220,
    EXP_si	= 13221,
    EXP_vi	= 13222,
    FLAT_ATOMIC_ADD_F32_RTN_gfx11	= 13223,
    FLAT_ATOMIC_ADD_F32_RTN_gfx12	= 13224,
    FLAT_ATOMIC_ADD_F32_RTN_vi	= 13225,
    FLAT_ATOMIC_ADD_F32_gfx11	= 13226,
    FLAT_ATOMIC_ADD_F32_gfx12	= 13227,
    FLAT_ATOMIC_ADD_F32_vi	= 13228,
    FLAT_ATOMIC_ADD_F64_RTN_gfx940	= 13229,
    FLAT_ATOMIC_ADD_F64_RTN_vi	= 13230,
    FLAT_ATOMIC_ADD_F64_gfx940	= 13231,
    FLAT_ATOMIC_ADD_F64_vi	= 13232,
    FLAT_ATOMIC_ADD_RTN_ci	= 13233,
    FLAT_ATOMIC_ADD_RTN_gfx10	= 13234,
    FLAT_ATOMIC_ADD_RTN_gfx11	= 13235,
    FLAT_ATOMIC_ADD_RTN_gfx12	= 13236,
    FLAT_ATOMIC_ADD_RTN_vi	= 13237,
    FLAT_ATOMIC_ADD_X2_RTN_ci	= 13238,
    FLAT_ATOMIC_ADD_X2_RTN_gfx10	= 13239,
    FLAT_ATOMIC_ADD_X2_RTN_gfx11	= 13240,
    FLAT_ATOMIC_ADD_X2_RTN_gfx12	= 13241,
    FLAT_ATOMIC_ADD_X2_RTN_vi	= 13242,
    FLAT_ATOMIC_ADD_X2_ci	= 13243,
    FLAT_ATOMIC_ADD_X2_gfx10	= 13244,
    FLAT_ATOMIC_ADD_X2_gfx11	= 13245,
    FLAT_ATOMIC_ADD_X2_gfx12	= 13246,
    FLAT_ATOMIC_ADD_X2_vi	= 13247,
    FLAT_ATOMIC_ADD_ci	= 13248,
    FLAT_ATOMIC_ADD_gfx10	= 13249,
    FLAT_ATOMIC_ADD_gfx11	= 13250,
    FLAT_ATOMIC_ADD_gfx12	= 13251,
    FLAT_ATOMIC_ADD_vi	= 13252,
    FLAT_ATOMIC_AND_RTN_ci	= 13253,
    FLAT_ATOMIC_AND_RTN_gfx10	= 13254,
    FLAT_ATOMIC_AND_RTN_gfx11	= 13255,
    FLAT_ATOMIC_AND_RTN_gfx12	= 13256,
    FLAT_ATOMIC_AND_RTN_vi	= 13257,
    FLAT_ATOMIC_AND_X2_RTN_ci	= 13258,
    FLAT_ATOMIC_AND_X2_RTN_gfx10	= 13259,
    FLAT_ATOMIC_AND_X2_RTN_gfx11	= 13260,
    FLAT_ATOMIC_AND_X2_RTN_gfx12	= 13261,
    FLAT_ATOMIC_AND_X2_RTN_vi	= 13262,
    FLAT_ATOMIC_AND_X2_ci	= 13263,
    FLAT_ATOMIC_AND_X2_gfx10	= 13264,
    FLAT_ATOMIC_AND_X2_gfx11	= 13265,
    FLAT_ATOMIC_AND_X2_gfx12	= 13266,
    FLAT_ATOMIC_AND_X2_vi	= 13267,
    FLAT_ATOMIC_AND_ci	= 13268,
    FLAT_ATOMIC_AND_gfx10	= 13269,
    FLAT_ATOMIC_AND_gfx11	= 13270,
    FLAT_ATOMIC_AND_gfx12	= 13271,
    FLAT_ATOMIC_AND_vi	= 13272,
    FLAT_ATOMIC_CMPSWAP_RTN_ci	= 13273,
    FLAT_ATOMIC_CMPSWAP_RTN_gfx10	= 13274,
    FLAT_ATOMIC_CMPSWAP_RTN_gfx11	= 13275,
    FLAT_ATOMIC_CMPSWAP_RTN_gfx12	= 13276,
    FLAT_ATOMIC_CMPSWAP_RTN_vi	= 13277,
    FLAT_ATOMIC_CMPSWAP_X2_RTN_ci	= 13278,
    FLAT_ATOMIC_CMPSWAP_X2_RTN_gfx10	= 13279,
    FLAT_ATOMIC_CMPSWAP_X2_RTN_gfx11	= 13280,
    FLAT_ATOMIC_CMPSWAP_X2_RTN_gfx12	= 13281,
    FLAT_ATOMIC_CMPSWAP_X2_RTN_vi	= 13282,
    FLAT_ATOMIC_CMPSWAP_X2_ci	= 13283,
    FLAT_ATOMIC_CMPSWAP_X2_gfx10	= 13284,
    FLAT_ATOMIC_CMPSWAP_X2_gfx11	= 13285,
    FLAT_ATOMIC_CMPSWAP_X2_gfx12	= 13286,
    FLAT_ATOMIC_CMPSWAP_X2_vi	= 13287,
    FLAT_ATOMIC_CMPSWAP_ci	= 13288,
    FLAT_ATOMIC_CMPSWAP_gfx10	= 13289,
    FLAT_ATOMIC_CMPSWAP_gfx11	= 13290,
    FLAT_ATOMIC_CMPSWAP_gfx12	= 13291,
    FLAT_ATOMIC_CMPSWAP_vi	= 13292,
    FLAT_ATOMIC_COND_SUB_U32_RTN_gfx12	= 13293,
    FLAT_ATOMIC_COND_SUB_U32_gfx12	= 13294,
    FLAT_ATOMIC_CSUB_U32_RTN_gfx12	= 13295,
    FLAT_ATOMIC_CSUB_U32_gfx12	= 13296,
    FLAT_ATOMIC_DEC_RTN_ci	= 13297,
    FLAT_ATOMIC_DEC_RTN_gfx10	= 13298,
    FLAT_ATOMIC_DEC_RTN_gfx11	= 13299,
    FLAT_ATOMIC_DEC_RTN_gfx12	= 13300,
    FLAT_ATOMIC_DEC_RTN_vi	= 13301,
    FLAT_ATOMIC_DEC_X2_RTN_ci	= 13302,
    FLAT_ATOMIC_DEC_X2_RTN_gfx10	= 13303,
    FLAT_ATOMIC_DEC_X2_RTN_gfx11	= 13304,
    FLAT_ATOMIC_DEC_X2_RTN_gfx12	= 13305,
    FLAT_ATOMIC_DEC_X2_RTN_vi	= 13306,
    FLAT_ATOMIC_DEC_X2_ci	= 13307,
    FLAT_ATOMIC_DEC_X2_gfx10	= 13308,
    FLAT_ATOMIC_DEC_X2_gfx11	= 13309,
    FLAT_ATOMIC_DEC_X2_gfx12	= 13310,
    FLAT_ATOMIC_DEC_X2_vi	= 13311,
    FLAT_ATOMIC_DEC_ci	= 13312,
    FLAT_ATOMIC_DEC_gfx10	= 13313,
    FLAT_ATOMIC_DEC_gfx11	= 13314,
    FLAT_ATOMIC_DEC_gfx12	= 13315,
    FLAT_ATOMIC_DEC_vi	= 13316,
    FLAT_ATOMIC_FCMPSWAP_RTN_ci	= 13317,
    FLAT_ATOMIC_FCMPSWAP_RTN_gfx10	= 13318,
    FLAT_ATOMIC_FCMPSWAP_RTN_gfx11	= 13319,
    FLAT_ATOMIC_FCMPSWAP_X2_RTN_ci	= 13320,
    FLAT_ATOMIC_FCMPSWAP_X2_RTN_gfx10	= 13321,
    FLAT_ATOMIC_FCMPSWAP_X2_ci	= 13322,
    FLAT_ATOMIC_FCMPSWAP_X2_gfx10	= 13323,
    FLAT_ATOMIC_FCMPSWAP_ci	= 13324,
    FLAT_ATOMIC_FCMPSWAP_gfx10	= 13325,
    FLAT_ATOMIC_FCMPSWAP_gfx11	= 13326,
    FLAT_ATOMIC_FMAX_RTN_ci	= 13327,
    FLAT_ATOMIC_FMAX_RTN_gfx10	= 13328,
    FLAT_ATOMIC_FMAX_RTN_gfx11	= 13329,
    FLAT_ATOMIC_FMAX_RTN_gfx12	= 13330,
    FLAT_ATOMIC_FMAX_X2_RTN_ci	= 13331,
    FLAT_ATOMIC_FMAX_X2_RTN_gfx10	= 13332,
    FLAT_ATOMIC_FMAX_X2_ci	= 13333,
    FLAT_ATOMIC_FMAX_X2_gfx10	= 13334,
    FLAT_ATOMIC_FMAX_ci	= 13335,
    FLAT_ATOMIC_FMAX_gfx10	= 13336,
    FLAT_ATOMIC_FMAX_gfx11	= 13337,
    FLAT_ATOMIC_FMAX_gfx12	= 13338,
    FLAT_ATOMIC_FMIN_RTN_ci	= 13339,
    FLAT_ATOMIC_FMIN_RTN_gfx10	= 13340,
    FLAT_ATOMIC_FMIN_RTN_gfx11	= 13341,
    FLAT_ATOMIC_FMIN_RTN_gfx12	= 13342,
    FLAT_ATOMIC_FMIN_X2_RTN_ci	= 13343,
    FLAT_ATOMIC_FMIN_X2_RTN_gfx10	= 13344,
    FLAT_ATOMIC_FMIN_X2_ci	= 13345,
    FLAT_ATOMIC_FMIN_X2_gfx10	= 13346,
    FLAT_ATOMIC_FMIN_ci	= 13347,
    FLAT_ATOMIC_FMIN_gfx10	= 13348,
    FLAT_ATOMIC_FMIN_gfx11	= 13349,
    FLAT_ATOMIC_FMIN_gfx12	= 13350,
    FLAT_ATOMIC_INC_RTN_ci	= 13351,
    FLAT_ATOMIC_INC_RTN_gfx10	= 13352,
    FLAT_ATOMIC_INC_RTN_gfx11	= 13353,
    FLAT_ATOMIC_INC_RTN_gfx12	= 13354,
    FLAT_ATOMIC_INC_RTN_vi	= 13355,
    FLAT_ATOMIC_INC_X2_RTN_ci	= 13356,
    FLAT_ATOMIC_INC_X2_RTN_gfx10	= 13357,
    FLAT_ATOMIC_INC_X2_RTN_gfx11	= 13358,
    FLAT_ATOMIC_INC_X2_RTN_gfx12	= 13359,
    FLAT_ATOMIC_INC_X2_RTN_vi	= 13360,
    FLAT_ATOMIC_INC_X2_ci	= 13361,
    FLAT_ATOMIC_INC_X2_gfx10	= 13362,
    FLAT_ATOMIC_INC_X2_gfx11	= 13363,
    FLAT_ATOMIC_INC_X2_gfx12	= 13364,
    FLAT_ATOMIC_INC_X2_vi	= 13365,
    FLAT_ATOMIC_INC_ci	= 13366,
    FLAT_ATOMIC_INC_gfx10	= 13367,
    FLAT_ATOMIC_INC_gfx11	= 13368,
    FLAT_ATOMIC_INC_gfx12	= 13369,
    FLAT_ATOMIC_INC_vi	= 13370,
    FLAT_ATOMIC_MAX_F64_RTN_gfx940	= 13371,
    FLAT_ATOMIC_MAX_F64_RTN_vi	= 13372,
    FLAT_ATOMIC_MAX_F64_gfx940	= 13373,
    FLAT_ATOMIC_MAX_F64_vi	= 13374,
    FLAT_ATOMIC_MIN_F64_RTN_gfx940	= 13375,
    FLAT_ATOMIC_MIN_F64_RTN_vi	= 13376,
    FLAT_ATOMIC_MIN_F64_gfx940	= 13377,
    FLAT_ATOMIC_MIN_F64_vi	= 13378,
    FLAT_ATOMIC_OR_RTN_ci	= 13379,
    FLAT_ATOMIC_OR_RTN_gfx10	= 13380,
    FLAT_ATOMIC_OR_RTN_gfx11	= 13381,
    FLAT_ATOMIC_OR_RTN_gfx12	= 13382,
    FLAT_ATOMIC_OR_RTN_vi	= 13383,
    FLAT_ATOMIC_OR_X2_RTN_ci	= 13384,
    FLAT_ATOMIC_OR_X2_RTN_gfx10	= 13385,
    FLAT_ATOMIC_OR_X2_RTN_gfx11	= 13386,
    FLAT_ATOMIC_OR_X2_RTN_gfx12	= 13387,
    FLAT_ATOMIC_OR_X2_RTN_vi	= 13388,
    FLAT_ATOMIC_OR_X2_ci	= 13389,
    FLAT_ATOMIC_OR_X2_gfx10	= 13390,
    FLAT_ATOMIC_OR_X2_gfx11	= 13391,
    FLAT_ATOMIC_OR_X2_gfx12	= 13392,
    FLAT_ATOMIC_OR_X2_vi	= 13393,
    FLAT_ATOMIC_OR_ci	= 13394,
    FLAT_ATOMIC_OR_gfx10	= 13395,
    FLAT_ATOMIC_OR_gfx11	= 13396,
    FLAT_ATOMIC_OR_gfx12	= 13397,
    FLAT_ATOMIC_OR_vi	= 13398,
    FLAT_ATOMIC_PK_ADD_BF16_RTN_gfx12	= 13399,
    FLAT_ATOMIC_PK_ADD_BF16_RTN_vi	= 13400,
    FLAT_ATOMIC_PK_ADD_BF16_gfx12	= 13401,
    FLAT_ATOMIC_PK_ADD_BF16_vi	= 13402,
    FLAT_ATOMIC_PK_ADD_F16_RTN_gfx12	= 13403,
    FLAT_ATOMIC_PK_ADD_F16_RTN_vi	= 13404,
    FLAT_ATOMIC_PK_ADD_F16_gfx12	= 13405,
    FLAT_ATOMIC_PK_ADD_F16_vi	= 13406,
    FLAT_ATOMIC_SMAX_RTN_ci	= 13407,
    FLAT_ATOMIC_SMAX_RTN_gfx10	= 13408,
    FLAT_ATOMIC_SMAX_RTN_gfx11	= 13409,
    FLAT_ATOMIC_SMAX_RTN_gfx12	= 13410,
    FLAT_ATOMIC_SMAX_RTN_vi	= 13411,
    FLAT_ATOMIC_SMAX_X2_RTN_ci	= 13412,
    FLAT_ATOMIC_SMAX_X2_RTN_gfx10	= 13413,
    FLAT_ATOMIC_SMAX_X2_RTN_gfx11	= 13414,
    FLAT_ATOMIC_SMAX_X2_RTN_gfx12	= 13415,
    FLAT_ATOMIC_SMAX_X2_RTN_vi	= 13416,
    FLAT_ATOMIC_SMAX_X2_ci	= 13417,
    FLAT_ATOMIC_SMAX_X2_gfx10	= 13418,
    FLAT_ATOMIC_SMAX_X2_gfx11	= 13419,
    FLAT_ATOMIC_SMAX_X2_gfx12	= 13420,
    FLAT_ATOMIC_SMAX_X2_vi	= 13421,
    FLAT_ATOMIC_SMAX_ci	= 13422,
    FLAT_ATOMIC_SMAX_gfx10	= 13423,
    FLAT_ATOMIC_SMAX_gfx11	= 13424,
    FLAT_ATOMIC_SMAX_gfx12	= 13425,
    FLAT_ATOMIC_SMAX_vi	= 13426,
    FLAT_ATOMIC_SMIN_RTN_ci	= 13427,
    FLAT_ATOMIC_SMIN_RTN_gfx10	= 13428,
    FLAT_ATOMIC_SMIN_RTN_gfx11	= 13429,
    FLAT_ATOMIC_SMIN_RTN_gfx12	= 13430,
    FLAT_ATOMIC_SMIN_RTN_vi	= 13431,
    FLAT_ATOMIC_SMIN_X2_RTN_ci	= 13432,
    FLAT_ATOMIC_SMIN_X2_RTN_gfx10	= 13433,
    FLAT_ATOMIC_SMIN_X2_RTN_gfx11	= 13434,
    FLAT_ATOMIC_SMIN_X2_RTN_gfx12	= 13435,
    FLAT_ATOMIC_SMIN_X2_RTN_vi	= 13436,
    FLAT_ATOMIC_SMIN_X2_ci	= 13437,
    FLAT_ATOMIC_SMIN_X2_gfx10	= 13438,
    FLAT_ATOMIC_SMIN_X2_gfx11	= 13439,
    FLAT_ATOMIC_SMIN_X2_gfx12	= 13440,
    FLAT_ATOMIC_SMIN_X2_vi	= 13441,
    FLAT_ATOMIC_SMIN_ci	= 13442,
    FLAT_ATOMIC_SMIN_gfx10	= 13443,
    FLAT_ATOMIC_SMIN_gfx11	= 13444,
    FLAT_ATOMIC_SMIN_gfx12	= 13445,
    FLAT_ATOMIC_SMIN_vi	= 13446,
    FLAT_ATOMIC_SUB_RTN_ci	= 13447,
    FLAT_ATOMIC_SUB_RTN_gfx10	= 13448,
    FLAT_ATOMIC_SUB_RTN_gfx11	= 13449,
    FLAT_ATOMIC_SUB_RTN_gfx12	= 13450,
    FLAT_ATOMIC_SUB_RTN_vi	= 13451,
    FLAT_ATOMIC_SUB_X2_RTN_ci	= 13452,
    FLAT_ATOMIC_SUB_X2_RTN_gfx10	= 13453,
    FLAT_ATOMIC_SUB_X2_RTN_gfx11	= 13454,
    FLAT_ATOMIC_SUB_X2_RTN_gfx12	= 13455,
    FLAT_ATOMIC_SUB_X2_RTN_vi	= 13456,
    FLAT_ATOMIC_SUB_X2_ci	= 13457,
    FLAT_ATOMIC_SUB_X2_gfx10	= 13458,
    FLAT_ATOMIC_SUB_X2_gfx11	= 13459,
    FLAT_ATOMIC_SUB_X2_gfx12	= 13460,
    FLAT_ATOMIC_SUB_X2_vi	= 13461,
    FLAT_ATOMIC_SUB_ci	= 13462,
    FLAT_ATOMIC_SUB_gfx10	= 13463,
    FLAT_ATOMIC_SUB_gfx11	= 13464,
    FLAT_ATOMIC_SUB_gfx12	= 13465,
    FLAT_ATOMIC_SUB_vi	= 13466,
    FLAT_ATOMIC_SWAP_RTN_ci	= 13467,
    FLAT_ATOMIC_SWAP_RTN_gfx10	= 13468,
    FLAT_ATOMIC_SWAP_RTN_gfx11	= 13469,
    FLAT_ATOMIC_SWAP_RTN_gfx12	= 13470,
    FLAT_ATOMIC_SWAP_RTN_vi	= 13471,
    FLAT_ATOMIC_SWAP_X2_RTN_ci	= 13472,
    FLAT_ATOMIC_SWAP_X2_RTN_gfx10	= 13473,
    FLAT_ATOMIC_SWAP_X2_RTN_gfx11	= 13474,
    FLAT_ATOMIC_SWAP_X2_RTN_gfx12	= 13475,
    FLAT_ATOMIC_SWAP_X2_RTN_vi	= 13476,
    FLAT_ATOMIC_SWAP_X2_ci	= 13477,
    FLAT_ATOMIC_SWAP_X2_gfx10	= 13478,
    FLAT_ATOMIC_SWAP_X2_gfx11	= 13479,
    FLAT_ATOMIC_SWAP_X2_gfx12	= 13480,
    FLAT_ATOMIC_SWAP_X2_vi	= 13481,
    FLAT_ATOMIC_SWAP_ci	= 13482,
    FLAT_ATOMIC_SWAP_gfx10	= 13483,
    FLAT_ATOMIC_SWAP_gfx11	= 13484,
    FLAT_ATOMIC_SWAP_gfx12	= 13485,
    FLAT_ATOMIC_SWAP_vi	= 13486,
    FLAT_ATOMIC_UMAX_RTN_ci	= 13487,
    FLAT_ATOMIC_UMAX_RTN_gfx10	= 13488,
    FLAT_ATOMIC_UMAX_RTN_gfx11	= 13489,
    FLAT_ATOMIC_UMAX_RTN_gfx12	= 13490,
    FLAT_ATOMIC_UMAX_RTN_vi	= 13491,
    FLAT_ATOMIC_UMAX_X2_RTN_ci	= 13492,
    FLAT_ATOMIC_UMAX_X2_RTN_gfx10	= 13493,
    FLAT_ATOMIC_UMAX_X2_RTN_gfx11	= 13494,
    FLAT_ATOMIC_UMAX_X2_RTN_gfx12	= 13495,
    FLAT_ATOMIC_UMAX_X2_RTN_vi	= 13496,
    FLAT_ATOMIC_UMAX_X2_ci	= 13497,
    FLAT_ATOMIC_UMAX_X2_gfx10	= 13498,
    FLAT_ATOMIC_UMAX_X2_gfx11	= 13499,
    FLAT_ATOMIC_UMAX_X2_gfx12	= 13500,
    FLAT_ATOMIC_UMAX_X2_vi	= 13501,
    FLAT_ATOMIC_UMAX_ci	= 13502,
    FLAT_ATOMIC_UMAX_gfx10	= 13503,
    FLAT_ATOMIC_UMAX_gfx11	= 13504,
    FLAT_ATOMIC_UMAX_gfx12	= 13505,
    FLAT_ATOMIC_UMAX_vi	= 13506,
    FLAT_ATOMIC_UMIN_RTN_ci	= 13507,
    FLAT_ATOMIC_UMIN_RTN_gfx10	= 13508,
    FLAT_ATOMIC_UMIN_RTN_gfx11	= 13509,
    FLAT_ATOMIC_UMIN_RTN_gfx12	= 13510,
    FLAT_ATOMIC_UMIN_RTN_vi	= 13511,
    FLAT_ATOMIC_UMIN_X2_RTN_ci	= 13512,
    FLAT_ATOMIC_UMIN_X2_RTN_gfx10	= 13513,
    FLAT_ATOMIC_UMIN_X2_RTN_gfx11	= 13514,
    FLAT_ATOMIC_UMIN_X2_RTN_gfx12	= 13515,
    FLAT_ATOMIC_UMIN_X2_RTN_vi	= 13516,
    FLAT_ATOMIC_UMIN_X2_ci	= 13517,
    FLAT_ATOMIC_UMIN_X2_gfx10	= 13518,
    FLAT_ATOMIC_UMIN_X2_gfx11	= 13519,
    FLAT_ATOMIC_UMIN_X2_gfx12	= 13520,
    FLAT_ATOMIC_UMIN_X2_vi	= 13521,
    FLAT_ATOMIC_UMIN_ci	= 13522,
    FLAT_ATOMIC_UMIN_gfx10	= 13523,
    FLAT_ATOMIC_UMIN_gfx11	= 13524,
    FLAT_ATOMIC_UMIN_gfx12	= 13525,
    FLAT_ATOMIC_UMIN_vi	= 13526,
    FLAT_ATOMIC_XOR_RTN_ci	= 13527,
    FLAT_ATOMIC_XOR_RTN_gfx10	= 13528,
    FLAT_ATOMIC_XOR_RTN_gfx11	= 13529,
    FLAT_ATOMIC_XOR_RTN_gfx12	= 13530,
    FLAT_ATOMIC_XOR_RTN_vi	= 13531,
    FLAT_ATOMIC_XOR_X2_RTN_ci	= 13532,
    FLAT_ATOMIC_XOR_X2_RTN_gfx10	= 13533,
    FLAT_ATOMIC_XOR_X2_RTN_gfx11	= 13534,
    FLAT_ATOMIC_XOR_X2_RTN_gfx12	= 13535,
    FLAT_ATOMIC_XOR_X2_RTN_vi	= 13536,
    FLAT_ATOMIC_XOR_X2_ci	= 13537,
    FLAT_ATOMIC_XOR_X2_gfx10	= 13538,
    FLAT_ATOMIC_XOR_X2_gfx11	= 13539,
    FLAT_ATOMIC_XOR_X2_gfx12	= 13540,
    FLAT_ATOMIC_XOR_X2_vi	= 13541,
    FLAT_ATOMIC_XOR_ci	= 13542,
    FLAT_ATOMIC_XOR_gfx10	= 13543,
    FLAT_ATOMIC_XOR_gfx11	= 13544,
    FLAT_ATOMIC_XOR_gfx12	= 13545,
    FLAT_ATOMIC_XOR_vi	= 13546,
    FLAT_LOAD_DWORDX2_ci	= 13547,
    FLAT_LOAD_DWORDX2_gfx10	= 13548,
    FLAT_LOAD_DWORDX2_gfx11	= 13549,
    FLAT_LOAD_DWORDX2_gfx12	= 13550,
    FLAT_LOAD_DWORDX2_vi	= 13551,
    FLAT_LOAD_DWORDX3_ci	= 13552,
    FLAT_LOAD_DWORDX3_gfx10	= 13553,
    FLAT_LOAD_DWORDX3_gfx11	= 13554,
    FLAT_LOAD_DWORDX3_gfx12	= 13555,
    FLAT_LOAD_DWORDX3_vi	= 13556,
    FLAT_LOAD_DWORDX4_ci	= 13557,
    FLAT_LOAD_DWORDX4_gfx10	= 13558,
    FLAT_LOAD_DWORDX4_gfx11	= 13559,
    FLAT_LOAD_DWORDX4_gfx12	= 13560,
    FLAT_LOAD_DWORDX4_vi	= 13561,
    FLAT_LOAD_DWORD_ci	= 13562,
    FLAT_LOAD_DWORD_gfx10	= 13563,
    FLAT_LOAD_DWORD_gfx11	= 13564,
    FLAT_LOAD_DWORD_gfx12	= 13565,
    FLAT_LOAD_DWORD_vi	= 13566,
    FLAT_LOAD_SBYTE_D16_HI_gfx10	= 13567,
    FLAT_LOAD_SBYTE_D16_HI_gfx11	= 13568,
    FLAT_LOAD_SBYTE_D16_HI_gfx12	= 13569,
    FLAT_LOAD_SBYTE_D16_HI_vi	= 13570,
    FLAT_LOAD_SBYTE_D16_gfx10	= 13571,
    FLAT_LOAD_SBYTE_D16_gfx11	= 13572,
    FLAT_LOAD_SBYTE_D16_gfx12	= 13573,
    FLAT_LOAD_SBYTE_D16_vi	= 13574,
    FLAT_LOAD_SBYTE_ci	= 13575,
    FLAT_LOAD_SBYTE_gfx10	= 13576,
    FLAT_LOAD_SBYTE_gfx11	= 13577,
    FLAT_LOAD_SBYTE_gfx12	= 13578,
    FLAT_LOAD_SBYTE_vi	= 13579,
    FLAT_LOAD_SHORT_D16_HI_gfx10	= 13580,
    FLAT_LOAD_SHORT_D16_HI_gfx11	= 13581,
    FLAT_LOAD_SHORT_D16_HI_gfx12	= 13582,
    FLAT_LOAD_SHORT_D16_HI_vi	= 13583,
    FLAT_LOAD_SHORT_D16_gfx10	= 13584,
    FLAT_LOAD_SHORT_D16_gfx11	= 13585,
    FLAT_LOAD_SHORT_D16_gfx12	= 13586,
    FLAT_LOAD_SHORT_D16_vi	= 13587,
    FLAT_LOAD_SSHORT_ci	= 13588,
    FLAT_LOAD_SSHORT_gfx10	= 13589,
    FLAT_LOAD_SSHORT_gfx11	= 13590,
    FLAT_LOAD_SSHORT_gfx12	= 13591,
    FLAT_LOAD_SSHORT_vi	= 13592,
    FLAT_LOAD_UBYTE_D16_HI_gfx10	= 13593,
    FLAT_LOAD_UBYTE_D16_HI_gfx11	= 13594,
    FLAT_LOAD_UBYTE_D16_HI_gfx12	= 13595,
    FLAT_LOAD_UBYTE_D16_HI_vi	= 13596,
    FLAT_LOAD_UBYTE_D16_gfx10	= 13597,
    FLAT_LOAD_UBYTE_D16_gfx11	= 13598,
    FLAT_LOAD_UBYTE_D16_gfx12	= 13599,
    FLAT_LOAD_UBYTE_D16_vi	= 13600,
    FLAT_LOAD_UBYTE_ci	= 13601,
    FLAT_LOAD_UBYTE_gfx10	= 13602,
    FLAT_LOAD_UBYTE_gfx11	= 13603,
    FLAT_LOAD_UBYTE_gfx12	= 13604,
    FLAT_LOAD_UBYTE_vi	= 13605,
    FLAT_LOAD_USHORT_ci	= 13606,
    FLAT_LOAD_USHORT_gfx10	= 13607,
    FLAT_LOAD_USHORT_gfx11	= 13608,
    FLAT_LOAD_USHORT_gfx12	= 13609,
    FLAT_LOAD_USHORT_vi	= 13610,
    FLAT_STORE_BYTE_D16_HI_gfx10	= 13611,
    FLAT_STORE_BYTE_D16_HI_gfx11	= 13612,
    FLAT_STORE_BYTE_D16_HI_gfx12	= 13613,
    FLAT_STORE_BYTE_D16_HI_vi	= 13614,
    FLAT_STORE_BYTE_ci	= 13615,
    FLAT_STORE_BYTE_gfx10	= 13616,
    FLAT_STORE_BYTE_gfx11	= 13617,
    FLAT_STORE_BYTE_gfx12	= 13618,
    FLAT_STORE_BYTE_vi	= 13619,
    FLAT_STORE_DWORDX2_ci	= 13620,
    FLAT_STORE_DWORDX2_gfx10	= 13621,
    FLAT_STORE_DWORDX2_gfx11	= 13622,
    FLAT_STORE_DWORDX2_gfx12	= 13623,
    FLAT_STORE_DWORDX2_vi	= 13624,
    FLAT_STORE_DWORDX3_ci	= 13625,
    FLAT_STORE_DWORDX3_gfx10	= 13626,
    FLAT_STORE_DWORDX3_gfx11	= 13627,
    FLAT_STORE_DWORDX3_gfx12	= 13628,
    FLAT_STORE_DWORDX3_vi	= 13629,
    FLAT_STORE_DWORDX4_ci	= 13630,
    FLAT_STORE_DWORDX4_gfx10	= 13631,
    FLAT_STORE_DWORDX4_gfx11	= 13632,
    FLAT_STORE_DWORDX4_gfx12	= 13633,
    FLAT_STORE_DWORDX4_vi	= 13634,
    FLAT_STORE_DWORD_ci	= 13635,
    FLAT_STORE_DWORD_gfx10	= 13636,
    FLAT_STORE_DWORD_gfx11	= 13637,
    FLAT_STORE_DWORD_gfx12	= 13638,
    FLAT_STORE_DWORD_vi	= 13639,
    FLAT_STORE_SHORT_D16_HI_gfx10	= 13640,
    FLAT_STORE_SHORT_D16_HI_gfx11	= 13641,
    FLAT_STORE_SHORT_D16_HI_gfx12	= 13642,
    FLAT_STORE_SHORT_D16_HI_vi	= 13643,
    FLAT_STORE_SHORT_ci	= 13644,
    FLAT_STORE_SHORT_gfx10	= 13645,
    FLAT_STORE_SHORT_gfx11	= 13646,
    FLAT_STORE_SHORT_gfx12	= 13647,
    FLAT_STORE_SHORT_vi	= 13648,
    GLOBAL_ATOMIC_ADD_F32_RTN_gfx11	= 13649,
    GLOBAL_ATOMIC_ADD_F32_RTN_gfx12	= 13650,
    GLOBAL_ATOMIC_ADD_F32_RTN_gfx940	= 13651,
    GLOBAL_ATOMIC_ADD_F32_RTN_vi	= 13652,
    GLOBAL_ATOMIC_ADD_F32_SADDR_RTN_gfx11	= 13653,
    GLOBAL_ATOMIC_ADD_F32_SADDR_RTN_gfx12	= 13654,
    GLOBAL_ATOMIC_ADD_F32_SADDR_RTN_gfx940	= 13655,
    GLOBAL_ATOMIC_ADD_F32_SADDR_RTN_vi	= 13656,
    GLOBAL_ATOMIC_ADD_F32_SADDR_gfx11	= 13657,
    GLOBAL_ATOMIC_ADD_F32_SADDR_gfx12	= 13658,
    GLOBAL_ATOMIC_ADD_F32_SADDR_gfx940	= 13659,
    GLOBAL_ATOMIC_ADD_F32_SADDR_vi	= 13660,
    GLOBAL_ATOMIC_ADD_F32_gfx11	= 13661,
    GLOBAL_ATOMIC_ADD_F32_gfx12	= 13662,
    GLOBAL_ATOMIC_ADD_F32_gfx940	= 13663,
    GLOBAL_ATOMIC_ADD_F32_vi	= 13664,
    GLOBAL_ATOMIC_ADD_F64_RTN_gfx940	= 13665,
    GLOBAL_ATOMIC_ADD_F64_RTN_vi	= 13666,
    GLOBAL_ATOMIC_ADD_F64_SADDR_RTN_gfx940	= 13667,
    GLOBAL_ATOMIC_ADD_F64_SADDR_RTN_vi	= 13668,
    GLOBAL_ATOMIC_ADD_F64_SADDR_gfx940	= 13669,
    GLOBAL_ATOMIC_ADD_F64_SADDR_vi	= 13670,
    GLOBAL_ATOMIC_ADD_F64_gfx940	= 13671,
    GLOBAL_ATOMIC_ADD_F64_vi	= 13672,
    GLOBAL_ATOMIC_ADD_RTN_gfx10	= 13673,
    GLOBAL_ATOMIC_ADD_RTN_gfx11	= 13674,
    GLOBAL_ATOMIC_ADD_RTN_gfx12	= 13675,
    GLOBAL_ATOMIC_ADD_RTN_vi	= 13676,
    GLOBAL_ATOMIC_ADD_SADDR_RTN_gfx10	= 13677,
    GLOBAL_ATOMIC_ADD_SADDR_RTN_gfx11	= 13678,
    GLOBAL_ATOMIC_ADD_SADDR_RTN_gfx12	= 13679,
    GLOBAL_ATOMIC_ADD_SADDR_RTN_vi	= 13680,
    GLOBAL_ATOMIC_ADD_SADDR_gfx10	= 13681,
    GLOBAL_ATOMIC_ADD_SADDR_gfx11	= 13682,
    GLOBAL_ATOMIC_ADD_SADDR_gfx12	= 13683,
    GLOBAL_ATOMIC_ADD_SADDR_vi	= 13684,
    GLOBAL_ATOMIC_ADD_X2_RTN_gfx10	= 13685,
    GLOBAL_ATOMIC_ADD_X2_RTN_gfx11	= 13686,
    GLOBAL_ATOMIC_ADD_X2_RTN_gfx12	= 13687,
    GLOBAL_ATOMIC_ADD_X2_RTN_vi	= 13688,
    GLOBAL_ATOMIC_ADD_X2_SADDR_RTN_gfx10	= 13689,
    GLOBAL_ATOMIC_ADD_X2_SADDR_RTN_gfx11	= 13690,
    GLOBAL_ATOMIC_ADD_X2_SADDR_RTN_gfx12	= 13691,
    GLOBAL_ATOMIC_ADD_X2_SADDR_RTN_vi	= 13692,
    GLOBAL_ATOMIC_ADD_X2_SADDR_gfx10	= 13693,
    GLOBAL_ATOMIC_ADD_X2_SADDR_gfx11	= 13694,
    GLOBAL_ATOMIC_ADD_X2_SADDR_gfx12	= 13695,
    GLOBAL_ATOMIC_ADD_X2_SADDR_vi	= 13696,
    GLOBAL_ATOMIC_ADD_X2_gfx10	= 13697,
    GLOBAL_ATOMIC_ADD_X2_gfx11	= 13698,
    GLOBAL_ATOMIC_ADD_X2_gfx12	= 13699,
    GLOBAL_ATOMIC_ADD_X2_vi	= 13700,
    GLOBAL_ATOMIC_ADD_gfx10	= 13701,
    GLOBAL_ATOMIC_ADD_gfx11	= 13702,
    GLOBAL_ATOMIC_ADD_gfx12	= 13703,
    GLOBAL_ATOMIC_ADD_vi	= 13704,
    GLOBAL_ATOMIC_AND_RTN_gfx10	= 13705,
    GLOBAL_ATOMIC_AND_RTN_gfx11	= 13706,
    GLOBAL_ATOMIC_AND_RTN_gfx12	= 13707,
    GLOBAL_ATOMIC_AND_RTN_vi	= 13708,
    GLOBAL_ATOMIC_AND_SADDR_RTN_gfx10	= 13709,
    GLOBAL_ATOMIC_AND_SADDR_RTN_gfx11	= 13710,
    GLOBAL_ATOMIC_AND_SADDR_RTN_gfx12	= 13711,
    GLOBAL_ATOMIC_AND_SADDR_RTN_vi	= 13712,
    GLOBAL_ATOMIC_AND_SADDR_gfx10	= 13713,
    GLOBAL_ATOMIC_AND_SADDR_gfx11	= 13714,
    GLOBAL_ATOMIC_AND_SADDR_gfx12	= 13715,
    GLOBAL_ATOMIC_AND_SADDR_vi	= 13716,
    GLOBAL_ATOMIC_AND_X2_RTN_gfx10	= 13717,
    GLOBAL_ATOMIC_AND_X2_RTN_gfx11	= 13718,
    GLOBAL_ATOMIC_AND_X2_RTN_gfx12	= 13719,
    GLOBAL_ATOMIC_AND_X2_RTN_vi	= 13720,
    GLOBAL_ATOMIC_AND_X2_SADDR_RTN_gfx10	= 13721,
    GLOBAL_ATOMIC_AND_X2_SADDR_RTN_gfx11	= 13722,
    GLOBAL_ATOMIC_AND_X2_SADDR_RTN_gfx12	= 13723,
    GLOBAL_ATOMIC_AND_X2_SADDR_RTN_vi	= 13724,
    GLOBAL_ATOMIC_AND_X2_SADDR_gfx10	= 13725,
    GLOBAL_ATOMIC_AND_X2_SADDR_gfx11	= 13726,
    GLOBAL_ATOMIC_AND_X2_SADDR_gfx12	= 13727,
    GLOBAL_ATOMIC_AND_X2_SADDR_vi	= 13728,
    GLOBAL_ATOMIC_AND_X2_gfx10	= 13729,
    GLOBAL_ATOMIC_AND_X2_gfx11	= 13730,
    GLOBAL_ATOMIC_AND_X2_gfx12	= 13731,
    GLOBAL_ATOMIC_AND_X2_vi	= 13732,
    GLOBAL_ATOMIC_AND_gfx10	= 13733,
    GLOBAL_ATOMIC_AND_gfx11	= 13734,
    GLOBAL_ATOMIC_AND_gfx12	= 13735,
    GLOBAL_ATOMIC_AND_vi	= 13736,
    GLOBAL_ATOMIC_CMPSWAP_RTN_gfx10	= 13737,
    GLOBAL_ATOMIC_CMPSWAP_RTN_gfx11	= 13738,
    GLOBAL_ATOMIC_CMPSWAP_RTN_gfx12	= 13739,
    GLOBAL_ATOMIC_CMPSWAP_RTN_vi	= 13740,
    GLOBAL_ATOMIC_CMPSWAP_SADDR_RTN_gfx10	= 13741,
    GLOBAL_ATOMIC_CMPSWAP_SADDR_RTN_gfx11	= 13742,
    GLOBAL_ATOMIC_CMPSWAP_SADDR_RTN_gfx12	= 13743,
    GLOBAL_ATOMIC_CMPSWAP_SADDR_RTN_vi	= 13744,
    GLOBAL_ATOMIC_CMPSWAP_SADDR_gfx10	= 13745,
    GLOBAL_ATOMIC_CMPSWAP_SADDR_gfx11	= 13746,
    GLOBAL_ATOMIC_CMPSWAP_SADDR_gfx12	= 13747,
    GLOBAL_ATOMIC_CMPSWAP_SADDR_vi	= 13748,
    GLOBAL_ATOMIC_CMPSWAP_X2_RTN_gfx10	= 13749,
    GLOBAL_ATOMIC_CMPSWAP_X2_RTN_gfx11	= 13750,
    GLOBAL_ATOMIC_CMPSWAP_X2_RTN_gfx12	= 13751,
    GLOBAL_ATOMIC_CMPSWAP_X2_RTN_vi	= 13752,
    GLOBAL_ATOMIC_CMPSWAP_X2_SADDR_RTN_gfx10	= 13753,
    GLOBAL_ATOMIC_CMPSWAP_X2_SADDR_RTN_gfx11	= 13754,
    GLOBAL_ATOMIC_CMPSWAP_X2_SADDR_RTN_gfx12	= 13755,
    GLOBAL_ATOMIC_CMPSWAP_X2_SADDR_RTN_vi	= 13756,
    GLOBAL_ATOMIC_CMPSWAP_X2_SADDR_gfx10	= 13757,
    GLOBAL_ATOMIC_CMPSWAP_X2_SADDR_gfx11	= 13758,
    GLOBAL_ATOMIC_CMPSWAP_X2_SADDR_gfx12	= 13759,
    GLOBAL_ATOMIC_CMPSWAP_X2_SADDR_vi	= 13760,
    GLOBAL_ATOMIC_CMPSWAP_X2_gfx10	= 13761,
    GLOBAL_ATOMIC_CMPSWAP_X2_gfx11	= 13762,
    GLOBAL_ATOMIC_CMPSWAP_X2_gfx12	= 13763,
    GLOBAL_ATOMIC_CMPSWAP_X2_vi	= 13764,
    GLOBAL_ATOMIC_CMPSWAP_gfx10	= 13765,
    GLOBAL_ATOMIC_CMPSWAP_gfx11	= 13766,
    GLOBAL_ATOMIC_CMPSWAP_gfx12	= 13767,
    GLOBAL_ATOMIC_CMPSWAP_vi	= 13768,
    GLOBAL_ATOMIC_COND_SUB_U32_RTN_gfx12	= 13769,
    GLOBAL_ATOMIC_COND_SUB_U32_SADDR_RTN_gfx12	= 13770,
    GLOBAL_ATOMIC_COND_SUB_U32_SADDR_gfx12	= 13771,
    GLOBAL_ATOMIC_COND_SUB_U32_gfx12	= 13772,
    GLOBAL_ATOMIC_CSUB_RTN_gfx10	= 13773,
    GLOBAL_ATOMIC_CSUB_RTN_gfx11	= 13774,
    GLOBAL_ATOMIC_CSUB_RTN_gfx12	= 13775,
    GLOBAL_ATOMIC_CSUB_SADDR_RTN_gfx10	= 13776,
    GLOBAL_ATOMIC_CSUB_SADDR_RTN_gfx11	= 13777,
    GLOBAL_ATOMIC_CSUB_SADDR_RTN_gfx12	= 13778,
    GLOBAL_ATOMIC_CSUB_SADDR_gfx10	= 13779,
    GLOBAL_ATOMIC_CSUB_SADDR_gfx11	= 13780,
    GLOBAL_ATOMIC_CSUB_SADDR_gfx12	= 13781,
    GLOBAL_ATOMIC_CSUB_gfx10	= 13782,
    GLOBAL_ATOMIC_CSUB_gfx11	= 13783,
    GLOBAL_ATOMIC_CSUB_gfx12	= 13784,
    GLOBAL_ATOMIC_DEC_RTN_gfx10	= 13785,
    GLOBAL_ATOMIC_DEC_RTN_gfx11	= 13786,
    GLOBAL_ATOMIC_DEC_RTN_gfx12	= 13787,
    GLOBAL_ATOMIC_DEC_RTN_vi	= 13788,
    GLOBAL_ATOMIC_DEC_SADDR_RTN_gfx10	= 13789,
    GLOBAL_ATOMIC_DEC_SADDR_RTN_gfx11	= 13790,
    GLOBAL_ATOMIC_DEC_SADDR_RTN_gfx12	= 13791,
    GLOBAL_ATOMIC_DEC_SADDR_RTN_vi	= 13792,
    GLOBAL_ATOMIC_DEC_SADDR_gfx10	= 13793,
    GLOBAL_ATOMIC_DEC_SADDR_gfx11	= 13794,
    GLOBAL_ATOMIC_DEC_SADDR_gfx12	= 13795,
    GLOBAL_ATOMIC_DEC_SADDR_vi	= 13796,
    GLOBAL_ATOMIC_DEC_X2_RTN_gfx10	= 13797,
    GLOBAL_ATOMIC_DEC_X2_RTN_gfx11	= 13798,
    GLOBAL_ATOMIC_DEC_X2_RTN_gfx12	= 13799,
    GLOBAL_ATOMIC_DEC_X2_RTN_vi	= 13800,
    GLOBAL_ATOMIC_DEC_X2_SADDR_RTN_gfx10	= 13801,
    GLOBAL_ATOMIC_DEC_X2_SADDR_RTN_gfx11	= 13802,
    GLOBAL_ATOMIC_DEC_X2_SADDR_RTN_gfx12	= 13803,
    GLOBAL_ATOMIC_DEC_X2_SADDR_RTN_vi	= 13804,
    GLOBAL_ATOMIC_DEC_X2_SADDR_gfx10	= 13805,
    GLOBAL_ATOMIC_DEC_X2_SADDR_gfx11	= 13806,
    GLOBAL_ATOMIC_DEC_X2_SADDR_gfx12	= 13807,
    GLOBAL_ATOMIC_DEC_X2_SADDR_vi	= 13808,
    GLOBAL_ATOMIC_DEC_X2_gfx10	= 13809,
    GLOBAL_ATOMIC_DEC_X2_gfx11	= 13810,
    GLOBAL_ATOMIC_DEC_X2_gfx12	= 13811,
    GLOBAL_ATOMIC_DEC_X2_vi	= 13812,
    GLOBAL_ATOMIC_DEC_gfx10	= 13813,
    GLOBAL_ATOMIC_DEC_gfx11	= 13814,
    GLOBAL_ATOMIC_DEC_gfx12	= 13815,
    GLOBAL_ATOMIC_DEC_vi	= 13816,
    GLOBAL_ATOMIC_FCMPSWAP_RTN_gfx10	= 13817,
    GLOBAL_ATOMIC_FCMPSWAP_RTN_gfx11	= 13818,
    GLOBAL_ATOMIC_FCMPSWAP_SADDR_RTN_gfx10	= 13819,
    GLOBAL_ATOMIC_FCMPSWAP_SADDR_RTN_gfx11	= 13820,
    GLOBAL_ATOMIC_FCMPSWAP_SADDR_gfx10	= 13821,
    GLOBAL_ATOMIC_FCMPSWAP_SADDR_gfx11	= 13822,
    GLOBAL_ATOMIC_FCMPSWAP_X2_RTN_gfx10	= 13823,
    GLOBAL_ATOMIC_FCMPSWAP_X2_SADDR_RTN_gfx10	= 13824,
    GLOBAL_ATOMIC_FCMPSWAP_X2_SADDR_gfx10	= 13825,
    GLOBAL_ATOMIC_FCMPSWAP_X2_gfx10	= 13826,
    GLOBAL_ATOMIC_FCMPSWAP_gfx10	= 13827,
    GLOBAL_ATOMIC_FCMPSWAP_gfx11	= 13828,
    GLOBAL_ATOMIC_FMAX_RTN_gfx10	= 13829,
    GLOBAL_ATOMIC_FMAX_RTN_gfx11	= 13830,
    GLOBAL_ATOMIC_FMAX_RTN_gfx12	= 13831,
    GLOBAL_ATOMIC_FMAX_SADDR_RTN_gfx10	= 13832,
    GLOBAL_ATOMIC_FMAX_SADDR_RTN_gfx11	= 13833,
    GLOBAL_ATOMIC_FMAX_SADDR_RTN_gfx12	= 13834,
    GLOBAL_ATOMIC_FMAX_SADDR_gfx10	= 13835,
    GLOBAL_ATOMIC_FMAX_SADDR_gfx11	= 13836,
    GLOBAL_ATOMIC_FMAX_SADDR_gfx12	= 13837,
    GLOBAL_ATOMIC_FMAX_X2_RTN_gfx10	= 13838,
    GLOBAL_ATOMIC_FMAX_X2_SADDR_RTN_gfx10	= 13839,
    GLOBAL_ATOMIC_FMAX_X2_SADDR_gfx10	= 13840,
    GLOBAL_ATOMIC_FMAX_X2_gfx10	= 13841,
    GLOBAL_ATOMIC_FMAX_gfx10	= 13842,
    GLOBAL_ATOMIC_FMAX_gfx11	= 13843,
    GLOBAL_ATOMIC_FMAX_gfx12	= 13844,
    GLOBAL_ATOMIC_FMIN_RTN_gfx10	= 13845,
    GLOBAL_ATOMIC_FMIN_RTN_gfx11	= 13846,
    GLOBAL_ATOMIC_FMIN_RTN_gfx12	= 13847,
    GLOBAL_ATOMIC_FMIN_SADDR_RTN_gfx10	= 13848,
    GLOBAL_ATOMIC_FMIN_SADDR_RTN_gfx11	= 13849,
    GLOBAL_ATOMIC_FMIN_SADDR_RTN_gfx12	= 13850,
    GLOBAL_ATOMIC_FMIN_SADDR_gfx10	= 13851,
    GLOBAL_ATOMIC_FMIN_SADDR_gfx11	= 13852,
    GLOBAL_ATOMIC_FMIN_SADDR_gfx12	= 13853,
    GLOBAL_ATOMIC_FMIN_X2_RTN_gfx10	= 13854,
    GLOBAL_ATOMIC_FMIN_X2_SADDR_RTN_gfx10	= 13855,
    GLOBAL_ATOMIC_FMIN_X2_SADDR_gfx10	= 13856,
    GLOBAL_ATOMIC_FMIN_X2_gfx10	= 13857,
    GLOBAL_ATOMIC_FMIN_gfx10	= 13858,
    GLOBAL_ATOMIC_FMIN_gfx11	= 13859,
    GLOBAL_ATOMIC_FMIN_gfx12	= 13860,
    GLOBAL_ATOMIC_INC_RTN_gfx10	= 13861,
    GLOBAL_ATOMIC_INC_RTN_gfx11	= 13862,
    GLOBAL_ATOMIC_INC_RTN_gfx12	= 13863,
    GLOBAL_ATOMIC_INC_RTN_vi	= 13864,
    GLOBAL_ATOMIC_INC_SADDR_RTN_gfx10	= 13865,
    GLOBAL_ATOMIC_INC_SADDR_RTN_gfx11	= 13866,
    GLOBAL_ATOMIC_INC_SADDR_RTN_gfx12	= 13867,
    GLOBAL_ATOMIC_INC_SADDR_RTN_vi	= 13868,
    GLOBAL_ATOMIC_INC_SADDR_gfx10	= 13869,
    GLOBAL_ATOMIC_INC_SADDR_gfx11	= 13870,
    GLOBAL_ATOMIC_INC_SADDR_gfx12	= 13871,
    GLOBAL_ATOMIC_INC_SADDR_vi	= 13872,
    GLOBAL_ATOMIC_INC_X2_RTN_gfx10	= 13873,
    GLOBAL_ATOMIC_INC_X2_RTN_gfx11	= 13874,
    GLOBAL_ATOMIC_INC_X2_RTN_gfx12	= 13875,
    GLOBAL_ATOMIC_INC_X2_RTN_vi	= 13876,
    GLOBAL_ATOMIC_INC_X2_SADDR_RTN_gfx10	= 13877,
    GLOBAL_ATOMIC_INC_X2_SADDR_RTN_gfx11	= 13878,
    GLOBAL_ATOMIC_INC_X2_SADDR_RTN_gfx12	= 13879,
    GLOBAL_ATOMIC_INC_X2_SADDR_RTN_vi	= 13880,
    GLOBAL_ATOMIC_INC_X2_SADDR_gfx10	= 13881,
    GLOBAL_ATOMIC_INC_X2_SADDR_gfx11	= 13882,
    GLOBAL_ATOMIC_INC_X2_SADDR_gfx12	= 13883,
    GLOBAL_ATOMIC_INC_X2_SADDR_vi	= 13884,
    GLOBAL_ATOMIC_INC_X2_gfx10	= 13885,
    GLOBAL_ATOMIC_INC_X2_gfx11	= 13886,
    GLOBAL_ATOMIC_INC_X2_gfx12	= 13887,
    GLOBAL_ATOMIC_INC_X2_vi	= 13888,
    GLOBAL_ATOMIC_INC_gfx10	= 13889,
    GLOBAL_ATOMIC_INC_gfx11	= 13890,
    GLOBAL_ATOMIC_INC_gfx12	= 13891,
    GLOBAL_ATOMIC_INC_vi	= 13892,
    GLOBAL_ATOMIC_MAX_F64_RTN_gfx940	= 13893,
    GLOBAL_ATOMIC_MAX_F64_RTN_vi	= 13894,
    GLOBAL_ATOMIC_MAX_F64_SADDR_RTN_gfx940	= 13895,
    GLOBAL_ATOMIC_MAX_F64_SADDR_RTN_vi	= 13896,
    GLOBAL_ATOMIC_MAX_F64_SADDR_gfx940	= 13897,
    GLOBAL_ATOMIC_MAX_F64_SADDR_vi	= 13898,
    GLOBAL_ATOMIC_MAX_F64_gfx940	= 13899,
    GLOBAL_ATOMIC_MAX_F64_vi	= 13900,
    GLOBAL_ATOMIC_MIN_F64_RTN_gfx940	= 13901,
    GLOBAL_ATOMIC_MIN_F64_RTN_vi	= 13902,
    GLOBAL_ATOMIC_MIN_F64_SADDR_RTN_gfx940	= 13903,
    GLOBAL_ATOMIC_MIN_F64_SADDR_RTN_vi	= 13904,
    GLOBAL_ATOMIC_MIN_F64_SADDR_gfx940	= 13905,
    GLOBAL_ATOMIC_MIN_F64_SADDR_vi	= 13906,
    GLOBAL_ATOMIC_MIN_F64_gfx940	= 13907,
    GLOBAL_ATOMIC_MIN_F64_vi	= 13908,
    GLOBAL_ATOMIC_ORDERED_ADD_B64_RTN_gfx12	= 13909,
    GLOBAL_ATOMIC_ORDERED_ADD_B64_SADDR_RTN_gfx12	= 13910,
    GLOBAL_ATOMIC_ORDERED_ADD_B64_SADDR_gfx12	= 13911,
    GLOBAL_ATOMIC_ORDERED_ADD_B64_gfx12	= 13912,
    GLOBAL_ATOMIC_OR_RTN_gfx10	= 13913,
    GLOBAL_ATOMIC_OR_RTN_gfx11	= 13914,
    GLOBAL_ATOMIC_OR_RTN_gfx12	= 13915,
    GLOBAL_ATOMIC_OR_RTN_vi	= 13916,
    GLOBAL_ATOMIC_OR_SADDR_RTN_gfx10	= 13917,
    GLOBAL_ATOMIC_OR_SADDR_RTN_gfx11	= 13918,
    GLOBAL_ATOMIC_OR_SADDR_RTN_gfx12	= 13919,
    GLOBAL_ATOMIC_OR_SADDR_RTN_vi	= 13920,
    GLOBAL_ATOMIC_OR_SADDR_gfx10	= 13921,
    GLOBAL_ATOMIC_OR_SADDR_gfx11	= 13922,
    GLOBAL_ATOMIC_OR_SADDR_gfx12	= 13923,
    GLOBAL_ATOMIC_OR_SADDR_vi	= 13924,
    GLOBAL_ATOMIC_OR_X2_RTN_gfx10	= 13925,
    GLOBAL_ATOMIC_OR_X2_RTN_gfx11	= 13926,
    GLOBAL_ATOMIC_OR_X2_RTN_gfx12	= 13927,
    GLOBAL_ATOMIC_OR_X2_RTN_vi	= 13928,
    GLOBAL_ATOMIC_OR_X2_SADDR_RTN_gfx10	= 13929,
    GLOBAL_ATOMIC_OR_X2_SADDR_RTN_gfx11	= 13930,
    GLOBAL_ATOMIC_OR_X2_SADDR_RTN_gfx12	= 13931,
    GLOBAL_ATOMIC_OR_X2_SADDR_RTN_vi	= 13932,
    GLOBAL_ATOMIC_OR_X2_SADDR_gfx10	= 13933,
    GLOBAL_ATOMIC_OR_X2_SADDR_gfx11	= 13934,
    GLOBAL_ATOMIC_OR_X2_SADDR_gfx12	= 13935,
    GLOBAL_ATOMIC_OR_X2_SADDR_vi	= 13936,
    GLOBAL_ATOMIC_OR_X2_gfx10	= 13937,
    GLOBAL_ATOMIC_OR_X2_gfx11	= 13938,
    GLOBAL_ATOMIC_OR_X2_gfx12	= 13939,
    GLOBAL_ATOMIC_OR_X2_vi	= 13940,
    GLOBAL_ATOMIC_OR_gfx10	= 13941,
    GLOBAL_ATOMIC_OR_gfx11	= 13942,
    GLOBAL_ATOMIC_OR_gfx12	= 13943,
    GLOBAL_ATOMIC_OR_vi	= 13944,
    GLOBAL_ATOMIC_PK_ADD_BF16_RTN_gfx12	= 13945,
    GLOBAL_ATOMIC_PK_ADD_BF16_RTN_vi	= 13946,
    GLOBAL_ATOMIC_PK_ADD_BF16_SADDR_RTN_gfx12	= 13947,
    GLOBAL_ATOMIC_PK_ADD_BF16_SADDR_RTN_vi	= 13948,
    GLOBAL_ATOMIC_PK_ADD_BF16_SADDR_gfx12	= 13949,
    GLOBAL_ATOMIC_PK_ADD_BF16_SADDR_vi	= 13950,
    GLOBAL_ATOMIC_PK_ADD_BF16_gfx12	= 13951,
    GLOBAL_ATOMIC_PK_ADD_BF16_vi	= 13952,
    GLOBAL_ATOMIC_PK_ADD_F16_RTN_gfx12	= 13953,
    GLOBAL_ATOMIC_PK_ADD_F16_RTN_gfx940	= 13954,
    GLOBAL_ATOMIC_PK_ADD_F16_RTN_vi	= 13955,
    GLOBAL_ATOMIC_PK_ADD_F16_SADDR_RTN_gfx12	= 13956,
    GLOBAL_ATOMIC_PK_ADD_F16_SADDR_RTN_gfx940	= 13957,
    GLOBAL_ATOMIC_PK_ADD_F16_SADDR_RTN_vi	= 13958,
    GLOBAL_ATOMIC_PK_ADD_F16_SADDR_gfx12	= 13959,
    GLOBAL_ATOMIC_PK_ADD_F16_SADDR_gfx940	= 13960,
    GLOBAL_ATOMIC_PK_ADD_F16_SADDR_vi	= 13961,
    GLOBAL_ATOMIC_PK_ADD_F16_gfx12	= 13962,
    GLOBAL_ATOMIC_PK_ADD_F16_gfx940	= 13963,
    GLOBAL_ATOMIC_PK_ADD_F16_vi	= 13964,
    GLOBAL_ATOMIC_SMAX_RTN_gfx10	= 13965,
    GLOBAL_ATOMIC_SMAX_RTN_gfx11	= 13966,
    GLOBAL_ATOMIC_SMAX_RTN_gfx12	= 13967,
    GLOBAL_ATOMIC_SMAX_RTN_vi	= 13968,
    GLOBAL_ATOMIC_SMAX_SADDR_RTN_gfx10	= 13969,
    GLOBAL_ATOMIC_SMAX_SADDR_RTN_gfx11	= 13970,
    GLOBAL_ATOMIC_SMAX_SADDR_RTN_gfx12	= 13971,
    GLOBAL_ATOMIC_SMAX_SADDR_RTN_vi	= 13972,
    GLOBAL_ATOMIC_SMAX_SADDR_gfx10	= 13973,
    GLOBAL_ATOMIC_SMAX_SADDR_gfx11	= 13974,
    GLOBAL_ATOMIC_SMAX_SADDR_gfx12	= 13975,
    GLOBAL_ATOMIC_SMAX_SADDR_vi	= 13976,
    GLOBAL_ATOMIC_SMAX_X2_RTN_gfx10	= 13977,
    GLOBAL_ATOMIC_SMAX_X2_RTN_gfx11	= 13978,
    GLOBAL_ATOMIC_SMAX_X2_RTN_gfx12	= 13979,
    GLOBAL_ATOMIC_SMAX_X2_RTN_vi	= 13980,
    GLOBAL_ATOMIC_SMAX_X2_SADDR_RTN_gfx10	= 13981,
    GLOBAL_ATOMIC_SMAX_X2_SADDR_RTN_gfx11	= 13982,
    GLOBAL_ATOMIC_SMAX_X2_SADDR_RTN_gfx12	= 13983,
    GLOBAL_ATOMIC_SMAX_X2_SADDR_RTN_vi	= 13984,
    GLOBAL_ATOMIC_SMAX_X2_SADDR_gfx10	= 13985,
    GLOBAL_ATOMIC_SMAX_X2_SADDR_gfx11	= 13986,
    GLOBAL_ATOMIC_SMAX_X2_SADDR_gfx12	= 13987,
    GLOBAL_ATOMIC_SMAX_X2_SADDR_vi	= 13988,
    GLOBAL_ATOMIC_SMAX_X2_gfx10	= 13989,
    GLOBAL_ATOMIC_SMAX_X2_gfx11	= 13990,
    GLOBAL_ATOMIC_SMAX_X2_gfx12	= 13991,
    GLOBAL_ATOMIC_SMAX_X2_vi	= 13992,
    GLOBAL_ATOMIC_SMAX_gfx10	= 13993,
    GLOBAL_ATOMIC_SMAX_gfx11	= 13994,
    GLOBAL_ATOMIC_SMAX_gfx12	= 13995,
    GLOBAL_ATOMIC_SMAX_vi	= 13996,
    GLOBAL_ATOMIC_SMIN_RTN_gfx10	= 13997,
    GLOBAL_ATOMIC_SMIN_RTN_gfx11	= 13998,
    GLOBAL_ATOMIC_SMIN_RTN_gfx12	= 13999,
    GLOBAL_ATOMIC_SMIN_RTN_vi	= 14000,
    GLOBAL_ATOMIC_SMIN_SADDR_RTN_gfx10	= 14001,
    GLOBAL_ATOMIC_SMIN_SADDR_RTN_gfx11	= 14002,
    GLOBAL_ATOMIC_SMIN_SADDR_RTN_gfx12	= 14003,
    GLOBAL_ATOMIC_SMIN_SADDR_RTN_vi	= 14004,
    GLOBAL_ATOMIC_SMIN_SADDR_gfx10	= 14005,
    GLOBAL_ATOMIC_SMIN_SADDR_gfx11	= 14006,
    GLOBAL_ATOMIC_SMIN_SADDR_gfx12	= 14007,
    GLOBAL_ATOMIC_SMIN_SADDR_vi	= 14008,
    GLOBAL_ATOMIC_SMIN_X2_RTN_gfx10	= 14009,
    GLOBAL_ATOMIC_SMIN_X2_RTN_gfx11	= 14010,
    GLOBAL_ATOMIC_SMIN_X2_RTN_gfx12	= 14011,
    GLOBAL_ATOMIC_SMIN_X2_RTN_vi	= 14012,
    GLOBAL_ATOMIC_SMIN_X2_SADDR_RTN_gfx10	= 14013,
    GLOBAL_ATOMIC_SMIN_X2_SADDR_RTN_gfx11	= 14014,
    GLOBAL_ATOMIC_SMIN_X2_SADDR_RTN_gfx12	= 14015,
    GLOBAL_ATOMIC_SMIN_X2_SADDR_RTN_vi	= 14016,
    GLOBAL_ATOMIC_SMIN_X2_SADDR_gfx10	= 14017,
    GLOBAL_ATOMIC_SMIN_X2_SADDR_gfx11	= 14018,
    GLOBAL_ATOMIC_SMIN_X2_SADDR_gfx12	= 14019,
    GLOBAL_ATOMIC_SMIN_X2_SADDR_vi	= 14020,
    GLOBAL_ATOMIC_SMIN_X2_gfx10	= 14021,
    GLOBAL_ATOMIC_SMIN_X2_gfx11	= 14022,
    GLOBAL_ATOMIC_SMIN_X2_gfx12	= 14023,
    GLOBAL_ATOMIC_SMIN_X2_vi	= 14024,
    GLOBAL_ATOMIC_SMIN_gfx10	= 14025,
    GLOBAL_ATOMIC_SMIN_gfx11	= 14026,
    GLOBAL_ATOMIC_SMIN_gfx12	= 14027,
    GLOBAL_ATOMIC_SMIN_vi	= 14028,
    GLOBAL_ATOMIC_SUB_RTN_gfx10	= 14029,
    GLOBAL_ATOMIC_SUB_RTN_gfx11	= 14030,
    GLOBAL_ATOMIC_SUB_RTN_gfx12	= 14031,
    GLOBAL_ATOMIC_SUB_RTN_vi	= 14032,
    GLOBAL_ATOMIC_SUB_SADDR_RTN_gfx10	= 14033,
    GLOBAL_ATOMIC_SUB_SADDR_RTN_gfx11	= 14034,
    GLOBAL_ATOMIC_SUB_SADDR_RTN_gfx12	= 14035,
    GLOBAL_ATOMIC_SUB_SADDR_RTN_vi	= 14036,
    GLOBAL_ATOMIC_SUB_SADDR_gfx10	= 14037,
    GLOBAL_ATOMIC_SUB_SADDR_gfx11	= 14038,
    GLOBAL_ATOMIC_SUB_SADDR_gfx12	= 14039,
    GLOBAL_ATOMIC_SUB_SADDR_vi	= 14040,
    GLOBAL_ATOMIC_SUB_X2_RTN_gfx10	= 14041,
    GLOBAL_ATOMIC_SUB_X2_RTN_gfx11	= 14042,
    GLOBAL_ATOMIC_SUB_X2_RTN_gfx12	= 14043,
    GLOBAL_ATOMIC_SUB_X2_RTN_vi	= 14044,
    GLOBAL_ATOMIC_SUB_X2_SADDR_RTN_gfx10	= 14045,
    GLOBAL_ATOMIC_SUB_X2_SADDR_RTN_gfx11	= 14046,
    GLOBAL_ATOMIC_SUB_X2_SADDR_RTN_gfx12	= 14047,
    GLOBAL_ATOMIC_SUB_X2_SADDR_RTN_vi	= 14048,
    GLOBAL_ATOMIC_SUB_X2_SADDR_gfx10	= 14049,
    GLOBAL_ATOMIC_SUB_X2_SADDR_gfx11	= 14050,
    GLOBAL_ATOMIC_SUB_X2_SADDR_gfx12	= 14051,
    GLOBAL_ATOMIC_SUB_X2_SADDR_vi	= 14052,
    GLOBAL_ATOMIC_SUB_X2_gfx10	= 14053,
    GLOBAL_ATOMIC_SUB_X2_gfx11	= 14054,
    GLOBAL_ATOMIC_SUB_X2_gfx12	= 14055,
    GLOBAL_ATOMIC_SUB_X2_vi	= 14056,
    GLOBAL_ATOMIC_SUB_gfx10	= 14057,
    GLOBAL_ATOMIC_SUB_gfx11	= 14058,
    GLOBAL_ATOMIC_SUB_gfx12	= 14059,
    GLOBAL_ATOMIC_SUB_vi	= 14060,
    GLOBAL_ATOMIC_SWAP_RTN_gfx10	= 14061,
    GLOBAL_ATOMIC_SWAP_RTN_gfx11	= 14062,
    GLOBAL_ATOMIC_SWAP_RTN_gfx12	= 14063,
    GLOBAL_ATOMIC_SWAP_RTN_vi	= 14064,
    GLOBAL_ATOMIC_SWAP_SADDR_RTN_gfx10	= 14065,
    GLOBAL_ATOMIC_SWAP_SADDR_RTN_gfx11	= 14066,
    GLOBAL_ATOMIC_SWAP_SADDR_RTN_gfx12	= 14067,
    GLOBAL_ATOMIC_SWAP_SADDR_RTN_vi	= 14068,
    GLOBAL_ATOMIC_SWAP_SADDR_gfx10	= 14069,
    GLOBAL_ATOMIC_SWAP_SADDR_gfx11	= 14070,
    GLOBAL_ATOMIC_SWAP_SADDR_gfx12	= 14071,
    GLOBAL_ATOMIC_SWAP_SADDR_vi	= 14072,
    GLOBAL_ATOMIC_SWAP_X2_RTN_gfx10	= 14073,
    GLOBAL_ATOMIC_SWAP_X2_RTN_gfx11	= 14074,
    GLOBAL_ATOMIC_SWAP_X2_RTN_gfx12	= 14075,
    GLOBAL_ATOMIC_SWAP_X2_RTN_vi	= 14076,
    GLOBAL_ATOMIC_SWAP_X2_SADDR_RTN_gfx10	= 14077,
    GLOBAL_ATOMIC_SWAP_X2_SADDR_RTN_gfx11	= 14078,
    GLOBAL_ATOMIC_SWAP_X2_SADDR_RTN_gfx12	= 14079,
    GLOBAL_ATOMIC_SWAP_X2_SADDR_RTN_vi	= 14080,
    GLOBAL_ATOMIC_SWAP_X2_SADDR_gfx10	= 14081,
    GLOBAL_ATOMIC_SWAP_X2_SADDR_gfx11	= 14082,
    GLOBAL_ATOMIC_SWAP_X2_SADDR_gfx12	= 14083,
    GLOBAL_ATOMIC_SWAP_X2_SADDR_vi	= 14084,
    GLOBAL_ATOMIC_SWAP_X2_gfx10	= 14085,
    GLOBAL_ATOMIC_SWAP_X2_gfx11	= 14086,
    GLOBAL_ATOMIC_SWAP_X2_gfx12	= 14087,
    GLOBAL_ATOMIC_SWAP_X2_vi	= 14088,
    GLOBAL_ATOMIC_SWAP_gfx10	= 14089,
    GLOBAL_ATOMIC_SWAP_gfx11	= 14090,
    GLOBAL_ATOMIC_SWAP_gfx12	= 14091,
    GLOBAL_ATOMIC_SWAP_vi	= 14092,
    GLOBAL_ATOMIC_UMAX_RTN_gfx10	= 14093,
    GLOBAL_ATOMIC_UMAX_RTN_gfx11	= 14094,
    GLOBAL_ATOMIC_UMAX_RTN_gfx12	= 14095,
    GLOBAL_ATOMIC_UMAX_RTN_vi	= 14096,
    GLOBAL_ATOMIC_UMAX_SADDR_RTN_gfx10	= 14097,
    GLOBAL_ATOMIC_UMAX_SADDR_RTN_gfx11	= 14098,
    GLOBAL_ATOMIC_UMAX_SADDR_RTN_gfx12	= 14099,
    GLOBAL_ATOMIC_UMAX_SADDR_RTN_vi	= 14100,
    GLOBAL_ATOMIC_UMAX_SADDR_gfx10	= 14101,
    GLOBAL_ATOMIC_UMAX_SADDR_gfx11	= 14102,
    GLOBAL_ATOMIC_UMAX_SADDR_gfx12	= 14103,
    GLOBAL_ATOMIC_UMAX_SADDR_vi	= 14104,
    GLOBAL_ATOMIC_UMAX_X2_RTN_gfx10	= 14105,
    GLOBAL_ATOMIC_UMAX_X2_RTN_gfx11	= 14106,
    GLOBAL_ATOMIC_UMAX_X2_RTN_gfx12	= 14107,
    GLOBAL_ATOMIC_UMAX_X2_RTN_vi	= 14108,
    GLOBAL_ATOMIC_UMAX_X2_SADDR_RTN_gfx10	= 14109,
    GLOBAL_ATOMIC_UMAX_X2_SADDR_RTN_gfx11	= 14110,
    GLOBAL_ATOMIC_UMAX_X2_SADDR_RTN_gfx12	= 14111,
    GLOBAL_ATOMIC_UMAX_X2_SADDR_RTN_vi	= 14112,
    GLOBAL_ATOMIC_UMAX_X2_SADDR_gfx10	= 14113,
    GLOBAL_ATOMIC_UMAX_X2_SADDR_gfx11	= 14114,
    GLOBAL_ATOMIC_UMAX_X2_SADDR_gfx12	= 14115,
    GLOBAL_ATOMIC_UMAX_X2_SADDR_vi	= 14116,
    GLOBAL_ATOMIC_UMAX_X2_gfx10	= 14117,
    GLOBAL_ATOMIC_UMAX_X2_gfx11	= 14118,
    GLOBAL_ATOMIC_UMAX_X2_gfx12	= 14119,
    GLOBAL_ATOMIC_UMAX_X2_vi	= 14120,
    GLOBAL_ATOMIC_UMAX_gfx10	= 14121,
    GLOBAL_ATOMIC_UMAX_gfx11	= 14122,
    GLOBAL_ATOMIC_UMAX_gfx12	= 14123,
    GLOBAL_ATOMIC_UMAX_vi	= 14124,
    GLOBAL_ATOMIC_UMIN_RTN_gfx10	= 14125,
    GLOBAL_ATOMIC_UMIN_RTN_gfx11	= 14126,
    GLOBAL_ATOMIC_UMIN_RTN_gfx12	= 14127,
    GLOBAL_ATOMIC_UMIN_RTN_vi	= 14128,
    GLOBAL_ATOMIC_UMIN_SADDR_RTN_gfx10	= 14129,
    GLOBAL_ATOMIC_UMIN_SADDR_RTN_gfx11	= 14130,
    GLOBAL_ATOMIC_UMIN_SADDR_RTN_gfx12	= 14131,
    GLOBAL_ATOMIC_UMIN_SADDR_RTN_vi	= 14132,
    GLOBAL_ATOMIC_UMIN_SADDR_gfx10	= 14133,
    GLOBAL_ATOMIC_UMIN_SADDR_gfx11	= 14134,
    GLOBAL_ATOMIC_UMIN_SADDR_gfx12	= 14135,
    GLOBAL_ATOMIC_UMIN_SADDR_vi	= 14136,
    GLOBAL_ATOMIC_UMIN_X2_RTN_gfx10	= 14137,
    GLOBAL_ATOMIC_UMIN_X2_RTN_gfx11	= 14138,
    GLOBAL_ATOMIC_UMIN_X2_RTN_gfx12	= 14139,
    GLOBAL_ATOMIC_UMIN_X2_RTN_vi	= 14140,
    GLOBAL_ATOMIC_UMIN_X2_SADDR_RTN_gfx10	= 14141,
    GLOBAL_ATOMIC_UMIN_X2_SADDR_RTN_gfx11	= 14142,
    GLOBAL_ATOMIC_UMIN_X2_SADDR_RTN_gfx12	= 14143,
    GLOBAL_ATOMIC_UMIN_X2_SADDR_RTN_vi	= 14144,
    GLOBAL_ATOMIC_UMIN_X2_SADDR_gfx10	= 14145,
    GLOBAL_ATOMIC_UMIN_X2_SADDR_gfx11	= 14146,
    GLOBAL_ATOMIC_UMIN_X2_SADDR_gfx12	= 14147,
    GLOBAL_ATOMIC_UMIN_X2_SADDR_vi	= 14148,
    GLOBAL_ATOMIC_UMIN_X2_gfx10	= 14149,
    GLOBAL_ATOMIC_UMIN_X2_gfx11	= 14150,
    GLOBAL_ATOMIC_UMIN_X2_gfx12	= 14151,
    GLOBAL_ATOMIC_UMIN_X2_vi	= 14152,
    GLOBAL_ATOMIC_UMIN_gfx10	= 14153,
    GLOBAL_ATOMIC_UMIN_gfx11	= 14154,
    GLOBAL_ATOMIC_UMIN_gfx12	= 14155,
    GLOBAL_ATOMIC_UMIN_vi	= 14156,
    GLOBAL_ATOMIC_XOR_RTN_gfx10	= 14157,
    GLOBAL_ATOMIC_XOR_RTN_gfx11	= 14158,
    GLOBAL_ATOMIC_XOR_RTN_gfx12	= 14159,
    GLOBAL_ATOMIC_XOR_RTN_vi	= 14160,
    GLOBAL_ATOMIC_XOR_SADDR_RTN_gfx10	= 14161,
    GLOBAL_ATOMIC_XOR_SADDR_RTN_gfx11	= 14162,
    GLOBAL_ATOMIC_XOR_SADDR_RTN_gfx12	= 14163,
    GLOBAL_ATOMIC_XOR_SADDR_RTN_vi	= 14164,
    GLOBAL_ATOMIC_XOR_SADDR_gfx10	= 14165,
    GLOBAL_ATOMIC_XOR_SADDR_gfx11	= 14166,
    GLOBAL_ATOMIC_XOR_SADDR_gfx12	= 14167,
    GLOBAL_ATOMIC_XOR_SADDR_vi	= 14168,
    GLOBAL_ATOMIC_XOR_X2_RTN_gfx10	= 14169,
    GLOBAL_ATOMIC_XOR_X2_RTN_gfx11	= 14170,
    GLOBAL_ATOMIC_XOR_X2_RTN_gfx12	= 14171,
    GLOBAL_ATOMIC_XOR_X2_RTN_vi	= 14172,
    GLOBAL_ATOMIC_XOR_X2_SADDR_RTN_gfx10	= 14173,
    GLOBAL_ATOMIC_XOR_X2_SADDR_RTN_gfx11	= 14174,
    GLOBAL_ATOMIC_XOR_X2_SADDR_RTN_gfx12	= 14175,
    GLOBAL_ATOMIC_XOR_X2_SADDR_RTN_vi	= 14176,
    GLOBAL_ATOMIC_XOR_X2_SADDR_gfx10	= 14177,
    GLOBAL_ATOMIC_XOR_X2_SADDR_gfx11	= 14178,
    GLOBAL_ATOMIC_XOR_X2_SADDR_gfx12	= 14179,
    GLOBAL_ATOMIC_XOR_X2_SADDR_vi	= 14180,
    GLOBAL_ATOMIC_XOR_X2_gfx10	= 14181,
    GLOBAL_ATOMIC_XOR_X2_gfx11	= 14182,
    GLOBAL_ATOMIC_XOR_X2_gfx12	= 14183,
    GLOBAL_ATOMIC_XOR_X2_vi	= 14184,
    GLOBAL_ATOMIC_XOR_gfx10	= 14185,
    GLOBAL_ATOMIC_XOR_gfx11	= 14186,
    GLOBAL_ATOMIC_XOR_gfx12	= 14187,
    GLOBAL_ATOMIC_XOR_vi	= 14188,
    GLOBAL_INV_gfx12	= 14189,
    GLOBAL_LOAD_DWORDX2_SADDR_gfx10	= 14190,
    GLOBAL_LOAD_DWORDX2_SADDR_gfx11	= 14191,
    GLOBAL_LOAD_DWORDX2_SADDR_gfx12	= 14192,
    GLOBAL_LOAD_DWORDX2_SADDR_vi	= 14193,
    GLOBAL_LOAD_DWORDX2_gfx10	= 14194,
    GLOBAL_LOAD_DWORDX2_gfx11	= 14195,
    GLOBAL_LOAD_DWORDX2_gfx12	= 14196,
    GLOBAL_LOAD_DWORDX2_vi	= 14197,
    GLOBAL_LOAD_DWORDX3_SADDR_gfx10	= 14198,
    GLOBAL_LOAD_DWORDX3_SADDR_gfx11	= 14199,
    GLOBAL_LOAD_DWORDX3_SADDR_gfx12	= 14200,
    GLOBAL_LOAD_DWORDX3_SADDR_vi	= 14201,
    GLOBAL_LOAD_DWORDX3_gfx10	= 14202,
    GLOBAL_LOAD_DWORDX3_gfx11	= 14203,
    GLOBAL_LOAD_DWORDX3_gfx12	= 14204,
    GLOBAL_LOAD_DWORDX3_vi	= 14205,
    GLOBAL_LOAD_DWORDX4_SADDR_gfx10	= 14206,
    GLOBAL_LOAD_DWORDX4_SADDR_gfx11	= 14207,
    GLOBAL_LOAD_DWORDX4_SADDR_gfx12	= 14208,
    GLOBAL_LOAD_DWORDX4_SADDR_vi	= 14209,
    GLOBAL_LOAD_DWORDX4_gfx10	= 14210,
    GLOBAL_LOAD_DWORDX4_gfx11	= 14211,
    GLOBAL_LOAD_DWORDX4_gfx12	= 14212,
    GLOBAL_LOAD_DWORDX4_vi	= 14213,
    GLOBAL_LOAD_DWORD_ADDTID_SADDR_gfx10	= 14214,
    GLOBAL_LOAD_DWORD_ADDTID_SADDR_gfx11	= 14215,
    GLOBAL_LOAD_DWORD_ADDTID_SADDR_gfx12	= 14216,
    GLOBAL_LOAD_DWORD_ADDTID_gfx10	= 14217,
    GLOBAL_LOAD_DWORD_ADDTID_gfx11	= 14218,
    GLOBAL_LOAD_DWORD_ADDTID_gfx12	= 14219,
    GLOBAL_LOAD_DWORD_SADDR_gfx10	= 14220,
    GLOBAL_LOAD_DWORD_SADDR_gfx11	= 14221,
    GLOBAL_LOAD_DWORD_SADDR_gfx12	= 14222,
    GLOBAL_LOAD_DWORD_SADDR_vi	= 14223,
    GLOBAL_LOAD_DWORD_gfx10	= 14224,
    GLOBAL_LOAD_DWORD_gfx11	= 14225,
    GLOBAL_LOAD_DWORD_gfx12	= 14226,
    GLOBAL_LOAD_DWORD_vi	= 14227,
    GLOBAL_LOAD_LDS_DWORD_SADDR_gfx10	= 14228,
    GLOBAL_LOAD_LDS_DWORD_SADDR_gfx940	= 14229,
    GLOBAL_LOAD_LDS_DWORD_SADDR_vi	= 14230,
    GLOBAL_LOAD_LDS_DWORD_gfx10	= 14231,
    GLOBAL_LOAD_LDS_DWORD_gfx940	= 14232,
    GLOBAL_LOAD_LDS_DWORD_vi	= 14233,
    GLOBAL_LOAD_LDS_SBYTE_SADDR_gfx10	= 14234,
    GLOBAL_LOAD_LDS_SBYTE_SADDR_gfx940	= 14235,
    GLOBAL_LOAD_LDS_SBYTE_SADDR_vi	= 14236,
    GLOBAL_LOAD_LDS_SBYTE_gfx10	= 14237,
    GLOBAL_LOAD_LDS_SBYTE_gfx940	= 14238,
    GLOBAL_LOAD_LDS_SBYTE_vi	= 14239,
    GLOBAL_LOAD_LDS_SSHORT_SADDR_gfx10	= 14240,
    GLOBAL_LOAD_LDS_SSHORT_SADDR_gfx940	= 14241,
    GLOBAL_LOAD_LDS_SSHORT_SADDR_vi	= 14242,
    GLOBAL_LOAD_LDS_SSHORT_gfx10	= 14243,
    GLOBAL_LOAD_LDS_SSHORT_gfx940	= 14244,
    GLOBAL_LOAD_LDS_SSHORT_vi	= 14245,
    GLOBAL_LOAD_LDS_UBYTE_SADDR_gfx10	= 14246,
    GLOBAL_LOAD_LDS_UBYTE_SADDR_gfx940	= 14247,
    GLOBAL_LOAD_LDS_UBYTE_SADDR_vi	= 14248,
    GLOBAL_LOAD_LDS_UBYTE_gfx10	= 14249,
    GLOBAL_LOAD_LDS_UBYTE_gfx940	= 14250,
    GLOBAL_LOAD_LDS_UBYTE_vi	= 14251,
    GLOBAL_LOAD_LDS_USHORT_SADDR_gfx10	= 14252,
    GLOBAL_LOAD_LDS_USHORT_SADDR_gfx940	= 14253,
    GLOBAL_LOAD_LDS_USHORT_SADDR_vi	= 14254,
    GLOBAL_LOAD_LDS_USHORT_gfx10	= 14255,
    GLOBAL_LOAD_LDS_USHORT_gfx940	= 14256,
    GLOBAL_LOAD_LDS_USHORT_vi	= 14257,
    GLOBAL_LOAD_SBYTE_D16_HI_SADDR_gfx10	= 14258,
    GLOBAL_LOAD_SBYTE_D16_HI_SADDR_gfx11	= 14259,
    GLOBAL_LOAD_SBYTE_D16_HI_SADDR_gfx12	= 14260,
    GLOBAL_LOAD_SBYTE_D16_HI_SADDR_vi	= 14261,
    GLOBAL_LOAD_SBYTE_D16_HI_gfx10	= 14262,
    GLOBAL_LOAD_SBYTE_D16_HI_gfx11	= 14263,
    GLOBAL_LOAD_SBYTE_D16_HI_gfx12	= 14264,
    GLOBAL_LOAD_SBYTE_D16_HI_vi	= 14265,
    GLOBAL_LOAD_SBYTE_D16_SADDR_gfx10	= 14266,
    GLOBAL_LOAD_SBYTE_D16_SADDR_gfx11	= 14267,
    GLOBAL_LOAD_SBYTE_D16_SADDR_gfx12	= 14268,
    GLOBAL_LOAD_SBYTE_D16_SADDR_vi	= 14269,
    GLOBAL_LOAD_SBYTE_D16_gfx10	= 14270,
    GLOBAL_LOAD_SBYTE_D16_gfx11	= 14271,
    GLOBAL_LOAD_SBYTE_D16_gfx12	= 14272,
    GLOBAL_LOAD_SBYTE_D16_vi	= 14273,
    GLOBAL_LOAD_SBYTE_SADDR_gfx10	= 14274,
    GLOBAL_LOAD_SBYTE_SADDR_gfx11	= 14275,
    GLOBAL_LOAD_SBYTE_SADDR_gfx12	= 14276,
    GLOBAL_LOAD_SBYTE_SADDR_vi	= 14277,
    GLOBAL_LOAD_SBYTE_gfx10	= 14278,
    GLOBAL_LOAD_SBYTE_gfx11	= 14279,
    GLOBAL_LOAD_SBYTE_gfx12	= 14280,
    GLOBAL_LOAD_SBYTE_vi	= 14281,
    GLOBAL_LOAD_SHORT_D16_HI_SADDR_gfx10	= 14282,
    GLOBAL_LOAD_SHORT_D16_HI_SADDR_gfx11	= 14283,
    GLOBAL_LOAD_SHORT_D16_HI_SADDR_gfx12	= 14284,
    GLOBAL_LOAD_SHORT_D16_HI_SADDR_vi	= 14285,
    GLOBAL_LOAD_SHORT_D16_HI_gfx10	= 14286,
    GLOBAL_LOAD_SHORT_D16_HI_gfx11	= 14287,
    GLOBAL_LOAD_SHORT_D16_HI_gfx12	= 14288,
    GLOBAL_LOAD_SHORT_D16_HI_vi	= 14289,
    GLOBAL_LOAD_SHORT_D16_SADDR_gfx10	= 14290,
    GLOBAL_LOAD_SHORT_D16_SADDR_gfx11	= 14291,
    GLOBAL_LOAD_SHORT_D16_SADDR_gfx12	= 14292,
    GLOBAL_LOAD_SHORT_D16_SADDR_vi	= 14293,
    GLOBAL_LOAD_SHORT_D16_gfx10	= 14294,
    GLOBAL_LOAD_SHORT_D16_gfx11	= 14295,
    GLOBAL_LOAD_SHORT_D16_gfx12	= 14296,
    GLOBAL_LOAD_SHORT_D16_vi	= 14297,
    GLOBAL_LOAD_SSHORT_SADDR_gfx10	= 14298,
    GLOBAL_LOAD_SSHORT_SADDR_gfx11	= 14299,
    GLOBAL_LOAD_SSHORT_SADDR_gfx12	= 14300,
    GLOBAL_LOAD_SSHORT_SADDR_vi	= 14301,
    GLOBAL_LOAD_SSHORT_gfx10	= 14302,
    GLOBAL_LOAD_SSHORT_gfx11	= 14303,
    GLOBAL_LOAD_SSHORT_gfx12	= 14304,
    GLOBAL_LOAD_SSHORT_vi	= 14305,
    GLOBAL_LOAD_TR_B128_w32_SADDR_gfx12	= 14306,
    GLOBAL_LOAD_TR_B128_w32_gfx12	= 14307,
    GLOBAL_LOAD_TR_B128_w64_SADDR_gfx12	= 14308,
    GLOBAL_LOAD_TR_B128_w64_gfx12	= 14309,
    GLOBAL_LOAD_TR_B64_w32_SADDR_gfx12	= 14310,
    GLOBAL_LOAD_TR_B64_w32_gfx12	= 14311,
    GLOBAL_LOAD_TR_B64_w64_SADDR_gfx12	= 14312,
    GLOBAL_LOAD_TR_B64_w64_gfx12	= 14313,
    GLOBAL_LOAD_UBYTE_D16_HI_SADDR_gfx10	= 14314,
    GLOBAL_LOAD_UBYTE_D16_HI_SADDR_gfx11	= 14315,
    GLOBAL_LOAD_UBYTE_D16_HI_SADDR_gfx12	= 14316,
    GLOBAL_LOAD_UBYTE_D16_HI_SADDR_vi	= 14317,
    GLOBAL_LOAD_UBYTE_D16_HI_gfx10	= 14318,
    GLOBAL_LOAD_UBYTE_D16_HI_gfx11	= 14319,
    GLOBAL_LOAD_UBYTE_D16_HI_gfx12	= 14320,
    GLOBAL_LOAD_UBYTE_D16_HI_vi	= 14321,
    GLOBAL_LOAD_UBYTE_D16_SADDR_gfx10	= 14322,
    GLOBAL_LOAD_UBYTE_D16_SADDR_gfx11	= 14323,
    GLOBAL_LOAD_UBYTE_D16_SADDR_gfx12	= 14324,
    GLOBAL_LOAD_UBYTE_D16_SADDR_vi	= 14325,
    GLOBAL_LOAD_UBYTE_D16_gfx10	= 14326,
    GLOBAL_LOAD_UBYTE_D16_gfx11	= 14327,
    GLOBAL_LOAD_UBYTE_D16_gfx12	= 14328,
    GLOBAL_LOAD_UBYTE_D16_vi	= 14329,
    GLOBAL_LOAD_UBYTE_SADDR_gfx10	= 14330,
    GLOBAL_LOAD_UBYTE_SADDR_gfx11	= 14331,
    GLOBAL_LOAD_UBYTE_SADDR_gfx12	= 14332,
    GLOBAL_LOAD_UBYTE_SADDR_vi	= 14333,
    GLOBAL_LOAD_UBYTE_gfx10	= 14334,
    GLOBAL_LOAD_UBYTE_gfx11	= 14335,
    GLOBAL_LOAD_UBYTE_gfx12	= 14336,
    GLOBAL_LOAD_UBYTE_vi	= 14337,
    GLOBAL_LOAD_USHORT_SADDR_gfx10	= 14338,
    GLOBAL_LOAD_USHORT_SADDR_gfx11	= 14339,
    GLOBAL_LOAD_USHORT_SADDR_gfx12	= 14340,
    GLOBAL_LOAD_USHORT_SADDR_vi	= 14341,
    GLOBAL_LOAD_USHORT_gfx10	= 14342,
    GLOBAL_LOAD_USHORT_gfx11	= 14343,
    GLOBAL_LOAD_USHORT_gfx12	= 14344,
    GLOBAL_LOAD_USHORT_vi	= 14345,
    GLOBAL_STORE_BYTE_D16_HI_SADDR_gfx10	= 14346,
    GLOBAL_STORE_BYTE_D16_HI_SADDR_gfx11	= 14347,
    GLOBAL_STORE_BYTE_D16_HI_SADDR_gfx12	= 14348,
    GLOBAL_STORE_BYTE_D16_HI_SADDR_vi	= 14349,
    GLOBAL_STORE_BYTE_D16_HI_gfx10	= 14350,
    GLOBAL_STORE_BYTE_D16_HI_gfx11	= 14351,
    GLOBAL_STORE_BYTE_D16_HI_gfx12	= 14352,
    GLOBAL_STORE_BYTE_D16_HI_vi	= 14353,
    GLOBAL_STORE_BYTE_SADDR_gfx10	= 14354,
    GLOBAL_STORE_BYTE_SADDR_gfx11	= 14355,
    GLOBAL_STORE_BYTE_SADDR_gfx12	= 14356,
    GLOBAL_STORE_BYTE_SADDR_vi	= 14357,
    GLOBAL_STORE_BYTE_gfx10	= 14358,
    GLOBAL_STORE_BYTE_gfx11	= 14359,
    GLOBAL_STORE_BYTE_gfx12	= 14360,
    GLOBAL_STORE_BYTE_vi	= 14361,
    GLOBAL_STORE_DWORDX2_SADDR_gfx10	= 14362,
    GLOBAL_STORE_DWORDX2_SADDR_gfx11	= 14363,
    GLOBAL_STORE_DWORDX2_SADDR_gfx12	= 14364,
    GLOBAL_STORE_DWORDX2_SADDR_vi	= 14365,
    GLOBAL_STORE_DWORDX2_gfx10	= 14366,
    GLOBAL_STORE_DWORDX2_gfx11	= 14367,
    GLOBAL_STORE_DWORDX2_gfx12	= 14368,
    GLOBAL_STORE_DWORDX2_vi	= 14369,
    GLOBAL_STORE_DWORDX3_SADDR_gfx10	= 14370,
    GLOBAL_STORE_DWORDX3_SADDR_gfx11	= 14371,
    GLOBAL_STORE_DWORDX3_SADDR_gfx12	= 14372,
    GLOBAL_STORE_DWORDX3_SADDR_vi	= 14373,
    GLOBAL_STORE_DWORDX3_gfx10	= 14374,
    GLOBAL_STORE_DWORDX3_gfx11	= 14375,
    GLOBAL_STORE_DWORDX3_gfx12	= 14376,
    GLOBAL_STORE_DWORDX3_vi	= 14377,
    GLOBAL_STORE_DWORDX4_SADDR_gfx10	= 14378,
    GLOBAL_STORE_DWORDX4_SADDR_gfx11	= 14379,
    GLOBAL_STORE_DWORDX4_SADDR_gfx12	= 14380,
    GLOBAL_STORE_DWORDX4_SADDR_vi	= 14381,
    GLOBAL_STORE_DWORDX4_gfx10	= 14382,
    GLOBAL_STORE_DWORDX4_gfx11	= 14383,
    GLOBAL_STORE_DWORDX4_gfx12	= 14384,
    GLOBAL_STORE_DWORDX4_vi	= 14385,
    GLOBAL_STORE_DWORD_ADDTID_SADDR_gfx10	= 14386,
    GLOBAL_STORE_DWORD_ADDTID_SADDR_gfx11	= 14387,
    GLOBAL_STORE_DWORD_ADDTID_SADDR_gfx12	= 14388,
    GLOBAL_STORE_DWORD_ADDTID_gfx10	= 14389,
    GLOBAL_STORE_DWORD_ADDTID_gfx11	= 14390,
    GLOBAL_STORE_DWORD_ADDTID_gfx12	= 14391,
    GLOBAL_STORE_DWORD_SADDR_gfx10	= 14392,
    GLOBAL_STORE_DWORD_SADDR_gfx11	= 14393,
    GLOBAL_STORE_DWORD_SADDR_gfx12	= 14394,
    GLOBAL_STORE_DWORD_SADDR_vi	= 14395,
    GLOBAL_STORE_DWORD_gfx10	= 14396,
    GLOBAL_STORE_DWORD_gfx11	= 14397,
    GLOBAL_STORE_DWORD_gfx12	= 14398,
    GLOBAL_STORE_DWORD_vi	= 14399,
    GLOBAL_STORE_SHORT_D16_HI_SADDR_gfx10	= 14400,
    GLOBAL_STORE_SHORT_D16_HI_SADDR_gfx11	= 14401,
    GLOBAL_STORE_SHORT_D16_HI_SADDR_gfx12	= 14402,
    GLOBAL_STORE_SHORT_D16_HI_SADDR_vi	= 14403,
    GLOBAL_STORE_SHORT_D16_HI_gfx10	= 14404,
    GLOBAL_STORE_SHORT_D16_HI_gfx11	= 14405,
    GLOBAL_STORE_SHORT_D16_HI_gfx12	= 14406,
    GLOBAL_STORE_SHORT_D16_HI_vi	= 14407,
    GLOBAL_STORE_SHORT_SADDR_gfx10	= 14408,
    GLOBAL_STORE_SHORT_SADDR_gfx11	= 14409,
    GLOBAL_STORE_SHORT_SADDR_gfx12	= 14410,
    GLOBAL_STORE_SHORT_SADDR_vi	= 14411,
    GLOBAL_STORE_SHORT_gfx10	= 14412,
    GLOBAL_STORE_SHORT_gfx11	= 14413,
    GLOBAL_STORE_SHORT_gfx12	= 14414,
    GLOBAL_STORE_SHORT_vi	= 14415,
    GLOBAL_WBINV_gfx12	= 14416,
    GLOBAL_WB_gfx12	= 14417,
    IMAGE_ATOMIC_ADD_FLT_V1_V1_gfx12	= 14418,
    IMAGE_ATOMIC_ADD_FLT_V1_V2_gfx12	= 14419,
    IMAGE_ATOMIC_ADD_FLT_V1_V3_gfx12	= 14420,
    IMAGE_ATOMIC_ADD_FLT_V1_V4_gfx12	= 14421,
    IMAGE_ATOMIC_ADD_FLT_V2_V1_gfx12	= 14422,
    IMAGE_ATOMIC_ADD_FLT_V2_V2_gfx12	= 14423,
    IMAGE_ATOMIC_ADD_FLT_V2_V3_gfx12	= 14424,
    IMAGE_ATOMIC_ADD_FLT_V2_V4_gfx12	= 14425,
    IMAGE_ATOMIC_ADD_FLT_V3_V1_gfx12	= 14426,
    IMAGE_ATOMIC_ADD_FLT_V3_V2_gfx12	= 14427,
    IMAGE_ATOMIC_ADD_FLT_V3_V3_gfx12	= 14428,
    IMAGE_ATOMIC_ADD_FLT_V3_V4_gfx12	= 14429,
    IMAGE_ATOMIC_ADD_FLT_V4_V1_gfx12	= 14430,
    IMAGE_ATOMIC_ADD_FLT_V4_V2_gfx12	= 14431,
    IMAGE_ATOMIC_ADD_FLT_V4_V3_gfx12	= 14432,
    IMAGE_ATOMIC_ADD_FLT_V4_V4_gfx12	= 14433,
    IMAGE_ATOMIC_ADD_V1_V1_gfx10	= 14434,
    IMAGE_ATOMIC_ADD_V1_V1_gfx11	= 14435,
    IMAGE_ATOMIC_ADD_V1_V1_gfx12	= 14436,
    IMAGE_ATOMIC_ADD_V1_V1_gfx90a	= 14437,
    IMAGE_ATOMIC_ADD_V1_V1_si	= 14438,
    IMAGE_ATOMIC_ADD_V1_V1_vi	= 14439,
    IMAGE_ATOMIC_ADD_V1_V2_gfx10	= 14440,
    IMAGE_ATOMIC_ADD_V1_V2_gfx11	= 14441,
    IMAGE_ATOMIC_ADD_V1_V2_gfx12	= 14442,
    IMAGE_ATOMIC_ADD_V1_V2_gfx90a	= 14443,
    IMAGE_ATOMIC_ADD_V1_V2_nsa_gfx10	= 14444,
    IMAGE_ATOMIC_ADD_V1_V2_nsa_gfx11	= 14445,
    IMAGE_ATOMIC_ADD_V1_V2_si	= 14446,
    IMAGE_ATOMIC_ADD_V1_V2_vi	= 14447,
    IMAGE_ATOMIC_ADD_V1_V3_gfx10	= 14448,
    IMAGE_ATOMIC_ADD_V1_V3_gfx11	= 14449,
    IMAGE_ATOMIC_ADD_V1_V3_gfx12	= 14450,
    IMAGE_ATOMIC_ADD_V1_V3_gfx90a	= 14451,
    IMAGE_ATOMIC_ADD_V1_V3_nsa_gfx10	= 14452,
    IMAGE_ATOMIC_ADD_V1_V3_nsa_gfx11	= 14453,
    IMAGE_ATOMIC_ADD_V1_V3_si	= 14454,
    IMAGE_ATOMIC_ADD_V1_V3_vi	= 14455,
    IMAGE_ATOMIC_ADD_V1_V4_gfx10	= 14456,
    IMAGE_ATOMIC_ADD_V1_V4_gfx11	= 14457,
    IMAGE_ATOMIC_ADD_V1_V4_gfx12	= 14458,
    IMAGE_ATOMIC_ADD_V1_V4_gfx90a	= 14459,
    IMAGE_ATOMIC_ADD_V1_V4_nsa_gfx10	= 14460,
    IMAGE_ATOMIC_ADD_V1_V4_nsa_gfx11	= 14461,
    IMAGE_ATOMIC_ADD_V1_V4_si	= 14462,
    IMAGE_ATOMIC_ADD_V1_V4_vi	= 14463,
    IMAGE_ATOMIC_ADD_V2_V1_gfx10	= 14464,
    IMAGE_ATOMIC_ADD_V2_V1_gfx11	= 14465,
    IMAGE_ATOMIC_ADD_V2_V1_gfx12	= 14466,
    IMAGE_ATOMIC_ADD_V2_V1_gfx90a	= 14467,
    IMAGE_ATOMIC_ADD_V2_V1_si	= 14468,
    IMAGE_ATOMIC_ADD_V2_V1_vi	= 14469,
    IMAGE_ATOMIC_ADD_V2_V2_gfx10	= 14470,
    IMAGE_ATOMIC_ADD_V2_V2_gfx11	= 14471,
    IMAGE_ATOMIC_ADD_V2_V2_gfx12	= 14472,
    IMAGE_ATOMIC_ADD_V2_V2_gfx90a	= 14473,
    IMAGE_ATOMIC_ADD_V2_V2_nsa_gfx10	= 14474,
    IMAGE_ATOMIC_ADD_V2_V2_nsa_gfx11	= 14475,
    IMAGE_ATOMIC_ADD_V2_V2_si	= 14476,
    IMAGE_ATOMIC_ADD_V2_V2_vi	= 14477,
    IMAGE_ATOMIC_ADD_V2_V3_gfx10	= 14478,
    IMAGE_ATOMIC_ADD_V2_V3_gfx11	= 14479,
    IMAGE_ATOMIC_ADD_V2_V3_gfx12	= 14480,
    IMAGE_ATOMIC_ADD_V2_V3_gfx90a	= 14481,
    IMAGE_ATOMIC_ADD_V2_V3_nsa_gfx10	= 14482,
    IMAGE_ATOMIC_ADD_V2_V3_nsa_gfx11	= 14483,
    IMAGE_ATOMIC_ADD_V2_V3_si	= 14484,
    IMAGE_ATOMIC_ADD_V2_V3_vi	= 14485,
    IMAGE_ATOMIC_ADD_V2_V4_gfx10	= 14486,
    IMAGE_ATOMIC_ADD_V2_V4_gfx11	= 14487,
    IMAGE_ATOMIC_ADD_V2_V4_gfx12	= 14488,
    IMAGE_ATOMIC_ADD_V2_V4_gfx90a	= 14489,
    IMAGE_ATOMIC_ADD_V2_V4_nsa_gfx10	= 14490,
    IMAGE_ATOMIC_ADD_V2_V4_nsa_gfx11	= 14491,
    IMAGE_ATOMIC_ADD_V2_V4_si	= 14492,
    IMAGE_ATOMIC_ADD_V2_V4_vi	= 14493,
    IMAGE_ATOMIC_ADD_V3_V1_gfx10	= 14494,
    IMAGE_ATOMIC_ADD_V3_V1_gfx11	= 14495,
    IMAGE_ATOMIC_ADD_V3_V1_gfx12	= 14496,
    IMAGE_ATOMIC_ADD_V3_V1_gfx90a	= 14497,
    IMAGE_ATOMIC_ADD_V3_V1_si	= 14498,
    IMAGE_ATOMIC_ADD_V3_V1_vi	= 14499,
    IMAGE_ATOMIC_ADD_V3_V2_gfx10	= 14500,
    IMAGE_ATOMIC_ADD_V3_V2_gfx11	= 14501,
    IMAGE_ATOMIC_ADD_V3_V2_gfx12	= 14502,
    IMAGE_ATOMIC_ADD_V3_V2_gfx90a	= 14503,
    IMAGE_ATOMIC_ADD_V3_V2_nsa_gfx10	= 14504,
    IMAGE_ATOMIC_ADD_V3_V2_nsa_gfx11	= 14505,
    IMAGE_ATOMIC_ADD_V3_V2_si	= 14506,
    IMAGE_ATOMIC_ADD_V3_V2_vi	= 14507,
    IMAGE_ATOMIC_ADD_V3_V3_gfx10	= 14508,
    IMAGE_ATOMIC_ADD_V3_V3_gfx11	= 14509,
    IMAGE_ATOMIC_ADD_V3_V3_gfx12	= 14510,
    IMAGE_ATOMIC_ADD_V3_V3_gfx90a	= 14511,
    IMAGE_ATOMIC_ADD_V3_V3_nsa_gfx10	= 14512,
    IMAGE_ATOMIC_ADD_V3_V3_nsa_gfx11	= 14513,
    IMAGE_ATOMIC_ADD_V3_V3_si	= 14514,
    IMAGE_ATOMIC_ADD_V3_V3_vi	= 14515,
    IMAGE_ATOMIC_ADD_V3_V4_gfx10	= 14516,
    IMAGE_ATOMIC_ADD_V3_V4_gfx11	= 14517,
    IMAGE_ATOMIC_ADD_V3_V4_gfx12	= 14518,
    IMAGE_ATOMIC_ADD_V3_V4_gfx90a	= 14519,
    IMAGE_ATOMIC_ADD_V3_V4_nsa_gfx10	= 14520,
    IMAGE_ATOMIC_ADD_V3_V4_nsa_gfx11	= 14521,
    IMAGE_ATOMIC_ADD_V3_V4_si	= 14522,
    IMAGE_ATOMIC_ADD_V3_V4_vi	= 14523,
    IMAGE_ATOMIC_ADD_V4_V1_gfx10	= 14524,
    IMAGE_ATOMIC_ADD_V4_V1_gfx11	= 14525,
    IMAGE_ATOMIC_ADD_V4_V1_gfx12	= 14526,
    IMAGE_ATOMIC_ADD_V4_V1_gfx90a	= 14527,
    IMAGE_ATOMIC_ADD_V4_V1_si	= 14528,
    IMAGE_ATOMIC_ADD_V4_V1_vi	= 14529,
    IMAGE_ATOMIC_ADD_V4_V2_gfx10	= 14530,
    IMAGE_ATOMIC_ADD_V4_V2_gfx11	= 14531,
    IMAGE_ATOMIC_ADD_V4_V2_gfx12	= 14532,
    IMAGE_ATOMIC_ADD_V4_V2_gfx90a	= 14533,
    IMAGE_ATOMIC_ADD_V4_V2_nsa_gfx10	= 14534,
    IMAGE_ATOMIC_ADD_V4_V2_nsa_gfx11	= 14535,
    IMAGE_ATOMIC_ADD_V4_V2_si	= 14536,
    IMAGE_ATOMIC_ADD_V4_V2_vi	= 14537,
    IMAGE_ATOMIC_ADD_V4_V3_gfx10	= 14538,
    IMAGE_ATOMIC_ADD_V4_V3_gfx11	= 14539,
    IMAGE_ATOMIC_ADD_V4_V3_gfx12	= 14540,
    IMAGE_ATOMIC_ADD_V4_V3_gfx90a	= 14541,
    IMAGE_ATOMIC_ADD_V4_V3_nsa_gfx10	= 14542,
    IMAGE_ATOMIC_ADD_V4_V3_nsa_gfx11	= 14543,
    IMAGE_ATOMIC_ADD_V4_V3_si	= 14544,
    IMAGE_ATOMIC_ADD_V4_V3_vi	= 14545,
    IMAGE_ATOMIC_ADD_V4_V4_gfx10	= 14546,
    IMAGE_ATOMIC_ADD_V4_V4_gfx11	= 14547,
    IMAGE_ATOMIC_ADD_V4_V4_gfx12	= 14548,
    IMAGE_ATOMIC_ADD_V4_V4_gfx90a	= 14549,
    IMAGE_ATOMIC_ADD_V4_V4_nsa_gfx10	= 14550,
    IMAGE_ATOMIC_ADD_V4_V4_nsa_gfx11	= 14551,
    IMAGE_ATOMIC_ADD_V4_V4_si	= 14552,
    IMAGE_ATOMIC_ADD_V4_V4_vi	= 14553,
    IMAGE_ATOMIC_AND_V1_V1_gfx10	= 14554,
    IMAGE_ATOMIC_AND_V1_V1_gfx11	= 14555,
    IMAGE_ATOMIC_AND_V1_V1_gfx12	= 14556,
    IMAGE_ATOMIC_AND_V1_V1_gfx90a	= 14557,
    IMAGE_ATOMIC_AND_V1_V1_si	= 14558,
    IMAGE_ATOMIC_AND_V1_V1_vi	= 14559,
    IMAGE_ATOMIC_AND_V1_V2_gfx10	= 14560,
    IMAGE_ATOMIC_AND_V1_V2_gfx11	= 14561,
    IMAGE_ATOMIC_AND_V1_V2_gfx12	= 14562,
    IMAGE_ATOMIC_AND_V1_V2_gfx90a	= 14563,
    IMAGE_ATOMIC_AND_V1_V2_nsa_gfx10	= 14564,
    IMAGE_ATOMIC_AND_V1_V2_nsa_gfx11	= 14565,
    IMAGE_ATOMIC_AND_V1_V2_si	= 14566,
    IMAGE_ATOMIC_AND_V1_V2_vi	= 14567,
    IMAGE_ATOMIC_AND_V1_V3_gfx10	= 14568,
    IMAGE_ATOMIC_AND_V1_V3_gfx11	= 14569,
    IMAGE_ATOMIC_AND_V1_V3_gfx12	= 14570,
    IMAGE_ATOMIC_AND_V1_V3_gfx90a	= 14571,
    IMAGE_ATOMIC_AND_V1_V3_nsa_gfx10	= 14572,
    IMAGE_ATOMIC_AND_V1_V3_nsa_gfx11	= 14573,
    IMAGE_ATOMIC_AND_V1_V3_si	= 14574,
    IMAGE_ATOMIC_AND_V1_V3_vi	= 14575,
    IMAGE_ATOMIC_AND_V1_V4_gfx10	= 14576,
    IMAGE_ATOMIC_AND_V1_V4_gfx11	= 14577,
    IMAGE_ATOMIC_AND_V1_V4_gfx12	= 14578,
    IMAGE_ATOMIC_AND_V1_V4_gfx90a	= 14579,
    IMAGE_ATOMIC_AND_V1_V4_nsa_gfx10	= 14580,
    IMAGE_ATOMIC_AND_V1_V4_nsa_gfx11	= 14581,
    IMAGE_ATOMIC_AND_V1_V4_si	= 14582,
    IMAGE_ATOMIC_AND_V1_V4_vi	= 14583,
    IMAGE_ATOMIC_AND_V2_V1_gfx10	= 14584,
    IMAGE_ATOMIC_AND_V2_V1_gfx11	= 14585,
    IMAGE_ATOMIC_AND_V2_V1_gfx12	= 14586,
    IMAGE_ATOMIC_AND_V2_V1_gfx90a	= 14587,
    IMAGE_ATOMIC_AND_V2_V1_si	= 14588,
    IMAGE_ATOMIC_AND_V2_V1_vi	= 14589,
    IMAGE_ATOMIC_AND_V2_V2_gfx10	= 14590,
    IMAGE_ATOMIC_AND_V2_V2_gfx11	= 14591,
    IMAGE_ATOMIC_AND_V2_V2_gfx12	= 14592,
    IMAGE_ATOMIC_AND_V2_V2_gfx90a	= 14593,
    IMAGE_ATOMIC_AND_V2_V2_nsa_gfx10	= 14594,
    IMAGE_ATOMIC_AND_V2_V2_nsa_gfx11	= 14595,
    IMAGE_ATOMIC_AND_V2_V2_si	= 14596,
    IMAGE_ATOMIC_AND_V2_V2_vi	= 14597,
    IMAGE_ATOMIC_AND_V2_V3_gfx10	= 14598,
    IMAGE_ATOMIC_AND_V2_V3_gfx11	= 14599,
    IMAGE_ATOMIC_AND_V2_V3_gfx12	= 14600,
    IMAGE_ATOMIC_AND_V2_V3_gfx90a	= 14601,
    IMAGE_ATOMIC_AND_V2_V3_nsa_gfx10	= 14602,
    IMAGE_ATOMIC_AND_V2_V3_nsa_gfx11	= 14603,
    IMAGE_ATOMIC_AND_V2_V3_si	= 14604,
    IMAGE_ATOMIC_AND_V2_V3_vi	= 14605,
    IMAGE_ATOMIC_AND_V2_V4_gfx10	= 14606,
    IMAGE_ATOMIC_AND_V2_V4_gfx11	= 14607,
    IMAGE_ATOMIC_AND_V2_V4_gfx12	= 14608,
    IMAGE_ATOMIC_AND_V2_V4_gfx90a	= 14609,
    IMAGE_ATOMIC_AND_V2_V4_nsa_gfx10	= 14610,
    IMAGE_ATOMIC_AND_V2_V4_nsa_gfx11	= 14611,
    IMAGE_ATOMIC_AND_V2_V4_si	= 14612,
    IMAGE_ATOMIC_AND_V2_V4_vi	= 14613,
    IMAGE_ATOMIC_AND_V3_V1_gfx10	= 14614,
    IMAGE_ATOMIC_AND_V3_V1_gfx11	= 14615,
    IMAGE_ATOMIC_AND_V3_V1_gfx12	= 14616,
    IMAGE_ATOMIC_AND_V3_V1_gfx90a	= 14617,
    IMAGE_ATOMIC_AND_V3_V1_si	= 14618,
    IMAGE_ATOMIC_AND_V3_V1_vi	= 14619,
    IMAGE_ATOMIC_AND_V3_V2_gfx10	= 14620,
    IMAGE_ATOMIC_AND_V3_V2_gfx11	= 14621,
    IMAGE_ATOMIC_AND_V3_V2_gfx12	= 14622,
    IMAGE_ATOMIC_AND_V3_V2_gfx90a	= 14623,
    IMAGE_ATOMIC_AND_V3_V2_nsa_gfx10	= 14624,
    IMAGE_ATOMIC_AND_V3_V2_nsa_gfx11	= 14625,
    IMAGE_ATOMIC_AND_V3_V2_si	= 14626,
    IMAGE_ATOMIC_AND_V3_V2_vi	= 14627,
    IMAGE_ATOMIC_AND_V3_V3_gfx10	= 14628,
    IMAGE_ATOMIC_AND_V3_V3_gfx11	= 14629,
    IMAGE_ATOMIC_AND_V3_V3_gfx12	= 14630,
    IMAGE_ATOMIC_AND_V3_V3_gfx90a	= 14631,
    IMAGE_ATOMIC_AND_V3_V3_nsa_gfx10	= 14632,
    IMAGE_ATOMIC_AND_V3_V3_nsa_gfx11	= 14633,
    IMAGE_ATOMIC_AND_V3_V3_si	= 14634,
    IMAGE_ATOMIC_AND_V3_V3_vi	= 14635,
    IMAGE_ATOMIC_AND_V3_V4_gfx10	= 14636,
    IMAGE_ATOMIC_AND_V3_V4_gfx11	= 14637,
    IMAGE_ATOMIC_AND_V3_V4_gfx12	= 14638,
    IMAGE_ATOMIC_AND_V3_V4_gfx90a	= 14639,
    IMAGE_ATOMIC_AND_V3_V4_nsa_gfx10	= 14640,
    IMAGE_ATOMIC_AND_V3_V4_nsa_gfx11	= 14641,
    IMAGE_ATOMIC_AND_V3_V4_si	= 14642,
    IMAGE_ATOMIC_AND_V3_V4_vi	= 14643,
    IMAGE_ATOMIC_AND_V4_V1_gfx10	= 14644,
    IMAGE_ATOMIC_AND_V4_V1_gfx11	= 14645,
    IMAGE_ATOMIC_AND_V4_V1_gfx12	= 14646,
    IMAGE_ATOMIC_AND_V4_V1_gfx90a	= 14647,
    IMAGE_ATOMIC_AND_V4_V1_si	= 14648,
    IMAGE_ATOMIC_AND_V4_V1_vi	= 14649,
    IMAGE_ATOMIC_AND_V4_V2_gfx10	= 14650,
    IMAGE_ATOMIC_AND_V4_V2_gfx11	= 14651,
    IMAGE_ATOMIC_AND_V4_V2_gfx12	= 14652,
    IMAGE_ATOMIC_AND_V4_V2_gfx90a	= 14653,
    IMAGE_ATOMIC_AND_V4_V2_nsa_gfx10	= 14654,
    IMAGE_ATOMIC_AND_V4_V2_nsa_gfx11	= 14655,
    IMAGE_ATOMIC_AND_V4_V2_si	= 14656,
    IMAGE_ATOMIC_AND_V4_V2_vi	= 14657,
    IMAGE_ATOMIC_AND_V4_V3_gfx10	= 14658,
    IMAGE_ATOMIC_AND_V4_V3_gfx11	= 14659,
    IMAGE_ATOMIC_AND_V4_V3_gfx12	= 14660,
    IMAGE_ATOMIC_AND_V4_V3_gfx90a	= 14661,
    IMAGE_ATOMIC_AND_V4_V3_nsa_gfx10	= 14662,
    IMAGE_ATOMIC_AND_V4_V3_nsa_gfx11	= 14663,
    IMAGE_ATOMIC_AND_V4_V3_si	= 14664,
    IMAGE_ATOMIC_AND_V4_V3_vi	= 14665,
    IMAGE_ATOMIC_AND_V4_V4_gfx10	= 14666,
    IMAGE_ATOMIC_AND_V4_V4_gfx11	= 14667,
    IMAGE_ATOMIC_AND_V4_V4_gfx12	= 14668,
    IMAGE_ATOMIC_AND_V4_V4_gfx90a	= 14669,
    IMAGE_ATOMIC_AND_V4_V4_nsa_gfx10	= 14670,
    IMAGE_ATOMIC_AND_V4_V4_nsa_gfx11	= 14671,
    IMAGE_ATOMIC_AND_V4_V4_si	= 14672,
    IMAGE_ATOMIC_AND_V4_V4_vi	= 14673,
    IMAGE_ATOMIC_CMPSWAP_V1_V1_gfx10	= 14674,
    IMAGE_ATOMIC_CMPSWAP_V1_V1_gfx11	= 14675,
    IMAGE_ATOMIC_CMPSWAP_V1_V1_gfx12	= 14676,
    IMAGE_ATOMIC_CMPSWAP_V1_V1_gfx90a	= 14677,
    IMAGE_ATOMIC_CMPSWAP_V1_V1_si	= 14678,
    IMAGE_ATOMIC_CMPSWAP_V1_V1_vi	= 14679,
    IMAGE_ATOMIC_CMPSWAP_V1_V2_gfx10	= 14680,
    IMAGE_ATOMIC_CMPSWAP_V1_V2_gfx11	= 14681,
    IMAGE_ATOMIC_CMPSWAP_V1_V2_gfx12	= 14682,
    IMAGE_ATOMIC_CMPSWAP_V1_V2_gfx90a	= 14683,
    IMAGE_ATOMIC_CMPSWAP_V1_V2_nsa_gfx10	= 14684,
    IMAGE_ATOMIC_CMPSWAP_V1_V2_nsa_gfx11	= 14685,
    IMAGE_ATOMIC_CMPSWAP_V1_V2_si	= 14686,
    IMAGE_ATOMIC_CMPSWAP_V1_V2_vi	= 14687,
    IMAGE_ATOMIC_CMPSWAP_V1_V3_gfx10	= 14688,
    IMAGE_ATOMIC_CMPSWAP_V1_V3_gfx11	= 14689,
    IMAGE_ATOMIC_CMPSWAP_V1_V3_gfx12	= 14690,
    IMAGE_ATOMIC_CMPSWAP_V1_V3_gfx90a	= 14691,
    IMAGE_ATOMIC_CMPSWAP_V1_V3_nsa_gfx10	= 14692,
    IMAGE_ATOMIC_CMPSWAP_V1_V3_nsa_gfx11	= 14693,
    IMAGE_ATOMIC_CMPSWAP_V1_V3_si	= 14694,
    IMAGE_ATOMIC_CMPSWAP_V1_V3_vi	= 14695,
    IMAGE_ATOMIC_CMPSWAP_V1_V4_gfx10	= 14696,
    IMAGE_ATOMIC_CMPSWAP_V1_V4_gfx11	= 14697,
    IMAGE_ATOMIC_CMPSWAP_V1_V4_gfx12	= 14698,
    IMAGE_ATOMIC_CMPSWAP_V1_V4_gfx90a	= 14699,
    IMAGE_ATOMIC_CMPSWAP_V1_V4_nsa_gfx10	= 14700,
    IMAGE_ATOMIC_CMPSWAP_V1_V4_nsa_gfx11	= 14701,
    IMAGE_ATOMIC_CMPSWAP_V1_V4_si	= 14702,
    IMAGE_ATOMIC_CMPSWAP_V1_V4_vi	= 14703,
    IMAGE_ATOMIC_CMPSWAP_V2_V1_gfx10	= 14704,
    IMAGE_ATOMIC_CMPSWAP_V2_V1_gfx11	= 14705,
    IMAGE_ATOMIC_CMPSWAP_V2_V1_gfx12	= 14706,
    IMAGE_ATOMIC_CMPSWAP_V2_V1_gfx90a	= 14707,
    IMAGE_ATOMIC_CMPSWAP_V2_V1_si	= 14708,
    IMAGE_ATOMIC_CMPSWAP_V2_V1_vi	= 14709,
    IMAGE_ATOMIC_CMPSWAP_V2_V2_gfx10	= 14710,
    IMAGE_ATOMIC_CMPSWAP_V2_V2_gfx11	= 14711,
    IMAGE_ATOMIC_CMPSWAP_V2_V2_gfx12	= 14712,
    IMAGE_ATOMIC_CMPSWAP_V2_V2_gfx90a	= 14713,
    IMAGE_ATOMIC_CMPSWAP_V2_V2_nsa_gfx10	= 14714,
    IMAGE_ATOMIC_CMPSWAP_V2_V2_nsa_gfx11	= 14715,
    IMAGE_ATOMIC_CMPSWAP_V2_V2_si	= 14716,
    IMAGE_ATOMIC_CMPSWAP_V2_V2_vi	= 14717,
    IMAGE_ATOMIC_CMPSWAP_V2_V3_gfx10	= 14718,
    IMAGE_ATOMIC_CMPSWAP_V2_V3_gfx11	= 14719,
    IMAGE_ATOMIC_CMPSWAP_V2_V3_gfx12	= 14720,
    IMAGE_ATOMIC_CMPSWAP_V2_V3_gfx90a	= 14721,
    IMAGE_ATOMIC_CMPSWAP_V2_V3_nsa_gfx10	= 14722,
    IMAGE_ATOMIC_CMPSWAP_V2_V3_nsa_gfx11	= 14723,
    IMAGE_ATOMIC_CMPSWAP_V2_V3_si	= 14724,
    IMAGE_ATOMIC_CMPSWAP_V2_V3_vi	= 14725,
    IMAGE_ATOMIC_CMPSWAP_V2_V4_gfx10	= 14726,
    IMAGE_ATOMIC_CMPSWAP_V2_V4_gfx11	= 14727,
    IMAGE_ATOMIC_CMPSWAP_V2_V4_gfx12	= 14728,
    IMAGE_ATOMIC_CMPSWAP_V2_V4_gfx90a	= 14729,
    IMAGE_ATOMIC_CMPSWAP_V2_V4_nsa_gfx10	= 14730,
    IMAGE_ATOMIC_CMPSWAP_V2_V4_nsa_gfx11	= 14731,
    IMAGE_ATOMIC_CMPSWAP_V2_V4_si	= 14732,
    IMAGE_ATOMIC_CMPSWAP_V2_V4_vi	= 14733,
    IMAGE_ATOMIC_CMPSWAP_V3_V1_gfx10	= 14734,
    IMAGE_ATOMIC_CMPSWAP_V3_V1_gfx11	= 14735,
    IMAGE_ATOMIC_CMPSWAP_V3_V1_gfx12	= 14736,
    IMAGE_ATOMIC_CMPSWAP_V3_V1_gfx90a	= 14737,
    IMAGE_ATOMIC_CMPSWAP_V3_V1_si	= 14738,
    IMAGE_ATOMIC_CMPSWAP_V3_V1_vi	= 14739,
    IMAGE_ATOMIC_CMPSWAP_V3_V2_gfx10	= 14740,
    IMAGE_ATOMIC_CMPSWAP_V3_V2_gfx11	= 14741,
    IMAGE_ATOMIC_CMPSWAP_V3_V2_gfx12	= 14742,
    IMAGE_ATOMIC_CMPSWAP_V3_V2_gfx90a	= 14743,
    IMAGE_ATOMIC_CMPSWAP_V3_V2_nsa_gfx10	= 14744,
    IMAGE_ATOMIC_CMPSWAP_V3_V2_nsa_gfx11	= 14745,
    IMAGE_ATOMIC_CMPSWAP_V3_V2_si	= 14746,
    IMAGE_ATOMIC_CMPSWAP_V3_V2_vi	= 14747,
    IMAGE_ATOMIC_CMPSWAP_V3_V3_gfx10	= 14748,
    IMAGE_ATOMIC_CMPSWAP_V3_V3_gfx11	= 14749,
    IMAGE_ATOMIC_CMPSWAP_V3_V3_gfx12	= 14750,
    IMAGE_ATOMIC_CMPSWAP_V3_V3_gfx90a	= 14751,
    IMAGE_ATOMIC_CMPSWAP_V3_V3_nsa_gfx10	= 14752,
    IMAGE_ATOMIC_CMPSWAP_V3_V3_nsa_gfx11	= 14753,
    IMAGE_ATOMIC_CMPSWAP_V3_V3_si	= 14754,
    IMAGE_ATOMIC_CMPSWAP_V3_V3_vi	= 14755,
    IMAGE_ATOMIC_CMPSWAP_V3_V4_gfx10	= 14756,
    IMAGE_ATOMIC_CMPSWAP_V3_V4_gfx11	= 14757,
    IMAGE_ATOMIC_CMPSWAP_V3_V4_gfx12	= 14758,
    IMAGE_ATOMIC_CMPSWAP_V3_V4_gfx90a	= 14759,
    IMAGE_ATOMIC_CMPSWAP_V3_V4_nsa_gfx10	= 14760,
    IMAGE_ATOMIC_CMPSWAP_V3_V4_nsa_gfx11	= 14761,
    IMAGE_ATOMIC_CMPSWAP_V3_V4_si	= 14762,
    IMAGE_ATOMIC_CMPSWAP_V3_V4_vi	= 14763,
    IMAGE_ATOMIC_CMPSWAP_V4_V1_gfx10	= 14764,
    IMAGE_ATOMIC_CMPSWAP_V4_V1_gfx11	= 14765,
    IMAGE_ATOMIC_CMPSWAP_V4_V1_gfx12	= 14766,
    IMAGE_ATOMIC_CMPSWAP_V4_V1_gfx90a	= 14767,
    IMAGE_ATOMIC_CMPSWAP_V4_V1_si	= 14768,
    IMAGE_ATOMIC_CMPSWAP_V4_V1_vi	= 14769,
    IMAGE_ATOMIC_CMPSWAP_V4_V2_gfx10	= 14770,
    IMAGE_ATOMIC_CMPSWAP_V4_V2_gfx11	= 14771,
    IMAGE_ATOMIC_CMPSWAP_V4_V2_gfx12	= 14772,
    IMAGE_ATOMIC_CMPSWAP_V4_V2_gfx90a	= 14773,
    IMAGE_ATOMIC_CMPSWAP_V4_V2_nsa_gfx10	= 14774,
    IMAGE_ATOMIC_CMPSWAP_V4_V2_nsa_gfx11	= 14775,
    IMAGE_ATOMIC_CMPSWAP_V4_V2_si	= 14776,
    IMAGE_ATOMIC_CMPSWAP_V4_V2_vi	= 14777,
    IMAGE_ATOMIC_CMPSWAP_V4_V3_gfx10	= 14778,
    IMAGE_ATOMIC_CMPSWAP_V4_V3_gfx11	= 14779,
    IMAGE_ATOMIC_CMPSWAP_V4_V3_gfx12	= 14780,
    IMAGE_ATOMIC_CMPSWAP_V4_V3_gfx90a	= 14781,
    IMAGE_ATOMIC_CMPSWAP_V4_V3_nsa_gfx10	= 14782,
    IMAGE_ATOMIC_CMPSWAP_V4_V3_nsa_gfx11	= 14783,
    IMAGE_ATOMIC_CMPSWAP_V4_V3_si	= 14784,
    IMAGE_ATOMIC_CMPSWAP_V4_V3_vi	= 14785,
    IMAGE_ATOMIC_CMPSWAP_V4_V4_gfx10	= 14786,
    IMAGE_ATOMIC_CMPSWAP_V4_V4_gfx11	= 14787,
    IMAGE_ATOMIC_CMPSWAP_V4_V4_gfx12	= 14788,
    IMAGE_ATOMIC_CMPSWAP_V4_V4_gfx90a	= 14789,
    IMAGE_ATOMIC_CMPSWAP_V4_V4_nsa_gfx10	= 14790,
    IMAGE_ATOMIC_CMPSWAP_V4_V4_nsa_gfx11	= 14791,
    IMAGE_ATOMIC_CMPSWAP_V4_V4_si	= 14792,
    IMAGE_ATOMIC_CMPSWAP_V4_V4_vi	= 14793,
    IMAGE_ATOMIC_DEC_V1_V1_gfx10	= 14794,
    IMAGE_ATOMIC_DEC_V1_V1_gfx11	= 14795,
    IMAGE_ATOMIC_DEC_V1_V1_gfx12	= 14796,
    IMAGE_ATOMIC_DEC_V1_V1_gfx90a	= 14797,
    IMAGE_ATOMIC_DEC_V1_V1_si	= 14798,
    IMAGE_ATOMIC_DEC_V1_V1_vi	= 14799,
    IMAGE_ATOMIC_DEC_V1_V2_gfx10	= 14800,
    IMAGE_ATOMIC_DEC_V1_V2_gfx11	= 14801,
    IMAGE_ATOMIC_DEC_V1_V2_gfx12	= 14802,
    IMAGE_ATOMIC_DEC_V1_V2_gfx90a	= 14803,
    IMAGE_ATOMIC_DEC_V1_V2_nsa_gfx10	= 14804,
    IMAGE_ATOMIC_DEC_V1_V2_nsa_gfx11	= 14805,
    IMAGE_ATOMIC_DEC_V1_V2_si	= 14806,
    IMAGE_ATOMIC_DEC_V1_V2_vi	= 14807,
    IMAGE_ATOMIC_DEC_V1_V3_gfx10	= 14808,
    IMAGE_ATOMIC_DEC_V1_V3_gfx11	= 14809,
    IMAGE_ATOMIC_DEC_V1_V3_gfx12	= 14810,
    IMAGE_ATOMIC_DEC_V1_V3_gfx90a	= 14811,
    IMAGE_ATOMIC_DEC_V1_V3_nsa_gfx10	= 14812,
    IMAGE_ATOMIC_DEC_V1_V3_nsa_gfx11	= 14813,
    IMAGE_ATOMIC_DEC_V1_V3_si	= 14814,
    IMAGE_ATOMIC_DEC_V1_V3_vi	= 14815,
    IMAGE_ATOMIC_DEC_V1_V4_gfx10	= 14816,
    IMAGE_ATOMIC_DEC_V1_V4_gfx11	= 14817,
    IMAGE_ATOMIC_DEC_V1_V4_gfx12	= 14818,
    IMAGE_ATOMIC_DEC_V1_V4_gfx90a	= 14819,
    IMAGE_ATOMIC_DEC_V1_V4_nsa_gfx10	= 14820,
    IMAGE_ATOMIC_DEC_V1_V4_nsa_gfx11	= 14821,
    IMAGE_ATOMIC_DEC_V1_V4_si	= 14822,
    IMAGE_ATOMIC_DEC_V1_V4_vi	= 14823,
    IMAGE_ATOMIC_DEC_V2_V1_gfx10	= 14824,
    IMAGE_ATOMIC_DEC_V2_V1_gfx11	= 14825,
    IMAGE_ATOMIC_DEC_V2_V1_gfx12	= 14826,
    IMAGE_ATOMIC_DEC_V2_V1_gfx90a	= 14827,
    IMAGE_ATOMIC_DEC_V2_V1_si	= 14828,
    IMAGE_ATOMIC_DEC_V2_V1_vi	= 14829,
    IMAGE_ATOMIC_DEC_V2_V2_gfx10	= 14830,
    IMAGE_ATOMIC_DEC_V2_V2_gfx11	= 14831,
    IMAGE_ATOMIC_DEC_V2_V2_gfx12	= 14832,
    IMAGE_ATOMIC_DEC_V2_V2_gfx90a	= 14833,
    IMAGE_ATOMIC_DEC_V2_V2_nsa_gfx10	= 14834,
    IMAGE_ATOMIC_DEC_V2_V2_nsa_gfx11	= 14835,
    IMAGE_ATOMIC_DEC_V2_V2_si	= 14836,
    IMAGE_ATOMIC_DEC_V2_V2_vi	= 14837,
    IMAGE_ATOMIC_DEC_V2_V3_gfx10	= 14838,
    IMAGE_ATOMIC_DEC_V2_V3_gfx11	= 14839,
    IMAGE_ATOMIC_DEC_V2_V3_gfx12	= 14840,
    IMAGE_ATOMIC_DEC_V2_V3_gfx90a	= 14841,
    IMAGE_ATOMIC_DEC_V2_V3_nsa_gfx10	= 14842,
    IMAGE_ATOMIC_DEC_V2_V3_nsa_gfx11	= 14843,
    IMAGE_ATOMIC_DEC_V2_V3_si	= 14844,
    IMAGE_ATOMIC_DEC_V2_V3_vi	= 14845,
    IMAGE_ATOMIC_DEC_V2_V4_gfx10	= 14846,
    IMAGE_ATOMIC_DEC_V2_V4_gfx11	= 14847,
    IMAGE_ATOMIC_DEC_V2_V4_gfx12	= 14848,
    IMAGE_ATOMIC_DEC_V2_V4_gfx90a	= 14849,
    IMAGE_ATOMIC_DEC_V2_V4_nsa_gfx10	= 14850,
    IMAGE_ATOMIC_DEC_V2_V4_nsa_gfx11	= 14851,
    IMAGE_ATOMIC_DEC_V2_V4_si	= 14852,
    IMAGE_ATOMIC_DEC_V2_V4_vi	= 14853,
    IMAGE_ATOMIC_DEC_V3_V1_gfx10	= 14854,
    IMAGE_ATOMIC_DEC_V3_V1_gfx11	= 14855,
    IMAGE_ATOMIC_DEC_V3_V1_gfx12	= 14856,
    IMAGE_ATOMIC_DEC_V3_V1_gfx90a	= 14857,
    IMAGE_ATOMIC_DEC_V3_V1_si	= 14858,
    IMAGE_ATOMIC_DEC_V3_V1_vi	= 14859,
    IMAGE_ATOMIC_DEC_V3_V2_gfx10	= 14860,
    IMAGE_ATOMIC_DEC_V3_V2_gfx11	= 14861,
    IMAGE_ATOMIC_DEC_V3_V2_gfx12	= 14862,
    IMAGE_ATOMIC_DEC_V3_V2_gfx90a	= 14863,
    IMAGE_ATOMIC_DEC_V3_V2_nsa_gfx10	= 14864,
    IMAGE_ATOMIC_DEC_V3_V2_nsa_gfx11	= 14865,
    IMAGE_ATOMIC_DEC_V3_V2_si	= 14866,
    IMAGE_ATOMIC_DEC_V3_V2_vi	= 14867,
    IMAGE_ATOMIC_DEC_V3_V3_gfx10	= 14868,
    IMAGE_ATOMIC_DEC_V3_V3_gfx11	= 14869,
    IMAGE_ATOMIC_DEC_V3_V3_gfx12	= 14870,
    IMAGE_ATOMIC_DEC_V3_V3_gfx90a	= 14871,
    IMAGE_ATOMIC_DEC_V3_V3_nsa_gfx10	= 14872,
    IMAGE_ATOMIC_DEC_V3_V3_nsa_gfx11	= 14873,
    IMAGE_ATOMIC_DEC_V3_V3_si	= 14874,
    IMAGE_ATOMIC_DEC_V3_V3_vi	= 14875,
    IMAGE_ATOMIC_DEC_V3_V4_gfx10	= 14876,
    IMAGE_ATOMIC_DEC_V3_V4_gfx11	= 14877,
    IMAGE_ATOMIC_DEC_V3_V4_gfx12	= 14878,
    IMAGE_ATOMIC_DEC_V3_V4_gfx90a	= 14879,
    IMAGE_ATOMIC_DEC_V3_V4_nsa_gfx10	= 14880,
    IMAGE_ATOMIC_DEC_V3_V4_nsa_gfx11	= 14881,
    IMAGE_ATOMIC_DEC_V3_V4_si	= 14882,
    IMAGE_ATOMIC_DEC_V3_V4_vi	= 14883,
    IMAGE_ATOMIC_DEC_V4_V1_gfx10	= 14884,
    IMAGE_ATOMIC_DEC_V4_V1_gfx11	= 14885,
    IMAGE_ATOMIC_DEC_V4_V1_gfx12	= 14886,
    IMAGE_ATOMIC_DEC_V4_V1_gfx90a	= 14887,
    IMAGE_ATOMIC_DEC_V4_V1_si	= 14888,
    IMAGE_ATOMIC_DEC_V4_V1_vi	= 14889,
    IMAGE_ATOMIC_DEC_V4_V2_gfx10	= 14890,
    IMAGE_ATOMIC_DEC_V4_V2_gfx11	= 14891,
    IMAGE_ATOMIC_DEC_V4_V2_gfx12	= 14892,
    IMAGE_ATOMIC_DEC_V4_V2_gfx90a	= 14893,
    IMAGE_ATOMIC_DEC_V4_V2_nsa_gfx10	= 14894,
    IMAGE_ATOMIC_DEC_V4_V2_nsa_gfx11	= 14895,
    IMAGE_ATOMIC_DEC_V4_V2_si	= 14896,
    IMAGE_ATOMIC_DEC_V4_V2_vi	= 14897,
    IMAGE_ATOMIC_DEC_V4_V3_gfx10	= 14898,
    IMAGE_ATOMIC_DEC_V4_V3_gfx11	= 14899,
    IMAGE_ATOMIC_DEC_V4_V3_gfx12	= 14900,
    IMAGE_ATOMIC_DEC_V4_V3_gfx90a	= 14901,
    IMAGE_ATOMIC_DEC_V4_V3_nsa_gfx10	= 14902,
    IMAGE_ATOMIC_DEC_V4_V3_nsa_gfx11	= 14903,
    IMAGE_ATOMIC_DEC_V4_V3_si	= 14904,
    IMAGE_ATOMIC_DEC_V4_V3_vi	= 14905,
    IMAGE_ATOMIC_DEC_V4_V4_gfx10	= 14906,
    IMAGE_ATOMIC_DEC_V4_V4_gfx11	= 14907,
    IMAGE_ATOMIC_DEC_V4_V4_gfx12	= 14908,
    IMAGE_ATOMIC_DEC_V4_V4_gfx90a	= 14909,
    IMAGE_ATOMIC_DEC_V4_V4_nsa_gfx10	= 14910,
    IMAGE_ATOMIC_DEC_V4_V4_nsa_gfx11	= 14911,
    IMAGE_ATOMIC_DEC_V4_V4_si	= 14912,
    IMAGE_ATOMIC_DEC_V4_V4_vi	= 14913,
    IMAGE_ATOMIC_FCMPSWAP_V1_V1_gfx10	= 14914,
    IMAGE_ATOMIC_FCMPSWAP_V1_V1_si	= 14915,
    IMAGE_ATOMIC_FCMPSWAP_V1_V2_gfx10	= 14916,
    IMAGE_ATOMIC_FCMPSWAP_V1_V2_nsa_gfx10	= 14917,
    IMAGE_ATOMIC_FCMPSWAP_V1_V2_si	= 14918,
    IMAGE_ATOMIC_FCMPSWAP_V1_V3_gfx10	= 14919,
    IMAGE_ATOMIC_FCMPSWAP_V1_V3_nsa_gfx10	= 14920,
    IMAGE_ATOMIC_FCMPSWAP_V1_V3_si	= 14921,
    IMAGE_ATOMIC_FCMPSWAP_V1_V4_gfx10	= 14922,
    IMAGE_ATOMIC_FCMPSWAP_V1_V4_nsa_gfx10	= 14923,
    IMAGE_ATOMIC_FCMPSWAP_V1_V4_si	= 14924,
    IMAGE_ATOMIC_FCMPSWAP_V2_V1_gfx10	= 14925,
    IMAGE_ATOMIC_FCMPSWAP_V2_V1_si	= 14926,
    IMAGE_ATOMIC_FCMPSWAP_V2_V2_gfx10	= 14927,
    IMAGE_ATOMIC_FCMPSWAP_V2_V2_nsa_gfx10	= 14928,
    IMAGE_ATOMIC_FCMPSWAP_V2_V2_si	= 14929,
    IMAGE_ATOMIC_FCMPSWAP_V2_V3_gfx10	= 14930,
    IMAGE_ATOMIC_FCMPSWAP_V2_V3_nsa_gfx10	= 14931,
    IMAGE_ATOMIC_FCMPSWAP_V2_V3_si	= 14932,
    IMAGE_ATOMIC_FCMPSWAP_V2_V4_gfx10	= 14933,
    IMAGE_ATOMIC_FCMPSWAP_V2_V4_nsa_gfx10	= 14934,
    IMAGE_ATOMIC_FCMPSWAP_V2_V4_si	= 14935,
    IMAGE_ATOMIC_FCMPSWAP_V3_V1_gfx10	= 14936,
    IMAGE_ATOMIC_FCMPSWAP_V3_V1_si	= 14937,
    IMAGE_ATOMIC_FCMPSWAP_V3_V2_gfx10	= 14938,
    IMAGE_ATOMIC_FCMPSWAP_V3_V2_nsa_gfx10	= 14939,
    IMAGE_ATOMIC_FCMPSWAP_V3_V2_si	= 14940,
    IMAGE_ATOMIC_FCMPSWAP_V3_V3_gfx10	= 14941,
    IMAGE_ATOMIC_FCMPSWAP_V3_V3_nsa_gfx10	= 14942,
    IMAGE_ATOMIC_FCMPSWAP_V3_V3_si	= 14943,
    IMAGE_ATOMIC_FCMPSWAP_V3_V4_gfx10	= 14944,
    IMAGE_ATOMIC_FCMPSWAP_V3_V4_nsa_gfx10	= 14945,
    IMAGE_ATOMIC_FCMPSWAP_V3_V4_si	= 14946,
    IMAGE_ATOMIC_FCMPSWAP_V4_V1_gfx10	= 14947,
    IMAGE_ATOMIC_FCMPSWAP_V4_V1_si	= 14948,
    IMAGE_ATOMIC_FCMPSWAP_V4_V2_gfx10	= 14949,
    IMAGE_ATOMIC_FCMPSWAP_V4_V2_nsa_gfx10	= 14950,
    IMAGE_ATOMIC_FCMPSWAP_V4_V2_si	= 14951,
    IMAGE_ATOMIC_FCMPSWAP_V4_V3_gfx10	= 14952,
    IMAGE_ATOMIC_FCMPSWAP_V4_V3_nsa_gfx10	= 14953,
    IMAGE_ATOMIC_FCMPSWAP_V4_V3_si	= 14954,
    IMAGE_ATOMIC_FCMPSWAP_V4_V4_gfx10	= 14955,
    IMAGE_ATOMIC_FCMPSWAP_V4_V4_nsa_gfx10	= 14956,
    IMAGE_ATOMIC_FCMPSWAP_V4_V4_si	= 14957,
    IMAGE_ATOMIC_FMAX_V1_V1_gfx10	= 14958,
    IMAGE_ATOMIC_FMAX_V1_V1_si	= 14959,
    IMAGE_ATOMIC_FMAX_V1_V2_gfx10	= 14960,
    IMAGE_ATOMIC_FMAX_V1_V2_nsa_gfx10	= 14961,
    IMAGE_ATOMIC_FMAX_V1_V2_si	= 14962,
    IMAGE_ATOMIC_FMAX_V1_V3_gfx10	= 14963,
    IMAGE_ATOMIC_FMAX_V1_V3_nsa_gfx10	= 14964,
    IMAGE_ATOMIC_FMAX_V1_V3_si	= 14965,
    IMAGE_ATOMIC_FMAX_V1_V4_gfx10	= 14966,
    IMAGE_ATOMIC_FMAX_V1_V4_nsa_gfx10	= 14967,
    IMAGE_ATOMIC_FMAX_V1_V4_si	= 14968,
    IMAGE_ATOMIC_FMAX_V2_V1_gfx10	= 14969,
    IMAGE_ATOMIC_FMAX_V2_V1_si	= 14970,
    IMAGE_ATOMIC_FMAX_V2_V2_gfx10	= 14971,
    IMAGE_ATOMIC_FMAX_V2_V2_nsa_gfx10	= 14972,
    IMAGE_ATOMIC_FMAX_V2_V2_si	= 14973,
    IMAGE_ATOMIC_FMAX_V2_V3_gfx10	= 14974,
    IMAGE_ATOMIC_FMAX_V2_V3_nsa_gfx10	= 14975,
    IMAGE_ATOMIC_FMAX_V2_V3_si	= 14976,
    IMAGE_ATOMIC_FMAX_V2_V4_gfx10	= 14977,
    IMAGE_ATOMIC_FMAX_V2_V4_nsa_gfx10	= 14978,
    IMAGE_ATOMIC_FMAX_V2_V4_si	= 14979,
    IMAGE_ATOMIC_FMAX_V3_V1_gfx10	= 14980,
    IMAGE_ATOMIC_FMAX_V3_V1_si	= 14981,
    IMAGE_ATOMIC_FMAX_V3_V2_gfx10	= 14982,
    IMAGE_ATOMIC_FMAX_V3_V2_nsa_gfx10	= 14983,
    IMAGE_ATOMIC_FMAX_V3_V2_si	= 14984,
    IMAGE_ATOMIC_FMAX_V3_V3_gfx10	= 14985,
    IMAGE_ATOMIC_FMAX_V3_V3_nsa_gfx10	= 14986,
    IMAGE_ATOMIC_FMAX_V3_V3_si	= 14987,
    IMAGE_ATOMIC_FMAX_V3_V4_gfx10	= 14988,
    IMAGE_ATOMIC_FMAX_V3_V4_nsa_gfx10	= 14989,
    IMAGE_ATOMIC_FMAX_V3_V4_si	= 14990,
    IMAGE_ATOMIC_FMAX_V4_V1_gfx10	= 14991,
    IMAGE_ATOMIC_FMAX_V4_V1_si	= 14992,
    IMAGE_ATOMIC_FMAX_V4_V2_gfx10	= 14993,
    IMAGE_ATOMIC_FMAX_V4_V2_nsa_gfx10	= 14994,
    IMAGE_ATOMIC_FMAX_V4_V2_si	= 14995,
    IMAGE_ATOMIC_FMAX_V4_V3_gfx10	= 14996,
    IMAGE_ATOMIC_FMAX_V4_V3_nsa_gfx10	= 14997,
    IMAGE_ATOMIC_FMAX_V4_V3_si	= 14998,
    IMAGE_ATOMIC_FMAX_V4_V4_gfx10	= 14999,
    IMAGE_ATOMIC_FMAX_V4_V4_nsa_gfx10	= 15000,
    IMAGE_ATOMIC_FMAX_V4_V4_si	= 15001,
    IMAGE_ATOMIC_FMIN_V1_V1_gfx10	= 15002,
    IMAGE_ATOMIC_FMIN_V1_V1_si	= 15003,
    IMAGE_ATOMIC_FMIN_V1_V2_gfx10	= 15004,
    IMAGE_ATOMIC_FMIN_V1_V2_nsa_gfx10	= 15005,
    IMAGE_ATOMIC_FMIN_V1_V2_si	= 15006,
    IMAGE_ATOMIC_FMIN_V1_V3_gfx10	= 15007,
    IMAGE_ATOMIC_FMIN_V1_V3_nsa_gfx10	= 15008,
    IMAGE_ATOMIC_FMIN_V1_V3_si	= 15009,
    IMAGE_ATOMIC_FMIN_V1_V4_gfx10	= 15010,
    IMAGE_ATOMIC_FMIN_V1_V4_nsa_gfx10	= 15011,
    IMAGE_ATOMIC_FMIN_V1_V4_si	= 15012,
    IMAGE_ATOMIC_FMIN_V2_V1_gfx10	= 15013,
    IMAGE_ATOMIC_FMIN_V2_V1_si	= 15014,
    IMAGE_ATOMIC_FMIN_V2_V2_gfx10	= 15015,
    IMAGE_ATOMIC_FMIN_V2_V2_nsa_gfx10	= 15016,
    IMAGE_ATOMIC_FMIN_V2_V2_si	= 15017,
    IMAGE_ATOMIC_FMIN_V2_V3_gfx10	= 15018,
    IMAGE_ATOMIC_FMIN_V2_V3_nsa_gfx10	= 15019,
    IMAGE_ATOMIC_FMIN_V2_V3_si	= 15020,
    IMAGE_ATOMIC_FMIN_V2_V4_gfx10	= 15021,
    IMAGE_ATOMIC_FMIN_V2_V4_nsa_gfx10	= 15022,
    IMAGE_ATOMIC_FMIN_V2_V4_si	= 15023,
    IMAGE_ATOMIC_FMIN_V3_V1_gfx10	= 15024,
    IMAGE_ATOMIC_FMIN_V3_V1_si	= 15025,
    IMAGE_ATOMIC_FMIN_V3_V2_gfx10	= 15026,
    IMAGE_ATOMIC_FMIN_V3_V2_nsa_gfx10	= 15027,
    IMAGE_ATOMIC_FMIN_V3_V2_si	= 15028,
    IMAGE_ATOMIC_FMIN_V3_V3_gfx10	= 15029,
    IMAGE_ATOMIC_FMIN_V3_V3_nsa_gfx10	= 15030,
    IMAGE_ATOMIC_FMIN_V3_V3_si	= 15031,
    IMAGE_ATOMIC_FMIN_V3_V4_gfx10	= 15032,
    IMAGE_ATOMIC_FMIN_V3_V4_nsa_gfx10	= 15033,
    IMAGE_ATOMIC_FMIN_V3_V4_si	= 15034,
    IMAGE_ATOMIC_FMIN_V4_V1_gfx10	= 15035,
    IMAGE_ATOMIC_FMIN_V4_V1_si	= 15036,
    IMAGE_ATOMIC_FMIN_V4_V2_gfx10	= 15037,
    IMAGE_ATOMIC_FMIN_V4_V2_nsa_gfx10	= 15038,
    IMAGE_ATOMIC_FMIN_V4_V2_si	= 15039,
    IMAGE_ATOMIC_FMIN_V4_V3_gfx10	= 15040,
    IMAGE_ATOMIC_FMIN_V4_V3_nsa_gfx10	= 15041,
    IMAGE_ATOMIC_FMIN_V4_V3_si	= 15042,
    IMAGE_ATOMIC_FMIN_V4_V4_gfx10	= 15043,
    IMAGE_ATOMIC_FMIN_V4_V4_nsa_gfx10	= 15044,
    IMAGE_ATOMIC_FMIN_V4_V4_si	= 15045,
    IMAGE_ATOMIC_INC_V1_V1_gfx10	= 15046,
    IMAGE_ATOMIC_INC_V1_V1_gfx11	= 15047,
    IMAGE_ATOMIC_INC_V1_V1_gfx12	= 15048,
    IMAGE_ATOMIC_INC_V1_V1_gfx90a	= 15049,
    IMAGE_ATOMIC_INC_V1_V1_si	= 15050,
    IMAGE_ATOMIC_INC_V1_V1_vi	= 15051,
    IMAGE_ATOMIC_INC_V1_V2_gfx10	= 15052,
    IMAGE_ATOMIC_INC_V1_V2_gfx11	= 15053,
    IMAGE_ATOMIC_INC_V1_V2_gfx12	= 15054,
    IMAGE_ATOMIC_INC_V1_V2_gfx90a	= 15055,
    IMAGE_ATOMIC_INC_V1_V2_nsa_gfx10	= 15056,
    IMAGE_ATOMIC_INC_V1_V2_nsa_gfx11	= 15057,
    IMAGE_ATOMIC_INC_V1_V2_si	= 15058,
    IMAGE_ATOMIC_INC_V1_V2_vi	= 15059,
    IMAGE_ATOMIC_INC_V1_V3_gfx10	= 15060,
    IMAGE_ATOMIC_INC_V1_V3_gfx11	= 15061,
    IMAGE_ATOMIC_INC_V1_V3_gfx12	= 15062,
    IMAGE_ATOMIC_INC_V1_V3_gfx90a	= 15063,
    IMAGE_ATOMIC_INC_V1_V3_nsa_gfx10	= 15064,
    IMAGE_ATOMIC_INC_V1_V3_nsa_gfx11	= 15065,
    IMAGE_ATOMIC_INC_V1_V3_si	= 15066,
    IMAGE_ATOMIC_INC_V1_V3_vi	= 15067,
    IMAGE_ATOMIC_INC_V1_V4_gfx10	= 15068,
    IMAGE_ATOMIC_INC_V1_V4_gfx11	= 15069,
    IMAGE_ATOMIC_INC_V1_V4_gfx12	= 15070,
    IMAGE_ATOMIC_INC_V1_V4_gfx90a	= 15071,
    IMAGE_ATOMIC_INC_V1_V4_nsa_gfx10	= 15072,
    IMAGE_ATOMIC_INC_V1_V4_nsa_gfx11	= 15073,
    IMAGE_ATOMIC_INC_V1_V4_si	= 15074,
    IMAGE_ATOMIC_INC_V1_V4_vi	= 15075,
    IMAGE_ATOMIC_INC_V2_V1_gfx10	= 15076,
    IMAGE_ATOMIC_INC_V2_V1_gfx11	= 15077,
    IMAGE_ATOMIC_INC_V2_V1_gfx12	= 15078,
    IMAGE_ATOMIC_INC_V2_V1_gfx90a	= 15079,
    IMAGE_ATOMIC_INC_V2_V1_si	= 15080,
    IMAGE_ATOMIC_INC_V2_V1_vi	= 15081,
    IMAGE_ATOMIC_INC_V2_V2_gfx10	= 15082,
    IMAGE_ATOMIC_INC_V2_V2_gfx11	= 15083,
    IMAGE_ATOMIC_INC_V2_V2_gfx12	= 15084,
    IMAGE_ATOMIC_INC_V2_V2_gfx90a	= 15085,
    IMAGE_ATOMIC_INC_V2_V2_nsa_gfx10	= 15086,
    IMAGE_ATOMIC_INC_V2_V2_nsa_gfx11	= 15087,
    IMAGE_ATOMIC_INC_V2_V2_si	= 15088,
    IMAGE_ATOMIC_INC_V2_V2_vi	= 15089,
    IMAGE_ATOMIC_INC_V2_V3_gfx10	= 15090,
    IMAGE_ATOMIC_INC_V2_V3_gfx11	= 15091,
    IMAGE_ATOMIC_INC_V2_V3_gfx12	= 15092,
    IMAGE_ATOMIC_INC_V2_V3_gfx90a	= 15093,
    IMAGE_ATOMIC_INC_V2_V3_nsa_gfx10	= 15094,
    IMAGE_ATOMIC_INC_V2_V3_nsa_gfx11	= 15095,
    IMAGE_ATOMIC_INC_V2_V3_si	= 15096,
    IMAGE_ATOMIC_INC_V2_V3_vi	= 15097,
    IMAGE_ATOMIC_INC_V2_V4_gfx10	= 15098,
    IMAGE_ATOMIC_INC_V2_V4_gfx11	= 15099,
    IMAGE_ATOMIC_INC_V2_V4_gfx12	= 15100,
    IMAGE_ATOMIC_INC_V2_V4_gfx90a	= 15101,
    IMAGE_ATOMIC_INC_V2_V4_nsa_gfx10	= 15102,
    IMAGE_ATOMIC_INC_V2_V4_nsa_gfx11	= 15103,
    IMAGE_ATOMIC_INC_V2_V4_si	= 15104,
    IMAGE_ATOMIC_INC_V2_V4_vi	= 15105,
    IMAGE_ATOMIC_INC_V3_V1_gfx10	= 15106,
    IMAGE_ATOMIC_INC_V3_V1_gfx11	= 15107,
    IMAGE_ATOMIC_INC_V3_V1_gfx12	= 15108,
    IMAGE_ATOMIC_INC_V3_V1_gfx90a	= 15109,
    IMAGE_ATOMIC_INC_V3_V1_si	= 15110,
    IMAGE_ATOMIC_INC_V3_V1_vi	= 15111,
    IMAGE_ATOMIC_INC_V3_V2_gfx10	= 15112,
    IMAGE_ATOMIC_INC_V3_V2_gfx11	= 15113,
    IMAGE_ATOMIC_INC_V3_V2_gfx12	= 15114,
    IMAGE_ATOMIC_INC_V3_V2_gfx90a	= 15115,
    IMAGE_ATOMIC_INC_V3_V2_nsa_gfx10	= 15116,
    IMAGE_ATOMIC_INC_V3_V2_nsa_gfx11	= 15117,
    IMAGE_ATOMIC_INC_V3_V2_si	= 15118,
    IMAGE_ATOMIC_INC_V3_V2_vi	= 15119,
    IMAGE_ATOMIC_INC_V3_V3_gfx10	= 15120,
    IMAGE_ATOMIC_INC_V3_V3_gfx11	= 15121,
    IMAGE_ATOMIC_INC_V3_V3_gfx12	= 15122,
    IMAGE_ATOMIC_INC_V3_V3_gfx90a	= 15123,
    IMAGE_ATOMIC_INC_V3_V3_nsa_gfx10	= 15124,
    IMAGE_ATOMIC_INC_V3_V3_nsa_gfx11	= 15125,
    IMAGE_ATOMIC_INC_V3_V3_si	= 15126,
    IMAGE_ATOMIC_INC_V3_V3_vi	= 15127,
    IMAGE_ATOMIC_INC_V3_V4_gfx10	= 15128,
    IMAGE_ATOMIC_INC_V3_V4_gfx11	= 15129,
    IMAGE_ATOMIC_INC_V3_V4_gfx12	= 15130,
    IMAGE_ATOMIC_INC_V3_V4_gfx90a	= 15131,
    IMAGE_ATOMIC_INC_V3_V4_nsa_gfx10	= 15132,
    IMAGE_ATOMIC_INC_V3_V4_nsa_gfx11	= 15133,
    IMAGE_ATOMIC_INC_V3_V4_si	= 15134,
    IMAGE_ATOMIC_INC_V3_V4_vi	= 15135,
    IMAGE_ATOMIC_INC_V4_V1_gfx10	= 15136,
    IMAGE_ATOMIC_INC_V4_V1_gfx11	= 15137,
    IMAGE_ATOMIC_INC_V4_V1_gfx12	= 15138,
    IMAGE_ATOMIC_INC_V4_V1_gfx90a	= 15139,
    IMAGE_ATOMIC_INC_V4_V1_si	= 15140,
    IMAGE_ATOMIC_INC_V4_V1_vi	= 15141,
    IMAGE_ATOMIC_INC_V4_V2_gfx10	= 15142,
    IMAGE_ATOMIC_INC_V4_V2_gfx11	= 15143,
    IMAGE_ATOMIC_INC_V4_V2_gfx12	= 15144,
    IMAGE_ATOMIC_INC_V4_V2_gfx90a	= 15145,
    IMAGE_ATOMIC_INC_V4_V2_nsa_gfx10	= 15146,
    IMAGE_ATOMIC_INC_V4_V2_nsa_gfx11	= 15147,
    IMAGE_ATOMIC_INC_V4_V2_si	= 15148,
    IMAGE_ATOMIC_INC_V4_V2_vi	= 15149,
    IMAGE_ATOMIC_INC_V4_V3_gfx10	= 15150,
    IMAGE_ATOMIC_INC_V4_V3_gfx11	= 15151,
    IMAGE_ATOMIC_INC_V4_V3_gfx12	= 15152,
    IMAGE_ATOMIC_INC_V4_V3_gfx90a	= 15153,
    IMAGE_ATOMIC_INC_V4_V3_nsa_gfx10	= 15154,
    IMAGE_ATOMIC_INC_V4_V3_nsa_gfx11	= 15155,
    IMAGE_ATOMIC_INC_V4_V3_si	= 15156,
    IMAGE_ATOMIC_INC_V4_V3_vi	= 15157,
    IMAGE_ATOMIC_INC_V4_V4_gfx10	= 15158,
    IMAGE_ATOMIC_INC_V4_V4_gfx11	= 15159,
    IMAGE_ATOMIC_INC_V4_V4_gfx12	= 15160,
    IMAGE_ATOMIC_INC_V4_V4_gfx90a	= 15161,
    IMAGE_ATOMIC_INC_V4_V4_nsa_gfx10	= 15162,
    IMAGE_ATOMIC_INC_V4_V4_nsa_gfx11	= 15163,
    IMAGE_ATOMIC_INC_V4_V4_si	= 15164,
    IMAGE_ATOMIC_INC_V4_V4_vi	= 15165,
    IMAGE_ATOMIC_MAX_FLT_V1_V1_gfx12	= 15166,
    IMAGE_ATOMIC_MAX_FLT_V1_V2_gfx12	= 15167,
    IMAGE_ATOMIC_MAX_FLT_V1_V3_gfx12	= 15168,
    IMAGE_ATOMIC_MAX_FLT_V1_V4_gfx12	= 15169,
    IMAGE_ATOMIC_MAX_FLT_V2_V1_gfx12	= 15170,
    IMAGE_ATOMIC_MAX_FLT_V2_V2_gfx12	= 15171,
    IMAGE_ATOMIC_MAX_FLT_V2_V3_gfx12	= 15172,
    IMAGE_ATOMIC_MAX_FLT_V2_V4_gfx12	= 15173,
    IMAGE_ATOMIC_MAX_FLT_V3_V1_gfx12	= 15174,
    IMAGE_ATOMIC_MAX_FLT_V3_V2_gfx12	= 15175,
    IMAGE_ATOMIC_MAX_FLT_V3_V3_gfx12	= 15176,
    IMAGE_ATOMIC_MAX_FLT_V3_V4_gfx12	= 15177,
    IMAGE_ATOMIC_MAX_FLT_V4_V1_gfx12	= 15178,
    IMAGE_ATOMIC_MAX_FLT_V4_V2_gfx12	= 15179,
    IMAGE_ATOMIC_MAX_FLT_V4_V3_gfx12	= 15180,
    IMAGE_ATOMIC_MAX_FLT_V4_V4_gfx12	= 15181,
    IMAGE_ATOMIC_MIN_FLT_V1_V1_gfx12	= 15182,
    IMAGE_ATOMIC_MIN_FLT_V1_V2_gfx12	= 15183,
    IMAGE_ATOMIC_MIN_FLT_V1_V3_gfx12	= 15184,
    IMAGE_ATOMIC_MIN_FLT_V1_V4_gfx12	= 15185,
    IMAGE_ATOMIC_MIN_FLT_V2_V1_gfx12	= 15186,
    IMAGE_ATOMIC_MIN_FLT_V2_V2_gfx12	= 15187,
    IMAGE_ATOMIC_MIN_FLT_V2_V3_gfx12	= 15188,
    IMAGE_ATOMIC_MIN_FLT_V2_V4_gfx12	= 15189,
    IMAGE_ATOMIC_MIN_FLT_V3_V1_gfx12	= 15190,
    IMAGE_ATOMIC_MIN_FLT_V3_V2_gfx12	= 15191,
    IMAGE_ATOMIC_MIN_FLT_V3_V3_gfx12	= 15192,
    IMAGE_ATOMIC_MIN_FLT_V3_V4_gfx12	= 15193,
    IMAGE_ATOMIC_MIN_FLT_V4_V1_gfx12	= 15194,
    IMAGE_ATOMIC_MIN_FLT_V4_V2_gfx12	= 15195,
    IMAGE_ATOMIC_MIN_FLT_V4_V3_gfx12	= 15196,
    IMAGE_ATOMIC_MIN_FLT_V4_V4_gfx12	= 15197,
    IMAGE_ATOMIC_OR_V1_V1_gfx10	= 15198,
    IMAGE_ATOMIC_OR_V1_V1_gfx11	= 15199,
    IMAGE_ATOMIC_OR_V1_V1_gfx12	= 15200,
    IMAGE_ATOMIC_OR_V1_V1_gfx90a	= 15201,
    IMAGE_ATOMIC_OR_V1_V1_si	= 15202,
    IMAGE_ATOMIC_OR_V1_V1_vi	= 15203,
    IMAGE_ATOMIC_OR_V1_V2_gfx10	= 15204,
    IMAGE_ATOMIC_OR_V1_V2_gfx11	= 15205,
    IMAGE_ATOMIC_OR_V1_V2_gfx12	= 15206,
    IMAGE_ATOMIC_OR_V1_V2_gfx90a	= 15207,
    IMAGE_ATOMIC_OR_V1_V2_nsa_gfx10	= 15208,
    IMAGE_ATOMIC_OR_V1_V2_nsa_gfx11	= 15209,
    IMAGE_ATOMIC_OR_V1_V2_si	= 15210,
    IMAGE_ATOMIC_OR_V1_V2_vi	= 15211,
    IMAGE_ATOMIC_OR_V1_V3_gfx10	= 15212,
    IMAGE_ATOMIC_OR_V1_V3_gfx11	= 15213,
    IMAGE_ATOMIC_OR_V1_V3_gfx12	= 15214,
    IMAGE_ATOMIC_OR_V1_V3_gfx90a	= 15215,
    IMAGE_ATOMIC_OR_V1_V3_nsa_gfx10	= 15216,
    IMAGE_ATOMIC_OR_V1_V3_nsa_gfx11	= 15217,
    IMAGE_ATOMIC_OR_V1_V3_si	= 15218,
    IMAGE_ATOMIC_OR_V1_V3_vi	= 15219,
    IMAGE_ATOMIC_OR_V1_V4_gfx10	= 15220,
    IMAGE_ATOMIC_OR_V1_V4_gfx11	= 15221,
    IMAGE_ATOMIC_OR_V1_V4_gfx12	= 15222,
    IMAGE_ATOMIC_OR_V1_V4_gfx90a	= 15223,
    IMAGE_ATOMIC_OR_V1_V4_nsa_gfx10	= 15224,
    IMAGE_ATOMIC_OR_V1_V4_nsa_gfx11	= 15225,
    IMAGE_ATOMIC_OR_V1_V4_si	= 15226,
    IMAGE_ATOMIC_OR_V1_V4_vi	= 15227,
    IMAGE_ATOMIC_OR_V2_V1_gfx10	= 15228,
    IMAGE_ATOMIC_OR_V2_V1_gfx11	= 15229,
    IMAGE_ATOMIC_OR_V2_V1_gfx12	= 15230,
    IMAGE_ATOMIC_OR_V2_V1_gfx90a	= 15231,
    IMAGE_ATOMIC_OR_V2_V1_si	= 15232,
    IMAGE_ATOMIC_OR_V2_V1_vi	= 15233,
    IMAGE_ATOMIC_OR_V2_V2_gfx10	= 15234,
    IMAGE_ATOMIC_OR_V2_V2_gfx11	= 15235,
    IMAGE_ATOMIC_OR_V2_V2_gfx12	= 15236,
    IMAGE_ATOMIC_OR_V2_V2_gfx90a	= 15237,
    IMAGE_ATOMIC_OR_V2_V2_nsa_gfx10	= 15238,
    IMAGE_ATOMIC_OR_V2_V2_nsa_gfx11	= 15239,
    IMAGE_ATOMIC_OR_V2_V2_si	= 15240,
    IMAGE_ATOMIC_OR_V2_V2_vi	= 15241,
    IMAGE_ATOMIC_OR_V2_V3_gfx10	= 15242,
    IMAGE_ATOMIC_OR_V2_V3_gfx11	= 15243,
    IMAGE_ATOMIC_OR_V2_V3_gfx12	= 15244,
    IMAGE_ATOMIC_OR_V2_V3_gfx90a	= 15245,
    IMAGE_ATOMIC_OR_V2_V3_nsa_gfx10	= 15246,
    IMAGE_ATOMIC_OR_V2_V3_nsa_gfx11	= 15247,
    IMAGE_ATOMIC_OR_V2_V3_si	= 15248,
    IMAGE_ATOMIC_OR_V2_V3_vi	= 15249,
    IMAGE_ATOMIC_OR_V2_V4_gfx10	= 15250,
    IMAGE_ATOMIC_OR_V2_V4_gfx11	= 15251,
    IMAGE_ATOMIC_OR_V2_V4_gfx12	= 15252,
    IMAGE_ATOMIC_OR_V2_V4_gfx90a	= 15253,
    IMAGE_ATOMIC_OR_V2_V4_nsa_gfx10	= 15254,
    IMAGE_ATOMIC_OR_V2_V4_nsa_gfx11	= 15255,
    IMAGE_ATOMIC_OR_V2_V4_si	= 15256,
    IMAGE_ATOMIC_OR_V2_V4_vi	= 15257,
    IMAGE_ATOMIC_OR_V3_V1_gfx10	= 15258,
    IMAGE_ATOMIC_OR_V3_V1_gfx11	= 15259,
    IMAGE_ATOMIC_OR_V3_V1_gfx12	= 15260,
    IMAGE_ATOMIC_OR_V3_V1_gfx90a	= 15261,
    IMAGE_ATOMIC_OR_V3_V1_si	= 15262,
    IMAGE_ATOMIC_OR_V3_V1_vi	= 15263,
    IMAGE_ATOMIC_OR_V3_V2_gfx10	= 15264,
    IMAGE_ATOMIC_OR_V3_V2_gfx11	= 15265,
    IMAGE_ATOMIC_OR_V3_V2_gfx12	= 15266,
    IMAGE_ATOMIC_OR_V3_V2_gfx90a	= 15267,
    IMAGE_ATOMIC_OR_V3_V2_nsa_gfx10	= 15268,
    IMAGE_ATOMIC_OR_V3_V2_nsa_gfx11	= 15269,
    IMAGE_ATOMIC_OR_V3_V2_si	= 15270,
    IMAGE_ATOMIC_OR_V3_V2_vi	= 15271,
    IMAGE_ATOMIC_OR_V3_V3_gfx10	= 15272,
    IMAGE_ATOMIC_OR_V3_V3_gfx11	= 15273,
    IMAGE_ATOMIC_OR_V3_V3_gfx12	= 15274,
    IMAGE_ATOMIC_OR_V3_V3_gfx90a	= 15275,
    IMAGE_ATOMIC_OR_V3_V3_nsa_gfx10	= 15276,
    IMAGE_ATOMIC_OR_V3_V3_nsa_gfx11	= 15277,
    IMAGE_ATOMIC_OR_V3_V3_si	= 15278,
    IMAGE_ATOMIC_OR_V3_V3_vi	= 15279,
    IMAGE_ATOMIC_OR_V3_V4_gfx10	= 15280,
    IMAGE_ATOMIC_OR_V3_V4_gfx11	= 15281,
    IMAGE_ATOMIC_OR_V3_V4_gfx12	= 15282,
    IMAGE_ATOMIC_OR_V3_V4_gfx90a	= 15283,
    IMAGE_ATOMIC_OR_V3_V4_nsa_gfx10	= 15284,
    IMAGE_ATOMIC_OR_V3_V4_nsa_gfx11	= 15285,
    IMAGE_ATOMIC_OR_V3_V4_si	= 15286,
    IMAGE_ATOMIC_OR_V3_V4_vi	= 15287,
    IMAGE_ATOMIC_OR_V4_V1_gfx10	= 15288,
    IMAGE_ATOMIC_OR_V4_V1_gfx11	= 15289,
    IMAGE_ATOMIC_OR_V4_V1_gfx12	= 15290,
    IMAGE_ATOMIC_OR_V4_V1_gfx90a	= 15291,
    IMAGE_ATOMIC_OR_V4_V1_si	= 15292,
    IMAGE_ATOMIC_OR_V4_V1_vi	= 15293,
    IMAGE_ATOMIC_OR_V4_V2_gfx10	= 15294,
    IMAGE_ATOMIC_OR_V4_V2_gfx11	= 15295,
    IMAGE_ATOMIC_OR_V4_V2_gfx12	= 15296,
    IMAGE_ATOMIC_OR_V4_V2_gfx90a	= 15297,
    IMAGE_ATOMIC_OR_V4_V2_nsa_gfx10	= 15298,
    IMAGE_ATOMIC_OR_V4_V2_nsa_gfx11	= 15299,
    IMAGE_ATOMIC_OR_V4_V2_si	= 15300,
    IMAGE_ATOMIC_OR_V4_V2_vi	= 15301,
    IMAGE_ATOMIC_OR_V4_V3_gfx10	= 15302,
    IMAGE_ATOMIC_OR_V4_V3_gfx11	= 15303,
    IMAGE_ATOMIC_OR_V4_V3_gfx12	= 15304,
    IMAGE_ATOMIC_OR_V4_V3_gfx90a	= 15305,
    IMAGE_ATOMIC_OR_V4_V3_nsa_gfx10	= 15306,
    IMAGE_ATOMIC_OR_V4_V3_nsa_gfx11	= 15307,
    IMAGE_ATOMIC_OR_V4_V3_si	= 15308,
    IMAGE_ATOMIC_OR_V4_V3_vi	= 15309,
    IMAGE_ATOMIC_OR_V4_V4_gfx10	= 15310,
    IMAGE_ATOMIC_OR_V4_V4_gfx11	= 15311,
    IMAGE_ATOMIC_OR_V4_V4_gfx12	= 15312,
    IMAGE_ATOMIC_OR_V4_V4_gfx90a	= 15313,
    IMAGE_ATOMIC_OR_V4_V4_nsa_gfx10	= 15314,
    IMAGE_ATOMIC_OR_V4_V4_nsa_gfx11	= 15315,
    IMAGE_ATOMIC_OR_V4_V4_si	= 15316,
    IMAGE_ATOMIC_OR_V4_V4_vi	= 15317,
    IMAGE_ATOMIC_PK_ADD_BF16_V1_V1_gfx12	= 15318,
    IMAGE_ATOMIC_PK_ADD_BF16_V1_V2_gfx12	= 15319,
    IMAGE_ATOMIC_PK_ADD_BF16_V1_V3_gfx12	= 15320,
    IMAGE_ATOMIC_PK_ADD_BF16_V1_V4_gfx12	= 15321,
    IMAGE_ATOMIC_PK_ADD_BF16_V2_V1_gfx12	= 15322,
    IMAGE_ATOMIC_PK_ADD_BF16_V2_V2_gfx12	= 15323,
    IMAGE_ATOMIC_PK_ADD_BF16_V2_V3_gfx12	= 15324,
    IMAGE_ATOMIC_PK_ADD_BF16_V2_V4_gfx12	= 15325,
    IMAGE_ATOMIC_PK_ADD_BF16_V3_V1_gfx12	= 15326,
    IMAGE_ATOMIC_PK_ADD_BF16_V3_V2_gfx12	= 15327,
    IMAGE_ATOMIC_PK_ADD_BF16_V3_V3_gfx12	= 15328,
    IMAGE_ATOMIC_PK_ADD_BF16_V3_V4_gfx12	= 15329,
    IMAGE_ATOMIC_PK_ADD_BF16_V4_V1_gfx12	= 15330,
    IMAGE_ATOMIC_PK_ADD_BF16_V4_V2_gfx12	= 15331,
    IMAGE_ATOMIC_PK_ADD_BF16_V4_V3_gfx12	= 15332,
    IMAGE_ATOMIC_PK_ADD_BF16_V4_V4_gfx12	= 15333,
    IMAGE_ATOMIC_PK_ADD_F16_V1_V1_gfx12	= 15334,
    IMAGE_ATOMIC_PK_ADD_F16_V1_V2_gfx12	= 15335,
    IMAGE_ATOMIC_PK_ADD_F16_V1_V3_gfx12	= 15336,
    IMAGE_ATOMIC_PK_ADD_F16_V1_V4_gfx12	= 15337,
    IMAGE_ATOMIC_PK_ADD_F16_V2_V1_gfx12	= 15338,
    IMAGE_ATOMIC_PK_ADD_F16_V2_V2_gfx12	= 15339,
    IMAGE_ATOMIC_PK_ADD_F16_V2_V3_gfx12	= 15340,
    IMAGE_ATOMIC_PK_ADD_F16_V2_V4_gfx12	= 15341,
    IMAGE_ATOMIC_PK_ADD_F16_V3_V1_gfx12	= 15342,
    IMAGE_ATOMIC_PK_ADD_F16_V3_V2_gfx12	= 15343,
    IMAGE_ATOMIC_PK_ADD_F16_V3_V3_gfx12	= 15344,
    IMAGE_ATOMIC_PK_ADD_F16_V3_V4_gfx12	= 15345,
    IMAGE_ATOMIC_PK_ADD_F16_V4_V1_gfx12	= 15346,
    IMAGE_ATOMIC_PK_ADD_F16_V4_V2_gfx12	= 15347,
    IMAGE_ATOMIC_PK_ADD_F16_V4_V3_gfx12	= 15348,
    IMAGE_ATOMIC_PK_ADD_F16_V4_V4_gfx12	= 15349,
    IMAGE_ATOMIC_RSUB_V1_V1_si	= 15350,
    IMAGE_ATOMIC_RSUB_V1_V2_si	= 15351,
    IMAGE_ATOMIC_RSUB_V1_V3_si	= 15352,
    IMAGE_ATOMIC_RSUB_V1_V4_si	= 15353,
    IMAGE_ATOMIC_RSUB_V2_V1_si	= 15354,
    IMAGE_ATOMIC_RSUB_V2_V2_si	= 15355,
    IMAGE_ATOMIC_RSUB_V2_V3_si	= 15356,
    IMAGE_ATOMIC_RSUB_V2_V4_si	= 15357,
    IMAGE_ATOMIC_RSUB_V3_V1_si	= 15358,
    IMAGE_ATOMIC_RSUB_V3_V2_si	= 15359,
    IMAGE_ATOMIC_RSUB_V3_V3_si	= 15360,
    IMAGE_ATOMIC_RSUB_V3_V4_si	= 15361,
    IMAGE_ATOMIC_RSUB_V4_V1_si	= 15362,
    IMAGE_ATOMIC_RSUB_V4_V2_si	= 15363,
    IMAGE_ATOMIC_RSUB_V4_V3_si	= 15364,
    IMAGE_ATOMIC_RSUB_V4_V4_si	= 15365,
    IMAGE_ATOMIC_SMAX_V1_V1_gfx10	= 15366,
    IMAGE_ATOMIC_SMAX_V1_V1_gfx11	= 15367,
    IMAGE_ATOMIC_SMAX_V1_V1_gfx12	= 15368,
    IMAGE_ATOMIC_SMAX_V1_V1_gfx90a	= 15369,
    IMAGE_ATOMIC_SMAX_V1_V1_si	= 15370,
    IMAGE_ATOMIC_SMAX_V1_V1_vi	= 15371,
    IMAGE_ATOMIC_SMAX_V1_V2_gfx10	= 15372,
    IMAGE_ATOMIC_SMAX_V1_V2_gfx11	= 15373,
    IMAGE_ATOMIC_SMAX_V1_V2_gfx12	= 15374,
    IMAGE_ATOMIC_SMAX_V1_V2_gfx90a	= 15375,
    IMAGE_ATOMIC_SMAX_V1_V2_nsa_gfx10	= 15376,
    IMAGE_ATOMIC_SMAX_V1_V2_nsa_gfx11	= 15377,
    IMAGE_ATOMIC_SMAX_V1_V2_si	= 15378,
    IMAGE_ATOMIC_SMAX_V1_V2_vi	= 15379,
    IMAGE_ATOMIC_SMAX_V1_V3_gfx10	= 15380,
    IMAGE_ATOMIC_SMAX_V1_V3_gfx11	= 15381,
    IMAGE_ATOMIC_SMAX_V1_V3_gfx12	= 15382,
    IMAGE_ATOMIC_SMAX_V1_V3_gfx90a	= 15383,
    IMAGE_ATOMIC_SMAX_V1_V3_nsa_gfx10	= 15384,
    IMAGE_ATOMIC_SMAX_V1_V3_nsa_gfx11	= 15385,
    IMAGE_ATOMIC_SMAX_V1_V3_si	= 15386,
    IMAGE_ATOMIC_SMAX_V1_V3_vi	= 15387,
    IMAGE_ATOMIC_SMAX_V1_V4_gfx10	= 15388,
    IMAGE_ATOMIC_SMAX_V1_V4_gfx11	= 15389,
    IMAGE_ATOMIC_SMAX_V1_V4_gfx12	= 15390,
    IMAGE_ATOMIC_SMAX_V1_V4_gfx90a	= 15391,
    IMAGE_ATOMIC_SMAX_V1_V4_nsa_gfx10	= 15392,
    IMAGE_ATOMIC_SMAX_V1_V4_nsa_gfx11	= 15393,
    IMAGE_ATOMIC_SMAX_V1_V4_si	= 15394,
    IMAGE_ATOMIC_SMAX_V1_V4_vi	= 15395,
    IMAGE_ATOMIC_SMAX_V2_V1_gfx10	= 15396,
    IMAGE_ATOMIC_SMAX_V2_V1_gfx11	= 15397,
    IMAGE_ATOMIC_SMAX_V2_V1_gfx12	= 15398,
    IMAGE_ATOMIC_SMAX_V2_V1_gfx90a	= 15399,
    IMAGE_ATOMIC_SMAX_V2_V1_si	= 15400,
    IMAGE_ATOMIC_SMAX_V2_V1_vi	= 15401,
    IMAGE_ATOMIC_SMAX_V2_V2_gfx10	= 15402,
    IMAGE_ATOMIC_SMAX_V2_V2_gfx11	= 15403,
    IMAGE_ATOMIC_SMAX_V2_V2_gfx12	= 15404,
    IMAGE_ATOMIC_SMAX_V2_V2_gfx90a	= 15405,
    IMAGE_ATOMIC_SMAX_V2_V2_nsa_gfx10	= 15406,
    IMAGE_ATOMIC_SMAX_V2_V2_nsa_gfx11	= 15407,
    IMAGE_ATOMIC_SMAX_V2_V2_si	= 15408,
    IMAGE_ATOMIC_SMAX_V2_V2_vi	= 15409,
    IMAGE_ATOMIC_SMAX_V2_V3_gfx10	= 15410,
    IMAGE_ATOMIC_SMAX_V2_V3_gfx11	= 15411,
    IMAGE_ATOMIC_SMAX_V2_V3_gfx12	= 15412,
    IMAGE_ATOMIC_SMAX_V2_V3_gfx90a	= 15413,
    IMAGE_ATOMIC_SMAX_V2_V3_nsa_gfx10	= 15414,
    IMAGE_ATOMIC_SMAX_V2_V3_nsa_gfx11	= 15415,
    IMAGE_ATOMIC_SMAX_V2_V3_si	= 15416,
    IMAGE_ATOMIC_SMAX_V2_V3_vi	= 15417,
    IMAGE_ATOMIC_SMAX_V2_V4_gfx10	= 15418,
    IMAGE_ATOMIC_SMAX_V2_V4_gfx11	= 15419,
    IMAGE_ATOMIC_SMAX_V2_V4_gfx12	= 15420,
    IMAGE_ATOMIC_SMAX_V2_V4_gfx90a	= 15421,
    IMAGE_ATOMIC_SMAX_V2_V4_nsa_gfx10	= 15422,
    IMAGE_ATOMIC_SMAX_V2_V4_nsa_gfx11	= 15423,
    IMAGE_ATOMIC_SMAX_V2_V4_si	= 15424,
    IMAGE_ATOMIC_SMAX_V2_V4_vi	= 15425,
    IMAGE_ATOMIC_SMAX_V3_V1_gfx10	= 15426,
    IMAGE_ATOMIC_SMAX_V3_V1_gfx11	= 15427,
    IMAGE_ATOMIC_SMAX_V3_V1_gfx12	= 15428,
    IMAGE_ATOMIC_SMAX_V3_V1_gfx90a	= 15429,
    IMAGE_ATOMIC_SMAX_V3_V1_si	= 15430,
    IMAGE_ATOMIC_SMAX_V3_V1_vi	= 15431,
    IMAGE_ATOMIC_SMAX_V3_V2_gfx10	= 15432,
    IMAGE_ATOMIC_SMAX_V3_V2_gfx11	= 15433,
    IMAGE_ATOMIC_SMAX_V3_V2_gfx12	= 15434,
    IMAGE_ATOMIC_SMAX_V3_V2_gfx90a	= 15435,
    IMAGE_ATOMIC_SMAX_V3_V2_nsa_gfx10	= 15436,
    IMAGE_ATOMIC_SMAX_V3_V2_nsa_gfx11	= 15437,
    IMAGE_ATOMIC_SMAX_V3_V2_si	= 15438,
    IMAGE_ATOMIC_SMAX_V3_V2_vi	= 15439,
    IMAGE_ATOMIC_SMAX_V3_V3_gfx10	= 15440,
    IMAGE_ATOMIC_SMAX_V3_V3_gfx11	= 15441,
    IMAGE_ATOMIC_SMAX_V3_V3_gfx12	= 15442,
    IMAGE_ATOMIC_SMAX_V3_V3_gfx90a	= 15443,
    IMAGE_ATOMIC_SMAX_V3_V3_nsa_gfx10	= 15444,
    IMAGE_ATOMIC_SMAX_V3_V3_nsa_gfx11	= 15445,
    IMAGE_ATOMIC_SMAX_V3_V3_si	= 15446,
    IMAGE_ATOMIC_SMAX_V3_V3_vi	= 15447,
    IMAGE_ATOMIC_SMAX_V3_V4_gfx10	= 15448,
    IMAGE_ATOMIC_SMAX_V3_V4_gfx11	= 15449,
    IMAGE_ATOMIC_SMAX_V3_V4_gfx12	= 15450,
    IMAGE_ATOMIC_SMAX_V3_V4_gfx90a	= 15451,
    IMAGE_ATOMIC_SMAX_V3_V4_nsa_gfx10	= 15452,
    IMAGE_ATOMIC_SMAX_V3_V4_nsa_gfx11	= 15453,
    IMAGE_ATOMIC_SMAX_V3_V4_si	= 15454,
    IMAGE_ATOMIC_SMAX_V3_V4_vi	= 15455,
    IMAGE_ATOMIC_SMAX_V4_V1_gfx10	= 15456,
    IMAGE_ATOMIC_SMAX_V4_V1_gfx11	= 15457,
    IMAGE_ATOMIC_SMAX_V4_V1_gfx12	= 15458,
    IMAGE_ATOMIC_SMAX_V4_V1_gfx90a	= 15459,
    IMAGE_ATOMIC_SMAX_V4_V1_si	= 15460,
    IMAGE_ATOMIC_SMAX_V4_V1_vi	= 15461,
    IMAGE_ATOMIC_SMAX_V4_V2_gfx10	= 15462,
    IMAGE_ATOMIC_SMAX_V4_V2_gfx11	= 15463,
    IMAGE_ATOMIC_SMAX_V4_V2_gfx12	= 15464,
    IMAGE_ATOMIC_SMAX_V4_V2_gfx90a	= 15465,
    IMAGE_ATOMIC_SMAX_V4_V2_nsa_gfx10	= 15466,
    IMAGE_ATOMIC_SMAX_V4_V2_nsa_gfx11	= 15467,
    IMAGE_ATOMIC_SMAX_V4_V2_si	= 15468,
    IMAGE_ATOMIC_SMAX_V4_V2_vi	= 15469,
    IMAGE_ATOMIC_SMAX_V4_V3_gfx10	= 15470,
    IMAGE_ATOMIC_SMAX_V4_V3_gfx11	= 15471,
    IMAGE_ATOMIC_SMAX_V4_V3_gfx12	= 15472,
    IMAGE_ATOMIC_SMAX_V4_V3_gfx90a	= 15473,
    IMAGE_ATOMIC_SMAX_V4_V3_nsa_gfx10	= 15474,
    IMAGE_ATOMIC_SMAX_V4_V3_nsa_gfx11	= 15475,
    IMAGE_ATOMIC_SMAX_V4_V3_si	= 15476,
    IMAGE_ATOMIC_SMAX_V4_V3_vi	= 15477,
    IMAGE_ATOMIC_SMAX_V4_V4_gfx10	= 15478,
    IMAGE_ATOMIC_SMAX_V4_V4_gfx11	= 15479,
    IMAGE_ATOMIC_SMAX_V4_V4_gfx12	= 15480,
    IMAGE_ATOMIC_SMAX_V4_V4_gfx90a	= 15481,
    IMAGE_ATOMIC_SMAX_V4_V4_nsa_gfx10	= 15482,
    IMAGE_ATOMIC_SMAX_V4_V4_nsa_gfx11	= 15483,
    IMAGE_ATOMIC_SMAX_V4_V4_si	= 15484,
    IMAGE_ATOMIC_SMAX_V4_V4_vi	= 15485,
    IMAGE_ATOMIC_SMIN_V1_V1_gfx10	= 15486,
    IMAGE_ATOMIC_SMIN_V1_V1_gfx11	= 15487,
    IMAGE_ATOMIC_SMIN_V1_V1_gfx12	= 15488,
    IMAGE_ATOMIC_SMIN_V1_V1_gfx90a	= 15489,
    IMAGE_ATOMIC_SMIN_V1_V1_si	= 15490,
    IMAGE_ATOMIC_SMIN_V1_V1_vi	= 15491,
    IMAGE_ATOMIC_SMIN_V1_V2_gfx10	= 15492,
    IMAGE_ATOMIC_SMIN_V1_V2_gfx11	= 15493,
    IMAGE_ATOMIC_SMIN_V1_V2_gfx12	= 15494,
    IMAGE_ATOMIC_SMIN_V1_V2_gfx90a	= 15495,
    IMAGE_ATOMIC_SMIN_V1_V2_nsa_gfx10	= 15496,
    IMAGE_ATOMIC_SMIN_V1_V2_nsa_gfx11	= 15497,
    IMAGE_ATOMIC_SMIN_V1_V2_si	= 15498,
    IMAGE_ATOMIC_SMIN_V1_V2_vi	= 15499,
    IMAGE_ATOMIC_SMIN_V1_V3_gfx10	= 15500,
    IMAGE_ATOMIC_SMIN_V1_V3_gfx11	= 15501,
    IMAGE_ATOMIC_SMIN_V1_V3_gfx12	= 15502,
    IMAGE_ATOMIC_SMIN_V1_V3_gfx90a	= 15503,
    IMAGE_ATOMIC_SMIN_V1_V3_nsa_gfx10	= 15504,
    IMAGE_ATOMIC_SMIN_V1_V3_nsa_gfx11	= 15505,
    IMAGE_ATOMIC_SMIN_V1_V3_si	= 15506,
    IMAGE_ATOMIC_SMIN_V1_V3_vi	= 15507,
    IMAGE_ATOMIC_SMIN_V1_V4_gfx10	= 15508,
    IMAGE_ATOMIC_SMIN_V1_V4_gfx11	= 15509,
    IMAGE_ATOMIC_SMIN_V1_V4_gfx12	= 15510,
    IMAGE_ATOMIC_SMIN_V1_V4_gfx90a	= 15511,
    IMAGE_ATOMIC_SMIN_V1_V4_nsa_gfx10	= 15512,
    IMAGE_ATOMIC_SMIN_V1_V4_nsa_gfx11	= 15513,
    IMAGE_ATOMIC_SMIN_V1_V4_si	= 15514,
    IMAGE_ATOMIC_SMIN_V1_V4_vi	= 15515,
    IMAGE_ATOMIC_SMIN_V2_V1_gfx10	= 15516,
    IMAGE_ATOMIC_SMIN_V2_V1_gfx11	= 15517,
    IMAGE_ATOMIC_SMIN_V2_V1_gfx12	= 15518,
    IMAGE_ATOMIC_SMIN_V2_V1_gfx90a	= 15519,
    IMAGE_ATOMIC_SMIN_V2_V1_si	= 15520,
    IMAGE_ATOMIC_SMIN_V2_V1_vi	= 15521,
    IMAGE_ATOMIC_SMIN_V2_V2_gfx10	= 15522,
    IMAGE_ATOMIC_SMIN_V2_V2_gfx11	= 15523,
    IMAGE_ATOMIC_SMIN_V2_V2_gfx12	= 15524,
    IMAGE_ATOMIC_SMIN_V2_V2_gfx90a	= 15525,
    IMAGE_ATOMIC_SMIN_V2_V2_nsa_gfx10	= 15526,
    IMAGE_ATOMIC_SMIN_V2_V2_nsa_gfx11	= 15527,
    IMAGE_ATOMIC_SMIN_V2_V2_si	= 15528,
    IMAGE_ATOMIC_SMIN_V2_V2_vi	= 15529,
    IMAGE_ATOMIC_SMIN_V2_V3_gfx10	= 15530,
    IMAGE_ATOMIC_SMIN_V2_V3_gfx11	= 15531,
    IMAGE_ATOMIC_SMIN_V2_V3_gfx12	= 15532,
    IMAGE_ATOMIC_SMIN_V2_V3_gfx90a	= 15533,
    IMAGE_ATOMIC_SMIN_V2_V3_nsa_gfx10	= 15534,
    IMAGE_ATOMIC_SMIN_V2_V3_nsa_gfx11	= 15535,
    IMAGE_ATOMIC_SMIN_V2_V3_si	= 15536,
    IMAGE_ATOMIC_SMIN_V2_V3_vi	= 15537,
    IMAGE_ATOMIC_SMIN_V2_V4_gfx10	= 15538,
    IMAGE_ATOMIC_SMIN_V2_V4_gfx11	= 15539,
    IMAGE_ATOMIC_SMIN_V2_V4_gfx12	= 15540,
    IMAGE_ATOMIC_SMIN_V2_V4_gfx90a	= 15541,
    IMAGE_ATOMIC_SMIN_V2_V4_nsa_gfx10	= 15542,
    IMAGE_ATOMIC_SMIN_V2_V4_nsa_gfx11	= 15543,
    IMAGE_ATOMIC_SMIN_V2_V4_si	= 15544,
    IMAGE_ATOMIC_SMIN_V2_V4_vi	= 15545,
    IMAGE_ATOMIC_SMIN_V3_V1_gfx10	= 15546,
    IMAGE_ATOMIC_SMIN_V3_V1_gfx11	= 15547,
    IMAGE_ATOMIC_SMIN_V3_V1_gfx12	= 15548,
    IMAGE_ATOMIC_SMIN_V3_V1_gfx90a	= 15549,
    IMAGE_ATOMIC_SMIN_V3_V1_si	= 15550,
    IMAGE_ATOMIC_SMIN_V3_V1_vi	= 15551,
    IMAGE_ATOMIC_SMIN_V3_V2_gfx10	= 15552,
    IMAGE_ATOMIC_SMIN_V3_V2_gfx11	= 15553,
    IMAGE_ATOMIC_SMIN_V3_V2_gfx12	= 15554,
    IMAGE_ATOMIC_SMIN_V3_V2_gfx90a	= 15555,
    IMAGE_ATOMIC_SMIN_V3_V2_nsa_gfx10	= 15556,
    IMAGE_ATOMIC_SMIN_V3_V2_nsa_gfx11	= 15557,
    IMAGE_ATOMIC_SMIN_V3_V2_si	= 15558,
    IMAGE_ATOMIC_SMIN_V3_V2_vi	= 15559,
    IMAGE_ATOMIC_SMIN_V3_V3_gfx10	= 15560,
    IMAGE_ATOMIC_SMIN_V3_V3_gfx11	= 15561,
    IMAGE_ATOMIC_SMIN_V3_V3_gfx12	= 15562,
    IMAGE_ATOMIC_SMIN_V3_V3_gfx90a	= 15563,
    IMAGE_ATOMIC_SMIN_V3_V3_nsa_gfx10	= 15564,
    IMAGE_ATOMIC_SMIN_V3_V3_nsa_gfx11	= 15565,
    IMAGE_ATOMIC_SMIN_V3_V3_si	= 15566,
    IMAGE_ATOMIC_SMIN_V3_V3_vi	= 15567,
    IMAGE_ATOMIC_SMIN_V3_V4_gfx10	= 15568,
    IMAGE_ATOMIC_SMIN_V3_V4_gfx11	= 15569,
    IMAGE_ATOMIC_SMIN_V3_V4_gfx12	= 15570,
    IMAGE_ATOMIC_SMIN_V3_V4_gfx90a	= 15571,
    IMAGE_ATOMIC_SMIN_V3_V4_nsa_gfx10	= 15572,
    IMAGE_ATOMIC_SMIN_V3_V4_nsa_gfx11	= 15573,
    IMAGE_ATOMIC_SMIN_V3_V4_si	= 15574,
    IMAGE_ATOMIC_SMIN_V3_V4_vi	= 15575,
    IMAGE_ATOMIC_SMIN_V4_V1_gfx10	= 15576,
    IMAGE_ATOMIC_SMIN_V4_V1_gfx11	= 15577,
    IMAGE_ATOMIC_SMIN_V4_V1_gfx12	= 15578,
    IMAGE_ATOMIC_SMIN_V4_V1_gfx90a	= 15579,
    IMAGE_ATOMIC_SMIN_V4_V1_si	= 15580,
    IMAGE_ATOMIC_SMIN_V4_V1_vi	= 15581,
    IMAGE_ATOMIC_SMIN_V4_V2_gfx10	= 15582,
    IMAGE_ATOMIC_SMIN_V4_V2_gfx11	= 15583,
    IMAGE_ATOMIC_SMIN_V4_V2_gfx12	= 15584,
    IMAGE_ATOMIC_SMIN_V4_V2_gfx90a	= 15585,
    IMAGE_ATOMIC_SMIN_V4_V2_nsa_gfx10	= 15586,
    IMAGE_ATOMIC_SMIN_V4_V2_nsa_gfx11	= 15587,
    IMAGE_ATOMIC_SMIN_V4_V2_si	= 15588,
    IMAGE_ATOMIC_SMIN_V4_V2_vi	= 15589,
    IMAGE_ATOMIC_SMIN_V4_V3_gfx10	= 15590,
    IMAGE_ATOMIC_SMIN_V4_V3_gfx11	= 15591,
    IMAGE_ATOMIC_SMIN_V4_V3_gfx12	= 15592,
    IMAGE_ATOMIC_SMIN_V4_V3_gfx90a	= 15593,
    IMAGE_ATOMIC_SMIN_V4_V3_nsa_gfx10	= 15594,
    IMAGE_ATOMIC_SMIN_V4_V3_nsa_gfx11	= 15595,
    IMAGE_ATOMIC_SMIN_V4_V3_si	= 15596,
    IMAGE_ATOMIC_SMIN_V4_V3_vi	= 15597,
    IMAGE_ATOMIC_SMIN_V4_V4_gfx10	= 15598,
    IMAGE_ATOMIC_SMIN_V4_V4_gfx11	= 15599,
    IMAGE_ATOMIC_SMIN_V4_V4_gfx12	= 15600,
    IMAGE_ATOMIC_SMIN_V4_V4_gfx90a	= 15601,
    IMAGE_ATOMIC_SMIN_V4_V4_nsa_gfx10	= 15602,
    IMAGE_ATOMIC_SMIN_V4_V4_nsa_gfx11	= 15603,
    IMAGE_ATOMIC_SMIN_V4_V4_si	= 15604,
    IMAGE_ATOMIC_SMIN_V4_V4_vi	= 15605,
    IMAGE_ATOMIC_SUB_V1_V1_gfx10	= 15606,
    IMAGE_ATOMIC_SUB_V1_V1_gfx11	= 15607,
    IMAGE_ATOMIC_SUB_V1_V1_gfx12	= 15608,
    IMAGE_ATOMIC_SUB_V1_V1_gfx90a	= 15609,
    IMAGE_ATOMIC_SUB_V1_V1_si	= 15610,
    IMAGE_ATOMIC_SUB_V1_V1_vi	= 15611,
    IMAGE_ATOMIC_SUB_V1_V2_gfx10	= 15612,
    IMAGE_ATOMIC_SUB_V1_V2_gfx11	= 15613,
    IMAGE_ATOMIC_SUB_V1_V2_gfx12	= 15614,
    IMAGE_ATOMIC_SUB_V1_V2_gfx90a	= 15615,
    IMAGE_ATOMIC_SUB_V1_V2_nsa_gfx10	= 15616,
    IMAGE_ATOMIC_SUB_V1_V2_nsa_gfx11	= 15617,
    IMAGE_ATOMIC_SUB_V1_V2_si	= 15618,
    IMAGE_ATOMIC_SUB_V1_V2_vi	= 15619,
    IMAGE_ATOMIC_SUB_V1_V3_gfx10	= 15620,
    IMAGE_ATOMIC_SUB_V1_V3_gfx11	= 15621,
    IMAGE_ATOMIC_SUB_V1_V3_gfx12	= 15622,
    IMAGE_ATOMIC_SUB_V1_V3_gfx90a	= 15623,
    IMAGE_ATOMIC_SUB_V1_V3_nsa_gfx10	= 15624,
    IMAGE_ATOMIC_SUB_V1_V3_nsa_gfx11	= 15625,
    IMAGE_ATOMIC_SUB_V1_V3_si	= 15626,
    IMAGE_ATOMIC_SUB_V1_V3_vi	= 15627,
    IMAGE_ATOMIC_SUB_V1_V4_gfx10	= 15628,
    IMAGE_ATOMIC_SUB_V1_V4_gfx11	= 15629,
    IMAGE_ATOMIC_SUB_V1_V4_gfx12	= 15630,
    IMAGE_ATOMIC_SUB_V1_V4_gfx90a	= 15631,
    IMAGE_ATOMIC_SUB_V1_V4_nsa_gfx10	= 15632,
    IMAGE_ATOMIC_SUB_V1_V4_nsa_gfx11	= 15633,
    IMAGE_ATOMIC_SUB_V1_V4_si	= 15634,
    IMAGE_ATOMIC_SUB_V1_V4_vi	= 15635,
    IMAGE_ATOMIC_SUB_V2_V1_gfx10	= 15636,
    IMAGE_ATOMIC_SUB_V2_V1_gfx11	= 15637,
    IMAGE_ATOMIC_SUB_V2_V1_gfx12	= 15638,
    IMAGE_ATOMIC_SUB_V2_V1_gfx90a	= 15639,
    IMAGE_ATOMIC_SUB_V2_V1_si	= 15640,
    IMAGE_ATOMIC_SUB_V2_V1_vi	= 15641,
    IMAGE_ATOMIC_SUB_V2_V2_gfx10	= 15642,
    IMAGE_ATOMIC_SUB_V2_V2_gfx11	= 15643,
    IMAGE_ATOMIC_SUB_V2_V2_gfx12	= 15644,
    IMAGE_ATOMIC_SUB_V2_V2_gfx90a	= 15645,
    IMAGE_ATOMIC_SUB_V2_V2_nsa_gfx10	= 15646,
    IMAGE_ATOMIC_SUB_V2_V2_nsa_gfx11	= 15647,
    IMAGE_ATOMIC_SUB_V2_V2_si	= 15648,
    IMAGE_ATOMIC_SUB_V2_V2_vi	= 15649,
    IMAGE_ATOMIC_SUB_V2_V3_gfx10	= 15650,
    IMAGE_ATOMIC_SUB_V2_V3_gfx11	= 15651,
    IMAGE_ATOMIC_SUB_V2_V3_gfx12	= 15652,
    IMAGE_ATOMIC_SUB_V2_V3_gfx90a	= 15653,
    IMAGE_ATOMIC_SUB_V2_V3_nsa_gfx10	= 15654,
    IMAGE_ATOMIC_SUB_V2_V3_nsa_gfx11	= 15655,
    IMAGE_ATOMIC_SUB_V2_V3_si	= 15656,
    IMAGE_ATOMIC_SUB_V2_V3_vi	= 15657,
    IMAGE_ATOMIC_SUB_V2_V4_gfx10	= 15658,
    IMAGE_ATOMIC_SUB_V2_V4_gfx11	= 15659,
    IMAGE_ATOMIC_SUB_V2_V4_gfx12	= 15660,
    IMAGE_ATOMIC_SUB_V2_V4_gfx90a	= 15661,
    IMAGE_ATOMIC_SUB_V2_V4_nsa_gfx10	= 15662,
    IMAGE_ATOMIC_SUB_V2_V4_nsa_gfx11	= 15663,
    IMAGE_ATOMIC_SUB_V2_V4_si	= 15664,
    IMAGE_ATOMIC_SUB_V2_V4_vi	= 15665,
    IMAGE_ATOMIC_SUB_V3_V1_gfx10	= 15666,
    IMAGE_ATOMIC_SUB_V3_V1_gfx11	= 15667,
    IMAGE_ATOMIC_SUB_V3_V1_gfx12	= 15668,
    IMAGE_ATOMIC_SUB_V3_V1_gfx90a	= 15669,
    IMAGE_ATOMIC_SUB_V3_V1_si	= 15670,
    IMAGE_ATOMIC_SUB_V3_V1_vi	= 15671,
    IMAGE_ATOMIC_SUB_V3_V2_gfx10	= 15672,
    IMAGE_ATOMIC_SUB_V3_V2_gfx11	= 15673,
    IMAGE_ATOMIC_SUB_V3_V2_gfx12	= 15674,
    IMAGE_ATOMIC_SUB_V3_V2_gfx90a	= 15675,
    IMAGE_ATOMIC_SUB_V3_V2_nsa_gfx10	= 15676,
    IMAGE_ATOMIC_SUB_V3_V2_nsa_gfx11	= 15677,
    IMAGE_ATOMIC_SUB_V3_V2_si	= 15678,
    IMAGE_ATOMIC_SUB_V3_V2_vi	= 15679,
    IMAGE_ATOMIC_SUB_V3_V3_gfx10	= 15680,
    IMAGE_ATOMIC_SUB_V3_V3_gfx11	= 15681,
    IMAGE_ATOMIC_SUB_V3_V3_gfx12	= 15682,
    IMAGE_ATOMIC_SUB_V3_V3_gfx90a	= 15683,
    IMAGE_ATOMIC_SUB_V3_V3_nsa_gfx10	= 15684,
    IMAGE_ATOMIC_SUB_V3_V3_nsa_gfx11	= 15685,
    IMAGE_ATOMIC_SUB_V3_V3_si	= 15686,
    IMAGE_ATOMIC_SUB_V3_V3_vi	= 15687,
    IMAGE_ATOMIC_SUB_V3_V4_gfx10	= 15688,
    IMAGE_ATOMIC_SUB_V3_V4_gfx11	= 15689,
    IMAGE_ATOMIC_SUB_V3_V4_gfx12	= 15690,
    IMAGE_ATOMIC_SUB_V3_V4_gfx90a	= 15691,
    IMAGE_ATOMIC_SUB_V3_V4_nsa_gfx10	= 15692,
    IMAGE_ATOMIC_SUB_V3_V4_nsa_gfx11	= 15693,
    IMAGE_ATOMIC_SUB_V3_V4_si	= 15694,
    IMAGE_ATOMIC_SUB_V3_V4_vi	= 15695,
    IMAGE_ATOMIC_SUB_V4_V1_gfx10	= 15696,
    IMAGE_ATOMIC_SUB_V4_V1_gfx11	= 15697,
    IMAGE_ATOMIC_SUB_V4_V1_gfx12	= 15698,
    IMAGE_ATOMIC_SUB_V4_V1_gfx90a	= 15699,
    IMAGE_ATOMIC_SUB_V4_V1_si	= 15700,
    IMAGE_ATOMIC_SUB_V4_V1_vi	= 15701,
    IMAGE_ATOMIC_SUB_V4_V2_gfx10	= 15702,
    IMAGE_ATOMIC_SUB_V4_V2_gfx11	= 15703,
    IMAGE_ATOMIC_SUB_V4_V2_gfx12	= 15704,
    IMAGE_ATOMIC_SUB_V4_V2_gfx90a	= 15705,
    IMAGE_ATOMIC_SUB_V4_V2_nsa_gfx10	= 15706,
    IMAGE_ATOMIC_SUB_V4_V2_nsa_gfx11	= 15707,
    IMAGE_ATOMIC_SUB_V4_V2_si	= 15708,
    IMAGE_ATOMIC_SUB_V4_V2_vi	= 15709,
    IMAGE_ATOMIC_SUB_V4_V3_gfx10	= 15710,
    IMAGE_ATOMIC_SUB_V4_V3_gfx11	= 15711,
    IMAGE_ATOMIC_SUB_V4_V3_gfx12	= 15712,
    IMAGE_ATOMIC_SUB_V4_V3_gfx90a	= 15713,
    IMAGE_ATOMIC_SUB_V4_V3_nsa_gfx10	= 15714,
    IMAGE_ATOMIC_SUB_V4_V3_nsa_gfx11	= 15715,
    IMAGE_ATOMIC_SUB_V4_V3_si	= 15716,
    IMAGE_ATOMIC_SUB_V4_V3_vi	= 15717,
    IMAGE_ATOMIC_SUB_V4_V4_gfx10	= 15718,
    IMAGE_ATOMIC_SUB_V4_V4_gfx11	= 15719,
    IMAGE_ATOMIC_SUB_V4_V4_gfx12	= 15720,
    IMAGE_ATOMIC_SUB_V4_V4_gfx90a	= 15721,
    IMAGE_ATOMIC_SUB_V4_V4_nsa_gfx10	= 15722,
    IMAGE_ATOMIC_SUB_V4_V4_nsa_gfx11	= 15723,
    IMAGE_ATOMIC_SUB_V4_V4_si	= 15724,
    IMAGE_ATOMIC_SUB_V4_V4_vi	= 15725,
    IMAGE_ATOMIC_SWAP_V1_V1_gfx10	= 15726,
    IMAGE_ATOMIC_SWAP_V1_V1_gfx11	= 15727,
    IMAGE_ATOMIC_SWAP_V1_V1_gfx12	= 15728,
    IMAGE_ATOMIC_SWAP_V1_V1_gfx90a	= 15729,
    IMAGE_ATOMIC_SWAP_V1_V1_si	= 15730,
    IMAGE_ATOMIC_SWAP_V1_V1_vi	= 15731,
    IMAGE_ATOMIC_SWAP_V1_V2_gfx10	= 15732,
    IMAGE_ATOMIC_SWAP_V1_V2_gfx11	= 15733,
    IMAGE_ATOMIC_SWAP_V1_V2_gfx12	= 15734,
    IMAGE_ATOMIC_SWAP_V1_V2_gfx90a	= 15735,
    IMAGE_ATOMIC_SWAP_V1_V2_nsa_gfx10	= 15736,
    IMAGE_ATOMIC_SWAP_V1_V2_nsa_gfx11	= 15737,
    IMAGE_ATOMIC_SWAP_V1_V2_si	= 15738,
    IMAGE_ATOMIC_SWAP_V1_V2_vi	= 15739,
    IMAGE_ATOMIC_SWAP_V1_V3_gfx10	= 15740,
    IMAGE_ATOMIC_SWAP_V1_V3_gfx11	= 15741,
    IMAGE_ATOMIC_SWAP_V1_V3_gfx12	= 15742,
    IMAGE_ATOMIC_SWAP_V1_V3_gfx90a	= 15743,
    IMAGE_ATOMIC_SWAP_V1_V3_nsa_gfx10	= 15744,
    IMAGE_ATOMIC_SWAP_V1_V3_nsa_gfx11	= 15745,
    IMAGE_ATOMIC_SWAP_V1_V3_si	= 15746,
    IMAGE_ATOMIC_SWAP_V1_V3_vi	= 15747,
    IMAGE_ATOMIC_SWAP_V1_V4_gfx10	= 15748,
    IMAGE_ATOMIC_SWAP_V1_V4_gfx11	= 15749,
    IMAGE_ATOMIC_SWAP_V1_V4_gfx12	= 15750,
    IMAGE_ATOMIC_SWAP_V1_V4_gfx90a	= 15751,
    IMAGE_ATOMIC_SWAP_V1_V4_nsa_gfx10	= 15752,
    IMAGE_ATOMIC_SWAP_V1_V4_nsa_gfx11	= 15753,
    IMAGE_ATOMIC_SWAP_V1_V4_si	= 15754,
    IMAGE_ATOMIC_SWAP_V1_V4_vi	= 15755,
    IMAGE_ATOMIC_SWAP_V2_V1_gfx10	= 15756,
    IMAGE_ATOMIC_SWAP_V2_V1_gfx11	= 15757,
    IMAGE_ATOMIC_SWAP_V2_V1_gfx12	= 15758,
    IMAGE_ATOMIC_SWAP_V2_V1_gfx90a	= 15759,
    IMAGE_ATOMIC_SWAP_V2_V1_si	= 15760,
    IMAGE_ATOMIC_SWAP_V2_V1_vi	= 15761,
    IMAGE_ATOMIC_SWAP_V2_V2_gfx10	= 15762,
    IMAGE_ATOMIC_SWAP_V2_V2_gfx11	= 15763,
    IMAGE_ATOMIC_SWAP_V2_V2_gfx12	= 15764,
    IMAGE_ATOMIC_SWAP_V2_V2_gfx90a	= 15765,
    IMAGE_ATOMIC_SWAP_V2_V2_nsa_gfx10	= 15766,
    IMAGE_ATOMIC_SWAP_V2_V2_nsa_gfx11	= 15767,
    IMAGE_ATOMIC_SWAP_V2_V2_si	= 15768,
    IMAGE_ATOMIC_SWAP_V2_V2_vi	= 15769,
    IMAGE_ATOMIC_SWAP_V2_V3_gfx10	= 15770,
    IMAGE_ATOMIC_SWAP_V2_V3_gfx11	= 15771,
    IMAGE_ATOMIC_SWAP_V2_V3_gfx12	= 15772,
    IMAGE_ATOMIC_SWAP_V2_V3_gfx90a	= 15773,
    IMAGE_ATOMIC_SWAP_V2_V3_nsa_gfx10	= 15774,
    IMAGE_ATOMIC_SWAP_V2_V3_nsa_gfx11	= 15775,
    IMAGE_ATOMIC_SWAP_V2_V3_si	= 15776,
    IMAGE_ATOMIC_SWAP_V2_V3_vi	= 15777,
    IMAGE_ATOMIC_SWAP_V2_V4_gfx10	= 15778,
    IMAGE_ATOMIC_SWAP_V2_V4_gfx11	= 15779,
    IMAGE_ATOMIC_SWAP_V2_V4_gfx12	= 15780,
    IMAGE_ATOMIC_SWAP_V2_V4_gfx90a	= 15781,
    IMAGE_ATOMIC_SWAP_V2_V4_nsa_gfx10	= 15782,
    IMAGE_ATOMIC_SWAP_V2_V4_nsa_gfx11	= 15783,
    IMAGE_ATOMIC_SWAP_V2_V4_si	= 15784,
    IMAGE_ATOMIC_SWAP_V2_V4_vi	= 15785,
    IMAGE_ATOMIC_SWAP_V3_V1_gfx10	= 15786,
    IMAGE_ATOMIC_SWAP_V3_V1_gfx11	= 15787,
    IMAGE_ATOMIC_SWAP_V3_V1_gfx12	= 15788,
    IMAGE_ATOMIC_SWAP_V3_V1_gfx90a	= 15789,
    IMAGE_ATOMIC_SWAP_V3_V1_si	= 15790,
    IMAGE_ATOMIC_SWAP_V3_V1_vi	= 15791,
    IMAGE_ATOMIC_SWAP_V3_V2_gfx10	= 15792,
    IMAGE_ATOMIC_SWAP_V3_V2_gfx11	= 15793,
    IMAGE_ATOMIC_SWAP_V3_V2_gfx12	= 15794,
    IMAGE_ATOMIC_SWAP_V3_V2_gfx90a	= 15795,
    IMAGE_ATOMIC_SWAP_V3_V2_nsa_gfx10	= 15796,
    IMAGE_ATOMIC_SWAP_V3_V2_nsa_gfx11	= 15797,
    IMAGE_ATOMIC_SWAP_V3_V2_si	= 15798,
    IMAGE_ATOMIC_SWAP_V3_V2_vi	= 15799,
    IMAGE_ATOMIC_SWAP_V3_V3_gfx10	= 15800,
    IMAGE_ATOMIC_SWAP_V3_V3_gfx11	= 15801,
    IMAGE_ATOMIC_SWAP_V3_V3_gfx12	= 15802,
    IMAGE_ATOMIC_SWAP_V3_V3_gfx90a	= 15803,
    IMAGE_ATOMIC_SWAP_V3_V3_nsa_gfx10	= 15804,
    IMAGE_ATOMIC_SWAP_V3_V3_nsa_gfx11	= 15805,
    IMAGE_ATOMIC_SWAP_V3_V3_si	= 15806,
    IMAGE_ATOMIC_SWAP_V3_V3_vi	= 15807,
    IMAGE_ATOMIC_SWAP_V3_V4_gfx10	= 15808,
    IMAGE_ATOMIC_SWAP_V3_V4_gfx11	= 15809,
    IMAGE_ATOMIC_SWAP_V3_V4_gfx12	= 15810,
    IMAGE_ATOMIC_SWAP_V3_V4_gfx90a	= 15811,
    IMAGE_ATOMIC_SWAP_V3_V4_nsa_gfx10	= 15812,
    IMAGE_ATOMIC_SWAP_V3_V4_nsa_gfx11	= 15813,
    IMAGE_ATOMIC_SWAP_V3_V4_si	= 15814,
    IMAGE_ATOMIC_SWAP_V3_V4_vi	= 15815,
    IMAGE_ATOMIC_SWAP_V4_V1_gfx10	= 15816,
    IMAGE_ATOMIC_SWAP_V4_V1_gfx11	= 15817,
    IMAGE_ATOMIC_SWAP_V4_V1_gfx12	= 15818,
    IMAGE_ATOMIC_SWAP_V4_V1_gfx90a	= 15819,
    IMAGE_ATOMIC_SWAP_V4_V1_si	= 15820,
    IMAGE_ATOMIC_SWAP_V4_V1_vi	= 15821,
    IMAGE_ATOMIC_SWAP_V4_V2_gfx10	= 15822,
    IMAGE_ATOMIC_SWAP_V4_V2_gfx11	= 15823,
    IMAGE_ATOMIC_SWAP_V4_V2_gfx12	= 15824,
    IMAGE_ATOMIC_SWAP_V4_V2_gfx90a	= 15825,
    IMAGE_ATOMIC_SWAP_V4_V2_nsa_gfx10	= 15826,
    IMAGE_ATOMIC_SWAP_V4_V2_nsa_gfx11	= 15827,
    IMAGE_ATOMIC_SWAP_V4_V2_si	= 15828,
    IMAGE_ATOMIC_SWAP_V4_V2_vi	= 15829,
    IMAGE_ATOMIC_SWAP_V4_V3_gfx10	= 15830,
    IMAGE_ATOMIC_SWAP_V4_V3_gfx11	= 15831,
    IMAGE_ATOMIC_SWAP_V4_V3_gfx12	= 15832,
    IMAGE_ATOMIC_SWAP_V4_V3_gfx90a	= 15833,
    IMAGE_ATOMIC_SWAP_V4_V3_nsa_gfx10	= 15834,
    IMAGE_ATOMIC_SWAP_V4_V3_nsa_gfx11	= 15835,
    IMAGE_ATOMIC_SWAP_V4_V3_si	= 15836,
    IMAGE_ATOMIC_SWAP_V4_V3_vi	= 15837,
    IMAGE_ATOMIC_SWAP_V4_V4_gfx10	= 15838,
    IMAGE_ATOMIC_SWAP_V4_V4_gfx11	= 15839,
    IMAGE_ATOMIC_SWAP_V4_V4_gfx12	= 15840,
    IMAGE_ATOMIC_SWAP_V4_V4_gfx90a	= 15841,
    IMAGE_ATOMIC_SWAP_V4_V4_nsa_gfx10	= 15842,
    IMAGE_ATOMIC_SWAP_V4_V4_nsa_gfx11	= 15843,
    IMAGE_ATOMIC_SWAP_V4_V4_si	= 15844,
    IMAGE_ATOMIC_SWAP_V4_V4_vi	= 15845,
    IMAGE_ATOMIC_UMAX_V1_V1_gfx10	= 15846,
    IMAGE_ATOMIC_UMAX_V1_V1_gfx11	= 15847,
    IMAGE_ATOMIC_UMAX_V1_V1_gfx12	= 15848,
    IMAGE_ATOMIC_UMAX_V1_V1_gfx90a	= 15849,
    IMAGE_ATOMIC_UMAX_V1_V1_si	= 15850,
    IMAGE_ATOMIC_UMAX_V1_V1_vi	= 15851,
    IMAGE_ATOMIC_UMAX_V1_V2_gfx10	= 15852,
    IMAGE_ATOMIC_UMAX_V1_V2_gfx11	= 15853,
    IMAGE_ATOMIC_UMAX_V1_V2_gfx12	= 15854,
    IMAGE_ATOMIC_UMAX_V1_V2_gfx90a	= 15855,
    IMAGE_ATOMIC_UMAX_V1_V2_nsa_gfx10	= 15856,
    IMAGE_ATOMIC_UMAX_V1_V2_nsa_gfx11	= 15857,
    IMAGE_ATOMIC_UMAX_V1_V2_si	= 15858,
    IMAGE_ATOMIC_UMAX_V1_V2_vi	= 15859,
    IMAGE_ATOMIC_UMAX_V1_V3_gfx10	= 15860,
    IMAGE_ATOMIC_UMAX_V1_V3_gfx11	= 15861,
    IMAGE_ATOMIC_UMAX_V1_V3_gfx12	= 15862,
    IMAGE_ATOMIC_UMAX_V1_V3_gfx90a	= 15863,
    IMAGE_ATOMIC_UMAX_V1_V3_nsa_gfx10	= 15864,
    IMAGE_ATOMIC_UMAX_V1_V3_nsa_gfx11	= 15865,
    IMAGE_ATOMIC_UMAX_V1_V3_si	= 15866,
    IMAGE_ATOMIC_UMAX_V1_V3_vi	= 15867,
    IMAGE_ATOMIC_UMAX_V1_V4_gfx10	= 15868,
    IMAGE_ATOMIC_UMAX_V1_V4_gfx11	= 15869,
    IMAGE_ATOMIC_UMAX_V1_V4_gfx12	= 15870,
    IMAGE_ATOMIC_UMAX_V1_V4_gfx90a	= 15871,
    IMAGE_ATOMIC_UMAX_V1_V4_nsa_gfx10	= 15872,
    IMAGE_ATOMIC_UMAX_V1_V4_nsa_gfx11	= 15873,
    IMAGE_ATOMIC_UMAX_V1_V4_si	= 15874,
    IMAGE_ATOMIC_UMAX_V1_V4_vi	= 15875,
    IMAGE_ATOMIC_UMAX_V2_V1_gfx10	= 15876,
    IMAGE_ATOMIC_UMAX_V2_V1_gfx11	= 15877,
    IMAGE_ATOMIC_UMAX_V2_V1_gfx12	= 15878,
    IMAGE_ATOMIC_UMAX_V2_V1_gfx90a	= 15879,
    IMAGE_ATOMIC_UMAX_V2_V1_si	= 15880,
    IMAGE_ATOMIC_UMAX_V2_V1_vi	= 15881,
    IMAGE_ATOMIC_UMAX_V2_V2_gfx10	= 15882,
    IMAGE_ATOMIC_UMAX_V2_V2_gfx11	= 15883,
    IMAGE_ATOMIC_UMAX_V2_V2_gfx12	= 15884,
    IMAGE_ATOMIC_UMAX_V2_V2_gfx90a	= 15885,
    IMAGE_ATOMIC_UMAX_V2_V2_nsa_gfx10	= 15886,
    IMAGE_ATOMIC_UMAX_V2_V2_nsa_gfx11	= 15887,
    IMAGE_ATOMIC_UMAX_V2_V2_si	= 15888,
    IMAGE_ATOMIC_UMAX_V2_V2_vi	= 15889,
    IMAGE_ATOMIC_UMAX_V2_V3_gfx10	= 15890,
    IMAGE_ATOMIC_UMAX_V2_V3_gfx11	= 15891,
    IMAGE_ATOMIC_UMAX_V2_V3_gfx12	= 15892,
    IMAGE_ATOMIC_UMAX_V2_V3_gfx90a	= 15893,
    IMAGE_ATOMIC_UMAX_V2_V3_nsa_gfx10	= 15894,
    IMAGE_ATOMIC_UMAX_V2_V3_nsa_gfx11	= 15895,
    IMAGE_ATOMIC_UMAX_V2_V3_si	= 15896,
    IMAGE_ATOMIC_UMAX_V2_V3_vi	= 15897,
    IMAGE_ATOMIC_UMAX_V2_V4_gfx10	= 15898,
    IMAGE_ATOMIC_UMAX_V2_V4_gfx11	= 15899,
    IMAGE_ATOMIC_UMAX_V2_V4_gfx12	= 15900,
    IMAGE_ATOMIC_UMAX_V2_V4_gfx90a	= 15901,
    IMAGE_ATOMIC_UMAX_V2_V4_nsa_gfx10	= 15902,
    IMAGE_ATOMIC_UMAX_V2_V4_nsa_gfx11	= 15903,
    IMAGE_ATOMIC_UMAX_V2_V4_si	= 15904,
    IMAGE_ATOMIC_UMAX_V2_V4_vi	= 15905,
    IMAGE_ATOMIC_UMAX_V3_V1_gfx10	= 15906,
    IMAGE_ATOMIC_UMAX_V3_V1_gfx11	= 15907,
    IMAGE_ATOMIC_UMAX_V3_V1_gfx12	= 15908,
    IMAGE_ATOMIC_UMAX_V3_V1_gfx90a	= 15909,
    IMAGE_ATOMIC_UMAX_V3_V1_si	= 15910,
    IMAGE_ATOMIC_UMAX_V3_V1_vi	= 15911,
    IMAGE_ATOMIC_UMAX_V3_V2_gfx10	= 15912,
    IMAGE_ATOMIC_UMAX_V3_V2_gfx11	= 15913,
    IMAGE_ATOMIC_UMAX_V3_V2_gfx12	= 15914,
    IMAGE_ATOMIC_UMAX_V3_V2_gfx90a	= 15915,
    IMAGE_ATOMIC_UMAX_V3_V2_nsa_gfx10	= 15916,
    IMAGE_ATOMIC_UMAX_V3_V2_nsa_gfx11	= 15917,
    IMAGE_ATOMIC_UMAX_V3_V2_si	= 15918,
    IMAGE_ATOMIC_UMAX_V3_V2_vi	= 15919,
    IMAGE_ATOMIC_UMAX_V3_V3_gfx10	= 15920,
    IMAGE_ATOMIC_UMAX_V3_V3_gfx11	= 15921,
    IMAGE_ATOMIC_UMAX_V3_V3_gfx12	= 15922,
    IMAGE_ATOMIC_UMAX_V3_V3_gfx90a	= 15923,
    IMAGE_ATOMIC_UMAX_V3_V3_nsa_gfx10	= 15924,
    IMAGE_ATOMIC_UMAX_V3_V3_nsa_gfx11	= 15925,
    IMAGE_ATOMIC_UMAX_V3_V3_si	= 15926,
    IMAGE_ATOMIC_UMAX_V3_V3_vi	= 15927,
    IMAGE_ATOMIC_UMAX_V3_V4_gfx10	= 15928,
    IMAGE_ATOMIC_UMAX_V3_V4_gfx11	= 15929,
    IMAGE_ATOMIC_UMAX_V3_V4_gfx12	= 15930,
    IMAGE_ATOMIC_UMAX_V3_V4_gfx90a	= 15931,
    IMAGE_ATOMIC_UMAX_V3_V4_nsa_gfx10	= 15932,
    IMAGE_ATOMIC_UMAX_V3_V4_nsa_gfx11	= 15933,
    IMAGE_ATOMIC_UMAX_V3_V4_si	= 15934,
    IMAGE_ATOMIC_UMAX_V3_V4_vi	= 15935,
    IMAGE_ATOMIC_UMAX_V4_V1_gfx10	= 15936,
    IMAGE_ATOMIC_UMAX_V4_V1_gfx11	= 15937,
    IMAGE_ATOMIC_UMAX_V4_V1_gfx12	= 15938,
    IMAGE_ATOMIC_UMAX_V4_V1_gfx90a	= 15939,
    IMAGE_ATOMIC_UMAX_V4_V1_si	= 15940,
    IMAGE_ATOMIC_UMAX_V4_V1_vi	= 15941,
    IMAGE_ATOMIC_UMAX_V4_V2_gfx10	= 15942,
    IMAGE_ATOMIC_UMAX_V4_V2_gfx11	= 15943,
    IMAGE_ATOMIC_UMAX_V4_V2_gfx12	= 15944,
    IMAGE_ATOMIC_UMAX_V4_V2_gfx90a	= 15945,
    IMAGE_ATOMIC_UMAX_V4_V2_nsa_gfx10	= 15946,
    IMAGE_ATOMIC_UMAX_V4_V2_nsa_gfx11	= 15947,
    IMAGE_ATOMIC_UMAX_V4_V2_si	= 15948,
    IMAGE_ATOMIC_UMAX_V4_V2_vi	= 15949,
    IMAGE_ATOMIC_UMAX_V4_V3_gfx10	= 15950,
    IMAGE_ATOMIC_UMAX_V4_V3_gfx11	= 15951,
    IMAGE_ATOMIC_UMAX_V4_V3_gfx12	= 15952,
    IMAGE_ATOMIC_UMAX_V4_V3_gfx90a	= 15953,
    IMAGE_ATOMIC_UMAX_V4_V3_nsa_gfx10	= 15954,
    IMAGE_ATOMIC_UMAX_V4_V3_nsa_gfx11	= 15955,
    IMAGE_ATOMIC_UMAX_V4_V3_si	= 15956,
    IMAGE_ATOMIC_UMAX_V4_V3_vi	= 15957,
    IMAGE_ATOMIC_UMAX_V4_V4_gfx10	= 15958,
    IMAGE_ATOMIC_UMAX_V4_V4_gfx11	= 15959,
    IMAGE_ATOMIC_UMAX_V4_V4_gfx12	= 15960,
    IMAGE_ATOMIC_UMAX_V4_V4_gfx90a	= 15961,
    IMAGE_ATOMIC_UMAX_V4_V4_nsa_gfx10	= 15962,
    IMAGE_ATOMIC_UMAX_V4_V4_nsa_gfx11	= 15963,
    IMAGE_ATOMIC_UMAX_V4_V4_si	= 15964,
    IMAGE_ATOMIC_UMAX_V4_V4_vi	= 15965,
    IMAGE_ATOMIC_UMIN_V1_V1_gfx10	= 15966,
    IMAGE_ATOMIC_UMIN_V1_V1_gfx11	= 15967,
    IMAGE_ATOMIC_UMIN_V1_V1_gfx12	= 15968,
    IMAGE_ATOMIC_UMIN_V1_V1_gfx90a	= 15969,
    IMAGE_ATOMIC_UMIN_V1_V1_si	= 15970,
    IMAGE_ATOMIC_UMIN_V1_V1_vi	= 15971,
    IMAGE_ATOMIC_UMIN_V1_V2_gfx10	= 15972,
    IMAGE_ATOMIC_UMIN_V1_V2_gfx11	= 15973,
    IMAGE_ATOMIC_UMIN_V1_V2_gfx12	= 15974,
    IMAGE_ATOMIC_UMIN_V1_V2_gfx90a	= 15975,
    IMAGE_ATOMIC_UMIN_V1_V2_nsa_gfx10	= 15976,
    IMAGE_ATOMIC_UMIN_V1_V2_nsa_gfx11	= 15977,
    IMAGE_ATOMIC_UMIN_V1_V2_si	= 15978,
    IMAGE_ATOMIC_UMIN_V1_V2_vi	= 15979,
    IMAGE_ATOMIC_UMIN_V1_V3_gfx10	= 15980,
    IMAGE_ATOMIC_UMIN_V1_V3_gfx11	= 15981,
    IMAGE_ATOMIC_UMIN_V1_V3_gfx12	= 15982,
    IMAGE_ATOMIC_UMIN_V1_V3_gfx90a	= 15983,
    IMAGE_ATOMIC_UMIN_V1_V3_nsa_gfx10	= 15984,
    IMAGE_ATOMIC_UMIN_V1_V3_nsa_gfx11	= 15985,
    IMAGE_ATOMIC_UMIN_V1_V3_si	= 15986,
    IMAGE_ATOMIC_UMIN_V1_V3_vi	= 15987,
    IMAGE_ATOMIC_UMIN_V1_V4_gfx10	= 15988,
    IMAGE_ATOMIC_UMIN_V1_V4_gfx11	= 15989,
    IMAGE_ATOMIC_UMIN_V1_V4_gfx12	= 15990,
    IMAGE_ATOMIC_UMIN_V1_V4_gfx90a	= 15991,
    IMAGE_ATOMIC_UMIN_V1_V4_nsa_gfx10	= 15992,
    IMAGE_ATOMIC_UMIN_V1_V4_nsa_gfx11	= 15993,
    IMAGE_ATOMIC_UMIN_V1_V4_si	= 15994,
    IMAGE_ATOMIC_UMIN_V1_V4_vi	= 15995,
    IMAGE_ATOMIC_UMIN_V2_V1_gfx10	= 15996,
    IMAGE_ATOMIC_UMIN_V2_V1_gfx11	= 15997,
    IMAGE_ATOMIC_UMIN_V2_V1_gfx12	= 15998,
    IMAGE_ATOMIC_UMIN_V2_V1_gfx90a	= 15999,
    IMAGE_ATOMIC_UMIN_V2_V1_si	= 16000,
    IMAGE_ATOMIC_UMIN_V2_V1_vi	= 16001,
    IMAGE_ATOMIC_UMIN_V2_V2_gfx10	= 16002,
    IMAGE_ATOMIC_UMIN_V2_V2_gfx11	= 16003,
    IMAGE_ATOMIC_UMIN_V2_V2_gfx12	= 16004,
    IMAGE_ATOMIC_UMIN_V2_V2_gfx90a	= 16005,
    IMAGE_ATOMIC_UMIN_V2_V2_nsa_gfx10	= 16006,
    IMAGE_ATOMIC_UMIN_V2_V2_nsa_gfx11	= 16007,
    IMAGE_ATOMIC_UMIN_V2_V2_si	= 16008,
    IMAGE_ATOMIC_UMIN_V2_V2_vi	= 16009,
    IMAGE_ATOMIC_UMIN_V2_V3_gfx10	= 16010,
    IMAGE_ATOMIC_UMIN_V2_V3_gfx11	= 16011,
    IMAGE_ATOMIC_UMIN_V2_V3_gfx12	= 16012,
    IMAGE_ATOMIC_UMIN_V2_V3_gfx90a	= 16013,
    IMAGE_ATOMIC_UMIN_V2_V3_nsa_gfx10	= 16014,
    IMAGE_ATOMIC_UMIN_V2_V3_nsa_gfx11	= 16015,
    IMAGE_ATOMIC_UMIN_V2_V3_si	= 16016,
    IMAGE_ATOMIC_UMIN_V2_V3_vi	= 16017,
    IMAGE_ATOMIC_UMIN_V2_V4_gfx10	= 16018,
    IMAGE_ATOMIC_UMIN_V2_V4_gfx11	= 16019,
    IMAGE_ATOMIC_UMIN_V2_V4_gfx12	= 16020,
    IMAGE_ATOMIC_UMIN_V2_V4_gfx90a	= 16021,
    IMAGE_ATOMIC_UMIN_V2_V4_nsa_gfx10	= 16022,
    IMAGE_ATOMIC_UMIN_V2_V4_nsa_gfx11	= 16023,
    IMAGE_ATOMIC_UMIN_V2_V4_si	= 16024,
    IMAGE_ATOMIC_UMIN_V2_V4_vi	= 16025,
    IMAGE_ATOMIC_UMIN_V3_V1_gfx10	= 16026,
    IMAGE_ATOMIC_UMIN_V3_V1_gfx11	= 16027,
    IMAGE_ATOMIC_UMIN_V3_V1_gfx12	= 16028,
    IMAGE_ATOMIC_UMIN_V3_V1_gfx90a	= 16029,
    IMAGE_ATOMIC_UMIN_V3_V1_si	= 16030,
    IMAGE_ATOMIC_UMIN_V3_V1_vi	= 16031,
    IMAGE_ATOMIC_UMIN_V3_V2_gfx10	= 16032,
    IMAGE_ATOMIC_UMIN_V3_V2_gfx11	= 16033,
    IMAGE_ATOMIC_UMIN_V3_V2_gfx12	= 16034,
    IMAGE_ATOMIC_UMIN_V3_V2_gfx90a	= 16035,
    IMAGE_ATOMIC_UMIN_V3_V2_nsa_gfx10	= 16036,
    IMAGE_ATOMIC_UMIN_V3_V2_nsa_gfx11	= 16037,
    IMAGE_ATOMIC_UMIN_V3_V2_si	= 16038,
    IMAGE_ATOMIC_UMIN_V3_V2_vi	= 16039,
    IMAGE_ATOMIC_UMIN_V3_V3_gfx10	= 16040,
    IMAGE_ATOMIC_UMIN_V3_V3_gfx11	= 16041,
    IMAGE_ATOMIC_UMIN_V3_V3_gfx12	= 16042,
    IMAGE_ATOMIC_UMIN_V3_V3_gfx90a	= 16043,
    IMAGE_ATOMIC_UMIN_V3_V3_nsa_gfx10	= 16044,
    IMAGE_ATOMIC_UMIN_V3_V3_nsa_gfx11	= 16045,
    IMAGE_ATOMIC_UMIN_V3_V3_si	= 16046,
    IMAGE_ATOMIC_UMIN_V3_V3_vi	= 16047,
    IMAGE_ATOMIC_UMIN_V3_V4_gfx10	= 16048,
    IMAGE_ATOMIC_UMIN_V3_V4_gfx11	= 16049,
    IMAGE_ATOMIC_UMIN_V3_V4_gfx12	= 16050,
    IMAGE_ATOMIC_UMIN_V3_V4_gfx90a	= 16051,
    IMAGE_ATOMIC_UMIN_V3_V4_nsa_gfx10	= 16052,
    IMAGE_ATOMIC_UMIN_V3_V4_nsa_gfx11	= 16053,
    IMAGE_ATOMIC_UMIN_V3_V4_si	= 16054,
    IMAGE_ATOMIC_UMIN_V3_V4_vi	= 16055,
    IMAGE_ATOMIC_UMIN_V4_V1_gfx10	= 16056,
    IMAGE_ATOMIC_UMIN_V4_V1_gfx11	= 16057,
    IMAGE_ATOMIC_UMIN_V4_V1_gfx12	= 16058,
    IMAGE_ATOMIC_UMIN_V4_V1_gfx90a	= 16059,
    IMAGE_ATOMIC_UMIN_V4_V1_si	= 16060,
    IMAGE_ATOMIC_UMIN_V4_V1_vi	= 16061,
    IMAGE_ATOMIC_UMIN_V4_V2_gfx10	= 16062,
    IMAGE_ATOMIC_UMIN_V4_V2_gfx11	= 16063,
    IMAGE_ATOMIC_UMIN_V4_V2_gfx12	= 16064,
    IMAGE_ATOMIC_UMIN_V4_V2_gfx90a	= 16065,
    IMAGE_ATOMIC_UMIN_V4_V2_nsa_gfx10	= 16066,
    IMAGE_ATOMIC_UMIN_V4_V2_nsa_gfx11	= 16067,
    IMAGE_ATOMIC_UMIN_V4_V2_si	= 16068,
    IMAGE_ATOMIC_UMIN_V4_V2_vi	= 16069,
    IMAGE_ATOMIC_UMIN_V4_V3_gfx10	= 16070,
    IMAGE_ATOMIC_UMIN_V4_V3_gfx11	= 16071,
    IMAGE_ATOMIC_UMIN_V4_V3_gfx12	= 16072,
    IMAGE_ATOMIC_UMIN_V4_V3_gfx90a	= 16073,
    IMAGE_ATOMIC_UMIN_V4_V3_nsa_gfx10	= 16074,
    IMAGE_ATOMIC_UMIN_V4_V3_nsa_gfx11	= 16075,
    IMAGE_ATOMIC_UMIN_V4_V3_si	= 16076,
    IMAGE_ATOMIC_UMIN_V4_V3_vi	= 16077,
    IMAGE_ATOMIC_UMIN_V4_V4_gfx10	= 16078,
    IMAGE_ATOMIC_UMIN_V4_V4_gfx11	= 16079,
    IMAGE_ATOMIC_UMIN_V4_V4_gfx12	= 16080,
    IMAGE_ATOMIC_UMIN_V4_V4_gfx90a	= 16081,
    IMAGE_ATOMIC_UMIN_V4_V4_nsa_gfx10	= 16082,
    IMAGE_ATOMIC_UMIN_V4_V4_nsa_gfx11	= 16083,
    IMAGE_ATOMIC_UMIN_V4_V4_si	= 16084,
    IMAGE_ATOMIC_UMIN_V4_V4_vi	= 16085,
    IMAGE_ATOMIC_XOR_V1_V1_gfx10	= 16086,
    IMAGE_ATOMIC_XOR_V1_V1_gfx11	= 16087,
    IMAGE_ATOMIC_XOR_V1_V1_gfx12	= 16088,
    IMAGE_ATOMIC_XOR_V1_V1_gfx90a	= 16089,
    IMAGE_ATOMIC_XOR_V1_V1_si	= 16090,
    IMAGE_ATOMIC_XOR_V1_V1_vi	= 16091,
    IMAGE_ATOMIC_XOR_V1_V2_gfx10	= 16092,
    IMAGE_ATOMIC_XOR_V1_V2_gfx11	= 16093,
    IMAGE_ATOMIC_XOR_V1_V2_gfx12	= 16094,
    IMAGE_ATOMIC_XOR_V1_V2_gfx90a	= 16095,
    IMAGE_ATOMIC_XOR_V1_V2_nsa_gfx10	= 16096,
    IMAGE_ATOMIC_XOR_V1_V2_nsa_gfx11	= 16097,
    IMAGE_ATOMIC_XOR_V1_V2_si	= 16098,
    IMAGE_ATOMIC_XOR_V1_V2_vi	= 16099,
    IMAGE_ATOMIC_XOR_V1_V3_gfx10	= 16100,
    IMAGE_ATOMIC_XOR_V1_V3_gfx11	= 16101,
    IMAGE_ATOMIC_XOR_V1_V3_gfx12	= 16102,
    IMAGE_ATOMIC_XOR_V1_V3_gfx90a	= 16103,
    IMAGE_ATOMIC_XOR_V1_V3_nsa_gfx10	= 16104,
    IMAGE_ATOMIC_XOR_V1_V3_nsa_gfx11	= 16105,
    IMAGE_ATOMIC_XOR_V1_V3_si	= 16106,
    IMAGE_ATOMIC_XOR_V1_V3_vi	= 16107,
    IMAGE_ATOMIC_XOR_V1_V4_gfx10	= 16108,
    IMAGE_ATOMIC_XOR_V1_V4_gfx11	= 16109,
    IMAGE_ATOMIC_XOR_V1_V4_gfx12	= 16110,
    IMAGE_ATOMIC_XOR_V1_V4_gfx90a	= 16111,
    IMAGE_ATOMIC_XOR_V1_V4_nsa_gfx10	= 16112,
    IMAGE_ATOMIC_XOR_V1_V4_nsa_gfx11	= 16113,
    IMAGE_ATOMIC_XOR_V1_V4_si	= 16114,
    IMAGE_ATOMIC_XOR_V1_V4_vi	= 16115,
    IMAGE_ATOMIC_XOR_V2_V1_gfx10	= 16116,
    IMAGE_ATOMIC_XOR_V2_V1_gfx11	= 16117,
    IMAGE_ATOMIC_XOR_V2_V1_gfx12	= 16118,
    IMAGE_ATOMIC_XOR_V2_V1_gfx90a	= 16119,
    IMAGE_ATOMIC_XOR_V2_V1_si	= 16120,
    IMAGE_ATOMIC_XOR_V2_V1_vi	= 16121,
    IMAGE_ATOMIC_XOR_V2_V2_gfx10	= 16122,
    IMAGE_ATOMIC_XOR_V2_V2_gfx11	= 16123,
    IMAGE_ATOMIC_XOR_V2_V2_gfx12	= 16124,
    IMAGE_ATOMIC_XOR_V2_V2_gfx90a	= 16125,
    IMAGE_ATOMIC_XOR_V2_V2_nsa_gfx10	= 16126,
    IMAGE_ATOMIC_XOR_V2_V2_nsa_gfx11	= 16127,
    IMAGE_ATOMIC_XOR_V2_V2_si	= 16128,
    IMAGE_ATOMIC_XOR_V2_V2_vi	= 16129,
    IMAGE_ATOMIC_XOR_V2_V3_gfx10	= 16130,
    IMAGE_ATOMIC_XOR_V2_V3_gfx11	= 16131,
    IMAGE_ATOMIC_XOR_V2_V3_gfx12	= 16132,
    IMAGE_ATOMIC_XOR_V2_V3_gfx90a	= 16133,
    IMAGE_ATOMIC_XOR_V2_V3_nsa_gfx10	= 16134,
    IMAGE_ATOMIC_XOR_V2_V3_nsa_gfx11	= 16135,
    IMAGE_ATOMIC_XOR_V2_V3_si	= 16136,
    IMAGE_ATOMIC_XOR_V2_V3_vi	= 16137,
    IMAGE_ATOMIC_XOR_V2_V4_gfx10	= 16138,
    IMAGE_ATOMIC_XOR_V2_V4_gfx11	= 16139,
    IMAGE_ATOMIC_XOR_V2_V4_gfx12	= 16140,
    IMAGE_ATOMIC_XOR_V2_V4_gfx90a	= 16141,
    IMAGE_ATOMIC_XOR_V2_V4_nsa_gfx10	= 16142,
    IMAGE_ATOMIC_XOR_V2_V4_nsa_gfx11	= 16143,
    IMAGE_ATOMIC_XOR_V2_V4_si	= 16144,
    IMAGE_ATOMIC_XOR_V2_V4_vi	= 16145,
    IMAGE_ATOMIC_XOR_V3_V1_gfx10	= 16146,
    IMAGE_ATOMIC_XOR_V3_V1_gfx11	= 16147,
    IMAGE_ATOMIC_XOR_V3_V1_gfx12	= 16148,
    IMAGE_ATOMIC_XOR_V3_V1_gfx90a	= 16149,
    IMAGE_ATOMIC_XOR_V3_V1_si	= 16150,
    IMAGE_ATOMIC_XOR_V3_V1_vi	= 16151,
    IMAGE_ATOMIC_XOR_V3_V2_gfx10	= 16152,
    IMAGE_ATOMIC_XOR_V3_V2_gfx11	= 16153,
    IMAGE_ATOMIC_XOR_V3_V2_gfx12	= 16154,
    IMAGE_ATOMIC_XOR_V3_V2_gfx90a	= 16155,
    IMAGE_ATOMIC_XOR_V3_V2_nsa_gfx10	= 16156,
    IMAGE_ATOMIC_XOR_V3_V2_nsa_gfx11	= 16157,
    IMAGE_ATOMIC_XOR_V3_V2_si	= 16158,
    IMAGE_ATOMIC_XOR_V3_V2_vi	= 16159,
    IMAGE_ATOMIC_XOR_V3_V3_gfx10	= 16160,
    IMAGE_ATOMIC_XOR_V3_V3_gfx11	= 16161,
    IMAGE_ATOMIC_XOR_V3_V3_gfx12	= 16162,
    IMAGE_ATOMIC_XOR_V3_V3_gfx90a	= 16163,
    IMAGE_ATOMIC_XOR_V3_V3_nsa_gfx10	= 16164,
    IMAGE_ATOMIC_XOR_V3_V3_nsa_gfx11	= 16165,
    IMAGE_ATOMIC_XOR_V3_V3_si	= 16166,
    IMAGE_ATOMIC_XOR_V3_V3_vi	= 16167,
    IMAGE_ATOMIC_XOR_V3_V4_gfx10	= 16168,
    IMAGE_ATOMIC_XOR_V3_V4_gfx11	= 16169,
    IMAGE_ATOMIC_XOR_V3_V4_gfx12	= 16170,
    IMAGE_ATOMIC_XOR_V3_V4_gfx90a	= 16171,
    IMAGE_ATOMIC_XOR_V3_V4_nsa_gfx10	= 16172,
    IMAGE_ATOMIC_XOR_V3_V4_nsa_gfx11	= 16173,
    IMAGE_ATOMIC_XOR_V3_V4_si	= 16174,
    IMAGE_ATOMIC_XOR_V3_V4_vi	= 16175,
    IMAGE_ATOMIC_XOR_V4_V1_gfx10	= 16176,
    IMAGE_ATOMIC_XOR_V4_V1_gfx11	= 16177,
    IMAGE_ATOMIC_XOR_V4_V1_gfx12	= 16178,
    IMAGE_ATOMIC_XOR_V4_V1_gfx90a	= 16179,
    IMAGE_ATOMIC_XOR_V4_V1_si	= 16180,
    IMAGE_ATOMIC_XOR_V4_V1_vi	= 16181,
    IMAGE_ATOMIC_XOR_V4_V2_gfx10	= 16182,
    IMAGE_ATOMIC_XOR_V4_V2_gfx11	= 16183,
    IMAGE_ATOMIC_XOR_V4_V2_gfx12	= 16184,
    IMAGE_ATOMIC_XOR_V4_V2_gfx90a	= 16185,
    IMAGE_ATOMIC_XOR_V4_V2_nsa_gfx10	= 16186,
    IMAGE_ATOMIC_XOR_V4_V2_nsa_gfx11	= 16187,
    IMAGE_ATOMIC_XOR_V4_V2_si	= 16188,
    IMAGE_ATOMIC_XOR_V4_V2_vi	= 16189,
    IMAGE_ATOMIC_XOR_V4_V3_gfx10	= 16190,
    IMAGE_ATOMIC_XOR_V4_V3_gfx11	= 16191,
    IMAGE_ATOMIC_XOR_V4_V3_gfx12	= 16192,
    IMAGE_ATOMIC_XOR_V4_V3_gfx90a	= 16193,
    IMAGE_ATOMIC_XOR_V4_V3_nsa_gfx10	= 16194,
    IMAGE_ATOMIC_XOR_V4_V3_nsa_gfx11	= 16195,
    IMAGE_ATOMIC_XOR_V4_V3_si	= 16196,
    IMAGE_ATOMIC_XOR_V4_V3_vi	= 16197,
    IMAGE_ATOMIC_XOR_V4_V4_gfx10	= 16198,
    IMAGE_ATOMIC_XOR_V4_V4_gfx11	= 16199,
    IMAGE_ATOMIC_XOR_V4_V4_gfx12	= 16200,
    IMAGE_ATOMIC_XOR_V4_V4_gfx90a	= 16201,
    IMAGE_ATOMIC_XOR_V4_V4_nsa_gfx10	= 16202,
    IMAGE_ATOMIC_XOR_V4_V4_nsa_gfx11	= 16203,
    IMAGE_ATOMIC_XOR_V4_V4_si	= 16204,
    IMAGE_ATOMIC_XOR_V4_V4_vi	= 16205,
    IMAGE_BVH64_INTERSECT_RAY_a16_gfx12	= 16206,
    IMAGE_BVH64_INTERSECT_RAY_a16_nsa_gfx10	= 16207,
    IMAGE_BVH64_INTERSECT_RAY_a16_nsa_gfx11	= 16208,
    IMAGE_BVH64_INTERSECT_RAY_a16_sa_gfx10	= 16209,
    IMAGE_BVH64_INTERSECT_RAY_a16_sa_gfx11	= 16210,
    IMAGE_BVH64_INTERSECT_RAY_gfx12	= 16211,
    IMAGE_BVH64_INTERSECT_RAY_nsa_gfx10	= 16212,
    IMAGE_BVH64_INTERSECT_RAY_nsa_gfx11	= 16213,
    IMAGE_BVH64_INTERSECT_RAY_sa_gfx10	= 16214,
    IMAGE_BVH64_INTERSECT_RAY_sa_gfx11	= 16215,
    IMAGE_BVH_INTERSECT_RAY_a16_gfx12	= 16216,
    IMAGE_BVH_INTERSECT_RAY_a16_nsa_gfx10	= 16217,
    IMAGE_BVH_INTERSECT_RAY_a16_nsa_gfx11	= 16218,
    IMAGE_BVH_INTERSECT_RAY_a16_sa_gfx10	= 16219,
    IMAGE_BVH_INTERSECT_RAY_a16_sa_gfx11	= 16220,
    IMAGE_BVH_INTERSECT_RAY_gfx12	= 16221,
    IMAGE_BVH_INTERSECT_RAY_nsa_gfx10	= 16222,
    IMAGE_BVH_INTERSECT_RAY_nsa_gfx11	= 16223,
    IMAGE_BVH_INTERSECT_RAY_sa_gfx10	= 16224,
    IMAGE_BVH_INTERSECT_RAY_sa_gfx11	= 16225,
    IMAGE_GATHER4H_V2_V1	= 16226,
    IMAGE_GATHER4H_V2_V1_gfx10	= 16227,
    IMAGE_GATHER4H_V2_V1_gfx11	= 16228,
    IMAGE_GATHER4H_V2_V1_gfx12	= 16229,
    IMAGE_GATHER4H_V2_V2	= 16230,
    IMAGE_GATHER4H_V2_V2_gfx10	= 16231,
    IMAGE_GATHER4H_V2_V2_gfx11	= 16232,
    IMAGE_GATHER4H_V2_V2_gfx12	= 16233,
    IMAGE_GATHER4H_V2_V2_nsa_gfx10	= 16234,
    IMAGE_GATHER4H_V2_V2_nsa_gfx11	= 16235,
    IMAGE_GATHER4H_V2_V3	= 16236,
    IMAGE_GATHER4H_V2_V3_gfx10	= 16237,
    IMAGE_GATHER4H_V2_V3_gfx11	= 16238,
    IMAGE_GATHER4H_V2_V3_gfx12	= 16239,
    IMAGE_GATHER4H_V2_V3_nsa_gfx10	= 16240,
    IMAGE_GATHER4H_V2_V3_nsa_gfx11	= 16241,
    IMAGE_GATHER4H_V2_V4	= 16242,
    IMAGE_GATHER4H_V2_V4_gfx10	= 16243,
    IMAGE_GATHER4H_V2_V4_gfx11	= 16244,
    IMAGE_GATHER4H_V4_V1	= 16245,
    IMAGE_GATHER4H_V4_V1_gfx10	= 16246,
    IMAGE_GATHER4H_V4_V1_gfx11	= 16247,
    IMAGE_GATHER4H_V4_V1_gfx12	= 16248,
    IMAGE_GATHER4H_V4_V2	= 16249,
    IMAGE_GATHER4H_V4_V2_gfx10	= 16250,
    IMAGE_GATHER4H_V4_V2_gfx11	= 16251,
    IMAGE_GATHER4H_V4_V2_gfx12	= 16252,
    IMAGE_GATHER4H_V4_V2_nsa_gfx10	= 16253,
    IMAGE_GATHER4H_V4_V2_nsa_gfx11	= 16254,
    IMAGE_GATHER4H_V4_V3	= 16255,
    IMAGE_GATHER4H_V4_V3_gfx10	= 16256,
    IMAGE_GATHER4H_V4_V3_gfx11	= 16257,
    IMAGE_GATHER4H_V4_V3_gfx12	= 16258,
    IMAGE_GATHER4H_V4_V3_nsa_gfx10	= 16259,
    IMAGE_GATHER4H_V4_V3_nsa_gfx11	= 16260,
    IMAGE_GATHER4H_V4_V4	= 16261,
    IMAGE_GATHER4H_V4_V4_gfx10	= 16262,
    IMAGE_GATHER4H_V4_V4_gfx11	= 16263,
    IMAGE_GATHER4H_V5_V1	= 16264,
    IMAGE_GATHER4H_V5_V1_gfx10	= 16265,
    IMAGE_GATHER4H_V5_V1_gfx11	= 16266,
    IMAGE_GATHER4H_V5_V1_gfx12	= 16267,
    IMAGE_GATHER4H_V5_V2	= 16268,
    IMAGE_GATHER4H_V5_V2_gfx10	= 16269,
    IMAGE_GATHER4H_V5_V2_gfx11	= 16270,
    IMAGE_GATHER4H_V5_V2_gfx12	= 16271,
    IMAGE_GATHER4H_V5_V2_nsa_gfx10	= 16272,
    IMAGE_GATHER4H_V5_V2_nsa_gfx11	= 16273,
    IMAGE_GATHER4H_V5_V3	= 16274,
    IMAGE_GATHER4H_V5_V3_gfx10	= 16275,
    IMAGE_GATHER4H_V5_V3_gfx11	= 16276,
    IMAGE_GATHER4H_V5_V3_gfx12	= 16277,
    IMAGE_GATHER4H_V5_V3_nsa_gfx10	= 16278,
    IMAGE_GATHER4H_V5_V3_nsa_gfx11	= 16279,
    IMAGE_GATHER4H_V5_V4	= 16280,
    IMAGE_GATHER4H_V5_V4_gfx10	= 16281,
    IMAGE_GATHER4H_V5_V4_gfx11	= 16282,
    IMAGE_GATHER4_B_CL_O_V2_V3	= 16283,
    IMAGE_GATHER4_B_CL_O_V2_V3_gfx10	= 16284,
    IMAGE_GATHER4_B_CL_O_V2_V3_nsa_gfx10	= 16285,
    IMAGE_GATHER4_B_CL_O_V2_V4	= 16286,
    IMAGE_GATHER4_B_CL_O_V2_V4_gfx10	= 16287,
    IMAGE_GATHER4_B_CL_O_V2_V4_nsa_gfx10	= 16288,
    IMAGE_GATHER4_B_CL_O_V2_V5	= 16289,
    IMAGE_GATHER4_B_CL_O_V2_V5_gfx10	= 16290,
    IMAGE_GATHER4_B_CL_O_V2_V5_nsa_gfx10	= 16291,
    IMAGE_GATHER4_B_CL_O_V2_V6	= 16292,
    IMAGE_GATHER4_B_CL_O_V2_V6_gfx10	= 16293,
    IMAGE_GATHER4_B_CL_O_V2_V6_nsa_gfx10	= 16294,
    IMAGE_GATHER4_B_CL_O_V2_V8	= 16295,
    IMAGE_GATHER4_B_CL_O_V2_V8_gfx10	= 16296,
    IMAGE_GATHER4_B_CL_O_V4_V3	= 16297,
    IMAGE_GATHER4_B_CL_O_V4_V3_gfx10	= 16298,
    IMAGE_GATHER4_B_CL_O_V4_V3_nsa_gfx10	= 16299,
    IMAGE_GATHER4_B_CL_O_V4_V4	= 16300,
    IMAGE_GATHER4_B_CL_O_V4_V4_gfx10	= 16301,
    IMAGE_GATHER4_B_CL_O_V4_V4_nsa_gfx10	= 16302,
    IMAGE_GATHER4_B_CL_O_V4_V5	= 16303,
    IMAGE_GATHER4_B_CL_O_V4_V5_gfx10	= 16304,
    IMAGE_GATHER4_B_CL_O_V4_V5_nsa_gfx10	= 16305,
    IMAGE_GATHER4_B_CL_O_V4_V6	= 16306,
    IMAGE_GATHER4_B_CL_O_V4_V6_gfx10	= 16307,
    IMAGE_GATHER4_B_CL_O_V4_V6_nsa_gfx10	= 16308,
    IMAGE_GATHER4_B_CL_O_V4_V8	= 16309,
    IMAGE_GATHER4_B_CL_O_V4_V8_gfx10	= 16310,
    IMAGE_GATHER4_B_CL_O_V5_V3	= 16311,
    IMAGE_GATHER4_B_CL_O_V5_V3_gfx10	= 16312,
    IMAGE_GATHER4_B_CL_O_V5_V3_nsa_gfx10	= 16313,
    IMAGE_GATHER4_B_CL_O_V5_V4	= 16314,
    IMAGE_GATHER4_B_CL_O_V5_V4_gfx10	= 16315,
    IMAGE_GATHER4_B_CL_O_V5_V4_nsa_gfx10	= 16316,
    IMAGE_GATHER4_B_CL_O_V5_V5	= 16317,
    IMAGE_GATHER4_B_CL_O_V5_V5_gfx10	= 16318,
    IMAGE_GATHER4_B_CL_O_V5_V5_nsa_gfx10	= 16319,
    IMAGE_GATHER4_B_CL_O_V5_V6	= 16320,
    IMAGE_GATHER4_B_CL_O_V5_V6_gfx10	= 16321,
    IMAGE_GATHER4_B_CL_O_V5_V6_nsa_gfx10	= 16322,
    IMAGE_GATHER4_B_CL_O_V5_V8	= 16323,
    IMAGE_GATHER4_B_CL_O_V5_V8_gfx10	= 16324,
    IMAGE_GATHER4_B_CL_V2_V2	= 16325,
    IMAGE_GATHER4_B_CL_V2_V2_gfx10	= 16326,
    IMAGE_GATHER4_B_CL_V2_V2_gfx11	= 16327,
    IMAGE_GATHER4_B_CL_V2_V2_gfx12	= 16328,
    IMAGE_GATHER4_B_CL_V2_V2_nsa_gfx10	= 16329,
    IMAGE_GATHER4_B_CL_V2_V2_nsa_gfx11	= 16330,
    IMAGE_GATHER4_B_CL_V2_V3	= 16331,
    IMAGE_GATHER4_B_CL_V2_V3_gfx10	= 16332,
    IMAGE_GATHER4_B_CL_V2_V3_gfx11	= 16333,
    IMAGE_GATHER4_B_CL_V2_V3_gfx12	= 16334,
    IMAGE_GATHER4_B_CL_V2_V3_nsa_gfx10	= 16335,
    IMAGE_GATHER4_B_CL_V2_V3_nsa_gfx11	= 16336,
    IMAGE_GATHER4_B_CL_V2_V4	= 16337,
    IMAGE_GATHER4_B_CL_V2_V4_gfx10	= 16338,
    IMAGE_GATHER4_B_CL_V2_V4_gfx11	= 16339,
    IMAGE_GATHER4_B_CL_V2_V4_gfx12	= 16340,
    IMAGE_GATHER4_B_CL_V2_V4_nsa_gfx10	= 16341,
    IMAGE_GATHER4_B_CL_V2_V4_nsa_gfx11	= 16342,
    IMAGE_GATHER4_B_CL_V2_V5	= 16343,
    IMAGE_GATHER4_B_CL_V2_V5_gfx10	= 16344,
    IMAGE_GATHER4_B_CL_V2_V5_gfx11	= 16345,
    IMAGE_GATHER4_B_CL_V2_V5_gfx12	= 16346,
    IMAGE_GATHER4_B_CL_V2_V5_nsa_gfx10	= 16347,
    IMAGE_GATHER4_B_CL_V2_V5_nsa_gfx11	= 16348,
    IMAGE_GATHER4_B_CL_V2_V8	= 16349,
    IMAGE_GATHER4_B_CL_V2_V8_gfx10	= 16350,
    IMAGE_GATHER4_B_CL_V2_V8_gfx11	= 16351,
    IMAGE_GATHER4_B_CL_V4_V2	= 16352,
    IMAGE_GATHER4_B_CL_V4_V2_gfx10	= 16353,
    IMAGE_GATHER4_B_CL_V4_V2_gfx11	= 16354,
    IMAGE_GATHER4_B_CL_V4_V2_gfx12	= 16355,
    IMAGE_GATHER4_B_CL_V4_V2_nsa_gfx10	= 16356,
    IMAGE_GATHER4_B_CL_V4_V2_nsa_gfx11	= 16357,
    IMAGE_GATHER4_B_CL_V4_V3	= 16358,
    IMAGE_GATHER4_B_CL_V4_V3_gfx10	= 16359,
    IMAGE_GATHER4_B_CL_V4_V3_gfx11	= 16360,
    IMAGE_GATHER4_B_CL_V4_V3_gfx12	= 16361,
    IMAGE_GATHER4_B_CL_V4_V3_nsa_gfx10	= 16362,
    IMAGE_GATHER4_B_CL_V4_V3_nsa_gfx11	= 16363,
    IMAGE_GATHER4_B_CL_V4_V4	= 16364,
    IMAGE_GATHER4_B_CL_V4_V4_gfx10	= 16365,
    IMAGE_GATHER4_B_CL_V4_V4_gfx11	= 16366,
    IMAGE_GATHER4_B_CL_V4_V4_gfx12	= 16367,
    IMAGE_GATHER4_B_CL_V4_V4_nsa_gfx10	= 16368,
    IMAGE_GATHER4_B_CL_V4_V4_nsa_gfx11	= 16369,
    IMAGE_GATHER4_B_CL_V4_V5	= 16370,
    IMAGE_GATHER4_B_CL_V4_V5_gfx10	= 16371,
    IMAGE_GATHER4_B_CL_V4_V5_gfx11	= 16372,
    IMAGE_GATHER4_B_CL_V4_V5_gfx12	= 16373,
    IMAGE_GATHER4_B_CL_V4_V5_nsa_gfx10	= 16374,
    IMAGE_GATHER4_B_CL_V4_V5_nsa_gfx11	= 16375,
    IMAGE_GATHER4_B_CL_V4_V8	= 16376,
    IMAGE_GATHER4_B_CL_V4_V8_gfx10	= 16377,
    IMAGE_GATHER4_B_CL_V4_V8_gfx11	= 16378,
    IMAGE_GATHER4_B_CL_V5_V2	= 16379,
    IMAGE_GATHER4_B_CL_V5_V2_gfx10	= 16380,
    IMAGE_GATHER4_B_CL_V5_V2_gfx11	= 16381,
    IMAGE_GATHER4_B_CL_V5_V2_gfx12	= 16382,
    IMAGE_GATHER4_B_CL_V5_V2_nsa_gfx10	= 16383,
    IMAGE_GATHER4_B_CL_V5_V2_nsa_gfx11	= 16384,
    IMAGE_GATHER4_B_CL_V5_V3	= 16385,
    IMAGE_GATHER4_B_CL_V5_V3_gfx10	= 16386,
    IMAGE_GATHER4_B_CL_V5_V3_gfx11	= 16387,
    IMAGE_GATHER4_B_CL_V5_V3_gfx12	= 16388,
    IMAGE_GATHER4_B_CL_V5_V3_nsa_gfx10	= 16389,
    IMAGE_GATHER4_B_CL_V5_V3_nsa_gfx11	= 16390,
    IMAGE_GATHER4_B_CL_V5_V4	= 16391,
    IMAGE_GATHER4_B_CL_V5_V4_gfx10	= 16392,
    IMAGE_GATHER4_B_CL_V5_V4_gfx11	= 16393,
    IMAGE_GATHER4_B_CL_V5_V4_gfx12	= 16394,
    IMAGE_GATHER4_B_CL_V5_V4_nsa_gfx10	= 16395,
    IMAGE_GATHER4_B_CL_V5_V4_nsa_gfx11	= 16396,
    IMAGE_GATHER4_B_CL_V5_V5	= 16397,
    IMAGE_GATHER4_B_CL_V5_V5_gfx10	= 16398,
    IMAGE_GATHER4_B_CL_V5_V5_gfx11	= 16399,
    IMAGE_GATHER4_B_CL_V5_V5_gfx12	= 16400,
    IMAGE_GATHER4_B_CL_V5_V5_nsa_gfx10	= 16401,
    IMAGE_GATHER4_B_CL_V5_V5_nsa_gfx11	= 16402,
    IMAGE_GATHER4_B_CL_V5_V8	= 16403,
    IMAGE_GATHER4_B_CL_V5_V8_gfx10	= 16404,
    IMAGE_GATHER4_B_CL_V5_V8_gfx11	= 16405,
    IMAGE_GATHER4_B_O_V2_V3	= 16406,
    IMAGE_GATHER4_B_O_V2_V3_gfx10	= 16407,
    IMAGE_GATHER4_B_O_V2_V3_nsa_gfx10	= 16408,
    IMAGE_GATHER4_B_O_V2_V4	= 16409,
    IMAGE_GATHER4_B_O_V2_V4_gfx10	= 16410,
    IMAGE_GATHER4_B_O_V2_V4_nsa_gfx10	= 16411,
    IMAGE_GATHER4_B_O_V2_V5	= 16412,
    IMAGE_GATHER4_B_O_V2_V5_gfx10	= 16413,
    IMAGE_GATHER4_B_O_V2_V5_nsa_gfx10	= 16414,
    IMAGE_GATHER4_B_O_V2_V8	= 16415,
    IMAGE_GATHER4_B_O_V2_V8_gfx10	= 16416,
    IMAGE_GATHER4_B_O_V4_V3	= 16417,
    IMAGE_GATHER4_B_O_V4_V3_gfx10	= 16418,
    IMAGE_GATHER4_B_O_V4_V3_nsa_gfx10	= 16419,
    IMAGE_GATHER4_B_O_V4_V4	= 16420,
    IMAGE_GATHER4_B_O_V4_V4_gfx10	= 16421,
    IMAGE_GATHER4_B_O_V4_V4_nsa_gfx10	= 16422,
    IMAGE_GATHER4_B_O_V4_V5	= 16423,
    IMAGE_GATHER4_B_O_V4_V5_gfx10	= 16424,
    IMAGE_GATHER4_B_O_V4_V5_nsa_gfx10	= 16425,
    IMAGE_GATHER4_B_O_V4_V8	= 16426,
    IMAGE_GATHER4_B_O_V4_V8_gfx10	= 16427,
    IMAGE_GATHER4_B_O_V5_V3	= 16428,
    IMAGE_GATHER4_B_O_V5_V3_gfx10	= 16429,
    IMAGE_GATHER4_B_O_V5_V3_nsa_gfx10	= 16430,
    IMAGE_GATHER4_B_O_V5_V4	= 16431,
    IMAGE_GATHER4_B_O_V5_V4_gfx10	= 16432,
    IMAGE_GATHER4_B_O_V5_V4_nsa_gfx10	= 16433,
    IMAGE_GATHER4_B_O_V5_V5	= 16434,
    IMAGE_GATHER4_B_O_V5_V5_gfx10	= 16435,
    IMAGE_GATHER4_B_O_V5_V5_nsa_gfx10	= 16436,
    IMAGE_GATHER4_B_O_V5_V8	= 16437,
    IMAGE_GATHER4_B_O_V5_V8_gfx10	= 16438,
    IMAGE_GATHER4_B_V2_V2	= 16439,
    IMAGE_GATHER4_B_V2_V2_gfx10	= 16440,
    IMAGE_GATHER4_B_V2_V2_gfx11	= 16441,
    IMAGE_GATHER4_B_V2_V2_gfx12	= 16442,
    IMAGE_GATHER4_B_V2_V2_nsa_gfx10	= 16443,
    IMAGE_GATHER4_B_V2_V2_nsa_gfx11	= 16444,
    IMAGE_GATHER4_B_V2_V3	= 16445,
    IMAGE_GATHER4_B_V2_V3_gfx10	= 16446,
    IMAGE_GATHER4_B_V2_V3_gfx11	= 16447,
    IMAGE_GATHER4_B_V2_V3_gfx12	= 16448,
    IMAGE_GATHER4_B_V2_V3_nsa_gfx10	= 16449,
    IMAGE_GATHER4_B_V2_V3_nsa_gfx11	= 16450,
    IMAGE_GATHER4_B_V2_V4	= 16451,
    IMAGE_GATHER4_B_V2_V4_gfx10	= 16452,
    IMAGE_GATHER4_B_V2_V4_gfx11	= 16453,
    IMAGE_GATHER4_B_V2_V4_gfx12	= 16454,
    IMAGE_GATHER4_B_V2_V4_nsa_gfx10	= 16455,
    IMAGE_GATHER4_B_V2_V4_nsa_gfx11	= 16456,
    IMAGE_GATHER4_B_V4_V2	= 16457,
    IMAGE_GATHER4_B_V4_V2_gfx10	= 16458,
    IMAGE_GATHER4_B_V4_V2_gfx11	= 16459,
    IMAGE_GATHER4_B_V4_V2_gfx12	= 16460,
    IMAGE_GATHER4_B_V4_V2_nsa_gfx10	= 16461,
    IMAGE_GATHER4_B_V4_V2_nsa_gfx11	= 16462,
    IMAGE_GATHER4_B_V4_V3	= 16463,
    IMAGE_GATHER4_B_V4_V3_gfx10	= 16464,
    IMAGE_GATHER4_B_V4_V3_gfx11	= 16465,
    IMAGE_GATHER4_B_V4_V3_gfx12	= 16466,
    IMAGE_GATHER4_B_V4_V3_nsa_gfx10	= 16467,
    IMAGE_GATHER4_B_V4_V3_nsa_gfx11	= 16468,
    IMAGE_GATHER4_B_V4_V4	= 16469,
    IMAGE_GATHER4_B_V4_V4_gfx10	= 16470,
    IMAGE_GATHER4_B_V4_V4_gfx11	= 16471,
    IMAGE_GATHER4_B_V4_V4_gfx12	= 16472,
    IMAGE_GATHER4_B_V4_V4_nsa_gfx10	= 16473,
    IMAGE_GATHER4_B_V4_V4_nsa_gfx11	= 16474,
    IMAGE_GATHER4_B_V5_V2	= 16475,
    IMAGE_GATHER4_B_V5_V2_gfx10	= 16476,
    IMAGE_GATHER4_B_V5_V2_gfx11	= 16477,
    IMAGE_GATHER4_B_V5_V2_gfx12	= 16478,
    IMAGE_GATHER4_B_V5_V2_nsa_gfx10	= 16479,
    IMAGE_GATHER4_B_V5_V2_nsa_gfx11	= 16480,
    IMAGE_GATHER4_B_V5_V3	= 16481,
    IMAGE_GATHER4_B_V5_V3_gfx10	= 16482,
    IMAGE_GATHER4_B_V5_V3_gfx11	= 16483,
    IMAGE_GATHER4_B_V5_V3_gfx12	= 16484,
    IMAGE_GATHER4_B_V5_V3_nsa_gfx10	= 16485,
    IMAGE_GATHER4_B_V5_V3_nsa_gfx11	= 16486,
    IMAGE_GATHER4_B_V5_V4	= 16487,
    IMAGE_GATHER4_B_V5_V4_gfx10	= 16488,
    IMAGE_GATHER4_B_V5_V4_gfx11	= 16489,
    IMAGE_GATHER4_B_V5_V4_gfx12	= 16490,
    IMAGE_GATHER4_B_V5_V4_nsa_gfx10	= 16491,
    IMAGE_GATHER4_B_V5_V4_nsa_gfx11	= 16492,
    IMAGE_GATHER4_CL_O_V2_V2	= 16493,
    IMAGE_GATHER4_CL_O_V2_V2_gfx10	= 16494,
    IMAGE_GATHER4_CL_O_V2_V2_nsa_gfx10	= 16495,
    IMAGE_GATHER4_CL_O_V2_V3	= 16496,
    IMAGE_GATHER4_CL_O_V2_V3_gfx10	= 16497,
    IMAGE_GATHER4_CL_O_V2_V3_nsa_gfx10	= 16498,
    IMAGE_GATHER4_CL_O_V2_V4	= 16499,
    IMAGE_GATHER4_CL_O_V2_V4_gfx10	= 16500,
    IMAGE_GATHER4_CL_O_V2_V4_nsa_gfx10	= 16501,
    IMAGE_GATHER4_CL_O_V2_V5	= 16502,
    IMAGE_GATHER4_CL_O_V2_V5_gfx10	= 16503,
    IMAGE_GATHER4_CL_O_V2_V5_nsa_gfx10	= 16504,
    IMAGE_GATHER4_CL_O_V2_V8	= 16505,
    IMAGE_GATHER4_CL_O_V2_V8_gfx10	= 16506,
    IMAGE_GATHER4_CL_O_V4_V2	= 16507,
    IMAGE_GATHER4_CL_O_V4_V2_gfx10	= 16508,
    IMAGE_GATHER4_CL_O_V4_V2_nsa_gfx10	= 16509,
    IMAGE_GATHER4_CL_O_V4_V3	= 16510,
    IMAGE_GATHER4_CL_O_V4_V3_gfx10	= 16511,
    IMAGE_GATHER4_CL_O_V4_V3_nsa_gfx10	= 16512,
    IMAGE_GATHER4_CL_O_V4_V4	= 16513,
    IMAGE_GATHER4_CL_O_V4_V4_gfx10	= 16514,
    IMAGE_GATHER4_CL_O_V4_V4_nsa_gfx10	= 16515,
    IMAGE_GATHER4_CL_O_V4_V5	= 16516,
    IMAGE_GATHER4_CL_O_V4_V5_gfx10	= 16517,
    IMAGE_GATHER4_CL_O_V4_V5_nsa_gfx10	= 16518,
    IMAGE_GATHER4_CL_O_V4_V8	= 16519,
    IMAGE_GATHER4_CL_O_V4_V8_gfx10	= 16520,
    IMAGE_GATHER4_CL_O_V5_V2	= 16521,
    IMAGE_GATHER4_CL_O_V5_V2_gfx10	= 16522,
    IMAGE_GATHER4_CL_O_V5_V2_nsa_gfx10	= 16523,
    IMAGE_GATHER4_CL_O_V5_V3	= 16524,
    IMAGE_GATHER4_CL_O_V5_V3_gfx10	= 16525,
    IMAGE_GATHER4_CL_O_V5_V3_nsa_gfx10	= 16526,
    IMAGE_GATHER4_CL_O_V5_V4	= 16527,
    IMAGE_GATHER4_CL_O_V5_V4_gfx10	= 16528,
    IMAGE_GATHER4_CL_O_V5_V4_nsa_gfx10	= 16529,
    IMAGE_GATHER4_CL_O_V5_V5	= 16530,
    IMAGE_GATHER4_CL_O_V5_V5_gfx10	= 16531,
    IMAGE_GATHER4_CL_O_V5_V5_nsa_gfx10	= 16532,
    IMAGE_GATHER4_CL_O_V5_V8	= 16533,
    IMAGE_GATHER4_CL_O_V5_V8_gfx10	= 16534,
    IMAGE_GATHER4_CL_V2_V1	= 16535,
    IMAGE_GATHER4_CL_V2_V1_gfx10	= 16536,
    IMAGE_GATHER4_CL_V2_V1_gfx11	= 16537,
    IMAGE_GATHER4_CL_V2_V1_gfx12	= 16538,
    IMAGE_GATHER4_CL_V2_V2	= 16539,
    IMAGE_GATHER4_CL_V2_V2_gfx10	= 16540,
    IMAGE_GATHER4_CL_V2_V2_gfx11	= 16541,
    IMAGE_GATHER4_CL_V2_V2_gfx12	= 16542,
    IMAGE_GATHER4_CL_V2_V2_nsa_gfx10	= 16543,
    IMAGE_GATHER4_CL_V2_V2_nsa_gfx11	= 16544,
    IMAGE_GATHER4_CL_V2_V3	= 16545,
    IMAGE_GATHER4_CL_V2_V3_gfx10	= 16546,
    IMAGE_GATHER4_CL_V2_V3_gfx11	= 16547,
    IMAGE_GATHER4_CL_V2_V3_gfx12	= 16548,
    IMAGE_GATHER4_CL_V2_V3_nsa_gfx10	= 16549,
    IMAGE_GATHER4_CL_V2_V3_nsa_gfx11	= 16550,
    IMAGE_GATHER4_CL_V2_V4	= 16551,
    IMAGE_GATHER4_CL_V2_V4_gfx10	= 16552,
    IMAGE_GATHER4_CL_V2_V4_gfx11	= 16553,
    IMAGE_GATHER4_CL_V2_V4_gfx12	= 16554,
    IMAGE_GATHER4_CL_V2_V4_nsa_gfx10	= 16555,
    IMAGE_GATHER4_CL_V2_V4_nsa_gfx11	= 16556,
    IMAGE_GATHER4_CL_V4_V1	= 16557,
    IMAGE_GATHER4_CL_V4_V1_gfx10	= 16558,
    IMAGE_GATHER4_CL_V4_V1_gfx11	= 16559,
    IMAGE_GATHER4_CL_V4_V1_gfx12	= 16560,
    IMAGE_GATHER4_CL_V4_V2	= 16561,
    IMAGE_GATHER4_CL_V4_V2_gfx10	= 16562,
    IMAGE_GATHER4_CL_V4_V2_gfx11	= 16563,
    IMAGE_GATHER4_CL_V4_V2_gfx12	= 16564,
    IMAGE_GATHER4_CL_V4_V2_nsa_gfx10	= 16565,
    IMAGE_GATHER4_CL_V4_V2_nsa_gfx11	= 16566,
    IMAGE_GATHER4_CL_V4_V3	= 16567,
    IMAGE_GATHER4_CL_V4_V3_gfx10	= 16568,
    IMAGE_GATHER4_CL_V4_V3_gfx11	= 16569,
    IMAGE_GATHER4_CL_V4_V3_gfx12	= 16570,
    IMAGE_GATHER4_CL_V4_V3_nsa_gfx10	= 16571,
    IMAGE_GATHER4_CL_V4_V3_nsa_gfx11	= 16572,
    IMAGE_GATHER4_CL_V4_V4	= 16573,
    IMAGE_GATHER4_CL_V4_V4_gfx10	= 16574,
    IMAGE_GATHER4_CL_V4_V4_gfx11	= 16575,
    IMAGE_GATHER4_CL_V4_V4_gfx12	= 16576,
    IMAGE_GATHER4_CL_V4_V4_nsa_gfx10	= 16577,
    IMAGE_GATHER4_CL_V4_V4_nsa_gfx11	= 16578,
    IMAGE_GATHER4_CL_V5_V1	= 16579,
    IMAGE_GATHER4_CL_V5_V1_gfx10	= 16580,
    IMAGE_GATHER4_CL_V5_V1_gfx11	= 16581,
    IMAGE_GATHER4_CL_V5_V1_gfx12	= 16582,
    IMAGE_GATHER4_CL_V5_V2	= 16583,
    IMAGE_GATHER4_CL_V5_V2_gfx10	= 16584,
    IMAGE_GATHER4_CL_V5_V2_gfx11	= 16585,
    IMAGE_GATHER4_CL_V5_V2_gfx12	= 16586,
    IMAGE_GATHER4_CL_V5_V2_nsa_gfx10	= 16587,
    IMAGE_GATHER4_CL_V5_V2_nsa_gfx11	= 16588,
    IMAGE_GATHER4_CL_V5_V3	= 16589,
    IMAGE_GATHER4_CL_V5_V3_gfx10	= 16590,
    IMAGE_GATHER4_CL_V5_V3_gfx11	= 16591,
    IMAGE_GATHER4_CL_V5_V3_gfx12	= 16592,
    IMAGE_GATHER4_CL_V5_V3_nsa_gfx10	= 16593,
    IMAGE_GATHER4_CL_V5_V3_nsa_gfx11	= 16594,
    IMAGE_GATHER4_CL_V5_V4	= 16595,
    IMAGE_GATHER4_CL_V5_V4_gfx10	= 16596,
    IMAGE_GATHER4_CL_V5_V4_gfx11	= 16597,
    IMAGE_GATHER4_CL_V5_V4_gfx12	= 16598,
    IMAGE_GATHER4_CL_V5_V4_nsa_gfx10	= 16599,
    IMAGE_GATHER4_CL_V5_V4_nsa_gfx11	= 16600,
    IMAGE_GATHER4_C_B_CL_O_V2_V4	= 16601,
    IMAGE_GATHER4_C_B_CL_O_V2_V4_gfx10	= 16602,
    IMAGE_GATHER4_C_B_CL_O_V2_V4_nsa_gfx10	= 16603,
    IMAGE_GATHER4_C_B_CL_O_V2_V5	= 16604,
    IMAGE_GATHER4_C_B_CL_O_V2_V5_gfx10	= 16605,
    IMAGE_GATHER4_C_B_CL_O_V2_V5_nsa_gfx10	= 16606,
    IMAGE_GATHER4_C_B_CL_O_V2_V6	= 16607,
    IMAGE_GATHER4_C_B_CL_O_V2_V6_gfx10	= 16608,
    IMAGE_GATHER4_C_B_CL_O_V2_V6_nsa_gfx10	= 16609,
    IMAGE_GATHER4_C_B_CL_O_V2_V7	= 16610,
    IMAGE_GATHER4_C_B_CL_O_V2_V7_gfx10	= 16611,
    IMAGE_GATHER4_C_B_CL_O_V2_V7_nsa_gfx10	= 16612,
    IMAGE_GATHER4_C_B_CL_O_V2_V8	= 16613,
    IMAGE_GATHER4_C_B_CL_O_V2_V8_gfx10	= 16614,
    IMAGE_GATHER4_C_B_CL_O_V4_V4	= 16615,
    IMAGE_GATHER4_C_B_CL_O_V4_V4_gfx10	= 16616,
    IMAGE_GATHER4_C_B_CL_O_V4_V4_nsa_gfx10	= 16617,
    IMAGE_GATHER4_C_B_CL_O_V4_V5	= 16618,
    IMAGE_GATHER4_C_B_CL_O_V4_V5_gfx10	= 16619,
    IMAGE_GATHER4_C_B_CL_O_V4_V5_nsa_gfx10	= 16620,
    IMAGE_GATHER4_C_B_CL_O_V4_V6	= 16621,
    IMAGE_GATHER4_C_B_CL_O_V4_V6_gfx10	= 16622,
    IMAGE_GATHER4_C_B_CL_O_V4_V6_nsa_gfx10	= 16623,
    IMAGE_GATHER4_C_B_CL_O_V4_V7	= 16624,
    IMAGE_GATHER4_C_B_CL_O_V4_V7_gfx10	= 16625,
    IMAGE_GATHER4_C_B_CL_O_V4_V7_nsa_gfx10	= 16626,
    IMAGE_GATHER4_C_B_CL_O_V4_V8	= 16627,
    IMAGE_GATHER4_C_B_CL_O_V4_V8_gfx10	= 16628,
    IMAGE_GATHER4_C_B_CL_O_V5_V4	= 16629,
    IMAGE_GATHER4_C_B_CL_O_V5_V4_gfx10	= 16630,
    IMAGE_GATHER4_C_B_CL_O_V5_V4_nsa_gfx10	= 16631,
    IMAGE_GATHER4_C_B_CL_O_V5_V5	= 16632,
    IMAGE_GATHER4_C_B_CL_O_V5_V5_gfx10	= 16633,
    IMAGE_GATHER4_C_B_CL_O_V5_V5_nsa_gfx10	= 16634,
    IMAGE_GATHER4_C_B_CL_O_V5_V6	= 16635,
    IMAGE_GATHER4_C_B_CL_O_V5_V6_gfx10	= 16636,
    IMAGE_GATHER4_C_B_CL_O_V5_V6_nsa_gfx10	= 16637,
    IMAGE_GATHER4_C_B_CL_O_V5_V7	= 16638,
    IMAGE_GATHER4_C_B_CL_O_V5_V7_gfx10	= 16639,
    IMAGE_GATHER4_C_B_CL_O_V5_V7_nsa_gfx10	= 16640,
    IMAGE_GATHER4_C_B_CL_O_V5_V8	= 16641,
    IMAGE_GATHER4_C_B_CL_O_V5_V8_gfx10	= 16642,
    IMAGE_GATHER4_C_B_CL_V2_V3	= 16643,
    IMAGE_GATHER4_C_B_CL_V2_V3_gfx10	= 16644,
    IMAGE_GATHER4_C_B_CL_V2_V3_gfx11	= 16645,
    IMAGE_GATHER4_C_B_CL_V2_V3_gfx12	= 16646,
    IMAGE_GATHER4_C_B_CL_V2_V3_nsa_gfx10	= 16647,
    IMAGE_GATHER4_C_B_CL_V2_V3_nsa_gfx11	= 16648,
    IMAGE_GATHER4_C_B_CL_V2_V4	= 16649,
    IMAGE_GATHER4_C_B_CL_V2_V4_gfx10	= 16650,
    IMAGE_GATHER4_C_B_CL_V2_V4_gfx11	= 16651,
    IMAGE_GATHER4_C_B_CL_V2_V4_gfx12	= 16652,
    IMAGE_GATHER4_C_B_CL_V2_V4_nsa_gfx10	= 16653,
    IMAGE_GATHER4_C_B_CL_V2_V4_nsa_gfx11	= 16654,
    IMAGE_GATHER4_C_B_CL_V2_V5	= 16655,
    IMAGE_GATHER4_C_B_CL_V2_V5_gfx10	= 16656,
    IMAGE_GATHER4_C_B_CL_V2_V5_gfx11	= 16657,
    IMAGE_GATHER4_C_B_CL_V2_V5_gfx12	= 16658,
    IMAGE_GATHER4_C_B_CL_V2_V5_nsa_gfx10	= 16659,
    IMAGE_GATHER4_C_B_CL_V2_V5_nsa_gfx11	= 16660,
    IMAGE_GATHER4_C_B_CL_V2_V6	= 16661,
    IMAGE_GATHER4_C_B_CL_V2_V6_gfx10	= 16662,
    IMAGE_GATHER4_C_B_CL_V2_V6_gfx11	= 16663,
    IMAGE_GATHER4_C_B_CL_V2_V6_gfx12	= 16664,
    IMAGE_GATHER4_C_B_CL_V2_V6_nsa_gfx10	= 16665,
    IMAGE_GATHER4_C_B_CL_V2_V6_nsa_gfx11	= 16666,
    IMAGE_GATHER4_C_B_CL_V2_V8	= 16667,
    IMAGE_GATHER4_C_B_CL_V2_V8_gfx10	= 16668,
    IMAGE_GATHER4_C_B_CL_V2_V8_gfx11	= 16669,
    IMAGE_GATHER4_C_B_CL_V4_V3	= 16670,
    IMAGE_GATHER4_C_B_CL_V4_V3_gfx10	= 16671,
    IMAGE_GATHER4_C_B_CL_V4_V3_gfx11	= 16672,
    IMAGE_GATHER4_C_B_CL_V4_V3_gfx12	= 16673,
    IMAGE_GATHER4_C_B_CL_V4_V3_nsa_gfx10	= 16674,
    IMAGE_GATHER4_C_B_CL_V4_V3_nsa_gfx11	= 16675,
    IMAGE_GATHER4_C_B_CL_V4_V4	= 16676,
    IMAGE_GATHER4_C_B_CL_V4_V4_gfx10	= 16677,
    IMAGE_GATHER4_C_B_CL_V4_V4_gfx11	= 16678,
    IMAGE_GATHER4_C_B_CL_V4_V4_gfx12	= 16679,
    IMAGE_GATHER4_C_B_CL_V4_V4_nsa_gfx10	= 16680,
    IMAGE_GATHER4_C_B_CL_V4_V4_nsa_gfx11	= 16681,
    IMAGE_GATHER4_C_B_CL_V4_V5	= 16682,
    IMAGE_GATHER4_C_B_CL_V4_V5_gfx10	= 16683,
    IMAGE_GATHER4_C_B_CL_V4_V5_gfx11	= 16684,
    IMAGE_GATHER4_C_B_CL_V4_V5_gfx12	= 16685,
    IMAGE_GATHER4_C_B_CL_V4_V5_nsa_gfx10	= 16686,
    IMAGE_GATHER4_C_B_CL_V4_V5_nsa_gfx11	= 16687,
    IMAGE_GATHER4_C_B_CL_V4_V6	= 16688,
    IMAGE_GATHER4_C_B_CL_V4_V6_gfx10	= 16689,
    IMAGE_GATHER4_C_B_CL_V4_V6_gfx11	= 16690,
    IMAGE_GATHER4_C_B_CL_V4_V6_gfx12	= 16691,
    IMAGE_GATHER4_C_B_CL_V4_V6_nsa_gfx10	= 16692,
    IMAGE_GATHER4_C_B_CL_V4_V6_nsa_gfx11	= 16693,
    IMAGE_GATHER4_C_B_CL_V4_V8	= 16694,
    IMAGE_GATHER4_C_B_CL_V4_V8_gfx10	= 16695,
    IMAGE_GATHER4_C_B_CL_V4_V8_gfx11	= 16696,
    IMAGE_GATHER4_C_B_CL_V5_V3	= 16697,
    IMAGE_GATHER4_C_B_CL_V5_V3_gfx10	= 16698,
    IMAGE_GATHER4_C_B_CL_V5_V3_gfx11	= 16699,
    IMAGE_GATHER4_C_B_CL_V5_V3_gfx12	= 16700,
    IMAGE_GATHER4_C_B_CL_V5_V3_nsa_gfx10	= 16701,
    IMAGE_GATHER4_C_B_CL_V5_V3_nsa_gfx11	= 16702,
    IMAGE_GATHER4_C_B_CL_V5_V4	= 16703,
    IMAGE_GATHER4_C_B_CL_V5_V4_gfx10	= 16704,
    IMAGE_GATHER4_C_B_CL_V5_V4_gfx11	= 16705,
    IMAGE_GATHER4_C_B_CL_V5_V4_gfx12	= 16706,
    IMAGE_GATHER4_C_B_CL_V5_V4_nsa_gfx10	= 16707,
    IMAGE_GATHER4_C_B_CL_V5_V4_nsa_gfx11	= 16708,
    IMAGE_GATHER4_C_B_CL_V5_V5	= 16709,
    IMAGE_GATHER4_C_B_CL_V5_V5_gfx10	= 16710,
    IMAGE_GATHER4_C_B_CL_V5_V5_gfx11	= 16711,
    IMAGE_GATHER4_C_B_CL_V5_V5_gfx12	= 16712,
    IMAGE_GATHER4_C_B_CL_V5_V5_nsa_gfx10	= 16713,
    IMAGE_GATHER4_C_B_CL_V5_V5_nsa_gfx11	= 16714,
    IMAGE_GATHER4_C_B_CL_V5_V6	= 16715,
    IMAGE_GATHER4_C_B_CL_V5_V6_gfx10	= 16716,
    IMAGE_GATHER4_C_B_CL_V5_V6_gfx11	= 16717,
    IMAGE_GATHER4_C_B_CL_V5_V6_gfx12	= 16718,
    IMAGE_GATHER4_C_B_CL_V5_V6_nsa_gfx10	= 16719,
    IMAGE_GATHER4_C_B_CL_V5_V6_nsa_gfx11	= 16720,
    IMAGE_GATHER4_C_B_CL_V5_V8	= 16721,
    IMAGE_GATHER4_C_B_CL_V5_V8_gfx10	= 16722,
    IMAGE_GATHER4_C_B_CL_V5_V8_gfx11	= 16723,
    IMAGE_GATHER4_C_B_O_V2_V4	= 16724,
    IMAGE_GATHER4_C_B_O_V2_V4_gfx10	= 16725,
    IMAGE_GATHER4_C_B_O_V2_V4_nsa_gfx10	= 16726,
    IMAGE_GATHER4_C_B_O_V2_V5	= 16727,
    IMAGE_GATHER4_C_B_O_V2_V5_gfx10	= 16728,
    IMAGE_GATHER4_C_B_O_V2_V5_nsa_gfx10	= 16729,
    IMAGE_GATHER4_C_B_O_V2_V6	= 16730,
    IMAGE_GATHER4_C_B_O_V2_V6_gfx10	= 16731,
    IMAGE_GATHER4_C_B_O_V2_V6_nsa_gfx10	= 16732,
    IMAGE_GATHER4_C_B_O_V2_V8	= 16733,
    IMAGE_GATHER4_C_B_O_V2_V8_gfx10	= 16734,
    IMAGE_GATHER4_C_B_O_V4_V4	= 16735,
    IMAGE_GATHER4_C_B_O_V4_V4_gfx10	= 16736,
    IMAGE_GATHER4_C_B_O_V4_V4_nsa_gfx10	= 16737,
    IMAGE_GATHER4_C_B_O_V4_V5	= 16738,
    IMAGE_GATHER4_C_B_O_V4_V5_gfx10	= 16739,
    IMAGE_GATHER4_C_B_O_V4_V5_nsa_gfx10	= 16740,
    IMAGE_GATHER4_C_B_O_V4_V6	= 16741,
    IMAGE_GATHER4_C_B_O_V4_V6_gfx10	= 16742,
    IMAGE_GATHER4_C_B_O_V4_V6_nsa_gfx10	= 16743,
    IMAGE_GATHER4_C_B_O_V4_V8	= 16744,
    IMAGE_GATHER4_C_B_O_V4_V8_gfx10	= 16745,
    IMAGE_GATHER4_C_B_O_V5_V4	= 16746,
    IMAGE_GATHER4_C_B_O_V5_V4_gfx10	= 16747,
    IMAGE_GATHER4_C_B_O_V5_V4_nsa_gfx10	= 16748,
    IMAGE_GATHER4_C_B_O_V5_V5	= 16749,
    IMAGE_GATHER4_C_B_O_V5_V5_gfx10	= 16750,
    IMAGE_GATHER4_C_B_O_V5_V5_nsa_gfx10	= 16751,
    IMAGE_GATHER4_C_B_O_V5_V6	= 16752,
    IMAGE_GATHER4_C_B_O_V5_V6_gfx10	= 16753,
    IMAGE_GATHER4_C_B_O_V5_V6_nsa_gfx10	= 16754,
    IMAGE_GATHER4_C_B_O_V5_V8	= 16755,
    IMAGE_GATHER4_C_B_O_V5_V8_gfx10	= 16756,
    IMAGE_GATHER4_C_B_V2_V3	= 16757,
    IMAGE_GATHER4_C_B_V2_V3_gfx10	= 16758,
    IMAGE_GATHER4_C_B_V2_V3_gfx11	= 16759,
    IMAGE_GATHER4_C_B_V2_V3_gfx12	= 16760,
    IMAGE_GATHER4_C_B_V2_V3_nsa_gfx10	= 16761,
    IMAGE_GATHER4_C_B_V2_V3_nsa_gfx11	= 16762,
    IMAGE_GATHER4_C_B_V2_V4	= 16763,
    IMAGE_GATHER4_C_B_V2_V4_gfx10	= 16764,
    IMAGE_GATHER4_C_B_V2_V4_gfx11	= 16765,
    IMAGE_GATHER4_C_B_V2_V4_gfx12	= 16766,
    IMAGE_GATHER4_C_B_V2_V4_nsa_gfx10	= 16767,
    IMAGE_GATHER4_C_B_V2_V4_nsa_gfx11	= 16768,
    IMAGE_GATHER4_C_B_V2_V5	= 16769,
    IMAGE_GATHER4_C_B_V2_V5_gfx10	= 16770,
    IMAGE_GATHER4_C_B_V2_V5_gfx11	= 16771,
    IMAGE_GATHER4_C_B_V2_V5_gfx12	= 16772,
    IMAGE_GATHER4_C_B_V2_V5_nsa_gfx10	= 16773,
    IMAGE_GATHER4_C_B_V2_V5_nsa_gfx11	= 16774,
    IMAGE_GATHER4_C_B_V2_V8	= 16775,
    IMAGE_GATHER4_C_B_V2_V8_gfx10	= 16776,
    IMAGE_GATHER4_C_B_V2_V8_gfx11	= 16777,
    IMAGE_GATHER4_C_B_V4_V3	= 16778,
    IMAGE_GATHER4_C_B_V4_V3_gfx10	= 16779,
    IMAGE_GATHER4_C_B_V4_V3_gfx11	= 16780,
    IMAGE_GATHER4_C_B_V4_V3_gfx12	= 16781,
    IMAGE_GATHER4_C_B_V4_V3_nsa_gfx10	= 16782,
    IMAGE_GATHER4_C_B_V4_V3_nsa_gfx11	= 16783,
    IMAGE_GATHER4_C_B_V4_V4	= 16784,
    IMAGE_GATHER4_C_B_V4_V4_gfx10	= 16785,
    IMAGE_GATHER4_C_B_V4_V4_gfx11	= 16786,
    IMAGE_GATHER4_C_B_V4_V4_gfx12	= 16787,
    IMAGE_GATHER4_C_B_V4_V4_nsa_gfx10	= 16788,
    IMAGE_GATHER4_C_B_V4_V4_nsa_gfx11	= 16789,
    IMAGE_GATHER4_C_B_V4_V5	= 16790,
    IMAGE_GATHER4_C_B_V4_V5_gfx10	= 16791,
    IMAGE_GATHER4_C_B_V4_V5_gfx11	= 16792,
    IMAGE_GATHER4_C_B_V4_V5_gfx12	= 16793,
    IMAGE_GATHER4_C_B_V4_V5_nsa_gfx10	= 16794,
    IMAGE_GATHER4_C_B_V4_V5_nsa_gfx11	= 16795,
    IMAGE_GATHER4_C_B_V4_V8	= 16796,
    IMAGE_GATHER4_C_B_V4_V8_gfx10	= 16797,
    IMAGE_GATHER4_C_B_V4_V8_gfx11	= 16798,
    IMAGE_GATHER4_C_B_V5_V3	= 16799,
    IMAGE_GATHER4_C_B_V5_V3_gfx10	= 16800,
    IMAGE_GATHER4_C_B_V5_V3_gfx11	= 16801,
    IMAGE_GATHER4_C_B_V5_V3_gfx12	= 16802,
    IMAGE_GATHER4_C_B_V5_V3_nsa_gfx10	= 16803,
    IMAGE_GATHER4_C_B_V5_V3_nsa_gfx11	= 16804,
    IMAGE_GATHER4_C_B_V5_V4	= 16805,
    IMAGE_GATHER4_C_B_V5_V4_gfx10	= 16806,
    IMAGE_GATHER4_C_B_V5_V4_gfx11	= 16807,
    IMAGE_GATHER4_C_B_V5_V4_gfx12	= 16808,
    IMAGE_GATHER4_C_B_V5_V4_nsa_gfx10	= 16809,
    IMAGE_GATHER4_C_B_V5_V4_nsa_gfx11	= 16810,
    IMAGE_GATHER4_C_B_V5_V5	= 16811,
    IMAGE_GATHER4_C_B_V5_V5_gfx10	= 16812,
    IMAGE_GATHER4_C_B_V5_V5_gfx11	= 16813,
    IMAGE_GATHER4_C_B_V5_V5_gfx12	= 16814,
    IMAGE_GATHER4_C_B_V5_V5_nsa_gfx10	= 16815,
    IMAGE_GATHER4_C_B_V5_V5_nsa_gfx11	= 16816,
    IMAGE_GATHER4_C_B_V5_V8	= 16817,
    IMAGE_GATHER4_C_B_V5_V8_gfx10	= 16818,
    IMAGE_GATHER4_C_B_V5_V8_gfx11	= 16819,
    IMAGE_GATHER4_C_CL_O_V2_V3	= 16820,
    IMAGE_GATHER4_C_CL_O_V2_V3_gfx10	= 16821,
    IMAGE_GATHER4_C_CL_O_V2_V3_nsa_gfx10	= 16822,
    IMAGE_GATHER4_C_CL_O_V2_V4	= 16823,
    IMAGE_GATHER4_C_CL_O_V2_V4_gfx10	= 16824,
    IMAGE_GATHER4_C_CL_O_V2_V4_nsa_gfx10	= 16825,
    IMAGE_GATHER4_C_CL_O_V2_V5	= 16826,
    IMAGE_GATHER4_C_CL_O_V2_V5_gfx10	= 16827,
    IMAGE_GATHER4_C_CL_O_V2_V5_nsa_gfx10	= 16828,
    IMAGE_GATHER4_C_CL_O_V2_V6	= 16829,
    IMAGE_GATHER4_C_CL_O_V2_V6_gfx10	= 16830,
    IMAGE_GATHER4_C_CL_O_V2_V6_nsa_gfx10	= 16831,
    IMAGE_GATHER4_C_CL_O_V2_V8	= 16832,
    IMAGE_GATHER4_C_CL_O_V2_V8_gfx10	= 16833,
    IMAGE_GATHER4_C_CL_O_V4_V3	= 16834,
    IMAGE_GATHER4_C_CL_O_V4_V3_gfx10	= 16835,
    IMAGE_GATHER4_C_CL_O_V4_V3_nsa_gfx10	= 16836,
    IMAGE_GATHER4_C_CL_O_V4_V4	= 16837,
    IMAGE_GATHER4_C_CL_O_V4_V4_gfx10	= 16838,
    IMAGE_GATHER4_C_CL_O_V4_V4_nsa_gfx10	= 16839,
    IMAGE_GATHER4_C_CL_O_V4_V5	= 16840,
    IMAGE_GATHER4_C_CL_O_V4_V5_gfx10	= 16841,
    IMAGE_GATHER4_C_CL_O_V4_V5_nsa_gfx10	= 16842,
    IMAGE_GATHER4_C_CL_O_V4_V6	= 16843,
    IMAGE_GATHER4_C_CL_O_V4_V6_gfx10	= 16844,
    IMAGE_GATHER4_C_CL_O_V4_V6_nsa_gfx10	= 16845,
    IMAGE_GATHER4_C_CL_O_V4_V8	= 16846,
    IMAGE_GATHER4_C_CL_O_V4_V8_gfx10	= 16847,
    IMAGE_GATHER4_C_CL_O_V5_V3	= 16848,
    IMAGE_GATHER4_C_CL_O_V5_V3_gfx10	= 16849,
    IMAGE_GATHER4_C_CL_O_V5_V3_nsa_gfx10	= 16850,
    IMAGE_GATHER4_C_CL_O_V5_V4	= 16851,
    IMAGE_GATHER4_C_CL_O_V5_V4_gfx10	= 16852,
    IMAGE_GATHER4_C_CL_O_V5_V4_nsa_gfx10	= 16853,
    IMAGE_GATHER4_C_CL_O_V5_V5	= 16854,
    IMAGE_GATHER4_C_CL_O_V5_V5_gfx10	= 16855,
    IMAGE_GATHER4_C_CL_O_V5_V5_nsa_gfx10	= 16856,
    IMAGE_GATHER4_C_CL_O_V5_V6	= 16857,
    IMAGE_GATHER4_C_CL_O_V5_V6_gfx10	= 16858,
    IMAGE_GATHER4_C_CL_O_V5_V6_nsa_gfx10	= 16859,
    IMAGE_GATHER4_C_CL_O_V5_V8	= 16860,
    IMAGE_GATHER4_C_CL_O_V5_V8_gfx10	= 16861,
    IMAGE_GATHER4_C_CL_V2_V2	= 16862,
    IMAGE_GATHER4_C_CL_V2_V2_gfx10	= 16863,
    IMAGE_GATHER4_C_CL_V2_V2_gfx11	= 16864,
    IMAGE_GATHER4_C_CL_V2_V2_gfx12	= 16865,
    IMAGE_GATHER4_C_CL_V2_V2_nsa_gfx10	= 16866,
    IMAGE_GATHER4_C_CL_V2_V2_nsa_gfx11	= 16867,
    IMAGE_GATHER4_C_CL_V2_V3	= 16868,
    IMAGE_GATHER4_C_CL_V2_V3_gfx10	= 16869,
    IMAGE_GATHER4_C_CL_V2_V3_gfx11	= 16870,
    IMAGE_GATHER4_C_CL_V2_V3_gfx12	= 16871,
    IMAGE_GATHER4_C_CL_V2_V3_nsa_gfx10	= 16872,
    IMAGE_GATHER4_C_CL_V2_V3_nsa_gfx11	= 16873,
    IMAGE_GATHER4_C_CL_V2_V4	= 16874,
    IMAGE_GATHER4_C_CL_V2_V4_gfx10	= 16875,
    IMAGE_GATHER4_C_CL_V2_V4_gfx11	= 16876,
    IMAGE_GATHER4_C_CL_V2_V4_gfx12	= 16877,
    IMAGE_GATHER4_C_CL_V2_V4_nsa_gfx10	= 16878,
    IMAGE_GATHER4_C_CL_V2_V4_nsa_gfx11	= 16879,
    IMAGE_GATHER4_C_CL_V2_V5	= 16880,
    IMAGE_GATHER4_C_CL_V2_V5_gfx10	= 16881,
    IMAGE_GATHER4_C_CL_V2_V5_gfx11	= 16882,
    IMAGE_GATHER4_C_CL_V2_V5_gfx12	= 16883,
    IMAGE_GATHER4_C_CL_V2_V5_nsa_gfx10	= 16884,
    IMAGE_GATHER4_C_CL_V2_V5_nsa_gfx11	= 16885,
    IMAGE_GATHER4_C_CL_V2_V8	= 16886,
    IMAGE_GATHER4_C_CL_V2_V8_gfx10	= 16887,
    IMAGE_GATHER4_C_CL_V2_V8_gfx11	= 16888,
    IMAGE_GATHER4_C_CL_V4_V2	= 16889,
    IMAGE_GATHER4_C_CL_V4_V2_gfx10	= 16890,
    IMAGE_GATHER4_C_CL_V4_V2_gfx11	= 16891,
    IMAGE_GATHER4_C_CL_V4_V2_gfx12	= 16892,
    IMAGE_GATHER4_C_CL_V4_V2_nsa_gfx10	= 16893,
    IMAGE_GATHER4_C_CL_V4_V2_nsa_gfx11	= 16894,
    IMAGE_GATHER4_C_CL_V4_V3	= 16895,
    IMAGE_GATHER4_C_CL_V4_V3_gfx10	= 16896,
    IMAGE_GATHER4_C_CL_V4_V3_gfx11	= 16897,
    IMAGE_GATHER4_C_CL_V4_V3_gfx12	= 16898,
    IMAGE_GATHER4_C_CL_V4_V3_nsa_gfx10	= 16899,
    IMAGE_GATHER4_C_CL_V4_V3_nsa_gfx11	= 16900,
    IMAGE_GATHER4_C_CL_V4_V4	= 16901,
    IMAGE_GATHER4_C_CL_V4_V4_gfx10	= 16902,
    IMAGE_GATHER4_C_CL_V4_V4_gfx11	= 16903,
    IMAGE_GATHER4_C_CL_V4_V4_gfx12	= 16904,
    IMAGE_GATHER4_C_CL_V4_V4_nsa_gfx10	= 16905,
    IMAGE_GATHER4_C_CL_V4_V4_nsa_gfx11	= 16906,
    IMAGE_GATHER4_C_CL_V4_V5	= 16907,
    IMAGE_GATHER4_C_CL_V4_V5_gfx10	= 16908,
    IMAGE_GATHER4_C_CL_V4_V5_gfx11	= 16909,
    IMAGE_GATHER4_C_CL_V4_V5_gfx12	= 16910,
    IMAGE_GATHER4_C_CL_V4_V5_nsa_gfx10	= 16911,
    IMAGE_GATHER4_C_CL_V4_V5_nsa_gfx11	= 16912,
    IMAGE_GATHER4_C_CL_V4_V8	= 16913,
    IMAGE_GATHER4_C_CL_V4_V8_gfx10	= 16914,
    IMAGE_GATHER4_C_CL_V4_V8_gfx11	= 16915,
    IMAGE_GATHER4_C_CL_V5_V2	= 16916,
    IMAGE_GATHER4_C_CL_V5_V2_gfx10	= 16917,
    IMAGE_GATHER4_C_CL_V5_V2_gfx11	= 16918,
    IMAGE_GATHER4_C_CL_V5_V2_gfx12	= 16919,
    IMAGE_GATHER4_C_CL_V5_V2_nsa_gfx10	= 16920,
    IMAGE_GATHER4_C_CL_V5_V2_nsa_gfx11	= 16921,
    IMAGE_GATHER4_C_CL_V5_V3	= 16922,
    IMAGE_GATHER4_C_CL_V5_V3_gfx10	= 16923,
    IMAGE_GATHER4_C_CL_V5_V3_gfx11	= 16924,
    IMAGE_GATHER4_C_CL_V5_V3_gfx12	= 16925,
    IMAGE_GATHER4_C_CL_V5_V3_nsa_gfx10	= 16926,
    IMAGE_GATHER4_C_CL_V5_V3_nsa_gfx11	= 16927,
    IMAGE_GATHER4_C_CL_V5_V4	= 16928,
    IMAGE_GATHER4_C_CL_V5_V4_gfx10	= 16929,
    IMAGE_GATHER4_C_CL_V5_V4_gfx11	= 16930,
    IMAGE_GATHER4_C_CL_V5_V4_gfx12	= 16931,
    IMAGE_GATHER4_C_CL_V5_V4_nsa_gfx10	= 16932,
    IMAGE_GATHER4_C_CL_V5_V4_nsa_gfx11	= 16933,
    IMAGE_GATHER4_C_CL_V5_V5	= 16934,
    IMAGE_GATHER4_C_CL_V5_V5_gfx10	= 16935,
    IMAGE_GATHER4_C_CL_V5_V5_gfx11	= 16936,
    IMAGE_GATHER4_C_CL_V5_V5_gfx12	= 16937,
    IMAGE_GATHER4_C_CL_V5_V5_nsa_gfx10	= 16938,
    IMAGE_GATHER4_C_CL_V5_V5_nsa_gfx11	= 16939,
    IMAGE_GATHER4_C_CL_V5_V8	= 16940,
    IMAGE_GATHER4_C_CL_V5_V8_gfx10	= 16941,
    IMAGE_GATHER4_C_CL_V5_V8_gfx11	= 16942,
    IMAGE_GATHER4_C_LZ_O_V2_V3	= 16943,
    IMAGE_GATHER4_C_LZ_O_V2_V3_gfx10	= 16944,
    IMAGE_GATHER4_C_LZ_O_V2_V3_gfx11	= 16945,
    IMAGE_GATHER4_C_LZ_O_V2_V3_gfx12	= 16946,
    IMAGE_GATHER4_C_LZ_O_V2_V3_nsa_gfx10	= 16947,
    IMAGE_GATHER4_C_LZ_O_V2_V3_nsa_gfx11	= 16948,
    IMAGE_GATHER4_C_LZ_O_V2_V4	= 16949,
    IMAGE_GATHER4_C_LZ_O_V2_V4_gfx10	= 16950,
    IMAGE_GATHER4_C_LZ_O_V2_V4_gfx11	= 16951,
    IMAGE_GATHER4_C_LZ_O_V2_V4_gfx12	= 16952,
    IMAGE_GATHER4_C_LZ_O_V2_V4_nsa_gfx10	= 16953,
    IMAGE_GATHER4_C_LZ_O_V2_V4_nsa_gfx11	= 16954,
    IMAGE_GATHER4_C_LZ_O_V2_V5	= 16955,
    IMAGE_GATHER4_C_LZ_O_V2_V5_gfx10	= 16956,
    IMAGE_GATHER4_C_LZ_O_V2_V5_gfx11	= 16957,
    IMAGE_GATHER4_C_LZ_O_V2_V5_gfx12	= 16958,
    IMAGE_GATHER4_C_LZ_O_V2_V5_nsa_gfx10	= 16959,
    IMAGE_GATHER4_C_LZ_O_V2_V5_nsa_gfx11	= 16960,
    IMAGE_GATHER4_C_LZ_O_V2_V8	= 16961,
    IMAGE_GATHER4_C_LZ_O_V2_V8_gfx10	= 16962,
    IMAGE_GATHER4_C_LZ_O_V2_V8_gfx11	= 16963,
    IMAGE_GATHER4_C_LZ_O_V4_V3	= 16964,
    IMAGE_GATHER4_C_LZ_O_V4_V3_gfx10	= 16965,
    IMAGE_GATHER4_C_LZ_O_V4_V3_gfx11	= 16966,
    IMAGE_GATHER4_C_LZ_O_V4_V3_gfx12	= 16967,
    IMAGE_GATHER4_C_LZ_O_V4_V3_nsa_gfx10	= 16968,
    IMAGE_GATHER4_C_LZ_O_V4_V3_nsa_gfx11	= 16969,
    IMAGE_GATHER4_C_LZ_O_V4_V4	= 16970,
    IMAGE_GATHER4_C_LZ_O_V4_V4_gfx10	= 16971,
    IMAGE_GATHER4_C_LZ_O_V4_V4_gfx11	= 16972,
    IMAGE_GATHER4_C_LZ_O_V4_V4_gfx12	= 16973,
    IMAGE_GATHER4_C_LZ_O_V4_V4_nsa_gfx10	= 16974,
    IMAGE_GATHER4_C_LZ_O_V4_V4_nsa_gfx11	= 16975,
    IMAGE_GATHER4_C_LZ_O_V4_V5	= 16976,
    IMAGE_GATHER4_C_LZ_O_V4_V5_gfx10	= 16977,
    IMAGE_GATHER4_C_LZ_O_V4_V5_gfx11	= 16978,
    IMAGE_GATHER4_C_LZ_O_V4_V5_gfx12	= 16979,
    IMAGE_GATHER4_C_LZ_O_V4_V5_nsa_gfx10	= 16980,
    IMAGE_GATHER4_C_LZ_O_V4_V5_nsa_gfx11	= 16981,
    IMAGE_GATHER4_C_LZ_O_V4_V8	= 16982,
    IMAGE_GATHER4_C_LZ_O_V4_V8_gfx10	= 16983,
    IMAGE_GATHER4_C_LZ_O_V4_V8_gfx11	= 16984,
    IMAGE_GATHER4_C_LZ_O_V5_V3	= 16985,
    IMAGE_GATHER4_C_LZ_O_V5_V3_gfx10	= 16986,
    IMAGE_GATHER4_C_LZ_O_V5_V3_gfx11	= 16987,
    IMAGE_GATHER4_C_LZ_O_V5_V3_gfx12	= 16988,
    IMAGE_GATHER4_C_LZ_O_V5_V3_nsa_gfx10	= 16989,
    IMAGE_GATHER4_C_LZ_O_V5_V3_nsa_gfx11	= 16990,
    IMAGE_GATHER4_C_LZ_O_V5_V4	= 16991,
    IMAGE_GATHER4_C_LZ_O_V5_V4_gfx10	= 16992,
    IMAGE_GATHER4_C_LZ_O_V5_V4_gfx11	= 16993,
    IMAGE_GATHER4_C_LZ_O_V5_V4_gfx12	= 16994,
    IMAGE_GATHER4_C_LZ_O_V5_V4_nsa_gfx10	= 16995,
    IMAGE_GATHER4_C_LZ_O_V5_V4_nsa_gfx11	= 16996,
    IMAGE_GATHER4_C_LZ_O_V5_V5	= 16997,
    IMAGE_GATHER4_C_LZ_O_V5_V5_gfx10	= 16998,
    IMAGE_GATHER4_C_LZ_O_V5_V5_gfx11	= 16999,
    IMAGE_GATHER4_C_LZ_O_V5_V5_gfx12	= 17000,
    IMAGE_GATHER4_C_LZ_O_V5_V5_nsa_gfx10	= 17001,
    IMAGE_GATHER4_C_LZ_O_V5_V5_nsa_gfx11	= 17002,
    IMAGE_GATHER4_C_LZ_O_V5_V8	= 17003,
    IMAGE_GATHER4_C_LZ_O_V5_V8_gfx10	= 17004,
    IMAGE_GATHER4_C_LZ_O_V5_V8_gfx11	= 17005,
    IMAGE_GATHER4_C_LZ_V2_V2	= 17006,
    IMAGE_GATHER4_C_LZ_V2_V2_gfx10	= 17007,
    IMAGE_GATHER4_C_LZ_V2_V2_gfx11	= 17008,
    IMAGE_GATHER4_C_LZ_V2_V2_gfx12	= 17009,
    IMAGE_GATHER4_C_LZ_V2_V2_nsa_gfx10	= 17010,
    IMAGE_GATHER4_C_LZ_V2_V2_nsa_gfx11	= 17011,
    IMAGE_GATHER4_C_LZ_V2_V3	= 17012,
    IMAGE_GATHER4_C_LZ_V2_V3_gfx10	= 17013,
    IMAGE_GATHER4_C_LZ_V2_V3_gfx11	= 17014,
    IMAGE_GATHER4_C_LZ_V2_V3_gfx12	= 17015,
    IMAGE_GATHER4_C_LZ_V2_V3_nsa_gfx10	= 17016,
    IMAGE_GATHER4_C_LZ_V2_V3_nsa_gfx11	= 17017,
    IMAGE_GATHER4_C_LZ_V2_V4	= 17018,
    IMAGE_GATHER4_C_LZ_V2_V4_gfx10	= 17019,
    IMAGE_GATHER4_C_LZ_V2_V4_gfx11	= 17020,
    IMAGE_GATHER4_C_LZ_V2_V4_gfx12	= 17021,
    IMAGE_GATHER4_C_LZ_V2_V4_nsa_gfx10	= 17022,
    IMAGE_GATHER4_C_LZ_V2_V4_nsa_gfx11	= 17023,
    IMAGE_GATHER4_C_LZ_V4_V2	= 17024,
    IMAGE_GATHER4_C_LZ_V4_V2_gfx10	= 17025,
    IMAGE_GATHER4_C_LZ_V4_V2_gfx11	= 17026,
    IMAGE_GATHER4_C_LZ_V4_V2_gfx12	= 17027,
    IMAGE_GATHER4_C_LZ_V4_V2_nsa_gfx10	= 17028,
    IMAGE_GATHER4_C_LZ_V4_V2_nsa_gfx11	= 17029,
    IMAGE_GATHER4_C_LZ_V4_V3	= 17030,
    IMAGE_GATHER4_C_LZ_V4_V3_gfx10	= 17031,
    IMAGE_GATHER4_C_LZ_V4_V3_gfx11	= 17032,
    IMAGE_GATHER4_C_LZ_V4_V3_gfx12	= 17033,
    IMAGE_GATHER4_C_LZ_V4_V3_nsa_gfx10	= 17034,
    IMAGE_GATHER4_C_LZ_V4_V3_nsa_gfx11	= 17035,
    IMAGE_GATHER4_C_LZ_V4_V4	= 17036,
    IMAGE_GATHER4_C_LZ_V4_V4_gfx10	= 17037,
    IMAGE_GATHER4_C_LZ_V4_V4_gfx11	= 17038,
    IMAGE_GATHER4_C_LZ_V4_V4_gfx12	= 17039,
    IMAGE_GATHER4_C_LZ_V4_V4_nsa_gfx10	= 17040,
    IMAGE_GATHER4_C_LZ_V4_V4_nsa_gfx11	= 17041,
    IMAGE_GATHER4_C_LZ_V5_V2	= 17042,
    IMAGE_GATHER4_C_LZ_V5_V2_gfx10	= 17043,
    IMAGE_GATHER4_C_LZ_V5_V2_gfx11	= 17044,
    IMAGE_GATHER4_C_LZ_V5_V2_gfx12	= 17045,
    IMAGE_GATHER4_C_LZ_V5_V2_nsa_gfx10	= 17046,
    IMAGE_GATHER4_C_LZ_V5_V2_nsa_gfx11	= 17047,
    IMAGE_GATHER4_C_LZ_V5_V3	= 17048,
    IMAGE_GATHER4_C_LZ_V5_V3_gfx10	= 17049,
    IMAGE_GATHER4_C_LZ_V5_V3_gfx11	= 17050,
    IMAGE_GATHER4_C_LZ_V5_V3_gfx12	= 17051,
    IMAGE_GATHER4_C_LZ_V5_V3_nsa_gfx10	= 17052,
    IMAGE_GATHER4_C_LZ_V5_V3_nsa_gfx11	= 17053,
    IMAGE_GATHER4_C_LZ_V5_V4	= 17054,
    IMAGE_GATHER4_C_LZ_V5_V4_gfx10	= 17055,
    IMAGE_GATHER4_C_LZ_V5_V4_gfx11	= 17056,
    IMAGE_GATHER4_C_LZ_V5_V4_gfx12	= 17057,
    IMAGE_GATHER4_C_LZ_V5_V4_nsa_gfx10	= 17058,
    IMAGE_GATHER4_C_LZ_V5_V4_nsa_gfx11	= 17059,
    IMAGE_GATHER4_C_L_O_V2_V3	= 17060,
    IMAGE_GATHER4_C_L_O_V2_V3_gfx10	= 17061,
    IMAGE_GATHER4_C_L_O_V2_V3_nsa_gfx10	= 17062,
    IMAGE_GATHER4_C_L_O_V2_V4	= 17063,
    IMAGE_GATHER4_C_L_O_V2_V4_gfx10	= 17064,
    IMAGE_GATHER4_C_L_O_V2_V4_nsa_gfx10	= 17065,
    IMAGE_GATHER4_C_L_O_V2_V5	= 17066,
    IMAGE_GATHER4_C_L_O_V2_V5_gfx10	= 17067,
    IMAGE_GATHER4_C_L_O_V2_V5_nsa_gfx10	= 17068,
    IMAGE_GATHER4_C_L_O_V2_V6	= 17069,
    IMAGE_GATHER4_C_L_O_V2_V6_gfx10	= 17070,
    IMAGE_GATHER4_C_L_O_V2_V6_nsa_gfx10	= 17071,
    IMAGE_GATHER4_C_L_O_V2_V8	= 17072,
    IMAGE_GATHER4_C_L_O_V2_V8_gfx10	= 17073,
    IMAGE_GATHER4_C_L_O_V4_V3	= 17074,
    IMAGE_GATHER4_C_L_O_V4_V3_gfx10	= 17075,
    IMAGE_GATHER4_C_L_O_V4_V3_nsa_gfx10	= 17076,
    IMAGE_GATHER4_C_L_O_V4_V4	= 17077,
    IMAGE_GATHER4_C_L_O_V4_V4_gfx10	= 17078,
    IMAGE_GATHER4_C_L_O_V4_V4_nsa_gfx10	= 17079,
    IMAGE_GATHER4_C_L_O_V4_V5	= 17080,
    IMAGE_GATHER4_C_L_O_V4_V5_gfx10	= 17081,
    IMAGE_GATHER4_C_L_O_V4_V5_nsa_gfx10	= 17082,
    IMAGE_GATHER4_C_L_O_V4_V6	= 17083,
    IMAGE_GATHER4_C_L_O_V4_V6_gfx10	= 17084,
    IMAGE_GATHER4_C_L_O_V4_V6_nsa_gfx10	= 17085,
    IMAGE_GATHER4_C_L_O_V4_V8	= 17086,
    IMAGE_GATHER4_C_L_O_V4_V8_gfx10	= 17087,
    IMAGE_GATHER4_C_L_O_V5_V3	= 17088,
    IMAGE_GATHER4_C_L_O_V5_V3_gfx10	= 17089,
    IMAGE_GATHER4_C_L_O_V5_V3_nsa_gfx10	= 17090,
    IMAGE_GATHER4_C_L_O_V5_V4	= 17091,
    IMAGE_GATHER4_C_L_O_V5_V4_gfx10	= 17092,
    IMAGE_GATHER4_C_L_O_V5_V4_nsa_gfx10	= 17093,
    IMAGE_GATHER4_C_L_O_V5_V5	= 17094,
    IMAGE_GATHER4_C_L_O_V5_V5_gfx10	= 17095,
    IMAGE_GATHER4_C_L_O_V5_V5_nsa_gfx10	= 17096,
    IMAGE_GATHER4_C_L_O_V5_V6	= 17097,
    IMAGE_GATHER4_C_L_O_V5_V6_gfx10	= 17098,
    IMAGE_GATHER4_C_L_O_V5_V6_nsa_gfx10	= 17099,
    IMAGE_GATHER4_C_L_O_V5_V8	= 17100,
    IMAGE_GATHER4_C_L_O_V5_V8_gfx10	= 17101,
    IMAGE_GATHER4_C_L_V2_V2	= 17102,
    IMAGE_GATHER4_C_L_V2_V2_gfx10	= 17103,
    IMAGE_GATHER4_C_L_V2_V2_gfx11	= 17104,
    IMAGE_GATHER4_C_L_V2_V2_gfx12	= 17105,
    IMAGE_GATHER4_C_L_V2_V2_nsa_gfx10	= 17106,
    IMAGE_GATHER4_C_L_V2_V2_nsa_gfx11	= 17107,
    IMAGE_GATHER4_C_L_V2_V3	= 17108,
    IMAGE_GATHER4_C_L_V2_V3_gfx10	= 17109,
    IMAGE_GATHER4_C_L_V2_V3_gfx11	= 17110,
    IMAGE_GATHER4_C_L_V2_V3_gfx12	= 17111,
    IMAGE_GATHER4_C_L_V2_V3_nsa_gfx10	= 17112,
    IMAGE_GATHER4_C_L_V2_V3_nsa_gfx11	= 17113,
    IMAGE_GATHER4_C_L_V2_V4	= 17114,
    IMAGE_GATHER4_C_L_V2_V4_gfx10	= 17115,
    IMAGE_GATHER4_C_L_V2_V4_gfx11	= 17116,
    IMAGE_GATHER4_C_L_V2_V4_gfx12	= 17117,
    IMAGE_GATHER4_C_L_V2_V4_nsa_gfx10	= 17118,
    IMAGE_GATHER4_C_L_V2_V4_nsa_gfx11	= 17119,
    IMAGE_GATHER4_C_L_V2_V5	= 17120,
    IMAGE_GATHER4_C_L_V2_V5_gfx10	= 17121,
    IMAGE_GATHER4_C_L_V2_V5_gfx11	= 17122,
    IMAGE_GATHER4_C_L_V2_V5_gfx12	= 17123,
    IMAGE_GATHER4_C_L_V2_V5_nsa_gfx10	= 17124,
    IMAGE_GATHER4_C_L_V2_V5_nsa_gfx11	= 17125,
    IMAGE_GATHER4_C_L_V2_V8	= 17126,
    IMAGE_GATHER4_C_L_V2_V8_gfx10	= 17127,
    IMAGE_GATHER4_C_L_V2_V8_gfx11	= 17128,
    IMAGE_GATHER4_C_L_V4_V2	= 17129,
    IMAGE_GATHER4_C_L_V4_V2_gfx10	= 17130,
    IMAGE_GATHER4_C_L_V4_V2_gfx11	= 17131,
    IMAGE_GATHER4_C_L_V4_V2_gfx12	= 17132,
    IMAGE_GATHER4_C_L_V4_V2_nsa_gfx10	= 17133,
    IMAGE_GATHER4_C_L_V4_V2_nsa_gfx11	= 17134,
    IMAGE_GATHER4_C_L_V4_V3	= 17135,
    IMAGE_GATHER4_C_L_V4_V3_gfx10	= 17136,
    IMAGE_GATHER4_C_L_V4_V3_gfx11	= 17137,
    IMAGE_GATHER4_C_L_V4_V3_gfx12	= 17138,
    IMAGE_GATHER4_C_L_V4_V3_nsa_gfx10	= 17139,
    IMAGE_GATHER4_C_L_V4_V3_nsa_gfx11	= 17140,
    IMAGE_GATHER4_C_L_V4_V4	= 17141,
    IMAGE_GATHER4_C_L_V4_V4_gfx10	= 17142,
    IMAGE_GATHER4_C_L_V4_V4_gfx11	= 17143,
    IMAGE_GATHER4_C_L_V4_V4_gfx12	= 17144,
    IMAGE_GATHER4_C_L_V4_V4_nsa_gfx10	= 17145,
    IMAGE_GATHER4_C_L_V4_V4_nsa_gfx11	= 17146,
    IMAGE_GATHER4_C_L_V4_V5	= 17147,
    IMAGE_GATHER4_C_L_V4_V5_gfx10	= 17148,
    IMAGE_GATHER4_C_L_V4_V5_gfx11	= 17149,
    IMAGE_GATHER4_C_L_V4_V5_gfx12	= 17150,
    IMAGE_GATHER4_C_L_V4_V5_nsa_gfx10	= 17151,
    IMAGE_GATHER4_C_L_V4_V5_nsa_gfx11	= 17152,
    IMAGE_GATHER4_C_L_V4_V8	= 17153,
    IMAGE_GATHER4_C_L_V4_V8_gfx10	= 17154,
    IMAGE_GATHER4_C_L_V4_V8_gfx11	= 17155,
    IMAGE_GATHER4_C_L_V5_V2	= 17156,
    IMAGE_GATHER4_C_L_V5_V2_gfx10	= 17157,
    IMAGE_GATHER4_C_L_V5_V2_gfx11	= 17158,
    IMAGE_GATHER4_C_L_V5_V2_gfx12	= 17159,
    IMAGE_GATHER4_C_L_V5_V2_nsa_gfx10	= 17160,
    IMAGE_GATHER4_C_L_V5_V2_nsa_gfx11	= 17161,
    IMAGE_GATHER4_C_L_V5_V3	= 17162,
    IMAGE_GATHER4_C_L_V5_V3_gfx10	= 17163,
    IMAGE_GATHER4_C_L_V5_V3_gfx11	= 17164,
    IMAGE_GATHER4_C_L_V5_V3_gfx12	= 17165,
    IMAGE_GATHER4_C_L_V5_V3_nsa_gfx10	= 17166,
    IMAGE_GATHER4_C_L_V5_V3_nsa_gfx11	= 17167,
    IMAGE_GATHER4_C_L_V5_V4	= 17168,
    IMAGE_GATHER4_C_L_V5_V4_gfx10	= 17169,
    IMAGE_GATHER4_C_L_V5_V4_gfx11	= 17170,
    IMAGE_GATHER4_C_L_V5_V4_gfx12	= 17171,
    IMAGE_GATHER4_C_L_V5_V4_nsa_gfx10	= 17172,
    IMAGE_GATHER4_C_L_V5_V4_nsa_gfx11	= 17173,
    IMAGE_GATHER4_C_L_V5_V5	= 17174,
    IMAGE_GATHER4_C_L_V5_V5_gfx10	= 17175,
    IMAGE_GATHER4_C_L_V5_V5_gfx11	= 17176,
    IMAGE_GATHER4_C_L_V5_V5_gfx12	= 17177,
    IMAGE_GATHER4_C_L_V5_V5_nsa_gfx10	= 17178,
    IMAGE_GATHER4_C_L_V5_V5_nsa_gfx11	= 17179,
    IMAGE_GATHER4_C_L_V5_V8	= 17180,
    IMAGE_GATHER4_C_L_V5_V8_gfx10	= 17181,
    IMAGE_GATHER4_C_L_V5_V8_gfx11	= 17182,
    IMAGE_GATHER4_C_O_V2_V3	= 17183,
    IMAGE_GATHER4_C_O_V2_V3_gfx10	= 17184,
    IMAGE_GATHER4_C_O_V2_V3_nsa_gfx10	= 17185,
    IMAGE_GATHER4_C_O_V2_V4	= 17186,
    IMAGE_GATHER4_C_O_V2_V4_gfx10	= 17187,
    IMAGE_GATHER4_C_O_V2_V4_nsa_gfx10	= 17188,
    IMAGE_GATHER4_C_O_V2_V5	= 17189,
    IMAGE_GATHER4_C_O_V2_V5_gfx10	= 17190,
    IMAGE_GATHER4_C_O_V2_V5_nsa_gfx10	= 17191,
    IMAGE_GATHER4_C_O_V2_V8	= 17192,
    IMAGE_GATHER4_C_O_V2_V8_gfx10	= 17193,
    IMAGE_GATHER4_C_O_V4_V3	= 17194,
    IMAGE_GATHER4_C_O_V4_V3_gfx10	= 17195,
    IMAGE_GATHER4_C_O_V4_V3_nsa_gfx10	= 17196,
    IMAGE_GATHER4_C_O_V4_V4	= 17197,
    IMAGE_GATHER4_C_O_V4_V4_gfx10	= 17198,
    IMAGE_GATHER4_C_O_V4_V4_nsa_gfx10	= 17199,
    IMAGE_GATHER4_C_O_V4_V5	= 17200,
    IMAGE_GATHER4_C_O_V4_V5_gfx10	= 17201,
    IMAGE_GATHER4_C_O_V4_V5_nsa_gfx10	= 17202,
    IMAGE_GATHER4_C_O_V4_V8	= 17203,
    IMAGE_GATHER4_C_O_V4_V8_gfx10	= 17204,
    IMAGE_GATHER4_C_O_V5_V3	= 17205,
    IMAGE_GATHER4_C_O_V5_V3_gfx10	= 17206,
    IMAGE_GATHER4_C_O_V5_V3_nsa_gfx10	= 17207,
    IMAGE_GATHER4_C_O_V5_V4	= 17208,
    IMAGE_GATHER4_C_O_V5_V4_gfx10	= 17209,
    IMAGE_GATHER4_C_O_V5_V4_nsa_gfx10	= 17210,
    IMAGE_GATHER4_C_O_V5_V5	= 17211,
    IMAGE_GATHER4_C_O_V5_V5_gfx10	= 17212,
    IMAGE_GATHER4_C_O_V5_V5_nsa_gfx10	= 17213,
    IMAGE_GATHER4_C_O_V5_V8	= 17214,
    IMAGE_GATHER4_C_O_V5_V8_gfx10	= 17215,
    IMAGE_GATHER4_C_V2_V2	= 17216,
    IMAGE_GATHER4_C_V2_V2_gfx10	= 17217,
    IMAGE_GATHER4_C_V2_V2_gfx11	= 17218,
    IMAGE_GATHER4_C_V2_V2_gfx12	= 17219,
    IMAGE_GATHER4_C_V2_V2_nsa_gfx10	= 17220,
    IMAGE_GATHER4_C_V2_V2_nsa_gfx11	= 17221,
    IMAGE_GATHER4_C_V2_V3	= 17222,
    IMAGE_GATHER4_C_V2_V3_gfx10	= 17223,
    IMAGE_GATHER4_C_V2_V3_gfx11	= 17224,
    IMAGE_GATHER4_C_V2_V3_gfx12	= 17225,
    IMAGE_GATHER4_C_V2_V3_nsa_gfx10	= 17226,
    IMAGE_GATHER4_C_V2_V3_nsa_gfx11	= 17227,
    IMAGE_GATHER4_C_V2_V4	= 17228,
    IMAGE_GATHER4_C_V2_V4_gfx10	= 17229,
    IMAGE_GATHER4_C_V2_V4_gfx11	= 17230,
    IMAGE_GATHER4_C_V2_V4_gfx12	= 17231,
    IMAGE_GATHER4_C_V2_V4_nsa_gfx10	= 17232,
    IMAGE_GATHER4_C_V2_V4_nsa_gfx11	= 17233,
    IMAGE_GATHER4_C_V4_V2	= 17234,
    IMAGE_GATHER4_C_V4_V2_gfx10	= 17235,
    IMAGE_GATHER4_C_V4_V2_gfx11	= 17236,
    IMAGE_GATHER4_C_V4_V2_gfx12	= 17237,
    IMAGE_GATHER4_C_V4_V2_nsa_gfx10	= 17238,
    IMAGE_GATHER4_C_V4_V2_nsa_gfx11	= 17239,
    IMAGE_GATHER4_C_V4_V3	= 17240,
    IMAGE_GATHER4_C_V4_V3_gfx10	= 17241,
    IMAGE_GATHER4_C_V4_V3_gfx11	= 17242,
    IMAGE_GATHER4_C_V4_V3_gfx12	= 17243,
    IMAGE_GATHER4_C_V4_V3_nsa_gfx10	= 17244,
    IMAGE_GATHER4_C_V4_V3_nsa_gfx11	= 17245,
    IMAGE_GATHER4_C_V4_V4	= 17246,
    IMAGE_GATHER4_C_V4_V4_gfx10	= 17247,
    IMAGE_GATHER4_C_V4_V4_gfx11	= 17248,
    IMAGE_GATHER4_C_V4_V4_gfx12	= 17249,
    IMAGE_GATHER4_C_V4_V4_nsa_gfx10	= 17250,
    IMAGE_GATHER4_C_V4_V4_nsa_gfx11	= 17251,
    IMAGE_GATHER4_C_V5_V2	= 17252,
    IMAGE_GATHER4_C_V5_V2_gfx10	= 17253,
    IMAGE_GATHER4_C_V5_V2_gfx11	= 17254,
    IMAGE_GATHER4_C_V5_V2_gfx12	= 17255,
    IMAGE_GATHER4_C_V5_V2_nsa_gfx10	= 17256,
    IMAGE_GATHER4_C_V5_V2_nsa_gfx11	= 17257,
    IMAGE_GATHER4_C_V5_V3	= 17258,
    IMAGE_GATHER4_C_V5_V3_gfx10	= 17259,
    IMAGE_GATHER4_C_V5_V3_gfx11	= 17260,
    IMAGE_GATHER4_C_V5_V3_gfx12	= 17261,
    IMAGE_GATHER4_C_V5_V3_nsa_gfx10	= 17262,
    IMAGE_GATHER4_C_V5_V3_nsa_gfx11	= 17263,
    IMAGE_GATHER4_C_V5_V4	= 17264,
    IMAGE_GATHER4_C_V5_V4_gfx10	= 17265,
    IMAGE_GATHER4_C_V5_V4_gfx11	= 17266,
    IMAGE_GATHER4_C_V5_V4_gfx12	= 17267,
    IMAGE_GATHER4_C_V5_V4_nsa_gfx10	= 17268,
    IMAGE_GATHER4_C_V5_V4_nsa_gfx11	= 17269,
    IMAGE_GATHER4_LZ_O_V2_V2	= 17270,
    IMAGE_GATHER4_LZ_O_V2_V2_gfx10	= 17271,
    IMAGE_GATHER4_LZ_O_V2_V2_gfx11	= 17272,
    IMAGE_GATHER4_LZ_O_V2_V2_gfx12	= 17273,
    IMAGE_GATHER4_LZ_O_V2_V2_nsa_gfx10	= 17274,
    IMAGE_GATHER4_LZ_O_V2_V2_nsa_gfx11	= 17275,
    IMAGE_GATHER4_LZ_O_V2_V3	= 17276,
    IMAGE_GATHER4_LZ_O_V2_V3_gfx10	= 17277,
    IMAGE_GATHER4_LZ_O_V2_V3_gfx11	= 17278,
    IMAGE_GATHER4_LZ_O_V2_V3_gfx12	= 17279,
    IMAGE_GATHER4_LZ_O_V2_V3_nsa_gfx10	= 17280,
    IMAGE_GATHER4_LZ_O_V2_V3_nsa_gfx11	= 17281,
    IMAGE_GATHER4_LZ_O_V2_V4	= 17282,
    IMAGE_GATHER4_LZ_O_V2_V4_gfx10	= 17283,
    IMAGE_GATHER4_LZ_O_V2_V4_gfx11	= 17284,
    IMAGE_GATHER4_LZ_O_V2_V4_gfx12	= 17285,
    IMAGE_GATHER4_LZ_O_V2_V4_nsa_gfx10	= 17286,
    IMAGE_GATHER4_LZ_O_V2_V4_nsa_gfx11	= 17287,
    IMAGE_GATHER4_LZ_O_V4_V2	= 17288,
    IMAGE_GATHER4_LZ_O_V4_V2_gfx10	= 17289,
    IMAGE_GATHER4_LZ_O_V4_V2_gfx11	= 17290,
    IMAGE_GATHER4_LZ_O_V4_V2_gfx12	= 17291,
    IMAGE_GATHER4_LZ_O_V4_V2_nsa_gfx10	= 17292,
    IMAGE_GATHER4_LZ_O_V4_V2_nsa_gfx11	= 17293,
    IMAGE_GATHER4_LZ_O_V4_V3	= 17294,
    IMAGE_GATHER4_LZ_O_V4_V3_gfx10	= 17295,
    IMAGE_GATHER4_LZ_O_V4_V3_gfx11	= 17296,
    IMAGE_GATHER4_LZ_O_V4_V3_gfx12	= 17297,
    IMAGE_GATHER4_LZ_O_V4_V3_nsa_gfx10	= 17298,
    IMAGE_GATHER4_LZ_O_V4_V3_nsa_gfx11	= 17299,
    IMAGE_GATHER4_LZ_O_V4_V4	= 17300,
    IMAGE_GATHER4_LZ_O_V4_V4_gfx10	= 17301,
    IMAGE_GATHER4_LZ_O_V4_V4_gfx11	= 17302,
    IMAGE_GATHER4_LZ_O_V4_V4_gfx12	= 17303,
    IMAGE_GATHER4_LZ_O_V4_V4_nsa_gfx10	= 17304,
    IMAGE_GATHER4_LZ_O_V4_V4_nsa_gfx11	= 17305,
    IMAGE_GATHER4_LZ_O_V5_V2	= 17306,
    IMAGE_GATHER4_LZ_O_V5_V2_gfx10	= 17307,
    IMAGE_GATHER4_LZ_O_V5_V2_gfx11	= 17308,
    IMAGE_GATHER4_LZ_O_V5_V2_gfx12	= 17309,
    IMAGE_GATHER4_LZ_O_V5_V2_nsa_gfx10	= 17310,
    IMAGE_GATHER4_LZ_O_V5_V2_nsa_gfx11	= 17311,
    IMAGE_GATHER4_LZ_O_V5_V3	= 17312,
    IMAGE_GATHER4_LZ_O_V5_V3_gfx10	= 17313,
    IMAGE_GATHER4_LZ_O_V5_V3_gfx11	= 17314,
    IMAGE_GATHER4_LZ_O_V5_V3_gfx12	= 17315,
    IMAGE_GATHER4_LZ_O_V5_V3_nsa_gfx10	= 17316,
    IMAGE_GATHER4_LZ_O_V5_V3_nsa_gfx11	= 17317,
    IMAGE_GATHER4_LZ_O_V5_V4	= 17318,
    IMAGE_GATHER4_LZ_O_V5_V4_gfx10	= 17319,
    IMAGE_GATHER4_LZ_O_V5_V4_gfx11	= 17320,
    IMAGE_GATHER4_LZ_O_V5_V4_gfx12	= 17321,
    IMAGE_GATHER4_LZ_O_V5_V4_nsa_gfx10	= 17322,
    IMAGE_GATHER4_LZ_O_V5_V4_nsa_gfx11	= 17323,
    IMAGE_GATHER4_LZ_V2_V1	= 17324,
    IMAGE_GATHER4_LZ_V2_V1_gfx10	= 17325,
    IMAGE_GATHER4_LZ_V2_V1_gfx11	= 17326,
    IMAGE_GATHER4_LZ_V2_V1_gfx12	= 17327,
    IMAGE_GATHER4_LZ_V2_V2	= 17328,
    IMAGE_GATHER4_LZ_V2_V2_gfx10	= 17329,
    IMAGE_GATHER4_LZ_V2_V2_gfx11	= 17330,
    IMAGE_GATHER4_LZ_V2_V2_gfx12	= 17331,
    IMAGE_GATHER4_LZ_V2_V2_nsa_gfx10	= 17332,
    IMAGE_GATHER4_LZ_V2_V2_nsa_gfx11	= 17333,
    IMAGE_GATHER4_LZ_V2_V3	= 17334,
    IMAGE_GATHER4_LZ_V2_V3_gfx10	= 17335,
    IMAGE_GATHER4_LZ_V2_V3_gfx11	= 17336,
    IMAGE_GATHER4_LZ_V2_V3_gfx12	= 17337,
    IMAGE_GATHER4_LZ_V2_V3_nsa_gfx10	= 17338,
    IMAGE_GATHER4_LZ_V2_V3_nsa_gfx11	= 17339,
    IMAGE_GATHER4_LZ_V2_V4	= 17340,
    IMAGE_GATHER4_LZ_V2_V4_gfx10	= 17341,
    IMAGE_GATHER4_LZ_V2_V4_gfx11	= 17342,
    IMAGE_GATHER4_LZ_V4_V1	= 17343,
    IMAGE_GATHER4_LZ_V4_V1_gfx10	= 17344,
    IMAGE_GATHER4_LZ_V4_V1_gfx11	= 17345,
    IMAGE_GATHER4_LZ_V4_V1_gfx12	= 17346,
    IMAGE_GATHER4_LZ_V4_V2	= 17347,
    IMAGE_GATHER4_LZ_V4_V2_gfx10	= 17348,
    IMAGE_GATHER4_LZ_V4_V2_gfx11	= 17349,
    IMAGE_GATHER4_LZ_V4_V2_gfx12	= 17350,
    IMAGE_GATHER4_LZ_V4_V2_nsa_gfx10	= 17351,
    IMAGE_GATHER4_LZ_V4_V2_nsa_gfx11	= 17352,
    IMAGE_GATHER4_LZ_V4_V3	= 17353,
    IMAGE_GATHER4_LZ_V4_V3_gfx10	= 17354,
    IMAGE_GATHER4_LZ_V4_V3_gfx11	= 17355,
    IMAGE_GATHER4_LZ_V4_V3_gfx12	= 17356,
    IMAGE_GATHER4_LZ_V4_V3_nsa_gfx10	= 17357,
    IMAGE_GATHER4_LZ_V4_V3_nsa_gfx11	= 17358,
    IMAGE_GATHER4_LZ_V4_V4	= 17359,
    IMAGE_GATHER4_LZ_V4_V4_gfx10	= 17360,
    IMAGE_GATHER4_LZ_V4_V4_gfx11	= 17361,
    IMAGE_GATHER4_LZ_V5_V1	= 17362,
    IMAGE_GATHER4_LZ_V5_V1_gfx10	= 17363,
    IMAGE_GATHER4_LZ_V5_V1_gfx11	= 17364,
    IMAGE_GATHER4_LZ_V5_V1_gfx12	= 17365,
    IMAGE_GATHER4_LZ_V5_V2	= 17366,
    IMAGE_GATHER4_LZ_V5_V2_gfx10	= 17367,
    IMAGE_GATHER4_LZ_V5_V2_gfx11	= 17368,
    IMAGE_GATHER4_LZ_V5_V2_gfx12	= 17369,
    IMAGE_GATHER4_LZ_V5_V2_nsa_gfx10	= 17370,
    IMAGE_GATHER4_LZ_V5_V2_nsa_gfx11	= 17371,
    IMAGE_GATHER4_LZ_V5_V3	= 17372,
    IMAGE_GATHER4_LZ_V5_V3_gfx10	= 17373,
    IMAGE_GATHER4_LZ_V5_V3_gfx11	= 17374,
    IMAGE_GATHER4_LZ_V5_V3_gfx12	= 17375,
    IMAGE_GATHER4_LZ_V5_V3_nsa_gfx10	= 17376,
    IMAGE_GATHER4_LZ_V5_V3_nsa_gfx11	= 17377,
    IMAGE_GATHER4_LZ_V5_V4	= 17378,
    IMAGE_GATHER4_LZ_V5_V4_gfx10	= 17379,
    IMAGE_GATHER4_LZ_V5_V4_gfx11	= 17380,
    IMAGE_GATHER4_L_O_V2_V2	= 17381,
    IMAGE_GATHER4_L_O_V2_V2_gfx10	= 17382,
    IMAGE_GATHER4_L_O_V2_V2_nsa_gfx10	= 17383,
    IMAGE_GATHER4_L_O_V2_V3	= 17384,
    IMAGE_GATHER4_L_O_V2_V3_gfx10	= 17385,
    IMAGE_GATHER4_L_O_V2_V3_nsa_gfx10	= 17386,
    IMAGE_GATHER4_L_O_V2_V4	= 17387,
    IMAGE_GATHER4_L_O_V2_V4_gfx10	= 17388,
    IMAGE_GATHER4_L_O_V2_V4_nsa_gfx10	= 17389,
    IMAGE_GATHER4_L_O_V2_V5	= 17390,
    IMAGE_GATHER4_L_O_V2_V5_gfx10	= 17391,
    IMAGE_GATHER4_L_O_V2_V5_nsa_gfx10	= 17392,
    IMAGE_GATHER4_L_O_V2_V8	= 17393,
    IMAGE_GATHER4_L_O_V2_V8_gfx10	= 17394,
    IMAGE_GATHER4_L_O_V4_V2	= 17395,
    IMAGE_GATHER4_L_O_V4_V2_gfx10	= 17396,
    IMAGE_GATHER4_L_O_V4_V2_nsa_gfx10	= 17397,
    IMAGE_GATHER4_L_O_V4_V3	= 17398,
    IMAGE_GATHER4_L_O_V4_V3_gfx10	= 17399,
    IMAGE_GATHER4_L_O_V4_V3_nsa_gfx10	= 17400,
    IMAGE_GATHER4_L_O_V4_V4	= 17401,
    IMAGE_GATHER4_L_O_V4_V4_gfx10	= 17402,
    IMAGE_GATHER4_L_O_V4_V4_nsa_gfx10	= 17403,
    IMAGE_GATHER4_L_O_V4_V5	= 17404,
    IMAGE_GATHER4_L_O_V4_V5_gfx10	= 17405,
    IMAGE_GATHER4_L_O_V4_V5_nsa_gfx10	= 17406,
    IMAGE_GATHER4_L_O_V4_V8	= 17407,
    IMAGE_GATHER4_L_O_V4_V8_gfx10	= 17408,
    IMAGE_GATHER4_L_O_V5_V2	= 17409,
    IMAGE_GATHER4_L_O_V5_V2_gfx10	= 17410,
    IMAGE_GATHER4_L_O_V5_V2_nsa_gfx10	= 17411,
    IMAGE_GATHER4_L_O_V5_V3	= 17412,
    IMAGE_GATHER4_L_O_V5_V3_gfx10	= 17413,
    IMAGE_GATHER4_L_O_V5_V3_nsa_gfx10	= 17414,
    IMAGE_GATHER4_L_O_V5_V4	= 17415,
    IMAGE_GATHER4_L_O_V5_V4_gfx10	= 17416,
    IMAGE_GATHER4_L_O_V5_V4_nsa_gfx10	= 17417,
    IMAGE_GATHER4_L_O_V5_V5	= 17418,
    IMAGE_GATHER4_L_O_V5_V5_gfx10	= 17419,
    IMAGE_GATHER4_L_O_V5_V5_nsa_gfx10	= 17420,
    IMAGE_GATHER4_L_O_V5_V8	= 17421,
    IMAGE_GATHER4_L_O_V5_V8_gfx10	= 17422,
    IMAGE_GATHER4_L_V2_V1	= 17423,
    IMAGE_GATHER4_L_V2_V1_gfx10	= 17424,
    IMAGE_GATHER4_L_V2_V1_gfx11	= 17425,
    IMAGE_GATHER4_L_V2_V1_gfx12	= 17426,
    IMAGE_GATHER4_L_V2_V2	= 17427,
    IMAGE_GATHER4_L_V2_V2_gfx10	= 17428,
    IMAGE_GATHER4_L_V2_V2_gfx11	= 17429,
    IMAGE_GATHER4_L_V2_V2_gfx12	= 17430,
    IMAGE_GATHER4_L_V2_V2_nsa_gfx10	= 17431,
    IMAGE_GATHER4_L_V2_V2_nsa_gfx11	= 17432,
    IMAGE_GATHER4_L_V2_V3	= 17433,
    IMAGE_GATHER4_L_V2_V3_gfx10	= 17434,
    IMAGE_GATHER4_L_V2_V3_gfx11	= 17435,
    IMAGE_GATHER4_L_V2_V3_gfx12	= 17436,
    IMAGE_GATHER4_L_V2_V3_nsa_gfx10	= 17437,
    IMAGE_GATHER4_L_V2_V3_nsa_gfx11	= 17438,
    IMAGE_GATHER4_L_V2_V4	= 17439,
    IMAGE_GATHER4_L_V2_V4_gfx10	= 17440,
    IMAGE_GATHER4_L_V2_V4_gfx11	= 17441,
    IMAGE_GATHER4_L_V2_V4_gfx12	= 17442,
    IMAGE_GATHER4_L_V2_V4_nsa_gfx10	= 17443,
    IMAGE_GATHER4_L_V2_V4_nsa_gfx11	= 17444,
    IMAGE_GATHER4_L_V4_V1	= 17445,
    IMAGE_GATHER4_L_V4_V1_gfx10	= 17446,
    IMAGE_GATHER4_L_V4_V1_gfx11	= 17447,
    IMAGE_GATHER4_L_V4_V1_gfx12	= 17448,
    IMAGE_GATHER4_L_V4_V2	= 17449,
    IMAGE_GATHER4_L_V4_V2_gfx10	= 17450,
    IMAGE_GATHER4_L_V4_V2_gfx11	= 17451,
    IMAGE_GATHER4_L_V4_V2_gfx12	= 17452,
    IMAGE_GATHER4_L_V4_V2_nsa_gfx10	= 17453,
    IMAGE_GATHER4_L_V4_V2_nsa_gfx11	= 17454,
    IMAGE_GATHER4_L_V4_V3	= 17455,
    IMAGE_GATHER4_L_V4_V3_gfx10	= 17456,
    IMAGE_GATHER4_L_V4_V3_gfx11	= 17457,
    IMAGE_GATHER4_L_V4_V3_gfx12	= 17458,
    IMAGE_GATHER4_L_V4_V3_nsa_gfx10	= 17459,
    IMAGE_GATHER4_L_V4_V3_nsa_gfx11	= 17460,
    IMAGE_GATHER4_L_V4_V4	= 17461,
    IMAGE_GATHER4_L_V4_V4_gfx10	= 17462,
    IMAGE_GATHER4_L_V4_V4_gfx11	= 17463,
    IMAGE_GATHER4_L_V4_V4_gfx12	= 17464,
    IMAGE_GATHER4_L_V4_V4_nsa_gfx10	= 17465,
    IMAGE_GATHER4_L_V4_V4_nsa_gfx11	= 17466,
    IMAGE_GATHER4_L_V5_V1	= 17467,
    IMAGE_GATHER4_L_V5_V1_gfx10	= 17468,
    IMAGE_GATHER4_L_V5_V1_gfx11	= 17469,
    IMAGE_GATHER4_L_V5_V1_gfx12	= 17470,
    IMAGE_GATHER4_L_V5_V2	= 17471,
    IMAGE_GATHER4_L_V5_V2_gfx10	= 17472,
    IMAGE_GATHER4_L_V5_V2_gfx11	= 17473,
    IMAGE_GATHER4_L_V5_V2_gfx12	= 17474,
    IMAGE_GATHER4_L_V5_V2_nsa_gfx10	= 17475,
    IMAGE_GATHER4_L_V5_V2_nsa_gfx11	= 17476,
    IMAGE_GATHER4_L_V5_V3	= 17477,
    IMAGE_GATHER4_L_V5_V3_gfx10	= 17478,
    IMAGE_GATHER4_L_V5_V3_gfx11	= 17479,
    IMAGE_GATHER4_L_V5_V3_gfx12	= 17480,
    IMAGE_GATHER4_L_V5_V3_nsa_gfx10	= 17481,
    IMAGE_GATHER4_L_V5_V3_nsa_gfx11	= 17482,
    IMAGE_GATHER4_L_V5_V4	= 17483,
    IMAGE_GATHER4_L_V5_V4_gfx10	= 17484,
    IMAGE_GATHER4_L_V5_V4_gfx11	= 17485,
    IMAGE_GATHER4_L_V5_V4_gfx12	= 17486,
    IMAGE_GATHER4_L_V5_V4_nsa_gfx10	= 17487,
    IMAGE_GATHER4_L_V5_V4_nsa_gfx11	= 17488,
    IMAGE_GATHER4_O_V2_V2	= 17489,
    IMAGE_GATHER4_O_V2_V2_gfx10	= 17490,
    IMAGE_GATHER4_O_V2_V2_gfx11	= 17491,
    IMAGE_GATHER4_O_V2_V2_gfx12	= 17492,
    IMAGE_GATHER4_O_V2_V2_nsa_gfx10	= 17493,
    IMAGE_GATHER4_O_V2_V2_nsa_gfx11	= 17494,
    IMAGE_GATHER4_O_V2_V3	= 17495,
    IMAGE_GATHER4_O_V2_V3_gfx10	= 17496,
    IMAGE_GATHER4_O_V2_V3_gfx11	= 17497,
    IMAGE_GATHER4_O_V2_V3_gfx12	= 17498,
    IMAGE_GATHER4_O_V2_V3_nsa_gfx10	= 17499,
    IMAGE_GATHER4_O_V2_V3_nsa_gfx11	= 17500,
    IMAGE_GATHER4_O_V2_V4	= 17501,
    IMAGE_GATHER4_O_V2_V4_gfx10	= 17502,
    IMAGE_GATHER4_O_V2_V4_gfx11	= 17503,
    IMAGE_GATHER4_O_V2_V4_gfx12	= 17504,
    IMAGE_GATHER4_O_V2_V4_nsa_gfx10	= 17505,
    IMAGE_GATHER4_O_V2_V4_nsa_gfx11	= 17506,
    IMAGE_GATHER4_O_V4_V2	= 17507,
    IMAGE_GATHER4_O_V4_V2_gfx10	= 17508,
    IMAGE_GATHER4_O_V4_V2_gfx11	= 17509,
    IMAGE_GATHER4_O_V4_V2_gfx12	= 17510,
    IMAGE_GATHER4_O_V4_V2_nsa_gfx10	= 17511,
    IMAGE_GATHER4_O_V4_V2_nsa_gfx11	= 17512,
    IMAGE_GATHER4_O_V4_V3	= 17513,
    IMAGE_GATHER4_O_V4_V3_gfx10	= 17514,
    IMAGE_GATHER4_O_V4_V3_gfx11	= 17515,
    IMAGE_GATHER4_O_V4_V3_gfx12	= 17516,
    IMAGE_GATHER4_O_V4_V3_nsa_gfx10	= 17517,
    IMAGE_GATHER4_O_V4_V3_nsa_gfx11	= 17518,
    IMAGE_GATHER4_O_V4_V4	= 17519,
    IMAGE_GATHER4_O_V4_V4_gfx10	= 17520,
    IMAGE_GATHER4_O_V4_V4_gfx11	= 17521,
    IMAGE_GATHER4_O_V4_V4_gfx12	= 17522,
    IMAGE_GATHER4_O_V4_V4_nsa_gfx10	= 17523,
    IMAGE_GATHER4_O_V4_V4_nsa_gfx11	= 17524,
    IMAGE_GATHER4_O_V5_V2	= 17525,
    IMAGE_GATHER4_O_V5_V2_gfx10	= 17526,
    IMAGE_GATHER4_O_V5_V2_gfx11	= 17527,
    IMAGE_GATHER4_O_V5_V2_gfx12	= 17528,
    IMAGE_GATHER4_O_V5_V2_nsa_gfx10	= 17529,
    IMAGE_GATHER4_O_V5_V2_nsa_gfx11	= 17530,
    IMAGE_GATHER4_O_V5_V3	= 17531,
    IMAGE_GATHER4_O_V5_V3_gfx10	= 17532,
    IMAGE_GATHER4_O_V5_V3_gfx11	= 17533,
    IMAGE_GATHER4_O_V5_V3_gfx12	= 17534,
    IMAGE_GATHER4_O_V5_V3_nsa_gfx10	= 17535,
    IMAGE_GATHER4_O_V5_V3_nsa_gfx11	= 17536,
    IMAGE_GATHER4_O_V5_V4	= 17537,
    IMAGE_GATHER4_O_V5_V4_gfx10	= 17538,
    IMAGE_GATHER4_O_V5_V4_gfx11	= 17539,
    IMAGE_GATHER4_O_V5_V4_gfx12	= 17540,
    IMAGE_GATHER4_O_V5_V4_nsa_gfx10	= 17541,
    IMAGE_GATHER4_O_V5_V4_nsa_gfx11	= 17542,
    IMAGE_GATHER4_V2_V1	= 17543,
    IMAGE_GATHER4_V2_V1_gfx10	= 17544,
    IMAGE_GATHER4_V2_V1_gfx11	= 17545,
    IMAGE_GATHER4_V2_V1_gfx12	= 17546,
    IMAGE_GATHER4_V2_V2	= 17547,
    IMAGE_GATHER4_V2_V2_gfx10	= 17548,
    IMAGE_GATHER4_V2_V2_gfx11	= 17549,
    IMAGE_GATHER4_V2_V2_gfx12	= 17550,
    IMAGE_GATHER4_V2_V2_nsa_gfx10	= 17551,
    IMAGE_GATHER4_V2_V2_nsa_gfx11	= 17552,
    IMAGE_GATHER4_V2_V3	= 17553,
    IMAGE_GATHER4_V2_V3_gfx10	= 17554,
    IMAGE_GATHER4_V2_V3_gfx11	= 17555,
    IMAGE_GATHER4_V2_V3_gfx12	= 17556,
    IMAGE_GATHER4_V2_V3_nsa_gfx10	= 17557,
    IMAGE_GATHER4_V2_V3_nsa_gfx11	= 17558,
    IMAGE_GATHER4_V2_V4	= 17559,
    IMAGE_GATHER4_V2_V4_gfx10	= 17560,
    IMAGE_GATHER4_V2_V4_gfx11	= 17561,
    IMAGE_GATHER4_V4_V1	= 17562,
    IMAGE_GATHER4_V4_V1_gfx10	= 17563,
    IMAGE_GATHER4_V4_V1_gfx11	= 17564,
    IMAGE_GATHER4_V4_V1_gfx12	= 17565,
    IMAGE_GATHER4_V4_V2	= 17566,
    IMAGE_GATHER4_V4_V2_gfx10	= 17567,
    IMAGE_GATHER4_V4_V2_gfx11	= 17568,
    IMAGE_GATHER4_V4_V2_gfx12	= 17569,
    IMAGE_GATHER4_V4_V2_nsa_gfx10	= 17570,
    IMAGE_GATHER4_V4_V2_nsa_gfx11	= 17571,
    IMAGE_GATHER4_V4_V3	= 17572,
    IMAGE_GATHER4_V4_V3_gfx10	= 17573,
    IMAGE_GATHER4_V4_V3_gfx11	= 17574,
    IMAGE_GATHER4_V4_V3_gfx12	= 17575,
    IMAGE_GATHER4_V4_V3_nsa_gfx10	= 17576,
    IMAGE_GATHER4_V4_V3_nsa_gfx11	= 17577,
    IMAGE_GATHER4_V4_V4	= 17578,
    IMAGE_GATHER4_V4_V4_gfx10	= 17579,
    IMAGE_GATHER4_V4_V4_gfx11	= 17580,
    IMAGE_GATHER4_V5_V1	= 17581,
    IMAGE_GATHER4_V5_V1_gfx10	= 17582,
    IMAGE_GATHER4_V5_V1_gfx11	= 17583,
    IMAGE_GATHER4_V5_V1_gfx12	= 17584,
    IMAGE_GATHER4_V5_V2	= 17585,
    IMAGE_GATHER4_V5_V2_gfx10	= 17586,
    IMAGE_GATHER4_V5_V2_gfx11	= 17587,
    IMAGE_GATHER4_V5_V2_gfx12	= 17588,
    IMAGE_GATHER4_V5_V2_nsa_gfx10	= 17589,
    IMAGE_GATHER4_V5_V2_nsa_gfx11	= 17590,
    IMAGE_GATHER4_V5_V3	= 17591,
    IMAGE_GATHER4_V5_V3_gfx10	= 17592,
    IMAGE_GATHER4_V5_V3_gfx11	= 17593,
    IMAGE_GATHER4_V5_V3_gfx12	= 17594,
    IMAGE_GATHER4_V5_V3_nsa_gfx10	= 17595,
    IMAGE_GATHER4_V5_V3_nsa_gfx11	= 17596,
    IMAGE_GATHER4_V5_V4	= 17597,
    IMAGE_GATHER4_V5_V4_gfx10	= 17598,
    IMAGE_GATHER4_V5_V4_gfx11	= 17599,
    IMAGE_GET_LOD_V1_V1	= 17600,
    IMAGE_GET_LOD_V1_V1_gfx10	= 17601,
    IMAGE_GET_LOD_V1_V1_gfx11	= 17602,
    IMAGE_GET_LOD_V1_V1_gfx12	= 17603,
    IMAGE_GET_LOD_V1_V1_gfx90a	= 17604,
    IMAGE_GET_LOD_V1_V2	= 17605,
    IMAGE_GET_LOD_V1_V2_gfx10	= 17606,
    IMAGE_GET_LOD_V1_V2_gfx11	= 17607,
    IMAGE_GET_LOD_V1_V2_gfx12	= 17608,
    IMAGE_GET_LOD_V1_V2_gfx90a	= 17609,
    IMAGE_GET_LOD_V1_V2_nsa_gfx10	= 17610,
    IMAGE_GET_LOD_V1_V2_nsa_gfx11	= 17611,
    IMAGE_GET_LOD_V1_V3	= 17612,
    IMAGE_GET_LOD_V1_V3_gfx10	= 17613,
    IMAGE_GET_LOD_V1_V3_gfx11	= 17614,
    IMAGE_GET_LOD_V1_V3_gfx12	= 17615,
    IMAGE_GET_LOD_V1_V3_gfx90a	= 17616,
    IMAGE_GET_LOD_V1_V3_nsa_gfx10	= 17617,
    IMAGE_GET_LOD_V1_V3_nsa_gfx11	= 17618,
    IMAGE_GET_LOD_V1_V4	= 17619,
    IMAGE_GET_LOD_V1_V4_gfx10	= 17620,
    IMAGE_GET_LOD_V1_V4_gfx11	= 17621,
    IMAGE_GET_LOD_V1_V4_gfx90a	= 17622,
    IMAGE_GET_LOD_V2_V1	= 17623,
    IMAGE_GET_LOD_V2_V1_gfx10	= 17624,
    IMAGE_GET_LOD_V2_V1_gfx11	= 17625,
    IMAGE_GET_LOD_V2_V1_gfx12	= 17626,
    IMAGE_GET_LOD_V2_V1_gfx90a	= 17627,
    IMAGE_GET_LOD_V2_V2	= 17628,
    IMAGE_GET_LOD_V2_V2_gfx10	= 17629,
    IMAGE_GET_LOD_V2_V2_gfx11	= 17630,
    IMAGE_GET_LOD_V2_V2_gfx12	= 17631,
    IMAGE_GET_LOD_V2_V2_gfx90a	= 17632,
    IMAGE_GET_LOD_V2_V2_nsa_gfx10	= 17633,
    IMAGE_GET_LOD_V2_V2_nsa_gfx11	= 17634,
    IMAGE_GET_LOD_V2_V3	= 17635,
    IMAGE_GET_LOD_V2_V3_gfx10	= 17636,
    IMAGE_GET_LOD_V2_V3_gfx11	= 17637,
    IMAGE_GET_LOD_V2_V3_gfx12	= 17638,
    IMAGE_GET_LOD_V2_V3_gfx90a	= 17639,
    IMAGE_GET_LOD_V2_V3_nsa_gfx10	= 17640,
    IMAGE_GET_LOD_V2_V3_nsa_gfx11	= 17641,
    IMAGE_GET_LOD_V2_V4	= 17642,
    IMAGE_GET_LOD_V2_V4_gfx10	= 17643,
    IMAGE_GET_LOD_V2_V4_gfx11	= 17644,
    IMAGE_GET_LOD_V2_V4_gfx90a	= 17645,
    IMAGE_GET_LOD_V3_V1	= 17646,
    IMAGE_GET_LOD_V3_V1_gfx10	= 17647,
    IMAGE_GET_LOD_V3_V1_gfx11	= 17648,
    IMAGE_GET_LOD_V3_V1_gfx12	= 17649,
    IMAGE_GET_LOD_V3_V1_gfx90a	= 17650,
    IMAGE_GET_LOD_V3_V2	= 17651,
    IMAGE_GET_LOD_V3_V2_gfx10	= 17652,
    IMAGE_GET_LOD_V3_V2_gfx11	= 17653,
    IMAGE_GET_LOD_V3_V2_gfx12	= 17654,
    IMAGE_GET_LOD_V3_V2_gfx90a	= 17655,
    IMAGE_GET_LOD_V3_V2_nsa_gfx10	= 17656,
    IMAGE_GET_LOD_V3_V2_nsa_gfx11	= 17657,
    IMAGE_GET_LOD_V3_V3	= 17658,
    IMAGE_GET_LOD_V3_V3_gfx10	= 17659,
    IMAGE_GET_LOD_V3_V3_gfx11	= 17660,
    IMAGE_GET_LOD_V3_V3_gfx12	= 17661,
    IMAGE_GET_LOD_V3_V3_gfx90a	= 17662,
    IMAGE_GET_LOD_V3_V3_nsa_gfx10	= 17663,
    IMAGE_GET_LOD_V3_V3_nsa_gfx11	= 17664,
    IMAGE_GET_LOD_V3_V4	= 17665,
    IMAGE_GET_LOD_V3_V4_gfx10	= 17666,
    IMAGE_GET_LOD_V3_V4_gfx11	= 17667,
    IMAGE_GET_LOD_V3_V4_gfx90a	= 17668,
    IMAGE_GET_LOD_V4_V1	= 17669,
    IMAGE_GET_LOD_V4_V1_gfx10	= 17670,
    IMAGE_GET_LOD_V4_V1_gfx11	= 17671,
    IMAGE_GET_LOD_V4_V1_gfx12	= 17672,
    IMAGE_GET_LOD_V4_V1_gfx90a	= 17673,
    IMAGE_GET_LOD_V4_V2	= 17674,
    IMAGE_GET_LOD_V4_V2_gfx10	= 17675,
    IMAGE_GET_LOD_V4_V2_gfx11	= 17676,
    IMAGE_GET_LOD_V4_V2_gfx12	= 17677,
    IMAGE_GET_LOD_V4_V2_gfx90a	= 17678,
    IMAGE_GET_LOD_V4_V2_nsa_gfx10	= 17679,
    IMAGE_GET_LOD_V4_V2_nsa_gfx11	= 17680,
    IMAGE_GET_LOD_V4_V3	= 17681,
    IMAGE_GET_LOD_V4_V3_gfx10	= 17682,
    IMAGE_GET_LOD_V4_V3_gfx11	= 17683,
    IMAGE_GET_LOD_V4_V3_gfx12	= 17684,
    IMAGE_GET_LOD_V4_V3_gfx90a	= 17685,
    IMAGE_GET_LOD_V4_V3_nsa_gfx10	= 17686,
    IMAGE_GET_LOD_V4_V3_nsa_gfx11	= 17687,
    IMAGE_GET_LOD_V4_V4	= 17688,
    IMAGE_GET_LOD_V4_V4_gfx10	= 17689,
    IMAGE_GET_LOD_V4_V4_gfx11	= 17690,
    IMAGE_GET_LOD_V4_V4_gfx90a	= 17691,
    IMAGE_GET_LOD_V5_V1	= 17692,
    IMAGE_GET_LOD_V5_V1_gfx10	= 17693,
    IMAGE_GET_LOD_V5_V1_gfx11	= 17694,
    IMAGE_GET_LOD_V5_V1_gfx12	= 17695,
    IMAGE_GET_LOD_V5_V1_gfx90a	= 17696,
    IMAGE_GET_LOD_V5_V2	= 17697,
    IMAGE_GET_LOD_V5_V2_gfx10	= 17698,
    IMAGE_GET_LOD_V5_V2_gfx11	= 17699,
    IMAGE_GET_LOD_V5_V2_gfx12	= 17700,
    IMAGE_GET_LOD_V5_V2_gfx90a	= 17701,
    IMAGE_GET_LOD_V5_V2_nsa_gfx10	= 17702,
    IMAGE_GET_LOD_V5_V2_nsa_gfx11	= 17703,
    IMAGE_GET_LOD_V5_V3	= 17704,
    IMAGE_GET_LOD_V5_V3_gfx10	= 17705,
    IMAGE_GET_LOD_V5_V3_gfx11	= 17706,
    IMAGE_GET_LOD_V5_V3_gfx12	= 17707,
    IMAGE_GET_LOD_V5_V3_gfx90a	= 17708,
    IMAGE_GET_LOD_V5_V3_nsa_gfx10	= 17709,
    IMAGE_GET_LOD_V5_V3_nsa_gfx11	= 17710,
    IMAGE_GET_LOD_V5_V4	= 17711,
    IMAGE_GET_LOD_V5_V4_gfx10	= 17712,
    IMAGE_GET_LOD_V5_V4_gfx11	= 17713,
    IMAGE_GET_LOD_V5_V4_gfx90a	= 17714,
    IMAGE_GET_RESINFO_V1_V1	= 17715,
    IMAGE_GET_RESINFO_V1_V1_gfx10	= 17716,
    IMAGE_GET_RESINFO_V1_V1_gfx11	= 17717,
    IMAGE_GET_RESINFO_V1_V1_gfx12	= 17718,
    IMAGE_GET_RESINFO_V1_V1_gfx90a	= 17719,
    IMAGE_GET_RESINFO_V1_V2	= 17720,
    IMAGE_GET_RESINFO_V1_V2_gfx10	= 17721,
    IMAGE_GET_RESINFO_V1_V2_gfx11	= 17722,
    IMAGE_GET_RESINFO_V1_V2_gfx12	= 17723,
    IMAGE_GET_RESINFO_V1_V2_gfx90a	= 17724,
    IMAGE_GET_RESINFO_V1_V2_nsa_gfx10	= 17725,
    IMAGE_GET_RESINFO_V1_V2_nsa_gfx11	= 17726,
    IMAGE_GET_RESINFO_V1_V3	= 17727,
    IMAGE_GET_RESINFO_V1_V3_gfx10	= 17728,
    IMAGE_GET_RESINFO_V1_V3_gfx11	= 17729,
    IMAGE_GET_RESINFO_V1_V3_gfx12	= 17730,
    IMAGE_GET_RESINFO_V1_V3_gfx90a	= 17731,
    IMAGE_GET_RESINFO_V1_V3_nsa_gfx10	= 17732,
    IMAGE_GET_RESINFO_V1_V3_nsa_gfx11	= 17733,
    IMAGE_GET_RESINFO_V1_V4	= 17734,
    IMAGE_GET_RESINFO_V1_V4_gfx10	= 17735,
    IMAGE_GET_RESINFO_V1_V4_gfx11	= 17736,
    IMAGE_GET_RESINFO_V1_V4_gfx12	= 17737,
    IMAGE_GET_RESINFO_V1_V4_gfx90a	= 17738,
    IMAGE_GET_RESINFO_V1_V4_nsa_gfx10	= 17739,
    IMAGE_GET_RESINFO_V1_V4_nsa_gfx11	= 17740,
    IMAGE_GET_RESINFO_V2_V1	= 17741,
    IMAGE_GET_RESINFO_V2_V1_gfx10	= 17742,
    IMAGE_GET_RESINFO_V2_V1_gfx11	= 17743,
    IMAGE_GET_RESINFO_V2_V1_gfx12	= 17744,
    IMAGE_GET_RESINFO_V2_V1_gfx90a	= 17745,
    IMAGE_GET_RESINFO_V2_V2	= 17746,
    IMAGE_GET_RESINFO_V2_V2_gfx10	= 17747,
    IMAGE_GET_RESINFO_V2_V2_gfx11	= 17748,
    IMAGE_GET_RESINFO_V2_V2_gfx12	= 17749,
    IMAGE_GET_RESINFO_V2_V2_gfx90a	= 17750,
    IMAGE_GET_RESINFO_V2_V2_nsa_gfx10	= 17751,
    IMAGE_GET_RESINFO_V2_V2_nsa_gfx11	= 17752,
    IMAGE_GET_RESINFO_V2_V3	= 17753,
    IMAGE_GET_RESINFO_V2_V3_gfx10	= 17754,
    IMAGE_GET_RESINFO_V2_V3_gfx11	= 17755,
    IMAGE_GET_RESINFO_V2_V3_gfx12	= 17756,
    IMAGE_GET_RESINFO_V2_V3_gfx90a	= 17757,
    IMAGE_GET_RESINFO_V2_V3_nsa_gfx10	= 17758,
    IMAGE_GET_RESINFO_V2_V3_nsa_gfx11	= 17759,
    IMAGE_GET_RESINFO_V2_V4	= 17760,
    IMAGE_GET_RESINFO_V2_V4_gfx10	= 17761,
    IMAGE_GET_RESINFO_V2_V4_gfx11	= 17762,
    IMAGE_GET_RESINFO_V2_V4_gfx12	= 17763,
    IMAGE_GET_RESINFO_V2_V4_gfx90a	= 17764,
    IMAGE_GET_RESINFO_V2_V4_nsa_gfx10	= 17765,
    IMAGE_GET_RESINFO_V2_V4_nsa_gfx11	= 17766,
    IMAGE_GET_RESINFO_V3_V1	= 17767,
    IMAGE_GET_RESINFO_V3_V1_gfx10	= 17768,
    IMAGE_GET_RESINFO_V3_V1_gfx11	= 17769,
    IMAGE_GET_RESINFO_V3_V1_gfx12	= 17770,
    IMAGE_GET_RESINFO_V3_V1_gfx90a	= 17771,
    IMAGE_GET_RESINFO_V3_V2	= 17772,
    IMAGE_GET_RESINFO_V3_V2_gfx10	= 17773,
    IMAGE_GET_RESINFO_V3_V2_gfx11	= 17774,
    IMAGE_GET_RESINFO_V3_V2_gfx12	= 17775,
    IMAGE_GET_RESINFO_V3_V2_gfx90a	= 17776,
    IMAGE_GET_RESINFO_V3_V2_nsa_gfx10	= 17777,
    IMAGE_GET_RESINFO_V3_V2_nsa_gfx11	= 17778,
    IMAGE_GET_RESINFO_V3_V3	= 17779,
    IMAGE_GET_RESINFO_V3_V3_gfx10	= 17780,
    IMAGE_GET_RESINFO_V3_V3_gfx11	= 17781,
    IMAGE_GET_RESINFO_V3_V3_gfx12	= 17782,
    IMAGE_GET_RESINFO_V3_V3_gfx90a	= 17783,
    IMAGE_GET_RESINFO_V3_V3_nsa_gfx10	= 17784,
    IMAGE_GET_RESINFO_V3_V3_nsa_gfx11	= 17785,
    IMAGE_GET_RESINFO_V3_V4	= 17786,
    IMAGE_GET_RESINFO_V3_V4_gfx10	= 17787,
    IMAGE_GET_RESINFO_V3_V4_gfx11	= 17788,
    IMAGE_GET_RESINFO_V3_V4_gfx12	= 17789,
    IMAGE_GET_RESINFO_V3_V4_gfx90a	= 17790,
    IMAGE_GET_RESINFO_V3_V4_nsa_gfx10	= 17791,
    IMAGE_GET_RESINFO_V3_V4_nsa_gfx11	= 17792,
    IMAGE_GET_RESINFO_V4_V1	= 17793,
    IMAGE_GET_RESINFO_V4_V1_gfx10	= 17794,
    IMAGE_GET_RESINFO_V4_V1_gfx11	= 17795,
    IMAGE_GET_RESINFO_V4_V1_gfx12	= 17796,
    IMAGE_GET_RESINFO_V4_V1_gfx90a	= 17797,
    IMAGE_GET_RESINFO_V4_V2	= 17798,
    IMAGE_GET_RESINFO_V4_V2_gfx10	= 17799,
    IMAGE_GET_RESINFO_V4_V2_gfx11	= 17800,
    IMAGE_GET_RESINFO_V4_V2_gfx12	= 17801,
    IMAGE_GET_RESINFO_V4_V2_gfx90a	= 17802,
    IMAGE_GET_RESINFO_V4_V2_nsa_gfx10	= 17803,
    IMAGE_GET_RESINFO_V4_V2_nsa_gfx11	= 17804,
    IMAGE_GET_RESINFO_V4_V3	= 17805,
    IMAGE_GET_RESINFO_V4_V3_gfx10	= 17806,
    IMAGE_GET_RESINFO_V4_V3_gfx11	= 17807,
    IMAGE_GET_RESINFO_V4_V3_gfx12	= 17808,
    IMAGE_GET_RESINFO_V4_V3_gfx90a	= 17809,
    IMAGE_GET_RESINFO_V4_V3_nsa_gfx10	= 17810,
    IMAGE_GET_RESINFO_V4_V3_nsa_gfx11	= 17811,
    IMAGE_GET_RESINFO_V4_V4	= 17812,
    IMAGE_GET_RESINFO_V4_V4_gfx10	= 17813,
    IMAGE_GET_RESINFO_V4_V4_gfx11	= 17814,
    IMAGE_GET_RESINFO_V4_V4_gfx12	= 17815,
    IMAGE_GET_RESINFO_V4_V4_gfx90a	= 17816,
    IMAGE_GET_RESINFO_V4_V4_nsa_gfx10	= 17817,
    IMAGE_GET_RESINFO_V4_V4_nsa_gfx11	= 17818,
    IMAGE_GET_RESINFO_V5_V1	= 17819,
    IMAGE_GET_RESINFO_V5_V1_gfx10	= 17820,
    IMAGE_GET_RESINFO_V5_V1_gfx11	= 17821,
    IMAGE_GET_RESINFO_V5_V1_gfx12	= 17822,
    IMAGE_GET_RESINFO_V5_V1_gfx90a	= 17823,
    IMAGE_GET_RESINFO_V5_V2	= 17824,
    IMAGE_GET_RESINFO_V5_V2_gfx10	= 17825,
    IMAGE_GET_RESINFO_V5_V2_gfx11	= 17826,
    IMAGE_GET_RESINFO_V5_V2_gfx12	= 17827,
    IMAGE_GET_RESINFO_V5_V2_gfx90a	= 17828,
    IMAGE_GET_RESINFO_V5_V2_nsa_gfx10	= 17829,
    IMAGE_GET_RESINFO_V5_V2_nsa_gfx11	= 17830,
    IMAGE_GET_RESINFO_V5_V3	= 17831,
    IMAGE_GET_RESINFO_V5_V3_gfx10	= 17832,
    IMAGE_GET_RESINFO_V5_V3_gfx11	= 17833,
    IMAGE_GET_RESINFO_V5_V3_gfx12	= 17834,
    IMAGE_GET_RESINFO_V5_V3_gfx90a	= 17835,
    IMAGE_GET_RESINFO_V5_V3_nsa_gfx10	= 17836,
    IMAGE_GET_RESINFO_V5_V3_nsa_gfx11	= 17837,
    IMAGE_GET_RESINFO_V5_V4	= 17838,
    IMAGE_GET_RESINFO_V5_V4_gfx10	= 17839,
    IMAGE_GET_RESINFO_V5_V4_gfx11	= 17840,
    IMAGE_GET_RESINFO_V5_V4_gfx12	= 17841,
    IMAGE_GET_RESINFO_V5_V4_gfx90a	= 17842,
    IMAGE_GET_RESINFO_V5_V4_nsa_gfx10	= 17843,
    IMAGE_GET_RESINFO_V5_V4_nsa_gfx11	= 17844,
    IMAGE_LOAD_MIP_PCK_SGN_V1_V1	= 17845,
    IMAGE_LOAD_MIP_PCK_SGN_V1_V1_gfx10	= 17846,
    IMAGE_LOAD_MIP_PCK_SGN_V1_V1_gfx11	= 17847,
    IMAGE_LOAD_MIP_PCK_SGN_V1_V1_gfx12	= 17848,
    IMAGE_LOAD_MIP_PCK_SGN_V1_V1_gfx90a	= 17849,
    IMAGE_LOAD_MIP_PCK_SGN_V1_V2	= 17850,
    IMAGE_LOAD_MIP_PCK_SGN_V1_V2_gfx10	= 17851,
    IMAGE_LOAD_MIP_PCK_SGN_V1_V2_gfx11	= 17852,
    IMAGE_LOAD_MIP_PCK_SGN_V1_V2_gfx12	= 17853,
    IMAGE_LOAD_MIP_PCK_SGN_V1_V2_gfx90a	= 17854,
    IMAGE_LOAD_MIP_PCK_SGN_V1_V2_nsa_gfx10	= 17855,
    IMAGE_LOAD_MIP_PCK_SGN_V1_V2_nsa_gfx11	= 17856,
    IMAGE_LOAD_MIP_PCK_SGN_V1_V3	= 17857,
    IMAGE_LOAD_MIP_PCK_SGN_V1_V3_gfx10	= 17858,
    IMAGE_LOAD_MIP_PCK_SGN_V1_V3_gfx11	= 17859,
    IMAGE_LOAD_MIP_PCK_SGN_V1_V3_gfx12	= 17860,
    IMAGE_LOAD_MIP_PCK_SGN_V1_V3_gfx90a	= 17861,
    IMAGE_LOAD_MIP_PCK_SGN_V1_V3_nsa_gfx10	= 17862,
    IMAGE_LOAD_MIP_PCK_SGN_V1_V3_nsa_gfx11	= 17863,
    IMAGE_LOAD_MIP_PCK_SGN_V1_V4	= 17864,
    IMAGE_LOAD_MIP_PCK_SGN_V1_V4_gfx10	= 17865,
    IMAGE_LOAD_MIP_PCK_SGN_V1_V4_gfx11	= 17866,
    IMAGE_LOAD_MIP_PCK_SGN_V1_V4_gfx12	= 17867,
    IMAGE_LOAD_MIP_PCK_SGN_V1_V4_gfx90a	= 17868,
    IMAGE_LOAD_MIP_PCK_SGN_V1_V4_nsa_gfx10	= 17869,
    IMAGE_LOAD_MIP_PCK_SGN_V1_V4_nsa_gfx11	= 17870,
    IMAGE_LOAD_MIP_PCK_SGN_V2_V1	= 17871,
    IMAGE_LOAD_MIP_PCK_SGN_V2_V1_gfx10	= 17872,
    IMAGE_LOAD_MIP_PCK_SGN_V2_V1_gfx11	= 17873,
    IMAGE_LOAD_MIP_PCK_SGN_V2_V1_gfx12	= 17874,
    IMAGE_LOAD_MIP_PCK_SGN_V2_V1_gfx90a	= 17875,
    IMAGE_LOAD_MIP_PCK_SGN_V2_V2	= 17876,
    IMAGE_LOAD_MIP_PCK_SGN_V2_V2_gfx10	= 17877,
    IMAGE_LOAD_MIP_PCK_SGN_V2_V2_gfx11	= 17878,
    IMAGE_LOAD_MIP_PCK_SGN_V2_V2_gfx12	= 17879,
    IMAGE_LOAD_MIP_PCK_SGN_V2_V2_gfx90a	= 17880,
    IMAGE_LOAD_MIP_PCK_SGN_V2_V2_nsa_gfx10	= 17881,
    IMAGE_LOAD_MIP_PCK_SGN_V2_V2_nsa_gfx11	= 17882,
    IMAGE_LOAD_MIP_PCK_SGN_V2_V3	= 17883,
    IMAGE_LOAD_MIP_PCK_SGN_V2_V3_gfx10	= 17884,
    IMAGE_LOAD_MIP_PCK_SGN_V2_V3_gfx11	= 17885,
    IMAGE_LOAD_MIP_PCK_SGN_V2_V3_gfx12	= 17886,
    IMAGE_LOAD_MIP_PCK_SGN_V2_V3_gfx90a	= 17887,
    IMAGE_LOAD_MIP_PCK_SGN_V2_V3_nsa_gfx10	= 17888,
    IMAGE_LOAD_MIP_PCK_SGN_V2_V3_nsa_gfx11	= 17889,
    IMAGE_LOAD_MIP_PCK_SGN_V2_V4	= 17890,
    IMAGE_LOAD_MIP_PCK_SGN_V2_V4_gfx10	= 17891,
    IMAGE_LOAD_MIP_PCK_SGN_V2_V4_gfx11	= 17892,
    IMAGE_LOAD_MIP_PCK_SGN_V2_V4_gfx12	= 17893,
    IMAGE_LOAD_MIP_PCK_SGN_V2_V4_gfx90a	= 17894,
    IMAGE_LOAD_MIP_PCK_SGN_V2_V4_nsa_gfx10	= 17895,
    IMAGE_LOAD_MIP_PCK_SGN_V2_V4_nsa_gfx11	= 17896,
    IMAGE_LOAD_MIP_PCK_SGN_V3_V1	= 17897,
    IMAGE_LOAD_MIP_PCK_SGN_V3_V1_gfx10	= 17898,
    IMAGE_LOAD_MIP_PCK_SGN_V3_V1_gfx11	= 17899,
    IMAGE_LOAD_MIP_PCK_SGN_V3_V1_gfx12	= 17900,
    IMAGE_LOAD_MIP_PCK_SGN_V3_V1_gfx90a	= 17901,
    IMAGE_LOAD_MIP_PCK_SGN_V3_V2	= 17902,
    IMAGE_LOAD_MIP_PCK_SGN_V3_V2_gfx10	= 17903,
    IMAGE_LOAD_MIP_PCK_SGN_V3_V2_gfx11	= 17904,
    IMAGE_LOAD_MIP_PCK_SGN_V3_V2_gfx12	= 17905,
    IMAGE_LOAD_MIP_PCK_SGN_V3_V2_gfx90a	= 17906,
    IMAGE_LOAD_MIP_PCK_SGN_V3_V2_nsa_gfx10	= 17907,
    IMAGE_LOAD_MIP_PCK_SGN_V3_V2_nsa_gfx11	= 17908,
    IMAGE_LOAD_MIP_PCK_SGN_V3_V3	= 17909,
    IMAGE_LOAD_MIP_PCK_SGN_V3_V3_gfx10	= 17910,
    IMAGE_LOAD_MIP_PCK_SGN_V3_V3_gfx11	= 17911,
    IMAGE_LOAD_MIP_PCK_SGN_V3_V3_gfx12	= 17912,
    IMAGE_LOAD_MIP_PCK_SGN_V3_V3_gfx90a	= 17913,
    IMAGE_LOAD_MIP_PCK_SGN_V3_V3_nsa_gfx10	= 17914,
    IMAGE_LOAD_MIP_PCK_SGN_V3_V3_nsa_gfx11	= 17915,
    IMAGE_LOAD_MIP_PCK_SGN_V3_V4	= 17916,
    IMAGE_LOAD_MIP_PCK_SGN_V3_V4_gfx10	= 17917,
    IMAGE_LOAD_MIP_PCK_SGN_V3_V4_gfx11	= 17918,
    IMAGE_LOAD_MIP_PCK_SGN_V3_V4_gfx12	= 17919,
    IMAGE_LOAD_MIP_PCK_SGN_V3_V4_gfx90a	= 17920,
    IMAGE_LOAD_MIP_PCK_SGN_V3_V4_nsa_gfx10	= 17921,
    IMAGE_LOAD_MIP_PCK_SGN_V3_V4_nsa_gfx11	= 17922,
    IMAGE_LOAD_MIP_PCK_SGN_V4_V1	= 17923,
    IMAGE_LOAD_MIP_PCK_SGN_V4_V1_gfx10	= 17924,
    IMAGE_LOAD_MIP_PCK_SGN_V4_V1_gfx11	= 17925,
    IMAGE_LOAD_MIP_PCK_SGN_V4_V1_gfx12	= 17926,
    IMAGE_LOAD_MIP_PCK_SGN_V4_V1_gfx90a	= 17927,
    IMAGE_LOAD_MIP_PCK_SGN_V4_V2	= 17928,
    IMAGE_LOAD_MIP_PCK_SGN_V4_V2_gfx10	= 17929,
    IMAGE_LOAD_MIP_PCK_SGN_V4_V2_gfx11	= 17930,
    IMAGE_LOAD_MIP_PCK_SGN_V4_V2_gfx12	= 17931,
    IMAGE_LOAD_MIP_PCK_SGN_V4_V2_gfx90a	= 17932,
    IMAGE_LOAD_MIP_PCK_SGN_V4_V2_nsa_gfx10	= 17933,
    IMAGE_LOAD_MIP_PCK_SGN_V4_V2_nsa_gfx11	= 17934,
    IMAGE_LOAD_MIP_PCK_SGN_V4_V3	= 17935,
    IMAGE_LOAD_MIP_PCK_SGN_V4_V3_gfx10	= 17936,
    IMAGE_LOAD_MIP_PCK_SGN_V4_V3_gfx11	= 17937,
    IMAGE_LOAD_MIP_PCK_SGN_V4_V3_gfx12	= 17938,
    IMAGE_LOAD_MIP_PCK_SGN_V4_V3_gfx90a	= 17939,
    IMAGE_LOAD_MIP_PCK_SGN_V4_V3_nsa_gfx10	= 17940,
    IMAGE_LOAD_MIP_PCK_SGN_V4_V3_nsa_gfx11	= 17941,
    IMAGE_LOAD_MIP_PCK_SGN_V4_V4	= 17942,
    IMAGE_LOAD_MIP_PCK_SGN_V4_V4_gfx10	= 17943,
    IMAGE_LOAD_MIP_PCK_SGN_V4_V4_gfx11	= 17944,
    IMAGE_LOAD_MIP_PCK_SGN_V4_V4_gfx12	= 17945,
    IMAGE_LOAD_MIP_PCK_SGN_V4_V4_gfx90a	= 17946,
    IMAGE_LOAD_MIP_PCK_SGN_V4_V4_nsa_gfx10	= 17947,
    IMAGE_LOAD_MIP_PCK_SGN_V4_V4_nsa_gfx11	= 17948,
    IMAGE_LOAD_MIP_PCK_SGN_V5_V1	= 17949,
    IMAGE_LOAD_MIP_PCK_SGN_V5_V1_gfx10	= 17950,
    IMAGE_LOAD_MIP_PCK_SGN_V5_V1_gfx11	= 17951,
    IMAGE_LOAD_MIP_PCK_SGN_V5_V1_gfx12	= 17952,
    IMAGE_LOAD_MIP_PCK_SGN_V5_V1_gfx90a	= 17953,
    IMAGE_LOAD_MIP_PCK_SGN_V5_V2	= 17954,
    IMAGE_LOAD_MIP_PCK_SGN_V5_V2_gfx10	= 17955,
    IMAGE_LOAD_MIP_PCK_SGN_V5_V2_gfx11	= 17956,
    IMAGE_LOAD_MIP_PCK_SGN_V5_V2_gfx12	= 17957,
    IMAGE_LOAD_MIP_PCK_SGN_V5_V2_gfx90a	= 17958,
    IMAGE_LOAD_MIP_PCK_SGN_V5_V2_nsa_gfx10	= 17959,
    IMAGE_LOAD_MIP_PCK_SGN_V5_V2_nsa_gfx11	= 17960,
    IMAGE_LOAD_MIP_PCK_SGN_V5_V3	= 17961,
    IMAGE_LOAD_MIP_PCK_SGN_V5_V3_gfx10	= 17962,
    IMAGE_LOAD_MIP_PCK_SGN_V5_V3_gfx11	= 17963,
    IMAGE_LOAD_MIP_PCK_SGN_V5_V3_gfx12	= 17964,
    IMAGE_LOAD_MIP_PCK_SGN_V5_V3_gfx90a	= 17965,
    IMAGE_LOAD_MIP_PCK_SGN_V5_V3_nsa_gfx10	= 17966,
    IMAGE_LOAD_MIP_PCK_SGN_V5_V3_nsa_gfx11	= 17967,
    IMAGE_LOAD_MIP_PCK_SGN_V5_V4	= 17968,
    IMAGE_LOAD_MIP_PCK_SGN_V5_V4_gfx10	= 17969,
    IMAGE_LOAD_MIP_PCK_SGN_V5_V4_gfx11	= 17970,
    IMAGE_LOAD_MIP_PCK_SGN_V5_V4_gfx12	= 17971,
    IMAGE_LOAD_MIP_PCK_SGN_V5_V4_gfx90a	= 17972,
    IMAGE_LOAD_MIP_PCK_SGN_V5_V4_nsa_gfx10	= 17973,
    IMAGE_LOAD_MIP_PCK_SGN_V5_V4_nsa_gfx11	= 17974,
    IMAGE_LOAD_MIP_PCK_V1_V1	= 17975,
    IMAGE_LOAD_MIP_PCK_V1_V1_gfx10	= 17976,
    IMAGE_LOAD_MIP_PCK_V1_V1_gfx11	= 17977,
    IMAGE_LOAD_MIP_PCK_V1_V1_gfx12	= 17978,
    IMAGE_LOAD_MIP_PCK_V1_V1_gfx90a	= 17979,
    IMAGE_LOAD_MIP_PCK_V1_V2	= 17980,
    IMAGE_LOAD_MIP_PCK_V1_V2_gfx10	= 17981,
    IMAGE_LOAD_MIP_PCK_V1_V2_gfx11	= 17982,
    IMAGE_LOAD_MIP_PCK_V1_V2_gfx12	= 17983,
    IMAGE_LOAD_MIP_PCK_V1_V2_gfx90a	= 17984,
    IMAGE_LOAD_MIP_PCK_V1_V2_nsa_gfx10	= 17985,
    IMAGE_LOAD_MIP_PCK_V1_V2_nsa_gfx11	= 17986,
    IMAGE_LOAD_MIP_PCK_V1_V3	= 17987,
    IMAGE_LOAD_MIP_PCK_V1_V3_gfx10	= 17988,
    IMAGE_LOAD_MIP_PCK_V1_V3_gfx11	= 17989,
    IMAGE_LOAD_MIP_PCK_V1_V3_gfx12	= 17990,
    IMAGE_LOAD_MIP_PCK_V1_V3_gfx90a	= 17991,
    IMAGE_LOAD_MIP_PCK_V1_V3_nsa_gfx10	= 17992,
    IMAGE_LOAD_MIP_PCK_V1_V3_nsa_gfx11	= 17993,
    IMAGE_LOAD_MIP_PCK_V1_V4	= 17994,
    IMAGE_LOAD_MIP_PCK_V1_V4_gfx10	= 17995,
    IMAGE_LOAD_MIP_PCK_V1_V4_gfx11	= 17996,
    IMAGE_LOAD_MIP_PCK_V1_V4_gfx12	= 17997,
    IMAGE_LOAD_MIP_PCK_V1_V4_gfx90a	= 17998,
    IMAGE_LOAD_MIP_PCK_V1_V4_nsa_gfx10	= 17999,
    IMAGE_LOAD_MIP_PCK_V1_V4_nsa_gfx11	= 18000,
    IMAGE_LOAD_MIP_PCK_V2_V1	= 18001,
    IMAGE_LOAD_MIP_PCK_V2_V1_gfx10	= 18002,
    IMAGE_LOAD_MIP_PCK_V2_V1_gfx11	= 18003,
    IMAGE_LOAD_MIP_PCK_V2_V1_gfx12	= 18004,
    IMAGE_LOAD_MIP_PCK_V2_V1_gfx90a	= 18005,
    IMAGE_LOAD_MIP_PCK_V2_V2	= 18006,
    IMAGE_LOAD_MIP_PCK_V2_V2_gfx10	= 18007,
    IMAGE_LOAD_MIP_PCK_V2_V2_gfx11	= 18008,
    IMAGE_LOAD_MIP_PCK_V2_V2_gfx12	= 18009,
    IMAGE_LOAD_MIP_PCK_V2_V2_gfx90a	= 18010,
    IMAGE_LOAD_MIP_PCK_V2_V2_nsa_gfx10	= 18011,
    IMAGE_LOAD_MIP_PCK_V2_V2_nsa_gfx11	= 18012,
    IMAGE_LOAD_MIP_PCK_V2_V3	= 18013,
    IMAGE_LOAD_MIP_PCK_V2_V3_gfx10	= 18014,
    IMAGE_LOAD_MIP_PCK_V2_V3_gfx11	= 18015,
    IMAGE_LOAD_MIP_PCK_V2_V3_gfx12	= 18016,
    IMAGE_LOAD_MIP_PCK_V2_V3_gfx90a	= 18017,
    IMAGE_LOAD_MIP_PCK_V2_V3_nsa_gfx10	= 18018,
    IMAGE_LOAD_MIP_PCK_V2_V3_nsa_gfx11	= 18019,
    IMAGE_LOAD_MIP_PCK_V2_V4	= 18020,
    IMAGE_LOAD_MIP_PCK_V2_V4_gfx10	= 18021,
    IMAGE_LOAD_MIP_PCK_V2_V4_gfx11	= 18022,
    IMAGE_LOAD_MIP_PCK_V2_V4_gfx12	= 18023,
    IMAGE_LOAD_MIP_PCK_V2_V4_gfx90a	= 18024,
    IMAGE_LOAD_MIP_PCK_V2_V4_nsa_gfx10	= 18025,
    IMAGE_LOAD_MIP_PCK_V2_V4_nsa_gfx11	= 18026,
    IMAGE_LOAD_MIP_PCK_V3_V1	= 18027,
    IMAGE_LOAD_MIP_PCK_V3_V1_gfx10	= 18028,
    IMAGE_LOAD_MIP_PCK_V3_V1_gfx11	= 18029,
    IMAGE_LOAD_MIP_PCK_V3_V1_gfx12	= 18030,
    IMAGE_LOAD_MIP_PCK_V3_V1_gfx90a	= 18031,
    IMAGE_LOAD_MIP_PCK_V3_V2	= 18032,
    IMAGE_LOAD_MIP_PCK_V3_V2_gfx10	= 18033,
    IMAGE_LOAD_MIP_PCK_V3_V2_gfx11	= 18034,
    IMAGE_LOAD_MIP_PCK_V3_V2_gfx12	= 18035,
    IMAGE_LOAD_MIP_PCK_V3_V2_gfx90a	= 18036,
    IMAGE_LOAD_MIP_PCK_V3_V2_nsa_gfx10	= 18037,
    IMAGE_LOAD_MIP_PCK_V3_V2_nsa_gfx11	= 18038,
    IMAGE_LOAD_MIP_PCK_V3_V3	= 18039,
    IMAGE_LOAD_MIP_PCK_V3_V3_gfx10	= 18040,
    IMAGE_LOAD_MIP_PCK_V3_V3_gfx11	= 18041,
    IMAGE_LOAD_MIP_PCK_V3_V3_gfx12	= 18042,
    IMAGE_LOAD_MIP_PCK_V3_V3_gfx90a	= 18043,
    IMAGE_LOAD_MIP_PCK_V3_V3_nsa_gfx10	= 18044,
    IMAGE_LOAD_MIP_PCK_V3_V3_nsa_gfx11	= 18045,
    IMAGE_LOAD_MIP_PCK_V3_V4	= 18046,
    IMAGE_LOAD_MIP_PCK_V3_V4_gfx10	= 18047,
    IMAGE_LOAD_MIP_PCK_V3_V4_gfx11	= 18048,
    IMAGE_LOAD_MIP_PCK_V3_V4_gfx12	= 18049,
    IMAGE_LOAD_MIP_PCK_V3_V4_gfx90a	= 18050,
    IMAGE_LOAD_MIP_PCK_V3_V4_nsa_gfx10	= 18051,
    IMAGE_LOAD_MIP_PCK_V3_V4_nsa_gfx11	= 18052,
    IMAGE_LOAD_MIP_PCK_V4_V1	= 18053,
    IMAGE_LOAD_MIP_PCK_V4_V1_gfx10	= 18054,
    IMAGE_LOAD_MIP_PCK_V4_V1_gfx11	= 18055,
    IMAGE_LOAD_MIP_PCK_V4_V1_gfx12	= 18056,
    IMAGE_LOAD_MIP_PCK_V4_V1_gfx90a	= 18057,
    IMAGE_LOAD_MIP_PCK_V4_V2	= 18058,
    IMAGE_LOAD_MIP_PCK_V4_V2_gfx10	= 18059,
    IMAGE_LOAD_MIP_PCK_V4_V2_gfx11	= 18060,
    IMAGE_LOAD_MIP_PCK_V4_V2_gfx12	= 18061,
    IMAGE_LOAD_MIP_PCK_V4_V2_gfx90a	= 18062,
    IMAGE_LOAD_MIP_PCK_V4_V2_nsa_gfx10	= 18063,
    IMAGE_LOAD_MIP_PCK_V4_V2_nsa_gfx11	= 18064,
    IMAGE_LOAD_MIP_PCK_V4_V3	= 18065,
    IMAGE_LOAD_MIP_PCK_V4_V3_gfx10	= 18066,
    IMAGE_LOAD_MIP_PCK_V4_V3_gfx11	= 18067,
    IMAGE_LOAD_MIP_PCK_V4_V3_gfx12	= 18068,
    IMAGE_LOAD_MIP_PCK_V4_V3_gfx90a	= 18069,
    IMAGE_LOAD_MIP_PCK_V4_V3_nsa_gfx10	= 18070,
    IMAGE_LOAD_MIP_PCK_V4_V3_nsa_gfx11	= 18071,
    IMAGE_LOAD_MIP_PCK_V4_V4	= 18072,
    IMAGE_LOAD_MIP_PCK_V4_V4_gfx10	= 18073,
    IMAGE_LOAD_MIP_PCK_V4_V4_gfx11	= 18074,
    IMAGE_LOAD_MIP_PCK_V4_V4_gfx12	= 18075,
    IMAGE_LOAD_MIP_PCK_V4_V4_gfx90a	= 18076,
    IMAGE_LOAD_MIP_PCK_V4_V4_nsa_gfx10	= 18077,
    IMAGE_LOAD_MIP_PCK_V4_V4_nsa_gfx11	= 18078,
    IMAGE_LOAD_MIP_PCK_V5_V1	= 18079,
    IMAGE_LOAD_MIP_PCK_V5_V1_gfx10	= 18080,
    IMAGE_LOAD_MIP_PCK_V5_V1_gfx11	= 18081,
    IMAGE_LOAD_MIP_PCK_V5_V1_gfx12	= 18082,
    IMAGE_LOAD_MIP_PCK_V5_V1_gfx90a	= 18083,
    IMAGE_LOAD_MIP_PCK_V5_V2	= 18084,
    IMAGE_LOAD_MIP_PCK_V5_V2_gfx10	= 18085,
    IMAGE_LOAD_MIP_PCK_V5_V2_gfx11	= 18086,
    IMAGE_LOAD_MIP_PCK_V5_V2_gfx12	= 18087,
    IMAGE_LOAD_MIP_PCK_V5_V2_gfx90a	= 18088,
    IMAGE_LOAD_MIP_PCK_V5_V2_nsa_gfx10	= 18089,
    IMAGE_LOAD_MIP_PCK_V5_V2_nsa_gfx11	= 18090,
    IMAGE_LOAD_MIP_PCK_V5_V3	= 18091,
    IMAGE_LOAD_MIP_PCK_V5_V3_gfx10	= 18092,
    IMAGE_LOAD_MIP_PCK_V5_V3_gfx11	= 18093,
    IMAGE_LOAD_MIP_PCK_V5_V3_gfx12	= 18094,
    IMAGE_LOAD_MIP_PCK_V5_V3_gfx90a	= 18095,
    IMAGE_LOAD_MIP_PCK_V5_V3_nsa_gfx10	= 18096,
    IMAGE_LOAD_MIP_PCK_V5_V3_nsa_gfx11	= 18097,
    IMAGE_LOAD_MIP_PCK_V5_V4	= 18098,
    IMAGE_LOAD_MIP_PCK_V5_V4_gfx10	= 18099,
    IMAGE_LOAD_MIP_PCK_V5_V4_gfx11	= 18100,
    IMAGE_LOAD_MIP_PCK_V5_V4_gfx12	= 18101,
    IMAGE_LOAD_MIP_PCK_V5_V4_gfx90a	= 18102,
    IMAGE_LOAD_MIP_PCK_V5_V4_nsa_gfx10	= 18103,
    IMAGE_LOAD_MIP_PCK_V5_V4_nsa_gfx11	= 18104,
    IMAGE_LOAD_MIP_V1_V1	= 18105,
    IMAGE_LOAD_MIP_V1_V1_gfx10	= 18106,
    IMAGE_LOAD_MIP_V1_V1_gfx11	= 18107,
    IMAGE_LOAD_MIP_V1_V1_gfx12	= 18108,
    IMAGE_LOAD_MIP_V1_V1_gfx90a	= 18109,
    IMAGE_LOAD_MIP_V1_V2	= 18110,
    IMAGE_LOAD_MIP_V1_V2_gfx10	= 18111,
    IMAGE_LOAD_MIP_V1_V2_gfx11	= 18112,
    IMAGE_LOAD_MIP_V1_V2_gfx12	= 18113,
    IMAGE_LOAD_MIP_V1_V2_gfx90a	= 18114,
    IMAGE_LOAD_MIP_V1_V2_nsa_gfx10	= 18115,
    IMAGE_LOAD_MIP_V1_V2_nsa_gfx11	= 18116,
    IMAGE_LOAD_MIP_V1_V3	= 18117,
    IMAGE_LOAD_MIP_V1_V3_gfx10	= 18118,
    IMAGE_LOAD_MIP_V1_V3_gfx11	= 18119,
    IMAGE_LOAD_MIP_V1_V3_gfx12	= 18120,
    IMAGE_LOAD_MIP_V1_V3_gfx90a	= 18121,
    IMAGE_LOAD_MIP_V1_V3_nsa_gfx10	= 18122,
    IMAGE_LOAD_MIP_V1_V3_nsa_gfx11	= 18123,
    IMAGE_LOAD_MIP_V1_V4	= 18124,
    IMAGE_LOAD_MIP_V1_V4_gfx10	= 18125,
    IMAGE_LOAD_MIP_V1_V4_gfx11	= 18126,
    IMAGE_LOAD_MIP_V1_V4_gfx12	= 18127,
    IMAGE_LOAD_MIP_V1_V4_gfx90a	= 18128,
    IMAGE_LOAD_MIP_V1_V4_nsa_gfx10	= 18129,
    IMAGE_LOAD_MIP_V1_V4_nsa_gfx11	= 18130,
    IMAGE_LOAD_MIP_V2_V1	= 18131,
    IMAGE_LOAD_MIP_V2_V1_gfx10	= 18132,
    IMAGE_LOAD_MIP_V2_V1_gfx11	= 18133,
    IMAGE_LOAD_MIP_V2_V1_gfx12	= 18134,
    IMAGE_LOAD_MIP_V2_V1_gfx90a	= 18135,
    IMAGE_LOAD_MIP_V2_V2	= 18136,
    IMAGE_LOAD_MIP_V2_V2_gfx10	= 18137,
    IMAGE_LOAD_MIP_V2_V2_gfx11	= 18138,
    IMAGE_LOAD_MIP_V2_V2_gfx12	= 18139,
    IMAGE_LOAD_MIP_V2_V2_gfx90a	= 18140,
    IMAGE_LOAD_MIP_V2_V2_nsa_gfx10	= 18141,
    IMAGE_LOAD_MIP_V2_V2_nsa_gfx11	= 18142,
    IMAGE_LOAD_MIP_V2_V3	= 18143,
    IMAGE_LOAD_MIP_V2_V3_gfx10	= 18144,
    IMAGE_LOAD_MIP_V2_V3_gfx11	= 18145,
    IMAGE_LOAD_MIP_V2_V3_gfx12	= 18146,
    IMAGE_LOAD_MIP_V2_V3_gfx90a	= 18147,
    IMAGE_LOAD_MIP_V2_V3_nsa_gfx10	= 18148,
    IMAGE_LOAD_MIP_V2_V3_nsa_gfx11	= 18149,
    IMAGE_LOAD_MIP_V2_V4	= 18150,
    IMAGE_LOAD_MIP_V2_V4_gfx10	= 18151,
    IMAGE_LOAD_MIP_V2_V4_gfx11	= 18152,
    IMAGE_LOAD_MIP_V2_V4_gfx12	= 18153,
    IMAGE_LOAD_MIP_V2_V4_gfx90a	= 18154,
    IMAGE_LOAD_MIP_V2_V4_nsa_gfx10	= 18155,
    IMAGE_LOAD_MIP_V2_V4_nsa_gfx11	= 18156,
    IMAGE_LOAD_MIP_V3_V1	= 18157,
    IMAGE_LOAD_MIP_V3_V1_gfx10	= 18158,
    IMAGE_LOAD_MIP_V3_V1_gfx11	= 18159,
    IMAGE_LOAD_MIP_V3_V1_gfx12	= 18160,
    IMAGE_LOAD_MIP_V3_V1_gfx90a	= 18161,
    IMAGE_LOAD_MIP_V3_V2	= 18162,
    IMAGE_LOAD_MIP_V3_V2_gfx10	= 18163,
    IMAGE_LOAD_MIP_V3_V2_gfx11	= 18164,
    IMAGE_LOAD_MIP_V3_V2_gfx12	= 18165,
    IMAGE_LOAD_MIP_V3_V2_gfx90a	= 18166,
    IMAGE_LOAD_MIP_V3_V2_nsa_gfx10	= 18167,
    IMAGE_LOAD_MIP_V3_V2_nsa_gfx11	= 18168,
    IMAGE_LOAD_MIP_V3_V3	= 18169,
    IMAGE_LOAD_MIP_V3_V3_gfx10	= 18170,
    IMAGE_LOAD_MIP_V3_V3_gfx11	= 18171,
    IMAGE_LOAD_MIP_V3_V3_gfx12	= 18172,
    IMAGE_LOAD_MIP_V3_V3_gfx90a	= 18173,
    IMAGE_LOAD_MIP_V3_V3_nsa_gfx10	= 18174,
    IMAGE_LOAD_MIP_V3_V3_nsa_gfx11	= 18175,
    IMAGE_LOAD_MIP_V3_V4	= 18176,
    IMAGE_LOAD_MIP_V3_V4_gfx10	= 18177,
    IMAGE_LOAD_MIP_V3_V4_gfx11	= 18178,
    IMAGE_LOAD_MIP_V3_V4_gfx12	= 18179,
    IMAGE_LOAD_MIP_V3_V4_gfx90a	= 18180,
    IMAGE_LOAD_MIP_V3_V4_nsa_gfx10	= 18181,
    IMAGE_LOAD_MIP_V3_V4_nsa_gfx11	= 18182,
    IMAGE_LOAD_MIP_V4_V1	= 18183,
    IMAGE_LOAD_MIP_V4_V1_gfx10	= 18184,
    IMAGE_LOAD_MIP_V4_V1_gfx11	= 18185,
    IMAGE_LOAD_MIP_V4_V1_gfx12	= 18186,
    IMAGE_LOAD_MIP_V4_V1_gfx90a	= 18187,
    IMAGE_LOAD_MIP_V4_V2	= 18188,
    IMAGE_LOAD_MIP_V4_V2_gfx10	= 18189,
    IMAGE_LOAD_MIP_V4_V2_gfx11	= 18190,
    IMAGE_LOAD_MIP_V4_V2_gfx12	= 18191,
    IMAGE_LOAD_MIP_V4_V2_gfx90a	= 18192,
    IMAGE_LOAD_MIP_V4_V2_nsa_gfx10	= 18193,
    IMAGE_LOAD_MIP_V4_V2_nsa_gfx11	= 18194,
    IMAGE_LOAD_MIP_V4_V3	= 18195,
    IMAGE_LOAD_MIP_V4_V3_gfx10	= 18196,
    IMAGE_LOAD_MIP_V4_V3_gfx11	= 18197,
    IMAGE_LOAD_MIP_V4_V3_gfx12	= 18198,
    IMAGE_LOAD_MIP_V4_V3_gfx90a	= 18199,
    IMAGE_LOAD_MIP_V4_V3_nsa_gfx10	= 18200,
    IMAGE_LOAD_MIP_V4_V3_nsa_gfx11	= 18201,
    IMAGE_LOAD_MIP_V4_V4	= 18202,
    IMAGE_LOAD_MIP_V4_V4_gfx10	= 18203,
    IMAGE_LOAD_MIP_V4_V4_gfx11	= 18204,
    IMAGE_LOAD_MIP_V4_V4_gfx12	= 18205,
    IMAGE_LOAD_MIP_V4_V4_gfx90a	= 18206,
    IMAGE_LOAD_MIP_V4_V4_nsa_gfx10	= 18207,
    IMAGE_LOAD_MIP_V4_V4_nsa_gfx11	= 18208,
    IMAGE_LOAD_MIP_V5_V1	= 18209,
    IMAGE_LOAD_MIP_V5_V1_gfx10	= 18210,
    IMAGE_LOAD_MIP_V5_V1_gfx11	= 18211,
    IMAGE_LOAD_MIP_V5_V1_gfx12	= 18212,
    IMAGE_LOAD_MIP_V5_V1_gfx90a	= 18213,
    IMAGE_LOAD_MIP_V5_V2	= 18214,
    IMAGE_LOAD_MIP_V5_V2_gfx10	= 18215,
    IMAGE_LOAD_MIP_V5_V2_gfx11	= 18216,
    IMAGE_LOAD_MIP_V5_V2_gfx12	= 18217,
    IMAGE_LOAD_MIP_V5_V2_gfx90a	= 18218,
    IMAGE_LOAD_MIP_V5_V2_nsa_gfx10	= 18219,
    IMAGE_LOAD_MIP_V5_V2_nsa_gfx11	= 18220,
    IMAGE_LOAD_MIP_V5_V3	= 18221,
    IMAGE_LOAD_MIP_V5_V3_gfx10	= 18222,
    IMAGE_LOAD_MIP_V5_V3_gfx11	= 18223,
    IMAGE_LOAD_MIP_V5_V3_gfx12	= 18224,
    IMAGE_LOAD_MIP_V5_V3_gfx90a	= 18225,
    IMAGE_LOAD_MIP_V5_V3_nsa_gfx10	= 18226,
    IMAGE_LOAD_MIP_V5_V3_nsa_gfx11	= 18227,
    IMAGE_LOAD_MIP_V5_V4	= 18228,
    IMAGE_LOAD_MIP_V5_V4_gfx10	= 18229,
    IMAGE_LOAD_MIP_V5_V4_gfx11	= 18230,
    IMAGE_LOAD_MIP_V5_V4_gfx12	= 18231,
    IMAGE_LOAD_MIP_V5_V4_gfx90a	= 18232,
    IMAGE_LOAD_MIP_V5_V4_nsa_gfx10	= 18233,
    IMAGE_LOAD_MIP_V5_V4_nsa_gfx11	= 18234,
    IMAGE_LOAD_PCK_SGN_V1_V1	= 18235,
    IMAGE_LOAD_PCK_SGN_V1_V1_gfx10	= 18236,
    IMAGE_LOAD_PCK_SGN_V1_V1_gfx11	= 18237,
    IMAGE_LOAD_PCK_SGN_V1_V1_gfx12	= 18238,
    IMAGE_LOAD_PCK_SGN_V1_V1_gfx90a	= 18239,
    IMAGE_LOAD_PCK_SGN_V1_V2	= 18240,
    IMAGE_LOAD_PCK_SGN_V1_V2_gfx10	= 18241,
    IMAGE_LOAD_PCK_SGN_V1_V2_gfx11	= 18242,
    IMAGE_LOAD_PCK_SGN_V1_V2_gfx12	= 18243,
    IMAGE_LOAD_PCK_SGN_V1_V2_gfx90a	= 18244,
    IMAGE_LOAD_PCK_SGN_V1_V2_nsa_gfx10	= 18245,
    IMAGE_LOAD_PCK_SGN_V1_V2_nsa_gfx11	= 18246,
    IMAGE_LOAD_PCK_SGN_V1_V3	= 18247,
    IMAGE_LOAD_PCK_SGN_V1_V3_gfx10	= 18248,
    IMAGE_LOAD_PCK_SGN_V1_V3_gfx11	= 18249,
    IMAGE_LOAD_PCK_SGN_V1_V3_gfx12	= 18250,
    IMAGE_LOAD_PCK_SGN_V1_V3_gfx90a	= 18251,
    IMAGE_LOAD_PCK_SGN_V1_V3_nsa_gfx10	= 18252,
    IMAGE_LOAD_PCK_SGN_V1_V3_nsa_gfx11	= 18253,
    IMAGE_LOAD_PCK_SGN_V1_V4	= 18254,
    IMAGE_LOAD_PCK_SGN_V1_V4_gfx10	= 18255,
    IMAGE_LOAD_PCK_SGN_V1_V4_gfx11	= 18256,
    IMAGE_LOAD_PCK_SGN_V1_V4_gfx12	= 18257,
    IMAGE_LOAD_PCK_SGN_V1_V4_gfx90a	= 18258,
    IMAGE_LOAD_PCK_SGN_V1_V4_nsa_gfx10	= 18259,
    IMAGE_LOAD_PCK_SGN_V1_V4_nsa_gfx11	= 18260,
    IMAGE_LOAD_PCK_SGN_V2_V1	= 18261,
    IMAGE_LOAD_PCK_SGN_V2_V1_gfx10	= 18262,
    IMAGE_LOAD_PCK_SGN_V2_V1_gfx11	= 18263,
    IMAGE_LOAD_PCK_SGN_V2_V1_gfx12	= 18264,
    IMAGE_LOAD_PCK_SGN_V2_V1_gfx90a	= 18265,
    IMAGE_LOAD_PCK_SGN_V2_V2	= 18266,
    IMAGE_LOAD_PCK_SGN_V2_V2_gfx10	= 18267,
    IMAGE_LOAD_PCK_SGN_V2_V2_gfx11	= 18268,
    IMAGE_LOAD_PCK_SGN_V2_V2_gfx12	= 18269,
    IMAGE_LOAD_PCK_SGN_V2_V2_gfx90a	= 18270,
    IMAGE_LOAD_PCK_SGN_V2_V2_nsa_gfx10	= 18271,
    IMAGE_LOAD_PCK_SGN_V2_V2_nsa_gfx11	= 18272,
    IMAGE_LOAD_PCK_SGN_V2_V3	= 18273,
    IMAGE_LOAD_PCK_SGN_V2_V3_gfx10	= 18274,
    IMAGE_LOAD_PCK_SGN_V2_V3_gfx11	= 18275,
    IMAGE_LOAD_PCK_SGN_V2_V3_gfx12	= 18276,
    IMAGE_LOAD_PCK_SGN_V2_V3_gfx90a	= 18277,
    IMAGE_LOAD_PCK_SGN_V2_V3_nsa_gfx10	= 18278,
    IMAGE_LOAD_PCK_SGN_V2_V3_nsa_gfx11	= 18279,
    IMAGE_LOAD_PCK_SGN_V2_V4	= 18280,
    IMAGE_LOAD_PCK_SGN_V2_V4_gfx10	= 18281,
    IMAGE_LOAD_PCK_SGN_V2_V4_gfx11	= 18282,
    IMAGE_LOAD_PCK_SGN_V2_V4_gfx12	= 18283,
    IMAGE_LOAD_PCK_SGN_V2_V4_gfx90a	= 18284,
    IMAGE_LOAD_PCK_SGN_V2_V4_nsa_gfx10	= 18285,
    IMAGE_LOAD_PCK_SGN_V2_V4_nsa_gfx11	= 18286,
    IMAGE_LOAD_PCK_SGN_V3_V1	= 18287,
    IMAGE_LOAD_PCK_SGN_V3_V1_gfx10	= 18288,
    IMAGE_LOAD_PCK_SGN_V3_V1_gfx11	= 18289,
    IMAGE_LOAD_PCK_SGN_V3_V1_gfx12	= 18290,
    IMAGE_LOAD_PCK_SGN_V3_V1_gfx90a	= 18291,
    IMAGE_LOAD_PCK_SGN_V3_V2	= 18292,
    IMAGE_LOAD_PCK_SGN_V3_V2_gfx10	= 18293,
    IMAGE_LOAD_PCK_SGN_V3_V2_gfx11	= 18294,
    IMAGE_LOAD_PCK_SGN_V3_V2_gfx12	= 18295,
    IMAGE_LOAD_PCK_SGN_V3_V2_gfx90a	= 18296,
    IMAGE_LOAD_PCK_SGN_V3_V2_nsa_gfx10	= 18297,
    IMAGE_LOAD_PCK_SGN_V3_V2_nsa_gfx11	= 18298,
    IMAGE_LOAD_PCK_SGN_V3_V3	= 18299,
    IMAGE_LOAD_PCK_SGN_V3_V3_gfx10	= 18300,
    IMAGE_LOAD_PCK_SGN_V3_V3_gfx11	= 18301,
    IMAGE_LOAD_PCK_SGN_V3_V3_gfx12	= 18302,
    IMAGE_LOAD_PCK_SGN_V3_V3_gfx90a	= 18303,
    IMAGE_LOAD_PCK_SGN_V3_V3_nsa_gfx10	= 18304,
    IMAGE_LOAD_PCK_SGN_V3_V3_nsa_gfx11	= 18305,
    IMAGE_LOAD_PCK_SGN_V3_V4	= 18306,
    IMAGE_LOAD_PCK_SGN_V3_V4_gfx10	= 18307,
    IMAGE_LOAD_PCK_SGN_V3_V4_gfx11	= 18308,
    IMAGE_LOAD_PCK_SGN_V3_V4_gfx12	= 18309,
    IMAGE_LOAD_PCK_SGN_V3_V4_gfx90a	= 18310,
    IMAGE_LOAD_PCK_SGN_V3_V4_nsa_gfx10	= 18311,
    IMAGE_LOAD_PCK_SGN_V3_V4_nsa_gfx11	= 18312,
    IMAGE_LOAD_PCK_SGN_V4_V1	= 18313,
    IMAGE_LOAD_PCK_SGN_V4_V1_gfx10	= 18314,
    IMAGE_LOAD_PCK_SGN_V4_V1_gfx11	= 18315,
    IMAGE_LOAD_PCK_SGN_V4_V1_gfx12	= 18316,
    IMAGE_LOAD_PCK_SGN_V4_V1_gfx90a	= 18317,
    IMAGE_LOAD_PCK_SGN_V4_V2	= 18318,
    IMAGE_LOAD_PCK_SGN_V4_V2_gfx10	= 18319,
    IMAGE_LOAD_PCK_SGN_V4_V2_gfx11	= 18320,
    IMAGE_LOAD_PCK_SGN_V4_V2_gfx12	= 18321,
    IMAGE_LOAD_PCK_SGN_V4_V2_gfx90a	= 18322,
    IMAGE_LOAD_PCK_SGN_V4_V2_nsa_gfx10	= 18323,
    IMAGE_LOAD_PCK_SGN_V4_V2_nsa_gfx11	= 18324,
    IMAGE_LOAD_PCK_SGN_V4_V3	= 18325,
    IMAGE_LOAD_PCK_SGN_V4_V3_gfx10	= 18326,
    IMAGE_LOAD_PCK_SGN_V4_V3_gfx11	= 18327,
    IMAGE_LOAD_PCK_SGN_V4_V3_gfx12	= 18328,
    IMAGE_LOAD_PCK_SGN_V4_V3_gfx90a	= 18329,
    IMAGE_LOAD_PCK_SGN_V4_V3_nsa_gfx10	= 18330,
    IMAGE_LOAD_PCK_SGN_V4_V3_nsa_gfx11	= 18331,
    IMAGE_LOAD_PCK_SGN_V4_V4	= 18332,
    IMAGE_LOAD_PCK_SGN_V4_V4_gfx10	= 18333,
    IMAGE_LOAD_PCK_SGN_V4_V4_gfx11	= 18334,
    IMAGE_LOAD_PCK_SGN_V4_V4_gfx12	= 18335,
    IMAGE_LOAD_PCK_SGN_V4_V4_gfx90a	= 18336,
    IMAGE_LOAD_PCK_SGN_V4_V4_nsa_gfx10	= 18337,
    IMAGE_LOAD_PCK_SGN_V4_V4_nsa_gfx11	= 18338,
    IMAGE_LOAD_PCK_SGN_V5_V1	= 18339,
    IMAGE_LOAD_PCK_SGN_V5_V1_gfx10	= 18340,
    IMAGE_LOAD_PCK_SGN_V5_V1_gfx11	= 18341,
    IMAGE_LOAD_PCK_SGN_V5_V1_gfx12	= 18342,
    IMAGE_LOAD_PCK_SGN_V5_V1_gfx90a	= 18343,
    IMAGE_LOAD_PCK_SGN_V5_V2	= 18344,
    IMAGE_LOAD_PCK_SGN_V5_V2_gfx10	= 18345,
    IMAGE_LOAD_PCK_SGN_V5_V2_gfx11	= 18346,
    IMAGE_LOAD_PCK_SGN_V5_V2_gfx12	= 18347,
    IMAGE_LOAD_PCK_SGN_V5_V2_gfx90a	= 18348,
    IMAGE_LOAD_PCK_SGN_V5_V2_nsa_gfx10	= 18349,
    IMAGE_LOAD_PCK_SGN_V5_V2_nsa_gfx11	= 18350,
    IMAGE_LOAD_PCK_SGN_V5_V3	= 18351,
    IMAGE_LOAD_PCK_SGN_V5_V3_gfx10	= 18352,
    IMAGE_LOAD_PCK_SGN_V5_V3_gfx11	= 18353,
    IMAGE_LOAD_PCK_SGN_V5_V3_gfx12	= 18354,
    IMAGE_LOAD_PCK_SGN_V5_V3_gfx90a	= 18355,
    IMAGE_LOAD_PCK_SGN_V5_V3_nsa_gfx10	= 18356,
    IMAGE_LOAD_PCK_SGN_V5_V3_nsa_gfx11	= 18357,
    IMAGE_LOAD_PCK_SGN_V5_V4	= 18358,
    IMAGE_LOAD_PCK_SGN_V5_V4_gfx10	= 18359,
    IMAGE_LOAD_PCK_SGN_V5_V4_gfx11	= 18360,
    IMAGE_LOAD_PCK_SGN_V5_V4_gfx12	= 18361,
    IMAGE_LOAD_PCK_SGN_V5_V4_gfx90a	= 18362,
    IMAGE_LOAD_PCK_SGN_V5_V4_nsa_gfx10	= 18363,
    IMAGE_LOAD_PCK_SGN_V5_V4_nsa_gfx11	= 18364,
    IMAGE_LOAD_PCK_V1_V1	= 18365,
    IMAGE_LOAD_PCK_V1_V1_gfx10	= 18366,
    IMAGE_LOAD_PCK_V1_V1_gfx11	= 18367,
    IMAGE_LOAD_PCK_V1_V1_gfx12	= 18368,
    IMAGE_LOAD_PCK_V1_V1_gfx90a	= 18369,
    IMAGE_LOAD_PCK_V1_V2	= 18370,
    IMAGE_LOAD_PCK_V1_V2_gfx10	= 18371,
    IMAGE_LOAD_PCK_V1_V2_gfx11	= 18372,
    IMAGE_LOAD_PCK_V1_V2_gfx12	= 18373,
    IMAGE_LOAD_PCK_V1_V2_gfx90a	= 18374,
    IMAGE_LOAD_PCK_V1_V2_nsa_gfx10	= 18375,
    IMAGE_LOAD_PCK_V1_V2_nsa_gfx11	= 18376,
    IMAGE_LOAD_PCK_V1_V3	= 18377,
    IMAGE_LOAD_PCK_V1_V3_gfx10	= 18378,
    IMAGE_LOAD_PCK_V1_V3_gfx11	= 18379,
    IMAGE_LOAD_PCK_V1_V3_gfx12	= 18380,
    IMAGE_LOAD_PCK_V1_V3_gfx90a	= 18381,
    IMAGE_LOAD_PCK_V1_V3_nsa_gfx10	= 18382,
    IMAGE_LOAD_PCK_V1_V3_nsa_gfx11	= 18383,
    IMAGE_LOAD_PCK_V1_V4	= 18384,
    IMAGE_LOAD_PCK_V1_V4_gfx10	= 18385,
    IMAGE_LOAD_PCK_V1_V4_gfx11	= 18386,
    IMAGE_LOAD_PCK_V1_V4_gfx12	= 18387,
    IMAGE_LOAD_PCK_V1_V4_gfx90a	= 18388,
    IMAGE_LOAD_PCK_V1_V4_nsa_gfx10	= 18389,
    IMAGE_LOAD_PCK_V1_V4_nsa_gfx11	= 18390,
    IMAGE_LOAD_PCK_V2_V1	= 18391,
    IMAGE_LOAD_PCK_V2_V1_gfx10	= 18392,
    IMAGE_LOAD_PCK_V2_V1_gfx11	= 18393,
    IMAGE_LOAD_PCK_V2_V1_gfx12	= 18394,
    IMAGE_LOAD_PCK_V2_V1_gfx90a	= 18395,
    IMAGE_LOAD_PCK_V2_V2	= 18396,
    IMAGE_LOAD_PCK_V2_V2_gfx10	= 18397,
    IMAGE_LOAD_PCK_V2_V2_gfx11	= 18398,
    IMAGE_LOAD_PCK_V2_V2_gfx12	= 18399,
    IMAGE_LOAD_PCK_V2_V2_gfx90a	= 18400,
    IMAGE_LOAD_PCK_V2_V2_nsa_gfx10	= 18401,
    IMAGE_LOAD_PCK_V2_V2_nsa_gfx11	= 18402,
    IMAGE_LOAD_PCK_V2_V3	= 18403,
    IMAGE_LOAD_PCK_V2_V3_gfx10	= 18404,
    IMAGE_LOAD_PCK_V2_V3_gfx11	= 18405,
    IMAGE_LOAD_PCK_V2_V3_gfx12	= 18406,
    IMAGE_LOAD_PCK_V2_V3_gfx90a	= 18407,
    IMAGE_LOAD_PCK_V2_V3_nsa_gfx10	= 18408,
    IMAGE_LOAD_PCK_V2_V3_nsa_gfx11	= 18409,
    IMAGE_LOAD_PCK_V2_V4	= 18410,
    IMAGE_LOAD_PCK_V2_V4_gfx10	= 18411,
    IMAGE_LOAD_PCK_V2_V4_gfx11	= 18412,
    IMAGE_LOAD_PCK_V2_V4_gfx12	= 18413,
    IMAGE_LOAD_PCK_V2_V4_gfx90a	= 18414,
    IMAGE_LOAD_PCK_V2_V4_nsa_gfx10	= 18415,
    IMAGE_LOAD_PCK_V2_V4_nsa_gfx11	= 18416,
    IMAGE_LOAD_PCK_V3_V1	= 18417,
    IMAGE_LOAD_PCK_V3_V1_gfx10	= 18418,
    IMAGE_LOAD_PCK_V3_V1_gfx11	= 18419,
    IMAGE_LOAD_PCK_V3_V1_gfx12	= 18420,
    IMAGE_LOAD_PCK_V3_V1_gfx90a	= 18421,
    IMAGE_LOAD_PCK_V3_V2	= 18422,
    IMAGE_LOAD_PCK_V3_V2_gfx10	= 18423,
    IMAGE_LOAD_PCK_V3_V2_gfx11	= 18424,
    IMAGE_LOAD_PCK_V3_V2_gfx12	= 18425,
    IMAGE_LOAD_PCK_V3_V2_gfx90a	= 18426,
    IMAGE_LOAD_PCK_V3_V2_nsa_gfx10	= 18427,
    IMAGE_LOAD_PCK_V3_V2_nsa_gfx11	= 18428,
    IMAGE_LOAD_PCK_V3_V3	= 18429,
    IMAGE_LOAD_PCK_V3_V3_gfx10	= 18430,
    IMAGE_LOAD_PCK_V3_V3_gfx11	= 18431,
    IMAGE_LOAD_PCK_V3_V3_gfx12	= 18432,
    IMAGE_LOAD_PCK_V3_V3_gfx90a	= 18433,
    IMAGE_LOAD_PCK_V3_V3_nsa_gfx10	= 18434,
    IMAGE_LOAD_PCK_V3_V3_nsa_gfx11	= 18435,
    IMAGE_LOAD_PCK_V3_V4	= 18436,
    IMAGE_LOAD_PCK_V3_V4_gfx10	= 18437,
    IMAGE_LOAD_PCK_V3_V4_gfx11	= 18438,
    IMAGE_LOAD_PCK_V3_V4_gfx12	= 18439,
    IMAGE_LOAD_PCK_V3_V4_gfx90a	= 18440,
    IMAGE_LOAD_PCK_V3_V4_nsa_gfx10	= 18441,
    IMAGE_LOAD_PCK_V3_V4_nsa_gfx11	= 18442,
    IMAGE_LOAD_PCK_V4_V1	= 18443,
    IMAGE_LOAD_PCK_V4_V1_gfx10	= 18444,
    IMAGE_LOAD_PCK_V4_V1_gfx11	= 18445,
    IMAGE_LOAD_PCK_V4_V1_gfx12	= 18446,
    IMAGE_LOAD_PCK_V4_V1_gfx90a	= 18447,
    IMAGE_LOAD_PCK_V4_V2	= 18448,
    IMAGE_LOAD_PCK_V4_V2_gfx10	= 18449,
    IMAGE_LOAD_PCK_V4_V2_gfx11	= 18450,
    IMAGE_LOAD_PCK_V4_V2_gfx12	= 18451,
    IMAGE_LOAD_PCK_V4_V2_gfx90a	= 18452,
    IMAGE_LOAD_PCK_V4_V2_nsa_gfx10	= 18453,
    IMAGE_LOAD_PCK_V4_V2_nsa_gfx11	= 18454,
    IMAGE_LOAD_PCK_V4_V3	= 18455,
    IMAGE_LOAD_PCK_V4_V3_gfx10	= 18456,
    IMAGE_LOAD_PCK_V4_V3_gfx11	= 18457,
    IMAGE_LOAD_PCK_V4_V3_gfx12	= 18458,
    IMAGE_LOAD_PCK_V4_V3_gfx90a	= 18459,
    IMAGE_LOAD_PCK_V4_V3_nsa_gfx10	= 18460,
    IMAGE_LOAD_PCK_V4_V3_nsa_gfx11	= 18461,
    IMAGE_LOAD_PCK_V4_V4	= 18462,
    IMAGE_LOAD_PCK_V4_V4_gfx10	= 18463,
    IMAGE_LOAD_PCK_V4_V4_gfx11	= 18464,
    IMAGE_LOAD_PCK_V4_V4_gfx12	= 18465,
    IMAGE_LOAD_PCK_V4_V4_gfx90a	= 18466,
    IMAGE_LOAD_PCK_V4_V4_nsa_gfx10	= 18467,
    IMAGE_LOAD_PCK_V4_V4_nsa_gfx11	= 18468,
    IMAGE_LOAD_PCK_V5_V1	= 18469,
    IMAGE_LOAD_PCK_V5_V1_gfx10	= 18470,
    IMAGE_LOAD_PCK_V5_V1_gfx11	= 18471,
    IMAGE_LOAD_PCK_V5_V1_gfx12	= 18472,
    IMAGE_LOAD_PCK_V5_V1_gfx90a	= 18473,
    IMAGE_LOAD_PCK_V5_V2	= 18474,
    IMAGE_LOAD_PCK_V5_V2_gfx10	= 18475,
    IMAGE_LOAD_PCK_V5_V2_gfx11	= 18476,
    IMAGE_LOAD_PCK_V5_V2_gfx12	= 18477,
    IMAGE_LOAD_PCK_V5_V2_gfx90a	= 18478,
    IMAGE_LOAD_PCK_V5_V2_nsa_gfx10	= 18479,
    IMAGE_LOAD_PCK_V5_V2_nsa_gfx11	= 18480,
    IMAGE_LOAD_PCK_V5_V3	= 18481,
    IMAGE_LOAD_PCK_V5_V3_gfx10	= 18482,
    IMAGE_LOAD_PCK_V5_V3_gfx11	= 18483,
    IMAGE_LOAD_PCK_V5_V3_gfx12	= 18484,
    IMAGE_LOAD_PCK_V5_V3_gfx90a	= 18485,
    IMAGE_LOAD_PCK_V5_V3_nsa_gfx10	= 18486,
    IMAGE_LOAD_PCK_V5_V3_nsa_gfx11	= 18487,
    IMAGE_LOAD_PCK_V5_V4	= 18488,
    IMAGE_LOAD_PCK_V5_V4_gfx10	= 18489,
    IMAGE_LOAD_PCK_V5_V4_gfx11	= 18490,
    IMAGE_LOAD_PCK_V5_V4_gfx12	= 18491,
    IMAGE_LOAD_PCK_V5_V4_gfx90a	= 18492,
    IMAGE_LOAD_PCK_V5_V4_nsa_gfx10	= 18493,
    IMAGE_LOAD_PCK_V5_V4_nsa_gfx11	= 18494,
    IMAGE_LOAD_V1_V1	= 18495,
    IMAGE_LOAD_V1_V1_gfx10	= 18496,
    IMAGE_LOAD_V1_V1_gfx11	= 18497,
    IMAGE_LOAD_V1_V1_gfx12	= 18498,
    IMAGE_LOAD_V1_V1_gfx90a	= 18499,
    IMAGE_LOAD_V1_V2	= 18500,
    IMAGE_LOAD_V1_V2_gfx10	= 18501,
    IMAGE_LOAD_V1_V2_gfx11	= 18502,
    IMAGE_LOAD_V1_V2_gfx12	= 18503,
    IMAGE_LOAD_V1_V2_gfx90a	= 18504,
    IMAGE_LOAD_V1_V2_nsa_gfx10	= 18505,
    IMAGE_LOAD_V1_V2_nsa_gfx11	= 18506,
    IMAGE_LOAD_V1_V3	= 18507,
    IMAGE_LOAD_V1_V3_gfx10	= 18508,
    IMAGE_LOAD_V1_V3_gfx11	= 18509,
    IMAGE_LOAD_V1_V3_gfx12	= 18510,
    IMAGE_LOAD_V1_V3_gfx90a	= 18511,
    IMAGE_LOAD_V1_V3_nsa_gfx10	= 18512,
    IMAGE_LOAD_V1_V3_nsa_gfx11	= 18513,
    IMAGE_LOAD_V1_V4	= 18514,
    IMAGE_LOAD_V1_V4_gfx10	= 18515,
    IMAGE_LOAD_V1_V4_gfx11	= 18516,
    IMAGE_LOAD_V1_V4_gfx12	= 18517,
    IMAGE_LOAD_V1_V4_gfx90a	= 18518,
    IMAGE_LOAD_V1_V4_nsa_gfx10	= 18519,
    IMAGE_LOAD_V1_V4_nsa_gfx11	= 18520,
    IMAGE_LOAD_V2_V1	= 18521,
    IMAGE_LOAD_V2_V1_gfx10	= 18522,
    IMAGE_LOAD_V2_V1_gfx11	= 18523,
    IMAGE_LOAD_V2_V1_gfx12	= 18524,
    IMAGE_LOAD_V2_V1_gfx90a	= 18525,
    IMAGE_LOAD_V2_V2	= 18526,
    IMAGE_LOAD_V2_V2_gfx10	= 18527,
    IMAGE_LOAD_V2_V2_gfx11	= 18528,
    IMAGE_LOAD_V2_V2_gfx12	= 18529,
    IMAGE_LOAD_V2_V2_gfx90a	= 18530,
    IMAGE_LOAD_V2_V2_nsa_gfx10	= 18531,
    IMAGE_LOAD_V2_V2_nsa_gfx11	= 18532,
    IMAGE_LOAD_V2_V3	= 18533,
    IMAGE_LOAD_V2_V3_gfx10	= 18534,
    IMAGE_LOAD_V2_V3_gfx11	= 18535,
    IMAGE_LOAD_V2_V3_gfx12	= 18536,
    IMAGE_LOAD_V2_V3_gfx90a	= 18537,
    IMAGE_LOAD_V2_V3_nsa_gfx10	= 18538,
    IMAGE_LOAD_V2_V3_nsa_gfx11	= 18539,
    IMAGE_LOAD_V2_V4	= 18540,
    IMAGE_LOAD_V2_V4_gfx10	= 18541,
    IMAGE_LOAD_V2_V4_gfx11	= 18542,
    IMAGE_LOAD_V2_V4_gfx12	= 18543,
    IMAGE_LOAD_V2_V4_gfx90a	= 18544,
    IMAGE_LOAD_V2_V4_nsa_gfx10	= 18545,
    IMAGE_LOAD_V2_V4_nsa_gfx11	= 18546,
    IMAGE_LOAD_V3_V1	= 18547,
    IMAGE_LOAD_V3_V1_gfx10	= 18548,
    IMAGE_LOAD_V3_V1_gfx11	= 18549,
    IMAGE_LOAD_V3_V1_gfx12	= 18550,
    IMAGE_LOAD_V3_V1_gfx90a	= 18551,
    IMAGE_LOAD_V3_V2	= 18552,
    IMAGE_LOAD_V3_V2_gfx10	= 18553,
    IMAGE_LOAD_V3_V2_gfx11	= 18554,
    IMAGE_LOAD_V3_V2_gfx12	= 18555,
    IMAGE_LOAD_V3_V2_gfx90a	= 18556,
    IMAGE_LOAD_V3_V2_nsa_gfx10	= 18557,
    IMAGE_LOAD_V3_V2_nsa_gfx11	= 18558,
    IMAGE_LOAD_V3_V3	= 18559,
    IMAGE_LOAD_V3_V3_gfx10	= 18560,
    IMAGE_LOAD_V3_V3_gfx11	= 18561,
    IMAGE_LOAD_V3_V3_gfx12	= 18562,
    IMAGE_LOAD_V3_V3_gfx90a	= 18563,
    IMAGE_LOAD_V3_V3_nsa_gfx10	= 18564,
    IMAGE_LOAD_V3_V3_nsa_gfx11	= 18565,
    IMAGE_LOAD_V3_V4	= 18566,
    IMAGE_LOAD_V3_V4_gfx10	= 18567,
    IMAGE_LOAD_V3_V4_gfx11	= 18568,
    IMAGE_LOAD_V3_V4_gfx12	= 18569,
    IMAGE_LOAD_V3_V4_gfx90a	= 18570,
    IMAGE_LOAD_V3_V4_nsa_gfx10	= 18571,
    IMAGE_LOAD_V3_V4_nsa_gfx11	= 18572,
    IMAGE_LOAD_V4_V1	= 18573,
    IMAGE_LOAD_V4_V1_gfx10	= 18574,
    IMAGE_LOAD_V4_V1_gfx11	= 18575,
    IMAGE_LOAD_V4_V1_gfx12	= 18576,
    IMAGE_LOAD_V4_V1_gfx90a	= 18577,
    IMAGE_LOAD_V4_V2	= 18578,
    IMAGE_LOAD_V4_V2_gfx10	= 18579,
    IMAGE_LOAD_V4_V2_gfx11	= 18580,
    IMAGE_LOAD_V4_V2_gfx12	= 18581,
    IMAGE_LOAD_V4_V2_gfx90a	= 18582,
    IMAGE_LOAD_V4_V2_nsa_gfx10	= 18583,
    IMAGE_LOAD_V4_V2_nsa_gfx11	= 18584,
    IMAGE_LOAD_V4_V3	= 18585,
    IMAGE_LOAD_V4_V3_gfx10	= 18586,
    IMAGE_LOAD_V4_V3_gfx11	= 18587,
    IMAGE_LOAD_V4_V3_gfx12	= 18588,
    IMAGE_LOAD_V4_V3_gfx90a	= 18589,
    IMAGE_LOAD_V4_V3_nsa_gfx10	= 18590,
    IMAGE_LOAD_V4_V3_nsa_gfx11	= 18591,
    IMAGE_LOAD_V4_V4	= 18592,
    IMAGE_LOAD_V4_V4_gfx10	= 18593,
    IMAGE_LOAD_V4_V4_gfx11	= 18594,
    IMAGE_LOAD_V4_V4_gfx12	= 18595,
    IMAGE_LOAD_V4_V4_gfx90a	= 18596,
    IMAGE_LOAD_V4_V4_nsa_gfx10	= 18597,
    IMAGE_LOAD_V4_V4_nsa_gfx11	= 18598,
    IMAGE_LOAD_V5_V1	= 18599,
    IMAGE_LOAD_V5_V1_gfx10	= 18600,
    IMAGE_LOAD_V5_V1_gfx11	= 18601,
    IMAGE_LOAD_V5_V1_gfx12	= 18602,
    IMAGE_LOAD_V5_V1_gfx90a	= 18603,
    IMAGE_LOAD_V5_V2	= 18604,
    IMAGE_LOAD_V5_V2_gfx10	= 18605,
    IMAGE_LOAD_V5_V2_gfx11	= 18606,
    IMAGE_LOAD_V5_V2_gfx12	= 18607,
    IMAGE_LOAD_V5_V2_gfx90a	= 18608,
    IMAGE_LOAD_V5_V2_nsa_gfx10	= 18609,
    IMAGE_LOAD_V5_V2_nsa_gfx11	= 18610,
    IMAGE_LOAD_V5_V3	= 18611,
    IMAGE_LOAD_V5_V3_gfx10	= 18612,
    IMAGE_LOAD_V5_V3_gfx11	= 18613,
    IMAGE_LOAD_V5_V3_gfx12	= 18614,
    IMAGE_LOAD_V5_V3_gfx90a	= 18615,
    IMAGE_LOAD_V5_V3_nsa_gfx10	= 18616,
    IMAGE_LOAD_V5_V3_nsa_gfx11	= 18617,
    IMAGE_LOAD_V5_V4	= 18618,
    IMAGE_LOAD_V5_V4_gfx10	= 18619,
    IMAGE_LOAD_V5_V4_gfx11	= 18620,
    IMAGE_LOAD_V5_V4_gfx12	= 18621,
    IMAGE_LOAD_V5_V4_gfx90a	= 18622,
    IMAGE_LOAD_V5_V4_nsa_gfx10	= 18623,
    IMAGE_LOAD_V5_V4_nsa_gfx11	= 18624,
    IMAGE_MSAA_LOAD_V2_V1_gfx11	= 18625,
    IMAGE_MSAA_LOAD_V2_V1_gfx12	= 18626,
    IMAGE_MSAA_LOAD_V2_V2_gfx11	= 18627,
    IMAGE_MSAA_LOAD_V2_V2_gfx12	= 18628,
    IMAGE_MSAA_LOAD_V2_V2_nsa_gfx11	= 18629,
    IMAGE_MSAA_LOAD_V2_V3_gfx11	= 18630,
    IMAGE_MSAA_LOAD_V2_V3_gfx12	= 18631,
    IMAGE_MSAA_LOAD_V2_V3_nsa_gfx11	= 18632,
    IMAGE_MSAA_LOAD_V2_V4_gfx11	= 18633,
    IMAGE_MSAA_LOAD_V2_V4_gfx12	= 18634,
    IMAGE_MSAA_LOAD_V2_V4_nsa_gfx11	= 18635,
    IMAGE_MSAA_LOAD_V3_V1_gfx11	= 18636,
    IMAGE_MSAA_LOAD_V3_V1_gfx12	= 18637,
    IMAGE_MSAA_LOAD_V3_V2_gfx11	= 18638,
    IMAGE_MSAA_LOAD_V3_V2_gfx12	= 18639,
    IMAGE_MSAA_LOAD_V3_V2_nsa_gfx11	= 18640,
    IMAGE_MSAA_LOAD_V3_V3_gfx11	= 18641,
    IMAGE_MSAA_LOAD_V3_V3_gfx12	= 18642,
    IMAGE_MSAA_LOAD_V3_V3_nsa_gfx11	= 18643,
    IMAGE_MSAA_LOAD_V3_V4_gfx11	= 18644,
    IMAGE_MSAA_LOAD_V3_V4_gfx12	= 18645,
    IMAGE_MSAA_LOAD_V3_V4_nsa_gfx11	= 18646,
    IMAGE_MSAA_LOAD_V4_V1_gfx11	= 18647,
    IMAGE_MSAA_LOAD_V4_V1_gfx12	= 18648,
    IMAGE_MSAA_LOAD_V4_V2_gfx11	= 18649,
    IMAGE_MSAA_LOAD_V4_V2_gfx12	= 18650,
    IMAGE_MSAA_LOAD_V4_V2_nsa_gfx11	= 18651,
    IMAGE_MSAA_LOAD_V4_V3_gfx11	= 18652,
    IMAGE_MSAA_LOAD_V4_V3_gfx12	= 18653,
    IMAGE_MSAA_LOAD_V4_V3_nsa_gfx11	= 18654,
    IMAGE_MSAA_LOAD_V4_V4_gfx11	= 18655,
    IMAGE_MSAA_LOAD_V4_V4_gfx12	= 18656,
    IMAGE_MSAA_LOAD_V4_V4_nsa_gfx11	= 18657,
    IMAGE_MSAA_LOAD_V5_V1_gfx11	= 18658,
    IMAGE_MSAA_LOAD_V5_V1_gfx12	= 18659,
    IMAGE_MSAA_LOAD_V5_V2_gfx11	= 18660,
    IMAGE_MSAA_LOAD_V5_V2_gfx12	= 18661,
    IMAGE_MSAA_LOAD_V5_V2_nsa_gfx11	= 18662,
    IMAGE_MSAA_LOAD_V5_V3_gfx11	= 18663,
    IMAGE_MSAA_LOAD_V5_V3_gfx12	= 18664,
    IMAGE_MSAA_LOAD_V5_V3_nsa_gfx11	= 18665,
    IMAGE_MSAA_LOAD_V5_V4_gfx11	= 18666,
    IMAGE_MSAA_LOAD_V5_V4_gfx12	= 18667,
    IMAGE_MSAA_LOAD_V5_V4_nsa_gfx11	= 18668,
    IMAGE_MSAA_LOAD_X_V1_V1	= 18669,
    IMAGE_MSAA_LOAD_X_V1_V1_gfx10	= 18670,
    IMAGE_MSAA_LOAD_X_V1_V2	= 18671,
    IMAGE_MSAA_LOAD_X_V1_V2_gfx10	= 18672,
    IMAGE_MSAA_LOAD_X_V1_V2_nsa_gfx10	= 18673,
    IMAGE_MSAA_LOAD_X_V1_V3	= 18674,
    IMAGE_MSAA_LOAD_X_V1_V3_gfx10	= 18675,
    IMAGE_MSAA_LOAD_X_V1_V3_nsa_gfx10	= 18676,
    IMAGE_MSAA_LOAD_X_V1_V4	= 18677,
    IMAGE_MSAA_LOAD_X_V1_V4_gfx10	= 18678,
    IMAGE_MSAA_LOAD_X_V1_V4_nsa_gfx10	= 18679,
    IMAGE_MSAA_LOAD_X_V2_V1	= 18680,
    IMAGE_MSAA_LOAD_X_V2_V1_gfx10	= 18681,
    IMAGE_MSAA_LOAD_X_V2_V2	= 18682,
    IMAGE_MSAA_LOAD_X_V2_V2_gfx10	= 18683,
    IMAGE_MSAA_LOAD_X_V2_V2_nsa_gfx10	= 18684,
    IMAGE_MSAA_LOAD_X_V2_V3	= 18685,
    IMAGE_MSAA_LOAD_X_V2_V3_gfx10	= 18686,
    IMAGE_MSAA_LOAD_X_V2_V3_nsa_gfx10	= 18687,
    IMAGE_MSAA_LOAD_X_V2_V4	= 18688,
    IMAGE_MSAA_LOAD_X_V2_V4_gfx10	= 18689,
    IMAGE_MSAA_LOAD_X_V2_V4_nsa_gfx10	= 18690,
    IMAGE_MSAA_LOAD_X_V3_V1	= 18691,
    IMAGE_MSAA_LOAD_X_V3_V1_gfx10	= 18692,
    IMAGE_MSAA_LOAD_X_V3_V2	= 18693,
    IMAGE_MSAA_LOAD_X_V3_V2_gfx10	= 18694,
    IMAGE_MSAA_LOAD_X_V3_V2_nsa_gfx10	= 18695,
    IMAGE_MSAA_LOAD_X_V3_V3	= 18696,
    IMAGE_MSAA_LOAD_X_V3_V3_gfx10	= 18697,
    IMAGE_MSAA_LOAD_X_V3_V3_nsa_gfx10	= 18698,
    IMAGE_MSAA_LOAD_X_V3_V4	= 18699,
    IMAGE_MSAA_LOAD_X_V3_V4_gfx10	= 18700,
    IMAGE_MSAA_LOAD_X_V3_V4_nsa_gfx10	= 18701,
    IMAGE_MSAA_LOAD_X_V4_V1	= 18702,
    IMAGE_MSAA_LOAD_X_V4_V1_gfx10	= 18703,
    IMAGE_MSAA_LOAD_X_V4_V2	= 18704,
    IMAGE_MSAA_LOAD_X_V4_V2_gfx10	= 18705,
    IMAGE_MSAA_LOAD_X_V4_V2_nsa_gfx10	= 18706,
    IMAGE_MSAA_LOAD_X_V4_V3	= 18707,
    IMAGE_MSAA_LOAD_X_V4_V3_gfx10	= 18708,
    IMAGE_MSAA_LOAD_X_V4_V3_nsa_gfx10	= 18709,
    IMAGE_MSAA_LOAD_X_V4_V4	= 18710,
    IMAGE_MSAA_LOAD_X_V4_V4_gfx10	= 18711,
    IMAGE_MSAA_LOAD_X_V4_V4_nsa_gfx10	= 18712,
    IMAGE_MSAA_LOAD_X_V5_V1	= 18713,
    IMAGE_MSAA_LOAD_X_V5_V1_gfx10	= 18714,
    IMAGE_MSAA_LOAD_X_V5_V2	= 18715,
    IMAGE_MSAA_LOAD_X_V5_V2_gfx10	= 18716,
    IMAGE_MSAA_LOAD_X_V5_V2_nsa_gfx10	= 18717,
    IMAGE_MSAA_LOAD_X_V5_V3	= 18718,
    IMAGE_MSAA_LOAD_X_V5_V3_gfx10	= 18719,
    IMAGE_MSAA_LOAD_X_V5_V3_nsa_gfx10	= 18720,
    IMAGE_MSAA_LOAD_X_V5_V4	= 18721,
    IMAGE_MSAA_LOAD_X_V5_V4_gfx10	= 18722,
    IMAGE_MSAA_LOAD_X_V5_V4_nsa_gfx10	= 18723,
    IMAGE_SAMPLE_B_CL_O_V1_V3	= 18724,
    IMAGE_SAMPLE_B_CL_O_V1_V3_gfx10	= 18725,
    IMAGE_SAMPLE_B_CL_O_V1_V3_gfx11	= 18726,
    IMAGE_SAMPLE_B_CL_O_V1_V3_gfx12	= 18727,
    IMAGE_SAMPLE_B_CL_O_V1_V3_nsa_gfx10	= 18728,
    IMAGE_SAMPLE_B_CL_O_V1_V3_nsa_gfx11	= 18729,
    IMAGE_SAMPLE_B_CL_O_V1_V4	= 18730,
    IMAGE_SAMPLE_B_CL_O_V1_V4_gfx10	= 18731,
    IMAGE_SAMPLE_B_CL_O_V1_V4_gfx11	= 18732,
    IMAGE_SAMPLE_B_CL_O_V1_V4_gfx12	= 18733,
    IMAGE_SAMPLE_B_CL_O_V1_V4_nsa_gfx10	= 18734,
    IMAGE_SAMPLE_B_CL_O_V1_V4_nsa_gfx11	= 18735,
    IMAGE_SAMPLE_B_CL_O_V1_V5	= 18736,
    IMAGE_SAMPLE_B_CL_O_V1_V5_gfx10	= 18737,
    IMAGE_SAMPLE_B_CL_O_V1_V5_gfx11	= 18738,
    IMAGE_SAMPLE_B_CL_O_V1_V5_gfx12	= 18739,
    IMAGE_SAMPLE_B_CL_O_V1_V5_nsa_gfx10	= 18740,
    IMAGE_SAMPLE_B_CL_O_V1_V5_nsa_gfx11	= 18741,
    IMAGE_SAMPLE_B_CL_O_V1_V6	= 18742,
    IMAGE_SAMPLE_B_CL_O_V1_V6_gfx10	= 18743,
    IMAGE_SAMPLE_B_CL_O_V1_V6_gfx11	= 18744,
    IMAGE_SAMPLE_B_CL_O_V1_V6_gfx12	= 18745,
    IMAGE_SAMPLE_B_CL_O_V1_V6_nsa_gfx10	= 18746,
    IMAGE_SAMPLE_B_CL_O_V1_V6_nsa_gfx11	= 18747,
    IMAGE_SAMPLE_B_CL_O_V1_V8	= 18748,
    IMAGE_SAMPLE_B_CL_O_V1_V8_gfx10	= 18749,
    IMAGE_SAMPLE_B_CL_O_V1_V8_gfx11	= 18750,
    IMAGE_SAMPLE_B_CL_O_V2_V3	= 18751,
    IMAGE_SAMPLE_B_CL_O_V2_V3_gfx10	= 18752,
    IMAGE_SAMPLE_B_CL_O_V2_V3_gfx11	= 18753,
    IMAGE_SAMPLE_B_CL_O_V2_V3_gfx12	= 18754,
    IMAGE_SAMPLE_B_CL_O_V2_V3_nsa_gfx10	= 18755,
    IMAGE_SAMPLE_B_CL_O_V2_V3_nsa_gfx11	= 18756,
    IMAGE_SAMPLE_B_CL_O_V2_V4	= 18757,
    IMAGE_SAMPLE_B_CL_O_V2_V4_gfx10	= 18758,
    IMAGE_SAMPLE_B_CL_O_V2_V4_gfx11	= 18759,
    IMAGE_SAMPLE_B_CL_O_V2_V4_gfx12	= 18760,
    IMAGE_SAMPLE_B_CL_O_V2_V4_nsa_gfx10	= 18761,
    IMAGE_SAMPLE_B_CL_O_V2_V4_nsa_gfx11	= 18762,
    IMAGE_SAMPLE_B_CL_O_V2_V5	= 18763,
    IMAGE_SAMPLE_B_CL_O_V2_V5_gfx10	= 18764,
    IMAGE_SAMPLE_B_CL_O_V2_V5_gfx11	= 18765,
    IMAGE_SAMPLE_B_CL_O_V2_V5_gfx12	= 18766,
    IMAGE_SAMPLE_B_CL_O_V2_V5_nsa_gfx10	= 18767,
    IMAGE_SAMPLE_B_CL_O_V2_V5_nsa_gfx11	= 18768,
    IMAGE_SAMPLE_B_CL_O_V2_V6	= 18769,
    IMAGE_SAMPLE_B_CL_O_V2_V6_gfx10	= 18770,
    IMAGE_SAMPLE_B_CL_O_V2_V6_gfx11	= 18771,
    IMAGE_SAMPLE_B_CL_O_V2_V6_gfx12	= 18772,
    IMAGE_SAMPLE_B_CL_O_V2_V6_nsa_gfx10	= 18773,
    IMAGE_SAMPLE_B_CL_O_V2_V6_nsa_gfx11	= 18774,
    IMAGE_SAMPLE_B_CL_O_V2_V8	= 18775,
    IMAGE_SAMPLE_B_CL_O_V2_V8_gfx10	= 18776,
    IMAGE_SAMPLE_B_CL_O_V2_V8_gfx11	= 18777,
    IMAGE_SAMPLE_B_CL_O_V3_V3	= 18778,
    IMAGE_SAMPLE_B_CL_O_V3_V3_gfx10	= 18779,
    IMAGE_SAMPLE_B_CL_O_V3_V3_gfx11	= 18780,
    IMAGE_SAMPLE_B_CL_O_V3_V3_gfx12	= 18781,
    IMAGE_SAMPLE_B_CL_O_V3_V3_nsa_gfx10	= 18782,
    IMAGE_SAMPLE_B_CL_O_V3_V3_nsa_gfx11	= 18783,
    IMAGE_SAMPLE_B_CL_O_V3_V4	= 18784,
    IMAGE_SAMPLE_B_CL_O_V3_V4_gfx10	= 18785,
    IMAGE_SAMPLE_B_CL_O_V3_V4_gfx11	= 18786,
    IMAGE_SAMPLE_B_CL_O_V3_V4_gfx12	= 18787,
    IMAGE_SAMPLE_B_CL_O_V3_V4_nsa_gfx10	= 18788,
    IMAGE_SAMPLE_B_CL_O_V3_V4_nsa_gfx11	= 18789,
    IMAGE_SAMPLE_B_CL_O_V3_V5	= 18790,
    IMAGE_SAMPLE_B_CL_O_V3_V5_gfx10	= 18791,
    IMAGE_SAMPLE_B_CL_O_V3_V5_gfx11	= 18792,
    IMAGE_SAMPLE_B_CL_O_V3_V5_gfx12	= 18793,
    IMAGE_SAMPLE_B_CL_O_V3_V5_nsa_gfx10	= 18794,
    IMAGE_SAMPLE_B_CL_O_V3_V5_nsa_gfx11	= 18795,
    IMAGE_SAMPLE_B_CL_O_V3_V6	= 18796,
    IMAGE_SAMPLE_B_CL_O_V3_V6_gfx10	= 18797,
    IMAGE_SAMPLE_B_CL_O_V3_V6_gfx11	= 18798,
    IMAGE_SAMPLE_B_CL_O_V3_V6_gfx12	= 18799,
    IMAGE_SAMPLE_B_CL_O_V3_V6_nsa_gfx10	= 18800,
    IMAGE_SAMPLE_B_CL_O_V3_V6_nsa_gfx11	= 18801,
    IMAGE_SAMPLE_B_CL_O_V3_V8	= 18802,
    IMAGE_SAMPLE_B_CL_O_V3_V8_gfx10	= 18803,
    IMAGE_SAMPLE_B_CL_O_V3_V8_gfx11	= 18804,
    IMAGE_SAMPLE_B_CL_O_V4_V3	= 18805,
    IMAGE_SAMPLE_B_CL_O_V4_V3_gfx10	= 18806,
    IMAGE_SAMPLE_B_CL_O_V4_V3_gfx11	= 18807,
    IMAGE_SAMPLE_B_CL_O_V4_V3_gfx12	= 18808,
    IMAGE_SAMPLE_B_CL_O_V4_V3_nsa_gfx10	= 18809,
    IMAGE_SAMPLE_B_CL_O_V4_V3_nsa_gfx11	= 18810,
    IMAGE_SAMPLE_B_CL_O_V4_V4	= 18811,
    IMAGE_SAMPLE_B_CL_O_V4_V4_gfx10	= 18812,
    IMAGE_SAMPLE_B_CL_O_V4_V4_gfx11	= 18813,
    IMAGE_SAMPLE_B_CL_O_V4_V4_gfx12	= 18814,
    IMAGE_SAMPLE_B_CL_O_V4_V4_nsa_gfx10	= 18815,
    IMAGE_SAMPLE_B_CL_O_V4_V4_nsa_gfx11	= 18816,
    IMAGE_SAMPLE_B_CL_O_V4_V5	= 18817,
    IMAGE_SAMPLE_B_CL_O_V4_V5_gfx10	= 18818,
    IMAGE_SAMPLE_B_CL_O_V4_V5_gfx11	= 18819,
    IMAGE_SAMPLE_B_CL_O_V4_V5_gfx12	= 18820,
    IMAGE_SAMPLE_B_CL_O_V4_V5_nsa_gfx10	= 18821,
    IMAGE_SAMPLE_B_CL_O_V4_V5_nsa_gfx11	= 18822,
    IMAGE_SAMPLE_B_CL_O_V4_V6	= 18823,
    IMAGE_SAMPLE_B_CL_O_V4_V6_gfx10	= 18824,
    IMAGE_SAMPLE_B_CL_O_V4_V6_gfx11	= 18825,
    IMAGE_SAMPLE_B_CL_O_V4_V6_gfx12	= 18826,
    IMAGE_SAMPLE_B_CL_O_V4_V6_nsa_gfx10	= 18827,
    IMAGE_SAMPLE_B_CL_O_V4_V6_nsa_gfx11	= 18828,
    IMAGE_SAMPLE_B_CL_O_V4_V8	= 18829,
    IMAGE_SAMPLE_B_CL_O_V4_V8_gfx10	= 18830,
    IMAGE_SAMPLE_B_CL_O_V4_V8_gfx11	= 18831,
    IMAGE_SAMPLE_B_CL_O_V5_V3	= 18832,
    IMAGE_SAMPLE_B_CL_O_V5_V3_gfx10	= 18833,
    IMAGE_SAMPLE_B_CL_O_V5_V3_gfx11	= 18834,
    IMAGE_SAMPLE_B_CL_O_V5_V3_gfx12	= 18835,
    IMAGE_SAMPLE_B_CL_O_V5_V3_nsa_gfx10	= 18836,
    IMAGE_SAMPLE_B_CL_O_V5_V3_nsa_gfx11	= 18837,
    IMAGE_SAMPLE_B_CL_O_V5_V4	= 18838,
    IMAGE_SAMPLE_B_CL_O_V5_V4_gfx10	= 18839,
    IMAGE_SAMPLE_B_CL_O_V5_V4_gfx11	= 18840,
    IMAGE_SAMPLE_B_CL_O_V5_V4_gfx12	= 18841,
    IMAGE_SAMPLE_B_CL_O_V5_V4_nsa_gfx10	= 18842,
    IMAGE_SAMPLE_B_CL_O_V5_V4_nsa_gfx11	= 18843,
    IMAGE_SAMPLE_B_CL_O_V5_V5	= 18844,
    IMAGE_SAMPLE_B_CL_O_V5_V5_gfx10	= 18845,
    IMAGE_SAMPLE_B_CL_O_V5_V5_gfx11	= 18846,
    IMAGE_SAMPLE_B_CL_O_V5_V5_gfx12	= 18847,
    IMAGE_SAMPLE_B_CL_O_V5_V5_nsa_gfx10	= 18848,
    IMAGE_SAMPLE_B_CL_O_V5_V5_nsa_gfx11	= 18849,
    IMAGE_SAMPLE_B_CL_O_V5_V6	= 18850,
    IMAGE_SAMPLE_B_CL_O_V5_V6_gfx10	= 18851,
    IMAGE_SAMPLE_B_CL_O_V5_V6_gfx11	= 18852,
    IMAGE_SAMPLE_B_CL_O_V5_V6_gfx12	= 18853,
    IMAGE_SAMPLE_B_CL_O_V5_V6_nsa_gfx10	= 18854,
    IMAGE_SAMPLE_B_CL_O_V5_V6_nsa_gfx11	= 18855,
    IMAGE_SAMPLE_B_CL_O_V5_V8	= 18856,
    IMAGE_SAMPLE_B_CL_O_V5_V8_gfx10	= 18857,
    IMAGE_SAMPLE_B_CL_O_V5_V8_gfx11	= 18858,
    IMAGE_SAMPLE_B_CL_V1_V2	= 18859,
    IMAGE_SAMPLE_B_CL_V1_V2_gfx10	= 18860,
    IMAGE_SAMPLE_B_CL_V1_V2_gfx11	= 18861,
    IMAGE_SAMPLE_B_CL_V1_V2_gfx12	= 18862,
    IMAGE_SAMPLE_B_CL_V1_V2_nsa_gfx10	= 18863,
    IMAGE_SAMPLE_B_CL_V1_V2_nsa_gfx11	= 18864,
    IMAGE_SAMPLE_B_CL_V1_V3	= 18865,
    IMAGE_SAMPLE_B_CL_V1_V3_gfx10	= 18866,
    IMAGE_SAMPLE_B_CL_V1_V3_gfx11	= 18867,
    IMAGE_SAMPLE_B_CL_V1_V3_gfx12	= 18868,
    IMAGE_SAMPLE_B_CL_V1_V3_nsa_gfx10	= 18869,
    IMAGE_SAMPLE_B_CL_V1_V3_nsa_gfx11	= 18870,
    IMAGE_SAMPLE_B_CL_V1_V4	= 18871,
    IMAGE_SAMPLE_B_CL_V1_V4_gfx10	= 18872,
    IMAGE_SAMPLE_B_CL_V1_V4_gfx11	= 18873,
    IMAGE_SAMPLE_B_CL_V1_V4_gfx12	= 18874,
    IMAGE_SAMPLE_B_CL_V1_V4_nsa_gfx10	= 18875,
    IMAGE_SAMPLE_B_CL_V1_V4_nsa_gfx11	= 18876,
    IMAGE_SAMPLE_B_CL_V1_V5	= 18877,
    IMAGE_SAMPLE_B_CL_V1_V5_gfx10	= 18878,
    IMAGE_SAMPLE_B_CL_V1_V5_gfx11	= 18879,
    IMAGE_SAMPLE_B_CL_V1_V5_gfx12	= 18880,
    IMAGE_SAMPLE_B_CL_V1_V5_nsa_gfx10	= 18881,
    IMAGE_SAMPLE_B_CL_V1_V5_nsa_gfx11	= 18882,
    IMAGE_SAMPLE_B_CL_V1_V8	= 18883,
    IMAGE_SAMPLE_B_CL_V1_V8_gfx10	= 18884,
    IMAGE_SAMPLE_B_CL_V1_V8_gfx11	= 18885,
    IMAGE_SAMPLE_B_CL_V2_V2	= 18886,
    IMAGE_SAMPLE_B_CL_V2_V2_gfx10	= 18887,
    IMAGE_SAMPLE_B_CL_V2_V2_gfx11	= 18888,
    IMAGE_SAMPLE_B_CL_V2_V2_gfx12	= 18889,
    IMAGE_SAMPLE_B_CL_V2_V2_nsa_gfx10	= 18890,
    IMAGE_SAMPLE_B_CL_V2_V2_nsa_gfx11	= 18891,
    IMAGE_SAMPLE_B_CL_V2_V3	= 18892,
    IMAGE_SAMPLE_B_CL_V2_V3_gfx10	= 18893,
    IMAGE_SAMPLE_B_CL_V2_V3_gfx11	= 18894,
    IMAGE_SAMPLE_B_CL_V2_V3_gfx12	= 18895,
    IMAGE_SAMPLE_B_CL_V2_V3_nsa_gfx10	= 18896,
    IMAGE_SAMPLE_B_CL_V2_V3_nsa_gfx11	= 18897,
    IMAGE_SAMPLE_B_CL_V2_V4	= 18898,
    IMAGE_SAMPLE_B_CL_V2_V4_gfx10	= 18899,
    IMAGE_SAMPLE_B_CL_V2_V4_gfx11	= 18900,
    IMAGE_SAMPLE_B_CL_V2_V4_gfx12	= 18901,
    IMAGE_SAMPLE_B_CL_V2_V4_nsa_gfx10	= 18902,
    IMAGE_SAMPLE_B_CL_V2_V4_nsa_gfx11	= 18903,
    IMAGE_SAMPLE_B_CL_V2_V5	= 18904,
    IMAGE_SAMPLE_B_CL_V2_V5_gfx10	= 18905,
    IMAGE_SAMPLE_B_CL_V2_V5_gfx11	= 18906,
    IMAGE_SAMPLE_B_CL_V2_V5_gfx12	= 18907,
    IMAGE_SAMPLE_B_CL_V2_V5_nsa_gfx10	= 18908,
    IMAGE_SAMPLE_B_CL_V2_V5_nsa_gfx11	= 18909,
    IMAGE_SAMPLE_B_CL_V2_V8	= 18910,
    IMAGE_SAMPLE_B_CL_V2_V8_gfx10	= 18911,
    IMAGE_SAMPLE_B_CL_V2_V8_gfx11	= 18912,
    IMAGE_SAMPLE_B_CL_V3_V2	= 18913,
    IMAGE_SAMPLE_B_CL_V3_V2_gfx10	= 18914,
    IMAGE_SAMPLE_B_CL_V3_V2_gfx11	= 18915,
    IMAGE_SAMPLE_B_CL_V3_V2_gfx12	= 18916,
    IMAGE_SAMPLE_B_CL_V3_V2_nsa_gfx10	= 18917,
    IMAGE_SAMPLE_B_CL_V3_V2_nsa_gfx11	= 18918,
    IMAGE_SAMPLE_B_CL_V3_V3	= 18919,
    IMAGE_SAMPLE_B_CL_V3_V3_gfx10	= 18920,
    IMAGE_SAMPLE_B_CL_V3_V3_gfx11	= 18921,
    IMAGE_SAMPLE_B_CL_V3_V3_gfx12	= 18922,
    IMAGE_SAMPLE_B_CL_V3_V3_nsa_gfx10	= 18923,
    IMAGE_SAMPLE_B_CL_V3_V3_nsa_gfx11	= 18924,
    IMAGE_SAMPLE_B_CL_V3_V4	= 18925,
    IMAGE_SAMPLE_B_CL_V3_V4_gfx10	= 18926,
    IMAGE_SAMPLE_B_CL_V3_V4_gfx11	= 18927,
    IMAGE_SAMPLE_B_CL_V3_V4_gfx12	= 18928,
    IMAGE_SAMPLE_B_CL_V3_V4_nsa_gfx10	= 18929,
    IMAGE_SAMPLE_B_CL_V3_V4_nsa_gfx11	= 18930,
    IMAGE_SAMPLE_B_CL_V3_V5	= 18931,
    IMAGE_SAMPLE_B_CL_V3_V5_gfx10	= 18932,
    IMAGE_SAMPLE_B_CL_V3_V5_gfx11	= 18933,
    IMAGE_SAMPLE_B_CL_V3_V5_gfx12	= 18934,
    IMAGE_SAMPLE_B_CL_V3_V5_nsa_gfx10	= 18935,
    IMAGE_SAMPLE_B_CL_V3_V5_nsa_gfx11	= 18936,
    IMAGE_SAMPLE_B_CL_V3_V8	= 18937,
    IMAGE_SAMPLE_B_CL_V3_V8_gfx10	= 18938,
    IMAGE_SAMPLE_B_CL_V3_V8_gfx11	= 18939,
    IMAGE_SAMPLE_B_CL_V4_V2	= 18940,
    IMAGE_SAMPLE_B_CL_V4_V2_gfx10	= 18941,
    IMAGE_SAMPLE_B_CL_V4_V2_gfx11	= 18942,
    IMAGE_SAMPLE_B_CL_V4_V2_gfx12	= 18943,
    IMAGE_SAMPLE_B_CL_V4_V2_nsa_gfx10	= 18944,
    IMAGE_SAMPLE_B_CL_V4_V2_nsa_gfx11	= 18945,
    IMAGE_SAMPLE_B_CL_V4_V3	= 18946,
    IMAGE_SAMPLE_B_CL_V4_V3_gfx10	= 18947,
    IMAGE_SAMPLE_B_CL_V4_V3_gfx11	= 18948,
    IMAGE_SAMPLE_B_CL_V4_V3_gfx12	= 18949,
    IMAGE_SAMPLE_B_CL_V4_V3_nsa_gfx10	= 18950,
    IMAGE_SAMPLE_B_CL_V4_V3_nsa_gfx11	= 18951,
    IMAGE_SAMPLE_B_CL_V4_V4	= 18952,
    IMAGE_SAMPLE_B_CL_V4_V4_gfx10	= 18953,
    IMAGE_SAMPLE_B_CL_V4_V4_gfx11	= 18954,
    IMAGE_SAMPLE_B_CL_V4_V4_gfx12	= 18955,
    IMAGE_SAMPLE_B_CL_V4_V4_nsa_gfx10	= 18956,
    IMAGE_SAMPLE_B_CL_V4_V4_nsa_gfx11	= 18957,
    IMAGE_SAMPLE_B_CL_V4_V5	= 18958,
    IMAGE_SAMPLE_B_CL_V4_V5_gfx10	= 18959,
    IMAGE_SAMPLE_B_CL_V4_V5_gfx11	= 18960,
    IMAGE_SAMPLE_B_CL_V4_V5_gfx12	= 18961,
    IMAGE_SAMPLE_B_CL_V4_V5_nsa_gfx10	= 18962,
    IMAGE_SAMPLE_B_CL_V4_V5_nsa_gfx11	= 18963,
    IMAGE_SAMPLE_B_CL_V4_V8	= 18964,
    IMAGE_SAMPLE_B_CL_V4_V8_gfx10	= 18965,
    IMAGE_SAMPLE_B_CL_V4_V8_gfx11	= 18966,
    IMAGE_SAMPLE_B_CL_V5_V2	= 18967,
    IMAGE_SAMPLE_B_CL_V5_V2_gfx10	= 18968,
    IMAGE_SAMPLE_B_CL_V5_V2_gfx11	= 18969,
    IMAGE_SAMPLE_B_CL_V5_V2_gfx12	= 18970,
    IMAGE_SAMPLE_B_CL_V5_V2_nsa_gfx10	= 18971,
    IMAGE_SAMPLE_B_CL_V5_V2_nsa_gfx11	= 18972,
    IMAGE_SAMPLE_B_CL_V5_V3	= 18973,
    IMAGE_SAMPLE_B_CL_V5_V3_gfx10	= 18974,
    IMAGE_SAMPLE_B_CL_V5_V3_gfx11	= 18975,
    IMAGE_SAMPLE_B_CL_V5_V3_gfx12	= 18976,
    IMAGE_SAMPLE_B_CL_V5_V3_nsa_gfx10	= 18977,
    IMAGE_SAMPLE_B_CL_V5_V3_nsa_gfx11	= 18978,
    IMAGE_SAMPLE_B_CL_V5_V4	= 18979,
    IMAGE_SAMPLE_B_CL_V5_V4_gfx10	= 18980,
    IMAGE_SAMPLE_B_CL_V5_V4_gfx11	= 18981,
    IMAGE_SAMPLE_B_CL_V5_V4_gfx12	= 18982,
    IMAGE_SAMPLE_B_CL_V5_V4_nsa_gfx10	= 18983,
    IMAGE_SAMPLE_B_CL_V5_V4_nsa_gfx11	= 18984,
    IMAGE_SAMPLE_B_CL_V5_V5	= 18985,
    IMAGE_SAMPLE_B_CL_V5_V5_gfx10	= 18986,
    IMAGE_SAMPLE_B_CL_V5_V5_gfx11	= 18987,
    IMAGE_SAMPLE_B_CL_V5_V5_gfx12	= 18988,
    IMAGE_SAMPLE_B_CL_V5_V5_nsa_gfx10	= 18989,
    IMAGE_SAMPLE_B_CL_V5_V5_nsa_gfx11	= 18990,
    IMAGE_SAMPLE_B_CL_V5_V8	= 18991,
    IMAGE_SAMPLE_B_CL_V5_V8_gfx10	= 18992,
    IMAGE_SAMPLE_B_CL_V5_V8_gfx11	= 18993,
    IMAGE_SAMPLE_B_O_V1_V3	= 18994,
    IMAGE_SAMPLE_B_O_V1_V3_gfx10	= 18995,
    IMAGE_SAMPLE_B_O_V1_V3_gfx11	= 18996,
    IMAGE_SAMPLE_B_O_V1_V3_gfx12	= 18997,
    IMAGE_SAMPLE_B_O_V1_V3_nsa_gfx10	= 18998,
    IMAGE_SAMPLE_B_O_V1_V3_nsa_gfx11	= 18999,
    IMAGE_SAMPLE_B_O_V1_V4	= 19000,
    IMAGE_SAMPLE_B_O_V1_V4_gfx10	= 19001,
    IMAGE_SAMPLE_B_O_V1_V4_gfx11	= 19002,
    IMAGE_SAMPLE_B_O_V1_V4_gfx12	= 19003,
    IMAGE_SAMPLE_B_O_V1_V4_nsa_gfx10	= 19004,
    IMAGE_SAMPLE_B_O_V1_V4_nsa_gfx11	= 19005,
    IMAGE_SAMPLE_B_O_V1_V5	= 19006,
    IMAGE_SAMPLE_B_O_V1_V5_gfx10	= 19007,
    IMAGE_SAMPLE_B_O_V1_V5_gfx11	= 19008,
    IMAGE_SAMPLE_B_O_V1_V5_gfx12	= 19009,
    IMAGE_SAMPLE_B_O_V1_V5_nsa_gfx10	= 19010,
    IMAGE_SAMPLE_B_O_V1_V5_nsa_gfx11	= 19011,
    IMAGE_SAMPLE_B_O_V1_V8	= 19012,
    IMAGE_SAMPLE_B_O_V1_V8_gfx10	= 19013,
    IMAGE_SAMPLE_B_O_V1_V8_gfx11	= 19014,
    IMAGE_SAMPLE_B_O_V2_V3	= 19015,
    IMAGE_SAMPLE_B_O_V2_V3_gfx10	= 19016,
    IMAGE_SAMPLE_B_O_V2_V3_gfx11	= 19017,
    IMAGE_SAMPLE_B_O_V2_V3_gfx12	= 19018,
    IMAGE_SAMPLE_B_O_V2_V3_nsa_gfx10	= 19019,
    IMAGE_SAMPLE_B_O_V2_V3_nsa_gfx11	= 19020,
    IMAGE_SAMPLE_B_O_V2_V4	= 19021,
    IMAGE_SAMPLE_B_O_V2_V4_gfx10	= 19022,
    IMAGE_SAMPLE_B_O_V2_V4_gfx11	= 19023,
    IMAGE_SAMPLE_B_O_V2_V4_gfx12	= 19024,
    IMAGE_SAMPLE_B_O_V2_V4_nsa_gfx10	= 19025,
    IMAGE_SAMPLE_B_O_V2_V4_nsa_gfx11	= 19026,
    IMAGE_SAMPLE_B_O_V2_V5	= 19027,
    IMAGE_SAMPLE_B_O_V2_V5_gfx10	= 19028,
    IMAGE_SAMPLE_B_O_V2_V5_gfx11	= 19029,
    IMAGE_SAMPLE_B_O_V2_V5_gfx12	= 19030,
    IMAGE_SAMPLE_B_O_V2_V5_nsa_gfx10	= 19031,
    IMAGE_SAMPLE_B_O_V2_V5_nsa_gfx11	= 19032,
    IMAGE_SAMPLE_B_O_V2_V8	= 19033,
    IMAGE_SAMPLE_B_O_V2_V8_gfx10	= 19034,
    IMAGE_SAMPLE_B_O_V2_V8_gfx11	= 19035,
    IMAGE_SAMPLE_B_O_V3_V3	= 19036,
    IMAGE_SAMPLE_B_O_V3_V3_gfx10	= 19037,
    IMAGE_SAMPLE_B_O_V3_V3_gfx11	= 19038,
    IMAGE_SAMPLE_B_O_V3_V3_gfx12	= 19039,
    IMAGE_SAMPLE_B_O_V3_V3_nsa_gfx10	= 19040,
    IMAGE_SAMPLE_B_O_V3_V3_nsa_gfx11	= 19041,
    IMAGE_SAMPLE_B_O_V3_V4	= 19042,
    IMAGE_SAMPLE_B_O_V3_V4_gfx10	= 19043,
    IMAGE_SAMPLE_B_O_V3_V4_gfx11	= 19044,
    IMAGE_SAMPLE_B_O_V3_V4_gfx12	= 19045,
    IMAGE_SAMPLE_B_O_V3_V4_nsa_gfx10	= 19046,
    IMAGE_SAMPLE_B_O_V3_V4_nsa_gfx11	= 19047,
    IMAGE_SAMPLE_B_O_V3_V5	= 19048,
    IMAGE_SAMPLE_B_O_V3_V5_gfx10	= 19049,
    IMAGE_SAMPLE_B_O_V3_V5_gfx11	= 19050,
    IMAGE_SAMPLE_B_O_V3_V5_gfx12	= 19051,
    IMAGE_SAMPLE_B_O_V3_V5_nsa_gfx10	= 19052,
    IMAGE_SAMPLE_B_O_V3_V5_nsa_gfx11	= 19053,
    IMAGE_SAMPLE_B_O_V3_V8	= 19054,
    IMAGE_SAMPLE_B_O_V3_V8_gfx10	= 19055,
    IMAGE_SAMPLE_B_O_V3_V8_gfx11	= 19056,
    IMAGE_SAMPLE_B_O_V4_V3	= 19057,
    IMAGE_SAMPLE_B_O_V4_V3_gfx10	= 19058,
    IMAGE_SAMPLE_B_O_V4_V3_gfx11	= 19059,
    IMAGE_SAMPLE_B_O_V4_V3_gfx12	= 19060,
    IMAGE_SAMPLE_B_O_V4_V3_nsa_gfx10	= 19061,
    IMAGE_SAMPLE_B_O_V4_V3_nsa_gfx11	= 19062,
    IMAGE_SAMPLE_B_O_V4_V4	= 19063,
    IMAGE_SAMPLE_B_O_V4_V4_gfx10	= 19064,
    IMAGE_SAMPLE_B_O_V4_V4_gfx11	= 19065,
    IMAGE_SAMPLE_B_O_V4_V4_gfx12	= 19066,
    IMAGE_SAMPLE_B_O_V4_V4_nsa_gfx10	= 19067,
    IMAGE_SAMPLE_B_O_V4_V4_nsa_gfx11	= 19068,
    IMAGE_SAMPLE_B_O_V4_V5	= 19069,
    IMAGE_SAMPLE_B_O_V4_V5_gfx10	= 19070,
    IMAGE_SAMPLE_B_O_V4_V5_gfx11	= 19071,
    IMAGE_SAMPLE_B_O_V4_V5_gfx12	= 19072,
    IMAGE_SAMPLE_B_O_V4_V5_nsa_gfx10	= 19073,
    IMAGE_SAMPLE_B_O_V4_V5_nsa_gfx11	= 19074,
    IMAGE_SAMPLE_B_O_V4_V8	= 19075,
    IMAGE_SAMPLE_B_O_V4_V8_gfx10	= 19076,
    IMAGE_SAMPLE_B_O_V4_V8_gfx11	= 19077,
    IMAGE_SAMPLE_B_O_V5_V3	= 19078,
    IMAGE_SAMPLE_B_O_V5_V3_gfx10	= 19079,
    IMAGE_SAMPLE_B_O_V5_V3_gfx11	= 19080,
    IMAGE_SAMPLE_B_O_V5_V3_gfx12	= 19081,
    IMAGE_SAMPLE_B_O_V5_V3_nsa_gfx10	= 19082,
    IMAGE_SAMPLE_B_O_V5_V3_nsa_gfx11	= 19083,
    IMAGE_SAMPLE_B_O_V5_V4	= 19084,
    IMAGE_SAMPLE_B_O_V5_V4_gfx10	= 19085,
    IMAGE_SAMPLE_B_O_V5_V4_gfx11	= 19086,
    IMAGE_SAMPLE_B_O_V5_V4_gfx12	= 19087,
    IMAGE_SAMPLE_B_O_V5_V4_nsa_gfx10	= 19088,
    IMAGE_SAMPLE_B_O_V5_V4_nsa_gfx11	= 19089,
    IMAGE_SAMPLE_B_O_V5_V5	= 19090,
    IMAGE_SAMPLE_B_O_V5_V5_gfx10	= 19091,
    IMAGE_SAMPLE_B_O_V5_V5_gfx11	= 19092,
    IMAGE_SAMPLE_B_O_V5_V5_gfx12	= 19093,
    IMAGE_SAMPLE_B_O_V5_V5_nsa_gfx10	= 19094,
    IMAGE_SAMPLE_B_O_V5_V5_nsa_gfx11	= 19095,
    IMAGE_SAMPLE_B_O_V5_V8	= 19096,
    IMAGE_SAMPLE_B_O_V5_V8_gfx10	= 19097,
    IMAGE_SAMPLE_B_O_V5_V8_gfx11	= 19098,
    IMAGE_SAMPLE_B_V1_V2	= 19099,
    IMAGE_SAMPLE_B_V1_V2_gfx10	= 19100,
    IMAGE_SAMPLE_B_V1_V2_gfx11	= 19101,
    IMAGE_SAMPLE_B_V1_V2_gfx12	= 19102,
    IMAGE_SAMPLE_B_V1_V2_nsa_gfx10	= 19103,
    IMAGE_SAMPLE_B_V1_V2_nsa_gfx11	= 19104,
    IMAGE_SAMPLE_B_V1_V3	= 19105,
    IMAGE_SAMPLE_B_V1_V3_gfx10	= 19106,
    IMAGE_SAMPLE_B_V1_V3_gfx11	= 19107,
    IMAGE_SAMPLE_B_V1_V3_gfx12	= 19108,
    IMAGE_SAMPLE_B_V1_V3_nsa_gfx10	= 19109,
    IMAGE_SAMPLE_B_V1_V3_nsa_gfx11	= 19110,
    IMAGE_SAMPLE_B_V1_V4	= 19111,
    IMAGE_SAMPLE_B_V1_V4_gfx10	= 19112,
    IMAGE_SAMPLE_B_V1_V4_gfx11	= 19113,
    IMAGE_SAMPLE_B_V1_V4_gfx12	= 19114,
    IMAGE_SAMPLE_B_V1_V4_nsa_gfx10	= 19115,
    IMAGE_SAMPLE_B_V1_V4_nsa_gfx11	= 19116,
    IMAGE_SAMPLE_B_V2_V2	= 19117,
    IMAGE_SAMPLE_B_V2_V2_gfx10	= 19118,
    IMAGE_SAMPLE_B_V2_V2_gfx11	= 19119,
    IMAGE_SAMPLE_B_V2_V2_gfx12	= 19120,
    IMAGE_SAMPLE_B_V2_V2_nsa_gfx10	= 19121,
    IMAGE_SAMPLE_B_V2_V2_nsa_gfx11	= 19122,
    IMAGE_SAMPLE_B_V2_V3	= 19123,
    IMAGE_SAMPLE_B_V2_V3_gfx10	= 19124,
    IMAGE_SAMPLE_B_V2_V3_gfx11	= 19125,
    IMAGE_SAMPLE_B_V2_V3_gfx12	= 19126,
    IMAGE_SAMPLE_B_V2_V3_nsa_gfx10	= 19127,
    IMAGE_SAMPLE_B_V2_V3_nsa_gfx11	= 19128,
    IMAGE_SAMPLE_B_V2_V4	= 19129,
    IMAGE_SAMPLE_B_V2_V4_gfx10	= 19130,
    IMAGE_SAMPLE_B_V2_V4_gfx11	= 19131,
    IMAGE_SAMPLE_B_V2_V4_gfx12	= 19132,
    IMAGE_SAMPLE_B_V2_V4_nsa_gfx10	= 19133,
    IMAGE_SAMPLE_B_V2_V4_nsa_gfx11	= 19134,
    IMAGE_SAMPLE_B_V3_V2	= 19135,
    IMAGE_SAMPLE_B_V3_V2_gfx10	= 19136,
    IMAGE_SAMPLE_B_V3_V2_gfx11	= 19137,
    IMAGE_SAMPLE_B_V3_V2_gfx12	= 19138,
    IMAGE_SAMPLE_B_V3_V2_nsa_gfx10	= 19139,
    IMAGE_SAMPLE_B_V3_V2_nsa_gfx11	= 19140,
    IMAGE_SAMPLE_B_V3_V3	= 19141,
    IMAGE_SAMPLE_B_V3_V3_gfx10	= 19142,
    IMAGE_SAMPLE_B_V3_V3_gfx11	= 19143,
    IMAGE_SAMPLE_B_V3_V3_gfx12	= 19144,
    IMAGE_SAMPLE_B_V3_V3_nsa_gfx10	= 19145,
    IMAGE_SAMPLE_B_V3_V3_nsa_gfx11	= 19146,
    IMAGE_SAMPLE_B_V3_V4	= 19147,
    IMAGE_SAMPLE_B_V3_V4_gfx10	= 19148,
    IMAGE_SAMPLE_B_V3_V4_gfx11	= 19149,
    IMAGE_SAMPLE_B_V3_V4_gfx12	= 19150,
    IMAGE_SAMPLE_B_V3_V4_nsa_gfx10	= 19151,
    IMAGE_SAMPLE_B_V3_V4_nsa_gfx11	= 19152,
    IMAGE_SAMPLE_B_V4_V2	= 19153,
    IMAGE_SAMPLE_B_V4_V2_gfx10	= 19154,
    IMAGE_SAMPLE_B_V4_V2_gfx11	= 19155,
    IMAGE_SAMPLE_B_V4_V2_gfx12	= 19156,
    IMAGE_SAMPLE_B_V4_V2_nsa_gfx10	= 19157,
    IMAGE_SAMPLE_B_V4_V2_nsa_gfx11	= 19158,
    IMAGE_SAMPLE_B_V4_V3	= 19159,
    IMAGE_SAMPLE_B_V4_V3_gfx10	= 19160,
    IMAGE_SAMPLE_B_V4_V3_gfx11	= 19161,
    IMAGE_SAMPLE_B_V4_V3_gfx12	= 19162,
    IMAGE_SAMPLE_B_V4_V3_nsa_gfx10	= 19163,
    IMAGE_SAMPLE_B_V4_V3_nsa_gfx11	= 19164,
    IMAGE_SAMPLE_B_V4_V4	= 19165,
    IMAGE_SAMPLE_B_V4_V4_gfx10	= 19166,
    IMAGE_SAMPLE_B_V4_V4_gfx11	= 19167,
    IMAGE_SAMPLE_B_V4_V4_gfx12	= 19168,
    IMAGE_SAMPLE_B_V4_V4_nsa_gfx10	= 19169,
    IMAGE_SAMPLE_B_V4_V4_nsa_gfx11	= 19170,
    IMAGE_SAMPLE_B_V5_V2	= 19171,
    IMAGE_SAMPLE_B_V5_V2_gfx10	= 19172,
    IMAGE_SAMPLE_B_V5_V2_gfx11	= 19173,
    IMAGE_SAMPLE_B_V5_V2_gfx12	= 19174,
    IMAGE_SAMPLE_B_V5_V2_nsa_gfx10	= 19175,
    IMAGE_SAMPLE_B_V5_V2_nsa_gfx11	= 19176,
    IMAGE_SAMPLE_B_V5_V3	= 19177,
    IMAGE_SAMPLE_B_V5_V3_gfx10	= 19178,
    IMAGE_SAMPLE_B_V5_V3_gfx11	= 19179,
    IMAGE_SAMPLE_B_V5_V3_gfx12	= 19180,
    IMAGE_SAMPLE_B_V5_V3_nsa_gfx10	= 19181,
    IMAGE_SAMPLE_B_V5_V3_nsa_gfx11	= 19182,
    IMAGE_SAMPLE_B_V5_V4	= 19183,
    IMAGE_SAMPLE_B_V5_V4_gfx10	= 19184,
    IMAGE_SAMPLE_B_V5_V4_gfx11	= 19185,
    IMAGE_SAMPLE_B_V5_V4_gfx12	= 19186,
    IMAGE_SAMPLE_B_V5_V4_nsa_gfx10	= 19187,
    IMAGE_SAMPLE_B_V5_V4_nsa_gfx11	= 19188,
    IMAGE_SAMPLE_CD_CL_G16_V1_V2	= 19189,
    IMAGE_SAMPLE_CD_CL_G16_V1_V2_gfx10	= 19190,
    IMAGE_SAMPLE_CD_CL_G16_V1_V2_nsa_gfx10	= 19191,
    IMAGE_SAMPLE_CD_CL_G16_V1_V3	= 19192,
    IMAGE_SAMPLE_CD_CL_G16_V1_V3_gfx10	= 19193,
    IMAGE_SAMPLE_CD_CL_G16_V1_V3_nsa_gfx10	= 19194,
    IMAGE_SAMPLE_CD_CL_G16_V1_V4	= 19195,
    IMAGE_SAMPLE_CD_CL_G16_V1_V4_gfx10	= 19196,
    IMAGE_SAMPLE_CD_CL_G16_V1_V4_nsa_gfx10	= 19197,
    IMAGE_SAMPLE_CD_CL_G16_V1_V5	= 19198,
    IMAGE_SAMPLE_CD_CL_G16_V1_V5_gfx10	= 19199,
    IMAGE_SAMPLE_CD_CL_G16_V1_V5_nsa_gfx10	= 19200,
    IMAGE_SAMPLE_CD_CL_G16_V1_V6	= 19201,
    IMAGE_SAMPLE_CD_CL_G16_V1_V6_gfx10	= 19202,
    IMAGE_SAMPLE_CD_CL_G16_V1_V6_nsa_gfx10	= 19203,
    IMAGE_SAMPLE_CD_CL_G16_V1_V7	= 19204,
    IMAGE_SAMPLE_CD_CL_G16_V1_V7_gfx10	= 19205,
    IMAGE_SAMPLE_CD_CL_G16_V1_V7_nsa_gfx10	= 19206,
    IMAGE_SAMPLE_CD_CL_G16_V1_V8	= 19207,
    IMAGE_SAMPLE_CD_CL_G16_V1_V8_gfx10	= 19208,
    IMAGE_SAMPLE_CD_CL_G16_V1_V8_nsa_gfx10	= 19209,
    IMAGE_SAMPLE_CD_CL_G16_V2_V2	= 19210,
    IMAGE_SAMPLE_CD_CL_G16_V2_V2_gfx10	= 19211,
    IMAGE_SAMPLE_CD_CL_G16_V2_V2_nsa_gfx10	= 19212,
    IMAGE_SAMPLE_CD_CL_G16_V2_V3	= 19213,
    IMAGE_SAMPLE_CD_CL_G16_V2_V3_gfx10	= 19214,
    IMAGE_SAMPLE_CD_CL_G16_V2_V3_nsa_gfx10	= 19215,
    IMAGE_SAMPLE_CD_CL_G16_V2_V4	= 19216,
    IMAGE_SAMPLE_CD_CL_G16_V2_V4_gfx10	= 19217,
    IMAGE_SAMPLE_CD_CL_G16_V2_V4_nsa_gfx10	= 19218,
    IMAGE_SAMPLE_CD_CL_G16_V2_V5	= 19219,
    IMAGE_SAMPLE_CD_CL_G16_V2_V5_gfx10	= 19220,
    IMAGE_SAMPLE_CD_CL_G16_V2_V5_nsa_gfx10	= 19221,
    IMAGE_SAMPLE_CD_CL_G16_V2_V6	= 19222,
    IMAGE_SAMPLE_CD_CL_G16_V2_V6_gfx10	= 19223,
    IMAGE_SAMPLE_CD_CL_G16_V2_V6_nsa_gfx10	= 19224,
    IMAGE_SAMPLE_CD_CL_G16_V2_V7	= 19225,
    IMAGE_SAMPLE_CD_CL_G16_V2_V7_gfx10	= 19226,
    IMAGE_SAMPLE_CD_CL_G16_V2_V7_nsa_gfx10	= 19227,
    IMAGE_SAMPLE_CD_CL_G16_V2_V8	= 19228,
    IMAGE_SAMPLE_CD_CL_G16_V2_V8_gfx10	= 19229,
    IMAGE_SAMPLE_CD_CL_G16_V2_V8_nsa_gfx10	= 19230,
    IMAGE_SAMPLE_CD_CL_G16_V3_V2	= 19231,
    IMAGE_SAMPLE_CD_CL_G16_V3_V2_gfx10	= 19232,
    IMAGE_SAMPLE_CD_CL_G16_V3_V2_nsa_gfx10	= 19233,
    IMAGE_SAMPLE_CD_CL_G16_V3_V3	= 19234,
    IMAGE_SAMPLE_CD_CL_G16_V3_V3_gfx10	= 19235,
    IMAGE_SAMPLE_CD_CL_G16_V3_V3_nsa_gfx10	= 19236,
    IMAGE_SAMPLE_CD_CL_G16_V3_V4	= 19237,
    IMAGE_SAMPLE_CD_CL_G16_V3_V4_gfx10	= 19238,
    IMAGE_SAMPLE_CD_CL_G16_V3_V4_nsa_gfx10	= 19239,
    IMAGE_SAMPLE_CD_CL_G16_V3_V5	= 19240,
    IMAGE_SAMPLE_CD_CL_G16_V3_V5_gfx10	= 19241,
    IMAGE_SAMPLE_CD_CL_G16_V3_V5_nsa_gfx10	= 19242,
    IMAGE_SAMPLE_CD_CL_G16_V3_V6	= 19243,
    IMAGE_SAMPLE_CD_CL_G16_V3_V6_gfx10	= 19244,
    IMAGE_SAMPLE_CD_CL_G16_V3_V6_nsa_gfx10	= 19245,
    IMAGE_SAMPLE_CD_CL_G16_V3_V7	= 19246,
    IMAGE_SAMPLE_CD_CL_G16_V3_V7_gfx10	= 19247,
    IMAGE_SAMPLE_CD_CL_G16_V3_V7_nsa_gfx10	= 19248,
    IMAGE_SAMPLE_CD_CL_G16_V3_V8	= 19249,
    IMAGE_SAMPLE_CD_CL_G16_V3_V8_gfx10	= 19250,
    IMAGE_SAMPLE_CD_CL_G16_V3_V8_nsa_gfx10	= 19251,
    IMAGE_SAMPLE_CD_CL_G16_V4_V2	= 19252,
    IMAGE_SAMPLE_CD_CL_G16_V4_V2_gfx10	= 19253,
    IMAGE_SAMPLE_CD_CL_G16_V4_V2_nsa_gfx10	= 19254,
    IMAGE_SAMPLE_CD_CL_G16_V4_V3	= 19255,
    IMAGE_SAMPLE_CD_CL_G16_V4_V3_gfx10	= 19256,
    IMAGE_SAMPLE_CD_CL_G16_V4_V3_nsa_gfx10	= 19257,
    IMAGE_SAMPLE_CD_CL_G16_V4_V4	= 19258,
    IMAGE_SAMPLE_CD_CL_G16_V4_V4_gfx10	= 19259,
    IMAGE_SAMPLE_CD_CL_G16_V4_V4_nsa_gfx10	= 19260,
    IMAGE_SAMPLE_CD_CL_G16_V4_V5	= 19261,
    IMAGE_SAMPLE_CD_CL_G16_V4_V5_gfx10	= 19262,
    IMAGE_SAMPLE_CD_CL_G16_V4_V5_nsa_gfx10	= 19263,
    IMAGE_SAMPLE_CD_CL_G16_V4_V6	= 19264,
    IMAGE_SAMPLE_CD_CL_G16_V4_V6_gfx10	= 19265,
    IMAGE_SAMPLE_CD_CL_G16_V4_V6_nsa_gfx10	= 19266,
    IMAGE_SAMPLE_CD_CL_G16_V4_V7	= 19267,
    IMAGE_SAMPLE_CD_CL_G16_V4_V7_gfx10	= 19268,
    IMAGE_SAMPLE_CD_CL_G16_V4_V7_nsa_gfx10	= 19269,
    IMAGE_SAMPLE_CD_CL_G16_V4_V8	= 19270,
    IMAGE_SAMPLE_CD_CL_G16_V4_V8_gfx10	= 19271,
    IMAGE_SAMPLE_CD_CL_G16_V4_V8_nsa_gfx10	= 19272,
    IMAGE_SAMPLE_CD_CL_G16_V5_V2	= 19273,
    IMAGE_SAMPLE_CD_CL_G16_V5_V2_gfx10	= 19274,
    IMAGE_SAMPLE_CD_CL_G16_V5_V2_nsa_gfx10	= 19275,
    IMAGE_SAMPLE_CD_CL_G16_V5_V3	= 19276,
    IMAGE_SAMPLE_CD_CL_G16_V5_V3_gfx10	= 19277,
    IMAGE_SAMPLE_CD_CL_G16_V5_V3_nsa_gfx10	= 19278,
    IMAGE_SAMPLE_CD_CL_G16_V5_V4	= 19279,
    IMAGE_SAMPLE_CD_CL_G16_V5_V4_gfx10	= 19280,
    IMAGE_SAMPLE_CD_CL_G16_V5_V4_nsa_gfx10	= 19281,
    IMAGE_SAMPLE_CD_CL_G16_V5_V5	= 19282,
    IMAGE_SAMPLE_CD_CL_G16_V5_V5_gfx10	= 19283,
    IMAGE_SAMPLE_CD_CL_G16_V5_V5_nsa_gfx10	= 19284,
    IMAGE_SAMPLE_CD_CL_G16_V5_V6	= 19285,
    IMAGE_SAMPLE_CD_CL_G16_V5_V6_gfx10	= 19286,
    IMAGE_SAMPLE_CD_CL_G16_V5_V6_nsa_gfx10	= 19287,
    IMAGE_SAMPLE_CD_CL_G16_V5_V7	= 19288,
    IMAGE_SAMPLE_CD_CL_G16_V5_V7_gfx10	= 19289,
    IMAGE_SAMPLE_CD_CL_G16_V5_V7_nsa_gfx10	= 19290,
    IMAGE_SAMPLE_CD_CL_G16_V5_V8	= 19291,
    IMAGE_SAMPLE_CD_CL_G16_V5_V8_gfx10	= 19292,
    IMAGE_SAMPLE_CD_CL_G16_V5_V8_nsa_gfx10	= 19293,
    IMAGE_SAMPLE_CD_CL_O_G16_V1_V3	= 19294,
    IMAGE_SAMPLE_CD_CL_O_G16_V1_V3_gfx10	= 19295,
    IMAGE_SAMPLE_CD_CL_O_G16_V1_V3_nsa_gfx10	= 19296,
    IMAGE_SAMPLE_CD_CL_O_G16_V1_V4	= 19297,
    IMAGE_SAMPLE_CD_CL_O_G16_V1_V4_gfx10	= 19298,
    IMAGE_SAMPLE_CD_CL_O_G16_V1_V4_nsa_gfx10	= 19299,
    IMAGE_SAMPLE_CD_CL_O_G16_V1_V5	= 19300,
    IMAGE_SAMPLE_CD_CL_O_G16_V1_V5_gfx10	= 19301,
    IMAGE_SAMPLE_CD_CL_O_G16_V1_V5_nsa_gfx10	= 19302,
    IMAGE_SAMPLE_CD_CL_O_G16_V1_V6	= 19303,
    IMAGE_SAMPLE_CD_CL_O_G16_V1_V6_gfx10	= 19304,
    IMAGE_SAMPLE_CD_CL_O_G16_V1_V6_nsa_gfx10	= 19305,
    IMAGE_SAMPLE_CD_CL_O_G16_V1_V7	= 19306,
    IMAGE_SAMPLE_CD_CL_O_G16_V1_V7_gfx10	= 19307,
    IMAGE_SAMPLE_CD_CL_O_G16_V1_V7_nsa_gfx10	= 19308,
    IMAGE_SAMPLE_CD_CL_O_G16_V1_V8	= 19309,
    IMAGE_SAMPLE_CD_CL_O_G16_V1_V8_gfx10	= 19310,
    IMAGE_SAMPLE_CD_CL_O_G16_V1_V8_nsa_gfx10	= 19311,
    IMAGE_SAMPLE_CD_CL_O_G16_V1_V9	= 19312,
    IMAGE_SAMPLE_CD_CL_O_G16_V1_V9_gfx10	= 19313,
    IMAGE_SAMPLE_CD_CL_O_G16_V1_V9_nsa_gfx10	= 19314,
    IMAGE_SAMPLE_CD_CL_O_G16_V2_V3	= 19315,
    IMAGE_SAMPLE_CD_CL_O_G16_V2_V3_gfx10	= 19316,
    IMAGE_SAMPLE_CD_CL_O_G16_V2_V3_nsa_gfx10	= 19317,
    IMAGE_SAMPLE_CD_CL_O_G16_V2_V4	= 19318,
    IMAGE_SAMPLE_CD_CL_O_G16_V2_V4_gfx10	= 19319,
    IMAGE_SAMPLE_CD_CL_O_G16_V2_V4_nsa_gfx10	= 19320,
    IMAGE_SAMPLE_CD_CL_O_G16_V2_V5	= 19321,
    IMAGE_SAMPLE_CD_CL_O_G16_V2_V5_gfx10	= 19322,
    IMAGE_SAMPLE_CD_CL_O_G16_V2_V5_nsa_gfx10	= 19323,
    IMAGE_SAMPLE_CD_CL_O_G16_V2_V6	= 19324,
    IMAGE_SAMPLE_CD_CL_O_G16_V2_V6_gfx10	= 19325,
    IMAGE_SAMPLE_CD_CL_O_G16_V2_V6_nsa_gfx10	= 19326,
    IMAGE_SAMPLE_CD_CL_O_G16_V2_V7	= 19327,
    IMAGE_SAMPLE_CD_CL_O_G16_V2_V7_gfx10	= 19328,
    IMAGE_SAMPLE_CD_CL_O_G16_V2_V7_nsa_gfx10	= 19329,
    IMAGE_SAMPLE_CD_CL_O_G16_V2_V8	= 19330,
    IMAGE_SAMPLE_CD_CL_O_G16_V2_V8_gfx10	= 19331,
    IMAGE_SAMPLE_CD_CL_O_G16_V2_V8_nsa_gfx10	= 19332,
    IMAGE_SAMPLE_CD_CL_O_G16_V2_V9	= 19333,
    IMAGE_SAMPLE_CD_CL_O_G16_V2_V9_gfx10	= 19334,
    IMAGE_SAMPLE_CD_CL_O_G16_V2_V9_nsa_gfx10	= 19335,
    IMAGE_SAMPLE_CD_CL_O_G16_V3_V3	= 19336,
    IMAGE_SAMPLE_CD_CL_O_G16_V3_V3_gfx10	= 19337,
    IMAGE_SAMPLE_CD_CL_O_G16_V3_V3_nsa_gfx10	= 19338,
    IMAGE_SAMPLE_CD_CL_O_G16_V3_V4	= 19339,
    IMAGE_SAMPLE_CD_CL_O_G16_V3_V4_gfx10	= 19340,
    IMAGE_SAMPLE_CD_CL_O_G16_V3_V4_nsa_gfx10	= 19341,
    IMAGE_SAMPLE_CD_CL_O_G16_V3_V5	= 19342,
    IMAGE_SAMPLE_CD_CL_O_G16_V3_V5_gfx10	= 19343,
    IMAGE_SAMPLE_CD_CL_O_G16_V3_V5_nsa_gfx10	= 19344,
    IMAGE_SAMPLE_CD_CL_O_G16_V3_V6	= 19345,
    IMAGE_SAMPLE_CD_CL_O_G16_V3_V6_gfx10	= 19346,
    IMAGE_SAMPLE_CD_CL_O_G16_V3_V6_nsa_gfx10	= 19347,
    IMAGE_SAMPLE_CD_CL_O_G16_V3_V7	= 19348,
    IMAGE_SAMPLE_CD_CL_O_G16_V3_V7_gfx10	= 19349,
    IMAGE_SAMPLE_CD_CL_O_G16_V3_V7_nsa_gfx10	= 19350,
    IMAGE_SAMPLE_CD_CL_O_G16_V3_V8	= 19351,
    IMAGE_SAMPLE_CD_CL_O_G16_V3_V8_gfx10	= 19352,
    IMAGE_SAMPLE_CD_CL_O_G16_V3_V8_nsa_gfx10	= 19353,
    IMAGE_SAMPLE_CD_CL_O_G16_V3_V9	= 19354,
    IMAGE_SAMPLE_CD_CL_O_G16_V3_V9_gfx10	= 19355,
    IMAGE_SAMPLE_CD_CL_O_G16_V3_V9_nsa_gfx10	= 19356,
    IMAGE_SAMPLE_CD_CL_O_G16_V4_V3	= 19357,
    IMAGE_SAMPLE_CD_CL_O_G16_V4_V3_gfx10	= 19358,
    IMAGE_SAMPLE_CD_CL_O_G16_V4_V3_nsa_gfx10	= 19359,
    IMAGE_SAMPLE_CD_CL_O_G16_V4_V4	= 19360,
    IMAGE_SAMPLE_CD_CL_O_G16_V4_V4_gfx10	= 19361,
    IMAGE_SAMPLE_CD_CL_O_G16_V4_V4_nsa_gfx10	= 19362,
    IMAGE_SAMPLE_CD_CL_O_G16_V4_V5	= 19363,
    IMAGE_SAMPLE_CD_CL_O_G16_V4_V5_gfx10	= 19364,
    IMAGE_SAMPLE_CD_CL_O_G16_V4_V5_nsa_gfx10	= 19365,
    IMAGE_SAMPLE_CD_CL_O_G16_V4_V6	= 19366,
    IMAGE_SAMPLE_CD_CL_O_G16_V4_V6_gfx10	= 19367,
    IMAGE_SAMPLE_CD_CL_O_G16_V4_V6_nsa_gfx10	= 19368,
    IMAGE_SAMPLE_CD_CL_O_G16_V4_V7	= 19369,
    IMAGE_SAMPLE_CD_CL_O_G16_V4_V7_gfx10	= 19370,
    IMAGE_SAMPLE_CD_CL_O_G16_V4_V7_nsa_gfx10	= 19371,
    IMAGE_SAMPLE_CD_CL_O_G16_V4_V8	= 19372,
    IMAGE_SAMPLE_CD_CL_O_G16_V4_V8_gfx10	= 19373,
    IMAGE_SAMPLE_CD_CL_O_G16_V4_V8_nsa_gfx10	= 19374,
    IMAGE_SAMPLE_CD_CL_O_G16_V4_V9	= 19375,
    IMAGE_SAMPLE_CD_CL_O_G16_V4_V9_gfx10	= 19376,
    IMAGE_SAMPLE_CD_CL_O_G16_V4_V9_nsa_gfx10	= 19377,
    IMAGE_SAMPLE_CD_CL_O_G16_V5_V3	= 19378,
    IMAGE_SAMPLE_CD_CL_O_G16_V5_V3_gfx10	= 19379,
    IMAGE_SAMPLE_CD_CL_O_G16_V5_V3_nsa_gfx10	= 19380,
    IMAGE_SAMPLE_CD_CL_O_G16_V5_V4	= 19381,
    IMAGE_SAMPLE_CD_CL_O_G16_V5_V4_gfx10	= 19382,
    IMAGE_SAMPLE_CD_CL_O_G16_V5_V4_nsa_gfx10	= 19383,
    IMAGE_SAMPLE_CD_CL_O_G16_V5_V5	= 19384,
    IMAGE_SAMPLE_CD_CL_O_G16_V5_V5_gfx10	= 19385,
    IMAGE_SAMPLE_CD_CL_O_G16_V5_V5_nsa_gfx10	= 19386,
    IMAGE_SAMPLE_CD_CL_O_G16_V5_V6	= 19387,
    IMAGE_SAMPLE_CD_CL_O_G16_V5_V6_gfx10	= 19388,
    IMAGE_SAMPLE_CD_CL_O_G16_V5_V6_nsa_gfx10	= 19389,
    IMAGE_SAMPLE_CD_CL_O_G16_V5_V7	= 19390,
    IMAGE_SAMPLE_CD_CL_O_G16_V5_V7_gfx10	= 19391,
    IMAGE_SAMPLE_CD_CL_O_G16_V5_V7_nsa_gfx10	= 19392,
    IMAGE_SAMPLE_CD_CL_O_G16_V5_V8	= 19393,
    IMAGE_SAMPLE_CD_CL_O_G16_V5_V8_gfx10	= 19394,
    IMAGE_SAMPLE_CD_CL_O_G16_V5_V8_nsa_gfx10	= 19395,
    IMAGE_SAMPLE_CD_CL_O_G16_V5_V9	= 19396,
    IMAGE_SAMPLE_CD_CL_O_G16_V5_V9_gfx10	= 19397,
    IMAGE_SAMPLE_CD_CL_O_G16_V5_V9_nsa_gfx10	= 19398,
    IMAGE_SAMPLE_CD_CL_O_V1_V10	= 19399,
    IMAGE_SAMPLE_CD_CL_O_V1_V10_gfx10	= 19400,
    IMAGE_SAMPLE_CD_CL_O_V1_V10_nsa_gfx10	= 19401,
    IMAGE_SAMPLE_CD_CL_O_V1_V11	= 19402,
    IMAGE_SAMPLE_CD_CL_O_V1_V11_gfx10	= 19403,
    IMAGE_SAMPLE_CD_CL_O_V1_V11_nsa_gfx10	= 19404,
    IMAGE_SAMPLE_CD_CL_O_V1_V3	= 19405,
    IMAGE_SAMPLE_CD_CL_O_V1_V3_gfx10	= 19406,
    IMAGE_SAMPLE_CD_CL_O_V1_V3_nsa_gfx10	= 19407,
    IMAGE_SAMPLE_CD_CL_O_V1_V4	= 19408,
    IMAGE_SAMPLE_CD_CL_O_V1_V4_gfx10	= 19409,
    IMAGE_SAMPLE_CD_CL_O_V1_V4_nsa_gfx10	= 19410,
    IMAGE_SAMPLE_CD_CL_O_V1_V5	= 19411,
    IMAGE_SAMPLE_CD_CL_O_V1_V5_gfx10	= 19412,
    IMAGE_SAMPLE_CD_CL_O_V1_V5_nsa_gfx10	= 19413,
    IMAGE_SAMPLE_CD_CL_O_V1_V6	= 19414,
    IMAGE_SAMPLE_CD_CL_O_V1_V6_gfx10	= 19415,
    IMAGE_SAMPLE_CD_CL_O_V1_V6_nsa_gfx10	= 19416,
    IMAGE_SAMPLE_CD_CL_O_V1_V7	= 19417,
    IMAGE_SAMPLE_CD_CL_O_V1_V7_gfx10	= 19418,
    IMAGE_SAMPLE_CD_CL_O_V1_V7_nsa_gfx10	= 19419,
    IMAGE_SAMPLE_CD_CL_O_V1_V8	= 19420,
    IMAGE_SAMPLE_CD_CL_O_V1_V8_gfx10	= 19421,
    IMAGE_SAMPLE_CD_CL_O_V1_V8_nsa_gfx10	= 19422,
    IMAGE_SAMPLE_CD_CL_O_V1_V9	= 19423,
    IMAGE_SAMPLE_CD_CL_O_V1_V9_gfx10	= 19424,
    IMAGE_SAMPLE_CD_CL_O_V1_V9_nsa_gfx10	= 19425,
    IMAGE_SAMPLE_CD_CL_O_V2_V10	= 19426,
    IMAGE_SAMPLE_CD_CL_O_V2_V10_gfx10	= 19427,
    IMAGE_SAMPLE_CD_CL_O_V2_V10_nsa_gfx10	= 19428,
    IMAGE_SAMPLE_CD_CL_O_V2_V11	= 19429,
    IMAGE_SAMPLE_CD_CL_O_V2_V11_gfx10	= 19430,
    IMAGE_SAMPLE_CD_CL_O_V2_V11_nsa_gfx10	= 19431,
    IMAGE_SAMPLE_CD_CL_O_V2_V3	= 19432,
    IMAGE_SAMPLE_CD_CL_O_V2_V3_gfx10	= 19433,
    IMAGE_SAMPLE_CD_CL_O_V2_V3_nsa_gfx10	= 19434,
    IMAGE_SAMPLE_CD_CL_O_V2_V4	= 19435,
    IMAGE_SAMPLE_CD_CL_O_V2_V4_gfx10	= 19436,
    IMAGE_SAMPLE_CD_CL_O_V2_V4_nsa_gfx10	= 19437,
    IMAGE_SAMPLE_CD_CL_O_V2_V5	= 19438,
    IMAGE_SAMPLE_CD_CL_O_V2_V5_gfx10	= 19439,
    IMAGE_SAMPLE_CD_CL_O_V2_V5_nsa_gfx10	= 19440,
    IMAGE_SAMPLE_CD_CL_O_V2_V6	= 19441,
    IMAGE_SAMPLE_CD_CL_O_V2_V6_gfx10	= 19442,
    IMAGE_SAMPLE_CD_CL_O_V2_V6_nsa_gfx10	= 19443,
    IMAGE_SAMPLE_CD_CL_O_V2_V7	= 19444,
    IMAGE_SAMPLE_CD_CL_O_V2_V7_gfx10	= 19445,
    IMAGE_SAMPLE_CD_CL_O_V2_V7_nsa_gfx10	= 19446,
    IMAGE_SAMPLE_CD_CL_O_V2_V8	= 19447,
    IMAGE_SAMPLE_CD_CL_O_V2_V8_gfx10	= 19448,
    IMAGE_SAMPLE_CD_CL_O_V2_V8_nsa_gfx10	= 19449,
    IMAGE_SAMPLE_CD_CL_O_V2_V9	= 19450,
    IMAGE_SAMPLE_CD_CL_O_V2_V9_gfx10	= 19451,
    IMAGE_SAMPLE_CD_CL_O_V2_V9_nsa_gfx10	= 19452,
    IMAGE_SAMPLE_CD_CL_O_V3_V10	= 19453,
    IMAGE_SAMPLE_CD_CL_O_V3_V10_gfx10	= 19454,
    IMAGE_SAMPLE_CD_CL_O_V3_V10_nsa_gfx10	= 19455,
    IMAGE_SAMPLE_CD_CL_O_V3_V11	= 19456,
    IMAGE_SAMPLE_CD_CL_O_V3_V11_gfx10	= 19457,
    IMAGE_SAMPLE_CD_CL_O_V3_V11_nsa_gfx10	= 19458,
    IMAGE_SAMPLE_CD_CL_O_V3_V3	= 19459,
    IMAGE_SAMPLE_CD_CL_O_V3_V3_gfx10	= 19460,
    IMAGE_SAMPLE_CD_CL_O_V3_V3_nsa_gfx10	= 19461,
    IMAGE_SAMPLE_CD_CL_O_V3_V4	= 19462,
    IMAGE_SAMPLE_CD_CL_O_V3_V4_gfx10	= 19463,
    IMAGE_SAMPLE_CD_CL_O_V3_V4_nsa_gfx10	= 19464,
    IMAGE_SAMPLE_CD_CL_O_V3_V5	= 19465,
    IMAGE_SAMPLE_CD_CL_O_V3_V5_gfx10	= 19466,
    IMAGE_SAMPLE_CD_CL_O_V3_V5_nsa_gfx10	= 19467,
    IMAGE_SAMPLE_CD_CL_O_V3_V6	= 19468,
    IMAGE_SAMPLE_CD_CL_O_V3_V6_gfx10	= 19469,
    IMAGE_SAMPLE_CD_CL_O_V3_V6_nsa_gfx10	= 19470,
    IMAGE_SAMPLE_CD_CL_O_V3_V7	= 19471,
    IMAGE_SAMPLE_CD_CL_O_V3_V7_gfx10	= 19472,
    IMAGE_SAMPLE_CD_CL_O_V3_V7_nsa_gfx10	= 19473,
    IMAGE_SAMPLE_CD_CL_O_V3_V8	= 19474,
    IMAGE_SAMPLE_CD_CL_O_V3_V8_gfx10	= 19475,
    IMAGE_SAMPLE_CD_CL_O_V3_V8_nsa_gfx10	= 19476,
    IMAGE_SAMPLE_CD_CL_O_V3_V9	= 19477,
    IMAGE_SAMPLE_CD_CL_O_V3_V9_gfx10	= 19478,
    IMAGE_SAMPLE_CD_CL_O_V3_V9_nsa_gfx10	= 19479,
    IMAGE_SAMPLE_CD_CL_O_V4_V10	= 19480,
    IMAGE_SAMPLE_CD_CL_O_V4_V10_gfx10	= 19481,
    IMAGE_SAMPLE_CD_CL_O_V4_V10_nsa_gfx10	= 19482,
    IMAGE_SAMPLE_CD_CL_O_V4_V11	= 19483,
    IMAGE_SAMPLE_CD_CL_O_V4_V11_gfx10	= 19484,
    IMAGE_SAMPLE_CD_CL_O_V4_V11_nsa_gfx10	= 19485,
    IMAGE_SAMPLE_CD_CL_O_V4_V3	= 19486,
    IMAGE_SAMPLE_CD_CL_O_V4_V3_gfx10	= 19487,
    IMAGE_SAMPLE_CD_CL_O_V4_V3_nsa_gfx10	= 19488,
    IMAGE_SAMPLE_CD_CL_O_V4_V4	= 19489,
    IMAGE_SAMPLE_CD_CL_O_V4_V4_gfx10	= 19490,
    IMAGE_SAMPLE_CD_CL_O_V4_V4_nsa_gfx10	= 19491,
    IMAGE_SAMPLE_CD_CL_O_V4_V5	= 19492,
    IMAGE_SAMPLE_CD_CL_O_V4_V5_gfx10	= 19493,
    IMAGE_SAMPLE_CD_CL_O_V4_V5_nsa_gfx10	= 19494,
    IMAGE_SAMPLE_CD_CL_O_V4_V6	= 19495,
    IMAGE_SAMPLE_CD_CL_O_V4_V6_gfx10	= 19496,
    IMAGE_SAMPLE_CD_CL_O_V4_V6_nsa_gfx10	= 19497,
    IMAGE_SAMPLE_CD_CL_O_V4_V7	= 19498,
    IMAGE_SAMPLE_CD_CL_O_V4_V7_gfx10	= 19499,
    IMAGE_SAMPLE_CD_CL_O_V4_V7_nsa_gfx10	= 19500,
    IMAGE_SAMPLE_CD_CL_O_V4_V8	= 19501,
    IMAGE_SAMPLE_CD_CL_O_V4_V8_gfx10	= 19502,
    IMAGE_SAMPLE_CD_CL_O_V4_V8_nsa_gfx10	= 19503,
    IMAGE_SAMPLE_CD_CL_O_V4_V9	= 19504,
    IMAGE_SAMPLE_CD_CL_O_V4_V9_gfx10	= 19505,
    IMAGE_SAMPLE_CD_CL_O_V4_V9_nsa_gfx10	= 19506,
    IMAGE_SAMPLE_CD_CL_O_V5_V10	= 19507,
    IMAGE_SAMPLE_CD_CL_O_V5_V10_gfx10	= 19508,
    IMAGE_SAMPLE_CD_CL_O_V5_V10_nsa_gfx10	= 19509,
    IMAGE_SAMPLE_CD_CL_O_V5_V11	= 19510,
    IMAGE_SAMPLE_CD_CL_O_V5_V11_gfx10	= 19511,
    IMAGE_SAMPLE_CD_CL_O_V5_V11_nsa_gfx10	= 19512,
    IMAGE_SAMPLE_CD_CL_O_V5_V3	= 19513,
    IMAGE_SAMPLE_CD_CL_O_V5_V3_gfx10	= 19514,
    IMAGE_SAMPLE_CD_CL_O_V5_V3_nsa_gfx10	= 19515,
    IMAGE_SAMPLE_CD_CL_O_V5_V4	= 19516,
    IMAGE_SAMPLE_CD_CL_O_V5_V4_gfx10	= 19517,
    IMAGE_SAMPLE_CD_CL_O_V5_V4_nsa_gfx10	= 19518,
    IMAGE_SAMPLE_CD_CL_O_V5_V5	= 19519,
    IMAGE_SAMPLE_CD_CL_O_V5_V5_gfx10	= 19520,
    IMAGE_SAMPLE_CD_CL_O_V5_V5_nsa_gfx10	= 19521,
    IMAGE_SAMPLE_CD_CL_O_V5_V6	= 19522,
    IMAGE_SAMPLE_CD_CL_O_V5_V6_gfx10	= 19523,
    IMAGE_SAMPLE_CD_CL_O_V5_V6_nsa_gfx10	= 19524,
    IMAGE_SAMPLE_CD_CL_O_V5_V7	= 19525,
    IMAGE_SAMPLE_CD_CL_O_V5_V7_gfx10	= 19526,
    IMAGE_SAMPLE_CD_CL_O_V5_V7_nsa_gfx10	= 19527,
    IMAGE_SAMPLE_CD_CL_O_V5_V8	= 19528,
    IMAGE_SAMPLE_CD_CL_O_V5_V8_gfx10	= 19529,
    IMAGE_SAMPLE_CD_CL_O_V5_V8_nsa_gfx10	= 19530,
    IMAGE_SAMPLE_CD_CL_O_V5_V9	= 19531,
    IMAGE_SAMPLE_CD_CL_O_V5_V9_gfx10	= 19532,
    IMAGE_SAMPLE_CD_CL_O_V5_V9_nsa_gfx10	= 19533,
    IMAGE_SAMPLE_CD_CL_V1_V10	= 19534,
    IMAGE_SAMPLE_CD_CL_V1_V10_gfx10	= 19535,
    IMAGE_SAMPLE_CD_CL_V1_V10_nsa_gfx10	= 19536,
    IMAGE_SAMPLE_CD_CL_V1_V2	= 19537,
    IMAGE_SAMPLE_CD_CL_V1_V2_gfx10	= 19538,
    IMAGE_SAMPLE_CD_CL_V1_V2_nsa_gfx10	= 19539,
    IMAGE_SAMPLE_CD_CL_V1_V3	= 19540,
    IMAGE_SAMPLE_CD_CL_V1_V3_gfx10	= 19541,
    IMAGE_SAMPLE_CD_CL_V1_V3_nsa_gfx10	= 19542,
    IMAGE_SAMPLE_CD_CL_V1_V4	= 19543,
    IMAGE_SAMPLE_CD_CL_V1_V4_gfx10	= 19544,
    IMAGE_SAMPLE_CD_CL_V1_V4_nsa_gfx10	= 19545,
    IMAGE_SAMPLE_CD_CL_V1_V5	= 19546,
    IMAGE_SAMPLE_CD_CL_V1_V5_gfx10	= 19547,
    IMAGE_SAMPLE_CD_CL_V1_V5_nsa_gfx10	= 19548,
    IMAGE_SAMPLE_CD_CL_V1_V6	= 19549,
    IMAGE_SAMPLE_CD_CL_V1_V6_gfx10	= 19550,
    IMAGE_SAMPLE_CD_CL_V1_V6_nsa_gfx10	= 19551,
    IMAGE_SAMPLE_CD_CL_V1_V7	= 19552,
    IMAGE_SAMPLE_CD_CL_V1_V7_gfx10	= 19553,
    IMAGE_SAMPLE_CD_CL_V1_V7_nsa_gfx10	= 19554,
    IMAGE_SAMPLE_CD_CL_V1_V8	= 19555,
    IMAGE_SAMPLE_CD_CL_V1_V8_gfx10	= 19556,
    IMAGE_SAMPLE_CD_CL_V1_V8_nsa_gfx10	= 19557,
    IMAGE_SAMPLE_CD_CL_V1_V9	= 19558,
    IMAGE_SAMPLE_CD_CL_V1_V9_gfx10	= 19559,
    IMAGE_SAMPLE_CD_CL_V1_V9_nsa_gfx10	= 19560,
    IMAGE_SAMPLE_CD_CL_V2_V10	= 19561,
    IMAGE_SAMPLE_CD_CL_V2_V10_gfx10	= 19562,
    IMAGE_SAMPLE_CD_CL_V2_V10_nsa_gfx10	= 19563,
    IMAGE_SAMPLE_CD_CL_V2_V2	= 19564,
    IMAGE_SAMPLE_CD_CL_V2_V2_gfx10	= 19565,
    IMAGE_SAMPLE_CD_CL_V2_V2_nsa_gfx10	= 19566,
    IMAGE_SAMPLE_CD_CL_V2_V3	= 19567,
    IMAGE_SAMPLE_CD_CL_V2_V3_gfx10	= 19568,
    IMAGE_SAMPLE_CD_CL_V2_V3_nsa_gfx10	= 19569,
    IMAGE_SAMPLE_CD_CL_V2_V4	= 19570,
    IMAGE_SAMPLE_CD_CL_V2_V4_gfx10	= 19571,
    IMAGE_SAMPLE_CD_CL_V2_V4_nsa_gfx10	= 19572,
    IMAGE_SAMPLE_CD_CL_V2_V5	= 19573,
    IMAGE_SAMPLE_CD_CL_V2_V5_gfx10	= 19574,
    IMAGE_SAMPLE_CD_CL_V2_V5_nsa_gfx10	= 19575,
    IMAGE_SAMPLE_CD_CL_V2_V6	= 19576,
    IMAGE_SAMPLE_CD_CL_V2_V6_gfx10	= 19577,
    IMAGE_SAMPLE_CD_CL_V2_V6_nsa_gfx10	= 19578,
    IMAGE_SAMPLE_CD_CL_V2_V7	= 19579,
    IMAGE_SAMPLE_CD_CL_V2_V7_gfx10	= 19580,
    IMAGE_SAMPLE_CD_CL_V2_V7_nsa_gfx10	= 19581,
    IMAGE_SAMPLE_CD_CL_V2_V8	= 19582,
    IMAGE_SAMPLE_CD_CL_V2_V8_gfx10	= 19583,
    IMAGE_SAMPLE_CD_CL_V2_V8_nsa_gfx10	= 19584,
    IMAGE_SAMPLE_CD_CL_V2_V9	= 19585,
    IMAGE_SAMPLE_CD_CL_V2_V9_gfx10	= 19586,
    IMAGE_SAMPLE_CD_CL_V2_V9_nsa_gfx10	= 19587,
    IMAGE_SAMPLE_CD_CL_V3_V10	= 19588,
    IMAGE_SAMPLE_CD_CL_V3_V10_gfx10	= 19589,
    IMAGE_SAMPLE_CD_CL_V3_V10_nsa_gfx10	= 19590,
    IMAGE_SAMPLE_CD_CL_V3_V2	= 19591,
    IMAGE_SAMPLE_CD_CL_V3_V2_gfx10	= 19592,
    IMAGE_SAMPLE_CD_CL_V3_V2_nsa_gfx10	= 19593,
    IMAGE_SAMPLE_CD_CL_V3_V3	= 19594,
    IMAGE_SAMPLE_CD_CL_V3_V3_gfx10	= 19595,
    IMAGE_SAMPLE_CD_CL_V3_V3_nsa_gfx10	= 19596,
    IMAGE_SAMPLE_CD_CL_V3_V4	= 19597,
    IMAGE_SAMPLE_CD_CL_V3_V4_gfx10	= 19598,
    IMAGE_SAMPLE_CD_CL_V3_V4_nsa_gfx10	= 19599,
    IMAGE_SAMPLE_CD_CL_V3_V5	= 19600,
    IMAGE_SAMPLE_CD_CL_V3_V5_gfx10	= 19601,
    IMAGE_SAMPLE_CD_CL_V3_V5_nsa_gfx10	= 19602,
    IMAGE_SAMPLE_CD_CL_V3_V6	= 19603,
    IMAGE_SAMPLE_CD_CL_V3_V6_gfx10	= 19604,
    IMAGE_SAMPLE_CD_CL_V3_V6_nsa_gfx10	= 19605,
    IMAGE_SAMPLE_CD_CL_V3_V7	= 19606,
    IMAGE_SAMPLE_CD_CL_V3_V7_gfx10	= 19607,
    IMAGE_SAMPLE_CD_CL_V3_V7_nsa_gfx10	= 19608,
    IMAGE_SAMPLE_CD_CL_V3_V8	= 19609,
    IMAGE_SAMPLE_CD_CL_V3_V8_gfx10	= 19610,
    IMAGE_SAMPLE_CD_CL_V3_V8_nsa_gfx10	= 19611,
    IMAGE_SAMPLE_CD_CL_V3_V9	= 19612,
    IMAGE_SAMPLE_CD_CL_V3_V9_gfx10	= 19613,
    IMAGE_SAMPLE_CD_CL_V3_V9_nsa_gfx10	= 19614,
    IMAGE_SAMPLE_CD_CL_V4_V10	= 19615,
    IMAGE_SAMPLE_CD_CL_V4_V10_gfx10	= 19616,
    IMAGE_SAMPLE_CD_CL_V4_V10_nsa_gfx10	= 19617,
    IMAGE_SAMPLE_CD_CL_V4_V2	= 19618,
    IMAGE_SAMPLE_CD_CL_V4_V2_gfx10	= 19619,
    IMAGE_SAMPLE_CD_CL_V4_V2_nsa_gfx10	= 19620,
    IMAGE_SAMPLE_CD_CL_V4_V3	= 19621,
    IMAGE_SAMPLE_CD_CL_V4_V3_gfx10	= 19622,
    IMAGE_SAMPLE_CD_CL_V4_V3_nsa_gfx10	= 19623,
    IMAGE_SAMPLE_CD_CL_V4_V4	= 19624,
    IMAGE_SAMPLE_CD_CL_V4_V4_gfx10	= 19625,
    IMAGE_SAMPLE_CD_CL_V4_V4_nsa_gfx10	= 19626,
    IMAGE_SAMPLE_CD_CL_V4_V5	= 19627,
    IMAGE_SAMPLE_CD_CL_V4_V5_gfx10	= 19628,
    IMAGE_SAMPLE_CD_CL_V4_V5_nsa_gfx10	= 19629,
    IMAGE_SAMPLE_CD_CL_V4_V6	= 19630,
    IMAGE_SAMPLE_CD_CL_V4_V6_gfx10	= 19631,
    IMAGE_SAMPLE_CD_CL_V4_V6_nsa_gfx10	= 19632,
    IMAGE_SAMPLE_CD_CL_V4_V7	= 19633,
    IMAGE_SAMPLE_CD_CL_V4_V7_gfx10	= 19634,
    IMAGE_SAMPLE_CD_CL_V4_V7_nsa_gfx10	= 19635,
    IMAGE_SAMPLE_CD_CL_V4_V8	= 19636,
    IMAGE_SAMPLE_CD_CL_V4_V8_gfx10	= 19637,
    IMAGE_SAMPLE_CD_CL_V4_V8_nsa_gfx10	= 19638,
    IMAGE_SAMPLE_CD_CL_V4_V9	= 19639,
    IMAGE_SAMPLE_CD_CL_V4_V9_gfx10	= 19640,
    IMAGE_SAMPLE_CD_CL_V4_V9_nsa_gfx10	= 19641,
    IMAGE_SAMPLE_CD_CL_V5_V10	= 19642,
    IMAGE_SAMPLE_CD_CL_V5_V10_gfx10	= 19643,
    IMAGE_SAMPLE_CD_CL_V5_V10_nsa_gfx10	= 19644,
    IMAGE_SAMPLE_CD_CL_V5_V2	= 19645,
    IMAGE_SAMPLE_CD_CL_V5_V2_gfx10	= 19646,
    IMAGE_SAMPLE_CD_CL_V5_V2_nsa_gfx10	= 19647,
    IMAGE_SAMPLE_CD_CL_V5_V3	= 19648,
    IMAGE_SAMPLE_CD_CL_V5_V3_gfx10	= 19649,
    IMAGE_SAMPLE_CD_CL_V5_V3_nsa_gfx10	= 19650,
    IMAGE_SAMPLE_CD_CL_V5_V4	= 19651,
    IMAGE_SAMPLE_CD_CL_V5_V4_gfx10	= 19652,
    IMAGE_SAMPLE_CD_CL_V5_V4_nsa_gfx10	= 19653,
    IMAGE_SAMPLE_CD_CL_V5_V5	= 19654,
    IMAGE_SAMPLE_CD_CL_V5_V5_gfx10	= 19655,
    IMAGE_SAMPLE_CD_CL_V5_V5_nsa_gfx10	= 19656,
    IMAGE_SAMPLE_CD_CL_V5_V6	= 19657,
    IMAGE_SAMPLE_CD_CL_V5_V6_gfx10	= 19658,
    IMAGE_SAMPLE_CD_CL_V5_V6_nsa_gfx10	= 19659,
    IMAGE_SAMPLE_CD_CL_V5_V7	= 19660,
    IMAGE_SAMPLE_CD_CL_V5_V7_gfx10	= 19661,
    IMAGE_SAMPLE_CD_CL_V5_V7_nsa_gfx10	= 19662,
    IMAGE_SAMPLE_CD_CL_V5_V8	= 19663,
    IMAGE_SAMPLE_CD_CL_V5_V8_gfx10	= 19664,
    IMAGE_SAMPLE_CD_CL_V5_V8_nsa_gfx10	= 19665,
    IMAGE_SAMPLE_CD_CL_V5_V9	= 19666,
    IMAGE_SAMPLE_CD_CL_V5_V9_gfx10	= 19667,
    IMAGE_SAMPLE_CD_CL_V5_V9_nsa_gfx10	= 19668,
    IMAGE_SAMPLE_CD_G16_V1_V2	= 19669,
    IMAGE_SAMPLE_CD_G16_V1_V2_gfx10	= 19670,
    IMAGE_SAMPLE_CD_G16_V1_V2_nsa_gfx10	= 19671,
    IMAGE_SAMPLE_CD_G16_V1_V3	= 19672,
    IMAGE_SAMPLE_CD_G16_V1_V3_gfx10	= 19673,
    IMAGE_SAMPLE_CD_G16_V1_V3_nsa_gfx10	= 19674,
    IMAGE_SAMPLE_CD_G16_V1_V4	= 19675,
    IMAGE_SAMPLE_CD_G16_V1_V4_gfx10	= 19676,
    IMAGE_SAMPLE_CD_G16_V1_V4_nsa_gfx10	= 19677,
    IMAGE_SAMPLE_CD_G16_V1_V5	= 19678,
    IMAGE_SAMPLE_CD_G16_V1_V5_gfx10	= 19679,
    IMAGE_SAMPLE_CD_G16_V1_V5_nsa_gfx10	= 19680,
    IMAGE_SAMPLE_CD_G16_V1_V6	= 19681,
    IMAGE_SAMPLE_CD_G16_V1_V6_gfx10	= 19682,
    IMAGE_SAMPLE_CD_G16_V1_V6_nsa_gfx10	= 19683,
    IMAGE_SAMPLE_CD_G16_V1_V7	= 19684,
    IMAGE_SAMPLE_CD_G16_V1_V7_gfx10	= 19685,
    IMAGE_SAMPLE_CD_G16_V1_V7_nsa_gfx10	= 19686,
    IMAGE_SAMPLE_CD_G16_V1_V8	= 19687,
    IMAGE_SAMPLE_CD_G16_V1_V8_gfx10	= 19688,
    IMAGE_SAMPLE_CD_G16_V2_V2	= 19689,
    IMAGE_SAMPLE_CD_G16_V2_V2_gfx10	= 19690,
    IMAGE_SAMPLE_CD_G16_V2_V2_nsa_gfx10	= 19691,
    IMAGE_SAMPLE_CD_G16_V2_V3	= 19692,
    IMAGE_SAMPLE_CD_G16_V2_V3_gfx10	= 19693,
    IMAGE_SAMPLE_CD_G16_V2_V3_nsa_gfx10	= 19694,
    IMAGE_SAMPLE_CD_G16_V2_V4	= 19695,
    IMAGE_SAMPLE_CD_G16_V2_V4_gfx10	= 19696,
    IMAGE_SAMPLE_CD_G16_V2_V4_nsa_gfx10	= 19697,
    IMAGE_SAMPLE_CD_G16_V2_V5	= 19698,
    IMAGE_SAMPLE_CD_G16_V2_V5_gfx10	= 19699,
    IMAGE_SAMPLE_CD_G16_V2_V5_nsa_gfx10	= 19700,
    IMAGE_SAMPLE_CD_G16_V2_V6	= 19701,
    IMAGE_SAMPLE_CD_G16_V2_V6_gfx10	= 19702,
    IMAGE_SAMPLE_CD_G16_V2_V6_nsa_gfx10	= 19703,
    IMAGE_SAMPLE_CD_G16_V2_V7	= 19704,
    IMAGE_SAMPLE_CD_G16_V2_V7_gfx10	= 19705,
    IMAGE_SAMPLE_CD_G16_V2_V7_nsa_gfx10	= 19706,
    IMAGE_SAMPLE_CD_G16_V2_V8	= 19707,
    IMAGE_SAMPLE_CD_G16_V2_V8_gfx10	= 19708,
    IMAGE_SAMPLE_CD_G16_V3_V2	= 19709,
    IMAGE_SAMPLE_CD_G16_V3_V2_gfx10	= 19710,
    IMAGE_SAMPLE_CD_G16_V3_V2_nsa_gfx10	= 19711,
    IMAGE_SAMPLE_CD_G16_V3_V3	= 19712,
    IMAGE_SAMPLE_CD_G16_V3_V3_gfx10	= 19713,
    IMAGE_SAMPLE_CD_G16_V3_V3_nsa_gfx10	= 19714,
    IMAGE_SAMPLE_CD_G16_V3_V4	= 19715,
    IMAGE_SAMPLE_CD_G16_V3_V4_gfx10	= 19716,
    IMAGE_SAMPLE_CD_G16_V3_V4_nsa_gfx10	= 19717,
    IMAGE_SAMPLE_CD_G16_V3_V5	= 19718,
    IMAGE_SAMPLE_CD_G16_V3_V5_gfx10	= 19719,
    IMAGE_SAMPLE_CD_G16_V3_V5_nsa_gfx10	= 19720,
    IMAGE_SAMPLE_CD_G16_V3_V6	= 19721,
    IMAGE_SAMPLE_CD_G16_V3_V6_gfx10	= 19722,
    IMAGE_SAMPLE_CD_G16_V3_V6_nsa_gfx10	= 19723,
    IMAGE_SAMPLE_CD_G16_V3_V7	= 19724,
    IMAGE_SAMPLE_CD_G16_V3_V7_gfx10	= 19725,
    IMAGE_SAMPLE_CD_G16_V3_V7_nsa_gfx10	= 19726,
    IMAGE_SAMPLE_CD_G16_V3_V8	= 19727,
    IMAGE_SAMPLE_CD_G16_V3_V8_gfx10	= 19728,
    IMAGE_SAMPLE_CD_G16_V4_V2	= 19729,
    IMAGE_SAMPLE_CD_G16_V4_V2_gfx10	= 19730,
    IMAGE_SAMPLE_CD_G16_V4_V2_nsa_gfx10	= 19731,
    IMAGE_SAMPLE_CD_G16_V4_V3	= 19732,
    IMAGE_SAMPLE_CD_G16_V4_V3_gfx10	= 19733,
    IMAGE_SAMPLE_CD_G16_V4_V3_nsa_gfx10	= 19734,
    IMAGE_SAMPLE_CD_G16_V4_V4	= 19735,
    IMAGE_SAMPLE_CD_G16_V4_V4_gfx10	= 19736,
    IMAGE_SAMPLE_CD_G16_V4_V4_nsa_gfx10	= 19737,
    IMAGE_SAMPLE_CD_G16_V4_V5	= 19738,
    IMAGE_SAMPLE_CD_G16_V4_V5_gfx10	= 19739,
    IMAGE_SAMPLE_CD_G16_V4_V5_nsa_gfx10	= 19740,
    IMAGE_SAMPLE_CD_G16_V4_V6	= 19741,
    IMAGE_SAMPLE_CD_G16_V4_V6_gfx10	= 19742,
    IMAGE_SAMPLE_CD_G16_V4_V6_nsa_gfx10	= 19743,
    IMAGE_SAMPLE_CD_G16_V4_V7	= 19744,
    IMAGE_SAMPLE_CD_G16_V4_V7_gfx10	= 19745,
    IMAGE_SAMPLE_CD_G16_V4_V7_nsa_gfx10	= 19746,
    IMAGE_SAMPLE_CD_G16_V4_V8	= 19747,
    IMAGE_SAMPLE_CD_G16_V4_V8_gfx10	= 19748,
    IMAGE_SAMPLE_CD_G16_V5_V2	= 19749,
    IMAGE_SAMPLE_CD_G16_V5_V2_gfx10	= 19750,
    IMAGE_SAMPLE_CD_G16_V5_V2_nsa_gfx10	= 19751,
    IMAGE_SAMPLE_CD_G16_V5_V3	= 19752,
    IMAGE_SAMPLE_CD_G16_V5_V3_gfx10	= 19753,
    IMAGE_SAMPLE_CD_G16_V5_V3_nsa_gfx10	= 19754,
    IMAGE_SAMPLE_CD_G16_V5_V4	= 19755,
    IMAGE_SAMPLE_CD_G16_V5_V4_gfx10	= 19756,
    IMAGE_SAMPLE_CD_G16_V5_V4_nsa_gfx10	= 19757,
    IMAGE_SAMPLE_CD_G16_V5_V5	= 19758,
    IMAGE_SAMPLE_CD_G16_V5_V5_gfx10	= 19759,
    IMAGE_SAMPLE_CD_G16_V5_V5_nsa_gfx10	= 19760,
    IMAGE_SAMPLE_CD_G16_V5_V6	= 19761,
    IMAGE_SAMPLE_CD_G16_V5_V6_gfx10	= 19762,
    IMAGE_SAMPLE_CD_G16_V5_V6_nsa_gfx10	= 19763,
    IMAGE_SAMPLE_CD_G16_V5_V7	= 19764,
    IMAGE_SAMPLE_CD_G16_V5_V7_gfx10	= 19765,
    IMAGE_SAMPLE_CD_G16_V5_V7_nsa_gfx10	= 19766,
    IMAGE_SAMPLE_CD_G16_V5_V8	= 19767,
    IMAGE_SAMPLE_CD_G16_V5_V8_gfx10	= 19768,
    IMAGE_SAMPLE_CD_O_G16_V1_V3	= 19769,
    IMAGE_SAMPLE_CD_O_G16_V1_V3_gfx10	= 19770,
    IMAGE_SAMPLE_CD_O_G16_V1_V3_nsa_gfx10	= 19771,
    IMAGE_SAMPLE_CD_O_G16_V1_V4	= 19772,
    IMAGE_SAMPLE_CD_O_G16_V1_V4_gfx10	= 19773,
    IMAGE_SAMPLE_CD_O_G16_V1_V4_nsa_gfx10	= 19774,
    IMAGE_SAMPLE_CD_O_G16_V1_V5	= 19775,
    IMAGE_SAMPLE_CD_O_G16_V1_V5_gfx10	= 19776,
    IMAGE_SAMPLE_CD_O_G16_V1_V5_nsa_gfx10	= 19777,
    IMAGE_SAMPLE_CD_O_G16_V1_V6	= 19778,
    IMAGE_SAMPLE_CD_O_G16_V1_V6_gfx10	= 19779,
    IMAGE_SAMPLE_CD_O_G16_V1_V6_nsa_gfx10	= 19780,
    IMAGE_SAMPLE_CD_O_G16_V1_V7	= 19781,
    IMAGE_SAMPLE_CD_O_G16_V1_V7_gfx10	= 19782,
    IMAGE_SAMPLE_CD_O_G16_V1_V7_nsa_gfx10	= 19783,
    IMAGE_SAMPLE_CD_O_G16_V1_V8	= 19784,
    IMAGE_SAMPLE_CD_O_G16_V1_V8_gfx10	= 19785,
    IMAGE_SAMPLE_CD_O_G16_V1_V8_nsa_gfx10	= 19786,
    IMAGE_SAMPLE_CD_O_G16_V2_V3	= 19787,
    IMAGE_SAMPLE_CD_O_G16_V2_V3_gfx10	= 19788,
    IMAGE_SAMPLE_CD_O_G16_V2_V3_nsa_gfx10	= 19789,
    IMAGE_SAMPLE_CD_O_G16_V2_V4	= 19790,
    IMAGE_SAMPLE_CD_O_G16_V2_V4_gfx10	= 19791,
    IMAGE_SAMPLE_CD_O_G16_V2_V4_nsa_gfx10	= 19792,
    IMAGE_SAMPLE_CD_O_G16_V2_V5	= 19793,
    IMAGE_SAMPLE_CD_O_G16_V2_V5_gfx10	= 19794,
    IMAGE_SAMPLE_CD_O_G16_V2_V5_nsa_gfx10	= 19795,
    IMAGE_SAMPLE_CD_O_G16_V2_V6	= 19796,
    IMAGE_SAMPLE_CD_O_G16_V2_V6_gfx10	= 19797,
    IMAGE_SAMPLE_CD_O_G16_V2_V6_nsa_gfx10	= 19798,
    IMAGE_SAMPLE_CD_O_G16_V2_V7	= 19799,
    IMAGE_SAMPLE_CD_O_G16_V2_V7_gfx10	= 19800,
    IMAGE_SAMPLE_CD_O_G16_V2_V7_nsa_gfx10	= 19801,
    IMAGE_SAMPLE_CD_O_G16_V2_V8	= 19802,
    IMAGE_SAMPLE_CD_O_G16_V2_V8_gfx10	= 19803,
    IMAGE_SAMPLE_CD_O_G16_V2_V8_nsa_gfx10	= 19804,
    IMAGE_SAMPLE_CD_O_G16_V3_V3	= 19805,
    IMAGE_SAMPLE_CD_O_G16_V3_V3_gfx10	= 19806,
    IMAGE_SAMPLE_CD_O_G16_V3_V3_nsa_gfx10	= 19807,
    IMAGE_SAMPLE_CD_O_G16_V3_V4	= 19808,
    IMAGE_SAMPLE_CD_O_G16_V3_V4_gfx10	= 19809,
    IMAGE_SAMPLE_CD_O_G16_V3_V4_nsa_gfx10	= 19810,
    IMAGE_SAMPLE_CD_O_G16_V3_V5	= 19811,
    IMAGE_SAMPLE_CD_O_G16_V3_V5_gfx10	= 19812,
    IMAGE_SAMPLE_CD_O_G16_V3_V5_nsa_gfx10	= 19813,
    IMAGE_SAMPLE_CD_O_G16_V3_V6	= 19814,
    IMAGE_SAMPLE_CD_O_G16_V3_V6_gfx10	= 19815,
    IMAGE_SAMPLE_CD_O_G16_V3_V6_nsa_gfx10	= 19816,
    IMAGE_SAMPLE_CD_O_G16_V3_V7	= 19817,
    IMAGE_SAMPLE_CD_O_G16_V3_V7_gfx10	= 19818,
    IMAGE_SAMPLE_CD_O_G16_V3_V7_nsa_gfx10	= 19819,
    IMAGE_SAMPLE_CD_O_G16_V3_V8	= 19820,
    IMAGE_SAMPLE_CD_O_G16_V3_V8_gfx10	= 19821,
    IMAGE_SAMPLE_CD_O_G16_V3_V8_nsa_gfx10	= 19822,
    IMAGE_SAMPLE_CD_O_G16_V4_V3	= 19823,
    IMAGE_SAMPLE_CD_O_G16_V4_V3_gfx10	= 19824,
    IMAGE_SAMPLE_CD_O_G16_V4_V3_nsa_gfx10	= 19825,
    IMAGE_SAMPLE_CD_O_G16_V4_V4	= 19826,
    IMAGE_SAMPLE_CD_O_G16_V4_V4_gfx10	= 19827,
    IMAGE_SAMPLE_CD_O_G16_V4_V4_nsa_gfx10	= 19828,
    IMAGE_SAMPLE_CD_O_G16_V4_V5	= 19829,
    IMAGE_SAMPLE_CD_O_G16_V4_V5_gfx10	= 19830,
    IMAGE_SAMPLE_CD_O_G16_V4_V5_nsa_gfx10	= 19831,
    IMAGE_SAMPLE_CD_O_G16_V4_V6	= 19832,
    IMAGE_SAMPLE_CD_O_G16_V4_V6_gfx10	= 19833,
    IMAGE_SAMPLE_CD_O_G16_V4_V6_nsa_gfx10	= 19834,
    IMAGE_SAMPLE_CD_O_G16_V4_V7	= 19835,
    IMAGE_SAMPLE_CD_O_G16_V4_V7_gfx10	= 19836,
    IMAGE_SAMPLE_CD_O_G16_V4_V7_nsa_gfx10	= 19837,
    IMAGE_SAMPLE_CD_O_G16_V4_V8	= 19838,
    IMAGE_SAMPLE_CD_O_G16_V4_V8_gfx10	= 19839,
    IMAGE_SAMPLE_CD_O_G16_V4_V8_nsa_gfx10	= 19840,
    IMAGE_SAMPLE_CD_O_G16_V5_V3	= 19841,
    IMAGE_SAMPLE_CD_O_G16_V5_V3_gfx10	= 19842,
    IMAGE_SAMPLE_CD_O_G16_V5_V3_nsa_gfx10	= 19843,
    IMAGE_SAMPLE_CD_O_G16_V5_V4	= 19844,
    IMAGE_SAMPLE_CD_O_G16_V5_V4_gfx10	= 19845,
    IMAGE_SAMPLE_CD_O_G16_V5_V4_nsa_gfx10	= 19846,
    IMAGE_SAMPLE_CD_O_G16_V5_V5	= 19847,
    IMAGE_SAMPLE_CD_O_G16_V5_V5_gfx10	= 19848,
    IMAGE_SAMPLE_CD_O_G16_V5_V5_nsa_gfx10	= 19849,
    IMAGE_SAMPLE_CD_O_G16_V5_V6	= 19850,
    IMAGE_SAMPLE_CD_O_G16_V5_V6_gfx10	= 19851,
    IMAGE_SAMPLE_CD_O_G16_V5_V6_nsa_gfx10	= 19852,
    IMAGE_SAMPLE_CD_O_G16_V5_V7	= 19853,
    IMAGE_SAMPLE_CD_O_G16_V5_V7_gfx10	= 19854,
    IMAGE_SAMPLE_CD_O_G16_V5_V7_nsa_gfx10	= 19855,
    IMAGE_SAMPLE_CD_O_G16_V5_V8	= 19856,
    IMAGE_SAMPLE_CD_O_G16_V5_V8_gfx10	= 19857,
    IMAGE_SAMPLE_CD_O_G16_V5_V8_nsa_gfx10	= 19858,
    IMAGE_SAMPLE_CD_O_V1_V10	= 19859,
    IMAGE_SAMPLE_CD_O_V1_V10_gfx10	= 19860,
    IMAGE_SAMPLE_CD_O_V1_V10_nsa_gfx10	= 19861,
    IMAGE_SAMPLE_CD_O_V1_V3	= 19862,
    IMAGE_SAMPLE_CD_O_V1_V3_gfx10	= 19863,
    IMAGE_SAMPLE_CD_O_V1_V3_nsa_gfx10	= 19864,
    IMAGE_SAMPLE_CD_O_V1_V4	= 19865,
    IMAGE_SAMPLE_CD_O_V1_V4_gfx10	= 19866,
    IMAGE_SAMPLE_CD_O_V1_V4_nsa_gfx10	= 19867,
    IMAGE_SAMPLE_CD_O_V1_V5	= 19868,
    IMAGE_SAMPLE_CD_O_V1_V5_gfx10	= 19869,
    IMAGE_SAMPLE_CD_O_V1_V5_nsa_gfx10	= 19870,
    IMAGE_SAMPLE_CD_O_V1_V6	= 19871,
    IMAGE_SAMPLE_CD_O_V1_V6_gfx10	= 19872,
    IMAGE_SAMPLE_CD_O_V1_V6_nsa_gfx10	= 19873,
    IMAGE_SAMPLE_CD_O_V1_V7	= 19874,
    IMAGE_SAMPLE_CD_O_V1_V7_gfx10	= 19875,
    IMAGE_SAMPLE_CD_O_V1_V7_nsa_gfx10	= 19876,
    IMAGE_SAMPLE_CD_O_V1_V8	= 19877,
    IMAGE_SAMPLE_CD_O_V1_V8_gfx10	= 19878,
    IMAGE_SAMPLE_CD_O_V1_V8_nsa_gfx10	= 19879,
    IMAGE_SAMPLE_CD_O_V1_V9	= 19880,
    IMAGE_SAMPLE_CD_O_V1_V9_gfx10	= 19881,
    IMAGE_SAMPLE_CD_O_V1_V9_nsa_gfx10	= 19882,
    IMAGE_SAMPLE_CD_O_V2_V10	= 19883,
    IMAGE_SAMPLE_CD_O_V2_V10_gfx10	= 19884,
    IMAGE_SAMPLE_CD_O_V2_V10_nsa_gfx10	= 19885,
    IMAGE_SAMPLE_CD_O_V2_V3	= 19886,
    IMAGE_SAMPLE_CD_O_V2_V3_gfx10	= 19887,
    IMAGE_SAMPLE_CD_O_V2_V3_nsa_gfx10	= 19888,
    IMAGE_SAMPLE_CD_O_V2_V4	= 19889,
    IMAGE_SAMPLE_CD_O_V2_V4_gfx10	= 19890,
    IMAGE_SAMPLE_CD_O_V2_V4_nsa_gfx10	= 19891,
    IMAGE_SAMPLE_CD_O_V2_V5	= 19892,
    IMAGE_SAMPLE_CD_O_V2_V5_gfx10	= 19893,
    IMAGE_SAMPLE_CD_O_V2_V5_nsa_gfx10	= 19894,
    IMAGE_SAMPLE_CD_O_V2_V6	= 19895,
    IMAGE_SAMPLE_CD_O_V2_V6_gfx10	= 19896,
    IMAGE_SAMPLE_CD_O_V2_V6_nsa_gfx10	= 19897,
    IMAGE_SAMPLE_CD_O_V2_V7	= 19898,
    IMAGE_SAMPLE_CD_O_V2_V7_gfx10	= 19899,
    IMAGE_SAMPLE_CD_O_V2_V7_nsa_gfx10	= 19900,
    IMAGE_SAMPLE_CD_O_V2_V8	= 19901,
    IMAGE_SAMPLE_CD_O_V2_V8_gfx10	= 19902,
    IMAGE_SAMPLE_CD_O_V2_V8_nsa_gfx10	= 19903,
    IMAGE_SAMPLE_CD_O_V2_V9	= 19904,
    IMAGE_SAMPLE_CD_O_V2_V9_gfx10	= 19905,
    IMAGE_SAMPLE_CD_O_V2_V9_nsa_gfx10	= 19906,
    IMAGE_SAMPLE_CD_O_V3_V10	= 19907,
    IMAGE_SAMPLE_CD_O_V3_V10_gfx10	= 19908,
    IMAGE_SAMPLE_CD_O_V3_V10_nsa_gfx10	= 19909,
    IMAGE_SAMPLE_CD_O_V3_V3	= 19910,
    IMAGE_SAMPLE_CD_O_V3_V3_gfx10	= 19911,
    IMAGE_SAMPLE_CD_O_V3_V3_nsa_gfx10	= 19912,
    IMAGE_SAMPLE_CD_O_V3_V4	= 19913,
    IMAGE_SAMPLE_CD_O_V3_V4_gfx10	= 19914,
    IMAGE_SAMPLE_CD_O_V3_V4_nsa_gfx10	= 19915,
    IMAGE_SAMPLE_CD_O_V3_V5	= 19916,
    IMAGE_SAMPLE_CD_O_V3_V5_gfx10	= 19917,
    IMAGE_SAMPLE_CD_O_V3_V5_nsa_gfx10	= 19918,
    IMAGE_SAMPLE_CD_O_V3_V6	= 19919,
    IMAGE_SAMPLE_CD_O_V3_V6_gfx10	= 19920,
    IMAGE_SAMPLE_CD_O_V3_V6_nsa_gfx10	= 19921,
    IMAGE_SAMPLE_CD_O_V3_V7	= 19922,
    IMAGE_SAMPLE_CD_O_V3_V7_gfx10	= 19923,
    IMAGE_SAMPLE_CD_O_V3_V7_nsa_gfx10	= 19924,
    IMAGE_SAMPLE_CD_O_V3_V8	= 19925,
    IMAGE_SAMPLE_CD_O_V3_V8_gfx10	= 19926,
    IMAGE_SAMPLE_CD_O_V3_V8_nsa_gfx10	= 19927,
    IMAGE_SAMPLE_CD_O_V3_V9	= 19928,
    IMAGE_SAMPLE_CD_O_V3_V9_gfx10	= 19929,
    IMAGE_SAMPLE_CD_O_V3_V9_nsa_gfx10	= 19930,
    IMAGE_SAMPLE_CD_O_V4_V10	= 19931,
    IMAGE_SAMPLE_CD_O_V4_V10_gfx10	= 19932,
    IMAGE_SAMPLE_CD_O_V4_V10_nsa_gfx10	= 19933,
    IMAGE_SAMPLE_CD_O_V4_V3	= 19934,
    IMAGE_SAMPLE_CD_O_V4_V3_gfx10	= 19935,
    IMAGE_SAMPLE_CD_O_V4_V3_nsa_gfx10	= 19936,
    IMAGE_SAMPLE_CD_O_V4_V4	= 19937,
    IMAGE_SAMPLE_CD_O_V4_V4_gfx10	= 19938,
    IMAGE_SAMPLE_CD_O_V4_V4_nsa_gfx10	= 19939,
    IMAGE_SAMPLE_CD_O_V4_V5	= 19940,
    IMAGE_SAMPLE_CD_O_V4_V5_gfx10	= 19941,
    IMAGE_SAMPLE_CD_O_V4_V5_nsa_gfx10	= 19942,
    IMAGE_SAMPLE_CD_O_V4_V6	= 19943,
    IMAGE_SAMPLE_CD_O_V4_V6_gfx10	= 19944,
    IMAGE_SAMPLE_CD_O_V4_V6_nsa_gfx10	= 19945,
    IMAGE_SAMPLE_CD_O_V4_V7	= 19946,
    IMAGE_SAMPLE_CD_O_V4_V7_gfx10	= 19947,
    IMAGE_SAMPLE_CD_O_V4_V7_nsa_gfx10	= 19948,
    IMAGE_SAMPLE_CD_O_V4_V8	= 19949,
    IMAGE_SAMPLE_CD_O_V4_V8_gfx10	= 19950,
    IMAGE_SAMPLE_CD_O_V4_V8_nsa_gfx10	= 19951,
    IMAGE_SAMPLE_CD_O_V4_V9	= 19952,
    IMAGE_SAMPLE_CD_O_V4_V9_gfx10	= 19953,
    IMAGE_SAMPLE_CD_O_V4_V9_nsa_gfx10	= 19954,
    IMAGE_SAMPLE_CD_O_V5_V10	= 19955,
    IMAGE_SAMPLE_CD_O_V5_V10_gfx10	= 19956,
    IMAGE_SAMPLE_CD_O_V5_V10_nsa_gfx10	= 19957,
    IMAGE_SAMPLE_CD_O_V5_V3	= 19958,
    IMAGE_SAMPLE_CD_O_V5_V3_gfx10	= 19959,
    IMAGE_SAMPLE_CD_O_V5_V3_nsa_gfx10	= 19960,
    IMAGE_SAMPLE_CD_O_V5_V4	= 19961,
    IMAGE_SAMPLE_CD_O_V5_V4_gfx10	= 19962,
    IMAGE_SAMPLE_CD_O_V5_V4_nsa_gfx10	= 19963,
    IMAGE_SAMPLE_CD_O_V5_V5	= 19964,
    IMAGE_SAMPLE_CD_O_V5_V5_gfx10	= 19965,
    IMAGE_SAMPLE_CD_O_V5_V5_nsa_gfx10	= 19966,
    IMAGE_SAMPLE_CD_O_V5_V6	= 19967,
    IMAGE_SAMPLE_CD_O_V5_V6_gfx10	= 19968,
    IMAGE_SAMPLE_CD_O_V5_V6_nsa_gfx10	= 19969,
    IMAGE_SAMPLE_CD_O_V5_V7	= 19970,
    IMAGE_SAMPLE_CD_O_V5_V7_gfx10	= 19971,
    IMAGE_SAMPLE_CD_O_V5_V7_nsa_gfx10	= 19972,
    IMAGE_SAMPLE_CD_O_V5_V8	= 19973,
    IMAGE_SAMPLE_CD_O_V5_V8_gfx10	= 19974,
    IMAGE_SAMPLE_CD_O_V5_V8_nsa_gfx10	= 19975,
    IMAGE_SAMPLE_CD_O_V5_V9	= 19976,
    IMAGE_SAMPLE_CD_O_V5_V9_gfx10	= 19977,
    IMAGE_SAMPLE_CD_O_V5_V9_nsa_gfx10	= 19978,
    IMAGE_SAMPLE_CD_V1_V2	= 19979,
    IMAGE_SAMPLE_CD_V1_V2_gfx10	= 19980,
    IMAGE_SAMPLE_CD_V1_V2_nsa_gfx10	= 19981,
    IMAGE_SAMPLE_CD_V1_V3	= 19982,
    IMAGE_SAMPLE_CD_V1_V3_gfx10	= 19983,
    IMAGE_SAMPLE_CD_V1_V3_nsa_gfx10	= 19984,
    IMAGE_SAMPLE_CD_V1_V4	= 19985,
    IMAGE_SAMPLE_CD_V1_V4_gfx10	= 19986,
    IMAGE_SAMPLE_CD_V1_V4_nsa_gfx10	= 19987,
    IMAGE_SAMPLE_CD_V1_V5	= 19988,
    IMAGE_SAMPLE_CD_V1_V5_gfx10	= 19989,
    IMAGE_SAMPLE_CD_V1_V5_nsa_gfx10	= 19990,
    IMAGE_SAMPLE_CD_V1_V6	= 19991,
    IMAGE_SAMPLE_CD_V1_V6_gfx10	= 19992,
    IMAGE_SAMPLE_CD_V1_V6_nsa_gfx10	= 19993,
    IMAGE_SAMPLE_CD_V1_V7	= 19994,
    IMAGE_SAMPLE_CD_V1_V7_gfx10	= 19995,
    IMAGE_SAMPLE_CD_V1_V7_nsa_gfx10	= 19996,
    IMAGE_SAMPLE_CD_V1_V8	= 19997,
    IMAGE_SAMPLE_CD_V1_V8_gfx10	= 19998,
    IMAGE_SAMPLE_CD_V1_V8_nsa_gfx10	= 19999,
    IMAGE_SAMPLE_CD_V1_V9	= 20000,
    IMAGE_SAMPLE_CD_V1_V9_gfx10	= 20001,
    IMAGE_SAMPLE_CD_V1_V9_nsa_gfx10	= 20002,
    IMAGE_SAMPLE_CD_V2_V2	= 20003,
    IMAGE_SAMPLE_CD_V2_V2_gfx10	= 20004,
    IMAGE_SAMPLE_CD_V2_V2_nsa_gfx10	= 20005,
    IMAGE_SAMPLE_CD_V2_V3	= 20006,
    IMAGE_SAMPLE_CD_V2_V3_gfx10	= 20007,
    IMAGE_SAMPLE_CD_V2_V3_nsa_gfx10	= 20008,
    IMAGE_SAMPLE_CD_V2_V4	= 20009,
    IMAGE_SAMPLE_CD_V2_V4_gfx10	= 20010,
    IMAGE_SAMPLE_CD_V2_V4_nsa_gfx10	= 20011,
    IMAGE_SAMPLE_CD_V2_V5	= 20012,
    IMAGE_SAMPLE_CD_V2_V5_gfx10	= 20013,
    IMAGE_SAMPLE_CD_V2_V5_nsa_gfx10	= 20014,
    IMAGE_SAMPLE_CD_V2_V6	= 20015,
    IMAGE_SAMPLE_CD_V2_V6_gfx10	= 20016,
    IMAGE_SAMPLE_CD_V2_V6_nsa_gfx10	= 20017,
    IMAGE_SAMPLE_CD_V2_V7	= 20018,
    IMAGE_SAMPLE_CD_V2_V7_gfx10	= 20019,
    IMAGE_SAMPLE_CD_V2_V7_nsa_gfx10	= 20020,
    IMAGE_SAMPLE_CD_V2_V8	= 20021,
    IMAGE_SAMPLE_CD_V2_V8_gfx10	= 20022,
    IMAGE_SAMPLE_CD_V2_V8_nsa_gfx10	= 20023,
    IMAGE_SAMPLE_CD_V2_V9	= 20024,
    IMAGE_SAMPLE_CD_V2_V9_gfx10	= 20025,
    IMAGE_SAMPLE_CD_V2_V9_nsa_gfx10	= 20026,
    IMAGE_SAMPLE_CD_V3_V2	= 20027,
    IMAGE_SAMPLE_CD_V3_V2_gfx10	= 20028,
    IMAGE_SAMPLE_CD_V3_V2_nsa_gfx10	= 20029,
    IMAGE_SAMPLE_CD_V3_V3	= 20030,
    IMAGE_SAMPLE_CD_V3_V3_gfx10	= 20031,
    IMAGE_SAMPLE_CD_V3_V3_nsa_gfx10	= 20032,
    IMAGE_SAMPLE_CD_V3_V4	= 20033,
    IMAGE_SAMPLE_CD_V3_V4_gfx10	= 20034,
    IMAGE_SAMPLE_CD_V3_V4_nsa_gfx10	= 20035,
    IMAGE_SAMPLE_CD_V3_V5	= 20036,
    IMAGE_SAMPLE_CD_V3_V5_gfx10	= 20037,
    IMAGE_SAMPLE_CD_V3_V5_nsa_gfx10	= 20038,
    IMAGE_SAMPLE_CD_V3_V6	= 20039,
    IMAGE_SAMPLE_CD_V3_V6_gfx10	= 20040,
    IMAGE_SAMPLE_CD_V3_V6_nsa_gfx10	= 20041,
    IMAGE_SAMPLE_CD_V3_V7	= 20042,
    IMAGE_SAMPLE_CD_V3_V7_gfx10	= 20043,
    IMAGE_SAMPLE_CD_V3_V7_nsa_gfx10	= 20044,
    IMAGE_SAMPLE_CD_V3_V8	= 20045,
    IMAGE_SAMPLE_CD_V3_V8_gfx10	= 20046,
    IMAGE_SAMPLE_CD_V3_V8_nsa_gfx10	= 20047,
    IMAGE_SAMPLE_CD_V3_V9	= 20048,
    IMAGE_SAMPLE_CD_V3_V9_gfx10	= 20049,
    IMAGE_SAMPLE_CD_V3_V9_nsa_gfx10	= 20050,
    IMAGE_SAMPLE_CD_V4_V2	= 20051,
    IMAGE_SAMPLE_CD_V4_V2_gfx10	= 20052,
    IMAGE_SAMPLE_CD_V4_V2_nsa_gfx10	= 20053,
    IMAGE_SAMPLE_CD_V4_V3	= 20054,
    IMAGE_SAMPLE_CD_V4_V3_gfx10	= 20055,
    IMAGE_SAMPLE_CD_V4_V3_nsa_gfx10	= 20056,
    IMAGE_SAMPLE_CD_V4_V4	= 20057,
    IMAGE_SAMPLE_CD_V4_V4_gfx10	= 20058,
    IMAGE_SAMPLE_CD_V4_V4_nsa_gfx10	= 20059,
    IMAGE_SAMPLE_CD_V4_V5	= 20060,
    IMAGE_SAMPLE_CD_V4_V5_gfx10	= 20061,
    IMAGE_SAMPLE_CD_V4_V5_nsa_gfx10	= 20062,
    IMAGE_SAMPLE_CD_V4_V6	= 20063,
    IMAGE_SAMPLE_CD_V4_V6_gfx10	= 20064,
    IMAGE_SAMPLE_CD_V4_V6_nsa_gfx10	= 20065,
    IMAGE_SAMPLE_CD_V4_V7	= 20066,
    IMAGE_SAMPLE_CD_V4_V7_gfx10	= 20067,
    IMAGE_SAMPLE_CD_V4_V7_nsa_gfx10	= 20068,
    IMAGE_SAMPLE_CD_V4_V8	= 20069,
    IMAGE_SAMPLE_CD_V4_V8_gfx10	= 20070,
    IMAGE_SAMPLE_CD_V4_V8_nsa_gfx10	= 20071,
    IMAGE_SAMPLE_CD_V4_V9	= 20072,
    IMAGE_SAMPLE_CD_V4_V9_gfx10	= 20073,
    IMAGE_SAMPLE_CD_V4_V9_nsa_gfx10	= 20074,
    IMAGE_SAMPLE_CD_V5_V2	= 20075,
    IMAGE_SAMPLE_CD_V5_V2_gfx10	= 20076,
    IMAGE_SAMPLE_CD_V5_V2_nsa_gfx10	= 20077,
    IMAGE_SAMPLE_CD_V5_V3	= 20078,
    IMAGE_SAMPLE_CD_V5_V3_gfx10	= 20079,
    IMAGE_SAMPLE_CD_V5_V3_nsa_gfx10	= 20080,
    IMAGE_SAMPLE_CD_V5_V4	= 20081,
    IMAGE_SAMPLE_CD_V5_V4_gfx10	= 20082,
    IMAGE_SAMPLE_CD_V5_V4_nsa_gfx10	= 20083,
    IMAGE_SAMPLE_CD_V5_V5	= 20084,
    IMAGE_SAMPLE_CD_V5_V5_gfx10	= 20085,
    IMAGE_SAMPLE_CD_V5_V5_nsa_gfx10	= 20086,
    IMAGE_SAMPLE_CD_V5_V6	= 20087,
    IMAGE_SAMPLE_CD_V5_V6_gfx10	= 20088,
    IMAGE_SAMPLE_CD_V5_V6_nsa_gfx10	= 20089,
    IMAGE_SAMPLE_CD_V5_V7	= 20090,
    IMAGE_SAMPLE_CD_V5_V7_gfx10	= 20091,
    IMAGE_SAMPLE_CD_V5_V7_nsa_gfx10	= 20092,
    IMAGE_SAMPLE_CD_V5_V8	= 20093,
    IMAGE_SAMPLE_CD_V5_V8_gfx10	= 20094,
    IMAGE_SAMPLE_CD_V5_V8_nsa_gfx10	= 20095,
    IMAGE_SAMPLE_CD_V5_V9	= 20096,
    IMAGE_SAMPLE_CD_V5_V9_gfx10	= 20097,
    IMAGE_SAMPLE_CD_V5_V9_nsa_gfx10	= 20098,
    IMAGE_SAMPLE_CL_O_V1_V2	= 20099,
    IMAGE_SAMPLE_CL_O_V1_V2_gfx10	= 20100,
    IMAGE_SAMPLE_CL_O_V1_V2_gfx11	= 20101,
    IMAGE_SAMPLE_CL_O_V1_V2_gfx12	= 20102,
    IMAGE_SAMPLE_CL_O_V1_V2_nsa_gfx10	= 20103,
    IMAGE_SAMPLE_CL_O_V1_V2_nsa_gfx11	= 20104,
    IMAGE_SAMPLE_CL_O_V1_V3	= 20105,
    IMAGE_SAMPLE_CL_O_V1_V3_gfx10	= 20106,
    IMAGE_SAMPLE_CL_O_V1_V3_gfx11	= 20107,
    IMAGE_SAMPLE_CL_O_V1_V3_gfx12	= 20108,
    IMAGE_SAMPLE_CL_O_V1_V3_nsa_gfx10	= 20109,
    IMAGE_SAMPLE_CL_O_V1_V3_nsa_gfx11	= 20110,
    IMAGE_SAMPLE_CL_O_V1_V4	= 20111,
    IMAGE_SAMPLE_CL_O_V1_V4_gfx10	= 20112,
    IMAGE_SAMPLE_CL_O_V1_V4_gfx11	= 20113,
    IMAGE_SAMPLE_CL_O_V1_V4_gfx12	= 20114,
    IMAGE_SAMPLE_CL_O_V1_V4_nsa_gfx10	= 20115,
    IMAGE_SAMPLE_CL_O_V1_V4_nsa_gfx11	= 20116,
    IMAGE_SAMPLE_CL_O_V1_V5	= 20117,
    IMAGE_SAMPLE_CL_O_V1_V5_gfx10	= 20118,
    IMAGE_SAMPLE_CL_O_V1_V5_gfx11	= 20119,
    IMAGE_SAMPLE_CL_O_V1_V5_gfx12	= 20120,
    IMAGE_SAMPLE_CL_O_V1_V5_nsa_gfx10	= 20121,
    IMAGE_SAMPLE_CL_O_V1_V5_nsa_gfx11	= 20122,
    IMAGE_SAMPLE_CL_O_V1_V8	= 20123,
    IMAGE_SAMPLE_CL_O_V1_V8_gfx10	= 20124,
    IMAGE_SAMPLE_CL_O_V1_V8_gfx11	= 20125,
    IMAGE_SAMPLE_CL_O_V2_V2	= 20126,
    IMAGE_SAMPLE_CL_O_V2_V2_gfx10	= 20127,
    IMAGE_SAMPLE_CL_O_V2_V2_gfx11	= 20128,
    IMAGE_SAMPLE_CL_O_V2_V2_gfx12	= 20129,
    IMAGE_SAMPLE_CL_O_V2_V2_nsa_gfx10	= 20130,
    IMAGE_SAMPLE_CL_O_V2_V2_nsa_gfx11	= 20131,
    IMAGE_SAMPLE_CL_O_V2_V3	= 20132,
    IMAGE_SAMPLE_CL_O_V2_V3_gfx10	= 20133,
    IMAGE_SAMPLE_CL_O_V2_V3_gfx11	= 20134,
    IMAGE_SAMPLE_CL_O_V2_V3_gfx12	= 20135,
    IMAGE_SAMPLE_CL_O_V2_V3_nsa_gfx10	= 20136,
    IMAGE_SAMPLE_CL_O_V2_V3_nsa_gfx11	= 20137,
    IMAGE_SAMPLE_CL_O_V2_V4	= 20138,
    IMAGE_SAMPLE_CL_O_V2_V4_gfx10	= 20139,
    IMAGE_SAMPLE_CL_O_V2_V4_gfx11	= 20140,
    IMAGE_SAMPLE_CL_O_V2_V4_gfx12	= 20141,
    IMAGE_SAMPLE_CL_O_V2_V4_nsa_gfx10	= 20142,
    IMAGE_SAMPLE_CL_O_V2_V4_nsa_gfx11	= 20143,
    IMAGE_SAMPLE_CL_O_V2_V5	= 20144,
    IMAGE_SAMPLE_CL_O_V2_V5_gfx10	= 20145,
    IMAGE_SAMPLE_CL_O_V2_V5_gfx11	= 20146,
    IMAGE_SAMPLE_CL_O_V2_V5_gfx12	= 20147,
    IMAGE_SAMPLE_CL_O_V2_V5_nsa_gfx10	= 20148,
    IMAGE_SAMPLE_CL_O_V2_V5_nsa_gfx11	= 20149,
    IMAGE_SAMPLE_CL_O_V2_V8	= 20150,
    IMAGE_SAMPLE_CL_O_V2_V8_gfx10	= 20151,
    IMAGE_SAMPLE_CL_O_V2_V8_gfx11	= 20152,
    IMAGE_SAMPLE_CL_O_V3_V2	= 20153,
    IMAGE_SAMPLE_CL_O_V3_V2_gfx10	= 20154,
    IMAGE_SAMPLE_CL_O_V3_V2_gfx11	= 20155,
    IMAGE_SAMPLE_CL_O_V3_V2_gfx12	= 20156,
    IMAGE_SAMPLE_CL_O_V3_V2_nsa_gfx10	= 20157,
    IMAGE_SAMPLE_CL_O_V3_V2_nsa_gfx11	= 20158,
    IMAGE_SAMPLE_CL_O_V3_V3	= 20159,
    IMAGE_SAMPLE_CL_O_V3_V3_gfx10	= 20160,
    IMAGE_SAMPLE_CL_O_V3_V3_gfx11	= 20161,
    IMAGE_SAMPLE_CL_O_V3_V3_gfx12	= 20162,
    IMAGE_SAMPLE_CL_O_V3_V3_nsa_gfx10	= 20163,
    IMAGE_SAMPLE_CL_O_V3_V3_nsa_gfx11	= 20164,
    IMAGE_SAMPLE_CL_O_V3_V4	= 20165,
    IMAGE_SAMPLE_CL_O_V3_V4_gfx10	= 20166,
    IMAGE_SAMPLE_CL_O_V3_V4_gfx11	= 20167,
    IMAGE_SAMPLE_CL_O_V3_V4_gfx12	= 20168,
    IMAGE_SAMPLE_CL_O_V3_V4_nsa_gfx10	= 20169,
    IMAGE_SAMPLE_CL_O_V3_V4_nsa_gfx11	= 20170,
    IMAGE_SAMPLE_CL_O_V3_V5	= 20171,
    IMAGE_SAMPLE_CL_O_V3_V5_gfx10	= 20172,
    IMAGE_SAMPLE_CL_O_V3_V5_gfx11	= 20173,
    IMAGE_SAMPLE_CL_O_V3_V5_gfx12	= 20174,
    IMAGE_SAMPLE_CL_O_V3_V5_nsa_gfx10	= 20175,
    IMAGE_SAMPLE_CL_O_V3_V5_nsa_gfx11	= 20176,
    IMAGE_SAMPLE_CL_O_V3_V8	= 20177,
    IMAGE_SAMPLE_CL_O_V3_V8_gfx10	= 20178,
    IMAGE_SAMPLE_CL_O_V3_V8_gfx11	= 20179,
    IMAGE_SAMPLE_CL_O_V4_V2	= 20180,
    IMAGE_SAMPLE_CL_O_V4_V2_gfx10	= 20181,
    IMAGE_SAMPLE_CL_O_V4_V2_gfx11	= 20182,
    IMAGE_SAMPLE_CL_O_V4_V2_gfx12	= 20183,
    IMAGE_SAMPLE_CL_O_V4_V2_nsa_gfx10	= 20184,
    IMAGE_SAMPLE_CL_O_V4_V2_nsa_gfx11	= 20185,
    IMAGE_SAMPLE_CL_O_V4_V3	= 20186,
    IMAGE_SAMPLE_CL_O_V4_V3_gfx10	= 20187,
    IMAGE_SAMPLE_CL_O_V4_V3_gfx11	= 20188,
    IMAGE_SAMPLE_CL_O_V4_V3_gfx12	= 20189,
    IMAGE_SAMPLE_CL_O_V4_V3_nsa_gfx10	= 20190,
    IMAGE_SAMPLE_CL_O_V4_V3_nsa_gfx11	= 20191,
    IMAGE_SAMPLE_CL_O_V4_V4	= 20192,
    IMAGE_SAMPLE_CL_O_V4_V4_gfx10	= 20193,
    IMAGE_SAMPLE_CL_O_V4_V4_gfx11	= 20194,
    IMAGE_SAMPLE_CL_O_V4_V4_gfx12	= 20195,
    IMAGE_SAMPLE_CL_O_V4_V4_nsa_gfx10	= 20196,
    IMAGE_SAMPLE_CL_O_V4_V4_nsa_gfx11	= 20197,
    IMAGE_SAMPLE_CL_O_V4_V5	= 20198,
    IMAGE_SAMPLE_CL_O_V4_V5_gfx10	= 20199,
    IMAGE_SAMPLE_CL_O_V4_V5_gfx11	= 20200,
    IMAGE_SAMPLE_CL_O_V4_V5_gfx12	= 20201,
    IMAGE_SAMPLE_CL_O_V4_V5_nsa_gfx10	= 20202,
    IMAGE_SAMPLE_CL_O_V4_V5_nsa_gfx11	= 20203,
    IMAGE_SAMPLE_CL_O_V4_V8	= 20204,
    IMAGE_SAMPLE_CL_O_V4_V8_gfx10	= 20205,
    IMAGE_SAMPLE_CL_O_V4_V8_gfx11	= 20206,
    IMAGE_SAMPLE_CL_O_V5_V2	= 20207,
    IMAGE_SAMPLE_CL_O_V5_V2_gfx10	= 20208,
    IMAGE_SAMPLE_CL_O_V5_V2_gfx11	= 20209,
    IMAGE_SAMPLE_CL_O_V5_V2_gfx12	= 20210,
    IMAGE_SAMPLE_CL_O_V5_V2_nsa_gfx10	= 20211,
    IMAGE_SAMPLE_CL_O_V5_V2_nsa_gfx11	= 20212,
    IMAGE_SAMPLE_CL_O_V5_V3	= 20213,
    IMAGE_SAMPLE_CL_O_V5_V3_gfx10	= 20214,
    IMAGE_SAMPLE_CL_O_V5_V3_gfx11	= 20215,
    IMAGE_SAMPLE_CL_O_V5_V3_gfx12	= 20216,
    IMAGE_SAMPLE_CL_O_V5_V3_nsa_gfx10	= 20217,
    IMAGE_SAMPLE_CL_O_V5_V3_nsa_gfx11	= 20218,
    IMAGE_SAMPLE_CL_O_V5_V4	= 20219,
    IMAGE_SAMPLE_CL_O_V5_V4_gfx10	= 20220,
    IMAGE_SAMPLE_CL_O_V5_V4_gfx11	= 20221,
    IMAGE_SAMPLE_CL_O_V5_V4_gfx12	= 20222,
    IMAGE_SAMPLE_CL_O_V5_V4_nsa_gfx10	= 20223,
    IMAGE_SAMPLE_CL_O_V5_V4_nsa_gfx11	= 20224,
    IMAGE_SAMPLE_CL_O_V5_V5	= 20225,
    IMAGE_SAMPLE_CL_O_V5_V5_gfx10	= 20226,
    IMAGE_SAMPLE_CL_O_V5_V5_gfx11	= 20227,
    IMAGE_SAMPLE_CL_O_V5_V5_gfx12	= 20228,
    IMAGE_SAMPLE_CL_O_V5_V5_nsa_gfx10	= 20229,
    IMAGE_SAMPLE_CL_O_V5_V5_nsa_gfx11	= 20230,
    IMAGE_SAMPLE_CL_O_V5_V8	= 20231,
    IMAGE_SAMPLE_CL_O_V5_V8_gfx10	= 20232,
    IMAGE_SAMPLE_CL_O_V5_V8_gfx11	= 20233,
    IMAGE_SAMPLE_CL_V1_V1	= 20234,
    IMAGE_SAMPLE_CL_V1_V1_gfx10	= 20235,
    IMAGE_SAMPLE_CL_V1_V1_gfx11	= 20236,
    IMAGE_SAMPLE_CL_V1_V1_gfx12	= 20237,
    IMAGE_SAMPLE_CL_V1_V2	= 20238,
    IMAGE_SAMPLE_CL_V1_V2_gfx10	= 20239,
    IMAGE_SAMPLE_CL_V1_V2_gfx11	= 20240,
    IMAGE_SAMPLE_CL_V1_V2_gfx12	= 20241,
    IMAGE_SAMPLE_CL_V1_V2_nsa_gfx10	= 20242,
    IMAGE_SAMPLE_CL_V1_V2_nsa_gfx11	= 20243,
    IMAGE_SAMPLE_CL_V1_V3	= 20244,
    IMAGE_SAMPLE_CL_V1_V3_gfx10	= 20245,
    IMAGE_SAMPLE_CL_V1_V3_gfx11	= 20246,
    IMAGE_SAMPLE_CL_V1_V3_gfx12	= 20247,
    IMAGE_SAMPLE_CL_V1_V3_nsa_gfx10	= 20248,
    IMAGE_SAMPLE_CL_V1_V3_nsa_gfx11	= 20249,
    IMAGE_SAMPLE_CL_V1_V4	= 20250,
    IMAGE_SAMPLE_CL_V1_V4_gfx10	= 20251,
    IMAGE_SAMPLE_CL_V1_V4_gfx11	= 20252,
    IMAGE_SAMPLE_CL_V1_V4_gfx12	= 20253,
    IMAGE_SAMPLE_CL_V1_V4_nsa_gfx10	= 20254,
    IMAGE_SAMPLE_CL_V1_V4_nsa_gfx11	= 20255,
    IMAGE_SAMPLE_CL_V2_V1	= 20256,
    IMAGE_SAMPLE_CL_V2_V1_gfx10	= 20257,
    IMAGE_SAMPLE_CL_V2_V1_gfx11	= 20258,
    IMAGE_SAMPLE_CL_V2_V1_gfx12	= 20259,
    IMAGE_SAMPLE_CL_V2_V2	= 20260,
    IMAGE_SAMPLE_CL_V2_V2_gfx10	= 20261,
    IMAGE_SAMPLE_CL_V2_V2_gfx11	= 20262,
    IMAGE_SAMPLE_CL_V2_V2_gfx12	= 20263,
    IMAGE_SAMPLE_CL_V2_V2_nsa_gfx10	= 20264,
    IMAGE_SAMPLE_CL_V2_V2_nsa_gfx11	= 20265,
    IMAGE_SAMPLE_CL_V2_V3	= 20266,
    IMAGE_SAMPLE_CL_V2_V3_gfx10	= 20267,
    IMAGE_SAMPLE_CL_V2_V3_gfx11	= 20268,
    IMAGE_SAMPLE_CL_V2_V3_gfx12	= 20269,
    IMAGE_SAMPLE_CL_V2_V3_nsa_gfx10	= 20270,
    IMAGE_SAMPLE_CL_V2_V3_nsa_gfx11	= 20271,
    IMAGE_SAMPLE_CL_V2_V4	= 20272,
    IMAGE_SAMPLE_CL_V2_V4_gfx10	= 20273,
    IMAGE_SAMPLE_CL_V2_V4_gfx11	= 20274,
    IMAGE_SAMPLE_CL_V2_V4_gfx12	= 20275,
    IMAGE_SAMPLE_CL_V2_V4_nsa_gfx10	= 20276,
    IMAGE_SAMPLE_CL_V2_V4_nsa_gfx11	= 20277,
    IMAGE_SAMPLE_CL_V3_V1	= 20278,
    IMAGE_SAMPLE_CL_V3_V1_gfx10	= 20279,
    IMAGE_SAMPLE_CL_V3_V1_gfx11	= 20280,
    IMAGE_SAMPLE_CL_V3_V1_gfx12	= 20281,
    IMAGE_SAMPLE_CL_V3_V2	= 20282,
    IMAGE_SAMPLE_CL_V3_V2_gfx10	= 20283,
    IMAGE_SAMPLE_CL_V3_V2_gfx11	= 20284,
    IMAGE_SAMPLE_CL_V3_V2_gfx12	= 20285,
    IMAGE_SAMPLE_CL_V3_V2_nsa_gfx10	= 20286,
    IMAGE_SAMPLE_CL_V3_V2_nsa_gfx11	= 20287,
    IMAGE_SAMPLE_CL_V3_V3	= 20288,
    IMAGE_SAMPLE_CL_V3_V3_gfx10	= 20289,
    IMAGE_SAMPLE_CL_V3_V3_gfx11	= 20290,
    IMAGE_SAMPLE_CL_V3_V3_gfx12	= 20291,
    IMAGE_SAMPLE_CL_V3_V3_nsa_gfx10	= 20292,
    IMAGE_SAMPLE_CL_V3_V3_nsa_gfx11	= 20293,
    IMAGE_SAMPLE_CL_V3_V4	= 20294,
    IMAGE_SAMPLE_CL_V3_V4_gfx10	= 20295,
    IMAGE_SAMPLE_CL_V3_V4_gfx11	= 20296,
    IMAGE_SAMPLE_CL_V3_V4_gfx12	= 20297,
    IMAGE_SAMPLE_CL_V3_V4_nsa_gfx10	= 20298,
    IMAGE_SAMPLE_CL_V3_V4_nsa_gfx11	= 20299,
    IMAGE_SAMPLE_CL_V4_V1	= 20300,
    IMAGE_SAMPLE_CL_V4_V1_gfx10	= 20301,
    IMAGE_SAMPLE_CL_V4_V1_gfx11	= 20302,
    IMAGE_SAMPLE_CL_V4_V1_gfx12	= 20303,
    IMAGE_SAMPLE_CL_V4_V2	= 20304,
    IMAGE_SAMPLE_CL_V4_V2_gfx10	= 20305,
    IMAGE_SAMPLE_CL_V4_V2_gfx11	= 20306,
    IMAGE_SAMPLE_CL_V4_V2_gfx12	= 20307,
    IMAGE_SAMPLE_CL_V4_V2_nsa_gfx10	= 20308,
    IMAGE_SAMPLE_CL_V4_V2_nsa_gfx11	= 20309,
    IMAGE_SAMPLE_CL_V4_V3	= 20310,
    IMAGE_SAMPLE_CL_V4_V3_gfx10	= 20311,
    IMAGE_SAMPLE_CL_V4_V3_gfx11	= 20312,
    IMAGE_SAMPLE_CL_V4_V3_gfx12	= 20313,
    IMAGE_SAMPLE_CL_V4_V3_nsa_gfx10	= 20314,
    IMAGE_SAMPLE_CL_V4_V3_nsa_gfx11	= 20315,
    IMAGE_SAMPLE_CL_V4_V4	= 20316,
    IMAGE_SAMPLE_CL_V4_V4_gfx10	= 20317,
    IMAGE_SAMPLE_CL_V4_V4_gfx11	= 20318,
    IMAGE_SAMPLE_CL_V4_V4_gfx12	= 20319,
    IMAGE_SAMPLE_CL_V4_V4_nsa_gfx10	= 20320,
    IMAGE_SAMPLE_CL_V4_V4_nsa_gfx11	= 20321,
    IMAGE_SAMPLE_CL_V5_V1	= 20322,
    IMAGE_SAMPLE_CL_V5_V1_gfx10	= 20323,
    IMAGE_SAMPLE_CL_V5_V1_gfx11	= 20324,
    IMAGE_SAMPLE_CL_V5_V1_gfx12	= 20325,
    IMAGE_SAMPLE_CL_V5_V2	= 20326,
    IMAGE_SAMPLE_CL_V5_V2_gfx10	= 20327,
    IMAGE_SAMPLE_CL_V5_V2_gfx11	= 20328,
    IMAGE_SAMPLE_CL_V5_V2_gfx12	= 20329,
    IMAGE_SAMPLE_CL_V5_V2_nsa_gfx10	= 20330,
    IMAGE_SAMPLE_CL_V5_V2_nsa_gfx11	= 20331,
    IMAGE_SAMPLE_CL_V5_V3	= 20332,
    IMAGE_SAMPLE_CL_V5_V3_gfx10	= 20333,
    IMAGE_SAMPLE_CL_V5_V3_gfx11	= 20334,
    IMAGE_SAMPLE_CL_V5_V3_gfx12	= 20335,
    IMAGE_SAMPLE_CL_V5_V3_nsa_gfx10	= 20336,
    IMAGE_SAMPLE_CL_V5_V3_nsa_gfx11	= 20337,
    IMAGE_SAMPLE_CL_V5_V4	= 20338,
    IMAGE_SAMPLE_CL_V5_V4_gfx10	= 20339,
    IMAGE_SAMPLE_CL_V5_V4_gfx11	= 20340,
    IMAGE_SAMPLE_CL_V5_V4_gfx12	= 20341,
    IMAGE_SAMPLE_CL_V5_V4_nsa_gfx10	= 20342,
    IMAGE_SAMPLE_CL_V5_V4_nsa_gfx11	= 20343,
    IMAGE_SAMPLE_C_B_CL_O_V1_V4	= 20344,
    IMAGE_SAMPLE_C_B_CL_O_V1_V4_gfx10	= 20345,
    IMAGE_SAMPLE_C_B_CL_O_V1_V4_gfx11	= 20346,
    IMAGE_SAMPLE_C_B_CL_O_V1_V4_gfx12	= 20347,
    IMAGE_SAMPLE_C_B_CL_O_V1_V4_nsa_gfx10	= 20348,
    IMAGE_SAMPLE_C_B_CL_O_V1_V4_nsa_gfx11	= 20349,
    IMAGE_SAMPLE_C_B_CL_O_V1_V5	= 20350,
    IMAGE_SAMPLE_C_B_CL_O_V1_V5_gfx10	= 20351,
    IMAGE_SAMPLE_C_B_CL_O_V1_V5_gfx11	= 20352,
    IMAGE_SAMPLE_C_B_CL_O_V1_V5_gfx12	= 20353,
    IMAGE_SAMPLE_C_B_CL_O_V1_V5_nsa_gfx10	= 20354,
    IMAGE_SAMPLE_C_B_CL_O_V1_V5_nsa_gfx11	= 20355,
    IMAGE_SAMPLE_C_B_CL_O_V1_V6	= 20356,
    IMAGE_SAMPLE_C_B_CL_O_V1_V6_gfx10	= 20357,
    IMAGE_SAMPLE_C_B_CL_O_V1_V6_gfx11	= 20358,
    IMAGE_SAMPLE_C_B_CL_O_V1_V6_gfx12	= 20359,
    IMAGE_SAMPLE_C_B_CL_O_V1_V6_nsa_gfx10	= 20360,
    IMAGE_SAMPLE_C_B_CL_O_V1_V6_nsa_gfx11	= 20361,
    IMAGE_SAMPLE_C_B_CL_O_V1_V7	= 20362,
    IMAGE_SAMPLE_C_B_CL_O_V1_V7_gfx10	= 20363,
    IMAGE_SAMPLE_C_B_CL_O_V1_V7_gfx11	= 20364,
    IMAGE_SAMPLE_C_B_CL_O_V1_V7_gfx12	= 20365,
    IMAGE_SAMPLE_C_B_CL_O_V1_V7_nsa_gfx10	= 20366,
    IMAGE_SAMPLE_C_B_CL_O_V1_V7_nsa_gfx11	= 20367,
    IMAGE_SAMPLE_C_B_CL_O_V1_V8	= 20368,
    IMAGE_SAMPLE_C_B_CL_O_V1_V8_gfx10	= 20369,
    IMAGE_SAMPLE_C_B_CL_O_V1_V8_gfx11	= 20370,
    IMAGE_SAMPLE_C_B_CL_O_V2_V4	= 20371,
    IMAGE_SAMPLE_C_B_CL_O_V2_V4_gfx10	= 20372,
    IMAGE_SAMPLE_C_B_CL_O_V2_V4_gfx11	= 20373,
    IMAGE_SAMPLE_C_B_CL_O_V2_V4_gfx12	= 20374,
    IMAGE_SAMPLE_C_B_CL_O_V2_V4_nsa_gfx10	= 20375,
    IMAGE_SAMPLE_C_B_CL_O_V2_V4_nsa_gfx11	= 20376,
    IMAGE_SAMPLE_C_B_CL_O_V2_V5	= 20377,
    IMAGE_SAMPLE_C_B_CL_O_V2_V5_gfx10	= 20378,
    IMAGE_SAMPLE_C_B_CL_O_V2_V5_gfx11	= 20379,
    IMAGE_SAMPLE_C_B_CL_O_V2_V5_gfx12	= 20380,
    IMAGE_SAMPLE_C_B_CL_O_V2_V5_nsa_gfx10	= 20381,
    IMAGE_SAMPLE_C_B_CL_O_V2_V5_nsa_gfx11	= 20382,
    IMAGE_SAMPLE_C_B_CL_O_V2_V6	= 20383,
    IMAGE_SAMPLE_C_B_CL_O_V2_V6_gfx10	= 20384,
    IMAGE_SAMPLE_C_B_CL_O_V2_V6_gfx11	= 20385,
    IMAGE_SAMPLE_C_B_CL_O_V2_V6_gfx12	= 20386,
    IMAGE_SAMPLE_C_B_CL_O_V2_V6_nsa_gfx10	= 20387,
    IMAGE_SAMPLE_C_B_CL_O_V2_V6_nsa_gfx11	= 20388,
    IMAGE_SAMPLE_C_B_CL_O_V2_V7	= 20389,
    IMAGE_SAMPLE_C_B_CL_O_V2_V7_gfx10	= 20390,
    IMAGE_SAMPLE_C_B_CL_O_V2_V7_gfx11	= 20391,
    IMAGE_SAMPLE_C_B_CL_O_V2_V7_gfx12	= 20392,
    IMAGE_SAMPLE_C_B_CL_O_V2_V7_nsa_gfx10	= 20393,
    IMAGE_SAMPLE_C_B_CL_O_V2_V7_nsa_gfx11	= 20394,
    IMAGE_SAMPLE_C_B_CL_O_V2_V8	= 20395,
    IMAGE_SAMPLE_C_B_CL_O_V2_V8_gfx10	= 20396,
    IMAGE_SAMPLE_C_B_CL_O_V2_V8_gfx11	= 20397,
    IMAGE_SAMPLE_C_B_CL_O_V3_V4	= 20398,
    IMAGE_SAMPLE_C_B_CL_O_V3_V4_gfx10	= 20399,
    IMAGE_SAMPLE_C_B_CL_O_V3_V4_gfx11	= 20400,
    IMAGE_SAMPLE_C_B_CL_O_V3_V4_gfx12	= 20401,
    IMAGE_SAMPLE_C_B_CL_O_V3_V4_nsa_gfx10	= 20402,
    IMAGE_SAMPLE_C_B_CL_O_V3_V4_nsa_gfx11	= 20403,
    IMAGE_SAMPLE_C_B_CL_O_V3_V5	= 20404,
    IMAGE_SAMPLE_C_B_CL_O_V3_V5_gfx10	= 20405,
    IMAGE_SAMPLE_C_B_CL_O_V3_V5_gfx11	= 20406,
    IMAGE_SAMPLE_C_B_CL_O_V3_V5_gfx12	= 20407,
    IMAGE_SAMPLE_C_B_CL_O_V3_V5_nsa_gfx10	= 20408,
    IMAGE_SAMPLE_C_B_CL_O_V3_V5_nsa_gfx11	= 20409,
    IMAGE_SAMPLE_C_B_CL_O_V3_V6	= 20410,
    IMAGE_SAMPLE_C_B_CL_O_V3_V6_gfx10	= 20411,
    IMAGE_SAMPLE_C_B_CL_O_V3_V6_gfx11	= 20412,
    IMAGE_SAMPLE_C_B_CL_O_V3_V6_gfx12	= 20413,
    IMAGE_SAMPLE_C_B_CL_O_V3_V6_nsa_gfx10	= 20414,
    IMAGE_SAMPLE_C_B_CL_O_V3_V6_nsa_gfx11	= 20415,
    IMAGE_SAMPLE_C_B_CL_O_V3_V7	= 20416,
    IMAGE_SAMPLE_C_B_CL_O_V3_V7_gfx10	= 20417,
    IMAGE_SAMPLE_C_B_CL_O_V3_V7_gfx11	= 20418,
    IMAGE_SAMPLE_C_B_CL_O_V3_V7_gfx12	= 20419,
    IMAGE_SAMPLE_C_B_CL_O_V3_V7_nsa_gfx10	= 20420,
    IMAGE_SAMPLE_C_B_CL_O_V3_V7_nsa_gfx11	= 20421,
    IMAGE_SAMPLE_C_B_CL_O_V3_V8	= 20422,
    IMAGE_SAMPLE_C_B_CL_O_V3_V8_gfx10	= 20423,
    IMAGE_SAMPLE_C_B_CL_O_V3_V8_gfx11	= 20424,
    IMAGE_SAMPLE_C_B_CL_O_V4_V4	= 20425,
    IMAGE_SAMPLE_C_B_CL_O_V4_V4_gfx10	= 20426,
    IMAGE_SAMPLE_C_B_CL_O_V4_V4_gfx11	= 20427,
    IMAGE_SAMPLE_C_B_CL_O_V4_V4_gfx12	= 20428,
    IMAGE_SAMPLE_C_B_CL_O_V4_V4_nsa_gfx10	= 20429,
    IMAGE_SAMPLE_C_B_CL_O_V4_V4_nsa_gfx11	= 20430,
    IMAGE_SAMPLE_C_B_CL_O_V4_V5	= 20431,
    IMAGE_SAMPLE_C_B_CL_O_V4_V5_gfx10	= 20432,
    IMAGE_SAMPLE_C_B_CL_O_V4_V5_gfx11	= 20433,
    IMAGE_SAMPLE_C_B_CL_O_V4_V5_gfx12	= 20434,
    IMAGE_SAMPLE_C_B_CL_O_V4_V5_nsa_gfx10	= 20435,
    IMAGE_SAMPLE_C_B_CL_O_V4_V5_nsa_gfx11	= 20436,
    IMAGE_SAMPLE_C_B_CL_O_V4_V6	= 20437,
    IMAGE_SAMPLE_C_B_CL_O_V4_V6_gfx10	= 20438,
    IMAGE_SAMPLE_C_B_CL_O_V4_V6_gfx11	= 20439,
    IMAGE_SAMPLE_C_B_CL_O_V4_V6_gfx12	= 20440,
    IMAGE_SAMPLE_C_B_CL_O_V4_V6_nsa_gfx10	= 20441,
    IMAGE_SAMPLE_C_B_CL_O_V4_V6_nsa_gfx11	= 20442,
    IMAGE_SAMPLE_C_B_CL_O_V4_V7	= 20443,
    IMAGE_SAMPLE_C_B_CL_O_V4_V7_gfx10	= 20444,
    IMAGE_SAMPLE_C_B_CL_O_V4_V7_gfx11	= 20445,
    IMAGE_SAMPLE_C_B_CL_O_V4_V7_gfx12	= 20446,
    IMAGE_SAMPLE_C_B_CL_O_V4_V7_nsa_gfx10	= 20447,
    IMAGE_SAMPLE_C_B_CL_O_V4_V7_nsa_gfx11	= 20448,
    IMAGE_SAMPLE_C_B_CL_O_V4_V8	= 20449,
    IMAGE_SAMPLE_C_B_CL_O_V4_V8_gfx10	= 20450,
    IMAGE_SAMPLE_C_B_CL_O_V4_V8_gfx11	= 20451,
    IMAGE_SAMPLE_C_B_CL_O_V5_V4	= 20452,
    IMAGE_SAMPLE_C_B_CL_O_V5_V4_gfx10	= 20453,
    IMAGE_SAMPLE_C_B_CL_O_V5_V4_gfx11	= 20454,
    IMAGE_SAMPLE_C_B_CL_O_V5_V4_gfx12	= 20455,
    IMAGE_SAMPLE_C_B_CL_O_V5_V4_nsa_gfx10	= 20456,
    IMAGE_SAMPLE_C_B_CL_O_V5_V4_nsa_gfx11	= 20457,
    IMAGE_SAMPLE_C_B_CL_O_V5_V5	= 20458,
    IMAGE_SAMPLE_C_B_CL_O_V5_V5_gfx10	= 20459,
    IMAGE_SAMPLE_C_B_CL_O_V5_V5_gfx11	= 20460,
    IMAGE_SAMPLE_C_B_CL_O_V5_V5_gfx12	= 20461,
    IMAGE_SAMPLE_C_B_CL_O_V5_V5_nsa_gfx10	= 20462,
    IMAGE_SAMPLE_C_B_CL_O_V5_V5_nsa_gfx11	= 20463,
    IMAGE_SAMPLE_C_B_CL_O_V5_V6	= 20464,
    IMAGE_SAMPLE_C_B_CL_O_V5_V6_gfx10	= 20465,
    IMAGE_SAMPLE_C_B_CL_O_V5_V6_gfx11	= 20466,
    IMAGE_SAMPLE_C_B_CL_O_V5_V6_gfx12	= 20467,
    IMAGE_SAMPLE_C_B_CL_O_V5_V6_nsa_gfx10	= 20468,
    IMAGE_SAMPLE_C_B_CL_O_V5_V6_nsa_gfx11	= 20469,
    IMAGE_SAMPLE_C_B_CL_O_V5_V7	= 20470,
    IMAGE_SAMPLE_C_B_CL_O_V5_V7_gfx10	= 20471,
    IMAGE_SAMPLE_C_B_CL_O_V5_V7_gfx11	= 20472,
    IMAGE_SAMPLE_C_B_CL_O_V5_V7_gfx12	= 20473,
    IMAGE_SAMPLE_C_B_CL_O_V5_V7_nsa_gfx10	= 20474,
    IMAGE_SAMPLE_C_B_CL_O_V5_V7_nsa_gfx11	= 20475,
    IMAGE_SAMPLE_C_B_CL_O_V5_V8	= 20476,
    IMAGE_SAMPLE_C_B_CL_O_V5_V8_gfx10	= 20477,
    IMAGE_SAMPLE_C_B_CL_O_V5_V8_gfx11	= 20478,
    IMAGE_SAMPLE_C_B_CL_V1_V3	= 20479,
    IMAGE_SAMPLE_C_B_CL_V1_V3_gfx10	= 20480,
    IMAGE_SAMPLE_C_B_CL_V1_V3_gfx11	= 20481,
    IMAGE_SAMPLE_C_B_CL_V1_V3_gfx12	= 20482,
    IMAGE_SAMPLE_C_B_CL_V1_V3_nsa_gfx10	= 20483,
    IMAGE_SAMPLE_C_B_CL_V1_V3_nsa_gfx11	= 20484,
    IMAGE_SAMPLE_C_B_CL_V1_V4	= 20485,
    IMAGE_SAMPLE_C_B_CL_V1_V4_gfx10	= 20486,
    IMAGE_SAMPLE_C_B_CL_V1_V4_gfx11	= 20487,
    IMAGE_SAMPLE_C_B_CL_V1_V4_gfx12	= 20488,
    IMAGE_SAMPLE_C_B_CL_V1_V4_nsa_gfx10	= 20489,
    IMAGE_SAMPLE_C_B_CL_V1_V4_nsa_gfx11	= 20490,
    IMAGE_SAMPLE_C_B_CL_V1_V5	= 20491,
    IMAGE_SAMPLE_C_B_CL_V1_V5_gfx10	= 20492,
    IMAGE_SAMPLE_C_B_CL_V1_V5_gfx11	= 20493,
    IMAGE_SAMPLE_C_B_CL_V1_V5_gfx12	= 20494,
    IMAGE_SAMPLE_C_B_CL_V1_V5_nsa_gfx10	= 20495,
    IMAGE_SAMPLE_C_B_CL_V1_V5_nsa_gfx11	= 20496,
    IMAGE_SAMPLE_C_B_CL_V1_V6	= 20497,
    IMAGE_SAMPLE_C_B_CL_V1_V6_gfx10	= 20498,
    IMAGE_SAMPLE_C_B_CL_V1_V6_gfx11	= 20499,
    IMAGE_SAMPLE_C_B_CL_V1_V6_gfx12	= 20500,
    IMAGE_SAMPLE_C_B_CL_V1_V6_nsa_gfx10	= 20501,
    IMAGE_SAMPLE_C_B_CL_V1_V6_nsa_gfx11	= 20502,
    IMAGE_SAMPLE_C_B_CL_V1_V8	= 20503,
    IMAGE_SAMPLE_C_B_CL_V1_V8_gfx10	= 20504,
    IMAGE_SAMPLE_C_B_CL_V1_V8_gfx11	= 20505,
    IMAGE_SAMPLE_C_B_CL_V2_V3	= 20506,
    IMAGE_SAMPLE_C_B_CL_V2_V3_gfx10	= 20507,
    IMAGE_SAMPLE_C_B_CL_V2_V3_gfx11	= 20508,
    IMAGE_SAMPLE_C_B_CL_V2_V3_gfx12	= 20509,
    IMAGE_SAMPLE_C_B_CL_V2_V3_nsa_gfx10	= 20510,
    IMAGE_SAMPLE_C_B_CL_V2_V3_nsa_gfx11	= 20511,
    IMAGE_SAMPLE_C_B_CL_V2_V4	= 20512,
    IMAGE_SAMPLE_C_B_CL_V2_V4_gfx10	= 20513,
    IMAGE_SAMPLE_C_B_CL_V2_V4_gfx11	= 20514,
    IMAGE_SAMPLE_C_B_CL_V2_V4_gfx12	= 20515,
    IMAGE_SAMPLE_C_B_CL_V2_V4_nsa_gfx10	= 20516,
    IMAGE_SAMPLE_C_B_CL_V2_V4_nsa_gfx11	= 20517,
    IMAGE_SAMPLE_C_B_CL_V2_V5	= 20518,
    IMAGE_SAMPLE_C_B_CL_V2_V5_gfx10	= 20519,
    IMAGE_SAMPLE_C_B_CL_V2_V5_gfx11	= 20520,
    IMAGE_SAMPLE_C_B_CL_V2_V5_gfx12	= 20521,
    IMAGE_SAMPLE_C_B_CL_V2_V5_nsa_gfx10	= 20522,
    IMAGE_SAMPLE_C_B_CL_V2_V5_nsa_gfx11	= 20523,
    IMAGE_SAMPLE_C_B_CL_V2_V6	= 20524,
    IMAGE_SAMPLE_C_B_CL_V2_V6_gfx10	= 20525,
    IMAGE_SAMPLE_C_B_CL_V2_V6_gfx11	= 20526,
    IMAGE_SAMPLE_C_B_CL_V2_V6_gfx12	= 20527,
    IMAGE_SAMPLE_C_B_CL_V2_V6_nsa_gfx10	= 20528,
    IMAGE_SAMPLE_C_B_CL_V2_V6_nsa_gfx11	= 20529,
    IMAGE_SAMPLE_C_B_CL_V2_V8	= 20530,
    IMAGE_SAMPLE_C_B_CL_V2_V8_gfx10	= 20531,
    IMAGE_SAMPLE_C_B_CL_V2_V8_gfx11	= 20532,
    IMAGE_SAMPLE_C_B_CL_V3_V3	= 20533,
    IMAGE_SAMPLE_C_B_CL_V3_V3_gfx10	= 20534,
    IMAGE_SAMPLE_C_B_CL_V3_V3_gfx11	= 20535,
    IMAGE_SAMPLE_C_B_CL_V3_V3_gfx12	= 20536,
    IMAGE_SAMPLE_C_B_CL_V3_V3_nsa_gfx10	= 20537,
    IMAGE_SAMPLE_C_B_CL_V3_V3_nsa_gfx11	= 20538,
    IMAGE_SAMPLE_C_B_CL_V3_V4	= 20539,
    IMAGE_SAMPLE_C_B_CL_V3_V4_gfx10	= 20540,
    IMAGE_SAMPLE_C_B_CL_V3_V4_gfx11	= 20541,
    IMAGE_SAMPLE_C_B_CL_V3_V4_gfx12	= 20542,
    IMAGE_SAMPLE_C_B_CL_V3_V4_nsa_gfx10	= 20543,
    IMAGE_SAMPLE_C_B_CL_V3_V4_nsa_gfx11	= 20544,
    IMAGE_SAMPLE_C_B_CL_V3_V5	= 20545,
    IMAGE_SAMPLE_C_B_CL_V3_V5_gfx10	= 20546,
    IMAGE_SAMPLE_C_B_CL_V3_V5_gfx11	= 20547,
    IMAGE_SAMPLE_C_B_CL_V3_V5_gfx12	= 20548,
    IMAGE_SAMPLE_C_B_CL_V3_V5_nsa_gfx10	= 20549,
    IMAGE_SAMPLE_C_B_CL_V3_V5_nsa_gfx11	= 20550,
    IMAGE_SAMPLE_C_B_CL_V3_V6	= 20551,
    IMAGE_SAMPLE_C_B_CL_V3_V6_gfx10	= 20552,
    IMAGE_SAMPLE_C_B_CL_V3_V6_gfx11	= 20553,
    IMAGE_SAMPLE_C_B_CL_V3_V6_gfx12	= 20554,
    IMAGE_SAMPLE_C_B_CL_V3_V6_nsa_gfx10	= 20555,
    IMAGE_SAMPLE_C_B_CL_V3_V6_nsa_gfx11	= 20556,
    IMAGE_SAMPLE_C_B_CL_V3_V8	= 20557,
    IMAGE_SAMPLE_C_B_CL_V3_V8_gfx10	= 20558,
    IMAGE_SAMPLE_C_B_CL_V3_V8_gfx11	= 20559,
    IMAGE_SAMPLE_C_B_CL_V4_V3	= 20560,
    IMAGE_SAMPLE_C_B_CL_V4_V3_gfx10	= 20561,
    IMAGE_SAMPLE_C_B_CL_V4_V3_gfx11	= 20562,
    IMAGE_SAMPLE_C_B_CL_V4_V3_gfx12	= 20563,
    IMAGE_SAMPLE_C_B_CL_V4_V3_nsa_gfx10	= 20564,
    IMAGE_SAMPLE_C_B_CL_V4_V3_nsa_gfx11	= 20565,
    IMAGE_SAMPLE_C_B_CL_V4_V4	= 20566,
    IMAGE_SAMPLE_C_B_CL_V4_V4_gfx10	= 20567,
    IMAGE_SAMPLE_C_B_CL_V4_V4_gfx11	= 20568,
    IMAGE_SAMPLE_C_B_CL_V4_V4_gfx12	= 20569,
    IMAGE_SAMPLE_C_B_CL_V4_V4_nsa_gfx10	= 20570,
    IMAGE_SAMPLE_C_B_CL_V4_V4_nsa_gfx11	= 20571,
    IMAGE_SAMPLE_C_B_CL_V4_V5	= 20572,
    IMAGE_SAMPLE_C_B_CL_V4_V5_gfx10	= 20573,
    IMAGE_SAMPLE_C_B_CL_V4_V5_gfx11	= 20574,
    IMAGE_SAMPLE_C_B_CL_V4_V5_gfx12	= 20575,
    IMAGE_SAMPLE_C_B_CL_V4_V5_nsa_gfx10	= 20576,
    IMAGE_SAMPLE_C_B_CL_V4_V5_nsa_gfx11	= 20577,
    IMAGE_SAMPLE_C_B_CL_V4_V6	= 20578,
    IMAGE_SAMPLE_C_B_CL_V4_V6_gfx10	= 20579,
    IMAGE_SAMPLE_C_B_CL_V4_V6_gfx11	= 20580,
    IMAGE_SAMPLE_C_B_CL_V4_V6_gfx12	= 20581,
    IMAGE_SAMPLE_C_B_CL_V4_V6_nsa_gfx10	= 20582,
    IMAGE_SAMPLE_C_B_CL_V4_V6_nsa_gfx11	= 20583,
    IMAGE_SAMPLE_C_B_CL_V4_V8	= 20584,
    IMAGE_SAMPLE_C_B_CL_V4_V8_gfx10	= 20585,
    IMAGE_SAMPLE_C_B_CL_V4_V8_gfx11	= 20586,
    IMAGE_SAMPLE_C_B_CL_V5_V3	= 20587,
    IMAGE_SAMPLE_C_B_CL_V5_V3_gfx10	= 20588,
    IMAGE_SAMPLE_C_B_CL_V5_V3_gfx11	= 20589,
    IMAGE_SAMPLE_C_B_CL_V5_V3_gfx12	= 20590,
    IMAGE_SAMPLE_C_B_CL_V5_V3_nsa_gfx10	= 20591,
    IMAGE_SAMPLE_C_B_CL_V5_V3_nsa_gfx11	= 20592,
    IMAGE_SAMPLE_C_B_CL_V5_V4	= 20593,
    IMAGE_SAMPLE_C_B_CL_V5_V4_gfx10	= 20594,
    IMAGE_SAMPLE_C_B_CL_V5_V4_gfx11	= 20595,
    IMAGE_SAMPLE_C_B_CL_V5_V4_gfx12	= 20596,
    IMAGE_SAMPLE_C_B_CL_V5_V4_nsa_gfx10	= 20597,
    IMAGE_SAMPLE_C_B_CL_V5_V4_nsa_gfx11	= 20598,
    IMAGE_SAMPLE_C_B_CL_V5_V5	= 20599,
    IMAGE_SAMPLE_C_B_CL_V5_V5_gfx10	= 20600,
    IMAGE_SAMPLE_C_B_CL_V5_V5_gfx11	= 20601,
    IMAGE_SAMPLE_C_B_CL_V5_V5_gfx12	= 20602,
    IMAGE_SAMPLE_C_B_CL_V5_V5_nsa_gfx10	= 20603,
    IMAGE_SAMPLE_C_B_CL_V5_V5_nsa_gfx11	= 20604,
    IMAGE_SAMPLE_C_B_CL_V5_V6	= 20605,
    IMAGE_SAMPLE_C_B_CL_V5_V6_gfx10	= 20606,
    IMAGE_SAMPLE_C_B_CL_V5_V6_gfx11	= 20607,
    IMAGE_SAMPLE_C_B_CL_V5_V6_gfx12	= 20608,
    IMAGE_SAMPLE_C_B_CL_V5_V6_nsa_gfx10	= 20609,
    IMAGE_SAMPLE_C_B_CL_V5_V6_nsa_gfx11	= 20610,
    IMAGE_SAMPLE_C_B_CL_V5_V8	= 20611,
    IMAGE_SAMPLE_C_B_CL_V5_V8_gfx10	= 20612,
    IMAGE_SAMPLE_C_B_CL_V5_V8_gfx11	= 20613,
    IMAGE_SAMPLE_C_B_O_V1_V4	= 20614,
    IMAGE_SAMPLE_C_B_O_V1_V4_gfx10	= 20615,
    IMAGE_SAMPLE_C_B_O_V1_V4_gfx11	= 20616,
    IMAGE_SAMPLE_C_B_O_V1_V4_gfx12	= 20617,
    IMAGE_SAMPLE_C_B_O_V1_V4_nsa_gfx10	= 20618,
    IMAGE_SAMPLE_C_B_O_V1_V4_nsa_gfx11	= 20619,
    IMAGE_SAMPLE_C_B_O_V1_V5	= 20620,
    IMAGE_SAMPLE_C_B_O_V1_V5_gfx10	= 20621,
    IMAGE_SAMPLE_C_B_O_V1_V5_gfx11	= 20622,
    IMAGE_SAMPLE_C_B_O_V1_V5_gfx12	= 20623,
    IMAGE_SAMPLE_C_B_O_V1_V5_nsa_gfx10	= 20624,
    IMAGE_SAMPLE_C_B_O_V1_V5_nsa_gfx11	= 20625,
    IMAGE_SAMPLE_C_B_O_V1_V6	= 20626,
    IMAGE_SAMPLE_C_B_O_V1_V6_gfx10	= 20627,
    IMAGE_SAMPLE_C_B_O_V1_V6_gfx11	= 20628,
    IMAGE_SAMPLE_C_B_O_V1_V6_gfx12	= 20629,
    IMAGE_SAMPLE_C_B_O_V1_V6_nsa_gfx10	= 20630,
    IMAGE_SAMPLE_C_B_O_V1_V6_nsa_gfx11	= 20631,
    IMAGE_SAMPLE_C_B_O_V1_V8	= 20632,
    IMAGE_SAMPLE_C_B_O_V1_V8_gfx10	= 20633,
    IMAGE_SAMPLE_C_B_O_V1_V8_gfx11	= 20634,
    IMAGE_SAMPLE_C_B_O_V2_V4	= 20635,
    IMAGE_SAMPLE_C_B_O_V2_V4_gfx10	= 20636,
    IMAGE_SAMPLE_C_B_O_V2_V4_gfx11	= 20637,
    IMAGE_SAMPLE_C_B_O_V2_V4_gfx12	= 20638,
    IMAGE_SAMPLE_C_B_O_V2_V4_nsa_gfx10	= 20639,
    IMAGE_SAMPLE_C_B_O_V2_V4_nsa_gfx11	= 20640,
    IMAGE_SAMPLE_C_B_O_V2_V5	= 20641,
    IMAGE_SAMPLE_C_B_O_V2_V5_gfx10	= 20642,
    IMAGE_SAMPLE_C_B_O_V2_V5_gfx11	= 20643,
    IMAGE_SAMPLE_C_B_O_V2_V5_gfx12	= 20644,
    IMAGE_SAMPLE_C_B_O_V2_V5_nsa_gfx10	= 20645,
    IMAGE_SAMPLE_C_B_O_V2_V5_nsa_gfx11	= 20646,
    IMAGE_SAMPLE_C_B_O_V2_V6	= 20647,
    IMAGE_SAMPLE_C_B_O_V2_V6_gfx10	= 20648,
    IMAGE_SAMPLE_C_B_O_V2_V6_gfx11	= 20649,
    IMAGE_SAMPLE_C_B_O_V2_V6_gfx12	= 20650,
    IMAGE_SAMPLE_C_B_O_V2_V6_nsa_gfx10	= 20651,
    IMAGE_SAMPLE_C_B_O_V2_V6_nsa_gfx11	= 20652,
    IMAGE_SAMPLE_C_B_O_V2_V8	= 20653,
    IMAGE_SAMPLE_C_B_O_V2_V8_gfx10	= 20654,
    IMAGE_SAMPLE_C_B_O_V2_V8_gfx11	= 20655,
    IMAGE_SAMPLE_C_B_O_V3_V4	= 20656,
    IMAGE_SAMPLE_C_B_O_V3_V4_gfx10	= 20657,
    IMAGE_SAMPLE_C_B_O_V3_V4_gfx11	= 20658,
    IMAGE_SAMPLE_C_B_O_V3_V4_gfx12	= 20659,
    IMAGE_SAMPLE_C_B_O_V3_V4_nsa_gfx10	= 20660,
    IMAGE_SAMPLE_C_B_O_V3_V4_nsa_gfx11	= 20661,
    IMAGE_SAMPLE_C_B_O_V3_V5	= 20662,
    IMAGE_SAMPLE_C_B_O_V3_V5_gfx10	= 20663,
    IMAGE_SAMPLE_C_B_O_V3_V5_gfx11	= 20664,
    IMAGE_SAMPLE_C_B_O_V3_V5_gfx12	= 20665,
    IMAGE_SAMPLE_C_B_O_V3_V5_nsa_gfx10	= 20666,
    IMAGE_SAMPLE_C_B_O_V3_V5_nsa_gfx11	= 20667,
    IMAGE_SAMPLE_C_B_O_V3_V6	= 20668,
    IMAGE_SAMPLE_C_B_O_V3_V6_gfx10	= 20669,
    IMAGE_SAMPLE_C_B_O_V3_V6_gfx11	= 20670,
    IMAGE_SAMPLE_C_B_O_V3_V6_gfx12	= 20671,
    IMAGE_SAMPLE_C_B_O_V3_V6_nsa_gfx10	= 20672,
    IMAGE_SAMPLE_C_B_O_V3_V6_nsa_gfx11	= 20673,
    IMAGE_SAMPLE_C_B_O_V3_V8	= 20674,
    IMAGE_SAMPLE_C_B_O_V3_V8_gfx10	= 20675,
    IMAGE_SAMPLE_C_B_O_V3_V8_gfx11	= 20676,
    IMAGE_SAMPLE_C_B_O_V4_V4	= 20677,
    IMAGE_SAMPLE_C_B_O_V4_V4_gfx10	= 20678,
    IMAGE_SAMPLE_C_B_O_V4_V4_gfx11	= 20679,
    IMAGE_SAMPLE_C_B_O_V4_V4_gfx12	= 20680,
    IMAGE_SAMPLE_C_B_O_V4_V4_nsa_gfx10	= 20681,
    IMAGE_SAMPLE_C_B_O_V4_V4_nsa_gfx11	= 20682,
    IMAGE_SAMPLE_C_B_O_V4_V5	= 20683,
    IMAGE_SAMPLE_C_B_O_V4_V5_gfx10	= 20684,
    IMAGE_SAMPLE_C_B_O_V4_V5_gfx11	= 20685,
    IMAGE_SAMPLE_C_B_O_V4_V5_gfx12	= 20686,
    IMAGE_SAMPLE_C_B_O_V4_V5_nsa_gfx10	= 20687,
    IMAGE_SAMPLE_C_B_O_V4_V5_nsa_gfx11	= 20688,
    IMAGE_SAMPLE_C_B_O_V4_V6	= 20689,
    IMAGE_SAMPLE_C_B_O_V4_V6_gfx10	= 20690,
    IMAGE_SAMPLE_C_B_O_V4_V6_gfx11	= 20691,
    IMAGE_SAMPLE_C_B_O_V4_V6_gfx12	= 20692,
    IMAGE_SAMPLE_C_B_O_V4_V6_nsa_gfx10	= 20693,
    IMAGE_SAMPLE_C_B_O_V4_V6_nsa_gfx11	= 20694,
    IMAGE_SAMPLE_C_B_O_V4_V8	= 20695,
    IMAGE_SAMPLE_C_B_O_V4_V8_gfx10	= 20696,
    IMAGE_SAMPLE_C_B_O_V4_V8_gfx11	= 20697,
    IMAGE_SAMPLE_C_B_O_V5_V4	= 20698,
    IMAGE_SAMPLE_C_B_O_V5_V4_gfx10	= 20699,
    IMAGE_SAMPLE_C_B_O_V5_V4_gfx11	= 20700,
    IMAGE_SAMPLE_C_B_O_V5_V4_gfx12	= 20701,
    IMAGE_SAMPLE_C_B_O_V5_V4_nsa_gfx10	= 20702,
    IMAGE_SAMPLE_C_B_O_V5_V4_nsa_gfx11	= 20703,
    IMAGE_SAMPLE_C_B_O_V5_V5	= 20704,
    IMAGE_SAMPLE_C_B_O_V5_V5_gfx10	= 20705,
    IMAGE_SAMPLE_C_B_O_V5_V5_gfx11	= 20706,
    IMAGE_SAMPLE_C_B_O_V5_V5_gfx12	= 20707,
    IMAGE_SAMPLE_C_B_O_V5_V5_nsa_gfx10	= 20708,
    IMAGE_SAMPLE_C_B_O_V5_V5_nsa_gfx11	= 20709,
    IMAGE_SAMPLE_C_B_O_V5_V6	= 20710,
    IMAGE_SAMPLE_C_B_O_V5_V6_gfx10	= 20711,
    IMAGE_SAMPLE_C_B_O_V5_V6_gfx11	= 20712,
    IMAGE_SAMPLE_C_B_O_V5_V6_gfx12	= 20713,
    IMAGE_SAMPLE_C_B_O_V5_V6_nsa_gfx10	= 20714,
    IMAGE_SAMPLE_C_B_O_V5_V6_nsa_gfx11	= 20715,
    IMAGE_SAMPLE_C_B_O_V5_V8	= 20716,
    IMAGE_SAMPLE_C_B_O_V5_V8_gfx10	= 20717,
    IMAGE_SAMPLE_C_B_O_V5_V8_gfx11	= 20718,
    IMAGE_SAMPLE_C_B_V1_V3	= 20719,
    IMAGE_SAMPLE_C_B_V1_V3_gfx10	= 20720,
    IMAGE_SAMPLE_C_B_V1_V3_gfx11	= 20721,
    IMAGE_SAMPLE_C_B_V1_V3_gfx12	= 20722,
    IMAGE_SAMPLE_C_B_V1_V3_nsa_gfx10	= 20723,
    IMAGE_SAMPLE_C_B_V1_V3_nsa_gfx11	= 20724,
    IMAGE_SAMPLE_C_B_V1_V4	= 20725,
    IMAGE_SAMPLE_C_B_V1_V4_gfx10	= 20726,
    IMAGE_SAMPLE_C_B_V1_V4_gfx11	= 20727,
    IMAGE_SAMPLE_C_B_V1_V4_gfx12	= 20728,
    IMAGE_SAMPLE_C_B_V1_V4_nsa_gfx10	= 20729,
    IMAGE_SAMPLE_C_B_V1_V4_nsa_gfx11	= 20730,
    IMAGE_SAMPLE_C_B_V1_V5	= 20731,
    IMAGE_SAMPLE_C_B_V1_V5_gfx10	= 20732,
    IMAGE_SAMPLE_C_B_V1_V5_gfx11	= 20733,
    IMAGE_SAMPLE_C_B_V1_V5_gfx12	= 20734,
    IMAGE_SAMPLE_C_B_V1_V5_nsa_gfx10	= 20735,
    IMAGE_SAMPLE_C_B_V1_V5_nsa_gfx11	= 20736,
    IMAGE_SAMPLE_C_B_V1_V8	= 20737,
    IMAGE_SAMPLE_C_B_V1_V8_gfx10	= 20738,
    IMAGE_SAMPLE_C_B_V1_V8_gfx11	= 20739,
    IMAGE_SAMPLE_C_B_V2_V3	= 20740,
    IMAGE_SAMPLE_C_B_V2_V3_gfx10	= 20741,
    IMAGE_SAMPLE_C_B_V2_V3_gfx11	= 20742,
    IMAGE_SAMPLE_C_B_V2_V3_gfx12	= 20743,
    IMAGE_SAMPLE_C_B_V2_V3_nsa_gfx10	= 20744,
    IMAGE_SAMPLE_C_B_V2_V3_nsa_gfx11	= 20745,
    IMAGE_SAMPLE_C_B_V2_V4	= 20746,
    IMAGE_SAMPLE_C_B_V2_V4_gfx10	= 20747,
    IMAGE_SAMPLE_C_B_V2_V4_gfx11	= 20748,
    IMAGE_SAMPLE_C_B_V2_V4_gfx12	= 20749,
    IMAGE_SAMPLE_C_B_V2_V4_nsa_gfx10	= 20750,
    IMAGE_SAMPLE_C_B_V2_V4_nsa_gfx11	= 20751,
    IMAGE_SAMPLE_C_B_V2_V5	= 20752,
    IMAGE_SAMPLE_C_B_V2_V5_gfx10	= 20753,
    IMAGE_SAMPLE_C_B_V2_V5_gfx11	= 20754,
    IMAGE_SAMPLE_C_B_V2_V5_gfx12	= 20755,
    IMAGE_SAMPLE_C_B_V2_V5_nsa_gfx10	= 20756,
    IMAGE_SAMPLE_C_B_V2_V5_nsa_gfx11	= 20757,
    IMAGE_SAMPLE_C_B_V2_V8	= 20758,
    IMAGE_SAMPLE_C_B_V2_V8_gfx10	= 20759,
    IMAGE_SAMPLE_C_B_V2_V8_gfx11	= 20760,
    IMAGE_SAMPLE_C_B_V3_V3	= 20761,
    IMAGE_SAMPLE_C_B_V3_V3_gfx10	= 20762,
    IMAGE_SAMPLE_C_B_V3_V3_gfx11	= 20763,
    IMAGE_SAMPLE_C_B_V3_V3_gfx12	= 20764,
    IMAGE_SAMPLE_C_B_V3_V3_nsa_gfx10	= 20765,
    IMAGE_SAMPLE_C_B_V3_V3_nsa_gfx11	= 20766,
    IMAGE_SAMPLE_C_B_V3_V4	= 20767,
    IMAGE_SAMPLE_C_B_V3_V4_gfx10	= 20768,
    IMAGE_SAMPLE_C_B_V3_V4_gfx11	= 20769,
    IMAGE_SAMPLE_C_B_V3_V4_gfx12	= 20770,
    IMAGE_SAMPLE_C_B_V3_V4_nsa_gfx10	= 20771,
    IMAGE_SAMPLE_C_B_V3_V4_nsa_gfx11	= 20772,
    IMAGE_SAMPLE_C_B_V3_V5	= 20773,
    IMAGE_SAMPLE_C_B_V3_V5_gfx10	= 20774,
    IMAGE_SAMPLE_C_B_V3_V5_gfx11	= 20775,
    IMAGE_SAMPLE_C_B_V3_V5_gfx12	= 20776,
    IMAGE_SAMPLE_C_B_V3_V5_nsa_gfx10	= 20777,
    IMAGE_SAMPLE_C_B_V3_V5_nsa_gfx11	= 20778,
    IMAGE_SAMPLE_C_B_V3_V8	= 20779,
    IMAGE_SAMPLE_C_B_V3_V8_gfx10	= 20780,
    IMAGE_SAMPLE_C_B_V3_V8_gfx11	= 20781,
    IMAGE_SAMPLE_C_B_V4_V3	= 20782,
    IMAGE_SAMPLE_C_B_V4_V3_gfx10	= 20783,
    IMAGE_SAMPLE_C_B_V4_V3_gfx11	= 20784,
    IMAGE_SAMPLE_C_B_V4_V3_gfx12	= 20785,
    IMAGE_SAMPLE_C_B_V4_V3_nsa_gfx10	= 20786,
    IMAGE_SAMPLE_C_B_V4_V3_nsa_gfx11	= 20787,
    IMAGE_SAMPLE_C_B_V4_V4	= 20788,
    IMAGE_SAMPLE_C_B_V4_V4_gfx10	= 20789,
    IMAGE_SAMPLE_C_B_V4_V4_gfx11	= 20790,
    IMAGE_SAMPLE_C_B_V4_V4_gfx12	= 20791,
    IMAGE_SAMPLE_C_B_V4_V4_nsa_gfx10	= 20792,
    IMAGE_SAMPLE_C_B_V4_V4_nsa_gfx11	= 20793,
    IMAGE_SAMPLE_C_B_V4_V5	= 20794,
    IMAGE_SAMPLE_C_B_V4_V5_gfx10	= 20795,
    IMAGE_SAMPLE_C_B_V4_V5_gfx11	= 20796,
    IMAGE_SAMPLE_C_B_V4_V5_gfx12	= 20797,
    IMAGE_SAMPLE_C_B_V4_V5_nsa_gfx10	= 20798,
    IMAGE_SAMPLE_C_B_V4_V5_nsa_gfx11	= 20799,
    IMAGE_SAMPLE_C_B_V4_V8	= 20800,
    IMAGE_SAMPLE_C_B_V4_V8_gfx10	= 20801,
    IMAGE_SAMPLE_C_B_V4_V8_gfx11	= 20802,
    IMAGE_SAMPLE_C_B_V5_V3	= 20803,
    IMAGE_SAMPLE_C_B_V5_V3_gfx10	= 20804,
    IMAGE_SAMPLE_C_B_V5_V3_gfx11	= 20805,
    IMAGE_SAMPLE_C_B_V5_V3_gfx12	= 20806,
    IMAGE_SAMPLE_C_B_V5_V3_nsa_gfx10	= 20807,
    IMAGE_SAMPLE_C_B_V5_V3_nsa_gfx11	= 20808,
    IMAGE_SAMPLE_C_B_V5_V4	= 20809,
    IMAGE_SAMPLE_C_B_V5_V4_gfx10	= 20810,
    IMAGE_SAMPLE_C_B_V5_V4_gfx11	= 20811,
    IMAGE_SAMPLE_C_B_V5_V4_gfx12	= 20812,
    IMAGE_SAMPLE_C_B_V5_V4_nsa_gfx10	= 20813,
    IMAGE_SAMPLE_C_B_V5_V4_nsa_gfx11	= 20814,
    IMAGE_SAMPLE_C_B_V5_V5	= 20815,
    IMAGE_SAMPLE_C_B_V5_V5_gfx10	= 20816,
    IMAGE_SAMPLE_C_B_V5_V5_gfx11	= 20817,
    IMAGE_SAMPLE_C_B_V5_V5_gfx12	= 20818,
    IMAGE_SAMPLE_C_B_V5_V5_nsa_gfx10	= 20819,
    IMAGE_SAMPLE_C_B_V5_V5_nsa_gfx11	= 20820,
    IMAGE_SAMPLE_C_B_V5_V8	= 20821,
    IMAGE_SAMPLE_C_B_V5_V8_gfx10	= 20822,
    IMAGE_SAMPLE_C_B_V5_V8_gfx11	= 20823,
    IMAGE_SAMPLE_C_CD_CL_G16_V1_V3	= 20824,
    IMAGE_SAMPLE_C_CD_CL_G16_V1_V3_gfx10	= 20825,
    IMAGE_SAMPLE_C_CD_CL_G16_V1_V3_nsa_gfx10	= 20826,
    IMAGE_SAMPLE_C_CD_CL_G16_V1_V4	= 20827,
    IMAGE_SAMPLE_C_CD_CL_G16_V1_V4_gfx10	= 20828,
    IMAGE_SAMPLE_C_CD_CL_G16_V1_V4_nsa_gfx10	= 20829,
    IMAGE_SAMPLE_C_CD_CL_G16_V1_V5	= 20830,
    IMAGE_SAMPLE_C_CD_CL_G16_V1_V5_gfx10	= 20831,
    IMAGE_SAMPLE_C_CD_CL_G16_V1_V5_nsa_gfx10	= 20832,
    IMAGE_SAMPLE_C_CD_CL_G16_V1_V6	= 20833,
    IMAGE_SAMPLE_C_CD_CL_G16_V1_V6_gfx10	= 20834,
    IMAGE_SAMPLE_C_CD_CL_G16_V1_V6_nsa_gfx10	= 20835,
    IMAGE_SAMPLE_C_CD_CL_G16_V1_V7	= 20836,
    IMAGE_SAMPLE_C_CD_CL_G16_V1_V7_gfx10	= 20837,
    IMAGE_SAMPLE_C_CD_CL_G16_V1_V7_nsa_gfx10	= 20838,
    IMAGE_SAMPLE_C_CD_CL_G16_V1_V8	= 20839,
    IMAGE_SAMPLE_C_CD_CL_G16_V1_V8_gfx10	= 20840,
    IMAGE_SAMPLE_C_CD_CL_G16_V1_V8_nsa_gfx10	= 20841,
    IMAGE_SAMPLE_C_CD_CL_G16_V1_V9	= 20842,
    IMAGE_SAMPLE_C_CD_CL_G16_V1_V9_gfx10	= 20843,
    IMAGE_SAMPLE_C_CD_CL_G16_V1_V9_nsa_gfx10	= 20844,
    IMAGE_SAMPLE_C_CD_CL_G16_V2_V3	= 20845,
    IMAGE_SAMPLE_C_CD_CL_G16_V2_V3_gfx10	= 20846,
    IMAGE_SAMPLE_C_CD_CL_G16_V2_V3_nsa_gfx10	= 20847,
    IMAGE_SAMPLE_C_CD_CL_G16_V2_V4	= 20848,
    IMAGE_SAMPLE_C_CD_CL_G16_V2_V4_gfx10	= 20849,
    IMAGE_SAMPLE_C_CD_CL_G16_V2_V4_nsa_gfx10	= 20850,
    IMAGE_SAMPLE_C_CD_CL_G16_V2_V5	= 20851,
    IMAGE_SAMPLE_C_CD_CL_G16_V2_V5_gfx10	= 20852,
    IMAGE_SAMPLE_C_CD_CL_G16_V2_V5_nsa_gfx10	= 20853,
    IMAGE_SAMPLE_C_CD_CL_G16_V2_V6	= 20854,
    IMAGE_SAMPLE_C_CD_CL_G16_V2_V6_gfx10	= 20855,
    IMAGE_SAMPLE_C_CD_CL_G16_V2_V6_nsa_gfx10	= 20856,
    IMAGE_SAMPLE_C_CD_CL_G16_V2_V7	= 20857,
    IMAGE_SAMPLE_C_CD_CL_G16_V2_V7_gfx10	= 20858,
    IMAGE_SAMPLE_C_CD_CL_G16_V2_V7_nsa_gfx10	= 20859,
    IMAGE_SAMPLE_C_CD_CL_G16_V2_V8	= 20860,
    IMAGE_SAMPLE_C_CD_CL_G16_V2_V8_gfx10	= 20861,
    IMAGE_SAMPLE_C_CD_CL_G16_V2_V8_nsa_gfx10	= 20862,
    IMAGE_SAMPLE_C_CD_CL_G16_V2_V9	= 20863,
    IMAGE_SAMPLE_C_CD_CL_G16_V2_V9_gfx10	= 20864,
    IMAGE_SAMPLE_C_CD_CL_G16_V2_V9_nsa_gfx10	= 20865,
    IMAGE_SAMPLE_C_CD_CL_G16_V3_V3	= 20866,
    IMAGE_SAMPLE_C_CD_CL_G16_V3_V3_gfx10	= 20867,
    IMAGE_SAMPLE_C_CD_CL_G16_V3_V3_nsa_gfx10	= 20868,
    IMAGE_SAMPLE_C_CD_CL_G16_V3_V4	= 20869,
    IMAGE_SAMPLE_C_CD_CL_G16_V3_V4_gfx10	= 20870,
    IMAGE_SAMPLE_C_CD_CL_G16_V3_V4_nsa_gfx10	= 20871,
    IMAGE_SAMPLE_C_CD_CL_G16_V3_V5	= 20872,
    IMAGE_SAMPLE_C_CD_CL_G16_V3_V5_gfx10	= 20873,
    IMAGE_SAMPLE_C_CD_CL_G16_V3_V5_nsa_gfx10	= 20874,
    IMAGE_SAMPLE_C_CD_CL_G16_V3_V6	= 20875,
    IMAGE_SAMPLE_C_CD_CL_G16_V3_V6_gfx10	= 20876,
    IMAGE_SAMPLE_C_CD_CL_G16_V3_V6_nsa_gfx10	= 20877,
    IMAGE_SAMPLE_C_CD_CL_G16_V3_V7	= 20878,
    IMAGE_SAMPLE_C_CD_CL_G16_V3_V7_gfx10	= 20879,
    IMAGE_SAMPLE_C_CD_CL_G16_V3_V7_nsa_gfx10	= 20880,
    IMAGE_SAMPLE_C_CD_CL_G16_V3_V8	= 20881,
    IMAGE_SAMPLE_C_CD_CL_G16_V3_V8_gfx10	= 20882,
    IMAGE_SAMPLE_C_CD_CL_G16_V3_V8_nsa_gfx10	= 20883,
    IMAGE_SAMPLE_C_CD_CL_G16_V3_V9	= 20884,
    IMAGE_SAMPLE_C_CD_CL_G16_V3_V9_gfx10	= 20885,
    IMAGE_SAMPLE_C_CD_CL_G16_V3_V9_nsa_gfx10	= 20886,
    IMAGE_SAMPLE_C_CD_CL_G16_V4_V3	= 20887,
    IMAGE_SAMPLE_C_CD_CL_G16_V4_V3_gfx10	= 20888,
    IMAGE_SAMPLE_C_CD_CL_G16_V4_V3_nsa_gfx10	= 20889,
    IMAGE_SAMPLE_C_CD_CL_G16_V4_V4	= 20890,
    IMAGE_SAMPLE_C_CD_CL_G16_V4_V4_gfx10	= 20891,
    IMAGE_SAMPLE_C_CD_CL_G16_V4_V4_nsa_gfx10	= 20892,
    IMAGE_SAMPLE_C_CD_CL_G16_V4_V5	= 20893,
    IMAGE_SAMPLE_C_CD_CL_G16_V4_V5_gfx10	= 20894,
    IMAGE_SAMPLE_C_CD_CL_G16_V4_V5_nsa_gfx10	= 20895,
    IMAGE_SAMPLE_C_CD_CL_G16_V4_V6	= 20896,
    IMAGE_SAMPLE_C_CD_CL_G16_V4_V6_gfx10	= 20897,
    IMAGE_SAMPLE_C_CD_CL_G16_V4_V6_nsa_gfx10	= 20898,
    IMAGE_SAMPLE_C_CD_CL_G16_V4_V7	= 20899,
    IMAGE_SAMPLE_C_CD_CL_G16_V4_V7_gfx10	= 20900,
    IMAGE_SAMPLE_C_CD_CL_G16_V4_V7_nsa_gfx10	= 20901,
    IMAGE_SAMPLE_C_CD_CL_G16_V4_V8	= 20902,
    IMAGE_SAMPLE_C_CD_CL_G16_V4_V8_gfx10	= 20903,
    IMAGE_SAMPLE_C_CD_CL_G16_V4_V8_nsa_gfx10	= 20904,
    IMAGE_SAMPLE_C_CD_CL_G16_V4_V9	= 20905,
    IMAGE_SAMPLE_C_CD_CL_G16_V4_V9_gfx10	= 20906,
    IMAGE_SAMPLE_C_CD_CL_G16_V4_V9_nsa_gfx10	= 20907,
    IMAGE_SAMPLE_C_CD_CL_G16_V5_V3	= 20908,
    IMAGE_SAMPLE_C_CD_CL_G16_V5_V3_gfx10	= 20909,
    IMAGE_SAMPLE_C_CD_CL_G16_V5_V3_nsa_gfx10	= 20910,
    IMAGE_SAMPLE_C_CD_CL_G16_V5_V4	= 20911,
    IMAGE_SAMPLE_C_CD_CL_G16_V5_V4_gfx10	= 20912,
    IMAGE_SAMPLE_C_CD_CL_G16_V5_V4_nsa_gfx10	= 20913,
    IMAGE_SAMPLE_C_CD_CL_G16_V5_V5	= 20914,
    IMAGE_SAMPLE_C_CD_CL_G16_V5_V5_gfx10	= 20915,
    IMAGE_SAMPLE_C_CD_CL_G16_V5_V5_nsa_gfx10	= 20916,
    IMAGE_SAMPLE_C_CD_CL_G16_V5_V6	= 20917,
    IMAGE_SAMPLE_C_CD_CL_G16_V5_V6_gfx10	= 20918,
    IMAGE_SAMPLE_C_CD_CL_G16_V5_V6_nsa_gfx10	= 20919,
    IMAGE_SAMPLE_C_CD_CL_G16_V5_V7	= 20920,
    IMAGE_SAMPLE_C_CD_CL_G16_V5_V7_gfx10	= 20921,
    IMAGE_SAMPLE_C_CD_CL_G16_V5_V7_nsa_gfx10	= 20922,
    IMAGE_SAMPLE_C_CD_CL_G16_V5_V8	= 20923,
    IMAGE_SAMPLE_C_CD_CL_G16_V5_V8_gfx10	= 20924,
    IMAGE_SAMPLE_C_CD_CL_G16_V5_V8_nsa_gfx10	= 20925,
    IMAGE_SAMPLE_C_CD_CL_G16_V5_V9	= 20926,
    IMAGE_SAMPLE_C_CD_CL_G16_V5_V9_gfx10	= 20927,
    IMAGE_SAMPLE_C_CD_CL_G16_V5_V9_nsa_gfx10	= 20928,
    IMAGE_SAMPLE_C_CD_CL_O_G16_V1_V10	= 20929,
    IMAGE_SAMPLE_C_CD_CL_O_G16_V1_V10_gfx10	= 20930,
    IMAGE_SAMPLE_C_CD_CL_O_G16_V1_V10_nsa_gfx10	= 20931,
    IMAGE_SAMPLE_C_CD_CL_O_G16_V1_V4	= 20932,
    IMAGE_SAMPLE_C_CD_CL_O_G16_V1_V4_gfx10	= 20933,
    IMAGE_SAMPLE_C_CD_CL_O_G16_V1_V4_nsa_gfx10	= 20934,
    IMAGE_SAMPLE_C_CD_CL_O_G16_V1_V5	= 20935,
    IMAGE_SAMPLE_C_CD_CL_O_G16_V1_V5_gfx10	= 20936,
    IMAGE_SAMPLE_C_CD_CL_O_G16_V1_V5_nsa_gfx10	= 20937,
    IMAGE_SAMPLE_C_CD_CL_O_G16_V1_V6	= 20938,
    IMAGE_SAMPLE_C_CD_CL_O_G16_V1_V6_gfx10	= 20939,
    IMAGE_SAMPLE_C_CD_CL_O_G16_V1_V6_nsa_gfx10	= 20940,
    IMAGE_SAMPLE_C_CD_CL_O_G16_V1_V7	= 20941,
    IMAGE_SAMPLE_C_CD_CL_O_G16_V1_V7_gfx10	= 20942,
    IMAGE_SAMPLE_C_CD_CL_O_G16_V1_V7_nsa_gfx10	= 20943,
    IMAGE_SAMPLE_C_CD_CL_O_G16_V1_V8	= 20944,
    IMAGE_SAMPLE_C_CD_CL_O_G16_V1_V8_gfx10	= 20945,
    IMAGE_SAMPLE_C_CD_CL_O_G16_V1_V8_nsa_gfx10	= 20946,
    IMAGE_SAMPLE_C_CD_CL_O_G16_V1_V9	= 20947,
    IMAGE_SAMPLE_C_CD_CL_O_G16_V1_V9_gfx10	= 20948,
    IMAGE_SAMPLE_C_CD_CL_O_G16_V1_V9_nsa_gfx10	= 20949,
    IMAGE_SAMPLE_C_CD_CL_O_G16_V2_V10	= 20950,
    IMAGE_SAMPLE_C_CD_CL_O_G16_V2_V10_gfx10	= 20951,
    IMAGE_SAMPLE_C_CD_CL_O_G16_V2_V10_nsa_gfx10	= 20952,
    IMAGE_SAMPLE_C_CD_CL_O_G16_V2_V4	= 20953,
    IMAGE_SAMPLE_C_CD_CL_O_G16_V2_V4_gfx10	= 20954,
    IMAGE_SAMPLE_C_CD_CL_O_G16_V2_V4_nsa_gfx10	= 20955,
    IMAGE_SAMPLE_C_CD_CL_O_G16_V2_V5	= 20956,
    IMAGE_SAMPLE_C_CD_CL_O_G16_V2_V5_gfx10	= 20957,
    IMAGE_SAMPLE_C_CD_CL_O_G16_V2_V5_nsa_gfx10	= 20958,
    IMAGE_SAMPLE_C_CD_CL_O_G16_V2_V6	= 20959,
    IMAGE_SAMPLE_C_CD_CL_O_G16_V2_V6_gfx10	= 20960,
    IMAGE_SAMPLE_C_CD_CL_O_G16_V2_V6_nsa_gfx10	= 20961,
    IMAGE_SAMPLE_C_CD_CL_O_G16_V2_V7	= 20962,
    IMAGE_SAMPLE_C_CD_CL_O_G16_V2_V7_gfx10	= 20963,
    IMAGE_SAMPLE_C_CD_CL_O_G16_V2_V7_nsa_gfx10	= 20964,
    IMAGE_SAMPLE_C_CD_CL_O_G16_V2_V8	= 20965,
    IMAGE_SAMPLE_C_CD_CL_O_G16_V2_V8_gfx10	= 20966,
    IMAGE_SAMPLE_C_CD_CL_O_G16_V2_V8_nsa_gfx10	= 20967,
    IMAGE_SAMPLE_C_CD_CL_O_G16_V2_V9	= 20968,
    IMAGE_SAMPLE_C_CD_CL_O_G16_V2_V9_gfx10	= 20969,
    IMAGE_SAMPLE_C_CD_CL_O_G16_V2_V9_nsa_gfx10	= 20970,
    IMAGE_SAMPLE_C_CD_CL_O_G16_V3_V10	= 20971,
    IMAGE_SAMPLE_C_CD_CL_O_G16_V3_V10_gfx10	= 20972,
    IMAGE_SAMPLE_C_CD_CL_O_G16_V3_V10_nsa_gfx10	= 20973,
    IMAGE_SAMPLE_C_CD_CL_O_G16_V3_V4	= 20974,
    IMAGE_SAMPLE_C_CD_CL_O_G16_V3_V4_gfx10	= 20975,
    IMAGE_SAMPLE_C_CD_CL_O_G16_V3_V4_nsa_gfx10	= 20976,
    IMAGE_SAMPLE_C_CD_CL_O_G16_V3_V5	= 20977,
    IMAGE_SAMPLE_C_CD_CL_O_G16_V3_V5_gfx10	= 20978,
    IMAGE_SAMPLE_C_CD_CL_O_G16_V3_V5_nsa_gfx10	= 20979,
    IMAGE_SAMPLE_C_CD_CL_O_G16_V3_V6	= 20980,
    IMAGE_SAMPLE_C_CD_CL_O_G16_V3_V6_gfx10	= 20981,
    IMAGE_SAMPLE_C_CD_CL_O_G16_V3_V6_nsa_gfx10	= 20982,
    IMAGE_SAMPLE_C_CD_CL_O_G16_V3_V7	= 20983,
    IMAGE_SAMPLE_C_CD_CL_O_G16_V3_V7_gfx10	= 20984,
    IMAGE_SAMPLE_C_CD_CL_O_G16_V3_V7_nsa_gfx10	= 20985,
    IMAGE_SAMPLE_C_CD_CL_O_G16_V3_V8	= 20986,
    IMAGE_SAMPLE_C_CD_CL_O_G16_V3_V8_gfx10	= 20987,
    IMAGE_SAMPLE_C_CD_CL_O_G16_V3_V8_nsa_gfx10	= 20988,
    IMAGE_SAMPLE_C_CD_CL_O_G16_V3_V9	= 20989,
    IMAGE_SAMPLE_C_CD_CL_O_G16_V3_V9_gfx10	= 20990,
    IMAGE_SAMPLE_C_CD_CL_O_G16_V3_V9_nsa_gfx10	= 20991,
    IMAGE_SAMPLE_C_CD_CL_O_G16_V4_V10	= 20992,
    IMAGE_SAMPLE_C_CD_CL_O_G16_V4_V10_gfx10	= 20993,
    IMAGE_SAMPLE_C_CD_CL_O_G16_V4_V10_nsa_gfx10	= 20994,
    IMAGE_SAMPLE_C_CD_CL_O_G16_V4_V4	= 20995,
    IMAGE_SAMPLE_C_CD_CL_O_G16_V4_V4_gfx10	= 20996,
    IMAGE_SAMPLE_C_CD_CL_O_G16_V4_V4_nsa_gfx10	= 20997,
    IMAGE_SAMPLE_C_CD_CL_O_G16_V4_V5	= 20998,
    IMAGE_SAMPLE_C_CD_CL_O_G16_V4_V5_gfx10	= 20999,
    IMAGE_SAMPLE_C_CD_CL_O_G16_V4_V5_nsa_gfx10	= 21000,
    IMAGE_SAMPLE_C_CD_CL_O_G16_V4_V6	= 21001,
    IMAGE_SAMPLE_C_CD_CL_O_G16_V4_V6_gfx10	= 21002,
    IMAGE_SAMPLE_C_CD_CL_O_G16_V4_V6_nsa_gfx10	= 21003,
    IMAGE_SAMPLE_C_CD_CL_O_G16_V4_V7	= 21004,
    IMAGE_SAMPLE_C_CD_CL_O_G16_V4_V7_gfx10	= 21005,
    IMAGE_SAMPLE_C_CD_CL_O_G16_V4_V7_nsa_gfx10	= 21006,
    IMAGE_SAMPLE_C_CD_CL_O_G16_V4_V8	= 21007,
    IMAGE_SAMPLE_C_CD_CL_O_G16_V4_V8_gfx10	= 21008,
    IMAGE_SAMPLE_C_CD_CL_O_G16_V4_V8_nsa_gfx10	= 21009,
    IMAGE_SAMPLE_C_CD_CL_O_G16_V4_V9	= 21010,
    IMAGE_SAMPLE_C_CD_CL_O_G16_V4_V9_gfx10	= 21011,
    IMAGE_SAMPLE_C_CD_CL_O_G16_V4_V9_nsa_gfx10	= 21012,
    IMAGE_SAMPLE_C_CD_CL_O_G16_V5_V10	= 21013,
    IMAGE_SAMPLE_C_CD_CL_O_G16_V5_V10_gfx10	= 21014,
    IMAGE_SAMPLE_C_CD_CL_O_G16_V5_V10_nsa_gfx10	= 21015,
    IMAGE_SAMPLE_C_CD_CL_O_G16_V5_V4	= 21016,
    IMAGE_SAMPLE_C_CD_CL_O_G16_V5_V4_gfx10	= 21017,
    IMAGE_SAMPLE_C_CD_CL_O_G16_V5_V4_nsa_gfx10	= 21018,
    IMAGE_SAMPLE_C_CD_CL_O_G16_V5_V5	= 21019,
    IMAGE_SAMPLE_C_CD_CL_O_G16_V5_V5_gfx10	= 21020,
    IMAGE_SAMPLE_C_CD_CL_O_G16_V5_V5_nsa_gfx10	= 21021,
    IMAGE_SAMPLE_C_CD_CL_O_G16_V5_V6	= 21022,
    IMAGE_SAMPLE_C_CD_CL_O_G16_V5_V6_gfx10	= 21023,
    IMAGE_SAMPLE_C_CD_CL_O_G16_V5_V6_nsa_gfx10	= 21024,
    IMAGE_SAMPLE_C_CD_CL_O_G16_V5_V7	= 21025,
    IMAGE_SAMPLE_C_CD_CL_O_G16_V5_V7_gfx10	= 21026,
    IMAGE_SAMPLE_C_CD_CL_O_G16_V5_V7_nsa_gfx10	= 21027,
    IMAGE_SAMPLE_C_CD_CL_O_G16_V5_V8	= 21028,
    IMAGE_SAMPLE_C_CD_CL_O_G16_V5_V8_gfx10	= 21029,
    IMAGE_SAMPLE_C_CD_CL_O_G16_V5_V8_nsa_gfx10	= 21030,
    IMAGE_SAMPLE_C_CD_CL_O_G16_V5_V9	= 21031,
    IMAGE_SAMPLE_C_CD_CL_O_G16_V5_V9_gfx10	= 21032,
    IMAGE_SAMPLE_C_CD_CL_O_G16_V5_V9_nsa_gfx10	= 21033,
    IMAGE_SAMPLE_C_CD_CL_O_V1_V10	= 21034,
    IMAGE_SAMPLE_C_CD_CL_O_V1_V10_gfx10	= 21035,
    IMAGE_SAMPLE_C_CD_CL_O_V1_V10_nsa_gfx10	= 21036,
    IMAGE_SAMPLE_C_CD_CL_O_V1_V11	= 21037,
    IMAGE_SAMPLE_C_CD_CL_O_V1_V11_gfx10	= 21038,
    IMAGE_SAMPLE_C_CD_CL_O_V1_V11_nsa_gfx10	= 21039,
    IMAGE_SAMPLE_C_CD_CL_O_V1_V12	= 21040,
    IMAGE_SAMPLE_C_CD_CL_O_V1_V12_gfx10	= 21041,
    IMAGE_SAMPLE_C_CD_CL_O_V1_V12_nsa_gfx10	= 21042,
    IMAGE_SAMPLE_C_CD_CL_O_V1_V4	= 21043,
    IMAGE_SAMPLE_C_CD_CL_O_V1_V4_gfx10	= 21044,
    IMAGE_SAMPLE_C_CD_CL_O_V1_V4_nsa_gfx10	= 21045,
    IMAGE_SAMPLE_C_CD_CL_O_V1_V5	= 21046,
    IMAGE_SAMPLE_C_CD_CL_O_V1_V5_gfx10	= 21047,
    IMAGE_SAMPLE_C_CD_CL_O_V1_V5_nsa_gfx10	= 21048,
    IMAGE_SAMPLE_C_CD_CL_O_V1_V6	= 21049,
    IMAGE_SAMPLE_C_CD_CL_O_V1_V6_gfx10	= 21050,
    IMAGE_SAMPLE_C_CD_CL_O_V1_V6_nsa_gfx10	= 21051,
    IMAGE_SAMPLE_C_CD_CL_O_V1_V7	= 21052,
    IMAGE_SAMPLE_C_CD_CL_O_V1_V7_gfx10	= 21053,
    IMAGE_SAMPLE_C_CD_CL_O_V1_V7_nsa_gfx10	= 21054,
    IMAGE_SAMPLE_C_CD_CL_O_V1_V8	= 21055,
    IMAGE_SAMPLE_C_CD_CL_O_V1_V8_gfx10	= 21056,
    IMAGE_SAMPLE_C_CD_CL_O_V1_V8_nsa_gfx10	= 21057,
    IMAGE_SAMPLE_C_CD_CL_O_V1_V9	= 21058,
    IMAGE_SAMPLE_C_CD_CL_O_V1_V9_gfx10	= 21059,
    IMAGE_SAMPLE_C_CD_CL_O_V1_V9_nsa_gfx10	= 21060,
    IMAGE_SAMPLE_C_CD_CL_O_V2_V10	= 21061,
    IMAGE_SAMPLE_C_CD_CL_O_V2_V10_gfx10	= 21062,
    IMAGE_SAMPLE_C_CD_CL_O_V2_V10_nsa_gfx10	= 21063,
    IMAGE_SAMPLE_C_CD_CL_O_V2_V11	= 21064,
    IMAGE_SAMPLE_C_CD_CL_O_V2_V11_gfx10	= 21065,
    IMAGE_SAMPLE_C_CD_CL_O_V2_V11_nsa_gfx10	= 21066,
    IMAGE_SAMPLE_C_CD_CL_O_V2_V12	= 21067,
    IMAGE_SAMPLE_C_CD_CL_O_V2_V12_gfx10	= 21068,
    IMAGE_SAMPLE_C_CD_CL_O_V2_V12_nsa_gfx10	= 21069,
    IMAGE_SAMPLE_C_CD_CL_O_V2_V4	= 21070,
    IMAGE_SAMPLE_C_CD_CL_O_V2_V4_gfx10	= 21071,
    IMAGE_SAMPLE_C_CD_CL_O_V2_V4_nsa_gfx10	= 21072,
    IMAGE_SAMPLE_C_CD_CL_O_V2_V5	= 21073,
    IMAGE_SAMPLE_C_CD_CL_O_V2_V5_gfx10	= 21074,
    IMAGE_SAMPLE_C_CD_CL_O_V2_V5_nsa_gfx10	= 21075,
    IMAGE_SAMPLE_C_CD_CL_O_V2_V6	= 21076,
    IMAGE_SAMPLE_C_CD_CL_O_V2_V6_gfx10	= 21077,
    IMAGE_SAMPLE_C_CD_CL_O_V2_V6_nsa_gfx10	= 21078,
    IMAGE_SAMPLE_C_CD_CL_O_V2_V7	= 21079,
    IMAGE_SAMPLE_C_CD_CL_O_V2_V7_gfx10	= 21080,
    IMAGE_SAMPLE_C_CD_CL_O_V2_V7_nsa_gfx10	= 21081,
    IMAGE_SAMPLE_C_CD_CL_O_V2_V8	= 21082,
    IMAGE_SAMPLE_C_CD_CL_O_V2_V8_gfx10	= 21083,
    IMAGE_SAMPLE_C_CD_CL_O_V2_V8_nsa_gfx10	= 21084,
    IMAGE_SAMPLE_C_CD_CL_O_V2_V9	= 21085,
    IMAGE_SAMPLE_C_CD_CL_O_V2_V9_gfx10	= 21086,
    IMAGE_SAMPLE_C_CD_CL_O_V2_V9_nsa_gfx10	= 21087,
    IMAGE_SAMPLE_C_CD_CL_O_V3_V10	= 21088,
    IMAGE_SAMPLE_C_CD_CL_O_V3_V10_gfx10	= 21089,
    IMAGE_SAMPLE_C_CD_CL_O_V3_V10_nsa_gfx10	= 21090,
    IMAGE_SAMPLE_C_CD_CL_O_V3_V11	= 21091,
    IMAGE_SAMPLE_C_CD_CL_O_V3_V11_gfx10	= 21092,
    IMAGE_SAMPLE_C_CD_CL_O_V3_V11_nsa_gfx10	= 21093,
    IMAGE_SAMPLE_C_CD_CL_O_V3_V12	= 21094,
    IMAGE_SAMPLE_C_CD_CL_O_V3_V12_gfx10	= 21095,
    IMAGE_SAMPLE_C_CD_CL_O_V3_V12_nsa_gfx10	= 21096,
    IMAGE_SAMPLE_C_CD_CL_O_V3_V4	= 21097,
    IMAGE_SAMPLE_C_CD_CL_O_V3_V4_gfx10	= 21098,
    IMAGE_SAMPLE_C_CD_CL_O_V3_V4_nsa_gfx10	= 21099,
    IMAGE_SAMPLE_C_CD_CL_O_V3_V5	= 21100,
    IMAGE_SAMPLE_C_CD_CL_O_V3_V5_gfx10	= 21101,
    IMAGE_SAMPLE_C_CD_CL_O_V3_V5_nsa_gfx10	= 21102,
    IMAGE_SAMPLE_C_CD_CL_O_V3_V6	= 21103,
    IMAGE_SAMPLE_C_CD_CL_O_V3_V6_gfx10	= 21104,
    IMAGE_SAMPLE_C_CD_CL_O_V3_V6_nsa_gfx10	= 21105,
    IMAGE_SAMPLE_C_CD_CL_O_V3_V7	= 21106,
    IMAGE_SAMPLE_C_CD_CL_O_V3_V7_gfx10	= 21107,
    IMAGE_SAMPLE_C_CD_CL_O_V3_V7_nsa_gfx10	= 21108,
    IMAGE_SAMPLE_C_CD_CL_O_V3_V8	= 21109,
    IMAGE_SAMPLE_C_CD_CL_O_V3_V8_gfx10	= 21110,
    IMAGE_SAMPLE_C_CD_CL_O_V3_V8_nsa_gfx10	= 21111,
    IMAGE_SAMPLE_C_CD_CL_O_V3_V9	= 21112,
    IMAGE_SAMPLE_C_CD_CL_O_V3_V9_gfx10	= 21113,
    IMAGE_SAMPLE_C_CD_CL_O_V3_V9_nsa_gfx10	= 21114,
    IMAGE_SAMPLE_C_CD_CL_O_V4_V10	= 21115,
    IMAGE_SAMPLE_C_CD_CL_O_V4_V10_gfx10	= 21116,
    IMAGE_SAMPLE_C_CD_CL_O_V4_V10_nsa_gfx10	= 21117,
    IMAGE_SAMPLE_C_CD_CL_O_V4_V11	= 21118,
    IMAGE_SAMPLE_C_CD_CL_O_V4_V11_gfx10	= 21119,
    IMAGE_SAMPLE_C_CD_CL_O_V4_V11_nsa_gfx10	= 21120,
    IMAGE_SAMPLE_C_CD_CL_O_V4_V12	= 21121,
    IMAGE_SAMPLE_C_CD_CL_O_V4_V12_gfx10	= 21122,
    IMAGE_SAMPLE_C_CD_CL_O_V4_V12_nsa_gfx10	= 21123,
    IMAGE_SAMPLE_C_CD_CL_O_V4_V4	= 21124,
    IMAGE_SAMPLE_C_CD_CL_O_V4_V4_gfx10	= 21125,
    IMAGE_SAMPLE_C_CD_CL_O_V4_V4_nsa_gfx10	= 21126,
    IMAGE_SAMPLE_C_CD_CL_O_V4_V5	= 21127,
    IMAGE_SAMPLE_C_CD_CL_O_V4_V5_gfx10	= 21128,
    IMAGE_SAMPLE_C_CD_CL_O_V4_V5_nsa_gfx10	= 21129,
    IMAGE_SAMPLE_C_CD_CL_O_V4_V6	= 21130,
    IMAGE_SAMPLE_C_CD_CL_O_V4_V6_gfx10	= 21131,
    IMAGE_SAMPLE_C_CD_CL_O_V4_V6_nsa_gfx10	= 21132,
    IMAGE_SAMPLE_C_CD_CL_O_V4_V7	= 21133,
    IMAGE_SAMPLE_C_CD_CL_O_V4_V7_gfx10	= 21134,
    IMAGE_SAMPLE_C_CD_CL_O_V4_V7_nsa_gfx10	= 21135,
    IMAGE_SAMPLE_C_CD_CL_O_V4_V8	= 21136,
    IMAGE_SAMPLE_C_CD_CL_O_V4_V8_gfx10	= 21137,
    IMAGE_SAMPLE_C_CD_CL_O_V4_V8_nsa_gfx10	= 21138,
    IMAGE_SAMPLE_C_CD_CL_O_V4_V9	= 21139,
    IMAGE_SAMPLE_C_CD_CL_O_V4_V9_gfx10	= 21140,
    IMAGE_SAMPLE_C_CD_CL_O_V4_V9_nsa_gfx10	= 21141,
    IMAGE_SAMPLE_C_CD_CL_O_V5_V10	= 21142,
    IMAGE_SAMPLE_C_CD_CL_O_V5_V10_gfx10	= 21143,
    IMAGE_SAMPLE_C_CD_CL_O_V5_V10_nsa_gfx10	= 21144,
    IMAGE_SAMPLE_C_CD_CL_O_V5_V11	= 21145,
    IMAGE_SAMPLE_C_CD_CL_O_V5_V11_gfx10	= 21146,
    IMAGE_SAMPLE_C_CD_CL_O_V5_V11_nsa_gfx10	= 21147,
    IMAGE_SAMPLE_C_CD_CL_O_V5_V12	= 21148,
    IMAGE_SAMPLE_C_CD_CL_O_V5_V12_gfx10	= 21149,
    IMAGE_SAMPLE_C_CD_CL_O_V5_V12_nsa_gfx10	= 21150,
    IMAGE_SAMPLE_C_CD_CL_O_V5_V4	= 21151,
    IMAGE_SAMPLE_C_CD_CL_O_V5_V4_gfx10	= 21152,
    IMAGE_SAMPLE_C_CD_CL_O_V5_V4_nsa_gfx10	= 21153,
    IMAGE_SAMPLE_C_CD_CL_O_V5_V5	= 21154,
    IMAGE_SAMPLE_C_CD_CL_O_V5_V5_gfx10	= 21155,
    IMAGE_SAMPLE_C_CD_CL_O_V5_V5_nsa_gfx10	= 21156,
    IMAGE_SAMPLE_C_CD_CL_O_V5_V6	= 21157,
    IMAGE_SAMPLE_C_CD_CL_O_V5_V6_gfx10	= 21158,
    IMAGE_SAMPLE_C_CD_CL_O_V5_V6_nsa_gfx10	= 21159,
    IMAGE_SAMPLE_C_CD_CL_O_V5_V7	= 21160,
    IMAGE_SAMPLE_C_CD_CL_O_V5_V7_gfx10	= 21161,
    IMAGE_SAMPLE_C_CD_CL_O_V5_V7_nsa_gfx10	= 21162,
    IMAGE_SAMPLE_C_CD_CL_O_V5_V8	= 21163,
    IMAGE_SAMPLE_C_CD_CL_O_V5_V8_gfx10	= 21164,
    IMAGE_SAMPLE_C_CD_CL_O_V5_V8_nsa_gfx10	= 21165,
    IMAGE_SAMPLE_C_CD_CL_O_V5_V9	= 21166,
    IMAGE_SAMPLE_C_CD_CL_O_V5_V9_gfx10	= 21167,
    IMAGE_SAMPLE_C_CD_CL_O_V5_V9_nsa_gfx10	= 21168,
    IMAGE_SAMPLE_C_CD_CL_V1_V10	= 21169,
    IMAGE_SAMPLE_C_CD_CL_V1_V10_gfx10	= 21170,
    IMAGE_SAMPLE_C_CD_CL_V1_V10_nsa_gfx10	= 21171,
    IMAGE_SAMPLE_C_CD_CL_V1_V11	= 21172,
    IMAGE_SAMPLE_C_CD_CL_V1_V11_gfx10	= 21173,
    IMAGE_SAMPLE_C_CD_CL_V1_V11_nsa_gfx10	= 21174,
    IMAGE_SAMPLE_C_CD_CL_V1_V3	= 21175,
    IMAGE_SAMPLE_C_CD_CL_V1_V3_gfx10	= 21176,
    IMAGE_SAMPLE_C_CD_CL_V1_V3_nsa_gfx10	= 21177,
    IMAGE_SAMPLE_C_CD_CL_V1_V4	= 21178,
    IMAGE_SAMPLE_C_CD_CL_V1_V4_gfx10	= 21179,
    IMAGE_SAMPLE_C_CD_CL_V1_V4_nsa_gfx10	= 21180,
    IMAGE_SAMPLE_C_CD_CL_V1_V5	= 21181,
    IMAGE_SAMPLE_C_CD_CL_V1_V5_gfx10	= 21182,
    IMAGE_SAMPLE_C_CD_CL_V1_V5_nsa_gfx10	= 21183,
    IMAGE_SAMPLE_C_CD_CL_V1_V6	= 21184,
    IMAGE_SAMPLE_C_CD_CL_V1_V6_gfx10	= 21185,
    IMAGE_SAMPLE_C_CD_CL_V1_V6_nsa_gfx10	= 21186,
    IMAGE_SAMPLE_C_CD_CL_V1_V7	= 21187,
    IMAGE_SAMPLE_C_CD_CL_V1_V7_gfx10	= 21188,
    IMAGE_SAMPLE_C_CD_CL_V1_V7_nsa_gfx10	= 21189,
    IMAGE_SAMPLE_C_CD_CL_V1_V8	= 21190,
    IMAGE_SAMPLE_C_CD_CL_V1_V8_gfx10	= 21191,
    IMAGE_SAMPLE_C_CD_CL_V1_V8_nsa_gfx10	= 21192,
    IMAGE_SAMPLE_C_CD_CL_V1_V9	= 21193,
    IMAGE_SAMPLE_C_CD_CL_V1_V9_gfx10	= 21194,
    IMAGE_SAMPLE_C_CD_CL_V1_V9_nsa_gfx10	= 21195,
    IMAGE_SAMPLE_C_CD_CL_V2_V10	= 21196,
    IMAGE_SAMPLE_C_CD_CL_V2_V10_gfx10	= 21197,
    IMAGE_SAMPLE_C_CD_CL_V2_V10_nsa_gfx10	= 21198,
    IMAGE_SAMPLE_C_CD_CL_V2_V11	= 21199,
    IMAGE_SAMPLE_C_CD_CL_V2_V11_gfx10	= 21200,
    IMAGE_SAMPLE_C_CD_CL_V2_V11_nsa_gfx10	= 21201,
    IMAGE_SAMPLE_C_CD_CL_V2_V3	= 21202,
    IMAGE_SAMPLE_C_CD_CL_V2_V3_gfx10	= 21203,
    IMAGE_SAMPLE_C_CD_CL_V2_V3_nsa_gfx10	= 21204,
    IMAGE_SAMPLE_C_CD_CL_V2_V4	= 21205,
    IMAGE_SAMPLE_C_CD_CL_V2_V4_gfx10	= 21206,
    IMAGE_SAMPLE_C_CD_CL_V2_V4_nsa_gfx10	= 21207,
    IMAGE_SAMPLE_C_CD_CL_V2_V5	= 21208,
    IMAGE_SAMPLE_C_CD_CL_V2_V5_gfx10	= 21209,
    IMAGE_SAMPLE_C_CD_CL_V2_V5_nsa_gfx10	= 21210,
    IMAGE_SAMPLE_C_CD_CL_V2_V6	= 21211,
    IMAGE_SAMPLE_C_CD_CL_V2_V6_gfx10	= 21212,
    IMAGE_SAMPLE_C_CD_CL_V2_V6_nsa_gfx10	= 21213,
    IMAGE_SAMPLE_C_CD_CL_V2_V7	= 21214,
    IMAGE_SAMPLE_C_CD_CL_V2_V7_gfx10	= 21215,
    IMAGE_SAMPLE_C_CD_CL_V2_V7_nsa_gfx10	= 21216,
    IMAGE_SAMPLE_C_CD_CL_V2_V8	= 21217,
    IMAGE_SAMPLE_C_CD_CL_V2_V8_gfx10	= 21218,
    IMAGE_SAMPLE_C_CD_CL_V2_V8_nsa_gfx10	= 21219,
    IMAGE_SAMPLE_C_CD_CL_V2_V9	= 21220,
    IMAGE_SAMPLE_C_CD_CL_V2_V9_gfx10	= 21221,
    IMAGE_SAMPLE_C_CD_CL_V2_V9_nsa_gfx10	= 21222,
    IMAGE_SAMPLE_C_CD_CL_V3_V10	= 21223,
    IMAGE_SAMPLE_C_CD_CL_V3_V10_gfx10	= 21224,
    IMAGE_SAMPLE_C_CD_CL_V3_V10_nsa_gfx10	= 21225,
    IMAGE_SAMPLE_C_CD_CL_V3_V11	= 21226,
    IMAGE_SAMPLE_C_CD_CL_V3_V11_gfx10	= 21227,
    IMAGE_SAMPLE_C_CD_CL_V3_V11_nsa_gfx10	= 21228,
    IMAGE_SAMPLE_C_CD_CL_V3_V3	= 21229,
    IMAGE_SAMPLE_C_CD_CL_V3_V3_gfx10	= 21230,
    IMAGE_SAMPLE_C_CD_CL_V3_V3_nsa_gfx10	= 21231,
    IMAGE_SAMPLE_C_CD_CL_V3_V4	= 21232,
    IMAGE_SAMPLE_C_CD_CL_V3_V4_gfx10	= 21233,
    IMAGE_SAMPLE_C_CD_CL_V3_V4_nsa_gfx10	= 21234,
    IMAGE_SAMPLE_C_CD_CL_V3_V5	= 21235,
    IMAGE_SAMPLE_C_CD_CL_V3_V5_gfx10	= 21236,
    IMAGE_SAMPLE_C_CD_CL_V3_V5_nsa_gfx10	= 21237,
    IMAGE_SAMPLE_C_CD_CL_V3_V6	= 21238,
    IMAGE_SAMPLE_C_CD_CL_V3_V6_gfx10	= 21239,
    IMAGE_SAMPLE_C_CD_CL_V3_V6_nsa_gfx10	= 21240,
    IMAGE_SAMPLE_C_CD_CL_V3_V7	= 21241,
    IMAGE_SAMPLE_C_CD_CL_V3_V7_gfx10	= 21242,
    IMAGE_SAMPLE_C_CD_CL_V3_V7_nsa_gfx10	= 21243,
    IMAGE_SAMPLE_C_CD_CL_V3_V8	= 21244,
    IMAGE_SAMPLE_C_CD_CL_V3_V8_gfx10	= 21245,
    IMAGE_SAMPLE_C_CD_CL_V3_V8_nsa_gfx10	= 21246,
    IMAGE_SAMPLE_C_CD_CL_V3_V9	= 21247,
    IMAGE_SAMPLE_C_CD_CL_V3_V9_gfx10	= 21248,
    IMAGE_SAMPLE_C_CD_CL_V3_V9_nsa_gfx10	= 21249,
    IMAGE_SAMPLE_C_CD_CL_V4_V10	= 21250,
    IMAGE_SAMPLE_C_CD_CL_V4_V10_gfx10	= 21251,
    IMAGE_SAMPLE_C_CD_CL_V4_V10_nsa_gfx10	= 21252,
    IMAGE_SAMPLE_C_CD_CL_V4_V11	= 21253,
    IMAGE_SAMPLE_C_CD_CL_V4_V11_gfx10	= 21254,
    IMAGE_SAMPLE_C_CD_CL_V4_V11_nsa_gfx10	= 21255,
    IMAGE_SAMPLE_C_CD_CL_V4_V3	= 21256,
    IMAGE_SAMPLE_C_CD_CL_V4_V3_gfx10	= 21257,
    IMAGE_SAMPLE_C_CD_CL_V4_V3_nsa_gfx10	= 21258,
    IMAGE_SAMPLE_C_CD_CL_V4_V4	= 21259,
    IMAGE_SAMPLE_C_CD_CL_V4_V4_gfx10	= 21260,
    IMAGE_SAMPLE_C_CD_CL_V4_V4_nsa_gfx10	= 21261,
    IMAGE_SAMPLE_C_CD_CL_V4_V5	= 21262,
    IMAGE_SAMPLE_C_CD_CL_V4_V5_gfx10	= 21263,
    IMAGE_SAMPLE_C_CD_CL_V4_V5_nsa_gfx10	= 21264,
    IMAGE_SAMPLE_C_CD_CL_V4_V6	= 21265,
    IMAGE_SAMPLE_C_CD_CL_V4_V6_gfx10	= 21266,
    IMAGE_SAMPLE_C_CD_CL_V4_V6_nsa_gfx10	= 21267,
    IMAGE_SAMPLE_C_CD_CL_V4_V7	= 21268,
    IMAGE_SAMPLE_C_CD_CL_V4_V7_gfx10	= 21269,
    IMAGE_SAMPLE_C_CD_CL_V4_V7_nsa_gfx10	= 21270,
    IMAGE_SAMPLE_C_CD_CL_V4_V8	= 21271,
    IMAGE_SAMPLE_C_CD_CL_V4_V8_gfx10	= 21272,
    IMAGE_SAMPLE_C_CD_CL_V4_V8_nsa_gfx10	= 21273,
    IMAGE_SAMPLE_C_CD_CL_V4_V9	= 21274,
    IMAGE_SAMPLE_C_CD_CL_V4_V9_gfx10	= 21275,
    IMAGE_SAMPLE_C_CD_CL_V4_V9_nsa_gfx10	= 21276,
    IMAGE_SAMPLE_C_CD_CL_V5_V10	= 21277,
    IMAGE_SAMPLE_C_CD_CL_V5_V10_gfx10	= 21278,
    IMAGE_SAMPLE_C_CD_CL_V5_V10_nsa_gfx10	= 21279,
    IMAGE_SAMPLE_C_CD_CL_V5_V11	= 21280,
    IMAGE_SAMPLE_C_CD_CL_V5_V11_gfx10	= 21281,
    IMAGE_SAMPLE_C_CD_CL_V5_V11_nsa_gfx10	= 21282,
    IMAGE_SAMPLE_C_CD_CL_V5_V3	= 21283,
    IMAGE_SAMPLE_C_CD_CL_V5_V3_gfx10	= 21284,
    IMAGE_SAMPLE_C_CD_CL_V5_V3_nsa_gfx10	= 21285,
    IMAGE_SAMPLE_C_CD_CL_V5_V4	= 21286,
    IMAGE_SAMPLE_C_CD_CL_V5_V4_gfx10	= 21287,
    IMAGE_SAMPLE_C_CD_CL_V5_V4_nsa_gfx10	= 21288,
    IMAGE_SAMPLE_C_CD_CL_V5_V5	= 21289,
    IMAGE_SAMPLE_C_CD_CL_V5_V5_gfx10	= 21290,
    IMAGE_SAMPLE_C_CD_CL_V5_V5_nsa_gfx10	= 21291,
    IMAGE_SAMPLE_C_CD_CL_V5_V6	= 21292,
    IMAGE_SAMPLE_C_CD_CL_V5_V6_gfx10	= 21293,
    IMAGE_SAMPLE_C_CD_CL_V5_V6_nsa_gfx10	= 21294,
    IMAGE_SAMPLE_C_CD_CL_V5_V7	= 21295,
    IMAGE_SAMPLE_C_CD_CL_V5_V7_gfx10	= 21296,
    IMAGE_SAMPLE_C_CD_CL_V5_V7_nsa_gfx10	= 21297,
    IMAGE_SAMPLE_C_CD_CL_V5_V8	= 21298,
    IMAGE_SAMPLE_C_CD_CL_V5_V8_gfx10	= 21299,
    IMAGE_SAMPLE_C_CD_CL_V5_V8_nsa_gfx10	= 21300,
    IMAGE_SAMPLE_C_CD_CL_V5_V9	= 21301,
    IMAGE_SAMPLE_C_CD_CL_V5_V9_gfx10	= 21302,
    IMAGE_SAMPLE_C_CD_CL_V5_V9_nsa_gfx10	= 21303,
    IMAGE_SAMPLE_C_CD_G16_V1_V3	= 21304,
    IMAGE_SAMPLE_C_CD_G16_V1_V3_gfx10	= 21305,
    IMAGE_SAMPLE_C_CD_G16_V1_V3_nsa_gfx10	= 21306,
    IMAGE_SAMPLE_C_CD_G16_V1_V4	= 21307,
    IMAGE_SAMPLE_C_CD_G16_V1_V4_gfx10	= 21308,
    IMAGE_SAMPLE_C_CD_G16_V1_V4_nsa_gfx10	= 21309,
    IMAGE_SAMPLE_C_CD_G16_V1_V5	= 21310,
    IMAGE_SAMPLE_C_CD_G16_V1_V5_gfx10	= 21311,
    IMAGE_SAMPLE_C_CD_G16_V1_V5_nsa_gfx10	= 21312,
    IMAGE_SAMPLE_C_CD_G16_V1_V6	= 21313,
    IMAGE_SAMPLE_C_CD_G16_V1_V6_gfx10	= 21314,
    IMAGE_SAMPLE_C_CD_G16_V1_V6_nsa_gfx10	= 21315,
    IMAGE_SAMPLE_C_CD_G16_V1_V7	= 21316,
    IMAGE_SAMPLE_C_CD_G16_V1_V7_gfx10	= 21317,
    IMAGE_SAMPLE_C_CD_G16_V1_V7_nsa_gfx10	= 21318,
    IMAGE_SAMPLE_C_CD_G16_V1_V8	= 21319,
    IMAGE_SAMPLE_C_CD_G16_V1_V8_gfx10	= 21320,
    IMAGE_SAMPLE_C_CD_G16_V1_V8_nsa_gfx10	= 21321,
    IMAGE_SAMPLE_C_CD_G16_V2_V3	= 21322,
    IMAGE_SAMPLE_C_CD_G16_V2_V3_gfx10	= 21323,
    IMAGE_SAMPLE_C_CD_G16_V2_V3_nsa_gfx10	= 21324,
    IMAGE_SAMPLE_C_CD_G16_V2_V4	= 21325,
    IMAGE_SAMPLE_C_CD_G16_V2_V4_gfx10	= 21326,
    IMAGE_SAMPLE_C_CD_G16_V2_V4_nsa_gfx10	= 21327,
    IMAGE_SAMPLE_C_CD_G16_V2_V5	= 21328,
    IMAGE_SAMPLE_C_CD_G16_V2_V5_gfx10	= 21329,
    IMAGE_SAMPLE_C_CD_G16_V2_V5_nsa_gfx10	= 21330,
    IMAGE_SAMPLE_C_CD_G16_V2_V6	= 21331,
    IMAGE_SAMPLE_C_CD_G16_V2_V6_gfx10	= 21332,
    IMAGE_SAMPLE_C_CD_G16_V2_V6_nsa_gfx10	= 21333,
    IMAGE_SAMPLE_C_CD_G16_V2_V7	= 21334,
    IMAGE_SAMPLE_C_CD_G16_V2_V7_gfx10	= 21335,
    IMAGE_SAMPLE_C_CD_G16_V2_V7_nsa_gfx10	= 21336,
    IMAGE_SAMPLE_C_CD_G16_V2_V8	= 21337,
    IMAGE_SAMPLE_C_CD_G16_V2_V8_gfx10	= 21338,
    IMAGE_SAMPLE_C_CD_G16_V2_V8_nsa_gfx10	= 21339,
    IMAGE_SAMPLE_C_CD_G16_V3_V3	= 21340,
    IMAGE_SAMPLE_C_CD_G16_V3_V3_gfx10	= 21341,
    IMAGE_SAMPLE_C_CD_G16_V3_V3_nsa_gfx10	= 21342,
    IMAGE_SAMPLE_C_CD_G16_V3_V4	= 21343,
    IMAGE_SAMPLE_C_CD_G16_V3_V4_gfx10	= 21344,
    IMAGE_SAMPLE_C_CD_G16_V3_V4_nsa_gfx10	= 21345,
    IMAGE_SAMPLE_C_CD_G16_V3_V5	= 21346,
    IMAGE_SAMPLE_C_CD_G16_V3_V5_gfx10	= 21347,
    IMAGE_SAMPLE_C_CD_G16_V3_V5_nsa_gfx10	= 21348,
    IMAGE_SAMPLE_C_CD_G16_V3_V6	= 21349,
    IMAGE_SAMPLE_C_CD_G16_V3_V6_gfx10	= 21350,
    IMAGE_SAMPLE_C_CD_G16_V3_V6_nsa_gfx10	= 21351,
    IMAGE_SAMPLE_C_CD_G16_V3_V7	= 21352,
    IMAGE_SAMPLE_C_CD_G16_V3_V7_gfx10	= 21353,
    IMAGE_SAMPLE_C_CD_G16_V3_V7_nsa_gfx10	= 21354,
    IMAGE_SAMPLE_C_CD_G16_V3_V8	= 21355,
    IMAGE_SAMPLE_C_CD_G16_V3_V8_gfx10	= 21356,
    IMAGE_SAMPLE_C_CD_G16_V3_V8_nsa_gfx10	= 21357,
    IMAGE_SAMPLE_C_CD_G16_V4_V3	= 21358,
    IMAGE_SAMPLE_C_CD_G16_V4_V3_gfx10	= 21359,
    IMAGE_SAMPLE_C_CD_G16_V4_V3_nsa_gfx10	= 21360,
    IMAGE_SAMPLE_C_CD_G16_V4_V4	= 21361,
    IMAGE_SAMPLE_C_CD_G16_V4_V4_gfx10	= 21362,
    IMAGE_SAMPLE_C_CD_G16_V4_V4_nsa_gfx10	= 21363,
    IMAGE_SAMPLE_C_CD_G16_V4_V5	= 21364,
    IMAGE_SAMPLE_C_CD_G16_V4_V5_gfx10	= 21365,
    IMAGE_SAMPLE_C_CD_G16_V4_V5_nsa_gfx10	= 21366,
    IMAGE_SAMPLE_C_CD_G16_V4_V6	= 21367,
    IMAGE_SAMPLE_C_CD_G16_V4_V6_gfx10	= 21368,
    IMAGE_SAMPLE_C_CD_G16_V4_V6_nsa_gfx10	= 21369,
    IMAGE_SAMPLE_C_CD_G16_V4_V7	= 21370,
    IMAGE_SAMPLE_C_CD_G16_V4_V7_gfx10	= 21371,
    IMAGE_SAMPLE_C_CD_G16_V4_V7_nsa_gfx10	= 21372,
    IMAGE_SAMPLE_C_CD_G16_V4_V8	= 21373,
    IMAGE_SAMPLE_C_CD_G16_V4_V8_gfx10	= 21374,
    IMAGE_SAMPLE_C_CD_G16_V4_V8_nsa_gfx10	= 21375,
    IMAGE_SAMPLE_C_CD_G16_V5_V3	= 21376,
    IMAGE_SAMPLE_C_CD_G16_V5_V3_gfx10	= 21377,
    IMAGE_SAMPLE_C_CD_G16_V5_V3_nsa_gfx10	= 21378,
    IMAGE_SAMPLE_C_CD_G16_V5_V4	= 21379,
    IMAGE_SAMPLE_C_CD_G16_V5_V4_gfx10	= 21380,
    IMAGE_SAMPLE_C_CD_G16_V5_V4_nsa_gfx10	= 21381,
    IMAGE_SAMPLE_C_CD_G16_V5_V5	= 21382,
    IMAGE_SAMPLE_C_CD_G16_V5_V5_gfx10	= 21383,
    IMAGE_SAMPLE_C_CD_G16_V5_V5_nsa_gfx10	= 21384,
    IMAGE_SAMPLE_C_CD_G16_V5_V6	= 21385,
    IMAGE_SAMPLE_C_CD_G16_V5_V6_gfx10	= 21386,
    IMAGE_SAMPLE_C_CD_G16_V5_V6_nsa_gfx10	= 21387,
    IMAGE_SAMPLE_C_CD_G16_V5_V7	= 21388,
    IMAGE_SAMPLE_C_CD_G16_V5_V7_gfx10	= 21389,
    IMAGE_SAMPLE_C_CD_G16_V5_V7_nsa_gfx10	= 21390,
    IMAGE_SAMPLE_C_CD_G16_V5_V8	= 21391,
    IMAGE_SAMPLE_C_CD_G16_V5_V8_gfx10	= 21392,
    IMAGE_SAMPLE_C_CD_G16_V5_V8_nsa_gfx10	= 21393,
    IMAGE_SAMPLE_C_CD_O_G16_V1_V4	= 21394,
    IMAGE_SAMPLE_C_CD_O_G16_V1_V4_gfx10	= 21395,
    IMAGE_SAMPLE_C_CD_O_G16_V1_V4_nsa_gfx10	= 21396,
    IMAGE_SAMPLE_C_CD_O_G16_V1_V5	= 21397,
    IMAGE_SAMPLE_C_CD_O_G16_V1_V5_gfx10	= 21398,
    IMAGE_SAMPLE_C_CD_O_G16_V1_V5_nsa_gfx10	= 21399,
    IMAGE_SAMPLE_C_CD_O_G16_V1_V6	= 21400,
    IMAGE_SAMPLE_C_CD_O_G16_V1_V6_gfx10	= 21401,
    IMAGE_SAMPLE_C_CD_O_G16_V1_V6_nsa_gfx10	= 21402,
    IMAGE_SAMPLE_C_CD_O_G16_V1_V7	= 21403,
    IMAGE_SAMPLE_C_CD_O_G16_V1_V7_gfx10	= 21404,
    IMAGE_SAMPLE_C_CD_O_G16_V1_V7_nsa_gfx10	= 21405,
    IMAGE_SAMPLE_C_CD_O_G16_V1_V8	= 21406,
    IMAGE_SAMPLE_C_CD_O_G16_V1_V8_gfx10	= 21407,
    IMAGE_SAMPLE_C_CD_O_G16_V1_V8_nsa_gfx10	= 21408,
    IMAGE_SAMPLE_C_CD_O_G16_V1_V9	= 21409,
    IMAGE_SAMPLE_C_CD_O_G16_V1_V9_gfx10	= 21410,
    IMAGE_SAMPLE_C_CD_O_G16_V1_V9_nsa_gfx10	= 21411,
    IMAGE_SAMPLE_C_CD_O_G16_V2_V4	= 21412,
    IMAGE_SAMPLE_C_CD_O_G16_V2_V4_gfx10	= 21413,
    IMAGE_SAMPLE_C_CD_O_G16_V2_V4_nsa_gfx10	= 21414,
    IMAGE_SAMPLE_C_CD_O_G16_V2_V5	= 21415,
    IMAGE_SAMPLE_C_CD_O_G16_V2_V5_gfx10	= 21416,
    IMAGE_SAMPLE_C_CD_O_G16_V2_V5_nsa_gfx10	= 21417,
    IMAGE_SAMPLE_C_CD_O_G16_V2_V6	= 21418,
    IMAGE_SAMPLE_C_CD_O_G16_V2_V6_gfx10	= 21419,
    IMAGE_SAMPLE_C_CD_O_G16_V2_V6_nsa_gfx10	= 21420,
    IMAGE_SAMPLE_C_CD_O_G16_V2_V7	= 21421,
    IMAGE_SAMPLE_C_CD_O_G16_V2_V7_gfx10	= 21422,
    IMAGE_SAMPLE_C_CD_O_G16_V2_V7_nsa_gfx10	= 21423,
    IMAGE_SAMPLE_C_CD_O_G16_V2_V8	= 21424,
    IMAGE_SAMPLE_C_CD_O_G16_V2_V8_gfx10	= 21425,
    IMAGE_SAMPLE_C_CD_O_G16_V2_V8_nsa_gfx10	= 21426,
    IMAGE_SAMPLE_C_CD_O_G16_V2_V9	= 21427,
    IMAGE_SAMPLE_C_CD_O_G16_V2_V9_gfx10	= 21428,
    IMAGE_SAMPLE_C_CD_O_G16_V2_V9_nsa_gfx10	= 21429,
    IMAGE_SAMPLE_C_CD_O_G16_V3_V4	= 21430,
    IMAGE_SAMPLE_C_CD_O_G16_V3_V4_gfx10	= 21431,
    IMAGE_SAMPLE_C_CD_O_G16_V3_V4_nsa_gfx10	= 21432,
    IMAGE_SAMPLE_C_CD_O_G16_V3_V5	= 21433,
    IMAGE_SAMPLE_C_CD_O_G16_V3_V5_gfx10	= 21434,
    IMAGE_SAMPLE_C_CD_O_G16_V3_V5_nsa_gfx10	= 21435,
    IMAGE_SAMPLE_C_CD_O_G16_V3_V6	= 21436,
    IMAGE_SAMPLE_C_CD_O_G16_V3_V6_gfx10	= 21437,
    IMAGE_SAMPLE_C_CD_O_G16_V3_V6_nsa_gfx10	= 21438,
    IMAGE_SAMPLE_C_CD_O_G16_V3_V7	= 21439,
    IMAGE_SAMPLE_C_CD_O_G16_V3_V7_gfx10	= 21440,
    IMAGE_SAMPLE_C_CD_O_G16_V3_V7_nsa_gfx10	= 21441,
    IMAGE_SAMPLE_C_CD_O_G16_V3_V8	= 21442,
    IMAGE_SAMPLE_C_CD_O_G16_V3_V8_gfx10	= 21443,
    IMAGE_SAMPLE_C_CD_O_G16_V3_V8_nsa_gfx10	= 21444,
    IMAGE_SAMPLE_C_CD_O_G16_V3_V9	= 21445,
    IMAGE_SAMPLE_C_CD_O_G16_V3_V9_gfx10	= 21446,
    IMAGE_SAMPLE_C_CD_O_G16_V3_V9_nsa_gfx10	= 21447,
    IMAGE_SAMPLE_C_CD_O_G16_V4_V4	= 21448,
    IMAGE_SAMPLE_C_CD_O_G16_V4_V4_gfx10	= 21449,
    IMAGE_SAMPLE_C_CD_O_G16_V4_V4_nsa_gfx10	= 21450,
    IMAGE_SAMPLE_C_CD_O_G16_V4_V5	= 21451,
    IMAGE_SAMPLE_C_CD_O_G16_V4_V5_gfx10	= 21452,
    IMAGE_SAMPLE_C_CD_O_G16_V4_V5_nsa_gfx10	= 21453,
    IMAGE_SAMPLE_C_CD_O_G16_V4_V6	= 21454,
    IMAGE_SAMPLE_C_CD_O_G16_V4_V6_gfx10	= 21455,
    IMAGE_SAMPLE_C_CD_O_G16_V4_V6_nsa_gfx10	= 21456,
    IMAGE_SAMPLE_C_CD_O_G16_V4_V7	= 21457,
    IMAGE_SAMPLE_C_CD_O_G16_V4_V7_gfx10	= 21458,
    IMAGE_SAMPLE_C_CD_O_G16_V4_V7_nsa_gfx10	= 21459,
    IMAGE_SAMPLE_C_CD_O_G16_V4_V8	= 21460,
    IMAGE_SAMPLE_C_CD_O_G16_V4_V8_gfx10	= 21461,
    IMAGE_SAMPLE_C_CD_O_G16_V4_V8_nsa_gfx10	= 21462,
    IMAGE_SAMPLE_C_CD_O_G16_V4_V9	= 21463,
    IMAGE_SAMPLE_C_CD_O_G16_V4_V9_gfx10	= 21464,
    IMAGE_SAMPLE_C_CD_O_G16_V4_V9_nsa_gfx10	= 21465,
    IMAGE_SAMPLE_C_CD_O_G16_V5_V4	= 21466,
    IMAGE_SAMPLE_C_CD_O_G16_V5_V4_gfx10	= 21467,
    IMAGE_SAMPLE_C_CD_O_G16_V5_V4_nsa_gfx10	= 21468,
    IMAGE_SAMPLE_C_CD_O_G16_V5_V5	= 21469,
    IMAGE_SAMPLE_C_CD_O_G16_V5_V5_gfx10	= 21470,
    IMAGE_SAMPLE_C_CD_O_G16_V5_V5_nsa_gfx10	= 21471,
    IMAGE_SAMPLE_C_CD_O_G16_V5_V6	= 21472,
    IMAGE_SAMPLE_C_CD_O_G16_V5_V6_gfx10	= 21473,
    IMAGE_SAMPLE_C_CD_O_G16_V5_V6_nsa_gfx10	= 21474,
    IMAGE_SAMPLE_C_CD_O_G16_V5_V7	= 21475,
    IMAGE_SAMPLE_C_CD_O_G16_V5_V7_gfx10	= 21476,
    IMAGE_SAMPLE_C_CD_O_G16_V5_V7_nsa_gfx10	= 21477,
    IMAGE_SAMPLE_C_CD_O_G16_V5_V8	= 21478,
    IMAGE_SAMPLE_C_CD_O_G16_V5_V8_gfx10	= 21479,
    IMAGE_SAMPLE_C_CD_O_G16_V5_V8_nsa_gfx10	= 21480,
    IMAGE_SAMPLE_C_CD_O_G16_V5_V9	= 21481,
    IMAGE_SAMPLE_C_CD_O_G16_V5_V9_gfx10	= 21482,
    IMAGE_SAMPLE_C_CD_O_G16_V5_V9_nsa_gfx10	= 21483,
    IMAGE_SAMPLE_C_CD_O_V1_V10	= 21484,
    IMAGE_SAMPLE_C_CD_O_V1_V10_gfx10	= 21485,
    IMAGE_SAMPLE_C_CD_O_V1_V10_nsa_gfx10	= 21486,
    IMAGE_SAMPLE_C_CD_O_V1_V11	= 21487,
    IMAGE_SAMPLE_C_CD_O_V1_V11_gfx10	= 21488,
    IMAGE_SAMPLE_C_CD_O_V1_V11_nsa_gfx10	= 21489,
    IMAGE_SAMPLE_C_CD_O_V1_V4	= 21490,
    IMAGE_SAMPLE_C_CD_O_V1_V4_gfx10	= 21491,
    IMAGE_SAMPLE_C_CD_O_V1_V4_nsa_gfx10	= 21492,
    IMAGE_SAMPLE_C_CD_O_V1_V5	= 21493,
    IMAGE_SAMPLE_C_CD_O_V1_V5_gfx10	= 21494,
    IMAGE_SAMPLE_C_CD_O_V1_V5_nsa_gfx10	= 21495,
    IMAGE_SAMPLE_C_CD_O_V1_V6	= 21496,
    IMAGE_SAMPLE_C_CD_O_V1_V6_gfx10	= 21497,
    IMAGE_SAMPLE_C_CD_O_V1_V6_nsa_gfx10	= 21498,
    IMAGE_SAMPLE_C_CD_O_V1_V7	= 21499,
    IMAGE_SAMPLE_C_CD_O_V1_V7_gfx10	= 21500,
    IMAGE_SAMPLE_C_CD_O_V1_V7_nsa_gfx10	= 21501,
    IMAGE_SAMPLE_C_CD_O_V1_V8	= 21502,
    IMAGE_SAMPLE_C_CD_O_V1_V8_gfx10	= 21503,
    IMAGE_SAMPLE_C_CD_O_V1_V8_nsa_gfx10	= 21504,
    IMAGE_SAMPLE_C_CD_O_V1_V9	= 21505,
    IMAGE_SAMPLE_C_CD_O_V1_V9_gfx10	= 21506,
    IMAGE_SAMPLE_C_CD_O_V1_V9_nsa_gfx10	= 21507,
    IMAGE_SAMPLE_C_CD_O_V2_V10	= 21508,
    IMAGE_SAMPLE_C_CD_O_V2_V10_gfx10	= 21509,
    IMAGE_SAMPLE_C_CD_O_V2_V10_nsa_gfx10	= 21510,
    IMAGE_SAMPLE_C_CD_O_V2_V11	= 21511,
    IMAGE_SAMPLE_C_CD_O_V2_V11_gfx10	= 21512,
    IMAGE_SAMPLE_C_CD_O_V2_V11_nsa_gfx10	= 21513,
    IMAGE_SAMPLE_C_CD_O_V2_V4	= 21514,
    IMAGE_SAMPLE_C_CD_O_V2_V4_gfx10	= 21515,
    IMAGE_SAMPLE_C_CD_O_V2_V4_nsa_gfx10	= 21516,
    IMAGE_SAMPLE_C_CD_O_V2_V5	= 21517,
    IMAGE_SAMPLE_C_CD_O_V2_V5_gfx10	= 21518,
    IMAGE_SAMPLE_C_CD_O_V2_V5_nsa_gfx10	= 21519,
    IMAGE_SAMPLE_C_CD_O_V2_V6	= 21520,
    IMAGE_SAMPLE_C_CD_O_V2_V6_gfx10	= 21521,
    IMAGE_SAMPLE_C_CD_O_V2_V6_nsa_gfx10	= 21522,
    IMAGE_SAMPLE_C_CD_O_V2_V7	= 21523,
    IMAGE_SAMPLE_C_CD_O_V2_V7_gfx10	= 21524,
    IMAGE_SAMPLE_C_CD_O_V2_V7_nsa_gfx10	= 21525,
    IMAGE_SAMPLE_C_CD_O_V2_V8	= 21526,
    IMAGE_SAMPLE_C_CD_O_V2_V8_gfx10	= 21527,
    IMAGE_SAMPLE_C_CD_O_V2_V8_nsa_gfx10	= 21528,
    IMAGE_SAMPLE_C_CD_O_V2_V9	= 21529,
    IMAGE_SAMPLE_C_CD_O_V2_V9_gfx10	= 21530,
    IMAGE_SAMPLE_C_CD_O_V2_V9_nsa_gfx10	= 21531,
    IMAGE_SAMPLE_C_CD_O_V3_V10	= 21532,
    IMAGE_SAMPLE_C_CD_O_V3_V10_gfx10	= 21533,
    IMAGE_SAMPLE_C_CD_O_V3_V10_nsa_gfx10	= 21534,
    IMAGE_SAMPLE_C_CD_O_V3_V11	= 21535,
    IMAGE_SAMPLE_C_CD_O_V3_V11_gfx10	= 21536,
    IMAGE_SAMPLE_C_CD_O_V3_V11_nsa_gfx10	= 21537,
    IMAGE_SAMPLE_C_CD_O_V3_V4	= 21538,
    IMAGE_SAMPLE_C_CD_O_V3_V4_gfx10	= 21539,
    IMAGE_SAMPLE_C_CD_O_V3_V4_nsa_gfx10	= 21540,
    IMAGE_SAMPLE_C_CD_O_V3_V5	= 21541,
    IMAGE_SAMPLE_C_CD_O_V3_V5_gfx10	= 21542,
    IMAGE_SAMPLE_C_CD_O_V3_V5_nsa_gfx10	= 21543,
    IMAGE_SAMPLE_C_CD_O_V3_V6	= 21544,
    IMAGE_SAMPLE_C_CD_O_V3_V6_gfx10	= 21545,
    IMAGE_SAMPLE_C_CD_O_V3_V6_nsa_gfx10	= 21546,
    IMAGE_SAMPLE_C_CD_O_V3_V7	= 21547,
    IMAGE_SAMPLE_C_CD_O_V3_V7_gfx10	= 21548,
    IMAGE_SAMPLE_C_CD_O_V3_V7_nsa_gfx10	= 21549,
    IMAGE_SAMPLE_C_CD_O_V3_V8	= 21550,
    IMAGE_SAMPLE_C_CD_O_V3_V8_gfx10	= 21551,
    IMAGE_SAMPLE_C_CD_O_V3_V8_nsa_gfx10	= 21552,
    IMAGE_SAMPLE_C_CD_O_V3_V9	= 21553,
    IMAGE_SAMPLE_C_CD_O_V3_V9_gfx10	= 21554,
    IMAGE_SAMPLE_C_CD_O_V3_V9_nsa_gfx10	= 21555,
    IMAGE_SAMPLE_C_CD_O_V4_V10	= 21556,
    IMAGE_SAMPLE_C_CD_O_V4_V10_gfx10	= 21557,
    IMAGE_SAMPLE_C_CD_O_V4_V10_nsa_gfx10	= 21558,
    IMAGE_SAMPLE_C_CD_O_V4_V11	= 21559,
    IMAGE_SAMPLE_C_CD_O_V4_V11_gfx10	= 21560,
    IMAGE_SAMPLE_C_CD_O_V4_V11_nsa_gfx10	= 21561,
    IMAGE_SAMPLE_C_CD_O_V4_V4	= 21562,
    IMAGE_SAMPLE_C_CD_O_V4_V4_gfx10	= 21563,
    IMAGE_SAMPLE_C_CD_O_V4_V4_nsa_gfx10	= 21564,
    IMAGE_SAMPLE_C_CD_O_V4_V5	= 21565,
    IMAGE_SAMPLE_C_CD_O_V4_V5_gfx10	= 21566,
    IMAGE_SAMPLE_C_CD_O_V4_V5_nsa_gfx10	= 21567,
    IMAGE_SAMPLE_C_CD_O_V4_V6	= 21568,
    IMAGE_SAMPLE_C_CD_O_V4_V6_gfx10	= 21569,
    IMAGE_SAMPLE_C_CD_O_V4_V6_nsa_gfx10	= 21570,
    IMAGE_SAMPLE_C_CD_O_V4_V7	= 21571,
    IMAGE_SAMPLE_C_CD_O_V4_V7_gfx10	= 21572,
    IMAGE_SAMPLE_C_CD_O_V4_V7_nsa_gfx10	= 21573,
    IMAGE_SAMPLE_C_CD_O_V4_V8	= 21574,
    IMAGE_SAMPLE_C_CD_O_V4_V8_gfx10	= 21575,
    IMAGE_SAMPLE_C_CD_O_V4_V8_nsa_gfx10	= 21576,
    IMAGE_SAMPLE_C_CD_O_V4_V9	= 21577,
    IMAGE_SAMPLE_C_CD_O_V4_V9_gfx10	= 21578,
    IMAGE_SAMPLE_C_CD_O_V4_V9_nsa_gfx10	= 21579,
    IMAGE_SAMPLE_C_CD_O_V5_V10	= 21580,
    IMAGE_SAMPLE_C_CD_O_V5_V10_gfx10	= 21581,
    IMAGE_SAMPLE_C_CD_O_V5_V10_nsa_gfx10	= 21582,
    IMAGE_SAMPLE_C_CD_O_V5_V11	= 21583,
    IMAGE_SAMPLE_C_CD_O_V5_V11_gfx10	= 21584,
    IMAGE_SAMPLE_C_CD_O_V5_V11_nsa_gfx10	= 21585,
    IMAGE_SAMPLE_C_CD_O_V5_V4	= 21586,
    IMAGE_SAMPLE_C_CD_O_V5_V4_gfx10	= 21587,
    IMAGE_SAMPLE_C_CD_O_V5_V4_nsa_gfx10	= 21588,
    IMAGE_SAMPLE_C_CD_O_V5_V5	= 21589,
    IMAGE_SAMPLE_C_CD_O_V5_V5_gfx10	= 21590,
    IMAGE_SAMPLE_C_CD_O_V5_V5_nsa_gfx10	= 21591,
    IMAGE_SAMPLE_C_CD_O_V5_V6	= 21592,
    IMAGE_SAMPLE_C_CD_O_V5_V6_gfx10	= 21593,
    IMAGE_SAMPLE_C_CD_O_V5_V6_nsa_gfx10	= 21594,
    IMAGE_SAMPLE_C_CD_O_V5_V7	= 21595,
    IMAGE_SAMPLE_C_CD_O_V5_V7_gfx10	= 21596,
    IMAGE_SAMPLE_C_CD_O_V5_V7_nsa_gfx10	= 21597,
    IMAGE_SAMPLE_C_CD_O_V5_V8	= 21598,
    IMAGE_SAMPLE_C_CD_O_V5_V8_gfx10	= 21599,
    IMAGE_SAMPLE_C_CD_O_V5_V8_nsa_gfx10	= 21600,
    IMAGE_SAMPLE_C_CD_O_V5_V9	= 21601,
    IMAGE_SAMPLE_C_CD_O_V5_V9_gfx10	= 21602,
    IMAGE_SAMPLE_C_CD_O_V5_V9_nsa_gfx10	= 21603,
    IMAGE_SAMPLE_C_CD_V1_V10	= 21604,
    IMAGE_SAMPLE_C_CD_V1_V10_gfx10	= 21605,
    IMAGE_SAMPLE_C_CD_V1_V10_nsa_gfx10	= 21606,
    IMAGE_SAMPLE_C_CD_V1_V3	= 21607,
    IMAGE_SAMPLE_C_CD_V1_V3_gfx10	= 21608,
    IMAGE_SAMPLE_C_CD_V1_V3_nsa_gfx10	= 21609,
    IMAGE_SAMPLE_C_CD_V1_V4	= 21610,
    IMAGE_SAMPLE_C_CD_V1_V4_gfx10	= 21611,
    IMAGE_SAMPLE_C_CD_V1_V4_nsa_gfx10	= 21612,
    IMAGE_SAMPLE_C_CD_V1_V5	= 21613,
    IMAGE_SAMPLE_C_CD_V1_V5_gfx10	= 21614,
    IMAGE_SAMPLE_C_CD_V1_V5_nsa_gfx10	= 21615,
    IMAGE_SAMPLE_C_CD_V1_V6	= 21616,
    IMAGE_SAMPLE_C_CD_V1_V6_gfx10	= 21617,
    IMAGE_SAMPLE_C_CD_V1_V6_nsa_gfx10	= 21618,
    IMAGE_SAMPLE_C_CD_V1_V7	= 21619,
    IMAGE_SAMPLE_C_CD_V1_V7_gfx10	= 21620,
    IMAGE_SAMPLE_C_CD_V1_V7_nsa_gfx10	= 21621,
    IMAGE_SAMPLE_C_CD_V1_V8	= 21622,
    IMAGE_SAMPLE_C_CD_V1_V8_gfx10	= 21623,
    IMAGE_SAMPLE_C_CD_V1_V8_nsa_gfx10	= 21624,
    IMAGE_SAMPLE_C_CD_V1_V9	= 21625,
    IMAGE_SAMPLE_C_CD_V1_V9_gfx10	= 21626,
    IMAGE_SAMPLE_C_CD_V1_V9_nsa_gfx10	= 21627,
    IMAGE_SAMPLE_C_CD_V2_V10	= 21628,
    IMAGE_SAMPLE_C_CD_V2_V10_gfx10	= 21629,
    IMAGE_SAMPLE_C_CD_V2_V10_nsa_gfx10	= 21630,
    IMAGE_SAMPLE_C_CD_V2_V3	= 21631,
    IMAGE_SAMPLE_C_CD_V2_V3_gfx10	= 21632,
    IMAGE_SAMPLE_C_CD_V2_V3_nsa_gfx10	= 21633,
    IMAGE_SAMPLE_C_CD_V2_V4	= 21634,
    IMAGE_SAMPLE_C_CD_V2_V4_gfx10	= 21635,
    IMAGE_SAMPLE_C_CD_V2_V4_nsa_gfx10	= 21636,
    IMAGE_SAMPLE_C_CD_V2_V5	= 21637,
    IMAGE_SAMPLE_C_CD_V2_V5_gfx10	= 21638,
    IMAGE_SAMPLE_C_CD_V2_V5_nsa_gfx10	= 21639,
    IMAGE_SAMPLE_C_CD_V2_V6	= 21640,
    IMAGE_SAMPLE_C_CD_V2_V6_gfx10	= 21641,
    IMAGE_SAMPLE_C_CD_V2_V6_nsa_gfx10	= 21642,
    IMAGE_SAMPLE_C_CD_V2_V7	= 21643,
    IMAGE_SAMPLE_C_CD_V2_V7_gfx10	= 21644,
    IMAGE_SAMPLE_C_CD_V2_V7_nsa_gfx10	= 21645,
    IMAGE_SAMPLE_C_CD_V2_V8	= 21646,
    IMAGE_SAMPLE_C_CD_V2_V8_gfx10	= 21647,
    IMAGE_SAMPLE_C_CD_V2_V8_nsa_gfx10	= 21648,
    IMAGE_SAMPLE_C_CD_V2_V9	= 21649,
    IMAGE_SAMPLE_C_CD_V2_V9_gfx10	= 21650,
    IMAGE_SAMPLE_C_CD_V2_V9_nsa_gfx10	= 21651,
    IMAGE_SAMPLE_C_CD_V3_V10	= 21652,
    IMAGE_SAMPLE_C_CD_V3_V10_gfx10	= 21653,
    IMAGE_SAMPLE_C_CD_V3_V10_nsa_gfx10	= 21654,
    IMAGE_SAMPLE_C_CD_V3_V3	= 21655,
    IMAGE_SAMPLE_C_CD_V3_V3_gfx10	= 21656,
    IMAGE_SAMPLE_C_CD_V3_V3_nsa_gfx10	= 21657,
    IMAGE_SAMPLE_C_CD_V3_V4	= 21658,
    IMAGE_SAMPLE_C_CD_V3_V4_gfx10	= 21659,
    IMAGE_SAMPLE_C_CD_V3_V4_nsa_gfx10	= 21660,
    IMAGE_SAMPLE_C_CD_V3_V5	= 21661,
    IMAGE_SAMPLE_C_CD_V3_V5_gfx10	= 21662,
    IMAGE_SAMPLE_C_CD_V3_V5_nsa_gfx10	= 21663,
    IMAGE_SAMPLE_C_CD_V3_V6	= 21664,
    IMAGE_SAMPLE_C_CD_V3_V6_gfx10	= 21665,
    IMAGE_SAMPLE_C_CD_V3_V6_nsa_gfx10	= 21666,
    IMAGE_SAMPLE_C_CD_V3_V7	= 21667,
    IMAGE_SAMPLE_C_CD_V3_V7_gfx10	= 21668,
    IMAGE_SAMPLE_C_CD_V3_V7_nsa_gfx10	= 21669,
    IMAGE_SAMPLE_C_CD_V3_V8	= 21670,
    IMAGE_SAMPLE_C_CD_V3_V8_gfx10	= 21671,
    IMAGE_SAMPLE_C_CD_V3_V8_nsa_gfx10	= 21672,
    IMAGE_SAMPLE_C_CD_V3_V9	= 21673,
    IMAGE_SAMPLE_C_CD_V3_V9_gfx10	= 21674,
    IMAGE_SAMPLE_C_CD_V3_V9_nsa_gfx10	= 21675,
    IMAGE_SAMPLE_C_CD_V4_V10	= 21676,
    IMAGE_SAMPLE_C_CD_V4_V10_gfx10	= 21677,
    IMAGE_SAMPLE_C_CD_V4_V10_nsa_gfx10	= 21678,
    IMAGE_SAMPLE_C_CD_V4_V3	= 21679,
    IMAGE_SAMPLE_C_CD_V4_V3_gfx10	= 21680,
    IMAGE_SAMPLE_C_CD_V4_V3_nsa_gfx10	= 21681,
    IMAGE_SAMPLE_C_CD_V4_V4	= 21682,
    IMAGE_SAMPLE_C_CD_V4_V4_gfx10	= 21683,
    IMAGE_SAMPLE_C_CD_V4_V4_nsa_gfx10	= 21684,
    IMAGE_SAMPLE_C_CD_V4_V5	= 21685,
    IMAGE_SAMPLE_C_CD_V4_V5_gfx10	= 21686,
    IMAGE_SAMPLE_C_CD_V4_V5_nsa_gfx10	= 21687,
    IMAGE_SAMPLE_C_CD_V4_V6	= 21688,
    IMAGE_SAMPLE_C_CD_V4_V6_gfx10	= 21689,
    IMAGE_SAMPLE_C_CD_V4_V6_nsa_gfx10	= 21690,
    IMAGE_SAMPLE_C_CD_V4_V7	= 21691,
    IMAGE_SAMPLE_C_CD_V4_V7_gfx10	= 21692,
    IMAGE_SAMPLE_C_CD_V4_V7_nsa_gfx10	= 21693,
    IMAGE_SAMPLE_C_CD_V4_V8	= 21694,
    IMAGE_SAMPLE_C_CD_V4_V8_gfx10	= 21695,
    IMAGE_SAMPLE_C_CD_V4_V8_nsa_gfx10	= 21696,
    IMAGE_SAMPLE_C_CD_V4_V9	= 21697,
    IMAGE_SAMPLE_C_CD_V4_V9_gfx10	= 21698,
    IMAGE_SAMPLE_C_CD_V4_V9_nsa_gfx10	= 21699,
    IMAGE_SAMPLE_C_CD_V5_V10	= 21700,
    IMAGE_SAMPLE_C_CD_V5_V10_gfx10	= 21701,
    IMAGE_SAMPLE_C_CD_V5_V10_nsa_gfx10	= 21702,
    IMAGE_SAMPLE_C_CD_V5_V3	= 21703,
    IMAGE_SAMPLE_C_CD_V5_V3_gfx10	= 21704,
    IMAGE_SAMPLE_C_CD_V5_V3_nsa_gfx10	= 21705,
    IMAGE_SAMPLE_C_CD_V5_V4	= 21706,
    IMAGE_SAMPLE_C_CD_V5_V4_gfx10	= 21707,
    IMAGE_SAMPLE_C_CD_V5_V4_nsa_gfx10	= 21708,
    IMAGE_SAMPLE_C_CD_V5_V5	= 21709,
    IMAGE_SAMPLE_C_CD_V5_V5_gfx10	= 21710,
    IMAGE_SAMPLE_C_CD_V5_V5_nsa_gfx10	= 21711,
    IMAGE_SAMPLE_C_CD_V5_V6	= 21712,
    IMAGE_SAMPLE_C_CD_V5_V6_gfx10	= 21713,
    IMAGE_SAMPLE_C_CD_V5_V6_nsa_gfx10	= 21714,
    IMAGE_SAMPLE_C_CD_V5_V7	= 21715,
    IMAGE_SAMPLE_C_CD_V5_V7_gfx10	= 21716,
    IMAGE_SAMPLE_C_CD_V5_V7_nsa_gfx10	= 21717,
    IMAGE_SAMPLE_C_CD_V5_V8	= 21718,
    IMAGE_SAMPLE_C_CD_V5_V8_gfx10	= 21719,
    IMAGE_SAMPLE_C_CD_V5_V8_nsa_gfx10	= 21720,
    IMAGE_SAMPLE_C_CD_V5_V9	= 21721,
    IMAGE_SAMPLE_C_CD_V5_V9_gfx10	= 21722,
    IMAGE_SAMPLE_C_CD_V5_V9_nsa_gfx10	= 21723,
    IMAGE_SAMPLE_C_CL_O_V1_V3	= 21724,
    IMAGE_SAMPLE_C_CL_O_V1_V3_gfx10	= 21725,
    IMAGE_SAMPLE_C_CL_O_V1_V3_gfx11	= 21726,
    IMAGE_SAMPLE_C_CL_O_V1_V3_gfx12	= 21727,
    IMAGE_SAMPLE_C_CL_O_V1_V3_nsa_gfx10	= 21728,
    IMAGE_SAMPLE_C_CL_O_V1_V3_nsa_gfx11	= 21729,
    IMAGE_SAMPLE_C_CL_O_V1_V4	= 21730,
    IMAGE_SAMPLE_C_CL_O_V1_V4_gfx10	= 21731,
    IMAGE_SAMPLE_C_CL_O_V1_V4_gfx11	= 21732,
    IMAGE_SAMPLE_C_CL_O_V1_V4_gfx12	= 21733,
    IMAGE_SAMPLE_C_CL_O_V1_V4_nsa_gfx10	= 21734,
    IMAGE_SAMPLE_C_CL_O_V1_V4_nsa_gfx11	= 21735,
    IMAGE_SAMPLE_C_CL_O_V1_V5	= 21736,
    IMAGE_SAMPLE_C_CL_O_V1_V5_gfx10	= 21737,
    IMAGE_SAMPLE_C_CL_O_V1_V5_gfx11	= 21738,
    IMAGE_SAMPLE_C_CL_O_V1_V5_gfx12	= 21739,
    IMAGE_SAMPLE_C_CL_O_V1_V5_nsa_gfx10	= 21740,
    IMAGE_SAMPLE_C_CL_O_V1_V5_nsa_gfx11	= 21741,
    IMAGE_SAMPLE_C_CL_O_V1_V6	= 21742,
    IMAGE_SAMPLE_C_CL_O_V1_V6_gfx10	= 21743,
    IMAGE_SAMPLE_C_CL_O_V1_V6_gfx11	= 21744,
    IMAGE_SAMPLE_C_CL_O_V1_V6_gfx12	= 21745,
    IMAGE_SAMPLE_C_CL_O_V1_V6_nsa_gfx10	= 21746,
    IMAGE_SAMPLE_C_CL_O_V1_V6_nsa_gfx11	= 21747,
    IMAGE_SAMPLE_C_CL_O_V1_V8	= 21748,
    IMAGE_SAMPLE_C_CL_O_V1_V8_gfx10	= 21749,
    IMAGE_SAMPLE_C_CL_O_V1_V8_gfx11	= 21750,
    IMAGE_SAMPLE_C_CL_O_V2_V3	= 21751,
    IMAGE_SAMPLE_C_CL_O_V2_V3_gfx10	= 21752,
    IMAGE_SAMPLE_C_CL_O_V2_V3_gfx11	= 21753,
    IMAGE_SAMPLE_C_CL_O_V2_V3_gfx12	= 21754,
    IMAGE_SAMPLE_C_CL_O_V2_V3_nsa_gfx10	= 21755,
    IMAGE_SAMPLE_C_CL_O_V2_V3_nsa_gfx11	= 21756,
    IMAGE_SAMPLE_C_CL_O_V2_V4	= 21757,
    IMAGE_SAMPLE_C_CL_O_V2_V4_gfx10	= 21758,
    IMAGE_SAMPLE_C_CL_O_V2_V4_gfx11	= 21759,
    IMAGE_SAMPLE_C_CL_O_V2_V4_gfx12	= 21760,
    IMAGE_SAMPLE_C_CL_O_V2_V4_nsa_gfx10	= 21761,
    IMAGE_SAMPLE_C_CL_O_V2_V4_nsa_gfx11	= 21762,
    IMAGE_SAMPLE_C_CL_O_V2_V5	= 21763,
    IMAGE_SAMPLE_C_CL_O_V2_V5_gfx10	= 21764,
    IMAGE_SAMPLE_C_CL_O_V2_V5_gfx11	= 21765,
    IMAGE_SAMPLE_C_CL_O_V2_V5_gfx12	= 21766,
    IMAGE_SAMPLE_C_CL_O_V2_V5_nsa_gfx10	= 21767,
    IMAGE_SAMPLE_C_CL_O_V2_V5_nsa_gfx11	= 21768,
    IMAGE_SAMPLE_C_CL_O_V2_V6	= 21769,
    IMAGE_SAMPLE_C_CL_O_V2_V6_gfx10	= 21770,
    IMAGE_SAMPLE_C_CL_O_V2_V6_gfx11	= 21771,
    IMAGE_SAMPLE_C_CL_O_V2_V6_gfx12	= 21772,
    IMAGE_SAMPLE_C_CL_O_V2_V6_nsa_gfx10	= 21773,
    IMAGE_SAMPLE_C_CL_O_V2_V6_nsa_gfx11	= 21774,
    IMAGE_SAMPLE_C_CL_O_V2_V8	= 21775,
    IMAGE_SAMPLE_C_CL_O_V2_V8_gfx10	= 21776,
    IMAGE_SAMPLE_C_CL_O_V2_V8_gfx11	= 21777,
    IMAGE_SAMPLE_C_CL_O_V3_V3	= 21778,
    IMAGE_SAMPLE_C_CL_O_V3_V3_gfx10	= 21779,
    IMAGE_SAMPLE_C_CL_O_V3_V3_gfx11	= 21780,
    IMAGE_SAMPLE_C_CL_O_V3_V3_gfx12	= 21781,
    IMAGE_SAMPLE_C_CL_O_V3_V3_nsa_gfx10	= 21782,
    IMAGE_SAMPLE_C_CL_O_V3_V3_nsa_gfx11	= 21783,
    IMAGE_SAMPLE_C_CL_O_V3_V4	= 21784,
    IMAGE_SAMPLE_C_CL_O_V3_V4_gfx10	= 21785,
    IMAGE_SAMPLE_C_CL_O_V3_V4_gfx11	= 21786,
    IMAGE_SAMPLE_C_CL_O_V3_V4_gfx12	= 21787,
    IMAGE_SAMPLE_C_CL_O_V3_V4_nsa_gfx10	= 21788,
    IMAGE_SAMPLE_C_CL_O_V3_V4_nsa_gfx11	= 21789,
    IMAGE_SAMPLE_C_CL_O_V3_V5	= 21790,
    IMAGE_SAMPLE_C_CL_O_V3_V5_gfx10	= 21791,
    IMAGE_SAMPLE_C_CL_O_V3_V5_gfx11	= 21792,
    IMAGE_SAMPLE_C_CL_O_V3_V5_gfx12	= 21793,
    IMAGE_SAMPLE_C_CL_O_V3_V5_nsa_gfx10	= 21794,
    IMAGE_SAMPLE_C_CL_O_V3_V5_nsa_gfx11	= 21795,
    IMAGE_SAMPLE_C_CL_O_V3_V6	= 21796,
    IMAGE_SAMPLE_C_CL_O_V3_V6_gfx10	= 21797,
    IMAGE_SAMPLE_C_CL_O_V3_V6_gfx11	= 21798,
    IMAGE_SAMPLE_C_CL_O_V3_V6_gfx12	= 21799,
    IMAGE_SAMPLE_C_CL_O_V3_V6_nsa_gfx10	= 21800,
    IMAGE_SAMPLE_C_CL_O_V3_V6_nsa_gfx11	= 21801,
    IMAGE_SAMPLE_C_CL_O_V3_V8	= 21802,
    IMAGE_SAMPLE_C_CL_O_V3_V8_gfx10	= 21803,
    IMAGE_SAMPLE_C_CL_O_V3_V8_gfx11	= 21804,
    IMAGE_SAMPLE_C_CL_O_V4_V3	= 21805,
    IMAGE_SAMPLE_C_CL_O_V4_V3_gfx10	= 21806,
    IMAGE_SAMPLE_C_CL_O_V4_V3_gfx11	= 21807,
    IMAGE_SAMPLE_C_CL_O_V4_V3_gfx12	= 21808,
    IMAGE_SAMPLE_C_CL_O_V4_V3_nsa_gfx10	= 21809,
    IMAGE_SAMPLE_C_CL_O_V4_V3_nsa_gfx11	= 21810,
    IMAGE_SAMPLE_C_CL_O_V4_V4	= 21811,
    IMAGE_SAMPLE_C_CL_O_V4_V4_gfx10	= 21812,
    IMAGE_SAMPLE_C_CL_O_V4_V4_gfx11	= 21813,
    IMAGE_SAMPLE_C_CL_O_V4_V4_gfx12	= 21814,
    IMAGE_SAMPLE_C_CL_O_V4_V4_nsa_gfx10	= 21815,
    IMAGE_SAMPLE_C_CL_O_V4_V4_nsa_gfx11	= 21816,
    IMAGE_SAMPLE_C_CL_O_V4_V5	= 21817,
    IMAGE_SAMPLE_C_CL_O_V4_V5_gfx10	= 21818,
    IMAGE_SAMPLE_C_CL_O_V4_V5_gfx11	= 21819,
    IMAGE_SAMPLE_C_CL_O_V4_V5_gfx12	= 21820,
    IMAGE_SAMPLE_C_CL_O_V4_V5_nsa_gfx10	= 21821,
    IMAGE_SAMPLE_C_CL_O_V4_V5_nsa_gfx11	= 21822,
    IMAGE_SAMPLE_C_CL_O_V4_V6	= 21823,
    IMAGE_SAMPLE_C_CL_O_V4_V6_gfx10	= 21824,
    IMAGE_SAMPLE_C_CL_O_V4_V6_gfx11	= 21825,
    IMAGE_SAMPLE_C_CL_O_V4_V6_gfx12	= 21826,
    IMAGE_SAMPLE_C_CL_O_V4_V6_nsa_gfx10	= 21827,
    IMAGE_SAMPLE_C_CL_O_V4_V6_nsa_gfx11	= 21828,
    IMAGE_SAMPLE_C_CL_O_V4_V8	= 21829,
    IMAGE_SAMPLE_C_CL_O_V4_V8_gfx10	= 21830,
    IMAGE_SAMPLE_C_CL_O_V4_V8_gfx11	= 21831,
    IMAGE_SAMPLE_C_CL_O_V5_V3	= 21832,
    IMAGE_SAMPLE_C_CL_O_V5_V3_gfx10	= 21833,
    IMAGE_SAMPLE_C_CL_O_V5_V3_gfx11	= 21834,
    IMAGE_SAMPLE_C_CL_O_V5_V3_gfx12	= 21835,
    IMAGE_SAMPLE_C_CL_O_V5_V3_nsa_gfx10	= 21836,
    IMAGE_SAMPLE_C_CL_O_V5_V3_nsa_gfx11	= 21837,
    IMAGE_SAMPLE_C_CL_O_V5_V4	= 21838,
    IMAGE_SAMPLE_C_CL_O_V5_V4_gfx10	= 21839,
    IMAGE_SAMPLE_C_CL_O_V5_V4_gfx11	= 21840,
    IMAGE_SAMPLE_C_CL_O_V5_V4_gfx12	= 21841,
    IMAGE_SAMPLE_C_CL_O_V5_V4_nsa_gfx10	= 21842,
    IMAGE_SAMPLE_C_CL_O_V5_V4_nsa_gfx11	= 21843,
    IMAGE_SAMPLE_C_CL_O_V5_V5	= 21844,
    IMAGE_SAMPLE_C_CL_O_V5_V5_gfx10	= 21845,
    IMAGE_SAMPLE_C_CL_O_V5_V5_gfx11	= 21846,
    IMAGE_SAMPLE_C_CL_O_V5_V5_gfx12	= 21847,
    IMAGE_SAMPLE_C_CL_O_V5_V5_nsa_gfx10	= 21848,
    IMAGE_SAMPLE_C_CL_O_V5_V5_nsa_gfx11	= 21849,
    IMAGE_SAMPLE_C_CL_O_V5_V6	= 21850,
    IMAGE_SAMPLE_C_CL_O_V5_V6_gfx10	= 21851,
    IMAGE_SAMPLE_C_CL_O_V5_V6_gfx11	= 21852,
    IMAGE_SAMPLE_C_CL_O_V5_V6_gfx12	= 21853,
    IMAGE_SAMPLE_C_CL_O_V5_V6_nsa_gfx10	= 21854,
    IMAGE_SAMPLE_C_CL_O_V5_V6_nsa_gfx11	= 21855,
    IMAGE_SAMPLE_C_CL_O_V5_V8	= 21856,
    IMAGE_SAMPLE_C_CL_O_V5_V8_gfx10	= 21857,
    IMAGE_SAMPLE_C_CL_O_V5_V8_gfx11	= 21858,
    IMAGE_SAMPLE_C_CL_V1_V2	= 21859,
    IMAGE_SAMPLE_C_CL_V1_V2_gfx10	= 21860,
    IMAGE_SAMPLE_C_CL_V1_V2_gfx11	= 21861,
    IMAGE_SAMPLE_C_CL_V1_V2_gfx12	= 21862,
    IMAGE_SAMPLE_C_CL_V1_V2_nsa_gfx10	= 21863,
    IMAGE_SAMPLE_C_CL_V1_V2_nsa_gfx11	= 21864,
    IMAGE_SAMPLE_C_CL_V1_V3	= 21865,
    IMAGE_SAMPLE_C_CL_V1_V3_gfx10	= 21866,
    IMAGE_SAMPLE_C_CL_V1_V3_gfx11	= 21867,
    IMAGE_SAMPLE_C_CL_V1_V3_gfx12	= 21868,
    IMAGE_SAMPLE_C_CL_V1_V3_nsa_gfx10	= 21869,
    IMAGE_SAMPLE_C_CL_V1_V3_nsa_gfx11	= 21870,
    IMAGE_SAMPLE_C_CL_V1_V4	= 21871,
    IMAGE_SAMPLE_C_CL_V1_V4_gfx10	= 21872,
    IMAGE_SAMPLE_C_CL_V1_V4_gfx11	= 21873,
    IMAGE_SAMPLE_C_CL_V1_V4_gfx12	= 21874,
    IMAGE_SAMPLE_C_CL_V1_V4_nsa_gfx10	= 21875,
    IMAGE_SAMPLE_C_CL_V1_V4_nsa_gfx11	= 21876,
    IMAGE_SAMPLE_C_CL_V1_V5	= 21877,
    IMAGE_SAMPLE_C_CL_V1_V5_gfx10	= 21878,
    IMAGE_SAMPLE_C_CL_V1_V5_gfx11	= 21879,
    IMAGE_SAMPLE_C_CL_V1_V5_gfx12	= 21880,
    IMAGE_SAMPLE_C_CL_V1_V5_nsa_gfx10	= 21881,
    IMAGE_SAMPLE_C_CL_V1_V5_nsa_gfx11	= 21882,
    IMAGE_SAMPLE_C_CL_V1_V8	= 21883,
    IMAGE_SAMPLE_C_CL_V1_V8_gfx10	= 21884,
    IMAGE_SAMPLE_C_CL_V1_V8_gfx11	= 21885,
    IMAGE_SAMPLE_C_CL_V2_V2	= 21886,
    IMAGE_SAMPLE_C_CL_V2_V2_gfx10	= 21887,
    IMAGE_SAMPLE_C_CL_V2_V2_gfx11	= 21888,
    IMAGE_SAMPLE_C_CL_V2_V2_gfx12	= 21889,
    IMAGE_SAMPLE_C_CL_V2_V2_nsa_gfx10	= 21890,
    IMAGE_SAMPLE_C_CL_V2_V2_nsa_gfx11	= 21891,
    IMAGE_SAMPLE_C_CL_V2_V3	= 21892,
    IMAGE_SAMPLE_C_CL_V2_V3_gfx10	= 21893,
    IMAGE_SAMPLE_C_CL_V2_V3_gfx11	= 21894,
    IMAGE_SAMPLE_C_CL_V2_V3_gfx12	= 21895,
    IMAGE_SAMPLE_C_CL_V2_V3_nsa_gfx10	= 21896,
    IMAGE_SAMPLE_C_CL_V2_V3_nsa_gfx11	= 21897,
    IMAGE_SAMPLE_C_CL_V2_V4	= 21898,
    IMAGE_SAMPLE_C_CL_V2_V4_gfx10	= 21899,
    IMAGE_SAMPLE_C_CL_V2_V4_gfx11	= 21900,
    IMAGE_SAMPLE_C_CL_V2_V4_gfx12	= 21901,
    IMAGE_SAMPLE_C_CL_V2_V4_nsa_gfx10	= 21902,
    IMAGE_SAMPLE_C_CL_V2_V4_nsa_gfx11	= 21903,
    IMAGE_SAMPLE_C_CL_V2_V5	= 21904,
    IMAGE_SAMPLE_C_CL_V2_V5_gfx10	= 21905,
    IMAGE_SAMPLE_C_CL_V2_V5_gfx11	= 21906,
    IMAGE_SAMPLE_C_CL_V2_V5_gfx12	= 21907,
    IMAGE_SAMPLE_C_CL_V2_V5_nsa_gfx10	= 21908,
    IMAGE_SAMPLE_C_CL_V2_V5_nsa_gfx11	= 21909,
    IMAGE_SAMPLE_C_CL_V2_V8	= 21910,
    IMAGE_SAMPLE_C_CL_V2_V8_gfx10	= 21911,
    IMAGE_SAMPLE_C_CL_V2_V8_gfx11	= 21912,
    IMAGE_SAMPLE_C_CL_V3_V2	= 21913,
    IMAGE_SAMPLE_C_CL_V3_V2_gfx10	= 21914,
    IMAGE_SAMPLE_C_CL_V3_V2_gfx11	= 21915,
    IMAGE_SAMPLE_C_CL_V3_V2_gfx12	= 21916,
    IMAGE_SAMPLE_C_CL_V3_V2_nsa_gfx10	= 21917,
    IMAGE_SAMPLE_C_CL_V3_V2_nsa_gfx11	= 21918,
    IMAGE_SAMPLE_C_CL_V3_V3	= 21919,
    IMAGE_SAMPLE_C_CL_V3_V3_gfx10	= 21920,
    IMAGE_SAMPLE_C_CL_V3_V3_gfx11	= 21921,
    IMAGE_SAMPLE_C_CL_V3_V3_gfx12	= 21922,
    IMAGE_SAMPLE_C_CL_V3_V3_nsa_gfx10	= 21923,
    IMAGE_SAMPLE_C_CL_V3_V3_nsa_gfx11	= 21924,
    IMAGE_SAMPLE_C_CL_V3_V4	= 21925,
    IMAGE_SAMPLE_C_CL_V3_V4_gfx10	= 21926,
    IMAGE_SAMPLE_C_CL_V3_V4_gfx11	= 21927,
    IMAGE_SAMPLE_C_CL_V3_V4_gfx12	= 21928,
    IMAGE_SAMPLE_C_CL_V3_V4_nsa_gfx10	= 21929,
    IMAGE_SAMPLE_C_CL_V3_V4_nsa_gfx11	= 21930,
    IMAGE_SAMPLE_C_CL_V3_V5	= 21931,
    IMAGE_SAMPLE_C_CL_V3_V5_gfx10	= 21932,
    IMAGE_SAMPLE_C_CL_V3_V5_gfx11	= 21933,
    IMAGE_SAMPLE_C_CL_V3_V5_gfx12	= 21934,
    IMAGE_SAMPLE_C_CL_V3_V5_nsa_gfx10	= 21935,
    IMAGE_SAMPLE_C_CL_V3_V5_nsa_gfx11	= 21936,
    IMAGE_SAMPLE_C_CL_V3_V8	= 21937,
    IMAGE_SAMPLE_C_CL_V3_V8_gfx10	= 21938,
    IMAGE_SAMPLE_C_CL_V3_V8_gfx11	= 21939,
    IMAGE_SAMPLE_C_CL_V4_V2	= 21940,
    IMAGE_SAMPLE_C_CL_V4_V2_gfx10	= 21941,
    IMAGE_SAMPLE_C_CL_V4_V2_gfx11	= 21942,
    IMAGE_SAMPLE_C_CL_V4_V2_gfx12	= 21943,
    IMAGE_SAMPLE_C_CL_V4_V2_nsa_gfx10	= 21944,
    IMAGE_SAMPLE_C_CL_V4_V2_nsa_gfx11	= 21945,
    IMAGE_SAMPLE_C_CL_V4_V3	= 21946,
    IMAGE_SAMPLE_C_CL_V4_V3_gfx10	= 21947,
    IMAGE_SAMPLE_C_CL_V4_V3_gfx11	= 21948,
    IMAGE_SAMPLE_C_CL_V4_V3_gfx12	= 21949,
    IMAGE_SAMPLE_C_CL_V4_V3_nsa_gfx10	= 21950,
    IMAGE_SAMPLE_C_CL_V4_V3_nsa_gfx11	= 21951,
    IMAGE_SAMPLE_C_CL_V4_V4	= 21952,
    IMAGE_SAMPLE_C_CL_V4_V4_gfx10	= 21953,
    IMAGE_SAMPLE_C_CL_V4_V4_gfx11	= 21954,
    IMAGE_SAMPLE_C_CL_V4_V4_gfx12	= 21955,
    IMAGE_SAMPLE_C_CL_V4_V4_nsa_gfx10	= 21956,
    IMAGE_SAMPLE_C_CL_V4_V4_nsa_gfx11	= 21957,
    IMAGE_SAMPLE_C_CL_V4_V5	= 21958,
    IMAGE_SAMPLE_C_CL_V4_V5_gfx10	= 21959,
    IMAGE_SAMPLE_C_CL_V4_V5_gfx11	= 21960,
    IMAGE_SAMPLE_C_CL_V4_V5_gfx12	= 21961,
    IMAGE_SAMPLE_C_CL_V4_V5_nsa_gfx10	= 21962,
    IMAGE_SAMPLE_C_CL_V4_V5_nsa_gfx11	= 21963,
    IMAGE_SAMPLE_C_CL_V4_V8	= 21964,
    IMAGE_SAMPLE_C_CL_V4_V8_gfx10	= 21965,
    IMAGE_SAMPLE_C_CL_V4_V8_gfx11	= 21966,
    IMAGE_SAMPLE_C_CL_V5_V2	= 21967,
    IMAGE_SAMPLE_C_CL_V5_V2_gfx10	= 21968,
    IMAGE_SAMPLE_C_CL_V5_V2_gfx11	= 21969,
    IMAGE_SAMPLE_C_CL_V5_V2_gfx12	= 21970,
    IMAGE_SAMPLE_C_CL_V5_V2_nsa_gfx10	= 21971,
    IMAGE_SAMPLE_C_CL_V5_V2_nsa_gfx11	= 21972,
    IMAGE_SAMPLE_C_CL_V5_V3	= 21973,
    IMAGE_SAMPLE_C_CL_V5_V3_gfx10	= 21974,
    IMAGE_SAMPLE_C_CL_V5_V3_gfx11	= 21975,
    IMAGE_SAMPLE_C_CL_V5_V3_gfx12	= 21976,
    IMAGE_SAMPLE_C_CL_V5_V3_nsa_gfx10	= 21977,
    IMAGE_SAMPLE_C_CL_V5_V3_nsa_gfx11	= 21978,
    IMAGE_SAMPLE_C_CL_V5_V4	= 21979,
    IMAGE_SAMPLE_C_CL_V5_V4_gfx10	= 21980,
    IMAGE_SAMPLE_C_CL_V5_V4_gfx11	= 21981,
    IMAGE_SAMPLE_C_CL_V5_V4_gfx12	= 21982,
    IMAGE_SAMPLE_C_CL_V5_V4_nsa_gfx10	= 21983,
    IMAGE_SAMPLE_C_CL_V5_V4_nsa_gfx11	= 21984,
    IMAGE_SAMPLE_C_CL_V5_V5	= 21985,
    IMAGE_SAMPLE_C_CL_V5_V5_gfx10	= 21986,
    IMAGE_SAMPLE_C_CL_V5_V5_gfx11	= 21987,
    IMAGE_SAMPLE_C_CL_V5_V5_gfx12	= 21988,
    IMAGE_SAMPLE_C_CL_V5_V5_nsa_gfx10	= 21989,
    IMAGE_SAMPLE_C_CL_V5_V5_nsa_gfx11	= 21990,
    IMAGE_SAMPLE_C_CL_V5_V8	= 21991,
    IMAGE_SAMPLE_C_CL_V5_V8_gfx10	= 21992,
    IMAGE_SAMPLE_C_CL_V5_V8_gfx11	= 21993,
    IMAGE_SAMPLE_C_D_CL_G16_V1_V3	= 21994,
    IMAGE_SAMPLE_C_D_CL_G16_V1_V3_gfx10	= 21995,
    IMAGE_SAMPLE_C_D_CL_G16_V1_V3_gfx11	= 21996,
    IMAGE_SAMPLE_C_D_CL_G16_V1_V3_gfx12	= 21997,
    IMAGE_SAMPLE_C_D_CL_G16_V1_V3_nsa_gfx10	= 21998,
    IMAGE_SAMPLE_C_D_CL_G16_V1_V3_nsa_gfx11	= 21999,
    IMAGE_SAMPLE_C_D_CL_G16_V1_V4	= 22000,
    IMAGE_SAMPLE_C_D_CL_G16_V1_V4_gfx10	= 22001,
    IMAGE_SAMPLE_C_D_CL_G16_V1_V4_gfx11	= 22002,
    IMAGE_SAMPLE_C_D_CL_G16_V1_V4_gfx12	= 22003,
    IMAGE_SAMPLE_C_D_CL_G16_V1_V4_nsa_gfx10	= 22004,
    IMAGE_SAMPLE_C_D_CL_G16_V1_V4_nsa_gfx11	= 22005,
    IMAGE_SAMPLE_C_D_CL_G16_V1_V5	= 22006,
    IMAGE_SAMPLE_C_D_CL_G16_V1_V5_gfx10	= 22007,
    IMAGE_SAMPLE_C_D_CL_G16_V1_V5_gfx11	= 22008,
    IMAGE_SAMPLE_C_D_CL_G16_V1_V5_gfx12	= 22009,
    IMAGE_SAMPLE_C_D_CL_G16_V1_V5_nsa_gfx10	= 22010,
    IMAGE_SAMPLE_C_D_CL_G16_V1_V5_nsa_gfx11	= 22011,
    IMAGE_SAMPLE_C_D_CL_G16_V1_V6	= 22012,
    IMAGE_SAMPLE_C_D_CL_G16_V1_V6_gfx10	= 22013,
    IMAGE_SAMPLE_C_D_CL_G16_V1_V6_gfx11	= 22014,
    IMAGE_SAMPLE_C_D_CL_G16_V1_V6_gfx12	= 22015,
    IMAGE_SAMPLE_C_D_CL_G16_V1_V6_nsa_gfx10	= 22016,
    IMAGE_SAMPLE_C_D_CL_G16_V1_V6_nsa_gfx11	= 22017,
    IMAGE_SAMPLE_C_D_CL_G16_V1_V7	= 22018,
    IMAGE_SAMPLE_C_D_CL_G16_V1_V7_gfx10	= 22019,
    IMAGE_SAMPLE_C_D_CL_G16_V1_V7_gfx11	= 22020,
    IMAGE_SAMPLE_C_D_CL_G16_V1_V7_gfx12	= 22021,
    IMAGE_SAMPLE_C_D_CL_G16_V1_V7_nsa_gfx10	= 22022,
    IMAGE_SAMPLE_C_D_CL_G16_V1_V7_nsa_gfx11	= 22023,
    IMAGE_SAMPLE_C_D_CL_G16_V1_V8	= 22024,
    IMAGE_SAMPLE_C_D_CL_G16_V1_V8_gfx10	= 22025,
    IMAGE_SAMPLE_C_D_CL_G16_V1_V8_gfx11	= 22026,
    IMAGE_SAMPLE_C_D_CL_G16_V1_V8_gfx12	= 22027,
    IMAGE_SAMPLE_C_D_CL_G16_V1_V8_nsa_gfx10	= 22028,
    IMAGE_SAMPLE_C_D_CL_G16_V1_V8_nsa_gfx11	= 22029,
    IMAGE_SAMPLE_C_D_CL_G16_V1_V9	= 22030,
    IMAGE_SAMPLE_C_D_CL_G16_V1_V9_gfx10	= 22031,
    IMAGE_SAMPLE_C_D_CL_G16_V1_V9_gfx11	= 22032,
    IMAGE_SAMPLE_C_D_CL_G16_V1_V9_gfx12	= 22033,
    IMAGE_SAMPLE_C_D_CL_G16_V1_V9_nsa_gfx10	= 22034,
    IMAGE_SAMPLE_C_D_CL_G16_V1_V9_nsa_gfx11	= 22035,
    IMAGE_SAMPLE_C_D_CL_G16_V2_V3	= 22036,
    IMAGE_SAMPLE_C_D_CL_G16_V2_V3_gfx10	= 22037,
    IMAGE_SAMPLE_C_D_CL_G16_V2_V3_gfx11	= 22038,
    IMAGE_SAMPLE_C_D_CL_G16_V2_V3_gfx12	= 22039,
    IMAGE_SAMPLE_C_D_CL_G16_V2_V3_nsa_gfx10	= 22040,
    IMAGE_SAMPLE_C_D_CL_G16_V2_V3_nsa_gfx11	= 22041,
    IMAGE_SAMPLE_C_D_CL_G16_V2_V4	= 22042,
    IMAGE_SAMPLE_C_D_CL_G16_V2_V4_gfx10	= 22043,
    IMAGE_SAMPLE_C_D_CL_G16_V2_V4_gfx11	= 22044,
    IMAGE_SAMPLE_C_D_CL_G16_V2_V4_gfx12	= 22045,
    IMAGE_SAMPLE_C_D_CL_G16_V2_V4_nsa_gfx10	= 22046,
    IMAGE_SAMPLE_C_D_CL_G16_V2_V4_nsa_gfx11	= 22047,
    IMAGE_SAMPLE_C_D_CL_G16_V2_V5	= 22048,
    IMAGE_SAMPLE_C_D_CL_G16_V2_V5_gfx10	= 22049,
    IMAGE_SAMPLE_C_D_CL_G16_V2_V5_gfx11	= 22050,
    IMAGE_SAMPLE_C_D_CL_G16_V2_V5_gfx12	= 22051,
    IMAGE_SAMPLE_C_D_CL_G16_V2_V5_nsa_gfx10	= 22052,
    IMAGE_SAMPLE_C_D_CL_G16_V2_V5_nsa_gfx11	= 22053,
    IMAGE_SAMPLE_C_D_CL_G16_V2_V6	= 22054,
    IMAGE_SAMPLE_C_D_CL_G16_V2_V6_gfx10	= 22055,
    IMAGE_SAMPLE_C_D_CL_G16_V2_V6_gfx11	= 22056,
    IMAGE_SAMPLE_C_D_CL_G16_V2_V6_gfx12	= 22057,
    IMAGE_SAMPLE_C_D_CL_G16_V2_V6_nsa_gfx10	= 22058,
    IMAGE_SAMPLE_C_D_CL_G16_V2_V6_nsa_gfx11	= 22059,
    IMAGE_SAMPLE_C_D_CL_G16_V2_V7	= 22060,
    IMAGE_SAMPLE_C_D_CL_G16_V2_V7_gfx10	= 22061,
    IMAGE_SAMPLE_C_D_CL_G16_V2_V7_gfx11	= 22062,
    IMAGE_SAMPLE_C_D_CL_G16_V2_V7_gfx12	= 22063,
    IMAGE_SAMPLE_C_D_CL_G16_V2_V7_nsa_gfx10	= 22064,
    IMAGE_SAMPLE_C_D_CL_G16_V2_V7_nsa_gfx11	= 22065,
    IMAGE_SAMPLE_C_D_CL_G16_V2_V8	= 22066,
    IMAGE_SAMPLE_C_D_CL_G16_V2_V8_gfx10	= 22067,
    IMAGE_SAMPLE_C_D_CL_G16_V2_V8_gfx11	= 22068,
    IMAGE_SAMPLE_C_D_CL_G16_V2_V8_gfx12	= 22069,
    IMAGE_SAMPLE_C_D_CL_G16_V2_V8_nsa_gfx10	= 22070,
    IMAGE_SAMPLE_C_D_CL_G16_V2_V8_nsa_gfx11	= 22071,
    IMAGE_SAMPLE_C_D_CL_G16_V2_V9	= 22072,
    IMAGE_SAMPLE_C_D_CL_G16_V2_V9_gfx10	= 22073,
    IMAGE_SAMPLE_C_D_CL_G16_V2_V9_gfx11	= 22074,
    IMAGE_SAMPLE_C_D_CL_G16_V2_V9_gfx12	= 22075,
    IMAGE_SAMPLE_C_D_CL_G16_V2_V9_nsa_gfx10	= 22076,
    IMAGE_SAMPLE_C_D_CL_G16_V2_V9_nsa_gfx11	= 22077,
    IMAGE_SAMPLE_C_D_CL_G16_V3_V3	= 22078,
    IMAGE_SAMPLE_C_D_CL_G16_V3_V3_gfx10	= 22079,
    IMAGE_SAMPLE_C_D_CL_G16_V3_V3_gfx11	= 22080,
    IMAGE_SAMPLE_C_D_CL_G16_V3_V3_gfx12	= 22081,
    IMAGE_SAMPLE_C_D_CL_G16_V3_V3_nsa_gfx10	= 22082,
    IMAGE_SAMPLE_C_D_CL_G16_V3_V3_nsa_gfx11	= 22083,
    IMAGE_SAMPLE_C_D_CL_G16_V3_V4	= 22084,
    IMAGE_SAMPLE_C_D_CL_G16_V3_V4_gfx10	= 22085,
    IMAGE_SAMPLE_C_D_CL_G16_V3_V4_gfx11	= 22086,
    IMAGE_SAMPLE_C_D_CL_G16_V3_V4_gfx12	= 22087,
    IMAGE_SAMPLE_C_D_CL_G16_V3_V4_nsa_gfx10	= 22088,
    IMAGE_SAMPLE_C_D_CL_G16_V3_V4_nsa_gfx11	= 22089,
    IMAGE_SAMPLE_C_D_CL_G16_V3_V5	= 22090,
    IMAGE_SAMPLE_C_D_CL_G16_V3_V5_gfx10	= 22091,
    IMAGE_SAMPLE_C_D_CL_G16_V3_V5_gfx11	= 22092,
    IMAGE_SAMPLE_C_D_CL_G16_V3_V5_gfx12	= 22093,
    IMAGE_SAMPLE_C_D_CL_G16_V3_V5_nsa_gfx10	= 22094,
    IMAGE_SAMPLE_C_D_CL_G16_V3_V5_nsa_gfx11	= 22095,
    IMAGE_SAMPLE_C_D_CL_G16_V3_V6	= 22096,
    IMAGE_SAMPLE_C_D_CL_G16_V3_V6_gfx10	= 22097,
    IMAGE_SAMPLE_C_D_CL_G16_V3_V6_gfx11	= 22098,
    IMAGE_SAMPLE_C_D_CL_G16_V3_V6_gfx12	= 22099,
    IMAGE_SAMPLE_C_D_CL_G16_V3_V6_nsa_gfx10	= 22100,
    IMAGE_SAMPLE_C_D_CL_G16_V3_V6_nsa_gfx11	= 22101,
    IMAGE_SAMPLE_C_D_CL_G16_V3_V7	= 22102,
    IMAGE_SAMPLE_C_D_CL_G16_V3_V7_gfx10	= 22103,
    IMAGE_SAMPLE_C_D_CL_G16_V3_V7_gfx11	= 22104,
    IMAGE_SAMPLE_C_D_CL_G16_V3_V7_gfx12	= 22105,
    IMAGE_SAMPLE_C_D_CL_G16_V3_V7_nsa_gfx10	= 22106,
    IMAGE_SAMPLE_C_D_CL_G16_V3_V7_nsa_gfx11	= 22107,
    IMAGE_SAMPLE_C_D_CL_G16_V3_V8	= 22108,
    IMAGE_SAMPLE_C_D_CL_G16_V3_V8_gfx10	= 22109,
    IMAGE_SAMPLE_C_D_CL_G16_V3_V8_gfx11	= 22110,
    IMAGE_SAMPLE_C_D_CL_G16_V3_V8_gfx12	= 22111,
    IMAGE_SAMPLE_C_D_CL_G16_V3_V8_nsa_gfx10	= 22112,
    IMAGE_SAMPLE_C_D_CL_G16_V3_V8_nsa_gfx11	= 22113,
    IMAGE_SAMPLE_C_D_CL_G16_V3_V9	= 22114,
    IMAGE_SAMPLE_C_D_CL_G16_V3_V9_gfx10	= 22115,
    IMAGE_SAMPLE_C_D_CL_G16_V3_V9_gfx11	= 22116,
    IMAGE_SAMPLE_C_D_CL_G16_V3_V9_gfx12	= 22117,
    IMAGE_SAMPLE_C_D_CL_G16_V3_V9_nsa_gfx10	= 22118,
    IMAGE_SAMPLE_C_D_CL_G16_V3_V9_nsa_gfx11	= 22119,
    IMAGE_SAMPLE_C_D_CL_G16_V4_V3	= 22120,
    IMAGE_SAMPLE_C_D_CL_G16_V4_V3_gfx10	= 22121,
    IMAGE_SAMPLE_C_D_CL_G16_V4_V3_gfx11	= 22122,
    IMAGE_SAMPLE_C_D_CL_G16_V4_V3_gfx12	= 22123,
    IMAGE_SAMPLE_C_D_CL_G16_V4_V3_nsa_gfx10	= 22124,
    IMAGE_SAMPLE_C_D_CL_G16_V4_V3_nsa_gfx11	= 22125,
    IMAGE_SAMPLE_C_D_CL_G16_V4_V4	= 22126,
    IMAGE_SAMPLE_C_D_CL_G16_V4_V4_gfx10	= 22127,
    IMAGE_SAMPLE_C_D_CL_G16_V4_V4_gfx11	= 22128,
    IMAGE_SAMPLE_C_D_CL_G16_V4_V4_gfx12	= 22129,
    IMAGE_SAMPLE_C_D_CL_G16_V4_V4_nsa_gfx10	= 22130,
    IMAGE_SAMPLE_C_D_CL_G16_V4_V4_nsa_gfx11	= 22131,
    IMAGE_SAMPLE_C_D_CL_G16_V4_V5	= 22132,
    IMAGE_SAMPLE_C_D_CL_G16_V4_V5_gfx10	= 22133,
    IMAGE_SAMPLE_C_D_CL_G16_V4_V5_gfx11	= 22134,
    IMAGE_SAMPLE_C_D_CL_G16_V4_V5_gfx12	= 22135,
    IMAGE_SAMPLE_C_D_CL_G16_V4_V5_nsa_gfx10	= 22136,
    IMAGE_SAMPLE_C_D_CL_G16_V4_V5_nsa_gfx11	= 22137,
    IMAGE_SAMPLE_C_D_CL_G16_V4_V6	= 22138,
    IMAGE_SAMPLE_C_D_CL_G16_V4_V6_gfx10	= 22139,
    IMAGE_SAMPLE_C_D_CL_G16_V4_V6_gfx11	= 22140,
    IMAGE_SAMPLE_C_D_CL_G16_V4_V6_gfx12	= 22141,
    IMAGE_SAMPLE_C_D_CL_G16_V4_V6_nsa_gfx10	= 22142,
    IMAGE_SAMPLE_C_D_CL_G16_V4_V6_nsa_gfx11	= 22143,
    IMAGE_SAMPLE_C_D_CL_G16_V4_V7	= 22144,
    IMAGE_SAMPLE_C_D_CL_G16_V4_V7_gfx10	= 22145,
    IMAGE_SAMPLE_C_D_CL_G16_V4_V7_gfx11	= 22146,
    IMAGE_SAMPLE_C_D_CL_G16_V4_V7_gfx12	= 22147,
    IMAGE_SAMPLE_C_D_CL_G16_V4_V7_nsa_gfx10	= 22148,
    IMAGE_SAMPLE_C_D_CL_G16_V4_V7_nsa_gfx11	= 22149,
    IMAGE_SAMPLE_C_D_CL_G16_V4_V8	= 22150,
    IMAGE_SAMPLE_C_D_CL_G16_V4_V8_gfx10	= 22151,
    IMAGE_SAMPLE_C_D_CL_G16_V4_V8_gfx11	= 22152,
    IMAGE_SAMPLE_C_D_CL_G16_V4_V8_gfx12	= 22153,
    IMAGE_SAMPLE_C_D_CL_G16_V4_V8_nsa_gfx10	= 22154,
    IMAGE_SAMPLE_C_D_CL_G16_V4_V8_nsa_gfx11	= 22155,
    IMAGE_SAMPLE_C_D_CL_G16_V4_V9	= 22156,
    IMAGE_SAMPLE_C_D_CL_G16_V4_V9_gfx10	= 22157,
    IMAGE_SAMPLE_C_D_CL_G16_V4_V9_gfx11	= 22158,
    IMAGE_SAMPLE_C_D_CL_G16_V4_V9_gfx12	= 22159,
    IMAGE_SAMPLE_C_D_CL_G16_V4_V9_nsa_gfx10	= 22160,
    IMAGE_SAMPLE_C_D_CL_G16_V4_V9_nsa_gfx11	= 22161,
    IMAGE_SAMPLE_C_D_CL_G16_V5_V3	= 22162,
    IMAGE_SAMPLE_C_D_CL_G16_V5_V3_gfx10	= 22163,
    IMAGE_SAMPLE_C_D_CL_G16_V5_V3_gfx11	= 22164,
    IMAGE_SAMPLE_C_D_CL_G16_V5_V3_gfx12	= 22165,
    IMAGE_SAMPLE_C_D_CL_G16_V5_V3_nsa_gfx10	= 22166,
    IMAGE_SAMPLE_C_D_CL_G16_V5_V3_nsa_gfx11	= 22167,
    IMAGE_SAMPLE_C_D_CL_G16_V5_V4	= 22168,
    IMAGE_SAMPLE_C_D_CL_G16_V5_V4_gfx10	= 22169,
    IMAGE_SAMPLE_C_D_CL_G16_V5_V4_gfx11	= 22170,
    IMAGE_SAMPLE_C_D_CL_G16_V5_V4_gfx12	= 22171,
    IMAGE_SAMPLE_C_D_CL_G16_V5_V4_nsa_gfx10	= 22172,
    IMAGE_SAMPLE_C_D_CL_G16_V5_V4_nsa_gfx11	= 22173,
    IMAGE_SAMPLE_C_D_CL_G16_V5_V5	= 22174,
    IMAGE_SAMPLE_C_D_CL_G16_V5_V5_gfx10	= 22175,
    IMAGE_SAMPLE_C_D_CL_G16_V5_V5_gfx11	= 22176,
    IMAGE_SAMPLE_C_D_CL_G16_V5_V5_gfx12	= 22177,
    IMAGE_SAMPLE_C_D_CL_G16_V5_V5_nsa_gfx10	= 22178,
    IMAGE_SAMPLE_C_D_CL_G16_V5_V5_nsa_gfx11	= 22179,
    IMAGE_SAMPLE_C_D_CL_G16_V5_V6	= 22180,
    IMAGE_SAMPLE_C_D_CL_G16_V5_V6_gfx10	= 22181,
    IMAGE_SAMPLE_C_D_CL_G16_V5_V6_gfx11	= 22182,
    IMAGE_SAMPLE_C_D_CL_G16_V5_V6_gfx12	= 22183,
    IMAGE_SAMPLE_C_D_CL_G16_V5_V6_nsa_gfx10	= 22184,
    IMAGE_SAMPLE_C_D_CL_G16_V5_V6_nsa_gfx11	= 22185,
    IMAGE_SAMPLE_C_D_CL_G16_V5_V7	= 22186,
    IMAGE_SAMPLE_C_D_CL_G16_V5_V7_gfx10	= 22187,
    IMAGE_SAMPLE_C_D_CL_G16_V5_V7_gfx11	= 22188,
    IMAGE_SAMPLE_C_D_CL_G16_V5_V7_gfx12	= 22189,
    IMAGE_SAMPLE_C_D_CL_G16_V5_V7_nsa_gfx10	= 22190,
    IMAGE_SAMPLE_C_D_CL_G16_V5_V7_nsa_gfx11	= 22191,
    IMAGE_SAMPLE_C_D_CL_G16_V5_V8	= 22192,
    IMAGE_SAMPLE_C_D_CL_G16_V5_V8_gfx10	= 22193,
    IMAGE_SAMPLE_C_D_CL_G16_V5_V8_gfx11	= 22194,
    IMAGE_SAMPLE_C_D_CL_G16_V5_V8_gfx12	= 22195,
    IMAGE_SAMPLE_C_D_CL_G16_V5_V8_nsa_gfx10	= 22196,
    IMAGE_SAMPLE_C_D_CL_G16_V5_V8_nsa_gfx11	= 22197,
    IMAGE_SAMPLE_C_D_CL_G16_V5_V9	= 22198,
    IMAGE_SAMPLE_C_D_CL_G16_V5_V9_gfx10	= 22199,
    IMAGE_SAMPLE_C_D_CL_G16_V5_V9_gfx11	= 22200,
    IMAGE_SAMPLE_C_D_CL_G16_V5_V9_gfx12	= 22201,
    IMAGE_SAMPLE_C_D_CL_G16_V5_V9_nsa_gfx10	= 22202,
    IMAGE_SAMPLE_C_D_CL_G16_V5_V9_nsa_gfx11	= 22203,
    IMAGE_SAMPLE_C_D_CL_O_G16_V1_V10	= 22204,
    IMAGE_SAMPLE_C_D_CL_O_G16_V1_V10_gfx10	= 22205,
    IMAGE_SAMPLE_C_D_CL_O_G16_V1_V10_gfx11	= 22206,
    IMAGE_SAMPLE_C_D_CL_O_G16_V1_V10_gfx12	= 22207,
    IMAGE_SAMPLE_C_D_CL_O_G16_V1_V10_nsa_gfx10	= 22208,
    IMAGE_SAMPLE_C_D_CL_O_G16_V1_V10_nsa_gfx11	= 22209,
    IMAGE_SAMPLE_C_D_CL_O_G16_V1_V4	= 22210,
    IMAGE_SAMPLE_C_D_CL_O_G16_V1_V4_gfx10	= 22211,
    IMAGE_SAMPLE_C_D_CL_O_G16_V1_V4_gfx11	= 22212,
    IMAGE_SAMPLE_C_D_CL_O_G16_V1_V4_gfx12	= 22213,
    IMAGE_SAMPLE_C_D_CL_O_G16_V1_V4_nsa_gfx10	= 22214,
    IMAGE_SAMPLE_C_D_CL_O_G16_V1_V4_nsa_gfx11	= 22215,
    IMAGE_SAMPLE_C_D_CL_O_G16_V1_V5	= 22216,
    IMAGE_SAMPLE_C_D_CL_O_G16_V1_V5_gfx10	= 22217,
    IMAGE_SAMPLE_C_D_CL_O_G16_V1_V5_gfx11	= 22218,
    IMAGE_SAMPLE_C_D_CL_O_G16_V1_V5_gfx12	= 22219,
    IMAGE_SAMPLE_C_D_CL_O_G16_V1_V5_nsa_gfx10	= 22220,
    IMAGE_SAMPLE_C_D_CL_O_G16_V1_V5_nsa_gfx11	= 22221,
    IMAGE_SAMPLE_C_D_CL_O_G16_V1_V6	= 22222,
    IMAGE_SAMPLE_C_D_CL_O_G16_V1_V6_gfx10	= 22223,
    IMAGE_SAMPLE_C_D_CL_O_G16_V1_V6_gfx11	= 22224,
    IMAGE_SAMPLE_C_D_CL_O_G16_V1_V6_gfx12	= 22225,
    IMAGE_SAMPLE_C_D_CL_O_G16_V1_V6_nsa_gfx10	= 22226,
    IMAGE_SAMPLE_C_D_CL_O_G16_V1_V6_nsa_gfx11	= 22227,
    IMAGE_SAMPLE_C_D_CL_O_G16_V1_V7	= 22228,
    IMAGE_SAMPLE_C_D_CL_O_G16_V1_V7_gfx10	= 22229,
    IMAGE_SAMPLE_C_D_CL_O_G16_V1_V7_gfx11	= 22230,
    IMAGE_SAMPLE_C_D_CL_O_G16_V1_V7_gfx12	= 22231,
    IMAGE_SAMPLE_C_D_CL_O_G16_V1_V7_nsa_gfx10	= 22232,
    IMAGE_SAMPLE_C_D_CL_O_G16_V1_V7_nsa_gfx11	= 22233,
    IMAGE_SAMPLE_C_D_CL_O_G16_V1_V8	= 22234,
    IMAGE_SAMPLE_C_D_CL_O_G16_V1_V8_gfx10	= 22235,
    IMAGE_SAMPLE_C_D_CL_O_G16_V1_V8_gfx11	= 22236,
    IMAGE_SAMPLE_C_D_CL_O_G16_V1_V8_gfx12	= 22237,
    IMAGE_SAMPLE_C_D_CL_O_G16_V1_V8_nsa_gfx10	= 22238,
    IMAGE_SAMPLE_C_D_CL_O_G16_V1_V8_nsa_gfx11	= 22239,
    IMAGE_SAMPLE_C_D_CL_O_G16_V1_V9	= 22240,
    IMAGE_SAMPLE_C_D_CL_O_G16_V1_V9_gfx10	= 22241,
    IMAGE_SAMPLE_C_D_CL_O_G16_V1_V9_gfx11	= 22242,
    IMAGE_SAMPLE_C_D_CL_O_G16_V1_V9_gfx12	= 22243,
    IMAGE_SAMPLE_C_D_CL_O_G16_V1_V9_nsa_gfx10	= 22244,
    IMAGE_SAMPLE_C_D_CL_O_G16_V1_V9_nsa_gfx11	= 22245,
    IMAGE_SAMPLE_C_D_CL_O_G16_V2_V10	= 22246,
    IMAGE_SAMPLE_C_D_CL_O_G16_V2_V10_gfx10	= 22247,
    IMAGE_SAMPLE_C_D_CL_O_G16_V2_V10_gfx11	= 22248,
    IMAGE_SAMPLE_C_D_CL_O_G16_V2_V10_gfx12	= 22249,
    IMAGE_SAMPLE_C_D_CL_O_G16_V2_V10_nsa_gfx10	= 22250,
    IMAGE_SAMPLE_C_D_CL_O_G16_V2_V10_nsa_gfx11	= 22251,
    IMAGE_SAMPLE_C_D_CL_O_G16_V2_V4	= 22252,
    IMAGE_SAMPLE_C_D_CL_O_G16_V2_V4_gfx10	= 22253,
    IMAGE_SAMPLE_C_D_CL_O_G16_V2_V4_gfx11	= 22254,
    IMAGE_SAMPLE_C_D_CL_O_G16_V2_V4_gfx12	= 22255,
    IMAGE_SAMPLE_C_D_CL_O_G16_V2_V4_nsa_gfx10	= 22256,
    IMAGE_SAMPLE_C_D_CL_O_G16_V2_V4_nsa_gfx11	= 22257,
    IMAGE_SAMPLE_C_D_CL_O_G16_V2_V5	= 22258,
    IMAGE_SAMPLE_C_D_CL_O_G16_V2_V5_gfx10	= 22259,
    IMAGE_SAMPLE_C_D_CL_O_G16_V2_V5_gfx11	= 22260,
    IMAGE_SAMPLE_C_D_CL_O_G16_V2_V5_gfx12	= 22261,
    IMAGE_SAMPLE_C_D_CL_O_G16_V2_V5_nsa_gfx10	= 22262,
    IMAGE_SAMPLE_C_D_CL_O_G16_V2_V5_nsa_gfx11	= 22263,
    IMAGE_SAMPLE_C_D_CL_O_G16_V2_V6	= 22264,
    IMAGE_SAMPLE_C_D_CL_O_G16_V2_V6_gfx10	= 22265,
    IMAGE_SAMPLE_C_D_CL_O_G16_V2_V6_gfx11	= 22266,
    IMAGE_SAMPLE_C_D_CL_O_G16_V2_V6_gfx12	= 22267,
    IMAGE_SAMPLE_C_D_CL_O_G16_V2_V6_nsa_gfx10	= 22268,
    IMAGE_SAMPLE_C_D_CL_O_G16_V2_V6_nsa_gfx11	= 22269,
    IMAGE_SAMPLE_C_D_CL_O_G16_V2_V7	= 22270,
    IMAGE_SAMPLE_C_D_CL_O_G16_V2_V7_gfx10	= 22271,
    IMAGE_SAMPLE_C_D_CL_O_G16_V2_V7_gfx11	= 22272,
    IMAGE_SAMPLE_C_D_CL_O_G16_V2_V7_gfx12	= 22273,
    IMAGE_SAMPLE_C_D_CL_O_G16_V2_V7_nsa_gfx10	= 22274,
    IMAGE_SAMPLE_C_D_CL_O_G16_V2_V7_nsa_gfx11	= 22275,
    IMAGE_SAMPLE_C_D_CL_O_G16_V2_V8	= 22276,
    IMAGE_SAMPLE_C_D_CL_O_G16_V2_V8_gfx10	= 22277,
    IMAGE_SAMPLE_C_D_CL_O_G16_V2_V8_gfx11	= 22278,
    IMAGE_SAMPLE_C_D_CL_O_G16_V2_V8_gfx12	= 22279,
    IMAGE_SAMPLE_C_D_CL_O_G16_V2_V8_nsa_gfx10	= 22280,
    IMAGE_SAMPLE_C_D_CL_O_G16_V2_V8_nsa_gfx11	= 22281,
    IMAGE_SAMPLE_C_D_CL_O_G16_V2_V9	= 22282,
    IMAGE_SAMPLE_C_D_CL_O_G16_V2_V9_gfx10	= 22283,
    IMAGE_SAMPLE_C_D_CL_O_G16_V2_V9_gfx11	= 22284,
    IMAGE_SAMPLE_C_D_CL_O_G16_V2_V9_gfx12	= 22285,
    IMAGE_SAMPLE_C_D_CL_O_G16_V2_V9_nsa_gfx10	= 22286,
    IMAGE_SAMPLE_C_D_CL_O_G16_V2_V9_nsa_gfx11	= 22287,
    IMAGE_SAMPLE_C_D_CL_O_G16_V3_V10	= 22288,
    IMAGE_SAMPLE_C_D_CL_O_G16_V3_V10_gfx10	= 22289,
    IMAGE_SAMPLE_C_D_CL_O_G16_V3_V10_gfx11	= 22290,
    IMAGE_SAMPLE_C_D_CL_O_G16_V3_V10_gfx12	= 22291,
    IMAGE_SAMPLE_C_D_CL_O_G16_V3_V10_nsa_gfx10	= 22292,
    IMAGE_SAMPLE_C_D_CL_O_G16_V3_V10_nsa_gfx11	= 22293,
    IMAGE_SAMPLE_C_D_CL_O_G16_V3_V4	= 22294,
    IMAGE_SAMPLE_C_D_CL_O_G16_V3_V4_gfx10	= 22295,
    IMAGE_SAMPLE_C_D_CL_O_G16_V3_V4_gfx11	= 22296,
    IMAGE_SAMPLE_C_D_CL_O_G16_V3_V4_gfx12	= 22297,
    IMAGE_SAMPLE_C_D_CL_O_G16_V3_V4_nsa_gfx10	= 22298,
    IMAGE_SAMPLE_C_D_CL_O_G16_V3_V4_nsa_gfx11	= 22299,
    IMAGE_SAMPLE_C_D_CL_O_G16_V3_V5	= 22300,
    IMAGE_SAMPLE_C_D_CL_O_G16_V3_V5_gfx10	= 22301,
    IMAGE_SAMPLE_C_D_CL_O_G16_V3_V5_gfx11	= 22302,
    IMAGE_SAMPLE_C_D_CL_O_G16_V3_V5_gfx12	= 22303,
    IMAGE_SAMPLE_C_D_CL_O_G16_V3_V5_nsa_gfx10	= 22304,
    IMAGE_SAMPLE_C_D_CL_O_G16_V3_V5_nsa_gfx11	= 22305,
    IMAGE_SAMPLE_C_D_CL_O_G16_V3_V6	= 22306,
    IMAGE_SAMPLE_C_D_CL_O_G16_V3_V6_gfx10	= 22307,
    IMAGE_SAMPLE_C_D_CL_O_G16_V3_V6_gfx11	= 22308,
    IMAGE_SAMPLE_C_D_CL_O_G16_V3_V6_gfx12	= 22309,
    IMAGE_SAMPLE_C_D_CL_O_G16_V3_V6_nsa_gfx10	= 22310,
    IMAGE_SAMPLE_C_D_CL_O_G16_V3_V6_nsa_gfx11	= 22311,
    IMAGE_SAMPLE_C_D_CL_O_G16_V3_V7	= 22312,
    IMAGE_SAMPLE_C_D_CL_O_G16_V3_V7_gfx10	= 22313,
    IMAGE_SAMPLE_C_D_CL_O_G16_V3_V7_gfx11	= 22314,
    IMAGE_SAMPLE_C_D_CL_O_G16_V3_V7_gfx12	= 22315,
    IMAGE_SAMPLE_C_D_CL_O_G16_V3_V7_nsa_gfx10	= 22316,
    IMAGE_SAMPLE_C_D_CL_O_G16_V3_V7_nsa_gfx11	= 22317,
    IMAGE_SAMPLE_C_D_CL_O_G16_V3_V8	= 22318,
    IMAGE_SAMPLE_C_D_CL_O_G16_V3_V8_gfx10	= 22319,
    IMAGE_SAMPLE_C_D_CL_O_G16_V3_V8_gfx11	= 22320,
    IMAGE_SAMPLE_C_D_CL_O_G16_V3_V8_gfx12	= 22321,
    IMAGE_SAMPLE_C_D_CL_O_G16_V3_V8_nsa_gfx10	= 22322,
    IMAGE_SAMPLE_C_D_CL_O_G16_V3_V8_nsa_gfx11	= 22323,
    IMAGE_SAMPLE_C_D_CL_O_G16_V3_V9	= 22324,
    IMAGE_SAMPLE_C_D_CL_O_G16_V3_V9_gfx10	= 22325,
    IMAGE_SAMPLE_C_D_CL_O_G16_V3_V9_gfx11	= 22326,
    IMAGE_SAMPLE_C_D_CL_O_G16_V3_V9_gfx12	= 22327,
    IMAGE_SAMPLE_C_D_CL_O_G16_V3_V9_nsa_gfx10	= 22328,
    IMAGE_SAMPLE_C_D_CL_O_G16_V3_V9_nsa_gfx11	= 22329,
    IMAGE_SAMPLE_C_D_CL_O_G16_V4_V10	= 22330,
    IMAGE_SAMPLE_C_D_CL_O_G16_V4_V10_gfx10	= 22331,
    IMAGE_SAMPLE_C_D_CL_O_G16_V4_V10_gfx11	= 22332,
    IMAGE_SAMPLE_C_D_CL_O_G16_V4_V10_gfx12	= 22333,
    IMAGE_SAMPLE_C_D_CL_O_G16_V4_V10_nsa_gfx10	= 22334,
    IMAGE_SAMPLE_C_D_CL_O_G16_V4_V10_nsa_gfx11	= 22335,
    IMAGE_SAMPLE_C_D_CL_O_G16_V4_V4	= 22336,
    IMAGE_SAMPLE_C_D_CL_O_G16_V4_V4_gfx10	= 22337,
    IMAGE_SAMPLE_C_D_CL_O_G16_V4_V4_gfx11	= 22338,
    IMAGE_SAMPLE_C_D_CL_O_G16_V4_V4_gfx12	= 22339,
    IMAGE_SAMPLE_C_D_CL_O_G16_V4_V4_nsa_gfx10	= 22340,
    IMAGE_SAMPLE_C_D_CL_O_G16_V4_V4_nsa_gfx11	= 22341,
    IMAGE_SAMPLE_C_D_CL_O_G16_V4_V5	= 22342,
    IMAGE_SAMPLE_C_D_CL_O_G16_V4_V5_gfx10	= 22343,
    IMAGE_SAMPLE_C_D_CL_O_G16_V4_V5_gfx11	= 22344,
    IMAGE_SAMPLE_C_D_CL_O_G16_V4_V5_gfx12	= 22345,
    IMAGE_SAMPLE_C_D_CL_O_G16_V4_V5_nsa_gfx10	= 22346,
    IMAGE_SAMPLE_C_D_CL_O_G16_V4_V5_nsa_gfx11	= 22347,
    IMAGE_SAMPLE_C_D_CL_O_G16_V4_V6	= 22348,
    IMAGE_SAMPLE_C_D_CL_O_G16_V4_V6_gfx10	= 22349,
    IMAGE_SAMPLE_C_D_CL_O_G16_V4_V6_gfx11	= 22350,
    IMAGE_SAMPLE_C_D_CL_O_G16_V4_V6_gfx12	= 22351,
    IMAGE_SAMPLE_C_D_CL_O_G16_V4_V6_nsa_gfx10	= 22352,
    IMAGE_SAMPLE_C_D_CL_O_G16_V4_V6_nsa_gfx11	= 22353,
    IMAGE_SAMPLE_C_D_CL_O_G16_V4_V7	= 22354,
    IMAGE_SAMPLE_C_D_CL_O_G16_V4_V7_gfx10	= 22355,
    IMAGE_SAMPLE_C_D_CL_O_G16_V4_V7_gfx11	= 22356,
    IMAGE_SAMPLE_C_D_CL_O_G16_V4_V7_gfx12	= 22357,
    IMAGE_SAMPLE_C_D_CL_O_G16_V4_V7_nsa_gfx10	= 22358,
    IMAGE_SAMPLE_C_D_CL_O_G16_V4_V7_nsa_gfx11	= 22359,
    IMAGE_SAMPLE_C_D_CL_O_G16_V4_V8	= 22360,
    IMAGE_SAMPLE_C_D_CL_O_G16_V4_V8_gfx10	= 22361,
    IMAGE_SAMPLE_C_D_CL_O_G16_V4_V8_gfx11	= 22362,
    IMAGE_SAMPLE_C_D_CL_O_G16_V4_V8_gfx12	= 22363,
    IMAGE_SAMPLE_C_D_CL_O_G16_V4_V8_nsa_gfx10	= 22364,
    IMAGE_SAMPLE_C_D_CL_O_G16_V4_V8_nsa_gfx11	= 22365,
    IMAGE_SAMPLE_C_D_CL_O_G16_V4_V9	= 22366,
    IMAGE_SAMPLE_C_D_CL_O_G16_V4_V9_gfx10	= 22367,
    IMAGE_SAMPLE_C_D_CL_O_G16_V4_V9_gfx11	= 22368,
    IMAGE_SAMPLE_C_D_CL_O_G16_V4_V9_gfx12	= 22369,
    IMAGE_SAMPLE_C_D_CL_O_G16_V4_V9_nsa_gfx10	= 22370,
    IMAGE_SAMPLE_C_D_CL_O_G16_V4_V9_nsa_gfx11	= 22371,
    IMAGE_SAMPLE_C_D_CL_O_G16_V5_V10	= 22372,
    IMAGE_SAMPLE_C_D_CL_O_G16_V5_V10_gfx10	= 22373,
    IMAGE_SAMPLE_C_D_CL_O_G16_V5_V10_gfx11	= 22374,
    IMAGE_SAMPLE_C_D_CL_O_G16_V5_V10_gfx12	= 22375,
    IMAGE_SAMPLE_C_D_CL_O_G16_V5_V10_nsa_gfx10	= 22376,
    IMAGE_SAMPLE_C_D_CL_O_G16_V5_V10_nsa_gfx11	= 22377,
    IMAGE_SAMPLE_C_D_CL_O_G16_V5_V4	= 22378,
    IMAGE_SAMPLE_C_D_CL_O_G16_V5_V4_gfx10	= 22379,
    IMAGE_SAMPLE_C_D_CL_O_G16_V5_V4_gfx11	= 22380,
    IMAGE_SAMPLE_C_D_CL_O_G16_V5_V4_gfx12	= 22381,
    IMAGE_SAMPLE_C_D_CL_O_G16_V5_V4_nsa_gfx10	= 22382,
    IMAGE_SAMPLE_C_D_CL_O_G16_V5_V4_nsa_gfx11	= 22383,
    IMAGE_SAMPLE_C_D_CL_O_G16_V5_V5	= 22384,
    IMAGE_SAMPLE_C_D_CL_O_G16_V5_V5_gfx10	= 22385,
    IMAGE_SAMPLE_C_D_CL_O_G16_V5_V5_gfx11	= 22386,
    IMAGE_SAMPLE_C_D_CL_O_G16_V5_V5_gfx12	= 22387,
    IMAGE_SAMPLE_C_D_CL_O_G16_V5_V5_nsa_gfx10	= 22388,
    IMAGE_SAMPLE_C_D_CL_O_G16_V5_V5_nsa_gfx11	= 22389,
    IMAGE_SAMPLE_C_D_CL_O_G16_V5_V6	= 22390,
    IMAGE_SAMPLE_C_D_CL_O_G16_V5_V6_gfx10	= 22391,
    IMAGE_SAMPLE_C_D_CL_O_G16_V5_V6_gfx11	= 22392,
    IMAGE_SAMPLE_C_D_CL_O_G16_V5_V6_gfx12	= 22393,
    IMAGE_SAMPLE_C_D_CL_O_G16_V5_V6_nsa_gfx10	= 22394,
    IMAGE_SAMPLE_C_D_CL_O_G16_V5_V6_nsa_gfx11	= 22395,
    IMAGE_SAMPLE_C_D_CL_O_G16_V5_V7	= 22396,
    IMAGE_SAMPLE_C_D_CL_O_G16_V5_V7_gfx10	= 22397,
    IMAGE_SAMPLE_C_D_CL_O_G16_V5_V7_gfx11	= 22398,
    IMAGE_SAMPLE_C_D_CL_O_G16_V5_V7_gfx12	= 22399,
    IMAGE_SAMPLE_C_D_CL_O_G16_V5_V7_nsa_gfx10	= 22400,
    IMAGE_SAMPLE_C_D_CL_O_G16_V5_V7_nsa_gfx11	= 22401,
    IMAGE_SAMPLE_C_D_CL_O_G16_V5_V8	= 22402,
    IMAGE_SAMPLE_C_D_CL_O_G16_V5_V8_gfx10	= 22403,
    IMAGE_SAMPLE_C_D_CL_O_G16_V5_V8_gfx11	= 22404,
    IMAGE_SAMPLE_C_D_CL_O_G16_V5_V8_gfx12	= 22405,
    IMAGE_SAMPLE_C_D_CL_O_G16_V5_V8_nsa_gfx10	= 22406,
    IMAGE_SAMPLE_C_D_CL_O_G16_V5_V8_nsa_gfx11	= 22407,
    IMAGE_SAMPLE_C_D_CL_O_G16_V5_V9	= 22408,
    IMAGE_SAMPLE_C_D_CL_O_G16_V5_V9_gfx10	= 22409,
    IMAGE_SAMPLE_C_D_CL_O_G16_V5_V9_gfx11	= 22410,
    IMAGE_SAMPLE_C_D_CL_O_G16_V5_V9_gfx12	= 22411,
    IMAGE_SAMPLE_C_D_CL_O_G16_V5_V9_nsa_gfx10	= 22412,
    IMAGE_SAMPLE_C_D_CL_O_G16_V5_V9_nsa_gfx11	= 22413,
    IMAGE_SAMPLE_C_D_CL_O_V1_V10	= 22414,
    IMAGE_SAMPLE_C_D_CL_O_V1_V10_gfx10	= 22415,
    IMAGE_SAMPLE_C_D_CL_O_V1_V10_gfx11	= 22416,
    IMAGE_SAMPLE_C_D_CL_O_V1_V10_gfx12	= 22417,
    IMAGE_SAMPLE_C_D_CL_O_V1_V10_nsa_gfx10	= 22418,
    IMAGE_SAMPLE_C_D_CL_O_V1_V10_nsa_gfx11	= 22419,
    IMAGE_SAMPLE_C_D_CL_O_V1_V11	= 22420,
    IMAGE_SAMPLE_C_D_CL_O_V1_V11_gfx10	= 22421,
    IMAGE_SAMPLE_C_D_CL_O_V1_V11_gfx11	= 22422,
    IMAGE_SAMPLE_C_D_CL_O_V1_V11_gfx12	= 22423,
    IMAGE_SAMPLE_C_D_CL_O_V1_V11_nsa_gfx10	= 22424,
    IMAGE_SAMPLE_C_D_CL_O_V1_V11_nsa_gfx11	= 22425,
    IMAGE_SAMPLE_C_D_CL_O_V1_V12	= 22426,
    IMAGE_SAMPLE_C_D_CL_O_V1_V12_gfx10	= 22427,
    IMAGE_SAMPLE_C_D_CL_O_V1_V12_gfx11	= 22428,
    IMAGE_SAMPLE_C_D_CL_O_V1_V12_gfx12	= 22429,
    IMAGE_SAMPLE_C_D_CL_O_V1_V12_nsa_gfx10	= 22430,
    IMAGE_SAMPLE_C_D_CL_O_V1_V12_nsa_gfx11	= 22431,
    IMAGE_SAMPLE_C_D_CL_O_V1_V4	= 22432,
    IMAGE_SAMPLE_C_D_CL_O_V1_V4_gfx10	= 22433,
    IMAGE_SAMPLE_C_D_CL_O_V1_V4_gfx11	= 22434,
    IMAGE_SAMPLE_C_D_CL_O_V1_V4_gfx12	= 22435,
    IMAGE_SAMPLE_C_D_CL_O_V1_V4_nsa_gfx10	= 22436,
    IMAGE_SAMPLE_C_D_CL_O_V1_V4_nsa_gfx11	= 22437,
    IMAGE_SAMPLE_C_D_CL_O_V1_V5	= 22438,
    IMAGE_SAMPLE_C_D_CL_O_V1_V5_gfx10	= 22439,
    IMAGE_SAMPLE_C_D_CL_O_V1_V5_gfx11	= 22440,
    IMAGE_SAMPLE_C_D_CL_O_V1_V5_gfx12	= 22441,
    IMAGE_SAMPLE_C_D_CL_O_V1_V5_nsa_gfx10	= 22442,
    IMAGE_SAMPLE_C_D_CL_O_V1_V5_nsa_gfx11	= 22443,
    IMAGE_SAMPLE_C_D_CL_O_V1_V6	= 22444,
    IMAGE_SAMPLE_C_D_CL_O_V1_V6_gfx10	= 22445,
    IMAGE_SAMPLE_C_D_CL_O_V1_V6_gfx11	= 22446,
    IMAGE_SAMPLE_C_D_CL_O_V1_V6_gfx12	= 22447,
    IMAGE_SAMPLE_C_D_CL_O_V1_V6_nsa_gfx10	= 22448,
    IMAGE_SAMPLE_C_D_CL_O_V1_V6_nsa_gfx11	= 22449,
    IMAGE_SAMPLE_C_D_CL_O_V1_V7	= 22450,
    IMAGE_SAMPLE_C_D_CL_O_V1_V7_gfx10	= 22451,
    IMAGE_SAMPLE_C_D_CL_O_V1_V7_gfx11	= 22452,
    IMAGE_SAMPLE_C_D_CL_O_V1_V7_gfx12	= 22453,
    IMAGE_SAMPLE_C_D_CL_O_V1_V7_nsa_gfx10	= 22454,
    IMAGE_SAMPLE_C_D_CL_O_V1_V7_nsa_gfx11	= 22455,
    IMAGE_SAMPLE_C_D_CL_O_V1_V8	= 22456,
    IMAGE_SAMPLE_C_D_CL_O_V1_V8_gfx10	= 22457,
    IMAGE_SAMPLE_C_D_CL_O_V1_V8_gfx11	= 22458,
    IMAGE_SAMPLE_C_D_CL_O_V1_V8_gfx12	= 22459,
    IMAGE_SAMPLE_C_D_CL_O_V1_V8_nsa_gfx10	= 22460,
    IMAGE_SAMPLE_C_D_CL_O_V1_V8_nsa_gfx11	= 22461,
    IMAGE_SAMPLE_C_D_CL_O_V1_V9	= 22462,
    IMAGE_SAMPLE_C_D_CL_O_V1_V9_gfx10	= 22463,
    IMAGE_SAMPLE_C_D_CL_O_V1_V9_gfx11	= 22464,
    IMAGE_SAMPLE_C_D_CL_O_V1_V9_gfx12	= 22465,
    IMAGE_SAMPLE_C_D_CL_O_V1_V9_nsa_gfx10	= 22466,
    IMAGE_SAMPLE_C_D_CL_O_V1_V9_nsa_gfx11	= 22467,
    IMAGE_SAMPLE_C_D_CL_O_V2_V10	= 22468,
    IMAGE_SAMPLE_C_D_CL_O_V2_V10_gfx10	= 22469,
    IMAGE_SAMPLE_C_D_CL_O_V2_V10_gfx11	= 22470,
    IMAGE_SAMPLE_C_D_CL_O_V2_V10_gfx12	= 22471,
    IMAGE_SAMPLE_C_D_CL_O_V2_V10_nsa_gfx10	= 22472,
    IMAGE_SAMPLE_C_D_CL_O_V2_V10_nsa_gfx11	= 22473,
    IMAGE_SAMPLE_C_D_CL_O_V2_V11	= 22474,
    IMAGE_SAMPLE_C_D_CL_O_V2_V11_gfx10	= 22475,
    IMAGE_SAMPLE_C_D_CL_O_V2_V11_gfx11	= 22476,
    IMAGE_SAMPLE_C_D_CL_O_V2_V11_gfx12	= 22477,
    IMAGE_SAMPLE_C_D_CL_O_V2_V11_nsa_gfx10	= 22478,
    IMAGE_SAMPLE_C_D_CL_O_V2_V11_nsa_gfx11	= 22479,
    IMAGE_SAMPLE_C_D_CL_O_V2_V12	= 22480,
    IMAGE_SAMPLE_C_D_CL_O_V2_V12_gfx10	= 22481,
    IMAGE_SAMPLE_C_D_CL_O_V2_V12_gfx11	= 22482,
    IMAGE_SAMPLE_C_D_CL_O_V2_V12_gfx12	= 22483,
    IMAGE_SAMPLE_C_D_CL_O_V2_V12_nsa_gfx10	= 22484,
    IMAGE_SAMPLE_C_D_CL_O_V2_V12_nsa_gfx11	= 22485,
    IMAGE_SAMPLE_C_D_CL_O_V2_V4	= 22486,
    IMAGE_SAMPLE_C_D_CL_O_V2_V4_gfx10	= 22487,
    IMAGE_SAMPLE_C_D_CL_O_V2_V4_gfx11	= 22488,
    IMAGE_SAMPLE_C_D_CL_O_V2_V4_gfx12	= 22489,
    IMAGE_SAMPLE_C_D_CL_O_V2_V4_nsa_gfx10	= 22490,
    IMAGE_SAMPLE_C_D_CL_O_V2_V4_nsa_gfx11	= 22491,
    IMAGE_SAMPLE_C_D_CL_O_V2_V5	= 22492,
    IMAGE_SAMPLE_C_D_CL_O_V2_V5_gfx10	= 22493,
    IMAGE_SAMPLE_C_D_CL_O_V2_V5_gfx11	= 22494,
    IMAGE_SAMPLE_C_D_CL_O_V2_V5_gfx12	= 22495,
    IMAGE_SAMPLE_C_D_CL_O_V2_V5_nsa_gfx10	= 22496,
    IMAGE_SAMPLE_C_D_CL_O_V2_V5_nsa_gfx11	= 22497,
    IMAGE_SAMPLE_C_D_CL_O_V2_V6	= 22498,
    IMAGE_SAMPLE_C_D_CL_O_V2_V6_gfx10	= 22499,
    IMAGE_SAMPLE_C_D_CL_O_V2_V6_gfx11	= 22500,
    IMAGE_SAMPLE_C_D_CL_O_V2_V6_gfx12	= 22501,
    IMAGE_SAMPLE_C_D_CL_O_V2_V6_nsa_gfx10	= 22502,
    IMAGE_SAMPLE_C_D_CL_O_V2_V6_nsa_gfx11	= 22503,
    IMAGE_SAMPLE_C_D_CL_O_V2_V7	= 22504,
    IMAGE_SAMPLE_C_D_CL_O_V2_V7_gfx10	= 22505,
    IMAGE_SAMPLE_C_D_CL_O_V2_V7_gfx11	= 22506,
    IMAGE_SAMPLE_C_D_CL_O_V2_V7_gfx12	= 22507,
    IMAGE_SAMPLE_C_D_CL_O_V2_V7_nsa_gfx10	= 22508,
    IMAGE_SAMPLE_C_D_CL_O_V2_V7_nsa_gfx11	= 22509,
    IMAGE_SAMPLE_C_D_CL_O_V2_V8	= 22510,
    IMAGE_SAMPLE_C_D_CL_O_V2_V8_gfx10	= 22511,
    IMAGE_SAMPLE_C_D_CL_O_V2_V8_gfx11	= 22512,
    IMAGE_SAMPLE_C_D_CL_O_V2_V8_gfx12	= 22513,
    IMAGE_SAMPLE_C_D_CL_O_V2_V8_nsa_gfx10	= 22514,
    IMAGE_SAMPLE_C_D_CL_O_V2_V8_nsa_gfx11	= 22515,
    IMAGE_SAMPLE_C_D_CL_O_V2_V9	= 22516,
    IMAGE_SAMPLE_C_D_CL_O_V2_V9_gfx10	= 22517,
    IMAGE_SAMPLE_C_D_CL_O_V2_V9_gfx11	= 22518,
    IMAGE_SAMPLE_C_D_CL_O_V2_V9_gfx12	= 22519,
    IMAGE_SAMPLE_C_D_CL_O_V2_V9_nsa_gfx10	= 22520,
    IMAGE_SAMPLE_C_D_CL_O_V2_V9_nsa_gfx11	= 22521,
    IMAGE_SAMPLE_C_D_CL_O_V3_V10	= 22522,
    IMAGE_SAMPLE_C_D_CL_O_V3_V10_gfx10	= 22523,
    IMAGE_SAMPLE_C_D_CL_O_V3_V10_gfx11	= 22524,
    IMAGE_SAMPLE_C_D_CL_O_V3_V10_gfx12	= 22525,
    IMAGE_SAMPLE_C_D_CL_O_V3_V10_nsa_gfx10	= 22526,
    IMAGE_SAMPLE_C_D_CL_O_V3_V10_nsa_gfx11	= 22527,
    IMAGE_SAMPLE_C_D_CL_O_V3_V11	= 22528,
    IMAGE_SAMPLE_C_D_CL_O_V3_V11_gfx10	= 22529,
    IMAGE_SAMPLE_C_D_CL_O_V3_V11_gfx11	= 22530,
    IMAGE_SAMPLE_C_D_CL_O_V3_V11_gfx12	= 22531,
    IMAGE_SAMPLE_C_D_CL_O_V3_V11_nsa_gfx10	= 22532,
    IMAGE_SAMPLE_C_D_CL_O_V3_V11_nsa_gfx11	= 22533,
    IMAGE_SAMPLE_C_D_CL_O_V3_V12	= 22534,
    IMAGE_SAMPLE_C_D_CL_O_V3_V12_gfx10	= 22535,
    IMAGE_SAMPLE_C_D_CL_O_V3_V12_gfx11	= 22536,
    IMAGE_SAMPLE_C_D_CL_O_V3_V12_gfx12	= 22537,
    IMAGE_SAMPLE_C_D_CL_O_V3_V12_nsa_gfx10	= 22538,
    IMAGE_SAMPLE_C_D_CL_O_V3_V12_nsa_gfx11	= 22539,
    IMAGE_SAMPLE_C_D_CL_O_V3_V4	= 22540,
    IMAGE_SAMPLE_C_D_CL_O_V3_V4_gfx10	= 22541,
    IMAGE_SAMPLE_C_D_CL_O_V3_V4_gfx11	= 22542,
    IMAGE_SAMPLE_C_D_CL_O_V3_V4_gfx12	= 22543,
    IMAGE_SAMPLE_C_D_CL_O_V3_V4_nsa_gfx10	= 22544,
    IMAGE_SAMPLE_C_D_CL_O_V3_V4_nsa_gfx11	= 22545,
    IMAGE_SAMPLE_C_D_CL_O_V3_V5	= 22546,
    IMAGE_SAMPLE_C_D_CL_O_V3_V5_gfx10	= 22547,
    IMAGE_SAMPLE_C_D_CL_O_V3_V5_gfx11	= 22548,
    IMAGE_SAMPLE_C_D_CL_O_V3_V5_gfx12	= 22549,
    IMAGE_SAMPLE_C_D_CL_O_V3_V5_nsa_gfx10	= 22550,
    IMAGE_SAMPLE_C_D_CL_O_V3_V5_nsa_gfx11	= 22551,
    IMAGE_SAMPLE_C_D_CL_O_V3_V6	= 22552,
    IMAGE_SAMPLE_C_D_CL_O_V3_V6_gfx10	= 22553,
    IMAGE_SAMPLE_C_D_CL_O_V3_V6_gfx11	= 22554,
    IMAGE_SAMPLE_C_D_CL_O_V3_V6_gfx12	= 22555,
    IMAGE_SAMPLE_C_D_CL_O_V3_V6_nsa_gfx10	= 22556,
    IMAGE_SAMPLE_C_D_CL_O_V3_V6_nsa_gfx11	= 22557,
    IMAGE_SAMPLE_C_D_CL_O_V3_V7	= 22558,
    IMAGE_SAMPLE_C_D_CL_O_V3_V7_gfx10	= 22559,
    IMAGE_SAMPLE_C_D_CL_O_V3_V7_gfx11	= 22560,
    IMAGE_SAMPLE_C_D_CL_O_V3_V7_gfx12	= 22561,
    IMAGE_SAMPLE_C_D_CL_O_V3_V7_nsa_gfx10	= 22562,
    IMAGE_SAMPLE_C_D_CL_O_V3_V7_nsa_gfx11	= 22563,
    IMAGE_SAMPLE_C_D_CL_O_V3_V8	= 22564,
    IMAGE_SAMPLE_C_D_CL_O_V3_V8_gfx10	= 22565,
    IMAGE_SAMPLE_C_D_CL_O_V3_V8_gfx11	= 22566,
    IMAGE_SAMPLE_C_D_CL_O_V3_V8_gfx12	= 22567,
    IMAGE_SAMPLE_C_D_CL_O_V3_V8_nsa_gfx10	= 22568,
    IMAGE_SAMPLE_C_D_CL_O_V3_V8_nsa_gfx11	= 22569,
    IMAGE_SAMPLE_C_D_CL_O_V3_V9	= 22570,
    IMAGE_SAMPLE_C_D_CL_O_V3_V9_gfx10	= 22571,
    IMAGE_SAMPLE_C_D_CL_O_V3_V9_gfx11	= 22572,
    IMAGE_SAMPLE_C_D_CL_O_V3_V9_gfx12	= 22573,
    IMAGE_SAMPLE_C_D_CL_O_V3_V9_nsa_gfx10	= 22574,
    IMAGE_SAMPLE_C_D_CL_O_V3_V9_nsa_gfx11	= 22575,
    IMAGE_SAMPLE_C_D_CL_O_V4_V10	= 22576,
    IMAGE_SAMPLE_C_D_CL_O_V4_V10_gfx10	= 22577,
    IMAGE_SAMPLE_C_D_CL_O_V4_V10_gfx11	= 22578,
    IMAGE_SAMPLE_C_D_CL_O_V4_V10_gfx12	= 22579,
    IMAGE_SAMPLE_C_D_CL_O_V4_V10_nsa_gfx10	= 22580,
    IMAGE_SAMPLE_C_D_CL_O_V4_V10_nsa_gfx11	= 22581,
    IMAGE_SAMPLE_C_D_CL_O_V4_V11	= 22582,
    IMAGE_SAMPLE_C_D_CL_O_V4_V11_gfx10	= 22583,
    IMAGE_SAMPLE_C_D_CL_O_V4_V11_gfx11	= 22584,
    IMAGE_SAMPLE_C_D_CL_O_V4_V11_gfx12	= 22585,
    IMAGE_SAMPLE_C_D_CL_O_V4_V11_nsa_gfx10	= 22586,
    IMAGE_SAMPLE_C_D_CL_O_V4_V11_nsa_gfx11	= 22587,
    IMAGE_SAMPLE_C_D_CL_O_V4_V12	= 22588,
    IMAGE_SAMPLE_C_D_CL_O_V4_V12_gfx10	= 22589,
    IMAGE_SAMPLE_C_D_CL_O_V4_V12_gfx11	= 22590,
    IMAGE_SAMPLE_C_D_CL_O_V4_V12_gfx12	= 22591,
    IMAGE_SAMPLE_C_D_CL_O_V4_V12_nsa_gfx10	= 22592,
    IMAGE_SAMPLE_C_D_CL_O_V4_V12_nsa_gfx11	= 22593,
    IMAGE_SAMPLE_C_D_CL_O_V4_V4	= 22594,
    IMAGE_SAMPLE_C_D_CL_O_V4_V4_gfx10	= 22595,
    IMAGE_SAMPLE_C_D_CL_O_V4_V4_gfx11	= 22596,
    IMAGE_SAMPLE_C_D_CL_O_V4_V4_gfx12	= 22597,
    IMAGE_SAMPLE_C_D_CL_O_V4_V4_nsa_gfx10	= 22598,
    IMAGE_SAMPLE_C_D_CL_O_V4_V4_nsa_gfx11	= 22599,
    IMAGE_SAMPLE_C_D_CL_O_V4_V5	= 22600,
    IMAGE_SAMPLE_C_D_CL_O_V4_V5_gfx10	= 22601,
    IMAGE_SAMPLE_C_D_CL_O_V4_V5_gfx11	= 22602,
    IMAGE_SAMPLE_C_D_CL_O_V4_V5_gfx12	= 22603,
    IMAGE_SAMPLE_C_D_CL_O_V4_V5_nsa_gfx10	= 22604,
    IMAGE_SAMPLE_C_D_CL_O_V4_V5_nsa_gfx11	= 22605,
    IMAGE_SAMPLE_C_D_CL_O_V4_V6	= 22606,
    IMAGE_SAMPLE_C_D_CL_O_V4_V6_gfx10	= 22607,
    IMAGE_SAMPLE_C_D_CL_O_V4_V6_gfx11	= 22608,
    IMAGE_SAMPLE_C_D_CL_O_V4_V6_gfx12	= 22609,
    IMAGE_SAMPLE_C_D_CL_O_V4_V6_nsa_gfx10	= 22610,
    IMAGE_SAMPLE_C_D_CL_O_V4_V6_nsa_gfx11	= 22611,
    IMAGE_SAMPLE_C_D_CL_O_V4_V7	= 22612,
    IMAGE_SAMPLE_C_D_CL_O_V4_V7_gfx10	= 22613,
    IMAGE_SAMPLE_C_D_CL_O_V4_V7_gfx11	= 22614,
    IMAGE_SAMPLE_C_D_CL_O_V4_V7_gfx12	= 22615,
    IMAGE_SAMPLE_C_D_CL_O_V4_V7_nsa_gfx10	= 22616,
    IMAGE_SAMPLE_C_D_CL_O_V4_V7_nsa_gfx11	= 22617,
    IMAGE_SAMPLE_C_D_CL_O_V4_V8	= 22618,
    IMAGE_SAMPLE_C_D_CL_O_V4_V8_gfx10	= 22619,
    IMAGE_SAMPLE_C_D_CL_O_V4_V8_gfx11	= 22620,
    IMAGE_SAMPLE_C_D_CL_O_V4_V8_gfx12	= 22621,
    IMAGE_SAMPLE_C_D_CL_O_V4_V8_nsa_gfx10	= 22622,
    IMAGE_SAMPLE_C_D_CL_O_V4_V8_nsa_gfx11	= 22623,
    IMAGE_SAMPLE_C_D_CL_O_V4_V9	= 22624,
    IMAGE_SAMPLE_C_D_CL_O_V4_V9_gfx10	= 22625,
    IMAGE_SAMPLE_C_D_CL_O_V4_V9_gfx11	= 22626,
    IMAGE_SAMPLE_C_D_CL_O_V4_V9_gfx12	= 22627,
    IMAGE_SAMPLE_C_D_CL_O_V4_V9_nsa_gfx10	= 22628,
    IMAGE_SAMPLE_C_D_CL_O_V4_V9_nsa_gfx11	= 22629,
    IMAGE_SAMPLE_C_D_CL_O_V5_V10	= 22630,
    IMAGE_SAMPLE_C_D_CL_O_V5_V10_gfx10	= 22631,
    IMAGE_SAMPLE_C_D_CL_O_V5_V10_gfx11	= 22632,
    IMAGE_SAMPLE_C_D_CL_O_V5_V10_gfx12	= 22633,
    IMAGE_SAMPLE_C_D_CL_O_V5_V10_nsa_gfx10	= 22634,
    IMAGE_SAMPLE_C_D_CL_O_V5_V10_nsa_gfx11	= 22635,
    IMAGE_SAMPLE_C_D_CL_O_V5_V11	= 22636,
    IMAGE_SAMPLE_C_D_CL_O_V5_V11_gfx10	= 22637,
    IMAGE_SAMPLE_C_D_CL_O_V5_V11_gfx11	= 22638,
    IMAGE_SAMPLE_C_D_CL_O_V5_V11_gfx12	= 22639,
    IMAGE_SAMPLE_C_D_CL_O_V5_V11_nsa_gfx10	= 22640,
    IMAGE_SAMPLE_C_D_CL_O_V5_V11_nsa_gfx11	= 22641,
    IMAGE_SAMPLE_C_D_CL_O_V5_V12	= 22642,
    IMAGE_SAMPLE_C_D_CL_O_V5_V12_gfx10	= 22643,
    IMAGE_SAMPLE_C_D_CL_O_V5_V12_gfx11	= 22644,
    IMAGE_SAMPLE_C_D_CL_O_V5_V12_gfx12	= 22645,
    IMAGE_SAMPLE_C_D_CL_O_V5_V12_nsa_gfx10	= 22646,
    IMAGE_SAMPLE_C_D_CL_O_V5_V12_nsa_gfx11	= 22647,
    IMAGE_SAMPLE_C_D_CL_O_V5_V4	= 22648,
    IMAGE_SAMPLE_C_D_CL_O_V5_V4_gfx10	= 22649,
    IMAGE_SAMPLE_C_D_CL_O_V5_V4_gfx11	= 22650,
    IMAGE_SAMPLE_C_D_CL_O_V5_V4_gfx12	= 22651,
    IMAGE_SAMPLE_C_D_CL_O_V5_V4_nsa_gfx10	= 22652,
    IMAGE_SAMPLE_C_D_CL_O_V5_V4_nsa_gfx11	= 22653,
    IMAGE_SAMPLE_C_D_CL_O_V5_V5	= 22654,
    IMAGE_SAMPLE_C_D_CL_O_V5_V5_gfx10	= 22655,
    IMAGE_SAMPLE_C_D_CL_O_V5_V5_gfx11	= 22656,
    IMAGE_SAMPLE_C_D_CL_O_V5_V5_gfx12	= 22657,
    IMAGE_SAMPLE_C_D_CL_O_V5_V5_nsa_gfx10	= 22658,
    IMAGE_SAMPLE_C_D_CL_O_V5_V5_nsa_gfx11	= 22659,
    IMAGE_SAMPLE_C_D_CL_O_V5_V6	= 22660,
    IMAGE_SAMPLE_C_D_CL_O_V5_V6_gfx10	= 22661,
    IMAGE_SAMPLE_C_D_CL_O_V5_V6_gfx11	= 22662,
    IMAGE_SAMPLE_C_D_CL_O_V5_V6_gfx12	= 22663,
    IMAGE_SAMPLE_C_D_CL_O_V5_V6_nsa_gfx10	= 22664,
    IMAGE_SAMPLE_C_D_CL_O_V5_V6_nsa_gfx11	= 22665,
    IMAGE_SAMPLE_C_D_CL_O_V5_V7	= 22666,
    IMAGE_SAMPLE_C_D_CL_O_V5_V7_gfx10	= 22667,
    IMAGE_SAMPLE_C_D_CL_O_V5_V7_gfx11	= 22668,
    IMAGE_SAMPLE_C_D_CL_O_V5_V7_gfx12	= 22669,
    IMAGE_SAMPLE_C_D_CL_O_V5_V7_nsa_gfx10	= 22670,
    IMAGE_SAMPLE_C_D_CL_O_V5_V7_nsa_gfx11	= 22671,
    IMAGE_SAMPLE_C_D_CL_O_V5_V8	= 22672,
    IMAGE_SAMPLE_C_D_CL_O_V5_V8_gfx10	= 22673,
    IMAGE_SAMPLE_C_D_CL_O_V5_V8_gfx11	= 22674,
    IMAGE_SAMPLE_C_D_CL_O_V5_V8_gfx12	= 22675,
    IMAGE_SAMPLE_C_D_CL_O_V5_V8_nsa_gfx10	= 22676,
    IMAGE_SAMPLE_C_D_CL_O_V5_V8_nsa_gfx11	= 22677,
    IMAGE_SAMPLE_C_D_CL_O_V5_V9	= 22678,
    IMAGE_SAMPLE_C_D_CL_O_V5_V9_gfx10	= 22679,
    IMAGE_SAMPLE_C_D_CL_O_V5_V9_gfx11	= 22680,
    IMAGE_SAMPLE_C_D_CL_O_V5_V9_gfx12	= 22681,
    IMAGE_SAMPLE_C_D_CL_O_V5_V9_nsa_gfx10	= 22682,
    IMAGE_SAMPLE_C_D_CL_O_V5_V9_nsa_gfx11	= 22683,
    IMAGE_SAMPLE_C_D_CL_V1_V10	= 22684,
    IMAGE_SAMPLE_C_D_CL_V1_V10_gfx10	= 22685,
    IMAGE_SAMPLE_C_D_CL_V1_V10_gfx11	= 22686,
    IMAGE_SAMPLE_C_D_CL_V1_V10_gfx12	= 22687,
    IMAGE_SAMPLE_C_D_CL_V1_V10_nsa_gfx10	= 22688,
    IMAGE_SAMPLE_C_D_CL_V1_V10_nsa_gfx11	= 22689,
    IMAGE_SAMPLE_C_D_CL_V1_V11	= 22690,
    IMAGE_SAMPLE_C_D_CL_V1_V11_gfx10	= 22691,
    IMAGE_SAMPLE_C_D_CL_V1_V11_gfx11	= 22692,
    IMAGE_SAMPLE_C_D_CL_V1_V11_gfx12	= 22693,
    IMAGE_SAMPLE_C_D_CL_V1_V11_nsa_gfx10	= 22694,
    IMAGE_SAMPLE_C_D_CL_V1_V11_nsa_gfx11	= 22695,
    IMAGE_SAMPLE_C_D_CL_V1_V3	= 22696,
    IMAGE_SAMPLE_C_D_CL_V1_V3_gfx10	= 22697,
    IMAGE_SAMPLE_C_D_CL_V1_V3_gfx11	= 22698,
    IMAGE_SAMPLE_C_D_CL_V1_V3_gfx12	= 22699,
    IMAGE_SAMPLE_C_D_CL_V1_V3_nsa_gfx10	= 22700,
    IMAGE_SAMPLE_C_D_CL_V1_V3_nsa_gfx11	= 22701,
    IMAGE_SAMPLE_C_D_CL_V1_V4	= 22702,
    IMAGE_SAMPLE_C_D_CL_V1_V4_gfx10	= 22703,
    IMAGE_SAMPLE_C_D_CL_V1_V4_gfx11	= 22704,
    IMAGE_SAMPLE_C_D_CL_V1_V4_gfx12	= 22705,
    IMAGE_SAMPLE_C_D_CL_V1_V4_nsa_gfx10	= 22706,
    IMAGE_SAMPLE_C_D_CL_V1_V4_nsa_gfx11	= 22707,
    IMAGE_SAMPLE_C_D_CL_V1_V5	= 22708,
    IMAGE_SAMPLE_C_D_CL_V1_V5_gfx10	= 22709,
    IMAGE_SAMPLE_C_D_CL_V1_V5_gfx11	= 22710,
    IMAGE_SAMPLE_C_D_CL_V1_V5_gfx12	= 22711,
    IMAGE_SAMPLE_C_D_CL_V1_V5_nsa_gfx10	= 22712,
    IMAGE_SAMPLE_C_D_CL_V1_V5_nsa_gfx11	= 22713,
    IMAGE_SAMPLE_C_D_CL_V1_V6	= 22714,
    IMAGE_SAMPLE_C_D_CL_V1_V6_gfx10	= 22715,
    IMAGE_SAMPLE_C_D_CL_V1_V6_gfx11	= 22716,
    IMAGE_SAMPLE_C_D_CL_V1_V6_gfx12	= 22717,
    IMAGE_SAMPLE_C_D_CL_V1_V6_nsa_gfx10	= 22718,
    IMAGE_SAMPLE_C_D_CL_V1_V6_nsa_gfx11	= 22719,
    IMAGE_SAMPLE_C_D_CL_V1_V7	= 22720,
    IMAGE_SAMPLE_C_D_CL_V1_V7_gfx10	= 22721,
    IMAGE_SAMPLE_C_D_CL_V1_V7_gfx11	= 22722,
    IMAGE_SAMPLE_C_D_CL_V1_V7_gfx12	= 22723,
    IMAGE_SAMPLE_C_D_CL_V1_V7_nsa_gfx10	= 22724,
    IMAGE_SAMPLE_C_D_CL_V1_V7_nsa_gfx11	= 22725,
    IMAGE_SAMPLE_C_D_CL_V1_V8	= 22726,
    IMAGE_SAMPLE_C_D_CL_V1_V8_gfx10	= 22727,
    IMAGE_SAMPLE_C_D_CL_V1_V8_gfx11	= 22728,
    IMAGE_SAMPLE_C_D_CL_V1_V8_gfx12	= 22729,
    IMAGE_SAMPLE_C_D_CL_V1_V8_nsa_gfx10	= 22730,
    IMAGE_SAMPLE_C_D_CL_V1_V8_nsa_gfx11	= 22731,
    IMAGE_SAMPLE_C_D_CL_V1_V9	= 22732,
    IMAGE_SAMPLE_C_D_CL_V1_V9_gfx10	= 22733,
    IMAGE_SAMPLE_C_D_CL_V1_V9_gfx11	= 22734,
    IMAGE_SAMPLE_C_D_CL_V1_V9_gfx12	= 22735,
    IMAGE_SAMPLE_C_D_CL_V1_V9_nsa_gfx10	= 22736,
    IMAGE_SAMPLE_C_D_CL_V1_V9_nsa_gfx11	= 22737,
    IMAGE_SAMPLE_C_D_CL_V2_V10	= 22738,
    IMAGE_SAMPLE_C_D_CL_V2_V10_gfx10	= 22739,
    IMAGE_SAMPLE_C_D_CL_V2_V10_gfx11	= 22740,
    IMAGE_SAMPLE_C_D_CL_V2_V10_gfx12	= 22741,
    IMAGE_SAMPLE_C_D_CL_V2_V10_nsa_gfx10	= 22742,
    IMAGE_SAMPLE_C_D_CL_V2_V10_nsa_gfx11	= 22743,
    IMAGE_SAMPLE_C_D_CL_V2_V11	= 22744,
    IMAGE_SAMPLE_C_D_CL_V2_V11_gfx10	= 22745,
    IMAGE_SAMPLE_C_D_CL_V2_V11_gfx11	= 22746,
    IMAGE_SAMPLE_C_D_CL_V2_V11_gfx12	= 22747,
    IMAGE_SAMPLE_C_D_CL_V2_V11_nsa_gfx10	= 22748,
    IMAGE_SAMPLE_C_D_CL_V2_V11_nsa_gfx11	= 22749,
    IMAGE_SAMPLE_C_D_CL_V2_V3	= 22750,
    IMAGE_SAMPLE_C_D_CL_V2_V3_gfx10	= 22751,
    IMAGE_SAMPLE_C_D_CL_V2_V3_gfx11	= 22752,
    IMAGE_SAMPLE_C_D_CL_V2_V3_gfx12	= 22753,
    IMAGE_SAMPLE_C_D_CL_V2_V3_nsa_gfx10	= 22754,
    IMAGE_SAMPLE_C_D_CL_V2_V3_nsa_gfx11	= 22755,
    IMAGE_SAMPLE_C_D_CL_V2_V4	= 22756,
    IMAGE_SAMPLE_C_D_CL_V2_V4_gfx10	= 22757,
    IMAGE_SAMPLE_C_D_CL_V2_V4_gfx11	= 22758,
    IMAGE_SAMPLE_C_D_CL_V2_V4_gfx12	= 22759,
    IMAGE_SAMPLE_C_D_CL_V2_V4_nsa_gfx10	= 22760,
    IMAGE_SAMPLE_C_D_CL_V2_V4_nsa_gfx11	= 22761,
    IMAGE_SAMPLE_C_D_CL_V2_V5	= 22762,
    IMAGE_SAMPLE_C_D_CL_V2_V5_gfx10	= 22763,
    IMAGE_SAMPLE_C_D_CL_V2_V5_gfx11	= 22764,
    IMAGE_SAMPLE_C_D_CL_V2_V5_gfx12	= 22765,
    IMAGE_SAMPLE_C_D_CL_V2_V5_nsa_gfx10	= 22766,
    IMAGE_SAMPLE_C_D_CL_V2_V5_nsa_gfx11	= 22767,
    IMAGE_SAMPLE_C_D_CL_V2_V6	= 22768,
    IMAGE_SAMPLE_C_D_CL_V2_V6_gfx10	= 22769,
    IMAGE_SAMPLE_C_D_CL_V2_V6_gfx11	= 22770,
    IMAGE_SAMPLE_C_D_CL_V2_V6_gfx12	= 22771,
    IMAGE_SAMPLE_C_D_CL_V2_V6_nsa_gfx10	= 22772,
    IMAGE_SAMPLE_C_D_CL_V2_V6_nsa_gfx11	= 22773,
    IMAGE_SAMPLE_C_D_CL_V2_V7	= 22774,
    IMAGE_SAMPLE_C_D_CL_V2_V7_gfx10	= 22775,
    IMAGE_SAMPLE_C_D_CL_V2_V7_gfx11	= 22776,
    IMAGE_SAMPLE_C_D_CL_V2_V7_gfx12	= 22777,
    IMAGE_SAMPLE_C_D_CL_V2_V7_nsa_gfx10	= 22778,
    IMAGE_SAMPLE_C_D_CL_V2_V7_nsa_gfx11	= 22779,
    IMAGE_SAMPLE_C_D_CL_V2_V8	= 22780,
    IMAGE_SAMPLE_C_D_CL_V2_V8_gfx10	= 22781,
    IMAGE_SAMPLE_C_D_CL_V2_V8_gfx11	= 22782,
    IMAGE_SAMPLE_C_D_CL_V2_V8_gfx12	= 22783,
    IMAGE_SAMPLE_C_D_CL_V2_V8_nsa_gfx10	= 22784,
    IMAGE_SAMPLE_C_D_CL_V2_V8_nsa_gfx11	= 22785,
    IMAGE_SAMPLE_C_D_CL_V2_V9	= 22786,
    IMAGE_SAMPLE_C_D_CL_V2_V9_gfx10	= 22787,
    IMAGE_SAMPLE_C_D_CL_V2_V9_gfx11	= 22788,
    IMAGE_SAMPLE_C_D_CL_V2_V9_gfx12	= 22789,
    IMAGE_SAMPLE_C_D_CL_V2_V9_nsa_gfx10	= 22790,
    IMAGE_SAMPLE_C_D_CL_V2_V9_nsa_gfx11	= 22791,
    IMAGE_SAMPLE_C_D_CL_V3_V10	= 22792,
    IMAGE_SAMPLE_C_D_CL_V3_V10_gfx10	= 22793,
    IMAGE_SAMPLE_C_D_CL_V3_V10_gfx11	= 22794,
    IMAGE_SAMPLE_C_D_CL_V3_V10_gfx12	= 22795,
    IMAGE_SAMPLE_C_D_CL_V3_V10_nsa_gfx10	= 22796,
    IMAGE_SAMPLE_C_D_CL_V3_V10_nsa_gfx11	= 22797,
    IMAGE_SAMPLE_C_D_CL_V3_V11	= 22798,
    IMAGE_SAMPLE_C_D_CL_V3_V11_gfx10	= 22799,
    IMAGE_SAMPLE_C_D_CL_V3_V11_gfx11	= 22800,
    IMAGE_SAMPLE_C_D_CL_V3_V11_gfx12	= 22801,
    IMAGE_SAMPLE_C_D_CL_V3_V11_nsa_gfx10	= 22802,
    IMAGE_SAMPLE_C_D_CL_V3_V11_nsa_gfx11	= 22803,
    IMAGE_SAMPLE_C_D_CL_V3_V3	= 22804,
    IMAGE_SAMPLE_C_D_CL_V3_V3_gfx10	= 22805,
    IMAGE_SAMPLE_C_D_CL_V3_V3_gfx11	= 22806,
    IMAGE_SAMPLE_C_D_CL_V3_V3_gfx12	= 22807,
    IMAGE_SAMPLE_C_D_CL_V3_V3_nsa_gfx10	= 22808,
    IMAGE_SAMPLE_C_D_CL_V3_V3_nsa_gfx11	= 22809,
    IMAGE_SAMPLE_C_D_CL_V3_V4	= 22810,
    IMAGE_SAMPLE_C_D_CL_V3_V4_gfx10	= 22811,
    IMAGE_SAMPLE_C_D_CL_V3_V4_gfx11	= 22812,
    IMAGE_SAMPLE_C_D_CL_V3_V4_gfx12	= 22813,
    IMAGE_SAMPLE_C_D_CL_V3_V4_nsa_gfx10	= 22814,
    IMAGE_SAMPLE_C_D_CL_V3_V4_nsa_gfx11	= 22815,
    IMAGE_SAMPLE_C_D_CL_V3_V5	= 22816,
    IMAGE_SAMPLE_C_D_CL_V3_V5_gfx10	= 22817,
    IMAGE_SAMPLE_C_D_CL_V3_V5_gfx11	= 22818,
    IMAGE_SAMPLE_C_D_CL_V3_V5_gfx12	= 22819,
    IMAGE_SAMPLE_C_D_CL_V3_V5_nsa_gfx10	= 22820,
    IMAGE_SAMPLE_C_D_CL_V3_V5_nsa_gfx11	= 22821,
    IMAGE_SAMPLE_C_D_CL_V3_V6	= 22822,
    IMAGE_SAMPLE_C_D_CL_V3_V6_gfx10	= 22823,
    IMAGE_SAMPLE_C_D_CL_V3_V6_gfx11	= 22824,
    IMAGE_SAMPLE_C_D_CL_V3_V6_gfx12	= 22825,
    IMAGE_SAMPLE_C_D_CL_V3_V6_nsa_gfx10	= 22826,
    IMAGE_SAMPLE_C_D_CL_V3_V6_nsa_gfx11	= 22827,
    IMAGE_SAMPLE_C_D_CL_V3_V7	= 22828,
    IMAGE_SAMPLE_C_D_CL_V3_V7_gfx10	= 22829,
    IMAGE_SAMPLE_C_D_CL_V3_V7_gfx11	= 22830,
    IMAGE_SAMPLE_C_D_CL_V3_V7_gfx12	= 22831,
    IMAGE_SAMPLE_C_D_CL_V3_V7_nsa_gfx10	= 22832,
    IMAGE_SAMPLE_C_D_CL_V3_V7_nsa_gfx11	= 22833,
    IMAGE_SAMPLE_C_D_CL_V3_V8	= 22834,
    IMAGE_SAMPLE_C_D_CL_V3_V8_gfx10	= 22835,
    IMAGE_SAMPLE_C_D_CL_V3_V8_gfx11	= 22836,
    IMAGE_SAMPLE_C_D_CL_V3_V8_gfx12	= 22837,
    IMAGE_SAMPLE_C_D_CL_V3_V8_nsa_gfx10	= 22838,
    IMAGE_SAMPLE_C_D_CL_V3_V8_nsa_gfx11	= 22839,
    IMAGE_SAMPLE_C_D_CL_V3_V9	= 22840,
    IMAGE_SAMPLE_C_D_CL_V3_V9_gfx10	= 22841,
    IMAGE_SAMPLE_C_D_CL_V3_V9_gfx11	= 22842,
    IMAGE_SAMPLE_C_D_CL_V3_V9_gfx12	= 22843,
    IMAGE_SAMPLE_C_D_CL_V3_V9_nsa_gfx10	= 22844,
    IMAGE_SAMPLE_C_D_CL_V3_V9_nsa_gfx11	= 22845,
    IMAGE_SAMPLE_C_D_CL_V4_V10	= 22846,
    IMAGE_SAMPLE_C_D_CL_V4_V10_gfx10	= 22847,
    IMAGE_SAMPLE_C_D_CL_V4_V10_gfx11	= 22848,
    IMAGE_SAMPLE_C_D_CL_V4_V10_gfx12	= 22849,
    IMAGE_SAMPLE_C_D_CL_V4_V10_nsa_gfx10	= 22850,
    IMAGE_SAMPLE_C_D_CL_V4_V10_nsa_gfx11	= 22851,
    IMAGE_SAMPLE_C_D_CL_V4_V11	= 22852,
    IMAGE_SAMPLE_C_D_CL_V4_V11_gfx10	= 22853,
    IMAGE_SAMPLE_C_D_CL_V4_V11_gfx11	= 22854,
    IMAGE_SAMPLE_C_D_CL_V4_V11_gfx12	= 22855,
    IMAGE_SAMPLE_C_D_CL_V4_V11_nsa_gfx10	= 22856,
    IMAGE_SAMPLE_C_D_CL_V4_V11_nsa_gfx11	= 22857,
    IMAGE_SAMPLE_C_D_CL_V4_V3	= 22858,
    IMAGE_SAMPLE_C_D_CL_V4_V3_gfx10	= 22859,
    IMAGE_SAMPLE_C_D_CL_V4_V3_gfx11	= 22860,
    IMAGE_SAMPLE_C_D_CL_V4_V3_gfx12	= 22861,
    IMAGE_SAMPLE_C_D_CL_V4_V3_nsa_gfx10	= 22862,
    IMAGE_SAMPLE_C_D_CL_V4_V3_nsa_gfx11	= 22863,
    IMAGE_SAMPLE_C_D_CL_V4_V4	= 22864,
    IMAGE_SAMPLE_C_D_CL_V4_V4_gfx10	= 22865,
    IMAGE_SAMPLE_C_D_CL_V4_V4_gfx11	= 22866,
    IMAGE_SAMPLE_C_D_CL_V4_V4_gfx12	= 22867,
    IMAGE_SAMPLE_C_D_CL_V4_V4_nsa_gfx10	= 22868,
    IMAGE_SAMPLE_C_D_CL_V4_V4_nsa_gfx11	= 22869,
    IMAGE_SAMPLE_C_D_CL_V4_V5	= 22870,
    IMAGE_SAMPLE_C_D_CL_V4_V5_gfx10	= 22871,
    IMAGE_SAMPLE_C_D_CL_V4_V5_gfx11	= 22872,
    IMAGE_SAMPLE_C_D_CL_V4_V5_gfx12	= 22873,
    IMAGE_SAMPLE_C_D_CL_V4_V5_nsa_gfx10	= 22874,
    IMAGE_SAMPLE_C_D_CL_V4_V5_nsa_gfx11	= 22875,
    IMAGE_SAMPLE_C_D_CL_V4_V6	= 22876,
    IMAGE_SAMPLE_C_D_CL_V4_V6_gfx10	= 22877,
    IMAGE_SAMPLE_C_D_CL_V4_V6_gfx11	= 22878,
    IMAGE_SAMPLE_C_D_CL_V4_V6_gfx12	= 22879,
    IMAGE_SAMPLE_C_D_CL_V4_V6_nsa_gfx10	= 22880,
    IMAGE_SAMPLE_C_D_CL_V4_V6_nsa_gfx11	= 22881,
    IMAGE_SAMPLE_C_D_CL_V4_V7	= 22882,
    IMAGE_SAMPLE_C_D_CL_V4_V7_gfx10	= 22883,
    IMAGE_SAMPLE_C_D_CL_V4_V7_gfx11	= 22884,
    IMAGE_SAMPLE_C_D_CL_V4_V7_gfx12	= 22885,
    IMAGE_SAMPLE_C_D_CL_V4_V7_nsa_gfx10	= 22886,
    IMAGE_SAMPLE_C_D_CL_V4_V7_nsa_gfx11	= 22887,
    IMAGE_SAMPLE_C_D_CL_V4_V8	= 22888,
    IMAGE_SAMPLE_C_D_CL_V4_V8_gfx10	= 22889,
    IMAGE_SAMPLE_C_D_CL_V4_V8_gfx11	= 22890,
    IMAGE_SAMPLE_C_D_CL_V4_V8_gfx12	= 22891,
    IMAGE_SAMPLE_C_D_CL_V4_V8_nsa_gfx10	= 22892,
    IMAGE_SAMPLE_C_D_CL_V4_V8_nsa_gfx11	= 22893,
    IMAGE_SAMPLE_C_D_CL_V4_V9	= 22894,
    IMAGE_SAMPLE_C_D_CL_V4_V9_gfx10	= 22895,
    IMAGE_SAMPLE_C_D_CL_V4_V9_gfx11	= 22896,
    IMAGE_SAMPLE_C_D_CL_V4_V9_gfx12	= 22897,
    IMAGE_SAMPLE_C_D_CL_V4_V9_nsa_gfx10	= 22898,
    IMAGE_SAMPLE_C_D_CL_V4_V9_nsa_gfx11	= 22899,
    IMAGE_SAMPLE_C_D_CL_V5_V10	= 22900,
    IMAGE_SAMPLE_C_D_CL_V5_V10_gfx10	= 22901,
    IMAGE_SAMPLE_C_D_CL_V5_V10_gfx11	= 22902,
    IMAGE_SAMPLE_C_D_CL_V5_V10_gfx12	= 22903,
    IMAGE_SAMPLE_C_D_CL_V5_V10_nsa_gfx10	= 22904,
    IMAGE_SAMPLE_C_D_CL_V5_V10_nsa_gfx11	= 22905,
    IMAGE_SAMPLE_C_D_CL_V5_V11	= 22906,
    IMAGE_SAMPLE_C_D_CL_V5_V11_gfx10	= 22907,
    IMAGE_SAMPLE_C_D_CL_V5_V11_gfx11	= 22908,
    IMAGE_SAMPLE_C_D_CL_V5_V11_gfx12	= 22909,
    IMAGE_SAMPLE_C_D_CL_V5_V11_nsa_gfx10	= 22910,
    IMAGE_SAMPLE_C_D_CL_V5_V11_nsa_gfx11	= 22911,
    IMAGE_SAMPLE_C_D_CL_V5_V3	= 22912,
    IMAGE_SAMPLE_C_D_CL_V5_V3_gfx10	= 22913,
    IMAGE_SAMPLE_C_D_CL_V5_V3_gfx11	= 22914,
    IMAGE_SAMPLE_C_D_CL_V5_V3_gfx12	= 22915,
    IMAGE_SAMPLE_C_D_CL_V5_V3_nsa_gfx10	= 22916,
    IMAGE_SAMPLE_C_D_CL_V5_V3_nsa_gfx11	= 22917,
    IMAGE_SAMPLE_C_D_CL_V5_V4	= 22918,
    IMAGE_SAMPLE_C_D_CL_V5_V4_gfx10	= 22919,
    IMAGE_SAMPLE_C_D_CL_V5_V4_gfx11	= 22920,
    IMAGE_SAMPLE_C_D_CL_V5_V4_gfx12	= 22921,
    IMAGE_SAMPLE_C_D_CL_V5_V4_nsa_gfx10	= 22922,
    IMAGE_SAMPLE_C_D_CL_V5_V4_nsa_gfx11	= 22923,
    IMAGE_SAMPLE_C_D_CL_V5_V5	= 22924,
    IMAGE_SAMPLE_C_D_CL_V5_V5_gfx10	= 22925,
    IMAGE_SAMPLE_C_D_CL_V5_V5_gfx11	= 22926,
    IMAGE_SAMPLE_C_D_CL_V5_V5_gfx12	= 22927,
    IMAGE_SAMPLE_C_D_CL_V5_V5_nsa_gfx10	= 22928,
    IMAGE_SAMPLE_C_D_CL_V5_V5_nsa_gfx11	= 22929,
    IMAGE_SAMPLE_C_D_CL_V5_V6	= 22930,
    IMAGE_SAMPLE_C_D_CL_V5_V6_gfx10	= 22931,
    IMAGE_SAMPLE_C_D_CL_V5_V6_gfx11	= 22932,
    IMAGE_SAMPLE_C_D_CL_V5_V6_gfx12	= 22933,
    IMAGE_SAMPLE_C_D_CL_V5_V6_nsa_gfx10	= 22934,
    IMAGE_SAMPLE_C_D_CL_V5_V6_nsa_gfx11	= 22935,
    IMAGE_SAMPLE_C_D_CL_V5_V7	= 22936,
    IMAGE_SAMPLE_C_D_CL_V5_V7_gfx10	= 22937,
    IMAGE_SAMPLE_C_D_CL_V5_V7_gfx11	= 22938,
    IMAGE_SAMPLE_C_D_CL_V5_V7_gfx12	= 22939,
    IMAGE_SAMPLE_C_D_CL_V5_V7_nsa_gfx10	= 22940,
    IMAGE_SAMPLE_C_D_CL_V5_V7_nsa_gfx11	= 22941,
    IMAGE_SAMPLE_C_D_CL_V5_V8	= 22942,
    IMAGE_SAMPLE_C_D_CL_V5_V8_gfx10	= 22943,
    IMAGE_SAMPLE_C_D_CL_V5_V8_gfx11	= 22944,
    IMAGE_SAMPLE_C_D_CL_V5_V8_gfx12	= 22945,
    IMAGE_SAMPLE_C_D_CL_V5_V8_nsa_gfx10	= 22946,
    IMAGE_SAMPLE_C_D_CL_V5_V8_nsa_gfx11	= 22947,
    IMAGE_SAMPLE_C_D_CL_V5_V9	= 22948,
    IMAGE_SAMPLE_C_D_CL_V5_V9_gfx10	= 22949,
    IMAGE_SAMPLE_C_D_CL_V5_V9_gfx11	= 22950,
    IMAGE_SAMPLE_C_D_CL_V5_V9_gfx12	= 22951,
    IMAGE_SAMPLE_C_D_CL_V5_V9_nsa_gfx10	= 22952,
    IMAGE_SAMPLE_C_D_CL_V5_V9_nsa_gfx11	= 22953,
    IMAGE_SAMPLE_C_D_G16_V1_V3	= 22954,
    IMAGE_SAMPLE_C_D_G16_V1_V3_gfx10	= 22955,
    IMAGE_SAMPLE_C_D_G16_V1_V3_gfx11	= 22956,
    IMAGE_SAMPLE_C_D_G16_V1_V3_gfx12	= 22957,
    IMAGE_SAMPLE_C_D_G16_V1_V3_nsa_gfx10	= 22958,
    IMAGE_SAMPLE_C_D_G16_V1_V3_nsa_gfx11	= 22959,
    IMAGE_SAMPLE_C_D_G16_V1_V4	= 22960,
    IMAGE_SAMPLE_C_D_G16_V1_V4_gfx10	= 22961,
    IMAGE_SAMPLE_C_D_G16_V1_V4_gfx11	= 22962,
    IMAGE_SAMPLE_C_D_G16_V1_V4_gfx12	= 22963,
    IMAGE_SAMPLE_C_D_G16_V1_V4_nsa_gfx10	= 22964,
    IMAGE_SAMPLE_C_D_G16_V1_V4_nsa_gfx11	= 22965,
    IMAGE_SAMPLE_C_D_G16_V1_V5	= 22966,
    IMAGE_SAMPLE_C_D_G16_V1_V5_gfx10	= 22967,
    IMAGE_SAMPLE_C_D_G16_V1_V5_gfx11	= 22968,
    IMAGE_SAMPLE_C_D_G16_V1_V5_gfx12	= 22969,
    IMAGE_SAMPLE_C_D_G16_V1_V5_nsa_gfx10	= 22970,
    IMAGE_SAMPLE_C_D_G16_V1_V5_nsa_gfx11	= 22971,
    IMAGE_SAMPLE_C_D_G16_V1_V6	= 22972,
    IMAGE_SAMPLE_C_D_G16_V1_V6_gfx10	= 22973,
    IMAGE_SAMPLE_C_D_G16_V1_V6_gfx11	= 22974,
    IMAGE_SAMPLE_C_D_G16_V1_V6_gfx12	= 22975,
    IMAGE_SAMPLE_C_D_G16_V1_V6_nsa_gfx10	= 22976,
    IMAGE_SAMPLE_C_D_G16_V1_V6_nsa_gfx11	= 22977,
    IMAGE_SAMPLE_C_D_G16_V1_V7	= 22978,
    IMAGE_SAMPLE_C_D_G16_V1_V7_gfx10	= 22979,
    IMAGE_SAMPLE_C_D_G16_V1_V7_gfx11	= 22980,
    IMAGE_SAMPLE_C_D_G16_V1_V7_gfx12	= 22981,
    IMAGE_SAMPLE_C_D_G16_V1_V7_nsa_gfx10	= 22982,
    IMAGE_SAMPLE_C_D_G16_V1_V7_nsa_gfx11	= 22983,
    IMAGE_SAMPLE_C_D_G16_V1_V8	= 22984,
    IMAGE_SAMPLE_C_D_G16_V1_V8_gfx10	= 22985,
    IMAGE_SAMPLE_C_D_G16_V1_V8_gfx11	= 22986,
    IMAGE_SAMPLE_C_D_G16_V1_V8_gfx12	= 22987,
    IMAGE_SAMPLE_C_D_G16_V1_V8_nsa_gfx10	= 22988,
    IMAGE_SAMPLE_C_D_G16_V1_V8_nsa_gfx11	= 22989,
    IMAGE_SAMPLE_C_D_G16_V2_V3	= 22990,
    IMAGE_SAMPLE_C_D_G16_V2_V3_gfx10	= 22991,
    IMAGE_SAMPLE_C_D_G16_V2_V3_gfx11	= 22992,
    IMAGE_SAMPLE_C_D_G16_V2_V3_gfx12	= 22993,
    IMAGE_SAMPLE_C_D_G16_V2_V3_nsa_gfx10	= 22994,
    IMAGE_SAMPLE_C_D_G16_V2_V3_nsa_gfx11	= 22995,
    IMAGE_SAMPLE_C_D_G16_V2_V4	= 22996,
    IMAGE_SAMPLE_C_D_G16_V2_V4_gfx10	= 22997,
    IMAGE_SAMPLE_C_D_G16_V2_V4_gfx11	= 22998,
    IMAGE_SAMPLE_C_D_G16_V2_V4_gfx12	= 22999,
    IMAGE_SAMPLE_C_D_G16_V2_V4_nsa_gfx10	= 23000,
    IMAGE_SAMPLE_C_D_G16_V2_V4_nsa_gfx11	= 23001,
    IMAGE_SAMPLE_C_D_G16_V2_V5	= 23002,
    IMAGE_SAMPLE_C_D_G16_V2_V5_gfx10	= 23003,
    IMAGE_SAMPLE_C_D_G16_V2_V5_gfx11	= 23004,
    IMAGE_SAMPLE_C_D_G16_V2_V5_gfx12	= 23005,
    IMAGE_SAMPLE_C_D_G16_V2_V5_nsa_gfx10	= 23006,
    IMAGE_SAMPLE_C_D_G16_V2_V5_nsa_gfx11	= 23007,
    IMAGE_SAMPLE_C_D_G16_V2_V6	= 23008,
    IMAGE_SAMPLE_C_D_G16_V2_V6_gfx10	= 23009,
    IMAGE_SAMPLE_C_D_G16_V2_V6_gfx11	= 23010,
    IMAGE_SAMPLE_C_D_G16_V2_V6_gfx12	= 23011,
    IMAGE_SAMPLE_C_D_G16_V2_V6_nsa_gfx10	= 23012,
    IMAGE_SAMPLE_C_D_G16_V2_V6_nsa_gfx11	= 23013,
    IMAGE_SAMPLE_C_D_G16_V2_V7	= 23014,
    IMAGE_SAMPLE_C_D_G16_V2_V7_gfx10	= 23015,
    IMAGE_SAMPLE_C_D_G16_V2_V7_gfx11	= 23016,
    IMAGE_SAMPLE_C_D_G16_V2_V7_gfx12	= 23017,
    IMAGE_SAMPLE_C_D_G16_V2_V7_nsa_gfx10	= 23018,
    IMAGE_SAMPLE_C_D_G16_V2_V7_nsa_gfx11	= 23019,
    IMAGE_SAMPLE_C_D_G16_V2_V8	= 23020,
    IMAGE_SAMPLE_C_D_G16_V2_V8_gfx10	= 23021,
    IMAGE_SAMPLE_C_D_G16_V2_V8_gfx11	= 23022,
    IMAGE_SAMPLE_C_D_G16_V2_V8_gfx12	= 23023,
    IMAGE_SAMPLE_C_D_G16_V2_V8_nsa_gfx10	= 23024,
    IMAGE_SAMPLE_C_D_G16_V2_V8_nsa_gfx11	= 23025,
    IMAGE_SAMPLE_C_D_G16_V3_V3	= 23026,
    IMAGE_SAMPLE_C_D_G16_V3_V3_gfx10	= 23027,
    IMAGE_SAMPLE_C_D_G16_V3_V3_gfx11	= 23028,
    IMAGE_SAMPLE_C_D_G16_V3_V3_gfx12	= 23029,
    IMAGE_SAMPLE_C_D_G16_V3_V3_nsa_gfx10	= 23030,
    IMAGE_SAMPLE_C_D_G16_V3_V3_nsa_gfx11	= 23031,
    IMAGE_SAMPLE_C_D_G16_V3_V4	= 23032,
    IMAGE_SAMPLE_C_D_G16_V3_V4_gfx10	= 23033,
    IMAGE_SAMPLE_C_D_G16_V3_V4_gfx11	= 23034,
    IMAGE_SAMPLE_C_D_G16_V3_V4_gfx12	= 23035,
    IMAGE_SAMPLE_C_D_G16_V3_V4_nsa_gfx10	= 23036,
    IMAGE_SAMPLE_C_D_G16_V3_V4_nsa_gfx11	= 23037,
    IMAGE_SAMPLE_C_D_G16_V3_V5	= 23038,
    IMAGE_SAMPLE_C_D_G16_V3_V5_gfx10	= 23039,
    IMAGE_SAMPLE_C_D_G16_V3_V5_gfx11	= 23040,
    IMAGE_SAMPLE_C_D_G16_V3_V5_gfx12	= 23041,
    IMAGE_SAMPLE_C_D_G16_V3_V5_nsa_gfx10	= 23042,
    IMAGE_SAMPLE_C_D_G16_V3_V5_nsa_gfx11	= 23043,
    IMAGE_SAMPLE_C_D_G16_V3_V6	= 23044,
    IMAGE_SAMPLE_C_D_G16_V3_V6_gfx10	= 23045,
    IMAGE_SAMPLE_C_D_G16_V3_V6_gfx11	= 23046,
    IMAGE_SAMPLE_C_D_G16_V3_V6_gfx12	= 23047,
    IMAGE_SAMPLE_C_D_G16_V3_V6_nsa_gfx10	= 23048,
    IMAGE_SAMPLE_C_D_G16_V3_V6_nsa_gfx11	= 23049,
    IMAGE_SAMPLE_C_D_G16_V3_V7	= 23050,
    IMAGE_SAMPLE_C_D_G16_V3_V7_gfx10	= 23051,
    IMAGE_SAMPLE_C_D_G16_V3_V7_gfx11	= 23052,
    IMAGE_SAMPLE_C_D_G16_V3_V7_gfx12	= 23053,
    IMAGE_SAMPLE_C_D_G16_V3_V7_nsa_gfx10	= 23054,
    IMAGE_SAMPLE_C_D_G16_V3_V7_nsa_gfx11	= 23055,
    IMAGE_SAMPLE_C_D_G16_V3_V8	= 23056,
    IMAGE_SAMPLE_C_D_G16_V3_V8_gfx10	= 23057,
    IMAGE_SAMPLE_C_D_G16_V3_V8_gfx11	= 23058,
    IMAGE_SAMPLE_C_D_G16_V3_V8_gfx12	= 23059,
    IMAGE_SAMPLE_C_D_G16_V3_V8_nsa_gfx10	= 23060,
    IMAGE_SAMPLE_C_D_G16_V3_V8_nsa_gfx11	= 23061,
    IMAGE_SAMPLE_C_D_G16_V4_V3	= 23062,
    IMAGE_SAMPLE_C_D_G16_V4_V3_gfx10	= 23063,
    IMAGE_SAMPLE_C_D_G16_V4_V3_gfx11	= 23064,
    IMAGE_SAMPLE_C_D_G16_V4_V3_gfx12	= 23065,
    IMAGE_SAMPLE_C_D_G16_V4_V3_nsa_gfx10	= 23066,
    IMAGE_SAMPLE_C_D_G16_V4_V3_nsa_gfx11	= 23067,
    IMAGE_SAMPLE_C_D_G16_V4_V4	= 23068,
    IMAGE_SAMPLE_C_D_G16_V4_V4_gfx10	= 23069,
    IMAGE_SAMPLE_C_D_G16_V4_V4_gfx11	= 23070,
    IMAGE_SAMPLE_C_D_G16_V4_V4_gfx12	= 23071,
    IMAGE_SAMPLE_C_D_G16_V4_V4_nsa_gfx10	= 23072,
    IMAGE_SAMPLE_C_D_G16_V4_V4_nsa_gfx11	= 23073,
    IMAGE_SAMPLE_C_D_G16_V4_V5	= 23074,
    IMAGE_SAMPLE_C_D_G16_V4_V5_gfx10	= 23075,
    IMAGE_SAMPLE_C_D_G16_V4_V5_gfx11	= 23076,
    IMAGE_SAMPLE_C_D_G16_V4_V5_gfx12	= 23077,
    IMAGE_SAMPLE_C_D_G16_V4_V5_nsa_gfx10	= 23078,
    IMAGE_SAMPLE_C_D_G16_V4_V5_nsa_gfx11	= 23079,
    IMAGE_SAMPLE_C_D_G16_V4_V6	= 23080,
    IMAGE_SAMPLE_C_D_G16_V4_V6_gfx10	= 23081,
    IMAGE_SAMPLE_C_D_G16_V4_V6_gfx11	= 23082,
    IMAGE_SAMPLE_C_D_G16_V4_V6_gfx12	= 23083,
    IMAGE_SAMPLE_C_D_G16_V4_V6_nsa_gfx10	= 23084,
    IMAGE_SAMPLE_C_D_G16_V4_V6_nsa_gfx11	= 23085,
    IMAGE_SAMPLE_C_D_G16_V4_V7	= 23086,
    IMAGE_SAMPLE_C_D_G16_V4_V7_gfx10	= 23087,
    IMAGE_SAMPLE_C_D_G16_V4_V7_gfx11	= 23088,
    IMAGE_SAMPLE_C_D_G16_V4_V7_gfx12	= 23089,
    IMAGE_SAMPLE_C_D_G16_V4_V7_nsa_gfx10	= 23090,
    IMAGE_SAMPLE_C_D_G16_V4_V7_nsa_gfx11	= 23091,
    IMAGE_SAMPLE_C_D_G16_V4_V8	= 23092,
    IMAGE_SAMPLE_C_D_G16_V4_V8_gfx10	= 23093,
    IMAGE_SAMPLE_C_D_G16_V4_V8_gfx11	= 23094,
    IMAGE_SAMPLE_C_D_G16_V4_V8_gfx12	= 23095,
    IMAGE_SAMPLE_C_D_G16_V4_V8_nsa_gfx10	= 23096,
    IMAGE_SAMPLE_C_D_G16_V4_V8_nsa_gfx11	= 23097,
    IMAGE_SAMPLE_C_D_G16_V5_V3	= 23098,
    IMAGE_SAMPLE_C_D_G16_V5_V3_gfx10	= 23099,
    IMAGE_SAMPLE_C_D_G16_V5_V3_gfx11	= 23100,
    IMAGE_SAMPLE_C_D_G16_V5_V3_gfx12	= 23101,
    IMAGE_SAMPLE_C_D_G16_V5_V3_nsa_gfx10	= 23102,
    IMAGE_SAMPLE_C_D_G16_V5_V3_nsa_gfx11	= 23103,
    IMAGE_SAMPLE_C_D_G16_V5_V4	= 23104,
    IMAGE_SAMPLE_C_D_G16_V5_V4_gfx10	= 23105,
    IMAGE_SAMPLE_C_D_G16_V5_V4_gfx11	= 23106,
    IMAGE_SAMPLE_C_D_G16_V5_V4_gfx12	= 23107,
    IMAGE_SAMPLE_C_D_G16_V5_V4_nsa_gfx10	= 23108,
    IMAGE_SAMPLE_C_D_G16_V5_V4_nsa_gfx11	= 23109,
    IMAGE_SAMPLE_C_D_G16_V5_V5	= 23110,
    IMAGE_SAMPLE_C_D_G16_V5_V5_gfx10	= 23111,
    IMAGE_SAMPLE_C_D_G16_V5_V5_gfx11	= 23112,
    IMAGE_SAMPLE_C_D_G16_V5_V5_gfx12	= 23113,
    IMAGE_SAMPLE_C_D_G16_V5_V5_nsa_gfx10	= 23114,
    IMAGE_SAMPLE_C_D_G16_V5_V5_nsa_gfx11	= 23115,
    IMAGE_SAMPLE_C_D_G16_V5_V6	= 23116,
    IMAGE_SAMPLE_C_D_G16_V5_V6_gfx10	= 23117,
    IMAGE_SAMPLE_C_D_G16_V5_V6_gfx11	= 23118,
    IMAGE_SAMPLE_C_D_G16_V5_V6_gfx12	= 23119,
    IMAGE_SAMPLE_C_D_G16_V5_V6_nsa_gfx10	= 23120,
    IMAGE_SAMPLE_C_D_G16_V5_V6_nsa_gfx11	= 23121,
    IMAGE_SAMPLE_C_D_G16_V5_V7	= 23122,
    IMAGE_SAMPLE_C_D_G16_V5_V7_gfx10	= 23123,
    IMAGE_SAMPLE_C_D_G16_V5_V7_gfx11	= 23124,
    IMAGE_SAMPLE_C_D_G16_V5_V7_gfx12	= 23125,
    IMAGE_SAMPLE_C_D_G16_V5_V7_nsa_gfx10	= 23126,
    IMAGE_SAMPLE_C_D_G16_V5_V7_nsa_gfx11	= 23127,
    IMAGE_SAMPLE_C_D_G16_V5_V8	= 23128,
    IMAGE_SAMPLE_C_D_G16_V5_V8_gfx10	= 23129,
    IMAGE_SAMPLE_C_D_G16_V5_V8_gfx11	= 23130,
    IMAGE_SAMPLE_C_D_G16_V5_V8_gfx12	= 23131,
    IMAGE_SAMPLE_C_D_G16_V5_V8_nsa_gfx10	= 23132,
    IMAGE_SAMPLE_C_D_G16_V5_V8_nsa_gfx11	= 23133,
    IMAGE_SAMPLE_C_D_O_G16_V1_V4	= 23134,
    IMAGE_SAMPLE_C_D_O_G16_V1_V4_gfx10	= 23135,
    IMAGE_SAMPLE_C_D_O_G16_V1_V4_gfx11	= 23136,
    IMAGE_SAMPLE_C_D_O_G16_V1_V4_gfx12	= 23137,
    IMAGE_SAMPLE_C_D_O_G16_V1_V4_nsa_gfx10	= 23138,
    IMAGE_SAMPLE_C_D_O_G16_V1_V4_nsa_gfx11	= 23139,
    IMAGE_SAMPLE_C_D_O_G16_V1_V5	= 23140,
    IMAGE_SAMPLE_C_D_O_G16_V1_V5_gfx10	= 23141,
    IMAGE_SAMPLE_C_D_O_G16_V1_V5_gfx11	= 23142,
    IMAGE_SAMPLE_C_D_O_G16_V1_V5_gfx12	= 23143,
    IMAGE_SAMPLE_C_D_O_G16_V1_V5_nsa_gfx10	= 23144,
    IMAGE_SAMPLE_C_D_O_G16_V1_V5_nsa_gfx11	= 23145,
    IMAGE_SAMPLE_C_D_O_G16_V1_V6	= 23146,
    IMAGE_SAMPLE_C_D_O_G16_V1_V6_gfx10	= 23147,
    IMAGE_SAMPLE_C_D_O_G16_V1_V6_gfx11	= 23148,
    IMAGE_SAMPLE_C_D_O_G16_V1_V6_gfx12	= 23149,
    IMAGE_SAMPLE_C_D_O_G16_V1_V6_nsa_gfx10	= 23150,
    IMAGE_SAMPLE_C_D_O_G16_V1_V6_nsa_gfx11	= 23151,
    IMAGE_SAMPLE_C_D_O_G16_V1_V7	= 23152,
    IMAGE_SAMPLE_C_D_O_G16_V1_V7_gfx10	= 23153,
    IMAGE_SAMPLE_C_D_O_G16_V1_V7_gfx11	= 23154,
    IMAGE_SAMPLE_C_D_O_G16_V1_V7_gfx12	= 23155,
    IMAGE_SAMPLE_C_D_O_G16_V1_V7_nsa_gfx10	= 23156,
    IMAGE_SAMPLE_C_D_O_G16_V1_V7_nsa_gfx11	= 23157,
    IMAGE_SAMPLE_C_D_O_G16_V1_V8	= 23158,
    IMAGE_SAMPLE_C_D_O_G16_V1_V8_gfx10	= 23159,
    IMAGE_SAMPLE_C_D_O_G16_V1_V8_gfx11	= 23160,
    IMAGE_SAMPLE_C_D_O_G16_V1_V8_gfx12	= 23161,
    IMAGE_SAMPLE_C_D_O_G16_V1_V8_nsa_gfx10	= 23162,
    IMAGE_SAMPLE_C_D_O_G16_V1_V8_nsa_gfx11	= 23163,
    IMAGE_SAMPLE_C_D_O_G16_V1_V9	= 23164,
    IMAGE_SAMPLE_C_D_O_G16_V1_V9_gfx10	= 23165,
    IMAGE_SAMPLE_C_D_O_G16_V1_V9_gfx11	= 23166,
    IMAGE_SAMPLE_C_D_O_G16_V1_V9_gfx12	= 23167,
    IMAGE_SAMPLE_C_D_O_G16_V1_V9_nsa_gfx10	= 23168,
    IMAGE_SAMPLE_C_D_O_G16_V1_V9_nsa_gfx11	= 23169,
    IMAGE_SAMPLE_C_D_O_G16_V2_V4	= 23170,
    IMAGE_SAMPLE_C_D_O_G16_V2_V4_gfx10	= 23171,
    IMAGE_SAMPLE_C_D_O_G16_V2_V4_gfx11	= 23172,
    IMAGE_SAMPLE_C_D_O_G16_V2_V4_gfx12	= 23173,
    IMAGE_SAMPLE_C_D_O_G16_V2_V4_nsa_gfx10	= 23174,
    IMAGE_SAMPLE_C_D_O_G16_V2_V4_nsa_gfx11	= 23175,
    IMAGE_SAMPLE_C_D_O_G16_V2_V5	= 23176,
    IMAGE_SAMPLE_C_D_O_G16_V2_V5_gfx10	= 23177,
    IMAGE_SAMPLE_C_D_O_G16_V2_V5_gfx11	= 23178,
    IMAGE_SAMPLE_C_D_O_G16_V2_V5_gfx12	= 23179,
    IMAGE_SAMPLE_C_D_O_G16_V2_V5_nsa_gfx10	= 23180,
    IMAGE_SAMPLE_C_D_O_G16_V2_V5_nsa_gfx11	= 23181,
    IMAGE_SAMPLE_C_D_O_G16_V2_V6	= 23182,
    IMAGE_SAMPLE_C_D_O_G16_V2_V6_gfx10	= 23183,
    IMAGE_SAMPLE_C_D_O_G16_V2_V6_gfx11	= 23184,
    IMAGE_SAMPLE_C_D_O_G16_V2_V6_gfx12	= 23185,
    IMAGE_SAMPLE_C_D_O_G16_V2_V6_nsa_gfx10	= 23186,
    IMAGE_SAMPLE_C_D_O_G16_V2_V6_nsa_gfx11	= 23187,
    IMAGE_SAMPLE_C_D_O_G16_V2_V7	= 23188,
    IMAGE_SAMPLE_C_D_O_G16_V2_V7_gfx10	= 23189,
    IMAGE_SAMPLE_C_D_O_G16_V2_V7_gfx11	= 23190,
    IMAGE_SAMPLE_C_D_O_G16_V2_V7_gfx12	= 23191,
    IMAGE_SAMPLE_C_D_O_G16_V2_V7_nsa_gfx10	= 23192,
    IMAGE_SAMPLE_C_D_O_G16_V2_V7_nsa_gfx11	= 23193,
    IMAGE_SAMPLE_C_D_O_G16_V2_V8	= 23194,
    IMAGE_SAMPLE_C_D_O_G16_V2_V8_gfx10	= 23195,
    IMAGE_SAMPLE_C_D_O_G16_V2_V8_gfx11	= 23196,
    IMAGE_SAMPLE_C_D_O_G16_V2_V8_gfx12	= 23197,
    IMAGE_SAMPLE_C_D_O_G16_V2_V8_nsa_gfx10	= 23198,
    IMAGE_SAMPLE_C_D_O_G16_V2_V8_nsa_gfx11	= 23199,
    IMAGE_SAMPLE_C_D_O_G16_V2_V9	= 23200,
    IMAGE_SAMPLE_C_D_O_G16_V2_V9_gfx10	= 23201,
    IMAGE_SAMPLE_C_D_O_G16_V2_V9_gfx11	= 23202,
    IMAGE_SAMPLE_C_D_O_G16_V2_V9_gfx12	= 23203,
    IMAGE_SAMPLE_C_D_O_G16_V2_V9_nsa_gfx10	= 23204,
    IMAGE_SAMPLE_C_D_O_G16_V2_V9_nsa_gfx11	= 23205,
    IMAGE_SAMPLE_C_D_O_G16_V3_V4	= 23206,
    IMAGE_SAMPLE_C_D_O_G16_V3_V4_gfx10	= 23207,
    IMAGE_SAMPLE_C_D_O_G16_V3_V4_gfx11	= 23208,
    IMAGE_SAMPLE_C_D_O_G16_V3_V4_gfx12	= 23209,
    IMAGE_SAMPLE_C_D_O_G16_V3_V4_nsa_gfx10	= 23210,
    IMAGE_SAMPLE_C_D_O_G16_V3_V4_nsa_gfx11	= 23211,
    IMAGE_SAMPLE_C_D_O_G16_V3_V5	= 23212,
    IMAGE_SAMPLE_C_D_O_G16_V3_V5_gfx10	= 23213,
    IMAGE_SAMPLE_C_D_O_G16_V3_V5_gfx11	= 23214,
    IMAGE_SAMPLE_C_D_O_G16_V3_V5_gfx12	= 23215,
    IMAGE_SAMPLE_C_D_O_G16_V3_V5_nsa_gfx10	= 23216,
    IMAGE_SAMPLE_C_D_O_G16_V3_V5_nsa_gfx11	= 23217,
    IMAGE_SAMPLE_C_D_O_G16_V3_V6	= 23218,
    IMAGE_SAMPLE_C_D_O_G16_V3_V6_gfx10	= 23219,
    IMAGE_SAMPLE_C_D_O_G16_V3_V6_gfx11	= 23220,
    IMAGE_SAMPLE_C_D_O_G16_V3_V6_gfx12	= 23221,
    IMAGE_SAMPLE_C_D_O_G16_V3_V6_nsa_gfx10	= 23222,
    IMAGE_SAMPLE_C_D_O_G16_V3_V6_nsa_gfx11	= 23223,
    IMAGE_SAMPLE_C_D_O_G16_V3_V7	= 23224,
    IMAGE_SAMPLE_C_D_O_G16_V3_V7_gfx10	= 23225,
    IMAGE_SAMPLE_C_D_O_G16_V3_V7_gfx11	= 23226,
    IMAGE_SAMPLE_C_D_O_G16_V3_V7_gfx12	= 23227,
    IMAGE_SAMPLE_C_D_O_G16_V3_V7_nsa_gfx10	= 23228,
    IMAGE_SAMPLE_C_D_O_G16_V3_V7_nsa_gfx11	= 23229,
    IMAGE_SAMPLE_C_D_O_G16_V3_V8	= 23230,
    IMAGE_SAMPLE_C_D_O_G16_V3_V8_gfx10	= 23231,
    IMAGE_SAMPLE_C_D_O_G16_V3_V8_gfx11	= 23232,
    IMAGE_SAMPLE_C_D_O_G16_V3_V8_gfx12	= 23233,
    IMAGE_SAMPLE_C_D_O_G16_V3_V8_nsa_gfx10	= 23234,
    IMAGE_SAMPLE_C_D_O_G16_V3_V8_nsa_gfx11	= 23235,
    IMAGE_SAMPLE_C_D_O_G16_V3_V9	= 23236,
    IMAGE_SAMPLE_C_D_O_G16_V3_V9_gfx10	= 23237,
    IMAGE_SAMPLE_C_D_O_G16_V3_V9_gfx11	= 23238,
    IMAGE_SAMPLE_C_D_O_G16_V3_V9_gfx12	= 23239,
    IMAGE_SAMPLE_C_D_O_G16_V3_V9_nsa_gfx10	= 23240,
    IMAGE_SAMPLE_C_D_O_G16_V3_V9_nsa_gfx11	= 23241,
    IMAGE_SAMPLE_C_D_O_G16_V4_V4	= 23242,
    IMAGE_SAMPLE_C_D_O_G16_V4_V4_gfx10	= 23243,
    IMAGE_SAMPLE_C_D_O_G16_V4_V4_gfx11	= 23244,
    IMAGE_SAMPLE_C_D_O_G16_V4_V4_gfx12	= 23245,
    IMAGE_SAMPLE_C_D_O_G16_V4_V4_nsa_gfx10	= 23246,
    IMAGE_SAMPLE_C_D_O_G16_V4_V4_nsa_gfx11	= 23247,
    IMAGE_SAMPLE_C_D_O_G16_V4_V5	= 23248,
    IMAGE_SAMPLE_C_D_O_G16_V4_V5_gfx10	= 23249,
    IMAGE_SAMPLE_C_D_O_G16_V4_V5_gfx11	= 23250,
    IMAGE_SAMPLE_C_D_O_G16_V4_V5_gfx12	= 23251,
    IMAGE_SAMPLE_C_D_O_G16_V4_V5_nsa_gfx10	= 23252,
    IMAGE_SAMPLE_C_D_O_G16_V4_V5_nsa_gfx11	= 23253,
    IMAGE_SAMPLE_C_D_O_G16_V4_V6	= 23254,
    IMAGE_SAMPLE_C_D_O_G16_V4_V6_gfx10	= 23255,
    IMAGE_SAMPLE_C_D_O_G16_V4_V6_gfx11	= 23256,
    IMAGE_SAMPLE_C_D_O_G16_V4_V6_gfx12	= 23257,
    IMAGE_SAMPLE_C_D_O_G16_V4_V6_nsa_gfx10	= 23258,
    IMAGE_SAMPLE_C_D_O_G16_V4_V6_nsa_gfx11	= 23259,
    IMAGE_SAMPLE_C_D_O_G16_V4_V7	= 23260,
    IMAGE_SAMPLE_C_D_O_G16_V4_V7_gfx10	= 23261,
    IMAGE_SAMPLE_C_D_O_G16_V4_V7_gfx11	= 23262,
    IMAGE_SAMPLE_C_D_O_G16_V4_V7_gfx12	= 23263,
    IMAGE_SAMPLE_C_D_O_G16_V4_V7_nsa_gfx10	= 23264,
    IMAGE_SAMPLE_C_D_O_G16_V4_V7_nsa_gfx11	= 23265,
    IMAGE_SAMPLE_C_D_O_G16_V4_V8	= 23266,
    IMAGE_SAMPLE_C_D_O_G16_V4_V8_gfx10	= 23267,
    IMAGE_SAMPLE_C_D_O_G16_V4_V8_gfx11	= 23268,
    IMAGE_SAMPLE_C_D_O_G16_V4_V8_gfx12	= 23269,
    IMAGE_SAMPLE_C_D_O_G16_V4_V8_nsa_gfx10	= 23270,
    IMAGE_SAMPLE_C_D_O_G16_V4_V8_nsa_gfx11	= 23271,
    IMAGE_SAMPLE_C_D_O_G16_V4_V9	= 23272,
    IMAGE_SAMPLE_C_D_O_G16_V4_V9_gfx10	= 23273,
    IMAGE_SAMPLE_C_D_O_G16_V4_V9_gfx11	= 23274,
    IMAGE_SAMPLE_C_D_O_G16_V4_V9_gfx12	= 23275,
    IMAGE_SAMPLE_C_D_O_G16_V4_V9_nsa_gfx10	= 23276,
    IMAGE_SAMPLE_C_D_O_G16_V4_V9_nsa_gfx11	= 23277,
    IMAGE_SAMPLE_C_D_O_G16_V5_V4	= 23278,
    IMAGE_SAMPLE_C_D_O_G16_V5_V4_gfx10	= 23279,
    IMAGE_SAMPLE_C_D_O_G16_V5_V4_gfx11	= 23280,
    IMAGE_SAMPLE_C_D_O_G16_V5_V4_gfx12	= 23281,
    IMAGE_SAMPLE_C_D_O_G16_V5_V4_nsa_gfx10	= 23282,
    IMAGE_SAMPLE_C_D_O_G16_V5_V4_nsa_gfx11	= 23283,
    IMAGE_SAMPLE_C_D_O_G16_V5_V5	= 23284,
    IMAGE_SAMPLE_C_D_O_G16_V5_V5_gfx10	= 23285,
    IMAGE_SAMPLE_C_D_O_G16_V5_V5_gfx11	= 23286,
    IMAGE_SAMPLE_C_D_O_G16_V5_V5_gfx12	= 23287,
    IMAGE_SAMPLE_C_D_O_G16_V5_V5_nsa_gfx10	= 23288,
    IMAGE_SAMPLE_C_D_O_G16_V5_V5_nsa_gfx11	= 23289,
    IMAGE_SAMPLE_C_D_O_G16_V5_V6	= 23290,
    IMAGE_SAMPLE_C_D_O_G16_V5_V6_gfx10	= 23291,
    IMAGE_SAMPLE_C_D_O_G16_V5_V6_gfx11	= 23292,
    IMAGE_SAMPLE_C_D_O_G16_V5_V6_gfx12	= 23293,
    IMAGE_SAMPLE_C_D_O_G16_V5_V6_nsa_gfx10	= 23294,
    IMAGE_SAMPLE_C_D_O_G16_V5_V6_nsa_gfx11	= 23295,
    IMAGE_SAMPLE_C_D_O_G16_V5_V7	= 23296,
    IMAGE_SAMPLE_C_D_O_G16_V5_V7_gfx10	= 23297,
    IMAGE_SAMPLE_C_D_O_G16_V5_V7_gfx11	= 23298,
    IMAGE_SAMPLE_C_D_O_G16_V5_V7_gfx12	= 23299,
    IMAGE_SAMPLE_C_D_O_G16_V5_V7_nsa_gfx10	= 23300,
    IMAGE_SAMPLE_C_D_O_G16_V5_V7_nsa_gfx11	= 23301,
    IMAGE_SAMPLE_C_D_O_G16_V5_V8	= 23302,
    IMAGE_SAMPLE_C_D_O_G16_V5_V8_gfx10	= 23303,
    IMAGE_SAMPLE_C_D_O_G16_V5_V8_gfx11	= 23304,
    IMAGE_SAMPLE_C_D_O_G16_V5_V8_gfx12	= 23305,
    IMAGE_SAMPLE_C_D_O_G16_V5_V8_nsa_gfx10	= 23306,
    IMAGE_SAMPLE_C_D_O_G16_V5_V8_nsa_gfx11	= 23307,
    IMAGE_SAMPLE_C_D_O_G16_V5_V9	= 23308,
    IMAGE_SAMPLE_C_D_O_G16_V5_V9_gfx10	= 23309,
    IMAGE_SAMPLE_C_D_O_G16_V5_V9_gfx11	= 23310,
    IMAGE_SAMPLE_C_D_O_G16_V5_V9_gfx12	= 23311,
    IMAGE_SAMPLE_C_D_O_G16_V5_V9_nsa_gfx10	= 23312,
    IMAGE_SAMPLE_C_D_O_G16_V5_V9_nsa_gfx11	= 23313,
    IMAGE_SAMPLE_C_D_O_V1_V10	= 23314,
    IMAGE_SAMPLE_C_D_O_V1_V10_gfx10	= 23315,
    IMAGE_SAMPLE_C_D_O_V1_V10_gfx11	= 23316,
    IMAGE_SAMPLE_C_D_O_V1_V10_gfx12	= 23317,
    IMAGE_SAMPLE_C_D_O_V1_V10_nsa_gfx10	= 23318,
    IMAGE_SAMPLE_C_D_O_V1_V10_nsa_gfx11	= 23319,
    IMAGE_SAMPLE_C_D_O_V1_V11	= 23320,
    IMAGE_SAMPLE_C_D_O_V1_V11_gfx10	= 23321,
    IMAGE_SAMPLE_C_D_O_V1_V11_gfx11	= 23322,
    IMAGE_SAMPLE_C_D_O_V1_V11_gfx12	= 23323,
    IMAGE_SAMPLE_C_D_O_V1_V11_nsa_gfx10	= 23324,
    IMAGE_SAMPLE_C_D_O_V1_V11_nsa_gfx11	= 23325,
    IMAGE_SAMPLE_C_D_O_V1_V4	= 23326,
    IMAGE_SAMPLE_C_D_O_V1_V4_gfx10	= 23327,
    IMAGE_SAMPLE_C_D_O_V1_V4_gfx11	= 23328,
    IMAGE_SAMPLE_C_D_O_V1_V4_gfx12	= 23329,
    IMAGE_SAMPLE_C_D_O_V1_V4_nsa_gfx10	= 23330,
    IMAGE_SAMPLE_C_D_O_V1_V4_nsa_gfx11	= 23331,
    IMAGE_SAMPLE_C_D_O_V1_V5	= 23332,
    IMAGE_SAMPLE_C_D_O_V1_V5_gfx10	= 23333,
    IMAGE_SAMPLE_C_D_O_V1_V5_gfx11	= 23334,
    IMAGE_SAMPLE_C_D_O_V1_V5_gfx12	= 23335,
    IMAGE_SAMPLE_C_D_O_V1_V5_nsa_gfx10	= 23336,
    IMAGE_SAMPLE_C_D_O_V1_V5_nsa_gfx11	= 23337,
    IMAGE_SAMPLE_C_D_O_V1_V6	= 23338,
    IMAGE_SAMPLE_C_D_O_V1_V6_gfx10	= 23339,
    IMAGE_SAMPLE_C_D_O_V1_V6_gfx11	= 23340,
    IMAGE_SAMPLE_C_D_O_V1_V6_gfx12	= 23341,
    IMAGE_SAMPLE_C_D_O_V1_V6_nsa_gfx10	= 23342,
    IMAGE_SAMPLE_C_D_O_V1_V6_nsa_gfx11	= 23343,
    IMAGE_SAMPLE_C_D_O_V1_V7	= 23344,
    IMAGE_SAMPLE_C_D_O_V1_V7_gfx10	= 23345,
    IMAGE_SAMPLE_C_D_O_V1_V7_gfx11	= 23346,
    IMAGE_SAMPLE_C_D_O_V1_V7_gfx12	= 23347,
    IMAGE_SAMPLE_C_D_O_V1_V7_nsa_gfx10	= 23348,
    IMAGE_SAMPLE_C_D_O_V1_V7_nsa_gfx11	= 23349,
    IMAGE_SAMPLE_C_D_O_V1_V8	= 23350,
    IMAGE_SAMPLE_C_D_O_V1_V8_gfx10	= 23351,
    IMAGE_SAMPLE_C_D_O_V1_V8_gfx11	= 23352,
    IMAGE_SAMPLE_C_D_O_V1_V8_gfx12	= 23353,
    IMAGE_SAMPLE_C_D_O_V1_V8_nsa_gfx10	= 23354,
    IMAGE_SAMPLE_C_D_O_V1_V8_nsa_gfx11	= 23355,
    IMAGE_SAMPLE_C_D_O_V1_V9	= 23356,
    IMAGE_SAMPLE_C_D_O_V1_V9_gfx10	= 23357,
    IMAGE_SAMPLE_C_D_O_V1_V9_gfx11	= 23358,
    IMAGE_SAMPLE_C_D_O_V1_V9_gfx12	= 23359,
    IMAGE_SAMPLE_C_D_O_V1_V9_nsa_gfx10	= 23360,
    IMAGE_SAMPLE_C_D_O_V1_V9_nsa_gfx11	= 23361,
    IMAGE_SAMPLE_C_D_O_V2_V10	= 23362,
    IMAGE_SAMPLE_C_D_O_V2_V10_gfx10	= 23363,
    IMAGE_SAMPLE_C_D_O_V2_V10_gfx11	= 23364,
    IMAGE_SAMPLE_C_D_O_V2_V10_gfx12	= 23365,
    IMAGE_SAMPLE_C_D_O_V2_V10_nsa_gfx10	= 23366,
    IMAGE_SAMPLE_C_D_O_V2_V10_nsa_gfx11	= 23367,
    IMAGE_SAMPLE_C_D_O_V2_V11	= 23368,
    IMAGE_SAMPLE_C_D_O_V2_V11_gfx10	= 23369,
    IMAGE_SAMPLE_C_D_O_V2_V11_gfx11	= 23370,
    IMAGE_SAMPLE_C_D_O_V2_V11_gfx12	= 23371,
    IMAGE_SAMPLE_C_D_O_V2_V11_nsa_gfx10	= 23372,
    IMAGE_SAMPLE_C_D_O_V2_V11_nsa_gfx11	= 23373,
    IMAGE_SAMPLE_C_D_O_V2_V4	= 23374,
    IMAGE_SAMPLE_C_D_O_V2_V4_gfx10	= 23375,
    IMAGE_SAMPLE_C_D_O_V2_V4_gfx11	= 23376,
    IMAGE_SAMPLE_C_D_O_V2_V4_gfx12	= 23377,
    IMAGE_SAMPLE_C_D_O_V2_V4_nsa_gfx10	= 23378,
    IMAGE_SAMPLE_C_D_O_V2_V4_nsa_gfx11	= 23379,
    IMAGE_SAMPLE_C_D_O_V2_V5	= 23380,
    IMAGE_SAMPLE_C_D_O_V2_V5_gfx10	= 23381,
    IMAGE_SAMPLE_C_D_O_V2_V5_gfx11	= 23382,
    IMAGE_SAMPLE_C_D_O_V2_V5_gfx12	= 23383,
    IMAGE_SAMPLE_C_D_O_V2_V5_nsa_gfx10	= 23384,
    IMAGE_SAMPLE_C_D_O_V2_V5_nsa_gfx11	= 23385,
    IMAGE_SAMPLE_C_D_O_V2_V6	= 23386,
    IMAGE_SAMPLE_C_D_O_V2_V6_gfx10	= 23387,
    IMAGE_SAMPLE_C_D_O_V2_V6_gfx11	= 23388,
    IMAGE_SAMPLE_C_D_O_V2_V6_gfx12	= 23389,
    IMAGE_SAMPLE_C_D_O_V2_V6_nsa_gfx10	= 23390,
    IMAGE_SAMPLE_C_D_O_V2_V6_nsa_gfx11	= 23391,
    IMAGE_SAMPLE_C_D_O_V2_V7	= 23392,
    IMAGE_SAMPLE_C_D_O_V2_V7_gfx10	= 23393,
    IMAGE_SAMPLE_C_D_O_V2_V7_gfx11	= 23394,
    IMAGE_SAMPLE_C_D_O_V2_V7_gfx12	= 23395,
    IMAGE_SAMPLE_C_D_O_V2_V7_nsa_gfx10	= 23396,
    IMAGE_SAMPLE_C_D_O_V2_V7_nsa_gfx11	= 23397,
    IMAGE_SAMPLE_C_D_O_V2_V8	= 23398,
    IMAGE_SAMPLE_C_D_O_V2_V8_gfx10	= 23399,
    IMAGE_SAMPLE_C_D_O_V2_V8_gfx11	= 23400,
    IMAGE_SAMPLE_C_D_O_V2_V8_gfx12	= 23401,
    IMAGE_SAMPLE_C_D_O_V2_V8_nsa_gfx10	= 23402,
    IMAGE_SAMPLE_C_D_O_V2_V8_nsa_gfx11	= 23403,
    IMAGE_SAMPLE_C_D_O_V2_V9	= 23404,
    IMAGE_SAMPLE_C_D_O_V2_V9_gfx10	= 23405,
    IMAGE_SAMPLE_C_D_O_V2_V9_gfx11	= 23406,
    IMAGE_SAMPLE_C_D_O_V2_V9_gfx12	= 23407,
    IMAGE_SAMPLE_C_D_O_V2_V9_nsa_gfx10	= 23408,
    IMAGE_SAMPLE_C_D_O_V2_V9_nsa_gfx11	= 23409,
    IMAGE_SAMPLE_C_D_O_V3_V10	= 23410,
    IMAGE_SAMPLE_C_D_O_V3_V10_gfx10	= 23411,
    IMAGE_SAMPLE_C_D_O_V3_V10_gfx11	= 23412,
    IMAGE_SAMPLE_C_D_O_V3_V10_gfx12	= 23413,
    IMAGE_SAMPLE_C_D_O_V3_V10_nsa_gfx10	= 23414,
    IMAGE_SAMPLE_C_D_O_V3_V10_nsa_gfx11	= 23415,
    IMAGE_SAMPLE_C_D_O_V3_V11	= 23416,
    IMAGE_SAMPLE_C_D_O_V3_V11_gfx10	= 23417,
    IMAGE_SAMPLE_C_D_O_V3_V11_gfx11	= 23418,
    IMAGE_SAMPLE_C_D_O_V3_V11_gfx12	= 23419,
    IMAGE_SAMPLE_C_D_O_V3_V11_nsa_gfx10	= 23420,
    IMAGE_SAMPLE_C_D_O_V3_V11_nsa_gfx11	= 23421,
    IMAGE_SAMPLE_C_D_O_V3_V4	= 23422,
    IMAGE_SAMPLE_C_D_O_V3_V4_gfx10	= 23423,
    IMAGE_SAMPLE_C_D_O_V3_V4_gfx11	= 23424,
    IMAGE_SAMPLE_C_D_O_V3_V4_gfx12	= 23425,
    IMAGE_SAMPLE_C_D_O_V3_V4_nsa_gfx10	= 23426,
    IMAGE_SAMPLE_C_D_O_V3_V4_nsa_gfx11	= 23427,
    IMAGE_SAMPLE_C_D_O_V3_V5	= 23428,
    IMAGE_SAMPLE_C_D_O_V3_V5_gfx10	= 23429,
    IMAGE_SAMPLE_C_D_O_V3_V5_gfx11	= 23430,
    IMAGE_SAMPLE_C_D_O_V3_V5_gfx12	= 23431,
    IMAGE_SAMPLE_C_D_O_V3_V5_nsa_gfx10	= 23432,
    IMAGE_SAMPLE_C_D_O_V3_V5_nsa_gfx11	= 23433,
    IMAGE_SAMPLE_C_D_O_V3_V6	= 23434,
    IMAGE_SAMPLE_C_D_O_V3_V6_gfx10	= 23435,
    IMAGE_SAMPLE_C_D_O_V3_V6_gfx11	= 23436,
    IMAGE_SAMPLE_C_D_O_V3_V6_gfx12	= 23437,
    IMAGE_SAMPLE_C_D_O_V3_V6_nsa_gfx10	= 23438,
    IMAGE_SAMPLE_C_D_O_V3_V6_nsa_gfx11	= 23439,
    IMAGE_SAMPLE_C_D_O_V3_V7	= 23440,
    IMAGE_SAMPLE_C_D_O_V3_V7_gfx10	= 23441,
    IMAGE_SAMPLE_C_D_O_V3_V7_gfx11	= 23442,
    IMAGE_SAMPLE_C_D_O_V3_V7_gfx12	= 23443,
    IMAGE_SAMPLE_C_D_O_V3_V7_nsa_gfx10	= 23444,
    IMAGE_SAMPLE_C_D_O_V3_V7_nsa_gfx11	= 23445,
    IMAGE_SAMPLE_C_D_O_V3_V8	= 23446,
    IMAGE_SAMPLE_C_D_O_V3_V8_gfx10	= 23447,
    IMAGE_SAMPLE_C_D_O_V3_V8_gfx11	= 23448,
    IMAGE_SAMPLE_C_D_O_V3_V8_gfx12	= 23449,
    IMAGE_SAMPLE_C_D_O_V3_V8_nsa_gfx10	= 23450,
    IMAGE_SAMPLE_C_D_O_V3_V8_nsa_gfx11	= 23451,
    IMAGE_SAMPLE_C_D_O_V3_V9	= 23452,
    IMAGE_SAMPLE_C_D_O_V3_V9_gfx10	= 23453,
    IMAGE_SAMPLE_C_D_O_V3_V9_gfx11	= 23454,
    IMAGE_SAMPLE_C_D_O_V3_V9_gfx12	= 23455,
    IMAGE_SAMPLE_C_D_O_V3_V9_nsa_gfx10	= 23456,
    IMAGE_SAMPLE_C_D_O_V3_V9_nsa_gfx11	= 23457,
    IMAGE_SAMPLE_C_D_O_V4_V10	= 23458,
    IMAGE_SAMPLE_C_D_O_V4_V10_gfx10	= 23459,
    IMAGE_SAMPLE_C_D_O_V4_V10_gfx11	= 23460,
    IMAGE_SAMPLE_C_D_O_V4_V10_gfx12	= 23461,
    IMAGE_SAMPLE_C_D_O_V4_V10_nsa_gfx10	= 23462,
    IMAGE_SAMPLE_C_D_O_V4_V10_nsa_gfx11	= 23463,
    IMAGE_SAMPLE_C_D_O_V4_V11	= 23464,
    IMAGE_SAMPLE_C_D_O_V4_V11_gfx10	= 23465,
    IMAGE_SAMPLE_C_D_O_V4_V11_gfx11	= 23466,
    IMAGE_SAMPLE_C_D_O_V4_V11_gfx12	= 23467,
    IMAGE_SAMPLE_C_D_O_V4_V11_nsa_gfx10	= 23468,
    IMAGE_SAMPLE_C_D_O_V4_V11_nsa_gfx11	= 23469,
    IMAGE_SAMPLE_C_D_O_V4_V4	= 23470,
    IMAGE_SAMPLE_C_D_O_V4_V4_gfx10	= 23471,
    IMAGE_SAMPLE_C_D_O_V4_V4_gfx11	= 23472,
    IMAGE_SAMPLE_C_D_O_V4_V4_gfx12	= 23473,
    IMAGE_SAMPLE_C_D_O_V4_V4_nsa_gfx10	= 23474,
    IMAGE_SAMPLE_C_D_O_V4_V4_nsa_gfx11	= 23475,
    IMAGE_SAMPLE_C_D_O_V4_V5	= 23476,
    IMAGE_SAMPLE_C_D_O_V4_V5_gfx10	= 23477,
    IMAGE_SAMPLE_C_D_O_V4_V5_gfx11	= 23478,
    IMAGE_SAMPLE_C_D_O_V4_V5_gfx12	= 23479,
    IMAGE_SAMPLE_C_D_O_V4_V5_nsa_gfx10	= 23480,
    IMAGE_SAMPLE_C_D_O_V4_V5_nsa_gfx11	= 23481,
    IMAGE_SAMPLE_C_D_O_V4_V6	= 23482,
    IMAGE_SAMPLE_C_D_O_V4_V6_gfx10	= 23483,
    IMAGE_SAMPLE_C_D_O_V4_V6_gfx11	= 23484,
    IMAGE_SAMPLE_C_D_O_V4_V6_gfx12	= 23485,
    IMAGE_SAMPLE_C_D_O_V4_V6_nsa_gfx10	= 23486,
    IMAGE_SAMPLE_C_D_O_V4_V6_nsa_gfx11	= 23487,
    IMAGE_SAMPLE_C_D_O_V4_V7	= 23488,
    IMAGE_SAMPLE_C_D_O_V4_V7_gfx10	= 23489,
    IMAGE_SAMPLE_C_D_O_V4_V7_gfx11	= 23490,
    IMAGE_SAMPLE_C_D_O_V4_V7_gfx12	= 23491,
    IMAGE_SAMPLE_C_D_O_V4_V7_nsa_gfx10	= 23492,
    IMAGE_SAMPLE_C_D_O_V4_V7_nsa_gfx11	= 23493,
    IMAGE_SAMPLE_C_D_O_V4_V8	= 23494,
    IMAGE_SAMPLE_C_D_O_V4_V8_gfx10	= 23495,
    IMAGE_SAMPLE_C_D_O_V4_V8_gfx11	= 23496,
    IMAGE_SAMPLE_C_D_O_V4_V8_gfx12	= 23497,
    IMAGE_SAMPLE_C_D_O_V4_V8_nsa_gfx10	= 23498,
    IMAGE_SAMPLE_C_D_O_V4_V8_nsa_gfx11	= 23499,
    IMAGE_SAMPLE_C_D_O_V4_V9	= 23500,
    IMAGE_SAMPLE_C_D_O_V4_V9_gfx10	= 23501,
    IMAGE_SAMPLE_C_D_O_V4_V9_gfx11	= 23502,
    IMAGE_SAMPLE_C_D_O_V4_V9_gfx12	= 23503,
    IMAGE_SAMPLE_C_D_O_V4_V9_nsa_gfx10	= 23504,
    IMAGE_SAMPLE_C_D_O_V4_V9_nsa_gfx11	= 23505,
    IMAGE_SAMPLE_C_D_O_V5_V10	= 23506,
    IMAGE_SAMPLE_C_D_O_V5_V10_gfx10	= 23507,
    IMAGE_SAMPLE_C_D_O_V5_V10_gfx11	= 23508,
    IMAGE_SAMPLE_C_D_O_V5_V10_gfx12	= 23509,
    IMAGE_SAMPLE_C_D_O_V5_V10_nsa_gfx10	= 23510,
    IMAGE_SAMPLE_C_D_O_V5_V10_nsa_gfx11	= 23511,
    IMAGE_SAMPLE_C_D_O_V5_V11	= 23512,
    IMAGE_SAMPLE_C_D_O_V5_V11_gfx10	= 23513,
    IMAGE_SAMPLE_C_D_O_V5_V11_gfx11	= 23514,
    IMAGE_SAMPLE_C_D_O_V5_V11_gfx12	= 23515,
    IMAGE_SAMPLE_C_D_O_V5_V11_nsa_gfx10	= 23516,
    IMAGE_SAMPLE_C_D_O_V5_V11_nsa_gfx11	= 23517,
    IMAGE_SAMPLE_C_D_O_V5_V4	= 23518,
    IMAGE_SAMPLE_C_D_O_V5_V4_gfx10	= 23519,
    IMAGE_SAMPLE_C_D_O_V5_V4_gfx11	= 23520,
    IMAGE_SAMPLE_C_D_O_V5_V4_gfx12	= 23521,
    IMAGE_SAMPLE_C_D_O_V5_V4_nsa_gfx10	= 23522,
    IMAGE_SAMPLE_C_D_O_V5_V4_nsa_gfx11	= 23523,
    IMAGE_SAMPLE_C_D_O_V5_V5	= 23524,
    IMAGE_SAMPLE_C_D_O_V5_V5_gfx10	= 23525,
    IMAGE_SAMPLE_C_D_O_V5_V5_gfx11	= 23526,
    IMAGE_SAMPLE_C_D_O_V5_V5_gfx12	= 23527,
    IMAGE_SAMPLE_C_D_O_V5_V5_nsa_gfx10	= 23528,
    IMAGE_SAMPLE_C_D_O_V5_V5_nsa_gfx11	= 23529,
    IMAGE_SAMPLE_C_D_O_V5_V6	= 23530,
    IMAGE_SAMPLE_C_D_O_V5_V6_gfx10	= 23531,
    IMAGE_SAMPLE_C_D_O_V5_V6_gfx11	= 23532,
    IMAGE_SAMPLE_C_D_O_V5_V6_gfx12	= 23533,
    IMAGE_SAMPLE_C_D_O_V5_V6_nsa_gfx10	= 23534,
    IMAGE_SAMPLE_C_D_O_V5_V6_nsa_gfx11	= 23535,
    IMAGE_SAMPLE_C_D_O_V5_V7	= 23536,
    IMAGE_SAMPLE_C_D_O_V5_V7_gfx10	= 23537,
    IMAGE_SAMPLE_C_D_O_V5_V7_gfx11	= 23538,
    IMAGE_SAMPLE_C_D_O_V5_V7_gfx12	= 23539,
    IMAGE_SAMPLE_C_D_O_V5_V7_nsa_gfx10	= 23540,
    IMAGE_SAMPLE_C_D_O_V5_V7_nsa_gfx11	= 23541,
    IMAGE_SAMPLE_C_D_O_V5_V8	= 23542,
    IMAGE_SAMPLE_C_D_O_V5_V8_gfx10	= 23543,
    IMAGE_SAMPLE_C_D_O_V5_V8_gfx11	= 23544,
    IMAGE_SAMPLE_C_D_O_V5_V8_gfx12	= 23545,
    IMAGE_SAMPLE_C_D_O_V5_V8_nsa_gfx10	= 23546,
    IMAGE_SAMPLE_C_D_O_V5_V8_nsa_gfx11	= 23547,
    IMAGE_SAMPLE_C_D_O_V5_V9	= 23548,
    IMAGE_SAMPLE_C_D_O_V5_V9_gfx10	= 23549,
    IMAGE_SAMPLE_C_D_O_V5_V9_gfx11	= 23550,
    IMAGE_SAMPLE_C_D_O_V5_V9_gfx12	= 23551,
    IMAGE_SAMPLE_C_D_O_V5_V9_nsa_gfx10	= 23552,
    IMAGE_SAMPLE_C_D_O_V5_V9_nsa_gfx11	= 23553,
    IMAGE_SAMPLE_C_D_V1_V10	= 23554,
    IMAGE_SAMPLE_C_D_V1_V10_gfx10	= 23555,
    IMAGE_SAMPLE_C_D_V1_V10_gfx11	= 23556,
    IMAGE_SAMPLE_C_D_V1_V10_gfx12	= 23557,
    IMAGE_SAMPLE_C_D_V1_V10_nsa_gfx10	= 23558,
    IMAGE_SAMPLE_C_D_V1_V10_nsa_gfx11	= 23559,
    IMAGE_SAMPLE_C_D_V1_V3	= 23560,
    IMAGE_SAMPLE_C_D_V1_V3_gfx10	= 23561,
    IMAGE_SAMPLE_C_D_V1_V3_gfx11	= 23562,
    IMAGE_SAMPLE_C_D_V1_V3_gfx12	= 23563,
    IMAGE_SAMPLE_C_D_V1_V3_nsa_gfx10	= 23564,
    IMAGE_SAMPLE_C_D_V1_V3_nsa_gfx11	= 23565,
    IMAGE_SAMPLE_C_D_V1_V4	= 23566,
    IMAGE_SAMPLE_C_D_V1_V4_gfx10	= 23567,
    IMAGE_SAMPLE_C_D_V1_V4_gfx11	= 23568,
    IMAGE_SAMPLE_C_D_V1_V4_gfx12	= 23569,
    IMAGE_SAMPLE_C_D_V1_V4_nsa_gfx10	= 23570,
    IMAGE_SAMPLE_C_D_V1_V4_nsa_gfx11	= 23571,
    IMAGE_SAMPLE_C_D_V1_V5	= 23572,
    IMAGE_SAMPLE_C_D_V1_V5_gfx10	= 23573,
    IMAGE_SAMPLE_C_D_V1_V5_gfx11	= 23574,
    IMAGE_SAMPLE_C_D_V1_V5_gfx12	= 23575,
    IMAGE_SAMPLE_C_D_V1_V5_nsa_gfx10	= 23576,
    IMAGE_SAMPLE_C_D_V1_V5_nsa_gfx11	= 23577,
    IMAGE_SAMPLE_C_D_V1_V6	= 23578,
    IMAGE_SAMPLE_C_D_V1_V6_gfx10	= 23579,
    IMAGE_SAMPLE_C_D_V1_V6_gfx11	= 23580,
    IMAGE_SAMPLE_C_D_V1_V6_gfx12	= 23581,
    IMAGE_SAMPLE_C_D_V1_V6_nsa_gfx10	= 23582,
    IMAGE_SAMPLE_C_D_V1_V6_nsa_gfx11	= 23583,
    IMAGE_SAMPLE_C_D_V1_V7	= 23584,
    IMAGE_SAMPLE_C_D_V1_V7_gfx10	= 23585,
    IMAGE_SAMPLE_C_D_V1_V7_gfx11	= 23586,
    IMAGE_SAMPLE_C_D_V1_V7_gfx12	= 23587,
    IMAGE_SAMPLE_C_D_V1_V7_nsa_gfx10	= 23588,
    IMAGE_SAMPLE_C_D_V1_V7_nsa_gfx11	= 23589,
    IMAGE_SAMPLE_C_D_V1_V8	= 23590,
    IMAGE_SAMPLE_C_D_V1_V8_gfx10	= 23591,
    IMAGE_SAMPLE_C_D_V1_V8_gfx11	= 23592,
    IMAGE_SAMPLE_C_D_V1_V8_gfx12	= 23593,
    IMAGE_SAMPLE_C_D_V1_V8_nsa_gfx10	= 23594,
    IMAGE_SAMPLE_C_D_V1_V8_nsa_gfx11	= 23595,
    IMAGE_SAMPLE_C_D_V1_V9	= 23596,
    IMAGE_SAMPLE_C_D_V1_V9_gfx10	= 23597,
    IMAGE_SAMPLE_C_D_V1_V9_gfx11	= 23598,
    IMAGE_SAMPLE_C_D_V1_V9_gfx12	= 23599,
    IMAGE_SAMPLE_C_D_V1_V9_nsa_gfx10	= 23600,
    IMAGE_SAMPLE_C_D_V1_V9_nsa_gfx11	= 23601,
    IMAGE_SAMPLE_C_D_V2_V10	= 23602,
    IMAGE_SAMPLE_C_D_V2_V10_gfx10	= 23603,
    IMAGE_SAMPLE_C_D_V2_V10_gfx11	= 23604,
    IMAGE_SAMPLE_C_D_V2_V10_gfx12	= 23605,
    IMAGE_SAMPLE_C_D_V2_V10_nsa_gfx10	= 23606,
    IMAGE_SAMPLE_C_D_V2_V10_nsa_gfx11	= 23607,
    IMAGE_SAMPLE_C_D_V2_V3	= 23608,
    IMAGE_SAMPLE_C_D_V2_V3_gfx10	= 23609,
    IMAGE_SAMPLE_C_D_V2_V3_gfx11	= 23610,
    IMAGE_SAMPLE_C_D_V2_V3_gfx12	= 23611,
    IMAGE_SAMPLE_C_D_V2_V3_nsa_gfx10	= 23612,
    IMAGE_SAMPLE_C_D_V2_V3_nsa_gfx11	= 23613,
    IMAGE_SAMPLE_C_D_V2_V4	= 23614,
    IMAGE_SAMPLE_C_D_V2_V4_gfx10	= 23615,
    IMAGE_SAMPLE_C_D_V2_V4_gfx11	= 23616,
    IMAGE_SAMPLE_C_D_V2_V4_gfx12	= 23617,
    IMAGE_SAMPLE_C_D_V2_V4_nsa_gfx10	= 23618,
    IMAGE_SAMPLE_C_D_V2_V4_nsa_gfx11	= 23619,
    IMAGE_SAMPLE_C_D_V2_V5	= 23620,
    IMAGE_SAMPLE_C_D_V2_V5_gfx10	= 23621,
    IMAGE_SAMPLE_C_D_V2_V5_gfx11	= 23622,
    IMAGE_SAMPLE_C_D_V2_V5_gfx12	= 23623,
    IMAGE_SAMPLE_C_D_V2_V5_nsa_gfx10	= 23624,
    IMAGE_SAMPLE_C_D_V2_V5_nsa_gfx11	= 23625,
    IMAGE_SAMPLE_C_D_V2_V6	= 23626,
    IMAGE_SAMPLE_C_D_V2_V6_gfx10	= 23627,
    IMAGE_SAMPLE_C_D_V2_V6_gfx11	= 23628,
    IMAGE_SAMPLE_C_D_V2_V6_gfx12	= 23629,
    IMAGE_SAMPLE_C_D_V2_V6_nsa_gfx10	= 23630,
    IMAGE_SAMPLE_C_D_V2_V6_nsa_gfx11	= 23631,
    IMAGE_SAMPLE_C_D_V2_V7	= 23632,
    IMAGE_SAMPLE_C_D_V2_V7_gfx10	= 23633,
    IMAGE_SAMPLE_C_D_V2_V7_gfx11	= 23634,
    IMAGE_SAMPLE_C_D_V2_V7_gfx12	= 23635,
    IMAGE_SAMPLE_C_D_V2_V7_nsa_gfx10	= 23636,
    IMAGE_SAMPLE_C_D_V2_V7_nsa_gfx11	= 23637,
    IMAGE_SAMPLE_C_D_V2_V8	= 23638,
    IMAGE_SAMPLE_C_D_V2_V8_gfx10	= 23639,
    IMAGE_SAMPLE_C_D_V2_V8_gfx11	= 23640,
    IMAGE_SAMPLE_C_D_V2_V8_gfx12	= 23641,
    IMAGE_SAMPLE_C_D_V2_V8_nsa_gfx10	= 23642,
    IMAGE_SAMPLE_C_D_V2_V8_nsa_gfx11	= 23643,
    IMAGE_SAMPLE_C_D_V2_V9	= 23644,
    IMAGE_SAMPLE_C_D_V2_V9_gfx10	= 23645,
    IMAGE_SAMPLE_C_D_V2_V9_gfx11	= 23646,
    IMAGE_SAMPLE_C_D_V2_V9_gfx12	= 23647,
    IMAGE_SAMPLE_C_D_V2_V9_nsa_gfx10	= 23648,
    IMAGE_SAMPLE_C_D_V2_V9_nsa_gfx11	= 23649,
    IMAGE_SAMPLE_C_D_V3_V10	= 23650,
    IMAGE_SAMPLE_C_D_V3_V10_gfx10	= 23651,
    IMAGE_SAMPLE_C_D_V3_V10_gfx11	= 23652,
    IMAGE_SAMPLE_C_D_V3_V10_gfx12	= 23653,
    IMAGE_SAMPLE_C_D_V3_V10_nsa_gfx10	= 23654,
    IMAGE_SAMPLE_C_D_V3_V10_nsa_gfx11	= 23655,
    IMAGE_SAMPLE_C_D_V3_V3	= 23656,
    IMAGE_SAMPLE_C_D_V3_V3_gfx10	= 23657,
    IMAGE_SAMPLE_C_D_V3_V3_gfx11	= 23658,
    IMAGE_SAMPLE_C_D_V3_V3_gfx12	= 23659,
    IMAGE_SAMPLE_C_D_V3_V3_nsa_gfx10	= 23660,
    IMAGE_SAMPLE_C_D_V3_V3_nsa_gfx11	= 23661,
    IMAGE_SAMPLE_C_D_V3_V4	= 23662,
    IMAGE_SAMPLE_C_D_V3_V4_gfx10	= 23663,
    IMAGE_SAMPLE_C_D_V3_V4_gfx11	= 23664,
    IMAGE_SAMPLE_C_D_V3_V4_gfx12	= 23665,
    IMAGE_SAMPLE_C_D_V3_V4_nsa_gfx10	= 23666,
    IMAGE_SAMPLE_C_D_V3_V4_nsa_gfx11	= 23667,
    IMAGE_SAMPLE_C_D_V3_V5	= 23668,
    IMAGE_SAMPLE_C_D_V3_V5_gfx10	= 23669,
    IMAGE_SAMPLE_C_D_V3_V5_gfx11	= 23670,
    IMAGE_SAMPLE_C_D_V3_V5_gfx12	= 23671,
    IMAGE_SAMPLE_C_D_V3_V5_nsa_gfx10	= 23672,
    IMAGE_SAMPLE_C_D_V3_V5_nsa_gfx11	= 23673,
    IMAGE_SAMPLE_C_D_V3_V6	= 23674,
    IMAGE_SAMPLE_C_D_V3_V6_gfx10	= 23675,
    IMAGE_SAMPLE_C_D_V3_V6_gfx11	= 23676,
    IMAGE_SAMPLE_C_D_V3_V6_gfx12	= 23677,
    IMAGE_SAMPLE_C_D_V3_V6_nsa_gfx10	= 23678,
    IMAGE_SAMPLE_C_D_V3_V6_nsa_gfx11	= 23679,
    IMAGE_SAMPLE_C_D_V3_V7	= 23680,
    IMAGE_SAMPLE_C_D_V3_V7_gfx10	= 23681,
    IMAGE_SAMPLE_C_D_V3_V7_gfx11	= 23682,
    IMAGE_SAMPLE_C_D_V3_V7_gfx12	= 23683,
    IMAGE_SAMPLE_C_D_V3_V7_nsa_gfx10	= 23684,
    IMAGE_SAMPLE_C_D_V3_V7_nsa_gfx11	= 23685,
    IMAGE_SAMPLE_C_D_V3_V8	= 23686,
    IMAGE_SAMPLE_C_D_V3_V8_gfx10	= 23687,
    IMAGE_SAMPLE_C_D_V3_V8_gfx11	= 23688,
    IMAGE_SAMPLE_C_D_V3_V8_gfx12	= 23689,
    IMAGE_SAMPLE_C_D_V3_V8_nsa_gfx10	= 23690,
    IMAGE_SAMPLE_C_D_V3_V8_nsa_gfx11	= 23691,
    IMAGE_SAMPLE_C_D_V3_V9	= 23692,
    IMAGE_SAMPLE_C_D_V3_V9_gfx10	= 23693,
    IMAGE_SAMPLE_C_D_V3_V9_gfx11	= 23694,
    IMAGE_SAMPLE_C_D_V3_V9_gfx12	= 23695,
    IMAGE_SAMPLE_C_D_V3_V9_nsa_gfx10	= 23696,
    IMAGE_SAMPLE_C_D_V3_V9_nsa_gfx11	= 23697,
    IMAGE_SAMPLE_C_D_V4_V10	= 23698,
    IMAGE_SAMPLE_C_D_V4_V10_gfx10	= 23699,
    IMAGE_SAMPLE_C_D_V4_V10_gfx11	= 23700,
    IMAGE_SAMPLE_C_D_V4_V10_gfx12	= 23701,
    IMAGE_SAMPLE_C_D_V4_V10_nsa_gfx10	= 23702,
    IMAGE_SAMPLE_C_D_V4_V10_nsa_gfx11	= 23703,
    IMAGE_SAMPLE_C_D_V4_V3	= 23704,
    IMAGE_SAMPLE_C_D_V4_V3_gfx10	= 23705,
    IMAGE_SAMPLE_C_D_V4_V3_gfx11	= 23706,
    IMAGE_SAMPLE_C_D_V4_V3_gfx12	= 23707,
    IMAGE_SAMPLE_C_D_V4_V3_nsa_gfx10	= 23708,
    IMAGE_SAMPLE_C_D_V4_V3_nsa_gfx11	= 23709,
    IMAGE_SAMPLE_C_D_V4_V4	= 23710,
    IMAGE_SAMPLE_C_D_V4_V4_gfx10	= 23711,
    IMAGE_SAMPLE_C_D_V4_V4_gfx11	= 23712,
    IMAGE_SAMPLE_C_D_V4_V4_gfx12	= 23713,
    IMAGE_SAMPLE_C_D_V4_V4_nsa_gfx10	= 23714,
    IMAGE_SAMPLE_C_D_V4_V4_nsa_gfx11	= 23715,
    IMAGE_SAMPLE_C_D_V4_V5	= 23716,
    IMAGE_SAMPLE_C_D_V4_V5_gfx10	= 23717,
    IMAGE_SAMPLE_C_D_V4_V5_gfx11	= 23718,
    IMAGE_SAMPLE_C_D_V4_V5_gfx12	= 23719,
    IMAGE_SAMPLE_C_D_V4_V5_nsa_gfx10	= 23720,
    IMAGE_SAMPLE_C_D_V4_V5_nsa_gfx11	= 23721,
    IMAGE_SAMPLE_C_D_V4_V6	= 23722,
    IMAGE_SAMPLE_C_D_V4_V6_gfx10	= 23723,
    IMAGE_SAMPLE_C_D_V4_V6_gfx11	= 23724,
    IMAGE_SAMPLE_C_D_V4_V6_gfx12	= 23725,
    IMAGE_SAMPLE_C_D_V4_V6_nsa_gfx10	= 23726,
    IMAGE_SAMPLE_C_D_V4_V6_nsa_gfx11	= 23727,
    IMAGE_SAMPLE_C_D_V4_V7	= 23728,
    IMAGE_SAMPLE_C_D_V4_V7_gfx10	= 23729,
    IMAGE_SAMPLE_C_D_V4_V7_gfx11	= 23730,
    IMAGE_SAMPLE_C_D_V4_V7_gfx12	= 23731,
    IMAGE_SAMPLE_C_D_V4_V7_nsa_gfx10	= 23732,
    IMAGE_SAMPLE_C_D_V4_V7_nsa_gfx11	= 23733,
    IMAGE_SAMPLE_C_D_V4_V8	= 23734,
    IMAGE_SAMPLE_C_D_V4_V8_gfx10	= 23735,
    IMAGE_SAMPLE_C_D_V4_V8_gfx11	= 23736,
    IMAGE_SAMPLE_C_D_V4_V8_gfx12	= 23737,
    IMAGE_SAMPLE_C_D_V4_V8_nsa_gfx10	= 23738,
    IMAGE_SAMPLE_C_D_V4_V8_nsa_gfx11	= 23739,
    IMAGE_SAMPLE_C_D_V4_V9	= 23740,
    IMAGE_SAMPLE_C_D_V4_V9_gfx10	= 23741,
    IMAGE_SAMPLE_C_D_V4_V9_gfx11	= 23742,
    IMAGE_SAMPLE_C_D_V4_V9_gfx12	= 23743,
    IMAGE_SAMPLE_C_D_V4_V9_nsa_gfx10	= 23744,
    IMAGE_SAMPLE_C_D_V4_V9_nsa_gfx11	= 23745,
    IMAGE_SAMPLE_C_D_V5_V10	= 23746,
    IMAGE_SAMPLE_C_D_V5_V10_gfx10	= 23747,
    IMAGE_SAMPLE_C_D_V5_V10_gfx11	= 23748,
    IMAGE_SAMPLE_C_D_V5_V10_gfx12	= 23749,
    IMAGE_SAMPLE_C_D_V5_V10_nsa_gfx10	= 23750,
    IMAGE_SAMPLE_C_D_V5_V10_nsa_gfx11	= 23751,
    IMAGE_SAMPLE_C_D_V5_V3	= 23752,
    IMAGE_SAMPLE_C_D_V5_V3_gfx10	= 23753,
    IMAGE_SAMPLE_C_D_V5_V3_gfx11	= 23754,
    IMAGE_SAMPLE_C_D_V5_V3_gfx12	= 23755,
    IMAGE_SAMPLE_C_D_V5_V3_nsa_gfx10	= 23756,
    IMAGE_SAMPLE_C_D_V5_V3_nsa_gfx11	= 23757,
    IMAGE_SAMPLE_C_D_V5_V4	= 23758,
    IMAGE_SAMPLE_C_D_V5_V4_gfx10	= 23759,
    IMAGE_SAMPLE_C_D_V5_V4_gfx11	= 23760,
    IMAGE_SAMPLE_C_D_V5_V4_gfx12	= 23761,
    IMAGE_SAMPLE_C_D_V5_V4_nsa_gfx10	= 23762,
    IMAGE_SAMPLE_C_D_V5_V4_nsa_gfx11	= 23763,
    IMAGE_SAMPLE_C_D_V5_V5	= 23764,
    IMAGE_SAMPLE_C_D_V5_V5_gfx10	= 23765,
    IMAGE_SAMPLE_C_D_V5_V5_gfx11	= 23766,
    IMAGE_SAMPLE_C_D_V5_V5_gfx12	= 23767,
    IMAGE_SAMPLE_C_D_V5_V5_nsa_gfx10	= 23768,
    IMAGE_SAMPLE_C_D_V5_V5_nsa_gfx11	= 23769,
    IMAGE_SAMPLE_C_D_V5_V6	= 23770,
    IMAGE_SAMPLE_C_D_V5_V6_gfx10	= 23771,
    IMAGE_SAMPLE_C_D_V5_V6_gfx11	= 23772,
    IMAGE_SAMPLE_C_D_V5_V6_gfx12	= 23773,
    IMAGE_SAMPLE_C_D_V5_V6_nsa_gfx10	= 23774,
    IMAGE_SAMPLE_C_D_V5_V6_nsa_gfx11	= 23775,
    IMAGE_SAMPLE_C_D_V5_V7	= 23776,
    IMAGE_SAMPLE_C_D_V5_V7_gfx10	= 23777,
    IMAGE_SAMPLE_C_D_V5_V7_gfx11	= 23778,
    IMAGE_SAMPLE_C_D_V5_V7_gfx12	= 23779,
    IMAGE_SAMPLE_C_D_V5_V7_nsa_gfx10	= 23780,
    IMAGE_SAMPLE_C_D_V5_V7_nsa_gfx11	= 23781,
    IMAGE_SAMPLE_C_D_V5_V8	= 23782,
    IMAGE_SAMPLE_C_D_V5_V8_gfx10	= 23783,
    IMAGE_SAMPLE_C_D_V5_V8_gfx11	= 23784,
    IMAGE_SAMPLE_C_D_V5_V8_gfx12	= 23785,
    IMAGE_SAMPLE_C_D_V5_V8_nsa_gfx10	= 23786,
    IMAGE_SAMPLE_C_D_V5_V8_nsa_gfx11	= 23787,
    IMAGE_SAMPLE_C_D_V5_V9	= 23788,
    IMAGE_SAMPLE_C_D_V5_V9_gfx10	= 23789,
    IMAGE_SAMPLE_C_D_V5_V9_gfx11	= 23790,
    IMAGE_SAMPLE_C_D_V5_V9_gfx12	= 23791,
    IMAGE_SAMPLE_C_D_V5_V9_nsa_gfx10	= 23792,
    IMAGE_SAMPLE_C_D_V5_V9_nsa_gfx11	= 23793,
    IMAGE_SAMPLE_C_LZ_O_V1_V3	= 23794,
    IMAGE_SAMPLE_C_LZ_O_V1_V3_gfx10	= 23795,
    IMAGE_SAMPLE_C_LZ_O_V1_V3_gfx11	= 23796,
    IMAGE_SAMPLE_C_LZ_O_V1_V3_gfx12	= 23797,
    IMAGE_SAMPLE_C_LZ_O_V1_V3_nsa_gfx10	= 23798,
    IMAGE_SAMPLE_C_LZ_O_V1_V3_nsa_gfx11	= 23799,
    IMAGE_SAMPLE_C_LZ_O_V1_V4	= 23800,
    IMAGE_SAMPLE_C_LZ_O_V1_V4_gfx10	= 23801,
    IMAGE_SAMPLE_C_LZ_O_V1_V4_gfx11	= 23802,
    IMAGE_SAMPLE_C_LZ_O_V1_V4_gfx12	= 23803,
    IMAGE_SAMPLE_C_LZ_O_V1_V4_nsa_gfx10	= 23804,
    IMAGE_SAMPLE_C_LZ_O_V1_V4_nsa_gfx11	= 23805,
    IMAGE_SAMPLE_C_LZ_O_V1_V5	= 23806,
    IMAGE_SAMPLE_C_LZ_O_V1_V5_gfx10	= 23807,
    IMAGE_SAMPLE_C_LZ_O_V1_V5_gfx11	= 23808,
    IMAGE_SAMPLE_C_LZ_O_V1_V5_gfx12	= 23809,
    IMAGE_SAMPLE_C_LZ_O_V1_V5_nsa_gfx10	= 23810,
    IMAGE_SAMPLE_C_LZ_O_V1_V5_nsa_gfx11	= 23811,
    IMAGE_SAMPLE_C_LZ_O_V1_V8	= 23812,
    IMAGE_SAMPLE_C_LZ_O_V1_V8_gfx10	= 23813,
    IMAGE_SAMPLE_C_LZ_O_V1_V8_gfx11	= 23814,
    IMAGE_SAMPLE_C_LZ_O_V2_V3	= 23815,
    IMAGE_SAMPLE_C_LZ_O_V2_V3_gfx10	= 23816,
    IMAGE_SAMPLE_C_LZ_O_V2_V3_gfx11	= 23817,
    IMAGE_SAMPLE_C_LZ_O_V2_V3_gfx12	= 23818,
    IMAGE_SAMPLE_C_LZ_O_V2_V3_nsa_gfx10	= 23819,
    IMAGE_SAMPLE_C_LZ_O_V2_V3_nsa_gfx11	= 23820,
    IMAGE_SAMPLE_C_LZ_O_V2_V4	= 23821,
    IMAGE_SAMPLE_C_LZ_O_V2_V4_gfx10	= 23822,
    IMAGE_SAMPLE_C_LZ_O_V2_V4_gfx11	= 23823,
    IMAGE_SAMPLE_C_LZ_O_V2_V4_gfx12	= 23824,
    IMAGE_SAMPLE_C_LZ_O_V2_V4_nsa_gfx10	= 23825,
    IMAGE_SAMPLE_C_LZ_O_V2_V4_nsa_gfx11	= 23826,
    IMAGE_SAMPLE_C_LZ_O_V2_V5	= 23827,
    IMAGE_SAMPLE_C_LZ_O_V2_V5_gfx10	= 23828,
    IMAGE_SAMPLE_C_LZ_O_V2_V5_gfx11	= 23829,
    IMAGE_SAMPLE_C_LZ_O_V2_V5_gfx12	= 23830,
    IMAGE_SAMPLE_C_LZ_O_V2_V5_nsa_gfx10	= 23831,
    IMAGE_SAMPLE_C_LZ_O_V2_V5_nsa_gfx11	= 23832,
    IMAGE_SAMPLE_C_LZ_O_V2_V8	= 23833,
    IMAGE_SAMPLE_C_LZ_O_V2_V8_gfx10	= 23834,
    IMAGE_SAMPLE_C_LZ_O_V2_V8_gfx11	= 23835,
    IMAGE_SAMPLE_C_LZ_O_V3_V3	= 23836,
    IMAGE_SAMPLE_C_LZ_O_V3_V3_gfx10	= 23837,
    IMAGE_SAMPLE_C_LZ_O_V3_V3_gfx11	= 23838,
    IMAGE_SAMPLE_C_LZ_O_V3_V3_gfx12	= 23839,
    IMAGE_SAMPLE_C_LZ_O_V3_V3_nsa_gfx10	= 23840,
    IMAGE_SAMPLE_C_LZ_O_V3_V3_nsa_gfx11	= 23841,
    IMAGE_SAMPLE_C_LZ_O_V3_V4	= 23842,
    IMAGE_SAMPLE_C_LZ_O_V3_V4_gfx10	= 23843,
    IMAGE_SAMPLE_C_LZ_O_V3_V4_gfx11	= 23844,
    IMAGE_SAMPLE_C_LZ_O_V3_V4_gfx12	= 23845,
    IMAGE_SAMPLE_C_LZ_O_V3_V4_nsa_gfx10	= 23846,
    IMAGE_SAMPLE_C_LZ_O_V3_V4_nsa_gfx11	= 23847,
    IMAGE_SAMPLE_C_LZ_O_V3_V5	= 23848,
    IMAGE_SAMPLE_C_LZ_O_V3_V5_gfx10	= 23849,
    IMAGE_SAMPLE_C_LZ_O_V3_V5_gfx11	= 23850,
    IMAGE_SAMPLE_C_LZ_O_V3_V5_gfx12	= 23851,
    IMAGE_SAMPLE_C_LZ_O_V3_V5_nsa_gfx10	= 23852,
    IMAGE_SAMPLE_C_LZ_O_V3_V5_nsa_gfx11	= 23853,
    IMAGE_SAMPLE_C_LZ_O_V3_V8	= 23854,
    IMAGE_SAMPLE_C_LZ_O_V3_V8_gfx10	= 23855,
    IMAGE_SAMPLE_C_LZ_O_V3_V8_gfx11	= 23856,
    IMAGE_SAMPLE_C_LZ_O_V4_V3	= 23857,
    IMAGE_SAMPLE_C_LZ_O_V4_V3_gfx10	= 23858,
    IMAGE_SAMPLE_C_LZ_O_V4_V3_gfx11	= 23859,
    IMAGE_SAMPLE_C_LZ_O_V4_V3_gfx12	= 23860,
    IMAGE_SAMPLE_C_LZ_O_V4_V3_nsa_gfx10	= 23861,
    IMAGE_SAMPLE_C_LZ_O_V4_V3_nsa_gfx11	= 23862,
    IMAGE_SAMPLE_C_LZ_O_V4_V4	= 23863,
    IMAGE_SAMPLE_C_LZ_O_V4_V4_gfx10	= 23864,
    IMAGE_SAMPLE_C_LZ_O_V4_V4_gfx11	= 23865,
    IMAGE_SAMPLE_C_LZ_O_V4_V4_gfx12	= 23866,
    IMAGE_SAMPLE_C_LZ_O_V4_V4_nsa_gfx10	= 23867,
    IMAGE_SAMPLE_C_LZ_O_V4_V4_nsa_gfx11	= 23868,
    IMAGE_SAMPLE_C_LZ_O_V4_V5	= 23869,
    IMAGE_SAMPLE_C_LZ_O_V4_V5_gfx10	= 23870,
    IMAGE_SAMPLE_C_LZ_O_V4_V5_gfx11	= 23871,
    IMAGE_SAMPLE_C_LZ_O_V4_V5_gfx12	= 23872,
    IMAGE_SAMPLE_C_LZ_O_V4_V5_nsa_gfx10	= 23873,
    IMAGE_SAMPLE_C_LZ_O_V4_V5_nsa_gfx11	= 23874,
    IMAGE_SAMPLE_C_LZ_O_V4_V8	= 23875,
    IMAGE_SAMPLE_C_LZ_O_V4_V8_gfx10	= 23876,
    IMAGE_SAMPLE_C_LZ_O_V4_V8_gfx11	= 23877,
    IMAGE_SAMPLE_C_LZ_O_V5_V3	= 23878,
    IMAGE_SAMPLE_C_LZ_O_V5_V3_gfx10	= 23879,
    IMAGE_SAMPLE_C_LZ_O_V5_V3_gfx11	= 23880,
    IMAGE_SAMPLE_C_LZ_O_V5_V3_gfx12	= 23881,
    IMAGE_SAMPLE_C_LZ_O_V5_V3_nsa_gfx10	= 23882,
    IMAGE_SAMPLE_C_LZ_O_V5_V3_nsa_gfx11	= 23883,
    IMAGE_SAMPLE_C_LZ_O_V5_V4	= 23884,
    IMAGE_SAMPLE_C_LZ_O_V5_V4_gfx10	= 23885,
    IMAGE_SAMPLE_C_LZ_O_V5_V4_gfx11	= 23886,
    IMAGE_SAMPLE_C_LZ_O_V5_V4_gfx12	= 23887,
    IMAGE_SAMPLE_C_LZ_O_V5_V4_nsa_gfx10	= 23888,
    IMAGE_SAMPLE_C_LZ_O_V5_V4_nsa_gfx11	= 23889,
    IMAGE_SAMPLE_C_LZ_O_V5_V5	= 23890,
    IMAGE_SAMPLE_C_LZ_O_V5_V5_gfx10	= 23891,
    IMAGE_SAMPLE_C_LZ_O_V5_V5_gfx11	= 23892,
    IMAGE_SAMPLE_C_LZ_O_V5_V5_gfx12	= 23893,
    IMAGE_SAMPLE_C_LZ_O_V5_V5_nsa_gfx10	= 23894,
    IMAGE_SAMPLE_C_LZ_O_V5_V5_nsa_gfx11	= 23895,
    IMAGE_SAMPLE_C_LZ_O_V5_V8	= 23896,
    IMAGE_SAMPLE_C_LZ_O_V5_V8_gfx10	= 23897,
    IMAGE_SAMPLE_C_LZ_O_V5_V8_gfx11	= 23898,
    IMAGE_SAMPLE_C_LZ_V1_V2	= 23899,
    IMAGE_SAMPLE_C_LZ_V1_V2_gfx10	= 23900,
    IMAGE_SAMPLE_C_LZ_V1_V2_gfx11	= 23901,
    IMAGE_SAMPLE_C_LZ_V1_V2_gfx12	= 23902,
    IMAGE_SAMPLE_C_LZ_V1_V2_nsa_gfx10	= 23903,
    IMAGE_SAMPLE_C_LZ_V1_V2_nsa_gfx11	= 23904,
    IMAGE_SAMPLE_C_LZ_V1_V3	= 23905,
    IMAGE_SAMPLE_C_LZ_V1_V3_gfx10	= 23906,
    IMAGE_SAMPLE_C_LZ_V1_V3_gfx11	= 23907,
    IMAGE_SAMPLE_C_LZ_V1_V3_gfx12	= 23908,
    IMAGE_SAMPLE_C_LZ_V1_V3_nsa_gfx10	= 23909,
    IMAGE_SAMPLE_C_LZ_V1_V3_nsa_gfx11	= 23910,
    IMAGE_SAMPLE_C_LZ_V1_V4	= 23911,
    IMAGE_SAMPLE_C_LZ_V1_V4_gfx10	= 23912,
    IMAGE_SAMPLE_C_LZ_V1_V4_gfx11	= 23913,
    IMAGE_SAMPLE_C_LZ_V1_V4_gfx12	= 23914,
    IMAGE_SAMPLE_C_LZ_V1_V4_nsa_gfx10	= 23915,
    IMAGE_SAMPLE_C_LZ_V1_V4_nsa_gfx11	= 23916,
    IMAGE_SAMPLE_C_LZ_V2_V2	= 23917,
    IMAGE_SAMPLE_C_LZ_V2_V2_gfx10	= 23918,
    IMAGE_SAMPLE_C_LZ_V2_V2_gfx11	= 23919,
    IMAGE_SAMPLE_C_LZ_V2_V2_gfx12	= 23920,
    IMAGE_SAMPLE_C_LZ_V2_V2_nsa_gfx10	= 23921,
    IMAGE_SAMPLE_C_LZ_V2_V2_nsa_gfx11	= 23922,
    IMAGE_SAMPLE_C_LZ_V2_V3	= 23923,
    IMAGE_SAMPLE_C_LZ_V2_V3_gfx10	= 23924,
    IMAGE_SAMPLE_C_LZ_V2_V3_gfx11	= 23925,
    IMAGE_SAMPLE_C_LZ_V2_V3_gfx12	= 23926,
    IMAGE_SAMPLE_C_LZ_V2_V3_nsa_gfx10	= 23927,
    IMAGE_SAMPLE_C_LZ_V2_V3_nsa_gfx11	= 23928,
    IMAGE_SAMPLE_C_LZ_V2_V4	= 23929,
    IMAGE_SAMPLE_C_LZ_V2_V4_gfx10	= 23930,
    IMAGE_SAMPLE_C_LZ_V2_V4_gfx11	= 23931,
    IMAGE_SAMPLE_C_LZ_V2_V4_gfx12	= 23932,
    IMAGE_SAMPLE_C_LZ_V2_V4_nsa_gfx10	= 23933,
    IMAGE_SAMPLE_C_LZ_V2_V4_nsa_gfx11	= 23934,
    IMAGE_SAMPLE_C_LZ_V3_V2	= 23935,
    IMAGE_SAMPLE_C_LZ_V3_V2_gfx10	= 23936,
    IMAGE_SAMPLE_C_LZ_V3_V2_gfx11	= 23937,
    IMAGE_SAMPLE_C_LZ_V3_V2_gfx12	= 23938,
    IMAGE_SAMPLE_C_LZ_V3_V2_nsa_gfx10	= 23939,
    IMAGE_SAMPLE_C_LZ_V3_V2_nsa_gfx11	= 23940,
    IMAGE_SAMPLE_C_LZ_V3_V3	= 23941,
    IMAGE_SAMPLE_C_LZ_V3_V3_gfx10	= 23942,
    IMAGE_SAMPLE_C_LZ_V3_V3_gfx11	= 23943,
    IMAGE_SAMPLE_C_LZ_V3_V3_gfx12	= 23944,
    IMAGE_SAMPLE_C_LZ_V3_V3_nsa_gfx10	= 23945,
    IMAGE_SAMPLE_C_LZ_V3_V3_nsa_gfx11	= 23946,
    IMAGE_SAMPLE_C_LZ_V3_V4	= 23947,
    IMAGE_SAMPLE_C_LZ_V3_V4_gfx10	= 23948,
    IMAGE_SAMPLE_C_LZ_V3_V4_gfx11	= 23949,
    IMAGE_SAMPLE_C_LZ_V3_V4_gfx12	= 23950,
    IMAGE_SAMPLE_C_LZ_V3_V4_nsa_gfx10	= 23951,
    IMAGE_SAMPLE_C_LZ_V3_V4_nsa_gfx11	= 23952,
    IMAGE_SAMPLE_C_LZ_V4_V2	= 23953,
    IMAGE_SAMPLE_C_LZ_V4_V2_gfx10	= 23954,
    IMAGE_SAMPLE_C_LZ_V4_V2_gfx11	= 23955,
    IMAGE_SAMPLE_C_LZ_V4_V2_gfx12	= 23956,
    IMAGE_SAMPLE_C_LZ_V4_V2_nsa_gfx10	= 23957,
    IMAGE_SAMPLE_C_LZ_V4_V2_nsa_gfx11	= 23958,
    IMAGE_SAMPLE_C_LZ_V4_V3	= 23959,
    IMAGE_SAMPLE_C_LZ_V4_V3_gfx10	= 23960,
    IMAGE_SAMPLE_C_LZ_V4_V3_gfx11	= 23961,
    IMAGE_SAMPLE_C_LZ_V4_V3_gfx12	= 23962,
    IMAGE_SAMPLE_C_LZ_V4_V3_nsa_gfx10	= 23963,
    IMAGE_SAMPLE_C_LZ_V4_V3_nsa_gfx11	= 23964,
    IMAGE_SAMPLE_C_LZ_V4_V4	= 23965,
    IMAGE_SAMPLE_C_LZ_V4_V4_gfx10	= 23966,
    IMAGE_SAMPLE_C_LZ_V4_V4_gfx11	= 23967,
    IMAGE_SAMPLE_C_LZ_V4_V4_gfx12	= 23968,
    IMAGE_SAMPLE_C_LZ_V4_V4_nsa_gfx10	= 23969,
    IMAGE_SAMPLE_C_LZ_V4_V4_nsa_gfx11	= 23970,
    IMAGE_SAMPLE_C_LZ_V5_V2	= 23971,
    IMAGE_SAMPLE_C_LZ_V5_V2_gfx10	= 23972,
    IMAGE_SAMPLE_C_LZ_V5_V2_gfx11	= 23973,
    IMAGE_SAMPLE_C_LZ_V5_V2_gfx12	= 23974,
    IMAGE_SAMPLE_C_LZ_V5_V2_nsa_gfx10	= 23975,
    IMAGE_SAMPLE_C_LZ_V5_V2_nsa_gfx11	= 23976,
    IMAGE_SAMPLE_C_LZ_V5_V3	= 23977,
    IMAGE_SAMPLE_C_LZ_V5_V3_gfx10	= 23978,
    IMAGE_SAMPLE_C_LZ_V5_V3_gfx11	= 23979,
    IMAGE_SAMPLE_C_LZ_V5_V3_gfx12	= 23980,
    IMAGE_SAMPLE_C_LZ_V5_V3_nsa_gfx10	= 23981,
    IMAGE_SAMPLE_C_LZ_V5_V3_nsa_gfx11	= 23982,
    IMAGE_SAMPLE_C_LZ_V5_V4	= 23983,
    IMAGE_SAMPLE_C_LZ_V5_V4_gfx10	= 23984,
    IMAGE_SAMPLE_C_LZ_V5_V4_gfx11	= 23985,
    IMAGE_SAMPLE_C_LZ_V5_V4_gfx12	= 23986,
    IMAGE_SAMPLE_C_LZ_V5_V4_nsa_gfx10	= 23987,
    IMAGE_SAMPLE_C_LZ_V5_V4_nsa_gfx11	= 23988,
    IMAGE_SAMPLE_C_L_O_V1_V3	= 23989,
    IMAGE_SAMPLE_C_L_O_V1_V3_gfx10	= 23990,
    IMAGE_SAMPLE_C_L_O_V1_V3_gfx11	= 23991,
    IMAGE_SAMPLE_C_L_O_V1_V3_gfx12	= 23992,
    IMAGE_SAMPLE_C_L_O_V1_V3_nsa_gfx10	= 23993,
    IMAGE_SAMPLE_C_L_O_V1_V3_nsa_gfx11	= 23994,
    IMAGE_SAMPLE_C_L_O_V1_V4	= 23995,
    IMAGE_SAMPLE_C_L_O_V1_V4_gfx10	= 23996,
    IMAGE_SAMPLE_C_L_O_V1_V4_gfx11	= 23997,
    IMAGE_SAMPLE_C_L_O_V1_V4_gfx12	= 23998,
    IMAGE_SAMPLE_C_L_O_V1_V4_nsa_gfx10	= 23999,
    IMAGE_SAMPLE_C_L_O_V1_V4_nsa_gfx11	= 24000,
    IMAGE_SAMPLE_C_L_O_V1_V5	= 24001,
    IMAGE_SAMPLE_C_L_O_V1_V5_gfx10	= 24002,
    IMAGE_SAMPLE_C_L_O_V1_V5_gfx11	= 24003,
    IMAGE_SAMPLE_C_L_O_V1_V5_gfx12	= 24004,
    IMAGE_SAMPLE_C_L_O_V1_V5_nsa_gfx10	= 24005,
    IMAGE_SAMPLE_C_L_O_V1_V5_nsa_gfx11	= 24006,
    IMAGE_SAMPLE_C_L_O_V1_V6	= 24007,
    IMAGE_SAMPLE_C_L_O_V1_V6_gfx10	= 24008,
    IMAGE_SAMPLE_C_L_O_V1_V6_gfx11	= 24009,
    IMAGE_SAMPLE_C_L_O_V1_V6_gfx12	= 24010,
    IMAGE_SAMPLE_C_L_O_V1_V6_nsa_gfx10	= 24011,
    IMAGE_SAMPLE_C_L_O_V1_V6_nsa_gfx11	= 24012,
    IMAGE_SAMPLE_C_L_O_V1_V8	= 24013,
    IMAGE_SAMPLE_C_L_O_V1_V8_gfx10	= 24014,
    IMAGE_SAMPLE_C_L_O_V1_V8_gfx11	= 24015,
    IMAGE_SAMPLE_C_L_O_V2_V3	= 24016,
    IMAGE_SAMPLE_C_L_O_V2_V3_gfx10	= 24017,
    IMAGE_SAMPLE_C_L_O_V2_V3_gfx11	= 24018,
    IMAGE_SAMPLE_C_L_O_V2_V3_gfx12	= 24019,
    IMAGE_SAMPLE_C_L_O_V2_V3_nsa_gfx10	= 24020,
    IMAGE_SAMPLE_C_L_O_V2_V3_nsa_gfx11	= 24021,
    IMAGE_SAMPLE_C_L_O_V2_V4	= 24022,
    IMAGE_SAMPLE_C_L_O_V2_V4_gfx10	= 24023,
    IMAGE_SAMPLE_C_L_O_V2_V4_gfx11	= 24024,
    IMAGE_SAMPLE_C_L_O_V2_V4_gfx12	= 24025,
    IMAGE_SAMPLE_C_L_O_V2_V4_nsa_gfx10	= 24026,
    IMAGE_SAMPLE_C_L_O_V2_V4_nsa_gfx11	= 24027,
    IMAGE_SAMPLE_C_L_O_V2_V5	= 24028,
    IMAGE_SAMPLE_C_L_O_V2_V5_gfx10	= 24029,
    IMAGE_SAMPLE_C_L_O_V2_V5_gfx11	= 24030,
    IMAGE_SAMPLE_C_L_O_V2_V5_gfx12	= 24031,
    IMAGE_SAMPLE_C_L_O_V2_V5_nsa_gfx10	= 24032,
    IMAGE_SAMPLE_C_L_O_V2_V5_nsa_gfx11	= 24033,
    IMAGE_SAMPLE_C_L_O_V2_V6	= 24034,
    IMAGE_SAMPLE_C_L_O_V2_V6_gfx10	= 24035,
    IMAGE_SAMPLE_C_L_O_V2_V6_gfx11	= 24036,
    IMAGE_SAMPLE_C_L_O_V2_V6_gfx12	= 24037,
    IMAGE_SAMPLE_C_L_O_V2_V6_nsa_gfx10	= 24038,
    IMAGE_SAMPLE_C_L_O_V2_V6_nsa_gfx11	= 24039,
    IMAGE_SAMPLE_C_L_O_V2_V8	= 24040,
    IMAGE_SAMPLE_C_L_O_V2_V8_gfx10	= 24041,
    IMAGE_SAMPLE_C_L_O_V2_V8_gfx11	= 24042,
    IMAGE_SAMPLE_C_L_O_V3_V3	= 24043,
    IMAGE_SAMPLE_C_L_O_V3_V3_gfx10	= 24044,
    IMAGE_SAMPLE_C_L_O_V3_V3_gfx11	= 24045,
    IMAGE_SAMPLE_C_L_O_V3_V3_gfx12	= 24046,
    IMAGE_SAMPLE_C_L_O_V3_V3_nsa_gfx10	= 24047,
    IMAGE_SAMPLE_C_L_O_V3_V3_nsa_gfx11	= 24048,
    IMAGE_SAMPLE_C_L_O_V3_V4	= 24049,
    IMAGE_SAMPLE_C_L_O_V3_V4_gfx10	= 24050,
    IMAGE_SAMPLE_C_L_O_V3_V4_gfx11	= 24051,
    IMAGE_SAMPLE_C_L_O_V3_V4_gfx12	= 24052,
    IMAGE_SAMPLE_C_L_O_V3_V4_nsa_gfx10	= 24053,
    IMAGE_SAMPLE_C_L_O_V3_V4_nsa_gfx11	= 24054,
    IMAGE_SAMPLE_C_L_O_V3_V5	= 24055,
    IMAGE_SAMPLE_C_L_O_V3_V5_gfx10	= 24056,
    IMAGE_SAMPLE_C_L_O_V3_V5_gfx11	= 24057,
    IMAGE_SAMPLE_C_L_O_V3_V5_gfx12	= 24058,
    IMAGE_SAMPLE_C_L_O_V3_V5_nsa_gfx10	= 24059,
    IMAGE_SAMPLE_C_L_O_V3_V5_nsa_gfx11	= 24060,
    IMAGE_SAMPLE_C_L_O_V3_V6	= 24061,
    IMAGE_SAMPLE_C_L_O_V3_V6_gfx10	= 24062,
    IMAGE_SAMPLE_C_L_O_V3_V6_gfx11	= 24063,
    IMAGE_SAMPLE_C_L_O_V3_V6_gfx12	= 24064,
    IMAGE_SAMPLE_C_L_O_V3_V6_nsa_gfx10	= 24065,
    IMAGE_SAMPLE_C_L_O_V3_V6_nsa_gfx11	= 24066,
    IMAGE_SAMPLE_C_L_O_V3_V8	= 24067,
    IMAGE_SAMPLE_C_L_O_V3_V8_gfx10	= 24068,
    IMAGE_SAMPLE_C_L_O_V3_V8_gfx11	= 24069,
    IMAGE_SAMPLE_C_L_O_V4_V3	= 24070,
    IMAGE_SAMPLE_C_L_O_V4_V3_gfx10	= 24071,
    IMAGE_SAMPLE_C_L_O_V4_V3_gfx11	= 24072,
    IMAGE_SAMPLE_C_L_O_V4_V3_gfx12	= 24073,
    IMAGE_SAMPLE_C_L_O_V4_V3_nsa_gfx10	= 24074,
    IMAGE_SAMPLE_C_L_O_V4_V3_nsa_gfx11	= 24075,
    IMAGE_SAMPLE_C_L_O_V4_V4	= 24076,
    IMAGE_SAMPLE_C_L_O_V4_V4_gfx10	= 24077,
    IMAGE_SAMPLE_C_L_O_V4_V4_gfx11	= 24078,
    IMAGE_SAMPLE_C_L_O_V4_V4_gfx12	= 24079,
    IMAGE_SAMPLE_C_L_O_V4_V4_nsa_gfx10	= 24080,
    IMAGE_SAMPLE_C_L_O_V4_V4_nsa_gfx11	= 24081,
    IMAGE_SAMPLE_C_L_O_V4_V5	= 24082,
    IMAGE_SAMPLE_C_L_O_V4_V5_gfx10	= 24083,
    IMAGE_SAMPLE_C_L_O_V4_V5_gfx11	= 24084,
    IMAGE_SAMPLE_C_L_O_V4_V5_gfx12	= 24085,
    IMAGE_SAMPLE_C_L_O_V4_V5_nsa_gfx10	= 24086,
    IMAGE_SAMPLE_C_L_O_V4_V5_nsa_gfx11	= 24087,
    IMAGE_SAMPLE_C_L_O_V4_V6	= 24088,
    IMAGE_SAMPLE_C_L_O_V4_V6_gfx10	= 24089,
    IMAGE_SAMPLE_C_L_O_V4_V6_gfx11	= 24090,
    IMAGE_SAMPLE_C_L_O_V4_V6_gfx12	= 24091,
    IMAGE_SAMPLE_C_L_O_V4_V6_nsa_gfx10	= 24092,
    IMAGE_SAMPLE_C_L_O_V4_V6_nsa_gfx11	= 24093,
    IMAGE_SAMPLE_C_L_O_V4_V8	= 24094,
    IMAGE_SAMPLE_C_L_O_V4_V8_gfx10	= 24095,
    IMAGE_SAMPLE_C_L_O_V4_V8_gfx11	= 24096,
    IMAGE_SAMPLE_C_L_O_V5_V3	= 24097,
    IMAGE_SAMPLE_C_L_O_V5_V3_gfx10	= 24098,
    IMAGE_SAMPLE_C_L_O_V5_V3_gfx11	= 24099,
    IMAGE_SAMPLE_C_L_O_V5_V3_gfx12	= 24100,
    IMAGE_SAMPLE_C_L_O_V5_V3_nsa_gfx10	= 24101,
    IMAGE_SAMPLE_C_L_O_V5_V3_nsa_gfx11	= 24102,
    IMAGE_SAMPLE_C_L_O_V5_V4	= 24103,
    IMAGE_SAMPLE_C_L_O_V5_V4_gfx10	= 24104,
    IMAGE_SAMPLE_C_L_O_V5_V4_gfx11	= 24105,
    IMAGE_SAMPLE_C_L_O_V5_V4_gfx12	= 24106,
    IMAGE_SAMPLE_C_L_O_V5_V4_nsa_gfx10	= 24107,
    IMAGE_SAMPLE_C_L_O_V5_V4_nsa_gfx11	= 24108,
    IMAGE_SAMPLE_C_L_O_V5_V5	= 24109,
    IMAGE_SAMPLE_C_L_O_V5_V5_gfx10	= 24110,
    IMAGE_SAMPLE_C_L_O_V5_V5_gfx11	= 24111,
    IMAGE_SAMPLE_C_L_O_V5_V5_gfx12	= 24112,
    IMAGE_SAMPLE_C_L_O_V5_V5_nsa_gfx10	= 24113,
    IMAGE_SAMPLE_C_L_O_V5_V5_nsa_gfx11	= 24114,
    IMAGE_SAMPLE_C_L_O_V5_V6	= 24115,
    IMAGE_SAMPLE_C_L_O_V5_V6_gfx10	= 24116,
    IMAGE_SAMPLE_C_L_O_V5_V6_gfx11	= 24117,
    IMAGE_SAMPLE_C_L_O_V5_V6_gfx12	= 24118,
    IMAGE_SAMPLE_C_L_O_V5_V6_nsa_gfx10	= 24119,
    IMAGE_SAMPLE_C_L_O_V5_V6_nsa_gfx11	= 24120,
    IMAGE_SAMPLE_C_L_O_V5_V8	= 24121,
    IMAGE_SAMPLE_C_L_O_V5_V8_gfx10	= 24122,
    IMAGE_SAMPLE_C_L_O_V5_V8_gfx11	= 24123,
    IMAGE_SAMPLE_C_L_V1_V2	= 24124,
    IMAGE_SAMPLE_C_L_V1_V2_gfx10	= 24125,
    IMAGE_SAMPLE_C_L_V1_V2_gfx11	= 24126,
    IMAGE_SAMPLE_C_L_V1_V2_gfx12	= 24127,
    IMAGE_SAMPLE_C_L_V1_V2_nsa_gfx10	= 24128,
    IMAGE_SAMPLE_C_L_V1_V2_nsa_gfx11	= 24129,
    IMAGE_SAMPLE_C_L_V1_V3	= 24130,
    IMAGE_SAMPLE_C_L_V1_V3_gfx10	= 24131,
    IMAGE_SAMPLE_C_L_V1_V3_gfx11	= 24132,
    IMAGE_SAMPLE_C_L_V1_V3_gfx12	= 24133,
    IMAGE_SAMPLE_C_L_V1_V3_nsa_gfx10	= 24134,
    IMAGE_SAMPLE_C_L_V1_V3_nsa_gfx11	= 24135,
    IMAGE_SAMPLE_C_L_V1_V4	= 24136,
    IMAGE_SAMPLE_C_L_V1_V4_gfx10	= 24137,
    IMAGE_SAMPLE_C_L_V1_V4_gfx11	= 24138,
    IMAGE_SAMPLE_C_L_V1_V4_gfx12	= 24139,
    IMAGE_SAMPLE_C_L_V1_V4_nsa_gfx10	= 24140,
    IMAGE_SAMPLE_C_L_V1_V4_nsa_gfx11	= 24141,
    IMAGE_SAMPLE_C_L_V1_V5	= 24142,
    IMAGE_SAMPLE_C_L_V1_V5_gfx10	= 24143,
    IMAGE_SAMPLE_C_L_V1_V5_gfx11	= 24144,
    IMAGE_SAMPLE_C_L_V1_V5_gfx12	= 24145,
    IMAGE_SAMPLE_C_L_V1_V5_nsa_gfx10	= 24146,
    IMAGE_SAMPLE_C_L_V1_V5_nsa_gfx11	= 24147,
    IMAGE_SAMPLE_C_L_V1_V8	= 24148,
    IMAGE_SAMPLE_C_L_V1_V8_gfx10	= 24149,
    IMAGE_SAMPLE_C_L_V1_V8_gfx11	= 24150,
    IMAGE_SAMPLE_C_L_V2_V2	= 24151,
    IMAGE_SAMPLE_C_L_V2_V2_gfx10	= 24152,
    IMAGE_SAMPLE_C_L_V2_V2_gfx11	= 24153,
    IMAGE_SAMPLE_C_L_V2_V2_gfx12	= 24154,
    IMAGE_SAMPLE_C_L_V2_V2_nsa_gfx10	= 24155,
    IMAGE_SAMPLE_C_L_V2_V2_nsa_gfx11	= 24156,
    IMAGE_SAMPLE_C_L_V2_V3	= 24157,
    IMAGE_SAMPLE_C_L_V2_V3_gfx10	= 24158,
    IMAGE_SAMPLE_C_L_V2_V3_gfx11	= 24159,
    IMAGE_SAMPLE_C_L_V2_V3_gfx12	= 24160,
    IMAGE_SAMPLE_C_L_V2_V3_nsa_gfx10	= 24161,
    IMAGE_SAMPLE_C_L_V2_V3_nsa_gfx11	= 24162,
    IMAGE_SAMPLE_C_L_V2_V4	= 24163,
    IMAGE_SAMPLE_C_L_V2_V4_gfx10	= 24164,
    IMAGE_SAMPLE_C_L_V2_V4_gfx11	= 24165,
    IMAGE_SAMPLE_C_L_V2_V4_gfx12	= 24166,
    IMAGE_SAMPLE_C_L_V2_V4_nsa_gfx10	= 24167,
    IMAGE_SAMPLE_C_L_V2_V4_nsa_gfx11	= 24168,
    IMAGE_SAMPLE_C_L_V2_V5	= 24169,
    IMAGE_SAMPLE_C_L_V2_V5_gfx10	= 24170,
    IMAGE_SAMPLE_C_L_V2_V5_gfx11	= 24171,
    IMAGE_SAMPLE_C_L_V2_V5_gfx12	= 24172,
    IMAGE_SAMPLE_C_L_V2_V5_nsa_gfx10	= 24173,
    IMAGE_SAMPLE_C_L_V2_V5_nsa_gfx11	= 24174,
    IMAGE_SAMPLE_C_L_V2_V8	= 24175,
    IMAGE_SAMPLE_C_L_V2_V8_gfx10	= 24176,
    IMAGE_SAMPLE_C_L_V2_V8_gfx11	= 24177,
    IMAGE_SAMPLE_C_L_V3_V2	= 24178,
    IMAGE_SAMPLE_C_L_V3_V2_gfx10	= 24179,
    IMAGE_SAMPLE_C_L_V3_V2_gfx11	= 24180,
    IMAGE_SAMPLE_C_L_V3_V2_gfx12	= 24181,
    IMAGE_SAMPLE_C_L_V3_V2_nsa_gfx10	= 24182,
    IMAGE_SAMPLE_C_L_V3_V2_nsa_gfx11	= 24183,
    IMAGE_SAMPLE_C_L_V3_V3	= 24184,
    IMAGE_SAMPLE_C_L_V3_V3_gfx10	= 24185,
    IMAGE_SAMPLE_C_L_V3_V3_gfx11	= 24186,
    IMAGE_SAMPLE_C_L_V3_V3_gfx12	= 24187,
    IMAGE_SAMPLE_C_L_V3_V3_nsa_gfx10	= 24188,
    IMAGE_SAMPLE_C_L_V3_V3_nsa_gfx11	= 24189,
    IMAGE_SAMPLE_C_L_V3_V4	= 24190,
    IMAGE_SAMPLE_C_L_V3_V4_gfx10	= 24191,
    IMAGE_SAMPLE_C_L_V3_V4_gfx11	= 24192,
    IMAGE_SAMPLE_C_L_V3_V4_gfx12	= 24193,
    IMAGE_SAMPLE_C_L_V3_V4_nsa_gfx10	= 24194,
    IMAGE_SAMPLE_C_L_V3_V4_nsa_gfx11	= 24195,
    IMAGE_SAMPLE_C_L_V3_V5	= 24196,
    IMAGE_SAMPLE_C_L_V3_V5_gfx10	= 24197,
    IMAGE_SAMPLE_C_L_V3_V5_gfx11	= 24198,
    IMAGE_SAMPLE_C_L_V3_V5_gfx12	= 24199,
    IMAGE_SAMPLE_C_L_V3_V5_nsa_gfx10	= 24200,
    IMAGE_SAMPLE_C_L_V3_V5_nsa_gfx11	= 24201,
    IMAGE_SAMPLE_C_L_V3_V8	= 24202,
    IMAGE_SAMPLE_C_L_V3_V8_gfx10	= 24203,
    IMAGE_SAMPLE_C_L_V3_V8_gfx11	= 24204,
    IMAGE_SAMPLE_C_L_V4_V2	= 24205,
    IMAGE_SAMPLE_C_L_V4_V2_gfx10	= 24206,
    IMAGE_SAMPLE_C_L_V4_V2_gfx11	= 24207,
    IMAGE_SAMPLE_C_L_V4_V2_gfx12	= 24208,
    IMAGE_SAMPLE_C_L_V4_V2_nsa_gfx10	= 24209,
    IMAGE_SAMPLE_C_L_V4_V2_nsa_gfx11	= 24210,
    IMAGE_SAMPLE_C_L_V4_V3	= 24211,
    IMAGE_SAMPLE_C_L_V4_V3_gfx10	= 24212,
    IMAGE_SAMPLE_C_L_V4_V3_gfx11	= 24213,
    IMAGE_SAMPLE_C_L_V4_V3_gfx12	= 24214,
    IMAGE_SAMPLE_C_L_V4_V3_nsa_gfx10	= 24215,
    IMAGE_SAMPLE_C_L_V4_V3_nsa_gfx11	= 24216,
    IMAGE_SAMPLE_C_L_V4_V4	= 24217,
    IMAGE_SAMPLE_C_L_V4_V4_gfx10	= 24218,
    IMAGE_SAMPLE_C_L_V4_V4_gfx11	= 24219,
    IMAGE_SAMPLE_C_L_V4_V4_gfx12	= 24220,
    IMAGE_SAMPLE_C_L_V4_V4_nsa_gfx10	= 24221,
    IMAGE_SAMPLE_C_L_V4_V4_nsa_gfx11	= 24222,
    IMAGE_SAMPLE_C_L_V4_V5	= 24223,
    IMAGE_SAMPLE_C_L_V4_V5_gfx10	= 24224,
    IMAGE_SAMPLE_C_L_V4_V5_gfx11	= 24225,
    IMAGE_SAMPLE_C_L_V4_V5_gfx12	= 24226,
    IMAGE_SAMPLE_C_L_V4_V5_nsa_gfx10	= 24227,
    IMAGE_SAMPLE_C_L_V4_V5_nsa_gfx11	= 24228,
    IMAGE_SAMPLE_C_L_V4_V8	= 24229,
    IMAGE_SAMPLE_C_L_V4_V8_gfx10	= 24230,
    IMAGE_SAMPLE_C_L_V4_V8_gfx11	= 24231,
    IMAGE_SAMPLE_C_L_V5_V2	= 24232,
    IMAGE_SAMPLE_C_L_V5_V2_gfx10	= 24233,
    IMAGE_SAMPLE_C_L_V5_V2_gfx11	= 24234,
    IMAGE_SAMPLE_C_L_V5_V2_gfx12	= 24235,
    IMAGE_SAMPLE_C_L_V5_V2_nsa_gfx10	= 24236,
    IMAGE_SAMPLE_C_L_V5_V2_nsa_gfx11	= 24237,
    IMAGE_SAMPLE_C_L_V5_V3	= 24238,
    IMAGE_SAMPLE_C_L_V5_V3_gfx10	= 24239,
    IMAGE_SAMPLE_C_L_V5_V3_gfx11	= 24240,
    IMAGE_SAMPLE_C_L_V5_V3_gfx12	= 24241,
    IMAGE_SAMPLE_C_L_V5_V3_nsa_gfx10	= 24242,
    IMAGE_SAMPLE_C_L_V5_V3_nsa_gfx11	= 24243,
    IMAGE_SAMPLE_C_L_V5_V4	= 24244,
    IMAGE_SAMPLE_C_L_V5_V4_gfx10	= 24245,
    IMAGE_SAMPLE_C_L_V5_V4_gfx11	= 24246,
    IMAGE_SAMPLE_C_L_V5_V4_gfx12	= 24247,
    IMAGE_SAMPLE_C_L_V5_V4_nsa_gfx10	= 24248,
    IMAGE_SAMPLE_C_L_V5_V4_nsa_gfx11	= 24249,
    IMAGE_SAMPLE_C_L_V5_V5	= 24250,
    IMAGE_SAMPLE_C_L_V5_V5_gfx10	= 24251,
    IMAGE_SAMPLE_C_L_V5_V5_gfx11	= 24252,
    IMAGE_SAMPLE_C_L_V5_V5_gfx12	= 24253,
    IMAGE_SAMPLE_C_L_V5_V5_nsa_gfx10	= 24254,
    IMAGE_SAMPLE_C_L_V5_V5_nsa_gfx11	= 24255,
    IMAGE_SAMPLE_C_L_V5_V8	= 24256,
    IMAGE_SAMPLE_C_L_V5_V8_gfx10	= 24257,
    IMAGE_SAMPLE_C_L_V5_V8_gfx11	= 24258,
    IMAGE_SAMPLE_C_O_V1_V3	= 24259,
    IMAGE_SAMPLE_C_O_V1_V3_gfx10	= 24260,
    IMAGE_SAMPLE_C_O_V1_V3_gfx11	= 24261,
    IMAGE_SAMPLE_C_O_V1_V3_gfx12	= 24262,
    IMAGE_SAMPLE_C_O_V1_V3_nsa_gfx10	= 24263,
    IMAGE_SAMPLE_C_O_V1_V3_nsa_gfx11	= 24264,
    IMAGE_SAMPLE_C_O_V1_V4	= 24265,
    IMAGE_SAMPLE_C_O_V1_V4_gfx10	= 24266,
    IMAGE_SAMPLE_C_O_V1_V4_gfx11	= 24267,
    IMAGE_SAMPLE_C_O_V1_V4_gfx12	= 24268,
    IMAGE_SAMPLE_C_O_V1_V4_nsa_gfx10	= 24269,
    IMAGE_SAMPLE_C_O_V1_V4_nsa_gfx11	= 24270,
    IMAGE_SAMPLE_C_O_V1_V5	= 24271,
    IMAGE_SAMPLE_C_O_V1_V5_gfx10	= 24272,
    IMAGE_SAMPLE_C_O_V1_V5_gfx11	= 24273,
    IMAGE_SAMPLE_C_O_V1_V5_gfx12	= 24274,
    IMAGE_SAMPLE_C_O_V1_V5_nsa_gfx10	= 24275,
    IMAGE_SAMPLE_C_O_V1_V5_nsa_gfx11	= 24276,
    IMAGE_SAMPLE_C_O_V1_V8	= 24277,
    IMAGE_SAMPLE_C_O_V1_V8_gfx10	= 24278,
    IMAGE_SAMPLE_C_O_V1_V8_gfx11	= 24279,
    IMAGE_SAMPLE_C_O_V2_V3	= 24280,
    IMAGE_SAMPLE_C_O_V2_V3_gfx10	= 24281,
    IMAGE_SAMPLE_C_O_V2_V3_gfx11	= 24282,
    IMAGE_SAMPLE_C_O_V2_V3_gfx12	= 24283,
    IMAGE_SAMPLE_C_O_V2_V3_nsa_gfx10	= 24284,
    IMAGE_SAMPLE_C_O_V2_V3_nsa_gfx11	= 24285,
    IMAGE_SAMPLE_C_O_V2_V4	= 24286,
    IMAGE_SAMPLE_C_O_V2_V4_gfx10	= 24287,
    IMAGE_SAMPLE_C_O_V2_V4_gfx11	= 24288,
    IMAGE_SAMPLE_C_O_V2_V4_gfx12	= 24289,
    IMAGE_SAMPLE_C_O_V2_V4_nsa_gfx10	= 24290,
    IMAGE_SAMPLE_C_O_V2_V4_nsa_gfx11	= 24291,
    IMAGE_SAMPLE_C_O_V2_V5	= 24292,
    IMAGE_SAMPLE_C_O_V2_V5_gfx10	= 24293,
    IMAGE_SAMPLE_C_O_V2_V5_gfx11	= 24294,
    IMAGE_SAMPLE_C_O_V2_V5_gfx12	= 24295,
    IMAGE_SAMPLE_C_O_V2_V5_nsa_gfx10	= 24296,
    IMAGE_SAMPLE_C_O_V2_V5_nsa_gfx11	= 24297,
    IMAGE_SAMPLE_C_O_V2_V8	= 24298,
    IMAGE_SAMPLE_C_O_V2_V8_gfx10	= 24299,
    IMAGE_SAMPLE_C_O_V2_V8_gfx11	= 24300,
    IMAGE_SAMPLE_C_O_V3_V3	= 24301,
    IMAGE_SAMPLE_C_O_V3_V3_gfx10	= 24302,
    IMAGE_SAMPLE_C_O_V3_V3_gfx11	= 24303,
    IMAGE_SAMPLE_C_O_V3_V3_gfx12	= 24304,
    IMAGE_SAMPLE_C_O_V3_V3_nsa_gfx10	= 24305,
    IMAGE_SAMPLE_C_O_V3_V3_nsa_gfx11	= 24306,
    IMAGE_SAMPLE_C_O_V3_V4	= 24307,
    IMAGE_SAMPLE_C_O_V3_V4_gfx10	= 24308,
    IMAGE_SAMPLE_C_O_V3_V4_gfx11	= 24309,
    IMAGE_SAMPLE_C_O_V3_V4_gfx12	= 24310,
    IMAGE_SAMPLE_C_O_V3_V4_nsa_gfx10	= 24311,
    IMAGE_SAMPLE_C_O_V3_V4_nsa_gfx11	= 24312,
    IMAGE_SAMPLE_C_O_V3_V5	= 24313,
    IMAGE_SAMPLE_C_O_V3_V5_gfx10	= 24314,
    IMAGE_SAMPLE_C_O_V3_V5_gfx11	= 24315,
    IMAGE_SAMPLE_C_O_V3_V5_gfx12	= 24316,
    IMAGE_SAMPLE_C_O_V3_V5_nsa_gfx10	= 24317,
    IMAGE_SAMPLE_C_O_V3_V5_nsa_gfx11	= 24318,
    IMAGE_SAMPLE_C_O_V3_V8	= 24319,
    IMAGE_SAMPLE_C_O_V3_V8_gfx10	= 24320,
    IMAGE_SAMPLE_C_O_V3_V8_gfx11	= 24321,
    IMAGE_SAMPLE_C_O_V4_V3	= 24322,
    IMAGE_SAMPLE_C_O_V4_V3_gfx10	= 24323,
    IMAGE_SAMPLE_C_O_V4_V3_gfx11	= 24324,
    IMAGE_SAMPLE_C_O_V4_V3_gfx12	= 24325,
    IMAGE_SAMPLE_C_O_V4_V3_nsa_gfx10	= 24326,
    IMAGE_SAMPLE_C_O_V4_V3_nsa_gfx11	= 24327,
    IMAGE_SAMPLE_C_O_V4_V4	= 24328,
    IMAGE_SAMPLE_C_O_V4_V4_gfx10	= 24329,
    IMAGE_SAMPLE_C_O_V4_V4_gfx11	= 24330,
    IMAGE_SAMPLE_C_O_V4_V4_gfx12	= 24331,
    IMAGE_SAMPLE_C_O_V4_V4_nsa_gfx10	= 24332,
    IMAGE_SAMPLE_C_O_V4_V4_nsa_gfx11	= 24333,
    IMAGE_SAMPLE_C_O_V4_V5	= 24334,
    IMAGE_SAMPLE_C_O_V4_V5_gfx10	= 24335,
    IMAGE_SAMPLE_C_O_V4_V5_gfx11	= 24336,
    IMAGE_SAMPLE_C_O_V4_V5_gfx12	= 24337,
    IMAGE_SAMPLE_C_O_V4_V5_nsa_gfx10	= 24338,
    IMAGE_SAMPLE_C_O_V4_V5_nsa_gfx11	= 24339,
    IMAGE_SAMPLE_C_O_V4_V8	= 24340,
    IMAGE_SAMPLE_C_O_V4_V8_gfx10	= 24341,
    IMAGE_SAMPLE_C_O_V4_V8_gfx11	= 24342,
    IMAGE_SAMPLE_C_O_V5_V3	= 24343,
    IMAGE_SAMPLE_C_O_V5_V3_gfx10	= 24344,
    IMAGE_SAMPLE_C_O_V5_V3_gfx11	= 24345,
    IMAGE_SAMPLE_C_O_V5_V3_gfx12	= 24346,
    IMAGE_SAMPLE_C_O_V5_V3_nsa_gfx10	= 24347,
    IMAGE_SAMPLE_C_O_V5_V3_nsa_gfx11	= 24348,
    IMAGE_SAMPLE_C_O_V5_V4	= 24349,
    IMAGE_SAMPLE_C_O_V5_V4_gfx10	= 24350,
    IMAGE_SAMPLE_C_O_V5_V4_gfx11	= 24351,
    IMAGE_SAMPLE_C_O_V5_V4_gfx12	= 24352,
    IMAGE_SAMPLE_C_O_V5_V4_nsa_gfx10	= 24353,
    IMAGE_SAMPLE_C_O_V5_V4_nsa_gfx11	= 24354,
    IMAGE_SAMPLE_C_O_V5_V5	= 24355,
    IMAGE_SAMPLE_C_O_V5_V5_gfx10	= 24356,
    IMAGE_SAMPLE_C_O_V5_V5_gfx11	= 24357,
    IMAGE_SAMPLE_C_O_V5_V5_gfx12	= 24358,
    IMAGE_SAMPLE_C_O_V5_V5_nsa_gfx10	= 24359,
    IMAGE_SAMPLE_C_O_V5_V5_nsa_gfx11	= 24360,
    IMAGE_SAMPLE_C_O_V5_V8	= 24361,
    IMAGE_SAMPLE_C_O_V5_V8_gfx10	= 24362,
    IMAGE_SAMPLE_C_O_V5_V8_gfx11	= 24363,
    IMAGE_SAMPLE_C_V1_V2	= 24364,
    IMAGE_SAMPLE_C_V1_V2_gfx10	= 24365,
    IMAGE_SAMPLE_C_V1_V2_gfx11	= 24366,
    IMAGE_SAMPLE_C_V1_V2_gfx12	= 24367,
    IMAGE_SAMPLE_C_V1_V2_nsa_gfx10	= 24368,
    IMAGE_SAMPLE_C_V1_V2_nsa_gfx11	= 24369,
    IMAGE_SAMPLE_C_V1_V3	= 24370,
    IMAGE_SAMPLE_C_V1_V3_gfx10	= 24371,
    IMAGE_SAMPLE_C_V1_V3_gfx11	= 24372,
    IMAGE_SAMPLE_C_V1_V3_gfx12	= 24373,
    IMAGE_SAMPLE_C_V1_V3_nsa_gfx10	= 24374,
    IMAGE_SAMPLE_C_V1_V3_nsa_gfx11	= 24375,
    IMAGE_SAMPLE_C_V1_V4	= 24376,
    IMAGE_SAMPLE_C_V1_V4_gfx10	= 24377,
    IMAGE_SAMPLE_C_V1_V4_gfx11	= 24378,
    IMAGE_SAMPLE_C_V1_V4_gfx12	= 24379,
    IMAGE_SAMPLE_C_V1_V4_nsa_gfx10	= 24380,
    IMAGE_SAMPLE_C_V1_V4_nsa_gfx11	= 24381,
    IMAGE_SAMPLE_C_V2_V2	= 24382,
    IMAGE_SAMPLE_C_V2_V2_gfx10	= 24383,
    IMAGE_SAMPLE_C_V2_V2_gfx11	= 24384,
    IMAGE_SAMPLE_C_V2_V2_gfx12	= 24385,
    IMAGE_SAMPLE_C_V2_V2_nsa_gfx10	= 24386,
    IMAGE_SAMPLE_C_V2_V2_nsa_gfx11	= 24387,
    IMAGE_SAMPLE_C_V2_V3	= 24388,
    IMAGE_SAMPLE_C_V2_V3_gfx10	= 24389,
    IMAGE_SAMPLE_C_V2_V3_gfx11	= 24390,
    IMAGE_SAMPLE_C_V2_V3_gfx12	= 24391,
    IMAGE_SAMPLE_C_V2_V3_nsa_gfx10	= 24392,
    IMAGE_SAMPLE_C_V2_V3_nsa_gfx11	= 24393,
    IMAGE_SAMPLE_C_V2_V4	= 24394,
    IMAGE_SAMPLE_C_V2_V4_gfx10	= 24395,
    IMAGE_SAMPLE_C_V2_V4_gfx11	= 24396,
    IMAGE_SAMPLE_C_V2_V4_gfx12	= 24397,
    IMAGE_SAMPLE_C_V2_V4_nsa_gfx10	= 24398,
    IMAGE_SAMPLE_C_V2_V4_nsa_gfx11	= 24399,
    IMAGE_SAMPLE_C_V3_V2	= 24400,
    IMAGE_SAMPLE_C_V3_V2_gfx10	= 24401,
    IMAGE_SAMPLE_C_V3_V2_gfx11	= 24402,
    IMAGE_SAMPLE_C_V3_V2_gfx12	= 24403,
    IMAGE_SAMPLE_C_V3_V2_nsa_gfx10	= 24404,
    IMAGE_SAMPLE_C_V3_V2_nsa_gfx11	= 24405,
    IMAGE_SAMPLE_C_V3_V3	= 24406,
    IMAGE_SAMPLE_C_V3_V3_gfx10	= 24407,
    IMAGE_SAMPLE_C_V3_V3_gfx11	= 24408,
    IMAGE_SAMPLE_C_V3_V3_gfx12	= 24409,
    IMAGE_SAMPLE_C_V3_V3_nsa_gfx10	= 24410,
    IMAGE_SAMPLE_C_V3_V3_nsa_gfx11	= 24411,
    IMAGE_SAMPLE_C_V3_V4	= 24412,
    IMAGE_SAMPLE_C_V3_V4_gfx10	= 24413,
    IMAGE_SAMPLE_C_V3_V4_gfx11	= 24414,
    IMAGE_SAMPLE_C_V3_V4_gfx12	= 24415,
    IMAGE_SAMPLE_C_V3_V4_nsa_gfx10	= 24416,
    IMAGE_SAMPLE_C_V3_V4_nsa_gfx11	= 24417,
    IMAGE_SAMPLE_C_V4_V2	= 24418,
    IMAGE_SAMPLE_C_V4_V2_gfx10	= 24419,
    IMAGE_SAMPLE_C_V4_V2_gfx11	= 24420,
    IMAGE_SAMPLE_C_V4_V2_gfx12	= 24421,
    IMAGE_SAMPLE_C_V4_V2_nsa_gfx10	= 24422,
    IMAGE_SAMPLE_C_V4_V2_nsa_gfx11	= 24423,
    IMAGE_SAMPLE_C_V4_V3	= 24424,
    IMAGE_SAMPLE_C_V4_V3_gfx10	= 24425,
    IMAGE_SAMPLE_C_V4_V3_gfx11	= 24426,
    IMAGE_SAMPLE_C_V4_V3_gfx12	= 24427,
    IMAGE_SAMPLE_C_V4_V3_nsa_gfx10	= 24428,
    IMAGE_SAMPLE_C_V4_V3_nsa_gfx11	= 24429,
    IMAGE_SAMPLE_C_V4_V4	= 24430,
    IMAGE_SAMPLE_C_V4_V4_gfx10	= 24431,
    IMAGE_SAMPLE_C_V4_V4_gfx11	= 24432,
    IMAGE_SAMPLE_C_V4_V4_gfx12	= 24433,
    IMAGE_SAMPLE_C_V4_V4_nsa_gfx10	= 24434,
    IMAGE_SAMPLE_C_V4_V4_nsa_gfx11	= 24435,
    IMAGE_SAMPLE_C_V5_V2	= 24436,
    IMAGE_SAMPLE_C_V5_V2_gfx10	= 24437,
    IMAGE_SAMPLE_C_V5_V2_gfx11	= 24438,
    IMAGE_SAMPLE_C_V5_V2_gfx12	= 24439,
    IMAGE_SAMPLE_C_V5_V2_nsa_gfx10	= 24440,
    IMAGE_SAMPLE_C_V5_V2_nsa_gfx11	= 24441,
    IMAGE_SAMPLE_C_V5_V3	= 24442,
    IMAGE_SAMPLE_C_V5_V3_gfx10	= 24443,
    IMAGE_SAMPLE_C_V5_V3_gfx11	= 24444,
    IMAGE_SAMPLE_C_V5_V3_gfx12	= 24445,
    IMAGE_SAMPLE_C_V5_V3_nsa_gfx10	= 24446,
    IMAGE_SAMPLE_C_V5_V3_nsa_gfx11	= 24447,
    IMAGE_SAMPLE_C_V5_V4	= 24448,
    IMAGE_SAMPLE_C_V5_V4_gfx10	= 24449,
    IMAGE_SAMPLE_C_V5_V4_gfx11	= 24450,
    IMAGE_SAMPLE_C_V5_V4_gfx12	= 24451,
    IMAGE_SAMPLE_C_V5_V4_nsa_gfx10	= 24452,
    IMAGE_SAMPLE_C_V5_V4_nsa_gfx11	= 24453,
    IMAGE_SAMPLE_D_CL_G16_V1_V2	= 24454,
    IMAGE_SAMPLE_D_CL_G16_V1_V2_gfx10	= 24455,
    IMAGE_SAMPLE_D_CL_G16_V1_V2_gfx11	= 24456,
    IMAGE_SAMPLE_D_CL_G16_V1_V2_gfx12	= 24457,
    IMAGE_SAMPLE_D_CL_G16_V1_V2_nsa_gfx10	= 24458,
    IMAGE_SAMPLE_D_CL_G16_V1_V2_nsa_gfx11	= 24459,
    IMAGE_SAMPLE_D_CL_G16_V1_V3	= 24460,
    IMAGE_SAMPLE_D_CL_G16_V1_V3_gfx10	= 24461,
    IMAGE_SAMPLE_D_CL_G16_V1_V3_gfx11	= 24462,
    IMAGE_SAMPLE_D_CL_G16_V1_V3_gfx12	= 24463,
    IMAGE_SAMPLE_D_CL_G16_V1_V3_nsa_gfx10	= 24464,
    IMAGE_SAMPLE_D_CL_G16_V1_V3_nsa_gfx11	= 24465,
    IMAGE_SAMPLE_D_CL_G16_V1_V4	= 24466,
    IMAGE_SAMPLE_D_CL_G16_V1_V4_gfx10	= 24467,
    IMAGE_SAMPLE_D_CL_G16_V1_V4_gfx11	= 24468,
    IMAGE_SAMPLE_D_CL_G16_V1_V4_gfx12	= 24469,
    IMAGE_SAMPLE_D_CL_G16_V1_V4_nsa_gfx10	= 24470,
    IMAGE_SAMPLE_D_CL_G16_V1_V4_nsa_gfx11	= 24471,
    IMAGE_SAMPLE_D_CL_G16_V1_V5	= 24472,
    IMAGE_SAMPLE_D_CL_G16_V1_V5_gfx10	= 24473,
    IMAGE_SAMPLE_D_CL_G16_V1_V5_gfx11	= 24474,
    IMAGE_SAMPLE_D_CL_G16_V1_V5_gfx12	= 24475,
    IMAGE_SAMPLE_D_CL_G16_V1_V5_nsa_gfx10	= 24476,
    IMAGE_SAMPLE_D_CL_G16_V1_V5_nsa_gfx11	= 24477,
    IMAGE_SAMPLE_D_CL_G16_V1_V6	= 24478,
    IMAGE_SAMPLE_D_CL_G16_V1_V6_gfx10	= 24479,
    IMAGE_SAMPLE_D_CL_G16_V1_V6_gfx11	= 24480,
    IMAGE_SAMPLE_D_CL_G16_V1_V6_gfx12	= 24481,
    IMAGE_SAMPLE_D_CL_G16_V1_V6_nsa_gfx10	= 24482,
    IMAGE_SAMPLE_D_CL_G16_V1_V6_nsa_gfx11	= 24483,
    IMAGE_SAMPLE_D_CL_G16_V1_V7	= 24484,
    IMAGE_SAMPLE_D_CL_G16_V1_V7_gfx10	= 24485,
    IMAGE_SAMPLE_D_CL_G16_V1_V7_gfx11	= 24486,
    IMAGE_SAMPLE_D_CL_G16_V1_V7_gfx12	= 24487,
    IMAGE_SAMPLE_D_CL_G16_V1_V7_nsa_gfx10	= 24488,
    IMAGE_SAMPLE_D_CL_G16_V1_V7_nsa_gfx11	= 24489,
    IMAGE_SAMPLE_D_CL_G16_V1_V8	= 24490,
    IMAGE_SAMPLE_D_CL_G16_V1_V8_gfx10	= 24491,
    IMAGE_SAMPLE_D_CL_G16_V1_V8_gfx11	= 24492,
    IMAGE_SAMPLE_D_CL_G16_V1_V8_gfx12	= 24493,
    IMAGE_SAMPLE_D_CL_G16_V1_V8_nsa_gfx10	= 24494,
    IMAGE_SAMPLE_D_CL_G16_V1_V8_nsa_gfx11	= 24495,
    IMAGE_SAMPLE_D_CL_G16_V2_V2	= 24496,
    IMAGE_SAMPLE_D_CL_G16_V2_V2_gfx10	= 24497,
    IMAGE_SAMPLE_D_CL_G16_V2_V2_gfx11	= 24498,
    IMAGE_SAMPLE_D_CL_G16_V2_V2_gfx12	= 24499,
    IMAGE_SAMPLE_D_CL_G16_V2_V2_nsa_gfx10	= 24500,
    IMAGE_SAMPLE_D_CL_G16_V2_V2_nsa_gfx11	= 24501,
    IMAGE_SAMPLE_D_CL_G16_V2_V3	= 24502,
    IMAGE_SAMPLE_D_CL_G16_V2_V3_gfx10	= 24503,
    IMAGE_SAMPLE_D_CL_G16_V2_V3_gfx11	= 24504,
    IMAGE_SAMPLE_D_CL_G16_V2_V3_gfx12	= 24505,
    IMAGE_SAMPLE_D_CL_G16_V2_V3_nsa_gfx10	= 24506,
    IMAGE_SAMPLE_D_CL_G16_V2_V3_nsa_gfx11	= 24507,
    IMAGE_SAMPLE_D_CL_G16_V2_V4	= 24508,
    IMAGE_SAMPLE_D_CL_G16_V2_V4_gfx10	= 24509,
    IMAGE_SAMPLE_D_CL_G16_V2_V4_gfx11	= 24510,
    IMAGE_SAMPLE_D_CL_G16_V2_V4_gfx12	= 24511,
    IMAGE_SAMPLE_D_CL_G16_V2_V4_nsa_gfx10	= 24512,
    IMAGE_SAMPLE_D_CL_G16_V2_V4_nsa_gfx11	= 24513,
    IMAGE_SAMPLE_D_CL_G16_V2_V5	= 24514,
    IMAGE_SAMPLE_D_CL_G16_V2_V5_gfx10	= 24515,
    IMAGE_SAMPLE_D_CL_G16_V2_V5_gfx11	= 24516,
    IMAGE_SAMPLE_D_CL_G16_V2_V5_gfx12	= 24517,
    IMAGE_SAMPLE_D_CL_G16_V2_V5_nsa_gfx10	= 24518,
    IMAGE_SAMPLE_D_CL_G16_V2_V5_nsa_gfx11	= 24519,
    IMAGE_SAMPLE_D_CL_G16_V2_V6	= 24520,
    IMAGE_SAMPLE_D_CL_G16_V2_V6_gfx10	= 24521,
    IMAGE_SAMPLE_D_CL_G16_V2_V6_gfx11	= 24522,
    IMAGE_SAMPLE_D_CL_G16_V2_V6_gfx12	= 24523,
    IMAGE_SAMPLE_D_CL_G16_V2_V6_nsa_gfx10	= 24524,
    IMAGE_SAMPLE_D_CL_G16_V2_V6_nsa_gfx11	= 24525,
    IMAGE_SAMPLE_D_CL_G16_V2_V7	= 24526,
    IMAGE_SAMPLE_D_CL_G16_V2_V7_gfx10	= 24527,
    IMAGE_SAMPLE_D_CL_G16_V2_V7_gfx11	= 24528,
    IMAGE_SAMPLE_D_CL_G16_V2_V7_gfx12	= 24529,
    IMAGE_SAMPLE_D_CL_G16_V2_V7_nsa_gfx10	= 24530,
    IMAGE_SAMPLE_D_CL_G16_V2_V7_nsa_gfx11	= 24531,
    IMAGE_SAMPLE_D_CL_G16_V2_V8	= 24532,
    IMAGE_SAMPLE_D_CL_G16_V2_V8_gfx10	= 24533,
    IMAGE_SAMPLE_D_CL_G16_V2_V8_gfx11	= 24534,
    IMAGE_SAMPLE_D_CL_G16_V2_V8_gfx12	= 24535,
    IMAGE_SAMPLE_D_CL_G16_V2_V8_nsa_gfx10	= 24536,
    IMAGE_SAMPLE_D_CL_G16_V2_V8_nsa_gfx11	= 24537,
    IMAGE_SAMPLE_D_CL_G16_V3_V2	= 24538,
    IMAGE_SAMPLE_D_CL_G16_V3_V2_gfx10	= 24539,
    IMAGE_SAMPLE_D_CL_G16_V3_V2_gfx11	= 24540,
    IMAGE_SAMPLE_D_CL_G16_V3_V2_gfx12	= 24541,
    IMAGE_SAMPLE_D_CL_G16_V3_V2_nsa_gfx10	= 24542,
    IMAGE_SAMPLE_D_CL_G16_V3_V2_nsa_gfx11	= 24543,
    IMAGE_SAMPLE_D_CL_G16_V3_V3	= 24544,
    IMAGE_SAMPLE_D_CL_G16_V3_V3_gfx10	= 24545,
    IMAGE_SAMPLE_D_CL_G16_V3_V3_gfx11	= 24546,
    IMAGE_SAMPLE_D_CL_G16_V3_V3_gfx12	= 24547,
    IMAGE_SAMPLE_D_CL_G16_V3_V3_nsa_gfx10	= 24548,
    IMAGE_SAMPLE_D_CL_G16_V3_V3_nsa_gfx11	= 24549,
    IMAGE_SAMPLE_D_CL_G16_V3_V4	= 24550,
    IMAGE_SAMPLE_D_CL_G16_V3_V4_gfx10	= 24551,
    IMAGE_SAMPLE_D_CL_G16_V3_V4_gfx11	= 24552,
    IMAGE_SAMPLE_D_CL_G16_V3_V4_gfx12	= 24553,
    IMAGE_SAMPLE_D_CL_G16_V3_V4_nsa_gfx10	= 24554,
    IMAGE_SAMPLE_D_CL_G16_V3_V4_nsa_gfx11	= 24555,
    IMAGE_SAMPLE_D_CL_G16_V3_V5	= 24556,
    IMAGE_SAMPLE_D_CL_G16_V3_V5_gfx10	= 24557,
    IMAGE_SAMPLE_D_CL_G16_V3_V5_gfx11	= 24558,
    IMAGE_SAMPLE_D_CL_G16_V3_V5_gfx12	= 24559,
    IMAGE_SAMPLE_D_CL_G16_V3_V5_nsa_gfx10	= 24560,
    IMAGE_SAMPLE_D_CL_G16_V3_V5_nsa_gfx11	= 24561,
    IMAGE_SAMPLE_D_CL_G16_V3_V6	= 24562,
    IMAGE_SAMPLE_D_CL_G16_V3_V6_gfx10	= 24563,
    IMAGE_SAMPLE_D_CL_G16_V3_V6_gfx11	= 24564,
    IMAGE_SAMPLE_D_CL_G16_V3_V6_gfx12	= 24565,
    IMAGE_SAMPLE_D_CL_G16_V3_V6_nsa_gfx10	= 24566,
    IMAGE_SAMPLE_D_CL_G16_V3_V6_nsa_gfx11	= 24567,
    IMAGE_SAMPLE_D_CL_G16_V3_V7	= 24568,
    IMAGE_SAMPLE_D_CL_G16_V3_V7_gfx10	= 24569,
    IMAGE_SAMPLE_D_CL_G16_V3_V7_gfx11	= 24570,
    IMAGE_SAMPLE_D_CL_G16_V3_V7_gfx12	= 24571,
    IMAGE_SAMPLE_D_CL_G16_V3_V7_nsa_gfx10	= 24572,
    IMAGE_SAMPLE_D_CL_G16_V3_V7_nsa_gfx11	= 24573,
    IMAGE_SAMPLE_D_CL_G16_V3_V8	= 24574,
    IMAGE_SAMPLE_D_CL_G16_V3_V8_gfx10	= 24575,
    IMAGE_SAMPLE_D_CL_G16_V3_V8_gfx11	= 24576,
    IMAGE_SAMPLE_D_CL_G16_V3_V8_gfx12	= 24577,
    IMAGE_SAMPLE_D_CL_G16_V3_V8_nsa_gfx10	= 24578,
    IMAGE_SAMPLE_D_CL_G16_V3_V8_nsa_gfx11	= 24579,
    IMAGE_SAMPLE_D_CL_G16_V4_V2	= 24580,
    IMAGE_SAMPLE_D_CL_G16_V4_V2_gfx10	= 24581,
    IMAGE_SAMPLE_D_CL_G16_V4_V2_gfx11	= 24582,
    IMAGE_SAMPLE_D_CL_G16_V4_V2_gfx12	= 24583,
    IMAGE_SAMPLE_D_CL_G16_V4_V2_nsa_gfx10	= 24584,
    IMAGE_SAMPLE_D_CL_G16_V4_V2_nsa_gfx11	= 24585,
    IMAGE_SAMPLE_D_CL_G16_V4_V3	= 24586,
    IMAGE_SAMPLE_D_CL_G16_V4_V3_gfx10	= 24587,
    IMAGE_SAMPLE_D_CL_G16_V4_V3_gfx11	= 24588,
    IMAGE_SAMPLE_D_CL_G16_V4_V3_gfx12	= 24589,
    IMAGE_SAMPLE_D_CL_G16_V4_V3_nsa_gfx10	= 24590,
    IMAGE_SAMPLE_D_CL_G16_V4_V3_nsa_gfx11	= 24591,
    IMAGE_SAMPLE_D_CL_G16_V4_V4	= 24592,
    IMAGE_SAMPLE_D_CL_G16_V4_V4_gfx10	= 24593,
    IMAGE_SAMPLE_D_CL_G16_V4_V4_gfx11	= 24594,
    IMAGE_SAMPLE_D_CL_G16_V4_V4_gfx12	= 24595,
    IMAGE_SAMPLE_D_CL_G16_V4_V4_nsa_gfx10	= 24596,
    IMAGE_SAMPLE_D_CL_G16_V4_V4_nsa_gfx11	= 24597,
    IMAGE_SAMPLE_D_CL_G16_V4_V5	= 24598,
    IMAGE_SAMPLE_D_CL_G16_V4_V5_gfx10	= 24599,
    IMAGE_SAMPLE_D_CL_G16_V4_V5_gfx11	= 24600,
    IMAGE_SAMPLE_D_CL_G16_V4_V5_gfx12	= 24601,
    IMAGE_SAMPLE_D_CL_G16_V4_V5_nsa_gfx10	= 24602,
    IMAGE_SAMPLE_D_CL_G16_V4_V5_nsa_gfx11	= 24603,
    IMAGE_SAMPLE_D_CL_G16_V4_V6	= 24604,
    IMAGE_SAMPLE_D_CL_G16_V4_V6_gfx10	= 24605,
    IMAGE_SAMPLE_D_CL_G16_V4_V6_gfx11	= 24606,
    IMAGE_SAMPLE_D_CL_G16_V4_V6_gfx12	= 24607,
    IMAGE_SAMPLE_D_CL_G16_V4_V6_nsa_gfx10	= 24608,
    IMAGE_SAMPLE_D_CL_G16_V4_V6_nsa_gfx11	= 24609,
    IMAGE_SAMPLE_D_CL_G16_V4_V7	= 24610,
    IMAGE_SAMPLE_D_CL_G16_V4_V7_gfx10	= 24611,
    IMAGE_SAMPLE_D_CL_G16_V4_V7_gfx11	= 24612,
    IMAGE_SAMPLE_D_CL_G16_V4_V7_gfx12	= 24613,
    IMAGE_SAMPLE_D_CL_G16_V4_V7_nsa_gfx10	= 24614,
    IMAGE_SAMPLE_D_CL_G16_V4_V7_nsa_gfx11	= 24615,
    IMAGE_SAMPLE_D_CL_G16_V4_V8	= 24616,
    IMAGE_SAMPLE_D_CL_G16_V4_V8_gfx10	= 24617,
    IMAGE_SAMPLE_D_CL_G16_V4_V8_gfx11	= 24618,
    IMAGE_SAMPLE_D_CL_G16_V4_V8_gfx12	= 24619,
    IMAGE_SAMPLE_D_CL_G16_V4_V8_nsa_gfx10	= 24620,
    IMAGE_SAMPLE_D_CL_G16_V4_V8_nsa_gfx11	= 24621,
    IMAGE_SAMPLE_D_CL_G16_V5_V2	= 24622,
    IMAGE_SAMPLE_D_CL_G16_V5_V2_gfx10	= 24623,
    IMAGE_SAMPLE_D_CL_G16_V5_V2_gfx11	= 24624,
    IMAGE_SAMPLE_D_CL_G16_V5_V2_gfx12	= 24625,
    IMAGE_SAMPLE_D_CL_G16_V5_V2_nsa_gfx10	= 24626,
    IMAGE_SAMPLE_D_CL_G16_V5_V2_nsa_gfx11	= 24627,
    IMAGE_SAMPLE_D_CL_G16_V5_V3	= 24628,
    IMAGE_SAMPLE_D_CL_G16_V5_V3_gfx10	= 24629,
    IMAGE_SAMPLE_D_CL_G16_V5_V3_gfx11	= 24630,
    IMAGE_SAMPLE_D_CL_G16_V5_V3_gfx12	= 24631,
    IMAGE_SAMPLE_D_CL_G16_V5_V3_nsa_gfx10	= 24632,
    IMAGE_SAMPLE_D_CL_G16_V5_V3_nsa_gfx11	= 24633,
    IMAGE_SAMPLE_D_CL_G16_V5_V4	= 24634,
    IMAGE_SAMPLE_D_CL_G16_V5_V4_gfx10	= 24635,
    IMAGE_SAMPLE_D_CL_G16_V5_V4_gfx11	= 24636,
    IMAGE_SAMPLE_D_CL_G16_V5_V4_gfx12	= 24637,
    IMAGE_SAMPLE_D_CL_G16_V5_V4_nsa_gfx10	= 24638,
    IMAGE_SAMPLE_D_CL_G16_V5_V4_nsa_gfx11	= 24639,
    IMAGE_SAMPLE_D_CL_G16_V5_V5	= 24640,
    IMAGE_SAMPLE_D_CL_G16_V5_V5_gfx10	= 24641,
    IMAGE_SAMPLE_D_CL_G16_V5_V5_gfx11	= 24642,
    IMAGE_SAMPLE_D_CL_G16_V5_V5_gfx12	= 24643,
    IMAGE_SAMPLE_D_CL_G16_V5_V5_nsa_gfx10	= 24644,
    IMAGE_SAMPLE_D_CL_G16_V5_V5_nsa_gfx11	= 24645,
    IMAGE_SAMPLE_D_CL_G16_V5_V6	= 24646,
    IMAGE_SAMPLE_D_CL_G16_V5_V6_gfx10	= 24647,
    IMAGE_SAMPLE_D_CL_G16_V5_V6_gfx11	= 24648,
    IMAGE_SAMPLE_D_CL_G16_V5_V6_gfx12	= 24649,
    IMAGE_SAMPLE_D_CL_G16_V5_V6_nsa_gfx10	= 24650,
    IMAGE_SAMPLE_D_CL_G16_V5_V6_nsa_gfx11	= 24651,
    IMAGE_SAMPLE_D_CL_G16_V5_V7	= 24652,
    IMAGE_SAMPLE_D_CL_G16_V5_V7_gfx10	= 24653,
    IMAGE_SAMPLE_D_CL_G16_V5_V7_gfx11	= 24654,
    IMAGE_SAMPLE_D_CL_G16_V5_V7_gfx12	= 24655,
    IMAGE_SAMPLE_D_CL_G16_V5_V7_nsa_gfx10	= 24656,
    IMAGE_SAMPLE_D_CL_G16_V5_V7_nsa_gfx11	= 24657,
    IMAGE_SAMPLE_D_CL_G16_V5_V8	= 24658,
    IMAGE_SAMPLE_D_CL_G16_V5_V8_gfx10	= 24659,
    IMAGE_SAMPLE_D_CL_G16_V5_V8_gfx11	= 24660,
    IMAGE_SAMPLE_D_CL_G16_V5_V8_gfx12	= 24661,
    IMAGE_SAMPLE_D_CL_G16_V5_V8_nsa_gfx10	= 24662,
    IMAGE_SAMPLE_D_CL_G16_V5_V8_nsa_gfx11	= 24663,
    IMAGE_SAMPLE_D_CL_O_G16_V1_V3	= 24664,
    IMAGE_SAMPLE_D_CL_O_G16_V1_V3_gfx10	= 24665,
    IMAGE_SAMPLE_D_CL_O_G16_V1_V3_gfx11	= 24666,
    IMAGE_SAMPLE_D_CL_O_G16_V1_V3_gfx12	= 24667,
    IMAGE_SAMPLE_D_CL_O_G16_V1_V3_nsa_gfx10	= 24668,
    IMAGE_SAMPLE_D_CL_O_G16_V1_V3_nsa_gfx11	= 24669,
    IMAGE_SAMPLE_D_CL_O_G16_V1_V4	= 24670,
    IMAGE_SAMPLE_D_CL_O_G16_V1_V4_gfx10	= 24671,
    IMAGE_SAMPLE_D_CL_O_G16_V1_V4_gfx11	= 24672,
    IMAGE_SAMPLE_D_CL_O_G16_V1_V4_gfx12	= 24673,
    IMAGE_SAMPLE_D_CL_O_G16_V1_V4_nsa_gfx10	= 24674,
    IMAGE_SAMPLE_D_CL_O_G16_V1_V4_nsa_gfx11	= 24675,
    IMAGE_SAMPLE_D_CL_O_G16_V1_V5	= 24676,
    IMAGE_SAMPLE_D_CL_O_G16_V1_V5_gfx10	= 24677,
    IMAGE_SAMPLE_D_CL_O_G16_V1_V5_gfx11	= 24678,
    IMAGE_SAMPLE_D_CL_O_G16_V1_V5_gfx12	= 24679,
    IMAGE_SAMPLE_D_CL_O_G16_V1_V5_nsa_gfx10	= 24680,
    IMAGE_SAMPLE_D_CL_O_G16_V1_V5_nsa_gfx11	= 24681,
    IMAGE_SAMPLE_D_CL_O_G16_V1_V6	= 24682,
    IMAGE_SAMPLE_D_CL_O_G16_V1_V6_gfx10	= 24683,
    IMAGE_SAMPLE_D_CL_O_G16_V1_V6_gfx11	= 24684,
    IMAGE_SAMPLE_D_CL_O_G16_V1_V6_gfx12	= 24685,
    IMAGE_SAMPLE_D_CL_O_G16_V1_V6_nsa_gfx10	= 24686,
    IMAGE_SAMPLE_D_CL_O_G16_V1_V6_nsa_gfx11	= 24687,
    IMAGE_SAMPLE_D_CL_O_G16_V1_V7	= 24688,
    IMAGE_SAMPLE_D_CL_O_G16_V1_V7_gfx10	= 24689,
    IMAGE_SAMPLE_D_CL_O_G16_V1_V7_gfx11	= 24690,
    IMAGE_SAMPLE_D_CL_O_G16_V1_V7_gfx12	= 24691,
    IMAGE_SAMPLE_D_CL_O_G16_V1_V7_nsa_gfx10	= 24692,
    IMAGE_SAMPLE_D_CL_O_G16_V1_V7_nsa_gfx11	= 24693,
    IMAGE_SAMPLE_D_CL_O_G16_V1_V8	= 24694,
    IMAGE_SAMPLE_D_CL_O_G16_V1_V8_gfx10	= 24695,
    IMAGE_SAMPLE_D_CL_O_G16_V1_V8_gfx11	= 24696,
    IMAGE_SAMPLE_D_CL_O_G16_V1_V8_gfx12	= 24697,
    IMAGE_SAMPLE_D_CL_O_G16_V1_V8_nsa_gfx10	= 24698,
    IMAGE_SAMPLE_D_CL_O_G16_V1_V8_nsa_gfx11	= 24699,
    IMAGE_SAMPLE_D_CL_O_G16_V1_V9	= 24700,
    IMAGE_SAMPLE_D_CL_O_G16_V1_V9_gfx10	= 24701,
    IMAGE_SAMPLE_D_CL_O_G16_V1_V9_gfx11	= 24702,
    IMAGE_SAMPLE_D_CL_O_G16_V1_V9_gfx12	= 24703,
    IMAGE_SAMPLE_D_CL_O_G16_V1_V9_nsa_gfx10	= 24704,
    IMAGE_SAMPLE_D_CL_O_G16_V1_V9_nsa_gfx11	= 24705,
    IMAGE_SAMPLE_D_CL_O_G16_V2_V3	= 24706,
    IMAGE_SAMPLE_D_CL_O_G16_V2_V3_gfx10	= 24707,
    IMAGE_SAMPLE_D_CL_O_G16_V2_V3_gfx11	= 24708,
    IMAGE_SAMPLE_D_CL_O_G16_V2_V3_gfx12	= 24709,
    IMAGE_SAMPLE_D_CL_O_G16_V2_V3_nsa_gfx10	= 24710,
    IMAGE_SAMPLE_D_CL_O_G16_V2_V3_nsa_gfx11	= 24711,
    IMAGE_SAMPLE_D_CL_O_G16_V2_V4	= 24712,
    IMAGE_SAMPLE_D_CL_O_G16_V2_V4_gfx10	= 24713,
    IMAGE_SAMPLE_D_CL_O_G16_V2_V4_gfx11	= 24714,
    IMAGE_SAMPLE_D_CL_O_G16_V2_V4_gfx12	= 24715,
    IMAGE_SAMPLE_D_CL_O_G16_V2_V4_nsa_gfx10	= 24716,
    IMAGE_SAMPLE_D_CL_O_G16_V2_V4_nsa_gfx11	= 24717,
    IMAGE_SAMPLE_D_CL_O_G16_V2_V5	= 24718,
    IMAGE_SAMPLE_D_CL_O_G16_V2_V5_gfx10	= 24719,
    IMAGE_SAMPLE_D_CL_O_G16_V2_V5_gfx11	= 24720,
    IMAGE_SAMPLE_D_CL_O_G16_V2_V5_gfx12	= 24721,
    IMAGE_SAMPLE_D_CL_O_G16_V2_V5_nsa_gfx10	= 24722,
    IMAGE_SAMPLE_D_CL_O_G16_V2_V5_nsa_gfx11	= 24723,
    IMAGE_SAMPLE_D_CL_O_G16_V2_V6	= 24724,
    IMAGE_SAMPLE_D_CL_O_G16_V2_V6_gfx10	= 24725,
    IMAGE_SAMPLE_D_CL_O_G16_V2_V6_gfx11	= 24726,
    IMAGE_SAMPLE_D_CL_O_G16_V2_V6_gfx12	= 24727,
    IMAGE_SAMPLE_D_CL_O_G16_V2_V6_nsa_gfx10	= 24728,
    IMAGE_SAMPLE_D_CL_O_G16_V2_V6_nsa_gfx11	= 24729,
    IMAGE_SAMPLE_D_CL_O_G16_V2_V7	= 24730,
    IMAGE_SAMPLE_D_CL_O_G16_V2_V7_gfx10	= 24731,
    IMAGE_SAMPLE_D_CL_O_G16_V2_V7_gfx11	= 24732,
    IMAGE_SAMPLE_D_CL_O_G16_V2_V7_gfx12	= 24733,
    IMAGE_SAMPLE_D_CL_O_G16_V2_V7_nsa_gfx10	= 24734,
    IMAGE_SAMPLE_D_CL_O_G16_V2_V7_nsa_gfx11	= 24735,
    IMAGE_SAMPLE_D_CL_O_G16_V2_V8	= 24736,
    IMAGE_SAMPLE_D_CL_O_G16_V2_V8_gfx10	= 24737,
    IMAGE_SAMPLE_D_CL_O_G16_V2_V8_gfx11	= 24738,
    IMAGE_SAMPLE_D_CL_O_G16_V2_V8_gfx12	= 24739,
    IMAGE_SAMPLE_D_CL_O_G16_V2_V8_nsa_gfx10	= 24740,
    IMAGE_SAMPLE_D_CL_O_G16_V2_V8_nsa_gfx11	= 24741,
    IMAGE_SAMPLE_D_CL_O_G16_V2_V9	= 24742,
    IMAGE_SAMPLE_D_CL_O_G16_V2_V9_gfx10	= 24743,
    IMAGE_SAMPLE_D_CL_O_G16_V2_V9_gfx11	= 24744,
    IMAGE_SAMPLE_D_CL_O_G16_V2_V9_gfx12	= 24745,
    IMAGE_SAMPLE_D_CL_O_G16_V2_V9_nsa_gfx10	= 24746,
    IMAGE_SAMPLE_D_CL_O_G16_V2_V9_nsa_gfx11	= 24747,
    IMAGE_SAMPLE_D_CL_O_G16_V3_V3	= 24748,
    IMAGE_SAMPLE_D_CL_O_G16_V3_V3_gfx10	= 24749,
    IMAGE_SAMPLE_D_CL_O_G16_V3_V3_gfx11	= 24750,
    IMAGE_SAMPLE_D_CL_O_G16_V3_V3_gfx12	= 24751,
    IMAGE_SAMPLE_D_CL_O_G16_V3_V3_nsa_gfx10	= 24752,
    IMAGE_SAMPLE_D_CL_O_G16_V3_V3_nsa_gfx11	= 24753,
    IMAGE_SAMPLE_D_CL_O_G16_V3_V4	= 24754,
    IMAGE_SAMPLE_D_CL_O_G16_V3_V4_gfx10	= 24755,
    IMAGE_SAMPLE_D_CL_O_G16_V3_V4_gfx11	= 24756,
    IMAGE_SAMPLE_D_CL_O_G16_V3_V4_gfx12	= 24757,
    IMAGE_SAMPLE_D_CL_O_G16_V3_V4_nsa_gfx10	= 24758,
    IMAGE_SAMPLE_D_CL_O_G16_V3_V4_nsa_gfx11	= 24759,
    IMAGE_SAMPLE_D_CL_O_G16_V3_V5	= 24760,
    IMAGE_SAMPLE_D_CL_O_G16_V3_V5_gfx10	= 24761,
    IMAGE_SAMPLE_D_CL_O_G16_V3_V5_gfx11	= 24762,
    IMAGE_SAMPLE_D_CL_O_G16_V3_V5_gfx12	= 24763,
    IMAGE_SAMPLE_D_CL_O_G16_V3_V5_nsa_gfx10	= 24764,
    IMAGE_SAMPLE_D_CL_O_G16_V3_V5_nsa_gfx11	= 24765,
    IMAGE_SAMPLE_D_CL_O_G16_V3_V6	= 24766,
    IMAGE_SAMPLE_D_CL_O_G16_V3_V6_gfx10	= 24767,
    IMAGE_SAMPLE_D_CL_O_G16_V3_V6_gfx11	= 24768,
    IMAGE_SAMPLE_D_CL_O_G16_V3_V6_gfx12	= 24769,
    IMAGE_SAMPLE_D_CL_O_G16_V3_V6_nsa_gfx10	= 24770,
    IMAGE_SAMPLE_D_CL_O_G16_V3_V6_nsa_gfx11	= 24771,
    IMAGE_SAMPLE_D_CL_O_G16_V3_V7	= 24772,
    IMAGE_SAMPLE_D_CL_O_G16_V3_V7_gfx10	= 24773,
    IMAGE_SAMPLE_D_CL_O_G16_V3_V7_gfx11	= 24774,
    IMAGE_SAMPLE_D_CL_O_G16_V3_V7_gfx12	= 24775,
    IMAGE_SAMPLE_D_CL_O_G16_V3_V7_nsa_gfx10	= 24776,
    IMAGE_SAMPLE_D_CL_O_G16_V3_V7_nsa_gfx11	= 24777,
    IMAGE_SAMPLE_D_CL_O_G16_V3_V8	= 24778,
    IMAGE_SAMPLE_D_CL_O_G16_V3_V8_gfx10	= 24779,
    IMAGE_SAMPLE_D_CL_O_G16_V3_V8_gfx11	= 24780,
    IMAGE_SAMPLE_D_CL_O_G16_V3_V8_gfx12	= 24781,
    IMAGE_SAMPLE_D_CL_O_G16_V3_V8_nsa_gfx10	= 24782,
    IMAGE_SAMPLE_D_CL_O_G16_V3_V8_nsa_gfx11	= 24783,
    IMAGE_SAMPLE_D_CL_O_G16_V3_V9	= 24784,
    IMAGE_SAMPLE_D_CL_O_G16_V3_V9_gfx10	= 24785,
    IMAGE_SAMPLE_D_CL_O_G16_V3_V9_gfx11	= 24786,
    IMAGE_SAMPLE_D_CL_O_G16_V3_V9_gfx12	= 24787,
    IMAGE_SAMPLE_D_CL_O_G16_V3_V9_nsa_gfx10	= 24788,
    IMAGE_SAMPLE_D_CL_O_G16_V3_V9_nsa_gfx11	= 24789,
    IMAGE_SAMPLE_D_CL_O_G16_V4_V3	= 24790,
    IMAGE_SAMPLE_D_CL_O_G16_V4_V3_gfx10	= 24791,
    IMAGE_SAMPLE_D_CL_O_G16_V4_V3_gfx11	= 24792,
    IMAGE_SAMPLE_D_CL_O_G16_V4_V3_gfx12	= 24793,
    IMAGE_SAMPLE_D_CL_O_G16_V4_V3_nsa_gfx10	= 24794,
    IMAGE_SAMPLE_D_CL_O_G16_V4_V3_nsa_gfx11	= 24795,
    IMAGE_SAMPLE_D_CL_O_G16_V4_V4	= 24796,
    IMAGE_SAMPLE_D_CL_O_G16_V4_V4_gfx10	= 24797,
    IMAGE_SAMPLE_D_CL_O_G16_V4_V4_gfx11	= 24798,
    IMAGE_SAMPLE_D_CL_O_G16_V4_V4_gfx12	= 24799,
    IMAGE_SAMPLE_D_CL_O_G16_V4_V4_nsa_gfx10	= 24800,
    IMAGE_SAMPLE_D_CL_O_G16_V4_V4_nsa_gfx11	= 24801,
    IMAGE_SAMPLE_D_CL_O_G16_V4_V5	= 24802,
    IMAGE_SAMPLE_D_CL_O_G16_V4_V5_gfx10	= 24803,
    IMAGE_SAMPLE_D_CL_O_G16_V4_V5_gfx11	= 24804,
    IMAGE_SAMPLE_D_CL_O_G16_V4_V5_gfx12	= 24805,
    IMAGE_SAMPLE_D_CL_O_G16_V4_V5_nsa_gfx10	= 24806,
    IMAGE_SAMPLE_D_CL_O_G16_V4_V5_nsa_gfx11	= 24807,
    IMAGE_SAMPLE_D_CL_O_G16_V4_V6	= 24808,
    IMAGE_SAMPLE_D_CL_O_G16_V4_V6_gfx10	= 24809,
    IMAGE_SAMPLE_D_CL_O_G16_V4_V6_gfx11	= 24810,
    IMAGE_SAMPLE_D_CL_O_G16_V4_V6_gfx12	= 24811,
    IMAGE_SAMPLE_D_CL_O_G16_V4_V6_nsa_gfx10	= 24812,
    IMAGE_SAMPLE_D_CL_O_G16_V4_V6_nsa_gfx11	= 24813,
    IMAGE_SAMPLE_D_CL_O_G16_V4_V7	= 24814,
    IMAGE_SAMPLE_D_CL_O_G16_V4_V7_gfx10	= 24815,
    IMAGE_SAMPLE_D_CL_O_G16_V4_V7_gfx11	= 24816,
    IMAGE_SAMPLE_D_CL_O_G16_V4_V7_gfx12	= 24817,
    IMAGE_SAMPLE_D_CL_O_G16_V4_V7_nsa_gfx10	= 24818,
    IMAGE_SAMPLE_D_CL_O_G16_V4_V7_nsa_gfx11	= 24819,
    IMAGE_SAMPLE_D_CL_O_G16_V4_V8	= 24820,
    IMAGE_SAMPLE_D_CL_O_G16_V4_V8_gfx10	= 24821,
    IMAGE_SAMPLE_D_CL_O_G16_V4_V8_gfx11	= 24822,
    IMAGE_SAMPLE_D_CL_O_G16_V4_V8_gfx12	= 24823,
    IMAGE_SAMPLE_D_CL_O_G16_V4_V8_nsa_gfx10	= 24824,
    IMAGE_SAMPLE_D_CL_O_G16_V4_V8_nsa_gfx11	= 24825,
    IMAGE_SAMPLE_D_CL_O_G16_V4_V9	= 24826,
    IMAGE_SAMPLE_D_CL_O_G16_V4_V9_gfx10	= 24827,
    IMAGE_SAMPLE_D_CL_O_G16_V4_V9_gfx11	= 24828,
    IMAGE_SAMPLE_D_CL_O_G16_V4_V9_gfx12	= 24829,
    IMAGE_SAMPLE_D_CL_O_G16_V4_V9_nsa_gfx10	= 24830,
    IMAGE_SAMPLE_D_CL_O_G16_V4_V9_nsa_gfx11	= 24831,
    IMAGE_SAMPLE_D_CL_O_G16_V5_V3	= 24832,
    IMAGE_SAMPLE_D_CL_O_G16_V5_V3_gfx10	= 24833,
    IMAGE_SAMPLE_D_CL_O_G16_V5_V3_gfx11	= 24834,
    IMAGE_SAMPLE_D_CL_O_G16_V5_V3_gfx12	= 24835,
    IMAGE_SAMPLE_D_CL_O_G16_V5_V3_nsa_gfx10	= 24836,
    IMAGE_SAMPLE_D_CL_O_G16_V5_V3_nsa_gfx11	= 24837,
    IMAGE_SAMPLE_D_CL_O_G16_V5_V4	= 24838,
    IMAGE_SAMPLE_D_CL_O_G16_V5_V4_gfx10	= 24839,
    IMAGE_SAMPLE_D_CL_O_G16_V5_V4_gfx11	= 24840,
    IMAGE_SAMPLE_D_CL_O_G16_V5_V4_gfx12	= 24841,
    IMAGE_SAMPLE_D_CL_O_G16_V5_V4_nsa_gfx10	= 24842,
    IMAGE_SAMPLE_D_CL_O_G16_V5_V4_nsa_gfx11	= 24843,
    IMAGE_SAMPLE_D_CL_O_G16_V5_V5	= 24844,
    IMAGE_SAMPLE_D_CL_O_G16_V5_V5_gfx10	= 24845,
    IMAGE_SAMPLE_D_CL_O_G16_V5_V5_gfx11	= 24846,
    IMAGE_SAMPLE_D_CL_O_G16_V5_V5_gfx12	= 24847,
    IMAGE_SAMPLE_D_CL_O_G16_V5_V5_nsa_gfx10	= 24848,
    IMAGE_SAMPLE_D_CL_O_G16_V5_V5_nsa_gfx11	= 24849,
    IMAGE_SAMPLE_D_CL_O_G16_V5_V6	= 24850,
    IMAGE_SAMPLE_D_CL_O_G16_V5_V6_gfx10	= 24851,
    IMAGE_SAMPLE_D_CL_O_G16_V5_V6_gfx11	= 24852,
    IMAGE_SAMPLE_D_CL_O_G16_V5_V6_gfx12	= 24853,
    IMAGE_SAMPLE_D_CL_O_G16_V5_V6_nsa_gfx10	= 24854,
    IMAGE_SAMPLE_D_CL_O_G16_V5_V6_nsa_gfx11	= 24855,
    IMAGE_SAMPLE_D_CL_O_G16_V5_V7	= 24856,
    IMAGE_SAMPLE_D_CL_O_G16_V5_V7_gfx10	= 24857,
    IMAGE_SAMPLE_D_CL_O_G16_V5_V7_gfx11	= 24858,
    IMAGE_SAMPLE_D_CL_O_G16_V5_V7_gfx12	= 24859,
    IMAGE_SAMPLE_D_CL_O_G16_V5_V7_nsa_gfx10	= 24860,
    IMAGE_SAMPLE_D_CL_O_G16_V5_V7_nsa_gfx11	= 24861,
    IMAGE_SAMPLE_D_CL_O_G16_V5_V8	= 24862,
    IMAGE_SAMPLE_D_CL_O_G16_V5_V8_gfx10	= 24863,
    IMAGE_SAMPLE_D_CL_O_G16_V5_V8_gfx11	= 24864,
    IMAGE_SAMPLE_D_CL_O_G16_V5_V8_gfx12	= 24865,
    IMAGE_SAMPLE_D_CL_O_G16_V5_V8_nsa_gfx10	= 24866,
    IMAGE_SAMPLE_D_CL_O_G16_V5_V8_nsa_gfx11	= 24867,
    IMAGE_SAMPLE_D_CL_O_G16_V5_V9	= 24868,
    IMAGE_SAMPLE_D_CL_O_G16_V5_V9_gfx10	= 24869,
    IMAGE_SAMPLE_D_CL_O_G16_V5_V9_gfx11	= 24870,
    IMAGE_SAMPLE_D_CL_O_G16_V5_V9_gfx12	= 24871,
    IMAGE_SAMPLE_D_CL_O_G16_V5_V9_nsa_gfx10	= 24872,
    IMAGE_SAMPLE_D_CL_O_G16_V5_V9_nsa_gfx11	= 24873,
    IMAGE_SAMPLE_D_CL_O_V1_V10	= 24874,
    IMAGE_SAMPLE_D_CL_O_V1_V10_gfx10	= 24875,
    IMAGE_SAMPLE_D_CL_O_V1_V10_gfx11	= 24876,
    IMAGE_SAMPLE_D_CL_O_V1_V10_gfx12	= 24877,
    IMAGE_SAMPLE_D_CL_O_V1_V10_nsa_gfx10	= 24878,
    IMAGE_SAMPLE_D_CL_O_V1_V10_nsa_gfx11	= 24879,
    IMAGE_SAMPLE_D_CL_O_V1_V11	= 24880,
    IMAGE_SAMPLE_D_CL_O_V1_V11_gfx10	= 24881,
    IMAGE_SAMPLE_D_CL_O_V1_V11_gfx11	= 24882,
    IMAGE_SAMPLE_D_CL_O_V1_V11_gfx12	= 24883,
    IMAGE_SAMPLE_D_CL_O_V1_V11_nsa_gfx10	= 24884,
    IMAGE_SAMPLE_D_CL_O_V1_V11_nsa_gfx11	= 24885,
    IMAGE_SAMPLE_D_CL_O_V1_V3	= 24886,
    IMAGE_SAMPLE_D_CL_O_V1_V3_gfx10	= 24887,
    IMAGE_SAMPLE_D_CL_O_V1_V3_gfx11	= 24888,
    IMAGE_SAMPLE_D_CL_O_V1_V3_gfx12	= 24889,
    IMAGE_SAMPLE_D_CL_O_V1_V3_nsa_gfx10	= 24890,
    IMAGE_SAMPLE_D_CL_O_V1_V3_nsa_gfx11	= 24891,
    IMAGE_SAMPLE_D_CL_O_V1_V4	= 24892,
    IMAGE_SAMPLE_D_CL_O_V1_V4_gfx10	= 24893,
    IMAGE_SAMPLE_D_CL_O_V1_V4_gfx11	= 24894,
    IMAGE_SAMPLE_D_CL_O_V1_V4_gfx12	= 24895,
    IMAGE_SAMPLE_D_CL_O_V1_V4_nsa_gfx10	= 24896,
    IMAGE_SAMPLE_D_CL_O_V1_V4_nsa_gfx11	= 24897,
    IMAGE_SAMPLE_D_CL_O_V1_V5	= 24898,
    IMAGE_SAMPLE_D_CL_O_V1_V5_gfx10	= 24899,
    IMAGE_SAMPLE_D_CL_O_V1_V5_gfx11	= 24900,
    IMAGE_SAMPLE_D_CL_O_V1_V5_gfx12	= 24901,
    IMAGE_SAMPLE_D_CL_O_V1_V5_nsa_gfx10	= 24902,
    IMAGE_SAMPLE_D_CL_O_V1_V5_nsa_gfx11	= 24903,
    IMAGE_SAMPLE_D_CL_O_V1_V6	= 24904,
    IMAGE_SAMPLE_D_CL_O_V1_V6_gfx10	= 24905,
    IMAGE_SAMPLE_D_CL_O_V1_V6_gfx11	= 24906,
    IMAGE_SAMPLE_D_CL_O_V1_V6_gfx12	= 24907,
    IMAGE_SAMPLE_D_CL_O_V1_V6_nsa_gfx10	= 24908,
    IMAGE_SAMPLE_D_CL_O_V1_V6_nsa_gfx11	= 24909,
    IMAGE_SAMPLE_D_CL_O_V1_V7	= 24910,
    IMAGE_SAMPLE_D_CL_O_V1_V7_gfx10	= 24911,
    IMAGE_SAMPLE_D_CL_O_V1_V7_gfx11	= 24912,
    IMAGE_SAMPLE_D_CL_O_V1_V7_gfx12	= 24913,
    IMAGE_SAMPLE_D_CL_O_V1_V7_nsa_gfx10	= 24914,
    IMAGE_SAMPLE_D_CL_O_V1_V7_nsa_gfx11	= 24915,
    IMAGE_SAMPLE_D_CL_O_V1_V8	= 24916,
    IMAGE_SAMPLE_D_CL_O_V1_V8_gfx10	= 24917,
    IMAGE_SAMPLE_D_CL_O_V1_V8_gfx11	= 24918,
    IMAGE_SAMPLE_D_CL_O_V1_V8_gfx12	= 24919,
    IMAGE_SAMPLE_D_CL_O_V1_V8_nsa_gfx10	= 24920,
    IMAGE_SAMPLE_D_CL_O_V1_V8_nsa_gfx11	= 24921,
    IMAGE_SAMPLE_D_CL_O_V1_V9	= 24922,
    IMAGE_SAMPLE_D_CL_O_V1_V9_gfx10	= 24923,
    IMAGE_SAMPLE_D_CL_O_V1_V9_gfx11	= 24924,
    IMAGE_SAMPLE_D_CL_O_V1_V9_gfx12	= 24925,
    IMAGE_SAMPLE_D_CL_O_V1_V9_nsa_gfx10	= 24926,
    IMAGE_SAMPLE_D_CL_O_V1_V9_nsa_gfx11	= 24927,
    IMAGE_SAMPLE_D_CL_O_V2_V10	= 24928,
    IMAGE_SAMPLE_D_CL_O_V2_V10_gfx10	= 24929,
    IMAGE_SAMPLE_D_CL_O_V2_V10_gfx11	= 24930,
    IMAGE_SAMPLE_D_CL_O_V2_V10_gfx12	= 24931,
    IMAGE_SAMPLE_D_CL_O_V2_V10_nsa_gfx10	= 24932,
    IMAGE_SAMPLE_D_CL_O_V2_V10_nsa_gfx11	= 24933,
    IMAGE_SAMPLE_D_CL_O_V2_V11	= 24934,
    IMAGE_SAMPLE_D_CL_O_V2_V11_gfx10	= 24935,
    IMAGE_SAMPLE_D_CL_O_V2_V11_gfx11	= 24936,
    IMAGE_SAMPLE_D_CL_O_V2_V11_gfx12	= 24937,
    IMAGE_SAMPLE_D_CL_O_V2_V11_nsa_gfx10	= 24938,
    IMAGE_SAMPLE_D_CL_O_V2_V11_nsa_gfx11	= 24939,
    IMAGE_SAMPLE_D_CL_O_V2_V3	= 24940,
    IMAGE_SAMPLE_D_CL_O_V2_V3_gfx10	= 24941,
    IMAGE_SAMPLE_D_CL_O_V2_V3_gfx11	= 24942,
    IMAGE_SAMPLE_D_CL_O_V2_V3_gfx12	= 24943,
    IMAGE_SAMPLE_D_CL_O_V2_V3_nsa_gfx10	= 24944,
    IMAGE_SAMPLE_D_CL_O_V2_V3_nsa_gfx11	= 24945,
    IMAGE_SAMPLE_D_CL_O_V2_V4	= 24946,
    IMAGE_SAMPLE_D_CL_O_V2_V4_gfx10	= 24947,
    IMAGE_SAMPLE_D_CL_O_V2_V4_gfx11	= 24948,
    IMAGE_SAMPLE_D_CL_O_V2_V4_gfx12	= 24949,
    IMAGE_SAMPLE_D_CL_O_V2_V4_nsa_gfx10	= 24950,
    IMAGE_SAMPLE_D_CL_O_V2_V4_nsa_gfx11	= 24951,
    IMAGE_SAMPLE_D_CL_O_V2_V5	= 24952,
    IMAGE_SAMPLE_D_CL_O_V2_V5_gfx10	= 24953,
    IMAGE_SAMPLE_D_CL_O_V2_V5_gfx11	= 24954,
    IMAGE_SAMPLE_D_CL_O_V2_V5_gfx12	= 24955,
    IMAGE_SAMPLE_D_CL_O_V2_V5_nsa_gfx10	= 24956,
    IMAGE_SAMPLE_D_CL_O_V2_V5_nsa_gfx11	= 24957,
    IMAGE_SAMPLE_D_CL_O_V2_V6	= 24958,
    IMAGE_SAMPLE_D_CL_O_V2_V6_gfx10	= 24959,
    IMAGE_SAMPLE_D_CL_O_V2_V6_gfx11	= 24960,
    IMAGE_SAMPLE_D_CL_O_V2_V6_gfx12	= 24961,
    IMAGE_SAMPLE_D_CL_O_V2_V6_nsa_gfx10	= 24962,
    IMAGE_SAMPLE_D_CL_O_V2_V6_nsa_gfx11	= 24963,
    IMAGE_SAMPLE_D_CL_O_V2_V7	= 24964,
    IMAGE_SAMPLE_D_CL_O_V2_V7_gfx10	= 24965,
    IMAGE_SAMPLE_D_CL_O_V2_V7_gfx11	= 24966,
    IMAGE_SAMPLE_D_CL_O_V2_V7_gfx12	= 24967,
    IMAGE_SAMPLE_D_CL_O_V2_V7_nsa_gfx10	= 24968,
    IMAGE_SAMPLE_D_CL_O_V2_V7_nsa_gfx11	= 24969,
    IMAGE_SAMPLE_D_CL_O_V2_V8	= 24970,
    IMAGE_SAMPLE_D_CL_O_V2_V8_gfx10	= 24971,
    IMAGE_SAMPLE_D_CL_O_V2_V8_gfx11	= 24972,
    IMAGE_SAMPLE_D_CL_O_V2_V8_gfx12	= 24973,
    IMAGE_SAMPLE_D_CL_O_V2_V8_nsa_gfx10	= 24974,
    IMAGE_SAMPLE_D_CL_O_V2_V8_nsa_gfx11	= 24975,
    IMAGE_SAMPLE_D_CL_O_V2_V9	= 24976,
    IMAGE_SAMPLE_D_CL_O_V2_V9_gfx10	= 24977,
    IMAGE_SAMPLE_D_CL_O_V2_V9_gfx11	= 24978,
    IMAGE_SAMPLE_D_CL_O_V2_V9_gfx12	= 24979,
    IMAGE_SAMPLE_D_CL_O_V2_V9_nsa_gfx10	= 24980,
    IMAGE_SAMPLE_D_CL_O_V2_V9_nsa_gfx11	= 24981,
    IMAGE_SAMPLE_D_CL_O_V3_V10	= 24982,
    IMAGE_SAMPLE_D_CL_O_V3_V10_gfx10	= 24983,
    IMAGE_SAMPLE_D_CL_O_V3_V10_gfx11	= 24984,
    IMAGE_SAMPLE_D_CL_O_V3_V10_gfx12	= 24985,
    IMAGE_SAMPLE_D_CL_O_V3_V10_nsa_gfx10	= 24986,
    IMAGE_SAMPLE_D_CL_O_V3_V10_nsa_gfx11	= 24987,
    IMAGE_SAMPLE_D_CL_O_V3_V11	= 24988,
    IMAGE_SAMPLE_D_CL_O_V3_V11_gfx10	= 24989,
    IMAGE_SAMPLE_D_CL_O_V3_V11_gfx11	= 24990,
    IMAGE_SAMPLE_D_CL_O_V3_V11_gfx12	= 24991,
    IMAGE_SAMPLE_D_CL_O_V3_V11_nsa_gfx10	= 24992,
    IMAGE_SAMPLE_D_CL_O_V3_V11_nsa_gfx11	= 24993,
    IMAGE_SAMPLE_D_CL_O_V3_V3	= 24994,
    IMAGE_SAMPLE_D_CL_O_V3_V3_gfx10	= 24995,
    IMAGE_SAMPLE_D_CL_O_V3_V3_gfx11	= 24996,
    IMAGE_SAMPLE_D_CL_O_V3_V3_gfx12	= 24997,
    IMAGE_SAMPLE_D_CL_O_V3_V3_nsa_gfx10	= 24998,
    IMAGE_SAMPLE_D_CL_O_V3_V3_nsa_gfx11	= 24999,
    IMAGE_SAMPLE_D_CL_O_V3_V4	= 25000,
    IMAGE_SAMPLE_D_CL_O_V3_V4_gfx10	= 25001,
    IMAGE_SAMPLE_D_CL_O_V3_V4_gfx11	= 25002,
    IMAGE_SAMPLE_D_CL_O_V3_V4_gfx12	= 25003,
    IMAGE_SAMPLE_D_CL_O_V3_V4_nsa_gfx10	= 25004,
    IMAGE_SAMPLE_D_CL_O_V3_V4_nsa_gfx11	= 25005,
    IMAGE_SAMPLE_D_CL_O_V3_V5	= 25006,
    IMAGE_SAMPLE_D_CL_O_V3_V5_gfx10	= 25007,
    IMAGE_SAMPLE_D_CL_O_V3_V5_gfx11	= 25008,
    IMAGE_SAMPLE_D_CL_O_V3_V5_gfx12	= 25009,
    IMAGE_SAMPLE_D_CL_O_V3_V5_nsa_gfx10	= 25010,
    IMAGE_SAMPLE_D_CL_O_V3_V5_nsa_gfx11	= 25011,
    IMAGE_SAMPLE_D_CL_O_V3_V6	= 25012,
    IMAGE_SAMPLE_D_CL_O_V3_V6_gfx10	= 25013,
    IMAGE_SAMPLE_D_CL_O_V3_V6_gfx11	= 25014,
    IMAGE_SAMPLE_D_CL_O_V3_V6_gfx12	= 25015,
    IMAGE_SAMPLE_D_CL_O_V3_V6_nsa_gfx10	= 25016,
    IMAGE_SAMPLE_D_CL_O_V3_V6_nsa_gfx11	= 25017,
    IMAGE_SAMPLE_D_CL_O_V3_V7	= 25018,
    IMAGE_SAMPLE_D_CL_O_V3_V7_gfx10	= 25019,
    IMAGE_SAMPLE_D_CL_O_V3_V7_gfx11	= 25020,
    IMAGE_SAMPLE_D_CL_O_V3_V7_gfx12	= 25021,
    IMAGE_SAMPLE_D_CL_O_V3_V7_nsa_gfx10	= 25022,
    IMAGE_SAMPLE_D_CL_O_V3_V7_nsa_gfx11	= 25023,
    IMAGE_SAMPLE_D_CL_O_V3_V8	= 25024,
    IMAGE_SAMPLE_D_CL_O_V3_V8_gfx10	= 25025,
    IMAGE_SAMPLE_D_CL_O_V3_V8_gfx11	= 25026,
    IMAGE_SAMPLE_D_CL_O_V3_V8_gfx12	= 25027,
    IMAGE_SAMPLE_D_CL_O_V3_V8_nsa_gfx10	= 25028,
    IMAGE_SAMPLE_D_CL_O_V3_V8_nsa_gfx11	= 25029,
    IMAGE_SAMPLE_D_CL_O_V3_V9	= 25030,
    IMAGE_SAMPLE_D_CL_O_V3_V9_gfx10	= 25031,
    IMAGE_SAMPLE_D_CL_O_V3_V9_gfx11	= 25032,
    IMAGE_SAMPLE_D_CL_O_V3_V9_gfx12	= 25033,
    IMAGE_SAMPLE_D_CL_O_V3_V9_nsa_gfx10	= 25034,
    IMAGE_SAMPLE_D_CL_O_V3_V9_nsa_gfx11	= 25035,
    IMAGE_SAMPLE_D_CL_O_V4_V10	= 25036,
    IMAGE_SAMPLE_D_CL_O_V4_V10_gfx10	= 25037,
    IMAGE_SAMPLE_D_CL_O_V4_V10_gfx11	= 25038,
    IMAGE_SAMPLE_D_CL_O_V4_V10_gfx12	= 25039,
    IMAGE_SAMPLE_D_CL_O_V4_V10_nsa_gfx10	= 25040,
    IMAGE_SAMPLE_D_CL_O_V4_V10_nsa_gfx11	= 25041,
    IMAGE_SAMPLE_D_CL_O_V4_V11	= 25042,
    IMAGE_SAMPLE_D_CL_O_V4_V11_gfx10	= 25043,
    IMAGE_SAMPLE_D_CL_O_V4_V11_gfx11	= 25044,
    IMAGE_SAMPLE_D_CL_O_V4_V11_gfx12	= 25045,
    IMAGE_SAMPLE_D_CL_O_V4_V11_nsa_gfx10	= 25046,
    IMAGE_SAMPLE_D_CL_O_V4_V11_nsa_gfx11	= 25047,
    IMAGE_SAMPLE_D_CL_O_V4_V3	= 25048,
    IMAGE_SAMPLE_D_CL_O_V4_V3_gfx10	= 25049,
    IMAGE_SAMPLE_D_CL_O_V4_V3_gfx11	= 25050,
    IMAGE_SAMPLE_D_CL_O_V4_V3_gfx12	= 25051,
    IMAGE_SAMPLE_D_CL_O_V4_V3_nsa_gfx10	= 25052,
    IMAGE_SAMPLE_D_CL_O_V4_V3_nsa_gfx11	= 25053,
    IMAGE_SAMPLE_D_CL_O_V4_V4	= 25054,
    IMAGE_SAMPLE_D_CL_O_V4_V4_gfx10	= 25055,
    IMAGE_SAMPLE_D_CL_O_V4_V4_gfx11	= 25056,
    IMAGE_SAMPLE_D_CL_O_V4_V4_gfx12	= 25057,
    IMAGE_SAMPLE_D_CL_O_V4_V4_nsa_gfx10	= 25058,
    IMAGE_SAMPLE_D_CL_O_V4_V4_nsa_gfx11	= 25059,
    IMAGE_SAMPLE_D_CL_O_V4_V5	= 25060,
    IMAGE_SAMPLE_D_CL_O_V4_V5_gfx10	= 25061,
    IMAGE_SAMPLE_D_CL_O_V4_V5_gfx11	= 25062,
    IMAGE_SAMPLE_D_CL_O_V4_V5_gfx12	= 25063,
    IMAGE_SAMPLE_D_CL_O_V4_V5_nsa_gfx10	= 25064,
    IMAGE_SAMPLE_D_CL_O_V4_V5_nsa_gfx11	= 25065,
    IMAGE_SAMPLE_D_CL_O_V4_V6	= 25066,
    IMAGE_SAMPLE_D_CL_O_V4_V6_gfx10	= 25067,
    IMAGE_SAMPLE_D_CL_O_V4_V6_gfx11	= 25068,
    IMAGE_SAMPLE_D_CL_O_V4_V6_gfx12	= 25069,
    IMAGE_SAMPLE_D_CL_O_V4_V6_nsa_gfx10	= 25070,
    IMAGE_SAMPLE_D_CL_O_V4_V6_nsa_gfx11	= 25071,
    IMAGE_SAMPLE_D_CL_O_V4_V7	= 25072,
    IMAGE_SAMPLE_D_CL_O_V4_V7_gfx10	= 25073,
    IMAGE_SAMPLE_D_CL_O_V4_V7_gfx11	= 25074,
    IMAGE_SAMPLE_D_CL_O_V4_V7_gfx12	= 25075,
    IMAGE_SAMPLE_D_CL_O_V4_V7_nsa_gfx10	= 25076,
    IMAGE_SAMPLE_D_CL_O_V4_V7_nsa_gfx11	= 25077,
    IMAGE_SAMPLE_D_CL_O_V4_V8	= 25078,
    IMAGE_SAMPLE_D_CL_O_V4_V8_gfx10	= 25079,
    IMAGE_SAMPLE_D_CL_O_V4_V8_gfx11	= 25080,
    IMAGE_SAMPLE_D_CL_O_V4_V8_gfx12	= 25081,
    IMAGE_SAMPLE_D_CL_O_V4_V8_nsa_gfx10	= 25082,
    IMAGE_SAMPLE_D_CL_O_V4_V8_nsa_gfx11	= 25083,
    IMAGE_SAMPLE_D_CL_O_V4_V9	= 25084,
    IMAGE_SAMPLE_D_CL_O_V4_V9_gfx10	= 25085,
    IMAGE_SAMPLE_D_CL_O_V4_V9_gfx11	= 25086,
    IMAGE_SAMPLE_D_CL_O_V4_V9_gfx12	= 25087,
    IMAGE_SAMPLE_D_CL_O_V4_V9_nsa_gfx10	= 25088,
    IMAGE_SAMPLE_D_CL_O_V4_V9_nsa_gfx11	= 25089,
    IMAGE_SAMPLE_D_CL_O_V5_V10	= 25090,
    IMAGE_SAMPLE_D_CL_O_V5_V10_gfx10	= 25091,
    IMAGE_SAMPLE_D_CL_O_V5_V10_gfx11	= 25092,
    IMAGE_SAMPLE_D_CL_O_V5_V10_gfx12	= 25093,
    IMAGE_SAMPLE_D_CL_O_V5_V10_nsa_gfx10	= 25094,
    IMAGE_SAMPLE_D_CL_O_V5_V10_nsa_gfx11	= 25095,
    IMAGE_SAMPLE_D_CL_O_V5_V11	= 25096,
    IMAGE_SAMPLE_D_CL_O_V5_V11_gfx10	= 25097,
    IMAGE_SAMPLE_D_CL_O_V5_V11_gfx11	= 25098,
    IMAGE_SAMPLE_D_CL_O_V5_V11_gfx12	= 25099,
    IMAGE_SAMPLE_D_CL_O_V5_V11_nsa_gfx10	= 25100,
    IMAGE_SAMPLE_D_CL_O_V5_V11_nsa_gfx11	= 25101,
    IMAGE_SAMPLE_D_CL_O_V5_V3	= 25102,
    IMAGE_SAMPLE_D_CL_O_V5_V3_gfx10	= 25103,
    IMAGE_SAMPLE_D_CL_O_V5_V3_gfx11	= 25104,
    IMAGE_SAMPLE_D_CL_O_V5_V3_gfx12	= 25105,
    IMAGE_SAMPLE_D_CL_O_V5_V3_nsa_gfx10	= 25106,
    IMAGE_SAMPLE_D_CL_O_V5_V3_nsa_gfx11	= 25107,
    IMAGE_SAMPLE_D_CL_O_V5_V4	= 25108,
    IMAGE_SAMPLE_D_CL_O_V5_V4_gfx10	= 25109,
    IMAGE_SAMPLE_D_CL_O_V5_V4_gfx11	= 25110,
    IMAGE_SAMPLE_D_CL_O_V5_V4_gfx12	= 25111,
    IMAGE_SAMPLE_D_CL_O_V5_V4_nsa_gfx10	= 25112,
    IMAGE_SAMPLE_D_CL_O_V5_V4_nsa_gfx11	= 25113,
    IMAGE_SAMPLE_D_CL_O_V5_V5	= 25114,
    IMAGE_SAMPLE_D_CL_O_V5_V5_gfx10	= 25115,
    IMAGE_SAMPLE_D_CL_O_V5_V5_gfx11	= 25116,
    IMAGE_SAMPLE_D_CL_O_V5_V5_gfx12	= 25117,
    IMAGE_SAMPLE_D_CL_O_V5_V5_nsa_gfx10	= 25118,
    IMAGE_SAMPLE_D_CL_O_V5_V5_nsa_gfx11	= 25119,
    IMAGE_SAMPLE_D_CL_O_V5_V6	= 25120,
    IMAGE_SAMPLE_D_CL_O_V5_V6_gfx10	= 25121,
    IMAGE_SAMPLE_D_CL_O_V5_V6_gfx11	= 25122,
    IMAGE_SAMPLE_D_CL_O_V5_V6_gfx12	= 25123,
    IMAGE_SAMPLE_D_CL_O_V5_V6_nsa_gfx10	= 25124,
    IMAGE_SAMPLE_D_CL_O_V5_V6_nsa_gfx11	= 25125,
    IMAGE_SAMPLE_D_CL_O_V5_V7	= 25126,
    IMAGE_SAMPLE_D_CL_O_V5_V7_gfx10	= 25127,
    IMAGE_SAMPLE_D_CL_O_V5_V7_gfx11	= 25128,
    IMAGE_SAMPLE_D_CL_O_V5_V7_gfx12	= 25129,
    IMAGE_SAMPLE_D_CL_O_V5_V7_nsa_gfx10	= 25130,
    IMAGE_SAMPLE_D_CL_O_V5_V7_nsa_gfx11	= 25131,
    IMAGE_SAMPLE_D_CL_O_V5_V8	= 25132,
    IMAGE_SAMPLE_D_CL_O_V5_V8_gfx10	= 25133,
    IMAGE_SAMPLE_D_CL_O_V5_V8_gfx11	= 25134,
    IMAGE_SAMPLE_D_CL_O_V5_V8_gfx12	= 25135,
    IMAGE_SAMPLE_D_CL_O_V5_V8_nsa_gfx10	= 25136,
    IMAGE_SAMPLE_D_CL_O_V5_V8_nsa_gfx11	= 25137,
    IMAGE_SAMPLE_D_CL_O_V5_V9	= 25138,
    IMAGE_SAMPLE_D_CL_O_V5_V9_gfx10	= 25139,
    IMAGE_SAMPLE_D_CL_O_V5_V9_gfx11	= 25140,
    IMAGE_SAMPLE_D_CL_O_V5_V9_gfx12	= 25141,
    IMAGE_SAMPLE_D_CL_O_V5_V9_nsa_gfx10	= 25142,
    IMAGE_SAMPLE_D_CL_O_V5_V9_nsa_gfx11	= 25143,
    IMAGE_SAMPLE_D_CL_V1_V10	= 25144,
    IMAGE_SAMPLE_D_CL_V1_V10_gfx10	= 25145,
    IMAGE_SAMPLE_D_CL_V1_V10_gfx11	= 25146,
    IMAGE_SAMPLE_D_CL_V1_V10_gfx12	= 25147,
    IMAGE_SAMPLE_D_CL_V1_V10_nsa_gfx10	= 25148,
    IMAGE_SAMPLE_D_CL_V1_V10_nsa_gfx11	= 25149,
    IMAGE_SAMPLE_D_CL_V1_V2	= 25150,
    IMAGE_SAMPLE_D_CL_V1_V2_gfx10	= 25151,
    IMAGE_SAMPLE_D_CL_V1_V2_gfx11	= 25152,
    IMAGE_SAMPLE_D_CL_V1_V2_gfx12	= 25153,
    IMAGE_SAMPLE_D_CL_V1_V2_nsa_gfx10	= 25154,
    IMAGE_SAMPLE_D_CL_V1_V2_nsa_gfx11	= 25155,
    IMAGE_SAMPLE_D_CL_V1_V3	= 25156,
    IMAGE_SAMPLE_D_CL_V1_V3_gfx10	= 25157,
    IMAGE_SAMPLE_D_CL_V1_V3_gfx11	= 25158,
    IMAGE_SAMPLE_D_CL_V1_V3_gfx12	= 25159,
    IMAGE_SAMPLE_D_CL_V1_V3_nsa_gfx10	= 25160,
    IMAGE_SAMPLE_D_CL_V1_V3_nsa_gfx11	= 25161,
    IMAGE_SAMPLE_D_CL_V1_V4	= 25162,
    IMAGE_SAMPLE_D_CL_V1_V4_gfx10	= 25163,
    IMAGE_SAMPLE_D_CL_V1_V4_gfx11	= 25164,
    IMAGE_SAMPLE_D_CL_V1_V4_gfx12	= 25165,
    IMAGE_SAMPLE_D_CL_V1_V4_nsa_gfx10	= 25166,
    IMAGE_SAMPLE_D_CL_V1_V4_nsa_gfx11	= 25167,
    IMAGE_SAMPLE_D_CL_V1_V5	= 25168,
    IMAGE_SAMPLE_D_CL_V1_V5_gfx10	= 25169,
    IMAGE_SAMPLE_D_CL_V1_V5_gfx11	= 25170,
    IMAGE_SAMPLE_D_CL_V1_V5_gfx12	= 25171,
    IMAGE_SAMPLE_D_CL_V1_V5_nsa_gfx10	= 25172,
    IMAGE_SAMPLE_D_CL_V1_V5_nsa_gfx11	= 25173,
    IMAGE_SAMPLE_D_CL_V1_V6	= 25174,
    IMAGE_SAMPLE_D_CL_V1_V6_gfx10	= 25175,
    IMAGE_SAMPLE_D_CL_V1_V6_gfx11	= 25176,
    IMAGE_SAMPLE_D_CL_V1_V6_gfx12	= 25177,
    IMAGE_SAMPLE_D_CL_V1_V6_nsa_gfx10	= 25178,
    IMAGE_SAMPLE_D_CL_V1_V6_nsa_gfx11	= 25179,
    IMAGE_SAMPLE_D_CL_V1_V7	= 25180,
    IMAGE_SAMPLE_D_CL_V1_V7_gfx10	= 25181,
    IMAGE_SAMPLE_D_CL_V1_V7_gfx11	= 25182,
    IMAGE_SAMPLE_D_CL_V1_V7_gfx12	= 25183,
    IMAGE_SAMPLE_D_CL_V1_V7_nsa_gfx10	= 25184,
    IMAGE_SAMPLE_D_CL_V1_V7_nsa_gfx11	= 25185,
    IMAGE_SAMPLE_D_CL_V1_V8	= 25186,
    IMAGE_SAMPLE_D_CL_V1_V8_gfx10	= 25187,
    IMAGE_SAMPLE_D_CL_V1_V8_gfx11	= 25188,
    IMAGE_SAMPLE_D_CL_V1_V8_gfx12	= 25189,
    IMAGE_SAMPLE_D_CL_V1_V8_nsa_gfx10	= 25190,
    IMAGE_SAMPLE_D_CL_V1_V8_nsa_gfx11	= 25191,
    IMAGE_SAMPLE_D_CL_V1_V9	= 25192,
    IMAGE_SAMPLE_D_CL_V1_V9_gfx10	= 25193,
    IMAGE_SAMPLE_D_CL_V1_V9_gfx11	= 25194,
    IMAGE_SAMPLE_D_CL_V1_V9_gfx12	= 25195,
    IMAGE_SAMPLE_D_CL_V1_V9_nsa_gfx10	= 25196,
    IMAGE_SAMPLE_D_CL_V1_V9_nsa_gfx11	= 25197,
    IMAGE_SAMPLE_D_CL_V2_V10	= 25198,
    IMAGE_SAMPLE_D_CL_V2_V10_gfx10	= 25199,
    IMAGE_SAMPLE_D_CL_V2_V10_gfx11	= 25200,
    IMAGE_SAMPLE_D_CL_V2_V10_gfx12	= 25201,
    IMAGE_SAMPLE_D_CL_V2_V10_nsa_gfx10	= 25202,
    IMAGE_SAMPLE_D_CL_V2_V10_nsa_gfx11	= 25203,
    IMAGE_SAMPLE_D_CL_V2_V2	= 25204,
    IMAGE_SAMPLE_D_CL_V2_V2_gfx10	= 25205,
    IMAGE_SAMPLE_D_CL_V2_V2_gfx11	= 25206,
    IMAGE_SAMPLE_D_CL_V2_V2_gfx12	= 25207,
    IMAGE_SAMPLE_D_CL_V2_V2_nsa_gfx10	= 25208,
    IMAGE_SAMPLE_D_CL_V2_V2_nsa_gfx11	= 25209,
    IMAGE_SAMPLE_D_CL_V2_V3	= 25210,
    IMAGE_SAMPLE_D_CL_V2_V3_gfx10	= 25211,
    IMAGE_SAMPLE_D_CL_V2_V3_gfx11	= 25212,
    IMAGE_SAMPLE_D_CL_V2_V3_gfx12	= 25213,
    IMAGE_SAMPLE_D_CL_V2_V3_nsa_gfx10	= 25214,
    IMAGE_SAMPLE_D_CL_V2_V3_nsa_gfx11	= 25215,
    IMAGE_SAMPLE_D_CL_V2_V4	= 25216,
    IMAGE_SAMPLE_D_CL_V2_V4_gfx10	= 25217,
    IMAGE_SAMPLE_D_CL_V2_V4_gfx11	= 25218,
    IMAGE_SAMPLE_D_CL_V2_V4_gfx12	= 25219,
    IMAGE_SAMPLE_D_CL_V2_V4_nsa_gfx10	= 25220,
    IMAGE_SAMPLE_D_CL_V2_V4_nsa_gfx11	= 25221,
    IMAGE_SAMPLE_D_CL_V2_V5	= 25222,
    IMAGE_SAMPLE_D_CL_V2_V5_gfx10	= 25223,
    IMAGE_SAMPLE_D_CL_V2_V5_gfx11	= 25224,
    IMAGE_SAMPLE_D_CL_V2_V5_gfx12	= 25225,
    IMAGE_SAMPLE_D_CL_V2_V5_nsa_gfx10	= 25226,
    IMAGE_SAMPLE_D_CL_V2_V5_nsa_gfx11	= 25227,
    IMAGE_SAMPLE_D_CL_V2_V6	= 25228,
    IMAGE_SAMPLE_D_CL_V2_V6_gfx10	= 25229,
    IMAGE_SAMPLE_D_CL_V2_V6_gfx11	= 25230,
    IMAGE_SAMPLE_D_CL_V2_V6_gfx12	= 25231,
    IMAGE_SAMPLE_D_CL_V2_V6_nsa_gfx10	= 25232,
    IMAGE_SAMPLE_D_CL_V2_V6_nsa_gfx11	= 25233,
    IMAGE_SAMPLE_D_CL_V2_V7	= 25234,
    IMAGE_SAMPLE_D_CL_V2_V7_gfx10	= 25235,
    IMAGE_SAMPLE_D_CL_V2_V7_gfx11	= 25236,
    IMAGE_SAMPLE_D_CL_V2_V7_gfx12	= 25237,
    IMAGE_SAMPLE_D_CL_V2_V7_nsa_gfx10	= 25238,
    IMAGE_SAMPLE_D_CL_V2_V7_nsa_gfx11	= 25239,
    IMAGE_SAMPLE_D_CL_V2_V8	= 25240,
    IMAGE_SAMPLE_D_CL_V2_V8_gfx10	= 25241,
    IMAGE_SAMPLE_D_CL_V2_V8_gfx11	= 25242,
    IMAGE_SAMPLE_D_CL_V2_V8_gfx12	= 25243,
    IMAGE_SAMPLE_D_CL_V2_V8_nsa_gfx10	= 25244,
    IMAGE_SAMPLE_D_CL_V2_V8_nsa_gfx11	= 25245,
    IMAGE_SAMPLE_D_CL_V2_V9	= 25246,
    IMAGE_SAMPLE_D_CL_V2_V9_gfx10	= 25247,
    IMAGE_SAMPLE_D_CL_V2_V9_gfx11	= 25248,
    IMAGE_SAMPLE_D_CL_V2_V9_gfx12	= 25249,
    IMAGE_SAMPLE_D_CL_V2_V9_nsa_gfx10	= 25250,
    IMAGE_SAMPLE_D_CL_V2_V9_nsa_gfx11	= 25251,
    IMAGE_SAMPLE_D_CL_V3_V10	= 25252,
    IMAGE_SAMPLE_D_CL_V3_V10_gfx10	= 25253,
    IMAGE_SAMPLE_D_CL_V3_V10_gfx11	= 25254,
    IMAGE_SAMPLE_D_CL_V3_V10_gfx12	= 25255,
    IMAGE_SAMPLE_D_CL_V3_V10_nsa_gfx10	= 25256,
    IMAGE_SAMPLE_D_CL_V3_V10_nsa_gfx11	= 25257,
    IMAGE_SAMPLE_D_CL_V3_V2	= 25258,
    IMAGE_SAMPLE_D_CL_V3_V2_gfx10	= 25259,
    IMAGE_SAMPLE_D_CL_V3_V2_gfx11	= 25260,
    IMAGE_SAMPLE_D_CL_V3_V2_gfx12	= 25261,
    IMAGE_SAMPLE_D_CL_V3_V2_nsa_gfx10	= 25262,
    IMAGE_SAMPLE_D_CL_V3_V2_nsa_gfx11	= 25263,
    IMAGE_SAMPLE_D_CL_V3_V3	= 25264,
    IMAGE_SAMPLE_D_CL_V3_V3_gfx10	= 25265,
    IMAGE_SAMPLE_D_CL_V3_V3_gfx11	= 25266,
    IMAGE_SAMPLE_D_CL_V3_V3_gfx12	= 25267,
    IMAGE_SAMPLE_D_CL_V3_V3_nsa_gfx10	= 25268,
    IMAGE_SAMPLE_D_CL_V3_V3_nsa_gfx11	= 25269,
    IMAGE_SAMPLE_D_CL_V3_V4	= 25270,
    IMAGE_SAMPLE_D_CL_V3_V4_gfx10	= 25271,
    IMAGE_SAMPLE_D_CL_V3_V4_gfx11	= 25272,
    IMAGE_SAMPLE_D_CL_V3_V4_gfx12	= 25273,
    IMAGE_SAMPLE_D_CL_V3_V4_nsa_gfx10	= 25274,
    IMAGE_SAMPLE_D_CL_V3_V4_nsa_gfx11	= 25275,
    IMAGE_SAMPLE_D_CL_V3_V5	= 25276,
    IMAGE_SAMPLE_D_CL_V3_V5_gfx10	= 25277,
    IMAGE_SAMPLE_D_CL_V3_V5_gfx11	= 25278,
    IMAGE_SAMPLE_D_CL_V3_V5_gfx12	= 25279,
    IMAGE_SAMPLE_D_CL_V3_V5_nsa_gfx10	= 25280,
    IMAGE_SAMPLE_D_CL_V3_V5_nsa_gfx11	= 25281,
    IMAGE_SAMPLE_D_CL_V3_V6	= 25282,
    IMAGE_SAMPLE_D_CL_V3_V6_gfx10	= 25283,
    IMAGE_SAMPLE_D_CL_V3_V6_gfx11	= 25284,
    IMAGE_SAMPLE_D_CL_V3_V6_gfx12	= 25285,
    IMAGE_SAMPLE_D_CL_V3_V6_nsa_gfx10	= 25286,
    IMAGE_SAMPLE_D_CL_V3_V6_nsa_gfx11	= 25287,
    IMAGE_SAMPLE_D_CL_V3_V7	= 25288,
    IMAGE_SAMPLE_D_CL_V3_V7_gfx10	= 25289,
    IMAGE_SAMPLE_D_CL_V3_V7_gfx11	= 25290,
    IMAGE_SAMPLE_D_CL_V3_V7_gfx12	= 25291,
    IMAGE_SAMPLE_D_CL_V3_V7_nsa_gfx10	= 25292,
    IMAGE_SAMPLE_D_CL_V3_V7_nsa_gfx11	= 25293,
    IMAGE_SAMPLE_D_CL_V3_V8	= 25294,
    IMAGE_SAMPLE_D_CL_V3_V8_gfx10	= 25295,
    IMAGE_SAMPLE_D_CL_V3_V8_gfx11	= 25296,
    IMAGE_SAMPLE_D_CL_V3_V8_gfx12	= 25297,
    IMAGE_SAMPLE_D_CL_V3_V8_nsa_gfx10	= 25298,
    IMAGE_SAMPLE_D_CL_V3_V8_nsa_gfx11	= 25299,
    IMAGE_SAMPLE_D_CL_V3_V9	= 25300,
    IMAGE_SAMPLE_D_CL_V3_V9_gfx10	= 25301,
    IMAGE_SAMPLE_D_CL_V3_V9_gfx11	= 25302,
    IMAGE_SAMPLE_D_CL_V3_V9_gfx12	= 25303,
    IMAGE_SAMPLE_D_CL_V3_V9_nsa_gfx10	= 25304,
    IMAGE_SAMPLE_D_CL_V3_V9_nsa_gfx11	= 25305,
    IMAGE_SAMPLE_D_CL_V4_V10	= 25306,
    IMAGE_SAMPLE_D_CL_V4_V10_gfx10	= 25307,
    IMAGE_SAMPLE_D_CL_V4_V10_gfx11	= 25308,
    IMAGE_SAMPLE_D_CL_V4_V10_gfx12	= 25309,
    IMAGE_SAMPLE_D_CL_V4_V10_nsa_gfx10	= 25310,
    IMAGE_SAMPLE_D_CL_V4_V10_nsa_gfx11	= 25311,
    IMAGE_SAMPLE_D_CL_V4_V2	= 25312,
    IMAGE_SAMPLE_D_CL_V4_V2_gfx10	= 25313,
    IMAGE_SAMPLE_D_CL_V4_V2_gfx11	= 25314,
    IMAGE_SAMPLE_D_CL_V4_V2_gfx12	= 25315,
    IMAGE_SAMPLE_D_CL_V4_V2_nsa_gfx10	= 25316,
    IMAGE_SAMPLE_D_CL_V4_V2_nsa_gfx11	= 25317,
    IMAGE_SAMPLE_D_CL_V4_V3	= 25318,
    IMAGE_SAMPLE_D_CL_V4_V3_gfx10	= 25319,
    IMAGE_SAMPLE_D_CL_V4_V3_gfx11	= 25320,
    IMAGE_SAMPLE_D_CL_V4_V3_gfx12	= 25321,
    IMAGE_SAMPLE_D_CL_V4_V3_nsa_gfx10	= 25322,
    IMAGE_SAMPLE_D_CL_V4_V3_nsa_gfx11	= 25323,
    IMAGE_SAMPLE_D_CL_V4_V4	= 25324,
    IMAGE_SAMPLE_D_CL_V4_V4_gfx10	= 25325,
    IMAGE_SAMPLE_D_CL_V4_V4_gfx11	= 25326,
    IMAGE_SAMPLE_D_CL_V4_V4_gfx12	= 25327,
    IMAGE_SAMPLE_D_CL_V4_V4_nsa_gfx10	= 25328,
    IMAGE_SAMPLE_D_CL_V4_V4_nsa_gfx11	= 25329,
    IMAGE_SAMPLE_D_CL_V4_V5	= 25330,
    IMAGE_SAMPLE_D_CL_V4_V5_gfx10	= 25331,
    IMAGE_SAMPLE_D_CL_V4_V5_gfx11	= 25332,
    IMAGE_SAMPLE_D_CL_V4_V5_gfx12	= 25333,
    IMAGE_SAMPLE_D_CL_V4_V5_nsa_gfx10	= 25334,
    IMAGE_SAMPLE_D_CL_V4_V5_nsa_gfx11	= 25335,
    IMAGE_SAMPLE_D_CL_V4_V6	= 25336,
    IMAGE_SAMPLE_D_CL_V4_V6_gfx10	= 25337,
    IMAGE_SAMPLE_D_CL_V4_V6_gfx11	= 25338,
    IMAGE_SAMPLE_D_CL_V4_V6_gfx12	= 25339,
    IMAGE_SAMPLE_D_CL_V4_V6_nsa_gfx10	= 25340,
    IMAGE_SAMPLE_D_CL_V4_V6_nsa_gfx11	= 25341,
    IMAGE_SAMPLE_D_CL_V4_V7	= 25342,
    IMAGE_SAMPLE_D_CL_V4_V7_gfx10	= 25343,
    IMAGE_SAMPLE_D_CL_V4_V7_gfx11	= 25344,
    IMAGE_SAMPLE_D_CL_V4_V7_gfx12	= 25345,
    IMAGE_SAMPLE_D_CL_V4_V7_nsa_gfx10	= 25346,
    IMAGE_SAMPLE_D_CL_V4_V7_nsa_gfx11	= 25347,
    IMAGE_SAMPLE_D_CL_V4_V8	= 25348,
    IMAGE_SAMPLE_D_CL_V4_V8_gfx10	= 25349,
    IMAGE_SAMPLE_D_CL_V4_V8_gfx11	= 25350,
    IMAGE_SAMPLE_D_CL_V4_V8_gfx12	= 25351,
    IMAGE_SAMPLE_D_CL_V4_V8_nsa_gfx10	= 25352,
    IMAGE_SAMPLE_D_CL_V4_V8_nsa_gfx11	= 25353,
    IMAGE_SAMPLE_D_CL_V4_V9	= 25354,
    IMAGE_SAMPLE_D_CL_V4_V9_gfx10	= 25355,
    IMAGE_SAMPLE_D_CL_V4_V9_gfx11	= 25356,
    IMAGE_SAMPLE_D_CL_V4_V9_gfx12	= 25357,
    IMAGE_SAMPLE_D_CL_V4_V9_nsa_gfx10	= 25358,
    IMAGE_SAMPLE_D_CL_V4_V9_nsa_gfx11	= 25359,
    IMAGE_SAMPLE_D_CL_V5_V10	= 25360,
    IMAGE_SAMPLE_D_CL_V5_V10_gfx10	= 25361,
    IMAGE_SAMPLE_D_CL_V5_V10_gfx11	= 25362,
    IMAGE_SAMPLE_D_CL_V5_V10_gfx12	= 25363,
    IMAGE_SAMPLE_D_CL_V5_V10_nsa_gfx10	= 25364,
    IMAGE_SAMPLE_D_CL_V5_V10_nsa_gfx11	= 25365,
    IMAGE_SAMPLE_D_CL_V5_V2	= 25366,
    IMAGE_SAMPLE_D_CL_V5_V2_gfx10	= 25367,
    IMAGE_SAMPLE_D_CL_V5_V2_gfx11	= 25368,
    IMAGE_SAMPLE_D_CL_V5_V2_gfx12	= 25369,
    IMAGE_SAMPLE_D_CL_V5_V2_nsa_gfx10	= 25370,
    IMAGE_SAMPLE_D_CL_V5_V2_nsa_gfx11	= 25371,
    IMAGE_SAMPLE_D_CL_V5_V3	= 25372,
    IMAGE_SAMPLE_D_CL_V5_V3_gfx10	= 25373,
    IMAGE_SAMPLE_D_CL_V5_V3_gfx11	= 25374,
    IMAGE_SAMPLE_D_CL_V5_V3_gfx12	= 25375,
    IMAGE_SAMPLE_D_CL_V5_V3_nsa_gfx10	= 25376,
    IMAGE_SAMPLE_D_CL_V5_V3_nsa_gfx11	= 25377,
    IMAGE_SAMPLE_D_CL_V5_V4	= 25378,
    IMAGE_SAMPLE_D_CL_V5_V4_gfx10	= 25379,
    IMAGE_SAMPLE_D_CL_V5_V4_gfx11	= 25380,
    IMAGE_SAMPLE_D_CL_V5_V4_gfx12	= 25381,
    IMAGE_SAMPLE_D_CL_V5_V4_nsa_gfx10	= 25382,
    IMAGE_SAMPLE_D_CL_V5_V4_nsa_gfx11	= 25383,
    IMAGE_SAMPLE_D_CL_V5_V5	= 25384,
    IMAGE_SAMPLE_D_CL_V5_V5_gfx10	= 25385,
    IMAGE_SAMPLE_D_CL_V5_V5_gfx11	= 25386,
    IMAGE_SAMPLE_D_CL_V5_V5_gfx12	= 25387,
    IMAGE_SAMPLE_D_CL_V5_V5_nsa_gfx10	= 25388,
    IMAGE_SAMPLE_D_CL_V5_V5_nsa_gfx11	= 25389,
    IMAGE_SAMPLE_D_CL_V5_V6	= 25390,
    IMAGE_SAMPLE_D_CL_V5_V6_gfx10	= 25391,
    IMAGE_SAMPLE_D_CL_V5_V6_gfx11	= 25392,
    IMAGE_SAMPLE_D_CL_V5_V6_gfx12	= 25393,
    IMAGE_SAMPLE_D_CL_V5_V6_nsa_gfx10	= 25394,
    IMAGE_SAMPLE_D_CL_V5_V6_nsa_gfx11	= 25395,
    IMAGE_SAMPLE_D_CL_V5_V7	= 25396,
    IMAGE_SAMPLE_D_CL_V5_V7_gfx10	= 25397,
    IMAGE_SAMPLE_D_CL_V5_V7_gfx11	= 25398,
    IMAGE_SAMPLE_D_CL_V5_V7_gfx12	= 25399,
    IMAGE_SAMPLE_D_CL_V5_V7_nsa_gfx10	= 25400,
    IMAGE_SAMPLE_D_CL_V5_V7_nsa_gfx11	= 25401,
    IMAGE_SAMPLE_D_CL_V5_V8	= 25402,
    IMAGE_SAMPLE_D_CL_V5_V8_gfx10	= 25403,
    IMAGE_SAMPLE_D_CL_V5_V8_gfx11	= 25404,
    IMAGE_SAMPLE_D_CL_V5_V8_gfx12	= 25405,
    IMAGE_SAMPLE_D_CL_V5_V8_nsa_gfx10	= 25406,
    IMAGE_SAMPLE_D_CL_V5_V8_nsa_gfx11	= 25407,
    IMAGE_SAMPLE_D_CL_V5_V9	= 25408,
    IMAGE_SAMPLE_D_CL_V5_V9_gfx10	= 25409,
    IMAGE_SAMPLE_D_CL_V5_V9_gfx11	= 25410,
    IMAGE_SAMPLE_D_CL_V5_V9_gfx12	= 25411,
    IMAGE_SAMPLE_D_CL_V5_V9_nsa_gfx10	= 25412,
    IMAGE_SAMPLE_D_CL_V5_V9_nsa_gfx11	= 25413,
    IMAGE_SAMPLE_D_G16_V1_V2	= 25414,
    IMAGE_SAMPLE_D_G16_V1_V2_gfx10	= 25415,
    IMAGE_SAMPLE_D_G16_V1_V2_gfx11	= 25416,
    IMAGE_SAMPLE_D_G16_V1_V2_gfx12	= 25417,
    IMAGE_SAMPLE_D_G16_V1_V2_nsa_gfx10	= 25418,
    IMAGE_SAMPLE_D_G16_V1_V2_nsa_gfx11	= 25419,
    IMAGE_SAMPLE_D_G16_V1_V3	= 25420,
    IMAGE_SAMPLE_D_G16_V1_V3_gfx10	= 25421,
    IMAGE_SAMPLE_D_G16_V1_V3_gfx11	= 25422,
    IMAGE_SAMPLE_D_G16_V1_V3_gfx12	= 25423,
    IMAGE_SAMPLE_D_G16_V1_V3_nsa_gfx10	= 25424,
    IMAGE_SAMPLE_D_G16_V1_V3_nsa_gfx11	= 25425,
    IMAGE_SAMPLE_D_G16_V1_V4	= 25426,
    IMAGE_SAMPLE_D_G16_V1_V4_gfx10	= 25427,
    IMAGE_SAMPLE_D_G16_V1_V4_gfx11	= 25428,
    IMAGE_SAMPLE_D_G16_V1_V4_gfx12	= 25429,
    IMAGE_SAMPLE_D_G16_V1_V4_nsa_gfx10	= 25430,
    IMAGE_SAMPLE_D_G16_V1_V4_nsa_gfx11	= 25431,
    IMAGE_SAMPLE_D_G16_V1_V5	= 25432,
    IMAGE_SAMPLE_D_G16_V1_V5_gfx10	= 25433,
    IMAGE_SAMPLE_D_G16_V1_V5_gfx11	= 25434,
    IMAGE_SAMPLE_D_G16_V1_V5_gfx12	= 25435,
    IMAGE_SAMPLE_D_G16_V1_V5_nsa_gfx10	= 25436,
    IMAGE_SAMPLE_D_G16_V1_V5_nsa_gfx11	= 25437,
    IMAGE_SAMPLE_D_G16_V1_V6	= 25438,
    IMAGE_SAMPLE_D_G16_V1_V6_gfx10	= 25439,
    IMAGE_SAMPLE_D_G16_V1_V6_gfx11	= 25440,
    IMAGE_SAMPLE_D_G16_V1_V6_gfx12	= 25441,
    IMAGE_SAMPLE_D_G16_V1_V6_nsa_gfx10	= 25442,
    IMAGE_SAMPLE_D_G16_V1_V6_nsa_gfx11	= 25443,
    IMAGE_SAMPLE_D_G16_V1_V7	= 25444,
    IMAGE_SAMPLE_D_G16_V1_V7_gfx10	= 25445,
    IMAGE_SAMPLE_D_G16_V1_V7_gfx11	= 25446,
    IMAGE_SAMPLE_D_G16_V1_V7_gfx12	= 25447,
    IMAGE_SAMPLE_D_G16_V1_V7_nsa_gfx10	= 25448,
    IMAGE_SAMPLE_D_G16_V1_V7_nsa_gfx11	= 25449,
    IMAGE_SAMPLE_D_G16_V1_V8	= 25450,
    IMAGE_SAMPLE_D_G16_V1_V8_gfx10	= 25451,
    IMAGE_SAMPLE_D_G16_V1_V8_gfx11	= 25452,
    IMAGE_SAMPLE_D_G16_V2_V2	= 25453,
    IMAGE_SAMPLE_D_G16_V2_V2_gfx10	= 25454,
    IMAGE_SAMPLE_D_G16_V2_V2_gfx11	= 25455,
    IMAGE_SAMPLE_D_G16_V2_V2_gfx12	= 25456,
    IMAGE_SAMPLE_D_G16_V2_V2_nsa_gfx10	= 25457,
    IMAGE_SAMPLE_D_G16_V2_V2_nsa_gfx11	= 25458,
    IMAGE_SAMPLE_D_G16_V2_V3	= 25459,
    IMAGE_SAMPLE_D_G16_V2_V3_gfx10	= 25460,
    IMAGE_SAMPLE_D_G16_V2_V3_gfx11	= 25461,
    IMAGE_SAMPLE_D_G16_V2_V3_gfx12	= 25462,
    IMAGE_SAMPLE_D_G16_V2_V3_nsa_gfx10	= 25463,
    IMAGE_SAMPLE_D_G16_V2_V3_nsa_gfx11	= 25464,
    IMAGE_SAMPLE_D_G16_V2_V4	= 25465,
    IMAGE_SAMPLE_D_G16_V2_V4_gfx10	= 25466,
    IMAGE_SAMPLE_D_G16_V2_V4_gfx11	= 25467,
    IMAGE_SAMPLE_D_G16_V2_V4_gfx12	= 25468,
    IMAGE_SAMPLE_D_G16_V2_V4_nsa_gfx10	= 25469,
    IMAGE_SAMPLE_D_G16_V2_V4_nsa_gfx11	= 25470,
    IMAGE_SAMPLE_D_G16_V2_V5	= 25471,
    IMAGE_SAMPLE_D_G16_V2_V5_gfx10	= 25472,
    IMAGE_SAMPLE_D_G16_V2_V5_gfx11	= 25473,
    IMAGE_SAMPLE_D_G16_V2_V5_gfx12	= 25474,
    IMAGE_SAMPLE_D_G16_V2_V5_nsa_gfx10	= 25475,
    IMAGE_SAMPLE_D_G16_V2_V5_nsa_gfx11	= 25476,
    IMAGE_SAMPLE_D_G16_V2_V6	= 25477,
    IMAGE_SAMPLE_D_G16_V2_V6_gfx10	= 25478,
    IMAGE_SAMPLE_D_G16_V2_V6_gfx11	= 25479,
    IMAGE_SAMPLE_D_G16_V2_V6_gfx12	= 25480,
    IMAGE_SAMPLE_D_G16_V2_V6_nsa_gfx10	= 25481,
    IMAGE_SAMPLE_D_G16_V2_V6_nsa_gfx11	= 25482,
    IMAGE_SAMPLE_D_G16_V2_V7	= 25483,
    IMAGE_SAMPLE_D_G16_V2_V7_gfx10	= 25484,
    IMAGE_SAMPLE_D_G16_V2_V7_gfx11	= 25485,
    IMAGE_SAMPLE_D_G16_V2_V7_gfx12	= 25486,
    IMAGE_SAMPLE_D_G16_V2_V7_nsa_gfx10	= 25487,
    IMAGE_SAMPLE_D_G16_V2_V7_nsa_gfx11	= 25488,
    IMAGE_SAMPLE_D_G16_V2_V8	= 25489,
    IMAGE_SAMPLE_D_G16_V2_V8_gfx10	= 25490,
    IMAGE_SAMPLE_D_G16_V2_V8_gfx11	= 25491,
    IMAGE_SAMPLE_D_G16_V3_V2	= 25492,
    IMAGE_SAMPLE_D_G16_V3_V2_gfx10	= 25493,
    IMAGE_SAMPLE_D_G16_V3_V2_gfx11	= 25494,
    IMAGE_SAMPLE_D_G16_V3_V2_gfx12	= 25495,
    IMAGE_SAMPLE_D_G16_V3_V2_nsa_gfx10	= 25496,
    IMAGE_SAMPLE_D_G16_V3_V2_nsa_gfx11	= 25497,
    IMAGE_SAMPLE_D_G16_V3_V3	= 25498,
    IMAGE_SAMPLE_D_G16_V3_V3_gfx10	= 25499,
    IMAGE_SAMPLE_D_G16_V3_V3_gfx11	= 25500,
    IMAGE_SAMPLE_D_G16_V3_V3_gfx12	= 25501,
    IMAGE_SAMPLE_D_G16_V3_V3_nsa_gfx10	= 25502,
    IMAGE_SAMPLE_D_G16_V3_V3_nsa_gfx11	= 25503,
    IMAGE_SAMPLE_D_G16_V3_V4	= 25504,
    IMAGE_SAMPLE_D_G16_V3_V4_gfx10	= 25505,
    IMAGE_SAMPLE_D_G16_V3_V4_gfx11	= 25506,
    IMAGE_SAMPLE_D_G16_V3_V4_gfx12	= 25507,
    IMAGE_SAMPLE_D_G16_V3_V4_nsa_gfx10	= 25508,
    IMAGE_SAMPLE_D_G16_V3_V4_nsa_gfx11	= 25509,
    IMAGE_SAMPLE_D_G16_V3_V5	= 25510,
    IMAGE_SAMPLE_D_G16_V3_V5_gfx10	= 25511,
    IMAGE_SAMPLE_D_G16_V3_V5_gfx11	= 25512,
    IMAGE_SAMPLE_D_G16_V3_V5_gfx12	= 25513,
    IMAGE_SAMPLE_D_G16_V3_V5_nsa_gfx10	= 25514,
    IMAGE_SAMPLE_D_G16_V3_V5_nsa_gfx11	= 25515,
    IMAGE_SAMPLE_D_G16_V3_V6	= 25516,
    IMAGE_SAMPLE_D_G16_V3_V6_gfx10	= 25517,
    IMAGE_SAMPLE_D_G16_V3_V6_gfx11	= 25518,
    IMAGE_SAMPLE_D_G16_V3_V6_gfx12	= 25519,
    IMAGE_SAMPLE_D_G16_V3_V6_nsa_gfx10	= 25520,
    IMAGE_SAMPLE_D_G16_V3_V6_nsa_gfx11	= 25521,
    IMAGE_SAMPLE_D_G16_V3_V7	= 25522,
    IMAGE_SAMPLE_D_G16_V3_V7_gfx10	= 25523,
    IMAGE_SAMPLE_D_G16_V3_V7_gfx11	= 25524,
    IMAGE_SAMPLE_D_G16_V3_V7_gfx12	= 25525,
    IMAGE_SAMPLE_D_G16_V3_V7_nsa_gfx10	= 25526,
    IMAGE_SAMPLE_D_G16_V3_V7_nsa_gfx11	= 25527,
    IMAGE_SAMPLE_D_G16_V3_V8	= 25528,
    IMAGE_SAMPLE_D_G16_V3_V8_gfx10	= 25529,
    IMAGE_SAMPLE_D_G16_V3_V8_gfx11	= 25530,
    IMAGE_SAMPLE_D_G16_V4_V2	= 25531,
    IMAGE_SAMPLE_D_G16_V4_V2_gfx10	= 25532,
    IMAGE_SAMPLE_D_G16_V4_V2_gfx11	= 25533,
    IMAGE_SAMPLE_D_G16_V4_V2_gfx12	= 25534,
    IMAGE_SAMPLE_D_G16_V4_V2_nsa_gfx10	= 25535,
    IMAGE_SAMPLE_D_G16_V4_V2_nsa_gfx11	= 25536,
    IMAGE_SAMPLE_D_G16_V4_V3	= 25537,
    IMAGE_SAMPLE_D_G16_V4_V3_gfx10	= 25538,
    IMAGE_SAMPLE_D_G16_V4_V3_gfx11	= 25539,
    IMAGE_SAMPLE_D_G16_V4_V3_gfx12	= 25540,
    IMAGE_SAMPLE_D_G16_V4_V3_nsa_gfx10	= 25541,
    IMAGE_SAMPLE_D_G16_V4_V3_nsa_gfx11	= 25542,
    IMAGE_SAMPLE_D_G16_V4_V4	= 25543,
    IMAGE_SAMPLE_D_G16_V4_V4_gfx10	= 25544,
    IMAGE_SAMPLE_D_G16_V4_V4_gfx11	= 25545,
    IMAGE_SAMPLE_D_G16_V4_V4_gfx12	= 25546,
    IMAGE_SAMPLE_D_G16_V4_V4_nsa_gfx10	= 25547,
    IMAGE_SAMPLE_D_G16_V4_V4_nsa_gfx11	= 25548,
    IMAGE_SAMPLE_D_G16_V4_V5	= 25549,
    IMAGE_SAMPLE_D_G16_V4_V5_gfx10	= 25550,
    IMAGE_SAMPLE_D_G16_V4_V5_gfx11	= 25551,
    IMAGE_SAMPLE_D_G16_V4_V5_gfx12	= 25552,
    IMAGE_SAMPLE_D_G16_V4_V5_nsa_gfx10	= 25553,
    IMAGE_SAMPLE_D_G16_V4_V5_nsa_gfx11	= 25554,
    IMAGE_SAMPLE_D_G16_V4_V6	= 25555,
    IMAGE_SAMPLE_D_G16_V4_V6_gfx10	= 25556,
    IMAGE_SAMPLE_D_G16_V4_V6_gfx11	= 25557,
    IMAGE_SAMPLE_D_G16_V4_V6_gfx12	= 25558,
    IMAGE_SAMPLE_D_G16_V4_V6_nsa_gfx10	= 25559,
    IMAGE_SAMPLE_D_G16_V4_V6_nsa_gfx11	= 25560,
    IMAGE_SAMPLE_D_G16_V4_V7	= 25561,
    IMAGE_SAMPLE_D_G16_V4_V7_gfx10	= 25562,
    IMAGE_SAMPLE_D_G16_V4_V7_gfx11	= 25563,
    IMAGE_SAMPLE_D_G16_V4_V7_gfx12	= 25564,
    IMAGE_SAMPLE_D_G16_V4_V7_nsa_gfx10	= 25565,
    IMAGE_SAMPLE_D_G16_V4_V7_nsa_gfx11	= 25566,
    IMAGE_SAMPLE_D_G16_V4_V8	= 25567,
    IMAGE_SAMPLE_D_G16_V4_V8_gfx10	= 25568,
    IMAGE_SAMPLE_D_G16_V4_V8_gfx11	= 25569,
    IMAGE_SAMPLE_D_G16_V5_V2	= 25570,
    IMAGE_SAMPLE_D_G16_V5_V2_gfx10	= 25571,
    IMAGE_SAMPLE_D_G16_V5_V2_gfx11	= 25572,
    IMAGE_SAMPLE_D_G16_V5_V2_gfx12	= 25573,
    IMAGE_SAMPLE_D_G16_V5_V2_nsa_gfx10	= 25574,
    IMAGE_SAMPLE_D_G16_V5_V2_nsa_gfx11	= 25575,
    IMAGE_SAMPLE_D_G16_V5_V3	= 25576,
    IMAGE_SAMPLE_D_G16_V5_V3_gfx10	= 25577,
    IMAGE_SAMPLE_D_G16_V5_V3_gfx11	= 25578,
    IMAGE_SAMPLE_D_G16_V5_V3_gfx12	= 25579,
    IMAGE_SAMPLE_D_G16_V5_V3_nsa_gfx10	= 25580,
    IMAGE_SAMPLE_D_G16_V5_V3_nsa_gfx11	= 25581,
    IMAGE_SAMPLE_D_G16_V5_V4	= 25582,
    IMAGE_SAMPLE_D_G16_V5_V4_gfx10	= 25583,
    IMAGE_SAMPLE_D_G16_V5_V4_gfx11	= 25584,
    IMAGE_SAMPLE_D_G16_V5_V4_gfx12	= 25585,
    IMAGE_SAMPLE_D_G16_V5_V4_nsa_gfx10	= 25586,
    IMAGE_SAMPLE_D_G16_V5_V4_nsa_gfx11	= 25587,
    IMAGE_SAMPLE_D_G16_V5_V5	= 25588,
    IMAGE_SAMPLE_D_G16_V5_V5_gfx10	= 25589,
    IMAGE_SAMPLE_D_G16_V5_V5_gfx11	= 25590,
    IMAGE_SAMPLE_D_G16_V5_V5_gfx12	= 25591,
    IMAGE_SAMPLE_D_G16_V5_V5_nsa_gfx10	= 25592,
    IMAGE_SAMPLE_D_G16_V5_V5_nsa_gfx11	= 25593,
    IMAGE_SAMPLE_D_G16_V5_V6	= 25594,
    IMAGE_SAMPLE_D_G16_V5_V6_gfx10	= 25595,
    IMAGE_SAMPLE_D_G16_V5_V6_gfx11	= 25596,
    IMAGE_SAMPLE_D_G16_V5_V6_gfx12	= 25597,
    IMAGE_SAMPLE_D_G16_V5_V6_nsa_gfx10	= 25598,
    IMAGE_SAMPLE_D_G16_V5_V6_nsa_gfx11	= 25599,
    IMAGE_SAMPLE_D_G16_V5_V7	= 25600,
    IMAGE_SAMPLE_D_G16_V5_V7_gfx10	= 25601,
    IMAGE_SAMPLE_D_G16_V5_V7_gfx11	= 25602,
    IMAGE_SAMPLE_D_G16_V5_V7_gfx12	= 25603,
    IMAGE_SAMPLE_D_G16_V5_V7_nsa_gfx10	= 25604,
    IMAGE_SAMPLE_D_G16_V5_V7_nsa_gfx11	= 25605,
    IMAGE_SAMPLE_D_G16_V5_V8	= 25606,
    IMAGE_SAMPLE_D_G16_V5_V8_gfx10	= 25607,
    IMAGE_SAMPLE_D_G16_V5_V8_gfx11	= 25608,
    IMAGE_SAMPLE_D_O_G16_V1_V3	= 25609,
    IMAGE_SAMPLE_D_O_G16_V1_V3_gfx10	= 25610,
    IMAGE_SAMPLE_D_O_G16_V1_V3_gfx11	= 25611,
    IMAGE_SAMPLE_D_O_G16_V1_V3_gfx12	= 25612,
    IMAGE_SAMPLE_D_O_G16_V1_V3_nsa_gfx10	= 25613,
    IMAGE_SAMPLE_D_O_G16_V1_V3_nsa_gfx11	= 25614,
    IMAGE_SAMPLE_D_O_G16_V1_V4	= 25615,
    IMAGE_SAMPLE_D_O_G16_V1_V4_gfx10	= 25616,
    IMAGE_SAMPLE_D_O_G16_V1_V4_gfx11	= 25617,
    IMAGE_SAMPLE_D_O_G16_V1_V4_gfx12	= 25618,
    IMAGE_SAMPLE_D_O_G16_V1_V4_nsa_gfx10	= 25619,
    IMAGE_SAMPLE_D_O_G16_V1_V4_nsa_gfx11	= 25620,
    IMAGE_SAMPLE_D_O_G16_V1_V5	= 25621,
    IMAGE_SAMPLE_D_O_G16_V1_V5_gfx10	= 25622,
    IMAGE_SAMPLE_D_O_G16_V1_V5_gfx11	= 25623,
    IMAGE_SAMPLE_D_O_G16_V1_V5_gfx12	= 25624,
    IMAGE_SAMPLE_D_O_G16_V1_V5_nsa_gfx10	= 25625,
    IMAGE_SAMPLE_D_O_G16_V1_V5_nsa_gfx11	= 25626,
    IMAGE_SAMPLE_D_O_G16_V1_V6	= 25627,
    IMAGE_SAMPLE_D_O_G16_V1_V6_gfx10	= 25628,
    IMAGE_SAMPLE_D_O_G16_V1_V6_gfx11	= 25629,
    IMAGE_SAMPLE_D_O_G16_V1_V6_gfx12	= 25630,
    IMAGE_SAMPLE_D_O_G16_V1_V6_nsa_gfx10	= 25631,
    IMAGE_SAMPLE_D_O_G16_V1_V6_nsa_gfx11	= 25632,
    IMAGE_SAMPLE_D_O_G16_V1_V7	= 25633,
    IMAGE_SAMPLE_D_O_G16_V1_V7_gfx10	= 25634,
    IMAGE_SAMPLE_D_O_G16_V1_V7_gfx11	= 25635,
    IMAGE_SAMPLE_D_O_G16_V1_V7_gfx12	= 25636,
    IMAGE_SAMPLE_D_O_G16_V1_V7_nsa_gfx10	= 25637,
    IMAGE_SAMPLE_D_O_G16_V1_V7_nsa_gfx11	= 25638,
    IMAGE_SAMPLE_D_O_G16_V1_V8	= 25639,
    IMAGE_SAMPLE_D_O_G16_V1_V8_gfx10	= 25640,
    IMAGE_SAMPLE_D_O_G16_V1_V8_gfx11	= 25641,
    IMAGE_SAMPLE_D_O_G16_V1_V8_gfx12	= 25642,
    IMAGE_SAMPLE_D_O_G16_V1_V8_nsa_gfx10	= 25643,
    IMAGE_SAMPLE_D_O_G16_V1_V8_nsa_gfx11	= 25644,
    IMAGE_SAMPLE_D_O_G16_V2_V3	= 25645,
    IMAGE_SAMPLE_D_O_G16_V2_V3_gfx10	= 25646,
    IMAGE_SAMPLE_D_O_G16_V2_V3_gfx11	= 25647,
    IMAGE_SAMPLE_D_O_G16_V2_V3_gfx12	= 25648,
    IMAGE_SAMPLE_D_O_G16_V2_V3_nsa_gfx10	= 25649,
    IMAGE_SAMPLE_D_O_G16_V2_V3_nsa_gfx11	= 25650,
    IMAGE_SAMPLE_D_O_G16_V2_V4	= 25651,
    IMAGE_SAMPLE_D_O_G16_V2_V4_gfx10	= 25652,
    IMAGE_SAMPLE_D_O_G16_V2_V4_gfx11	= 25653,
    IMAGE_SAMPLE_D_O_G16_V2_V4_gfx12	= 25654,
    IMAGE_SAMPLE_D_O_G16_V2_V4_nsa_gfx10	= 25655,
    IMAGE_SAMPLE_D_O_G16_V2_V4_nsa_gfx11	= 25656,
    IMAGE_SAMPLE_D_O_G16_V2_V5	= 25657,
    IMAGE_SAMPLE_D_O_G16_V2_V5_gfx10	= 25658,
    IMAGE_SAMPLE_D_O_G16_V2_V5_gfx11	= 25659,
    IMAGE_SAMPLE_D_O_G16_V2_V5_gfx12	= 25660,
    IMAGE_SAMPLE_D_O_G16_V2_V5_nsa_gfx10	= 25661,
    IMAGE_SAMPLE_D_O_G16_V2_V5_nsa_gfx11	= 25662,
    IMAGE_SAMPLE_D_O_G16_V2_V6	= 25663,
    IMAGE_SAMPLE_D_O_G16_V2_V6_gfx10	= 25664,
    IMAGE_SAMPLE_D_O_G16_V2_V6_gfx11	= 25665,
    IMAGE_SAMPLE_D_O_G16_V2_V6_gfx12	= 25666,
    IMAGE_SAMPLE_D_O_G16_V2_V6_nsa_gfx10	= 25667,
    IMAGE_SAMPLE_D_O_G16_V2_V6_nsa_gfx11	= 25668,
    IMAGE_SAMPLE_D_O_G16_V2_V7	= 25669,
    IMAGE_SAMPLE_D_O_G16_V2_V7_gfx10	= 25670,
    IMAGE_SAMPLE_D_O_G16_V2_V7_gfx11	= 25671,
    IMAGE_SAMPLE_D_O_G16_V2_V7_gfx12	= 25672,
    IMAGE_SAMPLE_D_O_G16_V2_V7_nsa_gfx10	= 25673,
    IMAGE_SAMPLE_D_O_G16_V2_V7_nsa_gfx11	= 25674,
    IMAGE_SAMPLE_D_O_G16_V2_V8	= 25675,
    IMAGE_SAMPLE_D_O_G16_V2_V8_gfx10	= 25676,
    IMAGE_SAMPLE_D_O_G16_V2_V8_gfx11	= 25677,
    IMAGE_SAMPLE_D_O_G16_V2_V8_gfx12	= 25678,
    IMAGE_SAMPLE_D_O_G16_V2_V8_nsa_gfx10	= 25679,
    IMAGE_SAMPLE_D_O_G16_V2_V8_nsa_gfx11	= 25680,
    IMAGE_SAMPLE_D_O_G16_V3_V3	= 25681,
    IMAGE_SAMPLE_D_O_G16_V3_V3_gfx10	= 25682,
    IMAGE_SAMPLE_D_O_G16_V3_V3_gfx11	= 25683,
    IMAGE_SAMPLE_D_O_G16_V3_V3_gfx12	= 25684,
    IMAGE_SAMPLE_D_O_G16_V3_V3_nsa_gfx10	= 25685,
    IMAGE_SAMPLE_D_O_G16_V3_V3_nsa_gfx11	= 25686,
    IMAGE_SAMPLE_D_O_G16_V3_V4	= 25687,
    IMAGE_SAMPLE_D_O_G16_V3_V4_gfx10	= 25688,
    IMAGE_SAMPLE_D_O_G16_V3_V4_gfx11	= 25689,
    IMAGE_SAMPLE_D_O_G16_V3_V4_gfx12	= 25690,
    IMAGE_SAMPLE_D_O_G16_V3_V4_nsa_gfx10	= 25691,
    IMAGE_SAMPLE_D_O_G16_V3_V4_nsa_gfx11	= 25692,
    IMAGE_SAMPLE_D_O_G16_V3_V5	= 25693,
    IMAGE_SAMPLE_D_O_G16_V3_V5_gfx10	= 25694,
    IMAGE_SAMPLE_D_O_G16_V3_V5_gfx11	= 25695,
    IMAGE_SAMPLE_D_O_G16_V3_V5_gfx12	= 25696,
    IMAGE_SAMPLE_D_O_G16_V3_V5_nsa_gfx10	= 25697,
    IMAGE_SAMPLE_D_O_G16_V3_V5_nsa_gfx11	= 25698,
    IMAGE_SAMPLE_D_O_G16_V3_V6	= 25699,
    IMAGE_SAMPLE_D_O_G16_V3_V6_gfx10	= 25700,
    IMAGE_SAMPLE_D_O_G16_V3_V6_gfx11	= 25701,
    IMAGE_SAMPLE_D_O_G16_V3_V6_gfx12	= 25702,
    IMAGE_SAMPLE_D_O_G16_V3_V6_nsa_gfx10	= 25703,
    IMAGE_SAMPLE_D_O_G16_V3_V6_nsa_gfx11	= 25704,
    IMAGE_SAMPLE_D_O_G16_V3_V7	= 25705,
    IMAGE_SAMPLE_D_O_G16_V3_V7_gfx10	= 25706,
    IMAGE_SAMPLE_D_O_G16_V3_V7_gfx11	= 25707,
    IMAGE_SAMPLE_D_O_G16_V3_V7_gfx12	= 25708,
    IMAGE_SAMPLE_D_O_G16_V3_V7_nsa_gfx10	= 25709,
    IMAGE_SAMPLE_D_O_G16_V3_V7_nsa_gfx11	= 25710,
    IMAGE_SAMPLE_D_O_G16_V3_V8	= 25711,
    IMAGE_SAMPLE_D_O_G16_V3_V8_gfx10	= 25712,
    IMAGE_SAMPLE_D_O_G16_V3_V8_gfx11	= 25713,
    IMAGE_SAMPLE_D_O_G16_V3_V8_gfx12	= 25714,
    IMAGE_SAMPLE_D_O_G16_V3_V8_nsa_gfx10	= 25715,
    IMAGE_SAMPLE_D_O_G16_V3_V8_nsa_gfx11	= 25716,
    IMAGE_SAMPLE_D_O_G16_V4_V3	= 25717,
    IMAGE_SAMPLE_D_O_G16_V4_V3_gfx10	= 25718,
    IMAGE_SAMPLE_D_O_G16_V4_V3_gfx11	= 25719,
    IMAGE_SAMPLE_D_O_G16_V4_V3_gfx12	= 25720,
    IMAGE_SAMPLE_D_O_G16_V4_V3_nsa_gfx10	= 25721,
    IMAGE_SAMPLE_D_O_G16_V4_V3_nsa_gfx11	= 25722,
    IMAGE_SAMPLE_D_O_G16_V4_V4	= 25723,
    IMAGE_SAMPLE_D_O_G16_V4_V4_gfx10	= 25724,
    IMAGE_SAMPLE_D_O_G16_V4_V4_gfx11	= 25725,
    IMAGE_SAMPLE_D_O_G16_V4_V4_gfx12	= 25726,
    IMAGE_SAMPLE_D_O_G16_V4_V4_nsa_gfx10	= 25727,
    IMAGE_SAMPLE_D_O_G16_V4_V4_nsa_gfx11	= 25728,
    IMAGE_SAMPLE_D_O_G16_V4_V5	= 25729,
    IMAGE_SAMPLE_D_O_G16_V4_V5_gfx10	= 25730,
    IMAGE_SAMPLE_D_O_G16_V4_V5_gfx11	= 25731,
    IMAGE_SAMPLE_D_O_G16_V4_V5_gfx12	= 25732,
    IMAGE_SAMPLE_D_O_G16_V4_V5_nsa_gfx10	= 25733,
    IMAGE_SAMPLE_D_O_G16_V4_V5_nsa_gfx11	= 25734,
    IMAGE_SAMPLE_D_O_G16_V4_V6	= 25735,
    IMAGE_SAMPLE_D_O_G16_V4_V6_gfx10	= 25736,
    IMAGE_SAMPLE_D_O_G16_V4_V6_gfx11	= 25737,
    IMAGE_SAMPLE_D_O_G16_V4_V6_gfx12	= 25738,
    IMAGE_SAMPLE_D_O_G16_V4_V6_nsa_gfx10	= 25739,
    IMAGE_SAMPLE_D_O_G16_V4_V6_nsa_gfx11	= 25740,
    IMAGE_SAMPLE_D_O_G16_V4_V7	= 25741,
    IMAGE_SAMPLE_D_O_G16_V4_V7_gfx10	= 25742,
    IMAGE_SAMPLE_D_O_G16_V4_V7_gfx11	= 25743,
    IMAGE_SAMPLE_D_O_G16_V4_V7_gfx12	= 25744,
    IMAGE_SAMPLE_D_O_G16_V4_V7_nsa_gfx10	= 25745,
    IMAGE_SAMPLE_D_O_G16_V4_V7_nsa_gfx11	= 25746,
    IMAGE_SAMPLE_D_O_G16_V4_V8	= 25747,
    IMAGE_SAMPLE_D_O_G16_V4_V8_gfx10	= 25748,
    IMAGE_SAMPLE_D_O_G16_V4_V8_gfx11	= 25749,
    IMAGE_SAMPLE_D_O_G16_V4_V8_gfx12	= 25750,
    IMAGE_SAMPLE_D_O_G16_V4_V8_nsa_gfx10	= 25751,
    IMAGE_SAMPLE_D_O_G16_V4_V8_nsa_gfx11	= 25752,
    IMAGE_SAMPLE_D_O_G16_V5_V3	= 25753,
    IMAGE_SAMPLE_D_O_G16_V5_V3_gfx10	= 25754,
    IMAGE_SAMPLE_D_O_G16_V5_V3_gfx11	= 25755,
    IMAGE_SAMPLE_D_O_G16_V5_V3_gfx12	= 25756,
    IMAGE_SAMPLE_D_O_G16_V5_V3_nsa_gfx10	= 25757,
    IMAGE_SAMPLE_D_O_G16_V5_V3_nsa_gfx11	= 25758,
    IMAGE_SAMPLE_D_O_G16_V5_V4	= 25759,
    IMAGE_SAMPLE_D_O_G16_V5_V4_gfx10	= 25760,
    IMAGE_SAMPLE_D_O_G16_V5_V4_gfx11	= 25761,
    IMAGE_SAMPLE_D_O_G16_V5_V4_gfx12	= 25762,
    IMAGE_SAMPLE_D_O_G16_V5_V4_nsa_gfx10	= 25763,
    IMAGE_SAMPLE_D_O_G16_V5_V4_nsa_gfx11	= 25764,
    IMAGE_SAMPLE_D_O_G16_V5_V5	= 25765,
    IMAGE_SAMPLE_D_O_G16_V5_V5_gfx10	= 25766,
    IMAGE_SAMPLE_D_O_G16_V5_V5_gfx11	= 25767,
    IMAGE_SAMPLE_D_O_G16_V5_V5_gfx12	= 25768,
    IMAGE_SAMPLE_D_O_G16_V5_V5_nsa_gfx10	= 25769,
    IMAGE_SAMPLE_D_O_G16_V5_V5_nsa_gfx11	= 25770,
    IMAGE_SAMPLE_D_O_G16_V5_V6	= 25771,
    IMAGE_SAMPLE_D_O_G16_V5_V6_gfx10	= 25772,
    IMAGE_SAMPLE_D_O_G16_V5_V6_gfx11	= 25773,
    IMAGE_SAMPLE_D_O_G16_V5_V6_gfx12	= 25774,
    IMAGE_SAMPLE_D_O_G16_V5_V6_nsa_gfx10	= 25775,
    IMAGE_SAMPLE_D_O_G16_V5_V6_nsa_gfx11	= 25776,
    IMAGE_SAMPLE_D_O_G16_V5_V7	= 25777,
    IMAGE_SAMPLE_D_O_G16_V5_V7_gfx10	= 25778,
    IMAGE_SAMPLE_D_O_G16_V5_V7_gfx11	= 25779,
    IMAGE_SAMPLE_D_O_G16_V5_V7_gfx12	= 25780,
    IMAGE_SAMPLE_D_O_G16_V5_V7_nsa_gfx10	= 25781,
    IMAGE_SAMPLE_D_O_G16_V5_V7_nsa_gfx11	= 25782,
    IMAGE_SAMPLE_D_O_G16_V5_V8	= 25783,
    IMAGE_SAMPLE_D_O_G16_V5_V8_gfx10	= 25784,
    IMAGE_SAMPLE_D_O_G16_V5_V8_gfx11	= 25785,
    IMAGE_SAMPLE_D_O_G16_V5_V8_gfx12	= 25786,
    IMAGE_SAMPLE_D_O_G16_V5_V8_nsa_gfx10	= 25787,
    IMAGE_SAMPLE_D_O_G16_V5_V8_nsa_gfx11	= 25788,
    IMAGE_SAMPLE_D_O_V1_V10	= 25789,
    IMAGE_SAMPLE_D_O_V1_V10_gfx10	= 25790,
    IMAGE_SAMPLE_D_O_V1_V10_gfx11	= 25791,
    IMAGE_SAMPLE_D_O_V1_V10_gfx12	= 25792,
    IMAGE_SAMPLE_D_O_V1_V10_nsa_gfx10	= 25793,
    IMAGE_SAMPLE_D_O_V1_V10_nsa_gfx11	= 25794,
    IMAGE_SAMPLE_D_O_V1_V3	= 25795,
    IMAGE_SAMPLE_D_O_V1_V3_gfx10	= 25796,
    IMAGE_SAMPLE_D_O_V1_V3_gfx11	= 25797,
    IMAGE_SAMPLE_D_O_V1_V3_gfx12	= 25798,
    IMAGE_SAMPLE_D_O_V1_V3_nsa_gfx10	= 25799,
    IMAGE_SAMPLE_D_O_V1_V3_nsa_gfx11	= 25800,
    IMAGE_SAMPLE_D_O_V1_V4	= 25801,
    IMAGE_SAMPLE_D_O_V1_V4_gfx10	= 25802,
    IMAGE_SAMPLE_D_O_V1_V4_gfx11	= 25803,
    IMAGE_SAMPLE_D_O_V1_V4_gfx12	= 25804,
    IMAGE_SAMPLE_D_O_V1_V4_nsa_gfx10	= 25805,
    IMAGE_SAMPLE_D_O_V1_V4_nsa_gfx11	= 25806,
    IMAGE_SAMPLE_D_O_V1_V5	= 25807,
    IMAGE_SAMPLE_D_O_V1_V5_gfx10	= 25808,
    IMAGE_SAMPLE_D_O_V1_V5_gfx11	= 25809,
    IMAGE_SAMPLE_D_O_V1_V5_gfx12	= 25810,
    IMAGE_SAMPLE_D_O_V1_V5_nsa_gfx10	= 25811,
    IMAGE_SAMPLE_D_O_V1_V5_nsa_gfx11	= 25812,
    IMAGE_SAMPLE_D_O_V1_V6	= 25813,
    IMAGE_SAMPLE_D_O_V1_V6_gfx10	= 25814,
    IMAGE_SAMPLE_D_O_V1_V6_gfx11	= 25815,
    IMAGE_SAMPLE_D_O_V1_V6_gfx12	= 25816,
    IMAGE_SAMPLE_D_O_V1_V6_nsa_gfx10	= 25817,
    IMAGE_SAMPLE_D_O_V1_V6_nsa_gfx11	= 25818,
    IMAGE_SAMPLE_D_O_V1_V7	= 25819,
    IMAGE_SAMPLE_D_O_V1_V7_gfx10	= 25820,
    IMAGE_SAMPLE_D_O_V1_V7_gfx11	= 25821,
    IMAGE_SAMPLE_D_O_V1_V7_gfx12	= 25822,
    IMAGE_SAMPLE_D_O_V1_V7_nsa_gfx10	= 25823,
    IMAGE_SAMPLE_D_O_V1_V7_nsa_gfx11	= 25824,
    IMAGE_SAMPLE_D_O_V1_V8	= 25825,
    IMAGE_SAMPLE_D_O_V1_V8_gfx10	= 25826,
    IMAGE_SAMPLE_D_O_V1_V8_gfx11	= 25827,
    IMAGE_SAMPLE_D_O_V1_V8_gfx12	= 25828,
    IMAGE_SAMPLE_D_O_V1_V8_nsa_gfx10	= 25829,
    IMAGE_SAMPLE_D_O_V1_V8_nsa_gfx11	= 25830,
    IMAGE_SAMPLE_D_O_V1_V9	= 25831,
    IMAGE_SAMPLE_D_O_V1_V9_gfx10	= 25832,
    IMAGE_SAMPLE_D_O_V1_V9_gfx11	= 25833,
    IMAGE_SAMPLE_D_O_V1_V9_gfx12	= 25834,
    IMAGE_SAMPLE_D_O_V1_V9_nsa_gfx10	= 25835,
    IMAGE_SAMPLE_D_O_V1_V9_nsa_gfx11	= 25836,
    IMAGE_SAMPLE_D_O_V2_V10	= 25837,
    IMAGE_SAMPLE_D_O_V2_V10_gfx10	= 25838,
    IMAGE_SAMPLE_D_O_V2_V10_gfx11	= 25839,
    IMAGE_SAMPLE_D_O_V2_V10_gfx12	= 25840,
    IMAGE_SAMPLE_D_O_V2_V10_nsa_gfx10	= 25841,
    IMAGE_SAMPLE_D_O_V2_V10_nsa_gfx11	= 25842,
    IMAGE_SAMPLE_D_O_V2_V3	= 25843,
    IMAGE_SAMPLE_D_O_V2_V3_gfx10	= 25844,
    IMAGE_SAMPLE_D_O_V2_V3_gfx11	= 25845,
    IMAGE_SAMPLE_D_O_V2_V3_gfx12	= 25846,
    IMAGE_SAMPLE_D_O_V2_V3_nsa_gfx10	= 25847,
    IMAGE_SAMPLE_D_O_V2_V3_nsa_gfx11	= 25848,
    IMAGE_SAMPLE_D_O_V2_V4	= 25849,
    IMAGE_SAMPLE_D_O_V2_V4_gfx10	= 25850,
    IMAGE_SAMPLE_D_O_V2_V4_gfx11	= 25851,
    IMAGE_SAMPLE_D_O_V2_V4_gfx12	= 25852,
    IMAGE_SAMPLE_D_O_V2_V4_nsa_gfx10	= 25853,
    IMAGE_SAMPLE_D_O_V2_V4_nsa_gfx11	= 25854,
    IMAGE_SAMPLE_D_O_V2_V5	= 25855,
    IMAGE_SAMPLE_D_O_V2_V5_gfx10	= 25856,
    IMAGE_SAMPLE_D_O_V2_V5_gfx11	= 25857,
    IMAGE_SAMPLE_D_O_V2_V5_gfx12	= 25858,
    IMAGE_SAMPLE_D_O_V2_V5_nsa_gfx10	= 25859,
    IMAGE_SAMPLE_D_O_V2_V5_nsa_gfx11	= 25860,
    IMAGE_SAMPLE_D_O_V2_V6	= 25861,
    IMAGE_SAMPLE_D_O_V2_V6_gfx10	= 25862,
    IMAGE_SAMPLE_D_O_V2_V6_gfx11	= 25863,
    IMAGE_SAMPLE_D_O_V2_V6_gfx12	= 25864,
    IMAGE_SAMPLE_D_O_V2_V6_nsa_gfx10	= 25865,
    IMAGE_SAMPLE_D_O_V2_V6_nsa_gfx11	= 25866,
    IMAGE_SAMPLE_D_O_V2_V7	= 25867,
    IMAGE_SAMPLE_D_O_V2_V7_gfx10	= 25868,
    IMAGE_SAMPLE_D_O_V2_V7_gfx11	= 25869,
    IMAGE_SAMPLE_D_O_V2_V7_gfx12	= 25870,
    IMAGE_SAMPLE_D_O_V2_V7_nsa_gfx10	= 25871,
    IMAGE_SAMPLE_D_O_V2_V7_nsa_gfx11	= 25872,
    IMAGE_SAMPLE_D_O_V2_V8	= 25873,
    IMAGE_SAMPLE_D_O_V2_V8_gfx10	= 25874,
    IMAGE_SAMPLE_D_O_V2_V8_gfx11	= 25875,
    IMAGE_SAMPLE_D_O_V2_V8_gfx12	= 25876,
    IMAGE_SAMPLE_D_O_V2_V8_nsa_gfx10	= 25877,
    IMAGE_SAMPLE_D_O_V2_V8_nsa_gfx11	= 25878,
    IMAGE_SAMPLE_D_O_V2_V9	= 25879,
    IMAGE_SAMPLE_D_O_V2_V9_gfx10	= 25880,
    IMAGE_SAMPLE_D_O_V2_V9_gfx11	= 25881,
    IMAGE_SAMPLE_D_O_V2_V9_gfx12	= 25882,
    IMAGE_SAMPLE_D_O_V2_V9_nsa_gfx10	= 25883,
    IMAGE_SAMPLE_D_O_V2_V9_nsa_gfx11	= 25884,
    IMAGE_SAMPLE_D_O_V3_V10	= 25885,
    IMAGE_SAMPLE_D_O_V3_V10_gfx10	= 25886,
    IMAGE_SAMPLE_D_O_V3_V10_gfx11	= 25887,
    IMAGE_SAMPLE_D_O_V3_V10_gfx12	= 25888,
    IMAGE_SAMPLE_D_O_V3_V10_nsa_gfx10	= 25889,
    IMAGE_SAMPLE_D_O_V3_V10_nsa_gfx11	= 25890,
    IMAGE_SAMPLE_D_O_V3_V3	= 25891,
    IMAGE_SAMPLE_D_O_V3_V3_gfx10	= 25892,
    IMAGE_SAMPLE_D_O_V3_V3_gfx11	= 25893,
    IMAGE_SAMPLE_D_O_V3_V3_gfx12	= 25894,
    IMAGE_SAMPLE_D_O_V3_V3_nsa_gfx10	= 25895,
    IMAGE_SAMPLE_D_O_V3_V3_nsa_gfx11	= 25896,
    IMAGE_SAMPLE_D_O_V3_V4	= 25897,
    IMAGE_SAMPLE_D_O_V3_V4_gfx10	= 25898,
    IMAGE_SAMPLE_D_O_V3_V4_gfx11	= 25899,
    IMAGE_SAMPLE_D_O_V3_V4_gfx12	= 25900,
    IMAGE_SAMPLE_D_O_V3_V4_nsa_gfx10	= 25901,
    IMAGE_SAMPLE_D_O_V3_V4_nsa_gfx11	= 25902,
    IMAGE_SAMPLE_D_O_V3_V5	= 25903,
    IMAGE_SAMPLE_D_O_V3_V5_gfx10	= 25904,
    IMAGE_SAMPLE_D_O_V3_V5_gfx11	= 25905,
    IMAGE_SAMPLE_D_O_V3_V5_gfx12	= 25906,
    IMAGE_SAMPLE_D_O_V3_V5_nsa_gfx10	= 25907,
    IMAGE_SAMPLE_D_O_V3_V5_nsa_gfx11	= 25908,
    IMAGE_SAMPLE_D_O_V3_V6	= 25909,
    IMAGE_SAMPLE_D_O_V3_V6_gfx10	= 25910,
    IMAGE_SAMPLE_D_O_V3_V6_gfx11	= 25911,
    IMAGE_SAMPLE_D_O_V3_V6_gfx12	= 25912,
    IMAGE_SAMPLE_D_O_V3_V6_nsa_gfx10	= 25913,
    IMAGE_SAMPLE_D_O_V3_V6_nsa_gfx11	= 25914,
    IMAGE_SAMPLE_D_O_V3_V7	= 25915,
    IMAGE_SAMPLE_D_O_V3_V7_gfx10	= 25916,
    IMAGE_SAMPLE_D_O_V3_V7_gfx11	= 25917,
    IMAGE_SAMPLE_D_O_V3_V7_gfx12	= 25918,
    IMAGE_SAMPLE_D_O_V3_V7_nsa_gfx10	= 25919,
    IMAGE_SAMPLE_D_O_V3_V7_nsa_gfx11	= 25920,
    IMAGE_SAMPLE_D_O_V3_V8	= 25921,
    IMAGE_SAMPLE_D_O_V3_V8_gfx10	= 25922,
    IMAGE_SAMPLE_D_O_V3_V8_gfx11	= 25923,
    IMAGE_SAMPLE_D_O_V3_V8_gfx12	= 25924,
    IMAGE_SAMPLE_D_O_V3_V8_nsa_gfx10	= 25925,
    IMAGE_SAMPLE_D_O_V3_V8_nsa_gfx11	= 25926,
    IMAGE_SAMPLE_D_O_V3_V9	= 25927,
    IMAGE_SAMPLE_D_O_V3_V9_gfx10	= 25928,
    IMAGE_SAMPLE_D_O_V3_V9_gfx11	= 25929,
    IMAGE_SAMPLE_D_O_V3_V9_gfx12	= 25930,
    IMAGE_SAMPLE_D_O_V3_V9_nsa_gfx10	= 25931,
    IMAGE_SAMPLE_D_O_V3_V9_nsa_gfx11	= 25932,
    IMAGE_SAMPLE_D_O_V4_V10	= 25933,
    IMAGE_SAMPLE_D_O_V4_V10_gfx10	= 25934,
    IMAGE_SAMPLE_D_O_V4_V10_gfx11	= 25935,
    IMAGE_SAMPLE_D_O_V4_V10_gfx12	= 25936,
    IMAGE_SAMPLE_D_O_V4_V10_nsa_gfx10	= 25937,
    IMAGE_SAMPLE_D_O_V4_V10_nsa_gfx11	= 25938,
    IMAGE_SAMPLE_D_O_V4_V3	= 25939,
    IMAGE_SAMPLE_D_O_V4_V3_gfx10	= 25940,
    IMAGE_SAMPLE_D_O_V4_V3_gfx11	= 25941,
    IMAGE_SAMPLE_D_O_V4_V3_gfx12	= 25942,
    IMAGE_SAMPLE_D_O_V4_V3_nsa_gfx10	= 25943,
    IMAGE_SAMPLE_D_O_V4_V3_nsa_gfx11	= 25944,
    IMAGE_SAMPLE_D_O_V4_V4	= 25945,
    IMAGE_SAMPLE_D_O_V4_V4_gfx10	= 25946,
    IMAGE_SAMPLE_D_O_V4_V4_gfx11	= 25947,
    IMAGE_SAMPLE_D_O_V4_V4_gfx12	= 25948,
    IMAGE_SAMPLE_D_O_V4_V4_nsa_gfx10	= 25949,
    IMAGE_SAMPLE_D_O_V4_V4_nsa_gfx11	= 25950,
    IMAGE_SAMPLE_D_O_V4_V5	= 25951,
    IMAGE_SAMPLE_D_O_V4_V5_gfx10	= 25952,
    IMAGE_SAMPLE_D_O_V4_V5_gfx11	= 25953,
    IMAGE_SAMPLE_D_O_V4_V5_gfx12	= 25954,
    IMAGE_SAMPLE_D_O_V4_V5_nsa_gfx10	= 25955,
    IMAGE_SAMPLE_D_O_V4_V5_nsa_gfx11	= 25956,
    IMAGE_SAMPLE_D_O_V4_V6	= 25957,
    IMAGE_SAMPLE_D_O_V4_V6_gfx10	= 25958,
    IMAGE_SAMPLE_D_O_V4_V6_gfx11	= 25959,
    IMAGE_SAMPLE_D_O_V4_V6_gfx12	= 25960,
    IMAGE_SAMPLE_D_O_V4_V6_nsa_gfx10	= 25961,
    IMAGE_SAMPLE_D_O_V4_V6_nsa_gfx11	= 25962,
    IMAGE_SAMPLE_D_O_V4_V7	= 25963,
    IMAGE_SAMPLE_D_O_V4_V7_gfx10	= 25964,
    IMAGE_SAMPLE_D_O_V4_V7_gfx11	= 25965,
    IMAGE_SAMPLE_D_O_V4_V7_gfx12	= 25966,
    IMAGE_SAMPLE_D_O_V4_V7_nsa_gfx10	= 25967,
    IMAGE_SAMPLE_D_O_V4_V7_nsa_gfx11	= 25968,
    IMAGE_SAMPLE_D_O_V4_V8	= 25969,
    IMAGE_SAMPLE_D_O_V4_V8_gfx10	= 25970,
    IMAGE_SAMPLE_D_O_V4_V8_gfx11	= 25971,
    IMAGE_SAMPLE_D_O_V4_V8_gfx12	= 25972,
    IMAGE_SAMPLE_D_O_V4_V8_nsa_gfx10	= 25973,
    IMAGE_SAMPLE_D_O_V4_V8_nsa_gfx11	= 25974,
    IMAGE_SAMPLE_D_O_V4_V9	= 25975,
    IMAGE_SAMPLE_D_O_V4_V9_gfx10	= 25976,
    IMAGE_SAMPLE_D_O_V4_V9_gfx11	= 25977,
    IMAGE_SAMPLE_D_O_V4_V9_gfx12	= 25978,
    IMAGE_SAMPLE_D_O_V4_V9_nsa_gfx10	= 25979,
    IMAGE_SAMPLE_D_O_V4_V9_nsa_gfx11	= 25980,
    IMAGE_SAMPLE_D_O_V5_V10	= 25981,
    IMAGE_SAMPLE_D_O_V5_V10_gfx10	= 25982,
    IMAGE_SAMPLE_D_O_V5_V10_gfx11	= 25983,
    IMAGE_SAMPLE_D_O_V5_V10_gfx12	= 25984,
    IMAGE_SAMPLE_D_O_V5_V10_nsa_gfx10	= 25985,
    IMAGE_SAMPLE_D_O_V5_V10_nsa_gfx11	= 25986,
    IMAGE_SAMPLE_D_O_V5_V3	= 25987,
    IMAGE_SAMPLE_D_O_V5_V3_gfx10	= 25988,
    IMAGE_SAMPLE_D_O_V5_V3_gfx11	= 25989,
    IMAGE_SAMPLE_D_O_V5_V3_gfx12	= 25990,
    IMAGE_SAMPLE_D_O_V5_V3_nsa_gfx10	= 25991,
    IMAGE_SAMPLE_D_O_V5_V3_nsa_gfx11	= 25992,
    IMAGE_SAMPLE_D_O_V5_V4	= 25993,
    IMAGE_SAMPLE_D_O_V5_V4_gfx10	= 25994,
    IMAGE_SAMPLE_D_O_V5_V4_gfx11	= 25995,
    IMAGE_SAMPLE_D_O_V5_V4_gfx12	= 25996,
    IMAGE_SAMPLE_D_O_V5_V4_nsa_gfx10	= 25997,
    IMAGE_SAMPLE_D_O_V5_V4_nsa_gfx11	= 25998,
    IMAGE_SAMPLE_D_O_V5_V5	= 25999,
    IMAGE_SAMPLE_D_O_V5_V5_gfx10	= 26000,
    IMAGE_SAMPLE_D_O_V5_V5_gfx11	= 26001,
    IMAGE_SAMPLE_D_O_V5_V5_gfx12	= 26002,
    IMAGE_SAMPLE_D_O_V5_V5_nsa_gfx10	= 26003,
    IMAGE_SAMPLE_D_O_V5_V5_nsa_gfx11	= 26004,
    IMAGE_SAMPLE_D_O_V5_V6	= 26005,
    IMAGE_SAMPLE_D_O_V5_V6_gfx10	= 26006,
    IMAGE_SAMPLE_D_O_V5_V6_gfx11	= 26007,
    IMAGE_SAMPLE_D_O_V5_V6_gfx12	= 26008,
    IMAGE_SAMPLE_D_O_V5_V6_nsa_gfx10	= 26009,
    IMAGE_SAMPLE_D_O_V5_V6_nsa_gfx11	= 26010,
    IMAGE_SAMPLE_D_O_V5_V7	= 26011,
    IMAGE_SAMPLE_D_O_V5_V7_gfx10	= 26012,
    IMAGE_SAMPLE_D_O_V5_V7_gfx11	= 26013,
    IMAGE_SAMPLE_D_O_V5_V7_gfx12	= 26014,
    IMAGE_SAMPLE_D_O_V5_V7_nsa_gfx10	= 26015,
    IMAGE_SAMPLE_D_O_V5_V7_nsa_gfx11	= 26016,
    IMAGE_SAMPLE_D_O_V5_V8	= 26017,
    IMAGE_SAMPLE_D_O_V5_V8_gfx10	= 26018,
    IMAGE_SAMPLE_D_O_V5_V8_gfx11	= 26019,
    IMAGE_SAMPLE_D_O_V5_V8_gfx12	= 26020,
    IMAGE_SAMPLE_D_O_V5_V8_nsa_gfx10	= 26021,
    IMAGE_SAMPLE_D_O_V5_V8_nsa_gfx11	= 26022,
    IMAGE_SAMPLE_D_O_V5_V9	= 26023,
    IMAGE_SAMPLE_D_O_V5_V9_gfx10	= 26024,
    IMAGE_SAMPLE_D_O_V5_V9_gfx11	= 26025,
    IMAGE_SAMPLE_D_O_V5_V9_gfx12	= 26026,
    IMAGE_SAMPLE_D_O_V5_V9_nsa_gfx10	= 26027,
    IMAGE_SAMPLE_D_O_V5_V9_nsa_gfx11	= 26028,
    IMAGE_SAMPLE_D_V1_V2	= 26029,
    IMAGE_SAMPLE_D_V1_V2_gfx10	= 26030,
    IMAGE_SAMPLE_D_V1_V2_gfx11	= 26031,
    IMAGE_SAMPLE_D_V1_V2_gfx12	= 26032,
    IMAGE_SAMPLE_D_V1_V2_nsa_gfx10	= 26033,
    IMAGE_SAMPLE_D_V1_V2_nsa_gfx11	= 26034,
    IMAGE_SAMPLE_D_V1_V3	= 26035,
    IMAGE_SAMPLE_D_V1_V3_gfx10	= 26036,
    IMAGE_SAMPLE_D_V1_V3_gfx11	= 26037,
    IMAGE_SAMPLE_D_V1_V3_gfx12	= 26038,
    IMAGE_SAMPLE_D_V1_V3_nsa_gfx10	= 26039,
    IMAGE_SAMPLE_D_V1_V3_nsa_gfx11	= 26040,
    IMAGE_SAMPLE_D_V1_V4	= 26041,
    IMAGE_SAMPLE_D_V1_V4_gfx10	= 26042,
    IMAGE_SAMPLE_D_V1_V4_gfx11	= 26043,
    IMAGE_SAMPLE_D_V1_V4_gfx12	= 26044,
    IMAGE_SAMPLE_D_V1_V4_nsa_gfx10	= 26045,
    IMAGE_SAMPLE_D_V1_V4_nsa_gfx11	= 26046,
    IMAGE_SAMPLE_D_V1_V5	= 26047,
    IMAGE_SAMPLE_D_V1_V5_gfx10	= 26048,
    IMAGE_SAMPLE_D_V1_V5_gfx11	= 26049,
    IMAGE_SAMPLE_D_V1_V5_gfx12	= 26050,
    IMAGE_SAMPLE_D_V1_V5_nsa_gfx10	= 26051,
    IMAGE_SAMPLE_D_V1_V5_nsa_gfx11	= 26052,
    IMAGE_SAMPLE_D_V1_V6	= 26053,
    IMAGE_SAMPLE_D_V1_V6_gfx10	= 26054,
    IMAGE_SAMPLE_D_V1_V6_gfx11	= 26055,
    IMAGE_SAMPLE_D_V1_V6_gfx12	= 26056,
    IMAGE_SAMPLE_D_V1_V6_nsa_gfx10	= 26057,
    IMAGE_SAMPLE_D_V1_V6_nsa_gfx11	= 26058,
    IMAGE_SAMPLE_D_V1_V7	= 26059,
    IMAGE_SAMPLE_D_V1_V7_gfx10	= 26060,
    IMAGE_SAMPLE_D_V1_V7_gfx11	= 26061,
    IMAGE_SAMPLE_D_V1_V7_gfx12	= 26062,
    IMAGE_SAMPLE_D_V1_V7_nsa_gfx10	= 26063,
    IMAGE_SAMPLE_D_V1_V7_nsa_gfx11	= 26064,
    IMAGE_SAMPLE_D_V1_V8	= 26065,
    IMAGE_SAMPLE_D_V1_V8_gfx10	= 26066,
    IMAGE_SAMPLE_D_V1_V8_gfx11	= 26067,
    IMAGE_SAMPLE_D_V1_V8_gfx12	= 26068,
    IMAGE_SAMPLE_D_V1_V8_nsa_gfx10	= 26069,
    IMAGE_SAMPLE_D_V1_V8_nsa_gfx11	= 26070,
    IMAGE_SAMPLE_D_V1_V9	= 26071,
    IMAGE_SAMPLE_D_V1_V9_gfx10	= 26072,
    IMAGE_SAMPLE_D_V1_V9_gfx11	= 26073,
    IMAGE_SAMPLE_D_V1_V9_gfx12	= 26074,
    IMAGE_SAMPLE_D_V1_V9_nsa_gfx10	= 26075,
    IMAGE_SAMPLE_D_V1_V9_nsa_gfx11	= 26076,
    IMAGE_SAMPLE_D_V2_V2	= 26077,
    IMAGE_SAMPLE_D_V2_V2_gfx10	= 26078,
    IMAGE_SAMPLE_D_V2_V2_gfx11	= 26079,
    IMAGE_SAMPLE_D_V2_V2_gfx12	= 26080,
    IMAGE_SAMPLE_D_V2_V2_nsa_gfx10	= 26081,
    IMAGE_SAMPLE_D_V2_V2_nsa_gfx11	= 26082,
    IMAGE_SAMPLE_D_V2_V3	= 26083,
    IMAGE_SAMPLE_D_V2_V3_gfx10	= 26084,
    IMAGE_SAMPLE_D_V2_V3_gfx11	= 26085,
    IMAGE_SAMPLE_D_V2_V3_gfx12	= 26086,
    IMAGE_SAMPLE_D_V2_V3_nsa_gfx10	= 26087,
    IMAGE_SAMPLE_D_V2_V3_nsa_gfx11	= 26088,
    IMAGE_SAMPLE_D_V2_V4	= 26089,
    IMAGE_SAMPLE_D_V2_V4_gfx10	= 26090,
    IMAGE_SAMPLE_D_V2_V4_gfx11	= 26091,
    IMAGE_SAMPLE_D_V2_V4_gfx12	= 26092,
    IMAGE_SAMPLE_D_V2_V4_nsa_gfx10	= 26093,
    IMAGE_SAMPLE_D_V2_V4_nsa_gfx11	= 26094,
    IMAGE_SAMPLE_D_V2_V5	= 26095,
    IMAGE_SAMPLE_D_V2_V5_gfx10	= 26096,
    IMAGE_SAMPLE_D_V2_V5_gfx11	= 26097,
    IMAGE_SAMPLE_D_V2_V5_gfx12	= 26098,
    IMAGE_SAMPLE_D_V2_V5_nsa_gfx10	= 26099,
    IMAGE_SAMPLE_D_V2_V5_nsa_gfx11	= 26100,
    IMAGE_SAMPLE_D_V2_V6	= 26101,
    IMAGE_SAMPLE_D_V2_V6_gfx10	= 26102,
    IMAGE_SAMPLE_D_V2_V6_gfx11	= 26103,
    IMAGE_SAMPLE_D_V2_V6_gfx12	= 26104,
    IMAGE_SAMPLE_D_V2_V6_nsa_gfx10	= 26105,
    IMAGE_SAMPLE_D_V2_V6_nsa_gfx11	= 26106,
    IMAGE_SAMPLE_D_V2_V7	= 26107,
    IMAGE_SAMPLE_D_V2_V7_gfx10	= 26108,
    IMAGE_SAMPLE_D_V2_V7_gfx11	= 26109,
    IMAGE_SAMPLE_D_V2_V7_gfx12	= 26110,
    IMAGE_SAMPLE_D_V2_V7_nsa_gfx10	= 26111,
    IMAGE_SAMPLE_D_V2_V7_nsa_gfx11	= 26112,
    IMAGE_SAMPLE_D_V2_V8	= 26113,
    IMAGE_SAMPLE_D_V2_V8_gfx10	= 26114,
    IMAGE_SAMPLE_D_V2_V8_gfx11	= 26115,
    IMAGE_SAMPLE_D_V2_V8_gfx12	= 26116,
    IMAGE_SAMPLE_D_V2_V8_nsa_gfx10	= 26117,
    IMAGE_SAMPLE_D_V2_V8_nsa_gfx11	= 26118,
    IMAGE_SAMPLE_D_V2_V9	= 26119,
    IMAGE_SAMPLE_D_V2_V9_gfx10	= 26120,
    IMAGE_SAMPLE_D_V2_V9_gfx11	= 26121,
    IMAGE_SAMPLE_D_V2_V9_gfx12	= 26122,
    IMAGE_SAMPLE_D_V2_V9_nsa_gfx10	= 26123,
    IMAGE_SAMPLE_D_V2_V9_nsa_gfx11	= 26124,
    IMAGE_SAMPLE_D_V3_V2	= 26125,
    IMAGE_SAMPLE_D_V3_V2_gfx10	= 26126,
    IMAGE_SAMPLE_D_V3_V2_gfx11	= 26127,
    IMAGE_SAMPLE_D_V3_V2_gfx12	= 26128,
    IMAGE_SAMPLE_D_V3_V2_nsa_gfx10	= 26129,
    IMAGE_SAMPLE_D_V3_V2_nsa_gfx11	= 26130,
    IMAGE_SAMPLE_D_V3_V3	= 26131,
    IMAGE_SAMPLE_D_V3_V3_gfx10	= 26132,
    IMAGE_SAMPLE_D_V3_V3_gfx11	= 26133,
    IMAGE_SAMPLE_D_V3_V3_gfx12	= 26134,
    IMAGE_SAMPLE_D_V3_V3_nsa_gfx10	= 26135,
    IMAGE_SAMPLE_D_V3_V3_nsa_gfx11	= 26136,
    IMAGE_SAMPLE_D_V3_V4	= 26137,
    IMAGE_SAMPLE_D_V3_V4_gfx10	= 26138,
    IMAGE_SAMPLE_D_V3_V4_gfx11	= 26139,
    IMAGE_SAMPLE_D_V3_V4_gfx12	= 26140,
    IMAGE_SAMPLE_D_V3_V4_nsa_gfx10	= 26141,
    IMAGE_SAMPLE_D_V3_V4_nsa_gfx11	= 26142,
    IMAGE_SAMPLE_D_V3_V5	= 26143,
    IMAGE_SAMPLE_D_V3_V5_gfx10	= 26144,
    IMAGE_SAMPLE_D_V3_V5_gfx11	= 26145,
    IMAGE_SAMPLE_D_V3_V5_gfx12	= 26146,
    IMAGE_SAMPLE_D_V3_V5_nsa_gfx10	= 26147,
    IMAGE_SAMPLE_D_V3_V5_nsa_gfx11	= 26148,
    IMAGE_SAMPLE_D_V3_V6	= 26149,
    IMAGE_SAMPLE_D_V3_V6_gfx10	= 26150,
    IMAGE_SAMPLE_D_V3_V6_gfx11	= 26151,
    IMAGE_SAMPLE_D_V3_V6_gfx12	= 26152,
    IMAGE_SAMPLE_D_V3_V6_nsa_gfx10	= 26153,
    IMAGE_SAMPLE_D_V3_V6_nsa_gfx11	= 26154,
    IMAGE_SAMPLE_D_V3_V7	= 26155,
    IMAGE_SAMPLE_D_V3_V7_gfx10	= 26156,
    IMAGE_SAMPLE_D_V3_V7_gfx11	= 26157,
    IMAGE_SAMPLE_D_V3_V7_gfx12	= 26158,
    IMAGE_SAMPLE_D_V3_V7_nsa_gfx10	= 26159,
    IMAGE_SAMPLE_D_V3_V7_nsa_gfx11	= 26160,
    IMAGE_SAMPLE_D_V3_V8	= 26161,
    IMAGE_SAMPLE_D_V3_V8_gfx10	= 26162,
    IMAGE_SAMPLE_D_V3_V8_gfx11	= 26163,
    IMAGE_SAMPLE_D_V3_V8_gfx12	= 26164,
    IMAGE_SAMPLE_D_V3_V8_nsa_gfx10	= 26165,
    IMAGE_SAMPLE_D_V3_V8_nsa_gfx11	= 26166,
    IMAGE_SAMPLE_D_V3_V9	= 26167,
    IMAGE_SAMPLE_D_V3_V9_gfx10	= 26168,
    IMAGE_SAMPLE_D_V3_V9_gfx11	= 26169,
    IMAGE_SAMPLE_D_V3_V9_gfx12	= 26170,
    IMAGE_SAMPLE_D_V3_V9_nsa_gfx10	= 26171,
    IMAGE_SAMPLE_D_V3_V9_nsa_gfx11	= 26172,
    IMAGE_SAMPLE_D_V4_V2	= 26173,
    IMAGE_SAMPLE_D_V4_V2_gfx10	= 26174,
    IMAGE_SAMPLE_D_V4_V2_gfx11	= 26175,
    IMAGE_SAMPLE_D_V4_V2_gfx12	= 26176,
    IMAGE_SAMPLE_D_V4_V2_nsa_gfx10	= 26177,
    IMAGE_SAMPLE_D_V4_V2_nsa_gfx11	= 26178,
    IMAGE_SAMPLE_D_V4_V3	= 26179,
    IMAGE_SAMPLE_D_V4_V3_gfx10	= 26180,
    IMAGE_SAMPLE_D_V4_V3_gfx11	= 26181,
    IMAGE_SAMPLE_D_V4_V3_gfx12	= 26182,
    IMAGE_SAMPLE_D_V4_V3_nsa_gfx10	= 26183,
    IMAGE_SAMPLE_D_V4_V3_nsa_gfx11	= 26184,
    IMAGE_SAMPLE_D_V4_V4	= 26185,
    IMAGE_SAMPLE_D_V4_V4_gfx10	= 26186,
    IMAGE_SAMPLE_D_V4_V4_gfx11	= 26187,
    IMAGE_SAMPLE_D_V4_V4_gfx12	= 26188,
    IMAGE_SAMPLE_D_V4_V4_nsa_gfx10	= 26189,
    IMAGE_SAMPLE_D_V4_V4_nsa_gfx11	= 26190,
    IMAGE_SAMPLE_D_V4_V5	= 26191,
    IMAGE_SAMPLE_D_V4_V5_gfx10	= 26192,
    IMAGE_SAMPLE_D_V4_V5_gfx11	= 26193,
    IMAGE_SAMPLE_D_V4_V5_gfx12	= 26194,
    IMAGE_SAMPLE_D_V4_V5_nsa_gfx10	= 26195,
    IMAGE_SAMPLE_D_V4_V5_nsa_gfx11	= 26196,
    IMAGE_SAMPLE_D_V4_V6	= 26197,
    IMAGE_SAMPLE_D_V4_V6_gfx10	= 26198,
    IMAGE_SAMPLE_D_V4_V6_gfx11	= 26199,
    IMAGE_SAMPLE_D_V4_V6_gfx12	= 26200,
    IMAGE_SAMPLE_D_V4_V6_nsa_gfx10	= 26201,
    IMAGE_SAMPLE_D_V4_V6_nsa_gfx11	= 26202,
    IMAGE_SAMPLE_D_V4_V7	= 26203,
    IMAGE_SAMPLE_D_V4_V7_gfx10	= 26204,
    IMAGE_SAMPLE_D_V4_V7_gfx11	= 26205,
    IMAGE_SAMPLE_D_V4_V7_gfx12	= 26206,
    IMAGE_SAMPLE_D_V4_V7_nsa_gfx10	= 26207,
    IMAGE_SAMPLE_D_V4_V7_nsa_gfx11	= 26208,
    IMAGE_SAMPLE_D_V4_V8	= 26209,
    IMAGE_SAMPLE_D_V4_V8_gfx10	= 26210,
    IMAGE_SAMPLE_D_V4_V8_gfx11	= 26211,
    IMAGE_SAMPLE_D_V4_V8_gfx12	= 26212,
    IMAGE_SAMPLE_D_V4_V8_nsa_gfx10	= 26213,
    IMAGE_SAMPLE_D_V4_V8_nsa_gfx11	= 26214,
    IMAGE_SAMPLE_D_V4_V9	= 26215,
    IMAGE_SAMPLE_D_V4_V9_gfx10	= 26216,
    IMAGE_SAMPLE_D_V4_V9_gfx11	= 26217,
    IMAGE_SAMPLE_D_V4_V9_gfx12	= 26218,
    IMAGE_SAMPLE_D_V4_V9_nsa_gfx10	= 26219,
    IMAGE_SAMPLE_D_V4_V9_nsa_gfx11	= 26220,
    IMAGE_SAMPLE_D_V5_V2	= 26221,
    IMAGE_SAMPLE_D_V5_V2_gfx10	= 26222,
    IMAGE_SAMPLE_D_V5_V2_gfx11	= 26223,
    IMAGE_SAMPLE_D_V5_V2_gfx12	= 26224,
    IMAGE_SAMPLE_D_V5_V2_nsa_gfx10	= 26225,
    IMAGE_SAMPLE_D_V5_V2_nsa_gfx11	= 26226,
    IMAGE_SAMPLE_D_V5_V3	= 26227,
    IMAGE_SAMPLE_D_V5_V3_gfx10	= 26228,
    IMAGE_SAMPLE_D_V5_V3_gfx11	= 26229,
    IMAGE_SAMPLE_D_V5_V3_gfx12	= 26230,
    IMAGE_SAMPLE_D_V5_V3_nsa_gfx10	= 26231,
    IMAGE_SAMPLE_D_V5_V3_nsa_gfx11	= 26232,
    IMAGE_SAMPLE_D_V5_V4	= 26233,
    IMAGE_SAMPLE_D_V5_V4_gfx10	= 26234,
    IMAGE_SAMPLE_D_V5_V4_gfx11	= 26235,
    IMAGE_SAMPLE_D_V5_V4_gfx12	= 26236,
    IMAGE_SAMPLE_D_V5_V4_nsa_gfx10	= 26237,
    IMAGE_SAMPLE_D_V5_V4_nsa_gfx11	= 26238,
    IMAGE_SAMPLE_D_V5_V5	= 26239,
    IMAGE_SAMPLE_D_V5_V5_gfx10	= 26240,
    IMAGE_SAMPLE_D_V5_V5_gfx11	= 26241,
    IMAGE_SAMPLE_D_V5_V5_gfx12	= 26242,
    IMAGE_SAMPLE_D_V5_V5_nsa_gfx10	= 26243,
    IMAGE_SAMPLE_D_V5_V5_nsa_gfx11	= 26244,
    IMAGE_SAMPLE_D_V5_V6	= 26245,
    IMAGE_SAMPLE_D_V5_V6_gfx10	= 26246,
    IMAGE_SAMPLE_D_V5_V6_gfx11	= 26247,
    IMAGE_SAMPLE_D_V5_V6_gfx12	= 26248,
    IMAGE_SAMPLE_D_V5_V6_nsa_gfx10	= 26249,
    IMAGE_SAMPLE_D_V5_V6_nsa_gfx11	= 26250,
    IMAGE_SAMPLE_D_V5_V7	= 26251,
    IMAGE_SAMPLE_D_V5_V7_gfx10	= 26252,
    IMAGE_SAMPLE_D_V5_V7_gfx11	= 26253,
    IMAGE_SAMPLE_D_V5_V7_gfx12	= 26254,
    IMAGE_SAMPLE_D_V5_V7_nsa_gfx10	= 26255,
    IMAGE_SAMPLE_D_V5_V7_nsa_gfx11	= 26256,
    IMAGE_SAMPLE_D_V5_V8	= 26257,
    IMAGE_SAMPLE_D_V5_V8_gfx10	= 26258,
    IMAGE_SAMPLE_D_V5_V8_gfx11	= 26259,
    IMAGE_SAMPLE_D_V5_V8_gfx12	= 26260,
    IMAGE_SAMPLE_D_V5_V8_nsa_gfx10	= 26261,
    IMAGE_SAMPLE_D_V5_V8_nsa_gfx11	= 26262,
    IMAGE_SAMPLE_D_V5_V9	= 26263,
    IMAGE_SAMPLE_D_V5_V9_gfx10	= 26264,
    IMAGE_SAMPLE_D_V5_V9_gfx11	= 26265,
    IMAGE_SAMPLE_D_V5_V9_gfx12	= 26266,
    IMAGE_SAMPLE_D_V5_V9_nsa_gfx10	= 26267,
    IMAGE_SAMPLE_D_V5_V9_nsa_gfx11	= 26268,
    IMAGE_SAMPLE_LZ_O_V1_V2	= 26269,
    IMAGE_SAMPLE_LZ_O_V1_V2_gfx10	= 26270,
    IMAGE_SAMPLE_LZ_O_V1_V2_gfx11	= 26271,
    IMAGE_SAMPLE_LZ_O_V1_V2_gfx12	= 26272,
    IMAGE_SAMPLE_LZ_O_V1_V2_nsa_gfx10	= 26273,
    IMAGE_SAMPLE_LZ_O_V1_V2_nsa_gfx11	= 26274,
    IMAGE_SAMPLE_LZ_O_V1_V3	= 26275,
    IMAGE_SAMPLE_LZ_O_V1_V3_gfx10	= 26276,
    IMAGE_SAMPLE_LZ_O_V1_V3_gfx11	= 26277,
    IMAGE_SAMPLE_LZ_O_V1_V3_gfx12	= 26278,
    IMAGE_SAMPLE_LZ_O_V1_V3_nsa_gfx10	= 26279,
    IMAGE_SAMPLE_LZ_O_V1_V3_nsa_gfx11	= 26280,
    IMAGE_SAMPLE_LZ_O_V1_V4	= 26281,
    IMAGE_SAMPLE_LZ_O_V1_V4_gfx10	= 26282,
    IMAGE_SAMPLE_LZ_O_V1_V4_gfx11	= 26283,
    IMAGE_SAMPLE_LZ_O_V1_V4_gfx12	= 26284,
    IMAGE_SAMPLE_LZ_O_V1_V4_nsa_gfx10	= 26285,
    IMAGE_SAMPLE_LZ_O_V1_V4_nsa_gfx11	= 26286,
    IMAGE_SAMPLE_LZ_O_V2_V2	= 26287,
    IMAGE_SAMPLE_LZ_O_V2_V2_gfx10	= 26288,
    IMAGE_SAMPLE_LZ_O_V2_V2_gfx11	= 26289,
    IMAGE_SAMPLE_LZ_O_V2_V2_gfx12	= 26290,
    IMAGE_SAMPLE_LZ_O_V2_V2_nsa_gfx10	= 26291,
    IMAGE_SAMPLE_LZ_O_V2_V2_nsa_gfx11	= 26292,
    IMAGE_SAMPLE_LZ_O_V2_V3	= 26293,
    IMAGE_SAMPLE_LZ_O_V2_V3_gfx10	= 26294,
    IMAGE_SAMPLE_LZ_O_V2_V3_gfx11	= 26295,
    IMAGE_SAMPLE_LZ_O_V2_V3_gfx12	= 26296,
    IMAGE_SAMPLE_LZ_O_V2_V3_nsa_gfx10	= 26297,
    IMAGE_SAMPLE_LZ_O_V2_V3_nsa_gfx11	= 26298,
    IMAGE_SAMPLE_LZ_O_V2_V4	= 26299,
    IMAGE_SAMPLE_LZ_O_V2_V4_gfx10	= 26300,
    IMAGE_SAMPLE_LZ_O_V2_V4_gfx11	= 26301,
    IMAGE_SAMPLE_LZ_O_V2_V4_gfx12	= 26302,
    IMAGE_SAMPLE_LZ_O_V2_V4_nsa_gfx10	= 26303,
    IMAGE_SAMPLE_LZ_O_V2_V4_nsa_gfx11	= 26304,
    IMAGE_SAMPLE_LZ_O_V3_V2	= 26305,
    IMAGE_SAMPLE_LZ_O_V3_V2_gfx10	= 26306,
    IMAGE_SAMPLE_LZ_O_V3_V2_gfx11	= 26307,
    IMAGE_SAMPLE_LZ_O_V3_V2_gfx12	= 26308,
    IMAGE_SAMPLE_LZ_O_V3_V2_nsa_gfx10	= 26309,
    IMAGE_SAMPLE_LZ_O_V3_V2_nsa_gfx11	= 26310,
    IMAGE_SAMPLE_LZ_O_V3_V3	= 26311,
    IMAGE_SAMPLE_LZ_O_V3_V3_gfx10	= 26312,
    IMAGE_SAMPLE_LZ_O_V3_V3_gfx11	= 26313,
    IMAGE_SAMPLE_LZ_O_V3_V3_gfx12	= 26314,
    IMAGE_SAMPLE_LZ_O_V3_V3_nsa_gfx10	= 26315,
    IMAGE_SAMPLE_LZ_O_V3_V3_nsa_gfx11	= 26316,
    IMAGE_SAMPLE_LZ_O_V3_V4	= 26317,
    IMAGE_SAMPLE_LZ_O_V3_V4_gfx10	= 26318,
    IMAGE_SAMPLE_LZ_O_V3_V4_gfx11	= 26319,
    IMAGE_SAMPLE_LZ_O_V3_V4_gfx12	= 26320,
    IMAGE_SAMPLE_LZ_O_V3_V4_nsa_gfx10	= 26321,
    IMAGE_SAMPLE_LZ_O_V3_V4_nsa_gfx11	= 26322,
    IMAGE_SAMPLE_LZ_O_V4_V2	= 26323,
    IMAGE_SAMPLE_LZ_O_V4_V2_gfx10	= 26324,
    IMAGE_SAMPLE_LZ_O_V4_V2_gfx11	= 26325,
    IMAGE_SAMPLE_LZ_O_V4_V2_gfx12	= 26326,
    IMAGE_SAMPLE_LZ_O_V4_V2_nsa_gfx10	= 26327,
    IMAGE_SAMPLE_LZ_O_V4_V2_nsa_gfx11	= 26328,
    IMAGE_SAMPLE_LZ_O_V4_V3	= 26329,
    IMAGE_SAMPLE_LZ_O_V4_V3_gfx10	= 26330,
    IMAGE_SAMPLE_LZ_O_V4_V3_gfx11	= 26331,
    IMAGE_SAMPLE_LZ_O_V4_V3_gfx12	= 26332,
    IMAGE_SAMPLE_LZ_O_V4_V3_nsa_gfx10	= 26333,
    IMAGE_SAMPLE_LZ_O_V4_V3_nsa_gfx11	= 26334,
    IMAGE_SAMPLE_LZ_O_V4_V4	= 26335,
    IMAGE_SAMPLE_LZ_O_V4_V4_gfx10	= 26336,
    IMAGE_SAMPLE_LZ_O_V4_V4_gfx11	= 26337,
    IMAGE_SAMPLE_LZ_O_V4_V4_gfx12	= 26338,
    IMAGE_SAMPLE_LZ_O_V4_V4_nsa_gfx10	= 26339,
    IMAGE_SAMPLE_LZ_O_V4_V4_nsa_gfx11	= 26340,
    IMAGE_SAMPLE_LZ_O_V5_V2	= 26341,
    IMAGE_SAMPLE_LZ_O_V5_V2_gfx10	= 26342,
    IMAGE_SAMPLE_LZ_O_V5_V2_gfx11	= 26343,
    IMAGE_SAMPLE_LZ_O_V5_V2_gfx12	= 26344,
    IMAGE_SAMPLE_LZ_O_V5_V2_nsa_gfx10	= 26345,
    IMAGE_SAMPLE_LZ_O_V5_V2_nsa_gfx11	= 26346,
    IMAGE_SAMPLE_LZ_O_V5_V3	= 26347,
    IMAGE_SAMPLE_LZ_O_V5_V3_gfx10	= 26348,
    IMAGE_SAMPLE_LZ_O_V5_V3_gfx11	= 26349,
    IMAGE_SAMPLE_LZ_O_V5_V3_gfx12	= 26350,
    IMAGE_SAMPLE_LZ_O_V5_V3_nsa_gfx10	= 26351,
    IMAGE_SAMPLE_LZ_O_V5_V3_nsa_gfx11	= 26352,
    IMAGE_SAMPLE_LZ_O_V5_V4	= 26353,
    IMAGE_SAMPLE_LZ_O_V5_V4_gfx10	= 26354,
    IMAGE_SAMPLE_LZ_O_V5_V4_gfx11	= 26355,
    IMAGE_SAMPLE_LZ_O_V5_V4_gfx12	= 26356,
    IMAGE_SAMPLE_LZ_O_V5_V4_nsa_gfx10	= 26357,
    IMAGE_SAMPLE_LZ_O_V5_V4_nsa_gfx11	= 26358,
    IMAGE_SAMPLE_LZ_V1_V1	= 26359,
    IMAGE_SAMPLE_LZ_V1_V1_gfx10	= 26360,
    IMAGE_SAMPLE_LZ_V1_V1_gfx11	= 26361,
    IMAGE_SAMPLE_LZ_V1_V1_gfx12	= 26362,
    IMAGE_SAMPLE_LZ_V1_V2	= 26363,
    IMAGE_SAMPLE_LZ_V1_V2_gfx10	= 26364,
    IMAGE_SAMPLE_LZ_V1_V2_gfx11	= 26365,
    IMAGE_SAMPLE_LZ_V1_V2_gfx12	= 26366,
    IMAGE_SAMPLE_LZ_V1_V2_nsa_gfx10	= 26367,
    IMAGE_SAMPLE_LZ_V1_V2_nsa_gfx11	= 26368,
    IMAGE_SAMPLE_LZ_V1_V3	= 26369,
    IMAGE_SAMPLE_LZ_V1_V3_gfx10	= 26370,
    IMAGE_SAMPLE_LZ_V1_V3_gfx11	= 26371,
    IMAGE_SAMPLE_LZ_V1_V3_gfx12	= 26372,
    IMAGE_SAMPLE_LZ_V1_V3_nsa_gfx10	= 26373,
    IMAGE_SAMPLE_LZ_V1_V3_nsa_gfx11	= 26374,
    IMAGE_SAMPLE_LZ_V1_V4	= 26375,
    IMAGE_SAMPLE_LZ_V1_V4_gfx10	= 26376,
    IMAGE_SAMPLE_LZ_V1_V4_gfx11	= 26377,
    IMAGE_SAMPLE_LZ_V2_V1	= 26378,
    IMAGE_SAMPLE_LZ_V2_V1_gfx10	= 26379,
    IMAGE_SAMPLE_LZ_V2_V1_gfx11	= 26380,
    IMAGE_SAMPLE_LZ_V2_V1_gfx12	= 26381,
    IMAGE_SAMPLE_LZ_V2_V2	= 26382,
    IMAGE_SAMPLE_LZ_V2_V2_gfx10	= 26383,
    IMAGE_SAMPLE_LZ_V2_V2_gfx11	= 26384,
    IMAGE_SAMPLE_LZ_V2_V2_gfx12	= 26385,
    IMAGE_SAMPLE_LZ_V2_V2_nsa_gfx10	= 26386,
    IMAGE_SAMPLE_LZ_V2_V2_nsa_gfx11	= 26387,
    IMAGE_SAMPLE_LZ_V2_V3	= 26388,
    IMAGE_SAMPLE_LZ_V2_V3_gfx10	= 26389,
    IMAGE_SAMPLE_LZ_V2_V3_gfx11	= 26390,
    IMAGE_SAMPLE_LZ_V2_V3_gfx12	= 26391,
    IMAGE_SAMPLE_LZ_V2_V3_nsa_gfx10	= 26392,
    IMAGE_SAMPLE_LZ_V2_V3_nsa_gfx11	= 26393,
    IMAGE_SAMPLE_LZ_V2_V4	= 26394,
    IMAGE_SAMPLE_LZ_V2_V4_gfx10	= 26395,
    IMAGE_SAMPLE_LZ_V2_V4_gfx11	= 26396,
    IMAGE_SAMPLE_LZ_V3_V1	= 26397,
    IMAGE_SAMPLE_LZ_V3_V1_gfx10	= 26398,
    IMAGE_SAMPLE_LZ_V3_V1_gfx11	= 26399,
    IMAGE_SAMPLE_LZ_V3_V1_gfx12	= 26400,
    IMAGE_SAMPLE_LZ_V3_V2	= 26401,
    IMAGE_SAMPLE_LZ_V3_V2_gfx10	= 26402,
    IMAGE_SAMPLE_LZ_V3_V2_gfx11	= 26403,
    IMAGE_SAMPLE_LZ_V3_V2_gfx12	= 26404,
    IMAGE_SAMPLE_LZ_V3_V2_nsa_gfx10	= 26405,
    IMAGE_SAMPLE_LZ_V3_V2_nsa_gfx11	= 26406,
    IMAGE_SAMPLE_LZ_V3_V3	= 26407,
    IMAGE_SAMPLE_LZ_V3_V3_gfx10	= 26408,
    IMAGE_SAMPLE_LZ_V3_V3_gfx11	= 26409,
    IMAGE_SAMPLE_LZ_V3_V3_gfx12	= 26410,
    IMAGE_SAMPLE_LZ_V3_V3_nsa_gfx10	= 26411,
    IMAGE_SAMPLE_LZ_V3_V3_nsa_gfx11	= 26412,
    IMAGE_SAMPLE_LZ_V3_V4	= 26413,
    IMAGE_SAMPLE_LZ_V3_V4_gfx10	= 26414,
    IMAGE_SAMPLE_LZ_V3_V4_gfx11	= 26415,
    IMAGE_SAMPLE_LZ_V4_V1	= 26416,
    IMAGE_SAMPLE_LZ_V4_V1_gfx10	= 26417,
    IMAGE_SAMPLE_LZ_V4_V1_gfx11	= 26418,
    IMAGE_SAMPLE_LZ_V4_V1_gfx12	= 26419,
    IMAGE_SAMPLE_LZ_V4_V2	= 26420,
    IMAGE_SAMPLE_LZ_V4_V2_gfx10	= 26421,
    IMAGE_SAMPLE_LZ_V4_V2_gfx11	= 26422,
    IMAGE_SAMPLE_LZ_V4_V2_gfx12	= 26423,
    IMAGE_SAMPLE_LZ_V4_V2_nsa_gfx10	= 26424,
    IMAGE_SAMPLE_LZ_V4_V2_nsa_gfx11	= 26425,
    IMAGE_SAMPLE_LZ_V4_V3	= 26426,
    IMAGE_SAMPLE_LZ_V4_V3_gfx10	= 26427,
    IMAGE_SAMPLE_LZ_V4_V3_gfx11	= 26428,
    IMAGE_SAMPLE_LZ_V4_V3_gfx12	= 26429,
    IMAGE_SAMPLE_LZ_V4_V3_nsa_gfx10	= 26430,
    IMAGE_SAMPLE_LZ_V4_V3_nsa_gfx11	= 26431,
    IMAGE_SAMPLE_LZ_V4_V4	= 26432,
    IMAGE_SAMPLE_LZ_V4_V4_gfx10	= 26433,
    IMAGE_SAMPLE_LZ_V4_V4_gfx11	= 26434,
    IMAGE_SAMPLE_LZ_V5_V1	= 26435,
    IMAGE_SAMPLE_LZ_V5_V1_gfx10	= 26436,
    IMAGE_SAMPLE_LZ_V5_V1_gfx11	= 26437,
    IMAGE_SAMPLE_LZ_V5_V1_gfx12	= 26438,
    IMAGE_SAMPLE_LZ_V5_V2	= 26439,
    IMAGE_SAMPLE_LZ_V5_V2_gfx10	= 26440,
    IMAGE_SAMPLE_LZ_V5_V2_gfx11	= 26441,
    IMAGE_SAMPLE_LZ_V5_V2_gfx12	= 26442,
    IMAGE_SAMPLE_LZ_V5_V2_nsa_gfx10	= 26443,
    IMAGE_SAMPLE_LZ_V5_V2_nsa_gfx11	= 26444,
    IMAGE_SAMPLE_LZ_V5_V3	= 26445,
    IMAGE_SAMPLE_LZ_V5_V3_gfx10	= 26446,
    IMAGE_SAMPLE_LZ_V5_V3_gfx11	= 26447,
    IMAGE_SAMPLE_LZ_V5_V3_gfx12	= 26448,
    IMAGE_SAMPLE_LZ_V5_V3_nsa_gfx10	= 26449,
    IMAGE_SAMPLE_LZ_V5_V3_nsa_gfx11	= 26450,
    IMAGE_SAMPLE_LZ_V5_V4	= 26451,
    IMAGE_SAMPLE_LZ_V5_V4_gfx10	= 26452,
    IMAGE_SAMPLE_LZ_V5_V4_gfx11	= 26453,
    IMAGE_SAMPLE_L_O_V1_V2	= 26454,
    IMAGE_SAMPLE_L_O_V1_V2_gfx10	= 26455,
    IMAGE_SAMPLE_L_O_V1_V2_gfx11	= 26456,
    IMAGE_SAMPLE_L_O_V1_V2_gfx12	= 26457,
    IMAGE_SAMPLE_L_O_V1_V2_nsa_gfx10	= 26458,
    IMAGE_SAMPLE_L_O_V1_V2_nsa_gfx11	= 26459,
    IMAGE_SAMPLE_L_O_V1_V3	= 26460,
    IMAGE_SAMPLE_L_O_V1_V3_gfx10	= 26461,
    IMAGE_SAMPLE_L_O_V1_V3_gfx11	= 26462,
    IMAGE_SAMPLE_L_O_V1_V3_gfx12	= 26463,
    IMAGE_SAMPLE_L_O_V1_V3_nsa_gfx10	= 26464,
    IMAGE_SAMPLE_L_O_V1_V3_nsa_gfx11	= 26465,
    IMAGE_SAMPLE_L_O_V1_V4	= 26466,
    IMAGE_SAMPLE_L_O_V1_V4_gfx10	= 26467,
    IMAGE_SAMPLE_L_O_V1_V4_gfx11	= 26468,
    IMAGE_SAMPLE_L_O_V1_V4_gfx12	= 26469,
    IMAGE_SAMPLE_L_O_V1_V4_nsa_gfx10	= 26470,
    IMAGE_SAMPLE_L_O_V1_V4_nsa_gfx11	= 26471,
    IMAGE_SAMPLE_L_O_V1_V5	= 26472,
    IMAGE_SAMPLE_L_O_V1_V5_gfx10	= 26473,
    IMAGE_SAMPLE_L_O_V1_V5_gfx11	= 26474,
    IMAGE_SAMPLE_L_O_V1_V5_gfx12	= 26475,
    IMAGE_SAMPLE_L_O_V1_V5_nsa_gfx10	= 26476,
    IMAGE_SAMPLE_L_O_V1_V5_nsa_gfx11	= 26477,
    IMAGE_SAMPLE_L_O_V1_V8	= 26478,
    IMAGE_SAMPLE_L_O_V1_V8_gfx10	= 26479,
    IMAGE_SAMPLE_L_O_V1_V8_gfx11	= 26480,
    IMAGE_SAMPLE_L_O_V2_V2	= 26481,
    IMAGE_SAMPLE_L_O_V2_V2_gfx10	= 26482,
    IMAGE_SAMPLE_L_O_V2_V2_gfx11	= 26483,
    IMAGE_SAMPLE_L_O_V2_V2_gfx12	= 26484,
    IMAGE_SAMPLE_L_O_V2_V2_nsa_gfx10	= 26485,
    IMAGE_SAMPLE_L_O_V2_V2_nsa_gfx11	= 26486,
    IMAGE_SAMPLE_L_O_V2_V3	= 26487,
    IMAGE_SAMPLE_L_O_V2_V3_gfx10	= 26488,
    IMAGE_SAMPLE_L_O_V2_V3_gfx11	= 26489,
    IMAGE_SAMPLE_L_O_V2_V3_gfx12	= 26490,
    IMAGE_SAMPLE_L_O_V2_V3_nsa_gfx10	= 26491,
    IMAGE_SAMPLE_L_O_V2_V3_nsa_gfx11	= 26492,
    IMAGE_SAMPLE_L_O_V2_V4	= 26493,
    IMAGE_SAMPLE_L_O_V2_V4_gfx10	= 26494,
    IMAGE_SAMPLE_L_O_V2_V4_gfx11	= 26495,
    IMAGE_SAMPLE_L_O_V2_V4_gfx12	= 26496,
    IMAGE_SAMPLE_L_O_V2_V4_nsa_gfx10	= 26497,
    IMAGE_SAMPLE_L_O_V2_V4_nsa_gfx11	= 26498,
    IMAGE_SAMPLE_L_O_V2_V5	= 26499,
    IMAGE_SAMPLE_L_O_V2_V5_gfx10	= 26500,
    IMAGE_SAMPLE_L_O_V2_V5_gfx11	= 26501,
    IMAGE_SAMPLE_L_O_V2_V5_gfx12	= 26502,
    IMAGE_SAMPLE_L_O_V2_V5_nsa_gfx10	= 26503,
    IMAGE_SAMPLE_L_O_V2_V5_nsa_gfx11	= 26504,
    IMAGE_SAMPLE_L_O_V2_V8	= 26505,
    IMAGE_SAMPLE_L_O_V2_V8_gfx10	= 26506,
    IMAGE_SAMPLE_L_O_V2_V8_gfx11	= 26507,
    IMAGE_SAMPLE_L_O_V3_V2	= 26508,
    IMAGE_SAMPLE_L_O_V3_V2_gfx10	= 26509,
    IMAGE_SAMPLE_L_O_V3_V2_gfx11	= 26510,
    IMAGE_SAMPLE_L_O_V3_V2_gfx12	= 26511,
    IMAGE_SAMPLE_L_O_V3_V2_nsa_gfx10	= 26512,
    IMAGE_SAMPLE_L_O_V3_V2_nsa_gfx11	= 26513,
    IMAGE_SAMPLE_L_O_V3_V3	= 26514,
    IMAGE_SAMPLE_L_O_V3_V3_gfx10	= 26515,
    IMAGE_SAMPLE_L_O_V3_V3_gfx11	= 26516,
    IMAGE_SAMPLE_L_O_V3_V3_gfx12	= 26517,
    IMAGE_SAMPLE_L_O_V3_V3_nsa_gfx10	= 26518,
    IMAGE_SAMPLE_L_O_V3_V3_nsa_gfx11	= 26519,
    IMAGE_SAMPLE_L_O_V3_V4	= 26520,
    IMAGE_SAMPLE_L_O_V3_V4_gfx10	= 26521,
    IMAGE_SAMPLE_L_O_V3_V4_gfx11	= 26522,
    IMAGE_SAMPLE_L_O_V3_V4_gfx12	= 26523,
    IMAGE_SAMPLE_L_O_V3_V4_nsa_gfx10	= 26524,
    IMAGE_SAMPLE_L_O_V3_V4_nsa_gfx11	= 26525,
    IMAGE_SAMPLE_L_O_V3_V5	= 26526,
    IMAGE_SAMPLE_L_O_V3_V5_gfx10	= 26527,
    IMAGE_SAMPLE_L_O_V3_V5_gfx11	= 26528,
    IMAGE_SAMPLE_L_O_V3_V5_gfx12	= 26529,
    IMAGE_SAMPLE_L_O_V3_V5_nsa_gfx10	= 26530,
    IMAGE_SAMPLE_L_O_V3_V5_nsa_gfx11	= 26531,
    IMAGE_SAMPLE_L_O_V3_V8	= 26532,
    IMAGE_SAMPLE_L_O_V3_V8_gfx10	= 26533,
    IMAGE_SAMPLE_L_O_V3_V8_gfx11	= 26534,
    IMAGE_SAMPLE_L_O_V4_V2	= 26535,
    IMAGE_SAMPLE_L_O_V4_V2_gfx10	= 26536,
    IMAGE_SAMPLE_L_O_V4_V2_gfx11	= 26537,
    IMAGE_SAMPLE_L_O_V4_V2_gfx12	= 26538,
    IMAGE_SAMPLE_L_O_V4_V2_nsa_gfx10	= 26539,
    IMAGE_SAMPLE_L_O_V4_V2_nsa_gfx11	= 26540,
    IMAGE_SAMPLE_L_O_V4_V3	= 26541,
    IMAGE_SAMPLE_L_O_V4_V3_gfx10	= 26542,
    IMAGE_SAMPLE_L_O_V4_V3_gfx11	= 26543,
    IMAGE_SAMPLE_L_O_V4_V3_gfx12	= 26544,
    IMAGE_SAMPLE_L_O_V4_V3_nsa_gfx10	= 26545,
    IMAGE_SAMPLE_L_O_V4_V3_nsa_gfx11	= 26546,
    IMAGE_SAMPLE_L_O_V4_V4	= 26547,
    IMAGE_SAMPLE_L_O_V4_V4_gfx10	= 26548,
    IMAGE_SAMPLE_L_O_V4_V4_gfx11	= 26549,
    IMAGE_SAMPLE_L_O_V4_V4_gfx12	= 26550,
    IMAGE_SAMPLE_L_O_V4_V4_nsa_gfx10	= 26551,
    IMAGE_SAMPLE_L_O_V4_V4_nsa_gfx11	= 26552,
    IMAGE_SAMPLE_L_O_V4_V5	= 26553,
    IMAGE_SAMPLE_L_O_V4_V5_gfx10	= 26554,
    IMAGE_SAMPLE_L_O_V4_V5_gfx11	= 26555,
    IMAGE_SAMPLE_L_O_V4_V5_gfx12	= 26556,
    IMAGE_SAMPLE_L_O_V4_V5_nsa_gfx10	= 26557,
    IMAGE_SAMPLE_L_O_V4_V5_nsa_gfx11	= 26558,
    IMAGE_SAMPLE_L_O_V4_V8	= 26559,
    IMAGE_SAMPLE_L_O_V4_V8_gfx10	= 26560,
    IMAGE_SAMPLE_L_O_V4_V8_gfx11	= 26561,
    IMAGE_SAMPLE_L_O_V5_V2	= 26562,
    IMAGE_SAMPLE_L_O_V5_V2_gfx10	= 26563,
    IMAGE_SAMPLE_L_O_V5_V2_gfx11	= 26564,
    IMAGE_SAMPLE_L_O_V5_V2_gfx12	= 26565,
    IMAGE_SAMPLE_L_O_V5_V2_nsa_gfx10	= 26566,
    IMAGE_SAMPLE_L_O_V5_V2_nsa_gfx11	= 26567,
    IMAGE_SAMPLE_L_O_V5_V3	= 26568,
    IMAGE_SAMPLE_L_O_V5_V3_gfx10	= 26569,
    IMAGE_SAMPLE_L_O_V5_V3_gfx11	= 26570,
    IMAGE_SAMPLE_L_O_V5_V3_gfx12	= 26571,
    IMAGE_SAMPLE_L_O_V5_V3_nsa_gfx10	= 26572,
    IMAGE_SAMPLE_L_O_V5_V3_nsa_gfx11	= 26573,
    IMAGE_SAMPLE_L_O_V5_V4	= 26574,
    IMAGE_SAMPLE_L_O_V5_V4_gfx10	= 26575,
    IMAGE_SAMPLE_L_O_V5_V4_gfx11	= 26576,
    IMAGE_SAMPLE_L_O_V5_V4_gfx12	= 26577,
    IMAGE_SAMPLE_L_O_V5_V4_nsa_gfx10	= 26578,
    IMAGE_SAMPLE_L_O_V5_V4_nsa_gfx11	= 26579,
    IMAGE_SAMPLE_L_O_V5_V5	= 26580,
    IMAGE_SAMPLE_L_O_V5_V5_gfx10	= 26581,
    IMAGE_SAMPLE_L_O_V5_V5_gfx11	= 26582,
    IMAGE_SAMPLE_L_O_V5_V5_gfx12	= 26583,
    IMAGE_SAMPLE_L_O_V5_V5_nsa_gfx10	= 26584,
    IMAGE_SAMPLE_L_O_V5_V5_nsa_gfx11	= 26585,
    IMAGE_SAMPLE_L_O_V5_V8	= 26586,
    IMAGE_SAMPLE_L_O_V5_V8_gfx10	= 26587,
    IMAGE_SAMPLE_L_O_V5_V8_gfx11	= 26588,
    IMAGE_SAMPLE_L_V1_V1	= 26589,
    IMAGE_SAMPLE_L_V1_V1_gfx10	= 26590,
    IMAGE_SAMPLE_L_V1_V1_gfx11	= 26591,
    IMAGE_SAMPLE_L_V1_V1_gfx12	= 26592,
    IMAGE_SAMPLE_L_V1_V2	= 26593,
    IMAGE_SAMPLE_L_V1_V2_gfx10	= 26594,
    IMAGE_SAMPLE_L_V1_V2_gfx11	= 26595,
    IMAGE_SAMPLE_L_V1_V2_gfx12	= 26596,
    IMAGE_SAMPLE_L_V1_V2_nsa_gfx10	= 26597,
    IMAGE_SAMPLE_L_V1_V2_nsa_gfx11	= 26598,
    IMAGE_SAMPLE_L_V1_V3	= 26599,
    IMAGE_SAMPLE_L_V1_V3_gfx10	= 26600,
    IMAGE_SAMPLE_L_V1_V3_gfx11	= 26601,
    IMAGE_SAMPLE_L_V1_V3_gfx12	= 26602,
    IMAGE_SAMPLE_L_V1_V3_nsa_gfx10	= 26603,
    IMAGE_SAMPLE_L_V1_V3_nsa_gfx11	= 26604,
    IMAGE_SAMPLE_L_V1_V4	= 26605,
    IMAGE_SAMPLE_L_V1_V4_gfx10	= 26606,
    IMAGE_SAMPLE_L_V1_V4_gfx11	= 26607,
    IMAGE_SAMPLE_L_V1_V4_gfx12	= 26608,
    IMAGE_SAMPLE_L_V1_V4_nsa_gfx10	= 26609,
    IMAGE_SAMPLE_L_V1_V4_nsa_gfx11	= 26610,
    IMAGE_SAMPLE_L_V2_V1	= 26611,
    IMAGE_SAMPLE_L_V2_V1_gfx10	= 26612,
    IMAGE_SAMPLE_L_V2_V1_gfx11	= 26613,
    IMAGE_SAMPLE_L_V2_V1_gfx12	= 26614,
    IMAGE_SAMPLE_L_V2_V2	= 26615,
    IMAGE_SAMPLE_L_V2_V2_gfx10	= 26616,
    IMAGE_SAMPLE_L_V2_V2_gfx11	= 26617,
    IMAGE_SAMPLE_L_V2_V2_gfx12	= 26618,
    IMAGE_SAMPLE_L_V2_V2_nsa_gfx10	= 26619,
    IMAGE_SAMPLE_L_V2_V2_nsa_gfx11	= 26620,
    IMAGE_SAMPLE_L_V2_V3	= 26621,
    IMAGE_SAMPLE_L_V2_V3_gfx10	= 26622,
    IMAGE_SAMPLE_L_V2_V3_gfx11	= 26623,
    IMAGE_SAMPLE_L_V2_V3_gfx12	= 26624,
    IMAGE_SAMPLE_L_V2_V3_nsa_gfx10	= 26625,
    IMAGE_SAMPLE_L_V2_V3_nsa_gfx11	= 26626,
    IMAGE_SAMPLE_L_V2_V4	= 26627,
    IMAGE_SAMPLE_L_V2_V4_gfx10	= 26628,
    IMAGE_SAMPLE_L_V2_V4_gfx11	= 26629,
    IMAGE_SAMPLE_L_V2_V4_gfx12	= 26630,
    IMAGE_SAMPLE_L_V2_V4_nsa_gfx10	= 26631,
    IMAGE_SAMPLE_L_V2_V4_nsa_gfx11	= 26632,
    IMAGE_SAMPLE_L_V3_V1	= 26633,
    IMAGE_SAMPLE_L_V3_V1_gfx10	= 26634,
    IMAGE_SAMPLE_L_V3_V1_gfx11	= 26635,
    IMAGE_SAMPLE_L_V3_V1_gfx12	= 26636,
    IMAGE_SAMPLE_L_V3_V2	= 26637,
    IMAGE_SAMPLE_L_V3_V2_gfx10	= 26638,
    IMAGE_SAMPLE_L_V3_V2_gfx11	= 26639,
    IMAGE_SAMPLE_L_V3_V2_gfx12	= 26640,
    IMAGE_SAMPLE_L_V3_V2_nsa_gfx10	= 26641,
    IMAGE_SAMPLE_L_V3_V2_nsa_gfx11	= 26642,
    IMAGE_SAMPLE_L_V3_V3	= 26643,
    IMAGE_SAMPLE_L_V3_V3_gfx10	= 26644,
    IMAGE_SAMPLE_L_V3_V3_gfx11	= 26645,
    IMAGE_SAMPLE_L_V3_V3_gfx12	= 26646,
    IMAGE_SAMPLE_L_V3_V3_nsa_gfx10	= 26647,
    IMAGE_SAMPLE_L_V3_V3_nsa_gfx11	= 26648,
    IMAGE_SAMPLE_L_V3_V4	= 26649,
    IMAGE_SAMPLE_L_V3_V4_gfx10	= 26650,
    IMAGE_SAMPLE_L_V3_V4_gfx11	= 26651,
    IMAGE_SAMPLE_L_V3_V4_gfx12	= 26652,
    IMAGE_SAMPLE_L_V3_V4_nsa_gfx10	= 26653,
    IMAGE_SAMPLE_L_V3_V4_nsa_gfx11	= 26654,
    IMAGE_SAMPLE_L_V4_V1	= 26655,
    IMAGE_SAMPLE_L_V4_V1_gfx10	= 26656,
    IMAGE_SAMPLE_L_V4_V1_gfx11	= 26657,
    IMAGE_SAMPLE_L_V4_V1_gfx12	= 26658,
    IMAGE_SAMPLE_L_V4_V2	= 26659,
    IMAGE_SAMPLE_L_V4_V2_gfx10	= 26660,
    IMAGE_SAMPLE_L_V4_V2_gfx11	= 26661,
    IMAGE_SAMPLE_L_V4_V2_gfx12	= 26662,
    IMAGE_SAMPLE_L_V4_V2_nsa_gfx10	= 26663,
    IMAGE_SAMPLE_L_V4_V2_nsa_gfx11	= 26664,
    IMAGE_SAMPLE_L_V4_V3	= 26665,
    IMAGE_SAMPLE_L_V4_V3_gfx10	= 26666,
    IMAGE_SAMPLE_L_V4_V3_gfx11	= 26667,
    IMAGE_SAMPLE_L_V4_V3_gfx12	= 26668,
    IMAGE_SAMPLE_L_V4_V3_nsa_gfx10	= 26669,
    IMAGE_SAMPLE_L_V4_V3_nsa_gfx11	= 26670,
    IMAGE_SAMPLE_L_V4_V4	= 26671,
    IMAGE_SAMPLE_L_V4_V4_gfx10	= 26672,
    IMAGE_SAMPLE_L_V4_V4_gfx11	= 26673,
    IMAGE_SAMPLE_L_V4_V4_gfx12	= 26674,
    IMAGE_SAMPLE_L_V4_V4_nsa_gfx10	= 26675,
    IMAGE_SAMPLE_L_V4_V4_nsa_gfx11	= 26676,
    IMAGE_SAMPLE_L_V5_V1	= 26677,
    IMAGE_SAMPLE_L_V5_V1_gfx10	= 26678,
    IMAGE_SAMPLE_L_V5_V1_gfx11	= 26679,
    IMAGE_SAMPLE_L_V5_V1_gfx12	= 26680,
    IMAGE_SAMPLE_L_V5_V2	= 26681,
    IMAGE_SAMPLE_L_V5_V2_gfx10	= 26682,
    IMAGE_SAMPLE_L_V5_V2_gfx11	= 26683,
    IMAGE_SAMPLE_L_V5_V2_gfx12	= 26684,
    IMAGE_SAMPLE_L_V5_V2_nsa_gfx10	= 26685,
    IMAGE_SAMPLE_L_V5_V2_nsa_gfx11	= 26686,
    IMAGE_SAMPLE_L_V5_V3	= 26687,
    IMAGE_SAMPLE_L_V5_V3_gfx10	= 26688,
    IMAGE_SAMPLE_L_V5_V3_gfx11	= 26689,
    IMAGE_SAMPLE_L_V5_V3_gfx12	= 26690,
    IMAGE_SAMPLE_L_V5_V3_nsa_gfx10	= 26691,
    IMAGE_SAMPLE_L_V5_V3_nsa_gfx11	= 26692,
    IMAGE_SAMPLE_L_V5_V4	= 26693,
    IMAGE_SAMPLE_L_V5_V4_gfx10	= 26694,
    IMAGE_SAMPLE_L_V5_V4_gfx11	= 26695,
    IMAGE_SAMPLE_L_V5_V4_gfx12	= 26696,
    IMAGE_SAMPLE_L_V5_V4_nsa_gfx10	= 26697,
    IMAGE_SAMPLE_L_V5_V4_nsa_gfx11	= 26698,
    IMAGE_SAMPLE_O_V1_V2	= 26699,
    IMAGE_SAMPLE_O_V1_V2_gfx10	= 26700,
    IMAGE_SAMPLE_O_V1_V2_gfx11	= 26701,
    IMAGE_SAMPLE_O_V1_V2_gfx12	= 26702,
    IMAGE_SAMPLE_O_V1_V2_nsa_gfx10	= 26703,
    IMAGE_SAMPLE_O_V1_V2_nsa_gfx11	= 26704,
    IMAGE_SAMPLE_O_V1_V3	= 26705,
    IMAGE_SAMPLE_O_V1_V3_gfx10	= 26706,
    IMAGE_SAMPLE_O_V1_V3_gfx11	= 26707,
    IMAGE_SAMPLE_O_V1_V3_gfx12	= 26708,
    IMAGE_SAMPLE_O_V1_V3_nsa_gfx10	= 26709,
    IMAGE_SAMPLE_O_V1_V3_nsa_gfx11	= 26710,
    IMAGE_SAMPLE_O_V1_V4	= 26711,
    IMAGE_SAMPLE_O_V1_V4_gfx10	= 26712,
    IMAGE_SAMPLE_O_V1_V4_gfx11	= 26713,
    IMAGE_SAMPLE_O_V1_V4_gfx12	= 26714,
    IMAGE_SAMPLE_O_V1_V4_nsa_gfx10	= 26715,
    IMAGE_SAMPLE_O_V1_V4_nsa_gfx11	= 26716,
    IMAGE_SAMPLE_O_V2_V2	= 26717,
    IMAGE_SAMPLE_O_V2_V2_gfx10	= 26718,
    IMAGE_SAMPLE_O_V2_V2_gfx11	= 26719,
    IMAGE_SAMPLE_O_V2_V2_gfx12	= 26720,
    IMAGE_SAMPLE_O_V2_V2_nsa_gfx10	= 26721,
    IMAGE_SAMPLE_O_V2_V2_nsa_gfx11	= 26722,
    IMAGE_SAMPLE_O_V2_V3	= 26723,
    IMAGE_SAMPLE_O_V2_V3_gfx10	= 26724,
    IMAGE_SAMPLE_O_V2_V3_gfx11	= 26725,
    IMAGE_SAMPLE_O_V2_V3_gfx12	= 26726,
    IMAGE_SAMPLE_O_V2_V3_nsa_gfx10	= 26727,
    IMAGE_SAMPLE_O_V2_V3_nsa_gfx11	= 26728,
    IMAGE_SAMPLE_O_V2_V4	= 26729,
    IMAGE_SAMPLE_O_V2_V4_gfx10	= 26730,
    IMAGE_SAMPLE_O_V2_V4_gfx11	= 26731,
    IMAGE_SAMPLE_O_V2_V4_gfx12	= 26732,
    IMAGE_SAMPLE_O_V2_V4_nsa_gfx10	= 26733,
    IMAGE_SAMPLE_O_V2_V4_nsa_gfx11	= 26734,
    IMAGE_SAMPLE_O_V3_V2	= 26735,
    IMAGE_SAMPLE_O_V3_V2_gfx10	= 26736,
    IMAGE_SAMPLE_O_V3_V2_gfx11	= 26737,
    IMAGE_SAMPLE_O_V3_V2_gfx12	= 26738,
    IMAGE_SAMPLE_O_V3_V2_nsa_gfx10	= 26739,
    IMAGE_SAMPLE_O_V3_V2_nsa_gfx11	= 26740,
    IMAGE_SAMPLE_O_V3_V3	= 26741,
    IMAGE_SAMPLE_O_V3_V3_gfx10	= 26742,
    IMAGE_SAMPLE_O_V3_V3_gfx11	= 26743,
    IMAGE_SAMPLE_O_V3_V3_gfx12	= 26744,
    IMAGE_SAMPLE_O_V3_V3_nsa_gfx10	= 26745,
    IMAGE_SAMPLE_O_V3_V3_nsa_gfx11	= 26746,
    IMAGE_SAMPLE_O_V3_V4	= 26747,
    IMAGE_SAMPLE_O_V3_V4_gfx10	= 26748,
    IMAGE_SAMPLE_O_V3_V4_gfx11	= 26749,
    IMAGE_SAMPLE_O_V3_V4_gfx12	= 26750,
    IMAGE_SAMPLE_O_V3_V4_nsa_gfx10	= 26751,
    IMAGE_SAMPLE_O_V3_V4_nsa_gfx11	= 26752,
    IMAGE_SAMPLE_O_V4_V2	= 26753,
    IMAGE_SAMPLE_O_V4_V2_gfx10	= 26754,
    IMAGE_SAMPLE_O_V4_V2_gfx11	= 26755,
    IMAGE_SAMPLE_O_V4_V2_gfx12	= 26756,
    IMAGE_SAMPLE_O_V4_V2_nsa_gfx10	= 26757,
    IMAGE_SAMPLE_O_V4_V2_nsa_gfx11	= 26758,
    IMAGE_SAMPLE_O_V4_V3	= 26759,
    IMAGE_SAMPLE_O_V4_V3_gfx10	= 26760,
    IMAGE_SAMPLE_O_V4_V3_gfx11	= 26761,
    IMAGE_SAMPLE_O_V4_V3_gfx12	= 26762,
    IMAGE_SAMPLE_O_V4_V3_nsa_gfx10	= 26763,
    IMAGE_SAMPLE_O_V4_V3_nsa_gfx11	= 26764,
    IMAGE_SAMPLE_O_V4_V4	= 26765,
    IMAGE_SAMPLE_O_V4_V4_gfx10	= 26766,
    IMAGE_SAMPLE_O_V4_V4_gfx11	= 26767,
    IMAGE_SAMPLE_O_V4_V4_gfx12	= 26768,
    IMAGE_SAMPLE_O_V4_V4_nsa_gfx10	= 26769,
    IMAGE_SAMPLE_O_V4_V4_nsa_gfx11	= 26770,
    IMAGE_SAMPLE_O_V5_V2	= 26771,
    IMAGE_SAMPLE_O_V5_V2_gfx10	= 26772,
    IMAGE_SAMPLE_O_V5_V2_gfx11	= 26773,
    IMAGE_SAMPLE_O_V5_V2_gfx12	= 26774,
    IMAGE_SAMPLE_O_V5_V2_nsa_gfx10	= 26775,
    IMAGE_SAMPLE_O_V5_V2_nsa_gfx11	= 26776,
    IMAGE_SAMPLE_O_V5_V3	= 26777,
    IMAGE_SAMPLE_O_V5_V3_gfx10	= 26778,
    IMAGE_SAMPLE_O_V5_V3_gfx11	= 26779,
    IMAGE_SAMPLE_O_V5_V3_gfx12	= 26780,
    IMAGE_SAMPLE_O_V5_V3_nsa_gfx10	= 26781,
    IMAGE_SAMPLE_O_V5_V3_nsa_gfx11	= 26782,
    IMAGE_SAMPLE_O_V5_V4	= 26783,
    IMAGE_SAMPLE_O_V5_V4_gfx10	= 26784,
    IMAGE_SAMPLE_O_V5_V4_gfx11	= 26785,
    IMAGE_SAMPLE_O_V5_V4_gfx12	= 26786,
    IMAGE_SAMPLE_O_V5_V4_nsa_gfx10	= 26787,
    IMAGE_SAMPLE_O_V5_V4_nsa_gfx11	= 26788,
    IMAGE_SAMPLE_V1_V1	= 26789,
    IMAGE_SAMPLE_V1_V1_gfx10	= 26790,
    IMAGE_SAMPLE_V1_V1_gfx11	= 26791,
    IMAGE_SAMPLE_V1_V1_gfx12	= 26792,
    IMAGE_SAMPLE_V1_V1_gfx90a	= 26793,
    IMAGE_SAMPLE_V1_V2	= 26794,
    IMAGE_SAMPLE_V1_V2_gfx10	= 26795,
    IMAGE_SAMPLE_V1_V2_gfx11	= 26796,
    IMAGE_SAMPLE_V1_V2_gfx12	= 26797,
    IMAGE_SAMPLE_V1_V2_gfx90a	= 26798,
    IMAGE_SAMPLE_V1_V2_nsa_gfx10	= 26799,
    IMAGE_SAMPLE_V1_V2_nsa_gfx11	= 26800,
    IMAGE_SAMPLE_V1_V3	= 26801,
    IMAGE_SAMPLE_V1_V3_gfx10	= 26802,
    IMAGE_SAMPLE_V1_V3_gfx11	= 26803,
    IMAGE_SAMPLE_V1_V3_gfx12	= 26804,
    IMAGE_SAMPLE_V1_V3_gfx90a	= 26805,
    IMAGE_SAMPLE_V1_V3_nsa_gfx10	= 26806,
    IMAGE_SAMPLE_V1_V3_nsa_gfx11	= 26807,
    IMAGE_SAMPLE_V1_V4	= 26808,
    IMAGE_SAMPLE_V1_V4_gfx10	= 26809,
    IMAGE_SAMPLE_V1_V4_gfx11	= 26810,
    IMAGE_SAMPLE_V1_V4_gfx90a	= 26811,
    IMAGE_SAMPLE_V2_V1	= 26812,
    IMAGE_SAMPLE_V2_V1_gfx10	= 26813,
    IMAGE_SAMPLE_V2_V1_gfx11	= 26814,
    IMAGE_SAMPLE_V2_V1_gfx12	= 26815,
    IMAGE_SAMPLE_V2_V1_gfx90a	= 26816,
    IMAGE_SAMPLE_V2_V2	= 26817,
    IMAGE_SAMPLE_V2_V2_gfx10	= 26818,
    IMAGE_SAMPLE_V2_V2_gfx11	= 26819,
    IMAGE_SAMPLE_V2_V2_gfx12	= 26820,
    IMAGE_SAMPLE_V2_V2_gfx90a	= 26821,
    IMAGE_SAMPLE_V2_V2_nsa_gfx10	= 26822,
    IMAGE_SAMPLE_V2_V2_nsa_gfx11	= 26823,
    IMAGE_SAMPLE_V2_V3	= 26824,
    IMAGE_SAMPLE_V2_V3_gfx10	= 26825,
    IMAGE_SAMPLE_V2_V3_gfx11	= 26826,
    IMAGE_SAMPLE_V2_V3_gfx12	= 26827,
    IMAGE_SAMPLE_V2_V3_gfx90a	= 26828,
    IMAGE_SAMPLE_V2_V3_nsa_gfx10	= 26829,
    IMAGE_SAMPLE_V2_V3_nsa_gfx11	= 26830,
    IMAGE_SAMPLE_V2_V4	= 26831,
    IMAGE_SAMPLE_V2_V4_gfx10	= 26832,
    IMAGE_SAMPLE_V2_V4_gfx11	= 26833,
    IMAGE_SAMPLE_V2_V4_gfx90a	= 26834,
    IMAGE_SAMPLE_V3_V1	= 26835,
    IMAGE_SAMPLE_V3_V1_gfx10	= 26836,
    IMAGE_SAMPLE_V3_V1_gfx11	= 26837,
    IMAGE_SAMPLE_V3_V1_gfx12	= 26838,
    IMAGE_SAMPLE_V3_V1_gfx90a	= 26839,
    IMAGE_SAMPLE_V3_V2	= 26840,
    IMAGE_SAMPLE_V3_V2_gfx10	= 26841,
    IMAGE_SAMPLE_V3_V2_gfx11	= 26842,
    IMAGE_SAMPLE_V3_V2_gfx12	= 26843,
    IMAGE_SAMPLE_V3_V2_gfx90a	= 26844,
    IMAGE_SAMPLE_V3_V2_nsa_gfx10	= 26845,
    IMAGE_SAMPLE_V3_V2_nsa_gfx11	= 26846,
    IMAGE_SAMPLE_V3_V3	= 26847,
    IMAGE_SAMPLE_V3_V3_gfx10	= 26848,
    IMAGE_SAMPLE_V3_V3_gfx11	= 26849,
    IMAGE_SAMPLE_V3_V3_gfx12	= 26850,
    IMAGE_SAMPLE_V3_V3_gfx90a	= 26851,
    IMAGE_SAMPLE_V3_V3_nsa_gfx10	= 26852,
    IMAGE_SAMPLE_V3_V3_nsa_gfx11	= 26853,
    IMAGE_SAMPLE_V3_V4	= 26854,
    IMAGE_SAMPLE_V3_V4_gfx10	= 26855,
    IMAGE_SAMPLE_V3_V4_gfx11	= 26856,
    IMAGE_SAMPLE_V3_V4_gfx90a	= 26857,
    IMAGE_SAMPLE_V4_V1	= 26858,
    IMAGE_SAMPLE_V4_V1_gfx10	= 26859,
    IMAGE_SAMPLE_V4_V1_gfx11	= 26860,
    IMAGE_SAMPLE_V4_V1_gfx12	= 26861,
    IMAGE_SAMPLE_V4_V1_gfx90a	= 26862,
    IMAGE_SAMPLE_V4_V2	= 26863,
    IMAGE_SAMPLE_V4_V2_gfx10	= 26864,
    IMAGE_SAMPLE_V4_V2_gfx11	= 26865,
    IMAGE_SAMPLE_V4_V2_gfx12	= 26866,
    IMAGE_SAMPLE_V4_V2_gfx90a	= 26867,
    IMAGE_SAMPLE_V4_V2_nsa_gfx10	= 26868,
    IMAGE_SAMPLE_V4_V2_nsa_gfx11	= 26869,
    IMAGE_SAMPLE_V4_V3	= 26870,
    IMAGE_SAMPLE_V4_V3_gfx10	= 26871,
    IMAGE_SAMPLE_V4_V3_gfx11	= 26872,
    IMAGE_SAMPLE_V4_V3_gfx12	= 26873,
    IMAGE_SAMPLE_V4_V3_gfx90a	= 26874,
    IMAGE_SAMPLE_V4_V3_nsa_gfx10	= 26875,
    IMAGE_SAMPLE_V4_V3_nsa_gfx11	= 26876,
    IMAGE_SAMPLE_V4_V4	= 26877,
    IMAGE_SAMPLE_V4_V4_gfx10	= 26878,
    IMAGE_SAMPLE_V4_V4_gfx11	= 26879,
    IMAGE_SAMPLE_V4_V4_gfx90a	= 26880,
    IMAGE_SAMPLE_V5_V1	= 26881,
    IMAGE_SAMPLE_V5_V1_gfx10	= 26882,
    IMAGE_SAMPLE_V5_V1_gfx11	= 26883,
    IMAGE_SAMPLE_V5_V1_gfx12	= 26884,
    IMAGE_SAMPLE_V5_V1_gfx90a	= 26885,
    IMAGE_SAMPLE_V5_V2	= 26886,
    IMAGE_SAMPLE_V5_V2_gfx10	= 26887,
    IMAGE_SAMPLE_V5_V2_gfx11	= 26888,
    IMAGE_SAMPLE_V5_V2_gfx12	= 26889,
    IMAGE_SAMPLE_V5_V2_gfx90a	= 26890,
    IMAGE_SAMPLE_V5_V2_nsa_gfx10	= 26891,
    IMAGE_SAMPLE_V5_V2_nsa_gfx11	= 26892,
    IMAGE_SAMPLE_V5_V3	= 26893,
    IMAGE_SAMPLE_V5_V3_gfx10	= 26894,
    IMAGE_SAMPLE_V5_V3_gfx11	= 26895,
    IMAGE_SAMPLE_V5_V3_gfx12	= 26896,
    IMAGE_SAMPLE_V5_V3_gfx90a	= 26897,
    IMAGE_SAMPLE_V5_V3_nsa_gfx10	= 26898,
    IMAGE_SAMPLE_V5_V3_nsa_gfx11	= 26899,
    IMAGE_SAMPLE_V5_V4	= 26900,
    IMAGE_SAMPLE_V5_V4_gfx10	= 26901,
    IMAGE_SAMPLE_V5_V4_gfx11	= 26902,
    IMAGE_SAMPLE_V5_V4_gfx90a	= 26903,
    IMAGE_STORE_MIP_PCK_V1_V1	= 26904,
    IMAGE_STORE_MIP_PCK_V1_V1_gfx10	= 26905,
    IMAGE_STORE_MIP_PCK_V1_V1_gfx11	= 26906,
    IMAGE_STORE_MIP_PCK_V1_V1_gfx12	= 26907,
    IMAGE_STORE_MIP_PCK_V1_V1_gfx90a	= 26908,
    IMAGE_STORE_MIP_PCK_V1_V2	= 26909,
    IMAGE_STORE_MIP_PCK_V1_V2_gfx10	= 26910,
    IMAGE_STORE_MIP_PCK_V1_V2_gfx11	= 26911,
    IMAGE_STORE_MIP_PCK_V1_V2_gfx12	= 26912,
    IMAGE_STORE_MIP_PCK_V1_V2_gfx90a	= 26913,
    IMAGE_STORE_MIP_PCK_V1_V2_nsa_gfx10	= 26914,
    IMAGE_STORE_MIP_PCK_V1_V2_nsa_gfx11	= 26915,
    IMAGE_STORE_MIP_PCK_V1_V3	= 26916,
    IMAGE_STORE_MIP_PCK_V1_V3_gfx10	= 26917,
    IMAGE_STORE_MIP_PCK_V1_V3_gfx11	= 26918,
    IMAGE_STORE_MIP_PCK_V1_V3_gfx12	= 26919,
    IMAGE_STORE_MIP_PCK_V1_V3_gfx90a	= 26920,
    IMAGE_STORE_MIP_PCK_V1_V3_nsa_gfx10	= 26921,
    IMAGE_STORE_MIP_PCK_V1_V3_nsa_gfx11	= 26922,
    IMAGE_STORE_MIP_PCK_V1_V4	= 26923,
    IMAGE_STORE_MIP_PCK_V1_V4_gfx10	= 26924,
    IMAGE_STORE_MIP_PCK_V1_V4_gfx11	= 26925,
    IMAGE_STORE_MIP_PCK_V1_V4_gfx12	= 26926,
    IMAGE_STORE_MIP_PCK_V1_V4_gfx90a	= 26927,
    IMAGE_STORE_MIP_PCK_V1_V4_nsa_gfx10	= 26928,
    IMAGE_STORE_MIP_PCK_V1_V4_nsa_gfx11	= 26929,
    IMAGE_STORE_MIP_PCK_V2_V1	= 26930,
    IMAGE_STORE_MIP_PCK_V2_V1_gfx10	= 26931,
    IMAGE_STORE_MIP_PCK_V2_V1_gfx11	= 26932,
    IMAGE_STORE_MIP_PCK_V2_V1_gfx12	= 26933,
    IMAGE_STORE_MIP_PCK_V2_V1_gfx90a	= 26934,
    IMAGE_STORE_MIP_PCK_V2_V2	= 26935,
    IMAGE_STORE_MIP_PCK_V2_V2_gfx10	= 26936,
    IMAGE_STORE_MIP_PCK_V2_V2_gfx11	= 26937,
    IMAGE_STORE_MIP_PCK_V2_V2_gfx12	= 26938,
    IMAGE_STORE_MIP_PCK_V2_V2_gfx90a	= 26939,
    IMAGE_STORE_MIP_PCK_V2_V2_nsa_gfx10	= 26940,
    IMAGE_STORE_MIP_PCK_V2_V2_nsa_gfx11	= 26941,
    IMAGE_STORE_MIP_PCK_V2_V3	= 26942,
    IMAGE_STORE_MIP_PCK_V2_V3_gfx10	= 26943,
    IMAGE_STORE_MIP_PCK_V2_V3_gfx11	= 26944,
    IMAGE_STORE_MIP_PCK_V2_V3_gfx12	= 26945,
    IMAGE_STORE_MIP_PCK_V2_V3_gfx90a	= 26946,
    IMAGE_STORE_MIP_PCK_V2_V3_nsa_gfx10	= 26947,
    IMAGE_STORE_MIP_PCK_V2_V3_nsa_gfx11	= 26948,
    IMAGE_STORE_MIP_PCK_V2_V4	= 26949,
    IMAGE_STORE_MIP_PCK_V2_V4_gfx10	= 26950,
    IMAGE_STORE_MIP_PCK_V2_V4_gfx11	= 26951,
    IMAGE_STORE_MIP_PCK_V2_V4_gfx12	= 26952,
    IMAGE_STORE_MIP_PCK_V2_V4_gfx90a	= 26953,
    IMAGE_STORE_MIP_PCK_V2_V4_nsa_gfx10	= 26954,
    IMAGE_STORE_MIP_PCK_V2_V4_nsa_gfx11	= 26955,
    IMAGE_STORE_MIP_PCK_V3_V1	= 26956,
    IMAGE_STORE_MIP_PCK_V3_V1_gfx10	= 26957,
    IMAGE_STORE_MIP_PCK_V3_V1_gfx11	= 26958,
    IMAGE_STORE_MIP_PCK_V3_V1_gfx12	= 26959,
    IMAGE_STORE_MIP_PCK_V3_V1_gfx90a	= 26960,
    IMAGE_STORE_MIP_PCK_V3_V2	= 26961,
    IMAGE_STORE_MIP_PCK_V3_V2_gfx10	= 26962,
    IMAGE_STORE_MIP_PCK_V3_V2_gfx11	= 26963,
    IMAGE_STORE_MIP_PCK_V3_V2_gfx12	= 26964,
    IMAGE_STORE_MIP_PCK_V3_V2_gfx90a	= 26965,
    IMAGE_STORE_MIP_PCK_V3_V2_nsa_gfx10	= 26966,
    IMAGE_STORE_MIP_PCK_V3_V2_nsa_gfx11	= 26967,
    IMAGE_STORE_MIP_PCK_V3_V3	= 26968,
    IMAGE_STORE_MIP_PCK_V3_V3_gfx10	= 26969,
    IMAGE_STORE_MIP_PCK_V3_V3_gfx11	= 26970,
    IMAGE_STORE_MIP_PCK_V3_V3_gfx12	= 26971,
    IMAGE_STORE_MIP_PCK_V3_V3_gfx90a	= 26972,
    IMAGE_STORE_MIP_PCK_V3_V3_nsa_gfx10	= 26973,
    IMAGE_STORE_MIP_PCK_V3_V3_nsa_gfx11	= 26974,
    IMAGE_STORE_MIP_PCK_V3_V4	= 26975,
    IMAGE_STORE_MIP_PCK_V3_V4_gfx10	= 26976,
    IMAGE_STORE_MIP_PCK_V3_V4_gfx11	= 26977,
    IMAGE_STORE_MIP_PCK_V3_V4_gfx12	= 26978,
    IMAGE_STORE_MIP_PCK_V3_V4_gfx90a	= 26979,
    IMAGE_STORE_MIP_PCK_V3_V4_nsa_gfx10	= 26980,
    IMAGE_STORE_MIP_PCK_V3_V4_nsa_gfx11	= 26981,
    IMAGE_STORE_MIP_PCK_V4_V1	= 26982,
    IMAGE_STORE_MIP_PCK_V4_V1_gfx10	= 26983,
    IMAGE_STORE_MIP_PCK_V4_V1_gfx11	= 26984,
    IMAGE_STORE_MIP_PCK_V4_V1_gfx12	= 26985,
    IMAGE_STORE_MIP_PCK_V4_V1_gfx90a	= 26986,
    IMAGE_STORE_MIP_PCK_V4_V2	= 26987,
    IMAGE_STORE_MIP_PCK_V4_V2_gfx10	= 26988,
    IMAGE_STORE_MIP_PCK_V4_V2_gfx11	= 26989,
    IMAGE_STORE_MIP_PCK_V4_V2_gfx12	= 26990,
    IMAGE_STORE_MIP_PCK_V4_V2_gfx90a	= 26991,
    IMAGE_STORE_MIP_PCK_V4_V2_nsa_gfx10	= 26992,
    IMAGE_STORE_MIP_PCK_V4_V2_nsa_gfx11	= 26993,
    IMAGE_STORE_MIP_PCK_V4_V3	= 26994,
    IMAGE_STORE_MIP_PCK_V4_V3_gfx10	= 26995,
    IMAGE_STORE_MIP_PCK_V4_V3_gfx11	= 26996,
    IMAGE_STORE_MIP_PCK_V4_V3_gfx12	= 26997,
    IMAGE_STORE_MIP_PCK_V4_V3_gfx90a	= 26998,
    IMAGE_STORE_MIP_PCK_V4_V3_nsa_gfx10	= 26999,
    IMAGE_STORE_MIP_PCK_V4_V3_nsa_gfx11	= 27000,
    IMAGE_STORE_MIP_PCK_V4_V4	= 27001,
    IMAGE_STORE_MIP_PCK_V4_V4_gfx10	= 27002,
    IMAGE_STORE_MIP_PCK_V4_V4_gfx11	= 27003,
    IMAGE_STORE_MIP_PCK_V4_V4_gfx12	= 27004,
    IMAGE_STORE_MIP_PCK_V4_V4_gfx90a	= 27005,
    IMAGE_STORE_MIP_PCK_V4_V4_nsa_gfx10	= 27006,
    IMAGE_STORE_MIP_PCK_V4_V4_nsa_gfx11	= 27007,
    IMAGE_STORE_MIP_PCK_V5_V1	= 27008,
    IMAGE_STORE_MIP_PCK_V5_V1_gfx10	= 27009,
    IMAGE_STORE_MIP_PCK_V5_V1_gfx11	= 27010,
    IMAGE_STORE_MIP_PCK_V5_V1_gfx12	= 27011,
    IMAGE_STORE_MIP_PCK_V5_V1_gfx90a	= 27012,
    IMAGE_STORE_MIP_PCK_V5_V2	= 27013,
    IMAGE_STORE_MIP_PCK_V5_V2_gfx10	= 27014,
    IMAGE_STORE_MIP_PCK_V5_V2_gfx11	= 27015,
    IMAGE_STORE_MIP_PCK_V5_V2_gfx12	= 27016,
    IMAGE_STORE_MIP_PCK_V5_V2_gfx90a	= 27017,
    IMAGE_STORE_MIP_PCK_V5_V2_nsa_gfx10	= 27018,
    IMAGE_STORE_MIP_PCK_V5_V2_nsa_gfx11	= 27019,
    IMAGE_STORE_MIP_PCK_V5_V3	= 27020,
    IMAGE_STORE_MIP_PCK_V5_V3_gfx10	= 27021,
    IMAGE_STORE_MIP_PCK_V5_V3_gfx11	= 27022,
    IMAGE_STORE_MIP_PCK_V5_V3_gfx12	= 27023,
    IMAGE_STORE_MIP_PCK_V5_V3_gfx90a	= 27024,
    IMAGE_STORE_MIP_PCK_V5_V3_nsa_gfx10	= 27025,
    IMAGE_STORE_MIP_PCK_V5_V3_nsa_gfx11	= 27026,
    IMAGE_STORE_MIP_PCK_V5_V4	= 27027,
    IMAGE_STORE_MIP_PCK_V5_V4_gfx10	= 27028,
    IMAGE_STORE_MIP_PCK_V5_V4_gfx11	= 27029,
    IMAGE_STORE_MIP_PCK_V5_V4_gfx12	= 27030,
    IMAGE_STORE_MIP_PCK_V5_V4_gfx90a	= 27031,
    IMAGE_STORE_MIP_PCK_V5_V4_nsa_gfx10	= 27032,
    IMAGE_STORE_MIP_PCK_V5_V4_nsa_gfx11	= 27033,
    IMAGE_STORE_MIP_V1_V1	= 27034,
    IMAGE_STORE_MIP_V1_V1_gfx10	= 27035,
    IMAGE_STORE_MIP_V1_V1_gfx11	= 27036,
    IMAGE_STORE_MIP_V1_V1_gfx12	= 27037,
    IMAGE_STORE_MIP_V1_V1_gfx90a	= 27038,
    IMAGE_STORE_MIP_V1_V2	= 27039,
    IMAGE_STORE_MIP_V1_V2_gfx10	= 27040,
    IMAGE_STORE_MIP_V1_V2_gfx11	= 27041,
    IMAGE_STORE_MIP_V1_V2_gfx12	= 27042,
    IMAGE_STORE_MIP_V1_V2_gfx90a	= 27043,
    IMAGE_STORE_MIP_V1_V2_nsa_gfx10	= 27044,
    IMAGE_STORE_MIP_V1_V2_nsa_gfx11	= 27045,
    IMAGE_STORE_MIP_V1_V3	= 27046,
    IMAGE_STORE_MIP_V1_V3_gfx10	= 27047,
    IMAGE_STORE_MIP_V1_V3_gfx11	= 27048,
    IMAGE_STORE_MIP_V1_V3_gfx12	= 27049,
    IMAGE_STORE_MIP_V1_V3_gfx90a	= 27050,
    IMAGE_STORE_MIP_V1_V3_nsa_gfx10	= 27051,
    IMAGE_STORE_MIP_V1_V3_nsa_gfx11	= 27052,
    IMAGE_STORE_MIP_V1_V4	= 27053,
    IMAGE_STORE_MIP_V1_V4_gfx10	= 27054,
    IMAGE_STORE_MIP_V1_V4_gfx11	= 27055,
    IMAGE_STORE_MIP_V1_V4_gfx12	= 27056,
    IMAGE_STORE_MIP_V1_V4_gfx90a	= 27057,
    IMAGE_STORE_MIP_V1_V4_nsa_gfx10	= 27058,
    IMAGE_STORE_MIP_V1_V4_nsa_gfx11	= 27059,
    IMAGE_STORE_MIP_V2_V1	= 27060,
    IMAGE_STORE_MIP_V2_V1_gfx10	= 27061,
    IMAGE_STORE_MIP_V2_V1_gfx11	= 27062,
    IMAGE_STORE_MIP_V2_V1_gfx12	= 27063,
    IMAGE_STORE_MIP_V2_V1_gfx90a	= 27064,
    IMAGE_STORE_MIP_V2_V2	= 27065,
    IMAGE_STORE_MIP_V2_V2_gfx10	= 27066,
    IMAGE_STORE_MIP_V2_V2_gfx11	= 27067,
    IMAGE_STORE_MIP_V2_V2_gfx12	= 27068,
    IMAGE_STORE_MIP_V2_V2_gfx90a	= 27069,
    IMAGE_STORE_MIP_V2_V2_nsa_gfx10	= 27070,
    IMAGE_STORE_MIP_V2_V2_nsa_gfx11	= 27071,
    IMAGE_STORE_MIP_V2_V3	= 27072,
    IMAGE_STORE_MIP_V2_V3_gfx10	= 27073,
    IMAGE_STORE_MIP_V2_V3_gfx11	= 27074,
    IMAGE_STORE_MIP_V2_V3_gfx12	= 27075,
    IMAGE_STORE_MIP_V2_V3_gfx90a	= 27076,
    IMAGE_STORE_MIP_V2_V3_nsa_gfx10	= 27077,
    IMAGE_STORE_MIP_V2_V3_nsa_gfx11	= 27078,
    IMAGE_STORE_MIP_V2_V4	= 27079,
    IMAGE_STORE_MIP_V2_V4_gfx10	= 27080,
    IMAGE_STORE_MIP_V2_V4_gfx11	= 27081,
    IMAGE_STORE_MIP_V2_V4_gfx12	= 27082,
    IMAGE_STORE_MIP_V2_V4_gfx90a	= 27083,
    IMAGE_STORE_MIP_V2_V4_nsa_gfx10	= 27084,
    IMAGE_STORE_MIP_V2_V4_nsa_gfx11	= 27085,
    IMAGE_STORE_MIP_V3_V1	= 27086,
    IMAGE_STORE_MIP_V3_V1_gfx10	= 27087,
    IMAGE_STORE_MIP_V3_V1_gfx11	= 27088,
    IMAGE_STORE_MIP_V3_V1_gfx12	= 27089,
    IMAGE_STORE_MIP_V3_V1_gfx90a	= 27090,
    IMAGE_STORE_MIP_V3_V2	= 27091,
    IMAGE_STORE_MIP_V3_V2_gfx10	= 27092,
    IMAGE_STORE_MIP_V3_V2_gfx11	= 27093,
    IMAGE_STORE_MIP_V3_V2_gfx12	= 27094,
    IMAGE_STORE_MIP_V3_V2_gfx90a	= 27095,
    IMAGE_STORE_MIP_V3_V2_nsa_gfx10	= 27096,
    IMAGE_STORE_MIP_V3_V2_nsa_gfx11	= 27097,
    IMAGE_STORE_MIP_V3_V3	= 27098,
    IMAGE_STORE_MIP_V3_V3_gfx10	= 27099,
    IMAGE_STORE_MIP_V3_V3_gfx11	= 27100,
    IMAGE_STORE_MIP_V3_V3_gfx12	= 27101,
    IMAGE_STORE_MIP_V3_V3_gfx90a	= 27102,
    IMAGE_STORE_MIP_V3_V3_nsa_gfx10	= 27103,
    IMAGE_STORE_MIP_V3_V3_nsa_gfx11	= 27104,
    IMAGE_STORE_MIP_V3_V4	= 27105,
    IMAGE_STORE_MIP_V3_V4_gfx10	= 27106,
    IMAGE_STORE_MIP_V3_V4_gfx11	= 27107,
    IMAGE_STORE_MIP_V3_V4_gfx12	= 27108,
    IMAGE_STORE_MIP_V3_V4_gfx90a	= 27109,
    IMAGE_STORE_MIP_V3_V4_nsa_gfx10	= 27110,
    IMAGE_STORE_MIP_V3_V4_nsa_gfx11	= 27111,
    IMAGE_STORE_MIP_V4_V1	= 27112,
    IMAGE_STORE_MIP_V4_V1_gfx10	= 27113,
    IMAGE_STORE_MIP_V4_V1_gfx11	= 27114,
    IMAGE_STORE_MIP_V4_V1_gfx12	= 27115,
    IMAGE_STORE_MIP_V4_V1_gfx90a	= 27116,
    IMAGE_STORE_MIP_V4_V2	= 27117,
    IMAGE_STORE_MIP_V4_V2_gfx10	= 27118,
    IMAGE_STORE_MIP_V4_V2_gfx11	= 27119,
    IMAGE_STORE_MIP_V4_V2_gfx12	= 27120,
    IMAGE_STORE_MIP_V4_V2_gfx90a	= 27121,
    IMAGE_STORE_MIP_V4_V2_nsa_gfx10	= 27122,
    IMAGE_STORE_MIP_V4_V2_nsa_gfx11	= 27123,
    IMAGE_STORE_MIP_V4_V3	= 27124,
    IMAGE_STORE_MIP_V4_V3_gfx10	= 27125,
    IMAGE_STORE_MIP_V4_V3_gfx11	= 27126,
    IMAGE_STORE_MIP_V4_V3_gfx12	= 27127,
    IMAGE_STORE_MIP_V4_V3_gfx90a	= 27128,
    IMAGE_STORE_MIP_V4_V3_nsa_gfx10	= 27129,
    IMAGE_STORE_MIP_V4_V3_nsa_gfx11	= 27130,
    IMAGE_STORE_MIP_V4_V4	= 27131,
    IMAGE_STORE_MIP_V4_V4_gfx10	= 27132,
    IMAGE_STORE_MIP_V4_V4_gfx11	= 27133,
    IMAGE_STORE_MIP_V4_V4_gfx12	= 27134,
    IMAGE_STORE_MIP_V4_V4_gfx90a	= 27135,
    IMAGE_STORE_MIP_V4_V4_nsa_gfx10	= 27136,
    IMAGE_STORE_MIP_V4_V4_nsa_gfx11	= 27137,
    IMAGE_STORE_MIP_V5_V1	= 27138,
    IMAGE_STORE_MIP_V5_V1_gfx10	= 27139,
    IMAGE_STORE_MIP_V5_V1_gfx11	= 27140,
    IMAGE_STORE_MIP_V5_V1_gfx12	= 27141,
    IMAGE_STORE_MIP_V5_V1_gfx90a	= 27142,
    IMAGE_STORE_MIP_V5_V2	= 27143,
    IMAGE_STORE_MIP_V5_V2_gfx10	= 27144,
    IMAGE_STORE_MIP_V5_V2_gfx11	= 27145,
    IMAGE_STORE_MIP_V5_V2_gfx12	= 27146,
    IMAGE_STORE_MIP_V5_V2_gfx90a	= 27147,
    IMAGE_STORE_MIP_V5_V2_nsa_gfx10	= 27148,
    IMAGE_STORE_MIP_V5_V2_nsa_gfx11	= 27149,
    IMAGE_STORE_MIP_V5_V3	= 27150,
    IMAGE_STORE_MIP_V5_V3_gfx10	= 27151,
    IMAGE_STORE_MIP_V5_V3_gfx11	= 27152,
    IMAGE_STORE_MIP_V5_V3_gfx12	= 27153,
    IMAGE_STORE_MIP_V5_V3_gfx90a	= 27154,
    IMAGE_STORE_MIP_V5_V3_nsa_gfx10	= 27155,
    IMAGE_STORE_MIP_V5_V3_nsa_gfx11	= 27156,
    IMAGE_STORE_MIP_V5_V4	= 27157,
    IMAGE_STORE_MIP_V5_V4_gfx10	= 27158,
    IMAGE_STORE_MIP_V5_V4_gfx11	= 27159,
    IMAGE_STORE_MIP_V5_V4_gfx12	= 27160,
    IMAGE_STORE_MIP_V5_V4_gfx90a	= 27161,
    IMAGE_STORE_MIP_V5_V4_nsa_gfx10	= 27162,
    IMAGE_STORE_MIP_V5_V4_nsa_gfx11	= 27163,
    IMAGE_STORE_PCK_V1_V1	= 27164,
    IMAGE_STORE_PCK_V1_V1_gfx10	= 27165,
    IMAGE_STORE_PCK_V1_V1_gfx11	= 27166,
    IMAGE_STORE_PCK_V1_V1_gfx12	= 27167,
    IMAGE_STORE_PCK_V1_V1_gfx90a	= 27168,
    IMAGE_STORE_PCK_V1_V2	= 27169,
    IMAGE_STORE_PCK_V1_V2_gfx10	= 27170,
    IMAGE_STORE_PCK_V1_V2_gfx11	= 27171,
    IMAGE_STORE_PCK_V1_V2_gfx12	= 27172,
    IMAGE_STORE_PCK_V1_V2_gfx90a	= 27173,
    IMAGE_STORE_PCK_V1_V2_nsa_gfx10	= 27174,
    IMAGE_STORE_PCK_V1_V2_nsa_gfx11	= 27175,
    IMAGE_STORE_PCK_V1_V3	= 27176,
    IMAGE_STORE_PCK_V1_V3_gfx10	= 27177,
    IMAGE_STORE_PCK_V1_V3_gfx11	= 27178,
    IMAGE_STORE_PCK_V1_V3_gfx12	= 27179,
    IMAGE_STORE_PCK_V1_V3_gfx90a	= 27180,
    IMAGE_STORE_PCK_V1_V3_nsa_gfx10	= 27181,
    IMAGE_STORE_PCK_V1_V3_nsa_gfx11	= 27182,
    IMAGE_STORE_PCK_V1_V4	= 27183,
    IMAGE_STORE_PCK_V1_V4_gfx10	= 27184,
    IMAGE_STORE_PCK_V1_V4_gfx11	= 27185,
    IMAGE_STORE_PCK_V1_V4_gfx12	= 27186,
    IMAGE_STORE_PCK_V1_V4_gfx90a	= 27187,
    IMAGE_STORE_PCK_V1_V4_nsa_gfx10	= 27188,
    IMAGE_STORE_PCK_V1_V4_nsa_gfx11	= 27189,
    IMAGE_STORE_PCK_V2_V1	= 27190,
    IMAGE_STORE_PCK_V2_V1_gfx10	= 27191,
    IMAGE_STORE_PCK_V2_V1_gfx11	= 27192,
    IMAGE_STORE_PCK_V2_V1_gfx12	= 27193,
    IMAGE_STORE_PCK_V2_V1_gfx90a	= 27194,
    IMAGE_STORE_PCK_V2_V2	= 27195,
    IMAGE_STORE_PCK_V2_V2_gfx10	= 27196,
    IMAGE_STORE_PCK_V2_V2_gfx11	= 27197,
    IMAGE_STORE_PCK_V2_V2_gfx12	= 27198,
    IMAGE_STORE_PCK_V2_V2_gfx90a	= 27199,
    IMAGE_STORE_PCK_V2_V2_nsa_gfx10	= 27200,
    IMAGE_STORE_PCK_V2_V2_nsa_gfx11	= 27201,
    IMAGE_STORE_PCK_V2_V3	= 27202,
    IMAGE_STORE_PCK_V2_V3_gfx10	= 27203,
    IMAGE_STORE_PCK_V2_V3_gfx11	= 27204,
    IMAGE_STORE_PCK_V2_V3_gfx12	= 27205,
    IMAGE_STORE_PCK_V2_V3_gfx90a	= 27206,
    IMAGE_STORE_PCK_V2_V3_nsa_gfx10	= 27207,
    IMAGE_STORE_PCK_V2_V3_nsa_gfx11	= 27208,
    IMAGE_STORE_PCK_V2_V4	= 27209,
    IMAGE_STORE_PCK_V2_V4_gfx10	= 27210,
    IMAGE_STORE_PCK_V2_V4_gfx11	= 27211,
    IMAGE_STORE_PCK_V2_V4_gfx12	= 27212,
    IMAGE_STORE_PCK_V2_V4_gfx90a	= 27213,
    IMAGE_STORE_PCK_V2_V4_nsa_gfx10	= 27214,
    IMAGE_STORE_PCK_V2_V4_nsa_gfx11	= 27215,
    IMAGE_STORE_PCK_V3_V1	= 27216,
    IMAGE_STORE_PCK_V3_V1_gfx10	= 27217,
    IMAGE_STORE_PCK_V3_V1_gfx11	= 27218,
    IMAGE_STORE_PCK_V3_V1_gfx12	= 27219,
    IMAGE_STORE_PCK_V3_V1_gfx90a	= 27220,
    IMAGE_STORE_PCK_V3_V2	= 27221,
    IMAGE_STORE_PCK_V3_V2_gfx10	= 27222,
    IMAGE_STORE_PCK_V3_V2_gfx11	= 27223,
    IMAGE_STORE_PCK_V3_V2_gfx12	= 27224,
    IMAGE_STORE_PCK_V3_V2_gfx90a	= 27225,
    IMAGE_STORE_PCK_V3_V2_nsa_gfx10	= 27226,
    IMAGE_STORE_PCK_V3_V2_nsa_gfx11	= 27227,
    IMAGE_STORE_PCK_V3_V3	= 27228,
    IMAGE_STORE_PCK_V3_V3_gfx10	= 27229,
    IMAGE_STORE_PCK_V3_V3_gfx11	= 27230,
    IMAGE_STORE_PCK_V3_V3_gfx12	= 27231,
    IMAGE_STORE_PCK_V3_V3_gfx90a	= 27232,
    IMAGE_STORE_PCK_V3_V3_nsa_gfx10	= 27233,
    IMAGE_STORE_PCK_V3_V3_nsa_gfx11	= 27234,
    IMAGE_STORE_PCK_V3_V4	= 27235,
    IMAGE_STORE_PCK_V3_V4_gfx10	= 27236,
    IMAGE_STORE_PCK_V3_V4_gfx11	= 27237,
    IMAGE_STORE_PCK_V3_V4_gfx12	= 27238,
    IMAGE_STORE_PCK_V3_V4_gfx90a	= 27239,
    IMAGE_STORE_PCK_V3_V4_nsa_gfx10	= 27240,
    IMAGE_STORE_PCK_V3_V4_nsa_gfx11	= 27241,
    IMAGE_STORE_PCK_V4_V1	= 27242,
    IMAGE_STORE_PCK_V4_V1_gfx10	= 27243,
    IMAGE_STORE_PCK_V4_V1_gfx11	= 27244,
    IMAGE_STORE_PCK_V4_V1_gfx12	= 27245,
    IMAGE_STORE_PCK_V4_V1_gfx90a	= 27246,
    IMAGE_STORE_PCK_V4_V2	= 27247,
    IMAGE_STORE_PCK_V4_V2_gfx10	= 27248,
    IMAGE_STORE_PCK_V4_V2_gfx11	= 27249,
    IMAGE_STORE_PCK_V4_V2_gfx12	= 27250,
    IMAGE_STORE_PCK_V4_V2_gfx90a	= 27251,
    IMAGE_STORE_PCK_V4_V2_nsa_gfx10	= 27252,
    IMAGE_STORE_PCK_V4_V2_nsa_gfx11	= 27253,
    IMAGE_STORE_PCK_V4_V3	= 27254,
    IMAGE_STORE_PCK_V4_V3_gfx10	= 27255,
    IMAGE_STORE_PCK_V4_V3_gfx11	= 27256,
    IMAGE_STORE_PCK_V4_V3_gfx12	= 27257,
    IMAGE_STORE_PCK_V4_V3_gfx90a	= 27258,
    IMAGE_STORE_PCK_V4_V3_nsa_gfx10	= 27259,
    IMAGE_STORE_PCK_V4_V3_nsa_gfx11	= 27260,
    IMAGE_STORE_PCK_V4_V4	= 27261,
    IMAGE_STORE_PCK_V4_V4_gfx10	= 27262,
    IMAGE_STORE_PCK_V4_V4_gfx11	= 27263,
    IMAGE_STORE_PCK_V4_V4_gfx12	= 27264,
    IMAGE_STORE_PCK_V4_V4_gfx90a	= 27265,
    IMAGE_STORE_PCK_V4_V4_nsa_gfx10	= 27266,
    IMAGE_STORE_PCK_V4_V4_nsa_gfx11	= 27267,
    IMAGE_STORE_PCK_V5_V1	= 27268,
    IMAGE_STORE_PCK_V5_V1_gfx10	= 27269,
    IMAGE_STORE_PCK_V5_V1_gfx11	= 27270,
    IMAGE_STORE_PCK_V5_V1_gfx12	= 27271,
    IMAGE_STORE_PCK_V5_V1_gfx90a	= 27272,
    IMAGE_STORE_PCK_V5_V2	= 27273,
    IMAGE_STORE_PCK_V5_V2_gfx10	= 27274,
    IMAGE_STORE_PCK_V5_V2_gfx11	= 27275,
    IMAGE_STORE_PCK_V5_V2_gfx12	= 27276,
    IMAGE_STORE_PCK_V5_V2_gfx90a	= 27277,
    IMAGE_STORE_PCK_V5_V2_nsa_gfx10	= 27278,
    IMAGE_STORE_PCK_V5_V2_nsa_gfx11	= 27279,
    IMAGE_STORE_PCK_V5_V3	= 27280,
    IMAGE_STORE_PCK_V5_V3_gfx10	= 27281,
    IMAGE_STORE_PCK_V5_V3_gfx11	= 27282,
    IMAGE_STORE_PCK_V5_V3_gfx12	= 27283,
    IMAGE_STORE_PCK_V5_V3_gfx90a	= 27284,
    IMAGE_STORE_PCK_V5_V3_nsa_gfx10	= 27285,
    IMAGE_STORE_PCK_V5_V3_nsa_gfx11	= 27286,
    IMAGE_STORE_PCK_V5_V4	= 27287,
    IMAGE_STORE_PCK_V5_V4_gfx10	= 27288,
    IMAGE_STORE_PCK_V5_V4_gfx11	= 27289,
    IMAGE_STORE_PCK_V5_V4_gfx12	= 27290,
    IMAGE_STORE_PCK_V5_V4_gfx90a	= 27291,
    IMAGE_STORE_PCK_V5_V4_nsa_gfx10	= 27292,
    IMAGE_STORE_PCK_V5_V4_nsa_gfx11	= 27293,
    IMAGE_STORE_V1_V1	= 27294,
    IMAGE_STORE_V1_V1_gfx10	= 27295,
    IMAGE_STORE_V1_V1_gfx11	= 27296,
    IMAGE_STORE_V1_V1_gfx12	= 27297,
    IMAGE_STORE_V1_V1_gfx90a	= 27298,
    IMAGE_STORE_V1_V2	= 27299,
    IMAGE_STORE_V1_V2_gfx10	= 27300,
    IMAGE_STORE_V1_V2_gfx11	= 27301,
    IMAGE_STORE_V1_V2_gfx12	= 27302,
    IMAGE_STORE_V1_V2_gfx90a	= 27303,
    IMAGE_STORE_V1_V2_nsa_gfx10	= 27304,
    IMAGE_STORE_V1_V2_nsa_gfx11	= 27305,
    IMAGE_STORE_V1_V3	= 27306,
    IMAGE_STORE_V1_V3_gfx10	= 27307,
    IMAGE_STORE_V1_V3_gfx11	= 27308,
    IMAGE_STORE_V1_V3_gfx12	= 27309,
    IMAGE_STORE_V1_V3_gfx90a	= 27310,
    IMAGE_STORE_V1_V3_nsa_gfx10	= 27311,
    IMAGE_STORE_V1_V3_nsa_gfx11	= 27312,
    IMAGE_STORE_V1_V4	= 27313,
    IMAGE_STORE_V1_V4_gfx10	= 27314,
    IMAGE_STORE_V1_V4_gfx11	= 27315,
    IMAGE_STORE_V1_V4_gfx12	= 27316,
    IMAGE_STORE_V1_V4_gfx90a	= 27317,
    IMAGE_STORE_V1_V4_nsa_gfx10	= 27318,
    IMAGE_STORE_V1_V4_nsa_gfx11	= 27319,
    IMAGE_STORE_V2_V1	= 27320,
    IMAGE_STORE_V2_V1_gfx10	= 27321,
    IMAGE_STORE_V2_V1_gfx11	= 27322,
    IMAGE_STORE_V2_V1_gfx12	= 27323,
    IMAGE_STORE_V2_V1_gfx90a	= 27324,
    IMAGE_STORE_V2_V2	= 27325,
    IMAGE_STORE_V2_V2_gfx10	= 27326,
    IMAGE_STORE_V2_V2_gfx11	= 27327,
    IMAGE_STORE_V2_V2_gfx12	= 27328,
    IMAGE_STORE_V2_V2_gfx90a	= 27329,
    IMAGE_STORE_V2_V2_nsa_gfx10	= 27330,
    IMAGE_STORE_V2_V2_nsa_gfx11	= 27331,
    IMAGE_STORE_V2_V3	= 27332,
    IMAGE_STORE_V2_V3_gfx10	= 27333,
    IMAGE_STORE_V2_V3_gfx11	= 27334,
    IMAGE_STORE_V2_V3_gfx12	= 27335,
    IMAGE_STORE_V2_V3_gfx90a	= 27336,
    IMAGE_STORE_V2_V3_nsa_gfx10	= 27337,
    IMAGE_STORE_V2_V3_nsa_gfx11	= 27338,
    IMAGE_STORE_V2_V4	= 27339,
    IMAGE_STORE_V2_V4_gfx10	= 27340,
    IMAGE_STORE_V2_V4_gfx11	= 27341,
    IMAGE_STORE_V2_V4_gfx12	= 27342,
    IMAGE_STORE_V2_V4_gfx90a	= 27343,
    IMAGE_STORE_V2_V4_nsa_gfx10	= 27344,
    IMAGE_STORE_V2_V4_nsa_gfx11	= 27345,
    IMAGE_STORE_V3_V1	= 27346,
    IMAGE_STORE_V3_V1_gfx10	= 27347,
    IMAGE_STORE_V3_V1_gfx11	= 27348,
    IMAGE_STORE_V3_V1_gfx12	= 27349,
    IMAGE_STORE_V3_V1_gfx90a	= 27350,
    IMAGE_STORE_V3_V2	= 27351,
    IMAGE_STORE_V3_V2_gfx10	= 27352,
    IMAGE_STORE_V3_V2_gfx11	= 27353,
    IMAGE_STORE_V3_V2_gfx12	= 27354,
    IMAGE_STORE_V3_V2_gfx90a	= 27355,
    IMAGE_STORE_V3_V2_nsa_gfx10	= 27356,
    IMAGE_STORE_V3_V2_nsa_gfx11	= 27357,
    IMAGE_STORE_V3_V3	= 27358,
    IMAGE_STORE_V3_V3_gfx10	= 27359,
    IMAGE_STORE_V3_V3_gfx11	= 27360,
    IMAGE_STORE_V3_V3_gfx12	= 27361,
    IMAGE_STORE_V3_V3_gfx90a	= 27362,
    IMAGE_STORE_V3_V3_nsa_gfx10	= 27363,
    IMAGE_STORE_V3_V3_nsa_gfx11	= 27364,
    IMAGE_STORE_V3_V4	= 27365,
    IMAGE_STORE_V3_V4_gfx10	= 27366,
    IMAGE_STORE_V3_V4_gfx11	= 27367,
    IMAGE_STORE_V3_V4_gfx12	= 27368,
    IMAGE_STORE_V3_V4_gfx90a	= 27369,
    IMAGE_STORE_V3_V4_nsa_gfx10	= 27370,
    IMAGE_STORE_V3_V4_nsa_gfx11	= 27371,
    IMAGE_STORE_V4_V1	= 27372,
    IMAGE_STORE_V4_V1_gfx10	= 27373,
    IMAGE_STORE_V4_V1_gfx11	= 27374,
    IMAGE_STORE_V4_V1_gfx12	= 27375,
    IMAGE_STORE_V4_V1_gfx90a	= 27376,
    IMAGE_STORE_V4_V2	= 27377,
    IMAGE_STORE_V4_V2_gfx10	= 27378,
    IMAGE_STORE_V4_V2_gfx11	= 27379,
    IMAGE_STORE_V4_V2_gfx12	= 27380,
    IMAGE_STORE_V4_V2_gfx90a	= 27381,
    IMAGE_STORE_V4_V2_nsa_gfx10	= 27382,
    IMAGE_STORE_V4_V2_nsa_gfx11	= 27383,
    IMAGE_STORE_V4_V3	= 27384,
    IMAGE_STORE_V4_V3_gfx10	= 27385,
    IMAGE_STORE_V4_V3_gfx11	= 27386,
    IMAGE_STORE_V4_V3_gfx12	= 27387,
    IMAGE_STORE_V4_V3_gfx90a	= 27388,
    IMAGE_STORE_V4_V3_nsa_gfx10	= 27389,
    IMAGE_STORE_V4_V3_nsa_gfx11	= 27390,
    IMAGE_STORE_V4_V4	= 27391,
    IMAGE_STORE_V4_V4_gfx10	= 27392,
    IMAGE_STORE_V4_V4_gfx11	= 27393,
    IMAGE_STORE_V4_V4_gfx12	= 27394,
    IMAGE_STORE_V4_V4_gfx90a	= 27395,
    IMAGE_STORE_V4_V4_nsa_gfx10	= 27396,
    IMAGE_STORE_V4_V4_nsa_gfx11	= 27397,
    IMAGE_STORE_V5_V1	= 27398,
    IMAGE_STORE_V5_V1_gfx10	= 27399,
    IMAGE_STORE_V5_V1_gfx11	= 27400,
    IMAGE_STORE_V5_V1_gfx12	= 27401,
    IMAGE_STORE_V5_V1_gfx90a	= 27402,
    IMAGE_STORE_V5_V2	= 27403,
    IMAGE_STORE_V5_V2_gfx10	= 27404,
    IMAGE_STORE_V5_V2_gfx11	= 27405,
    IMAGE_STORE_V5_V2_gfx12	= 27406,
    IMAGE_STORE_V5_V2_gfx90a	= 27407,
    IMAGE_STORE_V5_V2_nsa_gfx10	= 27408,
    IMAGE_STORE_V5_V2_nsa_gfx11	= 27409,
    IMAGE_STORE_V5_V3	= 27410,
    IMAGE_STORE_V5_V3_gfx10	= 27411,
    IMAGE_STORE_V5_V3_gfx11	= 27412,
    IMAGE_STORE_V5_V3_gfx12	= 27413,
    IMAGE_STORE_V5_V3_gfx90a	= 27414,
    IMAGE_STORE_V5_V3_nsa_gfx10	= 27415,
    IMAGE_STORE_V5_V3_nsa_gfx11	= 27416,
    IMAGE_STORE_V5_V4	= 27417,
    IMAGE_STORE_V5_V4_gfx10	= 27418,
    IMAGE_STORE_V5_V4_gfx11	= 27419,
    IMAGE_STORE_V5_V4_gfx12	= 27420,
    IMAGE_STORE_V5_V4_gfx90a	= 27421,
    IMAGE_STORE_V5_V4_nsa_gfx10	= 27422,
    IMAGE_STORE_V5_V4_nsa_gfx11	= 27423,
    LDS_DIRECT_LOAD_gfx11	= 27424,
    LDS_PARAM_LOAD_gfx11	= 27425,
    SCRATCH_LOAD_DWORDX2_SADDR_gfx10	= 27426,
    SCRATCH_LOAD_DWORDX2_SADDR_gfx11	= 27427,
    SCRATCH_LOAD_DWORDX2_SADDR_gfx12	= 27428,
    SCRATCH_LOAD_DWORDX2_SADDR_vi	= 27429,
    SCRATCH_LOAD_DWORDX2_ST_gfx10	= 27430,
    SCRATCH_LOAD_DWORDX2_ST_gfx11	= 27431,
    SCRATCH_LOAD_DWORDX2_ST_gfx12	= 27432,
    SCRATCH_LOAD_DWORDX2_ST_gfx940	= 27433,
    SCRATCH_LOAD_DWORDX2_SVS_gfx11	= 27434,
    SCRATCH_LOAD_DWORDX2_SVS_gfx12	= 27435,
    SCRATCH_LOAD_DWORDX2_SVS_gfx940	= 27436,
    SCRATCH_LOAD_DWORDX2_VE_gfx940	= 27437,
    SCRATCH_LOAD_DWORDX2_gfx10	= 27438,
    SCRATCH_LOAD_DWORDX2_gfx11	= 27439,
    SCRATCH_LOAD_DWORDX2_gfx12	= 27440,
    SCRATCH_LOAD_DWORDX2_vi	= 27441,
    SCRATCH_LOAD_DWORDX3_SADDR_gfx10	= 27442,
    SCRATCH_LOAD_DWORDX3_SADDR_gfx11	= 27443,
    SCRATCH_LOAD_DWORDX3_SADDR_gfx12	= 27444,
    SCRATCH_LOAD_DWORDX3_SADDR_vi	= 27445,
    SCRATCH_LOAD_DWORDX3_ST_gfx10	= 27446,
    SCRATCH_LOAD_DWORDX3_ST_gfx11	= 27447,
    SCRATCH_LOAD_DWORDX3_ST_gfx12	= 27448,
    SCRATCH_LOAD_DWORDX3_ST_gfx940	= 27449,
    SCRATCH_LOAD_DWORDX3_SVS_gfx11	= 27450,
    SCRATCH_LOAD_DWORDX3_SVS_gfx12	= 27451,
    SCRATCH_LOAD_DWORDX3_SVS_gfx940	= 27452,
    SCRATCH_LOAD_DWORDX3_VE_gfx940	= 27453,
    SCRATCH_LOAD_DWORDX3_gfx10	= 27454,
    SCRATCH_LOAD_DWORDX3_gfx11	= 27455,
    SCRATCH_LOAD_DWORDX3_gfx12	= 27456,
    SCRATCH_LOAD_DWORDX3_vi	= 27457,
    SCRATCH_LOAD_DWORDX4_SADDR_gfx10	= 27458,
    SCRATCH_LOAD_DWORDX4_SADDR_gfx11	= 27459,
    SCRATCH_LOAD_DWORDX4_SADDR_gfx12	= 27460,
    SCRATCH_LOAD_DWORDX4_SADDR_vi	= 27461,
    SCRATCH_LOAD_DWORDX4_ST_gfx10	= 27462,
    SCRATCH_LOAD_DWORDX4_ST_gfx11	= 27463,
    SCRATCH_LOAD_DWORDX4_ST_gfx12	= 27464,
    SCRATCH_LOAD_DWORDX4_ST_gfx940	= 27465,
    SCRATCH_LOAD_DWORDX4_SVS_gfx11	= 27466,
    SCRATCH_LOAD_DWORDX4_SVS_gfx12	= 27467,
    SCRATCH_LOAD_DWORDX4_SVS_gfx940	= 27468,
    SCRATCH_LOAD_DWORDX4_VE_gfx940	= 27469,
    SCRATCH_LOAD_DWORDX4_gfx10	= 27470,
    SCRATCH_LOAD_DWORDX4_gfx11	= 27471,
    SCRATCH_LOAD_DWORDX4_gfx12	= 27472,
    SCRATCH_LOAD_DWORDX4_vi	= 27473,
    SCRATCH_LOAD_DWORD_SADDR_gfx10	= 27474,
    SCRATCH_LOAD_DWORD_SADDR_gfx11	= 27475,
    SCRATCH_LOAD_DWORD_SADDR_gfx12	= 27476,
    SCRATCH_LOAD_DWORD_SADDR_vi	= 27477,
    SCRATCH_LOAD_DWORD_ST_gfx10	= 27478,
    SCRATCH_LOAD_DWORD_ST_gfx11	= 27479,
    SCRATCH_LOAD_DWORD_ST_gfx12	= 27480,
    SCRATCH_LOAD_DWORD_ST_gfx940	= 27481,
    SCRATCH_LOAD_DWORD_SVS_gfx11	= 27482,
    SCRATCH_LOAD_DWORD_SVS_gfx12	= 27483,
    SCRATCH_LOAD_DWORD_SVS_gfx940	= 27484,
    SCRATCH_LOAD_DWORD_VE_gfx940	= 27485,
    SCRATCH_LOAD_DWORD_gfx10	= 27486,
    SCRATCH_LOAD_DWORD_gfx11	= 27487,
    SCRATCH_LOAD_DWORD_gfx12	= 27488,
    SCRATCH_LOAD_DWORD_vi	= 27489,
    SCRATCH_LOAD_LDS_DWORD_SADDR_gfx10	= 27490,
    SCRATCH_LOAD_LDS_DWORD_SADDR_gfx940	= 27491,
    SCRATCH_LOAD_LDS_DWORD_SADDR_vi	= 27492,
    SCRATCH_LOAD_LDS_DWORD_ST_gfx10	= 27493,
    SCRATCH_LOAD_LDS_DWORD_ST_gfx940	= 27494,
    SCRATCH_LOAD_LDS_DWORD_SVS_gfx940	= 27495,
    SCRATCH_LOAD_LDS_DWORD_gfx10	= 27496,
    SCRATCH_LOAD_LDS_DWORD_gfx940	= 27497,
    SCRATCH_LOAD_LDS_DWORD_vi	= 27498,
    SCRATCH_LOAD_LDS_SBYTE_SADDR_gfx10	= 27499,
    SCRATCH_LOAD_LDS_SBYTE_SADDR_gfx940	= 27500,
    SCRATCH_LOAD_LDS_SBYTE_SADDR_vi	= 27501,
    SCRATCH_LOAD_LDS_SBYTE_ST_gfx10	= 27502,
    SCRATCH_LOAD_LDS_SBYTE_ST_gfx940	= 27503,
    SCRATCH_LOAD_LDS_SBYTE_SVS_gfx940	= 27504,
    SCRATCH_LOAD_LDS_SBYTE_gfx10	= 27505,
    SCRATCH_LOAD_LDS_SBYTE_gfx940	= 27506,
    SCRATCH_LOAD_LDS_SBYTE_vi	= 27507,
    SCRATCH_LOAD_LDS_SSHORT_SADDR_gfx10	= 27508,
    SCRATCH_LOAD_LDS_SSHORT_SADDR_gfx940	= 27509,
    SCRATCH_LOAD_LDS_SSHORT_SADDR_vi	= 27510,
    SCRATCH_LOAD_LDS_SSHORT_ST_gfx10	= 27511,
    SCRATCH_LOAD_LDS_SSHORT_ST_gfx940	= 27512,
    SCRATCH_LOAD_LDS_SSHORT_SVS_gfx940	= 27513,
    SCRATCH_LOAD_LDS_SSHORT_gfx10	= 27514,
    SCRATCH_LOAD_LDS_SSHORT_gfx940	= 27515,
    SCRATCH_LOAD_LDS_SSHORT_vi	= 27516,
    SCRATCH_LOAD_LDS_UBYTE_SADDR_gfx10	= 27517,
    SCRATCH_LOAD_LDS_UBYTE_SADDR_gfx940	= 27518,
    SCRATCH_LOAD_LDS_UBYTE_SADDR_vi	= 27519,
    SCRATCH_LOAD_LDS_UBYTE_ST_gfx10	= 27520,
    SCRATCH_LOAD_LDS_UBYTE_ST_gfx940	= 27521,
    SCRATCH_LOAD_LDS_UBYTE_SVS_gfx940	= 27522,
    SCRATCH_LOAD_LDS_UBYTE_gfx10	= 27523,
    SCRATCH_LOAD_LDS_UBYTE_gfx940	= 27524,
    SCRATCH_LOAD_LDS_UBYTE_vi	= 27525,
    SCRATCH_LOAD_LDS_USHORT_SADDR_gfx10	= 27526,
    SCRATCH_LOAD_LDS_USHORT_SADDR_gfx940	= 27527,
    SCRATCH_LOAD_LDS_USHORT_SADDR_vi	= 27528,
    SCRATCH_LOAD_LDS_USHORT_ST_gfx10	= 27529,
    SCRATCH_LOAD_LDS_USHORT_ST_gfx940	= 27530,
    SCRATCH_LOAD_LDS_USHORT_SVS_gfx940	= 27531,
    SCRATCH_LOAD_LDS_USHORT_gfx10	= 27532,
    SCRATCH_LOAD_LDS_USHORT_gfx940	= 27533,
    SCRATCH_LOAD_LDS_USHORT_vi	= 27534,
    SCRATCH_LOAD_SBYTE_D16_HI_SADDR_gfx10	= 27535,
    SCRATCH_LOAD_SBYTE_D16_HI_SADDR_gfx11	= 27536,
    SCRATCH_LOAD_SBYTE_D16_HI_SADDR_gfx12	= 27537,
    SCRATCH_LOAD_SBYTE_D16_HI_SADDR_vi	= 27538,
    SCRATCH_LOAD_SBYTE_D16_HI_ST_gfx10	= 27539,
    SCRATCH_LOAD_SBYTE_D16_HI_ST_gfx11	= 27540,
    SCRATCH_LOAD_SBYTE_D16_HI_ST_gfx12	= 27541,
    SCRATCH_LOAD_SBYTE_D16_HI_ST_gfx940	= 27542,
    SCRATCH_LOAD_SBYTE_D16_HI_SVS_gfx11	= 27543,
    SCRATCH_LOAD_SBYTE_D16_HI_SVS_gfx12	= 27544,
    SCRATCH_LOAD_SBYTE_D16_HI_SVS_gfx940	= 27545,
    SCRATCH_LOAD_SBYTE_D16_HI_VE_gfx940	= 27546,
    SCRATCH_LOAD_SBYTE_D16_HI_gfx10	= 27547,
    SCRATCH_LOAD_SBYTE_D16_HI_gfx11	= 27548,
    SCRATCH_LOAD_SBYTE_D16_HI_gfx12	= 27549,
    SCRATCH_LOAD_SBYTE_D16_HI_vi	= 27550,
    SCRATCH_LOAD_SBYTE_D16_SADDR_gfx10	= 27551,
    SCRATCH_LOAD_SBYTE_D16_SADDR_gfx11	= 27552,
    SCRATCH_LOAD_SBYTE_D16_SADDR_gfx12	= 27553,
    SCRATCH_LOAD_SBYTE_D16_SADDR_vi	= 27554,
    SCRATCH_LOAD_SBYTE_D16_ST_gfx10	= 27555,
    SCRATCH_LOAD_SBYTE_D16_ST_gfx11	= 27556,
    SCRATCH_LOAD_SBYTE_D16_ST_gfx12	= 27557,
    SCRATCH_LOAD_SBYTE_D16_ST_gfx940	= 27558,
    SCRATCH_LOAD_SBYTE_D16_SVS_gfx11	= 27559,
    SCRATCH_LOAD_SBYTE_D16_SVS_gfx12	= 27560,
    SCRATCH_LOAD_SBYTE_D16_SVS_gfx940	= 27561,
    SCRATCH_LOAD_SBYTE_D16_VE_gfx940	= 27562,
    SCRATCH_LOAD_SBYTE_D16_gfx10	= 27563,
    SCRATCH_LOAD_SBYTE_D16_gfx11	= 27564,
    SCRATCH_LOAD_SBYTE_D16_gfx12	= 27565,
    SCRATCH_LOAD_SBYTE_D16_vi	= 27566,
    SCRATCH_LOAD_SBYTE_SADDR_gfx10	= 27567,
    SCRATCH_LOAD_SBYTE_SADDR_gfx11	= 27568,
    SCRATCH_LOAD_SBYTE_SADDR_gfx12	= 27569,
    SCRATCH_LOAD_SBYTE_SADDR_vi	= 27570,
    SCRATCH_LOAD_SBYTE_ST_gfx10	= 27571,
    SCRATCH_LOAD_SBYTE_ST_gfx11	= 27572,
    SCRATCH_LOAD_SBYTE_ST_gfx12	= 27573,
    SCRATCH_LOAD_SBYTE_ST_gfx940	= 27574,
    SCRATCH_LOAD_SBYTE_SVS_gfx11	= 27575,
    SCRATCH_LOAD_SBYTE_SVS_gfx12	= 27576,
    SCRATCH_LOAD_SBYTE_SVS_gfx940	= 27577,
    SCRATCH_LOAD_SBYTE_VE_gfx940	= 27578,
    SCRATCH_LOAD_SBYTE_gfx10	= 27579,
    SCRATCH_LOAD_SBYTE_gfx11	= 27580,
    SCRATCH_LOAD_SBYTE_gfx12	= 27581,
    SCRATCH_LOAD_SBYTE_vi	= 27582,
    SCRATCH_LOAD_SHORT_D16_HI_SADDR_gfx10	= 27583,
    SCRATCH_LOAD_SHORT_D16_HI_SADDR_gfx11	= 27584,
    SCRATCH_LOAD_SHORT_D16_HI_SADDR_gfx12	= 27585,
    SCRATCH_LOAD_SHORT_D16_HI_SADDR_vi	= 27586,
    SCRATCH_LOAD_SHORT_D16_HI_ST_gfx10	= 27587,
    SCRATCH_LOAD_SHORT_D16_HI_ST_gfx11	= 27588,
    SCRATCH_LOAD_SHORT_D16_HI_ST_gfx12	= 27589,
    SCRATCH_LOAD_SHORT_D16_HI_ST_gfx940	= 27590,
    SCRATCH_LOAD_SHORT_D16_HI_SVS_gfx11	= 27591,
    SCRATCH_LOAD_SHORT_D16_HI_SVS_gfx12	= 27592,
    SCRATCH_LOAD_SHORT_D16_HI_SVS_gfx940	= 27593,
    SCRATCH_LOAD_SHORT_D16_HI_VE_gfx940	= 27594,
    SCRATCH_LOAD_SHORT_D16_HI_gfx10	= 27595,
    SCRATCH_LOAD_SHORT_D16_HI_gfx11	= 27596,
    SCRATCH_LOAD_SHORT_D16_HI_gfx12	= 27597,
    SCRATCH_LOAD_SHORT_D16_HI_vi	= 27598,
    SCRATCH_LOAD_SHORT_D16_SADDR_gfx10	= 27599,
    SCRATCH_LOAD_SHORT_D16_SADDR_gfx11	= 27600,
    SCRATCH_LOAD_SHORT_D16_SADDR_gfx12	= 27601,
    SCRATCH_LOAD_SHORT_D16_SADDR_vi	= 27602,
    SCRATCH_LOAD_SHORT_D16_ST_gfx10	= 27603,
    SCRATCH_LOAD_SHORT_D16_ST_gfx11	= 27604,
    SCRATCH_LOAD_SHORT_D16_ST_gfx12	= 27605,
    SCRATCH_LOAD_SHORT_D16_ST_gfx940	= 27606,
    SCRATCH_LOAD_SHORT_D16_SVS_gfx11	= 27607,
    SCRATCH_LOAD_SHORT_D16_SVS_gfx12	= 27608,
    SCRATCH_LOAD_SHORT_D16_SVS_gfx940	= 27609,
    SCRATCH_LOAD_SHORT_D16_VE_gfx940	= 27610,
    SCRATCH_LOAD_SHORT_D16_gfx10	= 27611,
    SCRATCH_LOAD_SHORT_D16_gfx11	= 27612,
    SCRATCH_LOAD_SHORT_D16_gfx12	= 27613,
    SCRATCH_LOAD_SHORT_D16_vi	= 27614,
    SCRATCH_LOAD_SSHORT_SADDR_gfx10	= 27615,
    SCRATCH_LOAD_SSHORT_SADDR_gfx11	= 27616,
    SCRATCH_LOAD_SSHORT_SADDR_gfx12	= 27617,
    SCRATCH_LOAD_SSHORT_SADDR_vi	= 27618,
    SCRATCH_LOAD_SSHORT_ST_gfx10	= 27619,
    SCRATCH_LOAD_SSHORT_ST_gfx11	= 27620,
    SCRATCH_LOAD_SSHORT_ST_gfx12	= 27621,
    SCRATCH_LOAD_SSHORT_ST_gfx940	= 27622,
    SCRATCH_LOAD_SSHORT_SVS_gfx11	= 27623,
    SCRATCH_LOAD_SSHORT_SVS_gfx12	= 27624,
    SCRATCH_LOAD_SSHORT_SVS_gfx940	= 27625,
    SCRATCH_LOAD_SSHORT_VE_gfx940	= 27626,
    SCRATCH_LOAD_SSHORT_gfx10	= 27627,
    SCRATCH_LOAD_SSHORT_gfx11	= 27628,
    SCRATCH_LOAD_SSHORT_gfx12	= 27629,
    SCRATCH_LOAD_SSHORT_vi	= 27630,
    SCRATCH_LOAD_UBYTE_D16_HI_SADDR_gfx10	= 27631,
    SCRATCH_LOAD_UBYTE_D16_HI_SADDR_gfx11	= 27632,
    SCRATCH_LOAD_UBYTE_D16_HI_SADDR_gfx12	= 27633,
    SCRATCH_LOAD_UBYTE_D16_HI_SADDR_vi	= 27634,
    SCRATCH_LOAD_UBYTE_D16_HI_ST_gfx10	= 27635,
    SCRATCH_LOAD_UBYTE_D16_HI_ST_gfx11	= 27636,
    SCRATCH_LOAD_UBYTE_D16_HI_ST_gfx12	= 27637,
    SCRATCH_LOAD_UBYTE_D16_HI_ST_gfx940	= 27638,
    SCRATCH_LOAD_UBYTE_D16_HI_SVS_gfx11	= 27639,
    SCRATCH_LOAD_UBYTE_D16_HI_SVS_gfx12	= 27640,
    SCRATCH_LOAD_UBYTE_D16_HI_SVS_gfx940	= 27641,
    SCRATCH_LOAD_UBYTE_D16_HI_VE_gfx940	= 27642,
    SCRATCH_LOAD_UBYTE_D16_HI_gfx10	= 27643,
    SCRATCH_LOAD_UBYTE_D16_HI_gfx11	= 27644,
    SCRATCH_LOAD_UBYTE_D16_HI_gfx12	= 27645,
    SCRATCH_LOAD_UBYTE_D16_HI_vi	= 27646,
    SCRATCH_LOAD_UBYTE_D16_SADDR_gfx10	= 27647,
    SCRATCH_LOAD_UBYTE_D16_SADDR_gfx11	= 27648,
    SCRATCH_LOAD_UBYTE_D16_SADDR_gfx12	= 27649,
    SCRATCH_LOAD_UBYTE_D16_SADDR_vi	= 27650,
    SCRATCH_LOAD_UBYTE_D16_ST_gfx10	= 27651,
    SCRATCH_LOAD_UBYTE_D16_ST_gfx11	= 27652,
    SCRATCH_LOAD_UBYTE_D16_ST_gfx12	= 27653,
    SCRATCH_LOAD_UBYTE_D16_ST_gfx940	= 27654,
    SCRATCH_LOAD_UBYTE_D16_SVS_gfx11	= 27655,
    SCRATCH_LOAD_UBYTE_D16_SVS_gfx12	= 27656,
    SCRATCH_LOAD_UBYTE_D16_SVS_gfx940	= 27657,
    SCRATCH_LOAD_UBYTE_D16_VE_gfx940	= 27658,
    SCRATCH_LOAD_UBYTE_D16_gfx10	= 27659,
    SCRATCH_LOAD_UBYTE_D16_gfx11	= 27660,
    SCRATCH_LOAD_UBYTE_D16_gfx12	= 27661,
    SCRATCH_LOAD_UBYTE_D16_vi	= 27662,
    SCRATCH_LOAD_UBYTE_SADDR_gfx10	= 27663,
    SCRATCH_LOAD_UBYTE_SADDR_gfx11	= 27664,
    SCRATCH_LOAD_UBYTE_SADDR_gfx12	= 27665,
    SCRATCH_LOAD_UBYTE_SADDR_vi	= 27666,
    SCRATCH_LOAD_UBYTE_ST_gfx10	= 27667,
    SCRATCH_LOAD_UBYTE_ST_gfx11	= 27668,
    SCRATCH_LOAD_UBYTE_ST_gfx12	= 27669,
    SCRATCH_LOAD_UBYTE_ST_gfx940	= 27670,
    SCRATCH_LOAD_UBYTE_SVS_gfx11	= 27671,
    SCRATCH_LOAD_UBYTE_SVS_gfx12	= 27672,
    SCRATCH_LOAD_UBYTE_SVS_gfx940	= 27673,
    SCRATCH_LOAD_UBYTE_VE_gfx940	= 27674,
    SCRATCH_LOAD_UBYTE_gfx10	= 27675,
    SCRATCH_LOAD_UBYTE_gfx11	= 27676,
    SCRATCH_LOAD_UBYTE_gfx12	= 27677,
    SCRATCH_LOAD_UBYTE_vi	= 27678,
    SCRATCH_LOAD_USHORT_SADDR_gfx10	= 27679,
    SCRATCH_LOAD_USHORT_SADDR_gfx11	= 27680,
    SCRATCH_LOAD_USHORT_SADDR_gfx12	= 27681,
    SCRATCH_LOAD_USHORT_SADDR_vi	= 27682,
    SCRATCH_LOAD_USHORT_ST_gfx10	= 27683,
    SCRATCH_LOAD_USHORT_ST_gfx11	= 27684,
    SCRATCH_LOAD_USHORT_ST_gfx12	= 27685,
    SCRATCH_LOAD_USHORT_ST_gfx940	= 27686,
    SCRATCH_LOAD_USHORT_SVS_gfx11	= 27687,
    SCRATCH_LOAD_USHORT_SVS_gfx12	= 27688,
    SCRATCH_LOAD_USHORT_SVS_gfx940	= 27689,
    SCRATCH_LOAD_USHORT_VE_gfx940	= 27690,
    SCRATCH_LOAD_USHORT_gfx10	= 27691,
    SCRATCH_LOAD_USHORT_gfx11	= 27692,
    SCRATCH_LOAD_USHORT_gfx12	= 27693,
    SCRATCH_LOAD_USHORT_vi	= 27694,
    SCRATCH_STORE_BYTE_D16_HI_SADDR_gfx10	= 27695,
    SCRATCH_STORE_BYTE_D16_HI_SADDR_gfx11	= 27696,
    SCRATCH_STORE_BYTE_D16_HI_SADDR_gfx12	= 27697,
    SCRATCH_STORE_BYTE_D16_HI_SADDR_vi	= 27698,
    SCRATCH_STORE_BYTE_D16_HI_ST_gfx10	= 27699,
    SCRATCH_STORE_BYTE_D16_HI_ST_gfx11	= 27700,
    SCRATCH_STORE_BYTE_D16_HI_ST_gfx12	= 27701,
    SCRATCH_STORE_BYTE_D16_HI_ST_gfx940	= 27702,
    SCRATCH_STORE_BYTE_D16_HI_SVS_gfx11	= 27703,
    SCRATCH_STORE_BYTE_D16_HI_SVS_gfx12	= 27704,
    SCRATCH_STORE_BYTE_D16_HI_SVS_gfx940	= 27705,
    SCRATCH_STORE_BYTE_D16_HI_VE_gfx940	= 27706,
    SCRATCH_STORE_BYTE_D16_HI_gfx10	= 27707,
    SCRATCH_STORE_BYTE_D16_HI_gfx11	= 27708,
    SCRATCH_STORE_BYTE_D16_HI_gfx12	= 27709,
    SCRATCH_STORE_BYTE_D16_HI_vi	= 27710,
    SCRATCH_STORE_BYTE_SADDR_gfx10	= 27711,
    SCRATCH_STORE_BYTE_SADDR_gfx11	= 27712,
    SCRATCH_STORE_BYTE_SADDR_gfx12	= 27713,
    SCRATCH_STORE_BYTE_SADDR_vi	= 27714,
    SCRATCH_STORE_BYTE_ST_gfx10	= 27715,
    SCRATCH_STORE_BYTE_ST_gfx11	= 27716,
    SCRATCH_STORE_BYTE_ST_gfx12	= 27717,
    SCRATCH_STORE_BYTE_ST_gfx940	= 27718,
    SCRATCH_STORE_BYTE_SVS_gfx11	= 27719,
    SCRATCH_STORE_BYTE_SVS_gfx12	= 27720,
    SCRATCH_STORE_BYTE_SVS_gfx940	= 27721,
    SCRATCH_STORE_BYTE_VE_gfx940	= 27722,
    SCRATCH_STORE_BYTE_gfx10	= 27723,
    SCRATCH_STORE_BYTE_gfx11	= 27724,
    SCRATCH_STORE_BYTE_gfx12	= 27725,
    SCRATCH_STORE_BYTE_vi	= 27726,
    SCRATCH_STORE_DWORDX2_SADDR_gfx10	= 27727,
    SCRATCH_STORE_DWORDX2_SADDR_gfx11	= 27728,
    SCRATCH_STORE_DWORDX2_SADDR_gfx12	= 27729,
    SCRATCH_STORE_DWORDX2_SADDR_vi	= 27730,
    SCRATCH_STORE_DWORDX2_ST_gfx10	= 27731,
    SCRATCH_STORE_DWORDX2_ST_gfx11	= 27732,
    SCRATCH_STORE_DWORDX2_ST_gfx12	= 27733,
    SCRATCH_STORE_DWORDX2_ST_gfx940	= 27734,
    SCRATCH_STORE_DWORDX2_SVS_gfx11	= 27735,
    SCRATCH_STORE_DWORDX2_SVS_gfx12	= 27736,
    SCRATCH_STORE_DWORDX2_SVS_gfx940	= 27737,
    SCRATCH_STORE_DWORDX2_VE_gfx940	= 27738,
    SCRATCH_STORE_DWORDX2_gfx10	= 27739,
    SCRATCH_STORE_DWORDX2_gfx11	= 27740,
    SCRATCH_STORE_DWORDX2_gfx12	= 27741,
    SCRATCH_STORE_DWORDX2_vi	= 27742,
    SCRATCH_STORE_DWORDX3_SADDR_gfx10	= 27743,
    SCRATCH_STORE_DWORDX3_SADDR_gfx11	= 27744,
    SCRATCH_STORE_DWORDX3_SADDR_gfx12	= 27745,
    SCRATCH_STORE_DWORDX3_SADDR_vi	= 27746,
    SCRATCH_STORE_DWORDX3_ST_gfx10	= 27747,
    SCRATCH_STORE_DWORDX3_ST_gfx11	= 27748,
    SCRATCH_STORE_DWORDX3_ST_gfx12	= 27749,
    SCRATCH_STORE_DWORDX3_ST_gfx940	= 27750,
    SCRATCH_STORE_DWORDX3_SVS_gfx11	= 27751,
    SCRATCH_STORE_DWORDX3_SVS_gfx12	= 27752,
    SCRATCH_STORE_DWORDX3_SVS_gfx940	= 27753,
    SCRATCH_STORE_DWORDX3_VE_gfx940	= 27754,
    SCRATCH_STORE_DWORDX3_gfx10	= 27755,
    SCRATCH_STORE_DWORDX3_gfx11	= 27756,
    SCRATCH_STORE_DWORDX3_gfx12	= 27757,
    SCRATCH_STORE_DWORDX3_vi	= 27758,
    SCRATCH_STORE_DWORDX4_SADDR_gfx10	= 27759,
    SCRATCH_STORE_DWORDX4_SADDR_gfx11	= 27760,
    SCRATCH_STORE_DWORDX4_SADDR_gfx12	= 27761,
    SCRATCH_STORE_DWORDX4_SADDR_vi	= 27762,
    SCRATCH_STORE_DWORDX4_ST_gfx10	= 27763,
    SCRATCH_STORE_DWORDX4_ST_gfx11	= 27764,
    SCRATCH_STORE_DWORDX4_ST_gfx12	= 27765,
    SCRATCH_STORE_DWORDX4_ST_gfx940	= 27766,
    SCRATCH_STORE_DWORDX4_SVS_gfx11	= 27767,
    SCRATCH_STORE_DWORDX4_SVS_gfx12	= 27768,
    SCRATCH_STORE_DWORDX4_SVS_gfx940	= 27769,
    SCRATCH_STORE_DWORDX4_VE_gfx940	= 27770,
    SCRATCH_STORE_DWORDX4_gfx10	= 27771,
    SCRATCH_STORE_DWORDX4_gfx11	= 27772,
    SCRATCH_STORE_DWORDX4_gfx12	= 27773,
    SCRATCH_STORE_DWORDX4_vi	= 27774,
    SCRATCH_STORE_DWORD_SADDR_gfx10	= 27775,
    SCRATCH_STORE_DWORD_SADDR_gfx11	= 27776,
    SCRATCH_STORE_DWORD_SADDR_gfx12	= 27777,
    SCRATCH_STORE_DWORD_SADDR_vi	= 27778,
    SCRATCH_STORE_DWORD_ST_gfx10	= 27779,
    SCRATCH_STORE_DWORD_ST_gfx11	= 27780,
    SCRATCH_STORE_DWORD_ST_gfx12	= 27781,
    SCRATCH_STORE_DWORD_ST_gfx940	= 27782,
    SCRATCH_STORE_DWORD_SVS_gfx11	= 27783,
    SCRATCH_STORE_DWORD_SVS_gfx12	= 27784,
    SCRATCH_STORE_DWORD_SVS_gfx940	= 27785,
    SCRATCH_STORE_DWORD_VE_gfx940	= 27786,
    SCRATCH_STORE_DWORD_gfx10	= 27787,
    SCRATCH_STORE_DWORD_gfx11	= 27788,
    SCRATCH_STORE_DWORD_gfx12	= 27789,
    SCRATCH_STORE_DWORD_vi	= 27790,
    SCRATCH_STORE_SHORT_D16_HI_SADDR_gfx10	= 27791,
    SCRATCH_STORE_SHORT_D16_HI_SADDR_gfx11	= 27792,
    SCRATCH_STORE_SHORT_D16_HI_SADDR_gfx12	= 27793,
    SCRATCH_STORE_SHORT_D16_HI_SADDR_vi	= 27794,
    SCRATCH_STORE_SHORT_D16_HI_ST_gfx10	= 27795,
    SCRATCH_STORE_SHORT_D16_HI_ST_gfx11	= 27796,
    SCRATCH_STORE_SHORT_D16_HI_ST_gfx12	= 27797,
    SCRATCH_STORE_SHORT_D16_HI_ST_gfx940	= 27798,
    SCRATCH_STORE_SHORT_D16_HI_SVS_gfx11	= 27799,
    SCRATCH_STORE_SHORT_D16_HI_SVS_gfx12	= 27800,
    SCRATCH_STORE_SHORT_D16_HI_SVS_gfx940	= 27801,
    SCRATCH_STORE_SHORT_D16_HI_VE_gfx940	= 27802,
    SCRATCH_STORE_SHORT_D16_HI_gfx10	= 27803,
    SCRATCH_STORE_SHORT_D16_HI_gfx11	= 27804,
    SCRATCH_STORE_SHORT_D16_HI_gfx12	= 27805,
    SCRATCH_STORE_SHORT_D16_HI_vi	= 27806,
    SCRATCH_STORE_SHORT_SADDR_gfx10	= 27807,
    SCRATCH_STORE_SHORT_SADDR_gfx11	= 27808,
    SCRATCH_STORE_SHORT_SADDR_gfx12	= 27809,
    SCRATCH_STORE_SHORT_SADDR_vi	= 27810,
    SCRATCH_STORE_SHORT_ST_gfx10	= 27811,
    SCRATCH_STORE_SHORT_ST_gfx11	= 27812,
    SCRATCH_STORE_SHORT_ST_gfx12	= 27813,
    SCRATCH_STORE_SHORT_ST_gfx940	= 27814,
    SCRATCH_STORE_SHORT_SVS_gfx11	= 27815,
    SCRATCH_STORE_SHORT_SVS_gfx12	= 27816,
    SCRATCH_STORE_SHORT_SVS_gfx940	= 27817,
    SCRATCH_STORE_SHORT_VE_gfx940	= 27818,
    SCRATCH_STORE_SHORT_gfx10	= 27819,
    SCRATCH_STORE_SHORT_gfx11	= 27820,
    SCRATCH_STORE_SHORT_gfx12	= 27821,
    SCRATCH_STORE_SHORT_vi	= 27822,
    S_ABSDIFF_I32_gfx10	= 27823,
    S_ABSDIFF_I32_gfx11	= 27824,
    S_ABSDIFF_I32_gfx12	= 27825,
    S_ABSDIFF_I32_gfx6_gfx7	= 27826,
    S_ABSDIFF_I32_vi	= 27827,
    S_ABS_I32_gfx10	= 27828,
    S_ABS_I32_gfx11	= 27829,
    S_ABS_I32_gfx12	= 27830,
    S_ABS_I32_gfx6_gfx7	= 27831,
    S_ABS_I32_vi	= 27832,
    S_ADDC_U32_gfx10	= 27833,
    S_ADDC_U32_gfx11	= 27834,
    S_ADDC_U32_gfx12	= 27835,
    S_ADDC_U32_gfx6_gfx7	= 27836,
    S_ADDC_U32_vi	= 27837,
    S_ADDK_I32_gfx10	= 27838,
    S_ADDK_I32_gfx11	= 27839,
    S_ADDK_I32_gfx12	= 27840,
    S_ADDK_I32_gfx6_gfx7	= 27841,
    S_ADDK_I32_vi	= 27842,
    S_ADD_F16_gfx11	= 27843,
    S_ADD_F16_gfx12	= 27844,
    S_ADD_F32_gfx11	= 27845,
    S_ADD_F32_gfx12	= 27846,
    S_ADD_I32_gfx10	= 27847,
    S_ADD_I32_gfx11	= 27848,
    S_ADD_I32_gfx12	= 27849,
    S_ADD_I32_gfx6_gfx7	= 27850,
    S_ADD_I32_vi	= 27851,
    S_ADD_U32_gfx10	= 27852,
    S_ADD_U32_gfx11	= 27853,
    S_ADD_U32_gfx12	= 27854,
    S_ADD_U32_gfx6_gfx7	= 27855,
    S_ADD_U32_vi	= 27856,
    S_ADD_U64_gfx12	= 27857,
    S_ANDN1_SAVEEXEC_B32_gfx10	= 27858,
    S_ANDN1_SAVEEXEC_B32_gfx11	= 27859,
    S_ANDN1_SAVEEXEC_B32_gfx12	= 27860,
    S_ANDN1_SAVEEXEC_B64_gfx10	= 27861,
    S_ANDN1_SAVEEXEC_B64_gfx11	= 27862,
    S_ANDN1_SAVEEXEC_B64_gfx12	= 27863,
    S_ANDN1_SAVEEXEC_B64_vi	= 27864,
    S_ANDN1_WREXEC_B32_gfx10	= 27865,
    S_ANDN1_WREXEC_B32_gfx11	= 27866,
    S_ANDN1_WREXEC_B32_gfx12	= 27867,
    S_ANDN1_WREXEC_B64_gfx10	= 27868,
    S_ANDN1_WREXEC_B64_gfx11	= 27869,
    S_ANDN1_WREXEC_B64_gfx12	= 27870,
    S_ANDN1_WREXEC_B64_vi	= 27871,
    S_ANDN2_B32_gfx10	= 27872,
    S_ANDN2_B32_gfx11	= 27873,
    S_ANDN2_B32_gfx12	= 27874,
    S_ANDN2_B32_gfx6_gfx7	= 27875,
    S_ANDN2_B32_vi	= 27876,
    S_ANDN2_B64_gfx10	= 27877,
    S_ANDN2_B64_gfx11	= 27878,
    S_ANDN2_B64_gfx12	= 27879,
    S_ANDN2_B64_gfx6_gfx7	= 27880,
    S_ANDN2_B64_vi	= 27881,
    S_ANDN2_SAVEEXEC_B32_gfx10	= 27882,
    S_ANDN2_SAVEEXEC_B32_gfx11	= 27883,
    S_ANDN2_SAVEEXEC_B32_gfx12	= 27884,
    S_ANDN2_SAVEEXEC_B64_gfx10	= 27885,
    S_ANDN2_SAVEEXEC_B64_gfx11	= 27886,
    S_ANDN2_SAVEEXEC_B64_gfx12	= 27887,
    S_ANDN2_SAVEEXEC_B64_gfx6_gfx7	= 27888,
    S_ANDN2_SAVEEXEC_B64_vi	= 27889,
    S_ANDN2_WREXEC_B32_gfx10	= 27890,
    S_ANDN2_WREXEC_B32_gfx11	= 27891,
    S_ANDN2_WREXEC_B32_gfx12	= 27892,
    S_ANDN2_WREXEC_B64_gfx10	= 27893,
    S_ANDN2_WREXEC_B64_gfx11	= 27894,
    S_ANDN2_WREXEC_B64_gfx12	= 27895,
    S_ANDN2_WREXEC_B64_vi	= 27896,
    S_AND_B32_gfx10	= 27897,
    S_AND_B32_gfx11	= 27898,
    S_AND_B32_gfx12	= 27899,
    S_AND_B32_gfx6_gfx7	= 27900,
    S_AND_B32_vi	= 27901,
    S_AND_B64_gfx10	= 27902,
    S_AND_B64_gfx11	= 27903,
    S_AND_B64_gfx12	= 27904,
    S_AND_B64_gfx6_gfx7	= 27905,
    S_AND_B64_vi	= 27906,
    S_AND_SAVEEXEC_B32_gfx10	= 27907,
    S_AND_SAVEEXEC_B32_gfx11	= 27908,
    S_AND_SAVEEXEC_B32_gfx12	= 27909,
    S_AND_SAVEEXEC_B64_gfx10	= 27910,
    S_AND_SAVEEXEC_B64_gfx11	= 27911,
    S_AND_SAVEEXEC_B64_gfx12	= 27912,
    S_AND_SAVEEXEC_B64_gfx6_gfx7	= 27913,
    S_AND_SAVEEXEC_B64_vi	= 27914,
    S_ASHR_I32_gfx10	= 27915,
    S_ASHR_I32_gfx11	= 27916,
    S_ASHR_I32_gfx12	= 27917,
    S_ASHR_I32_gfx6_gfx7	= 27918,
    S_ASHR_I32_vi	= 27919,
    S_ASHR_I64_gfx10	= 27920,
    S_ASHR_I64_gfx11	= 27921,
    S_ASHR_I64_gfx12	= 27922,
    S_ASHR_I64_gfx6_gfx7	= 27923,
    S_ASHR_I64_vi	= 27924,
    S_ATC_PROBE_BUFFER_IMM_gfx10	= 27925,
    S_ATC_PROBE_BUFFER_IMM_gfx11	= 27926,
    S_ATC_PROBE_BUFFER_IMM_gfx12	= 27927,
    S_ATC_PROBE_BUFFER_IMM_vi	= 27928,
    S_ATC_PROBE_BUFFER_SGPR_IMM_gfx10	= 27929,
    S_ATC_PROBE_BUFFER_SGPR_IMM_gfx11	= 27930,
    S_ATC_PROBE_BUFFER_SGPR_IMM_gfx12	= 27931,
    S_ATC_PROBE_BUFFER_SGPR_IMM_gfx9	= 27932,
    S_ATC_PROBE_BUFFER_SGPR_alt_gfx9	= 27933,
    S_ATC_PROBE_BUFFER_SGPR_gfx10	= 27934,
    S_ATC_PROBE_BUFFER_SGPR_gfx11	= 27935,
    S_ATC_PROBE_BUFFER_SGPR_vi	= 27936,
    S_ATC_PROBE_IMM_gfx10	= 27937,
    S_ATC_PROBE_IMM_gfx11	= 27938,
    S_ATC_PROBE_IMM_gfx12	= 27939,
    S_ATC_PROBE_IMM_vi	= 27940,
    S_ATC_PROBE_SGPR_IMM_gfx10	= 27941,
    S_ATC_PROBE_SGPR_IMM_gfx11	= 27942,
    S_ATC_PROBE_SGPR_IMM_gfx12	= 27943,
    S_ATC_PROBE_SGPR_IMM_gfx9	= 27944,
    S_ATC_PROBE_SGPR_alt_gfx9	= 27945,
    S_ATC_PROBE_SGPR_gfx10	= 27946,
    S_ATC_PROBE_SGPR_gfx11	= 27947,
    S_ATC_PROBE_SGPR_vi	= 27948,
    S_ATOMIC_ADD_IMM_RTN_gfx10	= 27949,
    S_ATOMIC_ADD_IMM_RTN_vi	= 27950,
    S_ATOMIC_ADD_IMM_gfx10	= 27951,
    S_ATOMIC_ADD_IMM_vi	= 27952,
    S_ATOMIC_ADD_SGPR_IMM_RTN_gfx10	= 27953,
    S_ATOMIC_ADD_SGPR_IMM_RTN_gfx9	= 27954,
    S_ATOMIC_ADD_SGPR_IMM_gfx10	= 27955,
    S_ATOMIC_ADD_SGPR_IMM_gfx9	= 27956,
    S_ATOMIC_ADD_SGPR_RTN_alt_gfx9	= 27957,
    S_ATOMIC_ADD_SGPR_RTN_gfx10	= 27958,
    S_ATOMIC_ADD_SGPR_RTN_vi	= 27959,
    S_ATOMIC_ADD_SGPR_alt_gfx9	= 27960,
    S_ATOMIC_ADD_SGPR_gfx10	= 27961,
    S_ATOMIC_ADD_SGPR_vi	= 27962,
    S_ATOMIC_ADD_X2_IMM_RTN_gfx10	= 27963,
    S_ATOMIC_ADD_X2_IMM_RTN_vi	= 27964,
    S_ATOMIC_ADD_X2_IMM_gfx10	= 27965,
    S_ATOMIC_ADD_X2_IMM_vi	= 27966,
    S_ATOMIC_ADD_X2_SGPR_IMM_RTN_gfx10	= 27967,
    S_ATOMIC_ADD_X2_SGPR_IMM_RTN_gfx9	= 27968,
    S_ATOMIC_ADD_X2_SGPR_IMM_gfx10	= 27969,
    S_ATOMIC_ADD_X2_SGPR_IMM_gfx9	= 27970,
    S_ATOMIC_ADD_X2_SGPR_RTN_alt_gfx9	= 27971,
    S_ATOMIC_ADD_X2_SGPR_RTN_gfx10	= 27972,
    S_ATOMIC_ADD_X2_SGPR_RTN_vi	= 27973,
    S_ATOMIC_ADD_X2_SGPR_alt_gfx9	= 27974,
    S_ATOMIC_ADD_X2_SGPR_gfx10	= 27975,
    S_ATOMIC_ADD_X2_SGPR_vi	= 27976,
    S_ATOMIC_AND_IMM_RTN_gfx10	= 27977,
    S_ATOMIC_AND_IMM_RTN_vi	= 27978,
    S_ATOMIC_AND_IMM_gfx10	= 27979,
    S_ATOMIC_AND_IMM_vi	= 27980,
    S_ATOMIC_AND_SGPR_IMM_RTN_gfx10	= 27981,
    S_ATOMIC_AND_SGPR_IMM_RTN_gfx9	= 27982,
    S_ATOMIC_AND_SGPR_IMM_gfx10	= 27983,
    S_ATOMIC_AND_SGPR_IMM_gfx9	= 27984,
    S_ATOMIC_AND_SGPR_RTN_alt_gfx9	= 27985,
    S_ATOMIC_AND_SGPR_RTN_gfx10	= 27986,
    S_ATOMIC_AND_SGPR_RTN_vi	= 27987,
    S_ATOMIC_AND_SGPR_alt_gfx9	= 27988,
    S_ATOMIC_AND_SGPR_gfx10	= 27989,
    S_ATOMIC_AND_SGPR_vi	= 27990,
    S_ATOMIC_AND_X2_IMM_RTN_gfx10	= 27991,
    S_ATOMIC_AND_X2_IMM_RTN_vi	= 27992,
    S_ATOMIC_AND_X2_IMM_gfx10	= 27993,
    S_ATOMIC_AND_X2_IMM_vi	= 27994,
    S_ATOMIC_AND_X2_SGPR_IMM_RTN_gfx10	= 27995,
    S_ATOMIC_AND_X2_SGPR_IMM_RTN_gfx9	= 27996,
    S_ATOMIC_AND_X2_SGPR_IMM_gfx10	= 27997,
    S_ATOMIC_AND_X2_SGPR_IMM_gfx9	= 27998,
    S_ATOMIC_AND_X2_SGPR_RTN_alt_gfx9	= 27999,
    S_ATOMIC_AND_X2_SGPR_RTN_gfx10	= 28000,
    S_ATOMIC_AND_X2_SGPR_RTN_vi	= 28001,
    S_ATOMIC_AND_X2_SGPR_alt_gfx9	= 28002,
    S_ATOMIC_AND_X2_SGPR_gfx10	= 28003,
    S_ATOMIC_AND_X2_SGPR_vi	= 28004,
    S_ATOMIC_CMPSWAP_IMM_RTN_gfx10	= 28005,
    S_ATOMIC_CMPSWAP_IMM_RTN_vi	= 28006,
    S_ATOMIC_CMPSWAP_IMM_gfx10	= 28007,
    S_ATOMIC_CMPSWAP_IMM_vi	= 28008,
    S_ATOMIC_CMPSWAP_SGPR_IMM_RTN_gfx10	= 28009,
    S_ATOMIC_CMPSWAP_SGPR_IMM_RTN_gfx9	= 28010,
    S_ATOMIC_CMPSWAP_SGPR_IMM_gfx10	= 28011,
    S_ATOMIC_CMPSWAP_SGPR_IMM_gfx9	= 28012,
    S_ATOMIC_CMPSWAP_SGPR_RTN_alt_gfx9	= 28013,
    S_ATOMIC_CMPSWAP_SGPR_RTN_gfx10	= 28014,
    S_ATOMIC_CMPSWAP_SGPR_RTN_vi	= 28015,
    S_ATOMIC_CMPSWAP_SGPR_alt_gfx9	= 28016,
    S_ATOMIC_CMPSWAP_SGPR_gfx10	= 28017,
    S_ATOMIC_CMPSWAP_SGPR_vi	= 28018,
    S_ATOMIC_CMPSWAP_X2_IMM_RTN_gfx10	= 28019,
    S_ATOMIC_CMPSWAP_X2_IMM_RTN_vi	= 28020,
    S_ATOMIC_CMPSWAP_X2_IMM_gfx10	= 28021,
    S_ATOMIC_CMPSWAP_X2_IMM_vi	= 28022,
    S_ATOMIC_CMPSWAP_X2_SGPR_IMM_RTN_gfx10	= 28023,
    S_ATOMIC_CMPSWAP_X2_SGPR_IMM_RTN_gfx9	= 28024,
    S_ATOMIC_CMPSWAP_X2_SGPR_IMM_gfx10	= 28025,
    S_ATOMIC_CMPSWAP_X2_SGPR_IMM_gfx9	= 28026,
    S_ATOMIC_CMPSWAP_X2_SGPR_RTN_alt_gfx9	= 28027,
    S_ATOMIC_CMPSWAP_X2_SGPR_RTN_gfx10	= 28028,
    S_ATOMIC_CMPSWAP_X2_SGPR_RTN_vi	= 28029,
    S_ATOMIC_CMPSWAP_X2_SGPR_alt_gfx9	= 28030,
    S_ATOMIC_CMPSWAP_X2_SGPR_gfx10	= 28031,
    S_ATOMIC_CMPSWAP_X2_SGPR_vi	= 28032,
    S_ATOMIC_DEC_IMM_RTN_gfx10	= 28033,
    S_ATOMIC_DEC_IMM_RTN_vi	= 28034,
    S_ATOMIC_DEC_IMM_gfx10	= 28035,
    S_ATOMIC_DEC_IMM_vi	= 28036,
    S_ATOMIC_DEC_SGPR_IMM_RTN_gfx10	= 28037,
    S_ATOMIC_DEC_SGPR_IMM_RTN_gfx9	= 28038,
    S_ATOMIC_DEC_SGPR_IMM_gfx10	= 28039,
    S_ATOMIC_DEC_SGPR_IMM_gfx9	= 28040,
    S_ATOMIC_DEC_SGPR_RTN_alt_gfx9	= 28041,
    S_ATOMIC_DEC_SGPR_RTN_gfx10	= 28042,
    S_ATOMIC_DEC_SGPR_RTN_vi	= 28043,
    S_ATOMIC_DEC_SGPR_alt_gfx9	= 28044,
    S_ATOMIC_DEC_SGPR_gfx10	= 28045,
    S_ATOMIC_DEC_SGPR_vi	= 28046,
    S_ATOMIC_DEC_X2_IMM_RTN_gfx10	= 28047,
    S_ATOMIC_DEC_X2_IMM_RTN_vi	= 28048,
    S_ATOMIC_DEC_X2_IMM_gfx10	= 28049,
    S_ATOMIC_DEC_X2_IMM_vi	= 28050,
    S_ATOMIC_DEC_X2_SGPR_IMM_RTN_gfx10	= 28051,
    S_ATOMIC_DEC_X2_SGPR_IMM_RTN_gfx9	= 28052,
    S_ATOMIC_DEC_X2_SGPR_IMM_gfx10	= 28053,
    S_ATOMIC_DEC_X2_SGPR_IMM_gfx9	= 28054,
    S_ATOMIC_DEC_X2_SGPR_RTN_alt_gfx9	= 28055,
    S_ATOMIC_DEC_X2_SGPR_RTN_gfx10	= 28056,
    S_ATOMIC_DEC_X2_SGPR_RTN_vi	= 28057,
    S_ATOMIC_DEC_X2_SGPR_alt_gfx9	= 28058,
    S_ATOMIC_DEC_X2_SGPR_gfx10	= 28059,
    S_ATOMIC_DEC_X2_SGPR_vi	= 28060,
    S_ATOMIC_INC_IMM_RTN_gfx10	= 28061,
    S_ATOMIC_INC_IMM_RTN_vi	= 28062,
    S_ATOMIC_INC_IMM_gfx10	= 28063,
    S_ATOMIC_INC_IMM_vi	= 28064,
    S_ATOMIC_INC_SGPR_IMM_RTN_gfx10	= 28065,
    S_ATOMIC_INC_SGPR_IMM_RTN_gfx9	= 28066,
    S_ATOMIC_INC_SGPR_IMM_gfx10	= 28067,
    S_ATOMIC_INC_SGPR_IMM_gfx9	= 28068,
    S_ATOMIC_INC_SGPR_RTN_alt_gfx9	= 28069,
    S_ATOMIC_INC_SGPR_RTN_gfx10	= 28070,
    S_ATOMIC_INC_SGPR_RTN_vi	= 28071,
    S_ATOMIC_INC_SGPR_alt_gfx9	= 28072,
    S_ATOMIC_INC_SGPR_gfx10	= 28073,
    S_ATOMIC_INC_SGPR_vi	= 28074,
    S_ATOMIC_INC_X2_IMM_RTN_gfx10	= 28075,
    S_ATOMIC_INC_X2_IMM_RTN_vi	= 28076,
    S_ATOMIC_INC_X2_IMM_gfx10	= 28077,
    S_ATOMIC_INC_X2_IMM_vi	= 28078,
    S_ATOMIC_INC_X2_SGPR_IMM_RTN_gfx10	= 28079,
    S_ATOMIC_INC_X2_SGPR_IMM_RTN_gfx9	= 28080,
    S_ATOMIC_INC_X2_SGPR_IMM_gfx10	= 28081,
    S_ATOMIC_INC_X2_SGPR_IMM_gfx9	= 28082,
    S_ATOMIC_INC_X2_SGPR_RTN_alt_gfx9	= 28083,
    S_ATOMIC_INC_X2_SGPR_RTN_gfx10	= 28084,
    S_ATOMIC_INC_X2_SGPR_RTN_vi	= 28085,
    S_ATOMIC_INC_X2_SGPR_alt_gfx9	= 28086,
    S_ATOMIC_INC_X2_SGPR_gfx10	= 28087,
    S_ATOMIC_INC_X2_SGPR_vi	= 28088,
    S_ATOMIC_OR_IMM_RTN_gfx10	= 28089,
    S_ATOMIC_OR_IMM_RTN_vi	= 28090,
    S_ATOMIC_OR_IMM_gfx10	= 28091,
    S_ATOMIC_OR_IMM_vi	= 28092,
    S_ATOMIC_OR_SGPR_IMM_RTN_gfx10	= 28093,
    S_ATOMIC_OR_SGPR_IMM_RTN_gfx9	= 28094,
    S_ATOMIC_OR_SGPR_IMM_gfx10	= 28095,
    S_ATOMIC_OR_SGPR_IMM_gfx9	= 28096,
    S_ATOMIC_OR_SGPR_RTN_alt_gfx9	= 28097,
    S_ATOMIC_OR_SGPR_RTN_gfx10	= 28098,
    S_ATOMIC_OR_SGPR_RTN_vi	= 28099,
    S_ATOMIC_OR_SGPR_alt_gfx9	= 28100,
    S_ATOMIC_OR_SGPR_gfx10	= 28101,
    S_ATOMIC_OR_SGPR_vi	= 28102,
    S_ATOMIC_OR_X2_IMM_RTN_gfx10	= 28103,
    S_ATOMIC_OR_X2_IMM_RTN_vi	= 28104,
    S_ATOMIC_OR_X2_IMM_gfx10	= 28105,
    S_ATOMIC_OR_X2_IMM_vi	= 28106,
    S_ATOMIC_OR_X2_SGPR_IMM_RTN_gfx10	= 28107,
    S_ATOMIC_OR_X2_SGPR_IMM_RTN_gfx9	= 28108,
    S_ATOMIC_OR_X2_SGPR_IMM_gfx10	= 28109,
    S_ATOMIC_OR_X2_SGPR_IMM_gfx9	= 28110,
    S_ATOMIC_OR_X2_SGPR_RTN_alt_gfx9	= 28111,
    S_ATOMIC_OR_X2_SGPR_RTN_gfx10	= 28112,
    S_ATOMIC_OR_X2_SGPR_RTN_vi	= 28113,
    S_ATOMIC_OR_X2_SGPR_alt_gfx9	= 28114,
    S_ATOMIC_OR_X2_SGPR_gfx10	= 28115,
    S_ATOMIC_OR_X2_SGPR_vi	= 28116,
    S_ATOMIC_SMAX_IMM_RTN_gfx10	= 28117,
    S_ATOMIC_SMAX_IMM_RTN_vi	= 28118,
    S_ATOMIC_SMAX_IMM_gfx10	= 28119,
    S_ATOMIC_SMAX_IMM_vi	= 28120,
    S_ATOMIC_SMAX_SGPR_IMM_RTN_gfx10	= 28121,
    S_ATOMIC_SMAX_SGPR_IMM_RTN_gfx9	= 28122,
    S_ATOMIC_SMAX_SGPR_IMM_gfx10	= 28123,
    S_ATOMIC_SMAX_SGPR_IMM_gfx9	= 28124,
    S_ATOMIC_SMAX_SGPR_RTN_alt_gfx9	= 28125,
    S_ATOMIC_SMAX_SGPR_RTN_gfx10	= 28126,
    S_ATOMIC_SMAX_SGPR_RTN_vi	= 28127,
    S_ATOMIC_SMAX_SGPR_alt_gfx9	= 28128,
    S_ATOMIC_SMAX_SGPR_gfx10	= 28129,
    S_ATOMIC_SMAX_SGPR_vi	= 28130,
    S_ATOMIC_SMAX_X2_IMM_RTN_gfx10	= 28131,
    S_ATOMIC_SMAX_X2_IMM_RTN_vi	= 28132,
    S_ATOMIC_SMAX_X2_IMM_gfx10	= 28133,
    S_ATOMIC_SMAX_X2_IMM_vi	= 28134,
    S_ATOMIC_SMAX_X2_SGPR_IMM_RTN_gfx10	= 28135,
    S_ATOMIC_SMAX_X2_SGPR_IMM_RTN_gfx9	= 28136,
    S_ATOMIC_SMAX_X2_SGPR_IMM_gfx10	= 28137,
    S_ATOMIC_SMAX_X2_SGPR_IMM_gfx9	= 28138,
    S_ATOMIC_SMAX_X2_SGPR_RTN_alt_gfx9	= 28139,
    S_ATOMIC_SMAX_X2_SGPR_RTN_gfx10	= 28140,
    S_ATOMIC_SMAX_X2_SGPR_RTN_vi	= 28141,
    S_ATOMIC_SMAX_X2_SGPR_alt_gfx9	= 28142,
    S_ATOMIC_SMAX_X2_SGPR_gfx10	= 28143,
    S_ATOMIC_SMAX_X2_SGPR_vi	= 28144,
    S_ATOMIC_SMIN_IMM_RTN_gfx10	= 28145,
    S_ATOMIC_SMIN_IMM_RTN_vi	= 28146,
    S_ATOMIC_SMIN_IMM_gfx10	= 28147,
    S_ATOMIC_SMIN_IMM_vi	= 28148,
    S_ATOMIC_SMIN_SGPR_IMM_RTN_gfx10	= 28149,
    S_ATOMIC_SMIN_SGPR_IMM_RTN_gfx9	= 28150,
    S_ATOMIC_SMIN_SGPR_IMM_gfx10	= 28151,
    S_ATOMIC_SMIN_SGPR_IMM_gfx9	= 28152,
    S_ATOMIC_SMIN_SGPR_RTN_alt_gfx9	= 28153,
    S_ATOMIC_SMIN_SGPR_RTN_gfx10	= 28154,
    S_ATOMIC_SMIN_SGPR_RTN_vi	= 28155,
    S_ATOMIC_SMIN_SGPR_alt_gfx9	= 28156,
    S_ATOMIC_SMIN_SGPR_gfx10	= 28157,
    S_ATOMIC_SMIN_SGPR_vi	= 28158,
    S_ATOMIC_SMIN_X2_IMM_RTN_gfx10	= 28159,
    S_ATOMIC_SMIN_X2_IMM_RTN_vi	= 28160,
    S_ATOMIC_SMIN_X2_IMM_gfx10	= 28161,
    S_ATOMIC_SMIN_X2_IMM_vi	= 28162,
    S_ATOMIC_SMIN_X2_SGPR_IMM_RTN_gfx10	= 28163,
    S_ATOMIC_SMIN_X2_SGPR_IMM_RTN_gfx9	= 28164,
    S_ATOMIC_SMIN_X2_SGPR_IMM_gfx10	= 28165,
    S_ATOMIC_SMIN_X2_SGPR_IMM_gfx9	= 28166,
    S_ATOMIC_SMIN_X2_SGPR_RTN_alt_gfx9	= 28167,
    S_ATOMIC_SMIN_X2_SGPR_RTN_gfx10	= 28168,
    S_ATOMIC_SMIN_X2_SGPR_RTN_vi	= 28169,
    S_ATOMIC_SMIN_X2_SGPR_alt_gfx9	= 28170,
    S_ATOMIC_SMIN_X2_SGPR_gfx10	= 28171,
    S_ATOMIC_SMIN_X2_SGPR_vi	= 28172,
    S_ATOMIC_SUB_IMM_RTN_gfx10	= 28173,
    S_ATOMIC_SUB_IMM_RTN_vi	= 28174,
    S_ATOMIC_SUB_IMM_gfx10	= 28175,
    S_ATOMIC_SUB_IMM_vi	= 28176,
    S_ATOMIC_SUB_SGPR_IMM_RTN_gfx10	= 28177,
    S_ATOMIC_SUB_SGPR_IMM_RTN_gfx9	= 28178,
    S_ATOMIC_SUB_SGPR_IMM_gfx10	= 28179,
    S_ATOMIC_SUB_SGPR_IMM_gfx9	= 28180,
    S_ATOMIC_SUB_SGPR_RTN_alt_gfx9	= 28181,
    S_ATOMIC_SUB_SGPR_RTN_gfx10	= 28182,
    S_ATOMIC_SUB_SGPR_RTN_vi	= 28183,
    S_ATOMIC_SUB_SGPR_alt_gfx9	= 28184,
    S_ATOMIC_SUB_SGPR_gfx10	= 28185,
    S_ATOMIC_SUB_SGPR_vi	= 28186,
    S_ATOMIC_SUB_X2_IMM_RTN_gfx10	= 28187,
    S_ATOMIC_SUB_X2_IMM_RTN_vi	= 28188,
    S_ATOMIC_SUB_X2_IMM_gfx10	= 28189,
    S_ATOMIC_SUB_X2_IMM_vi	= 28190,
    S_ATOMIC_SUB_X2_SGPR_IMM_RTN_gfx10	= 28191,
    S_ATOMIC_SUB_X2_SGPR_IMM_RTN_gfx9	= 28192,
    S_ATOMIC_SUB_X2_SGPR_IMM_gfx10	= 28193,
    S_ATOMIC_SUB_X2_SGPR_IMM_gfx9	= 28194,
    S_ATOMIC_SUB_X2_SGPR_RTN_alt_gfx9	= 28195,
    S_ATOMIC_SUB_X2_SGPR_RTN_gfx10	= 28196,
    S_ATOMIC_SUB_X2_SGPR_RTN_vi	= 28197,
    S_ATOMIC_SUB_X2_SGPR_alt_gfx9	= 28198,
    S_ATOMIC_SUB_X2_SGPR_gfx10	= 28199,
    S_ATOMIC_SUB_X2_SGPR_vi	= 28200,
    S_ATOMIC_SWAP_IMM_RTN_gfx10	= 28201,
    S_ATOMIC_SWAP_IMM_RTN_vi	= 28202,
    S_ATOMIC_SWAP_IMM_gfx10	= 28203,
    S_ATOMIC_SWAP_IMM_vi	= 28204,
    S_ATOMIC_SWAP_SGPR_IMM_RTN_gfx10	= 28205,
    S_ATOMIC_SWAP_SGPR_IMM_RTN_gfx9	= 28206,
    S_ATOMIC_SWAP_SGPR_IMM_gfx10	= 28207,
    S_ATOMIC_SWAP_SGPR_IMM_gfx9	= 28208,
    S_ATOMIC_SWAP_SGPR_RTN_alt_gfx9	= 28209,
    S_ATOMIC_SWAP_SGPR_RTN_gfx10	= 28210,
    S_ATOMIC_SWAP_SGPR_RTN_vi	= 28211,
    S_ATOMIC_SWAP_SGPR_alt_gfx9	= 28212,
    S_ATOMIC_SWAP_SGPR_gfx10	= 28213,
    S_ATOMIC_SWAP_SGPR_vi	= 28214,
    S_ATOMIC_SWAP_X2_IMM_RTN_gfx10	= 28215,
    S_ATOMIC_SWAP_X2_IMM_RTN_vi	= 28216,
    S_ATOMIC_SWAP_X2_IMM_gfx10	= 28217,
    S_ATOMIC_SWAP_X2_IMM_vi	= 28218,
    S_ATOMIC_SWAP_X2_SGPR_IMM_RTN_gfx10	= 28219,
    S_ATOMIC_SWAP_X2_SGPR_IMM_RTN_gfx9	= 28220,
    S_ATOMIC_SWAP_X2_SGPR_IMM_gfx10	= 28221,
    S_ATOMIC_SWAP_X2_SGPR_IMM_gfx9	= 28222,
    S_ATOMIC_SWAP_X2_SGPR_RTN_alt_gfx9	= 28223,
    S_ATOMIC_SWAP_X2_SGPR_RTN_gfx10	= 28224,
    S_ATOMIC_SWAP_X2_SGPR_RTN_vi	= 28225,
    S_ATOMIC_SWAP_X2_SGPR_alt_gfx9	= 28226,
    S_ATOMIC_SWAP_X2_SGPR_gfx10	= 28227,
    S_ATOMIC_SWAP_X2_SGPR_vi	= 28228,
    S_ATOMIC_UMAX_IMM_RTN_gfx10	= 28229,
    S_ATOMIC_UMAX_IMM_RTN_vi	= 28230,
    S_ATOMIC_UMAX_IMM_gfx10	= 28231,
    S_ATOMIC_UMAX_IMM_vi	= 28232,
    S_ATOMIC_UMAX_SGPR_IMM_RTN_gfx10	= 28233,
    S_ATOMIC_UMAX_SGPR_IMM_RTN_gfx9	= 28234,
    S_ATOMIC_UMAX_SGPR_IMM_gfx10	= 28235,
    S_ATOMIC_UMAX_SGPR_IMM_gfx9	= 28236,
    S_ATOMIC_UMAX_SGPR_RTN_alt_gfx9	= 28237,
    S_ATOMIC_UMAX_SGPR_RTN_gfx10	= 28238,
    S_ATOMIC_UMAX_SGPR_RTN_vi	= 28239,
    S_ATOMIC_UMAX_SGPR_alt_gfx9	= 28240,
    S_ATOMIC_UMAX_SGPR_gfx10	= 28241,
    S_ATOMIC_UMAX_SGPR_vi	= 28242,
    S_ATOMIC_UMAX_X2_IMM_RTN_gfx10	= 28243,
    S_ATOMIC_UMAX_X2_IMM_RTN_vi	= 28244,
    S_ATOMIC_UMAX_X2_IMM_gfx10	= 28245,
    S_ATOMIC_UMAX_X2_IMM_vi	= 28246,
    S_ATOMIC_UMAX_X2_SGPR_IMM_RTN_gfx10	= 28247,
    S_ATOMIC_UMAX_X2_SGPR_IMM_RTN_gfx9	= 28248,
    S_ATOMIC_UMAX_X2_SGPR_IMM_gfx10	= 28249,
    S_ATOMIC_UMAX_X2_SGPR_IMM_gfx9	= 28250,
    S_ATOMIC_UMAX_X2_SGPR_RTN_alt_gfx9	= 28251,
    S_ATOMIC_UMAX_X2_SGPR_RTN_gfx10	= 28252,
    S_ATOMIC_UMAX_X2_SGPR_RTN_vi	= 28253,
    S_ATOMIC_UMAX_X2_SGPR_alt_gfx9	= 28254,
    S_ATOMIC_UMAX_X2_SGPR_gfx10	= 28255,
    S_ATOMIC_UMAX_X2_SGPR_vi	= 28256,
    S_ATOMIC_UMIN_IMM_RTN_gfx10	= 28257,
    S_ATOMIC_UMIN_IMM_RTN_vi	= 28258,
    S_ATOMIC_UMIN_IMM_gfx10	= 28259,
    S_ATOMIC_UMIN_IMM_vi	= 28260,
    S_ATOMIC_UMIN_SGPR_IMM_RTN_gfx10	= 28261,
    S_ATOMIC_UMIN_SGPR_IMM_RTN_gfx9	= 28262,
    S_ATOMIC_UMIN_SGPR_IMM_gfx10	= 28263,
    S_ATOMIC_UMIN_SGPR_IMM_gfx9	= 28264,
    S_ATOMIC_UMIN_SGPR_RTN_alt_gfx9	= 28265,
    S_ATOMIC_UMIN_SGPR_RTN_gfx10	= 28266,
    S_ATOMIC_UMIN_SGPR_RTN_vi	= 28267,
    S_ATOMIC_UMIN_SGPR_alt_gfx9	= 28268,
    S_ATOMIC_UMIN_SGPR_gfx10	= 28269,
    S_ATOMIC_UMIN_SGPR_vi	= 28270,
    S_ATOMIC_UMIN_X2_IMM_RTN_gfx10	= 28271,
    S_ATOMIC_UMIN_X2_IMM_RTN_vi	= 28272,
    S_ATOMIC_UMIN_X2_IMM_gfx10	= 28273,
    S_ATOMIC_UMIN_X2_IMM_vi	= 28274,
    S_ATOMIC_UMIN_X2_SGPR_IMM_RTN_gfx10	= 28275,
    S_ATOMIC_UMIN_X2_SGPR_IMM_RTN_gfx9	= 28276,
    S_ATOMIC_UMIN_X2_SGPR_IMM_gfx10	= 28277,
    S_ATOMIC_UMIN_X2_SGPR_IMM_gfx9	= 28278,
    S_ATOMIC_UMIN_X2_SGPR_RTN_alt_gfx9	= 28279,
    S_ATOMIC_UMIN_X2_SGPR_RTN_gfx10	= 28280,
    S_ATOMIC_UMIN_X2_SGPR_RTN_vi	= 28281,
    S_ATOMIC_UMIN_X2_SGPR_alt_gfx9	= 28282,
    S_ATOMIC_UMIN_X2_SGPR_gfx10	= 28283,
    S_ATOMIC_UMIN_X2_SGPR_vi	= 28284,
    S_ATOMIC_XOR_IMM_RTN_gfx10	= 28285,
    S_ATOMIC_XOR_IMM_RTN_vi	= 28286,
    S_ATOMIC_XOR_IMM_gfx10	= 28287,
    S_ATOMIC_XOR_IMM_vi	= 28288,
    S_ATOMIC_XOR_SGPR_IMM_RTN_gfx10	= 28289,
    S_ATOMIC_XOR_SGPR_IMM_RTN_gfx9	= 28290,
    S_ATOMIC_XOR_SGPR_IMM_gfx10	= 28291,
    S_ATOMIC_XOR_SGPR_IMM_gfx9	= 28292,
    S_ATOMIC_XOR_SGPR_RTN_alt_gfx9	= 28293,
    S_ATOMIC_XOR_SGPR_RTN_gfx10	= 28294,
    S_ATOMIC_XOR_SGPR_RTN_vi	= 28295,
    S_ATOMIC_XOR_SGPR_alt_gfx9	= 28296,
    S_ATOMIC_XOR_SGPR_gfx10	= 28297,
    S_ATOMIC_XOR_SGPR_vi	= 28298,
    S_ATOMIC_XOR_X2_IMM_RTN_gfx10	= 28299,
    S_ATOMIC_XOR_X2_IMM_RTN_vi	= 28300,
    S_ATOMIC_XOR_X2_IMM_gfx10	= 28301,
    S_ATOMIC_XOR_X2_IMM_vi	= 28302,
    S_ATOMIC_XOR_X2_SGPR_IMM_RTN_gfx10	= 28303,
    S_ATOMIC_XOR_X2_SGPR_IMM_RTN_gfx9	= 28304,
    S_ATOMIC_XOR_X2_SGPR_IMM_gfx10	= 28305,
    S_ATOMIC_XOR_X2_SGPR_IMM_gfx9	= 28306,
    S_ATOMIC_XOR_X2_SGPR_RTN_alt_gfx9	= 28307,
    S_ATOMIC_XOR_X2_SGPR_RTN_gfx10	= 28308,
    S_ATOMIC_XOR_X2_SGPR_RTN_vi	= 28309,
    S_ATOMIC_XOR_X2_SGPR_alt_gfx9	= 28310,
    S_ATOMIC_XOR_X2_SGPR_gfx10	= 28311,
    S_ATOMIC_XOR_X2_SGPR_vi	= 28312,
    S_BARRIER_INIT_IMM_gfx12	= 28313,
    S_BARRIER_INIT_M0_gfx12	= 28314,
    S_BARRIER_JOIN_IMM_gfx12	= 28315,
    S_BARRIER_JOIN_M0_gfx12	= 28316,
    S_BARRIER_LEAVE_gfx12	= 28317,
    S_BARRIER_SIGNAL_IMM_gfx12	= 28318,
    S_BARRIER_SIGNAL_ISFIRST_IMM_gfx12	= 28319,
    S_BARRIER_SIGNAL_ISFIRST_M0_gfx12	= 28320,
    S_BARRIER_SIGNAL_M0_gfx12	= 28321,
    S_BARRIER_WAIT_gfx12	= 28322,
    S_BARRIER_gfx10	= 28323,
    S_BARRIER_gfx11	= 28324,
    S_BARRIER_gfx6_gfx7	= 28325,
    S_BARRIER_vi	= 28326,
    S_BCNT0_I32_B32_gfx10	= 28327,
    S_BCNT0_I32_B32_gfx11	= 28328,
    S_BCNT0_I32_B32_gfx12	= 28329,
    S_BCNT0_I32_B32_gfx6_gfx7	= 28330,
    S_BCNT0_I32_B32_vi	= 28331,
    S_BCNT0_I32_B64_gfx10	= 28332,
    S_BCNT0_I32_B64_gfx11	= 28333,
    S_BCNT0_I32_B64_gfx12	= 28334,
    S_BCNT0_I32_B64_gfx6_gfx7	= 28335,
    S_BCNT0_I32_B64_vi	= 28336,
    S_BCNT1_I32_B32_gfx10	= 28337,
    S_BCNT1_I32_B32_gfx11	= 28338,
    S_BCNT1_I32_B32_gfx12	= 28339,
    S_BCNT1_I32_B32_gfx6_gfx7	= 28340,
    S_BCNT1_I32_B32_vi	= 28341,
    S_BCNT1_I32_B64_gfx10	= 28342,
    S_BCNT1_I32_B64_gfx11	= 28343,
    S_BCNT1_I32_B64_gfx12	= 28344,
    S_BCNT1_I32_B64_gfx6_gfx7	= 28345,
    S_BCNT1_I32_B64_vi	= 28346,
    S_BFE_I32_gfx10	= 28347,
    S_BFE_I32_gfx11	= 28348,
    S_BFE_I32_gfx12	= 28349,
    S_BFE_I32_gfx6_gfx7	= 28350,
    S_BFE_I32_vi	= 28351,
    S_BFE_I64_gfx10	= 28352,
    S_BFE_I64_gfx11	= 28353,
    S_BFE_I64_gfx12	= 28354,
    S_BFE_I64_gfx6_gfx7	= 28355,
    S_BFE_I64_vi	= 28356,
    S_BFE_U32_gfx10	= 28357,
    S_BFE_U32_gfx11	= 28358,
    S_BFE_U32_gfx12	= 28359,
    S_BFE_U32_gfx6_gfx7	= 28360,
    S_BFE_U32_vi	= 28361,
    S_BFE_U64_gfx10	= 28362,
    S_BFE_U64_gfx11	= 28363,
    S_BFE_U64_gfx12	= 28364,
    S_BFE_U64_gfx6_gfx7	= 28365,
    S_BFE_U64_vi	= 28366,
    S_BFM_B32_gfx10	= 28367,
    S_BFM_B32_gfx11	= 28368,
    S_BFM_B32_gfx12	= 28369,
    S_BFM_B32_gfx6_gfx7	= 28370,
    S_BFM_B32_vi	= 28371,
    S_BFM_B64_gfx10	= 28372,
    S_BFM_B64_gfx11	= 28373,
    S_BFM_B64_gfx12	= 28374,
    S_BFM_B64_gfx6_gfx7	= 28375,
    S_BFM_B64_vi	= 28376,
    S_BITCMP0_B32_gfx10	= 28377,
    S_BITCMP0_B32_gfx11	= 28378,
    S_BITCMP0_B32_gfx12	= 28379,
    S_BITCMP0_B32_gfx6_gfx7	= 28380,
    S_BITCMP0_B32_vi	= 28381,
    S_BITCMP0_B64_gfx10	= 28382,
    S_BITCMP0_B64_gfx11	= 28383,
    S_BITCMP0_B64_gfx12	= 28384,
    S_BITCMP0_B64_gfx6_gfx7	= 28385,
    S_BITCMP0_B64_vi	= 28386,
    S_BITCMP1_B32_gfx10	= 28387,
    S_BITCMP1_B32_gfx11	= 28388,
    S_BITCMP1_B32_gfx12	= 28389,
    S_BITCMP1_B32_gfx6_gfx7	= 28390,
    S_BITCMP1_B32_vi	= 28391,
    S_BITCMP1_B64_gfx10	= 28392,
    S_BITCMP1_B64_gfx11	= 28393,
    S_BITCMP1_B64_gfx12	= 28394,
    S_BITCMP1_B64_gfx6_gfx7	= 28395,
    S_BITCMP1_B64_vi	= 28396,
    S_BITREPLICATE_B64_B32_gfx10	= 28397,
    S_BITREPLICATE_B64_B32_gfx11	= 28398,
    S_BITREPLICATE_B64_B32_gfx12	= 28399,
    S_BITREPLICATE_B64_B32_vi	= 28400,
    S_BITSET0_B32_gfx10	= 28401,
    S_BITSET0_B32_gfx11	= 28402,
    S_BITSET0_B32_gfx12	= 28403,
    S_BITSET0_B32_gfx6_gfx7	= 28404,
    S_BITSET0_B32_vi	= 28405,
    S_BITSET0_B64_gfx10	= 28406,
    S_BITSET0_B64_gfx11	= 28407,
    S_BITSET0_B64_gfx12	= 28408,
    S_BITSET0_B64_gfx6_gfx7	= 28409,
    S_BITSET0_B64_vi	= 28410,
    S_BITSET1_B32_gfx10	= 28411,
    S_BITSET1_B32_gfx11	= 28412,
    S_BITSET1_B32_gfx12	= 28413,
    S_BITSET1_B32_gfx6_gfx7	= 28414,
    S_BITSET1_B32_vi	= 28415,
    S_BITSET1_B64_gfx10	= 28416,
    S_BITSET1_B64_gfx11	= 28417,
    S_BITSET1_B64_gfx12	= 28418,
    S_BITSET1_B64_gfx6_gfx7	= 28419,
    S_BITSET1_B64_vi	= 28420,
    S_BRANCH_gfx10	= 28421,
    S_BRANCH_gfx11	= 28422,
    S_BRANCH_gfx12	= 28423,
    S_BRANCH_gfx6_gfx7	= 28424,
    S_BRANCH_pad_s_nop_gfx10	= 28425,
    S_BRANCH_pad_s_nop_gfx11	= 28426,
    S_BRANCH_pad_s_nop_gfx12	= 28427,
    S_BRANCH_pad_s_nop_gfx6_gfx7	= 28428,
    S_BRANCH_pad_s_nop_vi	= 28429,
    S_BRANCH_vi	= 28430,
    S_BREV_B32_gfx10	= 28431,
    S_BREV_B32_gfx11	= 28432,
    S_BREV_B32_gfx12	= 28433,
    S_BREV_B32_gfx6_gfx7	= 28434,
    S_BREV_B32_vi	= 28435,
    S_BREV_B64_gfx10	= 28436,
    S_BREV_B64_gfx11	= 28437,
    S_BREV_B64_gfx12	= 28438,
    S_BREV_B64_gfx6_gfx7	= 28439,
    S_BREV_B64_vi	= 28440,
    S_BUFFER_ATOMIC_ADD_IMM_RTN_gfx10	= 28441,
    S_BUFFER_ATOMIC_ADD_IMM_RTN_vi	= 28442,
    S_BUFFER_ATOMIC_ADD_IMM_gfx10	= 28443,
    S_BUFFER_ATOMIC_ADD_IMM_vi	= 28444,
    S_BUFFER_ATOMIC_ADD_SGPR_IMM_RTN_gfx10	= 28445,
    S_BUFFER_ATOMIC_ADD_SGPR_IMM_RTN_gfx9	= 28446,
    S_BUFFER_ATOMIC_ADD_SGPR_IMM_gfx10	= 28447,
    S_BUFFER_ATOMIC_ADD_SGPR_IMM_gfx9	= 28448,
    S_BUFFER_ATOMIC_ADD_SGPR_RTN_alt_gfx9	= 28449,
    S_BUFFER_ATOMIC_ADD_SGPR_RTN_gfx10	= 28450,
    S_BUFFER_ATOMIC_ADD_SGPR_RTN_vi	= 28451,
    S_BUFFER_ATOMIC_ADD_SGPR_alt_gfx9	= 28452,
    S_BUFFER_ATOMIC_ADD_SGPR_gfx10	= 28453,
    S_BUFFER_ATOMIC_ADD_SGPR_vi	= 28454,
    S_BUFFER_ATOMIC_ADD_X2_IMM_RTN_gfx10	= 28455,
    S_BUFFER_ATOMIC_ADD_X2_IMM_RTN_vi	= 28456,
    S_BUFFER_ATOMIC_ADD_X2_IMM_gfx10	= 28457,
    S_BUFFER_ATOMIC_ADD_X2_IMM_vi	= 28458,
    S_BUFFER_ATOMIC_ADD_X2_SGPR_IMM_RTN_gfx10	= 28459,
    S_BUFFER_ATOMIC_ADD_X2_SGPR_IMM_RTN_gfx9	= 28460,
    S_BUFFER_ATOMIC_ADD_X2_SGPR_IMM_gfx10	= 28461,
    S_BUFFER_ATOMIC_ADD_X2_SGPR_IMM_gfx9	= 28462,
    S_BUFFER_ATOMIC_ADD_X2_SGPR_RTN_alt_gfx9	= 28463,
    S_BUFFER_ATOMIC_ADD_X2_SGPR_RTN_gfx10	= 28464,
    S_BUFFER_ATOMIC_ADD_X2_SGPR_RTN_vi	= 28465,
    S_BUFFER_ATOMIC_ADD_X2_SGPR_alt_gfx9	= 28466,
    S_BUFFER_ATOMIC_ADD_X2_SGPR_gfx10	= 28467,
    S_BUFFER_ATOMIC_ADD_X2_SGPR_vi	= 28468,
    S_BUFFER_ATOMIC_AND_IMM_RTN_gfx10	= 28469,
    S_BUFFER_ATOMIC_AND_IMM_RTN_vi	= 28470,
    S_BUFFER_ATOMIC_AND_IMM_gfx10	= 28471,
    S_BUFFER_ATOMIC_AND_IMM_vi	= 28472,
    S_BUFFER_ATOMIC_AND_SGPR_IMM_RTN_gfx10	= 28473,
    S_BUFFER_ATOMIC_AND_SGPR_IMM_RTN_gfx9	= 28474,
    S_BUFFER_ATOMIC_AND_SGPR_IMM_gfx10	= 28475,
    S_BUFFER_ATOMIC_AND_SGPR_IMM_gfx9	= 28476,
    S_BUFFER_ATOMIC_AND_SGPR_RTN_alt_gfx9	= 28477,
    S_BUFFER_ATOMIC_AND_SGPR_RTN_gfx10	= 28478,
    S_BUFFER_ATOMIC_AND_SGPR_RTN_vi	= 28479,
    S_BUFFER_ATOMIC_AND_SGPR_alt_gfx9	= 28480,
    S_BUFFER_ATOMIC_AND_SGPR_gfx10	= 28481,
    S_BUFFER_ATOMIC_AND_SGPR_vi	= 28482,
    S_BUFFER_ATOMIC_AND_X2_IMM_RTN_gfx10	= 28483,
    S_BUFFER_ATOMIC_AND_X2_IMM_RTN_vi	= 28484,
    S_BUFFER_ATOMIC_AND_X2_IMM_gfx10	= 28485,
    S_BUFFER_ATOMIC_AND_X2_IMM_vi	= 28486,
    S_BUFFER_ATOMIC_AND_X2_SGPR_IMM_RTN_gfx10	= 28487,
    S_BUFFER_ATOMIC_AND_X2_SGPR_IMM_RTN_gfx9	= 28488,
    S_BUFFER_ATOMIC_AND_X2_SGPR_IMM_gfx10	= 28489,
    S_BUFFER_ATOMIC_AND_X2_SGPR_IMM_gfx9	= 28490,
    S_BUFFER_ATOMIC_AND_X2_SGPR_RTN_alt_gfx9	= 28491,
    S_BUFFER_ATOMIC_AND_X2_SGPR_RTN_gfx10	= 28492,
    S_BUFFER_ATOMIC_AND_X2_SGPR_RTN_vi	= 28493,
    S_BUFFER_ATOMIC_AND_X2_SGPR_alt_gfx9	= 28494,
    S_BUFFER_ATOMIC_AND_X2_SGPR_gfx10	= 28495,
    S_BUFFER_ATOMIC_AND_X2_SGPR_vi	= 28496,
    S_BUFFER_ATOMIC_CMPSWAP_IMM_RTN_gfx10	= 28497,
    S_BUFFER_ATOMIC_CMPSWAP_IMM_RTN_vi	= 28498,
    S_BUFFER_ATOMIC_CMPSWAP_IMM_gfx10	= 28499,
    S_BUFFER_ATOMIC_CMPSWAP_IMM_vi	= 28500,
    S_BUFFER_ATOMIC_CMPSWAP_SGPR_IMM_RTN_gfx10	= 28501,
    S_BUFFER_ATOMIC_CMPSWAP_SGPR_IMM_RTN_gfx9	= 28502,
    S_BUFFER_ATOMIC_CMPSWAP_SGPR_IMM_gfx10	= 28503,
    S_BUFFER_ATOMIC_CMPSWAP_SGPR_IMM_gfx9	= 28504,
    S_BUFFER_ATOMIC_CMPSWAP_SGPR_RTN_alt_gfx9	= 28505,
    S_BUFFER_ATOMIC_CMPSWAP_SGPR_RTN_gfx10	= 28506,
    S_BUFFER_ATOMIC_CMPSWAP_SGPR_RTN_vi	= 28507,
    S_BUFFER_ATOMIC_CMPSWAP_SGPR_alt_gfx9	= 28508,
    S_BUFFER_ATOMIC_CMPSWAP_SGPR_gfx10	= 28509,
    S_BUFFER_ATOMIC_CMPSWAP_SGPR_vi	= 28510,
    S_BUFFER_ATOMIC_CMPSWAP_X2_IMM_RTN_gfx10	= 28511,
    S_BUFFER_ATOMIC_CMPSWAP_X2_IMM_RTN_vi	= 28512,
    S_BUFFER_ATOMIC_CMPSWAP_X2_IMM_gfx10	= 28513,
    S_BUFFER_ATOMIC_CMPSWAP_X2_IMM_vi	= 28514,
    S_BUFFER_ATOMIC_CMPSWAP_X2_SGPR_IMM_RTN_gfx10	= 28515,
    S_BUFFER_ATOMIC_CMPSWAP_X2_SGPR_IMM_RTN_gfx9	= 28516,
    S_BUFFER_ATOMIC_CMPSWAP_X2_SGPR_IMM_gfx10	= 28517,
    S_BUFFER_ATOMIC_CMPSWAP_X2_SGPR_IMM_gfx9	= 28518,
    S_BUFFER_ATOMIC_CMPSWAP_X2_SGPR_RTN_alt_gfx9	= 28519,
    S_BUFFER_ATOMIC_CMPSWAP_X2_SGPR_RTN_gfx10	= 28520,
    S_BUFFER_ATOMIC_CMPSWAP_X2_SGPR_RTN_vi	= 28521,
    S_BUFFER_ATOMIC_CMPSWAP_X2_SGPR_alt_gfx9	= 28522,
    S_BUFFER_ATOMIC_CMPSWAP_X2_SGPR_gfx10	= 28523,
    S_BUFFER_ATOMIC_CMPSWAP_X2_SGPR_vi	= 28524,
    S_BUFFER_ATOMIC_DEC_IMM_RTN_gfx10	= 28525,
    S_BUFFER_ATOMIC_DEC_IMM_RTN_vi	= 28526,
    S_BUFFER_ATOMIC_DEC_IMM_gfx10	= 28527,
    S_BUFFER_ATOMIC_DEC_IMM_vi	= 28528,
    S_BUFFER_ATOMIC_DEC_SGPR_IMM_RTN_gfx10	= 28529,
    S_BUFFER_ATOMIC_DEC_SGPR_IMM_RTN_gfx9	= 28530,
    S_BUFFER_ATOMIC_DEC_SGPR_IMM_gfx10	= 28531,
    S_BUFFER_ATOMIC_DEC_SGPR_IMM_gfx9	= 28532,
    S_BUFFER_ATOMIC_DEC_SGPR_RTN_alt_gfx9	= 28533,
    S_BUFFER_ATOMIC_DEC_SGPR_RTN_gfx10	= 28534,
    S_BUFFER_ATOMIC_DEC_SGPR_RTN_vi	= 28535,
    S_BUFFER_ATOMIC_DEC_SGPR_alt_gfx9	= 28536,
    S_BUFFER_ATOMIC_DEC_SGPR_gfx10	= 28537,
    S_BUFFER_ATOMIC_DEC_SGPR_vi	= 28538,
    S_BUFFER_ATOMIC_DEC_X2_IMM_RTN_gfx10	= 28539,
    S_BUFFER_ATOMIC_DEC_X2_IMM_RTN_vi	= 28540,
    S_BUFFER_ATOMIC_DEC_X2_IMM_gfx10	= 28541,
    S_BUFFER_ATOMIC_DEC_X2_IMM_vi	= 28542,
    S_BUFFER_ATOMIC_DEC_X2_SGPR_IMM_RTN_gfx10	= 28543,
    S_BUFFER_ATOMIC_DEC_X2_SGPR_IMM_RTN_gfx9	= 28544,
    S_BUFFER_ATOMIC_DEC_X2_SGPR_IMM_gfx10	= 28545,
    S_BUFFER_ATOMIC_DEC_X2_SGPR_IMM_gfx9	= 28546,
    S_BUFFER_ATOMIC_DEC_X2_SGPR_RTN_alt_gfx9	= 28547,
    S_BUFFER_ATOMIC_DEC_X2_SGPR_RTN_gfx10	= 28548,
    S_BUFFER_ATOMIC_DEC_X2_SGPR_RTN_vi	= 28549,
    S_BUFFER_ATOMIC_DEC_X2_SGPR_alt_gfx9	= 28550,
    S_BUFFER_ATOMIC_DEC_X2_SGPR_gfx10	= 28551,
    S_BUFFER_ATOMIC_DEC_X2_SGPR_vi	= 28552,
    S_BUFFER_ATOMIC_INC_IMM_RTN_gfx10	= 28553,
    S_BUFFER_ATOMIC_INC_IMM_RTN_vi	= 28554,
    S_BUFFER_ATOMIC_INC_IMM_gfx10	= 28555,
    S_BUFFER_ATOMIC_INC_IMM_vi	= 28556,
    S_BUFFER_ATOMIC_INC_SGPR_IMM_RTN_gfx10	= 28557,
    S_BUFFER_ATOMIC_INC_SGPR_IMM_RTN_gfx9	= 28558,
    S_BUFFER_ATOMIC_INC_SGPR_IMM_gfx10	= 28559,
    S_BUFFER_ATOMIC_INC_SGPR_IMM_gfx9	= 28560,
    S_BUFFER_ATOMIC_INC_SGPR_RTN_alt_gfx9	= 28561,
    S_BUFFER_ATOMIC_INC_SGPR_RTN_gfx10	= 28562,
    S_BUFFER_ATOMIC_INC_SGPR_RTN_vi	= 28563,
    S_BUFFER_ATOMIC_INC_SGPR_alt_gfx9	= 28564,
    S_BUFFER_ATOMIC_INC_SGPR_gfx10	= 28565,
    S_BUFFER_ATOMIC_INC_SGPR_vi	= 28566,
    S_BUFFER_ATOMIC_INC_X2_IMM_RTN_gfx10	= 28567,
    S_BUFFER_ATOMIC_INC_X2_IMM_RTN_vi	= 28568,
    S_BUFFER_ATOMIC_INC_X2_IMM_gfx10	= 28569,
    S_BUFFER_ATOMIC_INC_X2_IMM_vi	= 28570,
    S_BUFFER_ATOMIC_INC_X2_SGPR_IMM_RTN_gfx10	= 28571,
    S_BUFFER_ATOMIC_INC_X2_SGPR_IMM_RTN_gfx9	= 28572,
    S_BUFFER_ATOMIC_INC_X2_SGPR_IMM_gfx10	= 28573,
    S_BUFFER_ATOMIC_INC_X2_SGPR_IMM_gfx9	= 28574,
    S_BUFFER_ATOMIC_INC_X2_SGPR_RTN_alt_gfx9	= 28575,
    S_BUFFER_ATOMIC_INC_X2_SGPR_RTN_gfx10	= 28576,
    S_BUFFER_ATOMIC_INC_X2_SGPR_RTN_vi	= 28577,
    S_BUFFER_ATOMIC_INC_X2_SGPR_alt_gfx9	= 28578,
    S_BUFFER_ATOMIC_INC_X2_SGPR_gfx10	= 28579,
    S_BUFFER_ATOMIC_INC_X2_SGPR_vi	= 28580,
    S_BUFFER_ATOMIC_OR_IMM_RTN_gfx10	= 28581,
    S_BUFFER_ATOMIC_OR_IMM_RTN_vi	= 28582,
    S_BUFFER_ATOMIC_OR_IMM_gfx10	= 28583,
    S_BUFFER_ATOMIC_OR_IMM_vi	= 28584,
    S_BUFFER_ATOMIC_OR_SGPR_IMM_RTN_gfx10	= 28585,
    S_BUFFER_ATOMIC_OR_SGPR_IMM_RTN_gfx9	= 28586,
    S_BUFFER_ATOMIC_OR_SGPR_IMM_gfx10	= 28587,
    S_BUFFER_ATOMIC_OR_SGPR_IMM_gfx9	= 28588,
    S_BUFFER_ATOMIC_OR_SGPR_RTN_alt_gfx9	= 28589,
    S_BUFFER_ATOMIC_OR_SGPR_RTN_gfx10	= 28590,
    S_BUFFER_ATOMIC_OR_SGPR_RTN_vi	= 28591,
    S_BUFFER_ATOMIC_OR_SGPR_alt_gfx9	= 28592,
    S_BUFFER_ATOMIC_OR_SGPR_gfx10	= 28593,
    S_BUFFER_ATOMIC_OR_SGPR_vi	= 28594,
    S_BUFFER_ATOMIC_OR_X2_IMM_RTN_gfx10	= 28595,
    S_BUFFER_ATOMIC_OR_X2_IMM_RTN_vi	= 28596,
    S_BUFFER_ATOMIC_OR_X2_IMM_gfx10	= 28597,
    S_BUFFER_ATOMIC_OR_X2_IMM_vi	= 28598,
    S_BUFFER_ATOMIC_OR_X2_SGPR_IMM_RTN_gfx10	= 28599,
    S_BUFFER_ATOMIC_OR_X2_SGPR_IMM_RTN_gfx9	= 28600,
    S_BUFFER_ATOMIC_OR_X2_SGPR_IMM_gfx10	= 28601,
    S_BUFFER_ATOMIC_OR_X2_SGPR_IMM_gfx9	= 28602,
    S_BUFFER_ATOMIC_OR_X2_SGPR_RTN_alt_gfx9	= 28603,
    S_BUFFER_ATOMIC_OR_X2_SGPR_RTN_gfx10	= 28604,
    S_BUFFER_ATOMIC_OR_X2_SGPR_RTN_vi	= 28605,
    S_BUFFER_ATOMIC_OR_X2_SGPR_alt_gfx9	= 28606,
    S_BUFFER_ATOMIC_OR_X2_SGPR_gfx10	= 28607,
    S_BUFFER_ATOMIC_OR_X2_SGPR_vi	= 28608,
    S_BUFFER_ATOMIC_SMAX_IMM_RTN_gfx10	= 28609,
    S_BUFFER_ATOMIC_SMAX_IMM_RTN_vi	= 28610,
    S_BUFFER_ATOMIC_SMAX_IMM_gfx10	= 28611,
    S_BUFFER_ATOMIC_SMAX_IMM_vi	= 28612,
    S_BUFFER_ATOMIC_SMAX_SGPR_IMM_RTN_gfx10	= 28613,
    S_BUFFER_ATOMIC_SMAX_SGPR_IMM_RTN_gfx9	= 28614,
    S_BUFFER_ATOMIC_SMAX_SGPR_IMM_gfx10	= 28615,
    S_BUFFER_ATOMIC_SMAX_SGPR_IMM_gfx9	= 28616,
    S_BUFFER_ATOMIC_SMAX_SGPR_RTN_alt_gfx9	= 28617,
    S_BUFFER_ATOMIC_SMAX_SGPR_RTN_gfx10	= 28618,
    S_BUFFER_ATOMIC_SMAX_SGPR_RTN_vi	= 28619,
    S_BUFFER_ATOMIC_SMAX_SGPR_alt_gfx9	= 28620,
    S_BUFFER_ATOMIC_SMAX_SGPR_gfx10	= 28621,
    S_BUFFER_ATOMIC_SMAX_SGPR_vi	= 28622,
    S_BUFFER_ATOMIC_SMAX_X2_IMM_RTN_gfx10	= 28623,
    S_BUFFER_ATOMIC_SMAX_X2_IMM_RTN_vi	= 28624,
    S_BUFFER_ATOMIC_SMAX_X2_IMM_gfx10	= 28625,
    S_BUFFER_ATOMIC_SMAX_X2_IMM_vi	= 28626,
    S_BUFFER_ATOMIC_SMAX_X2_SGPR_IMM_RTN_gfx10	= 28627,
    S_BUFFER_ATOMIC_SMAX_X2_SGPR_IMM_RTN_gfx9	= 28628,
    S_BUFFER_ATOMIC_SMAX_X2_SGPR_IMM_gfx10	= 28629,
    S_BUFFER_ATOMIC_SMAX_X2_SGPR_IMM_gfx9	= 28630,
    S_BUFFER_ATOMIC_SMAX_X2_SGPR_RTN_alt_gfx9	= 28631,
    S_BUFFER_ATOMIC_SMAX_X2_SGPR_RTN_gfx10	= 28632,
    S_BUFFER_ATOMIC_SMAX_X2_SGPR_RTN_vi	= 28633,
    S_BUFFER_ATOMIC_SMAX_X2_SGPR_alt_gfx9	= 28634,
    S_BUFFER_ATOMIC_SMAX_X2_SGPR_gfx10	= 28635,
    S_BUFFER_ATOMIC_SMAX_X2_SGPR_vi	= 28636,
    S_BUFFER_ATOMIC_SMIN_IMM_RTN_gfx10	= 28637,
    S_BUFFER_ATOMIC_SMIN_IMM_RTN_vi	= 28638,
    S_BUFFER_ATOMIC_SMIN_IMM_gfx10	= 28639,
    S_BUFFER_ATOMIC_SMIN_IMM_vi	= 28640,
    S_BUFFER_ATOMIC_SMIN_SGPR_IMM_RTN_gfx10	= 28641,
    S_BUFFER_ATOMIC_SMIN_SGPR_IMM_RTN_gfx9	= 28642,
    S_BUFFER_ATOMIC_SMIN_SGPR_IMM_gfx10	= 28643,
    S_BUFFER_ATOMIC_SMIN_SGPR_IMM_gfx9	= 28644,
    S_BUFFER_ATOMIC_SMIN_SGPR_RTN_alt_gfx9	= 28645,
    S_BUFFER_ATOMIC_SMIN_SGPR_RTN_gfx10	= 28646,
    S_BUFFER_ATOMIC_SMIN_SGPR_RTN_vi	= 28647,
    S_BUFFER_ATOMIC_SMIN_SGPR_alt_gfx9	= 28648,
    S_BUFFER_ATOMIC_SMIN_SGPR_gfx10	= 28649,
    S_BUFFER_ATOMIC_SMIN_SGPR_vi	= 28650,
    S_BUFFER_ATOMIC_SMIN_X2_IMM_RTN_gfx10	= 28651,
    S_BUFFER_ATOMIC_SMIN_X2_IMM_RTN_vi	= 28652,
    S_BUFFER_ATOMIC_SMIN_X2_IMM_gfx10	= 28653,
    S_BUFFER_ATOMIC_SMIN_X2_IMM_vi	= 28654,
    S_BUFFER_ATOMIC_SMIN_X2_SGPR_IMM_RTN_gfx10	= 28655,
    S_BUFFER_ATOMIC_SMIN_X2_SGPR_IMM_RTN_gfx9	= 28656,
    S_BUFFER_ATOMIC_SMIN_X2_SGPR_IMM_gfx10	= 28657,
    S_BUFFER_ATOMIC_SMIN_X2_SGPR_IMM_gfx9	= 28658,
    S_BUFFER_ATOMIC_SMIN_X2_SGPR_RTN_alt_gfx9	= 28659,
    S_BUFFER_ATOMIC_SMIN_X2_SGPR_RTN_gfx10	= 28660,
    S_BUFFER_ATOMIC_SMIN_X2_SGPR_RTN_vi	= 28661,
    S_BUFFER_ATOMIC_SMIN_X2_SGPR_alt_gfx9	= 28662,
    S_BUFFER_ATOMIC_SMIN_X2_SGPR_gfx10	= 28663,
    S_BUFFER_ATOMIC_SMIN_X2_SGPR_vi	= 28664,
    S_BUFFER_ATOMIC_SUB_IMM_RTN_gfx10	= 28665,
    S_BUFFER_ATOMIC_SUB_IMM_RTN_vi	= 28666,
    S_BUFFER_ATOMIC_SUB_IMM_gfx10	= 28667,
    S_BUFFER_ATOMIC_SUB_IMM_vi	= 28668,
    S_BUFFER_ATOMIC_SUB_SGPR_IMM_RTN_gfx10	= 28669,
    S_BUFFER_ATOMIC_SUB_SGPR_IMM_RTN_gfx9	= 28670,
    S_BUFFER_ATOMIC_SUB_SGPR_IMM_gfx10	= 28671,
    S_BUFFER_ATOMIC_SUB_SGPR_IMM_gfx9	= 28672,
    S_BUFFER_ATOMIC_SUB_SGPR_RTN_alt_gfx9	= 28673,
    S_BUFFER_ATOMIC_SUB_SGPR_RTN_gfx10	= 28674,
    S_BUFFER_ATOMIC_SUB_SGPR_RTN_vi	= 28675,
    S_BUFFER_ATOMIC_SUB_SGPR_alt_gfx9	= 28676,
    S_BUFFER_ATOMIC_SUB_SGPR_gfx10	= 28677,
    S_BUFFER_ATOMIC_SUB_SGPR_vi	= 28678,
    S_BUFFER_ATOMIC_SUB_X2_IMM_RTN_gfx10	= 28679,
    S_BUFFER_ATOMIC_SUB_X2_IMM_RTN_vi	= 28680,
    S_BUFFER_ATOMIC_SUB_X2_IMM_gfx10	= 28681,
    S_BUFFER_ATOMIC_SUB_X2_IMM_vi	= 28682,
    S_BUFFER_ATOMIC_SUB_X2_SGPR_IMM_RTN_gfx10	= 28683,
    S_BUFFER_ATOMIC_SUB_X2_SGPR_IMM_RTN_gfx9	= 28684,
    S_BUFFER_ATOMIC_SUB_X2_SGPR_IMM_gfx10	= 28685,
    S_BUFFER_ATOMIC_SUB_X2_SGPR_IMM_gfx9	= 28686,
    S_BUFFER_ATOMIC_SUB_X2_SGPR_RTN_alt_gfx9	= 28687,
    S_BUFFER_ATOMIC_SUB_X2_SGPR_RTN_gfx10	= 28688,
    S_BUFFER_ATOMIC_SUB_X2_SGPR_RTN_vi	= 28689,
    S_BUFFER_ATOMIC_SUB_X2_SGPR_alt_gfx9	= 28690,
    S_BUFFER_ATOMIC_SUB_X2_SGPR_gfx10	= 28691,
    S_BUFFER_ATOMIC_SUB_X2_SGPR_vi	= 28692,
    S_BUFFER_ATOMIC_SWAP_IMM_RTN_gfx10	= 28693,
    S_BUFFER_ATOMIC_SWAP_IMM_RTN_vi	= 28694,
    S_BUFFER_ATOMIC_SWAP_IMM_gfx10	= 28695,
    S_BUFFER_ATOMIC_SWAP_IMM_vi	= 28696,
    S_BUFFER_ATOMIC_SWAP_SGPR_IMM_RTN_gfx10	= 28697,
    S_BUFFER_ATOMIC_SWAP_SGPR_IMM_RTN_gfx9	= 28698,
    S_BUFFER_ATOMIC_SWAP_SGPR_IMM_gfx10	= 28699,
    S_BUFFER_ATOMIC_SWAP_SGPR_IMM_gfx9	= 28700,
    S_BUFFER_ATOMIC_SWAP_SGPR_RTN_alt_gfx9	= 28701,
    S_BUFFER_ATOMIC_SWAP_SGPR_RTN_gfx10	= 28702,
    S_BUFFER_ATOMIC_SWAP_SGPR_RTN_vi	= 28703,
    S_BUFFER_ATOMIC_SWAP_SGPR_alt_gfx9	= 28704,
    S_BUFFER_ATOMIC_SWAP_SGPR_gfx10	= 28705,
    S_BUFFER_ATOMIC_SWAP_SGPR_vi	= 28706,
    S_BUFFER_ATOMIC_SWAP_X2_IMM_RTN_gfx10	= 28707,
    S_BUFFER_ATOMIC_SWAP_X2_IMM_RTN_vi	= 28708,
    S_BUFFER_ATOMIC_SWAP_X2_IMM_gfx10	= 28709,
    S_BUFFER_ATOMIC_SWAP_X2_IMM_vi	= 28710,
    S_BUFFER_ATOMIC_SWAP_X2_SGPR_IMM_RTN_gfx10	= 28711,
    S_BUFFER_ATOMIC_SWAP_X2_SGPR_IMM_RTN_gfx9	= 28712,
    S_BUFFER_ATOMIC_SWAP_X2_SGPR_IMM_gfx10	= 28713,
    S_BUFFER_ATOMIC_SWAP_X2_SGPR_IMM_gfx9	= 28714,
    S_BUFFER_ATOMIC_SWAP_X2_SGPR_RTN_alt_gfx9	= 28715,
    S_BUFFER_ATOMIC_SWAP_X2_SGPR_RTN_gfx10	= 28716,
    S_BUFFER_ATOMIC_SWAP_X2_SGPR_RTN_vi	= 28717,
    S_BUFFER_ATOMIC_SWAP_X2_SGPR_alt_gfx9	= 28718,
    S_BUFFER_ATOMIC_SWAP_X2_SGPR_gfx10	= 28719,
    S_BUFFER_ATOMIC_SWAP_X2_SGPR_vi	= 28720,
    S_BUFFER_ATOMIC_UMAX_IMM_RTN_gfx10	= 28721,
    S_BUFFER_ATOMIC_UMAX_IMM_RTN_vi	= 28722,
    S_BUFFER_ATOMIC_UMAX_IMM_gfx10	= 28723,
    S_BUFFER_ATOMIC_UMAX_IMM_vi	= 28724,
    S_BUFFER_ATOMIC_UMAX_SGPR_IMM_RTN_gfx10	= 28725,
    S_BUFFER_ATOMIC_UMAX_SGPR_IMM_RTN_gfx9	= 28726,
    S_BUFFER_ATOMIC_UMAX_SGPR_IMM_gfx10	= 28727,
    S_BUFFER_ATOMIC_UMAX_SGPR_IMM_gfx9	= 28728,
    S_BUFFER_ATOMIC_UMAX_SGPR_RTN_alt_gfx9	= 28729,
    S_BUFFER_ATOMIC_UMAX_SGPR_RTN_gfx10	= 28730,
    S_BUFFER_ATOMIC_UMAX_SGPR_RTN_vi	= 28731,
    S_BUFFER_ATOMIC_UMAX_SGPR_alt_gfx9	= 28732,
    S_BUFFER_ATOMIC_UMAX_SGPR_gfx10	= 28733,
    S_BUFFER_ATOMIC_UMAX_SGPR_vi	= 28734,
    S_BUFFER_ATOMIC_UMAX_X2_IMM_RTN_gfx10	= 28735,
    S_BUFFER_ATOMIC_UMAX_X2_IMM_RTN_vi	= 28736,
    S_BUFFER_ATOMIC_UMAX_X2_IMM_gfx10	= 28737,
    S_BUFFER_ATOMIC_UMAX_X2_IMM_vi	= 28738,
    S_BUFFER_ATOMIC_UMAX_X2_SGPR_IMM_RTN_gfx10	= 28739,
    S_BUFFER_ATOMIC_UMAX_X2_SGPR_IMM_RTN_gfx9	= 28740,
    S_BUFFER_ATOMIC_UMAX_X2_SGPR_IMM_gfx10	= 28741,
    S_BUFFER_ATOMIC_UMAX_X2_SGPR_IMM_gfx9	= 28742,
    S_BUFFER_ATOMIC_UMAX_X2_SGPR_RTN_alt_gfx9	= 28743,
    S_BUFFER_ATOMIC_UMAX_X2_SGPR_RTN_gfx10	= 28744,
    S_BUFFER_ATOMIC_UMAX_X2_SGPR_RTN_vi	= 28745,
    S_BUFFER_ATOMIC_UMAX_X2_SGPR_alt_gfx9	= 28746,
    S_BUFFER_ATOMIC_UMAX_X2_SGPR_gfx10	= 28747,
    S_BUFFER_ATOMIC_UMAX_X2_SGPR_vi	= 28748,
    S_BUFFER_ATOMIC_UMIN_IMM_RTN_gfx10	= 28749,
    S_BUFFER_ATOMIC_UMIN_IMM_RTN_vi	= 28750,
    S_BUFFER_ATOMIC_UMIN_IMM_gfx10	= 28751,
    S_BUFFER_ATOMIC_UMIN_IMM_vi	= 28752,
    S_BUFFER_ATOMIC_UMIN_SGPR_IMM_RTN_gfx10	= 28753,
    S_BUFFER_ATOMIC_UMIN_SGPR_IMM_RTN_gfx9	= 28754,
    S_BUFFER_ATOMIC_UMIN_SGPR_IMM_gfx10	= 28755,
    S_BUFFER_ATOMIC_UMIN_SGPR_IMM_gfx9	= 28756,
    S_BUFFER_ATOMIC_UMIN_SGPR_RTN_alt_gfx9	= 28757,
    S_BUFFER_ATOMIC_UMIN_SGPR_RTN_gfx10	= 28758,
    S_BUFFER_ATOMIC_UMIN_SGPR_RTN_vi	= 28759,
    S_BUFFER_ATOMIC_UMIN_SGPR_alt_gfx9	= 28760,
    S_BUFFER_ATOMIC_UMIN_SGPR_gfx10	= 28761,
    S_BUFFER_ATOMIC_UMIN_SGPR_vi	= 28762,
    S_BUFFER_ATOMIC_UMIN_X2_IMM_RTN_gfx10	= 28763,
    S_BUFFER_ATOMIC_UMIN_X2_IMM_RTN_vi	= 28764,
    S_BUFFER_ATOMIC_UMIN_X2_IMM_gfx10	= 28765,
    S_BUFFER_ATOMIC_UMIN_X2_IMM_vi	= 28766,
    S_BUFFER_ATOMIC_UMIN_X2_SGPR_IMM_RTN_gfx10	= 28767,
    S_BUFFER_ATOMIC_UMIN_X2_SGPR_IMM_RTN_gfx9	= 28768,
    S_BUFFER_ATOMIC_UMIN_X2_SGPR_IMM_gfx10	= 28769,
    S_BUFFER_ATOMIC_UMIN_X2_SGPR_IMM_gfx9	= 28770,
    S_BUFFER_ATOMIC_UMIN_X2_SGPR_RTN_alt_gfx9	= 28771,
    S_BUFFER_ATOMIC_UMIN_X2_SGPR_RTN_gfx10	= 28772,
    S_BUFFER_ATOMIC_UMIN_X2_SGPR_RTN_vi	= 28773,
    S_BUFFER_ATOMIC_UMIN_X2_SGPR_alt_gfx9	= 28774,
    S_BUFFER_ATOMIC_UMIN_X2_SGPR_gfx10	= 28775,
    S_BUFFER_ATOMIC_UMIN_X2_SGPR_vi	= 28776,
    S_BUFFER_ATOMIC_XOR_IMM_RTN_gfx10	= 28777,
    S_BUFFER_ATOMIC_XOR_IMM_RTN_vi	= 28778,
    S_BUFFER_ATOMIC_XOR_IMM_gfx10	= 28779,
    S_BUFFER_ATOMIC_XOR_IMM_vi	= 28780,
    S_BUFFER_ATOMIC_XOR_SGPR_IMM_RTN_gfx10	= 28781,
    S_BUFFER_ATOMIC_XOR_SGPR_IMM_RTN_gfx9	= 28782,
    S_BUFFER_ATOMIC_XOR_SGPR_IMM_gfx10	= 28783,
    S_BUFFER_ATOMIC_XOR_SGPR_IMM_gfx9	= 28784,
    S_BUFFER_ATOMIC_XOR_SGPR_RTN_alt_gfx9	= 28785,
    S_BUFFER_ATOMIC_XOR_SGPR_RTN_gfx10	= 28786,
    S_BUFFER_ATOMIC_XOR_SGPR_RTN_vi	= 28787,
    S_BUFFER_ATOMIC_XOR_SGPR_alt_gfx9	= 28788,
    S_BUFFER_ATOMIC_XOR_SGPR_gfx10	= 28789,
    S_BUFFER_ATOMIC_XOR_SGPR_vi	= 28790,
    S_BUFFER_ATOMIC_XOR_X2_IMM_RTN_gfx10	= 28791,
    S_BUFFER_ATOMIC_XOR_X2_IMM_RTN_vi	= 28792,
    S_BUFFER_ATOMIC_XOR_X2_IMM_gfx10	= 28793,
    S_BUFFER_ATOMIC_XOR_X2_IMM_vi	= 28794,
    S_BUFFER_ATOMIC_XOR_X2_SGPR_IMM_RTN_gfx10	= 28795,
    S_BUFFER_ATOMIC_XOR_X2_SGPR_IMM_RTN_gfx9	= 28796,
    S_BUFFER_ATOMIC_XOR_X2_SGPR_IMM_gfx10	= 28797,
    S_BUFFER_ATOMIC_XOR_X2_SGPR_IMM_gfx9	= 28798,
    S_BUFFER_ATOMIC_XOR_X2_SGPR_RTN_alt_gfx9	= 28799,
    S_BUFFER_ATOMIC_XOR_X2_SGPR_RTN_gfx10	= 28800,
    S_BUFFER_ATOMIC_XOR_X2_SGPR_RTN_vi	= 28801,
    S_BUFFER_ATOMIC_XOR_X2_SGPR_alt_gfx9	= 28802,
    S_BUFFER_ATOMIC_XOR_X2_SGPR_gfx10	= 28803,
    S_BUFFER_ATOMIC_XOR_X2_SGPR_vi	= 28804,
    S_BUFFER_LOAD_B128_IMM_gfx11	= 28805,
    S_BUFFER_LOAD_B128_IMM_gfx12	= 28806,
    S_BUFFER_LOAD_B128_SGPR_IMM_gfx11	= 28807,
    S_BUFFER_LOAD_B128_SGPR_IMM_gfx12	= 28808,
    S_BUFFER_LOAD_B128_SGPR_gfx11	= 28809,
    S_BUFFER_LOAD_B256_IMM_gfx11	= 28810,
    S_BUFFER_LOAD_B256_IMM_gfx12	= 28811,
    S_BUFFER_LOAD_B256_SGPR_IMM_gfx11	= 28812,
    S_BUFFER_LOAD_B256_SGPR_IMM_gfx12	= 28813,
    S_BUFFER_LOAD_B256_SGPR_gfx11	= 28814,
    S_BUFFER_LOAD_B32_IMM_gfx11	= 28815,
    S_BUFFER_LOAD_B32_IMM_gfx12	= 28816,
    S_BUFFER_LOAD_B32_SGPR_IMM_gfx11	= 28817,
    S_BUFFER_LOAD_B32_SGPR_IMM_gfx12	= 28818,
    S_BUFFER_LOAD_B32_SGPR_gfx11	= 28819,
    S_BUFFER_LOAD_B512_IMM_gfx11	= 28820,
    S_BUFFER_LOAD_B512_IMM_gfx12	= 28821,
    S_BUFFER_LOAD_B512_SGPR_IMM_gfx11	= 28822,
    S_BUFFER_LOAD_B512_SGPR_IMM_gfx12	= 28823,
    S_BUFFER_LOAD_B512_SGPR_gfx11	= 28824,
    S_BUFFER_LOAD_B64_IMM_gfx11	= 28825,
    S_BUFFER_LOAD_B64_IMM_gfx12	= 28826,
    S_BUFFER_LOAD_B64_SGPR_IMM_gfx11	= 28827,
    S_BUFFER_LOAD_B64_SGPR_IMM_gfx12	= 28828,
    S_BUFFER_LOAD_B64_SGPR_gfx11	= 28829,
    S_BUFFER_LOAD_B96_IMM_gfx12	= 28830,
    S_BUFFER_LOAD_B96_SGPR_IMM_gfx12	= 28831,
    S_BUFFER_LOAD_DWORDX16_IMM_ci	= 28832,
    S_BUFFER_LOAD_DWORDX16_IMM_gfx10	= 28833,
    S_BUFFER_LOAD_DWORDX16_IMM_si	= 28834,
    S_BUFFER_LOAD_DWORDX16_IMM_vi	= 28835,
    S_BUFFER_LOAD_DWORDX16_SGPR_IMM_gfx10	= 28836,
    S_BUFFER_LOAD_DWORDX16_SGPR_IMM_gfx9	= 28837,
    S_BUFFER_LOAD_DWORDX16_SGPR_alt_gfx9	= 28838,
    S_BUFFER_LOAD_DWORDX16_SGPR_gfx10	= 28839,
    S_BUFFER_LOAD_DWORDX16_SGPR_si	= 28840,
    S_BUFFER_LOAD_DWORDX16_SGPR_vi	= 28841,
    S_BUFFER_LOAD_DWORDX2_IMM_ci	= 28842,
    S_BUFFER_LOAD_DWORDX2_IMM_gfx10	= 28843,
    S_BUFFER_LOAD_DWORDX2_IMM_si	= 28844,
    S_BUFFER_LOAD_DWORDX2_IMM_vi	= 28845,
    S_BUFFER_LOAD_DWORDX2_SGPR_IMM_gfx10	= 28846,
    S_BUFFER_LOAD_DWORDX2_SGPR_IMM_gfx9	= 28847,
    S_BUFFER_LOAD_DWORDX2_SGPR_alt_gfx9	= 28848,
    S_BUFFER_LOAD_DWORDX2_SGPR_gfx10	= 28849,
    S_BUFFER_LOAD_DWORDX2_SGPR_si	= 28850,
    S_BUFFER_LOAD_DWORDX2_SGPR_vi	= 28851,
    S_BUFFER_LOAD_DWORDX4_IMM_ci	= 28852,
    S_BUFFER_LOAD_DWORDX4_IMM_gfx10	= 28853,
    S_BUFFER_LOAD_DWORDX4_IMM_si	= 28854,
    S_BUFFER_LOAD_DWORDX4_IMM_vi	= 28855,
    S_BUFFER_LOAD_DWORDX4_SGPR_IMM_gfx10	= 28856,
    S_BUFFER_LOAD_DWORDX4_SGPR_IMM_gfx9	= 28857,
    S_BUFFER_LOAD_DWORDX4_SGPR_alt_gfx9	= 28858,
    S_BUFFER_LOAD_DWORDX4_SGPR_gfx10	= 28859,
    S_BUFFER_LOAD_DWORDX4_SGPR_si	= 28860,
    S_BUFFER_LOAD_DWORDX4_SGPR_vi	= 28861,
    S_BUFFER_LOAD_DWORDX8_IMM_ci	= 28862,
    S_BUFFER_LOAD_DWORDX8_IMM_gfx10	= 28863,
    S_BUFFER_LOAD_DWORDX8_IMM_si	= 28864,
    S_BUFFER_LOAD_DWORDX8_IMM_vi	= 28865,
    S_BUFFER_LOAD_DWORDX8_SGPR_IMM_gfx10	= 28866,
    S_BUFFER_LOAD_DWORDX8_SGPR_IMM_gfx9	= 28867,
    S_BUFFER_LOAD_DWORDX8_SGPR_alt_gfx9	= 28868,
    S_BUFFER_LOAD_DWORDX8_SGPR_gfx10	= 28869,
    S_BUFFER_LOAD_DWORDX8_SGPR_si	= 28870,
    S_BUFFER_LOAD_DWORDX8_SGPR_vi	= 28871,
    S_BUFFER_LOAD_DWORD_IMM_ci	= 28872,
    S_BUFFER_LOAD_DWORD_IMM_gfx10	= 28873,
    S_BUFFER_LOAD_DWORD_IMM_si	= 28874,
    S_BUFFER_LOAD_DWORD_IMM_vi	= 28875,
    S_BUFFER_LOAD_DWORD_SGPR_IMM_gfx10	= 28876,
    S_BUFFER_LOAD_DWORD_SGPR_IMM_gfx9	= 28877,
    S_BUFFER_LOAD_DWORD_SGPR_alt_gfx9	= 28878,
    S_BUFFER_LOAD_DWORD_SGPR_gfx10	= 28879,
    S_BUFFER_LOAD_DWORD_SGPR_si	= 28880,
    S_BUFFER_LOAD_DWORD_SGPR_vi	= 28881,
    S_BUFFER_LOAD_I16_IMM_gfx12	= 28882,
    S_BUFFER_LOAD_I16_SGPR_IMM_gfx12	= 28883,
    S_BUFFER_LOAD_I8_IMM_gfx12	= 28884,
    S_BUFFER_LOAD_I8_SGPR_IMM_gfx12	= 28885,
    S_BUFFER_LOAD_U16_IMM_gfx12	= 28886,
    S_BUFFER_LOAD_U16_SGPR_IMM_gfx12	= 28887,
    S_BUFFER_LOAD_U8_IMM_gfx12	= 28888,
    S_BUFFER_LOAD_U8_SGPR_IMM_gfx12	= 28889,
    S_BUFFER_PREFETCH_DATA_gfx12	= 28890,
    S_BUFFER_STORE_DWORDX2_IMM_gfx10	= 28891,
    S_BUFFER_STORE_DWORDX2_IMM_vi	= 28892,
    S_BUFFER_STORE_DWORDX2_SGPR_IMM_gfx10	= 28893,
    S_BUFFER_STORE_DWORDX2_SGPR_IMM_gfx9	= 28894,
    S_BUFFER_STORE_DWORDX2_SGPR_alt_gfx9	= 28895,
    S_BUFFER_STORE_DWORDX2_SGPR_gfx10	= 28896,
    S_BUFFER_STORE_DWORDX2_SGPR_vi	= 28897,
    S_BUFFER_STORE_DWORDX4_IMM_gfx10	= 28898,
    S_BUFFER_STORE_DWORDX4_IMM_vi	= 28899,
    S_BUFFER_STORE_DWORDX4_SGPR_IMM_gfx10	= 28900,
    S_BUFFER_STORE_DWORDX4_SGPR_IMM_gfx9	= 28901,
    S_BUFFER_STORE_DWORDX4_SGPR_alt_gfx9	= 28902,
    S_BUFFER_STORE_DWORDX4_SGPR_gfx10	= 28903,
    S_BUFFER_STORE_DWORDX4_SGPR_vi	= 28904,
    S_BUFFER_STORE_DWORD_IMM_gfx10	= 28905,
    S_BUFFER_STORE_DWORD_IMM_vi	= 28906,
    S_BUFFER_STORE_DWORD_SGPR_IMM_gfx10	= 28907,
    S_BUFFER_STORE_DWORD_SGPR_IMM_gfx9	= 28908,
    S_BUFFER_STORE_DWORD_SGPR_alt_gfx9	= 28909,
    S_BUFFER_STORE_DWORD_SGPR_gfx10	= 28910,
    S_BUFFER_STORE_DWORD_SGPR_vi	= 28911,
    S_CALL_B64_gfx10	= 28912,
    S_CALL_B64_gfx11	= 28913,
    S_CALL_B64_gfx12	= 28914,
    S_CALL_B64_vi	= 28915,
    S_CBRANCH_CDBGSYS_AND_USER_gfx10	= 28916,
    S_CBRANCH_CDBGSYS_AND_USER_gfx11	= 28917,
    S_CBRANCH_CDBGSYS_AND_USER_gfx6_gfx7	= 28918,
    S_CBRANCH_CDBGSYS_AND_USER_pad_s_nop_gfx10	= 28919,
    S_CBRANCH_CDBGSYS_AND_USER_pad_s_nop_gfx11	= 28920,
    S_CBRANCH_CDBGSYS_AND_USER_pad_s_nop_gfx6_gfx7	= 28921,
    S_CBRANCH_CDBGSYS_AND_USER_pad_s_nop_vi	= 28922,
    S_CBRANCH_CDBGSYS_AND_USER_vi	= 28923,
    S_CBRANCH_CDBGSYS_OR_USER_gfx10	= 28924,
    S_CBRANCH_CDBGSYS_OR_USER_gfx11	= 28925,
    S_CBRANCH_CDBGSYS_OR_USER_gfx6_gfx7	= 28926,
    S_CBRANCH_CDBGSYS_OR_USER_pad_s_nop_gfx10	= 28927,
    S_CBRANCH_CDBGSYS_OR_USER_pad_s_nop_gfx11	= 28928,
    S_CBRANCH_CDBGSYS_OR_USER_pad_s_nop_gfx6_gfx7	= 28929,
    S_CBRANCH_CDBGSYS_OR_USER_pad_s_nop_vi	= 28930,
    S_CBRANCH_CDBGSYS_OR_USER_vi	= 28931,
    S_CBRANCH_CDBGSYS_gfx10	= 28932,
    S_CBRANCH_CDBGSYS_gfx11	= 28933,
    S_CBRANCH_CDBGSYS_gfx6_gfx7	= 28934,
    S_CBRANCH_CDBGSYS_pad_s_nop_gfx10	= 28935,
    S_CBRANCH_CDBGSYS_pad_s_nop_gfx11	= 28936,
    S_CBRANCH_CDBGSYS_pad_s_nop_gfx6_gfx7	= 28937,
    S_CBRANCH_CDBGSYS_pad_s_nop_vi	= 28938,
    S_CBRANCH_CDBGSYS_vi	= 28939,
    S_CBRANCH_CDBGUSER_gfx10	= 28940,
    S_CBRANCH_CDBGUSER_gfx11	= 28941,
    S_CBRANCH_CDBGUSER_gfx6_gfx7	= 28942,
    S_CBRANCH_CDBGUSER_pad_s_nop_gfx10	= 28943,
    S_CBRANCH_CDBGUSER_pad_s_nop_gfx11	= 28944,
    S_CBRANCH_CDBGUSER_pad_s_nop_gfx6_gfx7	= 28945,
    S_CBRANCH_CDBGUSER_pad_s_nop_vi	= 28946,
    S_CBRANCH_CDBGUSER_vi	= 28947,
    S_CBRANCH_EXECNZ_gfx10	= 28948,
    S_CBRANCH_EXECNZ_gfx11	= 28949,
    S_CBRANCH_EXECNZ_gfx12	= 28950,
    S_CBRANCH_EXECNZ_gfx6_gfx7	= 28951,
    S_CBRANCH_EXECNZ_pad_s_nop_gfx10	= 28952,
    S_CBRANCH_EXECNZ_pad_s_nop_gfx11	= 28953,
    S_CBRANCH_EXECNZ_pad_s_nop_gfx12	= 28954,
    S_CBRANCH_EXECNZ_pad_s_nop_gfx6_gfx7	= 28955,
    S_CBRANCH_EXECNZ_pad_s_nop_vi	= 28956,
    S_CBRANCH_EXECNZ_vi	= 28957,
    S_CBRANCH_EXECZ_gfx10	= 28958,
    S_CBRANCH_EXECZ_gfx11	= 28959,
    S_CBRANCH_EXECZ_gfx12	= 28960,
    S_CBRANCH_EXECZ_gfx6_gfx7	= 28961,
    S_CBRANCH_EXECZ_pad_s_nop_gfx10	= 28962,
    S_CBRANCH_EXECZ_pad_s_nop_gfx11	= 28963,
    S_CBRANCH_EXECZ_pad_s_nop_gfx12	= 28964,
    S_CBRANCH_EXECZ_pad_s_nop_gfx6_gfx7	= 28965,
    S_CBRANCH_EXECZ_pad_s_nop_vi	= 28966,
    S_CBRANCH_EXECZ_vi	= 28967,
    S_CBRANCH_G_FORK_gfx6_gfx7	= 28968,
    S_CBRANCH_G_FORK_vi	= 28969,
    S_CBRANCH_I_FORK_gfx6_gfx7	= 28970,
    S_CBRANCH_I_FORK_vi	= 28971,
    S_CBRANCH_JOIN_gfx6_gfx7	= 28972,
    S_CBRANCH_JOIN_vi	= 28973,
    S_CBRANCH_SCC0_gfx10	= 28974,
    S_CBRANCH_SCC0_gfx11	= 28975,
    S_CBRANCH_SCC0_gfx12	= 28976,
    S_CBRANCH_SCC0_gfx6_gfx7	= 28977,
    S_CBRANCH_SCC0_pad_s_nop_gfx10	= 28978,
    S_CBRANCH_SCC0_pad_s_nop_gfx11	= 28979,
    S_CBRANCH_SCC0_pad_s_nop_gfx12	= 28980,
    S_CBRANCH_SCC0_pad_s_nop_gfx6_gfx7	= 28981,
    S_CBRANCH_SCC0_pad_s_nop_vi	= 28982,
    S_CBRANCH_SCC0_vi	= 28983,
    S_CBRANCH_SCC1_gfx10	= 28984,
    S_CBRANCH_SCC1_gfx11	= 28985,
    S_CBRANCH_SCC1_gfx12	= 28986,
    S_CBRANCH_SCC1_gfx6_gfx7	= 28987,
    S_CBRANCH_SCC1_pad_s_nop_gfx10	= 28988,
    S_CBRANCH_SCC1_pad_s_nop_gfx11	= 28989,
    S_CBRANCH_SCC1_pad_s_nop_gfx12	= 28990,
    S_CBRANCH_SCC1_pad_s_nop_gfx6_gfx7	= 28991,
    S_CBRANCH_SCC1_pad_s_nop_vi	= 28992,
    S_CBRANCH_SCC1_vi	= 28993,
    S_CBRANCH_VCCNZ_gfx10	= 28994,
    S_CBRANCH_VCCNZ_gfx11	= 28995,
    S_CBRANCH_VCCNZ_gfx12	= 28996,
    S_CBRANCH_VCCNZ_gfx6_gfx7	= 28997,
    S_CBRANCH_VCCNZ_pad_s_nop_gfx10	= 28998,
    S_CBRANCH_VCCNZ_pad_s_nop_gfx11	= 28999,
    S_CBRANCH_VCCNZ_pad_s_nop_gfx12	= 29000,
    S_CBRANCH_VCCNZ_pad_s_nop_gfx6_gfx7	= 29001,
    S_CBRANCH_VCCNZ_pad_s_nop_vi	= 29002,
    S_CBRANCH_VCCNZ_vi	= 29003,
    S_CBRANCH_VCCZ_gfx10	= 29004,
    S_CBRANCH_VCCZ_gfx11	= 29005,
    S_CBRANCH_VCCZ_gfx12	= 29006,
    S_CBRANCH_VCCZ_gfx6_gfx7	= 29007,
    S_CBRANCH_VCCZ_pad_s_nop_gfx10	= 29008,
    S_CBRANCH_VCCZ_pad_s_nop_gfx11	= 29009,
    S_CBRANCH_VCCZ_pad_s_nop_gfx12	= 29010,
    S_CBRANCH_VCCZ_pad_s_nop_gfx6_gfx7	= 29011,
    S_CBRANCH_VCCZ_pad_s_nop_vi	= 29012,
    S_CBRANCH_VCCZ_vi	= 29013,
    S_CEIL_F16_gfx11	= 29014,
    S_CEIL_F16_gfx12	= 29015,
    S_CEIL_F32_gfx11	= 29016,
    S_CEIL_F32_gfx12	= 29017,
    S_CLAUSE_gfx10	= 29018,
    S_CLAUSE_gfx11	= 29019,
    S_CLAUSE_gfx12	= 29020,
    S_CMOVK_I32_gfx10	= 29021,
    S_CMOVK_I32_gfx11	= 29022,
    S_CMOVK_I32_gfx12	= 29023,
    S_CMOVK_I32_gfx6_gfx7	= 29024,
    S_CMOVK_I32_vi	= 29025,
    S_CMOV_B32_gfx10	= 29026,
    S_CMOV_B32_gfx11	= 29027,
    S_CMOV_B32_gfx12	= 29028,
    S_CMOV_B32_gfx6_gfx7	= 29029,
    S_CMOV_B32_vi	= 29030,
    S_CMOV_B64_gfx10	= 29031,
    S_CMOV_B64_gfx11	= 29032,
    S_CMOV_B64_gfx12	= 29033,
    S_CMOV_B64_gfx6_gfx7	= 29034,
    S_CMOV_B64_vi	= 29035,
    S_CMPK_EQ_I32_gfx10	= 29036,
    S_CMPK_EQ_I32_gfx11	= 29037,
    S_CMPK_EQ_I32_gfx6_gfx7	= 29038,
    S_CMPK_EQ_I32_vi	= 29039,
    S_CMPK_EQ_U32_gfx10	= 29040,
    S_CMPK_EQ_U32_gfx11	= 29041,
    S_CMPK_EQ_U32_gfx6_gfx7	= 29042,
    S_CMPK_EQ_U32_vi	= 29043,
    S_CMPK_GE_I32_gfx10	= 29044,
    S_CMPK_GE_I32_gfx11	= 29045,
    S_CMPK_GE_I32_gfx6_gfx7	= 29046,
    S_CMPK_GE_I32_vi	= 29047,
    S_CMPK_GE_U32_gfx10	= 29048,
    S_CMPK_GE_U32_gfx11	= 29049,
    S_CMPK_GE_U32_gfx6_gfx7	= 29050,
    S_CMPK_GE_U32_vi	= 29051,
    S_CMPK_GT_I32_gfx10	= 29052,
    S_CMPK_GT_I32_gfx11	= 29053,
    S_CMPK_GT_I32_gfx6_gfx7	= 29054,
    S_CMPK_GT_I32_vi	= 29055,
    S_CMPK_GT_U32_gfx10	= 29056,
    S_CMPK_GT_U32_gfx11	= 29057,
    S_CMPK_GT_U32_gfx6_gfx7	= 29058,
    S_CMPK_GT_U32_vi	= 29059,
    S_CMPK_LE_I32_gfx10	= 29060,
    S_CMPK_LE_I32_gfx11	= 29061,
    S_CMPK_LE_I32_gfx6_gfx7	= 29062,
    S_CMPK_LE_I32_vi	= 29063,
    S_CMPK_LE_U32_gfx10	= 29064,
    S_CMPK_LE_U32_gfx11	= 29065,
    S_CMPK_LE_U32_gfx6_gfx7	= 29066,
    S_CMPK_LE_U32_vi	= 29067,
    S_CMPK_LG_I32_gfx10	= 29068,
    S_CMPK_LG_I32_gfx11	= 29069,
    S_CMPK_LG_I32_gfx6_gfx7	= 29070,
    S_CMPK_LG_I32_vi	= 29071,
    S_CMPK_LG_U32_gfx10	= 29072,
    S_CMPK_LG_U32_gfx11	= 29073,
    S_CMPK_LG_U32_gfx6_gfx7	= 29074,
    S_CMPK_LG_U32_vi	= 29075,
    S_CMPK_LT_I32_gfx10	= 29076,
    S_CMPK_LT_I32_gfx11	= 29077,
    S_CMPK_LT_I32_gfx6_gfx7	= 29078,
    S_CMPK_LT_I32_vi	= 29079,
    S_CMPK_LT_U32_gfx10	= 29080,
    S_CMPK_LT_U32_gfx11	= 29081,
    S_CMPK_LT_U32_gfx6_gfx7	= 29082,
    S_CMPK_LT_U32_vi	= 29083,
    S_CMP_EQ_F16_gfx11	= 29084,
    S_CMP_EQ_F16_gfx12	= 29085,
    S_CMP_EQ_F32_gfx11	= 29086,
    S_CMP_EQ_F32_gfx12	= 29087,
    S_CMP_EQ_I32_gfx10	= 29088,
    S_CMP_EQ_I32_gfx11	= 29089,
    S_CMP_EQ_I32_gfx12	= 29090,
    S_CMP_EQ_I32_gfx6_gfx7	= 29091,
    S_CMP_EQ_I32_vi	= 29092,
    S_CMP_EQ_U32_gfx10	= 29093,
    S_CMP_EQ_U32_gfx11	= 29094,
    S_CMP_EQ_U32_gfx12	= 29095,
    S_CMP_EQ_U32_gfx6_gfx7	= 29096,
    S_CMP_EQ_U32_vi	= 29097,
    S_CMP_EQ_U64_gfx10	= 29098,
    S_CMP_EQ_U64_gfx11	= 29099,
    S_CMP_EQ_U64_gfx12	= 29100,
    S_CMP_EQ_U64_vi	= 29101,
    S_CMP_GE_F16_gfx11	= 29102,
    S_CMP_GE_F16_gfx12	= 29103,
    S_CMP_GE_F32_gfx11	= 29104,
    S_CMP_GE_F32_gfx12	= 29105,
    S_CMP_GE_I32_gfx10	= 29106,
    S_CMP_GE_I32_gfx11	= 29107,
    S_CMP_GE_I32_gfx12	= 29108,
    S_CMP_GE_I32_gfx6_gfx7	= 29109,
    S_CMP_GE_I32_vi	= 29110,
    S_CMP_GE_U32_gfx10	= 29111,
    S_CMP_GE_U32_gfx11	= 29112,
    S_CMP_GE_U32_gfx12	= 29113,
    S_CMP_GE_U32_gfx6_gfx7	= 29114,
    S_CMP_GE_U32_vi	= 29115,
    S_CMP_GT_F16_gfx11	= 29116,
    S_CMP_GT_F16_gfx12	= 29117,
    S_CMP_GT_F32_gfx11	= 29118,
    S_CMP_GT_F32_gfx12	= 29119,
    S_CMP_GT_I32_gfx10	= 29120,
    S_CMP_GT_I32_gfx11	= 29121,
    S_CMP_GT_I32_gfx12	= 29122,
    S_CMP_GT_I32_gfx6_gfx7	= 29123,
    S_CMP_GT_I32_vi	= 29124,
    S_CMP_GT_U32_gfx10	= 29125,
    S_CMP_GT_U32_gfx11	= 29126,
    S_CMP_GT_U32_gfx12	= 29127,
    S_CMP_GT_U32_gfx6_gfx7	= 29128,
    S_CMP_GT_U32_vi	= 29129,
    S_CMP_LE_F16_gfx11	= 29130,
    S_CMP_LE_F16_gfx12	= 29131,
    S_CMP_LE_F32_gfx11	= 29132,
    S_CMP_LE_F32_gfx12	= 29133,
    S_CMP_LE_I32_gfx10	= 29134,
    S_CMP_LE_I32_gfx11	= 29135,
    S_CMP_LE_I32_gfx12	= 29136,
    S_CMP_LE_I32_gfx6_gfx7	= 29137,
    S_CMP_LE_I32_vi	= 29138,
    S_CMP_LE_U32_gfx10	= 29139,
    S_CMP_LE_U32_gfx11	= 29140,
    S_CMP_LE_U32_gfx12	= 29141,
    S_CMP_LE_U32_gfx6_gfx7	= 29142,
    S_CMP_LE_U32_vi	= 29143,
    S_CMP_LG_F16_gfx11	= 29144,
    S_CMP_LG_F16_gfx12	= 29145,
    S_CMP_LG_F32_gfx11	= 29146,
    S_CMP_LG_F32_gfx12	= 29147,
    S_CMP_LG_I32_gfx10	= 29148,
    S_CMP_LG_I32_gfx11	= 29149,
    S_CMP_LG_I32_gfx12	= 29150,
    S_CMP_LG_I32_gfx6_gfx7	= 29151,
    S_CMP_LG_I32_vi	= 29152,
    S_CMP_LG_U32_gfx10	= 29153,
    S_CMP_LG_U32_gfx11	= 29154,
    S_CMP_LG_U32_gfx12	= 29155,
    S_CMP_LG_U32_gfx6_gfx7	= 29156,
    S_CMP_LG_U32_vi	= 29157,
    S_CMP_LG_U64_gfx10	= 29158,
    S_CMP_LG_U64_gfx11	= 29159,
    S_CMP_LG_U64_gfx12	= 29160,
    S_CMP_LG_U64_vi	= 29161,
    S_CMP_LT_F16_gfx11	= 29162,
    S_CMP_LT_F16_gfx12	= 29163,
    S_CMP_LT_F32_gfx11	= 29164,
    S_CMP_LT_F32_gfx12	= 29165,
    S_CMP_LT_I32_gfx10	= 29166,
    S_CMP_LT_I32_gfx11	= 29167,
    S_CMP_LT_I32_gfx12	= 29168,
    S_CMP_LT_I32_gfx6_gfx7	= 29169,
    S_CMP_LT_I32_vi	= 29170,
    S_CMP_LT_U32_gfx10	= 29171,
    S_CMP_LT_U32_gfx11	= 29172,
    S_CMP_LT_U32_gfx12	= 29173,
    S_CMP_LT_U32_gfx6_gfx7	= 29174,
    S_CMP_LT_U32_vi	= 29175,
    S_CMP_NEQ_F16_gfx11	= 29176,
    S_CMP_NEQ_F16_gfx12	= 29177,
    S_CMP_NEQ_F32_gfx11	= 29178,
    S_CMP_NEQ_F32_gfx12	= 29179,
    S_CMP_NGE_F16_gfx11	= 29180,
    S_CMP_NGE_F16_gfx12	= 29181,
    S_CMP_NGE_F32_gfx11	= 29182,
    S_CMP_NGE_F32_gfx12	= 29183,
    S_CMP_NGT_F16_gfx11	= 29184,
    S_CMP_NGT_F16_gfx12	= 29185,
    S_CMP_NGT_F32_gfx11	= 29186,
    S_CMP_NGT_F32_gfx12	= 29187,
    S_CMP_NLE_F16_gfx11	= 29188,
    S_CMP_NLE_F16_gfx12	= 29189,
    S_CMP_NLE_F32_gfx11	= 29190,
    S_CMP_NLE_F32_gfx12	= 29191,
    S_CMP_NLG_F16_gfx11	= 29192,
    S_CMP_NLG_F16_gfx12	= 29193,
    S_CMP_NLG_F32_gfx11	= 29194,
    S_CMP_NLG_F32_gfx12	= 29195,
    S_CMP_NLT_F16_gfx11	= 29196,
    S_CMP_NLT_F16_gfx12	= 29197,
    S_CMP_NLT_F32_gfx11	= 29198,
    S_CMP_NLT_F32_gfx12	= 29199,
    S_CMP_O_F16_gfx11	= 29200,
    S_CMP_O_F16_gfx12	= 29201,
    S_CMP_O_F32_gfx11	= 29202,
    S_CMP_O_F32_gfx12	= 29203,
    S_CMP_U_F16_gfx11	= 29204,
    S_CMP_U_F16_gfx12	= 29205,
    S_CMP_U_F32_gfx11	= 29206,
    S_CMP_U_F32_gfx12	= 29207,
    S_CODE_END_gfx10	= 29208,
    S_CODE_END_gfx11	= 29209,
    S_CODE_END_gfx12	= 29210,
    S_CSELECT_B32_gfx10	= 29211,
    S_CSELECT_B32_gfx11	= 29212,
    S_CSELECT_B32_gfx12	= 29213,
    S_CSELECT_B32_gfx6_gfx7	= 29214,
    S_CSELECT_B32_vi	= 29215,
    S_CSELECT_B64_gfx10	= 29216,
    S_CSELECT_B64_gfx11	= 29217,
    S_CSELECT_B64_gfx12	= 29218,
    S_CSELECT_B64_gfx6_gfx7	= 29219,
    S_CSELECT_B64_vi	= 29220,
    S_CVT_F16_F32_gfx11	= 29221,
    S_CVT_F16_F32_gfx12	= 29222,
    S_CVT_F32_F16_gfx11	= 29223,
    S_CVT_F32_F16_gfx12	= 29224,
    S_CVT_F32_I32_gfx11	= 29225,
    S_CVT_F32_I32_gfx12	= 29226,
    S_CVT_F32_U32_gfx11	= 29227,
    S_CVT_F32_U32_gfx12	= 29228,
    S_CVT_HI_F32_F16_gfx11	= 29229,
    S_CVT_HI_F32_F16_gfx12	= 29230,
    S_CVT_I32_F32_gfx11	= 29231,
    S_CVT_I32_F32_gfx12	= 29232,
    S_CVT_PK_RTZ_F16_F32_gfx11	= 29233,
    S_CVT_PK_RTZ_F16_F32_gfx12	= 29234,
    S_CVT_U32_F32_gfx11	= 29235,
    S_CVT_U32_F32_gfx12	= 29236,
    S_DCACHE_DISCARD_IMM_gfx10	= 29237,
    S_DCACHE_DISCARD_IMM_vi	= 29238,
    S_DCACHE_DISCARD_SGPR_IMM_gfx10	= 29239,
    S_DCACHE_DISCARD_SGPR_IMM_gfx9	= 29240,
    S_DCACHE_DISCARD_SGPR_alt_gfx9	= 29241,
    S_DCACHE_DISCARD_SGPR_gfx10	= 29242,
    S_DCACHE_DISCARD_SGPR_vi	= 29243,
    S_DCACHE_DISCARD_X2_IMM_gfx10	= 29244,
    S_DCACHE_DISCARD_X2_IMM_vi	= 29245,
    S_DCACHE_DISCARD_X2_SGPR_IMM_gfx10	= 29246,
    S_DCACHE_DISCARD_X2_SGPR_IMM_gfx9	= 29247,
    S_DCACHE_DISCARD_X2_SGPR_alt_gfx9	= 29248,
    S_DCACHE_DISCARD_X2_SGPR_gfx10	= 29249,
    S_DCACHE_DISCARD_X2_SGPR_vi	= 29250,
    S_DCACHE_INV_VOL_ci	= 29251,
    S_DCACHE_INV_VOL_vi	= 29252,
    S_DCACHE_INV_gfx10	= 29253,
    S_DCACHE_INV_gfx11	= 29254,
    S_DCACHE_INV_gfx12	= 29255,
    S_DCACHE_INV_si	= 29256,
    S_DCACHE_INV_vi	= 29257,
    S_DCACHE_WB_VOL_vi	= 29258,
    S_DCACHE_WB_gfx10	= 29259,
    S_DCACHE_WB_vi	= 29260,
    S_DECPERFLEVEL_gfx10	= 29261,
    S_DECPERFLEVEL_gfx11	= 29262,
    S_DECPERFLEVEL_gfx12	= 29263,
    S_DECPERFLEVEL_gfx6_gfx7	= 29264,
    S_DECPERFLEVEL_vi	= 29265,
    S_DELAY_ALU_gfx11	= 29266,
    S_DELAY_ALU_gfx12	= 29267,
    S_DENORM_MODE_gfx10	= 29268,
    S_DENORM_MODE_gfx11	= 29269,
    S_DENORM_MODE_gfx12	= 29270,
    S_ENDPGM_ORDERED_PS_DONE_gfx10	= 29271,
    S_ENDPGM_ORDERED_PS_DONE_vi	= 29272,
    S_ENDPGM_SAVED_gfx10	= 29273,
    S_ENDPGM_SAVED_gfx11	= 29274,
    S_ENDPGM_SAVED_gfx12	= 29275,
    S_ENDPGM_SAVED_gfx6_gfx7	= 29276,
    S_ENDPGM_SAVED_vi	= 29277,
    S_ENDPGM_gfx10	= 29278,
    S_ENDPGM_gfx11	= 29279,
    S_ENDPGM_gfx12	= 29280,
    S_ENDPGM_gfx6_gfx7	= 29281,
    S_ENDPGM_vi	= 29282,
    S_FF0_I32_B32_gfx10	= 29283,
    S_FF0_I32_B32_gfx6_gfx7	= 29284,
    S_FF0_I32_B32_vi	= 29285,
    S_FF0_I32_B64_gfx10	= 29286,
    S_FF0_I32_B64_gfx6_gfx7	= 29287,
    S_FF0_I32_B64_vi	= 29288,
    S_FF1_I32_B32_gfx10	= 29289,
    S_FF1_I32_B32_gfx11	= 29290,
    S_FF1_I32_B32_gfx12	= 29291,
    S_FF1_I32_B32_gfx6_gfx7	= 29292,
    S_FF1_I32_B32_vi	= 29293,
    S_FF1_I32_B64_gfx10	= 29294,
    S_FF1_I32_B64_gfx11	= 29295,
    S_FF1_I32_B64_gfx12	= 29296,
    S_FF1_I32_B64_gfx6_gfx7	= 29297,
    S_FF1_I32_B64_vi	= 29298,
    S_FLBIT_I32_B32_gfx10	= 29299,
    S_FLBIT_I32_B32_gfx11	= 29300,
    S_FLBIT_I32_B32_gfx12	= 29301,
    S_FLBIT_I32_B32_gfx6_gfx7	= 29302,
    S_FLBIT_I32_B32_vi	= 29303,
    S_FLBIT_I32_B64_gfx10	= 29304,
    S_FLBIT_I32_B64_gfx11	= 29305,
    S_FLBIT_I32_B64_gfx12	= 29306,
    S_FLBIT_I32_B64_gfx6_gfx7	= 29307,
    S_FLBIT_I32_B64_vi	= 29308,
    S_FLBIT_I32_I64_gfx10	= 29309,
    S_FLBIT_I32_I64_gfx11	= 29310,
    S_FLBIT_I32_I64_gfx12	= 29311,
    S_FLBIT_I32_I64_gfx6_gfx7	= 29312,
    S_FLBIT_I32_I64_vi	= 29313,
    S_FLBIT_I32_gfx10	= 29314,
    S_FLBIT_I32_gfx11	= 29315,
    S_FLBIT_I32_gfx12	= 29316,
    S_FLBIT_I32_gfx6_gfx7	= 29317,
    S_FLBIT_I32_vi	= 29318,
    S_FLOOR_F16_gfx11	= 29319,
    S_FLOOR_F16_gfx12	= 29320,
    S_FLOOR_F32_gfx11	= 29321,
    S_FLOOR_F32_gfx12	= 29322,
    S_FMAAK_F32_gfx11	= 29323,
    S_FMAAK_F32_gfx12	= 29324,
    S_FMAC_F16_gfx11	= 29325,
    S_FMAC_F16_gfx12	= 29326,
    S_FMAC_F32_gfx11	= 29327,
    S_FMAC_F32_gfx12	= 29328,
    S_FMAMK_F32_gfx11	= 29329,
    S_FMAMK_F32_gfx12	= 29330,
    S_GETPC_B64_gfx10	= 29331,
    S_GETPC_B64_gfx11	= 29332,
    S_GETPC_B64_gfx12	= 29333,
    S_GETPC_B64_gfx6_gfx7	= 29334,
    S_GETPC_B64_vi	= 29335,
    S_GETREG_B32_gfx10	= 29336,
    S_GETREG_B32_gfx11	= 29337,
    S_GETREG_B32_gfx12	= 29338,
    S_GETREG_B32_gfx6_gfx7	= 29339,
    S_GETREG_B32_vi	= 29340,
    S_GET_BARRIER_STATE_IMM_gfx12	= 29341,
    S_GET_BARRIER_STATE_M0_gfx12	= 29342,
    S_GET_WAVEID_IN_WORKGROUP_gfx10	= 29343,
    S_GL1_INV_gfx10	= 29344,
    S_GL1_INV_gfx11	= 29345,
    S_ICACHE_INV_gfx10	= 29346,
    S_ICACHE_INV_gfx11	= 29347,
    S_ICACHE_INV_gfx12	= 29348,
    S_ICACHE_INV_gfx6_gfx7	= 29349,
    S_ICACHE_INV_vi	= 29350,
    S_INCPERFLEVEL_gfx10	= 29351,
    S_INCPERFLEVEL_gfx11	= 29352,
    S_INCPERFLEVEL_gfx12	= 29353,
    S_INCPERFLEVEL_gfx6_gfx7	= 29354,
    S_INCPERFLEVEL_vi	= 29355,
    S_INST_PREFETCH_gfx10	= 29356,
    S_INST_PREFETCH_gfx11	= 29357,
    S_LOAD_B128_IMM_gfx11	= 29358,
    S_LOAD_B128_IMM_gfx12	= 29359,
    S_LOAD_B128_SGPR_IMM_gfx11	= 29360,
    S_LOAD_B128_SGPR_IMM_gfx12	= 29361,
    S_LOAD_B128_SGPR_gfx11	= 29362,
    S_LOAD_B256_IMM_gfx11	= 29363,
    S_LOAD_B256_IMM_gfx12	= 29364,
    S_LOAD_B256_SGPR_IMM_gfx11	= 29365,
    S_LOAD_B256_SGPR_IMM_gfx12	= 29366,
    S_LOAD_B256_SGPR_gfx11	= 29367,
    S_LOAD_B32_IMM_gfx11	= 29368,
    S_LOAD_B32_IMM_gfx12	= 29369,
    S_LOAD_B32_SGPR_IMM_gfx11	= 29370,
    S_LOAD_B32_SGPR_IMM_gfx12	= 29371,
    S_LOAD_B32_SGPR_gfx11	= 29372,
    S_LOAD_B512_IMM_gfx11	= 29373,
    S_LOAD_B512_IMM_gfx12	= 29374,
    S_LOAD_B512_SGPR_IMM_gfx11	= 29375,
    S_LOAD_B512_SGPR_IMM_gfx12	= 29376,
    S_LOAD_B512_SGPR_gfx11	= 29377,
    S_LOAD_B64_IMM_gfx11	= 29378,
    S_LOAD_B64_IMM_gfx12	= 29379,
    S_LOAD_B64_SGPR_IMM_gfx11	= 29380,
    S_LOAD_B64_SGPR_IMM_gfx12	= 29381,
    S_LOAD_B64_SGPR_gfx11	= 29382,
    S_LOAD_B96_IMM_gfx12	= 29383,
    S_LOAD_B96_SGPR_IMM_gfx12	= 29384,
    S_LOAD_DWORDX16_IMM_ci	= 29385,
    S_LOAD_DWORDX16_IMM_gfx10	= 29386,
    S_LOAD_DWORDX16_IMM_si	= 29387,
    S_LOAD_DWORDX16_IMM_vi	= 29388,
    S_LOAD_DWORDX16_SGPR_IMM_gfx10	= 29389,
    S_LOAD_DWORDX16_SGPR_IMM_gfx9	= 29390,
    S_LOAD_DWORDX16_SGPR_alt_gfx9	= 29391,
    S_LOAD_DWORDX16_SGPR_gfx10	= 29392,
    S_LOAD_DWORDX16_SGPR_si	= 29393,
    S_LOAD_DWORDX16_SGPR_vi	= 29394,
    S_LOAD_DWORDX2_IMM_ci	= 29395,
    S_LOAD_DWORDX2_IMM_gfx10	= 29396,
    S_LOAD_DWORDX2_IMM_si	= 29397,
    S_LOAD_DWORDX2_IMM_vi	= 29398,
    S_LOAD_DWORDX2_SGPR_IMM_gfx10	= 29399,
    S_LOAD_DWORDX2_SGPR_IMM_gfx9	= 29400,
    S_LOAD_DWORDX2_SGPR_alt_gfx9	= 29401,
    S_LOAD_DWORDX2_SGPR_gfx10	= 29402,
    S_LOAD_DWORDX2_SGPR_si	= 29403,
    S_LOAD_DWORDX2_SGPR_vi	= 29404,
    S_LOAD_DWORDX4_IMM_ci	= 29405,
    S_LOAD_DWORDX4_IMM_gfx10	= 29406,
    S_LOAD_DWORDX4_IMM_si	= 29407,
    S_LOAD_DWORDX4_IMM_vi	= 29408,
    S_LOAD_DWORDX4_SGPR_IMM_gfx10	= 29409,
    S_LOAD_DWORDX4_SGPR_IMM_gfx9	= 29410,
    S_LOAD_DWORDX4_SGPR_alt_gfx9	= 29411,
    S_LOAD_DWORDX4_SGPR_gfx10	= 29412,
    S_LOAD_DWORDX4_SGPR_si	= 29413,
    S_LOAD_DWORDX4_SGPR_vi	= 29414,
    S_LOAD_DWORDX8_IMM_ci	= 29415,
    S_LOAD_DWORDX8_IMM_gfx10	= 29416,
    S_LOAD_DWORDX8_IMM_si	= 29417,
    S_LOAD_DWORDX8_IMM_vi	= 29418,
    S_LOAD_DWORDX8_SGPR_IMM_gfx10	= 29419,
    S_LOAD_DWORDX8_SGPR_IMM_gfx9	= 29420,
    S_LOAD_DWORDX8_SGPR_alt_gfx9	= 29421,
    S_LOAD_DWORDX8_SGPR_gfx10	= 29422,
    S_LOAD_DWORDX8_SGPR_si	= 29423,
    S_LOAD_DWORDX8_SGPR_vi	= 29424,
    S_LOAD_DWORD_IMM_ci	= 29425,
    S_LOAD_DWORD_IMM_gfx10	= 29426,
    S_LOAD_DWORD_IMM_si	= 29427,
    S_LOAD_DWORD_IMM_vi	= 29428,
    S_LOAD_DWORD_SGPR_IMM_gfx10	= 29429,
    S_LOAD_DWORD_SGPR_IMM_gfx9	= 29430,
    S_LOAD_DWORD_SGPR_alt_gfx9	= 29431,
    S_LOAD_DWORD_SGPR_gfx10	= 29432,
    S_LOAD_DWORD_SGPR_si	= 29433,
    S_LOAD_DWORD_SGPR_vi	= 29434,
    S_LOAD_I16_IMM_gfx12	= 29435,
    S_LOAD_I16_SGPR_IMM_gfx12	= 29436,
    S_LOAD_I8_IMM_gfx12	= 29437,
    S_LOAD_I8_SGPR_IMM_gfx12	= 29438,
    S_LOAD_U16_IMM_gfx12	= 29439,
    S_LOAD_U16_SGPR_IMM_gfx12	= 29440,
    S_LOAD_U8_IMM_gfx12	= 29441,
    S_LOAD_U8_SGPR_IMM_gfx12	= 29442,
    S_LSHL1_ADD_U32_gfx10	= 29443,
    S_LSHL1_ADD_U32_gfx11	= 29444,
    S_LSHL1_ADD_U32_gfx12	= 29445,
    S_LSHL1_ADD_U32_vi	= 29446,
    S_LSHL2_ADD_U32_gfx10	= 29447,
    S_LSHL2_ADD_U32_gfx11	= 29448,
    S_LSHL2_ADD_U32_gfx12	= 29449,
    S_LSHL2_ADD_U32_vi	= 29450,
    S_LSHL3_ADD_U32_gfx10	= 29451,
    S_LSHL3_ADD_U32_gfx11	= 29452,
    S_LSHL3_ADD_U32_gfx12	= 29453,
    S_LSHL3_ADD_U32_vi	= 29454,
    S_LSHL4_ADD_U32_gfx10	= 29455,
    S_LSHL4_ADD_U32_gfx11	= 29456,
    S_LSHL4_ADD_U32_gfx12	= 29457,
    S_LSHL4_ADD_U32_vi	= 29458,
    S_LSHL_B32_gfx10	= 29459,
    S_LSHL_B32_gfx11	= 29460,
    S_LSHL_B32_gfx12	= 29461,
    S_LSHL_B32_gfx6_gfx7	= 29462,
    S_LSHL_B32_vi	= 29463,
    S_LSHL_B64_gfx10	= 29464,
    S_LSHL_B64_gfx11	= 29465,
    S_LSHL_B64_gfx12	= 29466,
    S_LSHL_B64_gfx6_gfx7	= 29467,
    S_LSHL_B64_vi	= 29468,
    S_LSHR_B32_gfx10	= 29469,
    S_LSHR_B32_gfx11	= 29470,
    S_LSHR_B32_gfx12	= 29471,
    S_LSHR_B32_gfx6_gfx7	= 29472,
    S_LSHR_B32_vi	= 29473,
    S_LSHR_B64_gfx10	= 29474,
    S_LSHR_B64_gfx11	= 29475,
    S_LSHR_B64_gfx12	= 29476,
    S_LSHR_B64_gfx6_gfx7	= 29477,
    S_LSHR_B64_vi	= 29478,
    S_MAXIMUM_F16_gfx12	= 29479,
    S_MAXIMUM_F32_gfx12	= 29480,
    S_MAX_F16_gfx11	= 29481,
    S_MAX_F16_gfx12	= 29482,
    S_MAX_F32_gfx11	= 29483,
    S_MAX_F32_gfx12	= 29484,
    S_MAX_I32_gfx10	= 29485,
    S_MAX_I32_gfx11	= 29486,
    S_MAX_I32_gfx12	= 29487,
    S_MAX_I32_gfx6_gfx7	= 29488,
    S_MAX_I32_vi	= 29489,
    S_MAX_U32_gfx10	= 29490,
    S_MAX_U32_gfx11	= 29491,
    S_MAX_U32_gfx12	= 29492,
    S_MAX_U32_gfx6_gfx7	= 29493,
    S_MAX_U32_vi	= 29494,
    S_MEMREALTIME_gfx10	= 29495,
    S_MEMREALTIME_vi	= 29496,
    S_MEMTIME_gfx10	= 29497,
    S_MEMTIME_si	= 29498,
    S_MEMTIME_vi	= 29499,
    S_MINIMUM_F16_gfx12	= 29500,
    S_MINIMUM_F32_gfx12	= 29501,
    S_MIN_F16_gfx11	= 29502,
    S_MIN_F16_gfx12	= 29503,
    S_MIN_F32_gfx11	= 29504,
    S_MIN_F32_gfx12	= 29505,
    S_MIN_I32_gfx10	= 29506,
    S_MIN_I32_gfx11	= 29507,
    S_MIN_I32_gfx12	= 29508,
    S_MIN_I32_gfx6_gfx7	= 29509,
    S_MIN_I32_vi	= 29510,
    S_MIN_U32_gfx10	= 29511,
    S_MIN_U32_gfx11	= 29512,
    S_MIN_U32_gfx12	= 29513,
    S_MIN_U32_gfx6_gfx7	= 29514,
    S_MIN_U32_vi	= 29515,
    S_MOVK_I32_gfx10	= 29516,
    S_MOVK_I32_gfx11	= 29517,
    S_MOVK_I32_gfx12	= 29518,
    S_MOVK_I32_gfx6_gfx7	= 29519,
    S_MOVK_I32_vi	= 29520,
    S_MOVRELD_B32_gfx10	= 29521,
    S_MOVRELD_B32_gfx11	= 29522,
    S_MOVRELD_B32_gfx12	= 29523,
    S_MOVRELD_B32_gfx6_gfx7	= 29524,
    S_MOVRELD_B32_vi	= 29525,
    S_MOVRELD_B64_gfx10	= 29526,
    S_MOVRELD_B64_gfx11	= 29527,
    S_MOVRELD_B64_gfx12	= 29528,
    S_MOVRELD_B64_gfx6_gfx7	= 29529,
    S_MOVRELD_B64_vi	= 29530,
    S_MOVRELSD_2_B32_gfx10	= 29531,
    S_MOVRELSD_2_B32_gfx11	= 29532,
    S_MOVRELSD_2_B32_gfx12	= 29533,
    S_MOVRELS_B32_gfx10	= 29534,
    S_MOVRELS_B32_gfx11	= 29535,
    S_MOVRELS_B32_gfx12	= 29536,
    S_MOVRELS_B32_gfx6_gfx7	= 29537,
    S_MOVRELS_B32_vi	= 29538,
    S_MOVRELS_B64_gfx10	= 29539,
    S_MOVRELS_B64_gfx11	= 29540,
    S_MOVRELS_B64_gfx12	= 29541,
    S_MOVRELS_B64_gfx6_gfx7	= 29542,
    S_MOVRELS_B64_vi	= 29543,
    S_MOV_B32_gfx10	= 29544,
    S_MOV_B32_gfx11	= 29545,
    S_MOV_B32_gfx12	= 29546,
    S_MOV_B32_gfx6_gfx7	= 29547,
    S_MOV_B32_vi	= 29548,
    S_MOV_B64_gfx10	= 29549,
    S_MOV_B64_gfx11	= 29550,
    S_MOV_B64_gfx12	= 29551,
    S_MOV_B64_gfx6_gfx7	= 29552,
    S_MOV_B64_vi	= 29553,
    S_MULK_I32_gfx10	= 29554,
    S_MULK_I32_gfx11	= 29555,
    S_MULK_I32_gfx12	= 29556,
    S_MULK_I32_gfx6_gfx7	= 29557,
    S_MULK_I32_vi	= 29558,
    S_MUL_F16_gfx11	= 29559,
    S_MUL_F16_gfx12	= 29560,
    S_MUL_F32_gfx11	= 29561,
    S_MUL_F32_gfx12	= 29562,
    S_MUL_HI_I32_gfx10	= 29563,
    S_MUL_HI_I32_gfx11	= 29564,
    S_MUL_HI_I32_gfx12	= 29565,
    S_MUL_HI_I32_vi	= 29566,
    S_MUL_HI_U32_gfx10	= 29567,
    S_MUL_HI_U32_gfx11	= 29568,
    S_MUL_HI_U32_gfx12	= 29569,
    S_MUL_HI_U32_vi	= 29570,
    S_MUL_I32_gfx10	= 29571,
    S_MUL_I32_gfx11	= 29572,
    S_MUL_I32_gfx12	= 29573,
    S_MUL_I32_gfx6_gfx7	= 29574,
    S_MUL_I32_vi	= 29575,
    S_MUL_U64_gfx12	= 29576,
    S_NAND_B32_gfx10	= 29577,
    S_NAND_B32_gfx11	= 29578,
    S_NAND_B32_gfx12	= 29579,
    S_NAND_B32_gfx6_gfx7	= 29580,
    S_NAND_B32_vi	= 29581,
    S_NAND_B64_gfx10	= 29582,
    S_NAND_B64_gfx11	= 29583,
    S_NAND_B64_gfx12	= 29584,
    S_NAND_B64_gfx6_gfx7	= 29585,
    S_NAND_B64_vi	= 29586,
    S_NAND_SAVEEXEC_B32_gfx10	= 29587,
    S_NAND_SAVEEXEC_B32_gfx11	= 29588,
    S_NAND_SAVEEXEC_B32_gfx12	= 29589,
    S_NAND_SAVEEXEC_B64_gfx10	= 29590,
    S_NAND_SAVEEXEC_B64_gfx11	= 29591,
    S_NAND_SAVEEXEC_B64_gfx12	= 29592,
    S_NAND_SAVEEXEC_B64_gfx6_gfx7	= 29593,
    S_NAND_SAVEEXEC_B64_vi	= 29594,
    S_NOP_gfx10	= 29595,
    S_NOP_gfx11	= 29596,
    S_NOP_gfx12	= 29597,
    S_NOP_gfx6_gfx7	= 29598,
    S_NOP_vi	= 29599,
    S_NOR_B32_gfx10	= 29600,
    S_NOR_B32_gfx11	= 29601,
    S_NOR_B32_gfx12	= 29602,
    S_NOR_B32_gfx6_gfx7	= 29603,
    S_NOR_B32_vi	= 29604,
    S_NOR_B64_gfx10	= 29605,
    S_NOR_B64_gfx11	= 29606,
    S_NOR_B64_gfx12	= 29607,
    S_NOR_B64_gfx6_gfx7	= 29608,
    S_NOR_B64_vi	= 29609,
    S_NOR_SAVEEXEC_B32_gfx10	= 29610,
    S_NOR_SAVEEXEC_B32_gfx11	= 29611,
    S_NOR_SAVEEXEC_B32_gfx12	= 29612,
    S_NOR_SAVEEXEC_B64_gfx10	= 29613,
    S_NOR_SAVEEXEC_B64_gfx11	= 29614,
    S_NOR_SAVEEXEC_B64_gfx12	= 29615,
    S_NOR_SAVEEXEC_B64_gfx6_gfx7	= 29616,
    S_NOR_SAVEEXEC_B64_vi	= 29617,
    S_NOT_B32_gfx10	= 29618,
    S_NOT_B32_gfx11	= 29619,
    S_NOT_B32_gfx12	= 29620,
    S_NOT_B32_gfx6_gfx7	= 29621,
    S_NOT_B32_vi	= 29622,
    S_NOT_B64_gfx10	= 29623,
    S_NOT_B64_gfx11	= 29624,
    S_NOT_B64_gfx12	= 29625,
    S_NOT_B64_gfx6_gfx7	= 29626,
    S_NOT_B64_vi	= 29627,
    S_ORN1_SAVEEXEC_B32_gfx10	= 29628,
    S_ORN1_SAVEEXEC_B32_gfx11	= 29629,
    S_ORN1_SAVEEXEC_B32_gfx12	= 29630,
    S_ORN1_SAVEEXEC_B64_gfx10	= 29631,
    S_ORN1_SAVEEXEC_B64_gfx11	= 29632,
    S_ORN1_SAVEEXEC_B64_gfx12	= 29633,
    S_ORN1_SAVEEXEC_B64_vi	= 29634,
    S_ORN2_B32_gfx10	= 29635,
    S_ORN2_B32_gfx11	= 29636,
    S_ORN2_B32_gfx12	= 29637,
    S_ORN2_B32_gfx6_gfx7	= 29638,
    S_ORN2_B32_vi	= 29639,
    S_ORN2_B64_gfx10	= 29640,
    S_ORN2_B64_gfx11	= 29641,
    S_ORN2_B64_gfx12	= 29642,
    S_ORN2_B64_gfx6_gfx7	= 29643,
    S_ORN2_B64_vi	= 29644,
    S_ORN2_SAVEEXEC_B32_gfx10	= 29645,
    S_ORN2_SAVEEXEC_B32_gfx11	= 29646,
    S_ORN2_SAVEEXEC_B32_gfx12	= 29647,
    S_ORN2_SAVEEXEC_B64_gfx10	= 29648,
    S_ORN2_SAVEEXEC_B64_gfx11	= 29649,
    S_ORN2_SAVEEXEC_B64_gfx12	= 29650,
    S_ORN2_SAVEEXEC_B64_gfx6_gfx7	= 29651,
    S_ORN2_SAVEEXEC_B64_vi	= 29652,
    S_OR_B32_gfx10	= 29653,
    S_OR_B32_gfx11	= 29654,
    S_OR_B32_gfx12	= 29655,
    S_OR_B32_gfx6_gfx7	= 29656,
    S_OR_B32_vi	= 29657,
    S_OR_B64_gfx10	= 29658,
    S_OR_B64_gfx11	= 29659,
    S_OR_B64_gfx12	= 29660,
    S_OR_B64_gfx6_gfx7	= 29661,
    S_OR_B64_vi	= 29662,
    S_OR_SAVEEXEC_B32_gfx10	= 29663,
    S_OR_SAVEEXEC_B32_gfx11	= 29664,
    S_OR_SAVEEXEC_B32_gfx12	= 29665,
    S_OR_SAVEEXEC_B64_gfx10	= 29666,
    S_OR_SAVEEXEC_B64_gfx11	= 29667,
    S_OR_SAVEEXEC_B64_gfx12	= 29668,
    S_OR_SAVEEXEC_B64_gfx6_gfx7	= 29669,
    S_OR_SAVEEXEC_B64_vi	= 29670,
    S_PACK_HH_B32_B16_gfx10	= 29671,
    S_PACK_HH_B32_B16_gfx11	= 29672,
    S_PACK_HH_B32_B16_gfx12	= 29673,
    S_PACK_HH_B32_B16_vi	= 29674,
    S_PACK_HL_B32_B16_gfx11	= 29675,
    S_PACK_HL_B32_B16_gfx12	= 29676,
    S_PACK_LH_B32_B16_gfx10	= 29677,
    S_PACK_LH_B32_B16_gfx11	= 29678,
    S_PACK_LH_B32_B16_gfx12	= 29679,
    S_PACK_LH_B32_B16_vi	= 29680,
    S_PACK_LL_B32_B16_gfx10	= 29681,
    S_PACK_LL_B32_B16_gfx11	= 29682,
    S_PACK_LL_B32_B16_gfx12	= 29683,
    S_PACK_LL_B32_B16_vi	= 29684,
    S_PREFETCH_DATA_PC_REL_gfx12	= 29685,
    S_PREFETCH_DATA_gfx12	= 29686,
    S_PREFETCH_INST_PC_REL_gfx12	= 29687,
    S_PREFETCH_INST_gfx12	= 29688,
    S_QUADMASK_B32_gfx10	= 29689,
    S_QUADMASK_B32_gfx11	= 29690,
    S_QUADMASK_B32_gfx12	= 29691,
    S_QUADMASK_B32_gfx6_gfx7	= 29692,
    S_QUADMASK_B32_vi	= 29693,
    S_QUADMASK_B64_gfx10	= 29694,
    S_QUADMASK_B64_gfx11	= 29695,
    S_QUADMASK_B64_gfx12	= 29696,
    S_QUADMASK_B64_gfx6_gfx7	= 29697,
    S_QUADMASK_B64_vi	= 29698,
    S_RFE_B64_gfx10	= 29699,
    S_RFE_B64_gfx11	= 29700,
    S_RFE_B64_gfx12	= 29701,
    S_RFE_B64_gfx6_gfx7	= 29702,
    S_RFE_B64_vi	= 29703,
    S_RFE_RESTORE_B64_vi	= 29704,
    S_RNDNE_F16_gfx11	= 29705,
    S_RNDNE_F16_gfx12	= 29706,
    S_RNDNE_F32_gfx11	= 29707,
    S_RNDNE_F32_gfx12	= 29708,
    S_ROUND_MODE_gfx10	= 29709,
    S_ROUND_MODE_gfx11	= 29710,
    S_ROUND_MODE_gfx12	= 29711,
    S_SCRATCH_LOAD_DWORDX2_IMM_gfx10	= 29712,
    S_SCRATCH_LOAD_DWORDX2_IMM_vi	= 29713,
    S_SCRATCH_LOAD_DWORDX2_SGPR_IMM_gfx10	= 29714,
    S_SCRATCH_LOAD_DWORDX2_SGPR_IMM_gfx9	= 29715,
    S_SCRATCH_LOAD_DWORDX2_SGPR_alt_gfx9	= 29716,
    S_SCRATCH_LOAD_DWORDX2_SGPR_gfx10	= 29717,
    S_SCRATCH_LOAD_DWORDX2_SGPR_vi	= 29718,
    S_SCRATCH_LOAD_DWORDX4_IMM_gfx10	= 29719,
    S_SCRATCH_LOAD_DWORDX4_IMM_vi	= 29720,
    S_SCRATCH_LOAD_DWORDX4_SGPR_IMM_gfx10	= 29721,
    S_SCRATCH_LOAD_DWORDX4_SGPR_IMM_gfx9	= 29722,
    S_SCRATCH_LOAD_DWORDX4_SGPR_alt_gfx9	= 29723,
    S_SCRATCH_LOAD_DWORDX4_SGPR_gfx10	= 29724,
    S_SCRATCH_LOAD_DWORDX4_SGPR_vi	= 29725,
    S_SCRATCH_LOAD_DWORD_IMM_gfx10	= 29726,
    S_SCRATCH_LOAD_DWORD_IMM_vi	= 29727,
    S_SCRATCH_LOAD_DWORD_SGPR_IMM_gfx10	= 29728,
    S_SCRATCH_LOAD_DWORD_SGPR_IMM_gfx9	= 29729,
    S_SCRATCH_LOAD_DWORD_SGPR_alt_gfx9	= 29730,
    S_SCRATCH_LOAD_DWORD_SGPR_gfx10	= 29731,
    S_SCRATCH_LOAD_DWORD_SGPR_vi	= 29732,
    S_SCRATCH_STORE_DWORDX2_IMM_gfx10	= 29733,
    S_SCRATCH_STORE_DWORDX2_IMM_vi	= 29734,
    S_SCRATCH_STORE_DWORDX2_SGPR_IMM_gfx10	= 29735,
    S_SCRATCH_STORE_DWORDX2_SGPR_IMM_gfx9	= 29736,
    S_SCRATCH_STORE_DWORDX2_SGPR_alt_gfx9	= 29737,
    S_SCRATCH_STORE_DWORDX2_SGPR_gfx10	= 29738,
    S_SCRATCH_STORE_DWORDX2_SGPR_vi	= 29739,
    S_SCRATCH_STORE_DWORDX4_IMM_gfx10	= 29740,
    S_SCRATCH_STORE_DWORDX4_IMM_vi	= 29741,
    S_SCRATCH_STORE_DWORDX4_SGPR_IMM_gfx10	= 29742,
    S_SCRATCH_STORE_DWORDX4_SGPR_IMM_gfx9	= 29743,
    S_SCRATCH_STORE_DWORDX4_SGPR_alt_gfx9	= 29744,
    S_SCRATCH_STORE_DWORDX4_SGPR_gfx10	= 29745,
    S_SCRATCH_STORE_DWORDX4_SGPR_vi	= 29746,
    S_SCRATCH_STORE_DWORD_IMM_gfx10	= 29747,
    S_SCRATCH_STORE_DWORD_IMM_vi	= 29748,
    S_SCRATCH_STORE_DWORD_SGPR_IMM_gfx10	= 29749,
    S_SCRATCH_STORE_DWORD_SGPR_IMM_gfx9	= 29750,
    S_SCRATCH_STORE_DWORD_SGPR_alt_gfx9	= 29751,
    S_SCRATCH_STORE_DWORD_SGPR_gfx10	= 29752,
    S_SCRATCH_STORE_DWORD_SGPR_vi	= 29753,
    S_SENDMSGHALT_gfx10	= 29754,
    S_SENDMSGHALT_gfx11	= 29755,
    S_SENDMSGHALT_gfx12	= 29756,
    S_SENDMSGHALT_gfx6_gfx7	= 29757,
    S_SENDMSGHALT_vi	= 29758,
    S_SENDMSG_RTN_B32_gfx11	= 29759,
    S_SENDMSG_RTN_B32_gfx12	= 29760,
    S_SENDMSG_RTN_B64_gfx11	= 29761,
    S_SENDMSG_RTN_B64_gfx12	= 29762,
    S_SENDMSG_gfx10	= 29763,
    S_SENDMSG_gfx11	= 29764,
    S_SENDMSG_gfx12	= 29765,
    S_SENDMSG_gfx6_gfx7	= 29766,
    S_SENDMSG_vi	= 29767,
    S_SETHALT_gfx10	= 29768,
    S_SETHALT_gfx11	= 29769,
    S_SETHALT_gfx12	= 29770,
    S_SETHALT_gfx6_gfx7	= 29771,
    S_SETHALT_vi	= 29772,
    S_SETKILL_gfx10	= 29773,
    S_SETKILL_gfx11	= 29774,
    S_SETKILL_gfx12	= 29775,
    S_SETKILL_gfx6_gfx7	= 29776,
    S_SETKILL_vi	= 29777,
    S_SETPC_B64_gfx10	= 29778,
    S_SETPC_B64_gfx11	= 29779,
    S_SETPC_B64_gfx12	= 29780,
    S_SETPC_B64_gfx6_gfx7	= 29781,
    S_SETPC_B64_vi	= 29782,
    S_SETPRIO_gfx10	= 29783,
    S_SETPRIO_gfx11	= 29784,
    S_SETPRIO_gfx12	= 29785,
    S_SETPRIO_gfx6_gfx7	= 29786,
    S_SETPRIO_vi	= 29787,
    S_SETREG_B32_gfx10	= 29788,
    S_SETREG_B32_gfx11	= 29789,
    S_SETREG_B32_gfx12	= 29790,
    S_SETREG_B32_gfx6_gfx7	= 29791,
    S_SETREG_B32_vi	= 29792,
    S_SETREG_IMM32_B32_gfx10	= 29793,
    S_SETREG_IMM32_B32_gfx11	= 29794,
    S_SETREG_IMM32_B32_gfx12	= 29795,
    S_SETREG_IMM32_B32_gfx6_gfx7	= 29796,
    S_SETREG_IMM32_B32_vi	= 29797,
    S_SETVSKIP_gfx6_gfx7	= 29798,
    S_SETVSKIP_vi	= 29799,
    S_SET_GPR_IDX_IDX_vi	= 29800,
    S_SET_GPR_IDX_MODE_vi	= 29801,
    S_SET_GPR_IDX_OFF_vi	= 29802,
    S_SET_GPR_IDX_ON_vi	= 29803,
    S_SEXT_I32_I16_gfx10	= 29804,
    S_SEXT_I32_I16_gfx11	= 29805,
    S_SEXT_I32_I16_gfx12	= 29806,
    S_SEXT_I32_I16_gfx6_gfx7	= 29807,
    S_SEXT_I32_I16_vi	= 29808,
    S_SEXT_I32_I8_gfx10	= 29809,
    S_SEXT_I32_I8_gfx11	= 29810,
    S_SEXT_I32_I8_gfx12	= 29811,
    S_SEXT_I32_I8_gfx6_gfx7	= 29812,
    S_SEXT_I32_I8_vi	= 29813,
    S_SINGLEUSE_VDST_gfx11	= 29814,
    S_SINGLEUSE_VDST_gfx12	= 29815,
    S_SLEEP_VAR_gfx12	= 29816,
    S_SLEEP_gfx10	= 29817,
    S_SLEEP_gfx11	= 29818,
    S_SLEEP_gfx12	= 29819,
    S_SLEEP_gfx6_gfx7	= 29820,
    S_SLEEP_vi	= 29821,
    S_STORE_DWORDX2_IMM_gfx10	= 29822,
    S_STORE_DWORDX2_IMM_vi	= 29823,
    S_STORE_DWORDX2_SGPR_IMM_gfx10	= 29824,
    S_STORE_DWORDX2_SGPR_IMM_gfx9	= 29825,
    S_STORE_DWORDX2_SGPR_alt_gfx9	= 29826,
    S_STORE_DWORDX2_SGPR_gfx10	= 29827,
    S_STORE_DWORDX2_SGPR_vi	= 29828,
    S_STORE_DWORDX4_IMM_gfx10	= 29829,
    S_STORE_DWORDX4_IMM_vi	= 29830,
    S_STORE_DWORDX4_SGPR_IMM_gfx10	= 29831,
    S_STORE_DWORDX4_SGPR_IMM_gfx9	= 29832,
    S_STORE_DWORDX4_SGPR_alt_gfx9	= 29833,
    S_STORE_DWORDX4_SGPR_gfx10	= 29834,
    S_STORE_DWORDX4_SGPR_vi	= 29835,
    S_STORE_DWORD_IMM_gfx10	= 29836,
    S_STORE_DWORD_IMM_vi	= 29837,
    S_STORE_DWORD_SGPR_IMM_gfx10	= 29838,
    S_STORE_DWORD_SGPR_IMM_gfx9	= 29839,
    S_STORE_DWORD_SGPR_alt_gfx9	= 29840,
    S_STORE_DWORD_SGPR_gfx10	= 29841,
    S_STORE_DWORD_SGPR_vi	= 29842,
    S_SUBB_U32_gfx10	= 29843,
    S_SUBB_U32_gfx11	= 29844,
    S_SUBB_U32_gfx12	= 29845,
    S_SUBB_U32_gfx6_gfx7	= 29846,
    S_SUBB_U32_vi	= 29847,
    S_SUBVECTOR_LOOP_BEGIN_gfx10	= 29848,
    S_SUBVECTOR_LOOP_BEGIN_gfx11	= 29849,
    S_SUBVECTOR_LOOP_END_gfx10	= 29850,
    S_SUBVECTOR_LOOP_END_gfx11	= 29851,
    S_SUB_F16_gfx11	= 29852,
    S_SUB_F16_gfx12	= 29853,
    S_SUB_F32_gfx11	= 29854,
    S_SUB_F32_gfx12	= 29855,
    S_SUB_I32_gfx10	= 29856,
    S_SUB_I32_gfx11	= 29857,
    S_SUB_I32_gfx12	= 29858,
    S_SUB_I32_gfx6_gfx7	= 29859,
    S_SUB_I32_vi	= 29860,
    S_SUB_U32_gfx10	= 29861,
    S_SUB_U32_gfx11	= 29862,
    S_SUB_U32_gfx12	= 29863,
    S_SUB_U32_gfx6_gfx7	= 29864,
    S_SUB_U32_vi	= 29865,
    S_SUB_U64_gfx12	= 29866,
    S_SWAPPC_B64_gfx10	= 29867,
    S_SWAPPC_B64_gfx11	= 29868,
    S_SWAPPC_B64_gfx12	= 29869,
    S_SWAPPC_B64_gfx6_gfx7	= 29870,
    S_SWAPPC_B64_vi	= 29871,
    S_TRAP_gfx10	= 29872,
    S_TRAP_gfx11	= 29873,
    S_TRAP_gfx12	= 29874,
    S_TRAP_gfx6_gfx7	= 29875,
    S_TRAP_vi	= 29876,
    S_TRUNC_F16_gfx11	= 29877,
    S_TRUNC_F16_gfx12	= 29878,
    S_TRUNC_F32_gfx11	= 29879,
    S_TRUNC_F32_gfx12	= 29880,
    S_TTRACEDATA_IMM_gfx10	= 29881,
    S_TTRACEDATA_IMM_gfx11	= 29882,
    S_TTRACEDATA_IMM_gfx12	= 29883,
    S_TTRACEDATA_gfx10	= 29884,
    S_TTRACEDATA_gfx11	= 29885,
    S_TTRACEDATA_gfx12	= 29886,
    S_TTRACEDATA_gfx6_gfx7	= 29887,
    S_TTRACEDATA_vi	= 29888,
    S_VERSION_gfx10	= 29889,
    S_VERSION_gfx11	= 29890,
    S_VERSION_gfx12	= 29891,
    S_WAITCNT_DEPCTR_gfx10	= 29892,
    S_WAITCNT_DEPCTR_gfx11	= 29893,
    S_WAITCNT_DEPCTR_gfx12	= 29894,
    S_WAITCNT_EXPCNT_gfx10	= 29895,
    S_WAITCNT_EXPCNT_gfx11	= 29896,
    S_WAITCNT_LGKMCNT_gfx10	= 29897,
    S_WAITCNT_LGKMCNT_gfx11	= 29898,
    S_WAITCNT_VMCNT_gfx10	= 29899,
    S_WAITCNT_VMCNT_gfx11	= 29900,
    S_WAITCNT_VSCNT_gfx10	= 29901,
    S_WAITCNT_VSCNT_gfx11	= 29902,
    S_WAITCNT_gfx10	= 29903,
    S_WAITCNT_gfx11	= 29904,
    S_WAITCNT_gfx12	= 29905,
    S_WAITCNT_gfx6_gfx7	= 29906,
    S_WAITCNT_vi	= 29907,
    S_WAIT_BVHCNT_gfx12	= 29908,
    S_WAIT_DSCNT_gfx12	= 29909,
    S_WAIT_EVENT_gfx11	= 29910,
    S_WAIT_EVENT_gfx12	= 29911,
    S_WAIT_EXPCNT_gfx12	= 29912,
    S_WAIT_IDLE_gfx10	= 29913,
    S_WAIT_IDLE_gfx11	= 29914,
    S_WAIT_IDLE_gfx12	= 29915,
    S_WAIT_KMCNT_gfx12	= 29916,
    S_WAIT_LOADCNT_DSCNT_gfx12	= 29917,
    S_WAIT_LOADCNT_gfx12	= 29918,
    S_WAIT_SAMPLECNT_gfx12	= 29919,
    S_WAIT_STORECNT_DSCNT_gfx12	= 29920,
    S_WAIT_STORECNT_gfx12	= 29921,
    S_WAKEUP_BARRIER_IMM_gfx12	= 29922,
    S_WAKEUP_BARRIER_M0_gfx12	= 29923,
    S_WAKEUP_gfx10	= 29924,
    S_WAKEUP_gfx11	= 29925,
    S_WAKEUP_gfx12	= 29926,
    S_WAKEUP_vi	= 29927,
    S_WQM_B32_gfx10	= 29928,
    S_WQM_B32_gfx11	= 29929,
    S_WQM_B32_gfx12	= 29930,
    S_WQM_B32_gfx6_gfx7	= 29931,
    S_WQM_B32_vi	= 29932,
    S_WQM_B64_gfx10	= 29933,
    S_WQM_B64_gfx11	= 29934,
    S_WQM_B64_gfx12	= 29935,
    S_WQM_B64_gfx6_gfx7	= 29936,
    S_WQM_B64_vi	= 29937,
    S_XNOR_B32_gfx10	= 29938,
    S_XNOR_B32_gfx11	= 29939,
    S_XNOR_B32_gfx12	= 29940,
    S_XNOR_B32_gfx6_gfx7	= 29941,
    S_XNOR_B32_vi	= 29942,
    S_XNOR_B64_gfx10	= 29943,
    S_XNOR_B64_gfx11	= 29944,
    S_XNOR_B64_gfx12	= 29945,
    S_XNOR_B64_gfx6_gfx7	= 29946,
    S_XNOR_B64_vi	= 29947,
    S_XNOR_SAVEEXEC_B32_gfx10	= 29948,
    S_XNOR_SAVEEXEC_B32_gfx11	= 29949,
    S_XNOR_SAVEEXEC_B32_gfx12	= 29950,
    S_XNOR_SAVEEXEC_B64_gfx10	= 29951,
    S_XNOR_SAVEEXEC_B64_gfx11	= 29952,
    S_XNOR_SAVEEXEC_B64_gfx12	= 29953,
    S_XNOR_SAVEEXEC_B64_gfx6_gfx7	= 29954,
    S_XNOR_SAVEEXEC_B64_vi	= 29955,
    S_XOR_B32_gfx10	= 29956,
    S_XOR_B32_gfx11	= 29957,
    S_XOR_B32_gfx12	= 29958,
    S_XOR_B32_gfx6_gfx7	= 29959,
    S_XOR_B32_vi	= 29960,
    S_XOR_B64_gfx10	= 29961,
    S_XOR_B64_gfx11	= 29962,
    S_XOR_B64_gfx12	= 29963,
    S_XOR_B64_gfx6_gfx7	= 29964,
    S_XOR_B64_vi	= 29965,
    S_XOR_SAVEEXEC_B32_gfx10	= 29966,
    S_XOR_SAVEEXEC_B32_gfx11	= 29967,
    S_XOR_SAVEEXEC_B32_gfx12	= 29968,
    S_XOR_SAVEEXEC_B64_gfx10	= 29969,
    S_XOR_SAVEEXEC_B64_gfx11	= 29970,
    S_XOR_SAVEEXEC_B64_gfx12	= 29971,
    S_XOR_SAVEEXEC_B64_gfx6_gfx7	= 29972,
    S_XOR_SAVEEXEC_B64_vi	= 29973,
    TBUFFER_LOAD_FORMAT_D16_XYZW_BOTHEN_gfx10	= 29974,
    TBUFFER_LOAD_FORMAT_D16_XYZW_BOTHEN_gfx11	= 29975,
    TBUFFER_LOAD_FORMAT_D16_XYZW_BOTHEN_gfx90a	= 29976,
    TBUFFER_LOAD_FORMAT_D16_XYZW_BOTHEN_vi	= 29977,
    TBUFFER_LOAD_FORMAT_D16_XYZW_IDXEN_gfx10	= 29978,
    TBUFFER_LOAD_FORMAT_D16_XYZW_IDXEN_gfx11	= 29979,
    TBUFFER_LOAD_FORMAT_D16_XYZW_IDXEN_gfx90a	= 29980,
    TBUFFER_LOAD_FORMAT_D16_XYZW_IDXEN_vi	= 29981,
    TBUFFER_LOAD_FORMAT_D16_XYZW_OFFEN_gfx10	= 29982,
    TBUFFER_LOAD_FORMAT_D16_XYZW_OFFEN_gfx11	= 29983,
    TBUFFER_LOAD_FORMAT_D16_XYZW_OFFEN_gfx90a	= 29984,
    TBUFFER_LOAD_FORMAT_D16_XYZW_OFFEN_vi	= 29985,
    TBUFFER_LOAD_FORMAT_D16_XYZW_OFFSET_gfx10	= 29986,
    TBUFFER_LOAD_FORMAT_D16_XYZW_OFFSET_gfx11	= 29987,
    TBUFFER_LOAD_FORMAT_D16_XYZW_OFFSET_gfx90a	= 29988,
    TBUFFER_LOAD_FORMAT_D16_XYZW_OFFSET_vi	= 29989,
    TBUFFER_LOAD_FORMAT_D16_XYZW_VBUFFER_BOTHEN_gfx12	= 29990,
    TBUFFER_LOAD_FORMAT_D16_XYZW_VBUFFER_IDXEN_gfx12	= 29991,
    TBUFFER_LOAD_FORMAT_D16_XYZW_VBUFFER_OFFEN_gfx12	= 29992,
    TBUFFER_LOAD_FORMAT_D16_XYZW_VBUFFER_OFFSET_gfx12	= 29993,
    TBUFFER_LOAD_FORMAT_D16_XYZW_gfx80_BOTHEN_gfx80	= 29994,
    TBUFFER_LOAD_FORMAT_D16_XYZW_gfx80_IDXEN_gfx80	= 29995,
    TBUFFER_LOAD_FORMAT_D16_XYZW_gfx80_OFFEN_gfx80	= 29996,
    TBUFFER_LOAD_FORMAT_D16_XYZW_gfx80_OFFSET_gfx80	= 29997,
    TBUFFER_LOAD_FORMAT_D16_XYZ_BOTHEN_gfx10	= 29998,
    TBUFFER_LOAD_FORMAT_D16_XYZ_BOTHEN_gfx11	= 29999,
    TBUFFER_LOAD_FORMAT_D16_XYZ_BOTHEN_gfx90a	= 30000,
    TBUFFER_LOAD_FORMAT_D16_XYZ_BOTHEN_vi	= 30001,
    TBUFFER_LOAD_FORMAT_D16_XYZ_IDXEN_gfx10	= 30002,
    TBUFFER_LOAD_FORMAT_D16_XYZ_IDXEN_gfx11	= 30003,
    TBUFFER_LOAD_FORMAT_D16_XYZ_IDXEN_gfx90a	= 30004,
    TBUFFER_LOAD_FORMAT_D16_XYZ_IDXEN_vi	= 30005,
    TBUFFER_LOAD_FORMAT_D16_XYZ_OFFEN_gfx10	= 30006,
    TBUFFER_LOAD_FORMAT_D16_XYZ_OFFEN_gfx11	= 30007,
    TBUFFER_LOAD_FORMAT_D16_XYZ_OFFEN_gfx90a	= 30008,
    TBUFFER_LOAD_FORMAT_D16_XYZ_OFFEN_vi	= 30009,
    TBUFFER_LOAD_FORMAT_D16_XYZ_OFFSET_gfx10	= 30010,
    TBUFFER_LOAD_FORMAT_D16_XYZ_OFFSET_gfx11	= 30011,
    TBUFFER_LOAD_FORMAT_D16_XYZ_OFFSET_gfx90a	= 30012,
    TBUFFER_LOAD_FORMAT_D16_XYZ_OFFSET_vi	= 30013,
    TBUFFER_LOAD_FORMAT_D16_XYZ_VBUFFER_BOTHEN_gfx12	= 30014,
    TBUFFER_LOAD_FORMAT_D16_XYZ_VBUFFER_IDXEN_gfx12	= 30015,
    TBUFFER_LOAD_FORMAT_D16_XYZ_VBUFFER_OFFEN_gfx12	= 30016,
    TBUFFER_LOAD_FORMAT_D16_XYZ_VBUFFER_OFFSET_gfx12	= 30017,
    TBUFFER_LOAD_FORMAT_D16_XYZ_gfx80_BOTHEN_gfx80	= 30018,
    TBUFFER_LOAD_FORMAT_D16_XYZ_gfx80_IDXEN_gfx80	= 30019,
    TBUFFER_LOAD_FORMAT_D16_XYZ_gfx80_OFFEN_gfx80	= 30020,
    TBUFFER_LOAD_FORMAT_D16_XYZ_gfx80_OFFSET_gfx80	= 30021,
    TBUFFER_LOAD_FORMAT_D16_XY_BOTHEN_gfx10	= 30022,
    TBUFFER_LOAD_FORMAT_D16_XY_BOTHEN_gfx11	= 30023,
    TBUFFER_LOAD_FORMAT_D16_XY_BOTHEN_gfx90a	= 30024,
    TBUFFER_LOAD_FORMAT_D16_XY_BOTHEN_vi	= 30025,
    TBUFFER_LOAD_FORMAT_D16_XY_IDXEN_gfx10	= 30026,
    TBUFFER_LOAD_FORMAT_D16_XY_IDXEN_gfx11	= 30027,
    TBUFFER_LOAD_FORMAT_D16_XY_IDXEN_gfx90a	= 30028,
    TBUFFER_LOAD_FORMAT_D16_XY_IDXEN_vi	= 30029,
    TBUFFER_LOAD_FORMAT_D16_XY_OFFEN_gfx10	= 30030,
    TBUFFER_LOAD_FORMAT_D16_XY_OFFEN_gfx11	= 30031,
    TBUFFER_LOAD_FORMAT_D16_XY_OFFEN_gfx90a	= 30032,
    TBUFFER_LOAD_FORMAT_D16_XY_OFFEN_vi	= 30033,
    TBUFFER_LOAD_FORMAT_D16_XY_OFFSET_gfx10	= 30034,
    TBUFFER_LOAD_FORMAT_D16_XY_OFFSET_gfx11	= 30035,
    TBUFFER_LOAD_FORMAT_D16_XY_OFFSET_gfx90a	= 30036,
    TBUFFER_LOAD_FORMAT_D16_XY_OFFSET_vi	= 30037,
    TBUFFER_LOAD_FORMAT_D16_XY_VBUFFER_BOTHEN_gfx12	= 30038,
    TBUFFER_LOAD_FORMAT_D16_XY_VBUFFER_IDXEN_gfx12	= 30039,
    TBUFFER_LOAD_FORMAT_D16_XY_VBUFFER_OFFEN_gfx12	= 30040,
    TBUFFER_LOAD_FORMAT_D16_XY_VBUFFER_OFFSET_gfx12	= 30041,
    TBUFFER_LOAD_FORMAT_D16_XY_gfx80_BOTHEN_gfx80	= 30042,
    TBUFFER_LOAD_FORMAT_D16_XY_gfx80_IDXEN_gfx80	= 30043,
    TBUFFER_LOAD_FORMAT_D16_XY_gfx80_OFFEN_gfx80	= 30044,
    TBUFFER_LOAD_FORMAT_D16_XY_gfx80_OFFSET_gfx80	= 30045,
    TBUFFER_LOAD_FORMAT_D16_X_BOTHEN_gfx10	= 30046,
    TBUFFER_LOAD_FORMAT_D16_X_BOTHEN_gfx11	= 30047,
    TBUFFER_LOAD_FORMAT_D16_X_BOTHEN_gfx90a	= 30048,
    TBUFFER_LOAD_FORMAT_D16_X_BOTHEN_vi	= 30049,
    TBUFFER_LOAD_FORMAT_D16_X_IDXEN_gfx10	= 30050,
    TBUFFER_LOAD_FORMAT_D16_X_IDXEN_gfx11	= 30051,
    TBUFFER_LOAD_FORMAT_D16_X_IDXEN_gfx90a	= 30052,
    TBUFFER_LOAD_FORMAT_D16_X_IDXEN_vi	= 30053,
    TBUFFER_LOAD_FORMAT_D16_X_OFFEN_gfx10	= 30054,
    TBUFFER_LOAD_FORMAT_D16_X_OFFEN_gfx11	= 30055,
    TBUFFER_LOAD_FORMAT_D16_X_OFFEN_gfx90a	= 30056,
    TBUFFER_LOAD_FORMAT_D16_X_OFFEN_vi	= 30057,
    TBUFFER_LOAD_FORMAT_D16_X_OFFSET_gfx10	= 30058,
    TBUFFER_LOAD_FORMAT_D16_X_OFFSET_gfx11	= 30059,
    TBUFFER_LOAD_FORMAT_D16_X_OFFSET_gfx90a	= 30060,
    TBUFFER_LOAD_FORMAT_D16_X_OFFSET_vi	= 30061,
    TBUFFER_LOAD_FORMAT_D16_X_VBUFFER_BOTHEN_gfx12	= 30062,
    TBUFFER_LOAD_FORMAT_D16_X_VBUFFER_IDXEN_gfx12	= 30063,
    TBUFFER_LOAD_FORMAT_D16_X_VBUFFER_OFFEN_gfx12	= 30064,
    TBUFFER_LOAD_FORMAT_D16_X_VBUFFER_OFFSET_gfx12	= 30065,
    TBUFFER_LOAD_FORMAT_D16_X_gfx80_BOTHEN_gfx80	= 30066,
    TBUFFER_LOAD_FORMAT_D16_X_gfx80_IDXEN_gfx80	= 30067,
    TBUFFER_LOAD_FORMAT_D16_X_gfx80_OFFEN_gfx80	= 30068,
    TBUFFER_LOAD_FORMAT_D16_X_gfx80_OFFSET_gfx80	= 30069,
    TBUFFER_LOAD_FORMAT_XYZW_ADDR64_gfx6_gfx7	= 30070,
    TBUFFER_LOAD_FORMAT_XYZW_BOTHEN_gfx10	= 30071,
    TBUFFER_LOAD_FORMAT_XYZW_BOTHEN_gfx11	= 30072,
    TBUFFER_LOAD_FORMAT_XYZW_BOTHEN_gfx6_gfx7	= 30073,
    TBUFFER_LOAD_FORMAT_XYZW_BOTHEN_gfx90a	= 30074,
    TBUFFER_LOAD_FORMAT_XYZW_BOTHEN_vi	= 30075,
    TBUFFER_LOAD_FORMAT_XYZW_IDXEN_gfx10	= 30076,
    TBUFFER_LOAD_FORMAT_XYZW_IDXEN_gfx11	= 30077,
    TBUFFER_LOAD_FORMAT_XYZW_IDXEN_gfx6_gfx7	= 30078,
    TBUFFER_LOAD_FORMAT_XYZW_IDXEN_gfx90a	= 30079,
    TBUFFER_LOAD_FORMAT_XYZW_IDXEN_vi	= 30080,
    TBUFFER_LOAD_FORMAT_XYZW_OFFEN_gfx10	= 30081,
    TBUFFER_LOAD_FORMAT_XYZW_OFFEN_gfx11	= 30082,
    TBUFFER_LOAD_FORMAT_XYZW_OFFEN_gfx6_gfx7	= 30083,
    TBUFFER_LOAD_FORMAT_XYZW_OFFEN_gfx90a	= 30084,
    TBUFFER_LOAD_FORMAT_XYZW_OFFEN_vi	= 30085,
    TBUFFER_LOAD_FORMAT_XYZW_OFFSET_gfx10	= 30086,
    TBUFFER_LOAD_FORMAT_XYZW_OFFSET_gfx11	= 30087,
    TBUFFER_LOAD_FORMAT_XYZW_OFFSET_gfx6_gfx7	= 30088,
    TBUFFER_LOAD_FORMAT_XYZW_OFFSET_gfx90a	= 30089,
    TBUFFER_LOAD_FORMAT_XYZW_OFFSET_vi	= 30090,
    TBUFFER_LOAD_FORMAT_XYZW_VBUFFER_BOTHEN_gfx12	= 30091,
    TBUFFER_LOAD_FORMAT_XYZW_VBUFFER_IDXEN_gfx12	= 30092,
    TBUFFER_LOAD_FORMAT_XYZW_VBUFFER_OFFEN_gfx12	= 30093,
    TBUFFER_LOAD_FORMAT_XYZW_VBUFFER_OFFSET_gfx12	= 30094,
    TBUFFER_LOAD_FORMAT_XYZ_ADDR64_gfx6_gfx7	= 30095,
    TBUFFER_LOAD_FORMAT_XYZ_BOTHEN_gfx10	= 30096,
    TBUFFER_LOAD_FORMAT_XYZ_BOTHEN_gfx11	= 30097,
    TBUFFER_LOAD_FORMAT_XYZ_BOTHEN_gfx6_gfx7	= 30098,
    TBUFFER_LOAD_FORMAT_XYZ_BOTHEN_gfx90a	= 30099,
    TBUFFER_LOAD_FORMAT_XYZ_BOTHEN_vi	= 30100,
    TBUFFER_LOAD_FORMAT_XYZ_IDXEN_gfx10	= 30101,
    TBUFFER_LOAD_FORMAT_XYZ_IDXEN_gfx11	= 30102,
    TBUFFER_LOAD_FORMAT_XYZ_IDXEN_gfx6_gfx7	= 30103,
    TBUFFER_LOAD_FORMAT_XYZ_IDXEN_gfx90a	= 30104,
    TBUFFER_LOAD_FORMAT_XYZ_IDXEN_vi	= 30105,
    TBUFFER_LOAD_FORMAT_XYZ_OFFEN_gfx10	= 30106,
    TBUFFER_LOAD_FORMAT_XYZ_OFFEN_gfx11	= 30107,
    TBUFFER_LOAD_FORMAT_XYZ_OFFEN_gfx6_gfx7	= 30108,
    TBUFFER_LOAD_FORMAT_XYZ_OFFEN_gfx90a	= 30109,
    TBUFFER_LOAD_FORMAT_XYZ_OFFEN_vi	= 30110,
    TBUFFER_LOAD_FORMAT_XYZ_OFFSET_gfx10	= 30111,
    TBUFFER_LOAD_FORMAT_XYZ_OFFSET_gfx11	= 30112,
    TBUFFER_LOAD_FORMAT_XYZ_OFFSET_gfx6_gfx7	= 30113,
    TBUFFER_LOAD_FORMAT_XYZ_OFFSET_gfx90a	= 30114,
    TBUFFER_LOAD_FORMAT_XYZ_OFFSET_vi	= 30115,
    TBUFFER_LOAD_FORMAT_XYZ_VBUFFER_BOTHEN_gfx12	= 30116,
    TBUFFER_LOAD_FORMAT_XYZ_VBUFFER_IDXEN_gfx12	= 30117,
    TBUFFER_LOAD_FORMAT_XYZ_VBUFFER_OFFEN_gfx12	= 30118,
    TBUFFER_LOAD_FORMAT_XYZ_VBUFFER_OFFSET_gfx12	= 30119,
    TBUFFER_LOAD_FORMAT_XY_ADDR64_gfx6_gfx7	= 30120,
    TBUFFER_LOAD_FORMAT_XY_BOTHEN_gfx10	= 30121,
    TBUFFER_LOAD_FORMAT_XY_BOTHEN_gfx11	= 30122,
    TBUFFER_LOAD_FORMAT_XY_BOTHEN_gfx6_gfx7	= 30123,
    TBUFFER_LOAD_FORMAT_XY_BOTHEN_gfx90a	= 30124,
    TBUFFER_LOAD_FORMAT_XY_BOTHEN_vi	= 30125,
    TBUFFER_LOAD_FORMAT_XY_IDXEN_gfx10	= 30126,
    TBUFFER_LOAD_FORMAT_XY_IDXEN_gfx11	= 30127,
    TBUFFER_LOAD_FORMAT_XY_IDXEN_gfx6_gfx7	= 30128,
    TBUFFER_LOAD_FORMAT_XY_IDXEN_gfx90a	= 30129,
    TBUFFER_LOAD_FORMAT_XY_IDXEN_vi	= 30130,
    TBUFFER_LOAD_FORMAT_XY_OFFEN_gfx10	= 30131,
    TBUFFER_LOAD_FORMAT_XY_OFFEN_gfx11	= 30132,
    TBUFFER_LOAD_FORMAT_XY_OFFEN_gfx6_gfx7	= 30133,
    TBUFFER_LOAD_FORMAT_XY_OFFEN_gfx90a	= 30134,
    TBUFFER_LOAD_FORMAT_XY_OFFEN_vi	= 30135,
    TBUFFER_LOAD_FORMAT_XY_OFFSET_gfx10	= 30136,
    TBUFFER_LOAD_FORMAT_XY_OFFSET_gfx11	= 30137,
    TBUFFER_LOAD_FORMAT_XY_OFFSET_gfx6_gfx7	= 30138,
    TBUFFER_LOAD_FORMAT_XY_OFFSET_gfx90a	= 30139,
    TBUFFER_LOAD_FORMAT_XY_OFFSET_vi	= 30140,
    TBUFFER_LOAD_FORMAT_XY_VBUFFER_BOTHEN_gfx12	= 30141,
    TBUFFER_LOAD_FORMAT_XY_VBUFFER_IDXEN_gfx12	= 30142,
    TBUFFER_LOAD_FORMAT_XY_VBUFFER_OFFEN_gfx12	= 30143,
    TBUFFER_LOAD_FORMAT_XY_VBUFFER_OFFSET_gfx12	= 30144,
    TBUFFER_LOAD_FORMAT_X_ADDR64_gfx6_gfx7	= 30145,
    TBUFFER_LOAD_FORMAT_X_BOTHEN_gfx10	= 30146,
    TBUFFER_LOAD_FORMAT_X_BOTHEN_gfx11	= 30147,
    TBUFFER_LOAD_FORMAT_X_BOTHEN_gfx6_gfx7	= 30148,
    TBUFFER_LOAD_FORMAT_X_BOTHEN_gfx90a	= 30149,
    TBUFFER_LOAD_FORMAT_X_BOTHEN_vi	= 30150,
    TBUFFER_LOAD_FORMAT_X_IDXEN_gfx10	= 30151,
    TBUFFER_LOAD_FORMAT_X_IDXEN_gfx11	= 30152,
    TBUFFER_LOAD_FORMAT_X_IDXEN_gfx6_gfx7	= 30153,
    TBUFFER_LOAD_FORMAT_X_IDXEN_gfx90a	= 30154,
    TBUFFER_LOAD_FORMAT_X_IDXEN_vi	= 30155,
    TBUFFER_LOAD_FORMAT_X_OFFEN_gfx10	= 30156,
    TBUFFER_LOAD_FORMAT_X_OFFEN_gfx11	= 30157,
    TBUFFER_LOAD_FORMAT_X_OFFEN_gfx6_gfx7	= 30158,
    TBUFFER_LOAD_FORMAT_X_OFFEN_gfx90a	= 30159,
    TBUFFER_LOAD_FORMAT_X_OFFEN_vi	= 30160,
    TBUFFER_LOAD_FORMAT_X_OFFSET_gfx10	= 30161,
    TBUFFER_LOAD_FORMAT_X_OFFSET_gfx11	= 30162,
    TBUFFER_LOAD_FORMAT_X_OFFSET_gfx6_gfx7	= 30163,
    TBUFFER_LOAD_FORMAT_X_OFFSET_gfx90a	= 30164,
    TBUFFER_LOAD_FORMAT_X_OFFSET_vi	= 30165,
    TBUFFER_LOAD_FORMAT_X_VBUFFER_BOTHEN_gfx12	= 30166,
    TBUFFER_LOAD_FORMAT_X_VBUFFER_IDXEN_gfx12	= 30167,
    TBUFFER_LOAD_FORMAT_X_VBUFFER_OFFEN_gfx12	= 30168,
    TBUFFER_LOAD_FORMAT_X_VBUFFER_OFFSET_gfx12	= 30169,
    TBUFFER_STORE_FORMAT_D16_XYZW_BOTHEN_gfx10	= 30170,
    TBUFFER_STORE_FORMAT_D16_XYZW_BOTHEN_gfx11	= 30171,
    TBUFFER_STORE_FORMAT_D16_XYZW_BOTHEN_gfx90a	= 30172,
    TBUFFER_STORE_FORMAT_D16_XYZW_BOTHEN_vi	= 30173,
    TBUFFER_STORE_FORMAT_D16_XYZW_IDXEN_gfx10	= 30174,
    TBUFFER_STORE_FORMAT_D16_XYZW_IDXEN_gfx11	= 30175,
    TBUFFER_STORE_FORMAT_D16_XYZW_IDXEN_gfx90a	= 30176,
    TBUFFER_STORE_FORMAT_D16_XYZW_IDXEN_vi	= 30177,
    TBUFFER_STORE_FORMAT_D16_XYZW_OFFEN_gfx10	= 30178,
    TBUFFER_STORE_FORMAT_D16_XYZW_OFFEN_gfx11	= 30179,
    TBUFFER_STORE_FORMAT_D16_XYZW_OFFEN_gfx90a	= 30180,
    TBUFFER_STORE_FORMAT_D16_XYZW_OFFEN_vi	= 30181,
    TBUFFER_STORE_FORMAT_D16_XYZW_OFFSET_gfx10	= 30182,
    TBUFFER_STORE_FORMAT_D16_XYZW_OFFSET_gfx11	= 30183,
    TBUFFER_STORE_FORMAT_D16_XYZW_OFFSET_gfx90a	= 30184,
    TBUFFER_STORE_FORMAT_D16_XYZW_OFFSET_vi	= 30185,
    TBUFFER_STORE_FORMAT_D16_XYZW_VBUFFER_BOTHEN_gfx12	= 30186,
    TBUFFER_STORE_FORMAT_D16_XYZW_VBUFFER_IDXEN_gfx12	= 30187,
    TBUFFER_STORE_FORMAT_D16_XYZW_VBUFFER_OFFEN_gfx12	= 30188,
    TBUFFER_STORE_FORMAT_D16_XYZW_VBUFFER_OFFSET_gfx12	= 30189,
    TBUFFER_STORE_FORMAT_D16_XYZW_gfx80_BOTHEN_gfx80	= 30190,
    TBUFFER_STORE_FORMAT_D16_XYZW_gfx80_IDXEN_gfx80	= 30191,
    TBUFFER_STORE_FORMAT_D16_XYZW_gfx80_OFFEN_gfx80	= 30192,
    TBUFFER_STORE_FORMAT_D16_XYZW_gfx80_OFFSET_gfx80	= 30193,
    TBUFFER_STORE_FORMAT_D16_XYZ_BOTHEN_gfx10	= 30194,
    TBUFFER_STORE_FORMAT_D16_XYZ_BOTHEN_gfx11	= 30195,
    TBUFFER_STORE_FORMAT_D16_XYZ_BOTHEN_gfx90a	= 30196,
    TBUFFER_STORE_FORMAT_D16_XYZ_BOTHEN_vi	= 30197,
    TBUFFER_STORE_FORMAT_D16_XYZ_IDXEN_gfx10	= 30198,
    TBUFFER_STORE_FORMAT_D16_XYZ_IDXEN_gfx11	= 30199,
    TBUFFER_STORE_FORMAT_D16_XYZ_IDXEN_gfx90a	= 30200,
    TBUFFER_STORE_FORMAT_D16_XYZ_IDXEN_vi	= 30201,
    TBUFFER_STORE_FORMAT_D16_XYZ_OFFEN_gfx10	= 30202,
    TBUFFER_STORE_FORMAT_D16_XYZ_OFFEN_gfx11	= 30203,
    TBUFFER_STORE_FORMAT_D16_XYZ_OFFEN_gfx90a	= 30204,
    TBUFFER_STORE_FORMAT_D16_XYZ_OFFEN_vi	= 30205,
    TBUFFER_STORE_FORMAT_D16_XYZ_OFFSET_gfx10	= 30206,
    TBUFFER_STORE_FORMAT_D16_XYZ_OFFSET_gfx11	= 30207,
    TBUFFER_STORE_FORMAT_D16_XYZ_OFFSET_gfx90a	= 30208,
    TBUFFER_STORE_FORMAT_D16_XYZ_OFFSET_vi	= 30209,
    TBUFFER_STORE_FORMAT_D16_XYZ_VBUFFER_BOTHEN_gfx12	= 30210,
    TBUFFER_STORE_FORMAT_D16_XYZ_VBUFFER_IDXEN_gfx12	= 30211,
    TBUFFER_STORE_FORMAT_D16_XYZ_VBUFFER_OFFEN_gfx12	= 30212,
    TBUFFER_STORE_FORMAT_D16_XYZ_VBUFFER_OFFSET_gfx12	= 30213,
    TBUFFER_STORE_FORMAT_D16_XYZ_gfx80_BOTHEN_gfx80	= 30214,
    TBUFFER_STORE_FORMAT_D16_XYZ_gfx80_IDXEN_gfx80	= 30215,
    TBUFFER_STORE_FORMAT_D16_XYZ_gfx80_OFFEN_gfx80	= 30216,
    TBUFFER_STORE_FORMAT_D16_XYZ_gfx80_OFFSET_gfx80	= 30217,
    TBUFFER_STORE_FORMAT_D16_XY_BOTHEN_gfx10	= 30218,
    TBUFFER_STORE_FORMAT_D16_XY_BOTHEN_gfx11	= 30219,
    TBUFFER_STORE_FORMAT_D16_XY_BOTHEN_gfx90a	= 30220,
    TBUFFER_STORE_FORMAT_D16_XY_BOTHEN_vi	= 30221,
    TBUFFER_STORE_FORMAT_D16_XY_IDXEN_gfx10	= 30222,
    TBUFFER_STORE_FORMAT_D16_XY_IDXEN_gfx11	= 30223,
    TBUFFER_STORE_FORMAT_D16_XY_IDXEN_gfx90a	= 30224,
    TBUFFER_STORE_FORMAT_D16_XY_IDXEN_vi	= 30225,
    TBUFFER_STORE_FORMAT_D16_XY_OFFEN_gfx10	= 30226,
    TBUFFER_STORE_FORMAT_D16_XY_OFFEN_gfx11	= 30227,
    TBUFFER_STORE_FORMAT_D16_XY_OFFEN_gfx90a	= 30228,
    TBUFFER_STORE_FORMAT_D16_XY_OFFEN_vi	= 30229,
    TBUFFER_STORE_FORMAT_D16_XY_OFFSET_gfx10	= 30230,
    TBUFFER_STORE_FORMAT_D16_XY_OFFSET_gfx11	= 30231,
    TBUFFER_STORE_FORMAT_D16_XY_OFFSET_gfx90a	= 30232,
    TBUFFER_STORE_FORMAT_D16_XY_OFFSET_vi	= 30233,
    TBUFFER_STORE_FORMAT_D16_XY_VBUFFER_BOTHEN_gfx12	= 30234,
    TBUFFER_STORE_FORMAT_D16_XY_VBUFFER_IDXEN_gfx12	= 30235,
    TBUFFER_STORE_FORMAT_D16_XY_VBUFFER_OFFEN_gfx12	= 30236,
    TBUFFER_STORE_FORMAT_D16_XY_VBUFFER_OFFSET_gfx12	= 30237,
    TBUFFER_STORE_FORMAT_D16_XY_gfx80_BOTHEN_gfx80	= 30238,
    TBUFFER_STORE_FORMAT_D16_XY_gfx80_IDXEN_gfx80	= 30239,
    TBUFFER_STORE_FORMAT_D16_XY_gfx80_OFFEN_gfx80	= 30240,
    TBUFFER_STORE_FORMAT_D16_XY_gfx80_OFFSET_gfx80	= 30241,
    TBUFFER_STORE_FORMAT_D16_X_BOTHEN_gfx10	= 30242,
    TBUFFER_STORE_FORMAT_D16_X_BOTHEN_gfx11	= 30243,
    TBUFFER_STORE_FORMAT_D16_X_BOTHEN_gfx90a	= 30244,
    TBUFFER_STORE_FORMAT_D16_X_BOTHEN_vi	= 30245,
    TBUFFER_STORE_FORMAT_D16_X_IDXEN_gfx10	= 30246,
    TBUFFER_STORE_FORMAT_D16_X_IDXEN_gfx11	= 30247,
    TBUFFER_STORE_FORMAT_D16_X_IDXEN_gfx90a	= 30248,
    TBUFFER_STORE_FORMAT_D16_X_IDXEN_vi	= 30249,
    TBUFFER_STORE_FORMAT_D16_X_OFFEN_gfx10	= 30250,
    TBUFFER_STORE_FORMAT_D16_X_OFFEN_gfx11	= 30251,
    TBUFFER_STORE_FORMAT_D16_X_OFFEN_gfx90a	= 30252,
    TBUFFER_STORE_FORMAT_D16_X_OFFEN_vi	= 30253,
    TBUFFER_STORE_FORMAT_D16_X_OFFSET_gfx10	= 30254,
    TBUFFER_STORE_FORMAT_D16_X_OFFSET_gfx11	= 30255,
    TBUFFER_STORE_FORMAT_D16_X_OFFSET_gfx90a	= 30256,
    TBUFFER_STORE_FORMAT_D16_X_OFFSET_vi	= 30257,
    TBUFFER_STORE_FORMAT_D16_X_VBUFFER_BOTHEN_gfx12	= 30258,
    TBUFFER_STORE_FORMAT_D16_X_VBUFFER_IDXEN_gfx12	= 30259,
    TBUFFER_STORE_FORMAT_D16_X_VBUFFER_OFFEN_gfx12	= 30260,
    TBUFFER_STORE_FORMAT_D16_X_VBUFFER_OFFSET_gfx12	= 30261,
    TBUFFER_STORE_FORMAT_D16_X_gfx80_BOTHEN_gfx80	= 30262,
    TBUFFER_STORE_FORMAT_D16_X_gfx80_IDXEN_gfx80	= 30263,
    TBUFFER_STORE_FORMAT_D16_X_gfx80_OFFEN_gfx80	= 30264,
    TBUFFER_STORE_FORMAT_D16_X_gfx80_OFFSET_gfx80	= 30265,
    TBUFFER_STORE_FORMAT_XYZW_ADDR64_gfx6_gfx7	= 30266,
    TBUFFER_STORE_FORMAT_XYZW_BOTHEN_gfx10	= 30267,
    TBUFFER_STORE_FORMAT_XYZW_BOTHEN_gfx11	= 30268,
    TBUFFER_STORE_FORMAT_XYZW_BOTHEN_gfx6_gfx7	= 30269,
    TBUFFER_STORE_FORMAT_XYZW_BOTHEN_gfx90a	= 30270,
    TBUFFER_STORE_FORMAT_XYZW_BOTHEN_vi	= 30271,
    TBUFFER_STORE_FORMAT_XYZW_IDXEN_gfx10	= 30272,
    TBUFFER_STORE_FORMAT_XYZW_IDXEN_gfx11	= 30273,
    TBUFFER_STORE_FORMAT_XYZW_IDXEN_gfx6_gfx7	= 30274,
    TBUFFER_STORE_FORMAT_XYZW_IDXEN_gfx90a	= 30275,
    TBUFFER_STORE_FORMAT_XYZW_IDXEN_vi	= 30276,
    TBUFFER_STORE_FORMAT_XYZW_OFFEN_gfx10	= 30277,
    TBUFFER_STORE_FORMAT_XYZW_OFFEN_gfx11	= 30278,
    TBUFFER_STORE_FORMAT_XYZW_OFFEN_gfx6_gfx7	= 30279,
    TBUFFER_STORE_FORMAT_XYZW_OFFEN_gfx90a	= 30280,
    TBUFFER_STORE_FORMAT_XYZW_OFFEN_vi	= 30281,
    TBUFFER_STORE_FORMAT_XYZW_OFFSET_gfx10	= 30282,
    TBUFFER_STORE_FORMAT_XYZW_OFFSET_gfx11	= 30283,
    TBUFFER_STORE_FORMAT_XYZW_OFFSET_gfx6_gfx7	= 30284,
    TBUFFER_STORE_FORMAT_XYZW_OFFSET_gfx90a	= 30285,
    TBUFFER_STORE_FORMAT_XYZW_OFFSET_vi	= 30286,
    TBUFFER_STORE_FORMAT_XYZW_VBUFFER_BOTHEN_gfx12	= 30287,
    TBUFFER_STORE_FORMAT_XYZW_VBUFFER_IDXEN_gfx12	= 30288,
    TBUFFER_STORE_FORMAT_XYZW_VBUFFER_OFFEN_gfx12	= 30289,
    TBUFFER_STORE_FORMAT_XYZW_VBUFFER_OFFSET_gfx12	= 30290,
    TBUFFER_STORE_FORMAT_XYZ_ADDR64_gfx6_gfx7	= 30291,
    TBUFFER_STORE_FORMAT_XYZ_BOTHEN_gfx10	= 30292,
    TBUFFER_STORE_FORMAT_XYZ_BOTHEN_gfx11	= 30293,
    TBUFFER_STORE_FORMAT_XYZ_BOTHEN_gfx6_gfx7	= 30294,
    TBUFFER_STORE_FORMAT_XYZ_BOTHEN_gfx90a	= 30295,
    TBUFFER_STORE_FORMAT_XYZ_BOTHEN_vi	= 30296,
    TBUFFER_STORE_FORMAT_XYZ_IDXEN_gfx10	= 30297,
    TBUFFER_STORE_FORMAT_XYZ_IDXEN_gfx11	= 30298,
    TBUFFER_STORE_FORMAT_XYZ_IDXEN_gfx6_gfx7	= 30299,
    TBUFFER_STORE_FORMAT_XYZ_IDXEN_gfx90a	= 30300,
    TBUFFER_STORE_FORMAT_XYZ_IDXEN_vi	= 30301,
    TBUFFER_STORE_FORMAT_XYZ_OFFEN_gfx10	= 30302,
    TBUFFER_STORE_FORMAT_XYZ_OFFEN_gfx11	= 30303,
    TBUFFER_STORE_FORMAT_XYZ_OFFEN_gfx6_gfx7	= 30304,
    TBUFFER_STORE_FORMAT_XYZ_OFFEN_gfx90a	= 30305,
    TBUFFER_STORE_FORMAT_XYZ_OFFEN_vi	= 30306,
    TBUFFER_STORE_FORMAT_XYZ_OFFSET_gfx10	= 30307,
    TBUFFER_STORE_FORMAT_XYZ_OFFSET_gfx11	= 30308,
    TBUFFER_STORE_FORMAT_XYZ_OFFSET_gfx6_gfx7	= 30309,
    TBUFFER_STORE_FORMAT_XYZ_OFFSET_gfx90a	= 30310,
    TBUFFER_STORE_FORMAT_XYZ_OFFSET_vi	= 30311,
    TBUFFER_STORE_FORMAT_XYZ_VBUFFER_BOTHEN_gfx12	= 30312,
    TBUFFER_STORE_FORMAT_XYZ_VBUFFER_IDXEN_gfx12	= 30313,
    TBUFFER_STORE_FORMAT_XYZ_VBUFFER_OFFEN_gfx12	= 30314,
    TBUFFER_STORE_FORMAT_XYZ_VBUFFER_OFFSET_gfx12	= 30315,
    TBUFFER_STORE_FORMAT_XY_ADDR64_gfx6_gfx7	= 30316,
    TBUFFER_STORE_FORMAT_XY_BOTHEN_gfx10	= 30317,
    TBUFFER_STORE_FORMAT_XY_BOTHEN_gfx11	= 30318,
    TBUFFER_STORE_FORMAT_XY_BOTHEN_gfx6_gfx7	= 30319,
    TBUFFER_STORE_FORMAT_XY_BOTHEN_gfx90a	= 30320,
    TBUFFER_STORE_FORMAT_XY_BOTHEN_vi	= 30321,
    TBUFFER_STORE_FORMAT_XY_IDXEN_gfx10	= 30322,
    TBUFFER_STORE_FORMAT_XY_IDXEN_gfx11	= 30323,
    TBUFFER_STORE_FORMAT_XY_IDXEN_gfx6_gfx7	= 30324,
    TBUFFER_STORE_FORMAT_XY_IDXEN_gfx90a	= 30325,
    TBUFFER_STORE_FORMAT_XY_IDXEN_vi	= 30326,
    TBUFFER_STORE_FORMAT_XY_OFFEN_gfx10	= 30327,
    TBUFFER_STORE_FORMAT_XY_OFFEN_gfx11	= 30328,
    TBUFFER_STORE_FORMAT_XY_OFFEN_gfx6_gfx7	= 30329,
    TBUFFER_STORE_FORMAT_XY_OFFEN_gfx90a	= 30330,
    TBUFFER_STORE_FORMAT_XY_OFFEN_vi	= 30331,
    TBUFFER_STORE_FORMAT_XY_OFFSET_gfx10	= 30332,
    TBUFFER_STORE_FORMAT_XY_OFFSET_gfx11	= 30333,
    TBUFFER_STORE_FORMAT_XY_OFFSET_gfx6_gfx7	= 30334,
    TBUFFER_STORE_FORMAT_XY_OFFSET_gfx90a	= 30335,
    TBUFFER_STORE_FORMAT_XY_OFFSET_vi	= 30336,
    TBUFFER_STORE_FORMAT_XY_VBUFFER_BOTHEN_gfx12	= 30337,
    TBUFFER_STORE_FORMAT_XY_VBUFFER_IDXEN_gfx12	= 30338,
    TBUFFER_STORE_FORMAT_XY_VBUFFER_OFFEN_gfx12	= 30339,
    TBUFFER_STORE_FORMAT_XY_VBUFFER_OFFSET_gfx12	= 30340,
    TBUFFER_STORE_FORMAT_X_ADDR64_gfx6_gfx7	= 30341,
    TBUFFER_STORE_FORMAT_X_BOTHEN_gfx10	= 30342,
    TBUFFER_STORE_FORMAT_X_BOTHEN_gfx11	= 30343,
    TBUFFER_STORE_FORMAT_X_BOTHEN_gfx6_gfx7	= 30344,
    TBUFFER_STORE_FORMAT_X_BOTHEN_gfx90a	= 30345,
    TBUFFER_STORE_FORMAT_X_BOTHEN_vi	= 30346,
    TBUFFER_STORE_FORMAT_X_IDXEN_gfx10	= 30347,
    TBUFFER_STORE_FORMAT_X_IDXEN_gfx11	= 30348,
    TBUFFER_STORE_FORMAT_X_IDXEN_gfx6_gfx7	= 30349,
    TBUFFER_STORE_FORMAT_X_IDXEN_gfx90a	= 30350,
    TBUFFER_STORE_FORMAT_X_IDXEN_vi	= 30351,
    TBUFFER_STORE_FORMAT_X_OFFEN_gfx10	= 30352,
    TBUFFER_STORE_FORMAT_X_OFFEN_gfx11	= 30353,
    TBUFFER_STORE_FORMAT_X_OFFEN_gfx6_gfx7	= 30354,
    TBUFFER_STORE_FORMAT_X_OFFEN_gfx90a	= 30355,
    TBUFFER_STORE_FORMAT_X_OFFEN_vi	= 30356,
    TBUFFER_STORE_FORMAT_X_OFFSET_gfx10	= 30357,
    TBUFFER_STORE_FORMAT_X_OFFSET_gfx11	= 30358,
    TBUFFER_STORE_FORMAT_X_OFFSET_gfx6_gfx7	= 30359,
    TBUFFER_STORE_FORMAT_X_OFFSET_gfx90a	= 30360,
    TBUFFER_STORE_FORMAT_X_OFFSET_vi	= 30361,
    TBUFFER_STORE_FORMAT_X_VBUFFER_BOTHEN_gfx12	= 30362,
    TBUFFER_STORE_FORMAT_X_VBUFFER_IDXEN_gfx12	= 30363,
    TBUFFER_STORE_FORMAT_X_VBUFFER_OFFEN_gfx12	= 30364,
    TBUFFER_STORE_FORMAT_X_VBUFFER_OFFSET_gfx12	= 30365,
    V_ACCVGPR_MOV_B32_vi	= 30366,
    V_ACCVGPR_READ_B32_vi	= 30367,
    V_ACCVGPR_WRITE_B32_vi	= 30368,
    V_ADD3_U32_e64_dpp8_gfx11	= 30369,
    V_ADD3_U32_e64_dpp8_gfx12	= 30370,
    V_ADD3_U32_e64_dpp_gfx11	= 30371,
    V_ADD3_U32_e64_dpp_gfx12	= 30372,
    V_ADD3_U32_e64_gfx11	= 30373,
    V_ADD3_U32_e64_gfx12	= 30374,
    V_ADD3_U32_gfx10	= 30375,
    V_ADD3_U32_vi	= 30376,
    V_ADDC_CO_U32_dpp_gfx9	= 30377,
    V_ADDC_CO_U32_e32_gfx9	= 30378,
    V_ADDC_CO_U32_e64_gfx9	= 30379,
    V_ADDC_CO_U32_sdwa_gfx9	= 30380,
    V_ADDC_U32_dpp_vi	= 30381,
    V_ADDC_U32_e32_gfx6_gfx7	= 30382,
    V_ADDC_U32_e32_vi	= 30383,
    V_ADDC_U32_e64_gfx6_gfx7	= 30384,
    V_ADDC_U32_e64_vi	= 30385,
    V_ADDC_U32_sdwa_vi	= 30386,
    V_ADD_CO_CI_U32_dpp8_gfx10	= 30387,
    V_ADD_CO_CI_U32_dpp8_gfx11	= 30388,
    V_ADD_CO_CI_U32_dpp8_gfx12	= 30389,
    V_ADD_CO_CI_U32_dpp8_w32_gfx10	= 30390,
    V_ADD_CO_CI_U32_dpp8_w32_gfx11	= 30391,
    V_ADD_CO_CI_U32_dpp8_w32_gfx12	= 30392,
    V_ADD_CO_CI_U32_dpp8_w64_gfx10	= 30393,
    V_ADD_CO_CI_U32_dpp8_w64_gfx11	= 30394,
    V_ADD_CO_CI_U32_dpp8_w64_gfx12	= 30395,
    V_ADD_CO_CI_U32_dpp_gfx10	= 30396,
    V_ADD_CO_CI_U32_dpp_gfx11	= 30397,
    V_ADD_CO_CI_U32_dpp_gfx12	= 30398,
    V_ADD_CO_CI_U32_dpp_w32_gfx10	= 30399,
    V_ADD_CO_CI_U32_dpp_w32_gfx11	= 30400,
    V_ADD_CO_CI_U32_dpp_w32_gfx12	= 30401,
    V_ADD_CO_CI_U32_dpp_w64_gfx10	= 30402,
    V_ADD_CO_CI_U32_dpp_w64_gfx11	= 30403,
    V_ADD_CO_CI_U32_dpp_w64_gfx12	= 30404,
    V_ADD_CO_CI_U32_e32_gfx10	= 30405,
    V_ADD_CO_CI_U32_e32_gfx11	= 30406,
    V_ADD_CO_CI_U32_e32_gfx12	= 30407,
    V_ADD_CO_CI_U32_e64_dpp8_gfx11	= 30408,
    V_ADD_CO_CI_U32_e64_dpp8_gfx12	= 30409,
    V_ADD_CO_CI_U32_e64_dpp_gfx11	= 30410,
    V_ADD_CO_CI_U32_e64_dpp_gfx12	= 30411,
    V_ADD_CO_CI_U32_e64_gfx10	= 30412,
    V_ADD_CO_CI_U32_e64_gfx11	= 30413,
    V_ADD_CO_CI_U32_e64_gfx12	= 30414,
    V_ADD_CO_CI_U32_sdwa_gfx10	= 30415,
    V_ADD_CO_CI_U32_sdwa_w32_gfx10	= 30416,
    V_ADD_CO_CI_U32_sdwa_w64_gfx10	= 30417,
    V_ADD_CO_U32_dpp_gfx9	= 30418,
    V_ADD_CO_U32_e32_gfx9	= 30419,
    V_ADD_CO_U32_e64_dpp8_gfx11	= 30420,
    V_ADD_CO_U32_e64_dpp8_gfx12	= 30421,
    V_ADD_CO_U32_e64_dpp_gfx11	= 30422,
    V_ADD_CO_U32_e64_dpp_gfx12	= 30423,
    V_ADD_CO_U32_e64_gfx10	= 30424,
    V_ADD_CO_U32_e64_gfx11	= 30425,
    V_ADD_CO_U32_e64_gfx12	= 30426,
    V_ADD_CO_U32_e64_gfx9	= 30427,
    V_ADD_CO_U32_sdwa_gfx9	= 30428,
    V_ADD_F16_dpp8_gfx10	= 30429,
    V_ADD_F16_dpp_gfx10	= 30430,
    V_ADD_F16_dpp_vi	= 30431,
    V_ADD_F16_e32_gfx10	= 30432,
    V_ADD_F16_e32_vi	= 30433,
    V_ADD_F16_e64_gfx10	= 30434,
    V_ADD_F16_e64_vi	= 30435,
    V_ADD_F16_fake16_dpp8_gfx11	= 30436,
    V_ADD_F16_fake16_dpp8_gfx12	= 30437,
    V_ADD_F16_fake16_dpp_gfx11	= 30438,
    V_ADD_F16_fake16_dpp_gfx12	= 30439,
    V_ADD_F16_fake16_e32_gfx11	= 30440,
    V_ADD_F16_fake16_e32_gfx12	= 30441,
    V_ADD_F16_fake16_e64_dpp8_gfx11	= 30442,
    V_ADD_F16_fake16_e64_dpp8_gfx12	= 30443,
    V_ADD_F16_fake16_e64_dpp_gfx11	= 30444,
    V_ADD_F16_fake16_e64_dpp_gfx12	= 30445,
    V_ADD_F16_fake16_e64_gfx11	= 30446,
    V_ADD_F16_fake16_e64_gfx12	= 30447,
    V_ADD_F16_sdwa_gfx10	= 30448,
    V_ADD_F16_sdwa_gfx9	= 30449,
    V_ADD_F16_sdwa_vi	= 30450,
    V_ADD_F16_t16_dpp8_gfx11	= 30451,
    V_ADD_F16_t16_dpp8_gfx12	= 30452,
    V_ADD_F16_t16_dpp_gfx11	= 30453,
    V_ADD_F16_t16_dpp_gfx12	= 30454,
    V_ADD_F16_t16_e32_gfx11	= 30455,
    V_ADD_F16_t16_e32_gfx12	= 30456,
    V_ADD_F16_t16_e64_dpp8_gfx11	= 30457,
    V_ADD_F16_t16_e64_dpp8_gfx12	= 30458,
    V_ADD_F16_t16_e64_dpp_gfx11	= 30459,
    V_ADD_F16_t16_e64_dpp_gfx12	= 30460,
    V_ADD_F16_t16_e64_gfx11	= 30461,
    V_ADD_F16_t16_e64_gfx12	= 30462,
    V_ADD_F32_dpp8_gfx10	= 30463,
    V_ADD_F32_dpp8_gfx11	= 30464,
    V_ADD_F32_dpp8_gfx12	= 30465,
    V_ADD_F32_dpp_gfx10	= 30466,
    V_ADD_F32_dpp_gfx11	= 30467,
    V_ADD_F32_dpp_gfx12	= 30468,
    V_ADD_F32_dpp_vi	= 30469,
    V_ADD_F32_e32_gfx10	= 30470,
    V_ADD_F32_e32_gfx11	= 30471,
    V_ADD_F32_e32_gfx12	= 30472,
    V_ADD_F32_e32_gfx6_gfx7	= 30473,
    V_ADD_F32_e32_vi	= 30474,
    V_ADD_F32_e64_dpp8_gfx11	= 30475,
    V_ADD_F32_e64_dpp8_gfx12	= 30476,
    V_ADD_F32_e64_dpp_gfx11	= 30477,
    V_ADD_F32_e64_dpp_gfx12	= 30478,
    V_ADD_F32_e64_gfx10	= 30479,
    V_ADD_F32_e64_gfx11	= 30480,
    V_ADD_F32_e64_gfx12	= 30481,
    V_ADD_F32_e64_gfx6_gfx7	= 30482,
    V_ADD_F32_e64_vi	= 30483,
    V_ADD_F32_sdwa_gfx10	= 30484,
    V_ADD_F32_sdwa_gfx9	= 30485,
    V_ADD_F32_sdwa_vi	= 30486,
    V_ADD_F64_e32_gfx12	= 30487,
    V_ADD_F64_e64_gfx11	= 30488,
    V_ADD_F64_e64_gfx12	= 30489,
    V_ADD_F64_gfx10	= 30490,
    V_ADD_F64_gfx6_gfx7	= 30491,
    V_ADD_F64_vi	= 30492,
    V_ADD_I16_vi	= 30493,
    V_ADD_I32_e32_gfx6_gfx7	= 30494,
    V_ADD_I32_e64_gfx6_gfx7	= 30495,
    V_ADD_I32_vi	= 30496,
    V_ADD_LSHL_U32_e64_dpp8_gfx11	= 30497,
    V_ADD_LSHL_U32_e64_dpp8_gfx12	= 30498,
    V_ADD_LSHL_U32_e64_dpp_gfx11	= 30499,
    V_ADD_LSHL_U32_e64_dpp_gfx12	= 30500,
    V_ADD_LSHL_U32_e64_gfx11	= 30501,
    V_ADD_LSHL_U32_e64_gfx12	= 30502,
    V_ADD_LSHL_U32_gfx10	= 30503,
    V_ADD_LSHL_U32_vi	= 30504,
    V_ADD_NC_I16_e64_dpp8_gfx11	= 30505,
    V_ADD_NC_I16_e64_dpp8_gfx12	= 30506,
    V_ADD_NC_I16_e64_dpp_gfx11	= 30507,
    V_ADD_NC_I16_e64_dpp_gfx12	= 30508,
    V_ADD_NC_I16_e64_gfx11	= 30509,
    V_ADD_NC_I16_e64_gfx12	= 30510,
    V_ADD_NC_I16_gfx10	= 30511,
    V_ADD_NC_I32_e64_dpp8_gfx11	= 30512,
    V_ADD_NC_I32_e64_dpp8_gfx12	= 30513,
    V_ADD_NC_I32_e64_dpp_gfx11	= 30514,
    V_ADD_NC_I32_e64_dpp_gfx12	= 30515,
    V_ADD_NC_I32_e64_gfx11	= 30516,
    V_ADD_NC_I32_e64_gfx12	= 30517,
    V_ADD_NC_I32_gfx10	= 30518,
    V_ADD_NC_U16_e64_dpp8_gfx11	= 30519,
    V_ADD_NC_U16_e64_dpp8_gfx12	= 30520,
    V_ADD_NC_U16_e64_dpp_gfx11	= 30521,
    V_ADD_NC_U16_e64_dpp_gfx12	= 30522,
    V_ADD_NC_U16_e64_gfx11	= 30523,
    V_ADD_NC_U16_e64_gfx12	= 30524,
    V_ADD_NC_U16_gfx10	= 30525,
    V_ADD_NC_U32_dpp8_gfx10	= 30526,
    V_ADD_NC_U32_dpp8_gfx11	= 30527,
    V_ADD_NC_U32_dpp8_gfx12	= 30528,
    V_ADD_NC_U32_dpp_gfx10	= 30529,
    V_ADD_NC_U32_dpp_gfx11	= 30530,
    V_ADD_NC_U32_dpp_gfx12	= 30531,
    V_ADD_NC_U32_e32_gfx10	= 30532,
    V_ADD_NC_U32_e32_gfx11	= 30533,
    V_ADD_NC_U32_e32_gfx12	= 30534,
    V_ADD_NC_U32_e64_dpp8_gfx11	= 30535,
    V_ADD_NC_U32_e64_dpp8_gfx12	= 30536,
    V_ADD_NC_U32_e64_dpp_gfx11	= 30537,
    V_ADD_NC_U32_e64_dpp_gfx12	= 30538,
    V_ADD_NC_U32_e64_gfx10	= 30539,
    V_ADD_NC_U32_e64_gfx11	= 30540,
    V_ADD_NC_U32_e64_gfx12	= 30541,
    V_ADD_NC_U32_sdwa_gfx10	= 30542,
    V_ADD_U16_dpp_vi	= 30543,
    V_ADD_U16_e32_vi	= 30544,
    V_ADD_U16_e64_vi	= 30545,
    V_ADD_U16_sdwa_gfx9	= 30546,
    V_ADD_U16_sdwa_vi	= 30547,
    V_ADD_U32_dpp_gfx9	= 30548,
    V_ADD_U32_dpp_vi	= 30549,
    V_ADD_U32_e32_gfx9	= 30550,
    V_ADD_U32_e32_vi	= 30551,
    V_ADD_U32_e64_gfx9	= 30552,
    V_ADD_U32_e64_vi	= 30553,
    V_ADD_U32_sdwa_gfx9	= 30554,
    V_ADD_U32_sdwa_vi	= 30555,
    V_ALIGNBIT_B32_e64_dpp8_gfx11	= 30556,
    V_ALIGNBIT_B32_e64_dpp8_gfx12	= 30557,
    V_ALIGNBIT_B32_e64_dpp_gfx11	= 30558,
    V_ALIGNBIT_B32_e64_dpp_gfx12	= 30559,
    V_ALIGNBIT_B32_e64_gfx11	= 30560,
    V_ALIGNBIT_B32_e64_gfx12	= 30561,
    V_ALIGNBIT_B32_gfx10	= 30562,
    V_ALIGNBIT_B32_gfx6_gfx7	= 30563,
    V_ALIGNBIT_B32_vi	= 30564,
    V_ALIGNBYTE_B32_e64_dpp8_gfx11	= 30565,
    V_ALIGNBYTE_B32_e64_dpp8_gfx12	= 30566,
    V_ALIGNBYTE_B32_e64_dpp_gfx11	= 30567,
    V_ALIGNBYTE_B32_e64_dpp_gfx12	= 30568,
    V_ALIGNBYTE_B32_e64_gfx11	= 30569,
    V_ALIGNBYTE_B32_e64_gfx12	= 30570,
    V_ALIGNBYTE_B32_gfx10	= 30571,
    V_ALIGNBYTE_B32_gfx6_gfx7	= 30572,
    V_ALIGNBYTE_B32_vi	= 30573,
    V_AND_B16_t16_e64_dpp8_gfx11	= 30574,
    V_AND_B16_t16_e64_dpp8_gfx12	= 30575,
    V_AND_B16_t16_e64_dpp_gfx11	= 30576,
    V_AND_B16_t16_e64_dpp_gfx12	= 30577,
    V_AND_B16_t16_e64_gfx11	= 30578,
    V_AND_B16_t16_e64_gfx12	= 30579,
    V_AND_B32_dpp8_gfx10	= 30580,
    V_AND_B32_dpp8_gfx11	= 30581,
    V_AND_B32_dpp8_gfx12	= 30582,
    V_AND_B32_dpp_gfx10	= 30583,
    V_AND_B32_dpp_gfx11	= 30584,
    V_AND_B32_dpp_gfx12	= 30585,
    V_AND_B32_dpp_vi	= 30586,
    V_AND_B32_e32_gfx10	= 30587,
    V_AND_B32_e32_gfx11	= 30588,
    V_AND_B32_e32_gfx12	= 30589,
    V_AND_B32_e32_gfx6_gfx7	= 30590,
    V_AND_B32_e32_vi	= 30591,
    V_AND_B32_e64_dpp8_gfx11	= 30592,
    V_AND_B32_e64_dpp8_gfx12	= 30593,
    V_AND_B32_e64_dpp_gfx11	= 30594,
    V_AND_B32_e64_dpp_gfx12	= 30595,
    V_AND_B32_e64_gfx10	= 30596,
    V_AND_B32_e64_gfx11	= 30597,
    V_AND_B32_e64_gfx12	= 30598,
    V_AND_B32_e64_gfx6_gfx7	= 30599,
    V_AND_B32_e64_vi	= 30600,
    V_AND_B32_sdwa_gfx10	= 30601,
    V_AND_B32_sdwa_gfx9	= 30602,
    V_AND_B32_sdwa_vi	= 30603,
    V_AND_OR_B32_e64_dpp8_gfx11	= 30604,
    V_AND_OR_B32_e64_dpp8_gfx12	= 30605,
    V_AND_OR_B32_e64_dpp_gfx11	= 30606,
    V_AND_OR_B32_e64_dpp_gfx12	= 30607,
    V_AND_OR_B32_e64_gfx11	= 30608,
    V_AND_OR_B32_e64_gfx12	= 30609,
    V_AND_OR_B32_gfx10	= 30610,
    V_AND_OR_B32_vi	= 30611,
    V_ASHRREV_I16_dpp_vi	= 30612,
    V_ASHRREV_I16_e32_vi	= 30613,
    V_ASHRREV_I16_e64_vi	= 30614,
    V_ASHRREV_I16_gfx10	= 30615,
    V_ASHRREV_I16_sdwa_gfx9	= 30616,
    V_ASHRREV_I16_sdwa_vi	= 30617,
    V_ASHRREV_I16_t16_e64_dpp8_gfx11	= 30618,
    V_ASHRREV_I16_t16_e64_dpp8_gfx12	= 30619,
    V_ASHRREV_I16_t16_e64_dpp_gfx11	= 30620,
    V_ASHRREV_I16_t16_e64_dpp_gfx12	= 30621,
    V_ASHRREV_I16_t16_e64_gfx11	= 30622,
    V_ASHRREV_I16_t16_e64_gfx12	= 30623,
    V_ASHRREV_I32_dpp8_gfx10	= 30624,
    V_ASHRREV_I32_dpp8_gfx11	= 30625,
    V_ASHRREV_I32_dpp8_gfx12	= 30626,
    V_ASHRREV_I32_dpp_gfx10	= 30627,
    V_ASHRREV_I32_dpp_gfx11	= 30628,
    V_ASHRREV_I32_dpp_gfx12	= 30629,
    V_ASHRREV_I32_dpp_vi	= 30630,
    V_ASHRREV_I32_e32_gfx10	= 30631,
    V_ASHRREV_I32_e32_gfx11	= 30632,
    V_ASHRREV_I32_e32_gfx12	= 30633,
    V_ASHRREV_I32_e32_gfx6_gfx7	= 30634,
    V_ASHRREV_I32_e32_vi	= 30635,
    V_ASHRREV_I32_e64_dpp8_gfx11	= 30636,
    V_ASHRREV_I32_e64_dpp8_gfx12	= 30637,
    V_ASHRREV_I32_e64_dpp_gfx11	= 30638,
    V_ASHRREV_I32_e64_dpp_gfx12	= 30639,
    V_ASHRREV_I32_e64_gfx10	= 30640,
    V_ASHRREV_I32_e64_gfx11	= 30641,
    V_ASHRREV_I32_e64_gfx12	= 30642,
    V_ASHRREV_I32_e64_gfx6_gfx7	= 30643,
    V_ASHRREV_I32_e64_vi	= 30644,
    V_ASHRREV_I32_sdwa_gfx10	= 30645,
    V_ASHRREV_I32_sdwa_gfx9	= 30646,
    V_ASHRREV_I32_sdwa_vi	= 30647,
    V_ASHRREV_I64_e64_gfx11	= 30648,
    V_ASHRREV_I64_e64_gfx12	= 30649,
    V_ASHRREV_I64_gfx10	= 30650,
    V_ASHRREV_I64_vi	= 30651,
    V_ASHR_I32_e32_gfx6_gfx7	= 30652,
    V_ASHR_I32_e64_gfx6_gfx7	= 30653,
    V_ASHR_I64_gfx6_gfx7	= 30654,
    V_BCNT_U32_B32_e32_gfx6_gfx7	= 30655,
    V_BCNT_U32_B32_e64_dpp8_gfx11	= 30656,
    V_BCNT_U32_B32_e64_dpp8_gfx12	= 30657,
    V_BCNT_U32_B32_e64_dpp_gfx11	= 30658,
    V_BCNT_U32_B32_e64_dpp_gfx12	= 30659,
    V_BCNT_U32_B32_e64_gfx10	= 30660,
    V_BCNT_U32_B32_e64_gfx11	= 30661,
    V_BCNT_U32_B32_e64_gfx12	= 30662,
    V_BCNT_U32_B32_e64_gfx6_gfx7	= 30663,
    V_BCNT_U32_B32_e64_vi	= 30664,
    V_BFE_I32_e64_dpp8_gfx11	= 30665,
    V_BFE_I32_e64_dpp8_gfx12	= 30666,
    V_BFE_I32_e64_dpp_gfx11	= 30667,
    V_BFE_I32_e64_dpp_gfx12	= 30668,
    V_BFE_I32_e64_gfx11	= 30669,
    V_BFE_I32_e64_gfx12	= 30670,
    V_BFE_I32_gfx10	= 30671,
    V_BFE_I32_gfx6_gfx7	= 30672,
    V_BFE_I32_vi	= 30673,
    V_BFE_U32_e64_dpp8_gfx11	= 30674,
    V_BFE_U32_e64_dpp8_gfx12	= 30675,
    V_BFE_U32_e64_dpp_gfx11	= 30676,
    V_BFE_U32_e64_dpp_gfx12	= 30677,
    V_BFE_U32_e64_gfx11	= 30678,
    V_BFE_U32_e64_gfx12	= 30679,
    V_BFE_U32_gfx10	= 30680,
    V_BFE_U32_gfx6_gfx7	= 30681,
    V_BFE_U32_vi	= 30682,
    V_BFI_B32_e64_dpp8_gfx11	= 30683,
    V_BFI_B32_e64_dpp8_gfx12	= 30684,
    V_BFI_B32_e64_dpp_gfx11	= 30685,
    V_BFI_B32_e64_dpp_gfx12	= 30686,
    V_BFI_B32_e64_gfx11	= 30687,
    V_BFI_B32_e64_gfx12	= 30688,
    V_BFI_B32_gfx10	= 30689,
    V_BFI_B32_gfx6_gfx7	= 30690,
    V_BFI_B32_vi	= 30691,
    V_BFM_B32_e32_gfx6_gfx7	= 30692,
    V_BFM_B32_e64_dpp8_gfx11	= 30693,
    V_BFM_B32_e64_dpp8_gfx12	= 30694,
    V_BFM_B32_e64_dpp_gfx11	= 30695,
    V_BFM_B32_e64_dpp_gfx12	= 30696,
    V_BFM_B32_e64_gfx10	= 30697,
    V_BFM_B32_e64_gfx11	= 30698,
    V_BFM_B32_e64_gfx12	= 30699,
    V_BFM_B32_e64_gfx6_gfx7	= 30700,
    V_BFM_B32_e64_vi	= 30701,
    V_BFREV_B32_dpp8_gfx10	= 30702,
    V_BFREV_B32_dpp8_gfx11	= 30703,
    V_BFREV_B32_dpp8_gfx12	= 30704,
    V_BFREV_B32_dpp_gfx10	= 30705,
    V_BFREV_B32_dpp_gfx11	= 30706,
    V_BFREV_B32_dpp_gfx12	= 30707,
    V_BFREV_B32_dpp_vi	= 30708,
    V_BFREV_B32_e32_gfx10	= 30709,
    V_BFREV_B32_e32_gfx11	= 30710,
    V_BFREV_B32_e32_gfx12	= 30711,
    V_BFREV_B32_e32_gfx6_gfx7	= 30712,
    V_BFREV_B32_e32_vi	= 30713,
    V_BFREV_B32_e64_dpp8_gfx11	= 30714,
    V_BFREV_B32_e64_dpp8_gfx12	= 30715,
    V_BFREV_B32_e64_dpp_gfx11	= 30716,
    V_BFREV_B32_e64_dpp_gfx12	= 30717,
    V_BFREV_B32_e64_gfx10	= 30718,
    V_BFREV_B32_e64_gfx11	= 30719,
    V_BFREV_B32_e64_gfx12	= 30720,
    V_BFREV_B32_e64_gfx6_gfx7	= 30721,
    V_BFREV_B32_e64_vi	= 30722,
    V_BFREV_B32_sdwa_gfx10	= 30723,
    V_BFREV_B32_sdwa_gfx9	= 30724,
    V_BFREV_B32_sdwa_vi	= 30725,
    V_CEIL_F16_dpp8_gfx10	= 30726,
    V_CEIL_F16_dpp_gfx10	= 30727,
    V_CEIL_F16_dpp_vi	= 30728,
    V_CEIL_F16_e32_gfx10	= 30729,
    V_CEIL_F16_e32_vi	= 30730,
    V_CEIL_F16_e64_gfx10	= 30731,
    V_CEIL_F16_e64_vi	= 30732,
    V_CEIL_F16_fake16_dpp8_gfx11	= 30733,
    V_CEIL_F16_fake16_dpp8_gfx12	= 30734,
    V_CEIL_F16_fake16_dpp_gfx11	= 30735,
    V_CEIL_F16_fake16_dpp_gfx12	= 30736,
    V_CEIL_F16_fake16_e32_gfx11	= 30737,
    V_CEIL_F16_fake16_e32_gfx12	= 30738,
    V_CEIL_F16_fake16_e64_dpp8_gfx11	= 30739,
    V_CEIL_F16_fake16_e64_dpp8_gfx12	= 30740,
    V_CEIL_F16_fake16_e64_dpp_gfx11	= 30741,
    V_CEIL_F16_fake16_e64_dpp_gfx12	= 30742,
    V_CEIL_F16_fake16_e64_gfx11	= 30743,
    V_CEIL_F16_fake16_e64_gfx12	= 30744,
    V_CEIL_F16_sdwa_gfx10	= 30745,
    V_CEIL_F16_sdwa_gfx9	= 30746,
    V_CEIL_F16_sdwa_vi	= 30747,
    V_CEIL_F16_t16_dpp8_gfx11	= 30748,
    V_CEIL_F16_t16_dpp8_gfx12	= 30749,
    V_CEIL_F16_t16_dpp_gfx11	= 30750,
    V_CEIL_F16_t16_dpp_gfx12	= 30751,
    V_CEIL_F16_t16_e32_gfx11	= 30752,
    V_CEIL_F16_t16_e32_gfx12	= 30753,
    V_CEIL_F16_t16_e64_dpp8_gfx11	= 30754,
    V_CEIL_F16_t16_e64_dpp8_gfx12	= 30755,
    V_CEIL_F16_t16_e64_dpp_gfx11	= 30756,
    V_CEIL_F16_t16_e64_dpp_gfx12	= 30757,
    V_CEIL_F16_t16_e64_gfx11	= 30758,
    V_CEIL_F16_t16_e64_gfx12	= 30759,
    V_CEIL_F32_dpp8_gfx10	= 30760,
    V_CEIL_F32_dpp8_gfx11	= 30761,
    V_CEIL_F32_dpp8_gfx12	= 30762,
    V_CEIL_F32_dpp_gfx10	= 30763,
    V_CEIL_F32_dpp_gfx11	= 30764,
    V_CEIL_F32_dpp_gfx12	= 30765,
    V_CEIL_F32_dpp_vi	= 30766,
    V_CEIL_F32_e32_gfx10	= 30767,
    V_CEIL_F32_e32_gfx11	= 30768,
    V_CEIL_F32_e32_gfx12	= 30769,
    V_CEIL_F32_e32_gfx6_gfx7	= 30770,
    V_CEIL_F32_e32_vi	= 30771,
    V_CEIL_F32_e64_dpp8_gfx11	= 30772,
    V_CEIL_F32_e64_dpp8_gfx12	= 30773,
    V_CEIL_F32_e64_dpp_gfx11	= 30774,
    V_CEIL_F32_e64_dpp_gfx12	= 30775,
    V_CEIL_F32_e64_gfx10	= 30776,
    V_CEIL_F32_e64_gfx11	= 30777,
    V_CEIL_F32_e64_gfx12	= 30778,
    V_CEIL_F32_e64_gfx6_gfx7	= 30779,
    V_CEIL_F32_e64_vi	= 30780,
    V_CEIL_F32_sdwa_gfx10	= 30781,
    V_CEIL_F32_sdwa_gfx9	= 30782,
    V_CEIL_F32_sdwa_vi	= 30783,
    V_CEIL_F64_dpp_vi	= 30784,
    V_CEIL_F64_e32_gfx10	= 30785,
    V_CEIL_F64_e32_gfx11	= 30786,
    V_CEIL_F64_e32_gfx12	= 30787,
    V_CEIL_F64_e32_gfx7	= 30788,
    V_CEIL_F64_e32_vi	= 30789,
    V_CEIL_F64_e64_gfx10	= 30790,
    V_CEIL_F64_e64_gfx11	= 30791,
    V_CEIL_F64_e64_gfx12	= 30792,
    V_CEIL_F64_e64_gfx7	= 30793,
    V_CEIL_F64_e64_vi	= 30794,
    V_CLREXCP_e32_gfx10	= 30795,
    V_CLREXCP_e32_gfx6_gfx7	= 30796,
    V_CLREXCP_e32_vi	= 30797,
    V_CLREXCP_e64_gfx10	= 30798,
    V_CLREXCP_e64_gfx6_gfx7	= 30799,
    V_CLREXCP_e64_vi	= 30800,
    V_CLS_I32_dpp8_gfx11	= 30801,
    V_CLS_I32_dpp8_gfx12	= 30802,
    V_CLS_I32_dpp_gfx11	= 30803,
    V_CLS_I32_dpp_gfx12	= 30804,
    V_CLS_I32_e32_gfx11	= 30805,
    V_CLS_I32_e32_gfx12	= 30806,
    V_CLS_I32_e64_dpp8_gfx11	= 30807,
    V_CLS_I32_e64_dpp8_gfx12	= 30808,
    V_CLS_I32_e64_dpp_gfx11	= 30809,
    V_CLS_I32_e64_dpp_gfx12	= 30810,
    V_CLS_I32_e64_gfx11	= 30811,
    V_CLS_I32_e64_gfx12	= 30812,
    V_CLZ_I32_U32_dpp8_gfx11	= 30813,
    V_CLZ_I32_U32_dpp8_gfx12	= 30814,
    V_CLZ_I32_U32_dpp_gfx11	= 30815,
    V_CLZ_I32_U32_dpp_gfx12	= 30816,
    V_CLZ_I32_U32_e32_gfx11	= 30817,
    V_CLZ_I32_U32_e32_gfx12	= 30818,
    V_CLZ_I32_U32_e64_dpp8_gfx11	= 30819,
    V_CLZ_I32_U32_e64_dpp8_gfx12	= 30820,
    V_CLZ_I32_U32_e64_dpp_gfx11	= 30821,
    V_CLZ_I32_U32_e64_dpp_gfx12	= 30822,
    V_CLZ_I32_U32_e64_gfx11	= 30823,
    V_CLZ_I32_U32_e64_gfx12	= 30824,
    V_CMPSX_EQ_F32_e32_gfx6_gfx7	= 30825,
    V_CMPSX_EQ_F32_e64_gfx6_gfx7	= 30826,
    V_CMPSX_EQ_F64_e32_gfx6_gfx7	= 30827,
    V_CMPSX_EQ_F64_e64_gfx6_gfx7	= 30828,
    V_CMPSX_F_F32_e32_gfx6_gfx7	= 30829,
    V_CMPSX_F_F32_e64_gfx6_gfx7	= 30830,
    V_CMPSX_F_F64_e32_gfx6_gfx7	= 30831,
    V_CMPSX_F_F64_e64_gfx6_gfx7	= 30832,
    V_CMPSX_GE_F32_e32_gfx6_gfx7	= 30833,
    V_CMPSX_GE_F32_e64_gfx6_gfx7	= 30834,
    V_CMPSX_GE_F64_e32_gfx6_gfx7	= 30835,
    V_CMPSX_GE_F64_e64_gfx6_gfx7	= 30836,
    V_CMPSX_GT_F32_e32_gfx6_gfx7	= 30837,
    V_CMPSX_GT_F32_e64_gfx6_gfx7	= 30838,
    V_CMPSX_GT_F64_e32_gfx6_gfx7	= 30839,
    V_CMPSX_GT_F64_e64_gfx6_gfx7	= 30840,
    V_CMPSX_LE_F32_e32_gfx6_gfx7	= 30841,
    V_CMPSX_LE_F32_e64_gfx6_gfx7	= 30842,
    V_CMPSX_LE_F64_e32_gfx6_gfx7	= 30843,
    V_CMPSX_LE_F64_e64_gfx6_gfx7	= 30844,
    V_CMPSX_LG_F32_e32_gfx6_gfx7	= 30845,
    V_CMPSX_LG_F32_e64_gfx6_gfx7	= 30846,
    V_CMPSX_LG_F64_e32_gfx6_gfx7	= 30847,
    V_CMPSX_LG_F64_e64_gfx6_gfx7	= 30848,
    V_CMPSX_LT_F32_e32_gfx6_gfx7	= 30849,
    V_CMPSX_LT_F32_e64_gfx6_gfx7	= 30850,
    V_CMPSX_LT_F64_e32_gfx6_gfx7	= 30851,
    V_CMPSX_LT_F64_e64_gfx6_gfx7	= 30852,
    V_CMPSX_NEQ_F32_e32_gfx6_gfx7	= 30853,
    V_CMPSX_NEQ_F32_e64_gfx6_gfx7	= 30854,
    V_CMPSX_NEQ_F64_e32_gfx6_gfx7	= 30855,
    V_CMPSX_NEQ_F64_e64_gfx6_gfx7	= 30856,
    V_CMPSX_NGE_F32_e32_gfx6_gfx7	= 30857,
    V_CMPSX_NGE_F32_e64_gfx6_gfx7	= 30858,
    V_CMPSX_NGE_F64_e32_gfx6_gfx7	= 30859,
    V_CMPSX_NGE_F64_e64_gfx6_gfx7	= 30860,
    V_CMPSX_NGT_F32_e32_gfx6_gfx7	= 30861,
    V_CMPSX_NGT_F32_e64_gfx6_gfx7	= 30862,
    V_CMPSX_NGT_F64_e32_gfx6_gfx7	= 30863,
    V_CMPSX_NGT_F64_e64_gfx6_gfx7	= 30864,
    V_CMPSX_NLE_F32_e32_gfx6_gfx7	= 30865,
    V_CMPSX_NLE_F32_e64_gfx6_gfx7	= 30866,
    V_CMPSX_NLE_F64_e32_gfx6_gfx7	= 30867,
    V_CMPSX_NLE_F64_e64_gfx6_gfx7	= 30868,
    V_CMPSX_NLG_F32_e32_gfx6_gfx7	= 30869,
    V_CMPSX_NLG_F32_e64_gfx6_gfx7	= 30870,
    V_CMPSX_NLG_F64_e32_gfx6_gfx7	= 30871,
    V_CMPSX_NLG_F64_e64_gfx6_gfx7	= 30872,
    V_CMPSX_NLT_F32_e32_gfx6_gfx7	= 30873,
    V_CMPSX_NLT_F32_e64_gfx6_gfx7	= 30874,
    V_CMPSX_NLT_F64_e32_gfx6_gfx7	= 30875,
    V_CMPSX_NLT_F64_e64_gfx6_gfx7	= 30876,
    V_CMPSX_O_F32_e32_gfx6_gfx7	= 30877,
    V_CMPSX_O_F32_e64_gfx6_gfx7	= 30878,
    V_CMPSX_O_F64_e32_gfx6_gfx7	= 30879,
    V_CMPSX_O_F64_e64_gfx6_gfx7	= 30880,
    V_CMPSX_TRU_F32_e32_gfx6_gfx7	= 30881,
    V_CMPSX_TRU_F32_e64_gfx6_gfx7	= 30882,
    V_CMPSX_TRU_F64_e32_gfx6_gfx7	= 30883,
    V_CMPSX_TRU_F64_e64_gfx6_gfx7	= 30884,
    V_CMPSX_U_F32_e32_gfx6_gfx7	= 30885,
    V_CMPSX_U_F32_e64_gfx6_gfx7	= 30886,
    V_CMPSX_U_F64_e32_gfx6_gfx7	= 30887,
    V_CMPSX_U_F64_e64_gfx6_gfx7	= 30888,
    V_CMPS_EQ_F32_e32_gfx6_gfx7	= 30889,
    V_CMPS_EQ_F32_e64_gfx6_gfx7	= 30890,
    V_CMPS_EQ_F64_e32_gfx6_gfx7	= 30891,
    V_CMPS_EQ_F64_e64_gfx6_gfx7	= 30892,
    V_CMPS_F_F32_e32_gfx6_gfx7	= 30893,
    V_CMPS_F_F32_e64_gfx6_gfx7	= 30894,
    V_CMPS_F_F64_e32_gfx6_gfx7	= 30895,
    V_CMPS_F_F64_e64_gfx6_gfx7	= 30896,
    V_CMPS_GE_F32_e32_gfx6_gfx7	= 30897,
    V_CMPS_GE_F32_e64_gfx6_gfx7	= 30898,
    V_CMPS_GE_F64_e32_gfx6_gfx7	= 30899,
    V_CMPS_GE_F64_e64_gfx6_gfx7	= 30900,
    V_CMPS_GT_F32_e32_gfx6_gfx7	= 30901,
    V_CMPS_GT_F32_e64_gfx6_gfx7	= 30902,
    V_CMPS_GT_F64_e32_gfx6_gfx7	= 30903,
    V_CMPS_GT_F64_e64_gfx6_gfx7	= 30904,
    V_CMPS_LE_F32_e32_gfx6_gfx7	= 30905,
    V_CMPS_LE_F32_e64_gfx6_gfx7	= 30906,
    V_CMPS_LE_F64_e32_gfx6_gfx7	= 30907,
    V_CMPS_LE_F64_e64_gfx6_gfx7	= 30908,
    V_CMPS_LG_F32_e32_gfx6_gfx7	= 30909,
    V_CMPS_LG_F32_e64_gfx6_gfx7	= 30910,
    V_CMPS_LG_F64_e32_gfx6_gfx7	= 30911,
    V_CMPS_LG_F64_e64_gfx6_gfx7	= 30912,
    V_CMPS_LT_F32_e32_gfx6_gfx7	= 30913,
    V_CMPS_LT_F32_e64_gfx6_gfx7	= 30914,
    V_CMPS_LT_F64_e32_gfx6_gfx7	= 30915,
    V_CMPS_LT_F64_e64_gfx6_gfx7	= 30916,
    V_CMPS_NEQ_F32_e32_gfx6_gfx7	= 30917,
    V_CMPS_NEQ_F32_e64_gfx6_gfx7	= 30918,
    V_CMPS_NEQ_F64_e32_gfx6_gfx7	= 30919,
    V_CMPS_NEQ_F64_e64_gfx6_gfx7	= 30920,
    V_CMPS_NGE_F32_e32_gfx6_gfx7	= 30921,
    V_CMPS_NGE_F32_e64_gfx6_gfx7	= 30922,
    V_CMPS_NGE_F64_e32_gfx6_gfx7	= 30923,
    V_CMPS_NGE_F64_e64_gfx6_gfx7	= 30924,
    V_CMPS_NGT_F32_e32_gfx6_gfx7	= 30925,
    V_CMPS_NGT_F32_e64_gfx6_gfx7	= 30926,
    V_CMPS_NGT_F64_e32_gfx6_gfx7	= 30927,
    V_CMPS_NGT_F64_e64_gfx6_gfx7	= 30928,
    V_CMPS_NLE_F32_e32_gfx6_gfx7	= 30929,
    V_CMPS_NLE_F32_e64_gfx6_gfx7	= 30930,
    V_CMPS_NLE_F64_e32_gfx6_gfx7	= 30931,
    V_CMPS_NLE_F64_e64_gfx6_gfx7	= 30932,
    V_CMPS_NLG_F32_e32_gfx6_gfx7	= 30933,
    V_CMPS_NLG_F32_e64_gfx6_gfx7	= 30934,
    V_CMPS_NLG_F64_e32_gfx6_gfx7	= 30935,
    V_CMPS_NLG_F64_e64_gfx6_gfx7	= 30936,
    V_CMPS_NLT_F32_e32_gfx6_gfx7	= 30937,
    V_CMPS_NLT_F32_e64_gfx6_gfx7	= 30938,
    V_CMPS_NLT_F64_e32_gfx6_gfx7	= 30939,
    V_CMPS_NLT_F64_e64_gfx6_gfx7	= 30940,
    V_CMPS_O_F32_e32_gfx6_gfx7	= 30941,
    V_CMPS_O_F32_e64_gfx6_gfx7	= 30942,
    V_CMPS_O_F64_e32_gfx6_gfx7	= 30943,
    V_CMPS_O_F64_e64_gfx6_gfx7	= 30944,
    V_CMPS_TRU_F32_e32_gfx6_gfx7	= 30945,
    V_CMPS_TRU_F32_e64_gfx6_gfx7	= 30946,
    V_CMPS_TRU_F64_e32_gfx6_gfx7	= 30947,
    V_CMPS_TRU_F64_e64_gfx6_gfx7	= 30948,
    V_CMPS_U_F32_e32_gfx6_gfx7	= 30949,
    V_CMPS_U_F32_e64_gfx6_gfx7	= 30950,
    V_CMPS_U_F64_e32_gfx6_gfx7	= 30951,
    V_CMPS_U_F64_e64_gfx6_gfx7	= 30952,
    V_CMPX_CLASS_F16_e32_gfx10	= 30953,
    V_CMPX_CLASS_F16_e32_vi	= 30954,
    V_CMPX_CLASS_F16_e64_gfx10	= 30955,
    V_CMPX_CLASS_F16_e64_vi	= 30956,
    V_CMPX_CLASS_F16_sdwa_gfx10	= 30957,
    V_CMPX_CLASS_F16_sdwa_gfx9	= 30958,
    V_CMPX_CLASS_F16_sdwa_vi	= 30959,
    V_CMPX_CLASS_F16_t16_e32_dpp8_gfx11	= 30960,
    V_CMPX_CLASS_F16_t16_e32_dpp8_gfx12	= 30961,
    V_CMPX_CLASS_F16_t16_e32_dpp_gfx11	= 30962,
    V_CMPX_CLASS_F16_t16_e32_dpp_gfx12	= 30963,
    V_CMPX_CLASS_F16_t16_e32_gfx11	= 30964,
    V_CMPX_CLASS_F16_t16_e32_gfx12	= 30965,
    V_CMPX_CLASS_F16_t16_e64_dpp8_gfx11	= 30966,
    V_CMPX_CLASS_F16_t16_e64_dpp8_gfx12	= 30967,
    V_CMPX_CLASS_F16_t16_e64_dpp_gfx11	= 30968,
    V_CMPX_CLASS_F16_t16_e64_dpp_gfx12	= 30969,
    V_CMPX_CLASS_F16_t16_e64_gfx11	= 30970,
    V_CMPX_CLASS_F16_t16_e64_gfx12	= 30971,
    V_CMPX_CLASS_F32_e32_dpp8_gfx11	= 30972,
    V_CMPX_CLASS_F32_e32_dpp8_gfx12	= 30973,
    V_CMPX_CLASS_F32_e32_dpp_gfx11	= 30974,
    V_CMPX_CLASS_F32_e32_dpp_gfx12	= 30975,
    V_CMPX_CLASS_F32_e32_gfx10	= 30976,
    V_CMPX_CLASS_F32_e32_gfx11	= 30977,
    V_CMPX_CLASS_F32_e32_gfx12	= 30978,
    V_CMPX_CLASS_F32_e32_gfx6_gfx7	= 30979,
    V_CMPX_CLASS_F32_e32_vi	= 30980,
    V_CMPX_CLASS_F32_e64_dpp8_gfx11	= 30981,
    V_CMPX_CLASS_F32_e64_dpp8_gfx12	= 30982,
    V_CMPX_CLASS_F32_e64_dpp_gfx11	= 30983,
    V_CMPX_CLASS_F32_e64_dpp_gfx12	= 30984,
    V_CMPX_CLASS_F32_e64_gfx10	= 30985,
    V_CMPX_CLASS_F32_e64_gfx11	= 30986,
    V_CMPX_CLASS_F32_e64_gfx12	= 30987,
    V_CMPX_CLASS_F32_e64_gfx6_gfx7	= 30988,
    V_CMPX_CLASS_F32_e64_vi	= 30989,
    V_CMPX_CLASS_F32_sdwa_gfx10	= 30990,
    V_CMPX_CLASS_F32_sdwa_gfx9	= 30991,
    V_CMPX_CLASS_F32_sdwa_vi	= 30992,
    V_CMPX_CLASS_F64_e32_gfx10	= 30993,
    V_CMPX_CLASS_F64_e32_gfx11	= 30994,
    V_CMPX_CLASS_F64_e32_gfx12	= 30995,
    V_CMPX_CLASS_F64_e32_gfx6_gfx7	= 30996,
    V_CMPX_CLASS_F64_e32_vi	= 30997,
    V_CMPX_CLASS_F64_e64_gfx10	= 30998,
    V_CMPX_CLASS_F64_e64_gfx11	= 30999,
    V_CMPX_CLASS_F64_e64_gfx12	= 31000,
    V_CMPX_CLASS_F64_e64_gfx6_gfx7	= 31001,
    V_CMPX_CLASS_F64_e64_vi	= 31002,
    V_CMPX_EQ_F16_e32_gfx10	= 31003,
    V_CMPX_EQ_F16_e32_vi	= 31004,
    V_CMPX_EQ_F16_e64_gfx10	= 31005,
    V_CMPX_EQ_F16_e64_vi	= 31006,
    V_CMPX_EQ_F16_sdwa_gfx10	= 31007,
    V_CMPX_EQ_F16_sdwa_gfx9	= 31008,
    V_CMPX_EQ_F16_sdwa_vi	= 31009,
    V_CMPX_EQ_F16_t16_e32_dpp8_gfx11	= 31010,
    V_CMPX_EQ_F16_t16_e32_dpp8_gfx12	= 31011,
    V_CMPX_EQ_F16_t16_e32_dpp_gfx11	= 31012,
    V_CMPX_EQ_F16_t16_e32_dpp_gfx12	= 31013,
    V_CMPX_EQ_F16_t16_e32_gfx11	= 31014,
    V_CMPX_EQ_F16_t16_e32_gfx12	= 31015,
    V_CMPX_EQ_F16_t16_e64_dpp8_gfx11	= 31016,
    V_CMPX_EQ_F16_t16_e64_dpp8_gfx12	= 31017,
    V_CMPX_EQ_F16_t16_e64_dpp_gfx11	= 31018,
    V_CMPX_EQ_F16_t16_e64_dpp_gfx12	= 31019,
    V_CMPX_EQ_F16_t16_e64_gfx11	= 31020,
    V_CMPX_EQ_F16_t16_e64_gfx12	= 31021,
    V_CMPX_EQ_F32_e32_dpp8_gfx11	= 31022,
    V_CMPX_EQ_F32_e32_dpp8_gfx12	= 31023,
    V_CMPX_EQ_F32_e32_dpp_gfx11	= 31024,
    V_CMPX_EQ_F32_e32_dpp_gfx12	= 31025,
    V_CMPX_EQ_F32_e32_gfx10	= 31026,
    V_CMPX_EQ_F32_e32_gfx11	= 31027,
    V_CMPX_EQ_F32_e32_gfx12	= 31028,
    V_CMPX_EQ_F32_e32_gfx6_gfx7	= 31029,
    V_CMPX_EQ_F32_e32_vi	= 31030,
    V_CMPX_EQ_F32_e64_dpp8_gfx11	= 31031,
    V_CMPX_EQ_F32_e64_dpp8_gfx12	= 31032,
    V_CMPX_EQ_F32_e64_dpp_gfx11	= 31033,
    V_CMPX_EQ_F32_e64_dpp_gfx12	= 31034,
    V_CMPX_EQ_F32_e64_gfx10	= 31035,
    V_CMPX_EQ_F32_e64_gfx11	= 31036,
    V_CMPX_EQ_F32_e64_gfx12	= 31037,
    V_CMPX_EQ_F32_e64_gfx6_gfx7	= 31038,
    V_CMPX_EQ_F32_e64_vi	= 31039,
    V_CMPX_EQ_F32_sdwa_gfx10	= 31040,
    V_CMPX_EQ_F32_sdwa_gfx9	= 31041,
    V_CMPX_EQ_F32_sdwa_vi	= 31042,
    V_CMPX_EQ_F64_e32_gfx10	= 31043,
    V_CMPX_EQ_F64_e32_gfx11	= 31044,
    V_CMPX_EQ_F64_e32_gfx12	= 31045,
    V_CMPX_EQ_F64_e32_gfx6_gfx7	= 31046,
    V_CMPX_EQ_F64_e32_vi	= 31047,
    V_CMPX_EQ_F64_e64_gfx10	= 31048,
    V_CMPX_EQ_F64_e64_gfx11	= 31049,
    V_CMPX_EQ_F64_e64_gfx12	= 31050,
    V_CMPX_EQ_F64_e64_gfx6_gfx7	= 31051,
    V_CMPX_EQ_F64_e64_vi	= 31052,
    V_CMPX_EQ_I16_e32_gfx10	= 31053,
    V_CMPX_EQ_I16_e32_vi	= 31054,
    V_CMPX_EQ_I16_e64_gfx10	= 31055,
    V_CMPX_EQ_I16_e64_vi	= 31056,
    V_CMPX_EQ_I16_sdwa_gfx10	= 31057,
    V_CMPX_EQ_I16_sdwa_gfx9	= 31058,
    V_CMPX_EQ_I16_sdwa_vi	= 31059,
    V_CMPX_EQ_I16_t16_e32_dpp8_gfx11	= 31060,
    V_CMPX_EQ_I16_t16_e32_dpp8_gfx12	= 31061,
    V_CMPX_EQ_I16_t16_e32_dpp_gfx11	= 31062,
    V_CMPX_EQ_I16_t16_e32_dpp_gfx12	= 31063,
    V_CMPX_EQ_I16_t16_e32_gfx11	= 31064,
    V_CMPX_EQ_I16_t16_e32_gfx12	= 31065,
    V_CMPX_EQ_I16_t16_e64_dpp8_gfx11	= 31066,
    V_CMPX_EQ_I16_t16_e64_dpp8_gfx12	= 31067,
    V_CMPX_EQ_I16_t16_e64_dpp_gfx11	= 31068,
    V_CMPX_EQ_I16_t16_e64_dpp_gfx12	= 31069,
    V_CMPX_EQ_I16_t16_e64_gfx11	= 31070,
    V_CMPX_EQ_I16_t16_e64_gfx12	= 31071,
    V_CMPX_EQ_I32_e32_dpp8_gfx11	= 31072,
    V_CMPX_EQ_I32_e32_dpp8_gfx12	= 31073,
    V_CMPX_EQ_I32_e32_dpp_gfx11	= 31074,
    V_CMPX_EQ_I32_e32_dpp_gfx12	= 31075,
    V_CMPX_EQ_I32_e32_gfx10	= 31076,
    V_CMPX_EQ_I32_e32_gfx11	= 31077,
    V_CMPX_EQ_I32_e32_gfx12	= 31078,
    V_CMPX_EQ_I32_e32_gfx6_gfx7	= 31079,
    V_CMPX_EQ_I32_e32_vi	= 31080,
    V_CMPX_EQ_I32_e64_dpp8_gfx11	= 31081,
    V_CMPX_EQ_I32_e64_dpp8_gfx12	= 31082,
    V_CMPX_EQ_I32_e64_dpp_gfx11	= 31083,
    V_CMPX_EQ_I32_e64_dpp_gfx12	= 31084,
    V_CMPX_EQ_I32_e64_gfx10	= 31085,
    V_CMPX_EQ_I32_e64_gfx11	= 31086,
    V_CMPX_EQ_I32_e64_gfx12	= 31087,
    V_CMPX_EQ_I32_e64_gfx6_gfx7	= 31088,
    V_CMPX_EQ_I32_e64_vi	= 31089,
    V_CMPX_EQ_I32_sdwa_gfx10	= 31090,
    V_CMPX_EQ_I32_sdwa_gfx9	= 31091,
    V_CMPX_EQ_I32_sdwa_vi	= 31092,
    V_CMPX_EQ_I64_e32_gfx10	= 31093,
    V_CMPX_EQ_I64_e32_gfx11	= 31094,
    V_CMPX_EQ_I64_e32_gfx12	= 31095,
    V_CMPX_EQ_I64_e32_gfx6_gfx7	= 31096,
    V_CMPX_EQ_I64_e32_vi	= 31097,
    V_CMPX_EQ_I64_e64_gfx10	= 31098,
    V_CMPX_EQ_I64_e64_gfx11	= 31099,
    V_CMPX_EQ_I64_e64_gfx12	= 31100,
    V_CMPX_EQ_I64_e64_gfx6_gfx7	= 31101,
    V_CMPX_EQ_I64_e64_vi	= 31102,
    V_CMPX_EQ_U16_e32_gfx10	= 31103,
    V_CMPX_EQ_U16_e32_vi	= 31104,
    V_CMPX_EQ_U16_e64_gfx10	= 31105,
    V_CMPX_EQ_U16_e64_vi	= 31106,
    V_CMPX_EQ_U16_sdwa_gfx10	= 31107,
    V_CMPX_EQ_U16_sdwa_gfx9	= 31108,
    V_CMPX_EQ_U16_sdwa_vi	= 31109,
    V_CMPX_EQ_U16_t16_e32_dpp8_gfx11	= 31110,
    V_CMPX_EQ_U16_t16_e32_dpp8_gfx12	= 31111,
    V_CMPX_EQ_U16_t16_e32_dpp_gfx11	= 31112,
    V_CMPX_EQ_U16_t16_e32_dpp_gfx12	= 31113,
    V_CMPX_EQ_U16_t16_e32_gfx11	= 31114,
    V_CMPX_EQ_U16_t16_e32_gfx12	= 31115,
    V_CMPX_EQ_U16_t16_e64_dpp8_gfx11	= 31116,
    V_CMPX_EQ_U16_t16_e64_dpp8_gfx12	= 31117,
    V_CMPX_EQ_U16_t16_e64_dpp_gfx11	= 31118,
    V_CMPX_EQ_U16_t16_e64_dpp_gfx12	= 31119,
    V_CMPX_EQ_U16_t16_e64_gfx11	= 31120,
    V_CMPX_EQ_U16_t16_e64_gfx12	= 31121,
    V_CMPX_EQ_U32_e32_dpp8_gfx11	= 31122,
    V_CMPX_EQ_U32_e32_dpp8_gfx12	= 31123,
    V_CMPX_EQ_U32_e32_dpp_gfx11	= 31124,
    V_CMPX_EQ_U32_e32_dpp_gfx12	= 31125,
    V_CMPX_EQ_U32_e32_gfx10	= 31126,
    V_CMPX_EQ_U32_e32_gfx11	= 31127,
    V_CMPX_EQ_U32_e32_gfx12	= 31128,
    V_CMPX_EQ_U32_e32_gfx6_gfx7	= 31129,
    V_CMPX_EQ_U32_e32_vi	= 31130,
    V_CMPX_EQ_U32_e64_dpp8_gfx11	= 31131,
    V_CMPX_EQ_U32_e64_dpp8_gfx12	= 31132,
    V_CMPX_EQ_U32_e64_dpp_gfx11	= 31133,
    V_CMPX_EQ_U32_e64_dpp_gfx12	= 31134,
    V_CMPX_EQ_U32_e64_gfx10	= 31135,
    V_CMPX_EQ_U32_e64_gfx11	= 31136,
    V_CMPX_EQ_U32_e64_gfx12	= 31137,
    V_CMPX_EQ_U32_e64_gfx6_gfx7	= 31138,
    V_CMPX_EQ_U32_e64_vi	= 31139,
    V_CMPX_EQ_U32_sdwa_gfx10	= 31140,
    V_CMPX_EQ_U32_sdwa_gfx9	= 31141,
    V_CMPX_EQ_U32_sdwa_vi	= 31142,
    V_CMPX_EQ_U64_e32_gfx10	= 31143,
    V_CMPX_EQ_U64_e32_gfx11	= 31144,
    V_CMPX_EQ_U64_e32_gfx12	= 31145,
    V_CMPX_EQ_U64_e32_gfx6_gfx7	= 31146,
    V_CMPX_EQ_U64_e32_vi	= 31147,
    V_CMPX_EQ_U64_e64_gfx10	= 31148,
    V_CMPX_EQ_U64_e64_gfx11	= 31149,
    V_CMPX_EQ_U64_e64_gfx12	= 31150,
    V_CMPX_EQ_U64_e64_gfx6_gfx7	= 31151,
    V_CMPX_EQ_U64_e64_vi	= 31152,
    V_CMPX_F_F16_e32_gfx10	= 31153,
    V_CMPX_F_F16_e32_vi	= 31154,
    V_CMPX_F_F16_e64_gfx10	= 31155,
    V_CMPX_F_F16_e64_vi	= 31156,
    V_CMPX_F_F16_sdwa_gfx10	= 31157,
    V_CMPX_F_F16_sdwa_gfx9	= 31158,
    V_CMPX_F_F16_sdwa_vi	= 31159,
    V_CMPX_F_F16_t16_e32_dpp8_gfx11	= 31160,
    V_CMPX_F_F16_t16_e32_dpp_gfx11	= 31161,
    V_CMPX_F_F16_t16_e32_gfx11	= 31162,
    V_CMPX_F_F16_t16_e64_dpp8_gfx11	= 31163,
    V_CMPX_F_F16_t16_e64_dpp_gfx11	= 31164,
    V_CMPX_F_F16_t16_e64_gfx11	= 31165,
    V_CMPX_F_F32_e32_dpp8_gfx11	= 31166,
    V_CMPX_F_F32_e32_dpp_gfx11	= 31167,
    V_CMPX_F_F32_e32_gfx10	= 31168,
    V_CMPX_F_F32_e32_gfx11	= 31169,
    V_CMPX_F_F32_e32_gfx6_gfx7	= 31170,
    V_CMPX_F_F32_e32_vi	= 31171,
    V_CMPX_F_F32_e64_dpp8_gfx11	= 31172,
    V_CMPX_F_F32_e64_dpp_gfx11	= 31173,
    V_CMPX_F_F32_e64_gfx10	= 31174,
    V_CMPX_F_F32_e64_gfx11	= 31175,
    V_CMPX_F_F32_e64_gfx6_gfx7	= 31176,
    V_CMPX_F_F32_e64_vi	= 31177,
    V_CMPX_F_F32_sdwa_gfx10	= 31178,
    V_CMPX_F_F32_sdwa_gfx9	= 31179,
    V_CMPX_F_F32_sdwa_vi	= 31180,
    V_CMPX_F_F64_e32_gfx10	= 31181,
    V_CMPX_F_F64_e32_gfx11	= 31182,
    V_CMPX_F_F64_e32_gfx6_gfx7	= 31183,
    V_CMPX_F_F64_e32_vi	= 31184,
    V_CMPX_F_F64_e64_gfx10	= 31185,
    V_CMPX_F_F64_e64_gfx11	= 31186,
    V_CMPX_F_F64_e64_gfx6_gfx7	= 31187,
    V_CMPX_F_F64_e64_vi	= 31188,
    V_CMPX_F_I16_e32_vi	= 31189,
    V_CMPX_F_I16_e64_vi	= 31190,
    V_CMPX_F_I16_sdwa_gfx9	= 31191,
    V_CMPX_F_I16_sdwa_vi	= 31192,
    V_CMPX_F_I32_e32_dpp8_gfx11	= 31193,
    V_CMPX_F_I32_e32_dpp_gfx11	= 31194,
    V_CMPX_F_I32_e32_gfx10	= 31195,
    V_CMPX_F_I32_e32_gfx11	= 31196,
    V_CMPX_F_I32_e32_gfx6_gfx7	= 31197,
    V_CMPX_F_I32_e32_vi	= 31198,
    V_CMPX_F_I32_e64_dpp8_gfx11	= 31199,
    V_CMPX_F_I32_e64_dpp_gfx11	= 31200,
    V_CMPX_F_I32_e64_gfx10	= 31201,
    V_CMPX_F_I32_e64_gfx11	= 31202,
    V_CMPX_F_I32_e64_gfx6_gfx7	= 31203,
    V_CMPX_F_I32_e64_vi	= 31204,
    V_CMPX_F_I32_sdwa_gfx10	= 31205,
    V_CMPX_F_I32_sdwa_gfx9	= 31206,
    V_CMPX_F_I32_sdwa_vi	= 31207,
    V_CMPX_F_I64_e32_gfx10	= 31208,
    V_CMPX_F_I64_e32_gfx11	= 31209,
    V_CMPX_F_I64_e32_gfx6_gfx7	= 31210,
    V_CMPX_F_I64_e32_vi	= 31211,
    V_CMPX_F_I64_e64_gfx10	= 31212,
    V_CMPX_F_I64_e64_gfx11	= 31213,
    V_CMPX_F_I64_e64_gfx6_gfx7	= 31214,
    V_CMPX_F_I64_e64_vi	= 31215,
    V_CMPX_F_U16_e32_vi	= 31216,
    V_CMPX_F_U16_e64_vi	= 31217,
    V_CMPX_F_U16_sdwa_gfx9	= 31218,
    V_CMPX_F_U16_sdwa_vi	= 31219,
    V_CMPX_F_U32_e32_dpp8_gfx11	= 31220,
    V_CMPX_F_U32_e32_dpp_gfx11	= 31221,
    V_CMPX_F_U32_e32_gfx10	= 31222,
    V_CMPX_F_U32_e32_gfx11	= 31223,
    V_CMPX_F_U32_e32_gfx6_gfx7	= 31224,
    V_CMPX_F_U32_e32_vi	= 31225,
    V_CMPX_F_U32_e64_dpp8_gfx11	= 31226,
    V_CMPX_F_U32_e64_dpp_gfx11	= 31227,
    V_CMPX_F_U32_e64_gfx10	= 31228,
    V_CMPX_F_U32_e64_gfx11	= 31229,
    V_CMPX_F_U32_e64_gfx6_gfx7	= 31230,
    V_CMPX_F_U32_e64_vi	= 31231,
    V_CMPX_F_U32_sdwa_gfx10	= 31232,
    V_CMPX_F_U32_sdwa_gfx9	= 31233,
    V_CMPX_F_U32_sdwa_vi	= 31234,
    V_CMPX_F_U64_e32_gfx10	= 31235,
    V_CMPX_F_U64_e32_gfx11	= 31236,
    V_CMPX_F_U64_e32_gfx6_gfx7	= 31237,
    V_CMPX_F_U64_e32_vi	= 31238,
    V_CMPX_F_U64_e64_gfx10	= 31239,
    V_CMPX_F_U64_e64_gfx11	= 31240,
    V_CMPX_F_U64_e64_gfx6_gfx7	= 31241,
    V_CMPX_F_U64_e64_vi	= 31242,
    V_CMPX_GE_F16_e32_gfx10	= 31243,
    V_CMPX_GE_F16_e32_vi	= 31244,
    V_CMPX_GE_F16_e64_gfx10	= 31245,
    V_CMPX_GE_F16_e64_vi	= 31246,
    V_CMPX_GE_F16_sdwa_gfx10	= 31247,
    V_CMPX_GE_F16_sdwa_gfx9	= 31248,
    V_CMPX_GE_F16_sdwa_vi	= 31249,
    V_CMPX_GE_F16_t16_e32_dpp8_gfx11	= 31250,
    V_CMPX_GE_F16_t16_e32_dpp8_gfx12	= 31251,
    V_CMPX_GE_F16_t16_e32_dpp_gfx11	= 31252,
    V_CMPX_GE_F16_t16_e32_dpp_gfx12	= 31253,
    V_CMPX_GE_F16_t16_e32_gfx11	= 31254,
    V_CMPX_GE_F16_t16_e32_gfx12	= 31255,
    V_CMPX_GE_F16_t16_e64_dpp8_gfx11	= 31256,
    V_CMPX_GE_F16_t16_e64_dpp8_gfx12	= 31257,
    V_CMPX_GE_F16_t16_e64_dpp_gfx11	= 31258,
    V_CMPX_GE_F16_t16_e64_dpp_gfx12	= 31259,
    V_CMPX_GE_F16_t16_e64_gfx11	= 31260,
    V_CMPX_GE_F16_t16_e64_gfx12	= 31261,
    V_CMPX_GE_F32_e32_dpp8_gfx11	= 31262,
    V_CMPX_GE_F32_e32_dpp8_gfx12	= 31263,
    V_CMPX_GE_F32_e32_dpp_gfx11	= 31264,
    V_CMPX_GE_F32_e32_dpp_gfx12	= 31265,
    V_CMPX_GE_F32_e32_gfx10	= 31266,
    V_CMPX_GE_F32_e32_gfx11	= 31267,
    V_CMPX_GE_F32_e32_gfx12	= 31268,
    V_CMPX_GE_F32_e32_gfx6_gfx7	= 31269,
    V_CMPX_GE_F32_e32_vi	= 31270,
    V_CMPX_GE_F32_e64_dpp8_gfx11	= 31271,
    V_CMPX_GE_F32_e64_dpp8_gfx12	= 31272,
    V_CMPX_GE_F32_e64_dpp_gfx11	= 31273,
    V_CMPX_GE_F32_e64_dpp_gfx12	= 31274,
    V_CMPX_GE_F32_e64_gfx10	= 31275,
    V_CMPX_GE_F32_e64_gfx11	= 31276,
    V_CMPX_GE_F32_e64_gfx12	= 31277,
    V_CMPX_GE_F32_e64_gfx6_gfx7	= 31278,
    V_CMPX_GE_F32_e64_vi	= 31279,
    V_CMPX_GE_F32_sdwa_gfx10	= 31280,
    V_CMPX_GE_F32_sdwa_gfx9	= 31281,
    V_CMPX_GE_F32_sdwa_vi	= 31282,
    V_CMPX_GE_F64_e32_gfx10	= 31283,
    V_CMPX_GE_F64_e32_gfx11	= 31284,
    V_CMPX_GE_F64_e32_gfx12	= 31285,
    V_CMPX_GE_F64_e32_gfx6_gfx7	= 31286,
    V_CMPX_GE_F64_e32_vi	= 31287,
    V_CMPX_GE_F64_e64_gfx10	= 31288,
    V_CMPX_GE_F64_e64_gfx11	= 31289,
    V_CMPX_GE_F64_e64_gfx12	= 31290,
    V_CMPX_GE_F64_e64_gfx6_gfx7	= 31291,
    V_CMPX_GE_F64_e64_vi	= 31292,
    V_CMPX_GE_I16_e32_gfx10	= 31293,
    V_CMPX_GE_I16_e32_vi	= 31294,
    V_CMPX_GE_I16_e64_gfx10	= 31295,
    V_CMPX_GE_I16_e64_vi	= 31296,
    V_CMPX_GE_I16_sdwa_gfx10	= 31297,
    V_CMPX_GE_I16_sdwa_gfx9	= 31298,
    V_CMPX_GE_I16_sdwa_vi	= 31299,
    V_CMPX_GE_I16_t16_e32_dpp8_gfx11	= 31300,
    V_CMPX_GE_I16_t16_e32_dpp8_gfx12	= 31301,
    V_CMPX_GE_I16_t16_e32_dpp_gfx11	= 31302,
    V_CMPX_GE_I16_t16_e32_dpp_gfx12	= 31303,
    V_CMPX_GE_I16_t16_e32_gfx11	= 31304,
    V_CMPX_GE_I16_t16_e32_gfx12	= 31305,
    V_CMPX_GE_I16_t16_e64_dpp8_gfx11	= 31306,
    V_CMPX_GE_I16_t16_e64_dpp8_gfx12	= 31307,
    V_CMPX_GE_I16_t16_e64_dpp_gfx11	= 31308,
    V_CMPX_GE_I16_t16_e64_dpp_gfx12	= 31309,
    V_CMPX_GE_I16_t16_e64_gfx11	= 31310,
    V_CMPX_GE_I16_t16_e64_gfx12	= 31311,
    V_CMPX_GE_I32_e32_dpp8_gfx11	= 31312,
    V_CMPX_GE_I32_e32_dpp8_gfx12	= 31313,
    V_CMPX_GE_I32_e32_dpp_gfx11	= 31314,
    V_CMPX_GE_I32_e32_dpp_gfx12	= 31315,
    V_CMPX_GE_I32_e32_gfx10	= 31316,
    V_CMPX_GE_I32_e32_gfx11	= 31317,
    V_CMPX_GE_I32_e32_gfx12	= 31318,
    V_CMPX_GE_I32_e32_gfx6_gfx7	= 31319,
    V_CMPX_GE_I32_e32_vi	= 31320,
    V_CMPX_GE_I32_e64_dpp8_gfx11	= 31321,
    V_CMPX_GE_I32_e64_dpp8_gfx12	= 31322,
    V_CMPX_GE_I32_e64_dpp_gfx11	= 31323,
    V_CMPX_GE_I32_e64_dpp_gfx12	= 31324,
    V_CMPX_GE_I32_e64_gfx10	= 31325,
    V_CMPX_GE_I32_e64_gfx11	= 31326,
    V_CMPX_GE_I32_e64_gfx12	= 31327,
    V_CMPX_GE_I32_e64_gfx6_gfx7	= 31328,
    V_CMPX_GE_I32_e64_vi	= 31329,
    V_CMPX_GE_I32_sdwa_gfx10	= 31330,
    V_CMPX_GE_I32_sdwa_gfx9	= 31331,
    V_CMPX_GE_I32_sdwa_vi	= 31332,
    V_CMPX_GE_I64_e32_gfx10	= 31333,
    V_CMPX_GE_I64_e32_gfx11	= 31334,
    V_CMPX_GE_I64_e32_gfx12	= 31335,
    V_CMPX_GE_I64_e32_gfx6_gfx7	= 31336,
    V_CMPX_GE_I64_e32_vi	= 31337,
    V_CMPX_GE_I64_e64_gfx10	= 31338,
    V_CMPX_GE_I64_e64_gfx11	= 31339,
    V_CMPX_GE_I64_e64_gfx12	= 31340,
    V_CMPX_GE_I64_e64_gfx6_gfx7	= 31341,
    V_CMPX_GE_I64_e64_vi	= 31342,
    V_CMPX_GE_U16_e32_gfx10	= 31343,
    V_CMPX_GE_U16_e32_vi	= 31344,
    V_CMPX_GE_U16_e64_gfx10	= 31345,
    V_CMPX_GE_U16_e64_vi	= 31346,
    V_CMPX_GE_U16_sdwa_gfx10	= 31347,
    V_CMPX_GE_U16_sdwa_gfx9	= 31348,
    V_CMPX_GE_U16_sdwa_vi	= 31349,
    V_CMPX_GE_U16_t16_e32_dpp8_gfx11	= 31350,
    V_CMPX_GE_U16_t16_e32_dpp8_gfx12	= 31351,
    V_CMPX_GE_U16_t16_e32_dpp_gfx11	= 31352,
    V_CMPX_GE_U16_t16_e32_dpp_gfx12	= 31353,
    V_CMPX_GE_U16_t16_e32_gfx11	= 31354,
    V_CMPX_GE_U16_t16_e32_gfx12	= 31355,
    V_CMPX_GE_U16_t16_e64_dpp8_gfx11	= 31356,
    V_CMPX_GE_U16_t16_e64_dpp8_gfx12	= 31357,
    V_CMPX_GE_U16_t16_e64_dpp_gfx11	= 31358,
    V_CMPX_GE_U16_t16_e64_dpp_gfx12	= 31359,
    V_CMPX_GE_U16_t16_e64_gfx11	= 31360,
    V_CMPX_GE_U16_t16_e64_gfx12	= 31361,
    V_CMPX_GE_U32_e32_dpp8_gfx11	= 31362,
    V_CMPX_GE_U32_e32_dpp8_gfx12	= 31363,
    V_CMPX_GE_U32_e32_dpp_gfx11	= 31364,
    V_CMPX_GE_U32_e32_dpp_gfx12	= 31365,
    V_CMPX_GE_U32_e32_gfx10	= 31366,
    V_CMPX_GE_U32_e32_gfx11	= 31367,
    V_CMPX_GE_U32_e32_gfx12	= 31368,
    V_CMPX_GE_U32_e32_gfx6_gfx7	= 31369,
    V_CMPX_GE_U32_e32_vi	= 31370,
    V_CMPX_GE_U32_e64_dpp8_gfx11	= 31371,
    V_CMPX_GE_U32_e64_dpp8_gfx12	= 31372,
    V_CMPX_GE_U32_e64_dpp_gfx11	= 31373,
    V_CMPX_GE_U32_e64_dpp_gfx12	= 31374,
    V_CMPX_GE_U32_e64_gfx10	= 31375,
    V_CMPX_GE_U32_e64_gfx11	= 31376,
    V_CMPX_GE_U32_e64_gfx12	= 31377,
    V_CMPX_GE_U32_e64_gfx6_gfx7	= 31378,
    V_CMPX_GE_U32_e64_vi	= 31379,
    V_CMPX_GE_U32_sdwa_gfx10	= 31380,
    V_CMPX_GE_U32_sdwa_gfx9	= 31381,
    V_CMPX_GE_U32_sdwa_vi	= 31382,
    V_CMPX_GE_U64_e32_gfx10	= 31383,
    V_CMPX_GE_U64_e32_gfx11	= 31384,
    V_CMPX_GE_U64_e32_gfx12	= 31385,
    V_CMPX_GE_U64_e32_gfx6_gfx7	= 31386,
    V_CMPX_GE_U64_e32_vi	= 31387,
    V_CMPX_GE_U64_e64_gfx10	= 31388,
    V_CMPX_GE_U64_e64_gfx11	= 31389,
    V_CMPX_GE_U64_e64_gfx12	= 31390,
    V_CMPX_GE_U64_e64_gfx6_gfx7	= 31391,
    V_CMPX_GE_U64_e64_vi	= 31392,
    V_CMPX_GT_F16_e32_gfx10	= 31393,
    V_CMPX_GT_F16_e32_vi	= 31394,
    V_CMPX_GT_F16_e64_gfx10	= 31395,
    V_CMPX_GT_F16_e64_vi	= 31396,
    V_CMPX_GT_F16_sdwa_gfx10	= 31397,
    V_CMPX_GT_F16_sdwa_gfx9	= 31398,
    V_CMPX_GT_F16_sdwa_vi	= 31399,
    V_CMPX_GT_F16_t16_e32_dpp8_gfx11	= 31400,
    V_CMPX_GT_F16_t16_e32_dpp8_gfx12	= 31401,
    V_CMPX_GT_F16_t16_e32_dpp_gfx11	= 31402,
    V_CMPX_GT_F16_t16_e32_dpp_gfx12	= 31403,
    V_CMPX_GT_F16_t16_e32_gfx11	= 31404,
    V_CMPX_GT_F16_t16_e32_gfx12	= 31405,
    V_CMPX_GT_F16_t16_e64_dpp8_gfx11	= 31406,
    V_CMPX_GT_F16_t16_e64_dpp8_gfx12	= 31407,
    V_CMPX_GT_F16_t16_e64_dpp_gfx11	= 31408,
    V_CMPX_GT_F16_t16_e64_dpp_gfx12	= 31409,
    V_CMPX_GT_F16_t16_e64_gfx11	= 31410,
    V_CMPX_GT_F16_t16_e64_gfx12	= 31411,
    V_CMPX_GT_F32_e32_dpp8_gfx11	= 31412,
    V_CMPX_GT_F32_e32_dpp8_gfx12	= 31413,
    V_CMPX_GT_F32_e32_dpp_gfx11	= 31414,
    V_CMPX_GT_F32_e32_dpp_gfx12	= 31415,
    V_CMPX_GT_F32_e32_gfx10	= 31416,
    V_CMPX_GT_F32_e32_gfx11	= 31417,
    V_CMPX_GT_F32_e32_gfx12	= 31418,
    V_CMPX_GT_F32_e32_gfx6_gfx7	= 31419,
    V_CMPX_GT_F32_e32_vi	= 31420,
    V_CMPX_GT_F32_e64_dpp8_gfx11	= 31421,
    V_CMPX_GT_F32_e64_dpp8_gfx12	= 31422,
    V_CMPX_GT_F32_e64_dpp_gfx11	= 31423,
    V_CMPX_GT_F32_e64_dpp_gfx12	= 31424,
    V_CMPX_GT_F32_e64_gfx10	= 31425,
    V_CMPX_GT_F32_e64_gfx11	= 31426,
    V_CMPX_GT_F32_e64_gfx12	= 31427,
    V_CMPX_GT_F32_e64_gfx6_gfx7	= 31428,
    V_CMPX_GT_F32_e64_vi	= 31429,
    V_CMPX_GT_F32_sdwa_gfx10	= 31430,
    V_CMPX_GT_F32_sdwa_gfx9	= 31431,
    V_CMPX_GT_F32_sdwa_vi	= 31432,
    V_CMPX_GT_F64_e32_gfx10	= 31433,
    V_CMPX_GT_F64_e32_gfx11	= 31434,
    V_CMPX_GT_F64_e32_gfx12	= 31435,
    V_CMPX_GT_F64_e32_gfx6_gfx7	= 31436,
    V_CMPX_GT_F64_e32_vi	= 31437,
    V_CMPX_GT_F64_e64_gfx10	= 31438,
    V_CMPX_GT_F64_e64_gfx11	= 31439,
    V_CMPX_GT_F64_e64_gfx12	= 31440,
    V_CMPX_GT_F64_e64_gfx6_gfx7	= 31441,
    V_CMPX_GT_F64_e64_vi	= 31442,
    V_CMPX_GT_I16_e32_gfx10	= 31443,
    V_CMPX_GT_I16_e32_vi	= 31444,
    V_CMPX_GT_I16_e64_gfx10	= 31445,
    V_CMPX_GT_I16_e64_vi	= 31446,
    V_CMPX_GT_I16_sdwa_gfx10	= 31447,
    V_CMPX_GT_I16_sdwa_gfx9	= 31448,
    V_CMPX_GT_I16_sdwa_vi	= 31449,
    V_CMPX_GT_I16_t16_e32_dpp8_gfx11	= 31450,
    V_CMPX_GT_I16_t16_e32_dpp8_gfx12	= 31451,
    V_CMPX_GT_I16_t16_e32_dpp_gfx11	= 31452,
    V_CMPX_GT_I16_t16_e32_dpp_gfx12	= 31453,
    V_CMPX_GT_I16_t16_e32_gfx11	= 31454,
    V_CMPX_GT_I16_t16_e32_gfx12	= 31455,
    V_CMPX_GT_I16_t16_e64_dpp8_gfx11	= 31456,
    V_CMPX_GT_I16_t16_e64_dpp8_gfx12	= 31457,
    V_CMPX_GT_I16_t16_e64_dpp_gfx11	= 31458,
    V_CMPX_GT_I16_t16_e64_dpp_gfx12	= 31459,
    V_CMPX_GT_I16_t16_e64_gfx11	= 31460,
    V_CMPX_GT_I16_t16_e64_gfx12	= 31461,
    V_CMPX_GT_I32_e32_dpp8_gfx11	= 31462,
    V_CMPX_GT_I32_e32_dpp8_gfx12	= 31463,
    V_CMPX_GT_I32_e32_dpp_gfx11	= 31464,
    V_CMPX_GT_I32_e32_dpp_gfx12	= 31465,
    V_CMPX_GT_I32_e32_gfx10	= 31466,
    V_CMPX_GT_I32_e32_gfx11	= 31467,
    V_CMPX_GT_I32_e32_gfx12	= 31468,
    V_CMPX_GT_I32_e32_gfx6_gfx7	= 31469,
    V_CMPX_GT_I32_e32_vi	= 31470,
    V_CMPX_GT_I32_e64_dpp8_gfx11	= 31471,
    V_CMPX_GT_I32_e64_dpp8_gfx12	= 31472,
    V_CMPX_GT_I32_e64_dpp_gfx11	= 31473,
    V_CMPX_GT_I32_e64_dpp_gfx12	= 31474,
    V_CMPX_GT_I32_e64_gfx10	= 31475,
    V_CMPX_GT_I32_e64_gfx11	= 31476,
    V_CMPX_GT_I32_e64_gfx12	= 31477,
    V_CMPX_GT_I32_e64_gfx6_gfx7	= 31478,
    V_CMPX_GT_I32_e64_vi	= 31479,
    V_CMPX_GT_I32_sdwa_gfx10	= 31480,
    V_CMPX_GT_I32_sdwa_gfx9	= 31481,
    V_CMPX_GT_I32_sdwa_vi	= 31482,
    V_CMPX_GT_I64_e32_gfx10	= 31483,
    V_CMPX_GT_I64_e32_gfx11	= 31484,
    V_CMPX_GT_I64_e32_gfx12	= 31485,
    V_CMPX_GT_I64_e32_gfx6_gfx7	= 31486,
    V_CMPX_GT_I64_e32_vi	= 31487,
    V_CMPX_GT_I64_e64_gfx10	= 31488,
    V_CMPX_GT_I64_e64_gfx11	= 31489,
    V_CMPX_GT_I64_e64_gfx12	= 31490,
    V_CMPX_GT_I64_e64_gfx6_gfx7	= 31491,
    V_CMPX_GT_I64_e64_vi	= 31492,
    V_CMPX_GT_U16_e32_gfx10	= 31493,
    V_CMPX_GT_U16_e32_vi	= 31494,
    V_CMPX_GT_U16_e64_gfx10	= 31495,
    V_CMPX_GT_U16_e64_vi	= 31496,
    V_CMPX_GT_U16_sdwa_gfx10	= 31497,
    V_CMPX_GT_U16_sdwa_gfx9	= 31498,
    V_CMPX_GT_U16_sdwa_vi	= 31499,
    V_CMPX_GT_U16_t16_e32_dpp8_gfx11	= 31500,
    V_CMPX_GT_U16_t16_e32_dpp8_gfx12	= 31501,
    V_CMPX_GT_U16_t16_e32_dpp_gfx11	= 31502,
    V_CMPX_GT_U16_t16_e32_dpp_gfx12	= 31503,
    V_CMPX_GT_U16_t16_e32_gfx11	= 31504,
    V_CMPX_GT_U16_t16_e32_gfx12	= 31505,
    V_CMPX_GT_U16_t16_e64_dpp8_gfx11	= 31506,
    V_CMPX_GT_U16_t16_e64_dpp8_gfx12	= 31507,
    V_CMPX_GT_U16_t16_e64_dpp_gfx11	= 31508,
    V_CMPX_GT_U16_t16_e64_dpp_gfx12	= 31509,
    V_CMPX_GT_U16_t16_e64_gfx11	= 31510,
    V_CMPX_GT_U16_t16_e64_gfx12	= 31511,
    V_CMPX_GT_U32_e32_dpp8_gfx11	= 31512,
    V_CMPX_GT_U32_e32_dpp8_gfx12	= 31513,
    V_CMPX_GT_U32_e32_dpp_gfx11	= 31514,
    V_CMPX_GT_U32_e32_dpp_gfx12	= 31515,
    V_CMPX_GT_U32_e32_gfx10	= 31516,
    V_CMPX_GT_U32_e32_gfx11	= 31517,
    V_CMPX_GT_U32_e32_gfx12	= 31518,
    V_CMPX_GT_U32_e32_gfx6_gfx7	= 31519,
    V_CMPX_GT_U32_e32_vi	= 31520,
    V_CMPX_GT_U32_e64_dpp8_gfx11	= 31521,
    V_CMPX_GT_U32_e64_dpp8_gfx12	= 31522,
    V_CMPX_GT_U32_e64_dpp_gfx11	= 31523,
    V_CMPX_GT_U32_e64_dpp_gfx12	= 31524,
    V_CMPX_GT_U32_e64_gfx10	= 31525,
    V_CMPX_GT_U32_e64_gfx11	= 31526,
    V_CMPX_GT_U32_e64_gfx12	= 31527,
    V_CMPX_GT_U32_e64_gfx6_gfx7	= 31528,
    V_CMPX_GT_U32_e64_vi	= 31529,
    V_CMPX_GT_U32_sdwa_gfx10	= 31530,
    V_CMPX_GT_U32_sdwa_gfx9	= 31531,
    V_CMPX_GT_U32_sdwa_vi	= 31532,
    V_CMPX_GT_U64_e32_gfx10	= 31533,
    V_CMPX_GT_U64_e32_gfx11	= 31534,
    V_CMPX_GT_U64_e32_gfx12	= 31535,
    V_CMPX_GT_U64_e32_gfx6_gfx7	= 31536,
    V_CMPX_GT_U64_e32_vi	= 31537,
    V_CMPX_GT_U64_e64_gfx10	= 31538,
    V_CMPX_GT_U64_e64_gfx11	= 31539,
    V_CMPX_GT_U64_e64_gfx12	= 31540,
    V_CMPX_GT_U64_e64_gfx6_gfx7	= 31541,
    V_CMPX_GT_U64_e64_vi	= 31542,
    V_CMPX_LE_F16_e32_gfx10	= 31543,
    V_CMPX_LE_F16_e32_vi	= 31544,
    V_CMPX_LE_F16_e64_gfx10	= 31545,
    V_CMPX_LE_F16_e64_vi	= 31546,
    V_CMPX_LE_F16_sdwa_gfx10	= 31547,
    V_CMPX_LE_F16_sdwa_gfx9	= 31548,
    V_CMPX_LE_F16_sdwa_vi	= 31549,
    V_CMPX_LE_F16_t16_e32_dpp8_gfx11	= 31550,
    V_CMPX_LE_F16_t16_e32_dpp8_gfx12	= 31551,
    V_CMPX_LE_F16_t16_e32_dpp_gfx11	= 31552,
    V_CMPX_LE_F16_t16_e32_dpp_gfx12	= 31553,
    V_CMPX_LE_F16_t16_e32_gfx11	= 31554,
    V_CMPX_LE_F16_t16_e32_gfx12	= 31555,
    V_CMPX_LE_F16_t16_e64_dpp8_gfx11	= 31556,
    V_CMPX_LE_F16_t16_e64_dpp8_gfx12	= 31557,
    V_CMPX_LE_F16_t16_e64_dpp_gfx11	= 31558,
    V_CMPX_LE_F16_t16_e64_dpp_gfx12	= 31559,
    V_CMPX_LE_F16_t16_e64_gfx11	= 31560,
    V_CMPX_LE_F16_t16_e64_gfx12	= 31561,
    V_CMPX_LE_F32_e32_dpp8_gfx11	= 31562,
    V_CMPX_LE_F32_e32_dpp8_gfx12	= 31563,
    V_CMPX_LE_F32_e32_dpp_gfx11	= 31564,
    V_CMPX_LE_F32_e32_dpp_gfx12	= 31565,
    V_CMPX_LE_F32_e32_gfx10	= 31566,
    V_CMPX_LE_F32_e32_gfx11	= 31567,
    V_CMPX_LE_F32_e32_gfx12	= 31568,
    V_CMPX_LE_F32_e32_gfx6_gfx7	= 31569,
    V_CMPX_LE_F32_e32_vi	= 31570,
    V_CMPX_LE_F32_e64_dpp8_gfx11	= 31571,
    V_CMPX_LE_F32_e64_dpp8_gfx12	= 31572,
    V_CMPX_LE_F32_e64_dpp_gfx11	= 31573,
    V_CMPX_LE_F32_e64_dpp_gfx12	= 31574,
    V_CMPX_LE_F32_e64_gfx10	= 31575,
    V_CMPX_LE_F32_e64_gfx11	= 31576,
    V_CMPX_LE_F32_e64_gfx12	= 31577,
    V_CMPX_LE_F32_e64_gfx6_gfx7	= 31578,
    V_CMPX_LE_F32_e64_vi	= 31579,
    V_CMPX_LE_F32_sdwa_gfx10	= 31580,
    V_CMPX_LE_F32_sdwa_gfx9	= 31581,
    V_CMPX_LE_F32_sdwa_vi	= 31582,
    V_CMPX_LE_F64_e32_gfx10	= 31583,
    V_CMPX_LE_F64_e32_gfx11	= 31584,
    V_CMPX_LE_F64_e32_gfx12	= 31585,
    V_CMPX_LE_F64_e32_gfx6_gfx7	= 31586,
    V_CMPX_LE_F64_e32_vi	= 31587,
    V_CMPX_LE_F64_e64_gfx10	= 31588,
    V_CMPX_LE_F64_e64_gfx11	= 31589,
    V_CMPX_LE_F64_e64_gfx12	= 31590,
    V_CMPX_LE_F64_e64_gfx6_gfx7	= 31591,
    V_CMPX_LE_F64_e64_vi	= 31592,
    V_CMPX_LE_I16_e32_gfx10	= 31593,
    V_CMPX_LE_I16_e32_vi	= 31594,
    V_CMPX_LE_I16_e64_gfx10	= 31595,
    V_CMPX_LE_I16_e64_vi	= 31596,
    V_CMPX_LE_I16_sdwa_gfx10	= 31597,
    V_CMPX_LE_I16_sdwa_gfx9	= 31598,
    V_CMPX_LE_I16_sdwa_vi	= 31599,
    V_CMPX_LE_I16_t16_e32_dpp8_gfx11	= 31600,
    V_CMPX_LE_I16_t16_e32_dpp8_gfx12	= 31601,
    V_CMPX_LE_I16_t16_e32_dpp_gfx11	= 31602,
    V_CMPX_LE_I16_t16_e32_dpp_gfx12	= 31603,
    V_CMPX_LE_I16_t16_e32_gfx11	= 31604,
    V_CMPX_LE_I16_t16_e32_gfx12	= 31605,
    V_CMPX_LE_I16_t16_e64_dpp8_gfx11	= 31606,
    V_CMPX_LE_I16_t16_e64_dpp8_gfx12	= 31607,
    V_CMPX_LE_I16_t16_e64_dpp_gfx11	= 31608,
    V_CMPX_LE_I16_t16_e64_dpp_gfx12	= 31609,
    V_CMPX_LE_I16_t16_e64_gfx11	= 31610,
    V_CMPX_LE_I16_t16_e64_gfx12	= 31611,
    V_CMPX_LE_I32_e32_dpp8_gfx11	= 31612,
    V_CMPX_LE_I32_e32_dpp8_gfx12	= 31613,
    V_CMPX_LE_I32_e32_dpp_gfx11	= 31614,
    V_CMPX_LE_I32_e32_dpp_gfx12	= 31615,
    V_CMPX_LE_I32_e32_gfx10	= 31616,
    V_CMPX_LE_I32_e32_gfx11	= 31617,
    V_CMPX_LE_I32_e32_gfx12	= 31618,
    V_CMPX_LE_I32_e32_gfx6_gfx7	= 31619,
    V_CMPX_LE_I32_e32_vi	= 31620,
    V_CMPX_LE_I32_e64_dpp8_gfx11	= 31621,
    V_CMPX_LE_I32_e64_dpp8_gfx12	= 31622,
    V_CMPX_LE_I32_e64_dpp_gfx11	= 31623,
    V_CMPX_LE_I32_e64_dpp_gfx12	= 31624,
    V_CMPX_LE_I32_e64_gfx10	= 31625,
    V_CMPX_LE_I32_e64_gfx11	= 31626,
    V_CMPX_LE_I32_e64_gfx12	= 31627,
    V_CMPX_LE_I32_e64_gfx6_gfx7	= 31628,
    V_CMPX_LE_I32_e64_vi	= 31629,
    V_CMPX_LE_I32_sdwa_gfx10	= 31630,
    V_CMPX_LE_I32_sdwa_gfx9	= 31631,
    V_CMPX_LE_I32_sdwa_vi	= 31632,
    V_CMPX_LE_I64_e32_gfx10	= 31633,
    V_CMPX_LE_I64_e32_gfx11	= 31634,
    V_CMPX_LE_I64_e32_gfx12	= 31635,
    V_CMPX_LE_I64_e32_gfx6_gfx7	= 31636,
    V_CMPX_LE_I64_e32_vi	= 31637,
    V_CMPX_LE_I64_e64_gfx10	= 31638,
    V_CMPX_LE_I64_e64_gfx11	= 31639,
    V_CMPX_LE_I64_e64_gfx12	= 31640,
    V_CMPX_LE_I64_e64_gfx6_gfx7	= 31641,
    V_CMPX_LE_I64_e64_vi	= 31642,
    V_CMPX_LE_U16_e32_gfx10	= 31643,
    V_CMPX_LE_U16_e32_vi	= 31644,
    V_CMPX_LE_U16_e64_gfx10	= 31645,
    V_CMPX_LE_U16_e64_vi	= 31646,
    V_CMPX_LE_U16_sdwa_gfx10	= 31647,
    V_CMPX_LE_U16_sdwa_gfx9	= 31648,
    V_CMPX_LE_U16_sdwa_vi	= 31649,
    V_CMPX_LE_U16_t16_e32_dpp8_gfx11	= 31650,
    V_CMPX_LE_U16_t16_e32_dpp8_gfx12	= 31651,
    V_CMPX_LE_U16_t16_e32_dpp_gfx11	= 31652,
    V_CMPX_LE_U16_t16_e32_dpp_gfx12	= 31653,
    V_CMPX_LE_U16_t16_e32_gfx11	= 31654,
    V_CMPX_LE_U16_t16_e32_gfx12	= 31655,
    V_CMPX_LE_U16_t16_e64_dpp8_gfx11	= 31656,
    V_CMPX_LE_U16_t16_e64_dpp8_gfx12	= 31657,
    V_CMPX_LE_U16_t16_e64_dpp_gfx11	= 31658,
    V_CMPX_LE_U16_t16_e64_dpp_gfx12	= 31659,
    V_CMPX_LE_U16_t16_e64_gfx11	= 31660,
    V_CMPX_LE_U16_t16_e64_gfx12	= 31661,
    V_CMPX_LE_U32_e32_dpp8_gfx11	= 31662,
    V_CMPX_LE_U32_e32_dpp8_gfx12	= 31663,
    V_CMPX_LE_U32_e32_dpp_gfx11	= 31664,
    V_CMPX_LE_U32_e32_dpp_gfx12	= 31665,
    V_CMPX_LE_U32_e32_gfx10	= 31666,
    V_CMPX_LE_U32_e32_gfx11	= 31667,
    V_CMPX_LE_U32_e32_gfx12	= 31668,
    V_CMPX_LE_U32_e32_gfx6_gfx7	= 31669,
    V_CMPX_LE_U32_e32_vi	= 31670,
    V_CMPX_LE_U32_e64_dpp8_gfx11	= 31671,
    V_CMPX_LE_U32_e64_dpp8_gfx12	= 31672,
    V_CMPX_LE_U32_e64_dpp_gfx11	= 31673,
    V_CMPX_LE_U32_e64_dpp_gfx12	= 31674,
    V_CMPX_LE_U32_e64_gfx10	= 31675,
    V_CMPX_LE_U32_e64_gfx11	= 31676,
    V_CMPX_LE_U32_e64_gfx12	= 31677,
    V_CMPX_LE_U32_e64_gfx6_gfx7	= 31678,
    V_CMPX_LE_U32_e64_vi	= 31679,
    V_CMPX_LE_U32_sdwa_gfx10	= 31680,
    V_CMPX_LE_U32_sdwa_gfx9	= 31681,
    V_CMPX_LE_U32_sdwa_vi	= 31682,
    V_CMPX_LE_U64_e32_gfx10	= 31683,
    V_CMPX_LE_U64_e32_gfx11	= 31684,
    V_CMPX_LE_U64_e32_gfx12	= 31685,
    V_CMPX_LE_U64_e32_gfx6_gfx7	= 31686,
    V_CMPX_LE_U64_e32_vi	= 31687,
    V_CMPX_LE_U64_e64_gfx10	= 31688,
    V_CMPX_LE_U64_e64_gfx11	= 31689,
    V_CMPX_LE_U64_e64_gfx12	= 31690,
    V_CMPX_LE_U64_e64_gfx6_gfx7	= 31691,
    V_CMPX_LE_U64_e64_vi	= 31692,
    V_CMPX_LG_F16_e32_gfx10	= 31693,
    V_CMPX_LG_F16_e32_vi	= 31694,
    V_CMPX_LG_F16_e64_gfx10	= 31695,
    V_CMPX_LG_F16_e64_vi	= 31696,
    V_CMPX_LG_F16_sdwa_gfx10	= 31697,
    V_CMPX_LG_F16_sdwa_gfx9	= 31698,
    V_CMPX_LG_F16_sdwa_vi	= 31699,
    V_CMPX_LG_F16_t16_e32_dpp8_gfx11	= 31700,
    V_CMPX_LG_F16_t16_e32_dpp8_gfx12	= 31701,
    V_CMPX_LG_F16_t16_e32_dpp_gfx11	= 31702,
    V_CMPX_LG_F16_t16_e32_dpp_gfx12	= 31703,
    V_CMPX_LG_F16_t16_e32_gfx11	= 31704,
    V_CMPX_LG_F16_t16_e32_gfx12	= 31705,
    V_CMPX_LG_F16_t16_e64_dpp8_gfx11	= 31706,
    V_CMPX_LG_F16_t16_e64_dpp8_gfx12	= 31707,
    V_CMPX_LG_F16_t16_e64_dpp_gfx11	= 31708,
    V_CMPX_LG_F16_t16_e64_dpp_gfx12	= 31709,
    V_CMPX_LG_F16_t16_e64_gfx11	= 31710,
    V_CMPX_LG_F16_t16_e64_gfx12	= 31711,
    V_CMPX_LG_F32_e32_dpp8_gfx11	= 31712,
    V_CMPX_LG_F32_e32_dpp8_gfx12	= 31713,
    V_CMPX_LG_F32_e32_dpp_gfx11	= 31714,
    V_CMPX_LG_F32_e32_dpp_gfx12	= 31715,
    V_CMPX_LG_F32_e32_gfx10	= 31716,
    V_CMPX_LG_F32_e32_gfx11	= 31717,
    V_CMPX_LG_F32_e32_gfx12	= 31718,
    V_CMPX_LG_F32_e32_gfx6_gfx7	= 31719,
    V_CMPX_LG_F32_e32_vi	= 31720,
    V_CMPX_LG_F32_e64_dpp8_gfx11	= 31721,
    V_CMPX_LG_F32_e64_dpp8_gfx12	= 31722,
    V_CMPX_LG_F32_e64_dpp_gfx11	= 31723,
    V_CMPX_LG_F32_e64_dpp_gfx12	= 31724,
    V_CMPX_LG_F32_e64_gfx10	= 31725,
    V_CMPX_LG_F32_e64_gfx11	= 31726,
    V_CMPX_LG_F32_e64_gfx12	= 31727,
    V_CMPX_LG_F32_e64_gfx6_gfx7	= 31728,
    V_CMPX_LG_F32_e64_vi	= 31729,
    V_CMPX_LG_F32_sdwa_gfx10	= 31730,
    V_CMPX_LG_F32_sdwa_gfx9	= 31731,
    V_CMPX_LG_F32_sdwa_vi	= 31732,
    V_CMPX_LG_F64_e32_gfx10	= 31733,
    V_CMPX_LG_F64_e32_gfx11	= 31734,
    V_CMPX_LG_F64_e32_gfx12	= 31735,
    V_CMPX_LG_F64_e32_gfx6_gfx7	= 31736,
    V_CMPX_LG_F64_e32_vi	= 31737,
    V_CMPX_LG_F64_e64_gfx10	= 31738,
    V_CMPX_LG_F64_e64_gfx11	= 31739,
    V_CMPX_LG_F64_e64_gfx12	= 31740,
    V_CMPX_LG_F64_e64_gfx6_gfx7	= 31741,
    V_CMPX_LG_F64_e64_vi	= 31742,
    V_CMPX_LT_F16_e32_gfx10	= 31743,
    V_CMPX_LT_F16_e32_vi	= 31744,
    V_CMPX_LT_F16_e64_gfx10	= 31745,
    V_CMPX_LT_F16_e64_vi	= 31746,
    V_CMPX_LT_F16_sdwa_gfx10	= 31747,
    V_CMPX_LT_F16_sdwa_gfx9	= 31748,
    V_CMPX_LT_F16_sdwa_vi	= 31749,
    V_CMPX_LT_F16_t16_e32_dpp8_gfx11	= 31750,
    V_CMPX_LT_F16_t16_e32_dpp8_gfx12	= 31751,
    V_CMPX_LT_F16_t16_e32_dpp_gfx11	= 31752,
    V_CMPX_LT_F16_t16_e32_dpp_gfx12	= 31753,
    V_CMPX_LT_F16_t16_e32_gfx11	= 31754,
    V_CMPX_LT_F16_t16_e32_gfx12	= 31755,
    V_CMPX_LT_F16_t16_e64_dpp8_gfx11	= 31756,
    V_CMPX_LT_F16_t16_e64_dpp8_gfx12	= 31757,
    V_CMPX_LT_F16_t16_e64_dpp_gfx11	= 31758,
    V_CMPX_LT_F16_t16_e64_dpp_gfx12	= 31759,
    V_CMPX_LT_F16_t16_e64_gfx11	= 31760,
    V_CMPX_LT_F16_t16_e64_gfx12	= 31761,
    V_CMPX_LT_F32_e32_dpp8_gfx11	= 31762,
    V_CMPX_LT_F32_e32_dpp8_gfx12	= 31763,
    V_CMPX_LT_F32_e32_dpp_gfx11	= 31764,
    V_CMPX_LT_F32_e32_dpp_gfx12	= 31765,
    V_CMPX_LT_F32_e32_gfx10	= 31766,
    V_CMPX_LT_F32_e32_gfx11	= 31767,
    V_CMPX_LT_F32_e32_gfx12	= 31768,
    V_CMPX_LT_F32_e32_gfx6_gfx7	= 31769,
    V_CMPX_LT_F32_e32_vi	= 31770,
    V_CMPX_LT_F32_e64_dpp8_gfx11	= 31771,
    V_CMPX_LT_F32_e64_dpp8_gfx12	= 31772,
    V_CMPX_LT_F32_e64_dpp_gfx11	= 31773,
    V_CMPX_LT_F32_e64_dpp_gfx12	= 31774,
    V_CMPX_LT_F32_e64_gfx10	= 31775,
    V_CMPX_LT_F32_e64_gfx11	= 31776,
    V_CMPX_LT_F32_e64_gfx12	= 31777,
    V_CMPX_LT_F32_e64_gfx6_gfx7	= 31778,
    V_CMPX_LT_F32_e64_vi	= 31779,
    V_CMPX_LT_F32_sdwa_gfx10	= 31780,
    V_CMPX_LT_F32_sdwa_gfx9	= 31781,
    V_CMPX_LT_F32_sdwa_vi	= 31782,
    V_CMPX_LT_F64_e32_gfx10	= 31783,
    V_CMPX_LT_F64_e32_gfx11	= 31784,
    V_CMPX_LT_F64_e32_gfx12	= 31785,
    V_CMPX_LT_F64_e32_gfx6_gfx7	= 31786,
    V_CMPX_LT_F64_e32_vi	= 31787,
    V_CMPX_LT_F64_e64_gfx10	= 31788,
    V_CMPX_LT_F64_e64_gfx11	= 31789,
    V_CMPX_LT_F64_e64_gfx12	= 31790,
    V_CMPX_LT_F64_e64_gfx6_gfx7	= 31791,
    V_CMPX_LT_F64_e64_vi	= 31792,
    V_CMPX_LT_I16_e32_gfx10	= 31793,
    V_CMPX_LT_I16_e32_vi	= 31794,
    V_CMPX_LT_I16_e64_gfx10	= 31795,
    V_CMPX_LT_I16_e64_vi	= 31796,
    V_CMPX_LT_I16_sdwa_gfx10	= 31797,
    V_CMPX_LT_I16_sdwa_gfx9	= 31798,
    V_CMPX_LT_I16_sdwa_vi	= 31799,
    V_CMPX_LT_I16_t16_e32_dpp8_gfx11	= 31800,
    V_CMPX_LT_I16_t16_e32_dpp8_gfx12	= 31801,
    V_CMPX_LT_I16_t16_e32_dpp_gfx11	= 31802,
    V_CMPX_LT_I16_t16_e32_dpp_gfx12	= 31803,
    V_CMPX_LT_I16_t16_e32_gfx11	= 31804,
    V_CMPX_LT_I16_t16_e32_gfx12	= 31805,
    V_CMPX_LT_I16_t16_e64_dpp8_gfx11	= 31806,
    V_CMPX_LT_I16_t16_e64_dpp8_gfx12	= 31807,
    V_CMPX_LT_I16_t16_e64_dpp_gfx11	= 31808,
    V_CMPX_LT_I16_t16_e64_dpp_gfx12	= 31809,
    V_CMPX_LT_I16_t16_e64_gfx11	= 31810,
    V_CMPX_LT_I16_t16_e64_gfx12	= 31811,
    V_CMPX_LT_I32_e32_dpp8_gfx11	= 31812,
    V_CMPX_LT_I32_e32_dpp8_gfx12	= 31813,
    V_CMPX_LT_I32_e32_dpp_gfx11	= 31814,
    V_CMPX_LT_I32_e32_dpp_gfx12	= 31815,
    V_CMPX_LT_I32_e32_gfx10	= 31816,
    V_CMPX_LT_I32_e32_gfx11	= 31817,
    V_CMPX_LT_I32_e32_gfx12	= 31818,
    V_CMPX_LT_I32_e32_gfx6_gfx7	= 31819,
    V_CMPX_LT_I32_e32_vi	= 31820,
    V_CMPX_LT_I32_e64_dpp8_gfx11	= 31821,
    V_CMPX_LT_I32_e64_dpp8_gfx12	= 31822,
    V_CMPX_LT_I32_e64_dpp_gfx11	= 31823,
    V_CMPX_LT_I32_e64_dpp_gfx12	= 31824,
    V_CMPX_LT_I32_e64_gfx10	= 31825,
    V_CMPX_LT_I32_e64_gfx11	= 31826,
    V_CMPX_LT_I32_e64_gfx12	= 31827,
    V_CMPX_LT_I32_e64_gfx6_gfx7	= 31828,
    V_CMPX_LT_I32_e64_vi	= 31829,
    V_CMPX_LT_I32_sdwa_gfx10	= 31830,
    V_CMPX_LT_I32_sdwa_gfx9	= 31831,
    V_CMPX_LT_I32_sdwa_vi	= 31832,
    V_CMPX_LT_I64_e32_gfx10	= 31833,
    V_CMPX_LT_I64_e32_gfx11	= 31834,
    V_CMPX_LT_I64_e32_gfx12	= 31835,
    V_CMPX_LT_I64_e32_gfx6_gfx7	= 31836,
    V_CMPX_LT_I64_e32_vi	= 31837,
    V_CMPX_LT_I64_e64_gfx10	= 31838,
    V_CMPX_LT_I64_e64_gfx11	= 31839,
    V_CMPX_LT_I64_e64_gfx12	= 31840,
    V_CMPX_LT_I64_e64_gfx6_gfx7	= 31841,
    V_CMPX_LT_I64_e64_vi	= 31842,
    V_CMPX_LT_U16_e32_gfx10	= 31843,
    V_CMPX_LT_U16_e32_vi	= 31844,
    V_CMPX_LT_U16_e64_gfx10	= 31845,
    V_CMPX_LT_U16_e64_vi	= 31846,
    V_CMPX_LT_U16_sdwa_gfx10	= 31847,
    V_CMPX_LT_U16_sdwa_gfx9	= 31848,
    V_CMPX_LT_U16_sdwa_vi	= 31849,
    V_CMPX_LT_U16_t16_e32_dpp8_gfx11	= 31850,
    V_CMPX_LT_U16_t16_e32_dpp8_gfx12	= 31851,
    V_CMPX_LT_U16_t16_e32_dpp_gfx11	= 31852,
    V_CMPX_LT_U16_t16_e32_dpp_gfx12	= 31853,
    V_CMPX_LT_U16_t16_e32_gfx11	= 31854,
    V_CMPX_LT_U16_t16_e32_gfx12	= 31855,
    V_CMPX_LT_U16_t16_e64_dpp8_gfx11	= 31856,
    V_CMPX_LT_U16_t16_e64_dpp8_gfx12	= 31857,
    V_CMPX_LT_U16_t16_e64_dpp_gfx11	= 31858,
    V_CMPX_LT_U16_t16_e64_dpp_gfx12	= 31859,
    V_CMPX_LT_U16_t16_e64_gfx11	= 31860,
    V_CMPX_LT_U16_t16_e64_gfx12	= 31861,
    V_CMPX_LT_U32_e32_dpp8_gfx11	= 31862,
    V_CMPX_LT_U32_e32_dpp8_gfx12	= 31863,
    V_CMPX_LT_U32_e32_dpp_gfx11	= 31864,
    V_CMPX_LT_U32_e32_dpp_gfx12	= 31865,
    V_CMPX_LT_U32_e32_gfx10	= 31866,
    V_CMPX_LT_U32_e32_gfx11	= 31867,
    V_CMPX_LT_U32_e32_gfx12	= 31868,
    V_CMPX_LT_U32_e32_gfx6_gfx7	= 31869,
    V_CMPX_LT_U32_e32_vi	= 31870,
    V_CMPX_LT_U32_e64_dpp8_gfx11	= 31871,
    V_CMPX_LT_U32_e64_dpp8_gfx12	= 31872,
    V_CMPX_LT_U32_e64_dpp_gfx11	= 31873,
    V_CMPX_LT_U32_e64_dpp_gfx12	= 31874,
    V_CMPX_LT_U32_e64_gfx10	= 31875,
    V_CMPX_LT_U32_e64_gfx11	= 31876,
    V_CMPX_LT_U32_e64_gfx12	= 31877,
    V_CMPX_LT_U32_e64_gfx6_gfx7	= 31878,
    V_CMPX_LT_U32_e64_vi	= 31879,
    V_CMPX_LT_U32_sdwa_gfx10	= 31880,
    V_CMPX_LT_U32_sdwa_gfx9	= 31881,
    V_CMPX_LT_U32_sdwa_vi	= 31882,
    V_CMPX_LT_U64_e32_gfx10	= 31883,
    V_CMPX_LT_U64_e32_gfx11	= 31884,
    V_CMPX_LT_U64_e32_gfx12	= 31885,
    V_CMPX_LT_U64_e32_gfx6_gfx7	= 31886,
    V_CMPX_LT_U64_e32_vi	= 31887,
    V_CMPX_LT_U64_e64_gfx10	= 31888,
    V_CMPX_LT_U64_e64_gfx11	= 31889,
    V_CMPX_LT_U64_e64_gfx12	= 31890,
    V_CMPX_LT_U64_e64_gfx6_gfx7	= 31891,
    V_CMPX_LT_U64_e64_vi	= 31892,
    V_CMPX_NEQ_F16_e32_gfx10	= 31893,
    V_CMPX_NEQ_F16_e32_vi	= 31894,
    V_CMPX_NEQ_F16_e64_gfx10	= 31895,
    V_CMPX_NEQ_F16_e64_vi	= 31896,
    V_CMPX_NEQ_F16_sdwa_gfx10	= 31897,
    V_CMPX_NEQ_F16_sdwa_gfx9	= 31898,
    V_CMPX_NEQ_F16_sdwa_vi	= 31899,
    V_CMPX_NEQ_F16_t16_e32_dpp8_gfx11	= 31900,
    V_CMPX_NEQ_F16_t16_e32_dpp8_gfx12	= 31901,
    V_CMPX_NEQ_F16_t16_e32_dpp_gfx11	= 31902,
    V_CMPX_NEQ_F16_t16_e32_dpp_gfx12	= 31903,
    V_CMPX_NEQ_F16_t16_e32_gfx11	= 31904,
    V_CMPX_NEQ_F16_t16_e32_gfx12	= 31905,
    V_CMPX_NEQ_F16_t16_e64_dpp8_gfx11	= 31906,
    V_CMPX_NEQ_F16_t16_e64_dpp8_gfx12	= 31907,
    V_CMPX_NEQ_F16_t16_e64_dpp_gfx11	= 31908,
    V_CMPX_NEQ_F16_t16_e64_dpp_gfx12	= 31909,
    V_CMPX_NEQ_F16_t16_e64_gfx11	= 31910,
    V_CMPX_NEQ_F16_t16_e64_gfx12	= 31911,
    V_CMPX_NEQ_F32_e32_dpp8_gfx11	= 31912,
    V_CMPX_NEQ_F32_e32_dpp8_gfx12	= 31913,
    V_CMPX_NEQ_F32_e32_dpp_gfx11	= 31914,
    V_CMPX_NEQ_F32_e32_dpp_gfx12	= 31915,
    V_CMPX_NEQ_F32_e32_gfx10	= 31916,
    V_CMPX_NEQ_F32_e32_gfx11	= 31917,
    V_CMPX_NEQ_F32_e32_gfx12	= 31918,
    V_CMPX_NEQ_F32_e32_gfx6_gfx7	= 31919,
    V_CMPX_NEQ_F32_e32_vi	= 31920,
    V_CMPX_NEQ_F32_e64_dpp8_gfx11	= 31921,
    V_CMPX_NEQ_F32_e64_dpp8_gfx12	= 31922,
    V_CMPX_NEQ_F32_e64_dpp_gfx11	= 31923,
    V_CMPX_NEQ_F32_e64_dpp_gfx12	= 31924,
    V_CMPX_NEQ_F32_e64_gfx10	= 31925,
    V_CMPX_NEQ_F32_e64_gfx11	= 31926,
    V_CMPX_NEQ_F32_e64_gfx12	= 31927,
    V_CMPX_NEQ_F32_e64_gfx6_gfx7	= 31928,
    V_CMPX_NEQ_F32_e64_vi	= 31929,
    V_CMPX_NEQ_F32_sdwa_gfx10	= 31930,
    V_CMPX_NEQ_F32_sdwa_gfx9	= 31931,
    V_CMPX_NEQ_F32_sdwa_vi	= 31932,
    V_CMPX_NEQ_F64_e32_gfx10	= 31933,
    V_CMPX_NEQ_F64_e32_gfx11	= 31934,
    V_CMPX_NEQ_F64_e32_gfx12	= 31935,
    V_CMPX_NEQ_F64_e32_gfx6_gfx7	= 31936,
    V_CMPX_NEQ_F64_e32_vi	= 31937,
    V_CMPX_NEQ_F64_e64_gfx10	= 31938,
    V_CMPX_NEQ_F64_e64_gfx11	= 31939,
    V_CMPX_NEQ_F64_e64_gfx12	= 31940,
    V_CMPX_NEQ_F64_e64_gfx6_gfx7	= 31941,
    V_CMPX_NEQ_F64_e64_vi	= 31942,
    V_CMPX_NE_I16_e32_gfx10	= 31943,
    V_CMPX_NE_I16_e32_vi	= 31944,
    V_CMPX_NE_I16_e64_gfx10	= 31945,
    V_CMPX_NE_I16_e64_vi	= 31946,
    V_CMPX_NE_I16_sdwa_gfx10	= 31947,
    V_CMPX_NE_I16_sdwa_gfx9	= 31948,
    V_CMPX_NE_I16_sdwa_vi	= 31949,
    V_CMPX_NE_I16_t16_e32_dpp8_gfx11	= 31950,
    V_CMPX_NE_I16_t16_e32_dpp8_gfx12	= 31951,
    V_CMPX_NE_I16_t16_e32_dpp_gfx11	= 31952,
    V_CMPX_NE_I16_t16_e32_dpp_gfx12	= 31953,
    V_CMPX_NE_I16_t16_e32_gfx11	= 31954,
    V_CMPX_NE_I16_t16_e32_gfx12	= 31955,
    V_CMPX_NE_I16_t16_e64_dpp8_gfx11	= 31956,
    V_CMPX_NE_I16_t16_e64_dpp8_gfx12	= 31957,
    V_CMPX_NE_I16_t16_e64_dpp_gfx11	= 31958,
    V_CMPX_NE_I16_t16_e64_dpp_gfx12	= 31959,
    V_CMPX_NE_I16_t16_e64_gfx11	= 31960,
    V_CMPX_NE_I16_t16_e64_gfx12	= 31961,
    V_CMPX_NE_I32_e32_dpp8_gfx11	= 31962,
    V_CMPX_NE_I32_e32_dpp8_gfx12	= 31963,
    V_CMPX_NE_I32_e32_dpp_gfx11	= 31964,
    V_CMPX_NE_I32_e32_dpp_gfx12	= 31965,
    V_CMPX_NE_I32_e32_gfx10	= 31966,
    V_CMPX_NE_I32_e32_gfx11	= 31967,
    V_CMPX_NE_I32_e32_gfx12	= 31968,
    V_CMPX_NE_I32_e32_gfx6_gfx7	= 31969,
    V_CMPX_NE_I32_e32_vi	= 31970,
    V_CMPX_NE_I32_e64_dpp8_gfx11	= 31971,
    V_CMPX_NE_I32_e64_dpp8_gfx12	= 31972,
    V_CMPX_NE_I32_e64_dpp_gfx11	= 31973,
    V_CMPX_NE_I32_e64_dpp_gfx12	= 31974,
    V_CMPX_NE_I32_e64_gfx10	= 31975,
    V_CMPX_NE_I32_e64_gfx11	= 31976,
    V_CMPX_NE_I32_e64_gfx12	= 31977,
    V_CMPX_NE_I32_e64_gfx6_gfx7	= 31978,
    V_CMPX_NE_I32_e64_vi	= 31979,
    V_CMPX_NE_I32_sdwa_gfx10	= 31980,
    V_CMPX_NE_I32_sdwa_gfx9	= 31981,
    V_CMPX_NE_I32_sdwa_vi	= 31982,
    V_CMPX_NE_I64_e32_gfx10	= 31983,
    V_CMPX_NE_I64_e32_gfx11	= 31984,
    V_CMPX_NE_I64_e32_gfx12	= 31985,
    V_CMPX_NE_I64_e32_gfx6_gfx7	= 31986,
    V_CMPX_NE_I64_e32_vi	= 31987,
    V_CMPX_NE_I64_e64_gfx10	= 31988,
    V_CMPX_NE_I64_e64_gfx11	= 31989,
    V_CMPX_NE_I64_e64_gfx12	= 31990,
    V_CMPX_NE_I64_e64_gfx6_gfx7	= 31991,
    V_CMPX_NE_I64_e64_vi	= 31992,
    V_CMPX_NE_U16_e32_gfx10	= 31993,
    V_CMPX_NE_U16_e32_vi	= 31994,
    V_CMPX_NE_U16_e64_gfx10	= 31995,
    V_CMPX_NE_U16_e64_vi	= 31996,
    V_CMPX_NE_U16_sdwa_gfx10	= 31997,
    V_CMPX_NE_U16_sdwa_gfx9	= 31998,
    V_CMPX_NE_U16_sdwa_vi	= 31999,
    V_CMPX_NE_U16_t16_e32_dpp8_gfx11	= 32000,
    V_CMPX_NE_U16_t16_e32_dpp8_gfx12	= 32001,
    V_CMPX_NE_U16_t16_e32_dpp_gfx11	= 32002,
    V_CMPX_NE_U16_t16_e32_dpp_gfx12	= 32003,
    V_CMPX_NE_U16_t16_e32_gfx11	= 32004,
    V_CMPX_NE_U16_t16_e32_gfx12	= 32005,
    V_CMPX_NE_U16_t16_e64_dpp8_gfx11	= 32006,
    V_CMPX_NE_U16_t16_e64_dpp8_gfx12	= 32007,
    V_CMPX_NE_U16_t16_e64_dpp_gfx11	= 32008,
    V_CMPX_NE_U16_t16_e64_dpp_gfx12	= 32009,
    V_CMPX_NE_U16_t16_e64_gfx11	= 32010,
    V_CMPX_NE_U16_t16_e64_gfx12	= 32011,
    V_CMPX_NE_U32_e32_dpp8_gfx11	= 32012,
    V_CMPX_NE_U32_e32_dpp8_gfx12	= 32013,
    V_CMPX_NE_U32_e32_dpp_gfx11	= 32014,
    V_CMPX_NE_U32_e32_dpp_gfx12	= 32015,
    V_CMPX_NE_U32_e32_gfx10	= 32016,
    V_CMPX_NE_U32_e32_gfx11	= 32017,
    V_CMPX_NE_U32_e32_gfx12	= 32018,
    V_CMPX_NE_U32_e32_gfx6_gfx7	= 32019,
    V_CMPX_NE_U32_e32_vi	= 32020,
    V_CMPX_NE_U32_e64_dpp8_gfx11	= 32021,
    V_CMPX_NE_U32_e64_dpp8_gfx12	= 32022,
    V_CMPX_NE_U32_e64_dpp_gfx11	= 32023,
    V_CMPX_NE_U32_e64_dpp_gfx12	= 32024,
    V_CMPX_NE_U32_e64_gfx10	= 32025,
    V_CMPX_NE_U32_e64_gfx11	= 32026,
    V_CMPX_NE_U32_e64_gfx12	= 32027,
    V_CMPX_NE_U32_e64_gfx6_gfx7	= 32028,
    V_CMPX_NE_U32_e64_vi	= 32029,
    V_CMPX_NE_U32_sdwa_gfx10	= 32030,
    V_CMPX_NE_U32_sdwa_gfx9	= 32031,
    V_CMPX_NE_U32_sdwa_vi	= 32032,
    V_CMPX_NE_U64_e32_gfx10	= 32033,
    V_CMPX_NE_U64_e32_gfx11	= 32034,
    V_CMPX_NE_U64_e32_gfx12	= 32035,
    V_CMPX_NE_U64_e32_gfx6_gfx7	= 32036,
    V_CMPX_NE_U64_e32_vi	= 32037,
    V_CMPX_NE_U64_e64_gfx10	= 32038,
    V_CMPX_NE_U64_e64_gfx11	= 32039,
    V_CMPX_NE_U64_e64_gfx12	= 32040,
    V_CMPX_NE_U64_e64_gfx6_gfx7	= 32041,
    V_CMPX_NE_U64_e64_vi	= 32042,
    V_CMPX_NGE_F16_e32_gfx10	= 32043,
    V_CMPX_NGE_F16_e32_vi	= 32044,
    V_CMPX_NGE_F16_e64_gfx10	= 32045,
    V_CMPX_NGE_F16_e64_vi	= 32046,
    V_CMPX_NGE_F16_sdwa_gfx10	= 32047,
    V_CMPX_NGE_F16_sdwa_gfx9	= 32048,
    V_CMPX_NGE_F16_sdwa_vi	= 32049,
    V_CMPX_NGE_F16_t16_e32_dpp8_gfx11	= 32050,
    V_CMPX_NGE_F16_t16_e32_dpp8_gfx12	= 32051,
    V_CMPX_NGE_F16_t16_e32_dpp_gfx11	= 32052,
    V_CMPX_NGE_F16_t16_e32_dpp_gfx12	= 32053,
    V_CMPX_NGE_F16_t16_e32_gfx11	= 32054,
    V_CMPX_NGE_F16_t16_e32_gfx12	= 32055,
    V_CMPX_NGE_F16_t16_e64_dpp8_gfx11	= 32056,
    V_CMPX_NGE_F16_t16_e64_dpp8_gfx12	= 32057,
    V_CMPX_NGE_F16_t16_e64_dpp_gfx11	= 32058,
    V_CMPX_NGE_F16_t16_e64_dpp_gfx12	= 32059,
    V_CMPX_NGE_F16_t16_e64_gfx11	= 32060,
    V_CMPX_NGE_F16_t16_e64_gfx12	= 32061,
    V_CMPX_NGE_F32_e32_dpp8_gfx11	= 32062,
    V_CMPX_NGE_F32_e32_dpp8_gfx12	= 32063,
    V_CMPX_NGE_F32_e32_dpp_gfx11	= 32064,
    V_CMPX_NGE_F32_e32_dpp_gfx12	= 32065,
    V_CMPX_NGE_F32_e32_gfx10	= 32066,
    V_CMPX_NGE_F32_e32_gfx11	= 32067,
    V_CMPX_NGE_F32_e32_gfx12	= 32068,
    V_CMPX_NGE_F32_e32_gfx6_gfx7	= 32069,
    V_CMPX_NGE_F32_e32_vi	= 32070,
    V_CMPX_NGE_F32_e64_dpp8_gfx11	= 32071,
    V_CMPX_NGE_F32_e64_dpp8_gfx12	= 32072,
    V_CMPX_NGE_F32_e64_dpp_gfx11	= 32073,
    V_CMPX_NGE_F32_e64_dpp_gfx12	= 32074,
    V_CMPX_NGE_F32_e64_gfx10	= 32075,
    V_CMPX_NGE_F32_e64_gfx11	= 32076,
    V_CMPX_NGE_F32_e64_gfx12	= 32077,
    V_CMPX_NGE_F32_e64_gfx6_gfx7	= 32078,
    V_CMPX_NGE_F32_e64_vi	= 32079,
    V_CMPX_NGE_F32_sdwa_gfx10	= 32080,
    V_CMPX_NGE_F32_sdwa_gfx9	= 32081,
    V_CMPX_NGE_F32_sdwa_vi	= 32082,
    V_CMPX_NGE_F64_e32_gfx10	= 32083,
    V_CMPX_NGE_F64_e32_gfx11	= 32084,
    V_CMPX_NGE_F64_e32_gfx12	= 32085,
    V_CMPX_NGE_F64_e32_gfx6_gfx7	= 32086,
    V_CMPX_NGE_F64_e32_vi	= 32087,
    V_CMPX_NGE_F64_e64_gfx10	= 32088,
    V_CMPX_NGE_F64_e64_gfx11	= 32089,
    V_CMPX_NGE_F64_e64_gfx12	= 32090,
    V_CMPX_NGE_F64_e64_gfx6_gfx7	= 32091,
    V_CMPX_NGE_F64_e64_vi	= 32092,
    V_CMPX_NGT_F16_e32_gfx10	= 32093,
    V_CMPX_NGT_F16_e32_vi	= 32094,
    V_CMPX_NGT_F16_e64_gfx10	= 32095,
    V_CMPX_NGT_F16_e64_vi	= 32096,
    V_CMPX_NGT_F16_sdwa_gfx10	= 32097,
    V_CMPX_NGT_F16_sdwa_gfx9	= 32098,
    V_CMPX_NGT_F16_sdwa_vi	= 32099,
    V_CMPX_NGT_F16_t16_e32_dpp8_gfx11	= 32100,
    V_CMPX_NGT_F16_t16_e32_dpp8_gfx12	= 32101,
    V_CMPX_NGT_F16_t16_e32_dpp_gfx11	= 32102,
    V_CMPX_NGT_F16_t16_e32_dpp_gfx12	= 32103,
    V_CMPX_NGT_F16_t16_e32_gfx11	= 32104,
    V_CMPX_NGT_F16_t16_e32_gfx12	= 32105,
    V_CMPX_NGT_F16_t16_e64_dpp8_gfx11	= 32106,
    V_CMPX_NGT_F16_t16_e64_dpp8_gfx12	= 32107,
    V_CMPX_NGT_F16_t16_e64_dpp_gfx11	= 32108,
    V_CMPX_NGT_F16_t16_e64_dpp_gfx12	= 32109,
    V_CMPX_NGT_F16_t16_e64_gfx11	= 32110,
    V_CMPX_NGT_F16_t16_e64_gfx12	= 32111,
    V_CMPX_NGT_F32_e32_dpp8_gfx11	= 32112,
    V_CMPX_NGT_F32_e32_dpp8_gfx12	= 32113,
    V_CMPX_NGT_F32_e32_dpp_gfx11	= 32114,
    V_CMPX_NGT_F32_e32_dpp_gfx12	= 32115,
    V_CMPX_NGT_F32_e32_gfx10	= 32116,
    V_CMPX_NGT_F32_e32_gfx11	= 32117,
    V_CMPX_NGT_F32_e32_gfx12	= 32118,
    V_CMPX_NGT_F32_e32_gfx6_gfx7	= 32119,
    V_CMPX_NGT_F32_e32_vi	= 32120,
    V_CMPX_NGT_F32_e64_dpp8_gfx11	= 32121,
    V_CMPX_NGT_F32_e64_dpp8_gfx12	= 32122,
    V_CMPX_NGT_F32_e64_dpp_gfx11	= 32123,
    V_CMPX_NGT_F32_e64_dpp_gfx12	= 32124,
    V_CMPX_NGT_F32_e64_gfx10	= 32125,
    V_CMPX_NGT_F32_e64_gfx11	= 32126,
    V_CMPX_NGT_F32_e64_gfx12	= 32127,
    V_CMPX_NGT_F32_e64_gfx6_gfx7	= 32128,
    V_CMPX_NGT_F32_e64_vi	= 32129,
    V_CMPX_NGT_F32_sdwa_gfx10	= 32130,
    V_CMPX_NGT_F32_sdwa_gfx9	= 32131,
    V_CMPX_NGT_F32_sdwa_vi	= 32132,
    V_CMPX_NGT_F64_e32_gfx10	= 32133,
    V_CMPX_NGT_F64_e32_gfx11	= 32134,
    V_CMPX_NGT_F64_e32_gfx12	= 32135,
    V_CMPX_NGT_F64_e32_gfx6_gfx7	= 32136,
    V_CMPX_NGT_F64_e32_vi	= 32137,
    V_CMPX_NGT_F64_e64_gfx10	= 32138,
    V_CMPX_NGT_F64_e64_gfx11	= 32139,
    V_CMPX_NGT_F64_e64_gfx12	= 32140,
    V_CMPX_NGT_F64_e64_gfx6_gfx7	= 32141,
    V_CMPX_NGT_F64_e64_vi	= 32142,
    V_CMPX_NLE_F16_e32_gfx10	= 32143,
    V_CMPX_NLE_F16_e32_vi	= 32144,
    V_CMPX_NLE_F16_e64_gfx10	= 32145,
    V_CMPX_NLE_F16_e64_vi	= 32146,
    V_CMPX_NLE_F16_sdwa_gfx10	= 32147,
    V_CMPX_NLE_F16_sdwa_gfx9	= 32148,
    V_CMPX_NLE_F16_sdwa_vi	= 32149,
    V_CMPX_NLE_F16_t16_e32_dpp8_gfx11	= 32150,
    V_CMPX_NLE_F16_t16_e32_dpp8_gfx12	= 32151,
    V_CMPX_NLE_F16_t16_e32_dpp_gfx11	= 32152,
    V_CMPX_NLE_F16_t16_e32_dpp_gfx12	= 32153,
    V_CMPX_NLE_F16_t16_e32_gfx11	= 32154,
    V_CMPX_NLE_F16_t16_e32_gfx12	= 32155,
    V_CMPX_NLE_F16_t16_e64_dpp8_gfx11	= 32156,
    V_CMPX_NLE_F16_t16_e64_dpp8_gfx12	= 32157,
    V_CMPX_NLE_F16_t16_e64_dpp_gfx11	= 32158,
    V_CMPX_NLE_F16_t16_e64_dpp_gfx12	= 32159,
    V_CMPX_NLE_F16_t16_e64_gfx11	= 32160,
    V_CMPX_NLE_F16_t16_e64_gfx12	= 32161,
    V_CMPX_NLE_F32_e32_dpp8_gfx11	= 32162,
    V_CMPX_NLE_F32_e32_dpp8_gfx12	= 32163,
    V_CMPX_NLE_F32_e32_dpp_gfx11	= 32164,
    V_CMPX_NLE_F32_e32_dpp_gfx12	= 32165,
    V_CMPX_NLE_F32_e32_gfx10	= 32166,
    V_CMPX_NLE_F32_e32_gfx11	= 32167,
    V_CMPX_NLE_F32_e32_gfx12	= 32168,
    V_CMPX_NLE_F32_e32_gfx6_gfx7	= 32169,
    V_CMPX_NLE_F32_e32_vi	= 32170,
    V_CMPX_NLE_F32_e64_dpp8_gfx11	= 32171,
    V_CMPX_NLE_F32_e64_dpp8_gfx12	= 32172,
    V_CMPX_NLE_F32_e64_dpp_gfx11	= 32173,
    V_CMPX_NLE_F32_e64_dpp_gfx12	= 32174,
    V_CMPX_NLE_F32_e64_gfx10	= 32175,
    V_CMPX_NLE_F32_e64_gfx11	= 32176,
    V_CMPX_NLE_F32_e64_gfx12	= 32177,
    V_CMPX_NLE_F32_e64_gfx6_gfx7	= 32178,
    V_CMPX_NLE_F32_e64_vi	= 32179,
    V_CMPX_NLE_F32_sdwa_gfx10	= 32180,
    V_CMPX_NLE_F32_sdwa_gfx9	= 32181,
    V_CMPX_NLE_F32_sdwa_vi	= 32182,
    V_CMPX_NLE_F64_e32_gfx10	= 32183,
    V_CMPX_NLE_F64_e32_gfx11	= 32184,
    V_CMPX_NLE_F64_e32_gfx12	= 32185,
    V_CMPX_NLE_F64_e32_gfx6_gfx7	= 32186,
    V_CMPX_NLE_F64_e32_vi	= 32187,
    V_CMPX_NLE_F64_e64_gfx10	= 32188,
    V_CMPX_NLE_F64_e64_gfx11	= 32189,
    V_CMPX_NLE_F64_e64_gfx12	= 32190,
    V_CMPX_NLE_F64_e64_gfx6_gfx7	= 32191,
    V_CMPX_NLE_F64_e64_vi	= 32192,
    V_CMPX_NLG_F16_e32_gfx10	= 32193,
    V_CMPX_NLG_F16_e32_vi	= 32194,
    V_CMPX_NLG_F16_e64_gfx10	= 32195,
    V_CMPX_NLG_F16_e64_vi	= 32196,
    V_CMPX_NLG_F16_sdwa_gfx10	= 32197,
    V_CMPX_NLG_F16_sdwa_gfx9	= 32198,
    V_CMPX_NLG_F16_sdwa_vi	= 32199,
    V_CMPX_NLG_F16_t16_e32_dpp8_gfx11	= 32200,
    V_CMPX_NLG_F16_t16_e32_dpp8_gfx12	= 32201,
    V_CMPX_NLG_F16_t16_e32_dpp_gfx11	= 32202,
    V_CMPX_NLG_F16_t16_e32_dpp_gfx12	= 32203,
    V_CMPX_NLG_F16_t16_e32_gfx11	= 32204,
    V_CMPX_NLG_F16_t16_e32_gfx12	= 32205,
    V_CMPX_NLG_F16_t16_e64_dpp8_gfx11	= 32206,
    V_CMPX_NLG_F16_t16_e64_dpp8_gfx12	= 32207,
    V_CMPX_NLG_F16_t16_e64_dpp_gfx11	= 32208,
    V_CMPX_NLG_F16_t16_e64_dpp_gfx12	= 32209,
    V_CMPX_NLG_F16_t16_e64_gfx11	= 32210,
    V_CMPX_NLG_F16_t16_e64_gfx12	= 32211,
    V_CMPX_NLG_F32_e32_dpp8_gfx11	= 32212,
    V_CMPX_NLG_F32_e32_dpp8_gfx12	= 32213,
    V_CMPX_NLG_F32_e32_dpp_gfx11	= 32214,
    V_CMPX_NLG_F32_e32_dpp_gfx12	= 32215,
    V_CMPX_NLG_F32_e32_gfx10	= 32216,
    V_CMPX_NLG_F32_e32_gfx11	= 32217,
    V_CMPX_NLG_F32_e32_gfx12	= 32218,
    V_CMPX_NLG_F32_e32_gfx6_gfx7	= 32219,
    V_CMPX_NLG_F32_e32_vi	= 32220,
    V_CMPX_NLG_F32_e64_dpp8_gfx11	= 32221,
    V_CMPX_NLG_F32_e64_dpp8_gfx12	= 32222,
    V_CMPX_NLG_F32_e64_dpp_gfx11	= 32223,
    V_CMPX_NLG_F32_e64_dpp_gfx12	= 32224,
    V_CMPX_NLG_F32_e64_gfx10	= 32225,
    V_CMPX_NLG_F32_e64_gfx11	= 32226,
    V_CMPX_NLG_F32_e64_gfx12	= 32227,
    V_CMPX_NLG_F32_e64_gfx6_gfx7	= 32228,
    V_CMPX_NLG_F32_e64_vi	= 32229,
    V_CMPX_NLG_F32_sdwa_gfx10	= 32230,
    V_CMPX_NLG_F32_sdwa_gfx9	= 32231,
    V_CMPX_NLG_F32_sdwa_vi	= 32232,
    V_CMPX_NLG_F64_e32_gfx10	= 32233,
    V_CMPX_NLG_F64_e32_gfx11	= 32234,
    V_CMPX_NLG_F64_e32_gfx12	= 32235,
    V_CMPX_NLG_F64_e32_gfx6_gfx7	= 32236,
    V_CMPX_NLG_F64_e32_vi	= 32237,
    V_CMPX_NLG_F64_e64_gfx10	= 32238,
    V_CMPX_NLG_F64_e64_gfx11	= 32239,
    V_CMPX_NLG_F64_e64_gfx12	= 32240,
    V_CMPX_NLG_F64_e64_gfx6_gfx7	= 32241,
    V_CMPX_NLG_F64_e64_vi	= 32242,
    V_CMPX_NLT_F16_e32_gfx10	= 32243,
    V_CMPX_NLT_F16_e32_vi	= 32244,
    V_CMPX_NLT_F16_e64_gfx10	= 32245,
    V_CMPX_NLT_F16_e64_vi	= 32246,
    V_CMPX_NLT_F16_sdwa_gfx10	= 32247,
    V_CMPX_NLT_F16_sdwa_gfx9	= 32248,
    V_CMPX_NLT_F16_sdwa_vi	= 32249,
    V_CMPX_NLT_F16_t16_e32_dpp8_gfx11	= 32250,
    V_CMPX_NLT_F16_t16_e32_dpp8_gfx12	= 32251,
    V_CMPX_NLT_F16_t16_e32_dpp_gfx11	= 32252,
    V_CMPX_NLT_F16_t16_e32_dpp_gfx12	= 32253,
    V_CMPX_NLT_F16_t16_e32_gfx11	= 32254,
    V_CMPX_NLT_F16_t16_e32_gfx12	= 32255,
    V_CMPX_NLT_F16_t16_e64_dpp8_gfx11	= 32256,
    V_CMPX_NLT_F16_t16_e64_dpp8_gfx12	= 32257,
    V_CMPX_NLT_F16_t16_e64_dpp_gfx11	= 32258,
    V_CMPX_NLT_F16_t16_e64_dpp_gfx12	= 32259,
    V_CMPX_NLT_F16_t16_e64_gfx11	= 32260,
    V_CMPX_NLT_F16_t16_e64_gfx12	= 32261,
    V_CMPX_NLT_F32_e32_dpp8_gfx11	= 32262,
    V_CMPX_NLT_F32_e32_dpp8_gfx12	= 32263,
    V_CMPX_NLT_F32_e32_dpp_gfx11	= 32264,
    V_CMPX_NLT_F32_e32_dpp_gfx12	= 32265,
    V_CMPX_NLT_F32_e32_gfx10	= 32266,
    V_CMPX_NLT_F32_e32_gfx11	= 32267,
    V_CMPX_NLT_F32_e32_gfx12	= 32268,
    V_CMPX_NLT_F32_e32_gfx6_gfx7	= 32269,
    V_CMPX_NLT_F32_e32_vi	= 32270,
    V_CMPX_NLT_F32_e64_dpp8_gfx11	= 32271,
    V_CMPX_NLT_F32_e64_dpp8_gfx12	= 32272,
    V_CMPX_NLT_F32_e64_dpp_gfx11	= 32273,
    V_CMPX_NLT_F32_e64_dpp_gfx12	= 32274,
    V_CMPX_NLT_F32_e64_gfx10	= 32275,
    V_CMPX_NLT_F32_e64_gfx11	= 32276,
    V_CMPX_NLT_F32_e64_gfx12	= 32277,
    V_CMPX_NLT_F32_e64_gfx6_gfx7	= 32278,
    V_CMPX_NLT_F32_e64_vi	= 32279,
    V_CMPX_NLT_F32_sdwa_gfx10	= 32280,
    V_CMPX_NLT_F32_sdwa_gfx9	= 32281,
    V_CMPX_NLT_F32_sdwa_vi	= 32282,
    V_CMPX_NLT_F64_e32_gfx10	= 32283,
    V_CMPX_NLT_F64_e32_gfx11	= 32284,
    V_CMPX_NLT_F64_e32_gfx12	= 32285,
    V_CMPX_NLT_F64_e32_gfx6_gfx7	= 32286,
    V_CMPX_NLT_F64_e32_vi	= 32287,
    V_CMPX_NLT_F64_e64_gfx10	= 32288,
    V_CMPX_NLT_F64_e64_gfx11	= 32289,
    V_CMPX_NLT_F64_e64_gfx12	= 32290,
    V_CMPX_NLT_F64_e64_gfx6_gfx7	= 32291,
    V_CMPX_NLT_F64_e64_vi	= 32292,
    V_CMPX_O_F16_e32_gfx10	= 32293,
    V_CMPX_O_F16_e32_vi	= 32294,
    V_CMPX_O_F16_e64_gfx10	= 32295,
    V_CMPX_O_F16_e64_vi	= 32296,
    V_CMPX_O_F16_sdwa_gfx10	= 32297,
    V_CMPX_O_F16_sdwa_gfx9	= 32298,
    V_CMPX_O_F16_sdwa_vi	= 32299,
    V_CMPX_O_F16_t16_e32_dpp8_gfx11	= 32300,
    V_CMPX_O_F16_t16_e32_dpp8_gfx12	= 32301,
    V_CMPX_O_F16_t16_e32_dpp_gfx11	= 32302,
    V_CMPX_O_F16_t16_e32_dpp_gfx12	= 32303,
    V_CMPX_O_F16_t16_e32_gfx11	= 32304,
    V_CMPX_O_F16_t16_e32_gfx12	= 32305,
    V_CMPX_O_F16_t16_e64_dpp8_gfx11	= 32306,
    V_CMPX_O_F16_t16_e64_dpp8_gfx12	= 32307,
    V_CMPX_O_F16_t16_e64_dpp_gfx11	= 32308,
    V_CMPX_O_F16_t16_e64_dpp_gfx12	= 32309,
    V_CMPX_O_F16_t16_e64_gfx11	= 32310,
    V_CMPX_O_F16_t16_e64_gfx12	= 32311,
    V_CMPX_O_F32_e32_dpp8_gfx11	= 32312,
    V_CMPX_O_F32_e32_dpp8_gfx12	= 32313,
    V_CMPX_O_F32_e32_dpp_gfx11	= 32314,
    V_CMPX_O_F32_e32_dpp_gfx12	= 32315,
    V_CMPX_O_F32_e32_gfx10	= 32316,
    V_CMPX_O_F32_e32_gfx11	= 32317,
    V_CMPX_O_F32_e32_gfx12	= 32318,
    V_CMPX_O_F32_e32_gfx6_gfx7	= 32319,
    V_CMPX_O_F32_e32_vi	= 32320,
    V_CMPX_O_F32_e64_dpp8_gfx11	= 32321,
    V_CMPX_O_F32_e64_dpp8_gfx12	= 32322,
    V_CMPX_O_F32_e64_dpp_gfx11	= 32323,
    V_CMPX_O_F32_e64_dpp_gfx12	= 32324,
    V_CMPX_O_F32_e64_gfx10	= 32325,
    V_CMPX_O_F32_e64_gfx11	= 32326,
    V_CMPX_O_F32_e64_gfx12	= 32327,
    V_CMPX_O_F32_e64_gfx6_gfx7	= 32328,
    V_CMPX_O_F32_e64_vi	= 32329,
    V_CMPX_O_F32_sdwa_gfx10	= 32330,
    V_CMPX_O_F32_sdwa_gfx9	= 32331,
    V_CMPX_O_F32_sdwa_vi	= 32332,
    V_CMPX_O_F64_e32_gfx10	= 32333,
    V_CMPX_O_F64_e32_gfx11	= 32334,
    V_CMPX_O_F64_e32_gfx12	= 32335,
    V_CMPX_O_F64_e32_gfx6_gfx7	= 32336,
    V_CMPX_O_F64_e32_vi	= 32337,
    V_CMPX_O_F64_e64_gfx10	= 32338,
    V_CMPX_O_F64_e64_gfx11	= 32339,
    V_CMPX_O_F64_e64_gfx12	= 32340,
    V_CMPX_O_F64_e64_gfx6_gfx7	= 32341,
    V_CMPX_O_F64_e64_vi	= 32342,
    V_CMPX_TRU_F16_e32_gfx10	= 32343,
    V_CMPX_TRU_F16_e32_vi	= 32344,
    V_CMPX_TRU_F16_e64_gfx10	= 32345,
    V_CMPX_TRU_F16_e64_vi	= 32346,
    V_CMPX_TRU_F16_sdwa_gfx10	= 32347,
    V_CMPX_TRU_F16_sdwa_gfx9	= 32348,
    V_CMPX_TRU_F16_sdwa_vi	= 32349,
    V_CMPX_TRU_F32_e32_gfx10	= 32350,
    V_CMPX_TRU_F32_e32_gfx6_gfx7	= 32351,
    V_CMPX_TRU_F32_e32_vi	= 32352,
    V_CMPX_TRU_F32_e64_gfx10	= 32353,
    V_CMPX_TRU_F32_e64_gfx6_gfx7	= 32354,
    V_CMPX_TRU_F32_e64_vi	= 32355,
    V_CMPX_TRU_F32_sdwa_gfx10	= 32356,
    V_CMPX_TRU_F32_sdwa_gfx9	= 32357,
    V_CMPX_TRU_F32_sdwa_vi	= 32358,
    V_CMPX_TRU_F64_e32_gfx10	= 32359,
    V_CMPX_TRU_F64_e32_gfx6_gfx7	= 32360,
    V_CMPX_TRU_F64_e32_vi	= 32361,
    V_CMPX_TRU_F64_e64_gfx10	= 32362,
    V_CMPX_TRU_F64_e64_gfx6_gfx7	= 32363,
    V_CMPX_TRU_F64_e64_vi	= 32364,
    V_CMPX_T_F16_t16_e32_dpp8_gfx11	= 32365,
    V_CMPX_T_F16_t16_e32_dpp_gfx11	= 32366,
    V_CMPX_T_F16_t16_e32_gfx11	= 32367,
    V_CMPX_T_F16_t16_e64_dpp8_gfx11	= 32368,
    V_CMPX_T_F16_t16_e64_dpp_gfx11	= 32369,
    V_CMPX_T_F16_t16_e64_gfx11	= 32370,
    V_CMPX_T_F32_e32_dpp8_gfx11	= 32371,
    V_CMPX_T_F32_e32_dpp_gfx11	= 32372,
    V_CMPX_T_F32_e32_gfx11	= 32373,
    V_CMPX_T_F32_e64_dpp8_gfx11	= 32374,
    V_CMPX_T_F32_e64_dpp_gfx11	= 32375,
    V_CMPX_T_F32_e64_gfx11	= 32376,
    V_CMPX_T_F64_e32_gfx11	= 32377,
    V_CMPX_T_F64_e64_gfx11	= 32378,
    V_CMPX_T_I16_e32_vi	= 32379,
    V_CMPX_T_I16_e64_vi	= 32380,
    V_CMPX_T_I16_sdwa_gfx9	= 32381,
    V_CMPX_T_I16_sdwa_vi	= 32382,
    V_CMPX_T_I32_e32_dpp8_gfx11	= 32383,
    V_CMPX_T_I32_e32_dpp_gfx11	= 32384,
    V_CMPX_T_I32_e32_gfx10	= 32385,
    V_CMPX_T_I32_e32_gfx11	= 32386,
    V_CMPX_T_I32_e32_gfx6_gfx7	= 32387,
    V_CMPX_T_I32_e32_vi	= 32388,
    V_CMPX_T_I32_e64_dpp8_gfx11	= 32389,
    V_CMPX_T_I32_e64_dpp_gfx11	= 32390,
    V_CMPX_T_I32_e64_gfx10	= 32391,
    V_CMPX_T_I32_e64_gfx11	= 32392,
    V_CMPX_T_I32_e64_gfx6_gfx7	= 32393,
    V_CMPX_T_I32_e64_vi	= 32394,
    V_CMPX_T_I32_sdwa_gfx10	= 32395,
    V_CMPX_T_I32_sdwa_gfx9	= 32396,
    V_CMPX_T_I32_sdwa_vi	= 32397,
    V_CMPX_T_I64_e32_gfx10	= 32398,
    V_CMPX_T_I64_e32_gfx11	= 32399,
    V_CMPX_T_I64_e32_gfx6_gfx7	= 32400,
    V_CMPX_T_I64_e32_vi	= 32401,
    V_CMPX_T_I64_e64_gfx10	= 32402,
    V_CMPX_T_I64_e64_gfx11	= 32403,
    V_CMPX_T_I64_e64_gfx6_gfx7	= 32404,
    V_CMPX_T_I64_e64_vi	= 32405,
    V_CMPX_T_U16_e32_vi	= 32406,
    V_CMPX_T_U16_e64_vi	= 32407,
    V_CMPX_T_U16_sdwa_gfx9	= 32408,
    V_CMPX_T_U16_sdwa_vi	= 32409,
    V_CMPX_T_U32_e32_dpp8_gfx11	= 32410,
    V_CMPX_T_U32_e32_dpp_gfx11	= 32411,
    V_CMPX_T_U32_e32_gfx10	= 32412,
    V_CMPX_T_U32_e32_gfx11	= 32413,
    V_CMPX_T_U32_e32_gfx6_gfx7	= 32414,
    V_CMPX_T_U32_e32_vi	= 32415,
    V_CMPX_T_U32_e64_dpp8_gfx11	= 32416,
    V_CMPX_T_U32_e64_dpp_gfx11	= 32417,
    V_CMPX_T_U32_e64_gfx10	= 32418,
    V_CMPX_T_U32_e64_gfx11	= 32419,
    V_CMPX_T_U32_e64_gfx6_gfx7	= 32420,
    V_CMPX_T_U32_e64_vi	= 32421,
    V_CMPX_T_U32_sdwa_gfx10	= 32422,
    V_CMPX_T_U32_sdwa_gfx9	= 32423,
    V_CMPX_T_U32_sdwa_vi	= 32424,
    V_CMPX_T_U64_e32_gfx10	= 32425,
    V_CMPX_T_U64_e32_gfx11	= 32426,
    V_CMPX_T_U64_e32_gfx6_gfx7	= 32427,
    V_CMPX_T_U64_e32_vi	= 32428,
    V_CMPX_T_U64_e64_gfx10	= 32429,
    V_CMPX_T_U64_e64_gfx11	= 32430,
    V_CMPX_T_U64_e64_gfx6_gfx7	= 32431,
    V_CMPX_T_U64_e64_vi	= 32432,
    V_CMPX_U_F16_e32_gfx10	= 32433,
    V_CMPX_U_F16_e32_vi	= 32434,
    V_CMPX_U_F16_e64_gfx10	= 32435,
    V_CMPX_U_F16_e64_vi	= 32436,
    V_CMPX_U_F16_sdwa_gfx10	= 32437,
    V_CMPX_U_F16_sdwa_gfx9	= 32438,
    V_CMPX_U_F16_sdwa_vi	= 32439,
    V_CMPX_U_F16_t16_e32_dpp8_gfx11	= 32440,
    V_CMPX_U_F16_t16_e32_dpp8_gfx12	= 32441,
    V_CMPX_U_F16_t16_e32_dpp_gfx11	= 32442,
    V_CMPX_U_F16_t16_e32_dpp_gfx12	= 32443,
    V_CMPX_U_F16_t16_e32_gfx11	= 32444,
    V_CMPX_U_F16_t16_e32_gfx12	= 32445,
    V_CMPX_U_F16_t16_e64_dpp8_gfx11	= 32446,
    V_CMPX_U_F16_t16_e64_dpp8_gfx12	= 32447,
    V_CMPX_U_F16_t16_e64_dpp_gfx11	= 32448,
    V_CMPX_U_F16_t16_e64_dpp_gfx12	= 32449,
    V_CMPX_U_F16_t16_e64_gfx11	= 32450,
    V_CMPX_U_F16_t16_e64_gfx12	= 32451,
    V_CMPX_U_F32_e32_dpp8_gfx11	= 32452,
    V_CMPX_U_F32_e32_dpp8_gfx12	= 32453,
    V_CMPX_U_F32_e32_dpp_gfx11	= 32454,
    V_CMPX_U_F32_e32_dpp_gfx12	= 32455,
    V_CMPX_U_F32_e32_gfx10	= 32456,
    V_CMPX_U_F32_e32_gfx11	= 32457,
    V_CMPX_U_F32_e32_gfx12	= 32458,
    V_CMPX_U_F32_e32_gfx6_gfx7	= 32459,
    V_CMPX_U_F32_e32_vi	= 32460,
    V_CMPX_U_F32_e64_dpp8_gfx11	= 32461,
    V_CMPX_U_F32_e64_dpp8_gfx12	= 32462,
    V_CMPX_U_F32_e64_dpp_gfx11	= 32463,
    V_CMPX_U_F32_e64_dpp_gfx12	= 32464,
    V_CMPX_U_F32_e64_gfx10	= 32465,
    V_CMPX_U_F32_e64_gfx11	= 32466,
    V_CMPX_U_F32_e64_gfx12	= 32467,
    V_CMPX_U_F32_e64_gfx6_gfx7	= 32468,
    V_CMPX_U_F32_e64_vi	= 32469,
    V_CMPX_U_F32_sdwa_gfx10	= 32470,
    V_CMPX_U_F32_sdwa_gfx9	= 32471,
    V_CMPX_U_F32_sdwa_vi	= 32472,
    V_CMPX_U_F64_e32_gfx10	= 32473,
    V_CMPX_U_F64_e32_gfx11	= 32474,
    V_CMPX_U_F64_e32_gfx12	= 32475,
    V_CMPX_U_F64_e32_gfx6_gfx7	= 32476,
    V_CMPX_U_F64_e32_vi	= 32477,
    V_CMPX_U_F64_e64_gfx10	= 32478,
    V_CMPX_U_F64_e64_gfx11	= 32479,
    V_CMPX_U_F64_e64_gfx12	= 32480,
    V_CMPX_U_F64_e64_gfx6_gfx7	= 32481,
    V_CMPX_U_F64_e64_vi	= 32482,
    V_CMP_CLASS_F16_e32_gfx10	= 32483,
    V_CMP_CLASS_F16_e32_vi	= 32484,
    V_CMP_CLASS_F16_e64_gfx10	= 32485,
    V_CMP_CLASS_F16_e64_vi	= 32486,
    V_CMP_CLASS_F16_sdwa_gfx10	= 32487,
    V_CMP_CLASS_F16_sdwa_gfx9	= 32488,
    V_CMP_CLASS_F16_sdwa_vi	= 32489,
    V_CMP_CLASS_F16_t16_e32_dpp8_gfx11	= 32490,
    V_CMP_CLASS_F16_t16_e32_dpp8_gfx12	= 32491,
    V_CMP_CLASS_F16_t16_e32_dpp8_w32_gfx11	= 32492,
    V_CMP_CLASS_F16_t16_e32_dpp8_w32_gfx12	= 32493,
    V_CMP_CLASS_F16_t16_e32_dpp8_w64_gfx11	= 32494,
    V_CMP_CLASS_F16_t16_e32_dpp8_w64_gfx12	= 32495,
    V_CMP_CLASS_F16_t16_e32_dpp_gfx11	= 32496,
    V_CMP_CLASS_F16_t16_e32_dpp_gfx12	= 32497,
    V_CMP_CLASS_F16_t16_e32_dpp_w32_gfx11	= 32498,
    V_CMP_CLASS_F16_t16_e32_dpp_w32_gfx12	= 32499,
    V_CMP_CLASS_F16_t16_e32_dpp_w64_gfx11	= 32500,
    V_CMP_CLASS_F16_t16_e32_dpp_w64_gfx12	= 32501,
    V_CMP_CLASS_F16_t16_e32_gfx11	= 32502,
    V_CMP_CLASS_F16_t16_e32_gfx12	= 32503,
    V_CMP_CLASS_F16_t16_e64_dpp8_gfx11	= 32504,
    V_CMP_CLASS_F16_t16_e64_dpp8_gfx12	= 32505,
    V_CMP_CLASS_F16_t16_e64_dpp_gfx11	= 32506,
    V_CMP_CLASS_F16_t16_e64_dpp_gfx12	= 32507,
    V_CMP_CLASS_F16_t16_e64_gfx11	= 32508,
    V_CMP_CLASS_F16_t16_e64_gfx12	= 32509,
    V_CMP_CLASS_F32_e32_dpp8_gfx11	= 32510,
    V_CMP_CLASS_F32_e32_dpp8_gfx12	= 32511,
    V_CMP_CLASS_F32_e32_dpp8_w32_gfx11	= 32512,
    V_CMP_CLASS_F32_e32_dpp8_w32_gfx12	= 32513,
    V_CMP_CLASS_F32_e32_dpp8_w64_gfx11	= 32514,
    V_CMP_CLASS_F32_e32_dpp8_w64_gfx12	= 32515,
    V_CMP_CLASS_F32_e32_dpp_gfx11	= 32516,
    V_CMP_CLASS_F32_e32_dpp_gfx12	= 32517,
    V_CMP_CLASS_F32_e32_dpp_w32_gfx11	= 32518,
    V_CMP_CLASS_F32_e32_dpp_w32_gfx12	= 32519,
    V_CMP_CLASS_F32_e32_dpp_w64_gfx11	= 32520,
    V_CMP_CLASS_F32_e32_dpp_w64_gfx12	= 32521,
    V_CMP_CLASS_F32_e32_gfx10	= 32522,
    V_CMP_CLASS_F32_e32_gfx11	= 32523,
    V_CMP_CLASS_F32_e32_gfx12	= 32524,
    V_CMP_CLASS_F32_e32_gfx6_gfx7	= 32525,
    V_CMP_CLASS_F32_e32_vi	= 32526,
    V_CMP_CLASS_F32_e64_dpp8_gfx11	= 32527,
    V_CMP_CLASS_F32_e64_dpp8_gfx12	= 32528,
    V_CMP_CLASS_F32_e64_dpp_gfx11	= 32529,
    V_CMP_CLASS_F32_e64_dpp_gfx12	= 32530,
    V_CMP_CLASS_F32_e64_gfx10	= 32531,
    V_CMP_CLASS_F32_e64_gfx11	= 32532,
    V_CMP_CLASS_F32_e64_gfx12	= 32533,
    V_CMP_CLASS_F32_e64_gfx6_gfx7	= 32534,
    V_CMP_CLASS_F32_e64_vi	= 32535,
    V_CMP_CLASS_F32_sdwa_gfx10	= 32536,
    V_CMP_CLASS_F32_sdwa_gfx9	= 32537,
    V_CMP_CLASS_F32_sdwa_vi	= 32538,
    V_CMP_CLASS_F64_e32_gfx10	= 32539,
    V_CMP_CLASS_F64_e32_gfx11	= 32540,
    V_CMP_CLASS_F64_e32_gfx12	= 32541,
    V_CMP_CLASS_F64_e32_gfx6_gfx7	= 32542,
    V_CMP_CLASS_F64_e32_vi	= 32543,
    V_CMP_CLASS_F64_e64_gfx10	= 32544,
    V_CMP_CLASS_F64_e64_gfx11	= 32545,
    V_CMP_CLASS_F64_e64_gfx12	= 32546,
    V_CMP_CLASS_F64_e64_gfx6_gfx7	= 32547,
    V_CMP_CLASS_F64_e64_vi	= 32548,
    V_CMP_EQ_F16_e32_gfx10	= 32549,
    V_CMP_EQ_F16_e32_vi	= 32550,
    V_CMP_EQ_F16_e64_gfx10	= 32551,
    V_CMP_EQ_F16_e64_vi	= 32552,
    V_CMP_EQ_F16_sdwa_gfx10	= 32553,
    V_CMP_EQ_F16_sdwa_gfx9	= 32554,
    V_CMP_EQ_F16_sdwa_vi	= 32555,
    V_CMP_EQ_F16_t16_e32_dpp8_gfx11	= 32556,
    V_CMP_EQ_F16_t16_e32_dpp8_gfx12	= 32557,
    V_CMP_EQ_F16_t16_e32_dpp8_w32_gfx11	= 32558,
    V_CMP_EQ_F16_t16_e32_dpp8_w32_gfx12	= 32559,
    V_CMP_EQ_F16_t16_e32_dpp8_w64_gfx11	= 32560,
    V_CMP_EQ_F16_t16_e32_dpp8_w64_gfx12	= 32561,
    V_CMP_EQ_F16_t16_e32_dpp_gfx11	= 32562,
    V_CMP_EQ_F16_t16_e32_dpp_gfx12	= 32563,
    V_CMP_EQ_F16_t16_e32_dpp_w32_gfx11	= 32564,
    V_CMP_EQ_F16_t16_e32_dpp_w32_gfx12	= 32565,
    V_CMP_EQ_F16_t16_e32_dpp_w64_gfx11	= 32566,
    V_CMP_EQ_F16_t16_e32_dpp_w64_gfx12	= 32567,
    V_CMP_EQ_F16_t16_e32_gfx11	= 32568,
    V_CMP_EQ_F16_t16_e32_gfx12	= 32569,
    V_CMP_EQ_F16_t16_e64_dpp8_gfx11	= 32570,
    V_CMP_EQ_F16_t16_e64_dpp8_gfx12	= 32571,
    V_CMP_EQ_F16_t16_e64_dpp_gfx11	= 32572,
    V_CMP_EQ_F16_t16_e64_dpp_gfx12	= 32573,
    V_CMP_EQ_F16_t16_e64_gfx11	= 32574,
    V_CMP_EQ_F16_t16_e64_gfx12	= 32575,
    V_CMP_EQ_F32_e32_dpp8_gfx11	= 32576,
    V_CMP_EQ_F32_e32_dpp8_gfx12	= 32577,
    V_CMP_EQ_F32_e32_dpp8_w32_gfx11	= 32578,
    V_CMP_EQ_F32_e32_dpp8_w32_gfx12	= 32579,
    V_CMP_EQ_F32_e32_dpp8_w64_gfx11	= 32580,
    V_CMP_EQ_F32_e32_dpp8_w64_gfx12	= 32581,
    V_CMP_EQ_F32_e32_dpp_gfx11	= 32582,
    V_CMP_EQ_F32_e32_dpp_gfx12	= 32583,
    V_CMP_EQ_F32_e32_dpp_w32_gfx11	= 32584,
    V_CMP_EQ_F32_e32_dpp_w32_gfx12	= 32585,
    V_CMP_EQ_F32_e32_dpp_w64_gfx11	= 32586,
    V_CMP_EQ_F32_e32_dpp_w64_gfx12	= 32587,
    V_CMP_EQ_F32_e32_gfx10	= 32588,
    V_CMP_EQ_F32_e32_gfx11	= 32589,
    V_CMP_EQ_F32_e32_gfx12	= 32590,
    V_CMP_EQ_F32_e32_gfx6_gfx7	= 32591,
    V_CMP_EQ_F32_e32_vi	= 32592,
    V_CMP_EQ_F32_e64_dpp8_gfx11	= 32593,
    V_CMP_EQ_F32_e64_dpp8_gfx12	= 32594,
    V_CMP_EQ_F32_e64_dpp_gfx11	= 32595,
    V_CMP_EQ_F32_e64_dpp_gfx12	= 32596,
    V_CMP_EQ_F32_e64_gfx10	= 32597,
    V_CMP_EQ_F32_e64_gfx11	= 32598,
    V_CMP_EQ_F32_e64_gfx12	= 32599,
    V_CMP_EQ_F32_e64_gfx6_gfx7	= 32600,
    V_CMP_EQ_F32_e64_vi	= 32601,
    V_CMP_EQ_F32_sdwa_gfx10	= 32602,
    V_CMP_EQ_F32_sdwa_gfx9	= 32603,
    V_CMP_EQ_F32_sdwa_vi	= 32604,
    V_CMP_EQ_F64_e32_gfx10	= 32605,
    V_CMP_EQ_F64_e32_gfx11	= 32606,
    V_CMP_EQ_F64_e32_gfx12	= 32607,
    V_CMP_EQ_F64_e32_gfx6_gfx7	= 32608,
    V_CMP_EQ_F64_e32_vi	= 32609,
    V_CMP_EQ_F64_e64_gfx10	= 32610,
    V_CMP_EQ_F64_e64_gfx11	= 32611,
    V_CMP_EQ_F64_e64_gfx12	= 32612,
    V_CMP_EQ_F64_e64_gfx6_gfx7	= 32613,
    V_CMP_EQ_F64_e64_vi	= 32614,
    V_CMP_EQ_I16_e32_gfx10	= 32615,
    V_CMP_EQ_I16_e32_vi	= 32616,
    V_CMP_EQ_I16_e64_gfx10	= 32617,
    V_CMP_EQ_I16_e64_vi	= 32618,
    V_CMP_EQ_I16_sdwa_gfx10	= 32619,
    V_CMP_EQ_I16_sdwa_gfx9	= 32620,
    V_CMP_EQ_I16_sdwa_vi	= 32621,
    V_CMP_EQ_I16_t16_e32_dpp8_gfx11	= 32622,
    V_CMP_EQ_I16_t16_e32_dpp8_gfx12	= 32623,
    V_CMP_EQ_I16_t16_e32_dpp8_w32_gfx11	= 32624,
    V_CMP_EQ_I16_t16_e32_dpp8_w32_gfx12	= 32625,
    V_CMP_EQ_I16_t16_e32_dpp8_w64_gfx11	= 32626,
    V_CMP_EQ_I16_t16_e32_dpp8_w64_gfx12	= 32627,
    V_CMP_EQ_I16_t16_e32_dpp_gfx11	= 32628,
    V_CMP_EQ_I16_t16_e32_dpp_gfx12	= 32629,
    V_CMP_EQ_I16_t16_e32_dpp_w32_gfx11	= 32630,
    V_CMP_EQ_I16_t16_e32_dpp_w32_gfx12	= 32631,
    V_CMP_EQ_I16_t16_e32_dpp_w64_gfx11	= 32632,
    V_CMP_EQ_I16_t16_e32_dpp_w64_gfx12	= 32633,
    V_CMP_EQ_I16_t16_e32_gfx11	= 32634,
    V_CMP_EQ_I16_t16_e32_gfx12	= 32635,
    V_CMP_EQ_I16_t16_e64_dpp8_gfx11	= 32636,
    V_CMP_EQ_I16_t16_e64_dpp8_gfx12	= 32637,
    V_CMP_EQ_I16_t16_e64_dpp_gfx11	= 32638,
    V_CMP_EQ_I16_t16_e64_dpp_gfx12	= 32639,
    V_CMP_EQ_I16_t16_e64_gfx11	= 32640,
    V_CMP_EQ_I16_t16_e64_gfx12	= 32641,
    V_CMP_EQ_I32_e32_dpp8_gfx11	= 32642,
    V_CMP_EQ_I32_e32_dpp8_gfx12	= 32643,
    V_CMP_EQ_I32_e32_dpp8_w32_gfx11	= 32644,
    V_CMP_EQ_I32_e32_dpp8_w32_gfx12	= 32645,
    V_CMP_EQ_I32_e32_dpp8_w64_gfx11	= 32646,
    V_CMP_EQ_I32_e32_dpp8_w64_gfx12	= 32647,
    V_CMP_EQ_I32_e32_dpp_gfx11	= 32648,
    V_CMP_EQ_I32_e32_dpp_gfx12	= 32649,
    V_CMP_EQ_I32_e32_dpp_w32_gfx11	= 32650,
    V_CMP_EQ_I32_e32_dpp_w32_gfx12	= 32651,
    V_CMP_EQ_I32_e32_dpp_w64_gfx11	= 32652,
    V_CMP_EQ_I32_e32_dpp_w64_gfx12	= 32653,
    V_CMP_EQ_I32_e32_gfx10	= 32654,
    V_CMP_EQ_I32_e32_gfx11	= 32655,
    V_CMP_EQ_I32_e32_gfx12	= 32656,
    V_CMP_EQ_I32_e32_gfx6_gfx7	= 32657,
    V_CMP_EQ_I32_e32_vi	= 32658,
    V_CMP_EQ_I32_e64_dpp8_gfx11	= 32659,
    V_CMP_EQ_I32_e64_dpp8_gfx12	= 32660,
    V_CMP_EQ_I32_e64_dpp_gfx11	= 32661,
    V_CMP_EQ_I32_e64_dpp_gfx12	= 32662,
    V_CMP_EQ_I32_e64_gfx10	= 32663,
    V_CMP_EQ_I32_e64_gfx11	= 32664,
    V_CMP_EQ_I32_e64_gfx12	= 32665,
    V_CMP_EQ_I32_e64_gfx6_gfx7	= 32666,
    V_CMP_EQ_I32_e64_vi	= 32667,
    V_CMP_EQ_I32_sdwa_gfx10	= 32668,
    V_CMP_EQ_I32_sdwa_gfx9	= 32669,
    V_CMP_EQ_I32_sdwa_vi	= 32670,
    V_CMP_EQ_I64_e32_gfx10	= 32671,
    V_CMP_EQ_I64_e32_gfx11	= 32672,
    V_CMP_EQ_I64_e32_gfx12	= 32673,
    V_CMP_EQ_I64_e32_gfx6_gfx7	= 32674,
    V_CMP_EQ_I64_e32_vi	= 32675,
    V_CMP_EQ_I64_e64_gfx10	= 32676,
    V_CMP_EQ_I64_e64_gfx11	= 32677,
    V_CMP_EQ_I64_e64_gfx12	= 32678,
    V_CMP_EQ_I64_e64_gfx6_gfx7	= 32679,
    V_CMP_EQ_I64_e64_vi	= 32680,
    V_CMP_EQ_U16_e32_gfx10	= 32681,
    V_CMP_EQ_U16_e32_vi	= 32682,
    V_CMP_EQ_U16_e64_gfx10	= 32683,
    V_CMP_EQ_U16_e64_vi	= 32684,
    V_CMP_EQ_U16_sdwa_gfx10	= 32685,
    V_CMP_EQ_U16_sdwa_gfx9	= 32686,
    V_CMP_EQ_U16_sdwa_vi	= 32687,
    V_CMP_EQ_U16_t16_e32_dpp8_gfx11	= 32688,
    V_CMP_EQ_U16_t16_e32_dpp8_gfx12	= 32689,
    V_CMP_EQ_U16_t16_e32_dpp8_w32_gfx11	= 32690,
    V_CMP_EQ_U16_t16_e32_dpp8_w32_gfx12	= 32691,
    V_CMP_EQ_U16_t16_e32_dpp8_w64_gfx11	= 32692,
    V_CMP_EQ_U16_t16_e32_dpp8_w64_gfx12	= 32693,
    V_CMP_EQ_U16_t16_e32_dpp_gfx11	= 32694,
    V_CMP_EQ_U16_t16_e32_dpp_gfx12	= 32695,
    V_CMP_EQ_U16_t16_e32_dpp_w32_gfx11	= 32696,
    V_CMP_EQ_U16_t16_e32_dpp_w32_gfx12	= 32697,
    V_CMP_EQ_U16_t16_e32_dpp_w64_gfx11	= 32698,
    V_CMP_EQ_U16_t16_e32_dpp_w64_gfx12	= 32699,
    V_CMP_EQ_U16_t16_e32_gfx11	= 32700,
    V_CMP_EQ_U16_t16_e32_gfx12	= 32701,
    V_CMP_EQ_U16_t16_e64_dpp8_gfx11	= 32702,
    V_CMP_EQ_U16_t16_e64_dpp8_gfx12	= 32703,
    V_CMP_EQ_U16_t16_e64_dpp_gfx11	= 32704,
    V_CMP_EQ_U16_t16_e64_dpp_gfx12	= 32705,
    V_CMP_EQ_U16_t16_e64_gfx11	= 32706,
    V_CMP_EQ_U16_t16_e64_gfx12	= 32707,
    V_CMP_EQ_U32_e32_dpp8_gfx11	= 32708,
    V_CMP_EQ_U32_e32_dpp8_gfx12	= 32709,
    V_CMP_EQ_U32_e32_dpp8_w32_gfx11	= 32710,
    V_CMP_EQ_U32_e32_dpp8_w32_gfx12	= 32711,
    V_CMP_EQ_U32_e32_dpp8_w64_gfx11	= 32712,
    V_CMP_EQ_U32_e32_dpp8_w64_gfx12	= 32713,
    V_CMP_EQ_U32_e32_dpp_gfx11	= 32714,
    V_CMP_EQ_U32_e32_dpp_gfx12	= 32715,
    V_CMP_EQ_U32_e32_dpp_w32_gfx11	= 32716,
    V_CMP_EQ_U32_e32_dpp_w32_gfx12	= 32717,
    V_CMP_EQ_U32_e32_dpp_w64_gfx11	= 32718,
    V_CMP_EQ_U32_e32_dpp_w64_gfx12	= 32719,
    V_CMP_EQ_U32_e32_gfx10	= 32720,
    V_CMP_EQ_U32_e32_gfx11	= 32721,
    V_CMP_EQ_U32_e32_gfx12	= 32722,
    V_CMP_EQ_U32_e32_gfx6_gfx7	= 32723,
    V_CMP_EQ_U32_e32_vi	= 32724,
    V_CMP_EQ_U32_e64_dpp8_gfx11	= 32725,
    V_CMP_EQ_U32_e64_dpp8_gfx12	= 32726,
    V_CMP_EQ_U32_e64_dpp_gfx11	= 32727,
    V_CMP_EQ_U32_e64_dpp_gfx12	= 32728,
    V_CMP_EQ_U32_e64_gfx10	= 32729,
    V_CMP_EQ_U32_e64_gfx11	= 32730,
    V_CMP_EQ_U32_e64_gfx12	= 32731,
    V_CMP_EQ_U32_e64_gfx6_gfx7	= 32732,
    V_CMP_EQ_U32_e64_vi	= 32733,
    V_CMP_EQ_U32_sdwa_gfx10	= 32734,
    V_CMP_EQ_U32_sdwa_gfx9	= 32735,
    V_CMP_EQ_U32_sdwa_vi	= 32736,
    V_CMP_EQ_U64_e32_gfx10	= 32737,
    V_CMP_EQ_U64_e32_gfx11	= 32738,
    V_CMP_EQ_U64_e32_gfx12	= 32739,
    V_CMP_EQ_U64_e32_gfx6_gfx7	= 32740,
    V_CMP_EQ_U64_e32_vi	= 32741,
    V_CMP_EQ_U64_e64_gfx10	= 32742,
    V_CMP_EQ_U64_e64_gfx11	= 32743,
    V_CMP_EQ_U64_e64_gfx12	= 32744,
    V_CMP_EQ_U64_e64_gfx6_gfx7	= 32745,
    V_CMP_EQ_U64_e64_vi	= 32746,
    V_CMP_F_F16_e32_gfx10	= 32747,
    V_CMP_F_F16_e32_vi	= 32748,
    V_CMP_F_F16_e64_gfx10	= 32749,
    V_CMP_F_F16_e64_vi	= 32750,
    V_CMP_F_F16_sdwa_gfx10	= 32751,
    V_CMP_F_F16_sdwa_gfx9	= 32752,
    V_CMP_F_F16_sdwa_vi	= 32753,
    V_CMP_F_F16_t16_e32_dpp8_gfx11	= 32754,
    V_CMP_F_F16_t16_e32_dpp8_w32_gfx11	= 32755,
    V_CMP_F_F16_t16_e32_dpp8_w64_gfx11	= 32756,
    V_CMP_F_F16_t16_e32_dpp_gfx11	= 32757,
    V_CMP_F_F16_t16_e32_dpp_w32_gfx11	= 32758,
    V_CMP_F_F16_t16_e32_dpp_w64_gfx11	= 32759,
    V_CMP_F_F16_t16_e32_gfx11	= 32760,
    V_CMP_F_F16_t16_e64_dpp8_gfx11	= 32761,
    V_CMP_F_F16_t16_e64_dpp_gfx11	= 32762,
    V_CMP_F_F16_t16_e64_gfx11	= 32763,
    V_CMP_F_F32_e32_dpp8_gfx11	= 32764,
    V_CMP_F_F32_e32_dpp8_w32_gfx11	= 32765,
    V_CMP_F_F32_e32_dpp8_w64_gfx11	= 32766,
    V_CMP_F_F32_e32_dpp_gfx11	= 32767,
    V_CMP_F_F32_e32_dpp_w32_gfx11	= 32768,
    V_CMP_F_F32_e32_dpp_w64_gfx11	= 32769,
    V_CMP_F_F32_e32_gfx10	= 32770,
    V_CMP_F_F32_e32_gfx11	= 32771,
    V_CMP_F_F32_e32_gfx6_gfx7	= 32772,
    V_CMP_F_F32_e32_vi	= 32773,
    V_CMP_F_F32_e64_dpp8_gfx11	= 32774,
    V_CMP_F_F32_e64_dpp_gfx11	= 32775,
    V_CMP_F_F32_e64_gfx10	= 32776,
    V_CMP_F_F32_e64_gfx11	= 32777,
    V_CMP_F_F32_e64_gfx6_gfx7	= 32778,
    V_CMP_F_F32_e64_vi	= 32779,
    V_CMP_F_F32_sdwa_gfx10	= 32780,
    V_CMP_F_F32_sdwa_gfx9	= 32781,
    V_CMP_F_F32_sdwa_vi	= 32782,
    V_CMP_F_F64_e32_gfx10	= 32783,
    V_CMP_F_F64_e32_gfx11	= 32784,
    V_CMP_F_F64_e32_gfx6_gfx7	= 32785,
    V_CMP_F_F64_e32_vi	= 32786,
    V_CMP_F_F64_e64_gfx10	= 32787,
    V_CMP_F_F64_e64_gfx11	= 32788,
    V_CMP_F_F64_e64_gfx6_gfx7	= 32789,
    V_CMP_F_F64_e64_vi	= 32790,
    V_CMP_F_I16_e32_vi	= 32791,
    V_CMP_F_I16_e64_vi	= 32792,
    V_CMP_F_I16_sdwa_gfx9	= 32793,
    V_CMP_F_I16_sdwa_vi	= 32794,
    V_CMP_F_I32_e32_dpp8_gfx11	= 32795,
    V_CMP_F_I32_e32_dpp8_w32_gfx11	= 32796,
    V_CMP_F_I32_e32_dpp8_w64_gfx11	= 32797,
    V_CMP_F_I32_e32_dpp_gfx11	= 32798,
    V_CMP_F_I32_e32_dpp_w32_gfx11	= 32799,
    V_CMP_F_I32_e32_dpp_w64_gfx11	= 32800,
    V_CMP_F_I32_e32_gfx10	= 32801,
    V_CMP_F_I32_e32_gfx11	= 32802,
    V_CMP_F_I32_e32_gfx6_gfx7	= 32803,
    V_CMP_F_I32_e32_vi	= 32804,
    V_CMP_F_I32_e64_dpp8_gfx11	= 32805,
    V_CMP_F_I32_e64_dpp_gfx11	= 32806,
    V_CMP_F_I32_e64_gfx10	= 32807,
    V_CMP_F_I32_e64_gfx11	= 32808,
    V_CMP_F_I32_e64_gfx6_gfx7	= 32809,
    V_CMP_F_I32_e64_vi	= 32810,
    V_CMP_F_I32_sdwa_gfx10	= 32811,
    V_CMP_F_I32_sdwa_gfx9	= 32812,
    V_CMP_F_I32_sdwa_vi	= 32813,
    V_CMP_F_I64_e32_gfx10	= 32814,
    V_CMP_F_I64_e32_gfx11	= 32815,
    V_CMP_F_I64_e32_gfx6_gfx7	= 32816,
    V_CMP_F_I64_e32_vi	= 32817,
    V_CMP_F_I64_e64_gfx10	= 32818,
    V_CMP_F_I64_e64_gfx11	= 32819,
    V_CMP_F_I64_e64_gfx6_gfx7	= 32820,
    V_CMP_F_I64_e64_vi	= 32821,
    V_CMP_F_U16_e32_vi	= 32822,
    V_CMP_F_U16_e64_vi	= 32823,
    V_CMP_F_U16_sdwa_gfx9	= 32824,
    V_CMP_F_U16_sdwa_vi	= 32825,
    V_CMP_F_U32_e32_dpp8_gfx11	= 32826,
    V_CMP_F_U32_e32_dpp8_w32_gfx11	= 32827,
    V_CMP_F_U32_e32_dpp8_w64_gfx11	= 32828,
    V_CMP_F_U32_e32_dpp_gfx11	= 32829,
    V_CMP_F_U32_e32_dpp_w32_gfx11	= 32830,
    V_CMP_F_U32_e32_dpp_w64_gfx11	= 32831,
    V_CMP_F_U32_e32_gfx10	= 32832,
    V_CMP_F_U32_e32_gfx11	= 32833,
    V_CMP_F_U32_e32_gfx6_gfx7	= 32834,
    V_CMP_F_U32_e32_vi	= 32835,
    V_CMP_F_U32_e64_dpp8_gfx11	= 32836,
    V_CMP_F_U32_e64_dpp_gfx11	= 32837,
    V_CMP_F_U32_e64_gfx10	= 32838,
    V_CMP_F_U32_e64_gfx11	= 32839,
    V_CMP_F_U32_e64_gfx6_gfx7	= 32840,
    V_CMP_F_U32_e64_vi	= 32841,
    V_CMP_F_U32_sdwa_gfx10	= 32842,
    V_CMP_F_U32_sdwa_gfx9	= 32843,
    V_CMP_F_U32_sdwa_vi	= 32844,
    V_CMP_F_U64_e32_gfx10	= 32845,
    V_CMP_F_U64_e32_gfx11	= 32846,
    V_CMP_F_U64_e32_gfx6_gfx7	= 32847,
    V_CMP_F_U64_e32_vi	= 32848,
    V_CMP_F_U64_e64_gfx10	= 32849,
    V_CMP_F_U64_e64_gfx11	= 32850,
    V_CMP_F_U64_e64_gfx6_gfx7	= 32851,
    V_CMP_F_U64_e64_vi	= 32852,
    V_CMP_GE_F16_e32_gfx10	= 32853,
    V_CMP_GE_F16_e32_vi	= 32854,
    V_CMP_GE_F16_e64_gfx10	= 32855,
    V_CMP_GE_F16_e64_vi	= 32856,
    V_CMP_GE_F16_sdwa_gfx10	= 32857,
    V_CMP_GE_F16_sdwa_gfx9	= 32858,
    V_CMP_GE_F16_sdwa_vi	= 32859,
    V_CMP_GE_F16_t16_e32_dpp8_gfx11	= 32860,
    V_CMP_GE_F16_t16_e32_dpp8_gfx12	= 32861,
    V_CMP_GE_F16_t16_e32_dpp8_w32_gfx11	= 32862,
    V_CMP_GE_F16_t16_e32_dpp8_w32_gfx12	= 32863,
    V_CMP_GE_F16_t16_e32_dpp8_w64_gfx11	= 32864,
    V_CMP_GE_F16_t16_e32_dpp8_w64_gfx12	= 32865,
    V_CMP_GE_F16_t16_e32_dpp_gfx11	= 32866,
    V_CMP_GE_F16_t16_e32_dpp_gfx12	= 32867,
    V_CMP_GE_F16_t16_e32_dpp_w32_gfx11	= 32868,
    V_CMP_GE_F16_t16_e32_dpp_w32_gfx12	= 32869,
    V_CMP_GE_F16_t16_e32_dpp_w64_gfx11	= 32870,
    V_CMP_GE_F16_t16_e32_dpp_w64_gfx12	= 32871,
    V_CMP_GE_F16_t16_e32_gfx11	= 32872,
    V_CMP_GE_F16_t16_e32_gfx12	= 32873,
    V_CMP_GE_F16_t16_e64_dpp8_gfx11	= 32874,
    V_CMP_GE_F16_t16_e64_dpp8_gfx12	= 32875,
    V_CMP_GE_F16_t16_e64_dpp_gfx11	= 32876,
    V_CMP_GE_F16_t16_e64_dpp_gfx12	= 32877,
    V_CMP_GE_F16_t16_e64_gfx11	= 32878,
    V_CMP_GE_F16_t16_e64_gfx12	= 32879,
    V_CMP_GE_F32_e32_dpp8_gfx11	= 32880,
    V_CMP_GE_F32_e32_dpp8_gfx12	= 32881,
    V_CMP_GE_F32_e32_dpp8_w32_gfx11	= 32882,
    V_CMP_GE_F32_e32_dpp8_w32_gfx12	= 32883,
    V_CMP_GE_F32_e32_dpp8_w64_gfx11	= 32884,
    V_CMP_GE_F32_e32_dpp8_w64_gfx12	= 32885,
    V_CMP_GE_F32_e32_dpp_gfx11	= 32886,
    V_CMP_GE_F32_e32_dpp_gfx12	= 32887,
    V_CMP_GE_F32_e32_dpp_w32_gfx11	= 32888,
    V_CMP_GE_F32_e32_dpp_w32_gfx12	= 32889,
    V_CMP_GE_F32_e32_dpp_w64_gfx11	= 32890,
    V_CMP_GE_F32_e32_dpp_w64_gfx12	= 32891,
    V_CMP_GE_F32_e32_gfx10	= 32892,
    V_CMP_GE_F32_e32_gfx11	= 32893,
    V_CMP_GE_F32_e32_gfx12	= 32894,
    V_CMP_GE_F32_e32_gfx6_gfx7	= 32895,
    V_CMP_GE_F32_e32_vi	= 32896,
    V_CMP_GE_F32_e64_dpp8_gfx11	= 32897,
    V_CMP_GE_F32_e64_dpp8_gfx12	= 32898,
    V_CMP_GE_F32_e64_dpp_gfx11	= 32899,
    V_CMP_GE_F32_e64_dpp_gfx12	= 32900,
    V_CMP_GE_F32_e64_gfx10	= 32901,
    V_CMP_GE_F32_e64_gfx11	= 32902,
    V_CMP_GE_F32_e64_gfx12	= 32903,
    V_CMP_GE_F32_e64_gfx6_gfx7	= 32904,
    V_CMP_GE_F32_e64_vi	= 32905,
    V_CMP_GE_F32_sdwa_gfx10	= 32906,
    V_CMP_GE_F32_sdwa_gfx9	= 32907,
    V_CMP_GE_F32_sdwa_vi	= 32908,
    V_CMP_GE_F64_e32_gfx10	= 32909,
    V_CMP_GE_F64_e32_gfx11	= 32910,
    V_CMP_GE_F64_e32_gfx12	= 32911,
    V_CMP_GE_F64_e32_gfx6_gfx7	= 32912,
    V_CMP_GE_F64_e32_vi	= 32913,
    V_CMP_GE_F64_e64_gfx10	= 32914,
    V_CMP_GE_F64_e64_gfx11	= 32915,
    V_CMP_GE_F64_e64_gfx12	= 32916,
    V_CMP_GE_F64_e64_gfx6_gfx7	= 32917,
    V_CMP_GE_F64_e64_vi	= 32918,
    V_CMP_GE_I16_e32_gfx10	= 32919,
    V_CMP_GE_I16_e32_vi	= 32920,
    V_CMP_GE_I16_e64_gfx10	= 32921,
    V_CMP_GE_I16_e64_vi	= 32922,
    V_CMP_GE_I16_sdwa_gfx10	= 32923,
    V_CMP_GE_I16_sdwa_gfx9	= 32924,
    V_CMP_GE_I16_sdwa_vi	= 32925,
    V_CMP_GE_I16_t16_e32_dpp8_gfx11	= 32926,
    V_CMP_GE_I16_t16_e32_dpp8_gfx12	= 32927,
    V_CMP_GE_I16_t16_e32_dpp8_w32_gfx11	= 32928,
    V_CMP_GE_I16_t16_e32_dpp8_w32_gfx12	= 32929,
    V_CMP_GE_I16_t16_e32_dpp8_w64_gfx11	= 32930,
    V_CMP_GE_I16_t16_e32_dpp8_w64_gfx12	= 32931,
    V_CMP_GE_I16_t16_e32_dpp_gfx11	= 32932,
    V_CMP_GE_I16_t16_e32_dpp_gfx12	= 32933,
    V_CMP_GE_I16_t16_e32_dpp_w32_gfx11	= 32934,
    V_CMP_GE_I16_t16_e32_dpp_w32_gfx12	= 32935,
    V_CMP_GE_I16_t16_e32_dpp_w64_gfx11	= 32936,
    V_CMP_GE_I16_t16_e32_dpp_w64_gfx12	= 32937,
    V_CMP_GE_I16_t16_e32_gfx11	= 32938,
    V_CMP_GE_I16_t16_e32_gfx12	= 32939,
    V_CMP_GE_I16_t16_e64_dpp8_gfx11	= 32940,
    V_CMP_GE_I16_t16_e64_dpp8_gfx12	= 32941,
    V_CMP_GE_I16_t16_e64_dpp_gfx11	= 32942,
    V_CMP_GE_I16_t16_e64_dpp_gfx12	= 32943,
    V_CMP_GE_I16_t16_e64_gfx11	= 32944,
    V_CMP_GE_I16_t16_e64_gfx12	= 32945,
    V_CMP_GE_I32_e32_dpp8_gfx11	= 32946,
    V_CMP_GE_I32_e32_dpp8_gfx12	= 32947,
    V_CMP_GE_I32_e32_dpp8_w32_gfx11	= 32948,
    V_CMP_GE_I32_e32_dpp8_w32_gfx12	= 32949,
    V_CMP_GE_I32_e32_dpp8_w64_gfx11	= 32950,
    V_CMP_GE_I32_e32_dpp8_w64_gfx12	= 32951,
    V_CMP_GE_I32_e32_dpp_gfx11	= 32952,
    V_CMP_GE_I32_e32_dpp_gfx12	= 32953,
    V_CMP_GE_I32_e32_dpp_w32_gfx11	= 32954,
    V_CMP_GE_I32_e32_dpp_w32_gfx12	= 32955,
    V_CMP_GE_I32_e32_dpp_w64_gfx11	= 32956,
    V_CMP_GE_I32_e32_dpp_w64_gfx12	= 32957,
    V_CMP_GE_I32_e32_gfx10	= 32958,
    V_CMP_GE_I32_e32_gfx11	= 32959,
    V_CMP_GE_I32_e32_gfx12	= 32960,
    V_CMP_GE_I32_e32_gfx6_gfx7	= 32961,
    V_CMP_GE_I32_e32_vi	= 32962,
    V_CMP_GE_I32_e64_dpp8_gfx11	= 32963,
    V_CMP_GE_I32_e64_dpp8_gfx12	= 32964,
    V_CMP_GE_I32_e64_dpp_gfx11	= 32965,
    V_CMP_GE_I32_e64_dpp_gfx12	= 32966,
    V_CMP_GE_I32_e64_gfx10	= 32967,
    V_CMP_GE_I32_e64_gfx11	= 32968,
    V_CMP_GE_I32_e64_gfx12	= 32969,
    V_CMP_GE_I32_e64_gfx6_gfx7	= 32970,
    V_CMP_GE_I32_e64_vi	= 32971,
    V_CMP_GE_I32_sdwa_gfx10	= 32972,
    V_CMP_GE_I32_sdwa_gfx9	= 32973,
    V_CMP_GE_I32_sdwa_vi	= 32974,
    V_CMP_GE_I64_e32_gfx10	= 32975,
    V_CMP_GE_I64_e32_gfx11	= 32976,
    V_CMP_GE_I64_e32_gfx12	= 32977,
    V_CMP_GE_I64_e32_gfx6_gfx7	= 32978,
    V_CMP_GE_I64_e32_vi	= 32979,
    V_CMP_GE_I64_e64_gfx10	= 32980,
    V_CMP_GE_I64_e64_gfx11	= 32981,
    V_CMP_GE_I64_e64_gfx12	= 32982,
    V_CMP_GE_I64_e64_gfx6_gfx7	= 32983,
    V_CMP_GE_I64_e64_vi	= 32984,
    V_CMP_GE_U16_e32_gfx10	= 32985,
    V_CMP_GE_U16_e32_vi	= 32986,
    V_CMP_GE_U16_e64_gfx10	= 32987,
    V_CMP_GE_U16_e64_vi	= 32988,
    V_CMP_GE_U16_sdwa_gfx10	= 32989,
    V_CMP_GE_U16_sdwa_gfx9	= 32990,
    V_CMP_GE_U16_sdwa_vi	= 32991,
    V_CMP_GE_U16_t16_e32_dpp8_gfx11	= 32992,
    V_CMP_GE_U16_t16_e32_dpp8_gfx12	= 32993,
    V_CMP_GE_U16_t16_e32_dpp8_w32_gfx11	= 32994,
    V_CMP_GE_U16_t16_e32_dpp8_w32_gfx12	= 32995,
    V_CMP_GE_U16_t16_e32_dpp8_w64_gfx11	= 32996,
    V_CMP_GE_U16_t16_e32_dpp8_w64_gfx12	= 32997,
    V_CMP_GE_U16_t16_e32_dpp_gfx11	= 32998,
    V_CMP_GE_U16_t16_e32_dpp_gfx12	= 32999,
    V_CMP_GE_U16_t16_e32_dpp_w32_gfx11	= 33000,
    V_CMP_GE_U16_t16_e32_dpp_w32_gfx12	= 33001,
    V_CMP_GE_U16_t16_e32_dpp_w64_gfx11	= 33002,
    V_CMP_GE_U16_t16_e32_dpp_w64_gfx12	= 33003,
    V_CMP_GE_U16_t16_e32_gfx11	= 33004,
    V_CMP_GE_U16_t16_e32_gfx12	= 33005,
    V_CMP_GE_U16_t16_e64_dpp8_gfx11	= 33006,
    V_CMP_GE_U16_t16_e64_dpp8_gfx12	= 33007,
    V_CMP_GE_U16_t16_e64_dpp_gfx11	= 33008,
    V_CMP_GE_U16_t16_e64_dpp_gfx12	= 33009,
    V_CMP_GE_U16_t16_e64_gfx11	= 33010,
    V_CMP_GE_U16_t16_e64_gfx12	= 33011,
    V_CMP_GE_U32_e32_dpp8_gfx11	= 33012,
    V_CMP_GE_U32_e32_dpp8_gfx12	= 33013,
    V_CMP_GE_U32_e32_dpp8_w32_gfx11	= 33014,
    V_CMP_GE_U32_e32_dpp8_w32_gfx12	= 33015,
    V_CMP_GE_U32_e32_dpp8_w64_gfx11	= 33016,
    V_CMP_GE_U32_e32_dpp8_w64_gfx12	= 33017,
    V_CMP_GE_U32_e32_dpp_gfx11	= 33018,
    V_CMP_GE_U32_e32_dpp_gfx12	= 33019,
    V_CMP_GE_U32_e32_dpp_w32_gfx11	= 33020,
    V_CMP_GE_U32_e32_dpp_w32_gfx12	= 33021,
    V_CMP_GE_U32_e32_dpp_w64_gfx11	= 33022,
    V_CMP_GE_U32_e32_dpp_w64_gfx12	= 33023,
    V_CMP_GE_U32_e32_gfx10	= 33024,
    V_CMP_GE_U32_e32_gfx11	= 33025,
    V_CMP_GE_U32_e32_gfx12	= 33026,
    V_CMP_GE_U32_e32_gfx6_gfx7	= 33027,
    V_CMP_GE_U32_e32_vi	= 33028,
    V_CMP_GE_U32_e64_dpp8_gfx11	= 33029,
    V_CMP_GE_U32_e64_dpp8_gfx12	= 33030,
    V_CMP_GE_U32_e64_dpp_gfx11	= 33031,
    V_CMP_GE_U32_e64_dpp_gfx12	= 33032,
    V_CMP_GE_U32_e64_gfx10	= 33033,
    V_CMP_GE_U32_e64_gfx11	= 33034,
    V_CMP_GE_U32_e64_gfx12	= 33035,
    V_CMP_GE_U32_e64_gfx6_gfx7	= 33036,
    V_CMP_GE_U32_e64_vi	= 33037,
    V_CMP_GE_U32_sdwa_gfx10	= 33038,
    V_CMP_GE_U32_sdwa_gfx9	= 33039,
    V_CMP_GE_U32_sdwa_vi	= 33040,
    V_CMP_GE_U64_e32_gfx10	= 33041,
    V_CMP_GE_U64_e32_gfx11	= 33042,
    V_CMP_GE_U64_e32_gfx12	= 33043,
    V_CMP_GE_U64_e32_gfx6_gfx7	= 33044,
    V_CMP_GE_U64_e32_vi	= 33045,
    V_CMP_GE_U64_e64_gfx10	= 33046,
    V_CMP_GE_U64_e64_gfx11	= 33047,
    V_CMP_GE_U64_e64_gfx12	= 33048,
    V_CMP_GE_U64_e64_gfx6_gfx7	= 33049,
    V_CMP_GE_U64_e64_vi	= 33050,
    V_CMP_GT_F16_e32_gfx10	= 33051,
    V_CMP_GT_F16_e32_vi	= 33052,
    V_CMP_GT_F16_e64_gfx10	= 33053,
    V_CMP_GT_F16_e64_vi	= 33054,
    V_CMP_GT_F16_sdwa_gfx10	= 33055,
    V_CMP_GT_F16_sdwa_gfx9	= 33056,
    V_CMP_GT_F16_sdwa_vi	= 33057,
    V_CMP_GT_F16_t16_e32_dpp8_gfx11	= 33058,
    V_CMP_GT_F16_t16_e32_dpp8_gfx12	= 33059,
    V_CMP_GT_F16_t16_e32_dpp8_w32_gfx11	= 33060,
    V_CMP_GT_F16_t16_e32_dpp8_w32_gfx12	= 33061,
    V_CMP_GT_F16_t16_e32_dpp8_w64_gfx11	= 33062,
    V_CMP_GT_F16_t16_e32_dpp8_w64_gfx12	= 33063,
    V_CMP_GT_F16_t16_e32_dpp_gfx11	= 33064,
    V_CMP_GT_F16_t16_e32_dpp_gfx12	= 33065,
    V_CMP_GT_F16_t16_e32_dpp_w32_gfx11	= 33066,
    V_CMP_GT_F16_t16_e32_dpp_w32_gfx12	= 33067,
    V_CMP_GT_F16_t16_e32_dpp_w64_gfx11	= 33068,
    V_CMP_GT_F16_t16_e32_dpp_w64_gfx12	= 33069,
    V_CMP_GT_F16_t16_e32_gfx11	= 33070,
    V_CMP_GT_F16_t16_e32_gfx12	= 33071,
    V_CMP_GT_F16_t16_e64_dpp8_gfx11	= 33072,
    V_CMP_GT_F16_t16_e64_dpp8_gfx12	= 33073,
    V_CMP_GT_F16_t16_e64_dpp_gfx11	= 33074,
    V_CMP_GT_F16_t16_e64_dpp_gfx12	= 33075,
    V_CMP_GT_F16_t16_e64_gfx11	= 33076,
    V_CMP_GT_F16_t16_e64_gfx12	= 33077,
    V_CMP_GT_F32_e32_dpp8_gfx11	= 33078,
    V_CMP_GT_F32_e32_dpp8_gfx12	= 33079,
    V_CMP_GT_F32_e32_dpp8_w32_gfx11	= 33080,
    V_CMP_GT_F32_e32_dpp8_w32_gfx12	= 33081,
    V_CMP_GT_F32_e32_dpp8_w64_gfx11	= 33082,
    V_CMP_GT_F32_e32_dpp8_w64_gfx12	= 33083,
    V_CMP_GT_F32_e32_dpp_gfx11	= 33084,
    V_CMP_GT_F32_e32_dpp_gfx12	= 33085,
    V_CMP_GT_F32_e32_dpp_w32_gfx11	= 33086,
    V_CMP_GT_F32_e32_dpp_w32_gfx12	= 33087,
    V_CMP_GT_F32_e32_dpp_w64_gfx11	= 33088,
    V_CMP_GT_F32_e32_dpp_w64_gfx12	= 33089,
    V_CMP_GT_F32_e32_gfx10	= 33090,
    V_CMP_GT_F32_e32_gfx11	= 33091,
    V_CMP_GT_F32_e32_gfx12	= 33092,
    V_CMP_GT_F32_e32_gfx6_gfx7	= 33093,
    V_CMP_GT_F32_e32_vi	= 33094,
    V_CMP_GT_F32_e64_dpp8_gfx11	= 33095,
    V_CMP_GT_F32_e64_dpp8_gfx12	= 33096,
    V_CMP_GT_F32_e64_dpp_gfx11	= 33097,
    V_CMP_GT_F32_e64_dpp_gfx12	= 33098,
    V_CMP_GT_F32_e64_gfx10	= 33099,
    V_CMP_GT_F32_e64_gfx11	= 33100,
    V_CMP_GT_F32_e64_gfx12	= 33101,
    V_CMP_GT_F32_e64_gfx6_gfx7	= 33102,
    V_CMP_GT_F32_e64_vi	= 33103,
    V_CMP_GT_F32_sdwa_gfx10	= 33104,
    V_CMP_GT_F32_sdwa_gfx9	= 33105,
    V_CMP_GT_F32_sdwa_vi	= 33106,
    V_CMP_GT_F64_e32_gfx10	= 33107,
    V_CMP_GT_F64_e32_gfx11	= 33108,
    V_CMP_GT_F64_e32_gfx12	= 33109,
    V_CMP_GT_F64_e32_gfx6_gfx7	= 33110,
    V_CMP_GT_F64_e32_vi	= 33111,
    V_CMP_GT_F64_e64_gfx10	= 33112,
    V_CMP_GT_F64_e64_gfx11	= 33113,
    V_CMP_GT_F64_e64_gfx12	= 33114,
    V_CMP_GT_F64_e64_gfx6_gfx7	= 33115,
    V_CMP_GT_F64_e64_vi	= 33116,
    V_CMP_GT_I16_e32_gfx10	= 33117,
    V_CMP_GT_I16_e32_vi	= 33118,
    V_CMP_GT_I16_e64_gfx10	= 33119,
    V_CMP_GT_I16_e64_vi	= 33120,
    V_CMP_GT_I16_sdwa_gfx10	= 33121,
    V_CMP_GT_I16_sdwa_gfx9	= 33122,
    V_CMP_GT_I16_sdwa_vi	= 33123,
    V_CMP_GT_I16_t16_e32_dpp8_gfx11	= 33124,
    V_CMP_GT_I16_t16_e32_dpp8_gfx12	= 33125,
    V_CMP_GT_I16_t16_e32_dpp8_w32_gfx11	= 33126,
    V_CMP_GT_I16_t16_e32_dpp8_w32_gfx12	= 33127,
    V_CMP_GT_I16_t16_e32_dpp8_w64_gfx11	= 33128,
    V_CMP_GT_I16_t16_e32_dpp8_w64_gfx12	= 33129,
    V_CMP_GT_I16_t16_e32_dpp_gfx11	= 33130,
    V_CMP_GT_I16_t16_e32_dpp_gfx12	= 33131,
    V_CMP_GT_I16_t16_e32_dpp_w32_gfx11	= 33132,
    V_CMP_GT_I16_t16_e32_dpp_w32_gfx12	= 33133,
    V_CMP_GT_I16_t16_e32_dpp_w64_gfx11	= 33134,
    V_CMP_GT_I16_t16_e32_dpp_w64_gfx12	= 33135,
    V_CMP_GT_I16_t16_e32_gfx11	= 33136,
    V_CMP_GT_I16_t16_e32_gfx12	= 33137,
    V_CMP_GT_I16_t16_e64_dpp8_gfx11	= 33138,
    V_CMP_GT_I16_t16_e64_dpp8_gfx12	= 33139,
    V_CMP_GT_I16_t16_e64_dpp_gfx11	= 33140,
    V_CMP_GT_I16_t16_e64_dpp_gfx12	= 33141,
    V_CMP_GT_I16_t16_e64_gfx11	= 33142,
    V_CMP_GT_I16_t16_e64_gfx12	= 33143,
    V_CMP_GT_I32_e32_dpp8_gfx11	= 33144,
    V_CMP_GT_I32_e32_dpp8_gfx12	= 33145,
    V_CMP_GT_I32_e32_dpp8_w32_gfx11	= 33146,
    V_CMP_GT_I32_e32_dpp8_w32_gfx12	= 33147,
    V_CMP_GT_I32_e32_dpp8_w64_gfx11	= 33148,
    V_CMP_GT_I32_e32_dpp8_w64_gfx12	= 33149,
    V_CMP_GT_I32_e32_dpp_gfx11	= 33150,
    V_CMP_GT_I32_e32_dpp_gfx12	= 33151,
    V_CMP_GT_I32_e32_dpp_w32_gfx11	= 33152,
    V_CMP_GT_I32_e32_dpp_w32_gfx12	= 33153,
    V_CMP_GT_I32_e32_dpp_w64_gfx11	= 33154,
    V_CMP_GT_I32_e32_dpp_w64_gfx12	= 33155,
    V_CMP_GT_I32_e32_gfx10	= 33156,
    V_CMP_GT_I32_e32_gfx11	= 33157,
    V_CMP_GT_I32_e32_gfx12	= 33158,
    V_CMP_GT_I32_e32_gfx6_gfx7	= 33159,
    V_CMP_GT_I32_e32_vi	= 33160,
    V_CMP_GT_I32_e64_dpp8_gfx11	= 33161,
    V_CMP_GT_I32_e64_dpp8_gfx12	= 33162,
    V_CMP_GT_I32_e64_dpp_gfx11	= 33163,
    V_CMP_GT_I32_e64_dpp_gfx12	= 33164,
    V_CMP_GT_I32_e64_gfx10	= 33165,
    V_CMP_GT_I32_e64_gfx11	= 33166,
    V_CMP_GT_I32_e64_gfx12	= 33167,
    V_CMP_GT_I32_e64_gfx6_gfx7	= 33168,
    V_CMP_GT_I32_e64_vi	= 33169,
    V_CMP_GT_I32_sdwa_gfx10	= 33170,
    V_CMP_GT_I32_sdwa_gfx9	= 33171,
    V_CMP_GT_I32_sdwa_vi	= 33172,
    V_CMP_GT_I64_e32_gfx10	= 33173,
    V_CMP_GT_I64_e32_gfx11	= 33174,
    V_CMP_GT_I64_e32_gfx12	= 33175,
    V_CMP_GT_I64_e32_gfx6_gfx7	= 33176,
    V_CMP_GT_I64_e32_vi	= 33177,
    V_CMP_GT_I64_e64_gfx10	= 33178,
    V_CMP_GT_I64_e64_gfx11	= 33179,
    V_CMP_GT_I64_e64_gfx12	= 33180,
    V_CMP_GT_I64_e64_gfx6_gfx7	= 33181,
    V_CMP_GT_I64_e64_vi	= 33182,
    V_CMP_GT_U16_e32_gfx10	= 33183,
    V_CMP_GT_U16_e32_vi	= 33184,
    V_CMP_GT_U16_e64_gfx10	= 33185,
    V_CMP_GT_U16_e64_vi	= 33186,
    V_CMP_GT_U16_sdwa_gfx10	= 33187,
    V_CMP_GT_U16_sdwa_gfx9	= 33188,
    V_CMP_GT_U16_sdwa_vi	= 33189,
    V_CMP_GT_U16_t16_e32_dpp8_gfx11	= 33190,
    V_CMP_GT_U16_t16_e32_dpp8_gfx12	= 33191,
    V_CMP_GT_U16_t16_e32_dpp8_w32_gfx11	= 33192,
    V_CMP_GT_U16_t16_e32_dpp8_w32_gfx12	= 33193,
    V_CMP_GT_U16_t16_e32_dpp8_w64_gfx11	= 33194,
    V_CMP_GT_U16_t16_e32_dpp8_w64_gfx12	= 33195,
    V_CMP_GT_U16_t16_e32_dpp_gfx11	= 33196,
    V_CMP_GT_U16_t16_e32_dpp_gfx12	= 33197,
    V_CMP_GT_U16_t16_e32_dpp_w32_gfx11	= 33198,
    V_CMP_GT_U16_t16_e32_dpp_w32_gfx12	= 33199,
    V_CMP_GT_U16_t16_e32_dpp_w64_gfx11	= 33200,
    V_CMP_GT_U16_t16_e32_dpp_w64_gfx12	= 33201,
    V_CMP_GT_U16_t16_e32_gfx11	= 33202,
    V_CMP_GT_U16_t16_e32_gfx12	= 33203,
    V_CMP_GT_U16_t16_e64_dpp8_gfx11	= 33204,
    V_CMP_GT_U16_t16_e64_dpp8_gfx12	= 33205,
    V_CMP_GT_U16_t16_e64_dpp_gfx11	= 33206,
    V_CMP_GT_U16_t16_e64_dpp_gfx12	= 33207,
    V_CMP_GT_U16_t16_e64_gfx11	= 33208,
    V_CMP_GT_U16_t16_e64_gfx12	= 33209,
    V_CMP_GT_U32_e32_dpp8_gfx11	= 33210,
    V_CMP_GT_U32_e32_dpp8_gfx12	= 33211,
    V_CMP_GT_U32_e32_dpp8_w32_gfx11	= 33212,
    V_CMP_GT_U32_e32_dpp8_w32_gfx12	= 33213,
    V_CMP_GT_U32_e32_dpp8_w64_gfx11	= 33214,
    V_CMP_GT_U32_e32_dpp8_w64_gfx12	= 33215,
    V_CMP_GT_U32_e32_dpp_gfx11	= 33216,
    V_CMP_GT_U32_e32_dpp_gfx12	= 33217,
    V_CMP_GT_U32_e32_dpp_w32_gfx11	= 33218,
    V_CMP_GT_U32_e32_dpp_w32_gfx12	= 33219,
    V_CMP_GT_U32_e32_dpp_w64_gfx11	= 33220,
    V_CMP_GT_U32_e32_dpp_w64_gfx12	= 33221,
    V_CMP_GT_U32_e32_gfx10	= 33222,
    V_CMP_GT_U32_e32_gfx11	= 33223,
    V_CMP_GT_U32_e32_gfx12	= 33224,
    V_CMP_GT_U32_e32_gfx6_gfx7	= 33225,
    V_CMP_GT_U32_e32_vi	= 33226,
    V_CMP_GT_U32_e64_dpp8_gfx11	= 33227,
    V_CMP_GT_U32_e64_dpp8_gfx12	= 33228,
    V_CMP_GT_U32_e64_dpp_gfx11	= 33229,
    V_CMP_GT_U32_e64_dpp_gfx12	= 33230,
    V_CMP_GT_U32_e64_gfx10	= 33231,
    V_CMP_GT_U32_e64_gfx11	= 33232,
    V_CMP_GT_U32_e64_gfx12	= 33233,
    V_CMP_GT_U32_e64_gfx6_gfx7	= 33234,
    V_CMP_GT_U32_e64_vi	= 33235,
    V_CMP_GT_U32_sdwa_gfx10	= 33236,
    V_CMP_GT_U32_sdwa_gfx9	= 33237,
    V_CMP_GT_U32_sdwa_vi	= 33238,
    V_CMP_GT_U64_e32_gfx10	= 33239,
    V_CMP_GT_U64_e32_gfx11	= 33240,
    V_CMP_GT_U64_e32_gfx12	= 33241,
    V_CMP_GT_U64_e32_gfx6_gfx7	= 33242,
    V_CMP_GT_U64_e32_vi	= 33243,
    V_CMP_GT_U64_e64_gfx10	= 33244,
    V_CMP_GT_U64_e64_gfx11	= 33245,
    V_CMP_GT_U64_e64_gfx12	= 33246,
    V_CMP_GT_U64_e64_gfx6_gfx7	= 33247,
    V_CMP_GT_U64_e64_vi	= 33248,
    V_CMP_LE_F16_e32_gfx10	= 33249,
    V_CMP_LE_F16_e32_vi	= 33250,
    V_CMP_LE_F16_e64_gfx10	= 33251,
    V_CMP_LE_F16_e64_vi	= 33252,
    V_CMP_LE_F16_sdwa_gfx10	= 33253,
    V_CMP_LE_F16_sdwa_gfx9	= 33254,
    V_CMP_LE_F16_sdwa_vi	= 33255,
    V_CMP_LE_F16_t16_e32_dpp8_gfx11	= 33256,
    V_CMP_LE_F16_t16_e32_dpp8_gfx12	= 33257,
    V_CMP_LE_F16_t16_e32_dpp8_w32_gfx11	= 33258,
    V_CMP_LE_F16_t16_e32_dpp8_w32_gfx12	= 33259,
    V_CMP_LE_F16_t16_e32_dpp8_w64_gfx11	= 33260,
    V_CMP_LE_F16_t16_e32_dpp8_w64_gfx12	= 33261,
    V_CMP_LE_F16_t16_e32_dpp_gfx11	= 33262,
    V_CMP_LE_F16_t16_e32_dpp_gfx12	= 33263,
    V_CMP_LE_F16_t16_e32_dpp_w32_gfx11	= 33264,
    V_CMP_LE_F16_t16_e32_dpp_w32_gfx12	= 33265,
    V_CMP_LE_F16_t16_e32_dpp_w64_gfx11	= 33266,
    V_CMP_LE_F16_t16_e32_dpp_w64_gfx12	= 33267,
    V_CMP_LE_F16_t16_e32_gfx11	= 33268,
    V_CMP_LE_F16_t16_e32_gfx12	= 33269,
    V_CMP_LE_F16_t16_e64_dpp8_gfx11	= 33270,
    V_CMP_LE_F16_t16_e64_dpp8_gfx12	= 33271,
    V_CMP_LE_F16_t16_e64_dpp_gfx11	= 33272,
    V_CMP_LE_F16_t16_e64_dpp_gfx12	= 33273,
    V_CMP_LE_F16_t16_e64_gfx11	= 33274,
    V_CMP_LE_F16_t16_e64_gfx12	= 33275,
    V_CMP_LE_F32_e32_dpp8_gfx11	= 33276,
    V_CMP_LE_F32_e32_dpp8_gfx12	= 33277,
    V_CMP_LE_F32_e32_dpp8_w32_gfx11	= 33278,
    V_CMP_LE_F32_e32_dpp8_w32_gfx12	= 33279,
    V_CMP_LE_F32_e32_dpp8_w64_gfx11	= 33280,
    V_CMP_LE_F32_e32_dpp8_w64_gfx12	= 33281,
    V_CMP_LE_F32_e32_dpp_gfx11	= 33282,
    V_CMP_LE_F32_e32_dpp_gfx12	= 33283,
    V_CMP_LE_F32_e32_dpp_w32_gfx11	= 33284,
    V_CMP_LE_F32_e32_dpp_w32_gfx12	= 33285,
    V_CMP_LE_F32_e32_dpp_w64_gfx11	= 33286,
    V_CMP_LE_F32_e32_dpp_w64_gfx12	= 33287,
    V_CMP_LE_F32_e32_gfx10	= 33288,
    V_CMP_LE_F32_e32_gfx11	= 33289,
    V_CMP_LE_F32_e32_gfx12	= 33290,
    V_CMP_LE_F32_e32_gfx6_gfx7	= 33291,
    V_CMP_LE_F32_e32_vi	= 33292,
    V_CMP_LE_F32_e64_dpp8_gfx11	= 33293,
    V_CMP_LE_F32_e64_dpp8_gfx12	= 33294,
    V_CMP_LE_F32_e64_dpp_gfx11	= 33295,
    V_CMP_LE_F32_e64_dpp_gfx12	= 33296,
    V_CMP_LE_F32_e64_gfx10	= 33297,
    V_CMP_LE_F32_e64_gfx11	= 33298,
    V_CMP_LE_F32_e64_gfx12	= 33299,
    V_CMP_LE_F32_e64_gfx6_gfx7	= 33300,
    V_CMP_LE_F32_e64_vi	= 33301,
    V_CMP_LE_F32_sdwa_gfx10	= 33302,
    V_CMP_LE_F32_sdwa_gfx9	= 33303,
    V_CMP_LE_F32_sdwa_vi	= 33304,
    V_CMP_LE_F64_e32_gfx10	= 33305,
    V_CMP_LE_F64_e32_gfx11	= 33306,
    V_CMP_LE_F64_e32_gfx12	= 33307,
    V_CMP_LE_F64_e32_gfx6_gfx7	= 33308,
    V_CMP_LE_F64_e32_vi	= 33309,
    V_CMP_LE_F64_e64_gfx10	= 33310,
    V_CMP_LE_F64_e64_gfx11	= 33311,
    V_CMP_LE_F64_e64_gfx12	= 33312,
    V_CMP_LE_F64_e64_gfx6_gfx7	= 33313,
    V_CMP_LE_F64_e64_vi	= 33314,
    V_CMP_LE_I16_e32_gfx10	= 33315,
    V_CMP_LE_I16_e32_vi	= 33316,
    V_CMP_LE_I16_e64_gfx10	= 33317,
    V_CMP_LE_I16_e64_vi	= 33318,
    V_CMP_LE_I16_sdwa_gfx10	= 33319,
    V_CMP_LE_I16_sdwa_gfx9	= 33320,
    V_CMP_LE_I16_sdwa_vi	= 33321,
    V_CMP_LE_I16_t16_e32_dpp8_gfx11	= 33322,
    V_CMP_LE_I16_t16_e32_dpp8_gfx12	= 33323,
    V_CMP_LE_I16_t16_e32_dpp8_w32_gfx11	= 33324,
    V_CMP_LE_I16_t16_e32_dpp8_w32_gfx12	= 33325,
    V_CMP_LE_I16_t16_e32_dpp8_w64_gfx11	= 33326,
    V_CMP_LE_I16_t16_e32_dpp8_w64_gfx12	= 33327,
    V_CMP_LE_I16_t16_e32_dpp_gfx11	= 33328,
    V_CMP_LE_I16_t16_e32_dpp_gfx12	= 33329,
    V_CMP_LE_I16_t16_e32_dpp_w32_gfx11	= 33330,
    V_CMP_LE_I16_t16_e32_dpp_w32_gfx12	= 33331,
    V_CMP_LE_I16_t16_e32_dpp_w64_gfx11	= 33332,
    V_CMP_LE_I16_t16_e32_dpp_w64_gfx12	= 33333,
    V_CMP_LE_I16_t16_e32_gfx11	= 33334,
    V_CMP_LE_I16_t16_e32_gfx12	= 33335,
    V_CMP_LE_I16_t16_e64_dpp8_gfx11	= 33336,
    V_CMP_LE_I16_t16_e64_dpp8_gfx12	= 33337,
    V_CMP_LE_I16_t16_e64_dpp_gfx11	= 33338,
    V_CMP_LE_I16_t16_e64_dpp_gfx12	= 33339,
    V_CMP_LE_I16_t16_e64_gfx11	= 33340,
    V_CMP_LE_I16_t16_e64_gfx12	= 33341,
    V_CMP_LE_I32_e32_dpp8_gfx11	= 33342,
    V_CMP_LE_I32_e32_dpp8_gfx12	= 33343,
    V_CMP_LE_I32_e32_dpp8_w32_gfx11	= 33344,
    V_CMP_LE_I32_e32_dpp8_w32_gfx12	= 33345,
    V_CMP_LE_I32_e32_dpp8_w64_gfx11	= 33346,
    V_CMP_LE_I32_e32_dpp8_w64_gfx12	= 33347,
    V_CMP_LE_I32_e32_dpp_gfx11	= 33348,
    V_CMP_LE_I32_e32_dpp_gfx12	= 33349,
    V_CMP_LE_I32_e32_dpp_w32_gfx11	= 33350,
    V_CMP_LE_I32_e32_dpp_w32_gfx12	= 33351,
    V_CMP_LE_I32_e32_dpp_w64_gfx11	= 33352,
    V_CMP_LE_I32_e32_dpp_w64_gfx12	= 33353,
    V_CMP_LE_I32_e32_gfx10	= 33354,
    V_CMP_LE_I32_e32_gfx11	= 33355,
    V_CMP_LE_I32_e32_gfx12	= 33356,
    V_CMP_LE_I32_e32_gfx6_gfx7	= 33357,
    V_CMP_LE_I32_e32_vi	= 33358,
    V_CMP_LE_I32_e64_dpp8_gfx11	= 33359,
    V_CMP_LE_I32_e64_dpp8_gfx12	= 33360,
    V_CMP_LE_I32_e64_dpp_gfx11	= 33361,
    V_CMP_LE_I32_e64_dpp_gfx12	= 33362,
    V_CMP_LE_I32_e64_gfx10	= 33363,
    V_CMP_LE_I32_e64_gfx11	= 33364,
    V_CMP_LE_I32_e64_gfx12	= 33365,
    V_CMP_LE_I32_e64_gfx6_gfx7	= 33366,
    V_CMP_LE_I32_e64_vi	= 33367,
    V_CMP_LE_I32_sdwa_gfx10	= 33368,
    V_CMP_LE_I32_sdwa_gfx9	= 33369,
    V_CMP_LE_I32_sdwa_vi	= 33370,
    V_CMP_LE_I64_e32_gfx10	= 33371,
    V_CMP_LE_I64_e32_gfx11	= 33372,
    V_CMP_LE_I64_e32_gfx12	= 33373,
    V_CMP_LE_I64_e32_gfx6_gfx7	= 33374,
    V_CMP_LE_I64_e32_vi	= 33375,
    V_CMP_LE_I64_e64_gfx10	= 33376,
    V_CMP_LE_I64_e64_gfx11	= 33377,
    V_CMP_LE_I64_e64_gfx12	= 33378,
    V_CMP_LE_I64_e64_gfx6_gfx7	= 33379,
    V_CMP_LE_I64_e64_vi	= 33380,
    V_CMP_LE_U16_e32_gfx10	= 33381,
    V_CMP_LE_U16_e32_vi	= 33382,
    V_CMP_LE_U16_e64_gfx10	= 33383,
    V_CMP_LE_U16_e64_vi	= 33384,
    V_CMP_LE_U16_sdwa_gfx10	= 33385,
    V_CMP_LE_U16_sdwa_gfx9	= 33386,
    V_CMP_LE_U16_sdwa_vi	= 33387,
    V_CMP_LE_U16_t16_e32_dpp8_gfx11	= 33388,
    V_CMP_LE_U16_t16_e32_dpp8_gfx12	= 33389,
    V_CMP_LE_U16_t16_e32_dpp8_w32_gfx11	= 33390,
    V_CMP_LE_U16_t16_e32_dpp8_w32_gfx12	= 33391,
    V_CMP_LE_U16_t16_e32_dpp8_w64_gfx11	= 33392,
    V_CMP_LE_U16_t16_e32_dpp8_w64_gfx12	= 33393,
    V_CMP_LE_U16_t16_e32_dpp_gfx11	= 33394,
    V_CMP_LE_U16_t16_e32_dpp_gfx12	= 33395,
    V_CMP_LE_U16_t16_e32_dpp_w32_gfx11	= 33396,
    V_CMP_LE_U16_t16_e32_dpp_w32_gfx12	= 33397,
    V_CMP_LE_U16_t16_e32_dpp_w64_gfx11	= 33398,
    V_CMP_LE_U16_t16_e32_dpp_w64_gfx12	= 33399,
    V_CMP_LE_U16_t16_e32_gfx11	= 33400,
    V_CMP_LE_U16_t16_e32_gfx12	= 33401,
    V_CMP_LE_U16_t16_e64_dpp8_gfx11	= 33402,
    V_CMP_LE_U16_t16_e64_dpp8_gfx12	= 33403,
    V_CMP_LE_U16_t16_e64_dpp_gfx11	= 33404,
    V_CMP_LE_U16_t16_e64_dpp_gfx12	= 33405,
    V_CMP_LE_U16_t16_e64_gfx11	= 33406,
    V_CMP_LE_U16_t16_e64_gfx12	= 33407,
    V_CMP_LE_U32_e32_dpp8_gfx11	= 33408,
    V_CMP_LE_U32_e32_dpp8_gfx12	= 33409,
    V_CMP_LE_U32_e32_dpp8_w32_gfx11	= 33410,
    V_CMP_LE_U32_e32_dpp8_w32_gfx12	= 33411,
    V_CMP_LE_U32_e32_dpp8_w64_gfx11	= 33412,
    V_CMP_LE_U32_e32_dpp8_w64_gfx12	= 33413,
    V_CMP_LE_U32_e32_dpp_gfx11	= 33414,
    V_CMP_LE_U32_e32_dpp_gfx12	= 33415,
    V_CMP_LE_U32_e32_dpp_w32_gfx11	= 33416,
    V_CMP_LE_U32_e32_dpp_w32_gfx12	= 33417,
    V_CMP_LE_U32_e32_dpp_w64_gfx11	= 33418,
    V_CMP_LE_U32_e32_dpp_w64_gfx12	= 33419,
    V_CMP_LE_U32_e32_gfx10	= 33420,
    V_CMP_LE_U32_e32_gfx11	= 33421,
    V_CMP_LE_U32_e32_gfx12	= 33422,
    V_CMP_LE_U32_e32_gfx6_gfx7	= 33423,
    V_CMP_LE_U32_e32_vi	= 33424,
    V_CMP_LE_U32_e64_dpp8_gfx11	= 33425,
    V_CMP_LE_U32_e64_dpp8_gfx12	= 33426,
    V_CMP_LE_U32_e64_dpp_gfx11	= 33427,
    V_CMP_LE_U32_e64_dpp_gfx12	= 33428,
    V_CMP_LE_U32_e64_gfx10	= 33429,
    V_CMP_LE_U32_e64_gfx11	= 33430,
    V_CMP_LE_U32_e64_gfx12	= 33431,
    V_CMP_LE_U32_e64_gfx6_gfx7	= 33432,
    V_CMP_LE_U32_e64_vi	= 33433,
    V_CMP_LE_U32_sdwa_gfx10	= 33434,
    V_CMP_LE_U32_sdwa_gfx9	= 33435,
    V_CMP_LE_U32_sdwa_vi	= 33436,
    V_CMP_LE_U64_e32_gfx10	= 33437,
    V_CMP_LE_U64_e32_gfx11	= 33438,
    V_CMP_LE_U64_e32_gfx12	= 33439,
    V_CMP_LE_U64_e32_gfx6_gfx7	= 33440,
    V_CMP_LE_U64_e32_vi	= 33441,
    V_CMP_LE_U64_e64_gfx10	= 33442,
    V_CMP_LE_U64_e64_gfx11	= 33443,
    V_CMP_LE_U64_e64_gfx12	= 33444,
    V_CMP_LE_U64_e64_gfx6_gfx7	= 33445,
    V_CMP_LE_U64_e64_vi	= 33446,
    V_CMP_LG_F16_e32_gfx10	= 33447,
    V_CMP_LG_F16_e32_vi	= 33448,
    V_CMP_LG_F16_e64_gfx10	= 33449,
    V_CMP_LG_F16_e64_vi	= 33450,
    V_CMP_LG_F16_sdwa_gfx10	= 33451,
    V_CMP_LG_F16_sdwa_gfx9	= 33452,
    V_CMP_LG_F16_sdwa_vi	= 33453,
    V_CMP_LG_F16_t16_e32_dpp8_gfx11	= 33454,
    V_CMP_LG_F16_t16_e32_dpp8_gfx12	= 33455,
    V_CMP_LG_F16_t16_e32_dpp8_w32_gfx11	= 33456,
    V_CMP_LG_F16_t16_e32_dpp8_w32_gfx12	= 33457,
    V_CMP_LG_F16_t16_e32_dpp8_w64_gfx11	= 33458,
    V_CMP_LG_F16_t16_e32_dpp8_w64_gfx12	= 33459,
    V_CMP_LG_F16_t16_e32_dpp_gfx11	= 33460,
    V_CMP_LG_F16_t16_e32_dpp_gfx12	= 33461,
    V_CMP_LG_F16_t16_e32_dpp_w32_gfx11	= 33462,
    V_CMP_LG_F16_t16_e32_dpp_w32_gfx12	= 33463,
    V_CMP_LG_F16_t16_e32_dpp_w64_gfx11	= 33464,
    V_CMP_LG_F16_t16_e32_dpp_w64_gfx12	= 33465,
    V_CMP_LG_F16_t16_e32_gfx11	= 33466,
    V_CMP_LG_F16_t16_e32_gfx12	= 33467,
    V_CMP_LG_F16_t16_e64_dpp8_gfx11	= 33468,
    V_CMP_LG_F16_t16_e64_dpp8_gfx12	= 33469,
    V_CMP_LG_F16_t16_e64_dpp_gfx11	= 33470,
    V_CMP_LG_F16_t16_e64_dpp_gfx12	= 33471,
    V_CMP_LG_F16_t16_e64_gfx11	= 33472,
    V_CMP_LG_F16_t16_e64_gfx12	= 33473,
    V_CMP_LG_F32_e32_dpp8_gfx11	= 33474,
    V_CMP_LG_F32_e32_dpp8_gfx12	= 33475,
    V_CMP_LG_F32_e32_dpp8_w32_gfx11	= 33476,
    V_CMP_LG_F32_e32_dpp8_w32_gfx12	= 33477,
    V_CMP_LG_F32_e32_dpp8_w64_gfx11	= 33478,
    V_CMP_LG_F32_e32_dpp8_w64_gfx12	= 33479,
    V_CMP_LG_F32_e32_dpp_gfx11	= 33480,
    V_CMP_LG_F32_e32_dpp_gfx12	= 33481,
    V_CMP_LG_F32_e32_dpp_w32_gfx11	= 33482,
    V_CMP_LG_F32_e32_dpp_w32_gfx12	= 33483,
    V_CMP_LG_F32_e32_dpp_w64_gfx11	= 33484,
    V_CMP_LG_F32_e32_dpp_w64_gfx12	= 33485,
    V_CMP_LG_F32_e32_gfx10	= 33486,
    V_CMP_LG_F32_e32_gfx11	= 33487,
    V_CMP_LG_F32_e32_gfx12	= 33488,
    V_CMP_LG_F32_e32_gfx6_gfx7	= 33489,
    V_CMP_LG_F32_e32_vi	= 33490,
    V_CMP_LG_F32_e64_dpp8_gfx11	= 33491,
    V_CMP_LG_F32_e64_dpp8_gfx12	= 33492,
    V_CMP_LG_F32_e64_dpp_gfx11	= 33493,
    V_CMP_LG_F32_e64_dpp_gfx12	= 33494,
    V_CMP_LG_F32_e64_gfx10	= 33495,
    V_CMP_LG_F32_e64_gfx11	= 33496,
    V_CMP_LG_F32_e64_gfx12	= 33497,
    V_CMP_LG_F32_e64_gfx6_gfx7	= 33498,
    V_CMP_LG_F32_e64_vi	= 33499,
    V_CMP_LG_F32_sdwa_gfx10	= 33500,
    V_CMP_LG_F32_sdwa_gfx9	= 33501,
    V_CMP_LG_F32_sdwa_vi	= 33502,
    V_CMP_LG_F64_e32_gfx10	= 33503,
    V_CMP_LG_F64_e32_gfx11	= 33504,
    V_CMP_LG_F64_e32_gfx12	= 33505,
    V_CMP_LG_F64_e32_gfx6_gfx7	= 33506,
    V_CMP_LG_F64_e32_vi	= 33507,
    V_CMP_LG_F64_e64_gfx10	= 33508,
    V_CMP_LG_F64_e64_gfx11	= 33509,
    V_CMP_LG_F64_e64_gfx12	= 33510,
    V_CMP_LG_F64_e64_gfx6_gfx7	= 33511,
    V_CMP_LG_F64_e64_vi	= 33512,
    V_CMP_LT_F16_e32_gfx10	= 33513,
    V_CMP_LT_F16_e32_vi	= 33514,
    V_CMP_LT_F16_e64_gfx10	= 33515,
    V_CMP_LT_F16_e64_vi	= 33516,
    V_CMP_LT_F16_sdwa_gfx10	= 33517,
    V_CMP_LT_F16_sdwa_gfx9	= 33518,
    V_CMP_LT_F16_sdwa_vi	= 33519,
    V_CMP_LT_F16_t16_e32_dpp8_gfx11	= 33520,
    V_CMP_LT_F16_t16_e32_dpp8_gfx12	= 33521,
    V_CMP_LT_F16_t16_e32_dpp8_w32_gfx11	= 33522,
    V_CMP_LT_F16_t16_e32_dpp8_w32_gfx12	= 33523,
    V_CMP_LT_F16_t16_e32_dpp8_w64_gfx11	= 33524,
    V_CMP_LT_F16_t16_e32_dpp8_w64_gfx12	= 33525,
    V_CMP_LT_F16_t16_e32_dpp_gfx11	= 33526,
    V_CMP_LT_F16_t16_e32_dpp_gfx12	= 33527,
    V_CMP_LT_F16_t16_e32_dpp_w32_gfx11	= 33528,
    V_CMP_LT_F16_t16_e32_dpp_w32_gfx12	= 33529,
    V_CMP_LT_F16_t16_e32_dpp_w64_gfx11	= 33530,
    V_CMP_LT_F16_t16_e32_dpp_w64_gfx12	= 33531,
    V_CMP_LT_F16_t16_e32_gfx11	= 33532,
    V_CMP_LT_F16_t16_e32_gfx12	= 33533,
    V_CMP_LT_F16_t16_e64_dpp8_gfx11	= 33534,
    V_CMP_LT_F16_t16_e64_dpp8_gfx12	= 33535,
    V_CMP_LT_F16_t16_e64_dpp_gfx11	= 33536,
    V_CMP_LT_F16_t16_e64_dpp_gfx12	= 33537,
    V_CMP_LT_F16_t16_e64_gfx11	= 33538,
    V_CMP_LT_F16_t16_e64_gfx12	= 33539,
    V_CMP_LT_F32_e32_dpp8_gfx11	= 33540,
    V_CMP_LT_F32_e32_dpp8_gfx12	= 33541,
    V_CMP_LT_F32_e32_dpp8_w32_gfx11	= 33542,
    V_CMP_LT_F32_e32_dpp8_w32_gfx12	= 33543,
    V_CMP_LT_F32_e32_dpp8_w64_gfx11	= 33544,
    V_CMP_LT_F32_e32_dpp8_w64_gfx12	= 33545,
    V_CMP_LT_F32_e32_dpp_gfx11	= 33546,
    V_CMP_LT_F32_e32_dpp_gfx12	= 33547,
    V_CMP_LT_F32_e32_dpp_w32_gfx11	= 33548,
    V_CMP_LT_F32_e32_dpp_w32_gfx12	= 33549,
    V_CMP_LT_F32_e32_dpp_w64_gfx11	= 33550,
    V_CMP_LT_F32_e32_dpp_w64_gfx12	= 33551,
    V_CMP_LT_F32_e32_gfx10	= 33552,
    V_CMP_LT_F32_e32_gfx11	= 33553,
    V_CMP_LT_F32_e32_gfx12	= 33554,
    V_CMP_LT_F32_e32_gfx6_gfx7	= 33555,
    V_CMP_LT_F32_e32_vi	= 33556,
    V_CMP_LT_F32_e64_dpp8_gfx11	= 33557,
    V_CMP_LT_F32_e64_dpp8_gfx12	= 33558,
    V_CMP_LT_F32_e64_dpp_gfx11	= 33559,
    V_CMP_LT_F32_e64_dpp_gfx12	= 33560,
    V_CMP_LT_F32_e64_gfx10	= 33561,
    V_CMP_LT_F32_e64_gfx11	= 33562,
    V_CMP_LT_F32_e64_gfx12	= 33563,
    V_CMP_LT_F32_e64_gfx6_gfx7	= 33564,
    V_CMP_LT_F32_e64_vi	= 33565,
    V_CMP_LT_F32_sdwa_gfx10	= 33566,
    V_CMP_LT_F32_sdwa_gfx9	= 33567,
    V_CMP_LT_F32_sdwa_vi	= 33568,
    V_CMP_LT_F64_e32_gfx10	= 33569,
    V_CMP_LT_F64_e32_gfx11	= 33570,
    V_CMP_LT_F64_e32_gfx12	= 33571,
    V_CMP_LT_F64_e32_gfx6_gfx7	= 33572,
    V_CMP_LT_F64_e32_vi	= 33573,
    V_CMP_LT_F64_e64_gfx10	= 33574,
    V_CMP_LT_F64_e64_gfx11	= 33575,
    V_CMP_LT_F64_e64_gfx12	= 33576,
    V_CMP_LT_F64_e64_gfx6_gfx7	= 33577,
    V_CMP_LT_F64_e64_vi	= 33578,
    V_CMP_LT_I16_e32_gfx10	= 33579,
    V_CMP_LT_I16_e32_vi	= 33580,
    V_CMP_LT_I16_e64_gfx10	= 33581,
    V_CMP_LT_I16_e64_vi	= 33582,
    V_CMP_LT_I16_sdwa_gfx10	= 33583,
    V_CMP_LT_I16_sdwa_gfx9	= 33584,
    V_CMP_LT_I16_sdwa_vi	= 33585,
    V_CMP_LT_I16_t16_e32_dpp8_gfx11	= 33586,
    V_CMP_LT_I16_t16_e32_dpp8_gfx12	= 33587,
    V_CMP_LT_I16_t16_e32_dpp8_w32_gfx11	= 33588,
    V_CMP_LT_I16_t16_e32_dpp8_w32_gfx12	= 33589,
    V_CMP_LT_I16_t16_e32_dpp8_w64_gfx11	= 33590,
    V_CMP_LT_I16_t16_e32_dpp8_w64_gfx12	= 33591,
    V_CMP_LT_I16_t16_e32_dpp_gfx11	= 33592,
    V_CMP_LT_I16_t16_e32_dpp_gfx12	= 33593,
    V_CMP_LT_I16_t16_e32_dpp_w32_gfx11	= 33594,
    V_CMP_LT_I16_t16_e32_dpp_w32_gfx12	= 33595,
    V_CMP_LT_I16_t16_e32_dpp_w64_gfx11	= 33596,
    V_CMP_LT_I16_t16_e32_dpp_w64_gfx12	= 33597,
    V_CMP_LT_I16_t16_e32_gfx11	= 33598,
    V_CMP_LT_I16_t16_e32_gfx12	= 33599,
    V_CMP_LT_I16_t16_e64_dpp8_gfx11	= 33600,
    V_CMP_LT_I16_t16_e64_dpp8_gfx12	= 33601,
    V_CMP_LT_I16_t16_e64_dpp_gfx11	= 33602,
    V_CMP_LT_I16_t16_e64_dpp_gfx12	= 33603,
    V_CMP_LT_I16_t16_e64_gfx11	= 33604,
    V_CMP_LT_I16_t16_e64_gfx12	= 33605,
    V_CMP_LT_I32_e32_dpp8_gfx11	= 33606,
    V_CMP_LT_I32_e32_dpp8_gfx12	= 33607,
    V_CMP_LT_I32_e32_dpp8_w32_gfx11	= 33608,
    V_CMP_LT_I32_e32_dpp8_w32_gfx12	= 33609,
    V_CMP_LT_I32_e32_dpp8_w64_gfx11	= 33610,
    V_CMP_LT_I32_e32_dpp8_w64_gfx12	= 33611,
    V_CMP_LT_I32_e32_dpp_gfx11	= 33612,
    V_CMP_LT_I32_e32_dpp_gfx12	= 33613,
    V_CMP_LT_I32_e32_dpp_w32_gfx11	= 33614,
    V_CMP_LT_I32_e32_dpp_w32_gfx12	= 33615,
    V_CMP_LT_I32_e32_dpp_w64_gfx11	= 33616,
    V_CMP_LT_I32_e32_dpp_w64_gfx12	= 33617,
    V_CMP_LT_I32_e32_gfx10	= 33618,
    V_CMP_LT_I32_e32_gfx11	= 33619,
    V_CMP_LT_I32_e32_gfx12	= 33620,
    V_CMP_LT_I32_e32_gfx6_gfx7	= 33621,
    V_CMP_LT_I32_e32_vi	= 33622,
    V_CMP_LT_I32_e64_dpp8_gfx11	= 33623,
    V_CMP_LT_I32_e64_dpp8_gfx12	= 33624,
    V_CMP_LT_I32_e64_dpp_gfx11	= 33625,
    V_CMP_LT_I32_e64_dpp_gfx12	= 33626,
    V_CMP_LT_I32_e64_gfx10	= 33627,
    V_CMP_LT_I32_e64_gfx11	= 33628,
    V_CMP_LT_I32_e64_gfx12	= 33629,
    V_CMP_LT_I32_e64_gfx6_gfx7	= 33630,
    V_CMP_LT_I32_e64_vi	= 33631,
    V_CMP_LT_I32_sdwa_gfx10	= 33632,
    V_CMP_LT_I32_sdwa_gfx9	= 33633,
    V_CMP_LT_I32_sdwa_vi	= 33634,
    V_CMP_LT_I64_e32_gfx10	= 33635,
    V_CMP_LT_I64_e32_gfx11	= 33636,
    V_CMP_LT_I64_e32_gfx12	= 33637,
    V_CMP_LT_I64_e32_gfx6_gfx7	= 33638,
    V_CMP_LT_I64_e32_vi	= 33639,
    V_CMP_LT_I64_e64_gfx10	= 33640,
    V_CMP_LT_I64_e64_gfx11	= 33641,
    V_CMP_LT_I64_e64_gfx12	= 33642,
    V_CMP_LT_I64_e64_gfx6_gfx7	= 33643,
    V_CMP_LT_I64_e64_vi	= 33644,
    V_CMP_LT_U16_e32_gfx10	= 33645,
    V_CMP_LT_U16_e32_vi	= 33646,
    V_CMP_LT_U16_e64_gfx10	= 33647,
    V_CMP_LT_U16_e64_vi	= 33648,
    V_CMP_LT_U16_sdwa_gfx10	= 33649,
    V_CMP_LT_U16_sdwa_gfx9	= 33650,
    V_CMP_LT_U16_sdwa_vi	= 33651,
    V_CMP_LT_U16_t16_e32_dpp8_gfx11	= 33652,
    V_CMP_LT_U16_t16_e32_dpp8_gfx12	= 33653,
    V_CMP_LT_U16_t16_e32_dpp8_w32_gfx11	= 33654,
    V_CMP_LT_U16_t16_e32_dpp8_w32_gfx12	= 33655,
    V_CMP_LT_U16_t16_e32_dpp8_w64_gfx11	= 33656,
    V_CMP_LT_U16_t16_e32_dpp8_w64_gfx12	= 33657,
    V_CMP_LT_U16_t16_e32_dpp_gfx11	= 33658,
    V_CMP_LT_U16_t16_e32_dpp_gfx12	= 33659,
    V_CMP_LT_U16_t16_e32_dpp_w32_gfx11	= 33660,
    V_CMP_LT_U16_t16_e32_dpp_w32_gfx12	= 33661,
    V_CMP_LT_U16_t16_e32_dpp_w64_gfx11	= 33662,
    V_CMP_LT_U16_t16_e32_dpp_w64_gfx12	= 33663,
    V_CMP_LT_U16_t16_e32_gfx11	= 33664,
    V_CMP_LT_U16_t16_e32_gfx12	= 33665,
    V_CMP_LT_U16_t16_e64_dpp8_gfx11	= 33666,
    V_CMP_LT_U16_t16_e64_dpp8_gfx12	= 33667,
    V_CMP_LT_U16_t16_e64_dpp_gfx11	= 33668,
    V_CMP_LT_U16_t16_e64_dpp_gfx12	= 33669,
    V_CMP_LT_U16_t16_e64_gfx11	= 33670,
    V_CMP_LT_U16_t16_e64_gfx12	= 33671,
    V_CMP_LT_U32_e32_dpp8_gfx11	= 33672,
    V_CMP_LT_U32_e32_dpp8_gfx12	= 33673,
    V_CMP_LT_U32_e32_dpp8_w32_gfx11	= 33674,
    V_CMP_LT_U32_e32_dpp8_w32_gfx12	= 33675,
    V_CMP_LT_U32_e32_dpp8_w64_gfx11	= 33676,
    V_CMP_LT_U32_e32_dpp8_w64_gfx12	= 33677,
    V_CMP_LT_U32_e32_dpp_gfx11	= 33678,
    V_CMP_LT_U32_e32_dpp_gfx12	= 33679,
    V_CMP_LT_U32_e32_dpp_w32_gfx11	= 33680,
    V_CMP_LT_U32_e32_dpp_w32_gfx12	= 33681,
    V_CMP_LT_U32_e32_dpp_w64_gfx11	= 33682,
    V_CMP_LT_U32_e32_dpp_w64_gfx12	= 33683,
    V_CMP_LT_U32_e32_gfx10	= 33684,
    V_CMP_LT_U32_e32_gfx11	= 33685,
    V_CMP_LT_U32_e32_gfx12	= 33686,
    V_CMP_LT_U32_e32_gfx6_gfx7	= 33687,
    V_CMP_LT_U32_e32_vi	= 33688,
    V_CMP_LT_U32_e64_dpp8_gfx11	= 33689,
    V_CMP_LT_U32_e64_dpp8_gfx12	= 33690,
    V_CMP_LT_U32_e64_dpp_gfx11	= 33691,
    V_CMP_LT_U32_e64_dpp_gfx12	= 33692,
    V_CMP_LT_U32_e64_gfx10	= 33693,
    V_CMP_LT_U32_e64_gfx11	= 33694,
    V_CMP_LT_U32_e64_gfx12	= 33695,
    V_CMP_LT_U32_e64_gfx6_gfx7	= 33696,
    V_CMP_LT_U32_e64_vi	= 33697,
    V_CMP_LT_U32_sdwa_gfx10	= 33698,
    V_CMP_LT_U32_sdwa_gfx9	= 33699,
    V_CMP_LT_U32_sdwa_vi	= 33700,
    V_CMP_LT_U64_e32_gfx10	= 33701,
    V_CMP_LT_U64_e32_gfx11	= 33702,
    V_CMP_LT_U64_e32_gfx12	= 33703,
    V_CMP_LT_U64_e32_gfx6_gfx7	= 33704,
    V_CMP_LT_U64_e32_vi	= 33705,
    V_CMP_LT_U64_e64_gfx10	= 33706,
    V_CMP_LT_U64_e64_gfx11	= 33707,
    V_CMP_LT_U64_e64_gfx12	= 33708,
    V_CMP_LT_U64_e64_gfx6_gfx7	= 33709,
    V_CMP_LT_U64_e64_vi	= 33710,
    V_CMP_NEQ_F16_e32_gfx10	= 33711,
    V_CMP_NEQ_F16_e32_vi	= 33712,
    V_CMP_NEQ_F16_e64_gfx10	= 33713,
    V_CMP_NEQ_F16_e64_vi	= 33714,
    V_CMP_NEQ_F16_sdwa_gfx10	= 33715,
    V_CMP_NEQ_F16_sdwa_gfx9	= 33716,
    V_CMP_NEQ_F16_sdwa_vi	= 33717,
    V_CMP_NEQ_F16_t16_e32_dpp8_gfx11	= 33718,
    V_CMP_NEQ_F16_t16_e32_dpp8_gfx12	= 33719,
    V_CMP_NEQ_F16_t16_e32_dpp8_w32_gfx11	= 33720,
    V_CMP_NEQ_F16_t16_e32_dpp8_w32_gfx12	= 33721,
    V_CMP_NEQ_F16_t16_e32_dpp8_w64_gfx11	= 33722,
    V_CMP_NEQ_F16_t16_e32_dpp8_w64_gfx12	= 33723,
    V_CMP_NEQ_F16_t16_e32_dpp_gfx11	= 33724,
    V_CMP_NEQ_F16_t16_e32_dpp_gfx12	= 33725,
    V_CMP_NEQ_F16_t16_e32_dpp_w32_gfx11	= 33726,
    V_CMP_NEQ_F16_t16_e32_dpp_w32_gfx12	= 33727,
    V_CMP_NEQ_F16_t16_e32_dpp_w64_gfx11	= 33728,
    V_CMP_NEQ_F16_t16_e32_dpp_w64_gfx12	= 33729,
    V_CMP_NEQ_F16_t16_e32_gfx11	= 33730,
    V_CMP_NEQ_F16_t16_e32_gfx12	= 33731,
    V_CMP_NEQ_F16_t16_e64_dpp8_gfx11	= 33732,
    V_CMP_NEQ_F16_t16_e64_dpp8_gfx12	= 33733,
    V_CMP_NEQ_F16_t16_e64_dpp_gfx11	= 33734,
    V_CMP_NEQ_F16_t16_e64_dpp_gfx12	= 33735,
    V_CMP_NEQ_F16_t16_e64_gfx11	= 33736,
    V_CMP_NEQ_F16_t16_e64_gfx12	= 33737,
    V_CMP_NEQ_F32_e32_dpp8_gfx11	= 33738,
    V_CMP_NEQ_F32_e32_dpp8_gfx12	= 33739,
    V_CMP_NEQ_F32_e32_dpp8_w32_gfx11	= 33740,
    V_CMP_NEQ_F32_e32_dpp8_w32_gfx12	= 33741,
    V_CMP_NEQ_F32_e32_dpp8_w64_gfx11	= 33742,
    V_CMP_NEQ_F32_e32_dpp8_w64_gfx12	= 33743,
    V_CMP_NEQ_F32_e32_dpp_gfx11	= 33744,
    V_CMP_NEQ_F32_e32_dpp_gfx12	= 33745,
    V_CMP_NEQ_F32_e32_dpp_w32_gfx11	= 33746,
    V_CMP_NEQ_F32_e32_dpp_w32_gfx12	= 33747,
    V_CMP_NEQ_F32_e32_dpp_w64_gfx11	= 33748,
    V_CMP_NEQ_F32_e32_dpp_w64_gfx12	= 33749,
    V_CMP_NEQ_F32_e32_gfx10	= 33750,
    V_CMP_NEQ_F32_e32_gfx11	= 33751,
    V_CMP_NEQ_F32_e32_gfx12	= 33752,
    V_CMP_NEQ_F32_e32_gfx6_gfx7	= 33753,
    V_CMP_NEQ_F32_e32_vi	= 33754,
    V_CMP_NEQ_F32_e64_dpp8_gfx11	= 33755,
    V_CMP_NEQ_F32_e64_dpp8_gfx12	= 33756,
    V_CMP_NEQ_F32_e64_dpp_gfx11	= 33757,
    V_CMP_NEQ_F32_e64_dpp_gfx12	= 33758,
    V_CMP_NEQ_F32_e64_gfx10	= 33759,
    V_CMP_NEQ_F32_e64_gfx11	= 33760,
    V_CMP_NEQ_F32_e64_gfx12	= 33761,
    V_CMP_NEQ_F32_e64_gfx6_gfx7	= 33762,
    V_CMP_NEQ_F32_e64_vi	= 33763,
    V_CMP_NEQ_F32_sdwa_gfx10	= 33764,
    V_CMP_NEQ_F32_sdwa_gfx9	= 33765,
    V_CMP_NEQ_F32_sdwa_vi	= 33766,
    V_CMP_NEQ_F64_e32_gfx10	= 33767,
    V_CMP_NEQ_F64_e32_gfx11	= 33768,
    V_CMP_NEQ_F64_e32_gfx12	= 33769,
    V_CMP_NEQ_F64_e32_gfx6_gfx7	= 33770,
    V_CMP_NEQ_F64_e32_vi	= 33771,
    V_CMP_NEQ_F64_e64_gfx10	= 33772,
    V_CMP_NEQ_F64_e64_gfx11	= 33773,
    V_CMP_NEQ_F64_e64_gfx12	= 33774,
    V_CMP_NEQ_F64_e64_gfx6_gfx7	= 33775,
    V_CMP_NEQ_F64_e64_vi	= 33776,
    V_CMP_NE_I16_e32_gfx10	= 33777,
    V_CMP_NE_I16_e32_vi	= 33778,
    V_CMP_NE_I16_e64_gfx10	= 33779,
    V_CMP_NE_I16_e64_vi	= 33780,
    V_CMP_NE_I16_sdwa_gfx10	= 33781,
    V_CMP_NE_I16_sdwa_gfx9	= 33782,
    V_CMP_NE_I16_sdwa_vi	= 33783,
    V_CMP_NE_I16_t16_e32_dpp8_gfx11	= 33784,
    V_CMP_NE_I16_t16_e32_dpp8_gfx12	= 33785,
    V_CMP_NE_I16_t16_e32_dpp8_w32_gfx11	= 33786,
    V_CMP_NE_I16_t16_e32_dpp8_w32_gfx12	= 33787,
    V_CMP_NE_I16_t16_e32_dpp8_w64_gfx11	= 33788,
    V_CMP_NE_I16_t16_e32_dpp8_w64_gfx12	= 33789,
    V_CMP_NE_I16_t16_e32_dpp_gfx11	= 33790,
    V_CMP_NE_I16_t16_e32_dpp_gfx12	= 33791,
    V_CMP_NE_I16_t16_e32_dpp_w32_gfx11	= 33792,
    V_CMP_NE_I16_t16_e32_dpp_w32_gfx12	= 33793,
    V_CMP_NE_I16_t16_e32_dpp_w64_gfx11	= 33794,
    V_CMP_NE_I16_t16_e32_dpp_w64_gfx12	= 33795,
    V_CMP_NE_I16_t16_e32_gfx11	= 33796,
    V_CMP_NE_I16_t16_e32_gfx12	= 33797,
    V_CMP_NE_I16_t16_e64_dpp8_gfx11	= 33798,
    V_CMP_NE_I16_t16_e64_dpp8_gfx12	= 33799,
    V_CMP_NE_I16_t16_e64_dpp_gfx11	= 33800,
    V_CMP_NE_I16_t16_e64_dpp_gfx12	= 33801,
    V_CMP_NE_I16_t16_e64_gfx11	= 33802,
    V_CMP_NE_I16_t16_e64_gfx12	= 33803,
    V_CMP_NE_I32_e32_dpp8_gfx11	= 33804,
    V_CMP_NE_I32_e32_dpp8_gfx12	= 33805,
    V_CMP_NE_I32_e32_dpp8_w32_gfx11	= 33806,
    V_CMP_NE_I32_e32_dpp8_w32_gfx12	= 33807,
    V_CMP_NE_I32_e32_dpp8_w64_gfx11	= 33808,
    V_CMP_NE_I32_e32_dpp8_w64_gfx12	= 33809,
    V_CMP_NE_I32_e32_dpp_gfx11	= 33810,
    V_CMP_NE_I32_e32_dpp_gfx12	= 33811,
    V_CMP_NE_I32_e32_dpp_w32_gfx11	= 33812,
    V_CMP_NE_I32_e32_dpp_w32_gfx12	= 33813,
    V_CMP_NE_I32_e32_dpp_w64_gfx11	= 33814,
    V_CMP_NE_I32_e32_dpp_w64_gfx12	= 33815,
    V_CMP_NE_I32_e32_gfx10	= 33816,
    V_CMP_NE_I32_e32_gfx11	= 33817,
    V_CMP_NE_I32_e32_gfx12	= 33818,
    V_CMP_NE_I32_e32_gfx6_gfx7	= 33819,
    V_CMP_NE_I32_e32_vi	= 33820,
    V_CMP_NE_I32_e64_dpp8_gfx11	= 33821,
    V_CMP_NE_I32_e64_dpp8_gfx12	= 33822,
    V_CMP_NE_I32_e64_dpp_gfx11	= 33823,
    V_CMP_NE_I32_e64_dpp_gfx12	= 33824,
    V_CMP_NE_I32_e64_gfx10	= 33825,
    V_CMP_NE_I32_e64_gfx11	= 33826,
    V_CMP_NE_I32_e64_gfx12	= 33827,
    V_CMP_NE_I32_e64_gfx6_gfx7	= 33828,
    V_CMP_NE_I32_e64_vi	= 33829,
    V_CMP_NE_I32_sdwa_gfx10	= 33830,
    V_CMP_NE_I32_sdwa_gfx9	= 33831,
    V_CMP_NE_I32_sdwa_vi	= 33832,
    V_CMP_NE_I64_e32_gfx10	= 33833,
    V_CMP_NE_I64_e32_gfx11	= 33834,
    V_CMP_NE_I64_e32_gfx12	= 33835,
    V_CMP_NE_I64_e32_gfx6_gfx7	= 33836,
    V_CMP_NE_I64_e32_vi	= 33837,
    V_CMP_NE_I64_e64_gfx10	= 33838,
    V_CMP_NE_I64_e64_gfx11	= 33839,
    V_CMP_NE_I64_e64_gfx12	= 33840,
    V_CMP_NE_I64_e64_gfx6_gfx7	= 33841,
    V_CMP_NE_I64_e64_vi	= 33842,
    V_CMP_NE_U16_e32_gfx10	= 33843,
    V_CMP_NE_U16_e32_vi	= 33844,
    V_CMP_NE_U16_e64_gfx10	= 33845,
    V_CMP_NE_U16_e64_vi	= 33846,
    V_CMP_NE_U16_sdwa_gfx10	= 33847,
    V_CMP_NE_U16_sdwa_gfx9	= 33848,
    V_CMP_NE_U16_sdwa_vi	= 33849,
    V_CMP_NE_U16_t16_e32_dpp8_gfx11	= 33850,
    V_CMP_NE_U16_t16_e32_dpp8_gfx12	= 33851,
    V_CMP_NE_U16_t16_e32_dpp8_w32_gfx11	= 33852,
    V_CMP_NE_U16_t16_e32_dpp8_w32_gfx12	= 33853,
    V_CMP_NE_U16_t16_e32_dpp8_w64_gfx11	= 33854,
    V_CMP_NE_U16_t16_e32_dpp8_w64_gfx12	= 33855,
    V_CMP_NE_U16_t16_e32_dpp_gfx11	= 33856,
    V_CMP_NE_U16_t16_e32_dpp_gfx12	= 33857,
    V_CMP_NE_U16_t16_e32_dpp_w32_gfx11	= 33858,
    V_CMP_NE_U16_t16_e32_dpp_w32_gfx12	= 33859,
    V_CMP_NE_U16_t16_e32_dpp_w64_gfx11	= 33860,
    V_CMP_NE_U16_t16_e32_dpp_w64_gfx12	= 33861,
    V_CMP_NE_U16_t16_e32_gfx11	= 33862,
    V_CMP_NE_U16_t16_e32_gfx12	= 33863,
    V_CMP_NE_U16_t16_e64_dpp8_gfx11	= 33864,
    V_CMP_NE_U16_t16_e64_dpp8_gfx12	= 33865,
    V_CMP_NE_U16_t16_e64_dpp_gfx11	= 33866,
    V_CMP_NE_U16_t16_e64_dpp_gfx12	= 33867,
    V_CMP_NE_U16_t16_e64_gfx11	= 33868,
    V_CMP_NE_U16_t16_e64_gfx12	= 33869,
    V_CMP_NE_U32_e32_dpp8_gfx11	= 33870,
    V_CMP_NE_U32_e32_dpp8_gfx12	= 33871,
    V_CMP_NE_U32_e32_dpp8_w32_gfx11	= 33872,
    V_CMP_NE_U32_e32_dpp8_w32_gfx12	= 33873,
    V_CMP_NE_U32_e32_dpp8_w64_gfx11	= 33874,
    V_CMP_NE_U32_e32_dpp8_w64_gfx12	= 33875,
    V_CMP_NE_U32_e32_dpp_gfx11	= 33876,
    V_CMP_NE_U32_e32_dpp_gfx12	= 33877,
    V_CMP_NE_U32_e32_dpp_w32_gfx11	= 33878,
    V_CMP_NE_U32_e32_dpp_w32_gfx12	= 33879,
    V_CMP_NE_U32_e32_dpp_w64_gfx11	= 33880,
    V_CMP_NE_U32_e32_dpp_w64_gfx12	= 33881,
    V_CMP_NE_U32_e32_gfx10	= 33882,
    V_CMP_NE_U32_e32_gfx11	= 33883,
    V_CMP_NE_U32_e32_gfx12	= 33884,
    V_CMP_NE_U32_e32_gfx6_gfx7	= 33885,
    V_CMP_NE_U32_e32_vi	= 33886,
    V_CMP_NE_U32_e64_dpp8_gfx11	= 33887,
    V_CMP_NE_U32_e64_dpp8_gfx12	= 33888,
    V_CMP_NE_U32_e64_dpp_gfx11	= 33889,
    V_CMP_NE_U32_e64_dpp_gfx12	= 33890,
    V_CMP_NE_U32_e64_gfx10	= 33891,
    V_CMP_NE_U32_e64_gfx11	= 33892,
    V_CMP_NE_U32_e64_gfx12	= 33893,
    V_CMP_NE_U32_e64_gfx6_gfx7	= 33894,
    V_CMP_NE_U32_e64_vi	= 33895,
    V_CMP_NE_U32_sdwa_gfx10	= 33896,
    V_CMP_NE_U32_sdwa_gfx9	= 33897,
    V_CMP_NE_U32_sdwa_vi	= 33898,
    V_CMP_NE_U64_e32_gfx10	= 33899,
    V_CMP_NE_U64_e32_gfx11	= 33900,
    V_CMP_NE_U64_e32_gfx12	= 33901,
    V_CMP_NE_U64_e32_gfx6_gfx7	= 33902,
    V_CMP_NE_U64_e32_vi	= 33903,
    V_CMP_NE_U64_e64_gfx10	= 33904,
    V_CMP_NE_U64_e64_gfx11	= 33905,
    V_CMP_NE_U64_e64_gfx12	= 33906,
    V_CMP_NE_U64_e64_gfx6_gfx7	= 33907,
    V_CMP_NE_U64_e64_vi	= 33908,
    V_CMP_NGE_F16_e32_gfx10	= 33909,
    V_CMP_NGE_F16_e32_vi	= 33910,
    V_CMP_NGE_F16_e64_gfx10	= 33911,
    V_CMP_NGE_F16_e64_vi	= 33912,
    V_CMP_NGE_F16_sdwa_gfx10	= 33913,
    V_CMP_NGE_F16_sdwa_gfx9	= 33914,
    V_CMP_NGE_F16_sdwa_vi	= 33915,
    V_CMP_NGE_F16_t16_e32_dpp8_gfx11	= 33916,
    V_CMP_NGE_F16_t16_e32_dpp8_gfx12	= 33917,
    V_CMP_NGE_F16_t16_e32_dpp8_w32_gfx11	= 33918,
    V_CMP_NGE_F16_t16_e32_dpp8_w32_gfx12	= 33919,
    V_CMP_NGE_F16_t16_e32_dpp8_w64_gfx11	= 33920,
    V_CMP_NGE_F16_t16_e32_dpp8_w64_gfx12	= 33921,
    V_CMP_NGE_F16_t16_e32_dpp_gfx11	= 33922,
    V_CMP_NGE_F16_t16_e32_dpp_gfx12	= 33923,
    V_CMP_NGE_F16_t16_e32_dpp_w32_gfx11	= 33924,
    V_CMP_NGE_F16_t16_e32_dpp_w32_gfx12	= 33925,
    V_CMP_NGE_F16_t16_e32_dpp_w64_gfx11	= 33926,
    V_CMP_NGE_F16_t16_e32_dpp_w64_gfx12	= 33927,
    V_CMP_NGE_F16_t16_e32_gfx11	= 33928,
    V_CMP_NGE_F16_t16_e32_gfx12	= 33929,
    V_CMP_NGE_F16_t16_e64_dpp8_gfx11	= 33930,
    V_CMP_NGE_F16_t16_e64_dpp8_gfx12	= 33931,
    V_CMP_NGE_F16_t16_e64_dpp_gfx11	= 33932,
    V_CMP_NGE_F16_t16_e64_dpp_gfx12	= 33933,
    V_CMP_NGE_F16_t16_e64_gfx11	= 33934,
    V_CMP_NGE_F16_t16_e64_gfx12	= 33935,
    V_CMP_NGE_F32_e32_dpp8_gfx11	= 33936,
    V_CMP_NGE_F32_e32_dpp8_gfx12	= 33937,
    V_CMP_NGE_F32_e32_dpp8_w32_gfx11	= 33938,
    V_CMP_NGE_F32_e32_dpp8_w32_gfx12	= 33939,
    V_CMP_NGE_F32_e32_dpp8_w64_gfx11	= 33940,
    V_CMP_NGE_F32_e32_dpp8_w64_gfx12	= 33941,
    V_CMP_NGE_F32_e32_dpp_gfx11	= 33942,
    V_CMP_NGE_F32_e32_dpp_gfx12	= 33943,
    V_CMP_NGE_F32_e32_dpp_w32_gfx11	= 33944,
    V_CMP_NGE_F32_e32_dpp_w32_gfx12	= 33945,
    V_CMP_NGE_F32_e32_dpp_w64_gfx11	= 33946,
    V_CMP_NGE_F32_e32_dpp_w64_gfx12	= 33947,
    V_CMP_NGE_F32_e32_gfx10	= 33948,
    V_CMP_NGE_F32_e32_gfx11	= 33949,
    V_CMP_NGE_F32_e32_gfx12	= 33950,
    V_CMP_NGE_F32_e32_gfx6_gfx7	= 33951,
    V_CMP_NGE_F32_e32_vi	= 33952,
    V_CMP_NGE_F32_e64_dpp8_gfx11	= 33953,
    V_CMP_NGE_F32_e64_dpp8_gfx12	= 33954,
    V_CMP_NGE_F32_e64_dpp_gfx11	= 33955,
    V_CMP_NGE_F32_e64_dpp_gfx12	= 33956,
    V_CMP_NGE_F32_e64_gfx10	= 33957,
    V_CMP_NGE_F32_e64_gfx11	= 33958,
    V_CMP_NGE_F32_e64_gfx12	= 33959,
    V_CMP_NGE_F32_e64_gfx6_gfx7	= 33960,
    V_CMP_NGE_F32_e64_vi	= 33961,
    V_CMP_NGE_F32_sdwa_gfx10	= 33962,
    V_CMP_NGE_F32_sdwa_gfx9	= 33963,
    V_CMP_NGE_F32_sdwa_vi	= 33964,
    V_CMP_NGE_F64_e32_gfx10	= 33965,
    V_CMP_NGE_F64_e32_gfx11	= 33966,
    V_CMP_NGE_F64_e32_gfx12	= 33967,
    V_CMP_NGE_F64_e32_gfx6_gfx7	= 33968,
    V_CMP_NGE_F64_e32_vi	= 33969,
    V_CMP_NGE_F64_e64_gfx10	= 33970,
    V_CMP_NGE_F64_e64_gfx11	= 33971,
    V_CMP_NGE_F64_e64_gfx12	= 33972,
    V_CMP_NGE_F64_e64_gfx6_gfx7	= 33973,
    V_CMP_NGE_F64_e64_vi	= 33974,
    V_CMP_NGT_F16_e32_gfx10	= 33975,
    V_CMP_NGT_F16_e32_vi	= 33976,
    V_CMP_NGT_F16_e64_gfx10	= 33977,
    V_CMP_NGT_F16_e64_vi	= 33978,
    V_CMP_NGT_F16_sdwa_gfx10	= 33979,
    V_CMP_NGT_F16_sdwa_gfx9	= 33980,
    V_CMP_NGT_F16_sdwa_vi	= 33981,
    V_CMP_NGT_F16_t16_e32_dpp8_gfx11	= 33982,
    V_CMP_NGT_F16_t16_e32_dpp8_gfx12	= 33983,
    V_CMP_NGT_F16_t16_e32_dpp8_w32_gfx11	= 33984,
    V_CMP_NGT_F16_t16_e32_dpp8_w32_gfx12	= 33985,
    V_CMP_NGT_F16_t16_e32_dpp8_w64_gfx11	= 33986,
    V_CMP_NGT_F16_t16_e32_dpp8_w64_gfx12	= 33987,
    V_CMP_NGT_F16_t16_e32_dpp_gfx11	= 33988,
    V_CMP_NGT_F16_t16_e32_dpp_gfx12	= 33989,
    V_CMP_NGT_F16_t16_e32_dpp_w32_gfx11	= 33990,
    V_CMP_NGT_F16_t16_e32_dpp_w32_gfx12	= 33991,
    V_CMP_NGT_F16_t16_e32_dpp_w64_gfx11	= 33992,
    V_CMP_NGT_F16_t16_e32_dpp_w64_gfx12	= 33993,
    V_CMP_NGT_F16_t16_e32_gfx11	= 33994,
    V_CMP_NGT_F16_t16_e32_gfx12	= 33995,
    V_CMP_NGT_F16_t16_e64_dpp8_gfx11	= 33996,
    V_CMP_NGT_F16_t16_e64_dpp8_gfx12	= 33997,
    V_CMP_NGT_F16_t16_e64_dpp_gfx11	= 33998,
    V_CMP_NGT_F16_t16_e64_dpp_gfx12	= 33999,
    V_CMP_NGT_F16_t16_e64_gfx11	= 34000,
    V_CMP_NGT_F16_t16_e64_gfx12	= 34001,
    V_CMP_NGT_F32_e32_dpp8_gfx11	= 34002,
    V_CMP_NGT_F32_e32_dpp8_gfx12	= 34003,
    V_CMP_NGT_F32_e32_dpp8_w32_gfx11	= 34004,
    V_CMP_NGT_F32_e32_dpp8_w32_gfx12	= 34005,
    V_CMP_NGT_F32_e32_dpp8_w64_gfx11	= 34006,
    V_CMP_NGT_F32_e32_dpp8_w64_gfx12	= 34007,
    V_CMP_NGT_F32_e32_dpp_gfx11	= 34008,
    V_CMP_NGT_F32_e32_dpp_gfx12	= 34009,
    V_CMP_NGT_F32_e32_dpp_w32_gfx11	= 34010,
    V_CMP_NGT_F32_e32_dpp_w32_gfx12	= 34011,
    V_CMP_NGT_F32_e32_dpp_w64_gfx11	= 34012,
    V_CMP_NGT_F32_e32_dpp_w64_gfx12	= 34013,
    V_CMP_NGT_F32_e32_gfx10	= 34014,
    V_CMP_NGT_F32_e32_gfx11	= 34015,
    V_CMP_NGT_F32_e32_gfx12	= 34016,
    V_CMP_NGT_F32_e32_gfx6_gfx7	= 34017,
    V_CMP_NGT_F32_e32_vi	= 34018,
    V_CMP_NGT_F32_e64_dpp8_gfx11	= 34019,
    V_CMP_NGT_F32_e64_dpp8_gfx12	= 34020,
    V_CMP_NGT_F32_e64_dpp_gfx11	= 34021,
    V_CMP_NGT_F32_e64_dpp_gfx12	= 34022,
    V_CMP_NGT_F32_e64_gfx10	= 34023,
    V_CMP_NGT_F32_e64_gfx11	= 34024,
    V_CMP_NGT_F32_e64_gfx12	= 34025,
    V_CMP_NGT_F32_e64_gfx6_gfx7	= 34026,
    V_CMP_NGT_F32_e64_vi	= 34027,
    V_CMP_NGT_F32_sdwa_gfx10	= 34028,
    V_CMP_NGT_F32_sdwa_gfx9	= 34029,
    V_CMP_NGT_F32_sdwa_vi	= 34030,
    V_CMP_NGT_F64_e32_gfx10	= 34031,
    V_CMP_NGT_F64_e32_gfx11	= 34032,
    V_CMP_NGT_F64_e32_gfx12	= 34033,
    V_CMP_NGT_F64_e32_gfx6_gfx7	= 34034,
    V_CMP_NGT_F64_e32_vi	= 34035,
    V_CMP_NGT_F64_e64_gfx10	= 34036,
    V_CMP_NGT_F64_e64_gfx11	= 34037,
    V_CMP_NGT_F64_e64_gfx12	= 34038,
    V_CMP_NGT_F64_e64_gfx6_gfx7	= 34039,
    V_CMP_NGT_F64_e64_vi	= 34040,
    V_CMP_NLE_F16_e32_gfx10	= 34041,
    V_CMP_NLE_F16_e32_vi	= 34042,
    V_CMP_NLE_F16_e64_gfx10	= 34043,
    V_CMP_NLE_F16_e64_vi	= 34044,
    V_CMP_NLE_F16_sdwa_gfx10	= 34045,
    V_CMP_NLE_F16_sdwa_gfx9	= 34046,
    V_CMP_NLE_F16_sdwa_vi	= 34047,
    V_CMP_NLE_F16_t16_e32_dpp8_gfx11	= 34048,
    V_CMP_NLE_F16_t16_e32_dpp8_gfx12	= 34049,
    V_CMP_NLE_F16_t16_e32_dpp8_w32_gfx11	= 34050,
    V_CMP_NLE_F16_t16_e32_dpp8_w32_gfx12	= 34051,
    V_CMP_NLE_F16_t16_e32_dpp8_w64_gfx11	= 34052,
    V_CMP_NLE_F16_t16_e32_dpp8_w64_gfx12	= 34053,
    V_CMP_NLE_F16_t16_e32_dpp_gfx11	= 34054,
    V_CMP_NLE_F16_t16_e32_dpp_gfx12	= 34055,
    V_CMP_NLE_F16_t16_e32_dpp_w32_gfx11	= 34056,
    V_CMP_NLE_F16_t16_e32_dpp_w32_gfx12	= 34057,
    V_CMP_NLE_F16_t16_e32_dpp_w64_gfx11	= 34058,
    V_CMP_NLE_F16_t16_e32_dpp_w64_gfx12	= 34059,
    V_CMP_NLE_F16_t16_e32_gfx11	= 34060,
    V_CMP_NLE_F16_t16_e32_gfx12	= 34061,
    V_CMP_NLE_F16_t16_e64_dpp8_gfx11	= 34062,
    V_CMP_NLE_F16_t16_e64_dpp8_gfx12	= 34063,
    V_CMP_NLE_F16_t16_e64_dpp_gfx11	= 34064,
    V_CMP_NLE_F16_t16_e64_dpp_gfx12	= 34065,
    V_CMP_NLE_F16_t16_e64_gfx11	= 34066,
    V_CMP_NLE_F16_t16_e64_gfx12	= 34067,
    V_CMP_NLE_F32_e32_dpp8_gfx11	= 34068,
    V_CMP_NLE_F32_e32_dpp8_gfx12	= 34069,
    V_CMP_NLE_F32_e32_dpp8_w32_gfx11	= 34070,
    V_CMP_NLE_F32_e32_dpp8_w32_gfx12	= 34071,
    V_CMP_NLE_F32_e32_dpp8_w64_gfx11	= 34072,
    V_CMP_NLE_F32_e32_dpp8_w64_gfx12	= 34073,
    V_CMP_NLE_F32_e32_dpp_gfx11	= 34074,
    V_CMP_NLE_F32_e32_dpp_gfx12	= 34075,
    V_CMP_NLE_F32_e32_dpp_w32_gfx11	= 34076,
    V_CMP_NLE_F32_e32_dpp_w32_gfx12	= 34077,
    V_CMP_NLE_F32_e32_dpp_w64_gfx11	= 34078,
    V_CMP_NLE_F32_e32_dpp_w64_gfx12	= 34079,
    V_CMP_NLE_F32_e32_gfx10	= 34080,
    V_CMP_NLE_F32_e32_gfx11	= 34081,
    V_CMP_NLE_F32_e32_gfx12	= 34082,
    V_CMP_NLE_F32_e32_gfx6_gfx7	= 34083,
    V_CMP_NLE_F32_e32_vi	= 34084,
    V_CMP_NLE_F32_e64_dpp8_gfx11	= 34085,
    V_CMP_NLE_F32_e64_dpp8_gfx12	= 34086,
    V_CMP_NLE_F32_e64_dpp_gfx11	= 34087,
    V_CMP_NLE_F32_e64_dpp_gfx12	= 34088,
    V_CMP_NLE_F32_e64_gfx10	= 34089,
    V_CMP_NLE_F32_e64_gfx11	= 34090,
    V_CMP_NLE_F32_e64_gfx12	= 34091,
    V_CMP_NLE_F32_e64_gfx6_gfx7	= 34092,
    V_CMP_NLE_F32_e64_vi	= 34093,
    V_CMP_NLE_F32_sdwa_gfx10	= 34094,
    V_CMP_NLE_F32_sdwa_gfx9	= 34095,
    V_CMP_NLE_F32_sdwa_vi	= 34096,
    V_CMP_NLE_F64_e32_gfx10	= 34097,
    V_CMP_NLE_F64_e32_gfx11	= 34098,
    V_CMP_NLE_F64_e32_gfx12	= 34099,
    V_CMP_NLE_F64_e32_gfx6_gfx7	= 34100,
    V_CMP_NLE_F64_e32_vi	= 34101,
    V_CMP_NLE_F64_e64_gfx10	= 34102,
    V_CMP_NLE_F64_e64_gfx11	= 34103,
    V_CMP_NLE_F64_e64_gfx12	= 34104,
    V_CMP_NLE_F64_e64_gfx6_gfx7	= 34105,
    V_CMP_NLE_F64_e64_vi	= 34106,
    V_CMP_NLG_F16_e32_gfx10	= 34107,
    V_CMP_NLG_F16_e32_vi	= 34108,
    V_CMP_NLG_F16_e64_gfx10	= 34109,
    V_CMP_NLG_F16_e64_vi	= 34110,
    V_CMP_NLG_F16_sdwa_gfx10	= 34111,
    V_CMP_NLG_F16_sdwa_gfx9	= 34112,
    V_CMP_NLG_F16_sdwa_vi	= 34113,
    V_CMP_NLG_F16_t16_e32_dpp8_gfx11	= 34114,
    V_CMP_NLG_F16_t16_e32_dpp8_gfx12	= 34115,
    V_CMP_NLG_F16_t16_e32_dpp8_w32_gfx11	= 34116,
    V_CMP_NLG_F16_t16_e32_dpp8_w32_gfx12	= 34117,
    V_CMP_NLG_F16_t16_e32_dpp8_w64_gfx11	= 34118,
    V_CMP_NLG_F16_t16_e32_dpp8_w64_gfx12	= 34119,
    V_CMP_NLG_F16_t16_e32_dpp_gfx11	= 34120,
    V_CMP_NLG_F16_t16_e32_dpp_gfx12	= 34121,
    V_CMP_NLG_F16_t16_e32_dpp_w32_gfx11	= 34122,
    V_CMP_NLG_F16_t16_e32_dpp_w32_gfx12	= 34123,
    V_CMP_NLG_F16_t16_e32_dpp_w64_gfx11	= 34124,
    V_CMP_NLG_F16_t16_e32_dpp_w64_gfx12	= 34125,
    V_CMP_NLG_F16_t16_e32_gfx11	= 34126,
    V_CMP_NLG_F16_t16_e32_gfx12	= 34127,
    V_CMP_NLG_F16_t16_e64_dpp8_gfx11	= 34128,
    V_CMP_NLG_F16_t16_e64_dpp8_gfx12	= 34129,
    V_CMP_NLG_F16_t16_e64_dpp_gfx11	= 34130,
    V_CMP_NLG_F16_t16_e64_dpp_gfx12	= 34131,
    V_CMP_NLG_F16_t16_e64_gfx11	= 34132,
    V_CMP_NLG_F16_t16_e64_gfx12	= 34133,
    V_CMP_NLG_F32_e32_dpp8_gfx11	= 34134,
    V_CMP_NLG_F32_e32_dpp8_gfx12	= 34135,
    V_CMP_NLG_F32_e32_dpp8_w32_gfx11	= 34136,
    V_CMP_NLG_F32_e32_dpp8_w32_gfx12	= 34137,
    V_CMP_NLG_F32_e32_dpp8_w64_gfx11	= 34138,
    V_CMP_NLG_F32_e32_dpp8_w64_gfx12	= 34139,
    V_CMP_NLG_F32_e32_dpp_gfx11	= 34140,
    V_CMP_NLG_F32_e32_dpp_gfx12	= 34141,
    V_CMP_NLG_F32_e32_dpp_w32_gfx11	= 34142,
    V_CMP_NLG_F32_e32_dpp_w32_gfx12	= 34143,
    V_CMP_NLG_F32_e32_dpp_w64_gfx11	= 34144,
    V_CMP_NLG_F32_e32_dpp_w64_gfx12	= 34145,
    V_CMP_NLG_F32_e32_gfx10	= 34146,
    V_CMP_NLG_F32_e32_gfx11	= 34147,
    V_CMP_NLG_F32_e32_gfx12	= 34148,
    V_CMP_NLG_F32_e32_gfx6_gfx7	= 34149,
    V_CMP_NLG_F32_e32_vi	= 34150,
    V_CMP_NLG_F32_e64_dpp8_gfx11	= 34151,
    V_CMP_NLG_F32_e64_dpp8_gfx12	= 34152,
    V_CMP_NLG_F32_e64_dpp_gfx11	= 34153,
    V_CMP_NLG_F32_e64_dpp_gfx12	= 34154,
    V_CMP_NLG_F32_e64_gfx10	= 34155,
    V_CMP_NLG_F32_e64_gfx11	= 34156,
    V_CMP_NLG_F32_e64_gfx12	= 34157,
    V_CMP_NLG_F32_e64_gfx6_gfx7	= 34158,
    V_CMP_NLG_F32_e64_vi	= 34159,
    V_CMP_NLG_F32_sdwa_gfx10	= 34160,
    V_CMP_NLG_F32_sdwa_gfx9	= 34161,
    V_CMP_NLG_F32_sdwa_vi	= 34162,
    V_CMP_NLG_F64_e32_gfx10	= 34163,
    V_CMP_NLG_F64_e32_gfx11	= 34164,
    V_CMP_NLG_F64_e32_gfx12	= 34165,
    V_CMP_NLG_F64_e32_gfx6_gfx7	= 34166,
    V_CMP_NLG_F64_e32_vi	= 34167,
    V_CMP_NLG_F64_e64_gfx10	= 34168,
    V_CMP_NLG_F64_e64_gfx11	= 34169,
    V_CMP_NLG_F64_e64_gfx12	= 34170,
    V_CMP_NLG_F64_e64_gfx6_gfx7	= 34171,
    V_CMP_NLG_F64_e64_vi	= 34172,
    V_CMP_NLT_F16_e32_gfx10	= 34173,
    V_CMP_NLT_F16_e32_vi	= 34174,
    V_CMP_NLT_F16_e64_gfx10	= 34175,
    V_CMP_NLT_F16_e64_vi	= 34176,
    V_CMP_NLT_F16_sdwa_gfx10	= 34177,
    V_CMP_NLT_F16_sdwa_gfx9	= 34178,
    V_CMP_NLT_F16_sdwa_vi	= 34179,
    V_CMP_NLT_F16_t16_e32_dpp8_gfx11	= 34180,
    V_CMP_NLT_F16_t16_e32_dpp8_gfx12	= 34181,
    V_CMP_NLT_F16_t16_e32_dpp8_w32_gfx11	= 34182,
    V_CMP_NLT_F16_t16_e32_dpp8_w32_gfx12	= 34183,
    V_CMP_NLT_F16_t16_e32_dpp8_w64_gfx11	= 34184,
    V_CMP_NLT_F16_t16_e32_dpp8_w64_gfx12	= 34185,
    V_CMP_NLT_F16_t16_e32_dpp_gfx11	= 34186,
    V_CMP_NLT_F16_t16_e32_dpp_gfx12	= 34187,
    V_CMP_NLT_F16_t16_e32_dpp_w32_gfx11	= 34188,
    V_CMP_NLT_F16_t16_e32_dpp_w32_gfx12	= 34189,
    V_CMP_NLT_F16_t16_e32_dpp_w64_gfx11	= 34190,
    V_CMP_NLT_F16_t16_e32_dpp_w64_gfx12	= 34191,
    V_CMP_NLT_F16_t16_e32_gfx11	= 34192,
    V_CMP_NLT_F16_t16_e32_gfx12	= 34193,
    V_CMP_NLT_F16_t16_e64_dpp8_gfx11	= 34194,
    V_CMP_NLT_F16_t16_e64_dpp8_gfx12	= 34195,
    V_CMP_NLT_F16_t16_e64_dpp_gfx11	= 34196,
    V_CMP_NLT_F16_t16_e64_dpp_gfx12	= 34197,
    V_CMP_NLT_F16_t16_e64_gfx11	= 34198,
    V_CMP_NLT_F16_t16_e64_gfx12	= 34199,
    V_CMP_NLT_F32_e32_dpp8_gfx11	= 34200,
    V_CMP_NLT_F32_e32_dpp8_gfx12	= 34201,
    V_CMP_NLT_F32_e32_dpp8_w32_gfx11	= 34202,
    V_CMP_NLT_F32_e32_dpp8_w32_gfx12	= 34203,
    V_CMP_NLT_F32_e32_dpp8_w64_gfx11	= 34204,
    V_CMP_NLT_F32_e32_dpp8_w64_gfx12	= 34205,
    V_CMP_NLT_F32_e32_dpp_gfx11	= 34206,
    V_CMP_NLT_F32_e32_dpp_gfx12	= 34207,
    V_CMP_NLT_F32_e32_dpp_w32_gfx11	= 34208,
    V_CMP_NLT_F32_e32_dpp_w32_gfx12	= 34209,
    V_CMP_NLT_F32_e32_dpp_w64_gfx11	= 34210,
    V_CMP_NLT_F32_e32_dpp_w64_gfx12	= 34211,
    V_CMP_NLT_F32_e32_gfx10	= 34212,
    V_CMP_NLT_F32_e32_gfx11	= 34213,
    V_CMP_NLT_F32_e32_gfx12	= 34214,
    V_CMP_NLT_F32_e32_gfx6_gfx7	= 34215,
    V_CMP_NLT_F32_e32_vi	= 34216,
    V_CMP_NLT_F32_e64_dpp8_gfx11	= 34217,
    V_CMP_NLT_F32_e64_dpp8_gfx12	= 34218,
    V_CMP_NLT_F32_e64_dpp_gfx11	= 34219,
    V_CMP_NLT_F32_e64_dpp_gfx12	= 34220,
    V_CMP_NLT_F32_e64_gfx10	= 34221,
    V_CMP_NLT_F32_e64_gfx11	= 34222,
    V_CMP_NLT_F32_e64_gfx12	= 34223,
    V_CMP_NLT_F32_e64_gfx6_gfx7	= 34224,
    V_CMP_NLT_F32_e64_vi	= 34225,
    V_CMP_NLT_F32_sdwa_gfx10	= 34226,
    V_CMP_NLT_F32_sdwa_gfx9	= 34227,
    V_CMP_NLT_F32_sdwa_vi	= 34228,
    V_CMP_NLT_F64_e32_gfx10	= 34229,
    V_CMP_NLT_F64_e32_gfx11	= 34230,
    V_CMP_NLT_F64_e32_gfx12	= 34231,
    V_CMP_NLT_F64_e32_gfx6_gfx7	= 34232,
    V_CMP_NLT_F64_e32_vi	= 34233,
    V_CMP_NLT_F64_e64_gfx10	= 34234,
    V_CMP_NLT_F64_e64_gfx11	= 34235,
    V_CMP_NLT_F64_e64_gfx12	= 34236,
    V_CMP_NLT_F64_e64_gfx6_gfx7	= 34237,
    V_CMP_NLT_F64_e64_vi	= 34238,
    V_CMP_O_F16_e32_gfx10	= 34239,
    V_CMP_O_F16_e32_vi	= 34240,
    V_CMP_O_F16_e64_gfx10	= 34241,
    V_CMP_O_F16_e64_vi	= 34242,
    V_CMP_O_F16_sdwa_gfx10	= 34243,
    V_CMP_O_F16_sdwa_gfx9	= 34244,
    V_CMP_O_F16_sdwa_vi	= 34245,
    V_CMP_O_F16_t16_e32_dpp8_gfx11	= 34246,
    V_CMP_O_F16_t16_e32_dpp8_gfx12	= 34247,
    V_CMP_O_F16_t16_e32_dpp8_w32_gfx11	= 34248,
    V_CMP_O_F16_t16_e32_dpp8_w32_gfx12	= 34249,
    V_CMP_O_F16_t16_e32_dpp8_w64_gfx11	= 34250,
    V_CMP_O_F16_t16_e32_dpp8_w64_gfx12	= 34251,
    V_CMP_O_F16_t16_e32_dpp_gfx11	= 34252,
    V_CMP_O_F16_t16_e32_dpp_gfx12	= 34253,
    V_CMP_O_F16_t16_e32_dpp_w32_gfx11	= 34254,
    V_CMP_O_F16_t16_e32_dpp_w32_gfx12	= 34255,
    V_CMP_O_F16_t16_e32_dpp_w64_gfx11	= 34256,
    V_CMP_O_F16_t16_e32_dpp_w64_gfx12	= 34257,
    V_CMP_O_F16_t16_e32_gfx11	= 34258,
    V_CMP_O_F16_t16_e32_gfx12	= 34259,
    V_CMP_O_F16_t16_e64_dpp8_gfx11	= 34260,
    V_CMP_O_F16_t16_e64_dpp8_gfx12	= 34261,
    V_CMP_O_F16_t16_e64_dpp_gfx11	= 34262,
    V_CMP_O_F16_t16_e64_dpp_gfx12	= 34263,
    V_CMP_O_F16_t16_e64_gfx11	= 34264,
    V_CMP_O_F16_t16_e64_gfx12	= 34265,
    V_CMP_O_F32_e32_dpp8_gfx11	= 34266,
    V_CMP_O_F32_e32_dpp8_gfx12	= 34267,
    V_CMP_O_F32_e32_dpp8_w32_gfx11	= 34268,
    V_CMP_O_F32_e32_dpp8_w32_gfx12	= 34269,
    V_CMP_O_F32_e32_dpp8_w64_gfx11	= 34270,
    V_CMP_O_F32_e32_dpp8_w64_gfx12	= 34271,
    V_CMP_O_F32_e32_dpp_gfx11	= 34272,
    V_CMP_O_F32_e32_dpp_gfx12	= 34273,
    V_CMP_O_F32_e32_dpp_w32_gfx11	= 34274,
    V_CMP_O_F32_e32_dpp_w32_gfx12	= 34275,
    V_CMP_O_F32_e32_dpp_w64_gfx11	= 34276,
    V_CMP_O_F32_e32_dpp_w64_gfx12	= 34277,
    V_CMP_O_F32_e32_gfx10	= 34278,
    V_CMP_O_F32_e32_gfx11	= 34279,
    V_CMP_O_F32_e32_gfx12	= 34280,
    V_CMP_O_F32_e32_gfx6_gfx7	= 34281,
    V_CMP_O_F32_e32_vi	= 34282,
    V_CMP_O_F32_e64_dpp8_gfx11	= 34283,
    V_CMP_O_F32_e64_dpp8_gfx12	= 34284,
    V_CMP_O_F32_e64_dpp_gfx11	= 34285,
    V_CMP_O_F32_e64_dpp_gfx12	= 34286,
    V_CMP_O_F32_e64_gfx10	= 34287,
    V_CMP_O_F32_e64_gfx11	= 34288,
    V_CMP_O_F32_e64_gfx12	= 34289,
    V_CMP_O_F32_e64_gfx6_gfx7	= 34290,
    V_CMP_O_F32_e64_vi	= 34291,
    V_CMP_O_F32_sdwa_gfx10	= 34292,
    V_CMP_O_F32_sdwa_gfx9	= 34293,
    V_CMP_O_F32_sdwa_vi	= 34294,
    V_CMP_O_F64_e32_gfx10	= 34295,
    V_CMP_O_F64_e32_gfx11	= 34296,
    V_CMP_O_F64_e32_gfx12	= 34297,
    V_CMP_O_F64_e32_gfx6_gfx7	= 34298,
    V_CMP_O_F64_e32_vi	= 34299,
    V_CMP_O_F64_e64_gfx10	= 34300,
    V_CMP_O_F64_e64_gfx11	= 34301,
    V_CMP_O_F64_e64_gfx12	= 34302,
    V_CMP_O_F64_e64_gfx6_gfx7	= 34303,
    V_CMP_O_F64_e64_vi	= 34304,
    V_CMP_TRU_F16_e32_gfx10	= 34305,
    V_CMP_TRU_F16_e32_vi	= 34306,
    V_CMP_TRU_F16_e64_gfx10	= 34307,
    V_CMP_TRU_F16_e64_vi	= 34308,
    V_CMP_TRU_F16_sdwa_gfx10	= 34309,
    V_CMP_TRU_F16_sdwa_gfx9	= 34310,
    V_CMP_TRU_F16_sdwa_vi	= 34311,
    V_CMP_TRU_F32_e32_gfx10	= 34312,
    V_CMP_TRU_F32_e32_gfx6_gfx7	= 34313,
    V_CMP_TRU_F32_e32_vi	= 34314,
    V_CMP_TRU_F32_e64_gfx10	= 34315,
    V_CMP_TRU_F32_e64_gfx6_gfx7	= 34316,
    V_CMP_TRU_F32_e64_vi	= 34317,
    V_CMP_TRU_F32_sdwa_gfx10	= 34318,
    V_CMP_TRU_F32_sdwa_gfx9	= 34319,
    V_CMP_TRU_F32_sdwa_vi	= 34320,
    V_CMP_TRU_F64_e32_gfx10	= 34321,
    V_CMP_TRU_F64_e32_gfx6_gfx7	= 34322,
    V_CMP_TRU_F64_e32_vi	= 34323,
    V_CMP_TRU_F64_e64_gfx10	= 34324,
    V_CMP_TRU_F64_e64_gfx6_gfx7	= 34325,
    V_CMP_TRU_F64_e64_vi	= 34326,
    V_CMP_T_F16_t16_e32_dpp8_gfx11	= 34327,
    V_CMP_T_F16_t16_e32_dpp8_w32_gfx11	= 34328,
    V_CMP_T_F16_t16_e32_dpp8_w64_gfx11	= 34329,
    V_CMP_T_F16_t16_e32_dpp_gfx11	= 34330,
    V_CMP_T_F16_t16_e32_dpp_w32_gfx11	= 34331,
    V_CMP_T_F16_t16_e32_dpp_w64_gfx11	= 34332,
    V_CMP_T_F16_t16_e32_gfx11	= 34333,
    V_CMP_T_F16_t16_e64_dpp8_gfx11	= 34334,
    V_CMP_T_F16_t16_e64_dpp_gfx11	= 34335,
    V_CMP_T_F16_t16_e64_gfx11	= 34336,
    V_CMP_T_F32_e32_dpp8_gfx11	= 34337,
    V_CMP_T_F32_e32_dpp8_w32_gfx11	= 34338,
    V_CMP_T_F32_e32_dpp8_w64_gfx11	= 34339,
    V_CMP_T_F32_e32_dpp_gfx11	= 34340,
    V_CMP_T_F32_e32_dpp_w32_gfx11	= 34341,
    V_CMP_T_F32_e32_dpp_w64_gfx11	= 34342,
    V_CMP_T_F32_e32_gfx11	= 34343,
    V_CMP_T_F32_e64_dpp8_gfx11	= 34344,
    V_CMP_T_F32_e64_dpp_gfx11	= 34345,
    V_CMP_T_F32_e64_gfx11	= 34346,
    V_CMP_T_F64_e32_gfx11	= 34347,
    V_CMP_T_F64_e64_gfx11	= 34348,
    V_CMP_T_I16_e32_vi	= 34349,
    V_CMP_T_I16_e64_vi	= 34350,
    V_CMP_T_I16_sdwa_gfx9	= 34351,
    V_CMP_T_I16_sdwa_vi	= 34352,
    V_CMP_T_I32_e32_dpp8_gfx11	= 34353,
    V_CMP_T_I32_e32_dpp8_w32_gfx11	= 34354,
    V_CMP_T_I32_e32_dpp8_w64_gfx11	= 34355,
    V_CMP_T_I32_e32_dpp_gfx11	= 34356,
    V_CMP_T_I32_e32_dpp_w32_gfx11	= 34357,
    V_CMP_T_I32_e32_dpp_w64_gfx11	= 34358,
    V_CMP_T_I32_e32_gfx10	= 34359,
    V_CMP_T_I32_e32_gfx11	= 34360,
    V_CMP_T_I32_e32_gfx6_gfx7	= 34361,
    V_CMP_T_I32_e32_vi	= 34362,
    V_CMP_T_I32_e64_dpp8_gfx11	= 34363,
    V_CMP_T_I32_e64_dpp_gfx11	= 34364,
    V_CMP_T_I32_e64_gfx10	= 34365,
    V_CMP_T_I32_e64_gfx11	= 34366,
    V_CMP_T_I32_e64_gfx6_gfx7	= 34367,
    V_CMP_T_I32_e64_vi	= 34368,
    V_CMP_T_I32_sdwa_gfx10	= 34369,
    V_CMP_T_I32_sdwa_gfx9	= 34370,
    V_CMP_T_I32_sdwa_vi	= 34371,
    V_CMP_T_I64_e32_gfx10	= 34372,
    V_CMP_T_I64_e32_gfx11	= 34373,
    V_CMP_T_I64_e32_gfx6_gfx7	= 34374,
    V_CMP_T_I64_e32_vi	= 34375,
    V_CMP_T_I64_e64_gfx10	= 34376,
    V_CMP_T_I64_e64_gfx11	= 34377,
    V_CMP_T_I64_e64_gfx6_gfx7	= 34378,
    V_CMP_T_I64_e64_vi	= 34379,
    V_CMP_T_U16_e32_vi	= 34380,
    V_CMP_T_U16_e64_vi	= 34381,
    V_CMP_T_U16_sdwa_gfx9	= 34382,
    V_CMP_T_U16_sdwa_vi	= 34383,
    V_CMP_T_U32_e32_dpp8_gfx11	= 34384,
    V_CMP_T_U32_e32_dpp8_w32_gfx11	= 34385,
    V_CMP_T_U32_e32_dpp8_w64_gfx11	= 34386,
    V_CMP_T_U32_e32_dpp_gfx11	= 34387,
    V_CMP_T_U32_e32_dpp_w32_gfx11	= 34388,
    V_CMP_T_U32_e32_dpp_w64_gfx11	= 34389,
    V_CMP_T_U32_e32_gfx10	= 34390,
    V_CMP_T_U32_e32_gfx11	= 34391,
    V_CMP_T_U32_e32_gfx6_gfx7	= 34392,
    V_CMP_T_U32_e32_vi	= 34393,
    V_CMP_T_U32_e64_dpp8_gfx11	= 34394,
    V_CMP_T_U32_e64_dpp_gfx11	= 34395,
    V_CMP_T_U32_e64_gfx10	= 34396,
    V_CMP_T_U32_e64_gfx11	= 34397,
    V_CMP_T_U32_e64_gfx6_gfx7	= 34398,
    V_CMP_T_U32_e64_vi	= 34399,
    V_CMP_T_U32_sdwa_gfx10	= 34400,
    V_CMP_T_U32_sdwa_gfx9	= 34401,
    V_CMP_T_U32_sdwa_vi	= 34402,
    V_CMP_T_U64_e32_gfx10	= 34403,
    V_CMP_T_U64_e32_gfx11	= 34404,
    V_CMP_T_U64_e32_gfx6_gfx7	= 34405,
    V_CMP_T_U64_e32_vi	= 34406,
    V_CMP_T_U64_e64_gfx10	= 34407,
    V_CMP_T_U64_e64_gfx11	= 34408,
    V_CMP_T_U64_e64_gfx6_gfx7	= 34409,
    V_CMP_T_U64_e64_vi	= 34410,
    V_CMP_U_F16_e32_gfx10	= 34411,
    V_CMP_U_F16_e32_vi	= 34412,
    V_CMP_U_F16_e64_gfx10	= 34413,
    V_CMP_U_F16_e64_vi	= 34414,
    V_CMP_U_F16_sdwa_gfx10	= 34415,
    V_CMP_U_F16_sdwa_gfx9	= 34416,
    V_CMP_U_F16_sdwa_vi	= 34417,
    V_CMP_U_F16_t16_e32_dpp8_gfx11	= 34418,
    V_CMP_U_F16_t16_e32_dpp8_gfx12	= 34419,
    V_CMP_U_F16_t16_e32_dpp8_w32_gfx11	= 34420,
    V_CMP_U_F16_t16_e32_dpp8_w32_gfx12	= 34421,
    V_CMP_U_F16_t16_e32_dpp8_w64_gfx11	= 34422,
    V_CMP_U_F16_t16_e32_dpp8_w64_gfx12	= 34423,
    V_CMP_U_F16_t16_e32_dpp_gfx11	= 34424,
    V_CMP_U_F16_t16_e32_dpp_gfx12	= 34425,
    V_CMP_U_F16_t16_e32_dpp_w32_gfx11	= 34426,
    V_CMP_U_F16_t16_e32_dpp_w32_gfx12	= 34427,
    V_CMP_U_F16_t16_e32_dpp_w64_gfx11	= 34428,
    V_CMP_U_F16_t16_e32_dpp_w64_gfx12	= 34429,
    V_CMP_U_F16_t16_e32_gfx11	= 34430,
    V_CMP_U_F16_t16_e32_gfx12	= 34431,
    V_CMP_U_F16_t16_e64_dpp8_gfx11	= 34432,
    V_CMP_U_F16_t16_e64_dpp8_gfx12	= 34433,
    V_CMP_U_F16_t16_e64_dpp_gfx11	= 34434,
    V_CMP_U_F16_t16_e64_dpp_gfx12	= 34435,
    V_CMP_U_F16_t16_e64_gfx11	= 34436,
    V_CMP_U_F16_t16_e64_gfx12	= 34437,
    V_CMP_U_F32_e32_dpp8_gfx11	= 34438,
    V_CMP_U_F32_e32_dpp8_gfx12	= 34439,
    V_CMP_U_F32_e32_dpp8_w32_gfx11	= 34440,
    V_CMP_U_F32_e32_dpp8_w32_gfx12	= 34441,
    V_CMP_U_F32_e32_dpp8_w64_gfx11	= 34442,
    V_CMP_U_F32_e32_dpp8_w64_gfx12	= 34443,
    V_CMP_U_F32_e32_dpp_gfx11	= 34444,
    V_CMP_U_F32_e32_dpp_gfx12	= 34445,
    V_CMP_U_F32_e32_dpp_w32_gfx11	= 34446,
    V_CMP_U_F32_e32_dpp_w32_gfx12	= 34447,
    V_CMP_U_F32_e32_dpp_w64_gfx11	= 34448,
    V_CMP_U_F32_e32_dpp_w64_gfx12	= 34449,
    V_CMP_U_F32_e32_gfx10	= 34450,
    V_CMP_U_F32_e32_gfx11	= 34451,
    V_CMP_U_F32_e32_gfx12	= 34452,
    V_CMP_U_F32_e32_gfx6_gfx7	= 34453,
    V_CMP_U_F32_e32_vi	= 34454,
    V_CMP_U_F32_e64_dpp8_gfx11	= 34455,
    V_CMP_U_F32_e64_dpp8_gfx12	= 34456,
    V_CMP_U_F32_e64_dpp_gfx11	= 34457,
    V_CMP_U_F32_e64_dpp_gfx12	= 34458,
    V_CMP_U_F32_e64_gfx10	= 34459,
    V_CMP_U_F32_e64_gfx11	= 34460,
    V_CMP_U_F32_e64_gfx12	= 34461,
    V_CMP_U_F32_e64_gfx6_gfx7	= 34462,
    V_CMP_U_F32_e64_vi	= 34463,
    V_CMP_U_F32_sdwa_gfx10	= 34464,
    V_CMP_U_F32_sdwa_gfx9	= 34465,
    V_CMP_U_F32_sdwa_vi	= 34466,
    V_CMP_U_F64_e32_gfx10	= 34467,
    V_CMP_U_F64_e32_gfx11	= 34468,
    V_CMP_U_F64_e32_gfx12	= 34469,
    V_CMP_U_F64_e32_gfx6_gfx7	= 34470,
    V_CMP_U_F64_e32_vi	= 34471,
    V_CMP_U_F64_e64_gfx10	= 34472,
    V_CMP_U_F64_e64_gfx11	= 34473,
    V_CMP_U_F64_e64_gfx12	= 34474,
    V_CMP_U_F64_e64_gfx6_gfx7	= 34475,
    V_CMP_U_F64_e64_vi	= 34476,
    V_CNDMASK_B16_e64_dpp8_gfx11	= 34477,
    V_CNDMASK_B16_e64_dpp8_gfx12	= 34478,
    V_CNDMASK_B16_e64_dpp_gfx11	= 34479,
    V_CNDMASK_B16_e64_dpp_gfx12	= 34480,
    V_CNDMASK_B16_e64_gfx11	= 34481,
    V_CNDMASK_B16_e64_gfx12	= 34482,
    V_CNDMASK_B32_dpp8_gfx10	= 34483,
    V_CNDMASK_B32_dpp8_gfx11	= 34484,
    V_CNDMASK_B32_dpp8_gfx12	= 34485,
    V_CNDMASK_B32_dpp8_w32_gfx10	= 34486,
    V_CNDMASK_B32_dpp8_w32_gfx11	= 34487,
    V_CNDMASK_B32_dpp8_w32_gfx12	= 34488,
    V_CNDMASK_B32_dpp8_w64_gfx10	= 34489,
    V_CNDMASK_B32_dpp8_w64_gfx11	= 34490,
    V_CNDMASK_B32_dpp8_w64_gfx12	= 34491,
    V_CNDMASK_B32_dpp_gfx10	= 34492,
    V_CNDMASK_B32_dpp_gfx11	= 34493,
    V_CNDMASK_B32_dpp_gfx12	= 34494,
    V_CNDMASK_B32_dpp_vi	= 34495,
    V_CNDMASK_B32_dpp_w32_gfx10	= 34496,
    V_CNDMASK_B32_dpp_w32_gfx11	= 34497,
    V_CNDMASK_B32_dpp_w32_gfx12	= 34498,
    V_CNDMASK_B32_dpp_w64_gfx10	= 34499,
    V_CNDMASK_B32_dpp_w64_gfx11	= 34500,
    V_CNDMASK_B32_dpp_w64_gfx12	= 34501,
    V_CNDMASK_B32_e32_gfx10	= 34502,
    V_CNDMASK_B32_e32_gfx11	= 34503,
    V_CNDMASK_B32_e32_gfx12	= 34504,
    V_CNDMASK_B32_e32_gfx6_gfx7	= 34505,
    V_CNDMASK_B32_e32_vi	= 34506,
    V_CNDMASK_B32_e64_dpp8_gfx11	= 34507,
    V_CNDMASK_B32_e64_dpp8_gfx12	= 34508,
    V_CNDMASK_B32_e64_dpp_gfx11	= 34509,
    V_CNDMASK_B32_e64_dpp_gfx12	= 34510,
    V_CNDMASK_B32_e64_gfx10	= 34511,
    V_CNDMASK_B32_e64_gfx11	= 34512,
    V_CNDMASK_B32_e64_gfx12	= 34513,
    V_CNDMASK_B32_e64_gfx6_gfx7	= 34514,
    V_CNDMASK_B32_e64_vi	= 34515,
    V_CNDMASK_B32_sdwa_gfx10	= 34516,
    V_CNDMASK_B32_sdwa_gfx9	= 34517,
    V_CNDMASK_B32_sdwa_vi	= 34518,
    V_CNDMASK_B32_sdwa_w32_gfx10	= 34519,
    V_CNDMASK_B32_sdwa_w64_gfx10	= 34520,
    V_COS_F16_dpp8_gfx10	= 34521,
    V_COS_F16_dpp_gfx10	= 34522,
    V_COS_F16_dpp_vi	= 34523,
    V_COS_F16_e32_gfx10	= 34524,
    V_COS_F16_e32_vi	= 34525,
    V_COS_F16_e64_gfx10	= 34526,
    V_COS_F16_e64_vi	= 34527,
    V_COS_F16_fake16_dpp8_gfx11	= 34528,
    V_COS_F16_fake16_dpp8_gfx12	= 34529,
    V_COS_F16_fake16_dpp_gfx11	= 34530,
    V_COS_F16_fake16_dpp_gfx12	= 34531,
    V_COS_F16_fake16_e32_gfx11	= 34532,
    V_COS_F16_fake16_e32_gfx12	= 34533,
    V_COS_F16_fake16_e64_dpp8_gfx11	= 34534,
    V_COS_F16_fake16_e64_dpp8_gfx12	= 34535,
    V_COS_F16_fake16_e64_dpp_gfx11	= 34536,
    V_COS_F16_fake16_e64_dpp_gfx12	= 34537,
    V_COS_F16_fake16_e64_gfx11	= 34538,
    V_COS_F16_fake16_e64_gfx12	= 34539,
    V_COS_F16_sdwa_gfx10	= 34540,
    V_COS_F16_sdwa_gfx9	= 34541,
    V_COS_F16_sdwa_vi	= 34542,
    V_COS_F32_dpp8_gfx10	= 34543,
    V_COS_F32_dpp8_gfx11	= 34544,
    V_COS_F32_dpp8_gfx12	= 34545,
    V_COS_F32_dpp_gfx10	= 34546,
    V_COS_F32_dpp_gfx11	= 34547,
    V_COS_F32_dpp_gfx12	= 34548,
    V_COS_F32_dpp_vi	= 34549,
    V_COS_F32_e32_gfx10	= 34550,
    V_COS_F32_e32_gfx11	= 34551,
    V_COS_F32_e32_gfx12	= 34552,
    V_COS_F32_e32_gfx6_gfx7	= 34553,
    V_COS_F32_e32_vi	= 34554,
    V_COS_F32_e64_dpp8_gfx11	= 34555,
    V_COS_F32_e64_dpp8_gfx12	= 34556,
    V_COS_F32_e64_dpp_gfx11	= 34557,
    V_COS_F32_e64_dpp_gfx12	= 34558,
    V_COS_F32_e64_gfx10	= 34559,
    V_COS_F32_e64_gfx11	= 34560,
    V_COS_F32_e64_gfx12	= 34561,
    V_COS_F32_e64_gfx6_gfx7	= 34562,
    V_COS_F32_e64_vi	= 34563,
    V_COS_F32_sdwa_gfx10	= 34564,
    V_COS_F32_sdwa_gfx9	= 34565,
    V_COS_F32_sdwa_vi	= 34566,
    V_CTZ_I32_B32_dpp8_gfx11	= 34567,
    V_CTZ_I32_B32_dpp8_gfx12	= 34568,
    V_CTZ_I32_B32_dpp_gfx11	= 34569,
    V_CTZ_I32_B32_dpp_gfx12	= 34570,
    V_CTZ_I32_B32_e32_gfx11	= 34571,
    V_CTZ_I32_B32_e32_gfx12	= 34572,
    V_CTZ_I32_B32_e64_dpp8_gfx11	= 34573,
    V_CTZ_I32_B32_e64_dpp8_gfx12	= 34574,
    V_CTZ_I32_B32_e64_dpp_gfx11	= 34575,
    V_CTZ_I32_B32_e64_dpp_gfx12	= 34576,
    V_CTZ_I32_B32_e64_gfx11	= 34577,
    V_CTZ_I32_B32_e64_gfx12	= 34578,
    V_CUBEID_F32_e64_dpp8_gfx11	= 34579,
    V_CUBEID_F32_e64_dpp8_gfx12	= 34580,
    V_CUBEID_F32_e64_dpp_gfx11	= 34581,
    V_CUBEID_F32_e64_dpp_gfx12	= 34582,
    V_CUBEID_F32_e64_gfx11	= 34583,
    V_CUBEID_F32_e64_gfx12	= 34584,
    V_CUBEID_F32_gfx10	= 34585,
    V_CUBEID_F32_gfx6_gfx7	= 34586,
    V_CUBEID_F32_vi	= 34587,
    V_CUBEMA_F32_e64_dpp8_gfx11	= 34588,
    V_CUBEMA_F32_e64_dpp8_gfx12	= 34589,
    V_CUBEMA_F32_e64_dpp_gfx11	= 34590,
    V_CUBEMA_F32_e64_dpp_gfx12	= 34591,
    V_CUBEMA_F32_e64_gfx11	= 34592,
    V_CUBEMA_F32_e64_gfx12	= 34593,
    V_CUBEMA_F32_gfx10	= 34594,
    V_CUBEMA_F32_gfx6_gfx7	= 34595,
    V_CUBEMA_F32_vi	= 34596,
    V_CUBESC_F32_e64_dpp8_gfx11	= 34597,
    V_CUBESC_F32_e64_dpp8_gfx12	= 34598,
    V_CUBESC_F32_e64_dpp_gfx11	= 34599,
    V_CUBESC_F32_e64_dpp_gfx12	= 34600,
    V_CUBESC_F32_e64_gfx11	= 34601,
    V_CUBESC_F32_e64_gfx12	= 34602,
    V_CUBESC_F32_gfx10	= 34603,
    V_CUBESC_F32_gfx6_gfx7	= 34604,
    V_CUBESC_F32_vi	= 34605,
    V_CUBETC_F32_e64_dpp8_gfx11	= 34606,
    V_CUBETC_F32_e64_dpp8_gfx12	= 34607,
    V_CUBETC_F32_e64_dpp_gfx11	= 34608,
    V_CUBETC_F32_e64_dpp_gfx12	= 34609,
    V_CUBETC_F32_e64_gfx11	= 34610,
    V_CUBETC_F32_e64_gfx12	= 34611,
    V_CUBETC_F32_gfx10	= 34612,
    V_CUBETC_F32_gfx6_gfx7	= 34613,
    V_CUBETC_F32_vi	= 34614,
    V_CVT_F16_F32_dpp8_gfx10	= 34615,
    V_CVT_F16_F32_dpp_gfx10	= 34616,
    V_CVT_F16_F32_dpp_vi	= 34617,
    V_CVT_F16_F32_e32_gfx10	= 34618,
    V_CVT_F16_F32_e32_gfx6_gfx7	= 34619,
    V_CVT_F16_F32_e32_vi	= 34620,
    V_CVT_F16_F32_e64_gfx10	= 34621,
    V_CVT_F16_F32_e64_gfx6_gfx7	= 34622,
    V_CVT_F16_F32_e64_vi	= 34623,
    V_CVT_F16_F32_sdwa_gfx10	= 34624,
    V_CVT_F16_F32_sdwa_gfx9	= 34625,
    V_CVT_F16_F32_sdwa_vi	= 34626,
    V_CVT_F16_F32_t16_dpp8_gfx11	= 34627,
    V_CVT_F16_F32_t16_dpp8_gfx12	= 34628,
    V_CVT_F16_F32_t16_dpp_gfx11	= 34629,
    V_CVT_F16_F32_t16_dpp_gfx12	= 34630,
    V_CVT_F16_F32_t16_e32_gfx11	= 34631,
    V_CVT_F16_F32_t16_e32_gfx12	= 34632,
    V_CVT_F16_F32_t16_e64_dpp8_gfx11	= 34633,
    V_CVT_F16_F32_t16_e64_dpp8_gfx12	= 34634,
    V_CVT_F16_F32_t16_e64_dpp_gfx11	= 34635,
    V_CVT_F16_F32_t16_e64_dpp_gfx12	= 34636,
    V_CVT_F16_F32_t16_e64_gfx11	= 34637,
    V_CVT_F16_F32_t16_e64_gfx12	= 34638,
    V_CVT_F16_I16_dpp8_gfx10	= 34639,
    V_CVT_F16_I16_dpp_gfx10	= 34640,
    V_CVT_F16_I16_dpp_vi	= 34641,
    V_CVT_F16_I16_e32_gfx10	= 34642,
    V_CVT_F16_I16_e32_vi	= 34643,
    V_CVT_F16_I16_e64_gfx10	= 34644,
    V_CVT_F16_I16_e64_vi	= 34645,
    V_CVT_F16_I16_sdwa_gfx10	= 34646,
    V_CVT_F16_I16_sdwa_gfx9	= 34647,
    V_CVT_F16_I16_sdwa_vi	= 34648,
    V_CVT_F16_I16_t16_dpp8_gfx11	= 34649,
    V_CVT_F16_I16_t16_dpp8_gfx12	= 34650,
    V_CVT_F16_I16_t16_dpp_gfx11	= 34651,
    V_CVT_F16_I16_t16_dpp_gfx12	= 34652,
    V_CVT_F16_I16_t16_e32_gfx11	= 34653,
    V_CVT_F16_I16_t16_e32_gfx12	= 34654,
    V_CVT_F16_I16_t16_e64_dpp8_gfx11	= 34655,
    V_CVT_F16_I16_t16_e64_dpp8_gfx12	= 34656,
    V_CVT_F16_I16_t16_e64_dpp_gfx11	= 34657,
    V_CVT_F16_I16_t16_e64_dpp_gfx12	= 34658,
    V_CVT_F16_I16_t16_e64_gfx11	= 34659,
    V_CVT_F16_I16_t16_e64_gfx12	= 34660,
    V_CVT_F16_U16_dpp8_gfx10	= 34661,
    V_CVT_F16_U16_dpp_gfx10	= 34662,
    V_CVT_F16_U16_dpp_vi	= 34663,
    V_CVT_F16_U16_e32_gfx10	= 34664,
    V_CVT_F16_U16_e32_vi	= 34665,
    V_CVT_F16_U16_e64_gfx10	= 34666,
    V_CVT_F16_U16_e64_vi	= 34667,
    V_CVT_F16_U16_sdwa_gfx10	= 34668,
    V_CVT_F16_U16_sdwa_gfx9	= 34669,
    V_CVT_F16_U16_sdwa_vi	= 34670,
    V_CVT_F16_U16_t16_dpp8_gfx11	= 34671,
    V_CVT_F16_U16_t16_dpp8_gfx12	= 34672,
    V_CVT_F16_U16_t16_dpp_gfx11	= 34673,
    V_CVT_F16_U16_t16_dpp_gfx12	= 34674,
    V_CVT_F16_U16_t16_e32_gfx11	= 34675,
    V_CVT_F16_U16_t16_e32_gfx12	= 34676,
    V_CVT_F16_U16_t16_e64_dpp8_gfx11	= 34677,
    V_CVT_F16_U16_t16_e64_dpp8_gfx12	= 34678,
    V_CVT_F16_U16_t16_e64_dpp_gfx11	= 34679,
    V_CVT_F16_U16_t16_e64_dpp_gfx12	= 34680,
    V_CVT_F16_U16_t16_e64_gfx11	= 34681,
    V_CVT_F16_U16_t16_e64_gfx12	= 34682,
    V_CVT_F32_BF8_dpp8_gfx12	= 34683,
    V_CVT_F32_BF8_dpp_gfx12	= 34684,
    V_CVT_F32_BF8_dpp_gfx9	= 34685,
    V_CVT_F32_BF8_e32_gfx12	= 34686,
    V_CVT_F32_BF8_e32_vi	= 34687,
    V_CVT_F32_BF8_e64_dpp8_gfx12	= 34688,
    V_CVT_F32_BF8_e64_dpp_gfx12	= 34689,
    V_CVT_F32_BF8_e64_gfx12	= 34690,
    V_CVT_F32_BF8_e64_vi	= 34691,
    V_CVT_F32_BF8_sdwa_gfx9	= 34692,
    V_CVT_F32_F16_dpp8_gfx10	= 34693,
    V_CVT_F32_F16_dpp_gfx10	= 34694,
    V_CVT_F32_F16_dpp_vi	= 34695,
    V_CVT_F32_F16_e32_gfx10	= 34696,
    V_CVT_F32_F16_e32_gfx6_gfx7	= 34697,
    V_CVT_F32_F16_e32_vi	= 34698,
    V_CVT_F32_F16_e64_gfx10	= 34699,
    V_CVT_F32_F16_e64_gfx6_gfx7	= 34700,
    V_CVT_F32_F16_e64_vi	= 34701,
    V_CVT_F32_F16_sdwa_gfx10	= 34702,
    V_CVT_F32_F16_sdwa_gfx9	= 34703,
    V_CVT_F32_F16_sdwa_vi	= 34704,
    V_CVT_F32_F16_t16_dpp8_gfx11	= 34705,
    V_CVT_F32_F16_t16_dpp8_gfx12	= 34706,
    V_CVT_F32_F16_t16_dpp_gfx11	= 34707,
    V_CVT_F32_F16_t16_dpp_gfx12	= 34708,
    V_CVT_F32_F16_t16_e32_gfx11	= 34709,
    V_CVT_F32_F16_t16_e32_gfx12	= 34710,
    V_CVT_F32_F16_t16_e64_dpp8_gfx11	= 34711,
    V_CVT_F32_F16_t16_e64_dpp8_gfx12	= 34712,
    V_CVT_F32_F16_t16_e64_dpp_gfx11	= 34713,
    V_CVT_F32_F16_t16_e64_dpp_gfx12	= 34714,
    V_CVT_F32_F16_t16_e64_gfx11	= 34715,
    V_CVT_F32_F16_t16_e64_gfx12	= 34716,
    V_CVT_F32_F64_dpp_vi	= 34717,
    V_CVT_F32_F64_e32_gfx10	= 34718,
    V_CVT_F32_F64_e32_gfx11	= 34719,
    V_CVT_F32_F64_e32_gfx12	= 34720,
    V_CVT_F32_F64_e32_gfx6_gfx7	= 34721,
    V_CVT_F32_F64_e32_vi	= 34722,
    V_CVT_F32_F64_e64_gfx10	= 34723,
    V_CVT_F32_F64_e64_gfx11	= 34724,
    V_CVT_F32_F64_e64_gfx12	= 34725,
    V_CVT_F32_F64_e64_gfx6_gfx7	= 34726,
    V_CVT_F32_F64_e64_vi	= 34727,
    V_CVT_F32_FP8_dpp8_gfx12	= 34728,
    V_CVT_F32_FP8_dpp_gfx12	= 34729,
    V_CVT_F32_FP8_dpp_gfx9	= 34730,
    V_CVT_F32_FP8_e32_gfx12	= 34731,
    V_CVT_F32_FP8_e32_vi	= 34732,
    V_CVT_F32_FP8_e64_dpp8_gfx12	= 34733,
    V_CVT_F32_FP8_e64_dpp_gfx12	= 34734,
    V_CVT_F32_FP8_e64_gfx12	= 34735,
    V_CVT_F32_FP8_e64_vi	= 34736,
    V_CVT_F32_FP8_sdwa_gfx9	= 34737,
    V_CVT_F32_I32_dpp8_gfx10	= 34738,
    V_CVT_F32_I32_dpp8_gfx11	= 34739,
    V_CVT_F32_I32_dpp8_gfx12	= 34740,
    V_CVT_F32_I32_dpp_gfx10	= 34741,
    V_CVT_F32_I32_dpp_gfx11	= 34742,
    V_CVT_F32_I32_dpp_gfx12	= 34743,
    V_CVT_F32_I32_dpp_vi	= 34744,
    V_CVT_F32_I32_e32_gfx10	= 34745,
    V_CVT_F32_I32_e32_gfx11	= 34746,
    V_CVT_F32_I32_e32_gfx12	= 34747,
    V_CVT_F32_I32_e32_gfx6_gfx7	= 34748,
    V_CVT_F32_I32_e32_vi	= 34749,
    V_CVT_F32_I32_e64_dpp8_gfx11	= 34750,
    V_CVT_F32_I32_e64_dpp8_gfx12	= 34751,
    V_CVT_F32_I32_e64_dpp_gfx11	= 34752,
    V_CVT_F32_I32_e64_dpp_gfx12	= 34753,
    V_CVT_F32_I32_e64_gfx10	= 34754,
    V_CVT_F32_I32_e64_gfx11	= 34755,
    V_CVT_F32_I32_e64_gfx12	= 34756,
    V_CVT_F32_I32_e64_gfx6_gfx7	= 34757,
    V_CVT_F32_I32_e64_vi	= 34758,
    V_CVT_F32_I32_sdwa_gfx10	= 34759,
    V_CVT_F32_I32_sdwa_gfx9	= 34760,
    V_CVT_F32_I32_sdwa_vi	= 34761,
    V_CVT_F32_U32_dpp8_gfx10	= 34762,
    V_CVT_F32_U32_dpp8_gfx11	= 34763,
    V_CVT_F32_U32_dpp8_gfx12	= 34764,
    V_CVT_F32_U32_dpp_gfx10	= 34765,
    V_CVT_F32_U32_dpp_gfx11	= 34766,
    V_CVT_F32_U32_dpp_gfx12	= 34767,
    V_CVT_F32_U32_dpp_vi	= 34768,
    V_CVT_F32_U32_e32_gfx10	= 34769,
    V_CVT_F32_U32_e32_gfx11	= 34770,
    V_CVT_F32_U32_e32_gfx12	= 34771,
    V_CVT_F32_U32_e32_gfx6_gfx7	= 34772,
    V_CVT_F32_U32_e32_vi	= 34773,
    V_CVT_F32_U32_e64_dpp8_gfx11	= 34774,
    V_CVT_F32_U32_e64_dpp8_gfx12	= 34775,
    V_CVT_F32_U32_e64_dpp_gfx11	= 34776,
    V_CVT_F32_U32_e64_dpp_gfx12	= 34777,
    V_CVT_F32_U32_e64_gfx10	= 34778,
    V_CVT_F32_U32_e64_gfx11	= 34779,
    V_CVT_F32_U32_e64_gfx12	= 34780,
    V_CVT_F32_U32_e64_gfx6_gfx7	= 34781,
    V_CVT_F32_U32_e64_vi	= 34782,
    V_CVT_F32_U32_sdwa_gfx10	= 34783,
    V_CVT_F32_U32_sdwa_gfx9	= 34784,
    V_CVT_F32_U32_sdwa_vi	= 34785,
    V_CVT_F32_UBYTE0_dpp8_gfx10	= 34786,
    V_CVT_F32_UBYTE0_dpp8_gfx11	= 34787,
    V_CVT_F32_UBYTE0_dpp8_gfx12	= 34788,
    V_CVT_F32_UBYTE0_dpp_gfx10	= 34789,
    V_CVT_F32_UBYTE0_dpp_gfx11	= 34790,
    V_CVT_F32_UBYTE0_dpp_gfx12	= 34791,
    V_CVT_F32_UBYTE0_dpp_vi	= 34792,
    V_CVT_F32_UBYTE0_e32_gfx10	= 34793,
    V_CVT_F32_UBYTE0_e32_gfx11	= 34794,
    V_CVT_F32_UBYTE0_e32_gfx12	= 34795,
    V_CVT_F32_UBYTE0_e32_gfx6_gfx7	= 34796,
    V_CVT_F32_UBYTE0_e32_vi	= 34797,
    V_CVT_F32_UBYTE0_e64_dpp8_gfx11	= 34798,
    V_CVT_F32_UBYTE0_e64_dpp8_gfx12	= 34799,
    V_CVT_F32_UBYTE0_e64_dpp_gfx11	= 34800,
    V_CVT_F32_UBYTE0_e64_dpp_gfx12	= 34801,
    V_CVT_F32_UBYTE0_e64_gfx10	= 34802,
    V_CVT_F32_UBYTE0_e64_gfx11	= 34803,
    V_CVT_F32_UBYTE0_e64_gfx12	= 34804,
    V_CVT_F32_UBYTE0_e64_gfx6_gfx7	= 34805,
    V_CVT_F32_UBYTE0_e64_vi	= 34806,
    V_CVT_F32_UBYTE0_sdwa_gfx10	= 34807,
    V_CVT_F32_UBYTE0_sdwa_gfx9	= 34808,
    V_CVT_F32_UBYTE0_sdwa_vi	= 34809,
    V_CVT_F32_UBYTE1_dpp8_gfx10	= 34810,
    V_CVT_F32_UBYTE1_dpp8_gfx11	= 34811,
    V_CVT_F32_UBYTE1_dpp8_gfx12	= 34812,
    V_CVT_F32_UBYTE1_dpp_gfx10	= 34813,
    V_CVT_F32_UBYTE1_dpp_gfx11	= 34814,
    V_CVT_F32_UBYTE1_dpp_gfx12	= 34815,
    V_CVT_F32_UBYTE1_dpp_vi	= 34816,
    V_CVT_F32_UBYTE1_e32_gfx10	= 34817,
    V_CVT_F32_UBYTE1_e32_gfx11	= 34818,
    V_CVT_F32_UBYTE1_e32_gfx12	= 34819,
    V_CVT_F32_UBYTE1_e32_gfx6_gfx7	= 34820,
    V_CVT_F32_UBYTE1_e32_vi	= 34821,
    V_CVT_F32_UBYTE1_e64_dpp8_gfx11	= 34822,
    V_CVT_F32_UBYTE1_e64_dpp8_gfx12	= 34823,
    V_CVT_F32_UBYTE1_e64_dpp_gfx11	= 34824,
    V_CVT_F32_UBYTE1_e64_dpp_gfx12	= 34825,
    V_CVT_F32_UBYTE1_e64_gfx10	= 34826,
    V_CVT_F32_UBYTE1_e64_gfx11	= 34827,
    V_CVT_F32_UBYTE1_e64_gfx12	= 34828,
    V_CVT_F32_UBYTE1_e64_gfx6_gfx7	= 34829,
    V_CVT_F32_UBYTE1_e64_vi	= 34830,
    V_CVT_F32_UBYTE1_sdwa_gfx10	= 34831,
    V_CVT_F32_UBYTE1_sdwa_gfx9	= 34832,
    V_CVT_F32_UBYTE1_sdwa_vi	= 34833,
    V_CVT_F32_UBYTE2_dpp8_gfx10	= 34834,
    V_CVT_F32_UBYTE2_dpp8_gfx11	= 34835,
    V_CVT_F32_UBYTE2_dpp8_gfx12	= 34836,
    V_CVT_F32_UBYTE2_dpp_gfx10	= 34837,
    V_CVT_F32_UBYTE2_dpp_gfx11	= 34838,
    V_CVT_F32_UBYTE2_dpp_gfx12	= 34839,
    V_CVT_F32_UBYTE2_dpp_vi	= 34840,
    V_CVT_F32_UBYTE2_e32_gfx10	= 34841,
    V_CVT_F32_UBYTE2_e32_gfx11	= 34842,
    V_CVT_F32_UBYTE2_e32_gfx12	= 34843,
    V_CVT_F32_UBYTE2_e32_gfx6_gfx7	= 34844,
    V_CVT_F32_UBYTE2_e32_vi	= 34845,
    V_CVT_F32_UBYTE2_e64_dpp8_gfx11	= 34846,
    V_CVT_F32_UBYTE2_e64_dpp8_gfx12	= 34847,
    V_CVT_F32_UBYTE2_e64_dpp_gfx11	= 34848,
    V_CVT_F32_UBYTE2_e64_dpp_gfx12	= 34849,
    V_CVT_F32_UBYTE2_e64_gfx10	= 34850,
    V_CVT_F32_UBYTE2_e64_gfx11	= 34851,
    V_CVT_F32_UBYTE2_e64_gfx12	= 34852,
    V_CVT_F32_UBYTE2_e64_gfx6_gfx7	= 34853,
    V_CVT_F32_UBYTE2_e64_vi	= 34854,
    V_CVT_F32_UBYTE2_sdwa_gfx10	= 34855,
    V_CVT_F32_UBYTE2_sdwa_gfx9	= 34856,
    V_CVT_F32_UBYTE2_sdwa_vi	= 34857,
    V_CVT_F32_UBYTE3_dpp8_gfx10	= 34858,
    V_CVT_F32_UBYTE3_dpp8_gfx11	= 34859,
    V_CVT_F32_UBYTE3_dpp8_gfx12	= 34860,
    V_CVT_F32_UBYTE3_dpp_gfx10	= 34861,
    V_CVT_F32_UBYTE3_dpp_gfx11	= 34862,
    V_CVT_F32_UBYTE3_dpp_gfx12	= 34863,
    V_CVT_F32_UBYTE3_dpp_vi	= 34864,
    V_CVT_F32_UBYTE3_e32_gfx10	= 34865,
    V_CVT_F32_UBYTE3_e32_gfx11	= 34866,
    V_CVT_F32_UBYTE3_e32_gfx12	= 34867,
    V_CVT_F32_UBYTE3_e32_gfx6_gfx7	= 34868,
    V_CVT_F32_UBYTE3_e32_vi	= 34869,
    V_CVT_F32_UBYTE3_e64_dpp8_gfx11	= 34870,
    V_CVT_F32_UBYTE3_e64_dpp8_gfx12	= 34871,
    V_CVT_F32_UBYTE3_e64_dpp_gfx11	= 34872,
    V_CVT_F32_UBYTE3_e64_dpp_gfx12	= 34873,
    V_CVT_F32_UBYTE3_e64_gfx10	= 34874,
    V_CVT_F32_UBYTE3_e64_gfx11	= 34875,
    V_CVT_F32_UBYTE3_e64_gfx12	= 34876,
    V_CVT_F32_UBYTE3_e64_gfx6_gfx7	= 34877,
    V_CVT_F32_UBYTE3_e64_vi	= 34878,
    V_CVT_F32_UBYTE3_sdwa_gfx10	= 34879,
    V_CVT_F32_UBYTE3_sdwa_gfx9	= 34880,
    V_CVT_F32_UBYTE3_sdwa_vi	= 34881,
    V_CVT_F64_F32_dpp_vi	= 34882,
    V_CVT_F64_F32_e32_gfx10	= 34883,
    V_CVT_F64_F32_e32_gfx11	= 34884,
    V_CVT_F64_F32_e32_gfx12	= 34885,
    V_CVT_F64_F32_e32_gfx6_gfx7	= 34886,
    V_CVT_F64_F32_e32_vi	= 34887,
    V_CVT_F64_F32_e64_gfx10	= 34888,
    V_CVT_F64_F32_e64_gfx11	= 34889,
    V_CVT_F64_F32_e64_gfx12	= 34890,
    V_CVT_F64_F32_e64_gfx6_gfx7	= 34891,
    V_CVT_F64_F32_e64_vi	= 34892,
    V_CVT_F64_I32_dpp_vi	= 34893,
    V_CVT_F64_I32_e32_gfx10	= 34894,
    V_CVT_F64_I32_e32_gfx11	= 34895,
    V_CVT_F64_I32_e32_gfx12	= 34896,
    V_CVT_F64_I32_e32_gfx6_gfx7	= 34897,
    V_CVT_F64_I32_e32_vi	= 34898,
    V_CVT_F64_I32_e64_gfx10	= 34899,
    V_CVT_F64_I32_e64_gfx11	= 34900,
    V_CVT_F64_I32_e64_gfx12	= 34901,
    V_CVT_F64_I32_e64_gfx6_gfx7	= 34902,
    V_CVT_F64_I32_e64_vi	= 34903,
    V_CVT_F64_U32_dpp_vi	= 34904,
    V_CVT_F64_U32_e32_gfx10	= 34905,
    V_CVT_F64_U32_e32_gfx11	= 34906,
    V_CVT_F64_U32_e32_gfx12	= 34907,
    V_CVT_F64_U32_e32_gfx6_gfx7	= 34908,
    V_CVT_F64_U32_e32_vi	= 34909,
    V_CVT_F64_U32_e64_gfx10	= 34910,
    V_CVT_F64_U32_e64_gfx11	= 34911,
    V_CVT_F64_U32_e64_gfx12	= 34912,
    V_CVT_F64_U32_e64_gfx6_gfx7	= 34913,
    V_CVT_F64_U32_e64_vi	= 34914,
    V_CVT_FLOOR_I32_F32_dpp8_gfx11	= 34915,
    V_CVT_FLOOR_I32_F32_dpp8_gfx12	= 34916,
    V_CVT_FLOOR_I32_F32_dpp_gfx11	= 34917,
    V_CVT_FLOOR_I32_F32_dpp_gfx12	= 34918,
    V_CVT_FLOOR_I32_F32_e32_gfx11	= 34919,
    V_CVT_FLOOR_I32_F32_e32_gfx12	= 34920,
    V_CVT_FLOOR_I32_F32_e64_dpp8_gfx11	= 34921,
    V_CVT_FLOOR_I32_F32_e64_dpp8_gfx12	= 34922,
    V_CVT_FLOOR_I32_F32_e64_dpp_gfx11	= 34923,
    V_CVT_FLOOR_I32_F32_e64_dpp_gfx12	= 34924,
    V_CVT_FLOOR_I32_F32_e64_gfx11	= 34925,
    V_CVT_FLOOR_I32_F32_e64_gfx12	= 34926,
    V_CVT_FLR_I32_F32_dpp8_gfx10	= 34927,
    V_CVT_FLR_I32_F32_dpp_gfx10	= 34928,
    V_CVT_FLR_I32_F32_dpp_vi	= 34929,
    V_CVT_FLR_I32_F32_e32_gfx10	= 34930,
    V_CVT_FLR_I32_F32_e32_gfx6_gfx7	= 34931,
    V_CVT_FLR_I32_F32_e32_vi	= 34932,
    V_CVT_FLR_I32_F32_e64_gfx10	= 34933,
    V_CVT_FLR_I32_F32_e64_gfx6_gfx7	= 34934,
    V_CVT_FLR_I32_F32_e64_vi	= 34935,
    V_CVT_FLR_I32_F32_sdwa_gfx10	= 34936,
    V_CVT_FLR_I32_F32_sdwa_gfx9	= 34937,
    V_CVT_FLR_I32_F32_sdwa_vi	= 34938,
    V_CVT_I16_F16_dpp8_gfx10	= 34939,
    V_CVT_I16_F16_dpp_gfx10	= 34940,
    V_CVT_I16_F16_dpp_vi	= 34941,
    V_CVT_I16_F16_e32_gfx10	= 34942,
    V_CVT_I16_F16_e32_vi	= 34943,
    V_CVT_I16_F16_e64_gfx10	= 34944,
    V_CVT_I16_F16_e64_vi	= 34945,
    V_CVT_I16_F16_sdwa_gfx10	= 34946,
    V_CVT_I16_F16_sdwa_gfx9	= 34947,
    V_CVT_I16_F16_sdwa_vi	= 34948,
    V_CVT_I16_F16_t16_dpp8_gfx11	= 34949,
    V_CVT_I16_F16_t16_dpp8_gfx12	= 34950,
    V_CVT_I16_F16_t16_dpp_gfx11	= 34951,
    V_CVT_I16_F16_t16_dpp_gfx12	= 34952,
    V_CVT_I16_F16_t16_e32_gfx11	= 34953,
    V_CVT_I16_F16_t16_e32_gfx12	= 34954,
    V_CVT_I16_F16_t16_e64_dpp8_gfx11	= 34955,
    V_CVT_I16_F16_t16_e64_dpp8_gfx12	= 34956,
    V_CVT_I16_F16_t16_e64_dpp_gfx11	= 34957,
    V_CVT_I16_F16_t16_e64_dpp_gfx12	= 34958,
    V_CVT_I16_F16_t16_e64_gfx11	= 34959,
    V_CVT_I16_F16_t16_e64_gfx12	= 34960,
    V_CVT_I32_F32_dpp8_gfx10	= 34961,
    V_CVT_I32_F32_dpp8_gfx11	= 34962,
    V_CVT_I32_F32_dpp8_gfx12	= 34963,
    V_CVT_I32_F32_dpp_gfx10	= 34964,
    V_CVT_I32_F32_dpp_gfx11	= 34965,
    V_CVT_I32_F32_dpp_gfx12	= 34966,
    V_CVT_I32_F32_dpp_vi	= 34967,
    V_CVT_I32_F32_e32_gfx10	= 34968,
    V_CVT_I32_F32_e32_gfx11	= 34969,
    V_CVT_I32_F32_e32_gfx12	= 34970,
    V_CVT_I32_F32_e32_gfx6_gfx7	= 34971,
    V_CVT_I32_F32_e32_vi	= 34972,
    V_CVT_I32_F32_e64_dpp8_gfx11	= 34973,
    V_CVT_I32_F32_e64_dpp8_gfx12	= 34974,
    V_CVT_I32_F32_e64_dpp_gfx11	= 34975,
    V_CVT_I32_F32_e64_dpp_gfx12	= 34976,
    V_CVT_I32_F32_e64_gfx10	= 34977,
    V_CVT_I32_F32_e64_gfx11	= 34978,
    V_CVT_I32_F32_e64_gfx12	= 34979,
    V_CVT_I32_F32_e64_gfx6_gfx7	= 34980,
    V_CVT_I32_F32_e64_vi	= 34981,
    V_CVT_I32_F32_sdwa_gfx10	= 34982,
    V_CVT_I32_F32_sdwa_gfx9	= 34983,
    V_CVT_I32_F32_sdwa_vi	= 34984,
    V_CVT_I32_F64_dpp_vi	= 34985,
    V_CVT_I32_F64_e32_gfx10	= 34986,
    V_CVT_I32_F64_e32_gfx11	= 34987,
    V_CVT_I32_F64_e32_gfx12	= 34988,
    V_CVT_I32_F64_e32_gfx6_gfx7	= 34989,
    V_CVT_I32_F64_e32_vi	= 34990,
    V_CVT_I32_F64_e64_gfx10	= 34991,
    V_CVT_I32_F64_e64_gfx11	= 34992,
    V_CVT_I32_F64_e64_gfx12	= 34993,
    V_CVT_I32_F64_e64_gfx6_gfx7	= 34994,
    V_CVT_I32_F64_e64_vi	= 34995,
    V_CVT_I32_I16_fake16_dpp8_gfx11	= 34996,
    V_CVT_I32_I16_fake16_dpp8_gfx12	= 34997,
    V_CVT_I32_I16_fake16_dpp_gfx11	= 34998,
    V_CVT_I32_I16_fake16_dpp_gfx12	= 34999,
    V_CVT_I32_I16_fake16_e32_gfx11	= 35000,
    V_CVT_I32_I16_fake16_e32_gfx12	= 35001,
    V_CVT_I32_I16_fake16_e64_dpp8_gfx11	= 35002,
    V_CVT_I32_I16_fake16_e64_dpp8_gfx12	= 35003,
    V_CVT_I32_I16_fake16_e64_dpp_gfx11	= 35004,
    V_CVT_I32_I16_fake16_e64_dpp_gfx12	= 35005,
    V_CVT_I32_I16_fake16_e64_gfx11	= 35006,
    V_CVT_I32_I16_fake16_e64_gfx12	= 35007,
    V_CVT_NEAREST_I32_F32_dpp8_gfx11	= 35008,
    V_CVT_NEAREST_I32_F32_dpp8_gfx12	= 35009,
    V_CVT_NEAREST_I32_F32_dpp_gfx11	= 35010,
    V_CVT_NEAREST_I32_F32_dpp_gfx12	= 35011,
    V_CVT_NEAREST_I32_F32_e32_gfx11	= 35012,
    V_CVT_NEAREST_I32_F32_e32_gfx12	= 35013,
    V_CVT_NEAREST_I32_F32_e64_dpp8_gfx11	= 35014,
    V_CVT_NEAREST_I32_F32_e64_dpp8_gfx12	= 35015,
    V_CVT_NEAREST_I32_F32_e64_dpp_gfx11	= 35016,
    V_CVT_NEAREST_I32_F32_e64_dpp_gfx12	= 35017,
    V_CVT_NEAREST_I32_F32_e64_gfx11	= 35018,
    V_CVT_NEAREST_I32_F32_e64_gfx12	= 35019,
    V_CVT_NORM_I16_F16_dpp8_gfx10	= 35020,
    V_CVT_NORM_I16_F16_dpp_gfx10	= 35021,
    V_CVT_NORM_I16_F16_dpp_vi	= 35022,
    V_CVT_NORM_I16_F16_e32_gfx10	= 35023,
    V_CVT_NORM_I16_F16_e32_vi	= 35024,
    V_CVT_NORM_I16_F16_e64_gfx10	= 35025,
    V_CVT_NORM_I16_F16_e64_vi	= 35026,
    V_CVT_NORM_I16_F16_sdwa_gfx10	= 35027,
    V_CVT_NORM_I16_F16_sdwa_gfx9	= 35028,
    V_CVT_NORM_I16_F16_sdwa_vi	= 35029,
    V_CVT_NORM_I16_F16_t16_dpp8_gfx11	= 35030,
    V_CVT_NORM_I16_F16_t16_dpp8_gfx12	= 35031,
    V_CVT_NORM_I16_F16_t16_dpp_gfx11	= 35032,
    V_CVT_NORM_I16_F16_t16_dpp_gfx12	= 35033,
    V_CVT_NORM_I16_F16_t16_e32_gfx11	= 35034,
    V_CVT_NORM_I16_F16_t16_e32_gfx12	= 35035,
    V_CVT_NORM_I16_F16_t16_e64_dpp8_gfx11	= 35036,
    V_CVT_NORM_I16_F16_t16_e64_dpp8_gfx12	= 35037,
    V_CVT_NORM_I16_F16_t16_e64_dpp_gfx11	= 35038,
    V_CVT_NORM_I16_F16_t16_e64_dpp_gfx12	= 35039,
    V_CVT_NORM_I16_F16_t16_e64_gfx11	= 35040,
    V_CVT_NORM_I16_F16_t16_e64_gfx12	= 35041,
    V_CVT_NORM_U16_F16_dpp8_gfx10	= 35042,
    V_CVT_NORM_U16_F16_dpp_gfx10	= 35043,
    V_CVT_NORM_U16_F16_dpp_vi	= 35044,
    V_CVT_NORM_U16_F16_e32_gfx10	= 35045,
    V_CVT_NORM_U16_F16_e32_vi	= 35046,
    V_CVT_NORM_U16_F16_e64_gfx10	= 35047,
    V_CVT_NORM_U16_F16_e64_vi	= 35048,
    V_CVT_NORM_U16_F16_sdwa_gfx10	= 35049,
    V_CVT_NORM_U16_F16_sdwa_gfx9	= 35050,
    V_CVT_NORM_U16_F16_sdwa_vi	= 35051,
    V_CVT_NORM_U16_F16_t16_dpp8_gfx11	= 35052,
    V_CVT_NORM_U16_F16_t16_dpp8_gfx12	= 35053,
    V_CVT_NORM_U16_F16_t16_dpp_gfx11	= 35054,
    V_CVT_NORM_U16_F16_t16_dpp_gfx12	= 35055,
    V_CVT_NORM_U16_F16_t16_e32_gfx11	= 35056,
    V_CVT_NORM_U16_F16_t16_e32_gfx12	= 35057,
    V_CVT_NORM_U16_F16_t16_e64_dpp8_gfx11	= 35058,
    V_CVT_NORM_U16_F16_t16_e64_dpp8_gfx12	= 35059,
    V_CVT_NORM_U16_F16_t16_e64_dpp_gfx11	= 35060,
    V_CVT_NORM_U16_F16_t16_e64_dpp_gfx12	= 35061,
    V_CVT_NORM_U16_F16_t16_e64_gfx11	= 35062,
    V_CVT_NORM_U16_F16_t16_e64_gfx12	= 35063,
    V_CVT_OFF_F32_I4_dpp8_gfx10	= 35064,
    V_CVT_OFF_F32_I4_dpp8_gfx11	= 35065,
    V_CVT_OFF_F32_I4_dpp8_gfx12	= 35066,
    V_CVT_OFF_F32_I4_dpp_gfx10	= 35067,
    V_CVT_OFF_F32_I4_dpp_gfx11	= 35068,
    V_CVT_OFF_F32_I4_dpp_gfx12	= 35069,
    V_CVT_OFF_F32_I4_dpp_vi	= 35070,
    V_CVT_OFF_F32_I4_e32_gfx10	= 35071,
    V_CVT_OFF_F32_I4_e32_gfx11	= 35072,
    V_CVT_OFF_F32_I4_e32_gfx12	= 35073,
    V_CVT_OFF_F32_I4_e32_gfx6_gfx7	= 35074,
    V_CVT_OFF_F32_I4_e32_vi	= 35075,
    V_CVT_OFF_F32_I4_e64_dpp8_gfx11	= 35076,
    V_CVT_OFF_F32_I4_e64_dpp8_gfx12	= 35077,
    V_CVT_OFF_F32_I4_e64_dpp_gfx11	= 35078,
    V_CVT_OFF_F32_I4_e64_dpp_gfx12	= 35079,
    V_CVT_OFF_F32_I4_e64_gfx10	= 35080,
    V_CVT_OFF_F32_I4_e64_gfx11	= 35081,
    V_CVT_OFF_F32_I4_e64_gfx12	= 35082,
    V_CVT_OFF_F32_I4_e64_gfx6_gfx7	= 35083,
    V_CVT_OFF_F32_I4_e64_vi	= 35084,
    V_CVT_OFF_F32_I4_sdwa_gfx10	= 35085,
    V_CVT_OFF_F32_I4_sdwa_gfx9	= 35086,
    V_CVT_OFF_F32_I4_sdwa_vi	= 35087,
    V_CVT_PKACCUM_U8_F32_e32_gfx6_gfx7	= 35088,
    V_CVT_PKACCUM_U8_F32_e64_gfx6_gfx7	= 35089,
    V_CVT_PKACCUM_U8_F32_e64_vi	= 35090,
    V_CVT_PKNORM_I16_F16_gfx10	= 35091,
    V_CVT_PKNORM_I16_F16_vi	= 35092,
    V_CVT_PKNORM_I16_F32_e32_gfx6_gfx7	= 35093,
    V_CVT_PKNORM_I16_F32_e64_gfx10	= 35094,
    V_CVT_PKNORM_I16_F32_e64_gfx6_gfx7	= 35095,
    V_CVT_PKNORM_I16_F32_e64_vi	= 35096,
    V_CVT_PKNORM_U16_F16_gfx10	= 35097,
    V_CVT_PKNORM_U16_F16_vi	= 35098,
    V_CVT_PKNORM_U16_F32_e32_gfx6_gfx7	= 35099,
    V_CVT_PKNORM_U16_F32_e64_gfx10	= 35100,
    V_CVT_PKNORM_U16_F32_e64_gfx6_gfx7	= 35101,
    V_CVT_PKNORM_U16_F32_e64_vi	= 35102,
    V_CVT_PKRTZ_F16_F32_dpp8_gfx10	= 35103,
    V_CVT_PKRTZ_F16_F32_dpp_gfx10	= 35104,
    V_CVT_PKRTZ_F16_F32_e32_gfx10	= 35105,
    V_CVT_PKRTZ_F16_F32_e32_gfx6_gfx7	= 35106,
    V_CVT_PKRTZ_F16_F32_e64_gfx10	= 35107,
    V_CVT_PKRTZ_F16_F32_e64_gfx6_gfx7	= 35108,
    V_CVT_PKRTZ_F16_F32_e64_vi	= 35109,
    V_CVT_PKRTZ_F16_F32_sdwa_gfx10	= 35110,
    V_CVT_PK_BF8_F32_e64_dpp8_gfx12	= 35111,
    V_CVT_PK_BF8_F32_e64_dpp_gfx12	= 35112,
    V_CVT_PK_BF8_F32_e64_gfx12	= 35113,
    V_CVT_PK_BF8_F32_vi	= 35114,
    V_CVT_PK_F32_BF8_dpp_gfx9	= 35115,
    V_CVT_PK_F32_BF8_e32_gfx12	= 35116,
    V_CVT_PK_F32_BF8_e32_vi	= 35117,
    V_CVT_PK_F32_BF8_e64_gfx12	= 35118,
    V_CVT_PK_F32_BF8_e64_vi	= 35119,
    V_CVT_PK_F32_BF8_sdwa_gfx9	= 35120,
    V_CVT_PK_F32_FP8_dpp_gfx9	= 35121,
    V_CVT_PK_F32_FP8_e32_gfx12	= 35122,
    V_CVT_PK_F32_FP8_e32_vi	= 35123,
    V_CVT_PK_F32_FP8_e64_gfx12	= 35124,
    V_CVT_PK_F32_FP8_e64_vi	= 35125,
    V_CVT_PK_F32_FP8_sdwa_gfx9	= 35126,
    V_CVT_PK_FP8_F32_e64_dpp8_gfx12	= 35127,
    V_CVT_PK_FP8_F32_e64_dpp_gfx12	= 35128,
    V_CVT_PK_FP8_F32_e64_gfx12	= 35129,
    V_CVT_PK_FP8_F32_vi	= 35130,
    V_CVT_PK_I16_F32_e64_dpp8_gfx11	= 35131,
    V_CVT_PK_I16_F32_e64_dpp8_gfx12	= 35132,
    V_CVT_PK_I16_F32_e64_dpp_gfx11	= 35133,
    V_CVT_PK_I16_F32_e64_dpp_gfx12	= 35134,
    V_CVT_PK_I16_F32_e64_gfx11	= 35135,
    V_CVT_PK_I16_F32_e64_gfx12	= 35136,
    V_CVT_PK_I16_I32_e32_gfx6_gfx7	= 35137,
    V_CVT_PK_I16_I32_e64_dpp8_gfx11	= 35138,
    V_CVT_PK_I16_I32_e64_dpp8_gfx12	= 35139,
    V_CVT_PK_I16_I32_e64_dpp_gfx11	= 35140,
    V_CVT_PK_I16_I32_e64_dpp_gfx12	= 35141,
    V_CVT_PK_I16_I32_e64_gfx10	= 35142,
    V_CVT_PK_I16_I32_e64_gfx11	= 35143,
    V_CVT_PK_I16_I32_e64_gfx12	= 35144,
    V_CVT_PK_I16_I32_e64_gfx6_gfx7	= 35145,
    V_CVT_PK_I16_I32_e64_vi	= 35146,
    V_CVT_PK_NORM_I16_F16_e64_dpp8_gfx11	= 35147,
    V_CVT_PK_NORM_I16_F16_e64_dpp8_gfx12	= 35148,
    V_CVT_PK_NORM_I16_F16_e64_dpp_gfx11	= 35149,
    V_CVT_PK_NORM_I16_F16_e64_dpp_gfx12	= 35150,
    V_CVT_PK_NORM_I16_F16_e64_gfx11	= 35151,
    V_CVT_PK_NORM_I16_F16_e64_gfx12	= 35152,
    V_CVT_PK_NORM_I16_F32_e64_dpp8_gfx11	= 35153,
    V_CVT_PK_NORM_I16_F32_e64_dpp8_gfx12	= 35154,
    V_CVT_PK_NORM_I16_F32_e64_dpp_gfx11	= 35155,
    V_CVT_PK_NORM_I16_F32_e64_dpp_gfx12	= 35156,
    V_CVT_PK_NORM_I16_F32_e64_gfx11	= 35157,
    V_CVT_PK_NORM_I16_F32_e64_gfx12	= 35158,
    V_CVT_PK_NORM_U16_F16_e64_dpp8_gfx11	= 35159,
    V_CVT_PK_NORM_U16_F16_e64_dpp8_gfx12	= 35160,
    V_CVT_PK_NORM_U16_F16_e64_dpp_gfx11	= 35161,
    V_CVT_PK_NORM_U16_F16_e64_dpp_gfx12	= 35162,
    V_CVT_PK_NORM_U16_F16_e64_gfx11	= 35163,
    V_CVT_PK_NORM_U16_F16_e64_gfx12	= 35164,
    V_CVT_PK_NORM_U16_F32_e64_dpp8_gfx11	= 35165,
    V_CVT_PK_NORM_U16_F32_e64_dpp8_gfx12	= 35166,
    V_CVT_PK_NORM_U16_F32_e64_dpp_gfx11	= 35167,
    V_CVT_PK_NORM_U16_F32_e64_dpp_gfx12	= 35168,
    V_CVT_PK_NORM_U16_F32_e64_gfx11	= 35169,
    V_CVT_PK_NORM_U16_F32_e64_gfx12	= 35170,
    V_CVT_PK_RTZ_F16_F32_dpp8_gfx11	= 35171,
    V_CVT_PK_RTZ_F16_F32_dpp8_gfx12	= 35172,
    V_CVT_PK_RTZ_F16_F32_dpp_gfx11	= 35173,
    V_CVT_PK_RTZ_F16_F32_dpp_gfx12	= 35174,
    V_CVT_PK_RTZ_F16_F32_e32_gfx11	= 35175,
    V_CVT_PK_RTZ_F16_F32_e32_gfx12	= 35176,
    V_CVT_PK_RTZ_F16_F32_e64_dpp8_gfx11	= 35177,
    V_CVT_PK_RTZ_F16_F32_e64_dpp8_gfx12	= 35178,
    V_CVT_PK_RTZ_F16_F32_e64_dpp_gfx11	= 35179,
    V_CVT_PK_RTZ_F16_F32_e64_dpp_gfx12	= 35180,
    V_CVT_PK_RTZ_F16_F32_e64_gfx11	= 35181,
    V_CVT_PK_RTZ_F16_F32_e64_gfx12	= 35182,
    V_CVT_PK_U16_F32_e64_dpp8_gfx11	= 35183,
    V_CVT_PK_U16_F32_e64_dpp8_gfx12	= 35184,
    V_CVT_PK_U16_F32_e64_dpp_gfx11	= 35185,
    V_CVT_PK_U16_F32_e64_dpp_gfx12	= 35186,
    V_CVT_PK_U16_F32_e64_gfx11	= 35187,
    V_CVT_PK_U16_F32_e64_gfx12	= 35188,
    V_CVT_PK_U16_U32_e32_gfx6_gfx7	= 35189,
    V_CVT_PK_U16_U32_e64_dpp8_gfx11	= 35190,
    V_CVT_PK_U16_U32_e64_dpp8_gfx12	= 35191,
    V_CVT_PK_U16_U32_e64_dpp_gfx11	= 35192,
    V_CVT_PK_U16_U32_e64_dpp_gfx12	= 35193,
    V_CVT_PK_U16_U32_e64_gfx10	= 35194,
    V_CVT_PK_U16_U32_e64_gfx11	= 35195,
    V_CVT_PK_U16_U32_e64_gfx12	= 35196,
    V_CVT_PK_U16_U32_e64_gfx6_gfx7	= 35197,
    V_CVT_PK_U16_U32_e64_vi	= 35198,
    V_CVT_PK_U8_F32_e64_dpp8_gfx11	= 35199,
    V_CVT_PK_U8_F32_e64_dpp8_gfx12	= 35200,
    V_CVT_PK_U8_F32_e64_dpp_gfx11	= 35201,
    V_CVT_PK_U8_F32_e64_dpp_gfx12	= 35202,
    V_CVT_PK_U8_F32_e64_gfx11	= 35203,
    V_CVT_PK_U8_F32_e64_gfx12	= 35204,
    V_CVT_PK_U8_F32_gfx10	= 35205,
    V_CVT_PK_U8_F32_gfx6_gfx7	= 35206,
    V_CVT_PK_U8_F32_vi	= 35207,
    V_CVT_RPI_I32_F32_dpp8_gfx10	= 35208,
    V_CVT_RPI_I32_F32_dpp_gfx10	= 35209,
    V_CVT_RPI_I32_F32_dpp_vi	= 35210,
    V_CVT_RPI_I32_F32_e32_gfx10	= 35211,
    V_CVT_RPI_I32_F32_e32_gfx6_gfx7	= 35212,
    V_CVT_RPI_I32_F32_e32_vi	= 35213,
    V_CVT_RPI_I32_F32_e64_gfx10	= 35214,
    V_CVT_RPI_I32_F32_e64_gfx6_gfx7	= 35215,
    V_CVT_RPI_I32_F32_e64_vi	= 35216,
    V_CVT_RPI_I32_F32_sdwa_gfx10	= 35217,
    V_CVT_RPI_I32_F32_sdwa_gfx9	= 35218,
    V_CVT_RPI_I32_F32_sdwa_vi	= 35219,
    V_CVT_SR_BF8_F32_gfx12_e64_dpp8_gfx12	= 35220,
    V_CVT_SR_BF8_F32_gfx12_e64_dpp_gfx12	= 35221,
    V_CVT_SR_BF8_F32_gfx12_e64_gfx12	= 35222,
    V_CVT_SR_BF8_F32_vi	= 35223,
    V_CVT_SR_FP8_F32_gfx12_e64_dpp8_gfx12	= 35224,
    V_CVT_SR_FP8_F32_gfx12_e64_dpp_gfx12	= 35225,
    V_CVT_SR_FP8_F32_gfx12_e64_gfx12	= 35226,
    V_CVT_SR_FP8_F32_vi	= 35227,
    V_CVT_U16_F16_dpp8_gfx10	= 35228,
    V_CVT_U16_F16_dpp_gfx10	= 35229,
    V_CVT_U16_F16_dpp_vi	= 35230,
    V_CVT_U16_F16_e32_gfx10	= 35231,
    V_CVT_U16_F16_e32_vi	= 35232,
    V_CVT_U16_F16_e64_gfx10	= 35233,
    V_CVT_U16_F16_e64_vi	= 35234,
    V_CVT_U16_F16_sdwa_gfx10	= 35235,
    V_CVT_U16_F16_sdwa_gfx9	= 35236,
    V_CVT_U16_F16_sdwa_vi	= 35237,
    V_CVT_U16_F16_t16_dpp8_gfx11	= 35238,
    V_CVT_U16_F16_t16_dpp8_gfx12	= 35239,
    V_CVT_U16_F16_t16_dpp_gfx11	= 35240,
    V_CVT_U16_F16_t16_dpp_gfx12	= 35241,
    V_CVT_U16_F16_t16_e32_gfx11	= 35242,
    V_CVT_U16_F16_t16_e32_gfx12	= 35243,
    V_CVT_U16_F16_t16_e64_dpp8_gfx11	= 35244,
    V_CVT_U16_F16_t16_e64_dpp8_gfx12	= 35245,
    V_CVT_U16_F16_t16_e64_dpp_gfx11	= 35246,
    V_CVT_U16_F16_t16_e64_dpp_gfx12	= 35247,
    V_CVT_U16_F16_t16_e64_gfx11	= 35248,
    V_CVT_U16_F16_t16_e64_gfx12	= 35249,
    V_CVT_U32_F32_dpp8_gfx10	= 35250,
    V_CVT_U32_F32_dpp8_gfx11	= 35251,
    V_CVT_U32_F32_dpp8_gfx12	= 35252,
    V_CVT_U32_F32_dpp_gfx10	= 35253,
    V_CVT_U32_F32_dpp_gfx11	= 35254,
    V_CVT_U32_F32_dpp_gfx12	= 35255,
    V_CVT_U32_F32_dpp_vi	= 35256,
    V_CVT_U32_F32_e32_gfx10	= 35257,
    V_CVT_U32_F32_e32_gfx11	= 35258,
    V_CVT_U32_F32_e32_gfx12	= 35259,
    V_CVT_U32_F32_e32_gfx6_gfx7	= 35260,
    V_CVT_U32_F32_e32_vi	= 35261,
    V_CVT_U32_F32_e64_dpp8_gfx11	= 35262,
    V_CVT_U32_F32_e64_dpp8_gfx12	= 35263,
    V_CVT_U32_F32_e64_dpp_gfx11	= 35264,
    V_CVT_U32_F32_e64_dpp_gfx12	= 35265,
    V_CVT_U32_F32_e64_gfx10	= 35266,
    V_CVT_U32_F32_e64_gfx11	= 35267,
    V_CVT_U32_F32_e64_gfx12	= 35268,
    V_CVT_U32_F32_e64_gfx6_gfx7	= 35269,
    V_CVT_U32_F32_e64_vi	= 35270,
    V_CVT_U32_F32_sdwa_gfx10	= 35271,
    V_CVT_U32_F32_sdwa_gfx9	= 35272,
    V_CVT_U32_F32_sdwa_vi	= 35273,
    V_CVT_U32_F64_dpp_vi	= 35274,
    V_CVT_U32_F64_e32_gfx10	= 35275,
    V_CVT_U32_F64_e32_gfx11	= 35276,
    V_CVT_U32_F64_e32_gfx12	= 35277,
    V_CVT_U32_F64_e32_gfx6_gfx7	= 35278,
    V_CVT_U32_F64_e32_vi	= 35279,
    V_CVT_U32_F64_e64_gfx10	= 35280,
    V_CVT_U32_F64_e64_gfx11	= 35281,
    V_CVT_U32_F64_e64_gfx12	= 35282,
    V_CVT_U32_F64_e64_gfx6_gfx7	= 35283,
    V_CVT_U32_F64_e64_vi	= 35284,
    V_CVT_U32_U16_fake16_dpp8_gfx11	= 35285,
    V_CVT_U32_U16_fake16_dpp8_gfx12	= 35286,
    V_CVT_U32_U16_fake16_dpp_gfx11	= 35287,
    V_CVT_U32_U16_fake16_dpp_gfx12	= 35288,
    V_CVT_U32_U16_fake16_e32_gfx11	= 35289,
    V_CVT_U32_U16_fake16_e32_gfx12	= 35290,
    V_CVT_U32_U16_fake16_e64_dpp8_gfx11	= 35291,
    V_CVT_U32_U16_fake16_e64_dpp8_gfx12	= 35292,
    V_CVT_U32_U16_fake16_e64_dpp_gfx11	= 35293,
    V_CVT_U32_U16_fake16_e64_dpp_gfx12	= 35294,
    V_CVT_U32_U16_fake16_e64_gfx11	= 35295,
    V_CVT_U32_U16_fake16_e64_gfx12	= 35296,
    V_DIV_FIXUP_F16_e64_dpp8_gfx11	= 35297,
    V_DIV_FIXUP_F16_e64_dpp8_gfx12	= 35298,
    V_DIV_FIXUP_F16_e64_dpp_gfx11	= 35299,
    V_DIV_FIXUP_F16_e64_dpp_gfx12	= 35300,
    V_DIV_FIXUP_F16_e64_gfx11	= 35301,
    V_DIV_FIXUP_F16_e64_gfx12	= 35302,
    V_DIV_FIXUP_F16_gfx10	= 35303,
    V_DIV_FIXUP_F16_gfx9_gfx9	= 35304,
    V_DIV_FIXUP_F16_vi	= 35305,
    V_DIV_FIXUP_F32_e64_gfx11	= 35306,
    V_DIV_FIXUP_F32_e64_gfx12	= 35307,
    V_DIV_FIXUP_F32_gfx10	= 35308,
    V_DIV_FIXUP_F32_gfx6_gfx7	= 35309,
    V_DIV_FIXUP_F32_vi	= 35310,
    V_DIV_FIXUP_F64_e64_gfx11	= 35311,
    V_DIV_FIXUP_F64_e64_gfx12	= 35312,
    V_DIV_FIXUP_F64_gfx10	= 35313,
    V_DIV_FIXUP_F64_gfx6_gfx7	= 35314,
    V_DIV_FIXUP_F64_vi	= 35315,
    V_DIV_FIXUP_LEGACY_F16_gfx9	= 35316,
    V_DIV_FMAS_F32_e64_gfx11	= 35317,
    V_DIV_FMAS_F32_e64_gfx12	= 35318,
    V_DIV_FMAS_F32_gfx10	= 35319,
    V_DIV_FMAS_F32_gfx6_gfx7	= 35320,
    V_DIV_FMAS_F32_vi	= 35321,
    V_DIV_FMAS_F64_e64_gfx11	= 35322,
    V_DIV_FMAS_F64_e64_gfx12	= 35323,
    V_DIV_FMAS_F64_gfx10	= 35324,
    V_DIV_FMAS_F64_gfx6_gfx7	= 35325,
    V_DIV_FMAS_F64_vi	= 35326,
    V_DIV_SCALE_F32_e64_gfx11	= 35327,
    V_DIV_SCALE_F32_e64_gfx12	= 35328,
    V_DIV_SCALE_F32_gfx10	= 35329,
    V_DIV_SCALE_F32_gfx6_gfx7	= 35330,
    V_DIV_SCALE_F32_vi	= 35331,
    V_DIV_SCALE_F64_e64_gfx11	= 35332,
    V_DIV_SCALE_F64_e64_gfx12	= 35333,
    V_DIV_SCALE_F64_gfx10	= 35334,
    V_DIV_SCALE_F64_gfx6_gfx7	= 35335,
    V_DIV_SCALE_F64_vi	= 35336,
    V_DOT2ACC_F32_F16_dpp8_gfx11	= 35337,
    V_DOT2ACC_F32_F16_dpp_gfx11	= 35338,
    V_DOT2ACC_F32_F16_e32_gfx11	= 35339,
    V_DOT2C_F32_F16_dpp8_gfx10	= 35340,
    V_DOT2C_F32_F16_dpp_gfx10	= 35341,
    V_DOT2C_F32_F16_dpp_vi	= 35342,
    V_DOT2C_F32_F16_e32_gfx10	= 35343,
    V_DOT2C_F32_F16_e32_vi	= 35344,
    V_DOT2C_F32_F16_e64_vi	= 35345,
    V_DOT2C_I32_I16_dpp_vi	= 35346,
    V_DOT2C_I32_I16_e32_vi	= 35347,
    V_DOT2C_I32_I16_e64_vi	= 35348,
    V_DOT2_BF16_BF16_e64_dpp8_gfx11	= 35349,
    V_DOT2_BF16_BF16_e64_dpp8_gfx12	= 35350,
    V_DOT2_BF16_BF16_e64_dpp_gfx11	= 35351,
    V_DOT2_BF16_BF16_e64_dpp_gfx12	= 35352,
    V_DOT2_BF16_BF16_e64_gfx11	= 35353,
    V_DOT2_BF16_BF16_e64_gfx12	= 35354,
    V_DOT2_F16_F16_e64_dpp8_gfx11	= 35355,
    V_DOT2_F16_F16_e64_dpp8_gfx12	= 35356,
    V_DOT2_F16_F16_e64_dpp_gfx11	= 35357,
    V_DOT2_F16_F16_e64_dpp_gfx12	= 35358,
    V_DOT2_F16_F16_e64_gfx11	= 35359,
    V_DOT2_F16_F16_e64_gfx12	= 35360,
    V_DOT2_F32_BF16_gfx11	= 35361,
    V_DOT2_F32_BF16_gfx12	= 35362,
    V_DOT2_F32_F16_dpp8_gfx11	= 35363,
    V_DOT2_F32_F16_dpp8_gfx12	= 35364,
    V_DOT2_F32_F16_dpp_gfx11	= 35365,
    V_DOT2_F32_F16_dpp_gfx12	= 35366,
    V_DOT2_F32_F16_gfx10	= 35367,
    V_DOT2_F32_F16_gfx11	= 35368,
    V_DOT2_F32_F16_gfx12	= 35369,
    V_DOT2_F32_F16_vi	= 35370,
    V_DOT2_I32_I16_gfx10	= 35371,
    V_DOT2_I32_I16_vi	= 35372,
    V_DOT2_U32_U16_gfx10	= 35373,
    V_DOT2_U32_U16_vi	= 35374,
    V_DOT4C_I32_I8_dpp8_gfx10	= 35375,
    V_DOT4C_I32_I8_dpp_gfx10	= 35376,
    V_DOT4C_I32_I8_dpp_vi	= 35377,
    V_DOT4C_I32_I8_e32_gfx10	= 35378,
    V_DOT4C_I32_I8_e32_vi	= 35379,
    V_DOT4C_I32_I8_e64_vi	= 35380,
    V_DOT4_F32_BF8_BF8_dpp8_gfx12	= 35381,
    V_DOT4_F32_BF8_BF8_dpp_gfx12	= 35382,
    V_DOT4_F32_BF8_BF8_gfx12	= 35383,
    V_DOT4_F32_BF8_FP8_dpp8_gfx12	= 35384,
    V_DOT4_F32_BF8_FP8_dpp_gfx12	= 35385,
    V_DOT4_F32_BF8_FP8_gfx12	= 35386,
    V_DOT4_F32_FP8_BF8_dpp8_gfx12	= 35387,
    V_DOT4_F32_FP8_BF8_dpp_gfx12	= 35388,
    V_DOT4_F32_FP8_BF8_gfx12	= 35389,
    V_DOT4_F32_FP8_FP8_dpp8_gfx12	= 35390,
    V_DOT4_F32_FP8_FP8_dpp_gfx12	= 35391,
    V_DOT4_F32_FP8_FP8_gfx12	= 35392,
    V_DOT4_I32_I8_gfx10	= 35393,
    V_DOT4_I32_I8_vi	= 35394,
    V_DOT4_I32_IU8_gfx11	= 35395,
    V_DOT4_I32_IU8_gfx12	= 35396,
    V_DOT4_U32_U8_gfx10	= 35397,
    V_DOT4_U32_U8_gfx11	= 35398,
    V_DOT4_U32_U8_gfx12	= 35399,
    V_DOT4_U32_U8_vi	= 35400,
    V_DOT8C_I32_I4_dpp8_gfx10	= 35401,
    V_DOT8C_I32_I4_dpp_gfx10	= 35402,
    V_DOT8C_I32_I4_dpp_vi	= 35403,
    V_DOT8C_I32_I4_e32_gfx10	= 35404,
    V_DOT8C_I32_I4_e32_vi	= 35405,
    V_DOT8C_I32_I4_e64_vi	= 35406,
    V_DOT8_I32_I4_gfx10	= 35407,
    V_DOT8_I32_I4_vi	= 35408,
    V_DOT8_I32_IU4_gfx11	= 35409,
    V_DOT8_I32_IU4_gfx12	= 35410,
    V_DOT8_U32_U4_gfx10	= 35411,
    V_DOT8_U32_U4_gfx11	= 35412,
    V_DOT8_U32_U4_gfx12	= 35413,
    V_DOT8_U32_U4_vi	= 35414,
    V_DUAL_ADD_F32_e32_X_ADD_F32_e32_gfx11	= 35415,
    V_DUAL_ADD_F32_e32_X_ADD_F32_e32_gfx12	= 35416,
    V_DUAL_ADD_F32_e32_X_ADD_U32_e32_gfx11	= 35417,
    V_DUAL_ADD_F32_e32_X_ADD_U32_e32_gfx12	= 35418,
    V_DUAL_ADD_F32_e32_X_AND_B32_e32_gfx11	= 35419,
    V_DUAL_ADD_F32_e32_X_AND_B32_e32_gfx12	= 35420,
    V_DUAL_ADD_F32_e32_X_CNDMASK_B32_e32_gfx11	= 35421,
    V_DUAL_ADD_F32_e32_X_CNDMASK_B32_e32_gfx12	= 35422,
    V_DUAL_ADD_F32_e32_X_DOT2C_F32_F16_e32_gfx11	= 35423,
    V_DUAL_ADD_F32_e32_X_FMAAK_F32_gfx11	= 35424,
    V_DUAL_ADD_F32_e32_X_FMAAK_F32_gfx12	= 35425,
    V_DUAL_ADD_F32_e32_X_FMAC_F32_e32_gfx11	= 35426,
    V_DUAL_ADD_F32_e32_X_FMAC_F32_e32_gfx12	= 35427,
    V_DUAL_ADD_F32_e32_X_FMAMK_F32_gfx11	= 35428,
    V_DUAL_ADD_F32_e32_X_FMAMK_F32_gfx12	= 35429,
    V_DUAL_ADD_F32_e32_X_LSHLREV_B32_e32_gfx11	= 35430,
    V_DUAL_ADD_F32_e32_X_LSHLREV_B32_e32_gfx12	= 35431,
    V_DUAL_ADD_F32_e32_X_MAX_F32_e32_gfx11	= 35432,
    V_DUAL_ADD_F32_e32_X_MAX_F32_e32_gfx12	= 35433,
    V_DUAL_ADD_F32_e32_X_MIN_F32_e32_gfx11	= 35434,
    V_DUAL_ADD_F32_e32_X_MIN_F32_e32_gfx12	= 35435,
    V_DUAL_ADD_F32_e32_X_MOV_B32_e32_gfx11	= 35436,
    V_DUAL_ADD_F32_e32_X_MOV_B32_e32_gfx12	= 35437,
    V_DUAL_ADD_F32_e32_X_MUL_F32_e32_gfx11	= 35438,
    V_DUAL_ADD_F32_e32_X_MUL_F32_e32_gfx12	= 35439,
    V_DUAL_ADD_F32_e32_X_MUL_LEGACY_F32_e32_gfx11	= 35440,
    V_DUAL_ADD_F32_e32_X_MUL_LEGACY_F32_e32_gfx12	= 35441,
    V_DUAL_ADD_F32_e32_X_SUBREV_F32_e32_gfx11	= 35442,
    V_DUAL_ADD_F32_e32_X_SUBREV_F32_e32_gfx12	= 35443,
    V_DUAL_ADD_F32_e32_X_SUB_F32_e32_gfx11	= 35444,
    V_DUAL_ADD_F32_e32_X_SUB_F32_e32_gfx12	= 35445,
    V_DUAL_CNDMASK_B32_e32_X_ADD_F32_e32_gfx11	= 35446,
    V_DUAL_CNDMASK_B32_e32_X_ADD_F32_e32_gfx12	= 35447,
    V_DUAL_CNDMASK_B32_e32_X_ADD_U32_e32_gfx11	= 35448,
    V_DUAL_CNDMASK_B32_e32_X_ADD_U32_e32_gfx12	= 35449,
    V_DUAL_CNDMASK_B32_e32_X_AND_B32_e32_gfx11	= 35450,
    V_DUAL_CNDMASK_B32_e32_X_AND_B32_e32_gfx12	= 35451,
    V_DUAL_CNDMASK_B32_e32_X_CNDMASK_B32_e32_gfx11	= 35452,
    V_DUAL_CNDMASK_B32_e32_X_CNDMASK_B32_e32_gfx12	= 35453,
    V_DUAL_CNDMASK_B32_e32_X_DOT2C_F32_F16_e32_gfx11	= 35454,
    V_DUAL_CNDMASK_B32_e32_X_FMAAK_F32_gfx11	= 35455,
    V_DUAL_CNDMASK_B32_e32_X_FMAAK_F32_gfx12	= 35456,
    V_DUAL_CNDMASK_B32_e32_X_FMAC_F32_e32_gfx11	= 35457,
    V_DUAL_CNDMASK_B32_e32_X_FMAC_F32_e32_gfx12	= 35458,
    V_DUAL_CNDMASK_B32_e32_X_FMAMK_F32_gfx11	= 35459,
    V_DUAL_CNDMASK_B32_e32_X_FMAMK_F32_gfx12	= 35460,
    V_DUAL_CNDMASK_B32_e32_X_LSHLREV_B32_e32_gfx11	= 35461,
    V_DUAL_CNDMASK_B32_e32_X_LSHLREV_B32_e32_gfx12	= 35462,
    V_DUAL_CNDMASK_B32_e32_X_MAX_F32_e32_gfx11	= 35463,
    V_DUAL_CNDMASK_B32_e32_X_MAX_F32_e32_gfx12	= 35464,
    V_DUAL_CNDMASK_B32_e32_X_MIN_F32_e32_gfx11	= 35465,
    V_DUAL_CNDMASK_B32_e32_X_MIN_F32_e32_gfx12	= 35466,
    V_DUAL_CNDMASK_B32_e32_X_MOV_B32_e32_gfx11	= 35467,
    V_DUAL_CNDMASK_B32_e32_X_MOV_B32_e32_gfx12	= 35468,
    V_DUAL_CNDMASK_B32_e32_X_MUL_F32_e32_gfx11	= 35469,
    V_DUAL_CNDMASK_B32_e32_X_MUL_F32_e32_gfx12	= 35470,
    V_DUAL_CNDMASK_B32_e32_X_MUL_LEGACY_F32_e32_gfx11	= 35471,
    V_DUAL_CNDMASK_B32_e32_X_MUL_LEGACY_F32_e32_gfx12	= 35472,
    V_DUAL_CNDMASK_B32_e32_X_SUBREV_F32_e32_gfx11	= 35473,
    V_DUAL_CNDMASK_B32_e32_X_SUBREV_F32_e32_gfx12	= 35474,
    V_DUAL_CNDMASK_B32_e32_X_SUB_F32_e32_gfx11	= 35475,
    V_DUAL_CNDMASK_B32_e32_X_SUB_F32_e32_gfx12	= 35476,
    V_DUAL_DOT2C_F32_F16_e32_X_ADD_F32_e32_gfx11	= 35477,
    V_DUAL_DOT2C_F32_F16_e32_X_ADD_U32_e32_gfx11	= 35478,
    V_DUAL_DOT2C_F32_F16_e32_X_AND_B32_e32_gfx11	= 35479,
    V_DUAL_DOT2C_F32_F16_e32_X_CNDMASK_B32_e32_gfx11	= 35480,
    V_DUAL_DOT2C_F32_F16_e32_X_DOT2C_F32_F16_e32_gfx11	= 35481,
    V_DUAL_DOT2C_F32_F16_e32_X_FMAAK_F32_gfx11	= 35482,
    V_DUAL_DOT2C_F32_F16_e32_X_FMAC_F32_e32_gfx11	= 35483,
    V_DUAL_DOT2C_F32_F16_e32_X_FMAMK_F32_gfx11	= 35484,
    V_DUAL_DOT2C_F32_F16_e32_X_LSHLREV_B32_e32_gfx11	= 35485,
    V_DUAL_DOT2C_F32_F16_e32_X_MAX_F32_e32_gfx11	= 35486,
    V_DUAL_DOT2C_F32_F16_e32_X_MIN_F32_e32_gfx11	= 35487,
    V_DUAL_DOT2C_F32_F16_e32_X_MOV_B32_e32_gfx11	= 35488,
    V_DUAL_DOT2C_F32_F16_e32_X_MUL_F32_e32_gfx11	= 35489,
    V_DUAL_DOT2C_F32_F16_e32_X_MUL_LEGACY_F32_e32_gfx11	= 35490,
    V_DUAL_DOT2C_F32_F16_e32_X_SUBREV_F32_e32_gfx11	= 35491,
    V_DUAL_DOT2C_F32_F16_e32_X_SUB_F32_e32_gfx11	= 35492,
    V_DUAL_FMAAK_F32_X_ADD_F32_e32_gfx11	= 35493,
    V_DUAL_FMAAK_F32_X_ADD_F32_e32_gfx12	= 35494,
    V_DUAL_FMAAK_F32_X_ADD_U32_e32_gfx11	= 35495,
    V_DUAL_FMAAK_F32_X_ADD_U32_e32_gfx12	= 35496,
    V_DUAL_FMAAK_F32_X_AND_B32_e32_gfx11	= 35497,
    V_DUAL_FMAAK_F32_X_AND_B32_e32_gfx12	= 35498,
    V_DUAL_FMAAK_F32_X_CNDMASK_B32_e32_gfx11	= 35499,
    V_DUAL_FMAAK_F32_X_CNDMASK_B32_e32_gfx12	= 35500,
    V_DUAL_FMAAK_F32_X_DOT2C_F32_F16_e32_gfx11	= 35501,
    V_DUAL_FMAAK_F32_X_FMAAK_F32_gfx11	= 35502,
    V_DUAL_FMAAK_F32_X_FMAAK_F32_gfx12	= 35503,
    V_DUAL_FMAAK_F32_X_FMAC_F32_e32_gfx11	= 35504,
    V_DUAL_FMAAK_F32_X_FMAC_F32_e32_gfx12	= 35505,
    V_DUAL_FMAAK_F32_X_FMAMK_F32_gfx11	= 35506,
    V_DUAL_FMAAK_F32_X_FMAMK_F32_gfx12	= 35507,
    V_DUAL_FMAAK_F32_X_LSHLREV_B32_e32_gfx11	= 35508,
    V_DUAL_FMAAK_F32_X_LSHLREV_B32_e32_gfx12	= 35509,
    V_DUAL_FMAAK_F32_X_MAX_F32_e32_gfx11	= 35510,
    V_DUAL_FMAAK_F32_X_MAX_F32_e32_gfx12	= 35511,
    V_DUAL_FMAAK_F32_X_MIN_F32_e32_gfx11	= 35512,
    V_DUAL_FMAAK_F32_X_MIN_F32_e32_gfx12	= 35513,
    V_DUAL_FMAAK_F32_X_MOV_B32_e32_gfx11	= 35514,
    V_DUAL_FMAAK_F32_X_MOV_B32_e32_gfx12	= 35515,
    V_DUAL_FMAAK_F32_X_MUL_F32_e32_gfx11	= 35516,
    V_DUAL_FMAAK_F32_X_MUL_F32_e32_gfx12	= 35517,
    V_DUAL_FMAAK_F32_X_MUL_LEGACY_F32_e32_gfx11	= 35518,
    V_DUAL_FMAAK_F32_X_MUL_LEGACY_F32_e32_gfx12	= 35519,
    V_DUAL_FMAAK_F32_X_SUBREV_F32_e32_gfx11	= 35520,
    V_DUAL_FMAAK_F32_X_SUBREV_F32_e32_gfx12	= 35521,
    V_DUAL_FMAAK_F32_X_SUB_F32_e32_gfx11	= 35522,
    V_DUAL_FMAAK_F32_X_SUB_F32_e32_gfx12	= 35523,
    V_DUAL_FMAC_F32_e32_X_ADD_F32_e32_gfx11	= 35524,
    V_DUAL_FMAC_F32_e32_X_ADD_F32_e32_gfx12	= 35525,
    V_DUAL_FMAC_F32_e32_X_ADD_U32_e32_gfx11	= 35526,
    V_DUAL_FMAC_F32_e32_X_ADD_U32_e32_gfx12	= 35527,
    V_DUAL_FMAC_F32_e32_X_AND_B32_e32_gfx11	= 35528,
    V_DUAL_FMAC_F32_e32_X_AND_B32_e32_gfx12	= 35529,
    V_DUAL_FMAC_F32_e32_X_CNDMASK_B32_e32_gfx11	= 35530,
    V_DUAL_FMAC_F32_e32_X_CNDMASK_B32_e32_gfx12	= 35531,
    V_DUAL_FMAC_F32_e32_X_DOT2C_F32_F16_e32_gfx11	= 35532,
    V_DUAL_FMAC_F32_e32_X_FMAAK_F32_gfx11	= 35533,
    V_DUAL_FMAC_F32_e32_X_FMAAK_F32_gfx12	= 35534,
    V_DUAL_FMAC_F32_e32_X_FMAC_F32_e32_gfx11	= 35535,
    V_DUAL_FMAC_F32_e32_X_FMAC_F32_e32_gfx12	= 35536,
    V_DUAL_FMAC_F32_e32_X_FMAMK_F32_gfx11	= 35537,
    V_DUAL_FMAC_F32_e32_X_FMAMK_F32_gfx12	= 35538,
    V_DUAL_FMAC_F32_e32_X_LSHLREV_B32_e32_gfx11	= 35539,
    V_DUAL_FMAC_F32_e32_X_LSHLREV_B32_e32_gfx12	= 35540,
    V_DUAL_FMAC_F32_e32_X_MAX_F32_e32_gfx11	= 35541,
    V_DUAL_FMAC_F32_e32_X_MAX_F32_e32_gfx12	= 35542,
    V_DUAL_FMAC_F32_e32_X_MIN_F32_e32_gfx11	= 35543,
    V_DUAL_FMAC_F32_e32_X_MIN_F32_e32_gfx12	= 35544,
    V_DUAL_FMAC_F32_e32_X_MOV_B32_e32_gfx11	= 35545,
    V_DUAL_FMAC_F32_e32_X_MOV_B32_e32_gfx12	= 35546,
    V_DUAL_FMAC_F32_e32_X_MUL_F32_e32_gfx11	= 35547,
    V_DUAL_FMAC_F32_e32_X_MUL_F32_e32_gfx12	= 35548,
    V_DUAL_FMAC_F32_e32_X_MUL_LEGACY_F32_e32_gfx11	= 35549,
    V_DUAL_FMAC_F32_e32_X_MUL_LEGACY_F32_e32_gfx12	= 35550,
    V_DUAL_FMAC_F32_e32_X_SUBREV_F32_e32_gfx11	= 35551,
    V_DUAL_FMAC_F32_e32_X_SUBREV_F32_e32_gfx12	= 35552,
    V_DUAL_FMAC_F32_e32_X_SUB_F32_e32_gfx11	= 35553,
    V_DUAL_FMAC_F32_e32_X_SUB_F32_e32_gfx12	= 35554,
    V_DUAL_FMAMK_F32_X_ADD_F32_e32_gfx11	= 35555,
    V_DUAL_FMAMK_F32_X_ADD_F32_e32_gfx12	= 35556,
    V_DUAL_FMAMK_F32_X_ADD_U32_e32_gfx11	= 35557,
    V_DUAL_FMAMK_F32_X_ADD_U32_e32_gfx12	= 35558,
    V_DUAL_FMAMK_F32_X_AND_B32_e32_gfx11	= 35559,
    V_DUAL_FMAMK_F32_X_AND_B32_e32_gfx12	= 35560,
    V_DUAL_FMAMK_F32_X_CNDMASK_B32_e32_gfx11	= 35561,
    V_DUAL_FMAMK_F32_X_CNDMASK_B32_e32_gfx12	= 35562,
    V_DUAL_FMAMK_F32_X_DOT2C_F32_F16_e32_gfx11	= 35563,
    V_DUAL_FMAMK_F32_X_FMAAK_F32_gfx11	= 35564,
    V_DUAL_FMAMK_F32_X_FMAAK_F32_gfx12	= 35565,
    V_DUAL_FMAMK_F32_X_FMAC_F32_e32_gfx11	= 35566,
    V_DUAL_FMAMK_F32_X_FMAC_F32_e32_gfx12	= 35567,
    V_DUAL_FMAMK_F32_X_FMAMK_F32_gfx11	= 35568,
    V_DUAL_FMAMK_F32_X_FMAMK_F32_gfx12	= 35569,
    V_DUAL_FMAMK_F32_X_LSHLREV_B32_e32_gfx11	= 35570,
    V_DUAL_FMAMK_F32_X_LSHLREV_B32_e32_gfx12	= 35571,
    V_DUAL_FMAMK_F32_X_MAX_F32_e32_gfx11	= 35572,
    V_DUAL_FMAMK_F32_X_MAX_F32_e32_gfx12	= 35573,
    V_DUAL_FMAMK_F32_X_MIN_F32_e32_gfx11	= 35574,
    V_DUAL_FMAMK_F32_X_MIN_F32_e32_gfx12	= 35575,
    V_DUAL_FMAMK_F32_X_MOV_B32_e32_gfx11	= 35576,
    V_DUAL_FMAMK_F32_X_MOV_B32_e32_gfx12	= 35577,
    V_DUAL_FMAMK_F32_X_MUL_F32_e32_gfx11	= 35578,
    V_DUAL_FMAMK_F32_X_MUL_F32_e32_gfx12	= 35579,
    V_DUAL_FMAMK_F32_X_MUL_LEGACY_F32_e32_gfx11	= 35580,
    V_DUAL_FMAMK_F32_X_MUL_LEGACY_F32_e32_gfx12	= 35581,
    V_DUAL_FMAMK_F32_X_SUBREV_F32_e32_gfx11	= 35582,
    V_DUAL_FMAMK_F32_X_SUBREV_F32_e32_gfx12	= 35583,
    V_DUAL_FMAMK_F32_X_SUB_F32_e32_gfx11	= 35584,
    V_DUAL_FMAMK_F32_X_SUB_F32_e32_gfx12	= 35585,
    V_DUAL_MAX_F32_e32_X_ADD_F32_e32_gfx11	= 35586,
    V_DUAL_MAX_F32_e32_X_ADD_F32_e32_gfx12	= 35587,
    V_DUAL_MAX_F32_e32_X_ADD_U32_e32_gfx11	= 35588,
    V_DUAL_MAX_F32_e32_X_ADD_U32_e32_gfx12	= 35589,
    V_DUAL_MAX_F32_e32_X_AND_B32_e32_gfx11	= 35590,
    V_DUAL_MAX_F32_e32_X_AND_B32_e32_gfx12	= 35591,
    V_DUAL_MAX_F32_e32_X_CNDMASK_B32_e32_gfx11	= 35592,
    V_DUAL_MAX_F32_e32_X_CNDMASK_B32_e32_gfx12	= 35593,
    V_DUAL_MAX_F32_e32_X_DOT2C_F32_F16_e32_gfx11	= 35594,
    V_DUAL_MAX_F32_e32_X_FMAAK_F32_gfx11	= 35595,
    V_DUAL_MAX_F32_e32_X_FMAAK_F32_gfx12	= 35596,
    V_DUAL_MAX_F32_e32_X_FMAC_F32_e32_gfx11	= 35597,
    V_DUAL_MAX_F32_e32_X_FMAC_F32_e32_gfx12	= 35598,
    V_DUAL_MAX_F32_e32_X_FMAMK_F32_gfx11	= 35599,
    V_DUAL_MAX_F32_e32_X_FMAMK_F32_gfx12	= 35600,
    V_DUAL_MAX_F32_e32_X_LSHLREV_B32_e32_gfx11	= 35601,
    V_DUAL_MAX_F32_e32_X_LSHLREV_B32_e32_gfx12	= 35602,
    V_DUAL_MAX_F32_e32_X_MAX_F32_e32_gfx11	= 35603,
    V_DUAL_MAX_F32_e32_X_MAX_F32_e32_gfx12	= 35604,
    V_DUAL_MAX_F32_e32_X_MIN_F32_e32_gfx11	= 35605,
    V_DUAL_MAX_F32_e32_X_MIN_F32_e32_gfx12	= 35606,
    V_DUAL_MAX_F32_e32_X_MOV_B32_e32_gfx11	= 35607,
    V_DUAL_MAX_F32_e32_X_MOV_B32_e32_gfx12	= 35608,
    V_DUAL_MAX_F32_e32_X_MUL_F32_e32_gfx11	= 35609,
    V_DUAL_MAX_F32_e32_X_MUL_F32_e32_gfx12	= 35610,
    V_DUAL_MAX_F32_e32_X_MUL_LEGACY_F32_e32_gfx11	= 35611,
    V_DUAL_MAX_F32_e32_X_MUL_LEGACY_F32_e32_gfx12	= 35612,
    V_DUAL_MAX_F32_e32_X_SUBREV_F32_e32_gfx11	= 35613,
    V_DUAL_MAX_F32_e32_X_SUBREV_F32_e32_gfx12	= 35614,
    V_DUAL_MAX_F32_e32_X_SUB_F32_e32_gfx11	= 35615,
    V_DUAL_MAX_F32_e32_X_SUB_F32_e32_gfx12	= 35616,
    V_DUAL_MIN_F32_e32_X_ADD_F32_e32_gfx11	= 35617,
    V_DUAL_MIN_F32_e32_X_ADD_F32_e32_gfx12	= 35618,
    V_DUAL_MIN_F32_e32_X_ADD_U32_e32_gfx11	= 35619,
    V_DUAL_MIN_F32_e32_X_ADD_U32_e32_gfx12	= 35620,
    V_DUAL_MIN_F32_e32_X_AND_B32_e32_gfx11	= 35621,
    V_DUAL_MIN_F32_e32_X_AND_B32_e32_gfx12	= 35622,
    V_DUAL_MIN_F32_e32_X_CNDMASK_B32_e32_gfx11	= 35623,
    V_DUAL_MIN_F32_e32_X_CNDMASK_B32_e32_gfx12	= 35624,
    V_DUAL_MIN_F32_e32_X_DOT2C_F32_F16_e32_gfx11	= 35625,
    V_DUAL_MIN_F32_e32_X_FMAAK_F32_gfx11	= 35626,
    V_DUAL_MIN_F32_e32_X_FMAAK_F32_gfx12	= 35627,
    V_DUAL_MIN_F32_e32_X_FMAC_F32_e32_gfx11	= 35628,
    V_DUAL_MIN_F32_e32_X_FMAC_F32_e32_gfx12	= 35629,
    V_DUAL_MIN_F32_e32_X_FMAMK_F32_gfx11	= 35630,
    V_DUAL_MIN_F32_e32_X_FMAMK_F32_gfx12	= 35631,
    V_DUAL_MIN_F32_e32_X_LSHLREV_B32_e32_gfx11	= 35632,
    V_DUAL_MIN_F32_e32_X_LSHLREV_B32_e32_gfx12	= 35633,
    V_DUAL_MIN_F32_e32_X_MAX_F32_e32_gfx11	= 35634,
    V_DUAL_MIN_F32_e32_X_MAX_F32_e32_gfx12	= 35635,
    V_DUAL_MIN_F32_e32_X_MIN_F32_e32_gfx11	= 35636,
    V_DUAL_MIN_F32_e32_X_MIN_F32_e32_gfx12	= 35637,
    V_DUAL_MIN_F32_e32_X_MOV_B32_e32_gfx11	= 35638,
    V_DUAL_MIN_F32_e32_X_MOV_B32_e32_gfx12	= 35639,
    V_DUAL_MIN_F32_e32_X_MUL_F32_e32_gfx11	= 35640,
    V_DUAL_MIN_F32_e32_X_MUL_F32_e32_gfx12	= 35641,
    V_DUAL_MIN_F32_e32_X_MUL_LEGACY_F32_e32_gfx11	= 35642,
    V_DUAL_MIN_F32_e32_X_MUL_LEGACY_F32_e32_gfx12	= 35643,
    V_DUAL_MIN_F32_e32_X_SUBREV_F32_e32_gfx11	= 35644,
    V_DUAL_MIN_F32_e32_X_SUBREV_F32_e32_gfx12	= 35645,
    V_DUAL_MIN_F32_e32_X_SUB_F32_e32_gfx11	= 35646,
    V_DUAL_MIN_F32_e32_X_SUB_F32_e32_gfx12	= 35647,
    V_DUAL_MOV_B32_e32_X_ADD_F32_e32_gfx11	= 35648,
    V_DUAL_MOV_B32_e32_X_ADD_F32_e32_gfx12	= 35649,
    V_DUAL_MOV_B32_e32_X_ADD_U32_e32_gfx11	= 35650,
    V_DUAL_MOV_B32_e32_X_ADD_U32_e32_gfx12	= 35651,
    V_DUAL_MOV_B32_e32_X_AND_B32_e32_gfx11	= 35652,
    V_DUAL_MOV_B32_e32_X_AND_B32_e32_gfx12	= 35653,
    V_DUAL_MOV_B32_e32_X_CNDMASK_B32_e32_gfx11	= 35654,
    V_DUAL_MOV_B32_e32_X_CNDMASK_B32_e32_gfx12	= 35655,
    V_DUAL_MOV_B32_e32_X_DOT2C_F32_F16_e32_gfx11	= 35656,
    V_DUAL_MOV_B32_e32_X_FMAAK_F32_gfx11	= 35657,
    V_DUAL_MOV_B32_e32_X_FMAAK_F32_gfx12	= 35658,
    V_DUAL_MOV_B32_e32_X_FMAC_F32_e32_gfx11	= 35659,
    V_DUAL_MOV_B32_e32_X_FMAC_F32_e32_gfx12	= 35660,
    V_DUAL_MOV_B32_e32_X_FMAMK_F32_gfx11	= 35661,
    V_DUAL_MOV_B32_e32_X_FMAMK_F32_gfx12	= 35662,
    V_DUAL_MOV_B32_e32_X_LSHLREV_B32_e32_gfx11	= 35663,
    V_DUAL_MOV_B32_e32_X_LSHLREV_B32_e32_gfx12	= 35664,
    V_DUAL_MOV_B32_e32_X_MAX_F32_e32_gfx11	= 35665,
    V_DUAL_MOV_B32_e32_X_MAX_F32_e32_gfx12	= 35666,
    V_DUAL_MOV_B32_e32_X_MIN_F32_e32_gfx11	= 35667,
    V_DUAL_MOV_B32_e32_X_MIN_F32_e32_gfx12	= 35668,
    V_DUAL_MOV_B32_e32_X_MOV_B32_e32_gfx11	= 35669,
    V_DUAL_MOV_B32_e32_X_MOV_B32_e32_gfx12	= 35670,
    V_DUAL_MOV_B32_e32_X_MUL_F32_e32_gfx11	= 35671,
    V_DUAL_MOV_B32_e32_X_MUL_F32_e32_gfx12	= 35672,
    V_DUAL_MOV_B32_e32_X_MUL_LEGACY_F32_e32_gfx11	= 35673,
    V_DUAL_MOV_B32_e32_X_MUL_LEGACY_F32_e32_gfx12	= 35674,
    V_DUAL_MOV_B32_e32_X_SUBREV_F32_e32_gfx11	= 35675,
    V_DUAL_MOV_B32_e32_X_SUBREV_F32_e32_gfx12	= 35676,
    V_DUAL_MOV_B32_e32_X_SUB_F32_e32_gfx11	= 35677,
    V_DUAL_MOV_B32_e32_X_SUB_F32_e32_gfx12	= 35678,
    V_DUAL_MUL_F32_e32_X_ADD_F32_e32_gfx11	= 35679,
    V_DUAL_MUL_F32_e32_X_ADD_F32_e32_gfx12	= 35680,
    V_DUAL_MUL_F32_e32_X_ADD_U32_e32_gfx11	= 35681,
    V_DUAL_MUL_F32_e32_X_ADD_U32_e32_gfx12	= 35682,
    V_DUAL_MUL_F32_e32_X_AND_B32_e32_gfx11	= 35683,
    V_DUAL_MUL_F32_e32_X_AND_B32_e32_gfx12	= 35684,
    V_DUAL_MUL_F32_e32_X_CNDMASK_B32_e32_gfx11	= 35685,
    V_DUAL_MUL_F32_e32_X_CNDMASK_B32_e32_gfx12	= 35686,
    V_DUAL_MUL_F32_e32_X_DOT2C_F32_F16_e32_gfx11	= 35687,
    V_DUAL_MUL_F32_e32_X_FMAAK_F32_gfx11	= 35688,
    V_DUAL_MUL_F32_e32_X_FMAAK_F32_gfx12	= 35689,
    V_DUAL_MUL_F32_e32_X_FMAC_F32_e32_gfx11	= 35690,
    V_DUAL_MUL_F32_e32_X_FMAC_F32_e32_gfx12	= 35691,
    V_DUAL_MUL_F32_e32_X_FMAMK_F32_gfx11	= 35692,
    V_DUAL_MUL_F32_e32_X_FMAMK_F32_gfx12	= 35693,
    V_DUAL_MUL_F32_e32_X_LSHLREV_B32_e32_gfx11	= 35694,
    V_DUAL_MUL_F32_e32_X_LSHLREV_B32_e32_gfx12	= 35695,
    V_DUAL_MUL_F32_e32_X_MAX_F32_e32_gfx11	= 35696,
    V_DUAL_MUL_F32_e32_X_MAX_F32_e32_gfx12	= 35697,
    V_DUAL_MUL_F32_e32_X_MIN_F32_e32_gfx11	= 35698,
    V_DUAL_MUL_F32_e32_X_MIN_F32_e32_gfx12	= 35699,
    V_DUAL_MUL_F32_e32_X_MOV_B32_e32_gfx11	= 35700,
    V_DUAL_MUL_F32_e32_X_MOV_B32_e32_gfx12	= 35701,
    V_DUAL_MUL_F32_e32_X_MUL_F32_e32_gfx11	= 35702,
    V_DUAL_MUL_F32_e32_X_MUL_F32_e32_gfx12	= 35703,
    V_DUAL_MUL_F32_e32_X_MUL_LEGACY_F32_e32_gfx11	= 35704,
    V_DUAL_MUL_F32_e32_X_MUL_LEGACY_F32_e32_gfx12	= 35705,
    V_DUAL_MUL_F32_e32_X_SUBREV_F32_e32_gfx11	= 35706,
    V_DUAL_MUL_F32_e32_X_SUBREV_F32_e32_gfx12	= 35707,
    V_DUAL_MUL_F32_e32_X_SUB_F32_e32_gfx11	= 35708,
    V_DUAL_MUL_F32_e32_X_SUB_F32_e32_gfx12	= 35709,
    V_DUAL_MUL_LEGACY_F32_e32_X_ADD_F32_e32_gfx11	= 35710,
    V_DUAL_MUL_LEGACY_F32_e32_X_ADD_F32_e32_gfx12	= 35711,
    V_DUAL_MUL_LEGACY_F32_e32_X_ADD_U32_e32_gfx11	= 35712,
    V_DUAL_MUL_LEGACY_F32_e32_X_ADD_U32_e32_gfx12	= 35713,
    V_DUAL_MUL_LEGACY_F32_e32_X_AND_B32_e32_gfx11	= 35714,
    V_DUAL_MUL_LEGACY_F32_e32_X_AND_B32_e32_gfx12	= 35715,
    V_DUAL_MUL_LEGACY_F32_e32_X_CNDMASK_B32_e32_gfx11	= 35716,
    V_DUAL_MUL_LEGACY_F32_e32_X_CNDMASK_B32_e32_gfx12	= 35717,
    V_DUAL_MUL_LEGACY_F32_e32_X_DOT2C_F32_F16_e32_gfx11	= 35718,
    V_DUAL_MUL_LEGACY_F32_e32_X_FMAAK_F32_gfx11	= 35719,
    V_DUAL_MUL_LEGACY_F32_e32_X_FMAAK_F32_gfx12	= 35720,
    V_DUAL_MUL_LEGACY_F32_e32_X_FMAC_F32_e32_gfx11	= 35721,
    V_DUAL_MUL_LEGACY_F32_e32_X_FMAC_F32_e32_gfx12	= 35722,
    V_DUAL_MUL_LEGACY_F32_e32_X_FMAMK_F32_gfx11	= 35723,
    V_DUAL_MUL_LEGACY_F32_e32_X_FMAMK_F32_gfx12	= 35724,
    V_DUAL_MUL_LEGACY_F32_e32_X_LSHLREV_B32_e32_gfx11	= 35725,
    V_DUAL_MUL_LEGACY_F32_e32_X_LSHLREV_B32_e32_gfx12	= 35726,
    V_DUAL_MUL_LEGACY_F32_e32_X_MAX_F32_e32_gfx11	= 35727,
    V_DUAL_MUL_LEGACY_F32_e32_X_MAX_F32_e32_gfx12	= 35728,
    V_DUAL_MUL_LEGACY_F32_e32_X_MIN_F32_e32_gfx11	= 35729,
    V_DUAL_MUL_LEGACY_F32_e32_X_MIN_F32_e32_gfx12	= 35730,
    V_DUAL_MUL_LEGACY_F32_e32_X_MOV_B32_e32_gfx11	= 35731,
    V_DUAL_MUL_LEGACY_F32_e32_X_MOV_B32_e32_gfx12	= 35732,
    V_DUAL_MUL_LEGACY_F32_e32_X_MUL_F32_e32_gfx11	= 35733,
    V_DUAL_MUL_LEGACY_F32_e32_X_MUL_F32_e32_gfx12	= 35734,
    V_DUAL_MUL_LEGACY_F32_e32_X_MUL_LEGACY_F32_e32_gfx11	= 35735,
    V_DUAL_MUL_LEGACY_F32_e32_X_MUL_LEGACY_F32_e32_gfx12	= 35736,
    V_DUAL_MUL_LEGACY_F32_e32_X_SUBREV_F32_e32_gfx11	= 35737,
    V_DUAL_MUL_LEGACY_F32_e32_X_SUBREV_F32_e32_gfx12	= 35738,
    V_DUAL_MUL_LEGACY_F32_e32_X_SUB_F32_e32_gfx11	= 35739,
    V_DUAL_MUL_LEGACY_F32_e32_X_SUB_F32_e32_gfx12	= 35740,
    V_DUAL_SUBREV_F32_e32_X_ADD_F32_e32_gfx11	= 35741,
    V_DUAL_SUBREV_F32_e32_X_ADD_F32_e32_gfx12	= 35742,
    V_DUAL_SUBREV_F32_e32_X_ADD_U32_e32_gfx11	= 35743,
    V_DUAL_SUBREV_F32_e32_X_ADD_U32_e32_gfx12	= 35744,
    V_DUAL_SUBREV_F32_e32_X_AND_B32_e32_gfx11	= 35745,
    V_DUAL_SUBREV_F32_e32_X_AND_B32_e32_gfx12	= 35746,
    V_DUAL_SUBREV_F32_e32_X_CNDMASK_B32_e32_gfx11	= 35747,
    V_DUAL_SUBREV_F32_e32_X_CNDMASK_B32_e32_gfx12	= 35748,
    V_DUAL_SUBREV_F32_e32_X_DOT2C_F32_F16_e32_gfx11	= 35749,
    V_DUAL_SUBREV_F32_e32_X_FMAAK_F32_gfx11	= 35750,
    V_DUAL_SUBREV_F32_e32_X_FMAAK_F32_gfx12	= 35751,
    V_DUAL_SUBREV_F32_e32_X_FMAC_F32_e32_gfx11	= 35752,
    V_DUAL_SUBREV_F32_e32_X_FMAC_F32_e32_gfx12	= 35753,
    V_DUAL_SUBREV_F32_e32_X_FMAMK_F32_gfx11	= 35754,
    V_DUAL_SUBREV_F32_e32_X_FMAMK_F32_gfx12	= 35755,
    V_DUAL_SUBREV_F32_e32_X_LSHLREV_B32_e32_gfx11	= 35756,
    V_DUAL_SUBREV_F32_e32_X_LSHLREV_B32_e32_gfx12	= 35757,
    V_DUAL_SUBREV_F32_e32_X_MAX_F32_e32_gfx11	= 35758,
    V_DUAL_SUBREV_F32_e32_X_MAX_F32_e32_gfx12	= 35759,
    V_DUAL_SUBREV_F32_e32_X_MIN_F32_e32_gfx11	= 35760,
    V_DUAL_SUBREV_F32_e32_X_MIN_F32_e32_gfx12	= 35761,
    V_DUAL_SUBREV_F32_e32_X_MOV_B32_e32_gfx11	= 35762,
    V_DUAL_SUBREV_F32_e32_X_MOV_B32_e32_gfx12	= 35763,
    V_DUAL_SUBREV_F32_e32_X_MUL_F32_e32_gfx11	= 35764,
    V_DUAL_SUBREV_F32_e32_X_MUL_F32_e32_gfx12	= 35765,
    V_DUAL_SUBREV_F32_e32_X_MUL_LEGACY_F32_e32_gfx11	= 35766,
    V_DUAL_SUBREV_F32_e32_X_MUL_LEGACY_F32_e32_gfx12	= 35767,
    V_DUAL_SUBREV_F32_e32_X_SUBREV_F32_e32_gfx11	= 35768,
    V_DUAL_SUBREV_F32_e32_X_SUBREV_F32_e32_gfx12	= 35769,
    V_DUAL_SUBREV_F32_e32_X_SUB_F32_e32_gfx11	= 35770,
    V_DUAL_SUBREV_F32_e32_X_SUB_F32_e32_gfx12	= 35771,
    V_DUAL_SUB_F32_e32_X_ADD_F32_e32_gfx11	= 35772,
    V_DUAL_SUB_F32_e32_X_ADD_F32_e32_gfx12	= 35773,
    V_DUAL_SUB_F32_e32_X_ADD_U32_e32_gfx11	= 35774,
    V_DUAL_SUB_F32_e32_X_ADD_U32_e32_gfx12	= 35775,
    V_DUAL_SUB_F32_e32_X_AND_B32_e32_gfx11	= 35776,
    V_DUAL_SUB_F32_e32_X_AND_B32_e32_gfx12	= 35777,
    V_DUAL_SUB_F32_e32_X_CNDMASK_B32_e32_gfx11	= 35778,
    V_DUAL_SUB_F32_e32_X_CNDMASK_B32_e32_gfx12	= 35779,
    V_DUAL_SUB_F32_e32_X_DOT2C_F32_F16_e32_gfx11	= 35780,
    V_DUAL_SUB_F32_e32_X_FMAAK_F32_gfx11	= 35781,
    V_DUAL_SUB_F32_e32_X_FMAAK_F32_gfx12	= 35782,
    V_DUAL_SUB_F32_e32_X_FMAC_F32_e32_gfx11	= 35783,
    V_DUAL_SUB_F32_e32_X_FMAC_F32_e32_gfx12	= 35784,
    V_DUAL_SUB_F32_e32_X_FMAMK_F32_gfx11	= 35785,
    V_DUAL_SUB_F32_e32_X_FMAMK_F32_gfx12	= 35786,
    V_DUAL_SUB_F32_e32_X_LSHLREV_B32_e32_gfx11	= 35787,
    V_DUAL_SUB_F32_e32_X_LSHLREV_B32_e32_gfx12	= 35788,
    V_DUAL_SUB_F32_e32_X_MAX_F32_e32_gfx11	= 35789,
    V_DUAL_SUB_F32_e32_X_MAX_F32_e32_gfx12	= 35790,
    V_DUAL_SUB_F32_e32_X_MIN_F32_e32_gfx11	= 35791,
    V_DUAL_SUB_F32_e32_X_MIN_F32_e32_gfx12	= 35792,
    V_DUAL_SUB_F32_e32_X_MOV_B32_e32_gfx11	= 35793,
    V_DUAL_SUB_F32_e32_X_MOV_B32_e32_gfx12	= 35794,
    V_DUAL_SUB_F32_e32_X_MUL_F32_e32_gfx11	= 35795,
    V_DUAL_SUB_F32_e32_X_MUL_F32_e32_gfx12	= 35796,
    V_DUAL_SUB_F32_e32_X_MUL_LEGACY_F32_e32_gfx11	= 35797,
    V_DUAL_SUB_F32_e32_X_MUL_LEGACY_F32_e32_gfx12	= 35798,
    V_DUAL_SUB_F32_e32_X_SUBREV_F32_e32_gfx11	= 35799,
    V_DUAL_SUB_F32_e32_X_SUBREV_F32_e32_gfx12	= 35800,
    V_DUAL_SUB_F32_e32_X_SUB_F32_e32_gfx11	= 35801,
    V_DUAL_SUB_F32_e32_X_SUB_F32_e32_gfx12	= 35802,
    V_EXP_F16_dpp8_gfx10	= 35803,
    V_EXP_F16_dpp_gfx10	= 35804,
    V_EXP_F16_dpp_vi	= 35805,
    V_EXP_F16_e32_gfx10	= 35806,
    V_EXP_F16_e32_vi	= 35807,
    V_EXP_F16_e64_gfx10	= 35808,
    V_EXP_F16_e64_vi	= 35809,
    V_EXP_F16_fake16_dpp8_gfx11	= 35810,
    V_EXP_F16_fake16_dpp8_gfx12	= 35811,
    V_EXP_F16_fake16_dpp_gfx11	= 35812,
    V_EXP_F16_fake16_dpp_gfx12	= 35813,
    V_EXP_F16_fake16_e32_gfx11	= 35814,
    V_EXP_F16_fake16_e32_gfx12	= 35815,
    V_EXP_F16_fake16_e64_dpp8_gfx11	= 35816,
    V_EXP_F16_fake16_e64_dpp8_gfx12	= 35817,
    V_EXP_F16_fake16_e64_dpp_gfx11	= 35818,
    V_EXP_F16_fake16_e64_dpp_gfx12	= 35819,
    V_EXP_F16_fake16_e64_gfx11	= 35820,
    V_EXP_F16_fake16_e64_gfx12	= 35821,
    V_EXP_F16_sdwa_gfx10	= 35822,
    V_EXP_F16_sdwa_gfx9	= 35823,
    V_EXP_F16_sdwa_vi	= 35824,
    V_EXP_F16_t16_dpp8_gfx11	= 35825,
    V_EXP_F16_t16_dpp8_gfx12	= 35826,
    V_EXP_F16_t16_dpp_gfx11	= 35827,
    V_EXP_F16_t16_dpp_gfx12	= 35828,
    V_EXP_F16_t16_e32_gfx11	= 35829,
    V_EXP_F16_t16_e32_gfx12	= 35830,
    V_EXP_F16_t16_e64_dpp8_gfx11	= 35831,
    V_EXP_F16_t16_e64_dpp8_gfx12	= 35832,
    V_EXP_F16_t16_e64_dpp_gfx11	= 35833,
    V_EXP_F16_t16_e64_dpp_gfx12	= 35834,
    V_EXP_F16_t16_e64_gfx11	= 35835,
    V_EXP_F16_t16_e64_gfx12	= 35836,
    V_EXP_F32_dpp8_gfx10	= 35837,
    V_EXP_F32_dpp8_gfx11	= 35838,
    V_EXP_F32_dpp8_gfx12	= 35839,
    V_EXP_F32_dpp_gfx10	= 35840,
    V_EXP_F32_dpp_gfx11	= 35841,
    V_EXP_F32_dpp_gfx12	= 35842,
    V_EXP_F32_dpp_vi	= 35843,
    V_EXP_F32_e32_gfx10	= 35844,
    V_EXP_F32_e32_gfx11	= 35845,
    V_EXP_F32_e32_gfx12	= 35846,
    V_EXP_F32_e32_gfx6_gfx7	= 35847,
    V_EXP_F32_e32_vi	= 35848,
    V_EXP_F32_e64_dpp8_gfx11	= 35849,
    V_EXP_F32_e64_dpp8_gfx12	= 35850,
    V_EXP_F32_e64_dpp_gfx11	= 35851,
    V_EXP_F32_e64_dpp_gfx12	= 35852,
    V_EXP_F32_e64_gfx10	= 35853,
    V_EXP_F32_e64_gfx11	= 35854,
    V_EXP_F32_e64_gfx12	= 35855,
    V_EXP_F32_e64_gfx6_gfx7	= 35856,
    V_EXP_F32_e64_vi	= 35857,
    V_EXP_F32_sdwa_gfx10	= 35858,
    V_EXP_F32_sdwa_gfx9	= 35859,
    V_EXP_F32_sdwa_vi	= 35860,
    V_EXP_LEGACY_F32_dpp_vi	= 35861,
    V_EXP_LEGACY_F32_e32_gfx7	= 35862,
    V_EXP_LEGACY_F32_e32_vi	= 35863,
    V_EXP_LEGACY_F32_e64_gfx7	= 35864,
    V_EXP_LEGACY_F32_e64_vi	= 35865,
    V_EXP_LEGACY_F32_sdwa_gfx9	= 35866,
    V_EXP_LEGACY_F32_sdwa_vi	= 35867,
    V_FFBH_I32_dpp8_gfx10	= 35868,
    V_FFBH_I32_dpp_gfx10	= 35869,
    V_FFBH_I32_dpp_vi	= 35870,
    V_FFBH_I32_e32_gfx10	= 35871,
    V_FFBH_I32_e32_gfx6_gfx7	= 35872,
    V_FFBH_I32_e32_vi	= 35873,
    V_FFBH_I32_e64_gfx10	= 35874,
    V_FFBH_I32_e64_gfx6_gfx7	= 35875,
    V_FFBH_I32_e64_vi	= 35876,
    V_FFBH_I32_sdwa_gfx10	= 35877,
    V_FFBH_I32_sdwa_gfx9	= 35878,
    V_FFBH_I32_sdwa_vi	= 35879,
    V_FFBH_U32_dpp8_gfx10	= 35880,
    V_FFBH_U32_dpp_gfx10	= 35881,
    V_FFBH_U32_dpp_vi	= 35882,
    V_FFBH_U32_e32_gfx10	= 35883,
    V_FFBH_U32_e32_gfx6_gfx7	= 35884,
    V_FFBH_U32_e32_vi	= 35885,
    V_FFBH_U32_e64_gfx10	= 35886,
    V_FFBH_U32_e64_gfx6_gfx7	= 35887,
    V_FFBH_U32_e64_vi	= 35888,
    V_FFBH_U32_sdwa_gfx10	= 35889,
    V_FFBH_U32_sdwa_gfx9	= 35890,
    V_FFBH_U32_sdwa_vi	= 35891,
    V_FFBL_B32_dpp8_gfx10	= 35892,
    V_FFBL_B32_dpp_gfx10	= 35893,
    V_FFBL_B32_dpp_vi	= 35894,
    V_FFBL_B32_e32_gfx10	= 35895,
    V_FFBL_B32_e32_gfx6_gfx7	= 35896,
    V_FFBL_B32_e32_vi	= 35897,
    V_FFBL_B32_e64_gfx10	= 35898,
    V_FFBL_B32_e64_gfx6_gfx7	= 35899,
    V_FFBL_B32_e64_vi	= 35900,
    V_FFBL_B32_sdwa_gfx10	= 35901,
    V_FFBL_B32_sdwa_gfx9	= 35902,
    V_FFBL_B32_sdwa_vi	= 35903,
    V_FLOOR_F16_dpp8_gfx10	= 35904,
    V_FLOOR_F16_dpp_gfx10	= 35905,
    V_FLOOR_F16_dpp_vi	= 35906,
    V_FLOOR_F16_e32_gfx10	= 35907,
    V_FLOOR_F16_e32_vi	= 35908,
    V_FLOOR_F16_e64_gfx10	= 35909,
    V_FLOOR_F16_e64_vi	= 35910,
    V_FLOOR_F16_fake16_dpp8_gfx11	= 35911,
    V_FLOOR_F16_fake16_dpp8_gfx12	= 35912,
    V_FLOOR_F16_fake16_dpp_gfx11	= 35913,
    V_FLOOR_F16_fake16_dpp_gfx12	= 35914,
    V_FLOOR_F16_fake16_e32_gfx11	= 35915,
    V_FLOOR_F16_fake16_e32_gfx12	= 35916,
    V_FLOOR_F16_fake16_e64_dpp8_gfx11	= 35917,
    V_FLOOR_F16_fake16_e64_dpp8_gfx12	= 35918,
    V_FLOOR_F16_fake16_e64_dpp_gfx11	= 35919,
    V_FLOOR_F16_fake16_e64_dpp_gfx12	= 35920,
    V_FLOOR_F16_fake16_e64_gfx11	= 35921,
    V_FLOOR_F16_fake16_e64_gfx12	= 35922,
    V_FLOOR_F16_sdwa_gfx10	= 35923,
    V_FLOOR_F16_sdwa_gfx9	= 35924,
    V_FLOOR_F16_sdwa_vi	= 35925,
    V_FLOOR_F16_t16_dpp8_gfx11	= 35926,
    V_FLOOR_F16_t16_dpp8_gfx12	= 35927,
    V_FLOOR_F16_t16_dpp_gfx11	= 35928,
    V_FLOOR_F16_t16_dpp_gfx12	= 35929,
    V_FLOOR_F16_t16_e32_gfx11	= 35930,
    V_FLOOR_F16_t16_e32_gfx12	= 35931,
    V_FLOOR_F16_t16_e64_dpp8_gfx11	= 35932,
    V_FLOOR_F16_t16_e64_dpp8_gfx12	= 35933,
    V_FLOOR_F16_t16_e64_dpp_gfx11	= 35934,
    V_FLOOR_F16_t16_e64_dpp_gfx12	= 35935,
    V_FLOOR_F16_t16_e64_gfx11	= 35936,
    V_FLOOR_F16_t16_e64_gfx12	= 35937,
    V_FLOOR_F32_dpp8_gfx10	= 35938,
    V_FLOOR_F32_dpp8_gfx11	= 35939,
    V_FLOOR_F32_dpp8_gfx12	= 35940,
    V_FLOOR_F32_dpp_gfx10	= 35941,
    V_FLOOR_F32_dpp_gfx11	= 35942,
    V_FLOOR_F32_dpp_gfx12	= 35943,
    V_FLOOR_F32_dpp_vi	= 35944,
    V_FLOOR_F32_e32_gfx10	= 35945,
    V_FLOOR_F32_e32_gfx11	= 35946,
    V_FLOOR_F32_e32_gfx12	= 35947,
    V_FLOOR_F32_e32_gfx6_gfx7	= 35948,
    V_FLOOR_F32_e32_vi	= 35949,
    V_FLOOR_F32_e64_dpp8_gfx11	= 35950,
    V_FLOOR_F32_e64_dpp8_gfx12	= 35951,
    V_FLOOR_F32_e64_dpp_gfx11	= 35952,
    V_FLOOR_F32_e64_dpp_gfx12	= 35953,
    V_FLOOR_F32_e64_gfx10	= 35954,
    V_FLOOR_F32_e64_gfx11	= 35955,
    V_FLOOR_F32_e64_gfx12	= 35956,
    V_FLOOR_F32_e64_gfx6_gfx7	= 35957,
    V_FLOOR_F32_e64_vi	= 35958,
    V_FLOOR_F32_sdwa_gfx10	= 35959,
    V_FLOOR_F32_sdwa_gfx9	= 35960,
    V_FLOOR_F32_sdwa_vi	= 35961,
    V_FLOOR_F64_dpp_vi	= 35962,
    V_FLOOR_F64_e32_gfx10	= 35963,
    V_FLOOR_F64_e32_gfx11	= 35964,
    V_FLOOR_F64_e32_gfx12	= 35965,
    V_FLOOR_F64_e32_gfx7	= 35966,
    V_FLOOR_F64_e32_vi	= 35967,
    V_FLOOR_F64_e64_gfx10	= 35968,
    V_FLOOR_F64_e64_gfx11	= 35969,
    V_FLOOR_F64_e64_gfx12	= 35970,
    V_FLOOR_F64_e64_gfx7	= 35971,
    V_FLOOR_F64_e64_vi	= 35972,
    V_FMAAK_F16_gfx10	= 35973,
    V_FMAAK_F16_t16_gfx11	= 35974,
    V_FMAAK_F16_t16_gfx12	= 35975,
    V_FMAAK_F32_gfx10	= 35976,
    V_FMAAK_F32_gfx11	= 35977,
    V_FMAAK_F32_gfx12	= 35978,
    V_FMAAK_F32_gfx940	= 35979,
    V_FMAC_DX9_ZERO_F32_e32_gfx11	= 35980,
    V_FMAC_DX9_ZERO_F32_e64_gfx11	= 35981,
    V_FMAC_F16_dpp8_gfx10	= 35982,
    V_FMAC_F16_dpp_gfx10	= 35983,
    V_FMAC_F16_e32_gfx10	= 35984,
    V_FMAC_F16_e64_gfx10	= 35985,
    V_FMAC_F16_t16_dpp8_gfx11	= 35986,
    V_FMAC_F16_t16_dpp8_gfx12	= 35987,
    V_FMAC_F16_t16_dpp_gfx11	= 35988,
    V_FMAC_F16_t16_dpp_gfx12	= 35989,
    V_FMAC_F16_t16_e32_gfx11	= 35990,
    V_FMAC_F16_t16_e32_gfx12	= 35991,
    V_FMAC_F16_t16_e64_dpp8_gfx11	= 35992,
    V_FMAC_F16_t16_e64_dpp8_gfx12	= 35993,
    V_FMAC_F16_t16_e64_dpp_gfx11	= 35994,
    V_FMAC_F16_t16_e64_dpp_gfx12	= 35995,
    V_FMAC_F16_t16_e64_gfx11	= 35996,
    V_FMAC_F16_t16_e64_gfx12	= 35997,
    V_FMAC_F32_dpp8_gfx10	= 35998,
    V_FMAC_F32_dpp8_gfx11	= 35999,
    V_FMAC_F32_dpp8_gfx12	= 36000,
    V_FMAC_F32_dpp_gfx10	= 36001,
    V_FMAC_F32_dpp_gfx11	= 36002,
    V_FMAC_F32_dpp_gfx12	= 36003,
    V_FMAC_F32_dpp_vi	= 36004,
    V_FMAC_F32_e32_gfx10	= 36005,
    V_FMAC_F32_e32_gfx11	= 36006,
    V_FMAC_F32_e32_gfx12	= 36007,
    V_FMAC_F32_e32_vi	= 36008,
    V_FMAC_F32_e64_dpp8_gfx11	= 36009,
    V_FMAC_F32_e64_dpp8_gfx12	= 36010,
    V_FMAC_F32_e64_dpp_gfx11	= 36011,
    V_FMAC_F32_e64_dpp_gfx12	= 36012,
    V_FMAC_F32_e64_gfx10	= 36013,
    V_FMAC_F32_e64_gfx11	= 36014,
    V_FMAC_F32_e64_gfx12	= 36015,
    V_FMAC_F32_e64_vi	= 36016,
    V_FMAC_F32_sdwa_vi	= 36017,
    V_FMAC_F64_dpp_gfx90a	= 36018,
    V_FMAC_F64_e32_gfx90a	= 36019,
    V_FMAC_F64_e64_gfx90a	= 36020,
    V_FMAC_LEGACY_F32_e32_gfx10	= 36021,
    V_FMAC_LEGACY_F32_e64_gfx10	= 36022,
    V_FMAMK_F16_gfx10	= 36023,
    V_FMAMK_F16_t16_gfx11	= 36024,
    V_FMAMK_F16_t16_gfx12	= 36025,
    V_FMAMK_F32_gfx10	= 36026,
    V_FMAMK_F32_gfx11	= 36027,
    V_FMAMK_F32_gfx12	= 36028,
    V_FMAMK_F32_gfx940	= 36029,
    V_FMA_DX9_ZERO_F32_e64_gfx11	= 36030,
    V_FMA_DX9_ZERO_F32_e64_gfx12	= 36031,
    V_FMA_F16_e64_dpp8_gfx11	= 36032,
    V_FMA_F16_e64_dpp8_gfx12	= 36033,
    V_FMA_F16_e64_dpp_gfx11	= 36034,
    V_FMA_F16_e64_dpp_gfx12	= 36035,
    V_FMA_F16_e64_gfx11	= 36036,
    V_FMA_F16_e64_gfx12	= 36037,
    V_FMA_F16_gfx10	= 36038,
    V_FMA_F16_gfx9_gfx9	= 36039,
    V_FMA_F16_vi	= 36040,
    V_FMA_F32_e64_dpp8_gfx11	= 36041,
    V_FMA_F32_e64_dpp8_gfx12	= 36042,
    V_FMA_F32_e64_dpp_gfx11	= 36043,
    V_FMA_F32_e64_dpp_gfx12	= 36044,
    V_FMA_F32_e64_gfx11	= 36045,
    V_FMA_F32_e64_gfx12	= 36046,
    V_FMA_F32_gfx10	= 36047,
    V_FMA_F32_gfx6_gfx7	= 36048,
    V_FMA_F32_vi	= 36049,
    V_FMA_F64_e64_gfx11	= 36050,
    V_FMA_F64_e64_gfx12	= 36051,
    V_FMA_F64_gfx10	= 36052,
    V_FMA_F64_gfx6_gfx7	= 36053,
    V_FMA_F64_vi	= 36054,
    V_FMA_LEGACY_F16_gfx9	= 36055,
    V_FMA_LEGACY_F32_gfx10	= 36056,
    V_FMA_MIXHI_F16_dpp8_gfx11	= 36057,
    V_FMA_MIXHI_F16_dpp8_gfx12	= 36058,
    V_FMA_MIXHI_F16_dpp_gfx11	= 36059,
    V_FMA_MIXHI_F16_dpp_gfx12	= 36060,
    V_FMA_MIXHI_F16_gfx10	= 36061,
    V_FMA_MIXHI_F16_gfx11	= 36062,
    V_FMA_MIXHI_F16_gfx12	= 36063,
    V_FMA_MIXHI_F16_vi	= 36064,
    V_FMA_MIXLO_F16_dpp8_gfx11	= 36065,
    V_FMA_MIXLO_F16_dpp8_gfx12	= 36066,
    V_FMA_MIXLO_F16_dpp_gfx11	= 36067,
    V_FMA_MIXLO_F16_dpp_gfx12	= 36068,
    V_FMA_MIXLO_F16_gfx10	= 36069,
    V_FMA_MIXLO_F16_gfx11	= 36070,
    V_FMA_MIXLO_F16_gfx12	= 36071,
    V_FMA_MIXLO_F16_vi	= 36072,
    V_FMA_MIX_F32_dpp8_gfx11	= 36073,
    V_FMA_MIX_F32_dpp8_gfx12	= 36074,
    V_FMA_MIX_F32_dpp_gfx11	= 36075,
    V_FMA_MIX_F32_dpp_gfx12	= 36076,
    V_FMA_MIX_F32_gfx10	= 36077,
    V_FMA_MIX_F32_gfx11	= 36078,
    V_FMA_MIX_F32_gfx12	= 36079,
    V_FMA_MIX_F32_vi	= 36080,
    V_FRACT_F16_dpp8_gfx10	= 36081,
    V_FRACT_F16_dpp_gfx10	= 36082,
    V_FRACT_F16_dpp_vi	= 36083,
    V_FRACT_F16_e32_gfx10	= 36084,
    V_FRACT_F16_e32_vi	= 36085,
    V_FRACT_F16_e64_gfx10	= 36086,
    V_FRACT_F16_e64_vi	= 36087,
    V_FRACT_F16_fake16_dpp8_gfx11	= 36088,
    V_FRACT_F16_fake16_dpp8_gfx12	= 36089,
    V_FRACT_F16_fake16_dpp_gfx11	= 36090,
    V_FRACT_F16_fake16_dpp_gfx12	= 36091,
    V_FRACT_F16_fake16_e32_gfx11	= 36092,
    V_FRACT_F16_fake16_e32_gfx12	= 36093,
    V_FRACT_F16_fake16_e64_dpp8_gfx11	= 36094,
    V_FRACT_F16_fake16_e64_dpp8_gfx12	= 36095,
    V_FRACT_F16_fake16_e64_dpp_gfx11	= 36096,
    V_FRACT_F16_fake16_e64_dpp_gfx12	= 36097,
    V_FRACT_F16_fake16_e64_gfx11	= 36098,
    V_FRACT_F16_fake16_e64_gfx12	= 36099,
    V_FRACT_F16_sdwa_gfx10	= 36100,
    V_FRACT_F16_sdwa_gfx9	= 36101,
    V_FRACT_F16_sdwa_vi	= 36102,
    V_FRACT_F32_dpp8_gfx10	= 36103,
    V_FRACT_F32_dpp8_gfx11	= 36104,
    V_FRACT_F32_dpp8_gfx12	= 36105,
    V_FRACT_F32_dpp_gfx10	= 36106,
    V_FRACT_F32_dpp_gfx11	= 36107,
    V_FRACT_F32_dpp_gfx12	= 36108,
    V_FRACT_F32_dpp_vi	= 36109,
    V_FRACT_F32_e32_gfx10	= 36110,
    V_FRACT_F32_e32_gfx11	= 36111,
    V_FRACT_F32_e32_gfx12	= 36112,
    V_FRACT_F32_e32_gfx6_gfx7	= 36113,
    V_FRACT_F32_e32_vi	= 36114,
    V_FRACT_F32_e64_dpp8_gfx11	= 36115,
    V_FRACT_F32_e64_dpp8_gfx12	= 36116,
    V_FRACT_F32_e64_dpp_gfx11	= 36117,
    V_FRACT_F32_e64_dpp_gfx12	= 36118,
    V_FRACT_F32_e64_gfx10	= 36119,
    V_FRACT_F32_e64_gfx11	= 36120,
    V_FRACT_F32_e64_gfx12	= 36121,
    V_FRACT_F32_e64_gfx6_gfx7	= 36122,
    V_FRACT_F32_e64_vi	= 36123,
    V_FRACT_F32_sdwa_gfx10	= 36124,
    V_FRACT_F32_sdwa_gfx9	= 36125,
    V_FRACT_F32_sdwa_vi	= 36126,
    V_FRACT_F64_dpp_vi	= 36127,
    V_FRACT_F64_e32_gfx10	= 36128,
    V_FRACT_F64_e32_gfx11	= 36129,
    V_FRACT_F64_e32_gfx12	= 36130,
    V_FRACT_F64_e32_gfx6_gfx7	= 36131,
    V_FRACT_F64_e32_vi	= 36132,
    V_FRACT_F64_e64_gfx10	= 36133,
    V_FRACT_F64_e64_gfx11	= 36134,
    V_FRACT_F64_e64_gfx12	= 36135,
    V_FRACT_F64_e64_gfx6_gfx7	= 36136,
    V_FRACT_F64_e64_vi	= 36137,
    V_FREXP_EXP_I16_F16_dpp8_gfx10	= 36138,
    V_FREXP_EXP_I16_F16_dpp_gfx10	= 36139,
    V_FREXP_EXP_I16_F16_dpp_vi	= 36140,
    V_FREXP_EXP_I16_F16_e32_gfx10	= 36141,
    V_FREXP_EXP_I16_F16_e32_vi	= 36142,
    V_FREXP_EXP_I16_F16_e64_gfx10	= 36143,
    V_FREXP_EXP_I16_F16_e64_vi	= 36144,
    V_FREXP_EXP_I16_F16_sdwa_gfx10	= 36145,
    V_FREXP_EXP_I16_F16_sdwa_gfx9	= 36146,
    V_FREXP_EXP_I16_F16_sdwa_vi	= 36147,
    V_FREXP_EXP_I16_F16_t16_dpp8_gfx11	= 36148,
    V_FREXP_EXP_I16_F16_t16_dpp8_gfx12	= 36149,
    V_FREXP_EXP_I16_F16_t16_dpp_gfx11	= 36150,
    V_FREXP_EXP_I16_F16_t16_dpp_gfx12	= 36151,
    V_FREXP_EXP_I16_F16_t16_e32_gfx11	= 36152,
    V_FREXP_EXP_I16_F16_t16_e32_gfx12	= 36153,
    V_FREXP_EXP_I16_F16_t16_e64_dpp8_gfx11	= 36154,
    V_FREXP_EXP_I16_F16_t16_e64_dpp8_gfx12	= 36155,
    V_FREXP_EXP_I16_F16_t16_e64_dpp_gfx11	= 36156,
    V_FREXP_EXP_I16_F16_t16_e64_dpp_gfx12	= 36157,
    V_FREXP_EXP_I16_F16_t16_e64_gfx11	= 36158,
    V_FREXP_EXP_I16_F16_t16_e64_gfx12	= 36159,
    V_FREXP_EXP_I32_F32_dpp8_gfx10	= 36160,
    V_FREXP_EXP_I32_F32_dpp8_gfx11	= 36161,
    V_FREXP_EXP_I32_F32_dpp8_gfx12	= 36162,
    V_FREXP_EXP_I32_F32_dpp_gfx10	= 36163,
    V_FREXP_EXP_I32_F32_dpp_gfx11	= 36164,
    V_FREXP_EXP_I32_F32_dpp_gfx12	= 36165,
    V_FREXP_EXP_I32_F32_dpp_vi	= 36166,
    V_FREXP_EXP_I32_F32_e32_gfx10	= 36167,
    V_FREXP_EXP_I32_F32_e32_gfx11	= 36168,
    V_FREXP_EXP_I32_F32_e32_gfx12	= 36169,
    V_FREXP_EXP_I32_F32_e32_gfx6_gfx7	= 36170,
    V_FREXP_EXP_I32_F32_e32_vi	= 36171,
    V_FREXP_EXP_I32_F32_e64_dpp8_gfx11	= 36172,
    V_FREXP_EXP_I32_F32_e64_dpp8_gfx12	= 36173,
    V_FREXP_EXP_I32_F32_e64_dpp_gfx11	= 36174,
    V_FREXP_EXP_I32_F32_e64_dpp_gfx12	= 36175,
    V_FREXP_EXP_I32_F32_e64_gfx10	= 36176,
    V_FREXP_EXP_I32_F32_e64_gfx11	= 36177,
    V_FREXP_EXP_I32_F32_e64_gfx12	= 36178,
    V_FREXP_EXP_I32_F32_e64_gfx6_gfx7	= 36179,
    V_FREXP_EXP_I32_F32_e64_vi	= 36180,
    V_FREXP_EXP_I32_F32_sdwa_gfx10	= 36181,
    V_FREXP_EXP_I32_F32_sdwa_gfx9	= 36182,
    V_FREXP_EXP_I32_F32_sdwa_vi	= 36183,
    V_FREXP_EXP_I32_F64_dpp_vi	= 36184,
    V_FREXP_EXP_I32_F64_e32_gfx10	= 36185,
    V_FREXP_EXP_I32_F64_e32_gfx11	= 36186,
    V_FREXP_EXP_I32_F64_e32_gfx12	= 36187,
    V_FREXP_EXP_I32_F64_e32_gfx6_gfx7	= 36188,
    V_FREXP_EXP_I32_F64_e32_vi	= 36189,
    V_FREXP_EXP_I32_F64_e64_gfx10	= 36190,
    V_FREXP_EXP_I32_F64_e64_gfx11	= 36191,
    V_FREXP_EXP_I32_F64_e64_gfx12	= 36192,
    V_FREXP_EXP_I32_F64_e64_gfx6_gfx7	= 36193,
    V_FREXP_EXP_I32_F64_e64_vi	= 36194,
    V_FREXP_MANT_F16_dpp8_gfx10	= 36195,
    V_FREXP_MANT_F16_dpp_gfx10	= 36196,
    V_FREXP_MANT_F16_dpp_vi	= 36197,
    V_FREXP_MANT_F16_e32_gfx10	= 36198,
    V_FREXP_MANT_F16_e32_vi	= 36199,
    V_FREXP_MANT_F16_e64_gfx10	= 36200,
    V_FREXP_MANT_F16_e64_vi	= 36201,
    V_FREXP_MANT_F16_fake16_dpp8_gfx11	= 36202,
    V_FREXP_MANT_F16_fake16_dpp8_gfx12	= 36203,
    V_FREXP_MANT_F16_fake16_dpp_gfx11	= 36204,
    V_FREXP_MANT_F16_fake16_dpp_gfx12	= 36205,
    V_FREXP_MANT_F16_fake16_e32_gfx11	= 36206,
    V_FREXP_MANT_F16_fake16_e32_gfx12	= 36207,
    V_FREXP_MANT_F16_fake16_e64_dpp8_gfx11	= 36208,
    V_FREXP_MANT_F16_fake16_e64_dpp8_gfx12	= 36209,
    V_FREXP_MANT_F16_fake16_e64_dpp_gfx11	= 36210,
    V_FREXP_MANT_F16_fake16_e64_dpp_gfx12	= 36211,
    V_FREXP_MANT_F16_fake16_e64_gfx11	= 36212,
    V_FREXP_MANT_F16_fake16_e64_gfx12	= 36213,
    V_FREXP_MANT_F16_sdwa_gfx10	= 36214,
    V_FREXP_MANT_F16_sdwa_gfx9	= 36215,
    V_FREXP_MANT_F16_sdwa_vi	= 36216,
    V_FREXP_MANT_F32_dpp8_gfx10	= 36217,
    V_FREXP_MANT_F32_dpp8_gfx11	= 36218,
    V_FREXP_MANT_F32_dpp8_gfx12	= 36219,
    V_FREXP_MANT_F32_dpp_gfx10	= 36220,
    V_FREXP_MANT_F32_dpp_gfx11	= 36221,
    V_FREXP_MANT_F32_dpp_gfx12	= 36222,
    V_FREXP_MANT_F32_dpp_vi	= 36223,
    V_FREXP_MANT_F32_e32_gfx10	= 36224,
    V_FREXP_MANT_F32_e32_gfx11	= 36225,
    V_FREXP_MANT_F32_e32_gfx12	= 36226,
    V_FREXP_MANT_F32_e32_gfx6_gfx7	= 36227,
    V_FREXP_MANT_F32_e32_vi	= 36228,
    V_FREXP_MANT_F32_e64_dpp8_gfx11	= 36229,
    V_FREXP_MANT_F32_e64_dpp8_gfx12	= 36230,
    V_FREXP_MANT_F32_e64_dpp_gfx11	= 36231,
    V_FREXP_MANT_F32_e64_dpp_gfx12	= 36232,
    V_FREXP_MANT_F32_e64_gfx10	= 36233,
    V_FREXP_MANT_F32_e64_gfx11	= 36234,
    V_FREXP_MANT_F32_e64_gfx12	= 36235,
    V_FREXP_MANT_F32_e64_gfx6_gfx7	= 36236,
    V_FREXP_MANT_F32_e64_vi	= 36237,
    V_FREXP_MANT_F32_sdwa_gfx10	= 36238,
    V_FREXP_MANT_F32_sdwa_gfx9	= 36239,
    V_FREXP_MANT_F32_sdwa_vi	= 36240,
    V_FREXP_MANT_F64_dpp_vi	= 36241,
    V_FREXP_MANT_F64_e32_gfx10	= 36242,
    V_FREXP_MANT_F64_e32_gfx11	= 36243,
    V_FREXP_MANT_F64_e32_gfx12	= 36244,
    V_FREXP_MANT_F64_e32_gfx6_gfx7	= 36245,
    V_FREXP_MANT_F64_e32_vi	= 36246,
    V_FREXP_MANT_F64_e64_gfx10	= 36247,
    V_FREXP_MANT_F64_e64_gfx11	= 36248,
    V_FREXP_MANT_F64_e64_gfx12	= 36249,
    V_FREXP_MANT_F64_e64_gfx6_gfx7	= 36250,
    V_FREXP_MANT_F64_e64_vi	= 36251,
    V_ILLEGAL	= 36252,
    V_INTERP_MOV_F32_e64_gfx10	= 36253,
    V_INTERP_MOV_F32_e64_vi	= 36254,
    V_INTERP_MOV_F32_gfx10	= 36255,
    V_INTERP_MOV_F32_si	= 36256,
    V_INTERP_MOV_F32_vi	= 36257,
    V_INTERP_P10_F16_F32_inreg_gfx11	= 36258,
    V_INTERP_P10_F16_F32_inreg_gfx12	= 36259,
    V_INTERP_P10_F32_inreg_gfx11	= 36260,
    V_INTERP_P10_F32_inreg_gfx12	= 36261,
    V_INTERP_P10_RTZ_F16_F32_inreg_gfx11	= 36262,
    V_INTERP_P10_RTZ_F16_F32_inreg_gfx12	= 36263,
    V_INTERP_P1LL_F16_gfx10	= 36264,
    V_INTERP_P1LL_F16_vi	= 36265,
    V_INTERP_P1LV_F16_gfx10	= 36266,
    V_INTERP_P1LV_F16_vi	= 36267,
    V_INTERP_P1_F32_16bank_gfx10	= 36268,
    V_INTERP_P1_F32_16bank_si	= 36269,
    V_INTERP_P1_F32_16bank_vi	= 36270,
    V_INTERP_P1_F32_e64_gfx10	= 36271,
    V_INTERP_P1_F32_e64_vi	= 36272,
    V_INTERP_P1_F32_gfx10	= 36273,
    V_INTERP_P1_F32_si	= 36274,
    V_INTERP_P1_F32_vi	= 36275,
    V_INTERP_P2_F16_F32_inreg_gfx11	= 36276,
    V_INTERP_P2_F16_F32_inreg_gfx12	= 36277,
    V_INTERP_P2_F16_gfx10	= 36278,
    V_INTERP_P2_F16_gfx9_gfx9	= 36279,
    V_INTERP_P2_F16_vi	= 36280,
    V_INTERP_P2_F32_e64_gfx10	= 36281,
    V_INTERP_P2_F32_e64_vi	= 36282,
    V_INTERP_P2_F32_gfx10	= 36283,
    V_INTERP_P2_F32_inreg_gfx11	= 36284,
    V_INTERP_P2_F32_inreg_gfx12	= 36285,
    V_INTERP_P2_F32_si	= 36286,
    V_INTERP_P2_F32_vi	= 36287,
    V_INTERP_P2_LEGACY_F16_gfx9	= 36288,
    V_INTERP_P2_RTZ_F16_F32_inreg_gfx11	= 36289,
    V_INTERP_P2_RTZ_F16_F32_inreg_gfx12	= 36290,
    V_LDEXP_F16_dpp8_gfx10	= 36291,
    V_LDEXP_F16_dpp_gfx10	= 36292,
    V_LDEXP_F16_dpp_vi	= 36293,
    V_LDEXP_F16_e32_gfx10	= 36294,
    V_LDEXP_F16_e32_vi	= 36295,
    V_LDEXP_F16_e64_gfx10	= 36296,
    V_LDEXP_F16_e64_vi	= 36297,
    V_LDEXP_F16_sdwa_gfx10	= 36298,
    V_LDEXP_F16_sdwa_gfx9	= 36299,
    V_LDEXP_F16_sdwa_vi	= 36300,
    V_LDEXP_F16_t16_dpp8_gfx11	= 36301,
    V_LDEXP_F16_t16_dpp8_gfx12	= 36302,
    V_LDEXP_F16_t16_dpp_gfx11	= 36303,
    V_LDEXP_F16_t16_dpp_gfx12	= 36304,
    V_LDEXP_F16_t16_e32_gfx11	= 36305,
    V_LDEXP_F16_t16_e32_gfx12	= 36306,
    V_LDEXP_F16_t16_e64_dpp8_gfx11	= 36307,
    V_LDEXP_F16_t16_e64_dpp8_gfx12	= 36308,
    V_LDEXP_F16_t16_e64_dpp_gfx11	= 36309,
    V_LDEXP_F16_t16_e64_dpp_gfx12	= 36310,
    V_LDEXP_F16_t16_e64_gfx11	= 36311,
    V_LDEXP_F16_t16_e64_gfx12	= 36312,
    V_LDEXP_F32_e32_gfx6_gfx7	= 36313,
    V_LDEXP_F32_e64_dpp8_gfx11	= 36314,
    V_LDEXP_F32_e64_dpp8_gfx12	= 36315,
    V_LDEXP_F32_e64_dpp_gfx11	= 36316,
    V_LDEXP_F32_e64_dpp_gfx12	= 36317,
    V_LDEXP_F32_e64_gfx10	= 36318,
    V_LDEXP_F32_e64_gfx11	= 36319,
    V_LDEXP_F32_e64_gfx12	= 36320,
    V_LDEXP_F32_e64_gfx6_gfx7	= 36321,
    V_LDEXP_F32_e64_vi	= 36322,
    V_LDEXP_F64_e64_gfx11	= 36323,
    V_LDEXP_F64_e64_gfx12	= 36324,
    V_LDEXP_F64_gfx10	= 36325,
    V_LDEXP_F64_gfx6_gfx7	= 36326,
    V_LDEXP_F64_vi	= 36327,
    V_LERP_U8_e64_dpp8_gfx11	= 36328,
    V_LERP_U8_e64_dpp8_gfx12	= 36329,
    V_LERP_U8_e64_dpp_gfx11	= 36330,
    V_LERP_U8_e64_dpp_gfx12	= 36331,
    V_LERP_U8_e64_gfx11	= 36332,
    V_LERP_U8_e64_gfx12	= 36333,
    V_LERP_U8_gfx10	= 36334,
    V_LERP_U8_gfx6_gfx7	= 36335,
    V_LERP_U8_vi	= 36336,
    V_LOG_CLAMP_F32_e32_gfx6_gfx7	= 36337,
    V_LOG_CLAMP_F32_e64_gfx6_gfx7	= 36338,
    V_LOG_F16_dpp8_gfx10	= 36339,
    V_LOG_F16_dpp_gfx10	= 36340,
    V_LOG_F16_dpp_vi	= 36341,
    V_LOG_F16_e32_gfx10	= 36342,
    V_LOG_F16_e32_vi	= 36343,
    V_LOG_F16_e64_gfx10	= 36344,
    V_LOG_F16_e64_vi	= 36345,
    V_LOG_F16_fake16_dpp8_gfx11	= 36346,
    V_LOG_F16_fake16_dpp8_gfx12	= 36347,
    V_LOG_F16_fake16_dpp_gfx11	= 36348,
    V_LOG_F16_fake16_dpp_gfx12	= 36349,
    V_LOG_F16_fake16_e32_gfx11	= 36350,
    V_LOG_F16_fake16_e32_gfx12	= 36351,
    V_LOG_F16_fake16_e64_dpp8_gfx11	= 36352,
    V_LOG_F16_fake16_e64_dpp8_gfx12	= 36353,
    V_LOG_F16_fake16_e64_dpp_gfx11	= 36354,
    V_LOG_F16_fake16_e64_dpp_gfx12	= 36355,
    V_LOG_F16_fake16_e64_gfx11	= 36356,
    V_LOG_F16_fake16_e64_gfx12	= 36357,
    V_LOG_F16_sdwa_gfx10	= 36358,
    V_LOG_F16_sdwa_gfx9	= 36359,
    V_LOG_F16_sdwa_vi	= 36360,
    V_LOG_F16_t16_dpp8_gfx11	= 36361,
    V_LOG_F16_t16_dpp8_gfx12	= 36362,
    V_LOG_F16_t16_dpp_gfx11	= 36363,
    V_LOG_F16_t16_dpp_gfx12	= 36364,
    V_LOG_F16_t16_e32_gfx11	= 36365,
    V_LOG_F16_t16_e32_gfx12	= 36366,
    V_LOG_F16_t16_e64_dpp8_gfx11	= 36367,
    V_LOG_F16_t16_e64_dpp8_gfx12	= 36368,
    V_LOG_F16_t16_e64_dpp_gfx11	= 36369,
    V_LOG_F16_t16_e64_dpp_gfx12	= 36370,
    V_LOG_F16_t16_e64_gfx11	= 36371,
    V_LOG_F16_t16_e64_gfx12	= 36372,
    V_LOG_F32_dpp8_gfx10	= 36373,
    V_LOG_F32_dpp8_gfx11	= 36374,
    V_LOG_F32_dpp8_gfx12	= 36375,
    V_LOG_F32_dpp_gfx10	= 36376,
    V_LOG_F32_dpp_gfx11	= 36377,
    V_LOG_F32_dpp_gfx12	= 36378,
    V_LOG_F32_dpp_vi	= 36379,
    V_LOG_F32_e32_gfx10	= 36380,
    V_LOG_F32_e32_gfx11	= 36381,
    V_LOG_F32_e32_gfx12	= 36382,
    V_LOG_F32_e32_gfx6_gfx7	= 36383,
    V_LOG_F32_e32_vi	= 36384,
    V_LOG_F32_e64_dpp8_gfx11	= 36385,
    V_LOG_F32_e64_dpp8_gfx12	= 36386,
    V_LOG_F32_e64_dpp_gfx11	= 36387,
    V_LOG_F32_e64_dpp_gfx12	= 36388,
    V_LOG_F32_e64_gfx10	= 36389,
    V_LOG_F32_e64_gfx11	= 36390,
    V_LOG_F32_e64_gfx12	= 36391,
    V_LOG_F32_e64_gfx6_gfx7	= 36392,
    V_LOG_F32_e64_vi	= 36393,
    V_LOG_F32_sdwa_gfx10	= 36394,
    V_LOG_F32_sdwa_gfx9	= 36395,
    V_LOG_F32_sdwa_vi	= 36396,
    V_LOG_LEGACY_F32_dpp_vi	= 36397,
    V_LOG_LEGACY_F32_e32_gfx7	= 36398,
    V_LOG_LEGACY_F32_e32_vi	= 36399,
    V_LOG_LEGACY_F32_e64_gfx7	= 36400,
    V_LOG_LEGACY_F32_e64_vi	= 36401,
    V_LOG_LEGACY_F32_sdwa_gfx9	= 36402,
    V_LOG_LEGACY_F32_sdwa_vi	= 36403,
    V_LSHLREV_B16_dpp_vi	= 36404,
    V_LSHLREV_B16_e32_vi	= 36405,
    V_LSHLREV_B16_e64_vi	= 36406,
    V_LSHLREV_B16_gfx10	= 36407,
    V_LSHLREV_B16_sdwa_gfx9	= 36408,
    V_LSHLREV_B16_sdwa_vi	= 36409,
    V_LSHLREV_B16_t16_e64_dpp8_gfx11	= 36410,
    V_LSHLREV_B16_t16_e64_dpp8_gfx12	= 36411,
    V_LSHLREV_B16_t16_e64_dpp_gfx11	= 36412,
    V_LSHLREV_B16_t16_e64_dpp_gfx12	= 36413,
    V_LSHLREV_B16_t16_e64_gfx11	= 36414,
    V_LSHLREV_B16_t16_e64_gfx12	= 36415,
    V_LSHLREV_B32_dpp8_gfx10	= 36416,
    V_LSHLREV_B32_dpp8_gfx11	= 36417,
    V_LSHLREV_B32_dpp8_gfx12	= 36418,
    V_LSHLREV_B32_dpp_gfx10	= 36419,
    V_LSHLREV_B32_dpp_gfx11	= 36420,
    V_LSHLREV_B32_dpp_gfx12	= 36421,
    V_LSHLREV_B32_dpp_vi	= 36422,
    V_LSHLREV_B32_e32_gfx10	= 36423,
    V_LSHLREV_B32_e32_gfx11	= 36424,
    V_LSHLREV_B32_e32_gfx12	= 36425,
    V_LSHLREV_B32_e32_gfx6_gfx7	= 36426,
    V_LSHLREV_B32_e32_vi	= 36427,
    V_LSHLREV_B32_e64_dpp8_gfx11	= 36428,
    V_LSHLREV_B32_e64_dpp8_gfx12	= 36429,
    V_LSHLREV_B32_e64_dpp_gfx11	= 36430,
    V_LSHLREV_B32_e64_dpp_gfx12	= 36431,
    V_LSHLREV_B32_e64_gfx10	= 36432,
    V_LSHLREV_B32_e64_gfx11	= 36433,
    V_LSHLREV_B32_e64_gfx12	= 36434,
    V_LSHLREV_B32_e64_gfx6_gfx7	= 36435,
    V_LSHLREV_B32_e64_vi	= 36436,
    V_LSHLREV_B32_sdwa_gfx10	= 36437,
    V_LSHLREV_B32_sdwa_gfx9	= 36438,
    V_LSHLREV_B32_sdwa_vi	= 36439,
    V_LSHLREV_B64_e32_gfx12	= 36440,
    V_LSHLREV_B64_e64_gfx11	= 36441,
    V_LSHLREV_B64_e64_gfx12	= 36442,
    V_LSHLREV_B64_gfx10	= 36443,
    V_LSHLREV_B64_vi	= 36444,
    V_LSHL_ADD_U32_e64_dpp8_gfx11	= 36445,
    V_LSHL_ADD_U32_e64_dpp8_gfx12	= 36446,
    V_LSHL_ADD_U32_e64_dpp_gfx11	= 36447,
    V_LSHL_ADD_U32_e64_dpp_gfx12	= 36448,
    V_LSHL_ADD_U32_e64_gfx11	= 36449,
    V_LSHL_ADD_U32_e64_gfx12	= 36450,
    V_LSHL_ADD_U32_gfx10	= 36451,
    V_LSHL_ADD_U32_vi	= 36452,
    V_LSHL_ADD_U64_vi	= 36453,
    V_LSHL_B32_e32_gfx6_gfx7	= 36454,
    V_LSHL_B32_e64_gfx6_gfx7	= 36455,
    V_LSHL_B64_gfx6_gfx7	= 36456,
    V_LSHL_OR_B32_e64_dpp8_gfx11	= 36457,
    V_LSHL_OR_B32_e64_dpp8_gfx12	= 36458,
    V_LSHL_OR_B32_e64_dpp_gfx11	= 36459,
    V_LSHL_OR_B32_e64_dpp_gfx12	= 36460,
    V_LSHL_OR_B32_e64_gfx11	= 36461,
    V_LSHL_OR_B32_e64_gfx12	= 36462,
    V_LSHL_OR_B32_gfx10	= 36463,
    V_LSHL_OR_B32_vi	= 36464,
    V_LSHRREV_B16_dpp_vi	= 36465,
    V_LSHRREV_B16_e32_vi	= 36466,
    V_LSHRREV_B16_e64_vi	= 36467,
    V_LSHRREV_B16_gfx10	= 36468,
    V_LSHRREV_B16_sdwa_gfx9	= 36469,
    V_LSHRREV_B16_sdwa_vi	= 36470,
    V_LSHRREV_B16_t16_e64_dpp8_gfx11	= 36471,
    V_LSHRREV_B16_t16_e64_dpp8_gfx12	= 36472,
    V_LSHRREV_B16_t16_e64_dpp_gfx11	= 36473,
    V_LSHRREV_B16_t16_e64_dpp_gfx12	= 36474,
    V_LSHRREV_B16_t16_e64_gfx11	= 36475,
    V_LSHRREV_B16_t16_e64_gfx12	= 36476,
    V_LSHRREV_B32_dpp8_gfx10	= 36477,
    V_LSHRREV_B32_dpp8_gfx11	= 36478,
    V_LSHRREV_B32_dpp8_gfx12	= 36479,
    V_LSHRREV_B32_dpp_gfx10	= 36480,
    V_LSHRREV_B32_dpp_gfx11	= 36481,
    V_LSHRREV_B32_dpp_gfx12	= 36482,
    V_LSHRREV_B32_dpp_vi	= 36483,
    V_LSHRREV_B32_e32_gfx10	= 36484,
    V_LSHRREV_B32_e32_gfx11	= 36485,
    V_LSHRREV_B32_e32_gfx12	= 36486,
    V_LSHRREV_B32_e32_gfx6_gfx7	= 36487,
    V_LSHRREV_B32_e32_vi	= 36488,
    V_LSHRREV_B32_e64_dpp8_gfx11	= 36489,
    V_LSHRREV_B32_e64_dpp8_gfx12	= 36490,
    V_LSHRREV_B32_e64_dpp_gfx11	= 36491,
    V_LSHRREV_B32_e64_dpp_gfx12	= 36492,
    V_LSHRREV_B32_e64_gfx10	= 36493,
    V_LSHRREV_B32_e64_gfx11	= 36494,
    V_LSHRREV_B32_e64_gfx12	= 36495,
    V_LSHRREV_B32_e64_gfx6_gfx7	= 36496,
    V_LSHRREV_B32_e64_vi	= 36497,
    V_LSHRREV_B32_sdwa_gfx10	= 36498,
    V_LSHRREV_B32_sdwa_gfx9	= 36499,
    V_LSHRREV_B32_sdwa_vi	= 36500,
    V_LSHRREV_B64_e64_gfx11	= 36501,
    V_LSHRREV_B64_e64_gfx12	= 36502,
    V_LSHRREV_B64_gfx10	= 36503,
    V_LSHRREV_B64_vi	= 36504,
    V_LSHR_B32_e32_gfx6_gfx7	= 36505,
    V_LSHR_B32_e64_gfx6_gfx7	= 36506,
    V_LSHR_B64_gfx6_gfx7	= 36507,
    V_MAC_F16_dpp_vi	= 36508,
    V_MAC_F16_e32_vi	= 36509,
    V_MAC_F16_e64_vi	= 36510,
    V_MAC_F16_sdwa_vi	= 36511,
    V_MAC_F32_dpp8_gfx10	= 36512,
    V_MAC_F32_dpp_gfx10	= 36513,
    V_MAC_F32_dpp_vi	= 36514,
    V_MAC_F32_e32_gfx10	= 36515,
    V_MAC_F32_e32_gfx6_gfx7	= 36516,
    V_MAC_F32_e32_vi	= 36517,
    V_MAC_F32_e64_gfx10	= 36518,
    V_MAC_F32_e64_gfx6_gfx7	= 36519,
    V_MAC_F32_e64_vi	= 36520,
    V_MAC_F32_sdwa_vi	= 36521,
    V_MAC_LEGACY_F32_e32_gfx10	= 36522,
    V_MAC_LEGACY_F32_e32_gfx6_gfx7	= 36523,
    V_MAC_LEGACY_F32_e64_gfx10	= 36524,
    V_MAC_LEGACY_F32_e64_gfx6_gfx7	= 36525,
    V_MADAK_F16_vi	= 36526,
    V_MADAK_F32_gfx10	= 36527,
    V_MADAK_F32_gfx6_gfx7	= 36528,
    V_MADAK_F32_vi	= 36529,
    V_MADMK_F16_vi	= 36530,
    V_MADMK_F32_gfx10	= 36531,
    V_MADMK_F32_gfx6_gfx7	= 36532,
    V_MADMK_F32_vi	= 36533,
    V_MAD_CO_I64_I32_e64_gfx12	= 36534,
    V_MAD_CO_U64_U32_e64_gfx12	= 36535,
    V_MAD_F16_gfx9_gfx9	= 36536,
    V_MAD_F16_vi	= 36537,
    V_MAD_F32_gfx10	= 36538,
    V_MAD_F32_gfx6_gfx7	= 36539,
    V_MAD_F32_vi	= 36540,
    V_MAD_I16_e64_dpp8_gfx11	= 36541,
    V_MAD_I16_e64_dpp8_gfx12	= 36542,
    V_MAD_I16_e64_dpp_gfx11	= 36543,
    V_MAD_I16_e64_dpp_gfx12	= 36544,
    V_MAD_I16_e64_gfx11	= 36545,
    V_MAD_I16_e64_gfx12	= 36546,
    V_MAD_I16_gfx10	= 36547,
    V_MAD_I16_gfx9_gfx9	= 36548,
    V_MAD_I16_vi	= 36549,
    V_MAD_I32_I16_e64_dpp8_gfx11	= 36550,
    V_MAD_I32_I16_e64_dpp8_gfx12	= 36551,
    V_MAD_I32_I16_e64_dpp_gfx11	= 36552,
    V_MAD_I32_I16_e64_dpp_gfx12	= 36553,
    V_MAD_I32_I16_e64_gfx11	= 36554,
    V_MAD_I32_I16_e64_gfx12	= 36555,
    V_MAD_I32_I16_gfx10	= 36556,
    V_MAD_I32_I16_vi	= 36557,
    V_MAD_I32_I24_e64_dpp8_gfx11	= 36558,
    V_MAD_I32_I24_e64_dpp8_gfx12	= 36559,
    V_MAD_I32_I24_e64_dpp_gfx11	= 36560,
    V_MAD_I32_I24_e64_dpp_gfx12	= 36561,
    V_MAD_I32_I24_e64_gfx11	= 36562,
    V_MAD_I32_I24_e64_gfx12	= 36563,
    V_MAD_I32_I24_gfx10	= 36564,
    V_MAD_I32_I24_gfx6_gfx7	= 36565,
    V_MAD_I32_I24_vi	= 36566,
    V_MAD_I64_I32_gfx10	= 36567,
    V_MAD_I64_I32_gfx11_e64_gfx11	= 36568,
    V_MAD_I64_I32_gfx7	= 36569,
    V_MAD_I64_I32_vi	= 36570,
    V_MAD_LEGACY_F16_gfx9	= 36571,
    V_MAD_LEGACY_F32_gfx10	= 36572,
    V_MAD_LEGACY_F32_gfx6_gfx7	= 36573,
    V_MAD_LEGACY_F32_vi	= 36574,
    V_MAD_LEGACY_I16_gfx9	= 36575,
    V_MAD_LEGACY_U16_gfx9	= 36576,
    V_MAD_MIXHI_F16_vi	= 36577,
    V_MAD_MIXLO_F16_vi	= 36578,
    V_MAD_MIX_F32_vi	= 36579,
    V_MAD_U16_e64_dpp8_gfx11	= 36580,
    V_MAD_U16_e64_dpp8_gfx12	= 36581,
    V_MAD_U16_e64_dpp_gfx11	= 36582,
    V_MAD_U16_e64_dpp_gfx12	= 36583,
    V_MAD_U16_e64_gfx11	= 36584,
    V_MAD_U16_e64_gfx12	= 36585,
    V_MAD_U16_gfx10	= 36586,
    V_MAD_U16_gfx9_gfx9	= 36587,
    V_MAD_U16_vi	= 36588,
    V_MAD_U32_U16_e64_dpp8_gfx11	= 36589,
    V_MAD_U32_U16_e64_dpp8_gfx12	= 36590,
    V_MAD_U32_U16_e64_dpp_gfx11	= 36591,
    V_MAD_U32_U16_e64_dpp_gfx12	= 36592,
    V_MAD_U32_U16_e64_gfx11	= 36593,
    V_MAD_U32_U16_e64_gfx12	= 36594,
    V_MAD_U32_U16_gfx10	= 36595,
    V_MAD_U32_U16_vi	= 36596,
    V_MAD_U32_U24_e64_dpp8_gfx11	= 36597,
    V_MAD_U32_U24_e64_dpp8_gfx12	= 36598,
    V_MAD_U32_U24_e64_dpp_gfx11	= 36599,
    V_MAD_U32_U24_e64_dpp_gfx12	= 36600,
    V_MAD_U32_U24_e64_gfx11	= 36601,
    V_MAD_U32_U24_e64_gfx12	= 36602,
    V_MAD_U32_U24_gfx10	= 36603,
    V_MAD_U32_U24_gfx6_gfx7	= 36604,
    V_MAD_U32_U24_vi	= 36605,
    V_MAD_U64_U32_gfx10	= 36606,
    V_MAD_U64_U32_gfx11_e64_gfx11	= 36607,
    V_MAD_U64_U32_gfx7	= 36608,
    V_MAD_U64_U32_vi	= 36609,
    V_MAX3_F16_e64_dpp8_gfx11	= 36610,
    V_MAX3_F16_e64_dpp_gfx11	= 36611,
    V_MAX3_F16_e64_gfx11	= 36612,
    V_MAX3_F16_gfx10	= 36613,
    V_MAX3_F16_vi	= 36614,
    V_MAX3_F32_e64_dpp8_gfx11	= 36615,
    V_MAX3_F32_e64_dpp_gfx11	= 36616,
    V_MAX3_F32_e64_gfx11	= 36617,
    V_MAX3_F32_gfx10	= 36618,
    V_MAX3_F32_gfx6_gfx7	= 36619,
    V_MAX3_F32_vi	= 36620,
    V_MAX3_I16_e64_dpp8_gfx11	= 36621,
    V_MAX3_I16_e64_dpp8_gfx12	= 36622,
    V_MAX3_I16_e64_dpp_gfx11	= 36623,
    V_MAX3_I16_e64_dpp_gfx12	= 36624,
    V_MAX3_I16_e64_gfx11	= 36625,
    V_MAX3_I16_e64_gfx12	= 36626,
    V_MAX3_I16_gfx10	= 36627,
    V_MAX3_I16_vi	= 36628,
    V_MAX3_I32_e64_dpp8_gfx11	= 36629,
    V_MAX3_I32_e64_dpp8_gfx12	= 36630,
    V_MAX3_I32_e64_dpp_gfx11	= 36631,
    V_MAX3_I32_e64_dpp_gfx12	= 36632,
    V_MAX3_I32_e64_gfx11	= 36633,
    V_MAX3_I32_e64_gfx12	= 36634,
    V_MAX3_I32_gfx10	= 36635,
    V_MAX3_I32_gfx6_gfx7	= 36636,
    V_MAX3_I32_vi	= 36637,
    V_MAX3_NUM_F16_e64_dpp8_gfx12	= 36638,
    V_MAX3_NUM_F16_e64_dpp_gfx12	= 36639,
    V_MAX3_NUM_F16_e64_gfx12	= 36640,
    V_MAX3_NUM_F32_e64_dpp8_gfx12	= 36641,
    V_MAX3_NUM_F32_e64_dpp_gfx12	= 36642,
    V_MAX3_NUM_F32_e64_gfx12	= 36643,
    V_MAX3_U16_e64_dpp8_gfx11	= 36644,
    V_MAX3_U16_e64_dpp8_gfx12	= 36645,
    V_MAX3_U16_e64_dpp_gfx11	= 36646,
    V_MAX3_U16_e64_dpp_gfx12	= 36647,
    V_MAX3_U16_e64_gfx11	= 36648,
    V_MAX3_U16_e64_gfx12	= 36649,
    V_MAX3_U16_gfx10	= 36650,
    V_MAX3_U16_vi	= 36651,
    V_MAX3_U32_e64_dpp8_gfx11	= 36652,
    V_MAX3_U32_e64_dpp8_gfx12	= 36653,
    V_MAX3_U32_e64_dpp_gfx11	= 36654,
    V_MAX3_U32_e64_dpp_gfx12	= 36655,
    V_MAX3_U32_e64_gfx11	= 36656,
    V_MAX3_U32_e64_gfx12	= 36657,
    V_MAX3_U32_gfx10	= 36658,
    V_MAX3_U32_gfx6_gfx7	= 36659,
    V_MAX3_U32_vi	= 36660,
    V_MAXIMUM3_F16_e64_dpp8_gfx12	= 36661,
    V_MAXIMUM3_F16_e64_dpp_gfx12	= 36662,
    V_MAXIMUM3_F16_e64_gfx12	= 36663,
    V_MAXIMUM3_F32_e64_dpp8_gfx12	= 36664,
    V_MAXIMUM3_F32_e64_dpp_gfx12	= 36665,
    V_MAXIMUM3_F32_e64_gfx12	= 36666,
    V_MAXIMUMMINIMUM_F16_e64_dpp8_gfx12	= 36667,
    V_MAXIMUMMINIMUM_F16_e64_dpp_gfx12	= 36668,
    V_MAXIMUMMINIMUM_F16_e64_gfx12	= 36669,
    V_MAXIMUMMINIMUM_F32_e64_dpp8_gfx12	= 36670,
    V_MAXIMUMMINIMUM_F32_e64_dpp_gfx12	= 36671,
    V_MAXIMUMMINIMUM_F32_e64_gfx12	= 36672,
    V_MAXIMUM_F16_e64_dpp8_gfx12	= 36673,
    V_MAXIMUM_F16_e64_dpp_gfx12	= 36674,
    V_MAXIMUM_F16_e64_gfx12	= 36675,
    V_MAXIMUM_F32_e64_dpp8_gfx12	= 36676,
    V_MAXIMUM_F32_e64_dpp_gfx12	= 36677,
    V_MAXIMUM_F32_e64_gfx12	= 36678,
    V_MAXIMUM_F64_e64_gfx12	= 36679,
    V_MAXMIN_F16_e64_dpp8_gfx11	= 36680,
    V_MAXMIN_F16_e64_dpp_gfx11	= 36681,
    V_MAXMIN_F16_e64_gfx11	= 36682,
    V_MAXMIN_F32_e64_dpp8_gfx11	= 36683,
    V_MAXMIN_F32_e64_dpp_gfx11	= 36684,
    V_MAXMIN_F32_e64_gfx11	= 36685,
    V_MAXMIN_I32_e64_dpp8_gfx11	= 36686,
    V_MAXMIN_I32_e64_dpp8_gfx12	= 36687,
    V_MAXMIN_I32_e64_dpp_gfx11	= 36688,
    V_MAXMIN_I32_e64_dpp_gfx12	= 36689,
    V_MAXMIN_I32_e64_gfx11	= 36690,
    V_MAXMIN_I32_e64_gfx12	= 36691,
    V_MAXMIN_NUM_F16_e64_dpp8_gfx12	= 36692,
    V_MAXMIN_NUM_F16_e64_dpp_gfx12	= 36693,
    V_MAXMIN_NUM_F16_e64_gfx12	= 36694,
    V_MAXMIN_NUM_F32_e64_dpp8_gfx12	= 36695,
    V_MAXMIN_NUM_F32_e64_dpp_gfx12	= 36696,
    V_MAXMIN_NUM_F32_e64_gfx12	= 36697,
    V_MAXMIN_U32_e64_dpp8_gfx11	= 36698,
    V_MAXMIN_U32_e64_dpp8_gfx12	= 36699,
    V_MAXMIN_U32_e64_dpp_gfx11	= 36700,
    V_MAXMIN_U32_e64_dpp_gfx12	= 36701,
    V_MAXMIN_U32_e64_gfx11	= 36702,
    V_MAXMIN_U32_e64_gfx12	= 36703,
    V_MAX_F16_dpp8_gfx10	= 36704,
    V_MAX_F16_dpp_gfx10	= 36705,
    V_MAX_F16_dpp_vi	= 36706,
    V_MAX_F16_e32_gfx10	= 36707,
    V_MAX_F16_e32_vi	= 36708,
    V_MAX_F16_e64_gfx10	= 36709,
    V_MAX_F16_e64_vi	= 36710,
    V_MAX_F16_fake16_dpp8_gfx11	= 36711,
    V_MAX_F16_fake16_dpp_gfx11	= 36712,
    V_MAX_F16_fake16_e32_gfx11	= 36713,
    V_MAX_F16_fake16_e64_dpp8_gfx11	= 36714,
    V_MAX_F16_fake16_e64_dpp_gfx11	= 36715,
    V_MAX_F16_fake16_e64_gfx11	= 36716,
    V_MAX_F16_sdwa_gfx10	= 36717,
    V_MAX_F16_sdwa_gfx9	= 36718,
    V_MAX_F16_sdwa_vi	= 36719,
    V_MAX_F16_t16_dpp8_gfx11	= 36720,
    V_MAX_F16_t16_dpp_gfx11	= 36721,
    V_MAX_F16_t16_e32_gfx11	= 36722,
    V_MAX_F16_t16_e64_dpp8_gfx11	= 36723,
    V_MAX_F16_t16_e64_dpp_gfx11	= 36724,
    V_MAX_F16_t16_e64_gfx11	= 36725,
    V_MAX_F32_dpp8_gfx10	= 36726,
    V_MAX_F32_dpp8_gfx11	= 36727,
    V_MAX_F32_dpp_gfx10	= 36728,
    V_MAX_F32_dpp_gfx11	= 36729,
    V_MAX_F32_dpp_vi	= 36730,
    V_MAX_F32_e32_gfx10	= 36731,
    V_MAX_F32_e32_gfx11	= 36732,
    V_MAX_F32_e32_gfx6_gfx7	= 36733,
    V_MAX_F32_e32_vi	= 36734,
    V_MAX_F32_e64_dpp8_gfx11	= 36735,
    V_MAX_F32_e64_dpp_gfx11	= 36736,
    V_MAX_F32_e64_gfx10	= 36737,
    V_MAX_F32_e64_gfx11	= 36738,
    V_MAX_F32_e64_gfx6_gfx7	= 36739,
    V_MAX_F32_e64_vi	= 36740,
    V_MAX_F32_sdwa_gfx10	= 36741,
    V_MAX_F32_sdwa_gfx9	= 36742,
    V_MAX_F32_sdwa_vi	= 36743,
    V_MAX_F64_e64_gfx11	= 36744,
    V_MAX_F64_gfx10	= 36745,
    V_MAX_F64_gfx6_gfx7	= 36746,
    V_MAX_F64_vi	= 36747,
    V_MAX_I16_dpp_vi	= 36748,
    V_MAX_I16_e32_vi	= 36749,
    V_MAX_I16_e64_vi	= 36750,
    V_MAX_I16_gfx10	= 36751,
    V_MAX_I16_sdwa_gfx9	= 36752,
    V_MAX_I16_sdwa_vi	= 36753,
    V_MAX_I16_t16_e64_dpp8_gfx11	= 36754,
    V_MAX_I16_t16_e64_dpp8_gfx12	= 36755,
    V_MAX_I16_t16_e64_dpp_gfx11	= 36756,
    V_MAX_I16_t16_e64_dpp_gfx12	= 36757,
    V_MAX_I16_t16_e64_gfx11	= 36758,
    V_MAX_I16_t16_e64_gfx12	= 36759,
    V_MAX_I32_dpp8_gfx10	= 36760,
    V_MAX_I32_dpp8_gfx11	= 36761,
    V_MAX_I32_dpp8_gfx12	= 36762,
    V_MAX_I32_dpp_gfx10	= 36763,
    V_MAX_I32_dpp_gfx11	= 36764,
    V_MAX_I32_dpp_gfx12	= 36765,
    V_MAX_I32_dpp_vi	= 36766,
    V_MAX_I32_e32_gfx10	= 36767,
    V_MAX_I32_e32_gfx11	= 36768,
    V_MAX_I32_e32_gfx12	= 36769,
    V_MAX_I32_e32_gfx6_gfx7	= 36770,
    V_MAX_I32_e32_vi	= 36771,
    V_MAX_I32_e64_dpp8_gfx11	= 36772,
    V_MAX_I32_e64_dpp8_gfx12	= 36773,
    V_MAX_I32_e64_dpp_gfx11	= 36774,
    V_MAX_I32_e64_dpp_gfx12	= 36775,
    V_MAX_I32_e64_gfx10	= 36776,
    V_MAX_I32_e64_gfx11	= 36777,
    V_MAX_I32_e64_gfx12	= 36778,
    V_MAX_I32_e64_gfx6_gfx7	= 36779,
    V_MAX_I32_e64_vi	= 36780,
    V_MAX_I32_sdwa_gfx10	= 36781,
    V_MAX_I32_sdwa_gfx9	= 36782,
    V_MAX_I32_sdwa_vi	= 36783,
    V_MAX_LEGACY_F32_e32_gfx6_gfx7	= 36784,
    V_MAX_LEGACY_F32_e64_gfx6_gfx7	= 36785,
    V_MAX_NUM_F16_dpp8_gfx12	= 36786,
    V_MAX_NUM_F16_dpp_gfx12	= 36787,
    V_MAX_NUM_F16_e32_gfx12	= 36788,
    V_MAX_NUM_F16_e64_dpp8_gfx12	= 36789,
    V_MAX_NUM_F16_e64_dpp_gfx12	= 36790,
    V_MAX_NUM_F16_e64_gfx12	= 36791,
    V_MAX_NUM_F16_fake16_dpp8_gfx12	= 36792,
    V_MAX_NUM_F16_fake16_dpp_gfx12	= 36793,
    V_MAX_NUM_F16_fake16_e32_gfx12	= 36794,
    V_MAX_NUM_F16_fake16_e64_dpp8_gfx12	= 36795,
    V_MAX_NUM_F16_fake16_e64_dpp_gfx12	= 36796,
    V_MAX_NUM_F16_fake16_e64_gfx12	= 36797,
    V_MAX_NUM_F32_dpp8_gfx12	= 36798,
    V_MAX_NUM_F32_dpp_gfx12	= 36799,
    V_MAX_NUM_F32_e32_gfx12	= 36800,
    V_MAX_NUM_F32_e64_dpp8_gfx12	= 36801,
    V_MAX_NUM_F32_e64_dpp_gfx12	= 36802,
    V_MAX_NUM_F32_e64_gfx12	= 36803,
    V_MAX_NUM_F64_e32_gfx12	= 36804,
    V_MAX_NUM_F64_e64_gfx12	= 36805,
    V_MAX_U16_dpp_vi	= 36806,
    V_MAX_U16_e32_vi	= 36807,
    V_MAX_U16_e64_vi	= 36808,
    V_MAX_U16_gfx10	= 36809,
    V_MAX_U16_sdwa_gfx9	= 36810,
    V_MAX_U16_sdwa_vi	= 36811,
    V_MAX_U16_t16_e64_dpp8_gfx11	= 36812,
    V_MAX_U16_t16_e64_dpp8_gfx12	= 36813,
    V_MAX_U16_t16_e64_dpp_gfx11	= 36814,
    V_MAX_U16_t16_e64_dpp_gfx12	= 36815,
    V_MAX_U16_t16_e64_gfx11	= 36816,
    V_MAX_U16_t16_e64_gfx12	= 36817,
    V_MAX_U32_dpp8_gfx10	= 36818,
    V_MAX_U32_dpp8_gfx11	= 36819,
    V_MAX_U32_dpp8_gfx12	= 36820,
    V_MAX_U32_dpp_gfx10	= 36821,
    V_MAX_U32_dpp_gfx11	= 36822,
    V_MAX_U32_dpp_gfx12	= 36823,
    V_MAX_U32_dpp_vi	= 36824,
    V_MAX_U32_e32_gfx10	= 36825,
    V_MAX_U32_e32_gfx11	= 36826,
    V_MAX_U32_e32_gfx12	= 36827,
    V_MAX_U32_e32_gfx6_gfx7	= 36828,
    V_MAX_U32_e32_vi	= 36829,
    V_MAX_U32_e64_dpp8_gfx11	= 36830,
    V_MAX_U32_e64_dpp8_gfx12	= 36831,
    V_MAX_U32_e64_dpp_gfx11	= 36832,
    V_MAX_U32_e64_dpp_gfx12	= 36833,
    V_MAX_U32_e64_gfx10	= 36834,
    V_MAX_U32_e64_gfx11	= 36835,
    V_MAX_U32_e64_gfx12	= 36836,
    V_MAX_U32_e64_gfx6_gfx7	= 36837,
    V_MAX_U32_e64_vi	= 36838,
    V_MAX_U32_sdwa_gfx10	= 36839,
    V_MAX_U32_sdwa_gfx9	= 36840,
    V_MAX_U32_sdwa_vi	= 36841,
    V_MBCNT_HI_U32_B32_e32_gfx6_gfx7	= 36842,
    V_MBCNT_HI_U32_B32_e64_dpp8_gfx11	= 36843,
    V_MBCNT_HI_U32_B32_e64_dpp8_gfx12	= 36844,
    V_MBCNT_HI_U32_B32_e64_dpp_gfx11	= 36845,
    V_MBCNT_HI_U32_B32_e64_dpp_gfx12	= 36846,
    V_MBCNT_HI_U32_B32_e64_gfx10	= 36847,
    V_MBCNT_HI_U32_B32_e64_gfx11	= 36848,
    V_MBCNT_HI_U32_B32_e64_gfx12	= 36849,
    V_MBCNT_HI_U32_B32_e64_gfx6_gfx7	= 36850,
    V_MBCNT_HI_U32_B32_e64_vi	= 36851,
    V_MBCNT_LO_U32_B32_e32_gfx6_gfx7	= 36852,
    V_MBCNT_LO_U32_B32_e64_dpp8_gfx11	= 36853,
    V_MBCNT_LO_U32_B32_e64_dpp8_gfx12	= 36854,
    V_MBCNT_LO_U32_B32_e64_dpp_gfx11	= 36855,
    V_MBCNT_LO_U32_B32_e64_dpp_gfx12	= 36856,
    V_MBCNT_LO_U32_B32_e64_gfx10	= 36857,
    V_MBCNT_LO_U32_B32_e64_gfx11	= 36858,
    V_MBCNT_LO_U32_B32_e64_gfx12	= 36859,
    V_MBCNT_LO_U32_B32_e64_gfx6_gfx7	= 36860,
    V_MBCNT_LO_U32_B32_e64_vi	= 36861,
    V_MED3_F16_e64_dpp8_gfx11	= 36862,
    V_MED3_F16_e64_dpp_gfx11	= 36863,
    V_MED3_F16_e64_gfx11	= 36864,
    V_MED3_F16_gfx10	= 36865,
    V_MED3_F16_vi	= 36866,
    V_MED3_F32_e64_dpp8_gfx11	= 36867,
    V_MED3_F32_e64_dpp_gfx11	= 36868,
    V_MED3_F32_e64_gfx11	= 36869,
    V_MED3_F32_gfx10	= 36870,
    V_MED3_F32_gfx6_gfx7	= 36871,
    V_MED3_F32_vi	= 36872,
    V_MED3_I16_e64_dpp8_gfx11	= 36873,
    V_MED3_I16_e64_dpp8_gfx12	= 36874,
    V_MED3_I16_e64_dpp_gfx11	= 36875,
    V_MED3_I16_e64_dpp_gfx12	= 36876,
    V_MED3_I16_e64_gfx11	= 36877,
    V_MED3_I16_e64_gfx12	= 36878,
    V_MED3_I16_gfx10	= 36879,
    V_MED3_I16_vi	= 36880,
    V_MED3_I32_e64_dpp8_gfx11	= 36881,
    V_MED3_I32_e64_dpp8_gfx12	= 36882,
    V_MED3_I32_e64_dpp_gfx11	= 36883,
    V_MED3_I32_e64_dpp_gfx12	= 36884,
    V_MED3_I32_e64_gfx11	= 36885,
    V_MED3_I32_e64_gfx12	= 36886,
    V_MED3_I32_gfx10	= 36887,
    V_MED3_I32_gfx6_gfx7	= 36888,
    V_MED3_I32_vi	= 36889,
    V_MED3_NUM_F16_e64_dpp8_gfx12	= 36890,
    V_MED3_NUM_F16_e64_dpp_gfx12	= 36891,
    V_MED3_NUM_F16_e64_gfx12	= 36892,
    V_MED3_NUM_F32_e64_dpp8_gfx12	= 36893,
    V_MED3_NUM_F32_e64_dpp_gfx12	= 36894,
    V_MED3_NUM_F32_e64_gfx12	= 36895,
    V_MED3_U16_e64_dpp8_gfx11	= 36896,
    V_MED3_U16_e64_dpp8_gfx12	= 36897,
    V_MED3_U16_e64_dpp_gfx11	= 36898,
    V_MED3_U16_e64_dpp_gfx12	= 36899,
    V_MED3_U16_e64_gfx11	= 36900,
    V_MED3_U16_e64_gfx12	= 36901,
    V_MED3_U16_gfx10	= 36902,
    V_MED3_U16_vi	= 36903,
    V_MED3_U32_e64_dpp8_gfx11	= 36904,
    V_MED3_U32_e64_dpp8_gfx12	= 36905,
    V_MED3_U32_e64_dpp_gfx11	= 36906,
    V_MED3_U32_e64_dpp_gfx12	= 36907,
    V_MED3_U32_e64_gfx11	= 36908,
    V_MED3_U32_e64_gfx12	= 36909,
    V_MED3_U32_gfx10	= 36910,
    V_MED3_U32_gfx6_gfx7	= 36911,
    V_MED3_U32_vi	= 36912,
    V_MFMA_F32_16X16X16BF16_1K_gfx90a_acd	= 36913,
    V_MFMA_F32_16X16X16BF16_1K_gfx90a_vcd	= 36914,
    V_MFMA_F32_16X16X16BF16_1K_gfx940_acd	= 36915,
    V_MFMA_F32_16X16X16BF16_1K_gfx940_vcd	= 36916,
    V_MFMA_F32_16X16X16F16_gfx90a_acd	= 36917,
    V_MFMA_F32_16X16X16F16_gfx90a_vcd	= 36918,
    V_MFMA_F32_16X16X16F16_gfx940_acd	= 36919,
    V_MFMA_F32_16X16X16F16_gfx940_vcd	= 36920,
    V_MFMA_F32_16X16X16F16_vi	= 36921,
    V_MFMA_F32_16X16X1F32_gfx90a_acd	= 36922,
    V_MFMA_F32_16X16X1F32_gfx90a_vcd	= 36923,
    V_MFMA_F32_16X16X1F32_gfx940_acd	= 36924,
    V_MFMA_F32_16X16X1F32_gfx940_vcd	= 36925,
    V_MFMA_F32_16X16X1F32_vi	= 36926,
    V_MFMA_F32_16X16X2BF16_gfx90a_acd	= 36927,
    V_MFMA_F32_16X16X2BF16_gfx90a_vcd	= 36928,
    V_MFMA_F32_16X16X2BF16_vi	= 36929,
    V_MFMA_F32_16X16X32_BF8_BF8_gfx940_acd	= 36930,
    V_MFMA_F32_16X16X32_BF8_BF8_gfx940_vcd	= 36931,
    V_MFMA_F32_16X16X32_BF8_FP8_gfx940_acd	= 36932,
    V_MFMA_F32_16X16X32_BF8_FP8_gfx940_vcd	= 36933,
    V_MFMA_F32_16X16X32_FP8_BF8_gfx940_acd	= 36934,
    V_MFMA_F32_16X16X32_FP8_BF8_gfx940_vcd	= 36935,
    V_MFMA_F32_16X16X32_FP8_FP8_gfx940_acd	= 36936,
    V_MFMA_F32_16X16X32_FP8_FP8_gfx940_vcd	= 36937,
    V_MFMA_F32_16X16X4BF16_1K_gfx90a_acd	= 36938,
    V_MFMA_F32_16X16X4BF16_1K_gfx90a_vcd	= 36939,
    V_MFMA_F32_16X16X4BF16_1K_gfx940_acd	= 36940,
    V_MFMA_F32_16X16X4BF16_1K_gfx940_vcd	= 36941,
    V_MFMA_F32_16X16X4F16_gfx90a_acd	= 36942,
    V_MFMA_F32_16X16X4F16_gfx90a_vcd	= 36943,
    V_MFMA_F32_16X16X4F16_gfx940_acd	= 36944,
    V_MFMA_F32_16X16X4F16_gfx940_vcd	= 36945,
    V_MFMA_F32_16X16X4F16_vi	= 36946,
    V_MFMA_F32_16X16X4F32_gfx90a_acd	= 36947,
    V_MFMA_F32_16X16X4F32_gfx90a_vcd	= 36948,
    V_MFMA_F32_16X16X4F32_gfx940_acd	= 36949,
    V_MFMA_F32_16X16X4F32_gfx940_vcd	= 36950,
    V_MFMA_F32_16X16X4F32_vi	= 36951,
    V_MFMA_F32_16X16X8BF16_gfx90a_acd	= 36952,
    V_MFMA_F32_16X16X8BF16_gfx90a_vcd	= 36953,
    V_MFMA_F32_16X16X8BF16_vi	= 36954,
    V_MFMA_F32_16X16X8XF32_gfx940_acd	= 36955,
    V_MFMA_F32_16X16X8XF32_gfx940_vcd	= 36956,
    V_MFMA_F32_32X32X16_BF8_BF8_gfx940_acd	= 36957,
    V_MFMA_F32_32X32X16_BF8_BF8_gfx940_vcd	= 36958,
    V_MFMA_F32_32X32X16_BF8_FP8_gfx940_acd	= 36959,
    V_MFMA_F32_32X32X16_BF8_FP8_gfx940_vcd	= 36960,
    V_MFMA_F32_32X32X16_FP8_BF8_gfx940_acd	= 36961,
    V_MFMA_F32_32X32X16_FP8_BF8_gfx940_vcd	= 36962,
    V_MFMA_F32_32X32X16_FP8_FP8_gfx940_acd	= 36963,
    V_MFMA_F32_32X32X16_FP8_FP8_gfx940_vcd	= 36964,
    V_MFMA_F32_32X32X1F32_gfx90a_acd	= 36965,
    V_MFMA_F32_32X32X1F32_gfx90a_vcd	= 36966,
    V_MFMA_F32_32X32X1F32_gfx940_acd	= 36967,
    V_MFMA_F32_32X32X1F32_gfx940_vcd	= 36968,
    V_MFMA_F32_32X32X1F32_vi	= 36969,
    V_MFMA_F32_32X32X2BF16_gfx90a_acd	= 36970,
    V_MFMA_F32_32X32X2BF16_gfx90a_vcd	= 36971,
    V_MFMA_F32_32X32X2BF16_vi	= 36972,
    V_MFMA_F32_32X32X2F32_gfx90a_acd	= 36973,
    V_MFMA_F32_32X32X2F32_gfx90a_vcd	= 36974,
    V_MFMA_F32_32X32X2F32_gfx940_acd	= 36975,
    V_MFMA_F32_32X32X2F32_gfx940_vcd	= 36976,
    V_MFMA_F32_32X32X2F32_vi	= 36977,
    V_MFMA_F32_32X32X4BF16_1K_gfx90a_acd	= 36978,
    V_MFMA_F32_32X32X4BF16_1K_gfx90a_vcd	= 36979,
    V_MFMA_F32_32X32X4BF16_1K_gfx940_acd	= 36980,
    V_MFMA_F32_32X32X4BF16_1K_gfx940_vcd	= 36981,
    V_MFMA_F32_32X32X4BF16_gfx90a_acd	= 36982,
    V_MFMA_F32_32X32X4BF16_gfx90a_vcd	= 36983,
    V_MFMA_F32_32X32X4BF16_vi	= 36984,
    V_MFMA_F32_32X32X4F16_gfx90a_acd	= 36985,
    V_MFMA_F32_32X32X4F16_gfx90a_vcd	= 36986,
    V_MFMA_F32_32X32X4F16_gfx940_acd	= 36987,
    V_MFMA_F32_32X32X4F16_gfx940_vcd	= 36988,
    V_MFMA_F32_32X32X4F16_vi	= 36989,
    V_MFMA_F32_32X32X4XF32_gfx940_acd	= 36990,
    V_MFMA_F32_32X32X4XF32_gfx940_vcd	= 36991,
    V_MFMA_F32_32X32X8BF16_1K_gfx90a_acd	= 36992,
    V_MFMA_F32_32X32X8BF16_1K_gfx90a_vcd	= 36993,
    V_MFMA_F32_32X32X8BF16_1K_gfx940_acd	= 36994,
    V_MFMA_F32_32X32X8BF16_1K_gfx940_vcd	= 36995,
    V_MFMA_F32_32X32X8F16_gfx90a_acd	= 36996,
    V_MFMA_F32_32X32X8F16_gfx90a_vcd	= 36997,
    V_MFMA_F32_32X32X8F16_gfx940_acd	= 36998,
    V_MFMA_F32_32X32X8F16_gfx940_vcd	= 36999,
    V_MFMA_F32_32X32X8F16_vi	= 37000,
    V_MFMA_F32_4X4X1F32_gfx90a_acd	= 37001,
    V_MFMA_F32_4X4X1F32_gfx90a_vcd	= 37002,
    V_MFMA_F32_4X4X1F32_gfx940_acd	= 37003,
    V_MFMA_F32_4X4X1F32_gfx940_vcd	= 37004,
    V_MFMA_F32_4X4X1F32_vi	= 37005,
    V_MFMA_F32_4X4X2BF16_gfx90a_acd	= 37006,
    V_MFMA_F32_4X4X2BF16_gfx90a_vcd	= 37007,
    V_MFMA_F32_4X4X2BF16_vi	= 37008,
    V_MFMA_F32_4X4X4BF16_1K_gfx90a_acd	= 37009,
    V_MFMA_F32_4X4X4BF16_1K_gfx90a_vcd	= 37010,
    V_MFMA_F32_4X4X4BF16_1K_gfx940_acd	= 37011,
    V_MFMA_F32_4X4X4BF16_1K_gfx940_vcd	= 37012,
    V_MFMA_F32_4X4X4F16_gfx90a_acd	= 37013,
    V_MFMA_F32_4X4X4F16_gfx90a_vcd	= 37014,
    V_MFMA_F32_4X4X4F16_gfx940_acd	= 37015,
    V_MFMA_F32_4X4X4F16_gfx940_vcd	= 37016,
    V_MFMA_F32_4X4X4F16_vi	= 37017,
    V_MFMA_F64_16X16X4F64_gfx90a_acd	= 37018,
    V_MFMA_F64_16X16X4F64_gfx90a_vcd	= 37019,
    V_MFMA_F64_16X16X4F64_gfx940_acd	= 37020,
    V_MFMA_F64_16X16X4F64_gfx940_vcd	= 37021,
    V_MFMA_F64_4X4X4F64_gfx90a_acd	= 37022,
    V_MFMA_F64_4X4X4F64_gfx90a_vcd	= 37023,
    V_MFMA_F64_4X4X4F64_gfx940_acd	= 37024,
    V_MFMA_F64_4X4X4F64_gfx940_vcd	= 37025,
    V_MFMA_I32_16X16X16I8_gfx90a_acd	= 37026,
    V_MFMA_I32_16X16X16I8_gfx90a_vcd	= 37027,
    V_MFMA_I32_16X16X16I8_vi	= 37028,
    V_MFMA_I32_16X16X32I8_gfx940_acd	= 37029,
    V_MFMA_I32_16X16X32I8_gfx940_vcd	= 37030,
    V_MFMA_I32_16X16X4I8_gfx90a_acd	= 37031,
    V_MFMA_I32_16X16X4I8_gfx90a_vcd	= 37032,
    V_MFMA_I32_16X16X4I8_gfx940_acd	= 37033,
    V_MFMA_I32_16X16X4I8_gfx940_vcd	= 37034,
    V_MFMA_I32_16X16X4I8_vi	= 37035,
    V_MFMA_I32_32X32X16I8_gfx940_acd	= 37036,
    V_MFMA_I32_32X32X16I8_gfx940_vcd	= 37037,
    V_MFMA_I32_32X32X4I8_gfx90a_acd	= 37038,
    V_MFMA_I32_32X32X4I8_gfx90a_vcd	= 37039,
    V_MFMA_I32_32X32X4I8_gfx940_acd	= 37040,
    V_MFMA_I32_32X32X4I8_gfx940_vcd	= 37041,
    V_MFMA_I32_32X32X4I8_vi	= 37042,
    V_MFMA_I32_32X32X8I8_gfx90a_acd	= 37043,
    V_MFMA_I32_32X32X8I8_gfx90a_vcd	= 37044,
    V_MFMA_I32_32X32X8I8_vi	= 37045,
    V_MFMA_I32_4X4X4I8_gfx90a_acd	= 37046,
    V_MFMA_I32_4X4X4I8_gfx90a_vcd	= 37047,
    V_MFMA_I32_4X4X4I8_gfx940_acd	= 37048,
    V_MFMA_I32_4X4X4I8_gfx940_vcd	= 37049,
    V_MFMA_I32_4X4X4I8_vi	= 37050,
    V_MIN3_F16_e64_dpp8_gfx11	= 37051,
    V_MIN3_F16_e64_dpp_gfx11	= 37052,
    V_MIN3_F16_e64_gfx11	= 37053,
    V_MIN3_F16_gfx10	= 37054,
    V_MIN3_F16_vi	= 37055,
    V_MIN3_F32_e64_dpp8_gfx11	= 37056,
    V_MIN3_F32_e64_dpp_gfx11	= 37057,
    V_MIN3_F32_e64_gfx11	= 37058,
    V_MIN3_F32_gfx10	= 37059,
    V_MIN3_F32_gfx6_gfx7	= 37060,
    V_MIN3_F32_vi	= 37061,
    V_MIN3_I16_e64_dpp8_gfx11	= 37062,
    V_MIN3_I16_e64_dpp8_gfx12	= 37063,
    V_MIN3_I16_e64_dpp_gfx11	= 37064,
    V_MIN3_I16_e64_dpp_gfx12	= 37065,
    V_MIN3_I16_e64_gfx11	= 37066,
    V_MIN3_I16_e64_gfx12	= 37067,
    V_MIN3_I16_gfx10	= 37068,
    V_MIN3_I16_vi	= 37069,
    V_MIN3_I32_e64_dpp8_gfx11	= 37070,
    V_MIN3_I32_e64_dpp8_gfx12	= 37071,
    V_MIN3_I32_e64_dpp_gfx11	= 37072,
    V_MIN3_I32_e64_dpp_gfx12	= 37073,
    V_MIN3_I32_e64_gfx11	= 37074,
    V_MIN3_I32_e64_gfx12	= 37075,
    V_MIN3_I32_gfx10	= 37076,
    V_MIN3_I32_gfx6_gfx7	= 37077,
    V_MIN3_I32_vi	= 37078,
    V_MIN3_NUM_F16_e64_dpp8_gfx12	= 37079,
    V_MIN3_NUM_F16_e64_dpp_gfx12	= 37080,
    V_MIN3_NUM_F16_e64_gfx12	= 37081,
    V_MIN3_NUM_F32_e64_dpp8_gfx12	= 37082,
    V_MIN3_NUM_F32_e64_dpp_gfx12	= 37083,
    V_MIN3_NUM_F32_e64_gfx12	= 37084,
    V_MIN3_U16_e64_dpp8_gfx11	= 37085,
    V_MIN3_U16_e64_dpp8_gfx12	= 37086,
    V_MIN3_U16_e64_dpp_gfx11	= 37087,
    V_MIN3_U16_e64_dpp_gfx12	= 37088,
    V_MIN3_U16_e64_gfx11	= 37089,
    V_MIN3_U16_e64_gfx12	= 37090,
    V_MIN3_U16_gfx10	= 37091,
    V_MIN3_U16_vi	= 37092,
    V_MIN3_U32_e64_dpp8_gfx11	= 37093,
    V_MIN3_U32_e64_dpp8_gfx12	= 37094,
    V_MIN3_U32_e64_dpp_gfx11	= 37095,
    V_MIN3_U32_e64_dpp_gfx12	= 37096,
    V_MIN3_U32_e64_gfx11	= 37097,
    V_MIN3_U32_e64_gfx12	= 37098,
    V_MIN3_U32_gfx10	= 37099,
    V_MIN3_U32_gfx6_gfx7	= 37100,
    V_MIN3_U32_vi	= 37101,
    V_MINIMUM3_F16_e64_dpp8_gfx12	= 37102,
    V_MINIMUM3_F16_e64_dpp_gfx12	= 37103,
    V_MINIMUM3_F16_e64_gfx12	= 37104,
    V_MINIMUM3_F32_e64_dpp8_gfx12	= 37105,
    V_MINIMUM3_F32_e64_dpp_gfx12	= 37106,
    V_MINIMUM3_F32_e64_gfx12	= 37107,
    V_MINIMUMMAXIMUM_F16_e64_dpp8_gfx12	= 37108,
    V_MINIMUMMAXIMUM_F16_e64_dpp_gfx12	= 37109,
    V_MINIMUMMAXIMUM_F16_e64_gfx12	= 37110,
    V_MINIMUMMAXIMUM_F32_e64_dpp8_gfx12	= 37111,
    V_MINIMUMMAXIMUM_F32_e64_dpp_gfx12	= 37112,
    V_MINIMUMMAXIMUM_F32_e64_gfx12	= 37113,
    V_MINIMUM_F16_e64_dpp8_gfx12	= 37114,
    V_MINIMUM_F16_e64_dpp_gfx12	= 37115,
    V_MINIMUM_F16_e64_gfx12	= 37116,
    V_MINIMUM_F32_e64_dpp8_gfx12	= 37117,
    V_MINIMUM_F32_e64_dpp_gfx12	= 37118,
    V_MINIMUM_F32_e64_gfx12	= 37119,
    V_MINIMUM_F64_e64_gfx12	= 37120,
    V_MINMAX_F16_e64_dpp8_gfx11	= 37121,
    V_MINMAX_F16_e64_dpp_gfx11	= 37122,
    V_MINMAX_F16_e64_gfx11	= 37123,
    V_MINMAX_F32_e64_dpp8_gfx11	= 37124,
    V_MINMAX_F32_e64_dpp_gfx11	= 37125,
    V_MINMAX_F32_e64_gfx11	= 37126,
    V_MINMAX_I32_e64_dpp8_gfx11	= 37127,
    V_MINMAX_I32_e64_dpp8_gfx12	= 37128,
    V_MINMAX_I32_e64_dpp_gfx11	= 37129,
    V_MINMAX_I32_e64_dpp_gfx12	= 37130,
    V_MINMAX_I32_e64_gfx11	= 37131,
    V_MINMAX_I32_e64_gfx12	= 37132,
    V_MINMAX_NUM_F16_e64_dpp8_gfx12	= 37133,
    V_MINMAX_NUM_F16_e64_dpp_gfx12	= 37134,
    V_MINMAX_NUM_F16_e64_gfx12	= 37135,
    V_MINMAX_NUM_F32_e64_dpp8_gfx12	= 37136,
    V_MINMAX_NUM_F32_e64_dpp_gfx12	= 37137,
    V_MINMAX_NUM_F32_e64_gfx12	= 37138,
    V_MINMAX_U32_e64_dpp8_gfx11	= 37139,
    V_MINMAX_U32_e64_dpp8_gfx12	= 37140,
    V_MINMAX_U32_e64_dpp_gfx11	= 37141,
    V_MINMAX_U32_e64_dpp_gfx12	= 37142,
    V_MINMAX_U32_e64_gfx11	= 37143,
    V_MINMAX_U32_e64_gfx12	= 37144,
    V_MIN_F16_dpp8_gfx10	= 37145,
    V_MIN_F16_dpp_gfx10	= 37146,
    V_MIN_F16_dpp_vi	= 37147,
    V_MIN_F16_e32_gfx10	= 37148,
    V_MIN_F16_e32_vi	= 37149,
    V_MIN_F16_e64_gfx10	= 37150,
    V_MIN_F16_e64_vi	= 37151,
    V_MIN_F16_fake16_dpp8_gfx11	= 37152,
    V_MIN_F16_fake16_dpp_gfx11	= 37153,
    V_MIN_F16_fake16_e32_gfx11	= 37154,
    V_MIN_F16_fake16_e64_dpp8_gfx11	= 37155,
    V_MIN_F16_fake16_e64_dpp_gfx11	= 37156,
    V_MIN_F16_fake16_e64_gfx11	= 37157,
    V_MIN_F16_sdwa_gfx10	= 37158,
    V_MIN_F16_sdwa_gfx9	= 37159,
    V_MIN_F16_sdwa_vi	= 37160,
    V_MIN_F16_t16_dpp8_gfx11	= 37161,
    V_MIN_F16_t16_dpp_gfx11	= 37162,
    V_MIN_F16_t16_e32_gfx11	= 37163,
    V_MIN_F16_t16_e64_dpp8_gfx11	= 37164,
    V_MIN_F16_t16_e64_dpp_gfx11	= 37165,
    V_MIN_F16_t16_e64_gfx11	= 37166,
    V_MIN_F32_dpp8_gfx10	= 37167,
    V_MIN_F32_dpp8_gfx11	= 37168,
    V_MIN_F32_dpp_gfx10	= 37169,
    V_MIN_F32_dpp_gfx11	= 37170,
    V_MIN_F32_dpp_vi	= 37171,
    V_MIN_F32_e32_gfx10	= 37172,
    V_MIN_F32_e32_gfx11	= 37173,
    V_MIN_F32_e32_gfx6_gfx7	= 37174,
    V_MIN_F32_e32_vi	= 37175,
    V_MIN_F32_e64_dpp8_gfx11	= 37176,
    V_MIN_F32_e64_dpp_gfx11	= 37177,
    V_MIN_F32_e64_gfx10	= 37178,
    V_MIN_F32_e64_gfx11	= 37179,
    V_MIN_F32_e64_gfx6_gfx7	= 37180,
    V_MIN_F32_e64_vi	= 37181,
    V_MIN_F32_sdwa_gfx10	= 37182,
    V_MIN_F32_sdwa_gfx9	= 37183,
    V_MIN_F32_sdwa_vi	= 37184,
    V_MIN_F64_e64_gfx11	= 37185,
    V_MIN_F64_gfx10	= 37186,
    V_MIN_F64_gfx6_gfx7	= 37187,
    V_MIN_F64_vi	= 37188,
    V_MIN_I16_dpp_vi	= 37189,
    V_MIN_I16_e32_vi	= 37190,
    V_MIN_I16_e64_vi	= 37191,
    V_MIN_I16_gfx10	= 37192,
    V_MIN_I16_sdwa_gfx9	= 37193,
    V_MIN_I16_sdwa_vi	= 37194,
    V_MIN_I16_t16_e64_dpp8_gfx11	= 37195,
    V_MIN_I16_t16_e64_dpp8_gfx12	= 37196,
    V_MIN_I16_t16_e64_dpp_gfx11	= 37197,
    V_MIN_I16_t16_e64_dpp_gfx12	= 37198,
    V_MIN_I16_t16_e64_gfx11	= 37199,
    V_MIN_I16_t16_e64_gfx12	= 37200,
    V_MIN_I32_dpp8_gfx10	= 37201,
    V_MIN_I32_dpp8_gfx11	= 37202,
    V_MIN_I32_dpp8_gfx12	= 37203,
    V_MIN_I32_dpp_gfx10	= 37204,
    V_MIN_I32_dpp_gfx11	= 37205,
    V_MIN_I32_dpp_gfx12	= 37206,
    V_MIN_I32_dpp_vi	= 37207,
    V_MIN_I32_e32_gfx10	= 37208,
    V_MIN_I32_e32_gfx11	= 37209,
    V_MIN_I32_e32_gfx12	= 37210,
    V_MIN_I32_e32_gfx6_gfx7	= 37211,
    V_MIN_I32_e32_vi	= 37212,
    V_MIN_I32_e64_dpp8_gfx11	= 37213,
    V_MIN_I32_e64_dpp8_gfx12	= 37214,
    V_MIN_I32_e64_dpp_gfx11	= 37215,
    V_MIN_I32_e64_dpp_gfx12	= 37216,
    V_MIN_I32_e64_gfx10	= 37217,
    V_MIN_I32_e64_gfx11	= 37218,
    V_MIN_I32_e64_gfx12	= 37219,
    V_MIN_I32_e64_gfx6_gfx7	= 37220,
    V_MIN_I32_e64_vi	= 37221,
    V_MIN_I32_sdwa_gfx10	= 37222,
    V_MIN_I32_sdwa_gfx9	= 37223,
    V_MIN_I32_sdwa_vi	= 37224,
    V_MIN_LEGACY_F32_e32_gfx6_gfx7	= 37225,
    V_MIN_LEGACY_F32_e64_gfx6_gfx7	= 37226,
    V_MIN_NUM_F16_dpp8_gfx12	= 37227,
    V_MIN_NUM_F16_dpp_gfx12	= 37228,
    V_MIN_NUM_F16_e32_gfx12	= 37229,
    V_MIN_NUM_F16_e64_dpp8_gfx12	= 37230,
    V_MIN_NUM_F16_e64_dpp_gfx12	= 37231,
    V_MIN_NUM_F16_e64_gfx12	= 37232,
    V_MIN_NUM_F16_fake16_dpp8_gfx12	= 37233,
    V_MIN_NUM_F16_fake16_dpp_gfx12	= 37234,
    V_MIN_NUM_F16_fake16_e32_gfx12	= 37235,
    V_MIN_NUM_F16_fake16_e64_dpp8_gfx12	= 37236,
    V_MIN_NUM_F16_fake16_e64_dpp_gfx12	= 37237,
    V_MIN_NUM_F16_fake16_e64_gfx12	= 37238,
    V_MIN_NUM_F32_dpp8_gfx12	= 37239,
    V_MIN_NUM_F32_dpp_gfx12	= 37240,
    V_MIN_NUM_F32_e32_gfx12	= 37241,
    V_MIN_NUM_F32_e64_dpp8_gfx12	= 37242,
    V_MIN_NUM_F32_e64_dpp_gfx12	= 37243,
    V_MIN_NUM_F32_e64_gfx12	= 37244,
    V_MIN_NUM_F64_e32_gfx12	= 37245,
    V_MIN_NUM_F64_e64_gfx12	= 37246,
    V_MIN_U16_dpp_vi	= 37247,
    V_MIN_U16_e32_vi	= 37248,
    V_MIN_U16_e64_vi	= 37249,
    V_MIN_U16_gfx10	= 37250,
    V_MIN_U16_sdwa_gfx9	= 37251,
    V_MIN_U16_sdwa_vi	= 37252,
    V_MIN_U16_t16_e64_dpp8_gfx11	= 37253,
    V_MIN_U16_t16_e64_dpp8_gfx12	= 37254,
    V_MIN_U16_t16_e64_dpp_gfx11	= 37255,
    V_MIN_U16_t16_e64_dpp_gfx12	= 37256,
    V_MIN_U16_t16_e64_gfx11	= 37257,
    V_MIN_U16_t16_e64_gfx12	= 37258,
    V_MIN_U32_dpp8_gfx10	= 37259,
    V_MIN_U32_dpp8_gfx11	= 37260,
    V_MIN_U32_dpp8_gfx12	= 37261,
    V_MIN_U32_dpp_gfx10	= 37262,
    V_MIN_U32_dpp_gfx11	= 37263,
    V_MIN_U32_dpp_gfx12	= 37264,
    V_MIN_U32_dpp_vi	= 37265,
    V_MIN_U32_e32_gfx10	= 37266,
    V_MIN_U32_e32_gfx11	= 37267,
    V_MIN_U32_e32_gfx12	= 37268,
    V_MIN_U32_e32_gfx6_gfx7	= 37269,
    V_MIN_U32_e32_vi	= 37270,
    V_MIN_U32_e64_dpp8_gfx11	= 37271,
    V_MIN_U32_e64_dpp8_gfx12	= 37272,
    V_MIN_U32_e64_dpp_gfx11	= 37273,
    V_MIN_U32_e64_dpp_gfx12	= 37274,
    V_MIN_U32_e64_gfx10	= 37275,
    V_MIN_U32_e64_gfx11	= 37276,
    V_MIN_U32_e64_gfx12	= 37277,
    V_MIN_U32_e64_gfx6_gfx7	= 37278,
    V_MIN_U32_e64_vi	= 37279,
    V_MIN_U32_sdwa_gfx10	= 37280,
    V_MIN_U32_sdwa_gfx9	= 37281,
    V_MIN_U32_sdwa_vi	= 37282,
    V_MOVRELD_B32_dpp8_gfx10	= 37283,
    V_MOVRELD_B32_dpp8_gfx11	= 37284,
    V_MOVRELD_B32_dpp8_gfx12	= 37285,
    V_MOVRELD_B32_dpp_gfx10	= 37286,
    V_MOVRELD_B32_dpp_gfx11	= 37287,
    V_MOVRELD_B32_dpp_gfx12	= 37288,
    V_MOVRELD_B32_e32_gfx10	= 37289,
    V_MOVRELD_B32_e32_gfx11	= 37290,
    V_MOVRELD_B32_e32_gfx12	= 37291,
    V_MOVRELD_B32_e32_gfx6_gfx7	= 37292,
    V_MOVRELD_B32_e32_vi	= 37293,
    V_MOVRELD_B32_e64_dpp8_gfx11	= 37294,
    V_MOVRELD_B32_e64_dpp8_gfx12	= 37295,
    V_MOVRELD_B32_e64_dpp_gfx11	= 37296,
    V_MOVRELD_B32_e64_dpp_gfx12	= 37297,
    V_MOVRELD_B32_e64_gfx10	= 37298,
    V_MOVRELD_B32_e64_gfx11	= 37299,
    V_MOVRELD_B32_e64_gfx12	= 37300,
    V_MOVRELD_B32_e64_gfx6_gfx7	= 37301,
    V_MOVRELD_B32_e64_vi	= 37302,
    V_MOVRELD_B32_sdwa_gfx10	= 37303,
    V_MOVRELSD_2_B32_dpp8_gfx10	= 37304,
    V_MOVRELSD_2_B32_dpp8_gfx11	= 37305,
    V_MOVRELSD_2_B32_dpp8_gfx12	= 37306,
    V_MOVRELSD_2_B32_dpp_gfx10	= 37307,
    V_MOVRELSD_2_B32_dpp_gfx11	= 37308,
    V_MOVRELSD_2_B32_dpp_gfx12	= 37309,
    V_MOVRELSD_2_B32_e32_gfx10	= 37310,
    V_MOVRELSD_2_B32_e32_gfx11	= 37311,
    V_MOVRELSD_2_B32_e32_gfx12	= 37312,
    V_MOVRELSD_2_B32_e64_dpp8_gfx11	= 37313,
    V_MOVRELSD_2_B32_e64_dpp8_gfx12	= 37314,
    V_MOVRELSD_2_B32_e64_dpp_gfx11	= 37315,
    V_MOVRELSD_2_B32_e64_dpp_gfx12	= 37316,
    V_MOVRELSD_2_B32_e64_gfx10	= 37317,
    V_MOVRELSD_2_B32_e64_gfx11	= 37318,
    V_MOVRELSD_2_B32_e64_gfx12	= 37319,
    V_MOVRELSD_2_B32_sdwa_gfx10	= 37320,
    V_MOVRELSD_B32_dpp8_gfx10	= 37321,
    V_MOVRELSD_B32_dpp8_gfx11	= 37322,
    V_MOVRELSD_B32_dpp8_gfx12	= 37323,
    V_MOVRELSD_B32_dpp_gfx10	= 37324,
    V_MOVRELSD_B32_dpp_gfx11	= 37325,
    V_MOVRELSD_B32_dpp_gfx12	= 37326,
    V_MOVRELSD_B32_e32_gfx10	= 37327,
    V_MOVRELSD_B32_e32_gfx11	= 37328,
    V_MOVRELSD_B32_e32_gfx12	= 37329,
    V_MOVRELSD_B32_e32_gfx6_gfx7	= 37330,
    V_MOVRELSD_B32_e32_vi	= 37331,
    V_MOVRELSD_B32_e64_dpp8_gfx11	= 37332,
    V_MOVRELSD_B32_e64_dpp8_gfx12	= 37333,
    V_MOVRELSD_B32_e64_dpp_gfx11	= 37334,
    V_MOVRELSD_B32_e64_dpp_gfx12	= 37335,
    V_MOVRELSD_B32_e64_gfx10	= 37336,
    V_MOVRELSD_B32_e64_gfx11	= 37337,
    V_MOVRELSD_B32_e64_gfx12	= 37338,
    V_MOVRELSD_B32_e64_gfx6_gfx7	= 37339,
    V_MOVRELSD_B32_e64_vi	= 37340,
    V_MOVRELSD_B32_sdwa_gfx10	= 37341,
    V_MOVRELS_B32_dpp8_gfx10	= 37342,
    V_MOVRELS_B32_dpp8_gfx11	= 37343,
    V_MOVRELS_B32_dpp8_gfx12	= 37344,
    V_MOVRELS_B32_dpp_gfx10	= 37345,
    V_MOVRELS_B32_dpp_gfx11	= 37346,
    V_MOVRELS_B32_dpp_gfx12	= 37347,
    V_MOVRELS_B32_e32_gfx10	= 37348,
    V_MOVRELS_B32_e32_gfx11	= 37349,
    V_MOVRELS_B32_e32_gfx12	= 37350,
    V_MOVRELS_B32_e32_gfx6_gfx7	= 37351,
    V_MOVRELS_B32_e32_vi	= 37352,
    V_MOVRELS_B32_e64_dpp8_gfx11	= 37353,
    V_MOVRELS_B32_e64_dpp8_gfx12	= 37354,
    V_MOVRELS_B32_e64_dpp_gfx11	= 37355,
    V_MOVRELS_B32_e64_dpp_gfx12	= 37356,
    V_MOVRELS_B32_e64_gfx10	= 37357,
    V_MOVRELS_B32_e64_gfx11	= 37358,
    V_MOVRELS_B32_e64_gfx12	= 37359,
    V_MOVRELS_B32_e64_gfx6_gfx7	= 37360,
    V_MOVRELS_B32_e64_vi	= 37361,
    V_MOVRELS_B32_sdwa_gfx10	= 37362,
    V_MOV_B16_t16_dpp8_gfx11	= 37363,
    V_MOV_B16_t16_dpp8_gfx12	= 37364,
    V_MOV_B16_t16_dpp_gfx11	= 37365,
    V_MOV_B16_t16_dpp_gfx12	= 37366,
    V_MOV_B16_t16_e32_gfx11	= 37367,
    V_MOV_B16_t16_e32_gfx12	= 37368,
    V_MOV_B16_t16_e64_dpp8_gfx11	= 37369,
    V_MOV_B16_t16_e64_dpp8_gfx12	= 37370,
    V_MOV_B16_t16_e64_dpp_gfx11	= 37371,
    V_MOV_B16_t16_e64_dpp_gfx12	= 37372,
    V_MOV_B16_t16_e64_gfx11	= 37373,
    V_MOV_B16_t16_e64_gfx12	= 37374,
    V_MOV_B32_dpp8_gfx10	= 37375,
    V_MOV_B32_dpp8_gfx11	= 37376,
    V_MOV_B32_dpp8_gfx12	= 37377,
    V_MOV_B32_dpp_gfx10	= 37378,
    V_MOV_B32_dpp_gfx11	= 37379,
    V_MOV_B32_dpp_gfx12	= 37380,
    V_MOV_B32_dpp_vi	= 37381,
    V_MOV_B32_e32_gfx10	= 37382,
    V_MOV_B32_e32_gfx11	= 37383,
    V_MOV_B32_e32_gfx12	= 37384,
    V_MOV_B32_e32_gfx6_gfx7	= 37385,
    V_MOV_B32_e32_vi	= 37386,
    V_MOV_B32_e64_dpp8_gfx11	= 37387,
    V_MOV_B32_e64_dpp8_gfx12	= 37388,
    V_MOV_B32_e64_dpp_gfx11	= 37389,
    V_MOV_B32_e64_dpp_gfx12	= 37390,
    V_MOV_B32_e64_gfx10	= 37391,
    V_MOV_B32_e64_gfx11	= 37392,
    V_MOV_B32_e64_gfx12	= 37393,
    V_MOV_B32_e64_gfx6_gfx7	= 37394,
    V_MOV_B32_e64_vi	= 37395,
    V_MOV_B32_sdwa_gfx10	= 37396,
    V_MOV_B32_sdwa_gfx9	= 37397,
    V_MOV_B32_sdwa_vi	= 37398,
    V_MOV_B64_dpp_gfx9	= 37399,
    V_MOV_B64_e32_vi	= 37400,
    V_MOV_B64_e64_vi	= 37401,
    V_MQSAD_PK_U16_U8_e64_gfx11	= 37402,
    V_MQSAD_PK_U16_U8_e64_gfx12	= 37403,
    V_MQSAD_PK_U16_U8_gfx10	= 37404,
    V_MQSAD_PK_U16_U8_gfx6_gfx7	= 37405,
    V_MQSAD_PK_U16_U8_vi	= 37406,
    V_MQSAD_U32_U8_e64_gfx11	= 37407,
    V_MQSAD_U32_U8_e64_gfx12	= 37408,
    V_MQSAD_U32_U8_gfx10	= 37409,
    V_MQSAD_U32_U8_gfx7	= 37410,
    V_MQSAD_U32_U8_vi	= 37411,
    V_MSAD_U8_e64_dpp8_gfx11	= 37412,
    V_MSAD_U8_e64_dpp8_gfx12	= 37413,
    V_MSAD_U8_e64_dpp_gfx11	= 37414,
    V_MSAD_U8_e64_dpp_gfx12	= 37415,
    V_MSAD_U8_e64_gfx11	= 37416,
    V_MSAD_U8_e64_gfx12	= 37417,
    V_MSAD_U8_gfx10	= 37418,
    V_MSAD_U8_gfx6_gfx7	= 37419,
    V_MSAD_U8_vi	= 37420,
    V_MULLIT_F32_e64_dpp8_gfx11	= 37421,
    V_MULLIT_F32_e64_dpp8_gfx12	= 37422,
    V_MULLIT_F32_e64_dpp_gfx11	= 37423,
    V_MULLIT_F32_e64_dpp_gfx12	= 37424,
    V_MULLIT_F32_e64_gfx11	= 37425,
    V_MULLIT_F32_e64_gfx12	= 37426,
    V_MULLIT_F32_gfx10	= 37427,
    V_MULLIT_F32_gfx6_gfx7	= 37428,
    V_MUL_DX9_ZERO_F32_dpp8_gfx11	= 37429,
    V_MUL_DX9_ZERO_F32_dpp8_gfx12	= 37430,
    V_MUL_DX9_ZERO_F32_dpp_gfx11	= 37431,
    V_MUL_DX9_ZERO_F32_dpp_gfx12	= 37432,
    V_MUL_DX9_ZERO_F32_e32_gfx11	= 37433,
    V_MUL_DX9_ZERO_F32_e32_gfx12	= 37434,
    V_MUL_DX9_ZERO_F32_e64_dpp8_gfx11	= 37435,
    V_MUL_DX9_ZERO_F32_e64_dpp8_gfx12	= 37436,
    V_MUL_DX9_ZERO_F32_e64_dpp_gfx11	= 37437,
    V_MUL_DX9_ZERO_F32_e64_dpp_gfx12	= 37438,
    V_MUL_DX9_ZERO_F32_e64_gfx11	= 37439,
    V_MUL_DX9_ZERO_F32_e64_gfx12	= 37440,
    V_MUL_F16_dpp8_gfx10	= 37441,
    V_MUL_F16_dpp_gfx10	= 37442,
    V_MUL_F16_dpp_vi	= 37443,
    V_MUL_F16_e32_gfx10	= 37444,
    V_MUL_F16_e32_vi	= 37445,
    V_MUL_F16_e64_gfx10	= 37446,
    V_MUL_F16_e64_vi	= 37447,
    V_MUL_F16_fake16_dpp8_gfx11	= 37448,
    V_MUL_F16_fake16_dpp8_gfx12	= 37449,
    V_MUL_F16_fake16_dpp_gfx11	= 37450,
    V_MUL_F16_fake16_dpp_gfx12	= 37451,
    V_MUL_F16_fake16_e32_gfx11	= 37452,
    V_MUL_F16_fake16_e32_gfx12	= 37453,
    V_MUL_F16_fake16_e64_dpp8_gfx11	= 37454,
    V_MUL_F16_fake16_e64_dpp8_gfx12	= 37455,
    V_MUL_F16_fake16_e64_dpp_gfx11	= 37456,
    V_MUL_F16_fake16_e64_dpp_gfx12	= 37457,
    V_MUL_F16_fake16_e64_gfx11	= 37458,
    V_MUL_F16_fake16_e64_gfx12	= 37459,
    V_MUL_F16_sdwa_gfx10	= 37460,
    V_MUL_F16_sdwa_gfx9	= 37461,
    V_MUL_F16_sdwa_vi	= 37462,
    V_MUL_F16_t16_dpp8_gfx11	= 37463,
    V_MUL_F16_t16_dpp8_gfx12	= 37464,
    V_MUL_F16_t16_dpp_gfx11	= 37465,
    V_MUL_F16_t16_dpp_gfx12	= 37466,
    V_MUL_F16_t16_e32_gfx11	= 37467,
    V_MUL_F16_t16_e32_gfx12	= 37468,
    V_MUL_F16_t16_e64_dpp8_gfx11	= 37469,
    V_MUL_F16_t16_e64_dpp8_gfx12	= 37470,
    V_MUL_F16_t16_e64_dpp_gfx11	= 37471,
    V_MUL_F16_t16_e64_dpp_gfx12	= 37472,
    V_MUL_F16_t16_e64_gfx11	= 37473,
    V_MUL_F16_t16_e64_gfx12	= 37474,
    V_MUL_F32_dpp8_gfx10	= 37475,
    V_MUL_F32_dpp8_gfx11	= 37476,
    V_MUL_F32_dpp8_gfx12	= 37477,
    V_MUL_F32_dpp_gfx10	= 37478,
    V_MUL_F32_dpp_gfx11	= 37479,
    V_MUL_F32_dpp_gfx12	= 37480,
    V_MUL_F32_dpp_vi	= 37481,
    V_MUL_F32_e32_gfx10	= 37482,
    V_MUL_F32_e32_gfx11	= 37483,
    V_MUL_F32_e32_gfx12	= 37484,
    V_MUL_F32_e32_gfx6_gfx7	= 37485,
    V_MUL_F32_e32_vi	= 37486,
    V_MUL_F32_e64_dpp8_gfx11	= 37487,
    V_MUL_F32_e64_dpp8_gfx12	= 37488,
    V_MUL_F32_e64_dpp_gfx11	= 37489,
    V_MUL_F32_e64_dpp_gfx12	= 37490,
    V_MUL_F32_e64_gfx10	= 37491,
    V_MUL_F32_e64_gfx11	= 37492,
    V_MUL_F32_e64_gfx12	= 37493,
    V_MUL_F32_e64_gfx6_gfx7	= 37494,
    V_MUL_F32_e64_vi	= 37495,
    V_MUL_F32_sdwa_gfx10	= 37496,
    V_MUL_F32_sdwa_gfx9	= 37497,
    V_MUL_F32_sdwa_vi	= 37498,
    V_MUL_F64_e32_gfx12	= 37499,
    V_MUL_F64_e64_gfx11	= 37500,
    V_MUL_F64_e64_gfx12	= 37501,
    V_MUL_F64_gfx10	= 37502,
    V_MUL_F64_gfx6_gfx7	= 37503,
    V_MUL_F64_vi	= 37504,
    V_MUL_HI_I32_I24_dpp8_gfx10	= 37505,
    V_MUL_HI_I32_I24_dpp8_gfx11	= 37506,
    V_MUL_HI_I32_I24_dpp8_gfx12	= 37507,
    V_MUL_HI_I32_I24_dpp_gfx10	= 37508,
    V_MUL_HI_I32_I24_dpp_gfx11	= 37509,
    V_MUL_HI_I32_I24_dpp_gfx12	= 37510,
    V_MUL_HI_I32_I24_dpp_vi	= 37511,
    V_MUL_HI_I32_I24_e32_gfx10	= 37512,
    V_MUL_HI_I32_I24_e32_gfx11	= 37513,
    V_MUL_HI_I32_I24_e32_gfx12	= 37514,
    V_MUL_HI_I32_I24_e32_gfx6_gfx7	= 37515,
    V_MUL_HI_I32_I24_e32_vi	= 37516,
    V_MUL_HI_I32_I24_e64_dpp8_gfx11	= 37517,
    V_MUL_HI_I32_I24_e64_dpp8_gfx12	= 37518,
    V_MUL_HI_I32_I24_e64_dpp_gfx11	= 37519,
    V_MUL_HI_I32_I24_e64_dpp_gfx12	= 37520,
    V_MUL_HI_I32_I24_e64_gfx10	= 37521,
    V_MUL_HI_I32_I24_e64_gfx11	= 37522,
    V_MUL_HI_I32_I24_e64_gfx12	= 37523,
    V_MUL_HI_I32_I24_e64_gfx6_gfx7	= 37524,
    V_MUL_HI_I32_I24_e64_vi	= 37525,
    V_MUL_HI_I32_I24_sdwa_gfx10	= 37526,
    V_MUL_HI_I32_I24_sdwa_gfx9	= 37527,
    V_MUL_HI_I32_I24_sdwa_vi	= 37528,
    V_MUL_HI_I32_e64_gfx11	= 37529,
    V_MUL_HI_I32_e64_gfx12	= 37530,
    V_MUL_HI_I32_gfx10	= 37531,
    V_MUL_HI_I32_gfx6_gfx7	= 37532,
    V_MUL_HI_I32_vi	= 37533,
    V_MUL_HI_U32_U24_dpp8_gfx10	= 37534,
    V_MUL_HI_U32_U24_dpp8_gfx11	= 37535,
    V_MUL_HI_U32_U24_dpp8_gfx12	= 37536,
    V_MUL_HI_U32_U24_dpp_gfx10	= 37537,
    V_MUL_HI_U32_U24_dpp_gfx11	= 37538,
    V_MUL_HI_U32_U24_dpp_gfx12	= 37539,
    V_MUL_HI_U32_U24_dpp_vi	= 37540,
    V_MUL_HI_U32_U24_e32_gfx10	= 37541,
    V_MUL_HI_U32_U24_e32_gfx11	= 37542,
    V_MUL_HI_U32_U24_e32_gfx12	= 37543,
    V_MUL_HI_U32_U24_e32_gfx6_gfx7	= 37544,
    V_MUL_HI_U32_U24_e32_vi	= 37545,
    V_MUL_HI_U32_U24_e64_dpp8_gfx11	= 37546,
    V_MUL_HI_U32_U24_e64_dpp8_gfx12	= 37547,
    V_MUL_HI_U32_U24_e64_dpp_gfx11	= 37548,
    V_MUL_HI_U32_U24_e64_dpp_gfx12	= 37549,
    V_MUL_HI_U32_U24_e64_gfx10	= 37550,
    V_MUL_HI_U32_U24_e64_gfx11	= 37551,
    V_MUL_HI_U32_U24_e64_gfx12	= 37552,
    V_MUL_HI_U32_U24_e64_gfx6_gfx7	= 37553,
    V_MUL_HI_U32_U24_e64_vi	= 37554,
    V_MUL_HI_U32_U24_sdwa_gfx10	= 37555,
    V_MUL_HI_U32_U24_sdwa_gfx9	= 37556,
    V_MUL_HI_U32_U24_sdwa_vi	= 37557,
    V_MUL_HI_U32_e64_gfx11	= 37558,
    V_MUL_HI_U32_e64_gfx12	= 37559,
    V_MUL_HI_U32_gfx10	= 37560,
    V_MUL_HI_U32_gfx6_gfx7	= 37561,
    V_MUL_HI_U32_vi	= 37562,
    V_MUL_I32_I24_dpp8_gfx10	= 37563,
    V_MUL_I32_I24_dpp8_gfx11	= 37564,
    V_MUL_I32_I24_dpp8_gfx12	= 37565,
    V_MUL_I32_I24_dpp_gfx10	= 37566,
    V_MUL_I32_I24_dpp_gfx11	= 37567,
    V_MUL_I32_I24_dpp_gfx12	= 37568,
    V_MUL_I32_I24_dpp_vi	= 37569,
    V_MUL_I32_I24_e32_gfx10	= 37570,
    V_MUL_I32_I24_e32_gfx11	= 37571,
    V_MUL_I32_I24_e32_gfx12	= 37572,
    V_MUL_I32_I24_e32_gfx6_gfx7	= 37573,
    V_MUL_I32_I24_e32_vi	= 37574,
    V_MUL_I32_I24_e64_dpp8_gfx11	= 37575,
    V_MUL_I32_I24_e64_dpp8_gfx12	= 37576,
    V_MUL_I32_I24_e64_dpp_gfx11	= 37577,
    V_MUL_I32_I24_e64_dpp_gfx12	= 37578,
    V_MUL_I32_I24_e64_gfx10	= 37579,
    V_MUL_I32_I24_e64_gfx11	= 37580,
    V_MUL_I32_I24_e64_gfx12	= 37581,
    V_MUL_I32_I24_e64_gfx6_gfx7	= 37582,
    V_MUL_I32_I24_e64_vi	= 37583,
    V_MUL_I32_I24_sdwa_gfx10	= 37584,
    V_MUL_I32_I24_sdwa_gfx9	= 37585,
    V_MUL_I32_I24_sdwa_vi	= 37586,
    V_MUL_LEGACY_F32_dpp8_gfx10	= 37587,
    V_MUL_LEGACY_F32_dpp_gfx10	= 37588,
    V_MUL_LEGACY_F32_dpp_vi	= 37589,
    V_MUL_LEGACY_F32_e32_gfx10	= 37590,
    V_MUL_LEGACY_F32_e32_gfx6_gfx7	= 37591,
    V_MUL_LEGACY_F32_e32_vi	= 37592,
    V_MUL_LEGACY_F32_e64_gfx10	= 37593,
    V_MUL_LEGACY_F32_e64_gfx6_gfx7	= 37594,
    V_MUL_LEGACY_F32_e64_gfx90a	= 37595,
    V_MUL_LEGACY_F32_e64_vi	= 37596,
    V_MUL_LEGACY_F32_sdwa_gfx10	= 37597,
    V_MUL_LEGACY_F32_sdwa_gfx9	= 37598,
    V_MUL_LEGACY_F32_sdwa_vi	= 37599,
    V_MUL_LO_I32_gfx10	= 37600,
    V_MUL_LO_I32_gfx6_gfx7	= 37601,
    V_MUL_LO_I32_vi	= 37602,
    V_MUL_LO_U16_dpp_vi	= 37603,
    V_MUL_LO_U16_e32_vi	= 37604,
    V_MUL_LO_U16_e64_vi	= 37605,
    V_MUL_LO_U16_gfx10	= 37606,
    V_MUL_LO_U16_sdwa_gfx9	= 37607,
    V_MUL_LO_U16_sdwa_vi	= 37608,
    V_MUL_LO_U16_t16_e64_dpp8_gfx11	= 37609,
    V_MUL_LO_U16_t16_e64_dpp8_gfx12	= 37610,
    V_MUL_LO_U16_t16_e64_dpp_gfx11	= 37611,
    V_MUL_LO_U16_t16_e64_dpp_gfx12	= 37612,
    V_MUL_LO_U16_t16_e64_gfx11	= 37613,
    V_MUL_LO_U16_t16_e64_gfx12	= 37614,
    V_MUL_LO_U32_e64_gfx11	= 37615,
    V_MUL_LO_U32_e64_gfx12	= 37616,
    V_MUL_LO_U32_gfx10	= 37617,
    V_MUL_LO_U32_gfx6_gfx7	= 37618,
    V_MUL_LO_U32_vi	= 37619,
    V_MUL_U32_U24_dpp8_gfx10	= 37620,
    V_MUL_U32_U24_dpp8_gfx11	= 37621,
    V_MUL_U32_U24_dpp8_gfx12	= 37622,
    V_MUL_U32_U24_dpp_gfx10	= 37623,
    V_MUL_U32_U24_dpp_gfx11	= 37624,
    V_MUL_U32_U24_dpp_gfx12	= 37625,
    V_MUL_U32_U24_dpp_vi	= 37626,
    V_MUL_U32_U24_e32_gfx10	= 37627,
    V_MUL_U32_U24_e32_gfx11	= 37628,
    V_MUL_U32_U24_e32_gfx12	= 37629,
    V_MUL_U32_U24_e32_gfx6_gfx7	= 37630,
    V_MUL_U32_U24_e32_vi	= 37631,
    V_MUL_U32_U24_e64_dpp8_gfx11	= 37632,
    V_MUL_U32_U24_e64_dpp8_gfx12	= 37633,
    V_MUL_U32_U24_e64_dpp_gfx11	= 37634,
    V_MUL_U32_U24_e64_dpp_gfx12	= 37635,
    V_MUL_U32_U24_e64_gfx10	= 37636,
    V_MUL_U32_U24_e64_gfx11	= 37637,
    V_MUL_U32_U24_e64_gfx12	= 37638,
    V_MUL_U32_U24_e64_gfx6_gfx7	= 37639,
    V_MUL_U32_U24_e64_vi	= 37640,
    V_MUL_U32_U24_sdwa_gfx10	= 37641,
    V_MUL_U32_U24_sdwa_gfx9	= 37642,
    V_MUL_U32_U24_sdwa_vi	= 37643,
    V_NOP_dpp8_gfx10	= 37644,
    V_NOP_dpp_gfx10	= 37645,
    V_NOP_dpp_vi	= 37646,
    V_NOP_e32_gfx10	= 37647,
    V_NOP_e32_gfx11	= 37648,
    V_NOP_e32_gfx12	= 37649,
    V_NOP_e32_gfx6_gfx7	= 37650,
    V_NOP_e32_vi	= 37651,
    V_NOP_e64_gfx10	= 37652,
    V_NOP_e64_gfx11	= 37653,
    V_NOP_e64_gfx12	= 37654,
    V_NOP_e64_gfx6_gfx7	= 37655,
    V_NOP_e64_vi	= 37656,
    V_NOP_sdwa_gfx10	= 37657,
    V_NOP_sdwa_gfx9	= 37658,
    V_NOP_sdwa_vi	= 37659,
    V_NOT_B16_fake16_dpp8_gfx11	= 37660,
    V_NOT_B16_fake16_dpp8_gfx12	= 37661,
    V_NOT_B16_fake16_dpp_gfx11	= 37662,
    V_NOT_B16_fake16_dpp_gfx12	= 37663,
    V_NOT_B16_fake16_e32_gfx11	= 37664,
    V_NOT_B16_fake16_e32_gfx12	= 37665,
    V_NOT_B16_fake16_e64_dpp8_gfx11	= 37666,
    V_NOT_B16_fake16_e64_dpp8_gfx12	= 37667,
    V_NOT_B16_fake16_e64_dpp_gfx11	= 37668,
    V_NOT_B16_fake16_e64_dpp_gfx12	= 37669,
    V_NOT_B16_fake16_e64_gfx11	= 37670,
    V_NOT_B16_fake16_e64_gfx12	= 37671,
    V_NOT_B32_dpp8_gfx10	= 37672,
    V_NOT_B32_dpp8_gfx11	= 37673,
    V_NOT_B32_dpp8_gfx12	= 37674,
    V_NOT_B32_dpp_gfx10	= 37675,
    V_NOT_B32_dpp_gfx11	= 37676,
    V_NOT_B32_dpp_gfx12	= 37677,
    V_NOT_B32_dpp_vi	= 37678,
    V_NOT_B32_e32_gfx10	= 37679,
    V_NOT_B32_e32_gfx11	= 37680,
    V_NOT_B32_e32_gfx12	= 37681,
    V_NOT_B32_e32_gfx6_gfx7	= 37682,
    V_NOT_B32_e32_vi	= 37683,
    V_NOT_B32_e64_dpp8_gfx11	= 37684,
    V_NOT_B32_e64_dpp8_gfx12	= 37685,
    V_NOT_B32_e64_dpp_gfx11	= 37686,
    V_NOT_B32_e64_dpp_gfx12	= 37687,
    V_NOT_B32_e64_gfx10	= 37688,
    V_NOT_B32_e64_gfx11	= 37689,
    V_NOT_B32_e64_gfx12	= 37690,
    V_NOT_B32_e64_gfx6_gfx7	= 37691,
    V_NOT_B32_e64_vi	= 37692,
    V_NOT_B32_sdwa_gfx10	= 37693,
    V_NOT_B32_sdwa_gfx9	= 37694,
    V_NOT_B32_sdwa_vi	= 37695,
    V_OR3_B32_e64_dpp8_gfx11	= 37696,
    V_OR3_B32_e64_dpp8_gfx12	= 37697,
    V_OR3_B32_e64_dpp_gfx11	= 37698,
    V_OR3_B32_e64_dpp_gfx12	= 37699,
    V_OR3_B32_e64_gfx11	= 37700,
    V_OR3_B32_e64_gfx12	= 37701,
    V_OR3_B32_gfx10	= 37702,
    V_OR3_B32_vi	= 37703,
    V_OR_B16_t16_e64_dpp8_gfx11	= 37704,
    V_OR_B16_t16_e64_dpp8_gfx12	= 37705,
    V_OR_B16_t16_e64_dpp_gfx11	= 37706,
    V_OR_B16_t16_e64_dpp_gfx12	= 37707,
    V_OR_B16_t16_e64_gfx11	= 37708,
    V_OR_B16_t16_e64_gfx12	= 37709,
    V_OR_B32_dpp8_gfx10	= 37710,
    V_OR_B32_dpp8_gfx11	= 37711,
    V_OR_B32_dpp8_gfx12	= 37712,
    V_OR_B32_dpp_gfx10	= 37713,
    V_OR_B32_dpp_gfx11	= 37714,
    V_OR_B32_dpp_gfx12	= 37715,
    V_OR_B32_dpp_vi	= 37716,
    V_OR_B32_e32_gfx10	= 37717,
    V_OR_B32_e32_gfx11	= 37718,
    V_OR_B32_e32_gfx12	= 37719,
    V_OR_B32_e32_gfx6_gfx7	= 37720,
    V_OR_B32_e32_vi	= 37721,
    V_OR_B32_e64_dpp8_gfx11	= 37722,
    V_OR_B32_e64_dpp8_gfx12	= 37723,
    V_OR_B32_e64_dpp_gfx11	= 37724,
    V_OR_B32_e64_dpp_gfx12	= 37725,
    V_OR_B32_e64_gfx10	= 37726,
    V_OR_B32_e64_gfx11	= 37727,
    V_OR_B32_e64_gfx12	= 37728,
    V_OR_B32_e64_gfx6_gfx7	= 37729,
    V_OR_B32_e64_vi	= 37730,
    V_OR_B32_sdwa_gfx10	= 37731,
    V_OR_B32_sdwa_gfx9	= 37732,
    V_OR_B32_sdwa_vi	= 37733,
    V_PACK_B32_F16_e64_dpp8_gfx11	= 37734,
    V_PACK_B32_F16_e64_dpp8_gfx12	= 37735,
    V_PACK_B32_F16_e64_dpp_gfx11	= 37736,
    V_PACK_B32_F16_e64_dpp_gfx12	= 37737,
    V_PACK_B32_F16_e64_gfx11	= 37738,
    V_PACK_B32_F16_e64_gfx12	= 37739,
    V_PACK_B32_F16_gfx10	= 37740,
    V_PACK_B32_F16_vi	= 37741,
    V_PERMLANE16_B32_e64_gfx11	= 37742,
    V_PERMLANE16_B32_e64_gfx12	= 37743,
    V_PERMLANE16_B32_gfx10	= 37744,
    V_PERMLANE16_VAR_B32_e64_gfx12	= 37745,
    V_PERMLANE64_B32_gfx11	= 37746,
    V_PERMLANE64_B32_gfx12	= 37747,
    V_PERMLANEX16_B32_e64_gfx11	= 37748,
    V_PERMLANEX16_B32_e64_gfx12	= 37749,
    V_PERMLANEX16_B32_gfx10	= 37750,
    V_PERMLANEX16_VAR_B32_e64_gfx12	= 37751,
    V_PERM_B32_e64_dpp8_gfx11	= 37752,
    V_PERM_B32_e64_dpp8_gfx12	= 37753,
    V_PERM_B32_e64_dpp_gfx11	= 37754,
    V_PERM_B32_e64_dpp_gfx12	= 37755,
    V_PERM_B32_e64_gfx11	= 37756,
    V_PERM_B32_e64_gfx12	= 37757,
    V_PERM_B32_gfx10	= 37758,
    V_PERM_B32_vi	= 37759,
    V_PIPEFLUSH_e32_gfx10	= 37760,
    V_PIPEFLUSH_e32_gfx11	= 37761,
    V_PIPEFLUSH_e32_gfx12	= 37762,
    V_PIPEFLUSH_e64_gfx10	= 37763,
    V_PIPEFLUSH_e64_gfx11	= 37764,
    V_PIPEFLUSH_e64_gfx12	= 37765,
    V_PK_ADD_F16_gfx10	= 37766,
    V_PK_ADD_F16_gfx11	= 37767,
    V_PK_ADD_F16_gfx12	= 37768,
    V_PK_ADD_F16_vi	= 37769,
    V_PK_ADD_F32_vi	= 37770,
    V_PK_ADD_I16_gfx10	= 37771,
    V_PK_ADD_I16_gfx11	= 37772,
    V_PK_ADD_I16_gfx12	= 37773,
    V_PK_ADD_I16_vi	= 37774,
    V_PK_ADD_U16_gfx10	= 37775,
    V_PK_ADD_U16_gfx11	= 37776,
    V_PK_ADD_U16_gfx12	= 37777,
    V_PK_ADD_U16_vi	= 37778,
    V_PK_ASHRREV_I16_gfx10	= 37779,
    V_PK_ASHRREV_I16_gfx11	= 37780,
    V_PK_ASHRREV_I16_gfx12	= 37781,
    V_PK_ASHRREV_I16_vi	= 37782,
    V_PK_FMAC_F16_dpp8_gfx11	= 37783,
    V_PK_FMAC_F16_dpp8_gfx12	= 37784,
    V_PK_FMAC_F16_dpp_gfx11	= 37785,
    V_PK_FMAC_F16_dpp_gfx12	= 37786,
    V_PK_FMAC_F16_e32_gfx10	= 37787,
    V_PK_FMAC_F16_e32_gfx11	= 37788,
    V_PK_FMAC_F16_e32_gfx12	= 37789,
    V_PK_FMAC_F16_e32_vi	= 37790,
    V_PK_FMA_F16_gfx10	= 37791,
    V_PK_FMA_F16_gfx11	= 37792,
    V_PK_FMA_F16_gfx12	= 37793,
    V_PK_FMA_F16_vi	= 37794,
    V_PK_FMA_F32_vi	= 37795,
    V_PK_LSHLREV_B16_gfx10	= 37796,
    V_PK_LSHLREV_B16_gfx11	= 37797,
    V_PK_LSHLREV_B16_gfx12	= 37798,
    V_PK_LSHLREV_B16_vi	= 37799,
    V_PK_LSHRREV_B16_gfx10	= 37800,
    V_PK_LSHRREV_B16_gfx11	= 37801,
    V_PK_LSHRREV_B16_gfx12	= 37802,
    V_PK_LSHRREV_B16_vi	= 37803,
    V_PK_MAD_I16_gfx10	= 37804,
    V_PK_MAD_I16_gfx11	= 37805,
    V_PK_MAD_I16_gfx12	= 37806,
    V_PK_MAD_I16_vi	= 37807,
    V_PK_MAD_U16_gfx10	= 37808,
    V_PK_MAD_U16_gfx11	= 37809,
    V_PK_MAD_U16_gfx12	= 37810,
    V_PK_MAD_U16_vi	= 37811,
    V_PK_MAXIMUM_F16_gfx12	= 37812,
    V_PK_MAX_F16_gfx10	= 37813,
    V_PK_MAX_F16_gfx11	= 37814,
    V_PK_MAX_F16_vi	= 37815,
    V_PK_MAX_I16_gfx10	= 37816,
    V_PK_MAX_I16_gfx11	= 37817,
    V_PK_MAX_I16_gfx12	= 37818,
    V_PK_MAX_I16_vi	= 37819,
    V_PK_MAX_NUM_F16_gfx12	= 37820,
    V_PK_MAX_U16_gfx10	= 37821,
    V_PK_MAX_U16_gfx11	= 37822,
    V_PK_MAX_U16_gfx12	= 37823,
    V_PK_MAX_U16_vi	= 37824,
    V_PK_MINIMUM_F16_gfx12	= 37825,
    V_PK_MIN_F16_gfx10	= 37826,
    V_PK_MIN_F16_gfx11	= 37827,
    V_PK_MIN_F16_vi	= 37828,
    V_PK_MIN_I16_gfx10	= 37829,
    V_PK_MIN_I16_gfx11	= 37830,
    V_PK_MIN_I16_gfx12	= 37831,
    V_PK_MIN_I16_vi	= 37832,
    V_PK_MIN_NUM_F16_gfx12	= 37833,
    V_PK_MIN_U16_gfx10	= 37834,
    V_PK_MIN_U16_gfx11	= 37835,
    V_PK_MIN_U16_gfx12	= 37836,
    V_PK_MIN_U16_vi	= 37837,
    V_PK_MOV_B32_vi	= 37838,
    V_PK_MUL_F16_gfx10	= 37839,
    V_PK_MUL_F16_gfx11	= 37840,
    V_PK_MUL_F16_gfx12	= 37841,
    V_PK_MUL_F16_vi	= 37842,
    V_PK_MUL_F32_vi	= 37843,
    V_PK_MUL_LO_U16_gfx10	= 37844,
    V_PK_MUL_LO_U16_gfx11	= 37845,
    V_PK_MUL_LO_U16_gfx12	= 37846,
    V_PK_MUL_LO_U16_vi	= 37847,
    V_PK_SUB_I16_gfx10	= 37848,
    V_PK_SUB_I16_gfx11	= 37849,
    V_PK_SUB_I16_gfx12	= 37850,
    V_PK_SUB_I16_vi	= 37851,
    V_PK_SUB_U16_gfx10	= 37852,
    V_PK_SUB_U16_gfx11	= 37853,
    V_PK_SUB_U16_gfx12	= 37854,
    V_PK_SUB_U16_vi	= 37855,
    V_QSAD_PK_U16_U8_e64_gfx11	= 37856,
    V_QSAD_PK_U16_U8_e64_gfx12	= 37857,
    V_QSAD_PK_U16_U8_gfx10	= 37858,
    V_QSAD_PK_U16_U8_gfx7	= 37859,
    V_QSAD_PK_U16_U8_vi	= 37860,
    V_RCP_CLAMP_F32_e32_gfx6_gfx7	= 37861,
    V_RCP_CLAMP_F32_e64_gfx6_gfx7	= 37862,
    V_RCP_CLAMP_F64_e32_gfx6_gfx7	= 37863,
    V_RCP_CLAMP_F64_e64_gfx6_gfx7	= 37864,
    V_RCP_F16_dpp8_gfx10	= 37865,
    V_RCP_F16_dpp_gfx10	= 37866,
    V_RCP_F16_dpp_vi	= 37867,
    V_RCP_F16_e32_gfx10	= 37868,
    V_RCP_F16_e32_vi	= 37869,
    V_RCP_F16_e64_gfx10	= 37870,
    V_RCP_F16_e64_vi	= 37871,
    V_RCP_F16_fake16_dpp8_gfx11	= 37872,
    V_RCP_F16_fake16_dpp8_gfx12	= 37873,
    V_RCP_F16_fake16_dpp_gfx11	= 37874,
    V_RCP_F16_fake16_dpp_gfx12	= 37875,
    V_RCP_F16_fake16_e32_gfx11	= 37876,
    V_RCP_F16_fake16_e32_gfx12	= 37877,
    V_RCP_F16_fake16_e64_dpp8_gfx11	= 37878,
    V_RCP_F16_fake16_e64_dpp8_gfx12	= 37879,
    V_RCP_F16_fake16_e64_dpp_gfx11	= 37880,
    V_RCP_F16_fake16_e64_dpp_gfx12	= 37881,
    V_RCP_F16_fake16_e64_gfx11	= 37882,
    V_RCP_F16_fake16_e64_gfx12	= 37883,
    V_RCP_F16_sdwa_gfx10	= 37884,
    V_RCP_F16_sdwa_gfx9	= 37885,
    V_RCP_F16_sdwa_vi	= 37886,
    V_RCP_F16_t16_dpp8_gfx11	= 37887,
    V_RCP_F16_t16_dpp8_gfx12	= 37888,
    V_RCP_F16_t16_dpp_gfx11	= 37889,
    V_RCP_F16_t16_dpp_gfx12	= 37890,
    V_RCP_F16_t16_e32_gfx11	= 37891,
    V_RCP_F16_t16_e32_gfx12	= 37892,
    V_RCP_F16_t16_e64_dpp8_gfx11	= 37893,
    V_RCP_F16_t16_e64_dpp8_gfx12	= 37894,
    V_RCP_F16_t16_e64_dpp_gfx11	= 37895,
    V_RCP_F16_t16_e64_dpp_gfx12	= 37896,
    V_RCP_F16_t16_e64_gfx11	= 37897,
    V_RCP_F16_t16_e64_gfx12	= 37898,
    V_RCP_F32_dpp8_gfx10	= 37899,
    V_RCP_F32_dpp8_gfx11	= 37900,
    V_RCP_F32_dpp8_gfx12	= 37901,
    V_RCP_F32_dpp_gfx10	= 37902,
    V_RCP_F32_dpp_gfx11	= 37903,
    V_RCP_F32_dpp_gfx12	= 37904,
    V_RCP_F32_dpp_vi	= 37905,
    V_RCP_F32_e32_gfx10	= 37906,
    V_RCP_F32_e32_gfx11	= 37907,
    V_RCP_F32_e32_gfx12	= 37908,
    V_RCP_F32_e32_gfx6_gfx7	= 37909,
    V_RCP_F32_e32_vi	= 37910,
    V_RCP_F32_e64_dpp8_gfx11	= 37911,
    V_RCP_F32_e64_dpp8_gfx12	= 37912,
    V_RCP_F32_e64_dpp_gfx11	= 37913,
    V_RCP_F32_e64_dpp_gfx12	= 37914,
    V_RCP_F32_e64_gfx10	= 37915,
    V_RCP_F32_e64_gfx11	= 37916,
    V_RCP_F32_e64_gfx12	= 37917,
    V_RCP_F32_e64_gfx6_gfx7	= 37918,
    V_RCP_F32_e64_vi	= 37919,
    V_RCP_F32_sdwa_gfx10	= 37920,
    V_RCP_F32_sdwa_gfx9	= 37921,
    V_RCP_F32_sdwa_vi	= 37922,
    V_RCP_F64_dpp_vi	= 37923,
    V_RCP_F64_e32_gfx10	= 37924,
    V_RCP_F64_e32_gfx11	= 37925,
    V_RCP_F64_e32_gfx12	= 37926,
    V_RCP_F64_e32_gfx6_gfx7	= 37927,
    V_RCP_F64_e32_vi	= 37928,
    V_RCP_F64_e64_gfx10	= 37929,
    V_RCP_F64_e64_gfx11	= 37930,
    V_RCP_F64_e64_gfx12	= 37931,
    V_RCP_F64_e64_gfx6_gfx7	= 37932,
    V_RCP_F64_e64_vi	= 37933,
    V_RCP_IFLAG_F32_dpp8_gfx10	= 37934,
    V_RCP_IFLAG_F32_dpp8_gfx11	= 37935,
    V_RCP_IFLAG_F32_dpp8_gfx12	= 37936,
    V_RCP_IFLAG_F32_dpp_gfx10	= 37937,
    V_RCP_IFLAG_F32_dpp_gfx11	= 37938,
    V_RCP_IFLAG_F32_dpp_gfx12	= 37939,
    V_RCP_IFLAG_F32_dpp_vi	= 37940,
    V_RCP_IFLAG_F32_e32_gfx10	= 37941,
    V_RCP_IFLAG_F32_e32_gfx11	= 37942,
    V_RCP_IFLAG_F32_e32_gfx12	= 37943,
    V_RCP_IFLAG_F32_e32_gfx6_gfx7	= 37944,
    V_RCP_IFLAG_F32_e32_vi	= 37945,
    V_RCP_IFLAG_F32_e64_dpp8_gfx11	= 37946,
    V_RCP_IFLAG_F32_e64_dpp8_gfx12	= 37947,
    V_RCP_IFLAG_F32_e64_dpp_gfx11	= 37948,
    V_RCP_IFLAG_F32_e64_dpp_gfx12	= 37949,
    V_RCP_IFLAG_F32_e64_gfx10	= 37950,
    V_RCP_IFLAG_F32_e64_gfx11	= 37951,
    V_RCP_IFLAG_F32_e64_gfx12	= 37952,
    V_RCP_IFLAG_F32_e64_gfx6_gfx7	= 37953,
    V_RCP_IFLAG_F32_e64_vi	= 37954,
    V_RCP_IFLAG_F32_sdwa_gfx10	= 37955,
    V_RCP_IFLAG_F32_sdwa_gfx9	= 37956,
    V_RCP_IFLAG_F32_sdwa_vi	= 37957,
    V_RCP_LEGACY_F32_e32_gfx6_gfx7	= 37958,
    V_RCP_LEGACY_F32_e64_gfx6_gfx7	= 37959,
    V_READFIRSTLANE_B32_gfx10	= 37960,
    V_READFIRSTLANE_B32_gfx11	= 37961,
    V_READFIRSTLANE_B32_gfx12	= 37962,
    V_READFIRSTLANE_B32_gfx6_gfx7	= 37963,
    V_READFIRSTLANE_B32_vi	= 37964,
    V_READLANE_B32_e64_gfx11	= 37965,
    V_READLANE_B32_e64_gfx12	= 37966,
    V_READLANE_B32_gfx10	= 37967,
    V_READLANE_B32_gfx6_gfx7	= 37968,
    V_READLANE_B32_vi	= 37969,
    V_RNDNE_F16_dpp8_gfx10	= 37970,
    V_RNDNE_F16_dpp_gfx10	= 37971,
    V_RNDNE_F16_dpp_vi	= 37972,
    V_RNDNE_F16_e32_gfx10	= 37973,
    V_RNDNE_F16_e32_vi	= 37974,
    V_RNDNE_F16_e64_gfx10	= 37975,
    V_RNDNE_F16_e64_vi	= 37976,
    V_RNDNE_F16_fake16_dpp8_gfx11	= 37977,
    V_RNDNE_F16_fake16_dpp8_gfx12	= 37978,
    V_RNDNE_F16_fake16_dpp_gfx11	= 37979,
    V_RNDNE_F16_fake16_dpp_gfx12	= 37980,
    V_RNDNE_F16_fake16_e32_gfx11	= 37981,
    V_RNDNE_F16_fake16_e32_gfx12	= 37982,
    V_RNDNE_F16_fake16_e64_dpp8_gfx11	= 37983,
    V_RNDNE_F16_fake16_e64_dpp8_gfx12	= 37984,
    V_RNDNE_F16_fake16_e64_dpp_gfx11	= 37985,
    V_RNDNE_F16_fake16_e64_dpp_gfx12	= 37986,
    V_RNDNE_F16_fake16_e64_gfx11	= 37987,
    V_RNDNE_F16_fake16_e64_gfx12	= 37988,
    V_RNDNE_F16_sdwa_gfx10	= 37989,
    V_RNDNE_F16_sdwa_gfx9	= 37990,
    V_RNDNE_F16_sdwa_vi	= 37991,
    V_RNDNE_F32_dpp8_gfx10	= 37992,
    V_RNDNE_F32_dpp8_gfx11	= 37993,
    V_RNDNE_F32_dpp8_gfx12	= 37994,
    V_RNDNE_F32_dpp_gfx10	= 37995,
    V_RNDNE_F32_dpp_gfx11	= 37996,
    V_RNDNE_F32_dpp_gfx12	= 37997,
    V_RNDNE_F32_dpp_vi	= 37998,
    V_RNDNE_F32_e32_gfx10	= 37999,
    V_RNDNE_F32_e32_gfx11	= 38000,
    V_RNDNE_F32_e32_gfx12	= 38001,
    V_RNDNE_F32_e32_gfx6_gfx7	= 38002,
    V_RNDNE_F32_e32_vi	= 38003,
    V_RNDNE_F32_e64_dpp8_gfx11	= 38004,
    V_RNDNE_F32_e64_dpp8_gfx12	= 38005,
    V_RNDNE_F32_e64_dpp_gfx11	= 38006,
    V_RNDNE_F32_e64_dpp_gfx12	= 38007,
    V_RNDNE_F32_e64_gfx10	= 38008,
    V_RNDNE_F32_e64_gfx11	= 38009,
    V_RNDNE_F32_e64_gfx12	= 38010,
    V_RNDNE_F32_e64_gfx6_gfx7	= 38011,
    V_RNDNE_F32_e64_vi	= 38012,
    V_RNDNE_F32_sdwa_gfx10	= 38013,
    V_RNDNE_F32_sdwa_gfx9	= 38014,
    V_RNDNE_F32_sdwa_vi	= 38015,
    V_RNDNE_F64_dpp_vi	= 38016,
    V_RNDNE_F64_e32_gfx10	= 38017,
    V_RNDNE_F64_e32_gfx11	= 38018,
    V_RNDNE_F64_e32_gfx12	= 38019,
    V_RNDNE_F64_e32_gfx7	= 38020,
    V_RNDNE_F64_e32_vi	= 38021,
    V_RNDNE_F64_e64_gfx10	= 38022,
    V_RNDNE_F64_e64_gfx11	= 38023,
    V_RNDNE_F64_e64_gfx12	= 38024,
    V_RNDNE_F64_e64_gfx7	= 38025,
    V_RNDNE_F64_e64_vi	= 38026,
    V_RSQ_CLAMP_F32_e32_gfx6_gfx7	= 38027,
    V_RSQ_CLAMP_F32_e64_gfx6_gfx7	= 38028,
    V_RSQ_CLAMP_F64_e32_gfx6_gfx7	= 38029,
    V_RSQ_CLAMP_F64_e64_gfx6_gfx7	= 38030,
    V_RSQ_F16_dpp8_gfx10	= 38031,
    V_RSQ_F16_dpp_gfx10	= 38032,
    V_RSQ_F16_dpp_vi	= 38033,
    V_RSQ_F16_e32_gfx10	= 38034,
    V_RSQ_F16_e32_vi	= 38035,
    V_RSQ_F16_e64_gfx10	= 38036,
    V_RSQ_F16_e64_vi	= 38037,
    V_RSQ_F16_fake16_dpp8_gfx11	= 38038,
    V_RSQ_F16_fake16_dpp8_gfx12	= 38039,
    V_RSQ_F16_fake16_dpp_gfx11	= 38040,
    V_RSQ_F16_fake16_dpp_gfx12	= 38041,
    V_RSQ_F16_fake16_e32_gfx11	= 38042,
    V_RSQ_F16_fake16_e32_gfx12	= 38043,
    V_RSQ_F16_fake16_e64_dpp8_gfx11	= 38044,
    V_RSQ_F16_fake16_e64_dpp8_gfx12	= 38045,
    V_RSQ_F16_fake16_e64_dpp_gfx11	= 38046,
    V_RSQ_F16_fake16_e64_dpp_gfx12	= 38047,
    V_RSQ_F16_fake16_e64_gfx11	= 38048,
    V_RSQ_F16_fake16_e64_gfx12	= 38049,
    V_RSQ_F16_sdwa_gfx10	= 38050,
    V_RSQ_F16_sdwa_gfx9	= 38051,
    V_RSQ_F16_sdwa_vi	= 38052,
    V_RSQ_F16_t16_dpp8_gfx11	= 38053,
    V_RSQ_F16_t16_dpp8_gfx12	= 38054,
    V_RSQ_F16_t16_dpp_gfx11	= 38055,
    V_RSQ_F16_t16_dpp_gfx12	= 38056,
    V_RSQ_F16_t16_e32_gfx11	= 38057,
    V_RSQ_F16_t16_e32_gfx12	= 38058,
    V_RSQ_F16_t16_e64_dpp8_gfx11	= 38059,
    V_RSQ_F16_t16_e64_dpp8_gfx12	= 38060,
    V_RSQ_F16_t16_e64_dpp_gfx11	= 38061,
    V_RSQ_F16_t16_e64_dpp_gfx12	= 38062,
    V_RSQ_F16_t16_e64_gfx11	= 38063,
    V_RSQ_F16_t16_e64_gfx12	= 38064,
    V_RSQ_F32_dpp8_gfx10	= 38065,
    V_RSQ_F32_dpp8_gfx11	= 38066,
    V_RSQ_F32_dpp8_gfx12	= 38067,
    V_RSQ_F32_dpp_gfx10	= 38068,
    V_RSQ_F32_dpp_gfx11	= 38069,
    V_RSQ_F32_dpp_gfx12	= 38070,
    V_RSQ_F32_dpp_vi	= 38071,
    V_RSQ_F32_e32_gfx10	= 38072,
    V_RSQ_F32_e32_gfx11	= 38073,
    V_RSQ_F32_e32_gfx12	= 38074,
    V_RSQ_F32_e32_gfx6_gfx7	= 38075,
    V_RSQ_F32_e32_vi	= 38076,
    V_RSQ_F32_e64_dpp8_gfx11	= 38077,
    V_RSQ_F32_e64_dpp8_gfx12	= 38078,
    V_RSQ_F32_e64_dpp_gfx11	= 38079,
    V_RSQ_F32_e64_dpp_gfx12	= 38080,
    V_RSQ_F32_e64_gfx10	= 38081,
    V_RSQ_F32_e64_gfx11	= 38082,
    V_RSQ_F32_e64_gfx12	= 38083,
    V_RSQ_F32_e64_gfx6_gfx7	= 38084,
    V_RSQ_F32_e64_vi	= 38085,
    V_RSQ_F32_sdwa_gfx10	= 38086,
    V_RSQ_F32_sdwa_gfx9	= 38087,
    V_RSQ_F32_sdwa_vi	= 38088,
    V_RSQ_F64_dpp_vi	= 38089,
    V_RSQ_F64_e32_gfx10	= 38090,
    V_RSQ_F64_e32_gfx11	= 38091,
    V_RSQ_F64_e32_gfx12	= 38092,
    V_RSQ_F64_e32_gfx6_gfx7	= 38093,
    V_RSQ_F64_e32_vi	= 38094,
    V_RSQ_F64_e64_gfx10	= 38095,
    V_RSQ_F64_e64_gfx11	= 38096,
    V_RSQ_F64_e64_gfx12	= 38097,
    V_RSQ_F64_e64_gfx6_gfx7	= 38098,
    V_RSQ_F64_e64_vi	= 38099,
    V_RSQ_LEGACY_F32_e32_gfx6_gfx7	= 38100,
    V_RSQ_LEGACY_F32_e64_gfx6_gfx7	= 38101,
    V_SAD_HI_U8_e64_dpp8_gfx11	= 38102,
    V_SAD_HI_U8_e64_dpp8_gfx12	= 38103,
    V_SAD_HI_U8_e64_dpp_gfx11	= 38104,
    V_SAD_HI_U8_e64_dpp_gfx12	= 38105,
    V_SAD_HI_U8_e64_gfx11	= 38106,
    V_SAD_HI_U8_e64_gfx12	= 38107,
    V_SAD_HI_U8_gfx10	= 38108,
    V_SAD_HI_U8_gfx6_gfx7	= 38109,
    V_SAD_HI_U8_vi	= 38110,
    V_SAD_U16_e64_dpp8_gfx11	= 38111,
    V_SAD_U16_e64_dpp8_gfx12	= 38112,
    V_SAD_U16_e64_dpp_gfx11	= 38113,
    V_SAD_U16_e64_dpp_gfx12	= 38114,
    V_SAD_U16_e64_gfx11	= 38115,
    V_SAD_U16_e64_gfx12	= 38116,
    V_SAD_U16_gfx10	= 38117,
    V_SAD_U16_gfx6_gfx7	= 38118,
    V_SAD_U16_vi	= 38119,
    V_SAD_U32_e64_dpp8_gfx11	= 38120,
    V_SAD_U32_e64_dpp8_gfx12	= 38121,
    V_SAD_U32_e64_dpp_gfx11	= 38122,
    V_SAD_U32_e64_dpp_gfx12	= 38123,
    V_SAD_U32_e64_gfx11	= 38124,
    V_SAD_U32_e64_gfx12	= 38125,
    V_SAD_U32_gfx10	= 38126,
    V_SAD_U32_gfx6_gfx7	= 38127,
    V_SAD_U32_vi	= 38128,
    V_SAD_U8_e64_dpp8_gfx11	= 38129,
    V_SAD_U8_e64_dpp8_gfx12	= 38130,
    V_SAD_U8_e64_dpp_gfx11	= 38131,
    V_SAD_U8_e64_dpp_gfx12	= 38132,
    V_SAD_U8_e64_gfx11	= 38133,
    V_SAD_U8_e64_gfx12	= 38134,
    V_SAD_U8_gfx10	= 38135,
    V_SAD_U8_gfx6_gfx7	= 38136,
    V_SAD_U8_vi	= 38137,
    V_SAT_PK_U8_I16_dpp8_gfx10	= 38138,
    V_SAT_PK_U8_I16_dpp_gfx10	= 38139,
    V_SAT_PK_U8_I16_dpp_vi	= 38140,
    V_SAT_PK_U8_I16_e32_gfx10	= 38141,
    V_SAT_PK_U8_I16_e32_vi	= 38142,
    V_SAT_PK_U8_I16_e64_gfx10	= 38143,
    V_SAT_PK_U8_I16_e64_vi	= 38144,
    V_SAT_PK_U8_I16_fake16_dpp8_gfx11	= 38145,
    V_SAT_PK_U8_I16_fake16_dpp8_gfx12	= 38146,
    V_SAT_PK_U8_I16_fake16_dpp_gfx11	= 38147,
    V_SAT_PK_U8_I16_fake16_dpp_gfx12	= 38148,
    V_SAT_PK_U8_I16_fake16_e32_gfx11	= 38149,
    V_SAT_PK_U8_I16_fake16_e32_gfx12	= 38150,
    V_SAT_PK_U8_I16_fake16_e64_dpp8_gfx11	= 38151,
    V_SAT_PK_U8_I16_fake16_e64_dpp8_gfx12	= 38152,
    V_SAT_PK_U8_I16_fake16_e64_dpp_gfx11	= 38153,
    V_SAT_PK_U8_I16_fake16_e64_dpp_gfx12	= 38154,
    V_SAT_PK_U8_I16_fake16_e64_gfx11	= 38155,
    V_SAT_PK_U8_I16_fake16_e64_gfx12	= 38156,
    V_SAT_PK_U8_I16_sdwa_gfx10	= 38157,
    V_SAT_PK_U8_I16_sdwa_gfx9	= 38158,
    V_SAT_PK_U8_I16_sdwa_vi	= 38159,
    V_SCREEN_PARTITION_4SE_B32_dpp_gfx9	= 38160,
    V_SCREEN_PARTITION_4SE_B32_e32_vi	= 38161,
    V_SCREEN_PARTITION_4SE_B32_e64_vi	= 38162,
    V_SCREEN_PARTITION_4SE_B32_sdwa_gfx9	= 38163,
    V_SIN_F16_dpp8_gfx10	= 38164,
    V_SIN_F16_dpp_gfx10	= 38165,
    V_SIN_F16_dpp_vi	= 38166,
    V_SIN_F16_e32_gfx10	= 38167,
    V_SIN_F16_e32_vi	= 38168,
    V_SIN_F16_e64_gfx10	= 38169,
    V_SIN_F16_e64_vi	= 38170,
    V_SIN_F16_fake16_dpp8_gfx11	= 38171,
    V_SIN_F16_fake16_dpp8_gfx12	= 38172,
    V_SIN_F16_fake16_dpp_gfx11	= 38173,
    V_SIN_F16_fake16_dpp_gfx12	= 38174,
    V_SIN_F16_fake16_e32_gfx11	= 38175,
    V_SIN_F16_fake16_e32_gfx12	= 38176,
    V_SIN_F16_fake16_e64_dpp8_gfx11	= 38177,
    V_SIN_F16_fake16_e64_dpp8_gfx12	= 38178,
    V_SIN_F16_fake16_e64_dpp_gfx11	= 38179,
    V_SIN_F16_fake16_e64_dpp_gfx12	= 38180,
    V_SIN_F16_fake16_e64_gfx11	= 38181,
    V_SIN_F16_fake16_e64_gfx12	= 38182,
    V_SIN_F16_sdwa_gfx10	= 38183,
    V_SIN_F16_sdwa_gfx9	= 38184,
    V_SIN_F16_sdwa_vi	= 38185,
    V_SIN_F32_dpp8_gfx10	= 38186,
    V_SIN_F32_dpp8_gfx11	= 38187,
    V_SIN_F32_dpp8_gfx12	= 38188,
    V_SIN_F32_dpp_gfx10	= 38189,
    V_SIN_F32_dpp_gfx11	= 38190,
    V_SIN_F32_dpp_gfx12	= 38191,
    V_SIN_F32_dpp_vi	= 38192,
    V_SIN_F32_e32_gfx10	= 38193,
    V_SIN_F32_e32_gfx11	= 38194,
    V_SIN_F32_e32_gfx12	= 38195,
    V_SIN_F32_e32_gfx6_gfx7	= 38196,
    V_SIN_F32_e32_vi	= 38197,
    V_SIN_F32_e64_dpp8_gfx11	= 38198,
    V_SIN_F32_e64_dpp8_gfx12	= 38199,
    V_SIN_F32_e64_dpp_gfx11	= 38200,
    V_SIN_F32_e64_dpp_gfx12	= 38201,
    V_SIN_F32_e64_gfx10	= 38202,
    V_SIN_F32_e64_gfx11	= 38203,
    V_SIN_F32_e64_gfx12	= 38204,
    V_SIN_F32_e64_gfx6_gfx7	= 38205,
    V_SIN_F32_e64_vi	= 38206,
    V_SIN_F32_sdwa_gfx10	= 38207,
    V_SIN_F32_sdwa_gfx9	= 38208,
    V_SIN_F32_sdwa_vi	= 38209,
    V_SMFMAC_F32_16X16X32_BF16_gfx940	= 38210,
    V_SMFMAC_F32_16X16X32_F16_gfx940	= 38211,
    V_SMFMAC_F32_16X16X64_BF8_BF8_gfx940	= 38212,
    V_SMFMAC_F32_16X16X64_BF8_FP8_gfx940	= 38213,
    V_SMFMAC_F32_16X16X64_FP8_BF8_gfx940	= 38214,
    V_SMFMAC_F32_16X16X64_FP8_FP8_gfx940	= 38215,
    V_SMFMAC_F32_32X32X16_BF16_gfx940	= 38216,
    V_SMFMAC_F32_32X32X16_F16_gfx940	= 38217,
    V_SMFMAC_F32_32X32X32_BF8_BF8_gfx940	= 38218,
    V_SMFMAC_F32_32X32X32_BF8_FP8_gfx940	= 38219,
    V_SMFMAC_F32_32X32X32_FP8_BF8_gfx940	= 38220,
    V_SMFMAC_F32_32X32X32_FP8_FP8_gfx940	= 38221,
    V_SMFMAC_I32_16X16X64_I8_gfx940	= 38222,
    V_SMFMAC_I32_32X32X32_I8_gfx940	= 38223,
    V_SQRT_F16_dpp8_gfx10	= 38224,
    V_SQRT_F16_dpp_gfx10	= 38225,
    V_SQRT_F16_dpp_vi	= 38226,
    V_SQRT_F16_e32_gfx10	= 38227,
    V_SQRT_F16_e32_vi	= 38228,
    V_SQRT_F16_e64_gfx10	= 38229,
    V_SQRT_F16_e64_vi	= 38230,
    V_SQRT_F16_fake16_dpp8_gfx11	= 38231,
    V_SQRT_F16_fake16_dpp8_gfx12	= 38232,
    V_SQRT_F16_fake16_dpp_gfx11	= 38233,
    V_SQRT_F16_fake16_dpp_gfx12	= 38234,
    V_SQRT_F16_fake16_e32_gfx11	= 38235,
    V_SQRT_F16_fake16_e32_gfx12	= 38236,
    V_SQRT_F16_fake16_e64_dpp8_gfx11	= 38237,
    V_SQRT_F16_fake16_e64_dpp8_gfx12	= 38238,
    V_SQRT_F16_fake16_e64_dpp_gfx11	= 38239,
    V_SQRT_F16_fake16_e64_dpp_gfx12	= 38240,
    V_SQRT_F16_fake16_e64_gfx11	= 38241,
    V_SQRT_F16_fake16_e64_gfx12	= 38242,
    V_SQRT_F16_sdwa_gfx10	= 38243,
    V_SQRT_F16_sdwa_gfx9	= 38244,
    V_SQRT_F16_sdwa_vi	= 38245,
    V_SQRT_F16_t16_dpp8_gfx11	= 38246,
    V_SQRT_F16_t16_dpp8_gfx12	= 38247,
    V_SQRT_F16_t16_dpp_gfx11	= 38248,
    V_SQRT_F16_t16_dpp_gfx12	= 38249,
    V_SQRT_F16_t16_e32_gfx11	= 38250,
    V_SQRT_F16_t16_e32_gfx12	= 38251,
    V_SQRT_F16_t16_e64_dpp8_gfx11	= 38252,
    V_SQRT_F16_t16_e64_dpp8_gfx12	= 38253,
    V_SQRT_F16_t16_e64_dpp_gfx11	= 38254,
    V_SQRT_F16_t16_e64_dpp_gfx12	= 38255,
    V_SQRT_F16_t16_e64_gfx11	= 38256,
    V_SQRT_F16_t16_e64_gfx12	= 38257,
    V_SQRT_F32_dpp8_gfx10	= 38258,
    V_SQRT_F32_dpp8_gfx11	= 38259,
    V_SQRT_F32_dpp8_gfx12	= 38260,
    V_SQRT_F32_dpp_gfx10	= 38261,
    V_SQRT_F32_dpp_gfx11	= 38262,
    V_SQRT_F32_dpp_gfx12	= 38263,
    V_SQRT_F32_dpp_vi	= 38264,
    V_SQRT_F32_e32_gfx10	= 38265,
    V_SQRT_F32_e32_gfx11	= 38266,
    V_SQRT_F32_e32_gfx12	= 38267,
    V_SQRT_F32_e32_gfx6_gfx7	= 38268,
    V_SQRT_F32_e32_vi	= 38269,
    V_SQRT_F32_e64_dpp8_gfx11	= 38270,
    V_SQRT_F32_e64_dpp8_gfx12	= 38271,
    V_SQRT_F32_e64_dpp_gfx11	= 38272,
    V_SQRT_F32_e64_dpp_gfx12	= 38273,
    V_SQRT_F32_e64_gfx10	= 38274,
    V_SQRT_F32_e64_gfx11	= 38275,
    V_SQRT_F32_e64_gfx12	= 38276,
    V_SQRT_F32_e64_gfx6_gfx7	= 38277,
    V_SQRT_F32_e64_vi	= 38278,
    V_SQRT_F32_sdwa_gfx10	= 38279,
    V_SQRT_F32_sdwa_gfx9	= 38280,
    V_SQRT_F32_sdwa_vi	= 38281,
    V_SQRT_F64_dpp_vi	= 38282,
    V_SQRT_F64_e32_gfx10	= 38283,
    V_SQRT_F64_e32_gfx11	= 38284,
    V_SQRT_F64_e32_gfx12	= 38285,
    V_SQRT_F64_e32_gfx6_gfx7	= 38286,
    V_SQRT_F64_e32_vi	= 38287,
    V_SQRT_F64_e64_gfx10	= 38288,
    V_SQRT_F64_e64_gfx11	= 38289,
    V_SQRT_F64_e64_gfx12	= 38290,
    V_SQRT_F64_e64_gfx6_gfx7	= 38291,
    V_SQRT_F64_e64_vi	= 38292,
    V_SUBBREV_CO_U32_dpp_gfx9	= 38293,
    V_SUBBREV_CO_U32_e32_gfx9	= 38294,
    V_SUBBREV_CO_U32_e64_gfx9	= 38295,
    V_SUBBREV_CO_U32_sdwa_gfx9	= 38296,
    V_SUBBREV_U32_dpp_vi	= 38297,
    V_SUBBREV_U32_e32_gfx6_gfx7	= 38298,
    V_SUBBREV_U32_e32_vi	= 38299,
    V_SUBBREV_U32_e64_gfx6_gfx7	= 38300,
    V_SUBBREV_U32_e64_vi	= 38301,
    V_SUBBREV_U32_sdwa_vi	= 38302,
    V_SUBB_CO_U32_dpp_gfx9	= 38303,
    V_SUBB_CO_U32_e32_gfx9	= 38304,
    V_SUBB_CO_U32_e64_gfx9	= 38305,
    V_SUBB_CO_U32_sdwa_gfx9	= 38306,
    V_SUBB_U32_dpp_vi	= 38307,
    V_SUBB_U32_e32_gfx6_gfx7	= 38308,
    V_SUBB_U32_e32_vi	= 38309,
    V_SUBB_U32_e64_gfx6_gfx7	= 38310,
    V_SUBB_U32_e64_vi	= 38311,
    V_SUBB_U32_sdwa_vi	= 38312,
    V_SUBREV_CO_CI_U32_dpp8_gfx10	= 38313,
    V_SUBREV_CO_CI_U32_dpp8_gfx11	= 38314,
    V_SUBREV_CO_CI_U32_dpp8_gfx12	= 38315,
    V_SUBREV_CO_CI_U32_dpp8_w32_gfx10	= 38316,
    V_SUBREV_CO_CI_U32_dpp8_w32_gfx11	= 38317,
    V_SUBREV_CO_CI_U32_dpp8_w32_gfx12	= 38318,
    V_SUBREV_CO_CI_U32_dpp8_w64_gfx10	= 38319,
    V_SUBREV_CO_CI_U32_dpp8_w64_gfx11	= 38320,
    V_SUBREV_CO_CI_U32_dpp8_w64_gfx12	= 38321,
    V_SUBREV_CO_CI_U32_dpp_gfx10	= 38322,
    V_SUBREV_CO_CI_U32_dpp_gfx11	= 38323,
    V_SUBREV_CO_CI_U32_dpp_gfx12	= 38324,
    V_SUBREV_CO_CI_U32_dpp_w32_gfx10	= 38325,
    V_SUBREV_CO_CI_U32_dpp_w32_gfx11	= 38326,
    V_SUBREV_CO_CI_U32_dpp_w32_gfx12	= 38327,
    V_SUBREV_CO_CI_U32_dpp_w64_gfx10	= 38328,
    V_SUBREV_CO_CI_U32_dpp_w64_gfx11	= 38329,
    V_SUBREV_CO_CI_U32_dpp_w64_gfx12	= 38330,
    V_SUBREV_CO_CI_U32_e32_gfx10	= 38331,
    V_SUBREV_CO_CI_U32_e32_gfx11	= 38332,
    V_SUBREV_CO_CI_U32_e32_gfx12	= 38333,
    V_SUBREV_CO_CI_U32_e64_dpp8_gfx11	= 38334,
    V_SUBREV_CO_CI_U32_e64_dpp8_gfx12	= 38335,
    V_SUBREV_CO_CI_U32_e64_dpp_gfx11	= 38336,
    V_SUBREV_CO_CI_U32_e64_dpp_gfx12	= 38337,
    V_SUBREV_CO_CI_U32_e64_gfx10	= 38338,
    V_SUBREV_CO_CI_U32_e64_gfx11	= 38339,
    V_SUBREV_CO_CI_U32_e64_gfx12	= 38340,
    V_SUBREV_CO_CI_U32_sdwa_gfx10	= 38341,
    V_SUBREV_CO_CI_U32_sdwa_w32_gfx10	= 38342,
    V_SUBREV_CO_CI_U32_sdwa_w64_gfx10	= 38343,
    V_SUBREV_CO_U32_dpp_gfx9	= 38344,
    V_SUBREV_CO_U32_e32_gfx9	= 38345,
    V_SUBREV_CO_U32_e64_dpp8_gfx11	= 38346,
    V_SUBREV_CO_U32_e64_dpp8_gfx12	= 38347,
    V_SUBREV_CO_U32_e64_dpp_gfx11	= 38348,
    V_SUBREV_CO_U32_e64_dpp_gfx12	= 38349,
    V_SUBREV_CO_U32_e64_gfx10	= 38350,
    V_SUBREV_CO_U32_e64_gfx11	= 38351,
    V_SUBREV_CO_U32_e64_gfx12	= 38352,
    V_SUBREV_CO_U32_e64_gfx9	= 38353,
    V_SUBREV_CO_U32_sdwa_gfx9	= 38354,
    V_SUBREV_F16_dpp8_gfx10	= 38355,
    V_SUBREV_F16_dpp_gfx10	= 38356,
    V_SUBREV_F16_dpp_vi	= 38357,
    V_SUBREV_F16_e32_gfx10	= 38358,
    V_SUBREV_F16_e32_vi	= 38359,
    V_SUBREV_F16_e64_gfx10	= 38360,
    V_SUBREV_F16_e64_vi	= 38361,
    V_SUBREV_F16_fake16_dpp8_gfx11	= 38362,
    V_SUBREV_F16_fake16_dpp8_gfx12	= 38363,
    V_SUBREV_F16_fake16_dpp_gfx11	= 38364,
    V_SUBREV_F16_fake16_dpp_gfx12	= 38365,
    V_SUBREV_F16_fake16_e32_gfx11	= 38366,
    V_SUBREV_F16_fake16_e32_gfx12	= 38367,
    V_SUBREV_F16_fake16_e64_dpp8_gfx11	= 38368,
    V_SUBREV_F16_fake16_e64_dpp8_gfx12	= 38369,
    V_SUBREV_F16_fake16_e64_dpp_gfx11	= 38370,
    V_SUBREV_F16_fake16_e64_dpp_gfx12	= 38371,
    V_SUBREV_F16_fake16_e64_gfx11	= 38372,
    V_SUBREV_F16_fake16_e64_gfx12	= 38373,
    V_SUBREV_F16_sdwa_gfx10	= 38374,
    V_SUBREV_F16_sdwa_gfx9	= 38375,
    V_SUBREV_F16_sdwa_vi	= 38376,
    V_SUBREV_F16_t16_dpp8_gfx11	= 38377,
    V_SUBREV_F16_t16_dpp8_gfx12	= 38378,
    V_SUBREV_F16_t16_dpp_gfx11	= 38379,
    V_SUBREV_F16_t16_dpp_gfx12	= 38380,
    V_SUBREV_F16_t16_e32_gfx11	= 38381,
    V_SUBREV_F16_t16_e32_gfx12	= 38382,
    V_SUBREV_F16_t16_e64_dpp8_gfx11	= 38383,
    V_SUBREV_F16_t16_e64_dpp8_gfx12	= 38384,
    V_SUBREV_F16_t16_e64_dpp_gfx11	= 38385,
    V_SUBREV_F16_t16_e64_dpp_gfx12	= 38386,
    V_SUBREV_F16_t16_e64_gfx11	= 38387,
    V_SUBREV_F16_t16_e64_gfx12	= 38388,
    V_SUBREV_F32_dpp8_gfx10	= 38389,
    V_SUBREV_F32_dpp8_gfx11	= 38390,
    V_SUBREV_F32_dpp8_gfx12	= 38391,
    V_SUBREV_F32_dpp_gfx10	= 38392,
    V_SUBREV_F32_dpp_gfx11	= 38393,
    V_SUBREV_F32_dpp_gfx12	= 38394,
    V_SUBREV_F32_dpp_vi	= 38395,
    V_SUBREV_F32_e32_gfx10	= 38396,
    V_SUBREV_F32_e32_gfx11	= 38397,
    V_SUBREV_F32_e32_gfx12	= 38398,
    V_SUBREV_F32_e32_gfx6_gfx7	= 38399,
    V_SUBREV_F32_e32_vi	= 38400,
    V_SUBREV_F32_e64_dpp8_gfx11	= 38401,
    V_SUBREV_F32_e64_dpp8_gfx12	= 38402,
    V_SUBREV_F32_e64_dpp_gfx11	= 38403,
    V_SUBREV_F32_e64_dpp_gfx12	= 38404,
    V_SUBREV_F32_e64_gfx10	= 38405,
    V_SUBREV_F32_e64_gfx11	= 38406,
    V_SUBREV_F32_e64_gfx12	= 38407,
    V_SUBREV_F32_e64_gfx6_gfx7	= 38408,
    V_SUBREV_F32_e64_vi	= 38409,
    V_SUBREV_F32_sdwa_gfx10	= 38410,
    V_SUBREV_F32_sdwa_gfx9	= 38411,
    V_SUBREV_F32_sdwa_vi	= 38412,
    V_SUBREV_I32_e32_gfx6_gfx7	= 38413,
    V_SUBREV_I32_e64_gfx6_gfx7	= 38414,
    V_SUBREV_NC_U32_dpp8_gfx10	= 38415,
    V_SUBREV_NC_U32_dpp8_gfx11	= 38416,
    V_SUBREV_NC_U32_dpp8_gfx12	= 38417,
    V_SUBREV_NC_U32_dpp_gfx10	= 38418,
    V_SUBREV_NC_U32_dpp_gfx11	= 38419,
    V_SUBREV_NC_U32_dpp_gfx12	= 38420,
    V_SUBREV_NC_U32_e32_gfx10	= 38421,
    V_SUBREV_NC_U32_e32_gfx11	= 38422,
    V_SUBREV_NC_U32_e32_gfx12	= 38423,
    V_SUBREV_NC_U32_e64_dpp8_gfx11	= 38424,
    V_SUBREV_NC_U32_e64_dpp8_gfx12	= 38425,
    V_SUBREV_NC_U32_e64_dpp_gfx11	= 38426,
    V_SUBREV_NC_U32_e64_dpp_gfx12	= 38427,
    V_SUBREV_NC_U32_e64_gfx10	= 38428,
    V_SUBREV_NC_U32_e64_gfx11	= 38429,
    V_SUBREV_NC_U32_e64_gfx12	= 38430,
    V_SUBREV_NC_U32_sdwa_gfx10	= 38431,
    V_SUBREV_U16_dpp_vi	= 38432,
    V_SUBREV_U16_e32_vi	= 38433,
    V_SUBREV_U16_e64_vi	= 38434,
    V_SUBREV_U16_sdwa_gfx9	= 38435,
    V_SUBREV_U16_sdwa_vi	= 38436,
    V_SUBREV_U32_dpp_gfx9	= 38437,
    V_SUBREV_U32_dpp_vi	= 38438,
    V_SUBREV_U32_e32_gfx9	= 38439,
    V_SUBREV_U32_e32_vi	= 38440,
    V_SUBREV_U32_e64_gfx9	= 38441,
    V_SUBREV_U32_e64_vi	= 38442,
    V_SUBREV_U32_sdwa_gfx9	= 38443,
    V_SUBREV_U32_sdwa_vi	= 38444,
    V_SUB_CO_CI_U32_dpp8_gfx10	= 38445,
    V_SUB_CO_CI_U32_dpp8_gfx11	= 38446,
    V_SUB_CO_CI_U32_dpp8_gfx12	= 38447,
    V_SUB_CO_CI_U32_dpp8_w32_gfx10	= 38448,
    V_SUB_CO_CI_U32_dpp8_w32_gfx11	= 38449,
    V_SUB_CO_CI_U32_dpp8_w32_gfx12	= 38450,
    V_SUB_CO_CI_U32_dpp8_w64_gfx10	= 38451,
    V_SUB_CO_CI_U32_dpp8_w64_gfx11	= 38452,
    V_SUB_CO_CI_U32_dpp8_w64_gfx12	= 38453,
    V_SUB_CO_CI_U32_dpp_gfx10	= 38454,
    V_SUB_CO_CI_U32_dpp_gfx11	= 38455,
    V_SUB_CO_CI_U32_dpp_gfx12	= 38456,
    V_SUB_CO_CI_U32_dpp_w32_gfx10	= 38457,
    V_SUB_CO_CI_U32_dpp_w32_gfx11	= 38458,
    V_SUB_CO_CI_U32_dpp_w32_gfx12	= 38459,
    V_SUB_CO_CI_U32_dpp_w64_gfx10	= 38460,
    V_SUB_CO_CI_U32_dpp_w64_gfx11	= 38461,
    V_SUB_CO_CI_U32_dpp_w64_gfx12	= 38462,
    V_SUB_CO_CI_U32_e32_gfx10	= 38463,
    V_SUB_CO_CI_U32_e32_gfx11	= 38464,
    V_SUB_CO_CI_U32_e32_gfx12	= 38465,
    V_SUB_CO_CI_U32_e64_dpp8_gfx11	= 38466,
    V_SUB_CO_CI_U32_e64_dpp8_gfx12	= 38467,
    V_SUB_CO_CI_U32_e64_dpp_gfx11	= 38468,
    V_SUB_CO_CI_U32_e64_dpp_gfx12	= 38469,
    V_SUB_CO_CI_U32_e64_gfx10	= 38470,
    V_SUB_CO_CI_U32_e64_gfx11	= 38471,
    V_SUB_CO_CI_U32_e64_gfx12	= 38472,
    V_SUB_CO_CI_U32_sdwa_gfx10	= 38473,
    V_SUB_CO_CI_U32_sdwa_w32_gfx10	= 38474,
    V_SUB_CO_CI_U32_sdwa_w64_gfx10	= 38475,
    V_SUB_CO_U32_dpp_gfx9	= 38476,
    V_SUB_CO_U32_e32_gfx9	= 38477,
    V_SUB_CO_U32_e64_dpp8_gfx11	= 38478,
    V_SUB_CO_U32_e64_dpp8_gfx12	= 38479,
    V_SUB_CO_U32_e64_dpp_gfx11	= 38480,
    V_SUB_CO_U32_e64_dpp_gfx12	= 38481,
    V_SUB_CO_U32_e64_gfx10	= 38482,
    V_SUB_CO_U32_e64_gfx11	= 38483,
    V_SUB_CO_U32_e64_gfx12	= 38484,
    V_SUB_CO_U32_e64_gfx9	= 38485,
    V_SUB_CO_U32_sdwa_gfx9	= 38486,
    V_SUB_F16_dpp8_gfx10	= 38487,
    V_SUB_F16_dpp_gfx10	= 38488,
    V_SUB_F16_dpp_vi	= 38489,
    V_SUB_F16_e32_gfx10	= 38490,
    V_SUB_F16_e32_vi	= 38491,
    V_SUB_F16_e64_gfx10	= 38492,
    V_SUB_F16_e64_vi	= 38493,
    V_SUB_F16_fake16_dpp8_gfx11	= 38494,
    V_SUB_F16_fake16_dpp8_gfx12	= 38495,
    V_SUB_F16_fake16_dpp_gfx11	= 38496,
    V_SUB_F16_fake16_dpp_gfx12	= 38497,
    V_SUB_F16_fake16_e32_gfx11	= 38498,
    V_SUB_F16_fake16_e32_gfx12	= 38499,
    V_SUB_F16_fake16_e64_dpp8_gfx11	= 38500,
    V_SUB_F16_fake16_e64_dpp8_gfx12	= 38501,
    V_SUB_F16_fake16_e64_dpp_gfx11	= 38502,
    V_SUB_F16_fake16_e64_dpp_gfx12	= 38503,
    V_SUB_F16_fake16_e64_gfx11	= 38504,
    V_SUB_F16_fake16_e64_gfx12	= 38505,
    V_SUB_F16_sdwa_gfx10	= 38506,
    V_SUB_F16_sdwa_gfx9	= 38507,
    V_SUB_F16_sdwa_vi	= 38508,
    V_SUB_F16_t16_dpp8_gfx11	= 38509,
    V_SUB_F16_t16_dpp8_gfx12	= 38510,
    V_SUB_F16_t16_dpp_gfx11	= 38511,
    V_SUB_F16_t16_dpp_gfx12	= 38512,
    V_SUB_F16_t16_e32_gfx11	= 38513,
    V_SUB_F16_t16_e32_gfx12	= 38514,
    V_SUB_F16_t16_e64_dpp8_gfx11	= 38515,
    V_SUB_F16_t16_e64_dpp8_gfx12	= 38516,
    V_SUB_F16_t16_e64_dpp_gfx11	= 38517,
    V_SUB_F16_t16_e64_dpp_gfx12	= 38518,
    V_SUB_F16_t16_e64_gfx11	= 38519,
    V_SUB_F16_t16_e64_gfx12	= 38520,
    V_SUB_F32_dpp8_gfx10	= 38521,
    V_SUB_F32_dpp8_gfx11	= 38522,
    V_SUB_F32_dpp8_gfx12	= 38523,
    V_SUB_F32_dpp_gfx10	= 38524,
    V_SUB_F32_dpp_gfx11	= 38525,
    V_SUB_F32_dpp_gfx12	= 38526,
    V_SUB_F32_dpp_vi	= 38527,
    V_SUB_F32_e32_gfx10	= 38528,
    V_SUB_F32_e32_gfx11	= 38529,
    V_SUB_F32_e32_gfx12	= 38530,
    V_SUB_F32_e32_gfx6_gfx7	= 38531,
    V_SUB_F32_e32_vi	= 38532,
    V_SUB_F32_e64_dpp8_gfx11	= 38533,
    V_SUB_F32_e64_dpp8_gfx12	= 38534,
    V_SUB_F32_e64_dpp_gfx11	= 38535,
    V_SUB_F32_e64_dpp_gfx12	= 38536,
    V_SUB_F32_e64_gfx10	= 38537,
    V_SUB_F32_e64_gfx11	= 38538,
    V_SUB_F32_e64_gfx12	= 38539,
    V_SUB_F32_e64_gfx6_gfx7	= 38540,
    V_SUB_F32_e64_vi	= 38541,
    V_SUB_F32_sdwa_gfx10	= 38542,
    V_SUB_F32_sdwa_gfx9	= 38543,
    V_SUB_F32_sdwa_vi	= 38544,
    V_SUB_I16_vi	= 38545,
    V_SUB_I32_e32_gfx6_gfx7	= 38546,
    V_SUB_I32_e64_gfx6_gfx7	= 38547,
    V_SUB_I32_vi	= 38548,
    V_SUB_NC_I16_e64_dpp8_gfx11	= 38549,
    V_SUB_NC_I16_e64_dpp8_gfx12	= 38550,
    V_SUB_NC_I16_e64_dpp_gfx11	= 38551,
    V_SUB_NC_I16_e64_dpp_gfx12	= 38552,
    V_SUB_NC_I16_e64_gfx11	= 38553,
    V_SUB_NC_I16_e64_gfx12	= 38554,
    V_SUB_NC_I16_gfx10	= 38555,
    V_SUB_NC_I32_e64_dpp8_gfx11	= 38556,
    V_SUB_NC_I32_e64_dpp8_gfx12	= 38557,
    V_SUB_NC_I32_e64_dpp_gfx11	= 38558,
    V_SUB_NC_I32_e64_dpp_gfx12	= 38559,
    V_SUB_NC_I32_e64_gfx11	= 38560,
    V_SUB_NC_I32_e64_gfx12	= 38561,
    V_SUB_NC_I32_gfx10	= 38562,
    V_SUB_NC_U16_e64_dpp8_gfx11	= 38563,
    V_SUB_NC_U16_e64_dpp8_gfx12	= 38564,
    V_SUB_NC_U16_e64_dpp_gfx11	= 38565,
    V_SUB_NC_U16_e64_dpp_gfx12	= 38566,
    V_SUB_NC_U16_e64_gfx11	= 38567,
    V_SUB_NC_U16_e64_gfx12	= 38568,
    V_SUB_NC_U16_gfx10	= 38569,
    V_SUB_NC_U32_dpp8_gfx10	= 38570,
    V_SUB_NC_U32_dpp8_gfx11	= 38571,
    V_SUB_NC_U32_dpp8_gfx12	= 38572,
    V_SUB_NC_U32_dpp_gfx10	= 38573,
    V_SUB_NC_U32_dpp_gfx11	= 38574,
    V_SUB_NC_U32_dpp_gfx12	= 38575,
    V_SUB_NC_U32_e32_gfx10	= 38576,
    V_SUB_NC_U32_e32_gfx11	= 38577,
    V_SUB_NC_U32_e32_gfx12	= 38578,
    V_SUB_NC_U32_e64_dpp8_gfx11	= 38579,
    V_SUB_NC_U32_e64_dpp8_gfx12	= 38580,
    V_SUB_NC_U32_e64_dpp_gfx11	= 38581,
    V_SUB_NC_U32_e64_dpp_gfx12	= 38582,
    V_SUB_NC_U32_e64_gfx10	= 38583,
    V_SUB_NC_U32_e64_gfx11	= 38584,
    V_SUB_NC_U32_e64_gfx12	= 38585,
    V_SUB_NC_U32_sdwa_gfx10	= 38586,
    V_SUB_U16_dpp_vi	= 38587,
    V_SUB_U16_e32_vi	= 38588,
    V_SUB_U16_e64_vi	= 38589,
    V_SUB_U16_sdwa_gfx9	= 38590,
    V_SUB_U16_sdwa_vi	= 38591,
    V_SUB_U32_dpp_gfx9	= 38592,
    V_SUB_U32_dpp_vi	= 38593,
    V_SUB_U32_e32_gfx9	= 38594,
    V_SUB_U32_e32_vi	= 38595,
    V_SUB_U32_e64_gfx9	= 38596,
    V_SUB_U32_e64_vi	= 38597,
    V_SUB_U32_sdwa_gfx9	= 38598,
    V_SUB_U32_sdwa_vi	= 38599,
    V_SWAPREL_B32_gfx10	= 38600,
    V_SWAPREL_B32_gfx11	= 38601,
    V_SWAPREL_B32_gfx12	= 38602,
    V_SWAP_B32_gfx10	= 38603,
    V_SWAP_B32_gfx11	= 38604,
    V_SWAP_B32_gfx12	= 38605,
    V_SWAP_B32_vi	= 38606,
    V_SWMMAC_BF16_16X16X32_BF16_w32_twoaddr_gfx12	= 38607,
    V_SWMMAC_BF16_16X16X32_BF16_w64_twoaddr_gfx12	= 38608,
    V_SWMMAC_F16_16X16X32_F16_w32_twoaddr_gfx12	= 38609,
    V_SWMMAC_F16_16X16X32_F16_w64_twoaddr_gfx12	= 38610,
    V_SWMMAC_F32_16X16X32_BF16_w32_twoaddr_gfx12	= 38611,
    V_SWMMAC_F32_16X16X32_BF16_w64_twoaddr_gfx12	= 38612,
    V_SWMMAC_F32_16X16X32_BF8_BF8_w32_twoaddr_gfx12	= 38613,
    V_SWMMAC_F32_16X16X32_BF8_BF8_w64_twoaddr_gfx12	= 38614,
    V_SWMMAC_F32_16X16X32_BF8_FP8_w32_twoaddr_gfx12	= 38615,
    V_SWMMAC_F32_16X16X32_BF8_FP8_w64_twoaddr_gfx12	= 38616,
    V_SWMMAC_F32_16X16X32_F16_w32_twoaddr_gfx12	= 38617,
    V_SWMMAC_F32_16X16X32_F16_w64_twoaddr_gfx12	= 38618,
    V_SWMMAC_F32_16X16X32_FP8_BF8_w32_twoaddr_gfx12	= 38619,
    V_SWMMAC_F32_16X16X32_FP8_BF8_w64_twoaddr_gfx12	= 38620,
    V_SWMMAC_F32_16X16X32_FP8_FP8_w32_twoaddr_gfx12	= 38621,
    V_SWMMAC_F32_16X16X32_FP8_FP8_w64_twoaddr_gfx12	= 38622,
    V_SWMMAC_I32_16X16X32_IU4_w32_twoaddr_gfx12	= 38623,
    V_SWMMAC_I32_16X16X32_IU4_w64_twoaddr_gfx12	= 38624,
    V_SWMMAC_I32_16X16X32_IU8_w32_twoaddr_gfx12	= 38625,
    V_SWMMAC_I32_16X16X32_IU8_w64_twoaddr_gfx12	= 38626,
    V_SWMMAC_I32_16X16X64_IU4_w32_twoaddr_gfx12	= 38627,
    V_SWMMAC_I32_16X16X64_IU4_w64_twoaddr_gfx12	= 38628,
    V_S_EXP_F16_e64_gfx12	= 38629,
    V_S_EXP_F32_e64_gfx12	= 38630,
    V_S_LOG_F16_e64_gfx12	= 38631,
    V_S_LOG_F32_e64_gfx12	= 38632,
    V_S_RCP_F16_e64_gfx12	= 38633,
    V_S_RCP_F32_e64_gfx12	= 38634,
    V_S_RSQ_F16_e64_gfx12	= 38635,
    V_S_RSQ_F32_e64_gfx12	= 38636,
    V_S_SQRT_F16_e64_gfx12	= 38637,
    V_S_SQRT_F32_e64_gfx12	= 38638,
    V_TRIG_PREOP_F64_e64_gfx11	= 38639,
    V_TRIG_PREOP_F64_e64_gfx12	= 38640,
    V_TRIG_PREOP_F64_gfx10	= 38641,
    V_TRIG_PREOP_F64_gfx6_gfx7	= 38642,
    V_TRIG_PREOP_F64_vi	= 38643,
    V_TRUNC_F16_dpp8_gfx10	= 38644,
    V_TRUNC_F16_dpp_gfx10	= 38645,
    V_TRUNC_F16_dpp_vi	= 38646,
    V_TRUNC_F16_e32_gfx10	= 38647,
    V_TRUNC_F16_e32_vi	= 38648,
    V_TRUNC_F16_e64_gfx10	= 38649,
    V_TRUNC_F16_e64_vi	= 38650,
    V_TRUNC_F16_fake16_dpp8_gfx11	= 38651,
    V_TRUNC_F16_fake16_dpp8_gfx12	= 38652,
    V_TRUNC_F16_fake16_dpp_gfx11	= 38653,
    V_TRUNC_F16_fake16_dpp_gfx12	= 38654,
    V_TRUNC_F16_fake16_e32_gfx11	= 38655,
    V_TRUNC_F16_fake16_e32_gfx12	= 38656,
    V_TRUNC_F16_fake16_e64_dpp8_gfx11	= 38657,
    V_TRUNC_F16_fake16_e64_dpp8_gfx12	= 38658,
    V_TRUNC_F16_fake16_e64_dpp_gfx11	= 38659,
    V_TRUNC_F16_fake16_e64_dpp_gfx12	= 38660,
    V_TRUNC_F16_fake16_e64_gfx11	= 38661,
    V_TRUNC_F16_fake16_e64_gfx12	= 38662,
    V_TRUNC_F16_sdwa_gfx10	= 38663,
    V_TRUNC_F16_sdwa_gfx9	= 38664,
    V_TRUNC_F16_sdwa_vi	= 38665,
    V_TRUNC_F32_dpp8_gfx10	= 38666,
    V_TRUNC_F32_dpp8_gfx11	= 38667,
    V_TRUNC_F32_dpp8_gfx12	= 38668,
    V_TRUNC_F32_dpp_gfx10	= 38669,
    V_TRUNC_F32_dpp_gfx11	= 38670,
    V_TRUNC_F32_dpp_gfx12	= 38671,
    V_TRUNC_F32_dpp_vi	= 38672,
    V_TRUNC_F32_e32_gfx10	= 38673,
    V_TRUNC_F32_e32_gfx11	= 38674,
    V_TRUNC_F32_e32_gfx12	= 38675,
    V_TRUNC_F32_e32_gfx6_gfx7	= 38676,
    V_TRUNC_F32_e32_vi	= 38677,
    V_TRUNC_F32_e64_dpp8_gfx11	= 38678,
    V_TRUNC_F32_e64_dpp8_gfx12	= 38679,
    V_TRUNC_F32_e64_dpp_gfx11	= 38680,
    V_TRUNC_F32_e64_dpp_gfx12	= 38681,
    V_TRUNC_F32_e64_gfx10	= 38682,
    V_TRUNC_F32_e64_gfx11	= 38683,
    V_TRUNC_F32_e64_gfx12	= 38684,
    V_TRUNC_F32_e64_gfx6_gfx7	= 38685,
    V_TRUNC_F32_e64_vi	= 38686,
    V_TRUNC_F32_sdwa_gfx10	= 38687,
    V_TRUNC_F32_sdwa_gfx9	= 38688,
    V_TRUNC_F32_sdwa_vi	= 38689,
    V_TRUNC_F64_dpp_vi	= 38690,
    V_TRUNC_F64_e32_gfx10	= 38691,
    V_TRUNC_F64_e32_gfx11	= 38692,
    V_TRUNC_F64_e32_gfx12	= 38693,
    V_TRUNC_F64_e32_gfx7	= 38694,
    V_TRUNC_F64_e32_vi	= 38695,
    V_TRUNC_F64_e64_gfx10	= 38696,
    V_TRUNC_F64_e64_gfx11	= 38697,
    V_TRUNC_F64_e64_gfx12	= 38698,
    V_TRUNC_F64_e64_gfx7	= 38699,
    V_TRUNC_F64_e64_vi	= 38700,
    V_WMMA_BF16_16X16X16_BF16_twoaddr_w32_gfx11	= 38701,
    V_WMMA_BF16_16X16X16_BF16_twoaddr_w64_gfx11	= 38702,
    V_WMMA_BF16_16X16X16_BF16_w32_twoaddr_gfx12	= 38703,
    V_WMMA_BF16_16X16X16_BF16_w64_twoaddr_gfx12	= 38704,
    V_WMMA_F16_16X16X16_F16_twoaddr_w32_gfx11	= 38705,
    V_WMMA_F16_16X16X16_F16_twoaddr_w64_gfx11	= 38706,
    V_WMMA_F16_16X16X16_F16_w32_twoaddr_gfx12	= 38707,
    V_WMMA_F16_16X16X16_F16_w64_twoaddr_gfx12	= 38708,
    V_WMMA_F32_16X16X16_BF16_twoaddr_w32_gfx11	= 38709,
    V_WMMA_F32_16X16X16_BF16_twoaddr_w64_gfx11	= 38710,
    V_WMMA_F32_16X16X16_BF16_w32_twoaddr_gfx12	= 38711,
    V_WMMA_F32_16X16X16_BF16_w64_twoaddr_gfx12	= 38712,
    V_WMMA_F32_16X16X16_BF8_BF8_w32_twoaddr_gfx12	= 38713,
    V_WMMA_F32_16X16X16_BF8_BF8_w64_twoaddr_gfx12	= 38714,
    V_WMMA_F32_16X16X16_BF8_FP8_w32_twoaddr_gfx12	= 38715,
    V_WMMA_F32_16X16X16_BF8_FP8_w64_twoaddr_gfx12	= 38716,
    V_WMMA_F32_16X16X16_F16_twoaddr_w32_gfx11	= 38717,
    V_WMMA_F32_16X16X16_F16_twoaddr_w64_gfx11	= 38718,
    V_WMMA_F32_16X16X16_F16_w32_twoaddr_gfx12	= 38719,
    V_WMMA_F32_16X16X16_F16_w64_twoaddr_gfx12	= 38720,
    V_WMMA_F32_16X16X16_FP8_BF8_w32_twoaddr_gfx12	= 38721,
    V_WMMA_F32_16X16X16_FP8_BF8_w64_twoaddr_gfx12	= 38722,
    V_WMMA_F32_16X16X16_FP8_FP8_w32_twoaddr_gfx12	= 38723,
    V_WMMA_F32_16X16X16_FP8_FP8_w64_twoaddr_gfx12	= 38724,
    V_WMMA_I32_16X16X16_IU4_twoaddr_w32_gfx11	= 38725,
    V_WMMA_I32_16X16X16_IU4_twoaddr_w64_gfx11	= 38726,
    V_WMMA_I32_16X16X16_IU4_w32_twoaddr_gfx12	= 38727,
    V_WMMA_I32_16X16X16_IU4_w64_twoaddr_gfx12	= 38728,
    V_WMMA_I32_16X16X16_IU8_twoaddr_w32_gfx11	= 38729,
    V_WMMA_I32_16X16X16_IU8_twoaddr_w64_gfx11	= 38730,
    V_WMMA_I32_16X16X16_IU8_w32_twoaddr_gfx12	= 38731,
    V_WMMA_I32_16X16X16_IU8_w64_twoaddr_gfx12	= 38732,
    V_WMMA_I32_16X16X32_IU4_w32_twoaddr_gfx12	= 38733,
    V_WMMA_I32_16X16X32_IU4_w64_twoaddr_gfx12	= 38734,
    V_WRITELANE_B32_e64_gfx11	= 38735,
    V_WRITELANE_B32_e64_gfx12	= 38736,
    V_WRITELANE_B32_gfx10	= 38737,
    V_WRITELANE_B32_gfx6_gfx7	= 38738,
    V_WRITELANE_B32_vi	= 38739,
    V_XAD_U32_e64_dpp8_gfx11	= 38740,
    V_XAD_U32_e64_dpp8_gfx12	= 38741,
    V_XAD_U32_e64_dpp_gfx11	= 38742,
    V_XAD_U32_e64_dpp_gfx12	= 38743,
    V_XAD_U32_e64_gfx11	= 38744,
    V_XAD_U32_e64_gfx12	= 38745,
    V_XAD_U32_gfx10	= 38746,
    V_XAD_U32_vi	= 38747,
    V_XNOR_B32_dpp8_gfx10	= 38748,
    V_XNOR_B32_dpp8_gfx11	= 38749,
    V_XNOR_B32_dpp8_gfx12	= 38750,
    V_XNOR_B32_dpp_gfx10	= 38751,
    V_XNOR_B32_dpp_gfx11	= 38752,
    V_XNOR_B32_dpp_gfx12	= 38753,
    V_XNOR_B32_dpp_vi	= 38754,
    V_XNOR_B32_e32_gfx10	= 38755,
    V_XNOR_B32_e32_gfx11	= 38756,
    V_XNOR_B32_e32_gfx12	= 38757,
    V_XNOR_B32_e32_vi	= 38758,
    V_XNOR_B32_e64_dpp8_gfx11	= 38759,
    V_XNOR_B32_e64_dpp8_gfx12	= 38760,
    V_XNOR_B32_e64_dpp_gfx11	= 38761,
    V_XNOR_B32_e64_dpp_gfx12	= 38762,
    V_XNOR_B32_e64_gfx10	= 38763,
    V_XNOR_B32_e64_gfx11	= 38764,
    V_XNOR_B32_e64_gfx12	= 38765,
    V_XNOR_B32_e64_vi	= 38766,
    V_XNOR_B32_sdwa_gfx10	= 38767,
    V_XNOR_B32_sdwa_gfx9	= 38768,
    V_XNOR_B32_sdwa_vi	= 38769,
    V_XOR3_B32_e64_dpp8_gfx11	= 38770,
    V_XOR3_B32_e64_dpp8_gfx12	= 38771,
    V_XOR3_B32_e64_dpp_gfx11	= 38772,
    V_XOR3_B32_e64_dpp_gfx12	= 38773,
    V_XOR3_B32_e64_gfx11	= 38774,
    V_XOR3_B32_e64_gfx12	= 38775,
    V_XOR3_B32_gfx10	= 38776,
    V_XOR_B16_t16_e64_dpp8_gfx11	= 38777,
    V_XOR_B16_t16_e64_dpp8_gfx12	= 38778,
    V_XOR_B16_t16_e64_dpp_gfx11	= 38779,
    V_XOR_B16_t16_e64_dpp_gfx12	= 38780,
    V_XOR_B16_t16_e64_gfx11	= 38781,
    V_XOR_B16_t16_e64_gfx12	= 38782,
    V_XOR_B32_dpp8_gfx10	= 38783,
    V_XOR_B32_dpp8_gfx11	= 38784,
    V_XOR_B32_dpp8_gfx12	= 38785,
    V_XOR_B32_dpp_gfx10	= 38786,
    V_XOR_B32_dpp_gfx11	= 38787,
    V_XOR_B32_dpp_gfx12	= 38788,
    V_XOR_B32_dpp_vi	= 38789,
    V_XOR_B32_e32_gfx10	= 38790,
    V_XOR_B32_e32_gfx11	= 38791,
    V_XOR_B32_e32_gfx12	= 38792,
    V_XOR_B32_e32_gfx6_gfx7	= 38793,
    V_XOR_B32_e32_vi	= 38794,
    V_XOR_B32_e64_dpp8_gfx11	= 38795,
    V_XOR_B32_e64_dpp8_gfx12	= 38796,
    V_XOR_B32_e64_dpp_gfx11	= 38797,
    V_XOR_B32_e64_dpp_gfx12	= 38798,
    V_XOR_B32_e64_gfx10	= 38799,
    V_XOR_B32_e64_gfx11	= 38800,
    V_XOR_B32_e64_gfx12	= 38801,
    V_XOR_B32_e64_gfx6_gfx7	= 38802,
    V_XOR_B32_e64_vi	= 38803,
    V_XOR_B32_sdwa_gfx10	= 38804,
    V_XOR_B32_sdwa_gfx9	= 38805,
    V_XOR_B32_sdwa_vi	= 38806,
    INSTRUCTION_LIST_END = 38807
  };

} // end namespace AMDGPU
} // end namespace llvm
#endif // GET_INSTRINFO_ENUM