<stg><name>average_pool</name>


<trans_list>

<trans id="407" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="445" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="446" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="410" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="449" from="4" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="450" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="448" from="5" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="415" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="477" from="7" to="33">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="478" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="452" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="453" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="454" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="455" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="456" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="457" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="458" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="459" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="460" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="461" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="462" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="463" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="464" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="465" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="466" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="467" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="468" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="469" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="470" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="471" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="472" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="473" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="474" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="475" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="476" from="32" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecMemCore([16 x i1024]* %output_V, [1 x i8]* @p_str, [12 x i8]* @p_str44, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecMemCore([3136 x i288]* %input_V, [1 x i8]* @p_str, [12 x i8]* @p_str33, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="768" op_0_bw="64">
<![CDATA[
:2  %buf_V = alloca [64 x i768], align 8

]]></Node>
<StgValue><ssdm name="buf_V"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="768" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecMemCore([64 x i768]* %buf_V, [1 x i8]* @p_str, [12 x i8]* @p_str19, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %1

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0  %co_0 = phi i7 [ 0, %0 ], [ %co, %hls_label_17 ]

]]></Node>
<StgValue><ssdm name="co_0"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1  %icmp_ln233 = icmp eq i7 %co_0, -64

]]></Node>
<StgValue><ssdm name="icmp_ln233"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %co = add i7 %co_0, 1

]]></Node>
<StgValue><ssdm name="co"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln233, label %.preheader27.preheader, label %hls_label_17

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_17:0  %tmp_357 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str24)

]]></Node>
<StgValue><ssdm name="tmp_357"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_17:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln234"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="7">
<![CDATA[
hls_label_17:2  %zext_ln237 = zext i7 %co_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln237"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="6" op_0_bw="768" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_17:3  %buf_V_addr = getelementptr [64 x i768]* %buf_V, i64 0, i64 %zext_ln237

]]></Node>
<StgValue><ssdm name="buf_V_addr"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="768" op_1_bw="6">
<![CDATA[
hls_label_17:4  store i768 0, i768* %buf_V_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln237"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_17:5  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str24, i32 %tmp_357)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
hls_label_17:6  br label %1

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0">
<![CDATA[
.preheader27.preheader:0  br label %.preheader27

]]></Node>
<StgValue><ssdm name="br_ln247"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
.preheader27:0  %indvar_flatten17 = phi i12 [ %add_ln241, %hls_label_19 ], [ 0, %.preheader27.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten17"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader27:1  %row_0 = phi i3 [ %select_ln241_3, %hls_label_19 ], [ 0, %.preheader27.preheader ]

]]></Node>
<StgValue><ssdm name="row_0"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
.preheader27:2  %indvar_flatten = phi i10 [ %select_ln242_1, %hls_label_19 ], [ 0, %.preheader27.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader27:3  %col_0 = phi i3 [ %select_ln242, %hls_label_19 ], [ 0, %.preheader27.preheader ]

]]></Node>
<StgValue><ssdm name="col_0"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader27:4  %to_0 = phi i7 [ %to, %hls_label_19 ], [ 0, %.preheader27.preheader ]

]]></Node>
<StgValue><ssdm name="to_0"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="17" op_0_bw="17" op_1_bw="3" op_2_bw="14">
<![CDATA[
.preheader27:5  %shl_ln = call i17 @_ssdm_op_BitConcatenate.i17.i3.i14(i3 %row_0, i14 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="18" op_0_bw="17">
<![CDATA[
.preheader27:6  %zext_ln247 = zext i17 %shl_ln to i18

]]></Node>
<StgValue><ssdm name="zext_ln247"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="14" op_0_bw="14" op_1_bw="3" op_2_bw="11">
<![CDATA[
.preheader27:7  %shl_ln247_1 = call i14 @_ssdm_op_BitConcatenate.i14.i3.i11(i3 %row_0, i11 0)

]]></Node>
<StgValue><ssdm name="shl_ln247_1"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="18" op_0_bw="14">
<![CDATA[
.preheader27:8  %zext_ln247_3 = zext i14 %shl_ln247_1 to i18

]]></Node>
<StgValue><ssdm name="zext_ln247_3"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader27:9  %sub_ln247 = sub i18 %zext_ln247, %zext_ln247_3

]]></Node>
<StgValue><ssdm name="sub_ln247"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
.preheader27:10  %tmp_552 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %sub_ln247, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_552"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader27:11  %sub_ln247_1 = sub i18 0, %sub_ln247

]]></Node>
<StgValue><ssdm name="sub_ln247_1"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="13" op_0_bw="13" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader27:12  %tmp_1381 = call i13 @_ssdm_op_PartSelect.i13.i18.i32.i32(i18 %sub_ln247_1, i32 5, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_1381"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="14" op_0_bw="13">
<![CDATA[
.preheader27:13  %zext_ln247_4 = zext i13 %tmp_1381 to i14

]]></Node>
<StgValue><ssdm name="zext_ln247_4"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader27:14  %sub_ln247_2 = sub i14 0, %zext_ln247_4

]]></Node>
<StgValue><ssdm name="sub_ln247_2"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="13" op_0_bw="13" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader27:15  %tmp_1382 = call i13 @_ssdm_op_PartSelect.i13.i18.i32.i32(i18 %sub_ln247, i32 5, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_1382"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="14" op_0_bw="13">
<![CDATA[
.preheader27:16  %zext_ln247_6 = zext i13 %tmp_1382 to i14

]]></Node>
<StgValue><ssdm name="zext_ln247_6"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
.preheader27:17  %select_ln247 = select i1 %tmp_552, i14 %sub_ln247_2, i14 %zext_ln247_6

]]></Node>
<StgValue><ssdm name="select_ln247"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="6">
<![CDATA[
.preheader27:18  %shl_ln247_2 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i6(i3 %col_0, i6 0)

]]></Node>
<StgValue><ssdm name="shl_ln247_2"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader27:19  %icmp_ln241 = icmp eq i12 %indvar_flatten17, -960

]]></Node>
<StgValue><ssdm name="icmp_ln241"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader27:20  %add_ln241 = add i12 %indvar_flatten17, 1

]]></Node>
<StgValue><ssdm name="add_ln241"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader27:21  br i1 %icmp_ln241, label %.preheader.preheader, label %hls_label_19

]]></Node>
<StgValue><ssdm name="br_ln241"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_19:1  %icmp_ln242 = icmp eq i10 %indvar_flatten, 448

]]></Node>
<StgValue><ssdm name="icmp_ln242"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
hls_label_19:2  %select_ln241 = select i1 %icmp_ln242, i3 0, i3 %col_0

]]></Node>
<StgValue><ssdm name="select_ln241"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_19:3  %add_ln241_1 = add i3 1, %row_0

]]></Node>
<StgValue><ssdm name="add_ln241_1"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="17" op_0_bw="17" op_1_bw="3" op_2_bw="14">
<![CDATA[
hls_label_19:4  %shl_ln247_mid1 = call i17 @_ssdm_op_BitConcatenate.i17.i3.i14(i3 %add_ln241_1, i14 0)

]]></Node>
<StgValue><ssdm name="shl_ln247_mid1"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="18" op_0_bw="17">
<![CDATA[
hls_label_19:5  %zext_ln247_7 = zext i17 %shl_ln247_mid1 to i18

]]></Node>
<StgValue><ssdm name="zext_ln247_7"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="14" op_0_bw="14" op_1_bw="3" op_2_bw="11">
<![CDATA[
hls_label_19:6  %shl_ln247_1_mid1 = call i14 @_ssdm_op_BitConcatenate.i14.i3.i11(i3 %add_ln241_1, i11 0)

]]></Node>
<StgValue><ssdm name="shl_ln247_1_mid1"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="18" op_0_bw="14">
<![CDATA[
hls_label_19:7  %zext_ln247_8 = zext i14 %shl_ln247_1_mid1 to i18

]]></Node>
<StgValue><ssdm name="zext_ln247_8"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
hls_label_19:8  %sub_ln247_3 = sub i18 %zext_ln247_7, %zext_ln247_8

]]></Node>
<StgValue><ssdm name="sub_ln247_3"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
hls_label_19:9  %tmp_553 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %sub_ln247_3, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_553"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
hls_label_19:10  %sub_ln247_4 = sub i18 0, %sub_ln247_3

]]></Node>
<StgValue><ssdm name="sub_ln247_4"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="13" op_0_bw="13" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_19:11  %tmp_1383 = call i13 @_ssdm_op_PartSelect.i13.i18.i32.i32(i18 %sub_ln247_4, i32 5, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_1383"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="14" op_0_bw="13">
<![CDATA[
hls_label_19:12  %zext_ln247_9 = zext i13 %tmp_1383 to i14

]]></Node>
<StgValue><ssdm name="zext_ln247_9"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_19:13  %sub_ln247_5 = sub i14 0, %zext_ln247_9

]]></Node>
<StgValue><ssdm name="sub_ln247_5"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="13" op_0_bw="13" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_19:14  %tmp_1384 = call i13 @_ssdm_op_PartSelect.i13.i18.i32.i32(i18 %sub_ln247_3, i32 5, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_1384"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="14" op_0_bw="13">
<![CDATA[
hls_label_19:15  %zext_ln247_10 = zext i13 %tmp_1384 to i14

]]></Node>
<StgValue><ssdm name="zext_ln247_10"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_19:16  %select_ln247_1 = select i1 %tmp_553, i14 %sub_ln247_5, i14 %zext_ln247_10

]]></Node>
<StgValue><ssdm name="select_ln247_1"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_19:17  %select_ln241_1 = select i1 %icmp_ln242, i14 %select_ln247_1, i14 %select_ln247

]]></Node>
<StgValue><ssdm name="select_ln241_1"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="15" op_0_bw="14">
<![CDATA[
hls_label_19:18  %sext_ln241 = sext i14 %select_ln241_1 to i15

]]></Node>
<StgValue><ssdm name="sext_ln241"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_19:19  %select_ln241_2 = select i1 %icmp_ln242, i9 0, i9 %shl_ln247_2

]]></Node>
<StgValue><ssdm name="select_ln241_2"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_19:20  %xor_ln241 = xor i1 %icmp_ln242, true

]]></Node>
<StgValue><ssdm name="xor_ln241"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_19:21  %icmp_ln243 = icmp eq i7 %to_0, -64

]]></Node>
<StgValue><ssdm name="icmp_ln243"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_19:22  %and_ln241 = and i1 %icmp_ln243, %xor_ln241

]]></Node>
<StgValue><ssdm name="and_ln241"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
hls_label_19:23  %select_ln241_3 = select i1 %icmp_ln242, i3 %add_ln241_1, i3 %row_0

]]></Node>
<StgValue><ssdm name="select_ln241_3"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_19:24  %col = add i3 1, %select_ln241

]]></Node>
<StgValue><ssdm name="col"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_19:25  %or_ln247 = or i1 %and_ln241, %icmp_ln242

]]></Node>
<StgValue><ssdm name="or_ln247"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_19:26  %select_ln247_2 = select i1 %or_ln247, i7 0, i7 %to_0

]]></Node>
<StgValue><ssdm name="select_ln247_2"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="6">
<![CDATA[
hls_label_19:27  %shl_ln247_2_mid1 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i6(i3 %col, i6 0)

]]></Node>
<StgValue><ssdm name="shl_ln247_2_mid1"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_19:28  %select_ln247_3 = select i1 %and_ln241, i9 %shl_ln247_2_mid1, i9 %select_ln241_2

]]></Node>
<StgValue><ssdm name="select_ln247_3"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="10" op_0_bw="9">
<![CDATA[
hls_label_19:29  %zext_ln247_11 = zext i9 %select_ln247_3 to i10

]]></Node>
<StgValue><ssdm name="zext_ln247_11"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
hls_label_19:30  %select_ln242 = select i1 %and_ln241, i3 %col, i3 %select_ln241

]]></Node>
<StgValue><ssdm name="select_ln242"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="10" op_0_bw="7">
<![CDATA[
hls_label_19:31  %zext_ln243 = zext i7 %select_ln247_2 to i10

]]></Node>
<StgValue><ssdm name="zext_ln243"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="7">
<![CDATA[
hls_label_19:34  %zext_ln247_1 = zext i7 %select_ln247_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln247_1"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_19:35  %add_ln247 = add i10 %zext_ln247_11, %zext_ln243

]]></Node>
<StgValue><ssdm name="add_ln247"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="15" op_0_bw="10">
<![CDATA[
hls_label_19:36  %zext_ln247_5 = zext i10 %add_ln247 to i15

]]></Node>
<StgValue><ssdm name="zext_ln247_5"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_19:37  %add_ln247_1 = add i15 %zext_ln247_5, %sext_ln241

]]></Node>
<StgValue><ssdm name="add_ln247_1"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="15">
<![CDATA[
hls_label_19:38  %sext_ln247 = sext i15 %add_ln247_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln247"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="32">
<![CDATA[
hls_label_19:39  %zext_ln247_2 = zext i32 %sext_ln247 to i64

]]></Node>
<StgValue><ssdm name="zext_ln247_2"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="12" op_0_bw="288" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_19:40  %input_V_addr = getelementptr [3136 x i288]* %input_V, i64 0, i64 %zext_ln247_2

]]></Node>
<StgValue><ssdm name="input_V_addr"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="288" op_0_bw="12">
<![CDATA[
hls_label_19:41  %input_V_load = load i288* %input_V_addr, align 8

]]></Node>
<StgValue><ssdm name="input_V_load"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="6" op_0_bw="768" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_19:44  %buf_V_addr_1 = getelementptr [64 x i768]* %buf_V, i64 0, i64 %zext_ln247_1

]]></Node>
<StgValue><ssdm name="buf_V_addr_1"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="768" op_0_bw="6">
<![CDATA[
hls_label_19:45  %buf_V_load = load i768* %buf_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="buf_V_load"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_19:176  %add_ln242_1 = add i10 1, %indvar_flatten

]]></Node>
<StgValue><ssdm name="add_ln242_1"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_19:177  %select_ln242_1 = select i1 %icmp_ln242, i10 1, i10 %add_ln242_1

]]></Node>
<StgValue><ssdm name="select_ln242_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="117" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
hls_label_19:0  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 3136, i64 3136, i64 3136)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_19:32  %tmp_360 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str26)

]]></Node>
<StgValue><ssdm name="tmp_360"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_19:33  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln244"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="288" op_0_bw="12">
<![CDATA[
hls_label_19:41  %input_V_load = load i288* %input_V_addr, align 8

]]></Node>
<StgValue><ssdm name="input_V_load"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="288">
<![CDATA[
hls_label_19:42  %trunc_ln214 = trunc i288 %input_V_load to i8

]]></Node>
<StgValue><ssdm name="trunc_ln214"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="24" op_0_bw="8">
<![CDATA[
hls_label_19:43  %zext_ln700 = zext i8 %trunc_ln214 to i24

]]></Node>
<StgValue><ssdm name="zext_ln700"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="768" op_0_bw="6">
<![CDATA[
hls_label_19:45  %buf_V_load = load i768* %buf_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="buf_V_load"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="24" op_0_bw="768">
<![CDATA[
hls_label_19:46  %trunc_ln700 = trunc i768 %buf_V_load to i24

]]></Node>
<StgValue><ssdm name="trunc_ln700"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_19:47  %add_ln700 = add i24 %trunc_ln700, %zext_ln700

]]></Node>
<StgValue><ssdm name="add_ln700"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="8" op_1_bw="288" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_19:48  %trunc_ln214_1 = call i8 @_ssdm_op_PartSelect.i8.i288.i32.i32(i288 %input_V_load, i32 9, i32 16)

]]></Node>
<StgValue><ssdm name="trunc_ln214_1"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="24" op_0_bw="8">
<![CDATA[
hls_label_19:49  %zext_ln700_1 = zext i8 %trunc_ln214_1 to i24

]]></Node>
<StgValue><ssdm name="zext_ln700_1"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="24" op_0_bw="24" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_19:50  %tmp_362 = call i24 @_ssdm_op_PartSelect.i24.i768.i32.i32(i768 %buf_V_load, i32 24, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_362"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_19:51  %add_ln700_1 = add i24 %tmp_362, %zext_ln700_1

]]></Node>
<StgValue><ssdm name="add_ln700_1"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="8" op_1_bw="288" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_19:52  %trunc_ln214_2 = call i8 @_ssdm_op_PartSelect.i8.i288.i32.i32(i288 %input_V_load, i32 18, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln214_2"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="24" op_0_bw="8">
<![CDATA[
hls_label_19:53  %zext_ln700_2 = zext i8 %trunc_ln214_2 to i24

]]></Node>
<StgValue><ssdm name="zext_ln700_2"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="24" op_0_bw="24" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_19:54  %tmp_363 = call i24 @_ssdm_op_PartSelect.i24.i768.i32.i32(i768 %buf_V_load, i32 48, i32 71)

]]></Node>
<StgValue><ssdm name="tmp_363"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_19:55  %add_ln700_2 = add i24 %tmp_363, %zext_ln700_2

]]></Node>
<StgValue><ssdm name="add_ln700_2"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="8" op_1_bw="288" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_19:56  %trunc_ln214_3 = call i8 @_ssdm_op_PartSelect.i8.i288.i32.i32(i288 %input_V_load, i32 27, i32 34)

]]></Node>
<StgValue><ssdm name="trunc_ln214_3"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="24" op_0_bw="8">
<![CDATA[
hls_label_19:57  %zext_ln700_3 = zext i8 %trunc_ln214_3 to i24

]]></Node>
<StgValue><ssdm name="zext_ln700_3"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="24" op_0_bw="24" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_19:58  %tmp_364 = call i24 @_ssdm_op_PartSelect.i24.i768.i32.i32(i768 %buf_V_load, i32 72, i32 95)

]]></Node>
<StgValue><ssdm name="tmp_364"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_19:59  %add_ln700_3 = add i24 %tmp_364, %zext_ln700_3

]]></Node>
<StgValue><ssdm name="add_ln700_3"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="8" op_1_bw="288" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_19:60  %trunc_ln214_4 = call i8 @_ssdm_op_PartSelect.i8.i288.i32.i32(i288 %input_V_load, i32 36, i32 43)

]]></Node>
<StgValue><ssdm name="trunc_ln214_4"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="24" op_0_bw="8">
<![CDATA[
hls_label_19:61  %zext_ln700_4 = zext i8 %trunc_ln214_4 to i24

]]></Node>
<StgValue><ssdm name="zext_ln700_4"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="24" op_0_bw="24" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_19:62  %tmp_365 = call i24 @_ssdm_op_PartSelect.i24.i768.i32.i32(i768 %buf_V_load, i32 96, i32 119)

]]></Node>
<StgValue><ssdm name="tmp_365"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_19:63  %add_ln700_4 = add i24 %tmp_365, %zext_ln700_4

]]></Node>
<StgValue><ssdm name="add_ln700_4"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="8" op_1_bw="288" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_19:64  %trunc_ln214_5 = call i8 @_ssdm_op_PartSelect.i8.i288.i32.i32(i288 %input_V_load, i32 45, i32 52)

]]></Node>
<StgValue><ssdm name="trunc_ln214_5"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="24" op_0_bw="8">
<![CDATA[
hls_label_19:65  %zext_ln700_5 = zext i8 %trunc_ln214_5 to i24

]]></Node>
<StgValue><ssdm name="zext_ln700_5"/></StgValue>
</operation>

<operation id="144" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="24" op_0_bw="24" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_19:66  %tmp_366 = call i24 @_ssdm_op_PartSelect.i24.i768.i32.i32(i768 %buf_V_load, i32 120, i32 143)

]]></Node>
<StgValue><ssdm name="tmp_366"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_19:67  %add_ln700_5 = add i24 %tmp_366, %zext_ln700_5

]]></Node>
<StgValue><ssdm name="add_ln700_5"/></StgValue>
</operation>

<operation id="146" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="8" op_1_bw="288" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_19:68  %trunc_ln214_6 = call i8 @_ssdm_op_PartSelect.i8.i288.i32.i32(i288 %input_V_load, i32 54, i32 61)

]]></Node>
<StgValue><ssdm name="trunc_ln214_6"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="24" op_0_bw="8">
<![CDATA[
hls_label_19:69  %zext_ln700_6 = zext i8 %trunc_ln214_6 to i24

]]></Node>
<StgValue><ssdm name="zext_ln700_6"/></StgValue>
</operation>

<operation id="148" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="24" op_0_bw="24" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_19:70  %tmp_367 = call i24 @_ssdm_op_PartSelect.i24.i768.i32.i32(i768 %buf_V_load, i32 144, i32 167)

]]></Node>
<StgValue><ssdm name="tmp_367"/></StgValue>
</operation>

<operation id="149" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_19:71  %add_ln700_6 = add i24 %tmp_367, %zext_ln700_6

]]></Node>
<StgValue><ssdm name="add_ln700_6"/></StgValue>
</operation>

<operation id="150" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="8" op_1_bw="288" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_19:72  %trunc_ln214_7 = call i8 @_ssdm_op_PartSelect.i8.i288.i32.i32(i288 %input_V_load, i32 63, i32 70)

]]></Node>
<StgValue><ssdm name="trunc_ln214_7"/></StgValue>
</operation>

<operation id="151" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="24" op_0_bw="8">
<![CDATA[
hls_label_19:73  %zext_ln700_7 = zext i8 %trunc_ln214_7 to i24

]]></Node>
<StgValue><ssdm name="zext_ln700_7"/></StgValue>
</operation>

<operation id="152" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="24" op_0_bw="24" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_19:74  %tmp_368 = call i24 @_ssdm_op_PartSelect.i24.i768.i32.i32(i768 %buf_V_load, i32 168, i32 191)

]]></Node>
<StgValue><ssdm name="tmp_368"/></StgValue>
</operation>

<operation id="153" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_19:75  %add_ln700_7 = add i24 %tmp_368, %zext_ln700_7

]]></Node>
<StgValue><ssdm name="add_ln700_7"/></StgValue>
</operation>

<operation id="154" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="8" op_1_bw="288" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_19:76  %trunc_ln214_8 = call i8 @_ssdm_op_PartSelect.i8.i288.i32.i32(i288 %input_V_load, i32 72, i32 79)

]]></Node>
<StgValue><ssdm name="trunc_ln214_8"/></StgValue>
</operation>

<operation id="155" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="24" op_0_bw="8">
<![CDATA[
hls_label_19:77  %zext_ln700_8 = zext i8 %trunc_ln214_8 to i24

]]></Node>
<StgValue><ssdm name="zext_ln700_8"/></StgValue>
</operation>

<operation id="156" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="24" op_0_bw="24" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_19:78  %tmp_369 = call i24 @_ssdm_op_PartSelect.i24.i768.i32.i32(i768 %buf_V_load, i32 192, i32 215)

]]></Node>
<StgValue><ssdm name="tmp_369"/></StgValue>
</operation>

<operation id="157" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_19:79  %add_ln700_8 = add i24 %tmp_369, %zext_ln700_8

]]></Node>
<StgValue><ssdm name="add_ln700_8"/></StgValue>
</operation>

<operation id="158" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="8" op_1_bw="288" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_19:80  %trunc_ln214_9 = call i8 @_ssdm_op_PartSelect.i8.i288.i32.i32(i288 %input_V_load, i32 81, i32 88)

]]></Node>
<StgValue><ssdm name="trunc_ln214_9"/></StgValue>
</operation>

<operation id="159" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="24" op_0_bw="8">
<![CDATA[
hls_label_19:81  %zext_ln700_9 = zext i8 %trunc_ln214_9 to i24

]]></Node>
<StgValue><ssdm name="zext_ln700_9"/></StgValue>
</operation>

<operation id="160" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="24" op_0_bw="24" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_19:82  %tmp_370 = call i24 @_ssdm_op_PartSelect.i24.i768.i32.i32(i768 %buf_V_load, i32 216, i32 239)

]]></Node>
<StgValue><ssdm name="tmp_370"/></StgValue>
</operation>

<operation id="161" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_19:83  %add_ln700_9 = add i24 %tmp_370, %zext_ln700_9

]]></Node>
<StgValue><ssdm name="add_ln700_9"/></StgValue>
</operation>

<operation id="162" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="8" op_1_bw="288" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_19:84  %trunc_ln214_s = call i8 @_ssdm_op_PartSelect.i8.i288.i32.i32(i288 %input_V_load, i32 90, i32 97)

]]></Node>
<StgValue><ssdm name="trunc_ln214_s"/></StgValue>
</operation>

<operation id="163" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="24" op_0_bw="8">
<![CDATA[
hls_label_19:85  %zext_ln700_10 = zext i8 %trunc_ln214_s to i24

]]></Node>
<StgValue><ssdm name="zext_ln700_10"/></StgValue>
</operation>

<operation id="164" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="24" op_0_bw="24" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_19:86  %tmp_371 = call i24 @_ssdm_op_PartSelect.i24.i768.i32.i32(i768 %buf_V_load, i32 240, i32 263)

]]></Node>
<StgValue><ssdm name="tmp_371"/></StgValue>
</operation>

<operation id="165" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_19:87  %add_ln700_10 = add i24 %tmp_371, %zext_ln700_10

]]></Node>
<StgValue><ssdm name="add_ln700_10"/></StgValue>
</operation>

<operation id="166" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="8" op_0_bw="8" op_1_bw="288" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_19:88  %trunc_ln214_10 = call i8 @_ssdm_op_PartSelect.i8.i288.i32.i32(i288 %input_V_load, i32 99, i32 106)

]]></Node>
<StgValue><ssdm name="trunc_ln214_10"/></StgValue>
</operation>

<operation id="167" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="24" op_0_bw="8">
<![CDATA[
hls_label_19:89  %zext_ln700_11 = zext i8 %trunc_ln214_10 to i24

]]></Node>
<StgValue><ssdm name="zext_ln700_11"/></StgValue>
</operation>

<operation id="168" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="24" op_0_bw="24" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_19:90  %tmp_372 = call i24 @_ssdm_op_PartSelect.i24.i768.i32.i32(i768 %buf_V_load, i32 264, i32 287)

]]></Node>
<StgValue><ssdm name="tmp_372"/></StgValue>
</operation>

<operation id="169" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_19:91  %add_ln700_11 = add i24 %tmp_372, %zext_ln700_11

]]></Node>
<StgValue><ssdm name="add_ln700_11"/></StgValue>
</operation>

<operation id="170" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="8" op_1_bw="288" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_19:92  %trunc_ln214_11 = call i8 @_ssdm_op_PartSelect.i8.i288.i32.i32(i288 %input_V_load, i32 108, i32 115)

]]></Node>
<StgValue><ssdm name="trunc_ln214_11"/></StgValue>
</operation>

<operation id="171" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="24" op_0_bw="8">
<![CDATA[
hls_label_19:93  %zext_ln700_12 = zext i8 %trunc_ln214_11 to i24

]]></Node>
<StgValue><ssdm name="zext_ln700_12"/></StgValue>
</operation>

<operation id="172" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="24" op_0_bw="24" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_19:94  %tmp_373 = call i24 @_ssdm_op_PartSelect.i24.i768.i32.i32(i768 %buf_V_load, i32 288, i32 311)

]]></Node>
<StgValue><ssdm name="tmp_373"/></StgValue>
</operation>

<operation id="173" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_19:95  %add_ln700_12 = add i24 %tmp_373, %zext_ln700_12

]]></Node>
<StgValue><ssdm name="add_ln700_12"/></StgValue>
</operation>

<operation id="174" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="8" op_1_bw="288" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_19:96  %trunc_ln214_12 = call i8 @_ssdm_op_PartSelect.i8.i288.i32.i32(i288 %input_V_load, i32 117, i32 124)

]]></Node>
<StgValue><ssdm name="trunc_ln214_12"/></StgValue>
</operation>

<operation id="175" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="24" op_0_bw="8">
<![CDATA[
hls_label_19:97  %zext_ln700_13 = zext i8 %trunc_ln214_12 to i24

]]></Node>
<StgValue><ssdm name="zext_ln700_13"/></StgValue>
</operation>

<operation id="176" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="24" op_0_bw="24" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_19:98  %tmp_374 = call i24 @_ssdm_op_PartSelect.i24.i768.i32.i32(i768 %buf_V_load, i32 312, i32 335)

]]></Node>
<StgValue><ssdm name="tmp_374"/></StgValue>
</operation>

<operation id="177" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_19:99  %add_ln700_13 = add i24 %tmp_374, %zext_ln700_13

]]></Node>
<StgValue><ssdm name="add_ln700_13"/></StgValue>
</operation>

<operation id="178" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="8" op_0_bw="8" op_1_bw="288" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_19:100  %trunc_ln214_13 = call i8 @_ssdm_op_PartSelect.i8.i288.i32.i32(i288 %input_V_load, i32 126, i32 133)

]]></Node>
<StgValue><ssdm name="trunc_ln214_13"/></StgValue>
</operation>

<operation id="179" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="24" op_0_bw="8">
<![CDATA[
hls_label_19:101  %zext_ln700_14 = zext i8 %trunc_ln214_13 to i24

]]></Node>
<StgValue><ssdm name="zext_ln700_14"/></StgValue>
</operation>

<operation id="180" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="24" op_0_bw="24" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_19:102  %tmp_375 = call i24 @_ssdm_op_PartSelect.i24.i768.i32.i32(i768 %buf_V_load, i32 336, i32 359)

]]></Node>
<StgValue><ssdm name="tmp_375"/></StgValue>
</operation>

<operation id="181" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_19:103  %add_ln700_14 = add i24 %tmp_375, %zext_ln700_14

]]></Node>
<StgValue><ssdm name="add_ln700_14"/></StgValue>
</operation>

<operation id="182" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="8" op_0_bw="8" op_1_bw="288" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_19:104  %trunc_ln214_14 = call i8 @_ssdm_op_PartSelect.i8.i288.i32.i32(i288 %input_V_load, i32 135, i32 142)

]]></Node>
<StgValue><ssdm name="trunc_ln214_14"/></StgValue>
</operation>

<operation id="183" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="24" op_0_bw="8">
<![CDATA[
hls_label_19:105  %zext_ln700_15 = zext i8 %trunc_ln214_14 to i24

]]></Node>
<StgValue><ssdm name="zext_ln700_15"/></StgValue>
</operation>

<operation id="184" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="24" op_0_bw="24" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_19:106  %tmp_376 = call i24 @_ssdm_op_PartSelect.i24.i768.i32.i32(i768 %buf_V_load, i32 360, i32 383)

]]></Node>
<StgValue><ssdm name="tmp_376"/></StgValue>
</operation>

<operation id="185" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_19:107  %add_ln700_15 = add i24 %tmp_376, %zext_ln700_15

]]></Node>
<StgValue><ssdm name="add_ln700_15"/></StgValue>
</operation>

<operation id="186" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="8" op_1_bw="288" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_19:108  %trunc_ln214_15 = call i8 @_ssdm_op_PartSelect.i8.i288.i32.i32(i288 %input_V_load, i32 144, i32 151)

]]></Node>
<StgValue><ssdm name="trunc_ln214_15"/></StgValue>
</operation>

<operation id="187" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="24" op_0_bw="8">
<![CDATA[
hls_label_19:109  %zext_ln700_16 = zext i8 %trunc_ln214_15 to i24

]]></Node>
<StgValue><ssdm name="zext_ln700_16"/></StgValue>
</operation>

<operation id="188" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="24" op_0_bw="24" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_19:110  %tmp_377 = call i24 @_ssdm_op_PartSelect.i24.i768.i32.i32(i768 %buf_V_load, i32 384, i32 407)

]]></Node>
<StgValue><ssdm name="tmp_377"/></StgValue>
</operation>

<operation id="189" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_19:111  %add_ln700_16 = add i24 %tmp_377, %zext_ln700_16

]]></Node>
<StgValue><ssdm name="add_ln700_16"/></StgValue>
</operation>

<operation id="190" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="8" op_0_bw="8" op_1_bw="288" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_19:112  %trunc_ln214_16 = call i8 @_ssdm_op_PartSelect.i8.i288.i32.i32(i288 %input_V_load, i32 153, i32 160)

]]></Node>
<StgValue><ssdm name="trunc_ln214_16"/></StgValue>
</operation>

<operation id="191" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="24" op_0_bw="8">
<![CDATA[
hls_label_19:113  %zext_ln700_17 = zext i8 %trunc_ln214_16 to i24

]]></Node>
<StgValue><ssdm name="zext_ln700_17"/></StgValue>
</operation>

<operation id="192" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="24" op_0_bw="24" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_19:114  %tmp_378 = call i24 @_ssdm_op_PartSelect.i24.i768.i32.i32(i768 %buf_V_load, i32 408, i32 431)

]]></Node>
<StgValue><ssdm name="tmp_378"/></StgValue>
</operation>

<operation id="193" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_19:115  %add_ln700_17 = add i24 %tmp_378, %zext_ln700_17

]]></Node>
<StgValue><ssdm name="add_ln700_17"/></StgValue>
</operation>

<operation id="194" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="8" op_0_bw="8" op_1_bw="288" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_19:116  %trunc_ln214_17 = call i8 @_ssdm_op_PartSelect.i8.i288.i32.i32(i288 %input_V_load, i32 162, i32 169)

]]></Node>
<StgValue><ssdm name="trunc_ln214_17"/></StgValue>
</operation>

<operation id="195" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="24" op_0_bw="8">
<![CDATA[
hls_label_19:117  %zext_ln700_18 = zext i8 %trunc_ln214_17 to i24

]]></Node>
<StgValue><ssdm name="zext_ln700_18"/></StgValue>
</operation>

<operation id="196" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="24" op_0_bw="24" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_19:118  %tmp_379 = call i24 @_ssdm_op_PartSelect.i24.i768.i32.i32(i768 %buf_V_load, i32 432, i32 455)

]]></Node>
<StgValue><ssdm name="tmp_379"/></StgValue>
</operation>

<operation id="197" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_19:119  %add_ln700_18 = add i24 %tmp_379, %zext_ln700_18

]]></Node>
<StgValue><ssdm name="add_ln700_18"/></StgValue>
</operation>

<operation id="198" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="8" op_0_bw="8" op_1_bw="288" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_19:120  %trunc_ln214_18 = call i8 @_ssdm_op_PartSelect.i8.i288.i32.i32(i288 %input_V_load, i32 171, i32 178)

]]></Node>
<StgValue><ssdm name="trunc_ln214_18"/></StgValue>
</operation>

<operation id="199" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="24" op_0_bw="8">
<![CDATA[
hls_label_19:121  %zext_ln700_19 = zext i8 %trunc_ln214_18 to i24

]]></Node>
<StgValue><ssdm name="zext_ln700_19"/></StgValue>
</operation>

<operation id="200" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="24" op_0_bw="24" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_19:122  %tmp_380 = call i24 @_ssdm_op_PartSelect.i24.i768.i32.i32(i768 %buf_V_load, i32 456, i32 479)

]]></Node>
<StgValue><ssdm name="tmp_380"/></StgValue>
</operation>

<operation id="201" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_19:123  %add_ln700_19 = add i24 %tmp_380, %zext_ln700_19

]]></Node>
<StgValue><ssdm name="add_ln700_19"/></StgValue>
</operation>

<operation id="202" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="8" op_0_bw="8" op_1_bw="288" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_19:124  %trunc_ln214_19 = call i8 @_ssdm_op_PartSelect.i8.i288.i32.i32(i288 %input_V_load, i32 180, i32 187)

]]></Node>
<StgValue><ssdm name="trunc_ln214_19"/></StgValue>
</operation>

<operation id="203" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="24" op_0_bw="8">
<![CDATA[
hls_label_19:125  %zext_ln700_20 = zext i8 %trunc_ln214_19 to i24

]]></Node>
<StgValue><ssdm name="zext_ln700_20"/></StgValue>
</operation>

<operation id="204" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="24" op_0_bw="24" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_19:126  %tmp_381 = call i24 @_ssdm_op_PartSelect.i24.i768.i32.i32(i768 %buf_V_load, i32 480, i32 503)

]]></Node>
<StgValue><ssdm name="tmp_381"/></StgValue>
</operation>

<operation id="205" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_19:127  %add_ln700_20 = add i24 %tmp_381, %zext_ln700_20

]]></Node>
<StgValue><ssdm name="add_ln700_20"/></StgValue>
</operation>

<operation id="206" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="8" op_0_bw="8" op_1_bw="288" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_19:128  %trunc_ln214_20 = call i8 @_ssdm_op_PartSelect.i8.i288.i32.i32(i288 %input_V_load, i32 189, i32 196)

]]></Node>
<StgValue><ssdm name="trunc_ln214_20"/></StgValue>
</operation>

<operation id="207" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="24" op_0_bw="8">
<![CDATA[
hls_label_19:129  %zext_ln700_21 = zext i8 %trunc_ln214_20 to i24

]]></Node>
<StgValue><ssdm name="zext_ln700_21"/></StgValue>
</operation>

<operation id="208" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="24" op_0_bw="24" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_19:130  %tmp_382 = call i24 @_ssdm_op_PartSelect.i24.i768.i32.i32(i768 %buf_V_load, i32 504, i32 527)

]]></Node>
<StgValue><ssdm name="tmp_382"/></StgValue>
</operation>

<operation id="209" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_19:131  %add_ln700_21 = add i24 %tmp_382, %zext_ln700_21

]]></Node>
<StgValue><ssdm name="add_ln700_21"/></StgValue>
</operation>

<operation id="210" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="8" op_0_bw="8" op_1_bw="288" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_19:132  %trunc_ln214_21 = call i8 @_ssdm_op_PartSelect.i8.i288.i32.i32(i288 %input_V_load, i32 198, i32 205)

]]></Node>
<StgValue><ssdm name="trunc_ln214_21"/></StgValue>
</operation>

<operation id="211" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="24" op_0_bw="8">
<![CDATA[
hls_label_19:133  %zext_ln700_22 = zext i8 %trunc_ln214_21 to i24

]]></Node>
<StgValue><ssdm name="zext_ln700_22"/></StgValue>
</operation>

<operation id="212" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="24" op_0_bw="24" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_19:134  %tmp_383 = call i24 @_ssdm_op_PartSelect.i24.i768.i32.i32(i768 %buf_V_load, i32 528, i32 551)

]]></Node>
<StgValue><ssdm name="tmp_383"/></StgValue>
</operation>

<operation id="213" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_19:135  %add_ln700_22 = add i24 %tmp_383, %zext_ln700_22

]]></Node>
<StgValue><ssdm name="add_ln700_22"/></StgValue>
</operation>

<operation id="214" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="8" op_0_bw="8" op_1_bw="288" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_19:136  %trunc_ln214_22 = call i8 @_ssdm_op_PartSelect.i8.i288.i32.i32(i288 %input_V_load, i32 207, i32 214)

]]></Node>
<StgValue><ssdm name="trunc_ln214_22"/></StgValue>
</operation>

<operation id="215" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="24" op_0_bw="8">
<![CDATA[
hls_label_19:137  %zext_ln700_23 = zext i8 %trunc_ln214_22 to i24

]]></Node>
<StgValue><ssdm name="zext_ln700_23"/></StgValue>
</operation>

<operation id="216" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="24" op_0_bw="24" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_19:138  %tmp_384 = call i24 @_ssdm_op_PartSelect.i24.i768.i32.i32(i768 %buf_V_load, i32 552, i32 575)

]]></Node>
<StgValue><ssdm name="tmp_384"/></StgValue>
</operation>

<operation id="217" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_19:139  %add_ln700_23 = add i24 %tmp_384, %zext_ln700_23

]]></Node>
<StgValue><ssdm name="add_ln700_23"/></StgValue>
</operation>

<operation id="218" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="8" op_0_bw="8" op_1_bw="288" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_19:140  %trunc_ln214_23 = call i8 @_ssdm_op_PartSelect.i8.i288.i32.i32(i288 %input_V_load, i32 216, i32 223)

]]></Node>
<StgValue><ssdm name="trunc_ln214_23"/></StgValue>
</operation>

<operation id="219" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="24" op_0_bw="8">
<![CDATA[
hls_label_19:141  %zext_ln700_24 = zext i8 %trunc_ln214_23 to i24

]]></Node>
<StgValue><ssdm name="zext_ln700_24"/></StgValue>
</operation>

<operation id="220" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="24" op_0_bw="24" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_19:142  %tmp_385 = call i24 @_ssdm_op_PartSelect.i24.i768.i32.i32(i768 %buf_V_load, i32 576, i32 599)

]]></Node>
<StgValue><ssdm name="tmp_385"/></StgValue>
</operation>

<operation id="221" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_19:143  %add_ln700_24 = add i24 %tmp_385, %zext_ln700_24

]]></Node>
<StgValue><ssdm name="add_ln700_24"/></StgValue>
</operation>

<operation id="222" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="8" op_0_bw="8" op_1_bw="288" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_19:144  %trunc_ln214_24 = call i8 @_ssdm_op_PartSelect.i8.i288.i32.i32(i288 %input_V_load, i32 225, i32 232)

]]></Node>
<StgValue><ssdm name="trunc_ln214_24"/></StgValue>
</operation>

<operation id="223" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="24" op_0_bw="8">
<![CDATA[
hls_label_19:145  %zext_ln700_25 = zext i8 %trunc_ln214_24 to i24

]]></Node>
<StgValue><ssdm name="zext_ln700_25"/></StgValue>
</operation>

<operation id="224" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="24" op_0_bw="24" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_19:146  %tmp_386 = call i24 @_ssdm_op_PartSelect.i24.i768.i32.i32(i768 %buf_V_load, i32 600, i32 623)

]]></Node>
<StgValue><ssdm name="tmp_386"/></StgValue>
</operation>

<operation id="225" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_19:147  %add_ln700_25 = add i24 %tmp_386, %zext_ln700_25

]]></Node>
<StgValue><ssdm name="add_ln700_25"/></StgValue>
</operation>

<operation id="226" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="8" op_0_bw="8" op_1_bw="288" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_19:148  %trunc_ln214_25 = call i8 @_ssdm_op_PartSelect.i8.i288.i32.i32(i288 %input_V_load, i32 234, i32 241)

]]></Node>
<StgValue><ssdm name="trunc_ln214_25"/></StgValue>
</operation>

<operation id="227" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="24" op_0_bw="8">
<![CDATA[
hls_label_19:149  %zext_ln700_26 = zext i8 %trunc_ln214_25 to i24

]]></Node>
<StgValue><ssdm name="zext_ln700_26"/></StgValue>
</operation>

<operation id="228" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="24" op_0_bw="24" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_19:150  %tmp_387 = call i24 @_ssdm_op_PartSelect.i24.i768.i32.i32(i768 %buf_V_load, i32 624, i32 647)

]]></Node>
<StgValue><ssdm name="tmp_387"/></StgValue>
</operation>

<operation id="229" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_19:151  %add_ln700_26 = add i24 %tmp_387, %zext_ln700_26

]]></Node>
<StgValue><ssdm name="add_ln700_26"/></StgValue>
</operation>

<operation id="230" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="8" op_0_bw="8" op_1_bw="288" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_19:152  %trunc_ln214_26 = call i8 @_ssdm_op_PartSelect.i8.i288.i32.i32(i288 %input_V_load, i32 243, i32 250)

]]></Node>
<StgValue><ssdm name="trunc_ln214_26"/></StgValue>
</operation>

<operation id="231" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="24" op_0_bw="8">
<![CDATA[
hls_label_19:153  %zext_ln700_27 = zext i8 %trunc_ln214_26 to i24

]]></Node>
<StgValue><ssdm name="zext_ln700_27"/></StgValue>
</operation>

<operation id="232" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="24" op_0_bw="24" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_19:154  %tmp_388 = call i24 @_ssdm_op_PartSelect.i24.i768.i32.i32(i768 %buf_V_load, i32 648, i32 671)

]]></Node>
<StgValue><ssdm name="tmp_388"/></StgValue>
</operation>

<operation id="233" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_19:155  %add_ln700_27 = add i24 %tmp_388, %zext_ln700_27

]]></Node>
<StgValue><ssdm name="add_ln700_27"/></StgValue>
</operation>

<operation id="234" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="8" op_0_bw="8" op_1_bw="288" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_19:156  %trunc_ln214_27 = call i8 @_ssdm_op_PartSelect.i8.i288.i32.i32(i288 %input_V_load, i32 252, i32 259)

]]></Node>
<StgValue><ssdm name="trunc_ln214_27"/></StgValue>
</operation>

<operation id="235" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="24" op_0_bw="8">
<![CDATA[
hls_label_19:157  %zext_ln700_28 = zext i8 %trunc_ln214_27 to i24

]]></Node>
<StgValue><ssdm name="zext_ln700_28"/></StgValue>
</operation>

<operation id="236" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="24" op_0_bw="24" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_19:158  %tmp_389 = call i24 @_ssdm_op_PartSelect.i24.i768.i32.i32(i768 %buf_V_load, i32 672, i32 695)

]]></Node>
<StgValue><ssdm name="tmp_389"/></StgValue>
</operation>

<operation id="237" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_19:159  %add_ln700_28 = add i24 %tmp_389, %zext_ln700_28

]]></Node>
<StgValue><ssdm name="add_ln700_28"/></StgValue>
</operation>

<operation id="238" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="8" op_0_bw="8" op_1_bw="288" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_19:160  %trunc_ln214_28 = call i8 @_ssdm_op_PartSelect.i8.i288.i32.i32(i288 %input_V_load, i32 261, i32 268)

]]></Node>
<StgValue><ssdm name="trunc_ln214_28"/></StgValue>
</operation>

<operation id="239" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="24" op_0_bw="8">
<![CDATA[
hls_label_19:161  %zext_ln700_29 = zext i8 %trunc_ln214_28 to i24

]]></Node>
<StgValue><ssdm name="zext_ln700_29"/></StgValue>
</operation>

<operation id="240" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="24" op_0_bw="24" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_19:162  %tmp_390 = call i24 @_ssdm_op_PartSelect.i24.i768.i32.i32(i768 %buf_V_load, i32 696, i32 719)

]]></Node>
<StgValue><ssdm name="tmp_390"/></StgValue>
</operation>

<operation id="241" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_19:163  %add_ln700_29 = add i24 %tmp_390, %zext_ln700_29

]]></Node>
<StgValue><ssdm name="add_ln700_29"/></StgValue>
</operation>

<operation id="242" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="8" op_0_bw="8" op_1_bw="288" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_19:164  %trunc_ln214_29 = call i8 @_ssdm_op_PartSelect.i8.i288.i32.i32(i288 %input_V_load, i32 270, i32 277)

]]></Node>
<StgValue><ssdm name="trunc_ln214_29"/></StgValue>
</operation>

<operation id="243" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="24" op_0_bw="8">
<![CDATA[
hls_label_19:165  %zext_ln700_30 = zext i8 %trunc_ln214_29 to i24

]]></Node>
<StgValue><ssdm name="zext_ln700_30"/></StgValue>
</operation>

<operation id="244" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="24" op_0_bw="24" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_19:166  %tmp_391 = call i24 @_ssdm_op_PartSelect.i24.i768.i32.i32(i768 %buf_V_load, i32 720, i32 743)

]]></Node>
<StgValue><ssdm name="tmp_391"/></StgValue>
</operation>

<operation id="245" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_19:167  %add_ln700_30 = add i24 %tmp_391, %zext_ln700_30

]]></Node>
<StgValue><ssdm name="add_ln700_30"/></StgValue>
</operation>

<operation id="246" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="8" op_0_bw="8" op_1_bw="288" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_19:168  %trunc_ln214_30 = call i8 @_ssdm_op_PartSelect.i8.i288.i32.i32(i288 %input_V_load, i32 279, i32 286)

]]></Node>
<StgValue><ssdm name="trunc_ln214_30"/></StgValue>
</operation>

<operation id="247" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="24" op_0_bw="8">
<![CDATA[
hls_label_19:169  %zext_ln700_31 = zext i8 %trunc_ln214_30 to i24

]]></Node>
<StgValue><ssdm name="zext_ln700_31"/></StgValue>
</operation>

<operation id="248" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="24" op_0_bw="24" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_19:170  %tmp_392 = call i24 @_ssdm_op_PartSelect.i24.i768.i32.i32(i768 %buf_V_load, i32 744, i32 767)

]]></Node>
<StgValue><ssdm name="tmp_392"/></StgValue>
</operation>

<operation id="249" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_19:171  %add_ln700_31 = add i24 %tmp_392, %zext_ln700_31

]]></Node>
<StgValue><ssdm name="add_ln700_31"/></StgValue>
</operation>

<operation id="250" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="768" op_0_bw="768" op_1_bw="24" op_2_bw="24" op_3_bw="24" op_4_bw="24" op_5_bw="24" op_6_bw="24" op_7_bw="24" op_8_bw="24" op_9_bw="24" op_10_bw="24" op_11_bw="24" op_12_bw="24" op_13_bw="24" op_14_bw="24" op_15_bw="24" op_16_bw="24" op_17_bw="24" op_18_bw="24" op_19_bw="24" op_20_bw="24" op_21_bw="24" op_22_bw="24" op_23_bw="24" op_24_bw="24" op_25_bw="24" op_26_bw="24" op_27_bw="24" op_28_bw="24" op_29_bw="24" op_30_bw="24" op_31_bw="24" op_32_bw="24">
<![CDATA[
hls_label_19:172  %tmp_393 = call i768 @_ssdm_op_BitConcatenate.i768.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24(i24 %add_ln700_31, i24 %add_ln700_30, i24 %add_ln700_29, i24 %add_ln700_28, i24 %add_ln700_27, i24 %add_ln700_26, i24 %add_ln700_25, i24 %add_ln700_24, i24 %add_ln700_23, i24 %add_ln700_22, i24 %add_ln700_21, i24 %add_ln700_20, i24 %add_ln700_19, i24 %add_ln700_18, i24 %add_ln700_17, i24 %add_ln700_16, i24 %add_ln700_15, i24 %add_ln700_14, i24 %add_ln700_13, i24 %add_ln700_12, i24 %add_ln700_11, i24 %add_ln700_10, i24 %add_ln700_9, i24 %add_ln700_8, i24 %add_ln700_7, i24 %add_ln700_6, i24 %add_ln700_5, i24 %add_ln700_4, i24 %add_ln700_3, i24 %add_ln700_2, i24 %add_ln700_1, i24 %add_ln700)

]]></Node>
<StgValue><ssdm name="tmp_393"/></StgValue>
</operation>

<operation id="251" st_id="5" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="768" op_1_bw="6" op_2_bw="768">
<![CDATA[
hls_label_19:173  store i768 %tmp_393, i768* %buf_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="store_ln247"/></StgValue>
</operation>

<operation id="252" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_19:174  %empty_85 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str26, i32 %tmp_360)

]]></Node>
<StgValue><ssdm name="empty_85"/></StgValue>
</operation>

<operation id="253" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_19:175  %to = add i7 1, %select_ln247_2

]]></Node>
<StgValue><ssdm name="to"/></StgValue>
</operation>

<operation id="254" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0">
<![CDATA[
hls_label_19:178  br label %.preheader27

]]></Node>
<StgValue><ssdm name="br_ln243"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="255" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln253"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="256" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
.preheader:0  %indvar_flatten25 = phi i12 [ %add_ln253, %hls_label_21 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten25"/></StgValue>
</operation>

<operation id="257" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader:1  %so_0 = phi i7 [ %select_ln253_1, %hls_label_21 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="so_0"/></StgValue>
</operation>

<operation id="258" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader:2  %soo_0 = phi i6 [ %soo, %hls_label_21 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="soo_0"/></StgValue>
</operation>

<operation id="259" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:3  %icmp_ln253 = icmp eq i12 %indvar_flatten25, -2048

]]></Node>
<StgValue><ssdm name="icmp_ln253"/></StgValue>
</operation>

<operation id="260" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:4  %add_ln253 = add i12 %indvar_flatten25, 1

]]></Node>
<StgValue><ssdm name="add_ln253"/></StgValue>
</operation>

<operation id="261" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5  br i1 %icmp_ln253, label %2, label %hls_label_21

]]></Node>
<StgValue><ssdm name="br_ln253"/></StgValue>
</operation>

<operation id="262" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_21:1  %icmp_ln254 = icmp eq i6 %soo_0, -32

]]></Node>
<StgValue><ssdm name="icmp_ln254"/></StgValue>
</operation>

<operation id="263" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_21:2  %select_ln253 = select i1 %icmp_ln254, i6 0, i6 %soo_0

]]></Node>
<StgValue><ssdm name="select_ln253"/></StgValue>
</operation>

<operation id="264" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_21:3  %add_ln253_1 = add i7 1, %so_0

]]></Node>
<StgValue><ssdm name="add_ln253_1"/></StgValue>
</operation>

<operation id="265" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_21:4  %select_ln253_1 = select i1 %icmp_ln254, i7 %add_ln253_1, i7 %so_0

]]></Node>
<StgValue><ssdm name="select_ln253_1"/></StgValue>
</operation>

<operation id="266" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="6" op_0_bw="7">
<![CDATA[
hls_label_21:5  %trunc_ln253 = trunc i7 %select_ln253_1 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln253"/></StgValue>
</operation>

<operation id="267" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
hls_label_21:6  %shl_ln256_mid2 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %trunc_ln253, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln256_mid2"/></StgValue>
</operation>

<operation id="268" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="64" op_0_bw="7">
<![CDATA[
hls_label_21:7  %zext_ln253 = zext i7 %select_ln253_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln253"/></StgValue>
</operation>

<operation id="269" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="6" op_0_bw="768" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_21:8  %buf_V_addr_2 = getelementptr [64 x i768]* %buf_V, i64 0, i64 %zext_ln253

]]></Node>
<StgValue><ssdm name="buf_V_addr_2"/></StgValue>
</operation>

<operation id="270" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="768" op_0_bw="6">
<![CDATA[
hls_label_21:9  %buf_V_load_1 = load i768* %buf_V_addr_2, align 8

]]></Node>
<StgValue><ssdm name="buf_V_load_1"/></StgValue>
</operation>

<operation id="271" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="11" op_0_bw="6">
<![CDATA[
hls_label_21:13  %zext_ln544 = zext i6 %select_ln253 to i11

]]></Node>
<StgValue><ssdm name="zext_ln544"/></StgValue>
</operation>

<operation id="272" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="5" op_0_bw="6">
<![CDATA[
hls_label_21:14  %empty_86 = trunc i6 %select_ln253 to i5

]]></Node>
<StgValue><ssdm name="empty_86"/></StgValue>
</operation>

<operation id="273" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_21:87  %add_ln321 = add i11 %shl_ln256_mid2, %zext_ln544

]]></Node>
<StgValue><ssdm name="add_ln321"/></StgValue>
</operation>

<operation id="274" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="4" op_0_bw="4" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:88  %lshr_ln = call i4 @_ssdm_op_PartSelect.i4.i11.i32.i32(i11 %add_ln321, i32 7, i32 10)

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="275" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_21:119  %soo = add i6 1, %select_ln253

]]></Node>
<StgValue><ssdm name="soo"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="276" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="768" op_0_bw="6">
<![CDATA[
hls_label_21:9  %buf_V_load_1 = load i768* %buf_V_addr_2, align 8

]]></Node>
<StgValue><ssdm name="buf_V_load_1"/></StgValue>
</operation>

<operation id="277" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_21:10  %shl_ln253 = shl i7 %select_ln253_1, 5

]]></Node>
<StgValue><ssdm name="shl_ln253"/></StgValue>
</operation>

<operation id="278" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_21:15  %p_shl = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %empty_86, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="279" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
hls_label_21:16  %p_shl2 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %empty_86, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl2"/></StgValue>
</operation>

<operation id="280" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="10" op_0_bw="8">
<![CDATA[
hls_label_21:17  %zext_ln544_1 = zext i8 %p_shl2 to i10

]]></Node>
<StgValue><ssdm name="zext_ln544_1"/></StgValue>
</operation>

<operation id="281" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_21:18  %sub_ln544 = sub i10 %p_shl, %zext_ln544_1

]]></Node>
<StgValue><ssdm name="sub_ln544"/></StgValue>
</operation>

<operation id="282" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="768" op_0_bw="10">
<![CDATA[
hls_label_21:19  %zext_ln544_2 = zext i10 %sub_ln544 to i768

]]></Node>
<StgValue><ssdm name="zext_ln544_2"/></StgValue>
</operation>

<operation id="283" st_id="8" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
hls_label_21:20  %lshr_ln544 = lshr i768 %buf_V_load_1, %zext_ln544_2

]]></Node>
<StgValue><ssdm name="lshr_ln544"/></StgValue>
</operation>

<operation id="284" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="24" op_0_bw="768">
<![CDATA[
hls_label_21:21  %trunc_ln544 = trunc i768 %lshr_ln544 to i24

]]></Node>
<StgValue><ssdm name="trunc_ln544"/></StgValue>
</operation>

<operation id="285" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="24">
<![CDATA[
hls_label_21:22  %sext_ln1429 = sext i24 %trunc_ln544 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1429"/></StgValue>
</operation>

<operation id="286" st_id="8" stage="4" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="32">
<![CDATA[
hls_label_21:23  %tmp = sitofp i32 %sext_ln1429 to double

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="287" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="7" op_0_bw="6">
<![CDATA[
hls_label_21:91  %zext_ln321_2 = zext i6 %select_ln253 to i7

]]></Node>
<StgValue><ssdm name="zext_ln321_2"/></StgValue>
</operation>

<operation id="288" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_21:92  %add_ln321_1 = add i7 %shl_ln253, %zext_ln321_2

]]></Node>
<StgValue><ssdm name="add_ln321_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="289" st_id="9" stage="3" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="32">
<![CDATA[
hls_label_21:23  %tmp = sitofp i32 %sext_ln1429 to double

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="290" st_id="10" stage="2" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="32">
<![CDATA[
hls_label_21:23  %tmp = sitofp i32 %sext_ln1429 to double

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="291" st_id="11" stage="1" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="32">
<![CDATA[
hls_label_21:23  %tmp = sitofp i32 %sext_ln1429 to double

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="292" st_id="12" stage="17" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_21:24  %tmp_s = fdiv double %tmp, 4.900000e+01

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="293" st_id="13" stage="16" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_21:24  %tmp_s = fdiv double %tmp, 4.900000e+01

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="294" st_id="14" stage="15" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_21:24  %tmp_s = fdiv double %tmp, 4.900000e+01

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="295" st_id="15" stage="14" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_21:24  %tmp_s = fdiv double %tmp, 4.900000e+01

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="296" st_id="16" stage="13" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_21:24  %tmp_s = fdiv double %tmp, 4.900000e+01

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="297" st_id="17" stage="12" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_21:24  %tmp_s = fdiv double %tmp, 4.900000e+01

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="298" st_id="18" stage="11" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_21:24  %tmp_s = fdiv double %tmp, 4.900000e+01

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="299" st_id="19" stage="10" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_21:24  %tmp_s = fdiv double %tmp, 4.900000e+01

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="300" st_id="20" stage="9" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_21:24  %tmp_s = fdiv double %tmp, 4.900000e+01

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="301" st_id="21" stage="8" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_21:24  %tmp_s = fdiv double %tmp, 4.900000e+01

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="302" st_id="22" stage="7" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_21:24  %tmp_s = fdiv double %tmp, 4.900000e+01

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="303" st_id="23" stage="6" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_21:24  %tmp_s = fdiv double %tmp, 4.900000e+01

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="304" st_id="24" stage="5" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_21:24  %tmp_s = fdiv double %tmp, 4.900000e+01

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="305" st_id="25" stage="4" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_21:24  %tmp_s = fdiv double %tmp, 4.900000e+01

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="306" st_id="26" stage="3" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_21:24  %tmp_s = fdiv double %tmp, 4.900000e+01

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="307" st_id="27" stage="2" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_21:24  %tmp_s = fdiv double %tmp, 4.900000e+01

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="308" st_id="28" stage="1" lat="17">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_21:24  %tmp_s = fdiv double %tmp, 4.900000e+01

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="309" st_id="29" stage="2" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="64">
<![CDATA[
hls_label_21:25  %x_assign = fptrunc double %tmp_s to float

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="310" st_id="30" stage="1" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="64">
<![CDATA[
hls_label_21:25  %x_assign = fptrunc double %tmp_s to float

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="311" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32">
<![CDATA[
hls_label_21:26  %t_V_3 = bitcast float %x_assign to i32

]]></Node>
<StgValue><ssdm name="t_V_3"/></StgValue>
</operation>

<operation id="312" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:28  %tmp_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %t_V_3, i32 23, i32 30) nounwind

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="313" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_21:29  %icmp_ln849 = icmp ult i8 %tmp_V, 126

]]></Node>
<StgValue><ssdm name="icmp_ln849"/></StgValue>
</operation>

<operation id="314" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_21:31  %icmp_ln849_2 = icmp ugt i8 %tmp_V, -106

]]></Node>
<StgValue><ssdm name="icmp_ln849_2"/></StgValue>
</operation>

<operation id="315" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:32  %index_V = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %t_V_3, i32 23, i32 27) nounwind

]]></Node>
<StgValue><ssdm name="index_V"/></StgValue>
</operation>

<operation id="316" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="64" op_0_bw="5">
<![CDATA[
hls_label_21:33  %zext_ln498 = zext i5 %index_V to i64

]]></Node>
<StgValue><ssdm name="zext_ln498"/></StgValue>
</operation>

<operation id="317" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="5" op_0_bw="23" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_21:34  %mask_table1_addr = getelementptr [32 x i23]* @mask_table1, i64 0, i64 %zext_ln498

]]></Node>
<StgValue><ssdm name="mask_table1_addr"/></StgValue>
</operation>

<operation id="318" st_id="30" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="23" op_0_bw="5">
<![CDATA[
hls_label_21:35  %mask = load i23* %mask_table1_addr, align 4

]]></Node>
<StgValue><ssdm name="mask"/></StgValue>
</operation>

<operation id="319" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="5" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_21:36  %one_half_table2_addr = getelementptr [32 x i24]* @one_half_table2, i64 0, i64 %zext_ln498

]]></Node>
<StgValue><ssdm name="one_half_table2_addr"/></StgValue>
</operation>

<operation id="320" st_id="30" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="24" op_0_bw="5">
<![CDATA[
hls_label_21:37  %one_half = load i24* %one_half_table2_addr, align 4

]]></Node>
<StgValue><ssdm name="one_half"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="321" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
<literal name="icmp_ln849" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_21:27  %p_Result_27 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %t_V_3, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_27"/></StgValue>
</operation>

<operation id="322" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
<literal name="icmp_ln849" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="31">
<![CDATA[
hls_label_21:30  %p_Result_28 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 %p_Result_27, i31 0)

]]></Node>
<StgValue><ssdm name="p_Result_28"/></StgValue>
</operation>

<operation id="323" st_id="31" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="23" op_0_bw="5">
<![CDATA[
hls_label_21:35  %mask = load i23* %mask_table1_addr, align 4

]]></Node>
<StgValue><ssdm name="mask"/></StgValue>
</operation>

<operation id="324" st_id="31" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="24" op_0_bw="5">
<![CDATA[
hls_label_21:37  %one_half = load i24* %one_half_table2_addr, align 4

]]></Node>
<StgValue><ssdm name="one_half"/></StgValue>
</operation>

<operation id="325" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
<literal name="icmp_ln849" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="24">
<![CDATA[
hls_label_21:38  %zext_ln209 = zext i24 %one_half to i32

]]></Node>
<StgValue><ssdm name="zext_ln209"/></StgValue>
</operation>

<operation id="326" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
<literal name="icmp_ln849" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_21:39  %p_Val2_s = add i32 %t_V_3, %zext_ln209

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="327" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
<literal name="icmp_ln849" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="23" op_0_bw="32">
<![CDATA[
hls_label_21:40  %tmp_V_2 = trunc i32 %p_Val2_s to i23

]]></Node>
<StgValue><ssdm name="tmp_V_2"/></StgValue>
</operation>

<operation id="328" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
<literal name="icmp_ln849" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
hls_label_21:41  %xor_ln1309 = xor i23 %mask, -1

]]></Node>
<StgValue><ssdm name="xor_ln1309"/></StgValue>
</operation>

<operation id="329" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
<literal name="icmp_ln849" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
hls_label_21:42  %xs_sig_V = and i23 %tmp_V_2, %xor_ln1309

]]></Node>
<StgValue><ssdm name="xs_sig_V"/></StgValue>
</operation>

<operation id="330" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
<literal name="icmp_ln849" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="9" op_0_bw="9" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:43  %tmp_1385 = call i9 @_ssdm_op_PartSelect.i9.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_1385"/></StgValue>
</operation>

<operation id="331" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
<literal name="icmp_ln849" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="9" op_2_bw="23">
<![CDATA[
hls_label_21:44  %p_Result_29 = call i32 @_ssdm_op_BitConcatenate.i32.i9.i23(i9 %tmp_1385, i23 %xs_sig_V)

]]></Node>
<StgValue><ssdm name="p_Result_29"/></StgValue>
</operation>

<operation id="332" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_21:45  %select_ln849 = select i1 %icmp_ln849, i32 %p_Result_28, i32 %p_Result_29

]]></Node>
<StgValue><ssdm name="select_ln849"/></StgValue>
</operation>

<operation id="333" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32">
<![CDATA[
hls_label_21:46  %bitcast_ln849 = bitcast i32 %select_ln849 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln849"/></StgValue>
</operation>

<operation id="334" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:47  %xor_ln849 = xor i1 %icmp_ln849, true

]]></Node>
<StgValue><ssdm name="xor_ln849"/></StgValue>
</operation>

<operation id="335" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:48  %and_ln849 = and i1 %icmp_ln849_2, %xor_ln849

]]></Node>
<StgValue><ssdm name="and_ln849"/></StgValue>
</operation>

<operation id="336" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_21:49  %select_ln849_2 = select i1 %and_ln849, float %x_assign, float %bitcast_ln849

]]></Node>
<StgValue><ssdm name="select_ln849_2"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="337" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
hls_label_21:0  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="338" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_21:11  %tmp_358 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str28)

]]></Node>
<StgValue><ssdm name="tmp_358"/></StgValue>
</operation>

<operation id="339" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_21:12  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln255"/></StgValue>
</operation>

<operation id="340" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32">
<![CDATA[
hls_label_21:50  %reg_V = bitcast float %select_ln849_2 to i32

]]></Node>
<StgValue><ssdm name="reg_V"/></StgValue>
</operation>

<operation id="341" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="31" op_0_bw="32">
<![CDATA[
hls_label_21:51  %trunc_ln262 = trunc i32 %reg_V to i31

]]></Node>
<StgValue><ssdm name="trunc_ln262"/></StgValue>
</operation>

<operation id="342" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_21:52  %p_Result_30 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %reg_V, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_30"/></StgValue>
</operation>

<operation id="343" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:53  %p_Result_s = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %reg_V, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="344" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="9" op_0_bw="8">
<![CDATA[
hls_label_21:54  %exp_V = zext i8 %p_Result_s to i9

]]></Node>
<StgValue><ssdm name="exp_V"/></StgValue>
</operation>

<operation id="345" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="23" op_0_bw="32">
<![CDATA[
hls_label_21:55  %trunc_ln270 = trunc i32 %reg_V to i23

]]></Node>
<StgValue><ssdm name="trunc_ln270"/></StgValue>
</operation>

<operation id="346" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="8" op_0_bw="32">
<![CDATA[
hls_label_21:56  %trunc_ln283 = trunc i32 %reg_V to i8

]]></Node>
<StgValue><ssdm name="trunc_ln283"/></StgValue>
</operation>

<operation id="347" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="24" op_0_bw="24" op_1_bw="1" op_2_bw="23">
<![CDATA[
hls_label_21:57  %tmp_394 = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %trunc_ln270)

]]></Node>
<StgValue><ssdm name="tmp_394"/></StgValue>
</operation>

<operation id="348" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
hls_label_21:58  %icmp_ln278 = icmp eq i31 %trunc_ln262, 0

]]></Node>
<StgValue><ssdm name="icmp_ln278"/></StgValue>
</operation>

<operation id="349" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_21:59  %sh_amt = sub i9 150, %exp_V

]]></Node>
<StgValue><ssdm name="sh_amt"/></StgValue>
</operation>

<operation id="350" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="24" op_0_bw="9">
<![CDATA[
hls_label_21:60  %sext_ln281 = sext i9 %sh_amt to i24

]]></Node>
<StgValue><ssdm name="sext_ln281"/></StgValue>
</operation>

<operation id="351" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_21:61  %icmp_ln282 = icmp eq i8 %p_Result_s, -106

]]></Node>
<StgValue><ssdm name="icmp_ln282"/></StgValue>
</operation>

<operation id="352" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_21:62  %icmp_ln284 = icmp sgt i9 %sh_amt, 0

]]></Node>
<StgValue><ssdm name="icmp_ln284"/></StgValue>
</operation>

<operation id="353" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_21:63  %icmp_ln285 = icmp slt i9 %sh_amt, 25

]]></Node>
<StgValue><ssdm name="icmp_ln285"/></StgValue>
</operation>

<operation id="354" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="8" op_0_bw="9">
<![CDATA[
hls_label_21:64  %trunc_ln294 = trunc i9 %sh_amt to i8

]]></Node>
<StgValue><ssdm name="trunc_ln294"/></StgValue>
</operation>

<operation id="355" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_21:65  %sub_ln294 = sub i8 0, %trunc_ln294

]]></Node>
<StgValue><ssdm name="sub_ln294"/></StgValue>
</operation>

<operation id="356" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:66  %tmp_556 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %sub_ln294, i32 3, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_556"/></StgValue>
</operation>

<operation id="357" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_21:67  %icmp_ln295 = icmp slt i5 %tmp_556, 1

]]></Node>
<StgValue><ssdm name="icmp_ln295"/></StgValue>
</operation>

<operation id="358" st_id="32" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_21:68  %shl_ln297 = shl i8 %trunc_ln283, %sub_ln294

]]></Node>
<StgValue><ssdm name="shl_ln297"/></StgValue>
</operation>

<operation id="359" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_21:69  %select_ln295 = select i1 %icmp_ln295, i8 %shl_ln297, i8 0

]]></Node>
<StgValue><ssdm name="select_ln295"/></StgValue>
</operation>

<operation id="360" st_id="32" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
hls_label_21:70  %lshr_ln286 = lshr i24 %tmp_394, %sext_ln281

]]></Node>
<StgValue><ssdm name="lshr_ln286"/></StgValue>
</operation>

<operation id="361" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="8" op_0_bw="24">
<![CDATA[
hls_label_21:71  %trunc_ln286 = trunc i24 %lshr_ln286 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln286"/></StgValue>
</operation>

<operation id="362" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_21:72  %tmp_557 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %reg_V, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_557"/></StgValue>
</operation>

<operation id="363" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_21:73  %select_ln288 = select i1 %tmp_557, i8 -1, i8 0

]]></Node>
<StgValue><ssdm name="select_ln288"/></StgValue>
</operation>

<operation id="364" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:74  %or_ln282 = or i1 %icmp_ln278, %icmp_ln282

]]></Node>
<StgValue><ssdm name="or_ln282"/></StgValue>
</operation>

<operation id="365" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:75  %xor_ln282 = xor i1 %or_ln282, true

]]></Node>
<StgValue><ssdm name="xor_ln282"/></StgValue>
</operation>

<operation id="366" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:76  %and_ln285 = and i1 %icmp_ln285, %xor_ln282

]]></Node>
<StgValue><ssdm name="and_ln285"/></StgValue>
</operation>

<operation id="367" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:77  %and_ln285_128 = and i1 %and_ln285, %icmp_ln284

]]></Node>
<StgValue><ssdm name="and_ln285_128"/></StgValue>
</operation>

<operation id="368" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_21:78  %select_ln285 = select i1 %and_ln285_128, i8 %trunc_ln286, i8 %select_ln288

]]></Node>
<StgValue><ssdm name="select_ln285"/></StgValue>
</operation>

<operation id="369" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_21:79  %select_ln278 = select i1 %icmp_ln278, i8 0, i8 %select_ln285

]]></Node>
<StgValue><ssdm name="select_ln278"/></StgValue>
</operation>

<operation id="370" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:80  %xor_ln278 = xor i1 %icmp_ln278, true

]]></Node>
<StgValue><ssdm name="xor_ln278"/></StgValue>
</operation>

<operation id="371" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:81  %and_ln282 = and i1 %icmp_ln282, %xor_ln278

]]></Node>
<StgValue><ssdm name="and_ln282"/></StgValue>
</operation>

<operation id="372" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_21:82  %select_ln282 = select i1 %and_ln282, i8 %trunc_ln283, i8 %select_ln278

]]></Node>
<StgValue><ssdm name="select_ln282"/></StgValue>
</operation>

<operation id="373" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_21:83  %or_ln284 = or i1 %or_ln282, %icmp_ln284

]]></Node>
<StgValue><ssdm name="or_ln284"/></StgValue>
</operation>

<operation id="374" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_21:84  %select_ln284 = select i1 %or_ln284, i8 %select_ln282, i8 %select_ln295

]]></Node>
<StgValue><ssdm name="select_ln284"/></StgValue>
</operation>

<operation id="375" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_21:85  %sub_ln461 = sub i8 0, %select_ln284

]]></Node>
<StgValue><ssdm name="sub_ln461"/></StgValue>
</operation>

<operation id="376" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_21:86  %select_ln303 = select i1 %p_Result_30, i8 %sub_ln461, i8 %select_ln284

]]></Node>
<StgValue><ssdm name="select_ln303"/></StgValue>
</operation>

<operation id="377" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="64" op_0_bw="4">
<![CDATA[
hls_label_21:89  %zext_ln321 = zext i4 %lshr_ln to i64

]]></Node>
<StgValue><ssdm name="zext_ln321"/></StgValue>
</operation>

<operation id="378" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="4" op_0_bw="1024" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_21:90  %output_V_addr = getelementptr [16 x i1024]* %output_V, i64 0, i64 %zext_ln321

]]></Node>
<StgValue><ssdm name="output_V_addr"/></StgValue>
</operation>

<operation id="379" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
hls_label_21:93  %shl_ln5 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %add_ln321_1, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln5"/></StgValue>
</operation>

<operation id="380" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_21:94  %empty_87 = or i10 %shl_ln5, 7

]]></Node>
<StgValue><ssdm name="empty_87"/></StgValue>
</operation>

<operation id="381" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_21:95  %icmp_ln321 = icmp ugt i10 %shl_ln5, %empty_87

]]></Node>
<StgValue><ssdm name="icmp_ln321"/></StgValue>
</operation>

<operation id="382" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="11" op_0_bw="10">
<![CDATA[
hls_label_21:96  %zext_ln321_3 = zext i10 %shl_ln5 to i11

]]></Node>
<StgValue><ssdm name="zext_ln321_3"/></StgValue>
</operation>

<operation id="383" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="11" op_0_bw="10">
<![CDATA[
hls_label_21:97  %zext_ln321_4 = zext i10 %empty_87 to i11

]]></Node>
<StgValue><ssdm name="zext_ln321_4"/></StgValue>
</operation>

<operation id="384" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="1024" op_0_bw="8">
<![CDATA[
hls_label_21:98  %zext_ln321_5 = zext i8 %select_ln303 to i1024

]]></Node>
<StgValue><ssdm name="zext_ln321_5"/></StgValue>
</operation>

<operation id="385" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_21:99  %xor_ln321 = xor i11 %zext_ln321_3, 1023

]]></Node>
<StgValue><ssdm name="xor_ln321"/></StgValue>
</operation>

<operation id="386" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
hls_label_21:100  %select_ln321 = select i1 %icmp_ln321, i11 %zext_ln321_3, i11 %zext_ln321_4

]]></Node>
<StgValue><ssdm name="select_ln321"/></StgValue>
</operation>

<operation id="387" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
hls_label_21:101  %select_ln321_1 = select i1 %icmp_ln321, i11 %zext_ln321_4, i11 %zext_ln321_3

]]></Node>
<StgValue><ssdm name="select_ln321_1"/></StgValue>
</operation>

<operation id="388" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
hls_label_21:102  %select_ln321_2 = select i1 %icmp_ln321, i11 %xor_ln321, i11 %zext_ln321_3

]]></Node>
<StgValue><ssdm name="select_ln321_2"/></StgValue>
</operation>

<operation id="389" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_21:103  %xor_ln321_1 = xor i11 %select_ln321, 1023

]]></Node>
<StgValue><ssdm name="xor_ln321_1"/></StgValue>
</operation>

<operation id="390" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="1024" op_0_bw="11">
<![CDATA[
hls_label_21:104  %zext_ln321_6 = zext i11 %select_ln321_2 to i1024

]]></Node>
<StgValue><ssdm name="zext_ln321_6"/></StgValue>
</operation>

<operation id="391" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="1024" op_0_bw="11">
<![CDATA[
hls_label_21:105  %zext_ln321_7 = zext i11 %select_ln321_1 to i1024

]]></Node>
<StgValue><ssdm name="zext_ln321_7"/></StgValue>
</operation>

<operation id="392" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="1024" op_0_bw="11">
<![CDATA[
hls_label_21:106  %zext_ln321_8 = zext i11 %xor_ln321_1 to i1024

]]></Node>
<StgValue><ssdm name="zext_ln321_8"/></StgValue>
</operation>

<operation id="393" st_id="32" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
hls_label_21:107  %shl_ln321 = shl i1024 %zext_ln321_5, %zext_ln321_6

]]></Node>
<StgValue><ssdm name="shl_ln321"/></StgValue>
</operation>

<operation id="394" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="1024" op_0_bw="1024" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_21:108  %tmp_558 = call i1024 @llvm.part.select.i1024(i1024 %shl_ln321, i32 1023, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_558"/></StgValue>
</operation>

<operation id="395" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="1024" op_0_bw="1" op_1_bw="1024" op_2_bw="1024">
<![CDATA[
hls_label_21:109  %select_ln321_3 = select i1 %icmp_ln321, i1024 %tmp_558, i1024 %shl_ln321

]]></Node>
<StgValue><ssdm name="select_ln321_3"/></StgValue>
</operation>

<operation id="396" st_id="32" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
hls_label_21:110  %shl_ln321_1 = shl i1024 -1, %zext_ln321_7

]]></Node>
<StgValue><ssdm name="shl_ln321_1"/></StgValue>
</operation>

<operation id="397" st_id="32" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
hls_label_21:111  %lshr_ln321 = lshr i1024 -1, %zext_ln321_8

]]></Node>
<StgValue><ssdm name="lshr_ln321"/></StgValue>
</operation>

<operation id="398" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
hls_label_21:112  %and_ln321 = and i1024 %shl_ln321_1, %lshr_ln321

]]></Node>
<StgValue><ssdm name="and_ln321"/></StgValue>
</operation>

<operation id="399" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
hls_label_21:113  %and_ln321_1 = and i1024 %select_ln321_3, %and_ln321

]]></Node>
<StgValue><ssdm name="and_ln321_1"/></StgValue>
</operation>

<operation id="400" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="0" op_1_bw="1024">
<![CDATA[
hls_label_21:114  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([16 x i1024]* %output_V)

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln256"/></StgValue>
</operation>

<operation id="401" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="128" op_0_bw="7">
<![CDATA[
hls_label_21:115  %zext_ln321_9 = zext i7 %add_ln321_1 to i128

]]></Node>
<StgValue><ssdm name="zext_ln321_9"/></StgValue>
</operation>

<operation id="402" st_id="32" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
hls_label_21:116  %shl_ln321_2 = shl i128 1, %zext_ln321_9

]]></Node>
<StgValue><ssdm name="shl_ln321_2"/></StgValue>
</operation>

<operation id="403" st_id="32" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="1024" op_3_bw="128">
<![CDATA[
hls_label_21:117  call void @_ssdm_op_Write.bram.i1024(i1024* %output_V_addr, i1024 %and_ln321_1, i128 %shl_ln321_2)

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="404" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_21:118  %empty_88 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str28, i32 %tmp_358)

]]></Node>
<StgValue><ssdm name="empty_88"/></StgValue>
</operation>

<operation id="405" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="0">
<![CDATA[
hls_label_21:120  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln254"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="406" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln260"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
