test_ROM.v,verilog,xil_defaultlib,../../../../ALU_stu_18.srcs/sources_1/ip/test_ROM/sim/test_ROM.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
