INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yanha/Desktop/Vivado project/project_1_3_mux4x1_verilogHDL/project_1_3_mux4x1_verilogHDL.srcs/sources_1/new/mux4x1_verilogHDL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x1_verilogHDL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yanha/Desktop/Vivado project/project_1_3_mux4x1_verilogHDL/project_1_3_mux4x1_verilogHDL.srcs/sim_1/new/mux4x1_verilogHDL_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x1_verilogHDL_sim
