\doxysection{Parametric\+Dram\+Directory\+MSI\+::Cache\+Parameters Class Reference}
\label{classParametricDramDirectoryMSI_1_1CacheParameters}\index{ParametricDramDirectoryMSI::CacheParameters@{ParametricDramDirectoryMSI::CacheParameters}}


{\ttfamily \#include $<$cache\+\_\+cntlr.\+h$>$}



Collaboration diagram for Parametric\+Dram\+Directory\+MSI\+::Cache\+Parameters\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=345pt]{classParametricDramDirectoryMSI_1_1CacheParameters__coll__graph}
\end{center}
\end{figure}
\doxysubsubsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
\textbf{ Cache\+Parameters} ()
\item 
\textbf{ Cache\+Parameters} (String \+\_\+config\+Name, \textbf{ UInt32} \+\_\+size, \textbf{ UInt32} \+\_\+associativity, \textbf{ UInt32} block\+\_\+size, String \+\_\+hash\+\_\+function, String \+\_\+replacement\+\_\+policy, bool \+\_\+perfect, bool \+\_\+coherent, const \textbf{ Component\+Latency} \&\+\_\+data\+\_\+access\+\_\+time, const \textbf{ Component\+Latency} \&\+\_\+tags\+\_\+access\+\_\+time, const \textbf{ Component\+Latency} \&\+\_\+writeback\+\_\+time, const \textbf{ Component\+Bandwidth\+Per\+Cycle} \&\+\_\+next\+\_\+level\+\_\+read\+\_\+bandwidth, String \+\_\+perf\+\_\+model\+\_\+type, bool \+\_\+writethrough, \textbf{ UInt32} \+\_\+shared\+\_\+cores, String \+\_\+prefetcher, \textbf{ UInt32} \+\_\+outstanding\+\_\+misses)
\end{DoxyCompactItemize}
\doxysubsubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
String \textbf{ config\+Name}
\item 
\textbf{ UInt32} \textbf{ size}
\item 
\textbf{ UInt32} \textbf{ num\+\_\+sets}
\item 
\textbf{ UInt32} \textbf{ associativity}
\item 
String \textbf{ hash\+\_\+function}
\item 
String \textbf{ replacement\+\_\+policy}
\item 
bool \textbf{ perfect}
\item 
bool \textbf{ coherent}
\item 
\textbf{ Component\+Latency} \textbf{ data\+\_\+access\+\_\+time}
\item 
\textbf{ Component\+Latency} \textbf{ tags\+\_\+access\+\_\+time}
\item 
\textbf{ Component\+Latency} \textbf{ writeback\+\_\+time}
\item 
\textbf{ Component\+Bandwidth\+Per\+Cycle} \textbf{ next\+\_\+level\+\_\+read\+\_\+bandwidth}
\item 
String \textbf{ perf\+\_\+model\+\_\+type}
\item 
bool \textbf{ writethrough}
\item 
\textbf{ UInt32} \textbf{ shared\+\_\+cores}
\item 
String \textbf{ prefetcher}
\item 
\textbf{ UInt32} \textbf{ outstanding\+\_\+misses}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


Definition at line \textbf{ 75} of file \textbf{ cache\+\_\+cntlr.\+h}.



\doxysubsection{Constructor \& Destructor Documentation}
\index{ParametricDramDirectoryMSI::CacheParameters@{ParametricDramDirectoryMSI::CacheParameters}!CacheParameters@{CacheParameters}}
\index{CacheParameters@{CacheParameters}!ParametricDramDirectoryMSI::CacheParameters@{ParametricDramDirectoryMSI::CacheParameters}}
\doxysubsubsection{CacheParameters()\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheParameters_add936056a72fe0e78a0736a69faf26a6} 
Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Parameters\+::\+Cache\+Parameters (\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line \textbf{ 96} of file \textbf{ cache\+\_\+cntlr.\+h}.

\index{ParametricDramDirectoryMSI::CacheParameters@{ParametricDramDirectoryMSI::CacheParameters}!CacheParameters@{CacheParameters}}
\index{CacheParameters@{CacheParameters}!ParametricDramDirectoryMSI::CacheParameters@{ParametricDramDirectoryMSI::CacheParameters}}
\doxysubsubsection{CacheParameters()\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheParameters_abd9818c57fed6cdcd0e2f0d857ac746a} 
Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Parameters\+::\+Cache\+Parameters (\begin{DoxyParamCaption}\item[{String}]{\+\_\+config\+Name}{, }\item[{\textbf{ UInt32}}]{\+\_\+size}{, }\item[{\textbf{ UInt32}}]{\+\_\+associativity}{, }\item[{\textbf{ UInt32}}]{block\+\_\+size}{, }\item[{String}]{\+\_\+hash\+\_\+function}{, }\item[{String}]{\+\_\+replacement\+\_\+policy}{, }\item[{bool}]{\+\_\+perfect}{, }\item[{bool}]{\+\_\+coherent}{, }\item[{const \textbf{ Component\+Latency} \&}]{\+\_\+data\+\_\+access\+\_\+time}{, }\item[{const \textbf{ Component\+Latency} \&}]{\+\_\+tags\+\_\+access\+\_\+time}{, }\item[{const \textbf{ Component\+Latency} \&}]{\+\_\+writeback\+\_\+time}{, }\item[{const \textbf{ Component\+Bandwidth\+Per\+Cycle} \&}]{\+\_\+next\+\_\+level\+\_\+read\+\_\+bandwidth}{, }\item[{String}]{\+\_\+perf\+\_\+model\+\_\+type}{, }\item[{bool}]{\+\_\+writethrough}{, }\item[{\textbf{ UInt32}}]{\+\_\+shared\+\_\+cores}{, }\item[{String}]{\+\_\+prefetcher}{, }\item[{\textbf{ UInt32}}]{\+\_\+outstanding\+\_\+misses}{}\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line \textbf{ 101} of file \textbf{ cache\+\_\+cntlr.\+h}.



References \textbf{ associativity}, \textbf{ k\+\_\+\+KILO}, \textbf{ LOG\+\_\+\+ASSERT\+\_\+\+ERROR}, and \textbf{ num\+\_\+sets}.



\doxysubsection{Member Data Documentation}
\index{ParametricDramDirectoryMSI::CacheParameters@{ParametricDramDirectoryMSI::CacheParameters}!associativity@{associativity}}
\index{associativity@{associativity}!ParametricDramDirectoryMSI::CacheParameters@{ParametricDramDirectoryMSI::CacheParameters}}
\doxysubsubsection{associativity}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheParameters_aa908344c24143455aa8856edc5ab0e2c} 
\textbf{ UInt32} Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Parameters\+::associativity}



Definition at line \textbf{ 81} of file \textbf{ cache\+\_\+cntlr.\+h}.



Referenced by \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Cntlr\+::\+Cache\+Cntlr()}, \textbf{ Cache\+Parameters()}, and \textbf{ Nuca\+Cache\+::\+Nuca\+Cache()}.

\index{ParametricDramDirectoryMSI::CacheParameters@{ParametricDramDirectoryMSI::CacheParameters}!coherent@{coherent}}
\index{coherent@{coherent}!ParametricDramDirectoryMSI::CacheParameters@{ParametricDramDirectoryMSI::CacheParameters}}
\doxysubsubsection{coherent}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheParameters_a9c398b38ebcab7ee7c81c75441cea8ff} 
bool Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Parameters\+::coherent}



Definition at line \textbf{ 85} of file \textbf{ cache\+\_\+cntlr.\+h}.

\index{ParametricDramDirectoryMSI::CacheParameters@{ParametricDramDirectoryMSI::CacheParameters}!configName@{configName}}
\index{configName@{configName}!ParametricDramDirectoryMSI::CacheParameters@{ParametricDramDirectoryMSI::CacheParameters}}
\doxysubsubsection{configName}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheParameters_a0557b6a64fb13e6354b7ff6e63653d54} 
String Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Parameters\+::config\+Name}



Definition at line \textbf{ 78} of file \textbf{ cache\+\_\+cntlr.\+h}.



Referenced by \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Cntlr\+::\+Cache\+Cntlr()}.

\index{ParametricDramDirectoryMSI::CacheParameters@{ParametricDramDirectoryMSI::CacheParameters}!data\_access\_time@{data\_access\_time}}
\index{data\_access\_time@{data\_access\_time}!ParametricDramDirectoryMSI::CacheParameters@{ParametricDramDirectoryMSI::CacheParameters}}
\doxysubsubsection{data\_access\_time}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheParameters_adc8cd9fbc86742283ac3381c01db7c03} 
\textbf{ Component\+Latency} Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Parameters\+::data\+\_\+access\+\_\+time}



Definition at line \textbf{ 86} of file \textbf{ cache\+\_\+cntlr.\+h}.

\index{ParametricDramDirectoryMSI::CacheParameters@{ParametricDramDirectoryMSI::CacheParameters}!hash\_function@{hash\_function}}
\index{hash\_function@{hash\_function}!ParametricDramDirectoryMSI::CacheParameters@{ParametricDramDirectoryMSI::CacheParameters}}
\doxysubsubsection{hash\_function}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheParameters_a589a9503c372bd3536b98f255e4431d3} 
String Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Parameters\+::hash\+\_\+function}



Definition at line \textbf{ 82} of file \textbf{ cache\+\_\+cntlr.\+h}.



Referenced by \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Cntlr\+::\+Cache\+Cntlr()}, and \textbf{ Nuca\+Cache\+::\+Nuca\+Cache()}.

\index{ParametricDramDirectoryMSI::CacheParameters@{ParametricDramDirectoryMSI::CacheParameters}!next\_level\_read\_bandwidth@{next\_level\_read\_bandwidth}}
\index{next\_level\_read\_bandwidth@{next\_level\_read\_bandwidth}!ParametricDramDirectoryMSI::CacheParameters@{ParametricDramDirectoryMSI::CacheParameters}}
\doxysubsubsection{next\_level\_read\_bandwidth}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheParameters_a50b7661d1d4e3e8d8ef9d6f3546b0039} 
\textbf{ Component\+Bandwidth\+Per\+Cycle} Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Parameters\+::next\+\_\+level\+\_\+read\+\_\+bandwidth}



Definition at line \textbf{ 89} of file \textbf{ cache\+\_\+cntlr.\+h}.

\index{ParametricDramDirectoryMSI::CacheParameters@{ParametricDramDirectoryMSI::CacheParameters}!num\_sets@{num\_sets}}
\index{num\_sets@{num\_sets}!ParametricDramDirectoryMSI::CacheParameters@{ParametricDramDirectoryMSI::CacheParameters}}
\doxysubsubsection{num\_sets}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheParameters_a44f4353cfcd543dc8609971af67271c9} 
\textbf{ UInt32} Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Parameters\+::num\+\_\+sets}



Definition at line \textbf{ 80} of file \textbf{ cache\+\_\+cntlr.\+h}.



Referenced by \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Cntlr\+::\+Cache\+Cntlr()}, \textbf{ Cache\+Parameters()}, and \textbf{ Nuca\+Cache\+::\+Nuca\+Cache()}.

\index{ParametricDramDirectoryMSI::CacheParameters@{ParametricDramDirectoryMSI::CacheParameters}!outstanding\_misses@{outstanding\_misses}}
\index{outstanding\_misses@{outstanding\_misses}!ParametricDramDirectoryMSI::CacheParameters@{ParametricDramDirectoryMSI::CacheParameters}}
\doxysubsubsection{outstanding\_misses}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheParameters_a97a48e9ab02a7302034cb6b363bb6b8b} 
\textbf{ UInt32} Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Parameters\+::outstanding\+\_\+misses}



Definition at line \textbf{ 94} of file \textbf{ cache\+\_\+cntlr.\+h}.



Referenced by \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Cntlr\+::\+Cache\+Cntlr()}.

\index{ParametricDramDirectoryMSI::CacheParameters@{ParametricDramDirectoryMSI::CacheParameters}!perf\_model\_type@{perf\_model\_type}}
\index{perf\_model\_type@{perf\_model\_type}!ParametricDramDirectoryMSI::CacheParameters@{ParametricDramDirectoryMSI::CacheParameters}}
\doxysubsubsection{perf\_model\_type}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheParameters_aaf2fc7ecb44ae837edf7ec08906199d7} 
String Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Parameters\+::perf\+\_\+model\+\_\+type}



Definition at line \textbf{ 90} of file \textbf{ cache\+\_\+cntlr.\+h}.

\index{ParametricDramDirectoryMSI::CacheParameters@{ParametricDramDirectoryMSI::CacheParameters}!perfect@{perfect}}
\index{perfect@{perfect}!ParametricDramDirectoryMSI::CacheParameters@{ParametricDramDirectoryMSI::CacheParameters}}
\doxysubsubsection{perfect}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheParameters_a57fcfd26d16b77d325d2298822435868} 
bool Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Parameters\+::perfect}



Definition at line \textbf{ 84} of file \textbf{ cache\+\_\+cntlr.\+h}.

\index{ParametricDramDirectoryMSI::CacheParameters@{ParametricDramDirectoryMSI::CacheParameters}!prefetcher@{prefetcher}}
\index{prefetcher@{prefetcher}!ParametricDramDirectoryMSI::CacheParameters@{ParametricDramDirectoryMSI::CacheParameters}}
\doxysubsubsection{prefetcher}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheParameters_a4f3191dc5b5e8f0329eb6159697b199e} 
String Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Parameters\+::prefetcher}



Definition at line \textbf{ 93} of file \textbf{ cache\+\_\+cntlr.\+h}.



Referenced by \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Cntlr\+::\+Cache\+Cntlr()}.

\index{ParametricDramDirectoryMSI::CacheParameters@{ParametricDramDirectoryMSI::CacheParameters}!replacement\_policy@{replacement\_policy}}
\index{replacement\_policy@{replacement\_policy}!ParametricDramDirectoryMSI::CacheParameters@{ParametricDramDirectoryMSI::CacheParameters}}
\doxysubsubsection{replacement\_policy}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheParameters_ac7b7faadb2be8ffda2010addd321740d} 
String Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Parameters\+::replacement\+\_\+policy}



Definition at line \textbf{ 83} of file \textbf{ cache\+\_\+cntlr.\+h}.



Referenced by \textbf{ Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Cntlr\+::\+Cache\+Cntlr()}, and \textbf{ Nuca\+Cache\+::\+Nuca\+Cache()}.

\index{ParametricDramDirectoryMSI::CacheParameters@{ParametricDramDirectoryMSI::CacheParameters}!shared\_cores@{shared\_cores}}
\index{shared\_cores@{shared\_cores}!ParametricDramDirectoryMSI::CacheParameters@{ParametricDramDirectoryMSI::CacheParameters}}
\doxysubsubsection{shared\_cores}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheParameters_aaf60f29593eae510dd7cdf8325fdef6e} 
\textbf{ UInt32} Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Parameters\+::shared\+\_\+cores}



Definition at line \textbf{ 92} of file \textbf{ cache\+\_\+cntlr.\+h}.

\index{ParametricDramDirectoryMSI::CacheParameters@{ParametricDramDirectoryMSI::CacheParameters}!size@{size}}
\index{size@{size}!ParametricDramDirectoryMSI::CacheParameters@{ParametricDramDirectoryMSI::CacheParameters}}
\doxysubsubsection{size}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheParameters_a2d6e5fd6745a432c64e3ac0cb06ba52c} 
\textbf{ UInt32} Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Parameters\+::size}



Definition at line \textbf{ 79} of file \textbf{ cache\+\_\+cntlr.\+h}.

\index{ParametricDramDirectoryMSI::CacheParameters@{ParametricDramDirectoryMSI::CacheParameters}!tags\_access\_time@{tags\_access\_time}}
\index{tags\_access\_time@{tags\_access\_time}!ParametricDramDirectoryMSI::CacheParameters@{ParametricDramDirectoryMSI::CacheParameters}}
\doxysubsubsection{tags\_access\_time}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheParameters_a9542c28b044ba60576dddb518234bae3} 
\textbf{ Component\+Latency} Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Parameters\+::tags\+\_\+access\+\_\+time}



Definition at line \textbf{ 87} of file \textbf{ cache\+\_\+cntlr.\+h}.

\index{ParametricDramDirectoryMSI::CacheParameters@{ParametricDramDirectoryMSI::CacheParameters}!writeback\_time@{writeback\_time}}
\index{writeback\_time@{writeback\_time}!ParametricDramDirectoryMSI::CacheParameters@{ParametricDramDirectoryMSI::CacheParameters}}
\doxysubsubsection{writeback\_time}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheParameters_af98801e30f83188e9df41020c8d1c55e} 
\textbf{ Component\+Latency} Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Parameters\+::writeback\+\_\+time}



Definition at line \textbf{ 88} of file \textbf{ cache\+\_\+cntlr.\+h}.

\index{ParametricDramDirectoryMSI::CacheParameters@{ParametricDramDirectoryMSI::CacheParameters}!writethrough@{writethrough}}
\index{writethrough@{writethrough}!ParametricDramDirectoryMSI::CacheParameters@{ParametricDramDirectoryMSI::CacheParameters}}
\doxysubsubsection{writethrough}
{\footnotesize\ttfamily \label{classParametricDramDirectoryMSI_1_1CacheParameters_a3d4af69c9e2b871a0087604d4da3667b} 
bool Parametric\+Dram\+Directory\+MSI\+::\+Cache\+Parameters\+::writethrough}



Definition at line \textbf{ 91} of file \textbf{ cache\+\_\+cntlr.\+h}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
common/core/memory\+\_\+subsystem/parametric\+\_\+dram\+\_\+directory\+\_\+msi/\textbf{ cache\+\_\+cntlr.\+h}\end{DoxyCompactItemize}
