{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1531213138986 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1531213138986 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 10 17:58:58 2018 " "Processing started: Tue Jul 10 17:58:58 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1531213138986 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531213138986 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta dmb1test -c dmb1test " "Command: quartus_sta dmb1test -c dmb1test" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531213138986 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1531213139142 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1531213140282 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531213140282 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531213140314 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531213140314 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531213141204 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531213141204 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531213141204 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531213141204 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531213141204 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531213141204 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531213141204 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531213141204 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531213141204 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531213141204 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531213141204 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531213141204 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531213141204 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531213141204 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531213141204 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531213141204 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531213141204 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531213141204 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531213141204 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531213141204 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531213141204 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531213141204 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531213141204 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531213141204 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531213141204 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531213141204 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1531213141204 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531213141204 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1531213141204 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_biq1 " "Entity dcfifo_biq1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ue9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ue9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531213141204 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531213141204 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1531213141204 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_q7q1 " "Entity dcfifo_q7q1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_te9:dffpipe8\|dffe9a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_te9:dffpipe8\|dffe9a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531213141204 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_se9:dffpipe5\|dffe6a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_se9:dffpipe5\|dffe6a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531213141204 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1531213141204 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531213141204 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531213141204 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1531213141204 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1531213141204 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531213141204 ""}
{ "Info" "ISTA_SDC_FOUND" "dmb1test.sdc " "Reading SDC File: 'dmb1test.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531213141266 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531213141266 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "dmb1test.sdc 186 *ws_dgrp\|dffpipe_re9:dffpipe17\|dffe18a* keeper " "Ignored filter at dmb1test.sdc(186): *ws_dgrp\|dffpipe_re9:dffpipe17\|dffe18a* could not be matched with a keeper" {  } { { "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/dmb1test.sdc" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/dmb1test.sdc" 186 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531213141282 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path dmb1test.sdc 186 Argument <to> is an empty collection " "Ignored set_false_path at dmb1test.sdc(186): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*rdptr_g*\}\] -to \[get_keepers \{*ws_dgrp\|dffpipe_re9:dffpipe17\|dffe18a*\}\] " "set_false_path -from \[get_keepers \{*rdptr_g*\}\] -to \[get_keepers \{*ws_dgrp\|dffpipe_re9:dffpipe17\|dffe18a*\}\]" {  } { { "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/dmb1test.sdc" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/dmb1test.sdc" 186 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1531213141282 ""}  } { { "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/dmb1test.sdc" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/dmb1test.sdc" 186 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531213141282 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "dmb1test.sdc 187 *rs_dgwp\|dffpipe_qe9:dffpipe12\|dffe13a* keeper " "Ignored filter at dmb1test.sdc(187): *rs_dgwp\|dffpipe_qe9:dffpipe12\|dffe13a* could not be matched with a keeper" {  } { { "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/dmb1test.sdc" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/dmb1test.sdc" 187 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531213141282 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path dmb1test.sdc 187 Argument <to> is an empty collection " "Ignored set_false_path at dmb1test.sdc(187): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*delayed_wrptr_g*\}\] -to \[get_keepers \{*rs_dgwp\|dffpipe_qe9:dffpipe12\|dffe13a*\}\] " "set_false_path -from \[get_keepers \{*delayed_wrptr_g*\}\] -to \[get_keepers \{*rs_dgwp\|dffpipe_qe9:dffpipe12\|dffe13a*\}\]" {  } { { "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/dmb1test.sdc" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/dmb1test.sdc" 187 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1531213141282 ""}  } { { "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/dmb1test.sdc" "" { Text "C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/dmb1test.sdc" 187 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531213141282 ""}
{ "Info" "ISTA_SDC_FOUND" "TestRO/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'TestRO/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531213141298 ""}
{ "Info" "ISTA_SDC_FOUND" "TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'TestRO/synthesis/submodules/TestRO_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531213141298 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dac_spi2:spi2_inst\|enbcnt\[0\] " "Node: dac_spi2:spi2_inst\|enbcnt\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register dac_spi2:spi2_inst\|sclksrc dac_spi2:spi2_inst\|enbcnt\[0\] " "Register dac_spi2:spi2_inst\|sclksrc is being clocked by dac_spi2:spi2_inst\|enbcnt\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1531213141329 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1531213141329 "|top|dac_spi2:spi2_inst|enbcnt[0]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: A1\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: A1\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531213141345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: A1\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: A1\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531213141345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: A1\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: A1\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531213141345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: A1\|sys_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: A1\|sys_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531213141345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ADC_PLL1\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: ADC_PLL1\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531213141345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ADC_PLL1\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: ADC_PLL1\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531213141345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ADC_PLL1\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: ADC_PLL1\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531213141345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ADC_PLL2\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: ADC_PLL2\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531213141345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ADC_PLL2\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: ADC_PLL2\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531213141345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ADC_PLL2\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: ADC_PLL2\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531213141345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: test_A1\|nios2_gen2_0\|cpu\|the_TestRO_nios2_gen2_0_cpu_nios2_oci\|the_TestRO_nios2_gen2_0_cpu_nios2_ocimem\|TestRO_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_nios2_ocimem:the_TestRO_nios2_gen2_0_cpu_nios2_ocimem\|TestRO_nios2_gen2_0_cpu_ociram_sp_ram_module:TestRO_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: test_A1\|nios2_gen2_0\|cpu\|the_TestRO_nios2_gen2_0_cpu_nios2_oci\|the_TestRO_nios2_gen2_0_cpu_nios2_ocimem\|TestRO_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_nios2_ocimem:the_TestRO_nios2_gen2_0_cpu_nios2_ocimem\|TestRO_nios2_gen2_0_cpu_ociram_sp_ram_module:TestRO_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531213141345 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1531213141345 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531213141485 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: gaclk1 was found on node: ADC_PLL1\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] with settings that do not match the following PLL specifications: " "Clock: gaclk1 was found on node: ADC_PLL1\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] with settings that do not match the following PLL specifications:" { { "Warning" "WSTA_GENERIC_WARNING" "-multiply_by (expected: 6, found: 1), -divide_by (expected: 2, found: 1) " "-multiply_by (expected: 6, found: 1), -divide_by (expected: 2, found: 1)" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1531213141485 ""}  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1531213141485 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: gaclk2 was found on node: ADC_PLL2\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] with settings that do not match the following PLL specifications: " "Clock: gaclk2 was found on node: ADC_PLL2\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] with settings that do not match the following PLL specifications:" { { "Warning" "WSTA_GENERIC_WARNING" "-multiply_by (expected: 6, found: 1), -divide_by (expected: 2, found: 1) " "-multiply_by (expected: 6, found: 1), -divide_by (expected: 2, found: 1)" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1531213141485 ""}  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1531213141485 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531213141485 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1531213141735 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 100C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1531213141751 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.168 " "Worst-case setup slack is 1.168" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213142048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213142048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.168               0.000 lgcclk  " "    1.168               0.000 lgcclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213142048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.799               0.000 aclk1  " "    3.799               0.000 aclk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213142048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.251               0.000 aclk2  " "    4.251               0.000 aclk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213142048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.753               0.000 altera_reserved_tck  " "   11.753               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213142048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.341               0.000 sysclk  " "   46.341               0.000 sysclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213142048 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531213142048 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.303 " "Worst-case hold slack is 0.303" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213142094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213142094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.303               0.000 lgcclk  " "    0.303               0.000 lgcclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213142094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.309               0.000 sysclk  " "    0.309               0.000 sysclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213142094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 altera_reserved_tck  " "    0.353               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213142094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.356               0.000 aclk2  " "    0.356               0.000 aclk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213142094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 aclk1  " "    0.358               0.000 aclk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213142094 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531213142094 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 2.712 " "Worst-case recovery slack is 2.712" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213142126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213142126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.712               0.000 lgcclk  " "    2.712               0.000 lgcclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213142126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.684               0.000 altera_reserved_tck  " "   13.684               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213142126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.339               0.000 sysclk  " "   46.339               0.000 sysclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213142126 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531213142126 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.694 " "Worst-case removal slack is 0.694" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213142141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213142141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.694               0.000 lgcclk  " "    0.694               0.000 lgcclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213142141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.958               0.000 altera_reserved_tck  " "    0.958               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213142141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.355               0.000 sysclk  " "    2.355               0.000 sysclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213142141 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531213142141 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.000 " "Worst-case minimum pulse width slack is 1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213142141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213142141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.000               0.000 gsysclk  " "    1.000               0.000 gsysclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213142141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.590               0.000 aclk1  " "    2.590               0.000 aclk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213142141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.610               0.000 aclk2  " "    2.610               0.000 aclk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213142141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.595               0.000 lgcclk  " "    3.595               0.000 lgcclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213142141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.736               0.000 in_aclk1  " "    3.736               0.000 in_aclk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213142141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.774               0.000 in_aclk2  " "    3.774               0.000 in_aclk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213142141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.000               0.000 gaclk1  " "    4.000               0.000 gaclk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213142141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.000               0.000 gaclk2  " "    4.000               0.000 gaclk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213142141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.420               0.000 altera_reserved_tck  " "   15.420               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213142141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.331               0.000 sysclk  " "   24.331               0.000 sysclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213142141 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531213142141 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 98 synchronizer chains. " "Report Metastability: Found 98 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1531213142219 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1531213142219 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 98 " "Number of Synchronizer Chains Found: 98" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1531213142219 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1531213142219 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.071 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.071" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1531213142219 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 7.248 ns " "Worst Case Available Settling Time: 7.248 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1531213142219 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1531213142219 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1531213142219 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 8.0 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 8.0" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1531213142219 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1531213142219 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1531213142219 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531213142219 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1100mV -40C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1531213142219 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531213142266 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531213146828 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dac_spi2:spi2_inst\|enbcnt\[0\] " "Node: dac_spi2:spi2_inst\|enbcnt\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register dac_spi2:spi2_inst\|sclksrc dac_spi2:spi2_inst\|enbcnt\[0\] " "Register dac_spi2:spi2_inst\|sclksrc is being clocked by dac_spi2:spi2_inst\|enbcnt\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1531213147218 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1531213147218 "|top|dac_spi2:spi2_inst|enbcnt[0]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: A1\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: A1\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531213147234 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: A1\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: A1\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531213147234 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: A1\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: A1\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531213147234 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: A1\|sys_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: A1\|sys_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531213147234 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ADC_PLL1\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: ADC_PLL1\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531213147234 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ADC_PLL1\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: ADC_PLL1\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531213147234 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ADC_PLL1\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: ADC_PLL1\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531213147234 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ADC_PLL2\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: ADC_PLL2\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531213147234 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ADC_PLL2\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: ADC_PLL2\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531213147234 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ADC_PLL2\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: ADC_PLL2\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531213147234 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: test_A1\|nios2_gen2_0\|cpu\|the_TestRO_nios2_gen2_0_cpu_nios2_oci\|the_TestRO_nios2_gen2_0_cpu_nios2_ocimem\|TestRO_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_nios2_ocimem:the_TestRO_nios2_gen2_0_cpu_nios2_ocimem\|TestRO_nios2_gen2_0_cpu_ociram_sp_ram_module:TestRO_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: test_A1\|nios2_gen2_0\|cpu\|the_TestRO_nios2_gen2_0_cpu_nios2_oci\|the_TestRO_nios2_gen2_0_cpu_nios2_ocimem\|TestRO_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_nios2_ocimem:the_TestRO_nios2_gen2_0_cpu_nios2_ocimem\|TestRO_nios2_gen2_0_cpu_ociram_sp_ram_module:TestRO_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531213147234 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1531213147234 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531213147328 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: gaclk1 was found on node: ADC_PLL1\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] with settings that do not match the following PLL specifications: " "Clock: gaclk1 was found on node: ADC_PLL1\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] with settings that do not match the following PLL specifications:" { { "Warning" "WSTA_GENERIC_WARNING" "-multiply_by (expected: 6, found: 1), -divide_by (expected: 2, found: 1) " "-multiply_by (expected: 6, found: 1), -divide_by (expected: 2, found: 1)" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1531213147328 ""}  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1531213147328 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: gaclk2 was found on node: ADC_PLL2\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] with settings that do not match the following PLL specifications: " "Clock: gaclk2 was found on node: ADC_PLL2\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] with settings that do not match the following PLL specifications:" { { "Warning" "WSTA_GENERIC_WARNING" "-multiply_by (expected: 6, found: 1), -divide_by (expected: 2, found: 1) " "-multiply_by (expected: 6, found: 1), -divide_by (expected: 2, found: 1)" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1531213147328 ""}  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1531213147328 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531213147328 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.351 " "Worst-case setup slack is 1.351" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213147749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213147749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.351               0.000 lgcclk  " "    1.351               0.000 lgcclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213147749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.679               0.000 aclk1  " "    3.679               0.000 aclk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213147749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.361               0.000 aclk2  " "    4.361               0.000 aclk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213147749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.036               0.000 altera_reserved_tck  " "   12.036               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213147749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.415               0.000 sysclk  " "   46.415               0.000 sysclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213147749 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531213147749 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.289 " "Worst-case hold slack is 0.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213147812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213147812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.289               0.000 sysclk  " "    0.289               0.000 sysclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213147812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.301               0.000 lgcclk  " "    0.301               0.000 lgcclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213147812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.334               0.000 aclk2  " "    0.334               0.000 aclk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213147812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.345               0.000 aclk1  " "    0.345               0.000 aclk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213147812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.364               0.000 altera_reserved_tck  " "    0.364               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213147812 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531213147812 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.494 " "Worst-case recovery slack is 3.494" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213147827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213147827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.494               0.000 lgcclk  " "    3.494               0.000 lgcclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213147827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.918               0.000 altera_reserved_tck  " "   13.918               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213147827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.536               0.000 sysclk  " "   46.536               0.000 sysclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213147827 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531213147827 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.606 " "Worst-case removal slack is 0.606" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213147859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213147859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.606               0.000 lgcclk  " "    0.606               0.000 lgcclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213147859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.872               0.000 altera_reserved_tck  " "    0.872               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213147859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.219               0.000 sysclk  " "    2.219               0.000 sysclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213147859 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531213147859 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.000 " "Worst-case minimum pulse width slack is 1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213147874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213147874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.000               0.000 gsysclk  " "    1.000               0.000 gsysclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213147874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.560               0.000 aclk1  " "    2.560               0.000 aclk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213147874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.583               0.000 aclk2  " "    2.583               0.000 aclk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213147874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.557               0.000 lgcclk  " "    3.557               0.000 lgcclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213147874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.757               0.000 in_aclk1  " "    3.757               0.000 in_aclk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213147874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.788               0.000 in_aclk2  " "    3.788               0.000 in_aclk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213147874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.000               0.000 gaclk1  " "    4.000               0.000 gaclk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213147874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.000               0.000 gaclk2  " "    4.000               0.000 gaclk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213147874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.413               0.000 altera_reserved_tck  " "   15.413               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213147874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.319               0.000 sysclk  " "   24.319               0.000 sysclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213147874 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531213147874 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 98 synchronizer chains. " "Report Metastability: Found 98 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1531213147921 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1531213147921 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 98 " "Number of Synchronizer Chains Found: 98" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1531213147921 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1531213147921 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.071 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.071" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1531213147921 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 7.271 ns " "Worst Case Available Settling Time: 7.271 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1531213147921 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1531213147921 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1531213147921 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.7 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1531213147921 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1531213147921 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1531213147921 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531213147921 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 100C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 100C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1531213147984 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531213148265 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531213151639 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dac_spi2:spi2_inst\|enbcnt\[0\] " "Node: dac_spi2:spi2_inst\|enbcnt\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register dac_spi2:spi2_inst\|sclksrc dac_spi2:spi2_inst\|enbcnt\[0\] " "Register dac_spi2:spi2_inst\|sclksrc is being clocked by dac_spi2:spi2_inst\|enbcnt\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1531213151952 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1531213151952 "|top|dac_spi2:spi2_inst|enbcnt[0]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: A1\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: A1\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531213151967 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: A1\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: A1\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531213151967 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: A1\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: A1\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531213151967 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: A1\|sys_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: A1\|sys_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531213151967 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ADC_PLL1\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: ADC_PLL1\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531213151967 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ADC_PLL1\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: ADC_PLL1\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531213151967 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ADC_PLL1\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: ADC_PLL1\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531213151967 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ADC_PLL2\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: ADC_PLL2\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531213151967 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ADC_PLL2\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: ADC_PLL2\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531213151967 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ADC_PLL2\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: ADC_PLL2\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531213151967 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: test_A1\|nios2_gen2_0\|cpu\|the_TestRO_nios2_gen2_0_cpu_nios2_oci\|the_TestRO_nios2_gen2_0_cpu_nios2_ocimem\|TestRO_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_nios2_ocimem:the_TestRO_nios2_gen2_0_cpu_nios2_ocimem\|TestRO_nios2_gen2_0_cpu_ociram_sp_ram_module:TestRO_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: test_A1\|nios2_gen2_0\|cpu\|the_TestRO_nios2_gen2_0_cpu_nios2_oci\|the_TestRO_nios2_gen2_0_cpu_nios2_ocimem\|TestRO_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_nios2_ocimem:the_TestRO_nios2_gen2_0_cpu_nios2_ocimem\|TestRO_nios2_gen2_0_cpu_ociram_sp_ram_module:TestRO_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531213151967 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1531213151967 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531213152061 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: gaclk1 was found on node: ADC_PLL1\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] with settings that do not match the following PLL specifications: " "Clock: gaclk1 was found on node: ADC_PLL1\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] with settings that do not match the following PLL specifications:" { { "Warning" "WSTA_GENERIC_WARNING" "-multiply_by (expected: 6, found: 1), -divide_by (expected: 2, found: 1) " "-multiply_by (expected: 6, found: 1), -divide_by (expected: 2, found: 1)" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1531213152061 ""}  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1531213152061 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: gaclk2 was found on node: ADC_PLL2\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] with settings that do not match the following PLL specifications: " "Clock: gaclk2 was found on node: ADC_PLL2\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] with settings that do not match the following PLL specifications:" { { "Warning" "WSTA_GENERIC_WARNING" "-multiply_by (expected: 6, found: 1), -divide_by (expected: 2, found: 1) " "-multiply_by (expected: 6, found: 1), -divide_by (expected: 2, found: 1)" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1531213152061 ""}  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1531213152061 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531213152061 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 4.780 " "Worst-case setup slack is 4.780" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213152358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213152358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.780               0.000 lgcclk  " "    4.780               0.000 lgcclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213152358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.743               0.000 aclk2  " "    5.743               0.000 aclk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213152358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.878               0.000 aclk1  " "    5.878               0.000 aclk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213152358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.258               0.000 altera_reserved_tck  " "   14.258               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213152358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.306               0.000 sysclk  " "   48.306               0.000 sysclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213152358 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531213152358 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.104 " "Worst-case hold slack is 0.104" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213152405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213152405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.104               0.000 altera_reserved_tck  " "    0.104               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213152405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.162               0.000 lgcclk  " "    0.162               0.000 lgcclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213152405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.167               0.000 sysclk  " "    0.167               0.000 sysclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213152405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183               0.000 aclk1  " "    0.183               0.000 aclk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213152405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183               0.000 aclk2  " "    0.183               0.000 aclk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213152405 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531213152405 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 4.797 " "Worst-case recovery slack is 4.797" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213152436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213152436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.797               0.000 lgcclk  " "    4.797               0.000 lgcclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213152436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.349               0.000 altera_reserved_tck  " "   15.349               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213152436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.931               0.000 sysclk  " "   47.931               0.000 sysclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213152436 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531213152436 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.301 " "Worst-case removal slack is 0.301" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213152451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213152451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.301               0.000 lgcclk  " "    0.301               0.000 lgcclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213152451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.395               0.000 altera_reserved_tck  " "    0.395               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213152451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.195               0.000 sysclk  " "    1.195               0.000 sysclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213152451 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531213152451 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.000 " "Worst-case minimum pulse width slack is 1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213152467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213152467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.000               0.000 gsysclk  " "    1.000               0.000 gsysclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213152467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.888               0.000 aclk1  " "    2.888               0.000 aclk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213152467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.898               0.000 aclk2  " "    2.898               0.000 aclk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213152467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.430               0.000 in_aclk1  " "    3.430               0.000 in_aclk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213152467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.454               0.000 in_aclk2  " "    3.454               0.000 in_aclk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213152467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.894               0.000 lgcclk  " "    3.894               0.000 lgcclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213152467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.000               0.000 gaclk1  " "    4.000               0.000 gaclk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213152467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.000               0.000 gaclk2  " "    4.000               0.000 gaclk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213152467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.382               0.000 altera_reserved_tck  " "   15.382               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213152467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.234               0.000 sysclk  " "   24.234               0.000 sysclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213152467 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531213152467 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 98 synchronizer chains. " "Report Metastability: Found 98 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1531213152514 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1531213152514 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 98 " "Number of Synchronizer Chains Found: 98" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1531213152514 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1531213152514 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.071 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.071" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1531213152514 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 8.414 ns " "Worst Case Available Settling Time: 8.414 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1531213152514 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1531213152514 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1531213152514 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 8.0 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 8.0" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1531213152514 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1531213152514 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1531213152514 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531213152514 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1100mV -40C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1531213152514 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dac_spi2:spi2_inst\|enbcnt\[0\] " "Node: dac_spi2:spi2_inst\|enbcnt\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register dac_spi2:spi2_inst\|sclksrc dac_spi2:spi2_inst\|enbcnt\[0\] " "Register dac_spi2:spi2_inst\|sclksrc is being clocked by dac_spi2:spi2_inst\|enbcnt\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1531213152842 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1531213152842 "|top|dac_spi2:spi2_inst|enbcnt[0]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: A1\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: A1\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531213152858 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: A1\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: A1\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531213152858 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: A1\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: A1\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531213152858 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: A1\|sys_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: A1\|sys_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531213152858 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ADC_PLL1\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: ADC_PLL1\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531213152858 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ADC_PLL1\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: ADC_PLL1\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531213152858 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ADC_PLL1\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: ADC_PLL1\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531213152858 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ADC_PLL2\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: ADC_PLL2\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531213152858 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ADC_PLL2\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: ADC_PLL2\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531213152858 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ADC_PLL2\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: ADC_PLL2\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531213152858 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: test_A1\|nios2_gen2_0\|cpu\|the_TestRO_nios2_gen2_0_cpu_nios2_oci\|the_TestRO_nios2_gen2_0_cpu_nios2_ocimem\|TestRO_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_nios2_ocimem:the_TestRO_nios2_gen2_0_cpu_nios2_ocimem\|TestRO_nios2_gen2_0_cpu_ociram_sp_ram_module:TestRO_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: test_A1\|nios2_gen2_0\|cpu\|the_TestRO_nios2_gen2_0_cpu_nios2_oci\|the_TestRO_nios2_gen2_0_cpu_nios2_ocimem\|TestRO_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: TestRO:test_A1\|TestRO_nios2_gen2_0:nios2_gen2_0\|TestRO_nios2_gen2_0_cpu:cpu\|TestRO_nios2_gen2_0_cpu_nios2_oci:the_TestRO_nios2_gen2_0_cpu_nios2_oci\|TestRO_nios2_gen2_0_cpu_nios2_ocimem:the_TestRO_nios2_gen2_0_cpu_nios2_ocimem\|TestRO_nios2_gen2_0_cpu_ociram_sp_ram_module:TestRO_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531213152858 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1531213152858 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531213152936 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: gaclk1 was found on node: ADC_PLL1\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] with settings that do not match the following PLL specifications: " "Clock: gaclk1 was found on node: ADC_PLL1\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] with settings that do not match the following PLL specifications:" { { "Warning" "WSTA_GENERIC_WARNING" "-multiply_by (expected: 6, found: 1), -divide_by (expected: 2, found: 1) " "-multiply_by (expected: 6, found: 1), -divide_by (expected: 2, found: 1)" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1531213152936 ""}  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1531213152936 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: gaclk2 was found on node: ADC_PLL2\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] with settings that do not match the following PLL specifications: " "Clock: gaclk2 was found on node: ADC_PLL2\|adc_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] with settings that do not match the following PLL specifications:" { { "Warning" "WSTA_GENERIC_WARNING" "-multiply_by (expected: 6, found: 1), -divide_by (expected: 2, found: 1) " "-multiply_by (expected: 6, found: 1), -divide_by (expected: 2, found: 1)" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1531213152936 ""}  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1531213152936 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531213152936 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 5.861 " "Worst-case setup slack is 5.861" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213153248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213153248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.861               0.000 lgcclk  " "    5.861               0.000 lgcclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213153248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.125               0.000 aclk2  " "    6.125               0.000 aclk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213153248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.148               0.000 aclk1  " "    6.148               0.000 aclk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213153248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.808               0.000 altera_reserved_tck  " "   14.808               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213153248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.512               0.000 sysclk  " "   48.512               0.000 sysclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213153248 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531213153248 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.079 " "Worst-case hold slack is 0.079" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213153295 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213153295 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.079               0.000 altera_reserved_tck  " "    0.079               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213153295 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.138               0.000 lgcclk  " "    0.138               0.000 lgcclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213153295 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.146               0.000 sysclk  " "    0.146               0.000 sysclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213153295 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.156               0.000 aclk1  " "    0.156               0.000 aclk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213153295 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.166               0.000 aclk2  " "    0.166               0.000 aclk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213153295 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531213153295 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 6.157 " "Worst-case recovery slack is 6.157" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213153326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213153326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.157               0.000 lgcclk  " "    6.157               0.000 lgcclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213153326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.735               0.000 altera_reserved_tck  " "   15.735               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213153326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.258               0.000 sysclk  " "   48.258               0.000 sysclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213153326 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531213153326 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.258 " "Worst-case removal slack is 0.258" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213153389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213153389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.258               0.000 lgcclk  " "    0.258               0.000 lgcclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213153389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.315               0.000 altera_reserved_tck  " "    0.315               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213153389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.973               0.000 sysclk  " "    0.973               0.000 sysclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213153389 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531213153389 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.000 " "Worst-case minimum pulse width slack is 1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213153389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213153389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.000               0.000 gsysclk  " "    1.000               0.000 gsysclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213153389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.888               0.000 aclk1  " "    2.888               0.000 aclk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213153389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.894               0.000 aclk2  " "    2.894               0.000 aclk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213153389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.459               0.000 in_aclk1  " "    3.459               0.000 in_aclk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213153389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.474               0.000 in_aclk2  " "    3.474               0.000 in_aclk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213153389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.892               0.000 lgcclk  " "    3.892               0.000 lgcclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213153389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.000               0.000 gaclk1  " "    4.000               0.000 gaclk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213153389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.000               0.000 gaclk2  " "    4.000               0.000 gaclk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213153389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.359               0.000 altera_reserved_tck  " "   15.359               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213153389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.236               0.000 sysclk  " "   24.236               0.000 sysclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531213153389 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531213153389 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 98 synchronizer chains. " "Report Metastability: Found 98 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1531213153451 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1531213153451 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 98 " "Number of Synchronizer Chains Found: 98" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1531213153451 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1531213153451 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.071 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.071" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1531213153451 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 8.638 ns " "Worst Case Available Settling Time: 8.638 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1531213153451 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1531213153451 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1531213153451 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.7 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1531213153451 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1531213153451 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1531213153451 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531213153451 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531213154857 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531213154857 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 30 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5671 " "Peak virtual memory: 5671 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1531213155013 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 10 17:59:15 2018 " "Processing ended: Tue Jul 10 17:59:15 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1531213155013 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1531213155013 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1531213155013 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531213155013 ""}
