=== Testing VPSLLW (Vector Packed Shift Left Logical Word) ===

--- 128-bit Tests ---
Test 1: VPSLLW xmm, xmm, 1
Source: 23 01 67 45 ab 89 ef cd 55 55 aa aa ff 7f 00 80 
Result: 46 02 ce 8a 56 13 de 9b aa aa 54 55 fe ff 00 00 
Comparison: PASS

Test 2: VPSLLW xmm, xmm, 2
Result: 8c 04 9c 15 ac 26 bc 37 54 55 a8 aa fc ff 00 00 
Comparison: PASS

Test 3: VPSLLW xmm, xmm, 15
Result: 00 80 00 80 00 80 00 80 00 80 00 00 00 80 00 00 
Comparison: PASS

--- 256-bit Tests ---

Test 4: VPSLLW ymm, ymm, 1
Source: 23 01 67 45 ab 89 ef cd 55 55 aa aa ff 7f 00 80 01 00 ff ff 33 33 cc cc 0f 0f f0 f0 ff 00 00 ff 
Result: 46 02 ce 8a 56 13 de 9b aa aa 54 55 fe ff 00 00 02 00 fe ff 66 66 98 99 1e 1e e0 e1 fe 01 00 fe 
Comparison: PASS

Test 5: VPSLLW ymm, ymm, 2
Result: 8c 04 9c 15 ac 26 bc 37 54 55 a8 aa fc ff 00 00 04 00 fc ff cc cc 30 33 3c 3c c0 c3 fc 03 00 fc 
Comparison: PASS

Test 6: VPSLLW ymm, ymm, 15
Result: 00 80 00 80 00 80 00 80 00 80 00 00 00 80 00 00 00 80 00 80 00 80 00 00 00 80 00 00 00 80 00 00 
Comparison: PASS

--- Boundary Tests ---

Test 7: Shift count 0 (no change)
Result: 23 01 67 45 ab 89 ef cd 55 55 aa aa ff 7f 00 80 
Comparison: PASS

Test 8: Shift count 16 (should be 0)
Result: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
Comparison: PASS

Test 9: Shift count 17 (should be 0)
Result: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
Comparison: PASS
