$date
	Thu Oct 12 16:31:31 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module synchronous_muller_c_element_tb $end
$var wire 1 ! out $end
$var reg 1 " clk $end
$var reg 3 # in [2:0] $end
$var reg 1 $ rst $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 3 % in [2:0] $end
$var wire 1 $ rst $end
$var reg 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx %
x$
bx #
0"
x!
$end
#5
1"
#10
0"
1$
#15
0!
1"
#20
0"
0$
#25
1"
#30
0"
b111 #
b111 %
#35
1!
1"
#40
0"
b110 #
b110 %
#45
1"
#50
0"
b101 #
b101 %
#55
1"
#60
0"
b100 #
b100 %
#65
1"
#70
0"
b11 #
b11 %
#75
1"
#80
0"
b10 #
b10 %
#85
1"
#90
0"
b1 #
b1 %
#95
1"
#100
0"
b0 #
b0 %
#105
0!
1"
#110
0"
b1 #
b1 %
#115
1"
#120
0"
b10 #
b10 %
#125
1"
#130
0"
b11 #
b11 %
#135
1"
#140
0"
b100 #
b100 %
#145
1"
#150
0"
b101 #
b101 %
#155
1"
#160
0"
b110 #
b110 %
#165
1"
#170
0"
b111 #
b111 %
#175
1!
1"
#180
0"
b110 #
b110 %
#185
1"
#190
0"
b101 #
b101 %
#195
1"
#200
0"
b100 #
b100 %
#205
1"
#210
0"
b11 #
b11 %
#215
1"
#220
0"
b10 #
b10 %
#225
1"
#230
0"
b1 #
b1 %
#235
1"
#240
0"
b0 #
b0 %
#245
0!
1"
#250
0"
b1 #
b1 %
#255
1"
#260
0"
b10 #
b10 %
#265
1"
#270
0"
b11 #
b11 %
#275
1"
#280
0"
b100 #
b100 %
#285
1"
#290
0"
b101 #
b101 %
#295
1"
#300
0"
b110 #
b110 %
#305
1"
#310
0"
b111 #
b111 %
#315
1!
1"
#320
0"
