// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _sin_lut_ap_fixed_9_6_5_3_0_s_HH_
#define _sin_lut_ap_fixed_9_6_5_3_0_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "myproject_dcmp_64ns_64ns_1_2_0.h"
#include "myproject_mul_mul_15ns_9s_24_1_0.h"

namespace ap_rtl {

struct sin_lut_ap_fixed_9_6_5_3_0_s : public sc_module {
    // Port declarations 5
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_lv<9> > input_V;
    sc_out< sc_lv<5> > ap_return;
    sc_in< sc_logic > ap_ce;
    sc_signal< sc_lv<64> > ap_var_for_const0;
    sc_signal< sc_lv<64> > ap_var_for_const2;
    sc_signal< sc_lv<64> > ap_var_for_const3;
    sc_signal< sc_lv<64> > ap_var_for_const4;
    sc_signal< sc_lv<5> > ap_var_for_const1;


    // Module declarations
    sin_lut_ap_fixed_9_6_5_3_0_s(sc_module_name name);
    SC_HAS_PROCESS(sin_lut_ap_fixed_9_6_5_3_0_s);

    ~sin_lut_ap_fixed_9_6_5_3_0_s();

    sc_trace_file* mVcdFile;

    myproject_dcmp_64ns_64ns_1_2_0<1,2,64,64,1>* myproject_dcmp_64ns_64ns_1_2_0_U1;
    myproject_dcmp_64ns_64ns_1_2_0<1,2,64,64,1>* myproject_dcmp_64ns_64ns_1_2_0_U2;
    myproject_dcmp_64ns_64ns_1_2_0<1,2,64,64,1>* myproject_dcmp_64ns_64ns_1_2_0_U3;
    myproject_dcmp_64ns_64ns_1_2_0<1,2,64,64,1>* myproject_dcmp_64ns_64ns_1_2_0_U4;
    myproject_mul_mul_15ns_9s_24_1_0<1,1,15,9,24>* myproject_mul_mul_15ns_9s_24_1_0_U5;
    sc_signal< sc_lv<3> > p_Val2_14_reg_621;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<3> > p_Val2_14_reg_621_pp0_iter1_reg;
    sc_signal< sc_lv<3> > p_Val2_14_reg_621_pp0_iter2_reg;
    sc_signal< sc_lv<3> > p_Result_s_fu_141_p4;
    sc_signal< sc_lv<3> > p_Result_s_reg_636;
    sc_signal< sc_lv<11> > trunc_ln893_fu_165_p1;
    sc_signal< sc_lv<11> > trunc_ln893_reg_641;
    sc_signal< sc_lv<32> > sub_ln894_fu_169_p2;
    sc_signal< sc_lv<32> > sub_ln894_reg_646;
    sc_signal< sc_lv<32> > or_ln_fu_277_p3;
    sc_signal< sc_lv<32> > or_ln_reg_652;
    sc_signal< sc_lv<1> > icmp_ln908_fu_285_p2;
    sc_signal< sc_lv<1> > icmp_ln908_reg_657;
    sc_signal< sc_lv<64> > bitcast_ln729_fu_404_p1;
    sc_signal< sc_lv<1> > or_ln924_fu_434_p2;
    sc_signal< sc_lv<1> > or_ln924_reg_670;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<24> > r_V_fu_613_p2;
    sc_signal< sc_lv<32> > p_Result_12_fu_150_p3;
    sc_signal< sc_lv<32> > l_fu_157_p3;
    sc_signal< sc_lv<32> > lsb_index_fu_179_p2;
    sc_signal< sc_lv<31> > tmp_6_fu_185_p4;
    sc_signal< sc_lv<2> > trunc_ln897_fu_201_p1;
    sc_signal< sc_lv<2> > sub_ln897_fu_205_p2;
    sc_signal< sc_lv<3> > zext_ln897_fu_211_p1;
    sc_signal< sc_lv<3> > lshr_ln897_fu_215_p2;
    sc_signal< sc_lv<3> > p_Result_4_fu_221_p2;
    sc_signal< sc_lv<1> > icmp_ln897_fu_195_p2;
    sc_signal< sc_lv<1> > icmp_ln897_1_fu_226_p2;
    sc_signal< sc_lv<1> > tmp_7_fu_238_p3;
    sc_signal< sc_lv<3> > trunc_ln894_fu_175_p1;
    sc_signal< sc_lv<3> > add_ln899_fu_252_p2;
    sc_signal< sc_lv<1> > p_Result_3_fu_258_p3;
    sc_signal< sc_lv<1> > xor_ln899_fu_246_p2;
    sc_signal< sc_lv<1> > and_ln899_fu_265_p2;
    sc_signal< sc_lv<1> > a_fu_232_p2;
    sc_signal< sc_lv<1> > or_ln899_fu_271_p2;
    sc_signal< sc_lv<32> > zext_ln907_1_fu_294_p1;
    sc_signal< sc_lv<32> > add_ln908_fu_297_p2;
    sc_signal< sc_lv<32> > lshr_ln908_fu_302_p2;
    sc_signal< sc_lv<32> > sub_ln908_fu_312_p2;
    sc_signal< sc_lv<64> > m_fu_291_p1;
    sc_signal< sc_lv<64> > zext_ln908_1_fu_317_p1;
    sc_signal< sc_lv<64> > zext_ln908_fu_308_p1;
    sc_signal< sc_lv<64> > shl_ln908_fu_321_p2;
    sc_signal< sc_lv<64> > zext_ln911_fu_334_p1;
    sc_signal< sc_lv<64> > m_1_fu_327_p3;
    sc_signal< sc_lv<64> > m_2_fu_337_p2;
    sc_signal< sc_lv<63> > m_s_fu_343_p4;
    sc_signal< sc_lv<11> > sub_ln915_fu_365_p2;
    sc_signal< sc_lv<1> > tmp_8_fu_357_p3;
    sc_signal< sc_lv<11> > add_ln915_fu_370_p2;
    sc_signal< sc_lv<11> > select_ln915_fu_376_p3;
    sc_signal< sc_lv<64> > m_11_fu_353_p1;
    sc_signal< sc_lv<12> > tmp_1_fu_384_p3;
    sc_signal< sc_lv<64> > p_Result_13_fu_392_p5;
    sc_signal< sc_lv<52> > trunc_ln3_fu_412_p4;
    sc_signal< sc_lv<1> > icmp_ln924_1_fu_428_p2;
    sc_signal< sc_lv<1> > icmp_ln924_fu_422_p2;
    sc_signal< sc_lv<3> > add_ln142_fu_440_p2;
    sc_signal< sc_lv<2> > tmp_5_fu_445_p4;
    sc_signal< sc_lv<1> > icmp_ln879_fu_461_p2;
    sc_signal< sc_lv<1> > icmp_ln879_1_fu_466_p2;
    sc_signal< sc_lv<1> > icmp_ln141_fu_477_p2;
    sc_signal< sc_lv<1> > icmp_ln141_1_fu_482_p2;
    sc_signal< sc_lv<1> > icmp_ln141_3_fu_498_p2;
    sc_signal< sc_lv<1> > icmp_ln142_fu_455_p2;
    sc_signal< sc_lv<1> > and_ln142_fu_503_p2;
    sc_signal< sc_lv<1> > icmp_ln141_2_fu_493_p2;
    sc_signal< sc_lv<1> > grp_fu_108_p2;
    sc_signal< sc_lv<1> > grp_fu_113_p2;
    sc_signal< sc_lv<1> > or_ln151_1_fu_521_p2;
    sc_signal< sc_lv<1> > and_ln151_1_fu_527_p2;
    sc_signal< sc_lv<1> > xor_ln885_fu_515_p2;
    sc_signal< sc_lv<1> > grp_fu_118_p2;
    sc_signal< sc_lv<1> > grp_fu_123_p2;
    sc_signal< sc_lv<1> > or_ln152_fu_538_p2;
    sc_signal< sc_lv<1> > and_ln152_1_fu_544_p2;
    sc_signal< sc_lv<1> > and_ln151_fu_532_p2;
    sc_signal< sc_lv<1> > and_ln152_fu_549_p2;
    sc_signal< sc_lv<1> > and_ln142_1_fu_509_p2;
    sc_signal< sc_lv<1> > or_ln141_fu_487_p2;
    sc_signal< sc_lv<1> > or_ln143_fu_471_p2;
    sc_signal< sc_lv<1> > or_ln151_fu_563_p2;
    sc_signal< sc_lv<5> > select_ln151_fu_555_p3;
    sc_signal< sc_lv<5> > select_ln151_1_fu_569_p3;
    sc_signal< sc_lv<1> > or_ln151_2_fu_577_p2;
    sc_signal< sc_lv<1> > or_ln151_3_fu_599_p2;
    sc_signal< sc_lv<5> > select_ln151_3_fu_591_p3;
    sc_signal< sc_lv<5> > select_ln151_2_fu_583_p3;
    sc_signal< sc_lv<15> > r_V_fu_613_p0;
    sc_signal< sc_logic > grp_fu_108_ce;
    sc_signal< bool > ap_block_pp0_stage0_00001;
    sc_signal< sc_logic > grp_fu_113_ce;
    sc_signal< sc_logic > grp_fu_118_ce;
    sc_signal< sc_logic > grp_fu_123_ce;
    sc_signal< sc_lv<5> > select_ln151_4_fu_605_p3;
    sc_signal< sc_logic > ap_ce_reg;
    sc_signal< sc_lv<9> > input_V_int_reg;
    sc_signal< sc_lv<5> > ap_return_int_reg;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const bool ap_const_boolean_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<64> ap_const_lv64_3FC0000000000000;
    static const sc_lv<64> ap_const_lv64_3FD8000000000000;
    static const sc_lv<64> ap_const_lv64_3FE4000000000000;
    static const sc_lv<64> ap_const_lv64_3FEC000000000000;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<29> ap_const_lv29_1FFFFFFF;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_FFFFFFCB;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<31> ap_const_lv31_0;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<3> ap_const_lv3_7;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<3> ap_const_lv3_3;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_FFFFFFCA;
    static const sc_lv<32> ap_const_lv32_36;
    static const sc_lv<32> ap_const_lv32_3F;
    static const sc_lv<11> ap_const_lv11_3FE;
    static const sc_lv<11> ap_const_lv11_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_34;
    static const sc_lv<11> ap_const_lv11_7FF;
    static const sc_lv<52> ap_const_lv52_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<3> ap_const_lv3_4;
    static const sc_lv<5> ap_const_lv5_5;
    static const sc_lv<5> ap_const_lv5_1A;
    static const sc_lv<5> ap_const_lv5_8;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<5> ap_const_lv5_18;
    static const sc_lv<24> ap_const_lv24_28BE;
    static const sc_lv<5> ap_const_lv5_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const2();
    void thread_ap_var_for_const3();
    void thread_ap_var_for_const4();
    void thread_ap_var_for_const1();
    void thread_ap_clk_no_reset_();
    void thread_a_fu_232_p2();
    void thread_add_ln142_fu_440_p2();
    void thread_add_ln899_fu_252_p2();
    void thread_add_ln908_fu_297_p2();
    void thread_add_ln915_fu_370_p2();
    void thread_and_ln142_1_fu_509_p2();
    void thread_and_ln142_fu_503_p2();
    void thread_and_ln151_1_fu_527_p2();
    void thread_and_ln151_fu_532_p2();
    void thread_and_ln152_1_fu_544_p2();
    void thread_and_ln152_fu_549_p2();
    void thread_and_ln899_fu_265_p2();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_00001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state2_pp0_stage0_iter1();
    void thread_ap_block_state3_pp0_stage0_iter2();
    void thread_ap_block_state4_pp0_stage0_iter3();
    void thread_ap_return();
    void thread_bitcast_ln729_fu_404_p1();
    void thread_grp_fu_108_ce();
    void thread_grp_fu_113_ce();
    void thread_grp_fu_118_ce();
    void thread_grp_fu_123_ce();
    void thread_icmp_ln141_1_fu_482_p2();
    void thread_icmp_ln141_2_fu_493_p2();
    void thread_icmp_ln141_3_fu_498_p2();
    void thread_icmp_ln141_fu_477_p2();
    void thread_icmp_ln142_fu_455_p2();
    void thread_icmp_ln879_1_fu_466_p2();
    void thread_icmp_ln879_fu_461_p2();
    void thread_icmp_ln897_1_fu_226_p2();
    void thread_icmp_ln897_fu_195_p2();
    void thread_icmp_ln908_fu_285_p2();
    void thread_icmp_ln924_1_fu_428_p2();
    void thread_icmp_ln924_fu_422_p2();
    void thread_l_fu_157_p3();
    void thread_lsb_index_fu_179_p2();
    void thread_lshr_ln897_fu_215_p2();
    void thread_lshr_ln908_fu_302_p2();
    void thread_m_11_fu_353_p1();
    void thread_m_1_fu_327_p3();
    void thread_m_2_fu_337_p2();
    void thread_m_fu_291_p1();
    void thread_m_s_fu_343_p4();
    void thread_or_ln141_fu_487_p2();
    void thread_or_ln143_fu_471_p2();
    void thread_or_ln151_1_fu_521_p2();
    void thread_or_ln151_2_fu_577_p2();
    void thread_or_ln151_3_fu_599_p2();
    void thread_or_ln151_fu_563_p2();
    void thread_or_ln152_fu_538_p2();
    void thread_or_ln899_fu_271_p2();
    void thread_or_ln924_fu_434_p2();
    void thread_or_ln_fu_277_p3();
    void thread_p_Result_12_fu_150_p3();
    void thread_p_Result_13_fu_392_p5();
    void thread_p_Result_3_fu_258_p3();
    void thread_p_Result_4_fu_221_p2();
    void thread_p_Result_s_fu_141_p4();
    void thread_r_V_fu_613_p0();
    void thread_select_ln151_1_fu_569_p3();
    void thread_select_ln151_2_fu_583_p3();
    void thread_select_ln151_3_fu_591_p3();
    void thread_select_ln151_4_fu_605_p3();
    void thread_select_ln151_fu_555_p3();
    void thread_select_ln915_fu_376_p3();
    void thread_shl_ln908_fu_321_p2();
    void thread_sub_ln894_fu_169_p2();
    void thread_sub_ln897_fu_205_p2();
    void thread_sub_ln908_fu_312_p2();
    void thread_sub_ln915_fu_365_p2();
    void thread_tmp_1_fu_384_p3();
    void thread_tmp_5_fu_445_p4();
    void thread_tmp_6_fu_185_p4();
    void thread_tmp_7_fu_238_p3();
    void thread_tmp_8_fu_357_p3();
    void thread_trunc_ln3_fu_412_p4();
    void thread_trunc_ln893_fu_165_p1();
    void thread_trunc_ln894_fu_175_p1();
    void thread_trunc_ln897_fu_201_p1();
    void thread_xor_ln885_fu_515_p2();
    void thread_xor_ln899_fu_246_p2();
    void thread_zext_ln897_fu_211_p1();
    void thread_zext_ln907_1_fu_294_p1();
    void thread_zext_ln908_1_fu_317_p1();
    void thread_zext_ln908_fu_308_p1();
    void thread_zext_ln911_fu_334_p1();
};

}

using namespace ap_rtl;

#endif
