
---------- Begin Simulation Statistics ----------
simSeconds                                   0.041113                       # Number of seconds simulated (Second)
simTicks                                  41113088000                       # Number of ticks simulated (Tick)
finalTick                                156700802000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    167.96                       # Real time elapsed on the host (Second)
hostTickRate                                244772627                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     158448                       # Number of bytes of host memory used (Byte)
simInsts                                    218436050                       # Number of instructions simulated (Count)
simOps                                      218966735                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                  1300489                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    1303649                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED 156700802000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.dptw_caches.demandHits::processor.cores.core.mmu.dtb.walker        14186                       # number of demand (read+write) hits (Count)
system.cache_hierarchy.dptw_caches.demandHits::total        14186                       # number of demand (read+write) hits (Count)
system.cache_hierarchy.dptw_caches.overallHits::processor.cores.core.mmu.dtb.walker        14186                       # number of overall hits (Count)
system.cache_hierarchy.dptw_caches.overallHits::total        14186                       # number of overall hits (Count)
system.cache_hierarchy.dptw_caches.demandMisses::processor.cores.core.mmu.dtb.walker         1421                       # number of demand (read+write) misses (Count)
system.cache_hierarchy.dptw_caches.demandMisses::total         1421                       # number of demand (read+write) misses (Count)
system.cache_hierarchy.dptw_caches.overallMisses::processor.cores.core.mmu.dtb.walker         1421                       # number of overall misses (Count)
system.cache_hierarchy.dptw_caches.overallMisses::total         1421                       # number of overall misses (Count)
system.cache_hierarchy.dptw_caches.demandMissLatency::processor.cores.core.mmu.dtb.walker     23454000                       # number of demand (read+write) miss ticks (Tick)
system.cache_hierarchy.dptw_caches.demandMissLatency::total     23454000                       # number of demand (read+write) miss ticks (Tick)
system.cache_hierarchy.dptw_caches.overallMissLatency::processor.cores.core.mmu.dtb.walker     23454000                       # number of overall miss ticks (Tick)
system.cache_hierarchy.dptw_caches.overallMissLatency::total     23454000                       # number of overall miss ticks (Tick)
system.cache_hierarchy.dptw_caches.demandAccesses::processor.cores.core.mmu.dtb.walker        15607                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.dptw_caches.demandAccesses::total        15607                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.dptw_caches.overallAccesses::processor.cores.core.mmu.dtb.walker        15607                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.dptw_caches.overallAccesses::total        15607                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.dptw_caches.demandMissRate::processor.cores.core.mmu.dtb.walker     0.091049                       # miss rate for demand accesses (Ratio)
system.cache_hierarchy.dptw_caches.demandMissRate::total     0.091049                       # miss rate for demand accesses (Ratio)
system.cache_hierarchy.dptw_caches.overallMissRate::processor.cores.core.mmu.dtb.walker     0.091049                       # miss rate for overall accesses (Ratio)
system.cache_hierarchy.dptw_caches.overallMissRate::total     0.091049                       # miss rate for overall accesses (Ratio)
system.cache_hierarchy.dptw_caches.demandAvgMissLatency::processor.cores.core.mmu.dtb.walker 16505.277973                       # average overall miss latency in ticks ((Tick/Count))
system.cache_hierarchy.dptw_caches.demandAvgMissLatency::total 16505.277973                       # average overall miss latency in ticks ((Tick/Count))
system.cache_hierarchy.dptw_caches.overallAvgMissLatency::processor.cores.core.mmu.dtb.walker 16505.277973                       # average overall miss latency ((Tick/Count))
system.cache_hierarchy.dptw_caches.overallAvgMissLatency::total 16505.277973                       # average overall miss latency ((Tick/Count))
system.cache_hierarchy.dptw_caches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cache_hierarchy.dptw_caches.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cache_hierarchy.dptw_caches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cache_hierarchy.dptw_caches.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cache_hierarchy.dptw_caches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cache_hierarchy.dptw_caches.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cache_hierarchy.dptw_caches.writebacks::writebacks         1315                       # number of writebacks (Count)
system.cache_hierarchy.dptw_caches.writebacks::total         1315                       # number of writebacks (Count)
system.cache_hierarchy.dptw_caches.demandMshrMisses::processor.cores.core.mmu.dtb.walker         1421                       # number of demand (read+write) MSHR misses (Count)
system.cache_hierarchy.dptw_caches.demandMshrMisses::total         1421                       # number of demand (read+write) MSHR misses (Count)
system.cache_hierarchy.dptw_caches.overallMshrMisses::processor.cores.core.mmu.dtb.walker         1421                       # number of overall MSHR misses (Count)
system.cache_hierarchy.dptw_caches.overallMshrMisses::total         1421                       # number of overall MSHR misses (Count)
system.cache_hierarchy.dptw_caches.demandMshrMissLatency::processor.cores.core.mmu.dtb.walker     22033000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cache_hierarchy.dptw_caches.demandMshrMissLatency::total     22033000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cache_hierarchy.dptw_caches.overallMshrMissLatency::processor.cores.core.mmu.dtb.walker     22033000                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.dptw_caches.overallMshrMissLatency::total     22033000                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.dptw_caches.demandMshrMissRate::processor.cores.core.mmu.dtb.walker     0.091049                       # mshr miss ratio for demand accesses (Ratio)
system.cache_hierarchy.dptw_caches.demandMshrMissRate::total     0.091049                       # mshr miss ratio for demand accesses (Ratio)
system.cache_hierarchy.dptw_caches.overallMshrMissRate::processor.cores.core.mmu.dtb.walker     0.091049                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.dptw_caches.overallMshrMissRate::total     0.091049                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.dptw_caches.demandAvgMshrMissLatency::processor.cores.core.mmu.dtb.walker 15505.277973                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.dptw_caches.demandAvgMshrMissLatency::total 15505.277973                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.dptw_caches.overallAvgMshrMissLatency::processor.cores.core.mmu.dtb.walker 15505.277973                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.dptw_caches.overallAvgMshrMissLatency::total 15505.277973                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.dptw_caches.replacements         1315                       # number of replacements (Count)
system.cache_hierarchy.dptw_caches.ReadReq.hits::processor.cores.core.mmu.dtb.walker        14113                       # number of ReadReq hits (Count)
system.cache_hierarchy.dptw_caches.ReadReq.hits::total        14113                       # number of ReadReq hits (Count)
system.cache_hierarchy.dptw_caches.ReadReq.misses::processor.cores.core.mmu.dtb.walker         1402                       # number of ReadReq misses (Count)
system.cache_hierarchy.dptw_caches.ReadReq.misses::total         1402                       # number of ReadReq misses (Count)
system.cache_hierarchy.dptw_caches.ReadReq.missLatency::processor.cores.core.mmu.dtb.walker     23321000                       # number of ReadReq miss ticks (Tick)
system.cache_hierarchy.dptw_caches.ReadReq.missLatency::total     23321000                       # number of ReadReq miss ticks (Tick)
system.cache_hierarchy.dptw_caches.ReadReq.accesses::processor.cores.core.mmu.dtb.walker        15515                       # number of ReadReq accesses(hits+misses) (Count)
system.cache_hierarchy.dptw_caches.ReadReq.accesses::total        15515                       # number of ReadReq accesses(hits+misses) (Count)
system.cache_hierarchy.dptw_caches.ReadReq.missRate::processor.cores.core.mmu.dtb.walker     0.090364                       # miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.dptw_caches.ReadReq.missRate::total     0.090364                       # miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.dptw_caches.ReadReq.avgMissLatency::processor.cores.core.mmu.dtb.walker 16634.094151                       # average ReadReq miss latency ((Tick/Count))
system.cache_hierarchy.dptw_caches.ReadReq.avgMissLatency::total 16634.094151                       # average ReadReq miss latency ((Tick/Count))
system.cache_hierarchy.dptw_caches.ReadReq.mshrMisses::processor.cores.core.mmu.dtb.walker         1402                       # number of ReadReq MSHR misses (Count)
system.cache_hierarchy.dptw_caches.ReadReq.mshrMisses::total         1402                       # number of ReadReq MSHR misses (Count)
system.cache_hierarchy.dptw_caches.ReadReq.mshrMissLatency::processor.cores.core.mmu.dtb.walker     21919000                       # number of ReadReq MSHR miss ticks (Tick)
system.cache_hierarchy.dptw_caches.ReadReq.mshrMissLatency::total     21919000                       # number of ReadReq MSHR miss ticks (Tick)
system.cache_hierarchy.dptw_caches.ReadReq.mshrMissRate::processor.cores.core.mmu.dtb.walker     0.090364                       # mshr miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.dptw_caches.ReadReq.mshrMissRate::total     0.090364                       # mshr miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.dptw_caches.ReadReq.avgMshrMissLatency::processor.cores.core.mmu.dtb.walker 15634.094151                       # average ReadReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.dptw_caches.ReadReq.avgMshrMissLatency::total 15634.094151                       # average ReadReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.dptw_caches.WriteReq.hits::processor.cores.core.mmu.dtb.walker           73                       # number of WriteReq hits (Count)
system.cache_hierarchy.dptw_caches.WriteReq.hits::total           73                       # number of WriteReq hits (Count)
system.cache_hierarchy.dptw_caches.WriteReq.misses::processor.cores.core.mmu.dtb.walker           19                       # number of WriteReq misses (Count)
system.cache_hierarchy.dptw_caches.WriteReq.misses::total           19                       # number of WriteReq misses (Count)
system.cache_hierarchy.dptw_caches.WriteReq.missLatency::processor.cores.core.mmu.dtb.walker       133000                       # number of WriteReq miss ticks (Tick)
system.cache_hierarchy.dptw_caches.WriteReq.missLatency::total       133000                       # number of WriteReq miss ticks (Tick)
system.cache_hierarchy.dptw_caches.WriteReq.accesses::processor.cores.core.mmu.dtb.walker           92                       # number of WriteReq accesses(hits+misses) (Count)
system.cache_hierarchy.dptw_caches.WriteReq.accesses::total           92                       # number of WriteReq accesses(hits+misses) (Count)
system.cache_hierarchy.dptw_caches.WriteReq.missRate::processor.cores.core.mmu.dtb.walker     0.206522                       # miss rate for WriteReq accesses (Ratio)
system.cache_hierarchy.dptw_caches.WriteReq.missRate::total     0.206522                       # miss rate for WriteReq accesses (Ratio)
system.cache_hierarchy.dptw_caches.WriteReq.avgMissLatency::processor.cores.core.mmu.dtb.walker         7000                       # average WriteReq miss latency ((Tick/Count))
system.cache_hierarchy.dptw_caches.WriteReq.avgMissLatency::total         7000                       # average WriteReq miss latency ((Tick/Count))
system.cache_hierarchy.dptw_caches.WriteReq.mshrMisses::processor.cores.core.mmu.dtb.walker           19                       # number of WriteReq MSHR misses (Count)
system.cache_hierarchy.dptw_caches.WriteReq.mshrMisses::total           19                       # number of WriteReq MSHR misses (Count)
system.cache_hierarchy.dptw_caches.WriteReq.mshrMissLatency::processor.cores.core.mmu.dtb.walker       114000                       # number of WriteReq MSHR miss ticks (Tick)
system.cache_hierarchy.dptw_caches.WriteReq.mshrMissLatency::total       114000                       # number of WriteReq MSHR miss ticks (Tick)
system.cache_hierarchy.dptw_caches.WriteReq.mshrMissRate::processor.cores.core.mmu.dtb.walker     0.206522                       # mshr miss rate for WriteReq accesses (Ratio)
system.cache_hierarchy.dptw_caches.WriteReq.mshrMissRate::total     0.206522                       # mshr miss rate for WriteReq accesses (Ratio)
system.cache_hierarchy.dptw_caches.WriteReq.avgMshrMissLatency::processor.cores.core.mmu.dtb.walker         6000                       # average WriteReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.dptw_caches.WriteReq.avgMshrMissLatency::total         6000                       # average WriteReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.dptw_caches.power_state.pwrStateResidencyTicks::UNDEFINED 156700802000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.dptw_caches.tags.tagsInUse   104.820173                       # Average ticks per tags in use ((Tick/Count))
system.cache_hierarchy.dptw_caches.tags.totalRefs        15210                       # Total number of references to valid blocks. (Count)
system.cache_hierarchy.dptw_caches.tags.sampledRefs         1338                       # Sample count of references to valid blocks. (Count)
system.cache_hierarchy.dptw_caches.tags.avgRefs    11.367713                       # Average number of references to valid blocks. ((Count/Count))
system.cache_hierarchy.dptw_caches.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cache_hierarchy.dptw_caches.tags.occupancies::processor.cores.core.mmu.dtb.walker   104.820173                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cache_hierarchy.dptw_caches.tags.avgOccs::processor.cores.core.mmu.dtb.walker     0.818908                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.dptw_caches.tags.avgOccs::total     0.818908                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.dptw_caches.tags.occupanciesTaskId::1024          118                       # Occupied blocks per task id (Count)
system.cache_hierarchy.dptw_caches.tags.ageTaskId_1024::0            1                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.dptw_caches.tags.ageTaskId_1024::1           13                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.dptw_caches.tags.ageTaskId_1024::3            2                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.dptw_caches.tags.ageTaskId_1024::4          102                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.dptw_caches.tags.ratioOccsTaskId::1024     0.921875                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cache_hierarchy.dptw_caches.tags.tagAccesses        63830                       # Number of tag accesses (Count)
system.cache_hierarchy.dptw_caches.tags.dataAccesses        63830                       # Number of data accesses (Count)
system.cache_hierarchy.dptw_caches.tags.power_state.pwrStateResidencyTicks::UNDEFINED 156700802000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.iocache.demandHits::lupio_blk           16                       # number of demand (read+write) hits (Count)
system.cache_hierarchy.iocache.demandHits::total           16                       # number of demand (read+write) hits (Count)
system.cache_hierarchy.iocache.overallHits::lupio_blk           16                       # number of overall hits (Count)
system.cache_hierarchy.iocache.overallHits::total           16                       # number of overall hits (Count)
system.cache_hierarchy.iocache.demandMisses::lupio_blk         3653                       # number of demand (read+write) misses (Count)
system.cache_hierarchy.iocache.demandMisses::total         3653                       # number of demand (read+write) misses (Count)
system.cache_hierarchy.iocache.overallMisses::lupio_blk         3653                       # number of overall misses (Count)
system.cache_hierarchy.iocache.overallMisses::total         3653                       # number of overall misses (Count)
system.cache_hierarchy.iocache.demandMissLatency::lupio_blk    521004000                       # number of demand (read+write) miss ticks (Tick)
system.cache_hierarchy.iocache.demandMissLatency::total    521004000                       # number of demand (read+write) miss ticks (Tick)
system.cache_hierarchy.iocache.overallMissLatency::lupio_blk    521004000                       # number of overall miss ticks (Tick)
system.cache_hierarchy.iocache.overallMissLatency::total    521004000                       # number of overall miss ticks (Tick)
system.cache_hierarchy.iocache.demandAccesses::lupio_blk         3669                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.iocache.demandAccesses::total         3669                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.iocache.overallAccesses::lupio_blk         3669                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.iocache.overallAccesses::total         3669                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.iocache.demandMissRate::lupio_blk     0.995639                       # miss rate for demand accesses (Ratio)
system.cache_hierarchy.iocache.demandMissRate::total     0.995639                       # miss rate for demand accesses (Ratio)
system.cache_hierarchy.iocache.overallMissRate::lupio_blk     0.995639                       # miss rate for overall accesses (Ratio)
system.cache_hierarchy.iocache.overallMissRate::total     0.995639                       # miss rate for overall accesses (Ratio)
system.cache_hierarchy.iocache.demandAvgMissLatency::lupio_blk 142623.597044                       # average overall miss latency in ticks ((Tick/Count))
system.cache_hierarchy.iocache.demandAvgMissLatency::total 142623.597044                       # average overall miss latency in ticks ((Tick/Count))
system.cache_hierarchy.iocache.overallAvgMissLatency::lupio_blk 142623.597044                       # average overall miss latency ((Tick/Count))
system.cache_hierarchy.iocache.overallAvgMissLatency::total 142623.597044                       # average overall miss latency ((Tick/Count))
system.cache_hierarchy.iocache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cache_hierarchy.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cache_hierarchy.iocache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cache_hierarchy.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cache_hierarchy.iocache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cache_hierarchy.iocache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cache_hierarchy.iocache.writebacks::writebacks          248                       # number of writebacks (Count)
system.cache_hierarchy.iocache.writebacks::total          248                       # number of writebacks (Count)
system.cache_hierarchy.iocache.demandMshrMisses::lupio_blk         3653                       # number of demand (read+write) MSHR misses (Count)
system.cache_hierarchy.iocache.demandMshrMisses::total         3653                       # number of demand (read+write) MSHR misses (Count)
system.cache_hierarchy.iocache.overallMshrMisses::lupio_blk         3653                       # number of overall MSHR misses (Count)
system.cache_hierarchy.iocache.overallMshrMisses::total         3653                       # number of overall MSHR misses (Count)
system.cache_hierarchy.iocache.demandMshrMissLatency::lupio_blk    338324030                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cache_hierarchy.iocache.demandMshrMissLatency::total    338324030                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cache_hierarchy.iocache.overallMshrMissLatency::lupio_blk    338324030                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.iocache.overallMshrMissLatency::total    338324030                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.iocache.demandMshrMissRate::lupio_blk     0.995639                       # mshr miss ratio for demand accesses (Ratio)
system.cache_hierarchy.iocache.demandMshrMissRate::total     0.995639                       # mshr miss ratio for demand accesses (Ratio)
system.cache_hierarchy.iocache.overallMshrMissRate::lupio_blk     0.995639                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.iocache.overallMshrMissRate::total     0.995639                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.iocache.demandAvgMshrMissLatency::lupio_blk 92615.392828                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.iocache.demandAvgMshrMissLatency::total 92615.392828                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.iocache.overallAvgMshrMissLatency::lupio_blk 92615.392828                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.iocache.overallAvgMshrMissLatency::total 92615.392828                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.iocache.replacements         3196                       # number of replacements (Count)
system.cache_hierarchy.iocache.ReadReq.hits::lupio_blk           16                       # number of ReadReq hits (Count)
system.cache_hierarchy.iocache.ReadReq.hits::total           16                       # number of ReadReq hits (Count)
system.cache_hierarchy.iocache.ReadReq.misses::lupio_blk         3013                       # number of ReadReq misses (Count)
system.cache_hierarchy.iocache.ReadReq.misses::total         3013                       # number of ReadReq misses (Count)
system.cache_hierarchy.iocache.ReadReq.missLatency::lupio_blk    444042000                       # number of ReadReq miss ticks (Tick)
system.cache_hierarchy.iocache.ReadReq.missLatency::total    444042000                       # number of ReadReq miss ticks (Tick)
system.cache_hierarchy.iocache.ReadReq.accesses::lupio_blk         3029                       # number of ReadReq accesses(hits+misses) (Count)
system.cache_hierarchy.iocache.ReadReq.accesses::total         3029                       # number of ReadReq accesses(hits+misses) (Count)
system.cache_hierarchy.iocache.ReadReq.missRate::lupio_blk     0.994718                       # miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.iocache.ReadReq.missRate::total     0.994718                       # miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.iocache.ReadReq.avgMissLatency::lupio_blk 147375.373382                       # average ReadReq miss latency ((Tick/Count))
system.cache_hierarchy.iocache.ReadReq.avgMissLatency::total 147375.373382                       # average ReadReq miss latency ((Tick/Count))
system.cache_hierarchy.iocache.ReadReq.mshrMisses::lupio_blk         3013                       # number of ReadReq MSHR misses (Count)
system.cache_hierarchy.iocache.ReadReq.mshrMisses::total         3013                       # number of ReadReq MSHR misses (Count)
system.cache_hierarchy.iocache.ReadReq.mshrMissLatency::lupio_blk    293392000                       # number of ReadReq MSHR miss ticks (Tick)
system.cache_hierarchy.iocache.ReadReq.mshrMissLatency::total    293392000                       # number of ReadReq MSHR miss ticks (Tick)
system.cache_hierarchy.iocache.ReadReq.mshrMissRate::lupio_blk     0.994718                       # mshr miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.iocache.ReadReq.mshrMissRate::total     0.994718                       # mshr miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.iocache.ReadReq.avgMshrMissLatency::lupio_blk 97375.373382                       # average ReadReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.iocache.ReadReq.avgMshrMissLatency::total 97375.373382                       # average ReadReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.iocache.WriteLineReq.misses::lupio_blk          576                       # number of WriteLineReq misses (Count)
system.cache_hierarchy.iocache.WriteLineReq.misses::total          576                       # number of WriteLineReq misses (Count)
system.cache_hierarchy.iocache.WriteLineReq.missLatency::lupio_blk     69335000                       # number of WriteLineReq miss ticks (Tick)
system.cache_hierarchy.iocache.WriteLineReq.missLatency::total     69335000                       # number of WriteLineReq miss ticks (Tick)
system.cache_hierarchy.iocache.WriteLineReq.accesses::lupio_blk          576                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cache_hierarchy.iocache.WriteLineReq.accesses::total          576                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cache_hierarchy.iocache.WriteLineReq.missRate::lupio_blk            1                       # miss rate for WriteLineReq accesses (Ratio)
system.cache_hierarchy.iocache.WriteLineReq.missRate::total            1                       # miss rate for WriteLineReq accesses (Ratio)
system.cache_hierarchy.iocache.WriteLineReq.avgMissLatency::lupio_blk 120373.263889                       # average WriteLineReq miss latency ((Tick/Count))
system.cache_hierarchy.iocache.WriteLineReq.avgMissLatency::total 120373.263889                       # average WriteLineReq miss latency ((Tick/Count))
system.cache_hierarchy.iocache.WriteLineReq.mshrMisses::lupio_blk          576                       # number of WriteLineReq MSHR misses (Count)
system.cache_hierarchy.iocache.WriteLineReq.mshrMisses::total          576                       # number of WriteLineReq MSHR misses (Count)
system.cache_hierarchy.iocache.WriteLineReq.mshrMissLatency::lupio_blk     40506029                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cache_hierarchy.iocache.WriteLineReq.mshrMissLatency::total     40506029                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cache_hierarchy.iocache.WriteLineReq.mshrMissRate::lupio_blk            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cache_hierarchy.iocache.WriteLineReq.mshrMissRate::total            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cache_hierarchy.iocache.WriteLineReq.avgMshrMissLatency::lupio_blk 70322.967014                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.iocache.WriteLineReq.avgMshrMissLatency::total 70322.967014                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.iocache.WriteReq.misses::lupio_blk           64                       # number of WriteReq misses (Count)
system.cache_hierarchy.iocache.WriteReq.misses::total           64                       # number of WriteReq misses (Count)
system.cache_hierarchy.iocache.WriteReq.missLatency::lupio_blk      7627000                       # number of WriteReq miss ticks (Tick)
system.cache_hierarchy.iocache.WriteReq.missLatency::total      7627000                       # number of WriteReq miss ticks (Tick)
system.cache_hierarchy.iocache.WriteReq.accesses::lupio_blk           64                       # number of WriteReq accesses(hits+misses) (Count)
system.cache_hierarchy.iocache.WriteReq.accesses::total           64                       # number of WriteReq accesses(hits+misses) (Count)
system.cache_hierarchy.iocache.WriteReq.missRate::lupio_blk            1                       # miss rate for WriteReq accesses (Ratio)
system.cache_hierarchy.iocache.WriteReq.missRate::total            1                       # miss rate for WriteReq accesses (Ratio)
system.cache_hierarchy.iocache.WriteReq.avgMissLatency::lupio_blk 119171.875000                       # average WriteReq miss latency ((Tick/Count))
system.cache_hierarchy.iocache.WriteReq.avgMissLatency::total 119171.875000                       # average WriteReq miss latency ((Tick/Count))
system.cache_hierarchy.iocache.WriteReq.mshrMisses::lupio_blk           64                       # number of WriteReq MSHR misses (Count)
system.cache_hierarchy.iocache.WriteReq.mshrMisses::total           64                       # number of WriteReq MSHR misses (Count)
system.cache_hierarchy.iocache.WriteReq.mshrMissLatency::lupio_blk      4426001                       # number of WriteReq MSHR miss ticks (Tick)
system.cache_hierarchy.iocache.WriteReq.mshrMissLatency::total      4426001                       # number of WriteReq MSHR miss ticks (Tick)
system.cache_hierarchy.iocache.WriteReq.mshrMissRate::lupio_blk            1                       # mshr miss rate for WriteReq accesses (Ratio)
system.cache_hierarchy.iocache.WriteReq.mshrMissRate::total            1                       # mshr miss rate for WriteReq accesses (Ratio)
system.cache_hierarchy.iocache.WriteReq.avgMshrMissLatency::lupio_blk 69156.265625                       # average WriteReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.iocache.WriteReq.avgMshrMissLatency::total 69156.265625                       # average WriteReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.iocache.power_state.pwrStateResidencyTicks::UNDEFINED 156700802000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.iocache.tags.tagsInUse    15.444737                       # Average ticks per tags in use ((Tick/Count))
system.cache_hierarchy.iocache.tags.totalRefs         3669                       # Total number of references to valid blocks. (Count)
system.cache_hierarchy.iocache.tags.sampledRefs         3653                       # Sample count of references to valid blocks. (Count)
system.cache_hierarchy.iocache.tags.avgRefs     1.004380                       # Average number of references to valid blocks. ((Count/Count))
system.cache_hierarchy.iocache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cache_hierarchy.iocache.tags.occupancies::lupio_blk    15.444737                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cache_hierarchy.iocache.tags.avgOccs::lupio_blk     0.965296                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.iocache.tags.avgOccs::total     0.965296                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.iocache.tags.occupanciesTaskId::1023           16                       # Occupied blocks per task id (Count)
system.cache_hierarchy.iocache.tags.ageTaskId_1023::2           16                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.iocache.tags.ratioOccsTaskId::1023            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cache_hierarchy.iocache.tags.tagAccesses        33005                       # Number of tag accesses (Count)
system.cache_hierarchy.iocache.tags.dataAccesses        33005                       # Number of data accesses (Count)
system.cache_hierarchy.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 156700802000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.iptw_caches.demandHits::processor.cores.core.mmu.itb.walker         8227                       # number of demand (read+write) hits (Count)
system.cache_hierarchy.iptw_caches.demandHits::total         8227                       # number of demand (read+write) hits (Count)
system.cache_hierarchy.iptw_caches.overallHits::processor.cores.core.mmu.itb.walker         8227                       # number of overall hits (Count)
system.cache_hierarchy.iptw_caches.overallHits::total         8227                       # number of overall hits (Count)
system.cache_hierarchy.iptw_caches.demandMisses::processor.cores.core.mmu.itb.walker          937                       # number of demand (read+write) misses (Count)
system.cache_hierarchy.iptw_caches.demandMisses::total          937                       # number of demand (read+write) misses (Count)
system.cache_hierarchy.iptw_caches.overallMisses::processor.cores.core.mmu.itb.walker          937                       # number of overall misses (Count)
system.cache_hierarchy.iptw_caches.overallMisses::total          937                       # number of overall misses (Count)
system.cache_hierarchy.iptw_caches.demandMissLatency::processor.cores.core.mmu.itb.walker     15704000                       # number of demand (read+write) miss ticks (Tick)
system.cache_hierarchy.iptw_caches.demandMissLatency::total     15704000                       # number of demand (read+write) miss ticks (Tick)
system.cache_hierarchy.iptw_caches.overallMissLatency::processor.cores.core.mmu.itb.walker     15704000                       # number of overall miss ticks (Tick)
system.cache_hierarchy.iptw_caches.overallMissLatency::total     15704000                       # number of overall miss ticks (Tick)
system.cache_hierarchy.iptw_caches.demandAccesses::processor.cores.core.mmu.itb.walker         9164                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.iptw_caches.demandAccesses::total         9164                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.iptw_caches.overallAccesses::processor.cores.core.mmu.itb.walker         9164                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.iptw_caches.overallAccesses::total         9164                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.iptw_caches.demandMissRate::processor.cores.core.mmu.itb.walker     0.102248                       # miss rate for demand accesses (Ratio)
system.cache_hierarchy.iptw_caches.demandMissRate::total     0.102248                       # miss rate for demand accesses (Ratio)
system.cache_hierarchy.iptw_caches.overallMissRate::processor.cores.core.mmu.itb.walker     0.102248                       # miss rate for overall accesses (Ratio)
system.cache_hierarchy.iptw_caches.overallMissRate::total     0.102248                       # miss rate for overall accesses (Ratio)
system.cache_hierarchy.iptw_caches.demandAvgMissLatency::processor.cores.core.mmu.itb.walker 16759.871932                       # average overall miss latency in ticks ((Tick/Count))
system.cache_hierarchy.iptw_caches.demandAvgMissLatency::total 16759.871932                       # average overall miss latency in ticks ((Tick/Count))
system.cache_hierarchy.iptw_caches.overallAvgMissLatency::processor.cores.core.mmu.itb.walker 16759.871932                       # average overall miss latency ((Tick/Count))
system.cache_hierarchy.iptw_caches.overallAvgMissLatency::total 16759.871932                       # average overall miss latency ((Tick/Count))
system.cache_hierarchy.iptw_caches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cache_hierarchy.iptw_caches.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cache_hierarchy.iptw_caches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cache_hierarchy.iptw_caches.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cache_hierarchy.iptw_caches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cache_hierarchy.iptw_caches.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cache_hierarchy.iptw_caches.writebacks::writebacks          884                       # number of writebacks (Count)
system.cache_hierarchy.iptw_caches.writebacks::total          884                       # number of writebacks (Count)
system.cache_hierarchy.iptw_caches.demandMshrMisses::processor.cores.core.mmu.itb.walker          937                       # number of demand (read+write) MSHR misses (Count)
system.cache_hierarchy.iptw_caches.demandMshrMisses::total          937                       # number of demand (read+write) MSHR misses (Count)
system.cache_hierarchy.iptw_caches.overallMshrMisses::processor.cores.core.mmu.itb.walker          937                       # number of overall MSHR misses (Count)
system.cache_hierarchy.iptw_caches.overallMshrMisses::total          937                       # number of overall MSHR misses (Count)
system.cache_hierarchy.iptw_caches.demandMshrMissLatency::processor.cores.core.mmu.itb.walker     14767000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cache_hierarchy.iptw_caches.demandMshrMissLatency::total     14767000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cache_hierarchy.iptw_caches.overallMshrMissLatency::processor.cores.core.mmu.itb.walker     14767000                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.iptw_caches.overallMshrMissLatency::total     14767000                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.iptw_caches.demandMshrMissRate::processor.cores.core.mmu.itb.walker     0.102248                       # mshr miss ratio for demand accesses (Ratio)
system.cache_hierarchy.iptw_caches.demandMshrMissRate::total     0.102248                       # mshr miss ratio for demand accesses (Ratio)
system.cache_hierarchy.iptw_caches.overallMshrMissRate::processor.cores.core.mmu.itb.walker     0.102248                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.iptw_caches.overallMshrMissRate::total     0.102248                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.iptw_caches.demandAvgMshrMissLatency::processor.cores.core.mmu.itb.walker 15759.871932                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.iptw_caches.demandAvgMshrMissLatency::total 15759.871932                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.iptw_caches.overallAvgMshrMissLatency::processor.cores.core.mmu.itb.walker 15759.871932                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.iptw_caches.overallAvgMshrMissLatency::total 15759.871932                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.iptw_caches.replacements          884                       # number of replacements (Count)
system.cache_hierarchy.iptw_caches.ReadReq.hits::processor.cores.core.mmu.itb.walker         8073                       # number of ReadReq hits (Count)
system.cache_hierarchy.iptw_caches.ReadReq.hits::total         8073                       # number of ReadReq hits (Count)
system.cache_hierarchy.iptw_caches.ReadReq.misses::processor.cores.core.mmu.itb.walker          918                       # number of ReadReq misses (Count)
system.cache_hierarchy.iptw_caches.ReadReq.misses::total          918                       # number of ReadReq misses (Count)
system.cache_hierarchy.iptw_caches.ReadReq.missLatency::processor.cores.core.mmu.itb.walker     15459000                       # number of ReadReq miss ticks (Tick)
system.cache_hierarchy.iptw_caches.ReadReq.missLatency::total     15459000                       # number of ReadReq miss ticks (Tick)
system.cache_hierarchy.iptw_caches.ReadReq.accesses::processor.cores.core.mmu.itb.walker         8991                       # number of ReadReq accesses(hits+misses) (Count)
system.cache_hierarchy.iptw_caches.ReadReq.accesses::total         8991                       # number of ReadReq accesses(hits+misses) (Count)
system.cache_hierarchy.iptw_caches.ReadReq.missRate::processor.cores.core.mmu.itb.walker     0.102102                       # miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.iptw_caches.ReadReq.missRate::total     0.102102                       # miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.iptw_caches.ReadReq.avgMissLatency::processor.cores.core.mmu.itb.walker 16839.869281                       # average ReadReq miss latency ((Tick/Count))
system.cache_hierarchy.iptw_caches.ReadReq.avgMissLatency::total 16839.869281                       # average ReadReq miss latency ((Tick/Count))
system.cache_hierarchy.iptw_caches.ReadReq.mshrMisses::processor.cores.core.mmu.itb.walker          918                       # number of ReadReq MSHR misses (Count)
system.cache_hierarchy.iptw_caches.ReadReq.mshrMisses::total          918                       # number of ReadReq MSHR misses (Count)
system.cache_hierarchy.iptw_caches.ReadReq.mshrMissLatency::processor.cores.core.mmu.itb.walker     14541000                       # number of ReadReq MSHR miss ticks (Tick)
system.cache_hierarchy.iptw_caches.ReadReq.mshrMissLatency::total     14541000                       # number of ReadReq MSHR miss ticks (Tick)
system.cache_hierarchy.iptw_caches.ReadReq.mshrMissRate::processor.cores.core.mmu.itb.walker     0.102102                       # mshr miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.iptw_caches.ReadReq.mshrMissRate::total     0.102102                       # mshr miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.iptw_caches.ReadReq.avgMshrMissLatency::processor.cores.core.mmu.itb.walker 15839.869281                       # average ReadReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.iptw_caches.ReadReq.avgMshrMissLatency::total 15839.869281                       # average ReadReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.iptw_caches.WriteReq.hits::processor.cores.core.mmu.itb.walker          154                       # number of WriteReq hits (Count)
system.cache_hierarchy.iptw_caches.WriteReq.hits::total          154                       # number of WriteReq hits (Count)
system.cache_hierarchy.iptw_caches.WriteReq.misses::processor.cores.core.mmu.itb.walker           19                       # number of WriteReq misses (Count)
system.cache_hierarchy.iptw_caches.WriteReq.misses::total           19                       # number of WriteReq misses (Count)
system.cache_hierarchy.iptw_caches.WriteReq.missLatency::processor.cores.core.mmu.itb.walker       245000                       # number of WriteReq miss ticks (Tick)
system.cache_hierarchy.iptw_caches.WriteReq.missLatency::total       245000                       # number of WriteReq miss ticks (Tick)
system.cache_hierarchy.iptw_caches.WriteReq.accesses::processor.cores.core.mmu.itb.walker          173                       # number of WriteReq accesses(hits+misses) (Count)
system.cache_hierarchy.iptw_caches.WriteReq.accesses::total          173                       # number of WriteReq accesses(hits+misses) (Count)
system.cache_hierarchy.iptw_caches.WriteReq.missRate::processor.cores.core.mmu.itb.walker     0.109827                       # miss rate for WriteReq accesses (Ratio)
system.cache_hierarchy.iptw_caches.WriteReq.missRate::total     0.109827                       # miss rate for WriteReq accesses (Ratio)
system.cache_hierarchy.iptw_caches.WriteReq.avgMissLatency::processor.cores.core.mmu.itb.walker 12894.736842                       # average WriteReq miss latency ((Tick/Count))
system.cache_hierarchy.iptw_caches.WriteReq.avgMissLatency::total 12894.736842                       # average WriteReq miss latency ((Tick/Count))
system.cache_hierarchy.iptw_caches.WriteReq.mshrMisses::processor.cores.core.mmu.itb.walker           19                       # number of WriteReq MSHR misses (Count)
system.cache_hierarchy.iptw_caches.WriteReq.mshrMisses::total           19                       # number of WriteReq MSHR misses (Count)
system.cache_hierarchy.iptw_caches.WriteReq.mshrMissLatency::processor.cores.core.mmu.itb.walker       226000                       # number of WriteReq MSHR miss ticks (Tick)
system.cache_hierarchy.iptw_caches.WriteReq.mshrMissLatency::total       226000                       # number of WriteReq MSHR miss ticks (Tick)
system.cache_hierarchy.iptw_caches.WriteReq.mshrMissRate::processor.cores.core.mmu.itb.walker     0.109827                       # mshr miss rate for WriteReq accesses (Ratio)
system.cache_hierarchy.iptw_caches.WriteReq.mshrMissRate::total     0.109827                       # mshr miss rate for WriteReq accesses (Ratio)
system.cache_hierarchy.iptw_caches.WriteReq.avgMshrMissLatency::processor.cores.core.mmu.itb.walker 11894.736842                       # average WriteReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.iptw_caches.WriteReq.avgMshrMissLatency::total 11894.736842                       # average WriteReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.iptw_caches.power_state.pwrStateResidencyTicks::UNDEFINED 156700802000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.iptw_caches.tags.tagsInUse    37.702159                       # Average ticks per tags in use ((Tick/Count))
system.cache_hierarchy.iptw_caches.tags.totalRefs         7374                       # Total number of references to valid blocks. (Count)
system.cache_hierarchy.iptw_caches.tags.sampledRefs          891                       # Sample count of references to valid blocks. (Count)
system.cache_hierarchy.iptw_caches.tags.avgRefs     8.276094                       # Average number of references to valid blocks. ((Count/Count))
system.cache_hierarchy.iptw_caches.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cache_hierarchy.iptw_caches.tags.occupancies::processor.cores.core.mmu.itb.walker    37.702159                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cache_hierarchy.iptw_caches.tags.avgOccs::processor.cores.core.mmu.itb.walker     0.294548                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.iptw_caches.tags.avgOccs::total     0.294548                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.iptw_caches.tags.occupanciesTaskId::1024           39                       # Occupied blocks per task id (Count)
system.cache_hierarchy.iptw_caches.tags.ageTaskId_1024::1            8                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.iptw_caches.tags.ageTaskId_1024::4           31                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.iptw_caches.tags.ratioOccsTaskId::1024     0.304688                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cache_hierarchy.iptw_caches.tags.tagAccesses        37574                       # Number of tag accesses (Count)
system.cache_hierarchy.iptw_caches.tags.dataAccesses        37574                       # Number of data accesses (Count)
system.cache_hierarchy.iptw_caches.tags.power_state.pwrStateResidencyTicks::UNDEFINED 156700802000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.l1dcaches.demandHits::processor.cores.core.data     17717925                       # number of demand (read+write) hits (Count)
system.cache_hierarchy.l1dcaches.demandHits::total     17717925                       # number of demand (read+write) hits (Count)
system.cache_hierarchy.l1dcaches.overallHits::processor.cores.core.data     17717925                       # number of overall hits (Count)
system.cache_hierarchy.l1dcaches.overallHits::total     17717925                       # number of overall hits (Count)
system.cache_hierarchy.l1dcaches.demandMisses::processor.cores.core.data        62648                       # number of demand (read+write) misses (Count)
system.cache_hierarchy.l1dcaches.demandMisses::total        62648                       # number of demand (read+write) misses (Count)
system.cache_hierarchy.l1dcaches.overallMisses::processor.cores.core.data        62648                       # number of overall misses (Count)
system.cache_hierarchy.l1dcaches.overallMisses::total        62648                       # number of overall misses (Count)
system.cache_hierarchy.l1dcaches.demandMissLatency::processor.cores.core.data   1509382998                       # number of demand (read+write) miss ticks (Tick)
system.cache_hierarchy.l1dcaches.demandMissLatency::total   1509382998                       # number of demand (read+write) miss ticks (Tick)
system.cache_hierarchy.l1dcaches.overallMissLatency::processor.cores.core.data   1509382998                       # number of overall miss ticks (Tick)
system.cache_hierarchy.l1dcaches.overallMissLatency::total   1509382998                       # number of overall miss ticks (Tick)
system.cache_hierarchy.l1dcaches.demandAccesses::processor.cores.core.data     17780573                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.l1dcaches.demandAccesses::total     17780573                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.l1dcaches.overallAccesses::processor.cores.core.data     17780573                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.l1dcaches.overallAccesses::total     17780573                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.l1dcaches.demandMissRate::processor.cores.core.data     0.003523                       # miss rate for demand accesses (Ratio)
system.cache_hierarchy.l1dcaches.demandMissRate::total     0.003523                       # miss rate for demand accesses (Ratio)
system.cache_hierarchy.l1dcaches.overallMissRate::processor.cores.core.data     0.003523                       # miss rate for overall accesses (Ratio)
system.cache_hierarchy.l1dcaches.overallMissRate::total     0.003523                       # miss rate for overall accesses (Ratio)
system.cache_hierarchy.l1dcaches.demandAvgMissLatency::processor.cores.core.data 24093.075565                       # average overall miss latency in ticks ((Tick/Count))
system.cache_hierarchy.l1dcaches.demandAvgMissLatency::total 24093.075565                       # average overall miss latency in ticks ((Tick/Count))
system.cache_hierarchy.l1dcaches.overallAvgMissLatency::processor.cores.core.data 24093.075565                       # average overall miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.overallAvgMissLatency::total 24093.075565                       # average overall miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.blockedCycles::no_mshrs          289                       # number of cycles access was blocked (Cycle)
system.cache_hierarchy.l1dcaches.blockedCycles::no_targets        30892                       # number of cycles access was blocked (Cycle)
system.cache_hierarchy.l1dcaches.blockedCauses::no_mshrs           70                       # number of times access was blocked (Count)
system.cache_hierarchy.l1dcaches.blockedCauses::no_targets         2152                       # number of times access was blocked (Count)
system.cache_hierarchy.l1dcaches.avgBlocked::no_mshrs     4.128571                       # average number of cycles each access was blocked ((Cycle/Count))
system.cache_hierarchy.l1dcaches.avgBlocked::no_targets    14.355019                       # average number of cycles each access was blocked ((Cycle/Count))
system.cache_hierarchy.l1dcaches.writebacks::writebacks        10184                       # number of writebacks (Count)
system.cache_hierarchy.l1dcaches.writebacks::total        10184                       # number of writebacks (Count)
system.cache_hierarchy.l1dcaches.demandMshrHits::processor.cores.core.data        53433                       # number of demand (read+write) MSHR hits (Count)
system.cache_hierarchy.l1dcaches.demandMshrHits::total        53433                       # number of demand (read+write) MSHR hits (Count)
system.cache_hierarchy.l1dcaches.overallMshrHits::processor.cores.core.data        53433                       # number of overall MSHR hits (Count)
system.cache_hierarchy.l1dcaches.overallMshrHits::total        53433                       # number of overall MSHR hits (Count)
system.cache_hierarchy.l1dcaches.demandMshrMisses::processor.cores.core.data         9215                       # number of demand (read+write) MSHR misses (Count)
system.cache_hierarchy.l1dcaches.demandMshrMisses::total         9215                       # number of demand (read+write) MSHR misses (Count)
system.cache_hierarchy.l1dcaches.overallMshrMisses::cache_hierarchy.l1dcaches.prefetcher         3412                       # number of overall MSHR misses (Count)
system.cache_hierarchy.l1dcaches.overallMshrMisses::processor.cores.core.data         9215                       # number of overall MSHR misses (Count)
system.cache_hierarchy.l1dcaches.overallMshrMisses::total        12627                       # number of overall MSHR misses (Count)
system.cache_hierarchy.l1dcaches.overallMshrUncacheable::processor.cores.core.data         1357                       # number of overall MSHR uncacheable misses (Count)
system.cache_hierarchy.l1dcaches.overallMshrUncacheable::total         1357                       # number of overall MSHR uncacheable misses (Count)
system.cache_hierarchy.l1dcaches.demandMshrMissLatency::processor.cores.core.data    216774000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cache_hierarchy.l1dcaches.demandMshrMissLatency::total    216774000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cache_hierarchy.l1dcaches.overallMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher    119174630                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.l1dcaches.overallMshrMissLatency::processor.cores.core.data    216774000                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.l1dcaches.overallMshrMissLatency::total    335948630                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.l1dcaches.overallMshrUncacheableLatency::processor.cores.core.data     44704000                       # number of overall MSHR uncacheable ticks (Tick)
system.cache_hierarchy.l1dcaches.overallMshrUncacheableLatency::total     44704000                       # number of overall MSHR uncacheable ticks (Tick)
system.cache_hierarchy.l1dcaches.demandMshrMissRate::processor.cores.core.data     0.000518                       # mshr miss ratio for demand accesses (Ratio)
system.cache_hierarchy.l1dcaches.demandMshrMissRate::total     0.000518                       # mshr miss ratio for demand accesses (Ratio)
system.cache_hierarchy.l1dcaches.overallMshrMissRate::cache_hierarchy.l1dcaches.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.l1dcaches.overallMshrMissRate::processor.cores.core.data     0.000518                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.l1dcaches.overallMshrMissRate::total     0.000710                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.l1dcaches.demandAvgMshrMissLatency::processor.cores.core.data 23524.036896                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.demandAvgMshrMissLatency::total 23524.036896                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 34928.086166                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.overallAvgMshrMissLatency::processor.cores.core.data 23524.036896                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.overallAvgMshrMissLatency::total 26605.577730                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.overallAvgMshrUncacheableLatency::processor.cores.core.data 32943.257185                       # average overall mshr uncacheable latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.overallAvgMshrUncacheableLatency::total 32943.257185                       # average overall mshr uncacheable latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.replacements        10184                       # number of replacements (Count)
system.cache_hierarchy.l1dcaches.HardPFReq.mshrMisses::cache_hierarchy.l1dcaches.prefetcher         3412                       # number of HardPFReq MSHR misses (Count)
system.cache_hierarchy.l1dcaches.HardPFReq.mshrMisses::total         3412                       # number of HardPFReq MSHR misses (Count)
system.cache_hierarchy.l1dcaches.HardPFReq.mshrMissLatency::cache_hierarchy.l1dcaches.prefetcher    119174630                       # number of HardPFReq MSHR miss ticks (Tick)
system.cache_hierarchy.l1dcaches.HardPFReq.mshrMissLatency::total    119174630                       # number of HardPFReq MSHR miss ticks (Tick)
system.cache_hierarchy.l1dcaches.HardPFReq.mshrMissRate::cache_hierarchy.l1dcaches.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cache_hierarchy.l1dcaches.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cache_hierarchy.l1dcaches.HardPFReq.avgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 34928.086166                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.HardPFReq.avgMshrMissLatency::total 34928.086166                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.ReadReq.hits::processor.cores.core.data      8269083                       # number of ReadReq hits (Count)
system.cache_hierarchy.l1dcaches.ReadReq.hits::total      8269083                       # number of ReadReq hits (Count)
system.cache_hierarchy.l1dcaches.ReadReq.misses::processor.cores.core.data        13187                       # number of ReadReq misses (Count)
system.cache_hierarchy.l1dcaches.ReadReq.misses::total        13187                       # number of ReadReq misses (Count)
system.cache_hierarchy.l1dcaches.ReadReq.missLatency::processor.cores.core.data    253863000                       # number of ReadReq miss ticks (Tick)
system.cache_hierarchy.l1dcaches.ReadReq.missLatency::total    253863000                       # number of ReadReq miss ticks (Tick)
system.cache_hierarchy.l1dcaches.ReadReq.accesses::processor.cores.core.data      8282270                       # number of ReadReq accesses(hits+misses) (Count)
system.cache_hierarchy.l1dcaches.ReadReq.accesses::total      8282270                       # number of ReadReq accesses(hits+misses) (Count)
system.cache_hierarchy.l1dcaches.ReadReq.missRate::processor.cores.core.data     0.001592                       # miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.l1dcaches.ReadReq.missRate::total     0.001592                       # miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.l1dcaches.ReadReq.avgMissLatency::processor.cores.core.data 19251.004777                       # average ReadReq miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.ReadReq.avgMissLatency::total 19251.004777                       # average ReadReq miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.ReadReq.mshrHits::processor.cores.core.data         7647                       # number of ReadReq MSHR hits (Count)
system.cache_hierarchy.l1dcaches.ReadReq.mshrHits::total         7647                       # number of ReadReq MSHR hits (Count)
system.cache_hierarchy.l1dcaches.ReadReq.mshrMisses::processor.cores.core.data         5540                       # number of ReadReq MSHR misses (Count)
system.cache_hierarchy.l1dcaches.ReadReq.mshrMisses::total         5540                       # number of ReadReq MSHR misses (Count)
system.cache_hierarchy.l1dcaches.ReadReq.mshrUncacheable::processor.cores.core.data          485                       # number of ReadReq MSHR uncacheable (Count)
system.cache_hierarchy.l1dcaches.ReadReq.mshrUncacheable::total          485                       # number of ReadReq MSHR uncacheable (Count)
system.cache_hierarchy.l1dcaches.ReadReq.mshrMissLatency::processor.cores.core.data     99478000                       # number of ReadReq MSHR miss ticks (Tick)
system.cache_hierarchy.l1dcaches.ReadReq.mshrMissLatency::total     99478000                       # number of ReadReq MSHR miss ticks (Tick)
system.cache_hierarchy.l1dcaches.ReadReq.mshrUncacheableLatency::processor.cores.core.data     44704000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cache_hierarchy.l1dcaches.ReadReq.mshrUncacheableLatency::total     44704000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cache_hierarchy.l1dcaches.ReadReq.mshrMissRate::processor.cores.core.data     0.000669                       # mshr miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.l1dcaches.ReadReq.mshrMissRate::total     0.000669                       # mshr miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.l1dcaches.ReadReq.avgMshrMissLatency::processor.cores.core.data 17956.317690                       # average ReadReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.ReadReq.avgMshrMissLatency::total 17956.317690                       # average ReadReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.ReadReq.avgMshrUncacheableLatency::processor.cores.core.data 92173.195876                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.ReadReq.avgMshrUncacheableLatency::total 92173.195876                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.SwapReq.hits::processor.cores.core.data       271250                       # number of SwapReq hits (Count)
system.cache_hierarchy.l1dcaches.SwapReq.hits::total       271250                       # number of SwapReq hits (Count)
system.cache_hierarchy.l1dcaches.SwapReq.misses::processor.cores.core.data           38                       # number of SwapReq misses (Count)
system.cache_hierarchy.l1dcaches.SwapReq.misses::total           38                       # number of SwapReq misses (Count)
system.cache_hierarchy.l1dcaches.SwapReq.missLatency::processor.cores.core.data      2374000                       # number of SwapReq miss ticks (Tick)
system.cache_hierarchy.l1dcaches.SwapReq.missLatency::total      2374000                       # number of SwapReq miss ticks (Tick)
system.cache_hierarchy.l1dcaches.SwapReq.accesses::processor.cores.core.data       271288                       # number of SwapReq accesses(hits+misses) (Count)
system.cache_hierarchy.l1dcaches.SwapReq.accesses::total       271288                       # number of SwapReq accesses(hits+misses) (Count)
system.cache_hierarchy.l1dcaches.SwapReq.missRate::processor.cores.core.data     0.000140                       # miss rate for SwapReq accesses (Ratio)
system.cache_hierarchy.l1dcaches.SwapReq.missRate::total     0.000140                       # miss rate for SwapReq accesses (Ratio)
system.cache_hierarchy.l1dcaches.SwapReq.avgMissLatency::processor.cores.core.data 62473.684211                       # average SwapReq miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.SwapReq.avgMissLatency::total 62473.684211                       # average SwapReq miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.SwapReq.mshrMisses::processor.cores.core.data           38                       # number of SwapReq MSHR misses (Count)
system.cache_hierarchy.l1dcaches.SwapReq.mshrMisses::total           38                       # number of SwapReq MSHR misses (Count)
system.cache_hierarchy.l1dcaches.SwapReq.mshrMissLatency::processor.cores.core.data      2336000                       # number of SwapReq MSHR miss ticks (Tick)
system.cache_hierarchy.l1dcaches.SwapReq.mshrMissLatency::total      2336000                       # number of SwapReq MSHR miss ticks (Tick)
system.cache_hierarchy.l1dcaches.SwapReq.mshrMissRate::processor.cores.core.data     0.000140                       # mshr miss rate for SwapReq accesses (Ratio)
system.cache_hierarchy.l1dcaches.SwapReq.mshrMissRate::total     0.000140                       # mshr miss rate for SwapReq accesses (Ratio)
system.cache_hierarchy.l1dcaches.SwapReq.avgMshrMissLatency::processor.cores.core.data 61473.684211                       # average SwapReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.SwapReq.avgMshrMissLatency::total 61473.684211                       # average SwapReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.WriteReq.hits::processor.cores.core.data      9448842                       # number of WriteReq hits (Count)
system.cache_hierarchy.l1dcaches.WriteReq.hits::total      9448842                       # number of WriteReq hits (Count)
system.cache_hierarchy.l1dcaches.WriteReq.misses::processor.cores.core.data        49461                       # number of WriteReq misses (Count)
system.cache_hierarchy.l1dcaches.WriteReq.misses::total        49461                       # number of WriteReq misses (Count)
system.cache_hierarchy.l1dcaches.WriteReq.missLatency::processor.cores.core.data   1255519998                       # number of WriteReq miss ticks (Tick)
system.cache_hierarchy.l1dcaches.WriteReq.missLatency::total   1255519998                       # number of WriteReq miss ticks (Tick)
system.cache_hierarchy.l1dcaches.WriteReq.accesses::processor.cores.core.data      9498303                       # number of WriteReq accesses(hits+misses) (Count)
system.cache_hierarchy.l1dcaches.WriteReq.accesses::total      9498303                       # number of WriteReq accesses(hits+misses) (Count)
system.cache_hierarchy.l1dcaches.WriteReq.missRate::processor.cores.core.data     0.005207                       # miss rate for WriteReq accesses (Ratio)
system.cache_hierarchy.l1dcaches.WriteReq.missRate::total     0.005207                       # miss rate for WriteReq accesses (Ratio)
system.cache_hierarchy.l1dcaches.WriteReq.avgMissLatency::processor.cores.core.data 25384.039910                       # average WriteReq miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.WriteReq.avgMissLatency::total 25384.039910                       # average WriteReq miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.WriteReq.mshrHits::processor.cores.core.data        45786                       # number of WriteReq MSHR hits (Count)
system.cache_hierarchy.l1dcaches.WriteReq.mshrHits::total        45786                       # number of WriteReq MSHR hits (Count)
system.cache_hierarchy.l1dcaches.WriteReq.mshrMisses::processor.cores.core.data         3675                       # number of WriteReq MSHR misses (Count)
system.cache_hierarchy.l1dcaches.WriteReq.mshrMisses::total         3675                       # number of WriteReq MSHR misses (Count)
system.cache_hierarchy.l1dcaches.WriteReq.mshrUncacheable::processor.cores.core.data          872                       # number of WriteReq MSHR uncacheable (Count)
system.cache_hierarchy.l1dcaches.WriteReq.mshrUncacheable::total          872                       # number of WriteReq MSHR uncacheable (Count)
system.cache_hierarchy.l1dcaches.WriteReq.mshrMissLatency::processor.cores.core.data    117296000                       # number of WriteReq MSHR miss ticks (Tick)
system.cache_hierarchy.l1dcaches.WriteReq.mshrMissLatency::total    117296000                       # number of WriteReq MSHR miss ticks (Tick)
system.cache_hierarchy.l1dcaches.WriteReq.mshrMissRate::processor.cores.core.data     0.000387                       # mshr miss rate for WriteReq accesses (Ratio)
system.cache_hierarchy.l1dcaches.WriteReq.mshrMissRate::total     0.000387                       # mshr miss rate for WriteReq accesses (Ratio)
system.cache_hierarchy.l1dcaches.WriteReq.avgMshrMissLatency::processor.cores.core.data 31917.278912                       # average WriteReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.WriteReq.avgMshrMissLatency::total 31917.278912                       # average WriteReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.power_state.pwrStateResidencyTicks::UNDEFINED 156700802000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.l1dcaches.prefetcher.demandMshrMisses         9215                       # demands not covered by prefetchs (Count)
system.cache_hierarchy.l1dcaches.prefetcher.pfIssued       115594                       # number of hwpf issued (Count)
system.cache_hierarchy.l1dcaches.prefetcher.pfUnused          536                       # number of HardPF blocks evicted w/o reference (Count)
system.cache_hierarchy.l1dcaches.prefetcher.pfUseful        21463                       # number of useful prefetch (Count)
system.cache_hierarchy.l1dcaches.prefetcher.pfUsefulButMiss        18867                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cache_hierarchy.l1dcaches.prefetcher.accuracy     0.185676                       # accuracy of the prefetcher (Count)
system.cache_hierarchy.l1dcaches.prefetcher.coverage     0.699622                       # coverage brought by this prefetcher (Count)
system.cache_hierarchy.l1dcaches.prefetcher.pfHitInCache        98182                       # number of prefetches hitting in cache (Count)
system.cache_hierarchy.l1dcaches.prefetcher.pfHitInMSHR        14000                       # number of prefetches hitting in a MSHR (Count)
system.cache_hierarchy.l1dcaches.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
system.cache_hierarchy.l1dcaches.prefetcher.pfLate       112182                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cache_hierarchy.l1dcaches.prefetcher.pfIdentified       192410                       # number of prefetch candidates identified (Count)
system.cache_hierarchy.l1dcaches.prefetcher.pfBufferHit        71718                       # number of redundant prefetches already in prefetch queue (Count)
system.cache_hierarchy.l1dcaches.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cache_hierarchy.l1dcaches.prefetcher.pfRemovedDemand          207                       # number of prefetches dropped due to a demand for the same address (Count)
system.cache_hierarchy.l1dcaches.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cache_hierarchy.l1dcaches.prefetcher.pfSpanPage        10146                       # number of prefetches that crossed the page (Count)
system.cache_hierarchy.l1dcaches.prefetcher.pfUsefulSpanPage         2952                       # number of prefetches that is useful and crossed the page (Count)
system.cache_hierarchy.l1dcaches.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 156700802000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.l1dcaches.tags.tagsInUse   511.895600                       # Average ticks per tags in use ((Tick/Count))
system.cache_hierarchy.l1dcaches.tags.totalRefs     47537711                       # Total number of references to valid blocks. (Count)
system.cache_hierarchy.l1dcaches.tags.sampledRefs        10317                       # Sample count of references to valid blocks. (Count)
system.cache_hierarchy.l1dcaches.tags.avgRefs  4607.706795                       # Average number of references to valid blocks. ((Count/Count))
system.cache_hierarchy.l1dcaches.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cache_hierarchy.l1dcaches.tags.occupancies::cache_hierarchy.l1dcaches.prefetcher   163.177538                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cache_hierarchy.l1dcaches.tags.occupancies::processor.cores.core.data   348.718061                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cache_hierarchy.l1dcaches.tags.avgOccs::cache_hierarchy.l1dcaches.prefetcher     0.318706                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.l1dcaches.tags.avgOccs::processor.cores.core.data     0.681090                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.l1dcaches.tags.avgOccs::total     0.999796                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.l1dcaches.tags.occupanciesTaskId::1022          107                       # Occupied blocks per task id (Count)
system.cache_hierarchy.l1dcaches.tags.occupanciesTaskId::1024          405                       # Occupied blocks per task id (Count)
system.cache_hierarchy.l1dcaches.tags.ageTaskId_1022::1           10                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l1dcaches.tags.ageTaskId_1022::2           20                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l1dcaches.tags.ageTaskId_1022::3           70                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l1dcaches.tags.ageTaskId_1022::4            7                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l1dcaches.tags.ageTaskId_1024::0           60                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l1dcaches.tags.ageTaskId_1024::1          163                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l1dcaches.tags.ageTaskId_1024::2            3                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l1dcaches.tags.ageTaskId_1024::3          151                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l1dcaches.tags.ageTaskId_1024::4           28                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l1dcaches.tags.ratioOccsTaskId::1022     0.208984                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cache_hierarchy.l1dcaches.tags.ratioOccsTaskId::1024     0.791016                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cache_hierarchy.l1dcaches.tags.tagAccesses    144425207                       # Number of tag accesses (Count)
system.cache_hierarchy.l1dcaches.tags.dataAccesses    144425207                       # Number of data accesses (Count)
system.cache_hierarchy.l1dcaches.tags.power_state.pwrStateResidencyTicks::UNDEFINED 156700802000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.l1icaches.demandHits::processor.cores.core.inst     14023126                       # number of demand (read+write) hits (Count)
system.cache_hierarchy.l1icaches.demandHits::total     14023126                       # number of demand (read+write) hits (Count)
system.cache_hierarchy.l1icaches.overallHits::processor.cores.core.inst     14023126                       # number of overall hits (Count)
system.cache_hierarchy.l1icaches.overallHits::total     14023126                       # number of overall hits (Count)
system.cache_hierarchy.l1icaches.demandMisses::processor.cores.core.inst        19465                       # number of demand (read+write) misses (Count)
system.cache_hierarchy.l1icaches.demandMisses::total        19465                       # number of demand (read+write) misses (Count)
system.cache_hierarchy.l1icaches.overallMisses::processor.cores.core.inst        19465                       # number of overall misses (Count)
system.cache_hierarchy.l1icaches.overallMisses::total        19465                       # number of overall misses (Count)
system.cache_hierarchy.l1icaches.demandMissLatency::processor.cores.core.inst    608510000                       # number of demand (read+write) miss ticks (Tick)
system.cache_hierarchy.l1icaches.demandMissLatency::total    608510000                       # number of demand (read+write) miss ticks (Tick)
system.cache_hierarchy.l1icaches.overallMissLatency::processor.cores.core.inst    608510000                       # number of overall miss ticks (Tick)
system.cache_hierarchy.l1icaches.overallMissLatency::total    608510000                       # number of overall miss ticks (Tick)
system.cache_hierarchy.l1icaches.demandAccesses::processor.cores.core.inst     14042591                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.l1icaches.demandAccesses::total     14042591                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.l1icaches.overallAccesses::processor.cores.core.inst     14042591                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.l1icaches.overallAccesses::total     14042591                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.l1icaches.demandMissRate::processor.cores.core.inst     0.001386                       # miss rate for demand accesses (Ratio)
system.cache_hierarchy.l1icaches.demandMissRate::total     0.001386                       # miss rate for demand accesses (Ratio)
system.cache_hierarchy.l1icaches.overallMissRate::processor.cores.core.inst     0.001386                       # miss rate for overall accesses (Ratio)
system.cache_hierarchy.l1icaches.overallMissRate::total     0.001386                       # miss rate for overall accesses (Ratio)
system.cache_hierarchy.l1icaches.demandAvgMissLatency::processor.cores.core.inst 31261.751862                       # average overall miss latency in ticks ((Tick/Count))
system.cache_hierarchy.l1icaches.demandAvgMissLatency::total 31261.751862                       # average overall miss latency in ticks ((Tick/Count))
system.cache_hierarchy.l1icaches.overallAvgMissLatency::processor.cores.core.inst 31261.751862                       # average overall miss latency ((Tick/Count))
system.cache_hierarchy.l1icaches.overallAvgMissLatency::total 31261.751862                       # average overall miss latency ((Tick/Count))
system.cache_hierarchy.l1icaches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cache_hierarchy.l1icaches.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cache_hierarchy.l1icaches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cache_hierarchy.l1icaches.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cache_hierarchy.l1icaches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cache_hierarchy.l1icaches.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cache_hierarchy.l1icaches.writebacks::writebacks        15127                       # number of writebacks (Count)
system.cache_hierarchy.l1icaches.writebacks::total        15127                       # number of writebacks (Count)
system.cache_hierarchy.l1icaches.demandMshrHits::processor.cores.core.inst         4288                       # number of demand (read+write) MSHR hits (Count)
system.cache_hierarchy.l1icaches.demandMshrHits::total         4288                       # number of demand (read+write) MSHR hits (Count)
system.cache_hierarchy.l1icaches.overallMshrHits::processor.cores.core.inst         4288                       # number of overall MSHR hits (Count)
system.cache_hierarchy.l1icaches.overallMshrHits::total         4288                       # number of overall MSHR hits (Count)
system.cache_hierarchy.l1icaches.demandMshrMisses::processor.cores.core.inst        15177                       # number of demand (read+write) MSHR misses (Count)
system.cache_hierarchy.l1icaches.demandMshrMisses::total        15177                       # number of demand (read+write) MSHR misses (Count)
system.cache_hierarchy.l1icaches.overallMshrMisses::processor.cores.core.inst        15177                       # number of overall MSHR misses (Count)
system.cache_hierarchy.l1icaches.overallMshrMisses::total        15177                       # number of overall MSHR misses (Count)
system.cache_hierarchy.l1icaches.demandMshrMissLatency::processor.cores.core.inst    451685000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cache_hierarchy.l1icaches.demandMshrMissLatency::total    451685000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cache_hierarchy.l1icaches.overallMshrMissLatency::processor.cores.core.inst    451685000                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.l1icaches.overallMshrMissLatency::total    451685000                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.l1icaches.demandMshrMissRate::processor.cores.core.inst     0.001081                       # mshr miss ratio for demand accesses (Ratio)
system.cache_hierarchy.l1icaches.demandMshrMissRate::total     0.001081                       # mshr miss ratio for demand accesses (Ratio)
system.cache_hierarchy.l1icaches.overallMshrMissRate::processor.cores.core.inst     0.001081                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.l1icaches.overallMshrMissRate::total     0.001081                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.l1icaches.demandAvgMshrMissLatency::processor.cores.core.inst 29761.151743                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1icaches.demandAvgMshrMissLatency::total 29761.151743                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1icaches.overallAvgMshrMissLatency::processor.cores.core.inst 29761.151743                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1icaches.overallAvgMshrMissLatency::total 29761.151743                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1icaches.replacements        15127                       # number of replacements (Count)
system.cache_hierarchy.l1icaches.ReadReq.hits::processor.cores.core.inst     14023126                       # number of ReadReq hits (Count)
system.cache_hierarchy.l1icaches.ReadReq.hits::total     14023126                       # number of ReadReq hits (Count)
system.cache_hierarchy.l1icaches.ReadReq.misses::processor.cores.core.inst        19465                       # number of ReadReq misses (Count)
system.cache_hierarchy.l1icaches.ReadReq.misses::total        19465                       # number of ReadReq misses (Count)
system.cache_hierarchy.l1icaches.ReadReq.missLatency::processor.cores.core.inst    608510000                       # number of ReadReq miss ticks (Tick)
system.cache_hierarchy.l1icaches.ReadReq.missLatency::total    608510000                       # number of ReadReq miss ticks (Tick)
system.cache_hierarchy.l1icaches.ReadReq.accesses::processor.cores.core.inst     14042591                       # number of ReadReq accesses(hits+misses) (Count)
system.cache_hierarchy.l1icaches.ReadReq.accesses::total     14042591                       # number of ReadReq accesses(hits+misses) (Count)
system.cache_hierarchy.l1icaches.ReadReq.missRate::processor.cores.core.inst     0.001386                       # miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.l1icaches.ReadReq.missRate::total     0.001386                       # miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.l1icaches.ReadReq.avgMissLatency::processor.cores.core.inst 31261.751862                       # average ReadReq miss latency ((Tick/Count))
system.cache_hierarchy.l1icaches.ReadReq.avgMissLatency::total 31261.751862                       # average ReadReq miss latency ((Tick/Count))
system.cache_hierarchy.l1icaches.ReadReq.mshrHits::processor.cores.core.inst         4288                       # number of ReadReq MSHR hits (Count)
system.cache_hierarchy.l1icaches.ReadReq.mshrHits::total         4288                       # number of ReadReq MSHR hits (Count)
system.cache_hierarchy.l1icaches.ReadReq.mshrMisses::processor.cores.core.inst        15177                       # number of ReadReq MSHR misses (Count)
system.cache_hierarchy.l1icaches.ReadReq.mshrMisses::total        15177                       # number of ReadReq MSHR misses (Count)
system.cache_hierarchy.l1icaches.ReadReq.mshrMissLatency::processor.cores.core.inst    451685000                       # number of ReadReq MSHR miss ticks (Tick)
system.cache_hierarchy.l1icaches.ReadReq.mshrMissLatency::total    451685000                       # number of ReadReq MSHR miss ticks (Tick)
system.cache_hierarchy.l1icaches.ReadReq.mshrMissRate::processor.cores.core.inst     0.001081                       # mshr miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.l1icaches.ReadReq.mshrMissRate::total     0.001081                       # mshr miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.l1icaches.ReadReq.avgMshrMissLatency::processor.cores.core.inst 29761.151743                       # average ReadReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1icaches.ReadReq.avgMshrMissLatency::total 29761.151743                       # average ReadReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1icaches.power_state.pwrStateResidencyTicks::UNDEFINED 156700802000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.l1icaches.prefetcher.demandMshrMisses        15177                       # demands not covered by prefetchs (Count)
system.cache_hierarchy.l1icaches.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
system.cache_hierarchy.l1icaches.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
system.cache_hierarchy.l1icaches.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cache_hierarchy.l1icaches.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
system.cache_hierarchy.l1icaches.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
system.cache_hierarchy.l1icaches.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
system.cache_hierarchy.l1icaches.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
system.cache_hierarchy.l1icaches.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
system.cache_hierarchy.l1icaches.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cache_hierarchy.l1icaches.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
system.cache_hierarchy.l1icaches.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
system.cache_hierarchy.l1icaches.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cache_hierarchy.l1icaches.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.cache_hierarchy.l1icaches.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cache_hierarchy.l1icaches.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
system.cache_hierarchy.l1icaches.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cache_hierarchy.l1icaches.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 156700802000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.l1icaches.tags.tagsInUse   511.284188                       # Average ticks per tags in use ((Tick/Count))
system.cache_hierarchy.l1icaches.tags.totalRefs     51144935                       # Total number of references to valid blocks. (Count)
system.cache_hierarchy.l1icaches.tags.sampledRefs        15129                       # Sample count of references to valid blocks. (Count)
system.cache_hierarchy.l1icaches.tags.avgRefs  3380.589266                       # Average number of references to valid blocks. ((Count/Count))
system.cache_hierarchy.l1icaches.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cache_hierarchy.l1icaches.tags.occupancies::processor.cores.core.inst   511.284188                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cache_hierarchy.l1icaches.tags.avgOccs::processor.cores.core.inst     0.998602                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.l1icaches.tags.avgOccs::total     0.998602                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.l1icaches.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cache_hierarchy.l1icaches.tags.ageTaskId_1024::0           59                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l1icaches.tags.ageTaskId_1024::1          302                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l1icaches.tags.ageTaskId_1024::3           90                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l1icaches.tags.ageTaskId_1024::4           61                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l1icaches.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cache_hierarchy.l1icaches.tags.tagAccesses    112355907                       # Number of tag accesses (Count)
system.cache_hierarchy.l1icaches.tags.dataAccesses    112355907                       # Number of data accesses (Count)
system.cache_hierarchy.l1icaches.tags.power_state.pwrStateResidencyTicks::UNDEFINED 156700802000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.l2buses.transDist::ReadReq          485                       # Transaction distribution (Count)
system.cache_hierarchy.l2buses.transDist::ReadResp        29356                       # Transaction distribution (Count)
system.cache_hierarchy.l2buses.transDist::WriteReq          872                       # Transaction distribution (Count)
system.cache_hierarchy.l2buses.transDist::WriteResp          872                       # Transaction distribution (Count)
system.cache_hierarchy.l2buses.transDist::WritebackDirty        15698                       # Transaction distribution (Count)
system.cache_hierarchy.l2buses.transDist::WritebackClean        17454                       # Transaction distribution (Count)
system.cache_hierarchy.l2buses.transDist::HardPFReq          616                       # Transaction distribution (Count)
system.cache_hierarchy.l2buses.transDist::UpgradeReq         2386                       # Transaction distribution (Count)
system.cache_hierarchy.l2buses.transDist::UpgradeResp         2386                       # Transaction distribution (Count)
system.cache_hierarchy.l2buses.transDist::ReadExReq         1427                       # Transaction distribution (Count)
system.cache_hierarchy.l2buses.transDist::ReadExResp         1423                       # Transaction distribution (Count)
system.cache_hierarchy.l2buses.transDist::ReadSharedReq        29456                       # Transaction distribution (Count)
system.cache_hierarchy.l2buses.transDist::InvalidateReq          518                       # Transaction distribution (Count)
system.cache_hierarchy.l2buses.transDist::InvalidateResp            9                       # Transaction distribution (Count)
system.cache_hierarchy.l2buses.pktCount_system.cache_hierarchy.l1icaches.mem_side_port::system.cache_hierarchy.l2caches.cpu_side_port        45480                       # Packet count per connected requestor and responder (Count)
system.cache_hierarchy.l2buses.pktCount_system.cache_hierarchy.l1dcaches.mem_side_port::system.cache_hierarchy.l2caches.cpu_side_port        40702                       # Packet count per connected requestor and responder (Count)
system.cache_hierarchy.l2buses.pktCount_system.cache_hierarchy.iptw_caches.mem_side_port::system.cache_hierarchy.l2caches.cpu_side_port         2662                       # Packet count per connected requestor and responder (Count)
system.cache_hierarchy.l2buses.pktCount_system.cache_hierarchy.dptw_caches.mem_side_port::system.cache_hierarchy.l2caches.cpu_side_port         3935                       # Packet count per connected requestor and responder (Count)
system.cache_hierarchy.l2buses.pktCount::total        92779                       # Packet count per connected requestor and responder (Count)
system.cache_hierarchy.l2buses.pktSize_system.cache_hierarchy.l1icaches.mem_side_port::system.cache_hierarchy.l2caches.cpu_side_port      1939392                       # Cumulative packet size per connected requestor and responder (Byte)
system.cache_hierarchy.l2buses.pktSize_system.cache_hierarchy.l1dcaches.mem_side_port::system.cache_hierarchy.l2caches.cpu_side_port      1475252                       # Cumulative packet size per connected requestor and responder (Byte)
system.cache_hierarchy.l2buses.pktSize_system.cache_hierarchy.iptw_caches.mem_side_port::system.cache_hierarchy.l2caches.cpu_side_port       109440                       # Cumulative packet size per connected requestor and responder (Byte)
system.cache_hierarchy.l2buses.pktSize_system.cache_hierarchy.dptw_caches.mem_side_port::system.cache_hierarchy.l2caches.cpu_side_port       160704                       # Cumulative packet size per connected requestor and responder (Byte)
system.cache_hierarchy.l2buses.pktSize::total      3684788                       # Cumulative packet size per connected requestor and responder (Byte)
system.cache_hierarchy.l2buses.snoops           12664                       # Total snoops (Count)
system.cache_hierarchy.l2buses.snoopTraffic       540224                       # Total snoop traffic (Byte)
system.cache_hierarchy.l2buses.snoopFanout::samples        41404                       # Request fanout histogram (Count)
system.cache_hierarchy.l2buses.snoopFanout::mean     0.108226                       # Request fanout histogram (Count)
system.cache_hierarchy.l2buses.snoopFanout::stdev     0.323542                       # Request fanout histogram (Count)
system.cache_hierarchy.l2buses.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cache_hierarchy.l2buses.snoopFanout::0        37092     89.59%     89.59% # Request fanout histogram (Count)
system.cache_hierarchy.l2buses.snoopFanout::1         4143     10.01%     99.59% # Request fanout histogram (Count)
system.cache_hierarchy.l2buses.snoopFanout::2          169      0.41%    100.00% # Request fanout histogram (Count)
system.cache_hierarchy.l2buses.snoopFanout::3            0      0.00%    100.00% # Request fanout histogram (Count)
system.cache_hierarchy.l2buses.snoopFanout::4            0      0.00%    100.00% # Request fanout histogram (Count)
system.cache_hierarchy.l2buses.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cache_hierarchy.l2buses.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cache_hierarchy.l2buses.snoopFanout::max_value            2                       # Request fanout histogram (Count)
system.cache_hierarchy.l2buses.snoopFanout::total        41404                       # Request fanout histogram (Count)
system.cache_hierarchy.l2buses.power_state.pwrStateResidencyTicks::UNDEFINED 156700802000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.l2buses.reqLayer0.occupancy    115131629                       # Layer occupancy (ticks) (Tick)
system.cache_hierarchy.l2buses.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cache_hierarchy.l2buses.respLayer0.occupancy     45573963                       # Layer occupancy (ticks) (Tick)
system.cache_hierarchy.l2buses.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cache_hierarchy.l2buses.respLayer1.occupancy     35135993                       # Layer occupancy (ticks) (Tick)
system.cache_hierarchy.l2buses.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cache_hierarchy.l2buses.respLayer2.occupancy      2785987                       # Layer occupancy (ticks) (Tick)
system.cache_hierarchy.l2buses.respLayer2.utilization          0.0                       # Layer utilization (Ratio)
system.cache_hierarchy.l2buses.respLayer3.occupancy      4226998                       # Layer occupancy (ticks) (Tick)
system.cache_hierarchy.l2buses.respLayer3.utilization          0.0                       # Layer utilization (Ratio)
system.cache_hierarchy.l2buses.snoopLayer0.occupancy      7455000                       # Layer occupancy (ticks) (Tick)
system.cache_hierarchy.l2buses.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cache_hierarchy.l2buses.snoop_filter.totRequests        57714                       # Total number of requests made to the snoop filter. (Count)
system.cache_hierarchy.l2buses.snoop_filter.hitSingleRequests        29737                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cache_hierarchy.l2buses.snoop_filter.hitMultiRequests         1819                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cache_hierarchy.l2buses.snoop_filter.totSnoops         2614                       # Total number of snoops made to the snoop filter. (Count)
system.cache_hierarchy.l2buses.snoop_filter.hitSingleSnoops         2611                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cache_hierarchy.l2buses.snoop_filter.hitMultiSnoops            3                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cache_hierarchy.l2caches.demandHits::cache_hierarchy.l1dcaches.prefetcher         2503                       # number of demand (read+write) hits (Count)
system.cache_hierarchy.l2caches.demandHits::processor.cores.core.mmu.dtb.walker         1143                       # number of demand (read+write) hits (Count)
system.cache_hierarchy.l2caches.demandHits::processor.cores.core.mmu.itb.walker          805                       # number of demand (read+write) hits (Count)
system.cache_hierarchy.l2caches.demandHits::processor.cores.core.inst        11374                       # number of demand (read+write) hits (Count)
system.cache_hierarchy.l2caches.demandHits::processor.cores.core.data         6184                       # number of demand (read+write) hits (Count)
system.cache_hierarchy.l2caches.demandHits::total        22009                       # number of demand (read+write) hits (Count)
system.cache_hierarchy.l2caches.overallHits::cache_hierarchy.l1dcaches.prefetcher         2503                       # number of overall hits (Count)
system.cache_hierarchy.l2caches.overallHits::processor.cores.core.mmu.dtb.walker         1143                       # number of overall hits (Count)
system.cache_hierarchy.l2caches.overallHits::processor.cores.core.mmu.itb.walker          805                       # number of overall hits (Count)
system.cache_hierarchy.l2caches.overallHits::processor.cores.core.inst        11374                       # number of overall hits (Count)
system.cache_hierarchy.l2caches.overallHits::processor.cores.core.data         6184                       # number of overall hits (Count)
system.cache_hierarchy.l2caches.overallHits::total        22009                       # number of overall hits (Count)
system.cache_hierarchy.l2caches.demandMisses::cache_hierarchy.l1dcaches.prefetcher          909                       # number of demand (read+write) misses (Count)
system.cache_hierarchy.l2caches.demandMisses::processor.cores.core.mmu.dtb.walker           53                       # number of demand (read+write) misses (Count)
system.cache_hierarchy.l2caches.demandMisses::processor.cores.core.mmu.itb.walker           21                       # number of demand (read+write) misses (Count)
system.cache_hierarchy.l2caches.demandMisses::processor.cores.core.inst         3800                       # number of demand (read+write) misses (Count)
system.cache_hierarchy.l2caches.demandMisses::processor.cores.core.data          701                       # number of demand (read+write) misses (Count)
system.cache_hierarchy.l2caches.demandMisses::total         5484                       # number of demand (read+write) misses (Count)
system.cache_hierarchy.l2caches.overallMisses::cache_hierarchy.l1dcaches.prefetcher          909                       # number of overall misses (Count)
system.cache_hierarchy.l2caches.overallMisses::processor.cores.core.mmu.dtb.walker           53                       # number of overall misses (Count)
system.cache_hierarchy.l2caches.overallMisses::processor.cores.core.mmu.itb.walker           21                       # number of overall misses (Count)
system.cache_hierarchy.l2caches.overallMisses::processor.cores.core.inst         3800                       # number of overall misses (Count)
system.cache_hierarchy.l2caches.overallMisses::processor.cores.core.data          701                       # number of overall misses (Count)
system.cache_hierarchy.l2caches.overallMisses::total         5484                       # number of overall misses (Count)
system.cache_hierarchy.l2caches.demandMissLatency::cache_hierarchy.l1dcaches.prefetcher     76616808                       # number of demand (read+write) miss ticks (Tick)
system.cache_hierarchy.l2caches.demandMissLatency::processor.cores.core.mmu.dtb.walker      4122000                       # number of demand (read+write) miss ticks (Tick)
system.cache_hierarchy.l2caches.demandMissLatency::processor.cores.core.mmu.itb.walker      1887000                       # number of demand (read+write) miss ticks (Tick)
system.cache_hierarchy.l2caches.demandMissLatency::processor.cores.core.inst    290546000                       # number of demand (read+write) miss ticks (Tick)
system.cache_hierarchy.l2caches.demandMissLatency::processor.cores.core.data     56171000                       # number of demand (read+write) miss ticks (Tick)
system.cache_hierarchy.l2caches.demandMissLatency::total    429342808                       # number of demand (read+write) miss ticks (Tick)
system.cache_hierarchy.l2caches.overallMissLatency::cache_hierarchy.l1dcaches.prefetcher     76616808                       # number of overall miss ticks (Tick)
system.cache_hierarchy.l2caches.overallMissLatency::processor.cores.core.mmu.dtb.walker      4122000                       # number of overall miss ticks (Tick)
system.cache_hierarchy.l2caches.overallMissLatency::processor.cores.core.mmu.itb.walker      1887000                       # number of overall miss ticks (Tick)
system.cache_hierarchy.l2caches.overallMissLatency::processor.cores.core.inst    290546000                       # number of overall miss ticks (Tick)
system.cache_hierarchy.l2caches.overallMissLatency::processor.cores.core.data     56171000                       # number of overall miss ticks (Tick)
system.cache_hierarchy.l2caches.overallMissLatency::total    429342808                       # number of overall miss ticks (Tick)
system.cache_hierarchy.l2caches.demandAccesses::cache_hierarchy.l1dcaches.prefetcher         3412                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.l2caches.demandAccesses::processor.cores.core.mmu.dtb.walker         1196                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.l2caches.demandAccesses::processor.cores.core.mmu.itb.walker          826                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.l2caches.demandAccesses::processor.cores.core.inst        15174                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.l2caches.demandAccesses::processor.cores.core.data         6885                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.l2caches.demandAccesses::total        27493                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.l2caches.overallAccesses::cache_hierarchy.l1dcaches.prefetcher         3412                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.l2caches.overallAccesses::processor.cores.core.mmu.dtb.walker         1196                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.l2caches.overallAccesses::processor.cores.core.mmu.itb.walker          826                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.l2caches.overallAccesses::processor.cores.core.inst        15174                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.l2caches.overallAccesses::processor.cores.core.data         6885                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.l2caches.overallAccesses::total        27493                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.l2caches.demandMissRate::cache_hierarchy.l1dcaches.prefetcher     0.266413                       # miss rate for demand accesses (Ratio)
system.cache_hierarchy.l2caches.demandMissRate::processor.cores.core.mmu.dtb.walker     0.044314                       # miss rate for demand accesses (Ratio)
system.cache_hierarchy.l2caches.demandMissRate::processor.cores.core.mmu.itb.walker     0.025424                       # miss rate for demand accesses (Ratio)
system.cache_hierarchy.l2caches.demandMissRate::processor.cores.core.inst     0.250428                       # miss rate for demand accesses (Ratio)
system.cache_hierarchy.l2caches.demandMissRate::processor.cores.core.data     0.101816                       # miss rate for demand accesses (Ratio)
system.cache_hierarchy.l2caches.demandMissRate::total     0.199469                       # miss rate for demand accesses (Ratio)
system.cache_hierarchy.l2caches.overallMissRate::cache_hierarchy.l1dcaches.prefetcher     0.266413                       # miss rate for overall accesses (Ratio)
system.cache_hierarchy.l2caches.overallMissRate::processor.cores.core.mmu.dtb.walker     0.044314                       # miss rate for overall accesses (Ratio)
system.cache_hierarchy.l2caches.overallMissRate::processor.cores.core.mmu.itb.walker     0.025424                       # miss rate for overall accesses (Ratio)
system.cache_hierarchy.l2caches.overallMissRate::processor.cores.core.inst     0.250428                       # miss rate for overall accesses (Ratio)
system.cache_hierarchy.l2caches.overallMissRate::processor.cores.core.data     0.101816                       # miss rate for overall accesses (Ratio)
system.cache_hierarchy.l2caches.overallMissRate::total     0.199469                       # miss rate for overall accesses (Ratio)
system.cache_hierarchy.l2caches.demandAvgMissLatency::cache_hierarchy.l1dcaches.prefetcher 84286.917492                       # average overall miss latency in ticks ((Tick/Count))
system.cache_hierarchy.l2caches.demandAvgMissLatency::processor.cores.core.mmu.dtb.walker 77773.584906                       # average overall miss latency in ticks ((Tick/Count))
system.cache_hierarchy.l2caches.demandAvgMissLatency::processor.cores.core.mmu.itb.walker 89857.142857                       # average overall miss latency in ticks ((Tick/Count))
system.cache_hierarchy.l2caches.demandAvgMissLatency::processor.cores.core.inst 76459.473684                       # average overall miss latency in ticks ((Tick/Count))
system.cache_hierarchy.l2caches.demandAvgMissLatency::processor.cores.core.data 80129.814551                       # average overall miss latency in ticks ((Tick/Count))
system.cache_hierarchy.l2caches.demandAvgMissLatency::total 78290.081692                       # average overall miss latency in ticks ((Tick/Count))
system.cache_hierarchy.l2caches.overallAvgMissLatency::cache_hierarchy.l1dcaches.prefetcher 84286.917492                       # average overall miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.overallAvgMissLatency::processor.cores.core.mmu.dtb.walker 77773.584906                       # average overall miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.overallAvgMissLatency::processor.cores.core.mmu.itb.walker 89857.142857                       # average overall miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.overallAvgMissLatency::processor.cores.core.inst 76459.473684                       # average overall miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.overallAvgMissLatency::processor.cores.core.data 80129.814551                       # average overall miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.overallAvgMissLatency::total 78290.081692                       # average overall miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.blockedCycles::no_mshrs           64                       # number of cycles access was blocked (Cycle)
system.cache_hierarchy.l2caches.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cache_hierarchy.l2caches.blockedCauses::no_mshrs            2                       # number of times access was blocked (Count)
system.cache_hierarchy.l2caches.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cache_hierarchy.l2caches.avgBlocked::no_mshrs           32                       # average number of cycles each access was blocked ((Cycle/Count))
system.cache_hierarchy.l2caches.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cache_hierarchy.l2caches.writebacks::writebacks         5642                       # number of writebacks (Count)
system.cache_hierarchy.l2caches.writebacks::total         5642                       # number of writebacks (Count)
system.cache_hierarchy.l2caches.demandMshrHits::cache_hierarchy.l1dcaches.prefetcher          106                       # number of demand (read+write) MSHR hits (Count)
system.cache_hierarchy.l2caches.demandMshrHits::processor.cores.core.data           17                       # number of demand (read+write) MSHR hits (Count)
system.cache_hierarchy.l2caches.demandMshrHits::total          123                       # number of demand (read+write) MSHR hits (Count)
system.cache_hierarchy.l2caches.overallMshrHits::cache_hierarchy.l1dcaches.prefetcher          106                       # number of overall MSHR hits (Count)
system.cache_hierarchy.l2caches.overallMshrHits::processor.cores.core.data           17                       # number of overall MSHR hits (Count)
system.cache_hierarchy.l2caches.overallMshrHits::total          123                       # number of overall MSHR hits (Count)
system.cache_hierarchy.l2caches.demandMshrMisses::cache_hierarchy.l1dcaches.prefetcher          803                       # number of demand (read+write) MSHR misses (Count)
system.cache_hierarchy.l2caches.demandMshrMisses::processor.cores.core.mmu.dtb.walker           53                       # number of demand (read+write) MSHR misses (Count)
system.cache_hierarchy.l2caches.demandMshrMisses::processor.cores.core.mmu.itb.walker           21                       # number of demand (read+write) MSHR misses (Count)
system.cache_hierarchy.l2caches.demandMshrMisses::processor.cores.core.inst         3800                       # number of demand (read+write) MSHR misses (Count)
system.cache_hierarchy.l2caches.demandMshrMisses::processor.cores.core.data          684                       # number of demand (read+write) MSHR misses (Count)
system.cache_hierarchy.l2caches.demandMshrMisses::total         5361                       # number of demand (read+write) MSHR misses (Count)
system.cache_hierarchy.l2caches.overallMshrMisses::cache_hierarchy.l1dcaches.prefetcher          803                       # number of overall MSHR misses (Count)
system.cache_hierarchy.l2caches.overallMshrMisses::cache_hierarchy.l2caches.prefetcher          370                       # number of overall MSHR misses (Count)
system.cache_hierarchy.l2caches.overallMshrMisses::processor.cores.core.mmu.dtb.walker           53                       # number of overall MSHR misses (Count)
system.cache_hierarchy.l2caches.overallMshrMisses::processor.cores.core.mmu.itb.walker           21                       # number of overall MSHR misses (Count)
system.cache_hierarchy.l2caches.overallMshrMisses::processor.cores.core.inst         3800                       # number of overall MSHR misses (Count)
system.cache_hierarchy.l2caches.overallMshrMisses::processor.cores.core.data          684                       # number of overall MSHR misses (Count)
system.cache_hierarchy.l2caches.overallMshrMisses::total         5731                       # number of overall MSHR misses (Count)
system.cache_hierarchy.l2caches.overallMshrUncacheable::processor.cores.core.data         1357                       # number of overall MSHR uncacheable misses (Count)
system.cache_hierarchy.l2caches.overallMshrUncacheable::total         1357                       # number of overall MSHR uncacheable misses (Count)
system.cache_hierarchy.l2caches.demandMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher     68720912                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.demandMshrMissLatency::processor.cores.core.mmu.dtb.walker      4069000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.demandMshrMissLatency::processor.cores.core.mmu.itb.walker      1866000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.demandMshrMissLatency::processor.cores.core.inst    286744000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.demandMshrMissLatency::processor.cores.core.data     53326000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.demandMshrMissLatency::total    414725912                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.overallMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher     68720912                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.overallMshrMissLatency::cache_hierarchy.l2caches.prefetcher     30015570                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.overallMshrMissLatency::processor.cores.core.mmu.dtb.walker      4069000                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.overallMshrMissLatency::processor.cores.core.mmu.itb.walker      1866000                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.overallMshrMissLatency::processor.cores.core.inst    286744000                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.overallMshrMissLatency::processor.cores.core.data     53326000                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.overallMshrMissLatency::total    444741482                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.overallMshrUncacheableLatency::processor.cores.core.data     42761000                       # number of overall MSHR uncacheable ticks (Tick)
system.cache_hierarchy.l2caches.overallMshrUncacheableLatency::total     42761000                       # number of overall MSHR uncacheable ticks (Tick)
system.cache_hierarchy.l2caches.demandMshrMissRate::cache_hierarchy.l1dcaches.prefetcher     0.235346                       # mshr miss ratio for demand accesses (Ratio)
system.cache_hierarchy.l2caches.demandMshrMissRate::processor.cores.core.mmu.dtb.walker     0.044314                       # mshr miss ratio for demand accesses (Ratio)
system.cache_hierarchy.l2caches.demandMshrMissRate::processor.cores.core.mmu.itb.walker     0.025424                       # mshr miss ratio for demand accesses (Ratio)
system.cache_hierarchy.l2caches.demandMshrMissRate::processor.cores.core.inst     0.250428                       # mshr miss ratio for demand accesses (Ratio)
system.cache_hierarchy.l2caches.demandMshrMissRate::processor.cores.core.data     0.099346                       # mshr miss ratio for demand accesses (Ratio)
system.cache_hierarchy.l2caches.demandMshrMissRate::total     0.194995                       # mshr miss ratio for demand accesses (Ratio)
system.cache_hierarchy.l2caches.overallMshrMissRate::cache_hierarchy.l1dcaches.prefetcher     0.235346                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.l2caches.overallMshrMissRate::cache_hierarchy.l2caches.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.l2caches.overallMshrMissRate::processor.cores.core.mmu.dtb.walker     0.044314                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.l2caches.overallMshrMissRate::processor.cores.core.mmu.itb.walker     0.025424                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.l2caches.overallMshrMissRate::processor.cores.core.inst     0.250428                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.l2caches.overallMshrMissRate::processor.cores.core.data     0.099346                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.l2caches.overallMshrMissRate::total     0.208453                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.l2caches.demandAvgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 85580.214197                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.demandAvgMshrMissLatency::processor.cores.core.mmu.dtb.walker 76773.584906                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.demandAvgMshrMissLatency::processor.cores.core.mmu.itb.walker 88857.142857                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.demandAvgMshrMissLatency::processor.cores.core.inst 75458.947368                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.demandAvgMshrMissLatency::processor.cores.core.data 77961.988304                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.demandAvgMshrMissLatency::total 77359.804514                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 85580.214197                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.overallAvgMshrMissLatency::cache_hierarchy.l2caches.prefetcher 81123.162162                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.overallAvgMshrMissLatency::processor.cores.core.mmu.dtb.walker 76773.584906                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.overallAvgMshrMissLatency::processor.cores.core.mmu.itb.walker 88857.142857                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.overallAvgMshrMissLatency::processor.cores.core.inst 75458.947368                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.overallAvgMshrMissLatency::processor.cores.core.data 77961.988304                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.overallAvgMshrMissLatency::total 77602.771244                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.overallAvgMshrUncacheableLatency::processor.cores.core.data 31511.422255                       # average overall mshr uncacheable latency ((Tick/Count))
system.cache_hierarchy.l2caches.overallAvgMshrUncacheableLatency::total 31511.422255                       # average overall mshr uncacheable latency ((Tick/Count))
system.cache_hierarchy.l2caches.replacements         5642                       # number of replacements (Count)
system.cache_hierarchy.l2caches.HardPFReq.mshrMisses::cache_hierarchy.l2caches.prefetcher          370                       # number of HardPFReq MSHR misses (Count)
system.cache_hierarchy.l2caches.HardPFReq.mshrMisses::total          370                       # number of HardPFReq MSHR misses (Count)
system.cache_hierarchy.l2caches.HardPFReq.mshrMissLatency::cache_hierarchy.l2caches.prefetcher     30015570                       # number of HardPFReq MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.HardPFReq.mshrMissLatency::total     30015570                       # number of HardPFReq MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.HardPFReq.mshrMissRate::cache_hierarchy.l2caches.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cache_hierarchy.l2caches.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cache_hierarchy.l2caches.HardPFReq.avgMshrMissLatency::cache_hierarchy.l2caches.prefetcher 81123.162162                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.HardPFReq.avgMshrMissLatency::total 81123.162162                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.InvalidateReq.hits::processor.cores.core.data            8                       # number of InvalidateReq hits (Count)
system.cache_hierarchy.l2caches.InvalidateReq.hits::total            8                       # number of InvalidateReq hits (Count)
system.cache_hierarchy.l2caches.InvalidateReq.misses::processor.cores.core.data            1                       # number of InvalidateReq misses (Count)
system.cache_hierarchy.l2caches.InvalidateReq.misses::total            1                       # number of InvalidateReq misses (Count)
system.cache_hierarchy.l2caches.InvalidateReq.accesses::processor.cores.core.data            9                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.InvalidateReq.accesses::total            9                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.InvalidateReq.missRate::processor.cores.core.data     0.111111                       # miss rate for InvalidateReq accesses (Ratio)
system.cache_hierarchy.l2caches.InvalidateReq.missRate::total     0.111111                       # miss rate for InvalidateReq accesses (Ratio)
system.cache_hierarchy.l2caches.InvalidateReq.mshrMisses::processor.cores.core.data            1                       # number of InvalidateReq MSHR misses (Count)
system.cache_hierarchy.l2caches.InvalidateReq.mshrMisses::total            1                       # number of InvalidateReq MSHR misses (Count)
system.cache_hierarchy.l2caches.InvalidateReq.mshrMissLatency::processor.cores.core.data        19000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.InvalidateReq.mshrMissLatency::total        19000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.InvalidateReq.mshrMissRate::processor.cores.core.data     0.111111                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cache_hierarchy.l2caches.InvalidateReq.mshrMissRate::total     0.111111                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cache_hierarchy.l2caches.InvalidateReq.avgMshrMissLatency::processor.cores.core.data        19000                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.InvalidateReq.avgMshrMissLatency::total        19000                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.ReadExReq.hits::cache_hierarchy.l1dcaches.prefetcher            2                       # number of ReadExReq hits (Count)
system.cache_hierarchy.l2caches.ReadExReq.hits::processor.cores.core.data          952                       # number of ReadExReq hits (Count)
system.cache_hierarchy.l2caches.ReadExReq.hits::total          954                       # number of ReadExReq hits (Count)
system.cache_hierarchy.l2caches.ReadExReq.misses::processor.cores.core.data          409                       # number of ReadExReq misses (Count)
system.cache_hierarchy.l2caches.ReadExReq.misses::total          409                       # number of ReadExReq misses (Count)
system.cache_hierarchy.l2caches.ReadExReq.missLatency::processor.cores.core.data     31420000                       # number of ReadExReq miss ticks (Tick)
system.cache_hierarchy.l2caches.ReadExReq.missLatency::total     31420000                       # number of ReadExReq miss ticks (Tick)
system.cache_hierarchy.l2caches.ReadExReq.accesses::cache_hierarchy.l1dcaches.prefetcher            2                       # number of ReadExReq accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.ReadExReq.accesses::processor.cores.core.data         1361                       # number of ReadExReq accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.ReadExReq.accesses::total         1363                       # number of ReadExReq accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.ReadExReq.missRate::processor.cores.core.data     0.300514                       # miss rate for ReadExReq accesses (Ratio)
system.cache_hierarchy.l2caches.ReadExReq.missRate::total     0.300073                       # miss rate for ReadExReq accesses (Ratio)
system.cache_hierarchy.l2caches.ReadExReq.avgMissLatency::processor.cores.core.data 76821.515892                       # average ReadExReq miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.ReadExReq.avgMissLatency::total 76821.515892                       # average ReadExReq miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.ReadExReq.mshrHits::processor.cores.core.data            2                       # number of ReadExReq MSHR hits (Count)
system.cache_hierarchy.l2caches.ReadExReq.mshrHits::total            2                       # number of ReadExReq MSHR hits (Count)
system.cache_hierarchy.l2caches.ReadExReq.mshrMisses::processor.cores.core.data          407                       # number of ReadExReq MSHR misses (Count)
system.cache_hierarchy.l2caches.ReadExReq.mshrMisses::total          407                       # number of ReadExReq MSHR misses (Count)
system.cache_hierarchy.l2caches.ReadExReq.mshrMissLatency::processor.cores.core.data     30901000                       # number of ReadExReq MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.ReadExReq.mshrMissLatency::total     30901000                       # number of ReadExReq MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.ReadExReq.mshrMissRate::processor.cores.core.data     0.299045                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cache_hierarchy.l2caches.ReadExReq.mshrMissRate::total     0.298606                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cache_hierarchy.l2caches.ReadExReq.avgMshrMissLatency::processor.cores.core.data 75923.832924                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.ReadExReq.avgMshrMissLatency::total 75923.832924                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.ReadReq.mshrUncacheable::processor.cores.core.data          485                       # number of ReadReq MSHR uncacheable (Count)
system.cache_hierarchy.l2caches.ReadReq.mshrUncacheable::total          485                       # number of ReadReq MSHR uncacheable (Count)
system.cache_hierarchy.l2caches.ReadReq.mshrUncacheableLatency::processor.cores.core.data     42761000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cache_hierarchy.l2caches.ReadReq.mshrUncacheableLatency::total     42761000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cache_hierarchy.l2caches.ReadReq.avgMshrUncacheableLatency::processor.cores.core.data 88167.010309                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cache_hierarchy.l2caches.ReadReq.avgMshrUncacheableLatency::total 88167.010309                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cache_hierarchy.l2caches.ReadSharedReq.hits::cache_hierarchy.l1dcaches.prefetcher         2501                       # number of ReadSharedReq hits (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.hits::processor.cores.core.mmu.dtb.walker         1143                       # number of ReadSharedReq hits (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.hits::processor.cores.core.mmu.itb.walker          805                       # number of ReadSharedReq hits (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.hits::processor.cores.core.inst        11374                       # number of ReadSharedReq hits (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.hits::processor.cores.core.data         5232                       # number of ReadSharedReq hits (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.hits::total        21055                       # number of ReadSharedReq hits (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.misses::cache_hierarchy.l1dcaches.prefetcher          909                       # number of ReadSharedReq misses (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.misses::processor.cores.core.mmu.dtb.walker           53                       # number of ReadSharedReq misses (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.misses::processor.cores.core.mmu.itb.walker           21                       # number of ReadSharedReq misses (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.misses::processor.cores.core.inst         3800                       # number of ReadSharedReq misses (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.misses::processor.cores.core.data          292                       # number of ReadSharedReq misses (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.misses::total         5075                       # number of ReadSharedReq misses (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.missLatency::cache_hierarchy.l1dcaches.prefetcher     76616808                       # number of ReadSharedReq miss ticks (Tick)
system.cache_hierarchy.l2caches.ReadSharedReq.missLatency::processor.cores.core.mmu.dtb.walker      4122000                       # number of ReadSharedReq miss ticks (Tick)
system.cache_hierarchy.l2caches.ReadSharedReq.missLatency::processor.cores.core.mmu.itb.walker      1887000                       # number of ReadSharedReq miss ticks (Tick)
system.cache_hierarchy.l2caches.ReadSharedReq.missLatency::processor.cores.core.inst    290546000                       # number of ReadSharedReq miss ticks (Tick)
system.cache_hierarchy.l2caches.ReadSharedReq.missLatency::processor.cores.core.data     24751000                       # number of ReadSharedReq miss ticks (Tick)
system.cache_hierarchy.l2caches.ReadSharedReq.missLatency::total    397922808                       # number of ReadSharedReq miss ticks (Tick)
system.cache_hierarchy.l2caches.ReadSharedReq.accesses::cache_hierarchy.l1dcaches.prefetcher         3410                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.accesses::processor.cores.core.mmu.dtb.walker         1196                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.accesses::processor.cores.core.mmu.itb.walker          826                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.accesses::processor.cores.core.inst        15174                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.accesses::processor.cores.core.data         5524                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.accesses::total        26130                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.missRate::cache_hierarchy.l1dcaches.prefetcher     0.266569                       # miss rate for ReadSharedReq accesses (Ratio)
system.cache_hierarchy.l2caches.ReadSharedReq.missRate::processor.cores.core.mmu.dtb.walker     0.044314                       # miss rate for ReadSharedReq accesses (Ratio)
system.cache_hierarchy.l2caches.ReadSharedReq.missRate::processor.cores.core.mmu.itb.walker     0.025424                       # miss rate for ReadSharedReq accesses (Ratio)
system.cache_hierarchy.l2caches.ReadSharedReq.missRate::processor.cores.core.inst     0.250428                       # miss rate for ReadSharedReq accesses (Ratio)
system.cache_hierarchy.l2caches.ReadSharedReq.missRate::processor.cores.core.data     0.052860                       # miss rate for ReadSharedReq accesses (Ratio)
system.cache_hierarchy.l2caches.ReadSharedReq.missRate::total     0.194221                       # miss rate for ReadSharedReq accesses (Ratio)
system.cache_hierarchy.l2caches.ReadSharedReq.avgMissLatency::cache_hierarchy.l1dcaches.prefetcher 84286.917492                       # average ReadSharedReq miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.ReadSharedReq.avgMissLatency::processor.cores.core.mmu.dtb.walker 77773.584906                       # average ReadSharedReq miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.ReadSharedReq.avgMissLatency::processor.cores.core.mmu.itb.walker 89857.142857                       # average ReadSharedReq miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.ReadSharedReq.avgMissLatency::processor.cores.core.inst 76459.473684                       # average ReadSharedReq miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.ReadSharedReq.avgMissLatency::processor.cores.core.data 84763.698630                       # average ReadSharedReq miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.ReadSharedReq.avgMissLatency::total 78408.435074                       # average ReadSharedReq miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.ReadSharedReq.mshrHits::cache_hierarchy.l1dcaches.prefetcher          106                       # number of ReadSharedReq MSHR hits (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.mshrHits::processor.cores.core.data           15                       # number of ReadSharedReq MSHR hits (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.mshrHits::total          121                       # number of ReadSharedReq MSHR hits (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.mshrMisses::cache_hierarchy.l1dcaches.prefetcher          803                       # number of ReadSharedReq MSHR misses (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.mshrMisses::processor.cores.core.mmu.dtb.walker           53                       # number of ReadSharedReq MSHR misses (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.mshrMisses::processor.cores.core.mmu.itb.walker           21                       # number of ReadSharedReq MSHR misses (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.mshrMisses::processor.cores.core.inst         3800                       # number of ReadSharedReq MSHR misses (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.mshrMisses::processor.cores.core.data          277                       # number of ReadSharedReq MSHR misses (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.mshrMisses::total         4954                       # number of ReadSharedReq MSHR misses (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.mshrMissLatency::cache_hierarchy.l1dcaches.prefetcher     68720912                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.ReadSharedReq.mshrMissLatency::processor.cores.core.mmu.dtb.walker      4069000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.ReadSharedReq.mshrMissLatency::processor.cores.core.mmu.itb.walker      1866000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.ReadSharedReq.mshrMissLatency::processor.cores.core.inst    286744000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.ReadSharedReq.mshrMissLatency::processor.cores.core.data     22425000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.ReadSharedReq.mshrMissLatency::total    383824912                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.ReadSharedReq.mshrMissRate::cache_hierarchy.l1dcaches.prefetcher     0.235484                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cache_hierarchy.l2caches.ReadSharedReq.mshrMissRate::processor.cores.core.mmu.dtb.walker     0.044314                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cache_hierarchy.l2caches.ReadSharedReq.mshrMissRate::processor.cores.core.mmu.itb.walker     0.025424                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cache_hierarchy.l2caches.ReadSharedReq.mshrMissRate::processor.cores.core.inst     0.250428                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cache_hierarchy.l2caches.ReadSharedReq.mshrMissRate::processor.cores.core.data     0.050145                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cache_hierarchy.l2caches.ReadSharedReq.mshrMissRate::total     0.189591                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cache_hierarchy.l2caches.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 85580.214197                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.ReadSharedReq.avgMshrMissLatency::processor.cores.core.mmu.dtb.walker 76773.584906                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.ReadSharedReq.avgMshrMissLatency::processor.cores.core.mmu.itb.walker 88857.142857                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.ReadSharedReq.avgMshrMissLatency::processor.cores.core.inst 75458.947368                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.ReadSharedReq.avgMshrMissLatency::processor.cores.core.data 80956.678700                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.ReadSharedReq.avgMshrMissLatency::total 77477.777957                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.UpgradeReq.hits::processor.cores.core.mmu.dtb.walker            3                       # number of UpgradeReq hits (Count)
system.cache_hierarchy.l2caches.UpgradeReq.hits::processor.cores.core.mmu.itb.walker           15                       # number of UpgradeReq hits (Count)
system.cache_hierarchy.l2caches.UpgradeReq.hits::processor.cores.core.data            7                       # number of UpgradeReq hits (Count)
system.cache_hierarchy.l2caches.UpgradeReq.hits::total           25                       # number of UpgradeReq hits (Count)
system.cache_hierarchy.l2caches.UpgradeReq.misses::processor.cores.core.data         2339                       # number of UpgradeReq misses (Count)
system.cache_hierarchy.l2caches.UpgradeReq.misses::total         2339                       # number of UpgradeReq misses (Count)
system.cache_hierarchy.l2caches.UpgradeReq.missLatency::processor.cores.core.data     69681998                       # number of UpgradeReq miss ticks (Tick)
system.cache_hierarchy.l2caches.UpgradeReq.missLatency::total     69681998                       # number of UpgradeReq miss ticks (Tick)
system.cache_hierarchy.l2caches.UpgradeReq.accesses::processor.cores.core.mmu.dtb.walker            3                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.UpgradeReq.accesses::processor.cores.core.mmu.itb.walker           15                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.UpgradeReq.accesses::processor.cores.core.data         2346                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.UpgradeReq.accesses::total         2364                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.UpgradeReq.missRate::processor.cores.core.data     0.997016                       # miss rate for UpgradeReq accesses (Ratio)
system.cache_hierarchy.l2caches.UpgradeReq.missRate::total     0.989425                       # miss rate for UpgradeReq accesses (Ratio)
system.cache_hierarchy.l2caches.UpgradeReq.avgMissLatency::processor.cores.core.data 29791.362976                       # average UpgradeReq miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.UpgradeReq.avgMissLatency::total 29791.362976                       # average UpgradeReq miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.UpgradeReq.mshrMisses::processor.cores.core.data         2339                       # number of UpgradeReq MSHR misses (Count)
system.cache_hierarchy.l2caches.UpgradeReq.mshrMisses::total         2339                       # number of UpgradeReq MSHR misses (Count)
system.cache_hierarchy.l2caches.UpgradeReq.mshrMissLatency::processor.cores.core.data     67342998                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.UpgradeReq.mshrMissLatency::total     67342998                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.UpgradeReq.mshrMissRate::processor.cores.core.data     0.997016                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cache_hierarchy.l2caches.UpgradeReq.mshrMissRate::total     0.989425                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cache_hierarchy.l2caches.UpgradeReq.avgMshrMissLatency::processor.cores.core.data 28791.362976                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.UpgradeReq.avgMshrMissLatency::total 28791.362976                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.WriteReq.mshrUncacheable::processor.cores.core.data          872                       # number of WriteReq MSHR uncacheable (Count)
system.cache_hierarchy.l2caches.WriteReq.mshrUncacheable::total          872                       # number of WriteReq MSHR uncacheable (Count)
system.cache_hierarchy.l2caches.WritebackClean.hits::writebacks        15604                       # number of WritebackClean hits (Count)
system.cache_hierarchy.l2caches.WritebackClean.hits::total        15604                       # number of WritebackClean hits (Count)
system.cache_hierarchy.l2caches.WritebackClean.accesses::writebacks        15604                       # number of WritebackClean accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.WritebackClean.accesses::total        15604                       # number of WritebackClean accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.WritebackDirty.hits::writebacks        10437                       # number of WritebackDirty hits (Count)
system.cache_hierarchy.l2caches.WritebackDirty.hits::total        10437                       # number of WritebackDirty hits (Count)
system.cache_hierarchy.l2caches.WritebackDirty.accesses::writebacks        10437                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.WritebackDirty.accesses::total        10437                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.power_state.pwrStateResidencyTicks::UNDEFINED 156700802000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.l2caches.prefetcher.demandMshrMisses         5361                       # demands not covered by prefetchs (Count)
system.cache_hierarchy.l2caches.prefetcher.pfIssued          659                       # number of hwpf issued (Count)
system.cache_hierarchy.l2caches.prefetcher.pfUnused            8                       # number of HardPF blocks evicted w/o reference (Count)
system.cache_hierarchy.l2caches.prefetcher.pfUseful          217                       # number of useful prefetch (Count)
system.cache_hierarchy.l2caches.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cache_hierarchy.l2caches.prefetcher.accuracy     0.329287                       # accuracy of the prefetcher (Count)
system.cache_hierarchy.l2caches.prefetcher.coverage     0.038903                       # coverage brought by this prefetcher (Count)
system.cache_hierarchy.l2caches.prefetcher.pfHitInCache          144                       # number of prefetches hitting in cache (Count)
system.cache_hierarchy.l2caches.prefetcher.pfHitInMSHR          145                       # number of prefetches hitting in a MSHR (Count)
system.cache_hierarchy.l2caches.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
system.cache_hierarchy.l2caches.prefetcher.pfLate          289                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cache_hierarchy.l2caches.prefetcher.pfIdentified          824                       # number of prefetch candidates identified (Count)
system.cache_hierarchy.l2caches.prefetcher.pfBufferHit           94                       # number of redundant prefetches already in prefetch queue (Count)
system.cache_hierarchy.l2caches.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cache_hierarchy.l2caches.prefetcher.pfRemovedDemand           43                       # number of prefetches dropped due to a demand for the same address (Count)
system.cache_hierarchy.l2caches.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cache_hierarchy.l2caches.prefetcher.pfSpanPage          228                       # number of prefetches that crossed the page (Count)
system.cache_hierarchy.l2caches.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cache_hierarchy.l2caches.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 156700802000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.l2caches.tags.tagsInUse  8190.073466                       # Average ticks per tags in use ((Tick/Count))
system.cache_hierarchy.l2caches.tags.totalRefs        15480                       # Total number of references to valid blocks. (Count)
system.cache_hierarchy.l2caches.tags.sampledRefs         6212                       # Sample count of references to valid blocks. (Count)
system.cache_hierarchy.l2caches.tags.avgRefs     2.491951                       # Average number of references to valid blocks. ((Count/Count))
system.cache_hierarchy.l2caches.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cache_hierarchy.l2caches.tags.occupancies::writebacks   551.738573                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cache_hierarchy.l2caches.tags.occupancies::cache_hierarchy.l1dcaches.prefetcher  2963.904062                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cache_hierarchy.l2caches.tags.occupancies::cache_hierarchy.l2caches.prefetcher   425.205908                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cache_hierarchy.l2caches.tags.occupancies::processor.cores.core.mmu.dtb.walker    48.315032                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cache_hierarchy.l2caches.tags.occupancies::processor.cores.core.mmu.itb.walker    18.193242                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cache_hierarchy.l2caches.tags.occupancies::processor.cores.core.inst  2950.207726                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cache_hierarchy.l2caches.tags.occupancies::processor.cores.core.data  1232.508924                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cache_hierarchy.l2caches.tags.avgOccs::writebacks     0.067351                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.l2caches.tags.avgOccs::cache_hierarchy.l1dcaches.prefetcher     0.361805                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.l2caches.tags.avgOccs::cache_hierarchy.l2caches.prefetcher     0.051905                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.l2caches.tags.avgOccs::processor.cores.core.mmu.dtb.walker     0.005898                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.l2caches.tags.avgOccs::processor.cores.core.mmu.itb.walker     0.002221                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.l2caches.tags.avgOccs::processor.cores.core.inst     0.360133                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.l2caches.tags.avgOccs::processor.cores.core.data     0.150453                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.l2caches.tags.avgOccs::total     0.999765                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.l2caches.tags.occupanciesTaskId::1022         2781                       # Occupied blocks per task id (Count)
system.cache_hierarchy.l2caches.tags.occupanciesTaskId::1024         5409                       # Occupied blocks per task id (Count)
system.cache_hierarchy.l2caches.tags.ageTaskId_1022::3          209                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l2caches.tags.ageTaskId_1022::4         2572                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l2caches.tags.ageTaskId_1024::0           25                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l2caches.tags.ageTaskId_1024::1           56                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l2caches.tags.ageTaskId_1024::2            1                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l2caches.tags.ageTaskId_1024::3           46                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l2caches.tags.ageTaskId_1024::4         5281                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l2caches.tags.ratioOccsTaskId::1022     0.339478                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cache_hierarchy.l2caches.tags.ratioOccsTaskId::1024     0.660278                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cache_hierarchy.l2caches.tags.tagAccesses       900728                       # Number of tag accesses (Count)
system.cache_hierarchy.l2caches.tags.dataAccesses       900728                       # Number of data accesses (Count)
system.cache_hierarchy.l2caches.tags.power_state.pwrStateResidencyTicks::UNDEFINED 156700802000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.membus.transDist::ReadReq          485                       # Transaction distribution (Count)
system.cache_hierarchy.membus.transDist::ReadResp         8818                       # Transaction distribution (Count)
system.cache_hierarchy.membus.transDist::WriteReq          872                       # Transaction distribution (Count)
system.cache_hierarchy.membus.transDist::WriteResp          872                       # Transaction distribution (Count)
system.cache_hierarchy.membus.transDist::WritebackDirty         5509                       # Transaction distribution (Count)
system.cache_hierarchy.membus.transDist::WritebackClean          365                       # Transaction distribution (Count)
system.cache_hierarchy.membus.transDist::CleanEvict         2948                       # Transaction distribution (Count)
system.cache_hierarchy.membus.transDist::UpgradeReq         2398                       # Transaction distribution (Count)
system.cache_hierarchy.membus.transDist::UpgradeResp          394                       # Transaction distribution (Count)
system.cache_hierarchy.membus.transDist::ReadExReq          434                       # Transaction distribution (Count)
system.cache_hierarchy.membus.transDist::ReadExResp          434                       # Transaction distribution (Count)
system.cache_hierarchy.membus.transDist::ReadSharedReq         8332                       # Transaction distribution (Count)
system.cache_hierarchy.membus.transDist::InvalidateReq          577                       # Transaction distribution (Count)
system.cache_hierarchy.membus.transDist::InvalidateResp          107                       # Transaction distribution (Count)
system.cache_hierarchy.membus.pktCount_system.cache_hierarchy.iocache.mem_side_port::system.memory.mem_ctrl.port         7437                       # Packet count per connected requestor and responder (Count)
system.cache_hierarchy.membus.pktCount_system.cache_hierarchy.iocache.mem_side_port::total         7437                       # Packet count per connected requestor and responder (Count)
system.cache_hierarchy.membus.pktCount_system.cache_hierarchy.l2caches.mem_side_port::system.memory.mem_ctrl.port        18833                       # Packet count per connected requestor and responder (Count)
system.cache_hierarchy.membus.pktCount_system.cache_hierarchy.l2caches.mem_side_port::system.lupio_pic.pio          436                       # Packet count per connected requestor and responder (Count)
system.cache_hierarchy.membus.pktCount_system.cache_hierarchy.l2caches.mem_side_port::system.lupio_tmr.pio           82                       # Packet count per connected requestor and responder (Count)
system.cache_hierarchy.membus.pktCount_system.cache_hierarchy.l2caches.mem_side_port::system.bridge.cpu_side_port         2196                       # Packet count per connected requestor and responder (Count)
system.cache_hierarchy.membus.pktCount_system.cache_hierarchy.l2caches.mem_side_port::total        21547                       # Packet count per connected requestor and responder (Count)
system.cache_hierarchy.membus.pktCount::total        28984                       # Packet count per connected requestor and responder (Count)
system.cache_hierarchy.membus.pktSize_system.cache_hierarchy.iocache.mem_side_port::system.memory.mem_ctrl.port        53504                       # Cumulative packet size per connected requestor and responder (Byte)
system.cache_hierarchy.membus.pktSize_system.cache_hierarchy.iocache.mem_side_port::total        53504                       # Cumulative packet size per connected requestor and responder (Byte)
system.cache_hierarchy.membus.pktSize_system.cache_hierarchy.l2caches.mem_side_port::system.memory.mem_ctrl.port       687680                       # Cumulative packet size per connected requestor and responder (Byte)
system.cache_hierarchy.membus.pktSize_system.cache_hierarchy.l2caches.mem_side_port::system.lupio_pic.pio          872                       # Cumulative packet size per connected requestor and responder (Byte)
system.cache_hierarchy.membus.pktSize_system.cache_hierarchy.l2caches.mem_side_port::system.lupio_tmr.pio          164                       # Cumulative packet size per connected requestor and responder (Byte)
system.cache_hierarchy.membus.pktSize_system.cache_hierarchy.l2caches.mem_side_port::system.bridge.cpu_side_port         4392                       # Cumulative packet size per connected requestor and responder (Byte)
system.cache_hierarchy.membus.pktSize_system.cache_hierarchy.l2caches.mem_side_port::total       693108                       # Cumulative packet size per connected requestor and responder (Byte)
system.cache_hierarchy.membus.pktSize::total       746612                       # Cumulative packet size per connected requestor and responder (Byte)
system.cache_hierarchy.membus.snoops             3583                       # Total snoops (Count)
system.cache_hierarchy.membus.snoopTraffic       195840                       # Total snoop traffic (Byte)
system.cache_hierarchy.membus.snoopFanout::samples        13098                       # Request fanout histogram (Count)
system.cache_hierarchy.membus.snoopFanout::mean     0.351199                       # Request fanout histogram (Count)
system.cache_hierarchy.membus.snoopFanout::stdev     0.477363                       # Request fanout histogram (Count)
system.cache_hierarchy.membus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cache_hierarchy.membus.snoopFanout::0         8498     64.88%     64.88% # Request fanout histogram (Count)
system.cache_hierarchy.membus.snoopFanout::1         4600     35.12%    100.00% # Request fanout histogram (Count)
system.cache_hierarchy.membus.snoopFanout::2            0      0.00%    100.00% # Request fanout histogram (Count)
system.cache_hierarchy.membus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cache_hierarchy.membus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cache_hierarchy.membus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
system.cache_hierarchy.membus.snoopFanout::total        13098                       # Request fanout histogram (Count)
system.cache_hierarchy.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 156700802000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.membus.power_state.pwrStateResidencyTicks::UNDEFINED 156700802000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.membus.reqLayer0.occupancy     26456948                       # Layer occupancy (ticks) (Tick)
system.cache_hierarchy.membus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cache_hierarchy.membus.reqLayer4.occupancy       218000                       # Layer occupancy (ticks) (Tick)
system.cache_hierarchy.membus.reqLayer4.utilization          0.0                       # Layer utilization (Ratio)
system.cache_hierarchy.membus.reqLayer5.occupancy        41000                       # Layer occupancy (ticks) (Tick)
system.cache_hierarchy.membus.reqLayer5.utilization          0.0                       # Layer utilization (Ratio)
system.cache_hierarchy.membus.reqLayer6.occupancy      1970000                       # Layer occupancy (ticks) (Tick)
system.cache_hierarchy.membus.reqLayer6.utilization          0.0                       # Layer utilization (Ratio)
system.cache_hierarchy.membus.respLayer1.occupancy      6548500                       # Layer occupancy (ticks) (Tick)
system.cache_hierarchy.membus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cache_hierarchy.membus.respLayer2.occupancy     15487839                       # Layer occupancy (ticks) (Tick)
system.cache_hierarchy.membus.respLayer2.utilization          0.0                       # Layer utilization (Ratio)
system.cache_hierarchy.membus.snoop_filter.totRequests        20563                       # Total number of requests made to the snoop filter. (Count)
system.cache_hierarchy.membus.snoop_filter.hitSingleRequests        11396                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cache_hierarchy.membus.snoop_filter.hitMultiRequests         4016                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cache_hierarchy.membus.snoop_filter.totSnoops            0                       # Total number of snoops made to the snoop filter. (Count)
system.cache_hierarchy.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cache_hierarchy.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.clint.power_state.pwrStateResidencyTicks::UNDEFINED 156700802000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.iobus.transDist::ReadReq                  3255                       # Transaction distribution (Count)
system.iobus.transDist::ReadResp                 3255                       # Transaction distribution (Count)
system.iobus.transDist::WriteReq                 1512                       # Transaction distribution (Count)
system.iobus.transDist::WriteResp                1512                       # Transaction distribution (Count)
system.iobus.pktCount_system.lupio_blk.dma::system.cache_hierarchy.iocache.cpu_side_port         7338                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.lupio_blk.dma::total         7338                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.lupio_blk.pio         2180                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.lupio_rng.pio           16                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::total         2196                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount::total                     9534                       # Packet count per connected requestor and responder (Count)
system.iobus.pktSize_system.lupio_blk.dma::system.cache_hierarchy.iocache.cpu_side_port       223232                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.lupio_blk.dma::total       223232                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.lupio_blk.pio         4360                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.lupio_rng.pio           32                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::total         4392                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize::total                    227624                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 156700802000                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.reqLayer0.occupancy              6118000                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer1.occupancy              1962000                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer4.occupancy                 8000                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer4.utilization                0.0                       # Layer utilization (Ratio)
system.iobus.respLayer0.occupancy            15301000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.respLayer1.occupancy             1324000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.lupio_blk.power_state.pwrStateResidencyTicks::UNDEFINED 156700802000                       # Cumulative time (in ticks) in various power states (Tick)
system.lupio_ipi.power_state.pwrStateResidencyTicks::UNDEFINED 156700802000                       # Cumulative time (in ticks) in various power states (Tick)
system.lupio_pic.power_state.pwrStateResidencyTicks::UNDEFINED 156700802000                       # Cumulative time (in ticks) in various power states (Tick)
system.lupio_rng.power_state.pwrStateResidencyTicks::UNDEFINED 156700802000                       # Cumulative time (in ticks) in various power states (Tick)
system.lupio_rtc.power_state.pwrStateResidencyTicks::UNDEFINED 156700802000                       # Cumulative time (in ticks) in various power states (Tick)
system.lupio_sys.power_state.pwrStateResidencyTicks::UNDEFINED 156700802000                       # Cumulative time (in ticks) in various power states (Tick)
system.lupio_tmr.power_state.pwrStateResidencyTicks::UNDEFINED 156700802000                       # Cumulative time (in ticks) in various power states (Tick)
system.lupio_tty.power_state.pwrStateResidencyTicks::UNDEFINED 156700802000                       # Cumulative time (in ticks) in various power states (Tick)
system.memory.mem_ctrl.avgPriority_writebacks::samples      5874.00                       # Average QoS priority value for accepted requests (Count)
system.memory.mem_ctrl.avgPriority_cache_hierarchy.l1dcaches.prefetcher::samples       475.00                       # Average QoS priority value for accepted requests (Count)
system.memory.mem_ctrl.avgPriority_cache_hierarchy.l2caches.prefetcher::samples       185.00                       # Average QoS priority value for accepted requests (Count)
system.memory.mem_ctrl.avgPriority_lupio_blk::samples       575.00                       # Average QoS priority value for accepted requests (Count)
system.memory.mem_ctrl.avgPriority_processor.cores.core.mmu.dtb.walker::samples        53.00                       # Average QoS priority value for accepted requests (Count)
system.memory.mem_ctrl.avgPriority_processor.cores.core.mmu.itb.walker::samples        21.00                       # Average QoS priority value for accepted requests (Count)
system.memory.mem_ctrl.avgPriority_processor.cores.core.inst::samples      3797.00                       # Average QoS priority value for accepted requests (Count)
system.memory.mem_ctrl.avgPriority_processor.cores.core.data::samples       545.00                       # Average QoS priority value for accepted requests (Count)
system.memory.mem_ctrl.priorityMinLatency 0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.memory.mem_ctrl.priorityMaxLatency 0.019850152500                       # per QoS priority maximum request to response latency (Second)
system.memory.mem_ctrl.numReadWriteTurnArounds          339                       # Number of turnarounds from READ to WRITE (Count)
system.memory.mem_ctrl.numWriteReadTurnArounds          339                       # Number of turnarounds from WRITE to READ (Count)
system.memory.mem_ctrl.numStayReadState         26181                       # Number of times bus staying in READ state (Count)
system.memory.mem_ctrl.numStayWriteState         5536                       # Number of times bus staying in WRITE state (Count)
system.memory.mem_ctrl.readReqs                  5706                       # Number of read requests accepted (Count)
system.memory.mem_ctrl.writeReqs                 5874                       # Number of write requests accepted (Count)
system.memory.mem_ctrl.readBursts                5706                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.memory.mem_ctrl.writeBursts               5874                       # Number of controller write bursts, including those merged in the write queue (Count)
system.memory.mem_ctrl.servicedByWrQ               55                       # Number of controller read bursts serviced by the write queue (Count)
system.memory.mem_ctrl.mergedWrBursts               0                       # Number of controller write bursts merged with an existing one (Count)
system.memory.mem_ctrl.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.memory.mem_ctrl.avgRdQLen                 5.33                       # Average read queue length when enqueuing ((Count/Tick))
system.memory.mem_ctrl.avgWrQLen                26.69                       # Average write queue length when enqueuing ((Count/Tick))
system.memory.mem_ctrl.numRdRetry                   0                       # Number of times read queue was full causing retry (Count)
system.memory.mem_ctrl.numWrRetry                   0                       # Number of times write queue was full causing retry (Count)
system.memory.mem_ctrl.readPktSize::0               0                       # Read request sizes (log2) (Count)
system.memory.mem_ctrl.readPktSize::1               0                       # Read request sizes (log2) (Count)
system.memory.mem_ctrl.readPktSize::2               0                       # Read request sizes (log2) (Count)
system.memory.mem_ctrl.readPktSize::3               0                       # Read request sizes (log2) (Count)
system.memory.mem_ctrl.readPktSize::4               0                       # Read request sizes (log2) (Count)
system.memory.mem_ctrl.readPktSize::5               0                       # Read request sizes (log2) (Count)
system.memory.mem_ctrl.readPktSize::6            5706                       # Read request sizes (log2) (Count)
system.memory.mem_ctrl.writePktSize::0              0                       # Write request sizes (log2) (Count)
system.memory.mem_ctrl.writePktSize::1              0                       # Write request sizes (log2) (Count)
system.memory.mem_ctrl.writePktSize::2              0                       # Write request sizes (log2) (Count)
system.memory.mem_ctrl.writePktSize::3              0                       # Write request sizes (log2) (Count)
system.memory.mem_ctrl.writePktSize::4              0                       # Write request sizes (log2) (Count)
system.memory.mem_ctrl.writePktSize::5              0                       # Write request sizes (log2) (Count)
system.memory.mem_ctrl.writePktSize::6           5874                       # Write request sizes (log2) (Count)
system.memory.mem_ctrl.rdQLenPdf::0              3538                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::1               964                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::2               246                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::3               144                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::4               117                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::5                98                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::6                89                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::7                73                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::8                62                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::9                60                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::10               51                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::11               54                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::12               47                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::13               48                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::14               44                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::15                6                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::16                4                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::17                4                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::18                1                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::19                1                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::20                0                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::21                0                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::22                0                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::23                0                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::24                0                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::25                0                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::26                0                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::27                0                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::28                0                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::29                0                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::30                0                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::31                0                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::0                 0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::1                 0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::2                 0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::3                 0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::4                 0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::5                 0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::6                 0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::7                 0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::8                 0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::9                 0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::10                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::11                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::12                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::13                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::14                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::15              100                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::16              108                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::17              258                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::18              312                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::19              324                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::20              329                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::21              340                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::22              346                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::23              344                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::24              346                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::25              355                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::26              408                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::27              364                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::28              377                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::29              407                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::30              350                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::31              345                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::32              347                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::33               15                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::34               27                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::35               10                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::36                5                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::37               17                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::38               15                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::39                7                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::40                3                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::41                4                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::42                3                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::43                5                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::44                2                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::45                1                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::46                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::47                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::48                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::49                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::50                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::51                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::52                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::53                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::54                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::55                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::56                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::57                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::58                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::59                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::60                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::61                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::62                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::63                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdPerTurnAround::samples          339                       # Reads before turning the bus around for writes (Count)
system.memory.mem_ctrl.rdPerTurnAround::mean    16.651917                       # Reads before turning the bus around for writes (Count)
system.memory.mem_ctrl.rdPerTurnAround::gmean    14.655125                       # Reads before turning the bus around for writes (Count)
system.memory.mem_ctrl.rdPerTurnAround::stdev    14.605353                       # Reads before turning the bus around for writes (Count)
system.memory.mem_ctrl.rdPerTurnAround::0-7           20      5.90%      5.90% # Reads before turning the bus around for writes (Count)
system.memory.mem_ctrl.rdPerTurnAround::8-15          109     32.15%     38.05% # Reads before turning the bus around for writes (Count)
system.memory.mem_ctrl.rdPerTurnAround::16-23          196     57.82%     95.87% # Reads before turning the bus around for writes (Count)
system.memory.mem_ctrl.rdPerTurnAround::24-31            3      0.88%     96.76% # Reads before turning the bus around for writes (Count)
system.memory.mem_ctrl.rdPerTurnAround::32-39            4      1.18%     97.94% # Reads before turning the bus around for writes (Count)
system.memory.mem_ctrl.rdPerTurnAround::40-47            1      0.29%     98.23% # Reads before turning the bus around for writes (Count)
system.memory.mem_ctrl.rdPerTurnAround::48-55            3      0.88%     99.12% # Reads before turning the bus around for writes (Count)
system.memory.mem_ctrl.rdPerTurnAround::64-71            1      0.29%     99.41% # Reads before turning the bus around for writes (Count)
system.memory.mem_ctrl.rdPerTurnAround::72-79            1      0.29%     99.71% # Reads before turning the bus around for writes (Count)
system.memory.mem_ctrl.rdPerTurnAround::248-255            1      0.29%    100.00% # Reads before turning the bus around for writes (Count)
system.memory.mem_ctrl.rdPerTurnAround::total          339                       # Reads before turning the bus around for writes (Count)
system.memory.mem_ctrl.wrPerTurnAround::samples          339                       # Writes before turning the bus around for reads (Count)
system.memory.mem_ctrl.wrPerTurnAround::mean    17.318584                       # Writes before turning the bus around for reads (Count)
system.memory.mem_ctrl.wrPerTurnAround::gmean    17.141871                       # Writes before turning the bus around for reads (Count)
system.memory.mem_ctrl.wrPerTurnAround::stdev     2.923883                       # Writes before turning the bus around for reads (Count)
system.memory.mem_ctrl.wrPerTurnAround::16          223     65.78%     65.78% # Writes before turning the bus around for reads (Count)
system.memory.mem_ctrl.wrPerTurnAround::17            7      2.06%     67.85% # Writes before turning the bus around for reads (Count)
system.memory.mem_ctrl.wrPerTurnAround::18           48     14.16%     82.01% # Writes before turning the bus around for reads (Count)
system.memory.mem_ctrl.wrPerTurnAround::19           32      9.44%     91.45% # Writes before turning the bus around for reads (Count)
system.memory.mem_ctrl.wrPerTurnAround::20            6      1.77%     93.22% # Writes before turning the bus around for reads (Count)
system.memory.mem_ctrl.wrPerTurnAround::21            7      2.06%     95.28% # Writes before turning the bus around for reads (Count)
system.memory.mem_ctrl.wrPerTurnAround::22            4      1.18%     96.46% # Writes before turning the bus around for reads (Count)
system.memory.mem_ctrl.wrPerTurnAround::23            1      0.29%     96.76% # Writes before turning the bus around for reads (Count)
system.memory.mem_ctrl.wrPerTurnAround::24            1      0.29%     97.05% # Writes before turning the bus around for reads (Count)
system.memory.mem_ctrl.wrPerTurnAround::25            1      0.29%     97.35% # Writes before turning the bus around for reads (Count)
system.memory.mem_ctrl.wrPerTurnAround::26            1      0.29%     97.64% # Writes before turning the bus around for reads (Count)
system.memory.mem_ctrl.wrPerTurnAround::27            1      0.29%     97.94% # Writes before turning the bus around for reads (Count)
system.memory.mem_ctrl.wrPerTurnAround::29            1      0.29%     98.23% # Writes before turning the bus around for reads (Count)
system.memory.mem_ctrl.wrPerTurnAround::30            1      0.29%     98.53% # Writes before turning the bus around for reads (Count)
system.memory.mem_ctrl.wrPerTurnAround::31            1      0.29%     98.82% # Writes before turning the bus around for reads (Count)
system.memory.mem_ctrl.wrPerTurnAround::32            2      0.59%     99.41% # Writes before turning the bus around for reads (Count)
system.memory.mem_ctrl.wrPerTurnAround::38            1      0.29%     99.71% # Writes before turning the bus around for reads (Count)
system.memory.mem_ctrl.wrPerTurnAround::40            1      0.29%    100.00% # Writes before turning the bus around for reads (Count)
system.memory.mem_ctrl.wrPerTurnAround::total          339                       # Writes before turning the bus around for reads (Count)
system.memory.mem_ctrl.bytesReadWrQ              3520                       # Total number of bytes read from write queue (Byte)
system.memory.mem_ctrl.bytesReadSys            365184                       # Total read bytes from the system interface side (Byte)
system.memory.mem_ctrl.bytesWrittenSys         375936                       # Total written bytes from the system interface side (Byte)
system.memory.mem_ctrl.avgRdBWSys        8882426.92935155                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.memory.mem_ctrl.avgWrBWSys        9143949.48878566                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.memory.mem_ctrl.totGap             41112629000                       # Total gap between requests (Tick)
system.memory.mem_ctrl.avgGap              3550313.39                       # Average gap between requests ((Tick/Count))
system.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.l1dcaches.prefetcher        30400                       # Per-requestor bytes read from memory (Byte)
system.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.l2caches.prefetcher        11840                       # Per-requestor bytes read from memory (Byte)
system.memory.mem_ctrl.requestorReadBytes::lupio_blk        36800                       # Per-requestor bytes read from memory (Byte)
system.memory.mem_ctrl.requestorReadBytes::processor.cores.core.mmu.dtb.walker         3392                       # Per-requestor bytes read from memory (Byte)
system.memory.mem_ctrl.requestorReadBytes::processor.cores.core.mmu.itb.walker         1344                       # Per-requestor bytes read from memory (Byte)
system.memory.mem_ctrl.requestorReadBytes::processor.cores.core.inst       243008                       # Per-requestor bytes read from memory (Byte)
system.memory.mem_ctrl.requestorReadBytes::processor.cores.core.data        34880                       # Per-requestor bytes read from memory (Byte)
system.memory.mem_ctrl.requestorWriteBytes::writebacks       375744                       # Per-requestor bytes write to memory (Byte)
system.memory.mem_ctrl.requestorReadRate::cache_hierarchy.l1dcaches.prefetcher 739423.903161932249                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.memory.mem_ctrl.requestorReadRate::cache_hierarchy.l2caches.prefetcher 287986.151757805201                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.memory.mem_ctrl.requestorReadRate::lupio_blk 895092.093301286455                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.memory.mem_ctrl.requestorReadRate::processor.cores.core.mmu.dtb.walker 82504.140773857711                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.memory.mem_ctrl.requestorReadRate::processor.cores.core.mmu.itb.walker 32690.319929264377                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.memory.mem_ctrl.requestorReadRate::processor.cores.core.inst 5910721.179591277614                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.memory.mem_ctrl.requestorReadRate::processor.cores.core.data 848391.636259480263                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.memory.mem_ctrl.requestorWriteRate::writebacks 9139279.443081483245                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.l1dcaches.prefetcher          478                       # Per-requestor read serviced memory accesses (Count)
system.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.l2caches.prefetcher          189                       # Per-requestor read serviced memory accesses (Count)
system.memory.mem_ctrl.requestorReadAccesses::lupio_blk          588                       # Per-requestor read serviced memory accesses (Count)
system.memory.mem_ctrl.requestorReadAccesses::processor.cores.core.mmu.dtb.walker           53                       # Per-requestor read serviced memory accesses (Count)
system.memory.mem_ctrl.requestorReadAccesses::processor.cores.core.mmu.itb.walker           21                       # Per-requestor read serviced memory accesses (Count)
system.memory.mem_ctrl.requestorReadAccesses::processor.cores.core.inst         3801                       # Per-requestor read serviced memory accesses (Count)
system.memory.mem_ctrl.requestorReadAccesses::processor.cores.core.data          576                       # Per-requestor read serviced memory accesses (Count)
system.memory.mem_ctrl.requestorWriteAccesses::writebacks         5874                       # Per-requestor write serviced memory accesses (Count)
system.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.l1dcaches.prefetcher     25021030                       # Per-requestor read total memory access latency (Tick)
system.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.l2caches.prefetcher     13493376                       # Per-requestor read total memory access latency (Tick)
system.memory.mem_ctrl.requestorReadTotalLat::lupio_blk     38978500                       # Per-requestor read total memory access latency (Tick)
system.memory.mem_ctrl.requestorReadTotalLat::processor.cores.core.mmu.dtb.walker      1871000                       # Per-requestor read total memory access latency (Tick)
system.memory.mem_ctrl.requestorReadTotalLat::processor.cores.core.mmu.itb.walker       994500                       # Per-requestor read total memory access latency (Tick)
system.memory.mem_ctrl.requestorReadTotalLat::processor.cores.core.inst    129560251                       # Per-requestor read total memory access latency (Tick)
system.memory.mem_ctrl.requestorReadTotalLat::processor.cores.core.data     23894748                       # Per-requestor read total memory access latency (Tick)
system.memory.mem_ctrl.requestorWriteTotalLat::writebacks 998432791798                       # Per-requestor write total memory access latency (Tick)
system.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.l1dcaches.prefetcher     52345.25                       # Per-requestor read average memory access latency ((Tick/Count))
system.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.l2caches.prefetcher     71393.52                       # Per-requestor read average memory access latency ((Tick/Count))
system.memory.mem_ctrl.requestorReadAvgLat::lupio_blk     66289.97                       # Per-requestor read average memory access latency ((Tick/Count))
system.memory.mem_ctrl.requestorReadAvgLat::processor.cores.core.mmu.dtb.walker     35301.89                       # Per-requestor read average memory access latency ((Tick/Count))
system.memory.mem_ctrl.requestorReadAvgLat::processor.cores.core.mmu.itb.walker     47357.14                       # Per-requestor read average memory access latency ((Tick/Count))
system.memory.mem_ctrl.requestorReadAvgLat::processor.cores.core.inst     34085.83                       # Per-requestor read average memory access latency ((Tick/Count))
system.memory.mem_ctrl.requestorReadAvgLat::processor.cores.core.data     41483.94                       # Per-requestor read average memory access latency ((Tick/Count))
system.memory.mem_ctrl.requestorWriteAvgLat::writebacks 169974939.02                       # Per-requestor write average memory access latency ((Tick/Count))
system.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.l1dcaches.prefetcher        30592                       # Number of bytes read from this memory (Byte)
system.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.l2caches.prefetcher        12096                       # Number of bytes read from this memory (Byte)
system.memory.mem_ctrl.dram.bytesRead::lupio_blk        37632                       # Number of bytes read from this memory (Byte)
system.memory.mem_ctrl.dram.bytesRead::processor.cores.core.mmu.dtb.walker         3392                       # Number of bytes read from this memory (Byte)
system.memory.mem_ctrl.dram.bytesRead::processor.cores.core.mmu.itb.walker         1344                       # Number of bytes read from this memory (Byte)
system.memory.mem_ctrl.dram.bytesRead::processor.cores.core.inst       243328                       # Number of bytes read from this memory (Byte)
system.memory.mem_ctrl.dram.bytesRead::processor.cores.core.data        36864                       # Number of bytes read from this memory (Byte)
system.memory.mem_ctrl.dram.bytesRead::total       365248                       # Number of bytes read from this memory (Byte)
system.memory.mem_ctrl.dram.bytesInstRead::processor.cores.core.inst       243328                       # Number of instructions bytes read from this memory (Byte)
system.memory.mem_ctrl.dram.bytesInstRead::total       243328                       # Number of instructions bytes read from this memory (Byte)
system.memory.mem_ctrl.dram.bytesWritten::writebacks       352576                       # Number of bytes written to this memory (Byte)
system.memory.mem_ctrl.dram.bytesWritten::total       352576                       # Number of bytes written to this memory (Byte)
system.memory.mem_ctrl.dram.numReads::cache_hierarchy.l1dcaches.prefetcher          478                       # Number of read requests responded to by this memory (Count)
system.memory.mem_ctrl.dram.numReads::cache_hierarchy.l2caches.prefetcher          189                       # Number of read requests responded to by this memory (Count)
system.memory.mem_ctrl.dram.numReads::lupio_blk          588                       # Number of read requests responded to by this memory (Count)
system.memory.mem_ctrl.dram.numReads::processor.cores.core.mmu.dtb.walker           53                       # Number of read requests responded to by this memory (Count)
system.memory.mem_ctrl.dram.numReads::processor.cores.core.mmu.itb.walker           21                       # Number of read requests responded to by this memory (Count)
system.memory.mem_ctrl.dram.numReads::processor.cores.core.inst         3802                       # Number of read requests responded to by this memory (Count)
system.memory.mem_ctrl.dram.numReads::processor.cores.core.data          576                       # Number of read requests responded to by this memory (Count)
system.memory.mem_ctrl.dram.numReads::total         5707                       # Number of read requests responded to by this memory (Count)
system.memory.mem_ctrl.dram.numWrites::writebacks         5509                       # Number of write requests responded to by this memory (Count)
system.memory.mem_ctrl.dram.numWrites::total         5509                       # Number of write requests responded to by this memory (Count)
system.memory.mem_ctrl.dram.bwRead::cache_hierarchy.l1dcaches.prefetcher       744094                       # Total read bandwidth from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.bwRead::cache_hierarchy.l2caches.prefetcher       294213                       # Total read bandwidth from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.bwRead::lupio_blk       915329                       # Total read bandwidth from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.bwRead::processor.cores.core.mmu.dtb.walker        82504                       # Total read bandwidth from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.bwRead::processor.cores.core.mmu.itb.walker        32690                       # Total read bandwidth from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.bwRead::processor.cores.core.inst      5918505                       # Total read bandwidth from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.bwRead::processor.cores.core.data       896649                       # Total read bandwidth from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.bwRead::total      8883984                       # Total read bandwidth from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.bwInstRead::processor.cores.core.inst      5918505                       # Instruction read bandwidth from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.bwInstRead::total      5918505                       # Instruction read bandwidth from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.bwWrite::writebacks      8575761                       # Write bandwidth from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.bwWrite::total      8575761                       # Write bandwidth from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.bwTotal::writebacks      8575761                       # Total bandwidth to/from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.l1dcaches.prefetcher       744094                       # Total bandwidth to/from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.l2caches.prefetcher       294213                       # Total bandwidth to/from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.bwTotal::lupio_blk       915329                       # Total bandwidth to/from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.bwTotal::processor.cores.core.mmu.dtb.walker        82504                       # Total bandwidth to/from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.bwTotal::processor.cores.core.mmu.itb.walker        32690                       # Total bandwidth to/from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.bwTotal::processor.cores.core.inst      5918505                       # Total bandwidth to/from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.bwTotal::processor.cores.core.data       896649                       # Total bandwidth to/from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.bwTotal::total     17459744                       # Total bandwidth to/from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.readBursts           5651                       # Number of DRAM read bursts (Count)
system.memory.mem_ctrl.dram.writeBursts          5871                       # Number of DRAM write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::0          344                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::1          233                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::2          431                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::3          359                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::4          385                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::5          848                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::6          404                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::7          322                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::8          385                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::9          254                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::10          225                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::11          292                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::12          273                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::13          357                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::14          297                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::15          242                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::0          438                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::1          374                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::2          347                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::3          452                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::4          448                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::5          347                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::6          350                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::7          307                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::8          352                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::9          297                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::10          443                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::11          298                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::12          354                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::13          317                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::14          382                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::15          365                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.totQLat         127857155                       # Total ticks spent queuing (Tick)
system.memory.mem_ctrl.dram.totBusLat        28255000                       # Total ticks spent in databus transfers (Tick)
system.memory.mem_ctrl.dram.totMemAccLat    233813405                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.memory.mem_ctrl.dram.avgQLat          22625.58                       # Average queueing delay per DRAM burst ((Tick/Count))
system.memory.mem_ctrl.dram.avgBusLat         5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.memory.mem_ctrl.dram.avgMemAccLat     41375.58                       # Average memory access latency per DRAM burst ((Tick/Count))
system.memory.mem_ctrl.dram.readRowHits          4222                       # Number of row buffer hits during reads (Count)
system.memory.mem_ctrl.dram.writeRowHits         3548                       # Number of row buffer hits during writes (Count)
system.memory.mem_ctrl.dram.readRowHitRate        74.71                       # Row buffer hit rate for reads (Ratio)
system.memory.mem_ctrl.dram.writeRowHitRate        60.43                       # Row buffer hit rate for writes (Ratio)
system.memory.mem_ctrl.dram.bytesPerActivate::samples         3752                       # Bytes accessed per row activation (Byte)
system.memory.mem_ctrl.dram.bytesPerActivate::mean   196.793177                       # Bytes accessed per row activation (Byte)
system.memory.mem_ctrl.dram.bytesPerActivate::gmean   137.037752                       # Bytes accessed per row activation (Byte)
system.memory.mem_ctrl.dram.bytesPerActivate::stdev   204.815235                       # Bytes accessed per row activation (Byte)
system.memory.mem_ctrl.dram.bytesPerActivate::0-127         1549     41.28%     41.28% # Bytes accessed per row activation (Byte)
system.memory.mem_ctrl.dram.bytesPerActivate::128-255         1212     32.30%     73.59% # Bytes accessed per row activation (Byte)
system.memory.mem_ctrl.dram.bytesPerActivate::256-383          476     12.69%     86.27% # Bytes accessed per row activation (Byte)
system.memory.mem_ctrl.dram.bytesPerActivate::384-511          196      5.22%     91.50% # Bytes accessed per row activation (Byte)
system.memory.mem_ctrl.dram.bytesPerActivate::512-639           94      2.51%     94.00% # Bytes accessed per row activation (Byte)
system.memory.mem_ctrl.dram.bytesPerActivate::640-767           72      1.92%     95.92% # Bytes accessed per row activation (Byte)
system.memory.mem_ctrl.dram.bytesPerActivate::768-895           29      0.77%     96.70% # Bytes accessed per row activation (Byte)
system.memory.mem_ctrl.dram.bytesPerActivate::896-1023           67      1.79%     98.48% # Bytes accessed per row activation (Byte)
system.memory.mem_ctrl.dram.bytesPerActivate::1024-1151           57      1.52%    100.00% # Bytes accessed per row activation (Byte)
system.memory.mem_ctrl.dram.bytesPerActivate::total         3752                       # Bytes accessed per row activation (Byte)
system.memory.mem_ctrl.dram.bytesRead          361664                       # Total bytes read (Byte)
system.memory.mem_ctrl.dram.bytesWritten       375744                       # Total bytes written (Byte)
system.memory.mem_ctrl.dram.avgRdBW          8.796809                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.memory.mem_ctrl.dram.avgWrBW          9.139279                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.memory.mem_ctrl.dram.peakBW           12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.memory.mem_ctrl.dram.busUtil              0.14                       # Data bus utilization in percentage (Ratio)
system.memory.mem_ctrl.dram.busUtilRead          0.07                       # Data bus utilization in percentage for reads (Ratio)
system.memory.mem_ctrl.dram.busUtilWrite         0.07                       # Data bus utilization in percentage for writes (Ratio)
system.memory.mem_ctrl.dram.pageHitRate         67.44                       # Row buffer hit rate, read and write combined (Ratio)
system.memory.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 156700802000                       # Cumulative time (in ticks) in various power states (Tick)
system.memory.mem_ctrl.dram.rank0.actEnergy     13858740                       # Energy for activate commands per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank0.preEnergy      7354710                       # Energy for precharge commands per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank0.readEnergy     23797620                       # Energy for read commands per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank0.writeEnergy     16030620                       # Energy for write commands per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank0.refreshEnergy 3245299200.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank0.actBackEnergy   1070352270                       # Energy for active background per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank0.preBackEnergy  14886288000                       # Energy for precharge background per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank0.totalEnergy  19262981160                       # Total energy per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank0.averagePower   468.536471                       # Core power per rank (mW) (Watt)
system.memory.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.memory.mem_ctrl.dram.rank0.pwrStateTime::IDLE  38690535247                       # Time in different power states (Tick)
system.memory.mem_ctrl.dram.rank0.pwrStateTime::REF   1372800000                       # Time in different power states (Tick)
system.memory.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.memory.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT   1050303253                       # Time in different power states (Tick)
system.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.memory.mem_ctrl.dram.rank1.actEnergy     13030500                       # Energy for activate commands per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank1.preEnergy      6906900                       # Energy for precharge commands per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank1.readEnergy     16614780                       # Energy for read commands per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank1.writeEnergy     14783040                       # Energy for write commands per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank1.refreshEnergy 3245299200.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank1.actBackEnergy    937339920                       # Energy for active background per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank1.preBackEnergy  14998301760                       # Energy for precharge background per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank1.totalEnergy  19232276100                       # Total energy per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank1.averagePower   467.789627                       # Core power per rank (mW) (Watt)
system.memory.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.memory.mem_ctrl.dram.rank1.pwrStateTime::IDLE  38983398750                       # Time in different power states (Tick)
system.memory.mem_ctrl.dram.rank1.pwrStateTime::REF   1372800000                       # Time in different power states (Tick)
system.memory.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.memory.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT    757448250                       # Time in different power states (Tick)
system.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.memory.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 156700802000                       # Cumulative time (in ticks) in various power states (Tick)
system.pic.power_state.pwrStateResidencyTicks::UNDEFINED 156700802000                       # Cumulative time (in ticks) in various power states (Tick)
system.processor.cores.core.numCycles        41113090                       # Number of cpu cycles simulated (Cycle)
system.processor.cores.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.processor.cores.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.processor.cores.core.instsAdded       67703304                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.processor.cores.core.nonSpecInstsAdded      2622039                       # Number of non-speculative instructions added to the IQ (Count)
system.processor.cores.core.instsIssued      66287892                       # Number of instructions issued (Count)
system.processor.cores.core.squashedInstsIssued        18131                       # Number of squashed instructions issued (Count)
system.processor.cores.core.squashedInstsExamined     12415225                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.processor.cores.core.squashedOperandsExamined      5451698                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.processor.cores.core.squashedNonSpecRemoved       704462                       # Number of squashed non-spec instructions that were removed (Count)
system.processor.cores.core.numIssuedDist::samples     40985907                       # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::mean     1.617334                       # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::stdev     2.099374                       # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::0     19756147     48.20%     48.20% # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::1      6276391     15.31%     63.52% # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::2      3658140      8.93%     72.44% # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::3      2526335      6.16%     78.61% # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::4      3349628      8.17%     86.78% # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::5      2536320      6.19%     92.97% # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::6      1552615      3.79%     96.75% # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::7       922234      2.25%     99.00% # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::8       408097      1.00%    100.00% # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::total     40985907                       # Number of insts issued each cycle (Count)
system.processor.cores.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::mlb            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::IntAlu       143605     11.08%     11.08% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::IntMult        66183      5.11%     16.19% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::IntDiv           28      0.00%     16.20% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::FloatAdd            0      0.00%     16.20% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::FloatCmp            0      0.00%     16.20% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::FloatCvt            0      0.00%     16.20% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::FloatMult            0      0.00%     16.20% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::FloatMultAcc            0      0.00%     16.20% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::FloatDiv            0      0.00%     16.20% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::FloatMisc            0      0.00%     16.20% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::FloatSqrt            0      0.00%     16.20% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdAdd            0      0.00%     16.20% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdAddAcc            0      0.00%     16.20% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdAlu            0      0.00%     16.20% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdCmp            0      0.00%     16.20% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdCvt            0      0.00%     16.20% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdMisc            0      0.00%     16.20% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdMult            0      0.00%     16.20% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdMultAcc            0      0.00%     16.20% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdShift            0      0.00%     16.20% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdShiftAcc            0      0.00%     16.20% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdDiv            0      0.00%     16.20% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdSqrt            0      0.00%     16.20% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdFloatAdd            0      0.00%     16.20% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdFloatAlu            0      0.00%     16.20% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdFloatCmp            0      0.00%     16.20% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdFloatCvt            0      0.00%     16.20% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdFloatDiv            0      0.00%     16.20% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdFloatMisc            0      0.00%     16.20% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdFloatMult            0      0.00%     16.20% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdFloatMultAcc            0      0.00%     16.20% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdFloatSqrt            0      0.00%     16.20% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdReduceAdd            0      0.00%     16.20% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdReduceAlu            0      0.00%     16.20% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdReduceCmp            0      0.00%     16.20% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdFloatReduceAdd            0      0.00%     16.20% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdFloatReduceCmp            0      0.00%     16.20% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdAes            0      0.00%     16.20% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdAesMix            0      0.00%     16.20% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdSha1Hash            0      0.00%     16.20% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdSha1Hash2            0      0.00%     16.20% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdSha256Hash            0      0.00%     16.20% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdSha256Hash2            0      0.00%     16.20% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdShaSigma2            0      0.00%     16.20% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdShaSigma3            0      0.00%     16.20% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdPredAlu            0      0.00%     16.20% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::MemRead       473812     36.57%     52.77% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::MemWrite       607797     46.91%     99.68% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::FloatMemRead         2029      0.16%     99.84% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::FloatMemWrite         2077      0.16%    100.00% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.processor.cores.core.statIssuedInstType_0::No_OpClass      1646032      2.48%      2.48% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::mlb         1014      0.00%      2.48% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::IntAlu     40930319     61.75%     64.23% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::IntMult       225811      0.34%     64.57% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::IntDiv          523      0.00%     64.57% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::FloatAdd            0      0.00%     64.57% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::FloatCmp            0      0.00%     64.57% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::FloatCvt            2      0.00%     64.57% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::FloatMult            1      0.00%     64.57% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     64.57% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::FloatDiv            0      0.00%     64.57% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::FloatMisc            0      0.00%     64.57% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::FloatSqrt            0      0.00%     64.57% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdAdd            0      0.00%     64.57% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     64.57% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdAlu            0      0.00%     64.57% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdCmp            0      0.00%     64.57% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdCvt            0      0.00%     64.57% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdMisc            0      0.00%     64.57% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdMult            0      0.00%     64.57% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     64.57% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdShift            0      0.00%     64.57% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     64.57% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdDiv            0      0.00%     64.57% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdSqrt            0      0.00%     64.57% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     64.57% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     64.57% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     64.57% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     64.57% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     64.57% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     64.57% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     64.57% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     64.57% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     64.57% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     64.57% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     64.57% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     64.57% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     64.57% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     64.57% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdAes            0      0.00%     64.57% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdAesMix            0      0.00%     64.57% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     64.57% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     64.57% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     64.57% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     64.57% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     64.57% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     64.57% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     64.57% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::MemRead     13290911     20.05%     84.62% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::MemWrite     10171375     15.34%     99.97% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::FloatMemRead        10949      0.02%     99.98% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::FloatMemWrite        10955      0.02%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::total     66287892                       # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.issueRate        1.612331                       # Inst issue rate ((Count/Cycle))
system.processor.cores.core.fuBusy            1295531                       # FU busy when requested (Count)
system.processor.cores.core.fuBusyRate       0.019544                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.processor.cores.core.intInstQueueReads    174827431                       # Number of integer instruction queue reads (Count)
system.processor.cores.core.intInstQueueWrites     83003437                       # Number of integer instruction queue writes (Count)
system.processor.cores.core.intInstQueueWakeupAccesses     65816373                       # Number of integer instruction queue wakeup accesses (Count)
system.processor.cores.core.fpInstQueueReads        47922                       # Number of floating instruction queue reads (Count)
system.processor.cores.core.fpInstQueueWrites        21942                       # Number of floating instruction queue writes (Count)
system.processor.cores.core.fpInstQueueWakeupAccesses        21904                       # Number of floating instruction queue wakeup accesses (Count)
system.processor.cores.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
system.processor.cores.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
system.processor.cores.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
system.processor.cores.core.intAluAccesses     65911378                       # Number of integer alu accesses (Count)
system.processor.cores.core.fpAluAccesses        26013                       # Number of floating point alu accesses (Count)
system.processor.cores.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
system.processor.cores.core.numInsts         65905919                       # Number of executed instructions (Count)
system.processor.cores.core.numLoadInsts     12847900                       # Number of load instructions executed (Count)
system.processor.cores.core.numSquashedInsts       375218                       # Number of squashed instructions skipped in execute (Count)
system.processor.cores.core.numSwp                  0                       # Number of swp insts executed (Count)
system.processor.cores.core.numNop                  0                       # Number of nop insts executed (Count)
system.processor.cores.core.numRefs          23153345                       # Number of memory reference insts executed (Count)
system.processor.cores.core.numBranches      10135411                       # Number of branches executed (Count)
system.processor.cores.core.numStoreInsts     10305445                       # Number of stores executed (Count)
system.processor.cores.core.numRate          1.603040                       # Inst execution rate ((Count/Cycle))
system.processor.cores.core.timesIdled           3414                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.processor.cores.core.idleCycles         127183                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.processor.cores.core.committedInsts     57774480                       # Number of Instructions Simulated (Count)
system.processor.cores.core.committedOps     57910118                       # Number of Ops (including micro ops) Simulated (Count)
system.processor.cores.core.cpi              0.711613                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.processor.cores.core.totalCpi         0.711613                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.processor.cores.core.ipc              1.405258                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.processor.cores.core.totalIpc         1.405258                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.processor.cores.core.intRegfileReads     70627144                       # Number of integer regfile reads (Count)
system.processor.cores.core.intRegfileWrites     48480675                       # Number of integer regfile writes (Count)
system.processor.cores.core.fpRegfileReads        10958                       # Number of floating regfile reads (Count)
system.processor.cores.core.fpRegfileWrites        10948                       # Number of floating regfile writes (Count)
system.processor.cores.core.miscRegfileReads    510267114                       # number of misc regfile reads (Count)
system.processor.cores.core.miscRegfileWrites        26005                       # number of misc regfile writes (Count)
system.processor.cores.core.MemDepUnit__0.insertedLoads     14035442                       # Number of loads inserted to the mem dependence unit. (Count)
system.processor.cores.core.MemDepUnit__0.insertedStores     11670857                       # Number of stores inserted to the mem dependence unit. (Count)
system.processor.cores.core.MemDepUnit__0.conflictingLoads      7644927                       # Number of conflicting loads. (Count)
system.processor.cores.core.MemDepUnit__0.conflictingStores      4753003                       # Number of conflicting stores. (Count)
system.processor.cores.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.processor.cores.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.processor.cores.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.processor.cores.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.processor.cores.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.processor.cores.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.processor.cores.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.processor.cores.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.processor.cores.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.processor.cores.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.processor.cores.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.processor.cores.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.processor.cores.core.branchPred.lookups     13568559                       # Number of BP lookups (Count)
system.processor.cores.core.branchPred.condPredicted      4022507                       # Number of conditional branches predicted (Count)
system.processor.cores.core.branchPred.condIncorrect        60383                       # Number of conditional branches incorrect (Count)
system.processor.cores.core.branchPred.BTBLookups      1767383                       # Number of BTB lookups (Count)
system.processor.cores.core.branchPred.BTBHits      1732831                       # Number of BTB hits (Count)
system.processor.cores.core.branchPred.BTBHitRatio     0.980450                       # BTB Hit Ratio (Ratio)
system.processor.cores.core.branchPred.RASUsed      4548406                       # Number of times the RAS was used to get a target. (Count)
system.processor.cores.core.branchPred.RASIncorrect         3633                       # Number of incorrect RAS predictions. (Count)
system.processor.cores.core.branchPred.indirectLookups      4876383                       # Number of indirect predictor lookups. (Count)
system.processor.cores.core.branchPred.indirectHits      4757530                       # Number of indirect target hits. (Count)
system.processor.cores.core.branchPred.indirectMisses       118853                       # Number of indirect misses. (Count)
system.processor.cores.core.branchPred.indirectMispredicted        14874                       # Number of mispredicted indirect branches. (Count)
system.processor.cores.core.commit.commitSquashedInsts     12399667                       # The number of squashed insts skipped by commit (Count)
system.processor.cores.core.commit.commitNonSpecStalls      1917577                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.processor.cores.core.commit.branchMispredicts        53028                       # The number of times a branch was mispredicted (Count)
system.processor.cores.core.commit.numCommittedDist::samples     39239090                       # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::mean     1.475827                       # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::stdev     2.383848                       # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::0     20725041     52.82%     52.82% # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::1      9007276     22.95%     75.77% # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::2      1167022      2.97%     78.75% # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::3      1858629      4.74%     83.48% # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::4      1561630      3.98%     87.46% # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::5       983473      2.51%     89.97% # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::6       728141      1.86%     91.82% # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::7       202844      0.52%     92.34% # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::8      3005034      7.66%    100.00% # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::total     39239090                       # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.instsCommitted     57774480                       # Number of instructions committed (Count)
system.processor.cores.core.commit.opsCommitted     57910118                       # Number of ops (including micro ops) committed (Count)
system.processor.cores.core.commit.memRefs     20658372                       # Number of memory references committed (Count)
system.processor.cores.core.commit.loads     10887909                       # Number of loads committed (Count)
system.processor.cores.core.commit.amos        271288                       # Number of atomic instructions committed (Count)
system.processor.cores.core.commit.membars       542990                       # Number of memory barriers committed (Count)
system.processor.cores.core.commit.branches      8752532                       # Number of branches committed (Count)
system.processor.cores.core.commit.vectorInstructions            0                       # Number of committed Vector instructions. (Count)
system.processor.cores.core.commit.floating        21894                       # Number of committed floating point instructions. (Count)
system.processor.cores.core.commit.integer     57337726                       # Number of committed integer instructions. (Count)
system.processor.cores.core.commit.functionCalls      3154503                       # Number of function calls committed. (Count)
system.processor.cores.core.commit.committedInstType_0::No_OpClass      1645513      2.84%      2.84% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::mlb          781      0.00%      2.84% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::IntAlu     35382891     61.10%     63.94% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::IntMult       222406      0.38%     64.33% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::IntDiv          499      0.00%     64.33% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::FloatAdd            0      0.00%     64.33% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::FloatCmp            0      0.00%     64.33% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::FloatCvt            2      0.00%     64.33% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::FloatMult            1      0.00%     64.33% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     64.33% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::FloatDiv            0      0.00%     64.33% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::FloatMisc            0      0.00%     64.33% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::FloatSqrt            0      0.00%     64.33% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdAdd            0      0.00%     64.33% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     64.33% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdAlu            0      0.00%     64.33% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdCmp            0      0.00%     64.33% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdCvt            0      0.00%     64.33% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdMisc            0      0.00%     64.33% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdMult            0      0.00%     64.33% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     64.33% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdShift            0      0.00%     64.33% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     64.33% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdDiv            0      0.00%     64.33% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdSqrt            0      0.00%     64.33% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     64.33% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     64.33% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     64.33% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     64.33% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     64.33% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     64.33% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     64.33% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     64.33% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     64.33% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     64.33% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     64.33% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     64.33% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     64.33% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     64.33% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdAes            0      0.00%     64.33% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdAesMix            0      0.00%     64.33% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     64.33% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     64.33% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     64.33% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     64.33% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     64.33% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     64.33% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     64.33% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::MemRead     11147904     19.25%     83.58% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::MemWrite      9488230     16.38%     99.96% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::FloatMemRead        10946      0.02%     99.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::FloatMemWrite        10945      0.02%    100.00% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::total     57910118                       # Class of committed instruction (Count)
system.processor.cores.core.commit.commitEligibleSamples      3005034                       # number cycles where commit BW limit reached (Cycle)
system.processor.cores.core.decode.idleCycles      1843724                       # Number of cycles decode is idle (Cycle)
system.processor.cores.core.decode.blockedCycles     28222578                       # Number of cycles decode is blocked (Cycle)
system.processor.cores.core.decode.runCycles      8707942                       # Number of cycles decode is running (Cycle)
system.processor.cores.core.decode.unblockCycles      1875987                       # Number of cycles decode is unblocking (Cycle)
system.processor.cores.core.decode.squashCycles       335676                       # Number of cycles decode is squashing (Cycle)
system.processor.cores.core.decode.branchResolved      1306715                       # Number of times decode resolved a branch (Count)
system.processor.cores.core.decode.branchMispred         7912                       # Number of times decode detected a branch misprediction (Count)
system.processor.cores.core.decode.decodedInsts     73107570                       # Number of instructions handled by decode (Count)
system.processor.cores.core.decode.squashedInsts        34560                       # Number of squashed instructions handled by decode (Count)
system.processor.cores.core.fetch.icacheStallCycles       510318                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.processor.cores.core.fetch.insts      85348452                       # Number of instructions fetch has processed (Count)
system.processor.cores.core.fetch.branches     13568559                       # Number of branches that fetch encountered (Count)
system.processor.cores.core.fetch.predictedBranches     11038767                       # Number of branches that fetch has predicted taken (Count)
system.processor.cores.core.fetch.cycles     40095759                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.processor.cores.core.fetch.squashCycles       686588                       # Number of cycles fetch has spent squashing (Cycle)
system.processor.cores.core.fetch.tlbCycles        15801                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.processor.cores.core.fetch.miscStallCycles         6764                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.processor.cores.core.fetch.pendingTrapStallCycles        13971                       # Number of stall cycles due to pending traps (Cycle)
system.processor.cores.core.fetch.cacheLines     14042591                       # Number of cache lines fetched (Count)
system.processor.cores.core.fetch.icacheSquashes         9956                       # Number of outstanding Icache misses that were squashed (Count)
system.processor.cores.core.fetch.tlbSquashes          358                       # Number of outstanding ITLB misses that were squashed (Count)
system.processor.cores.core.fetch.nisnDist::samples     40985907                       # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::mean     2.085786                       # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::stdev     2.878024                       # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::0     23028262     56.19%     56.19% # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::1      2355063      5.75%     61.93% # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::2      2210058      5.39%     67.32% # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::3      1198981      2.93%     70.25% # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::4      3216420      7.85%     78.10% # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::5      1346962      3.29%     81.38% # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::6      2617002      6.39%     87.77% # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::7       292046      0.71%     88.48% # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::8      4721113     11.52%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::total     40985907                       # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.branchRate     0.330030                       # Number of branch fetches per cycle (Ratio)
system.processor.cores.core.fetch.rate       2.075944                       # Number of inst fetches per cycle ((Count/Cycle))
system.processor.cores.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
system.processor.cores.core.iew.squashCycles       335676                       # Number of cycles IEW is squashing (Cycle)
system.processor.cores.core.iew.blockCycles      1429310                       # Number of cycles IEW is blocking (Cycle)
system.processor.cores.core.iew.unblockCycles         5364                       # Number of cycles IEW is unblocking (Cycle)
system.processor.cores.core.iew.dispatchedInsts     70325343                       # Number of instructions dispatched to IQ (Count)
system.processor.cores.core.iew.dispSquashedInsts         6347                       # Number of squashed instructions skipped by dispatch (Count)
system.processor.cores.core.iew.dispLoadInsts     14035442                       # Number of dispatched load instructions (Count)
system.processor.cores.core.iew.dispStoreInsts     11670857                       # Number of dispatched store instructions (Count)
system.processor.cores.core.iew.dispNonSpecInsts      1797587                       # Number of dispatched non-speculative instructions (Count)
system.processor.cores.core.iew.iqFullEvents          879                       # Number of times the IQ has become full, causing a stall (Count)
system.processor.cores.core.iew.lsqFullEvents         3563                       # Number of times the LSQ has become full, causing a stall (Count)
system.processor.cores.core.iew.memOrderViolationEvents       285425                       # Number of memory order violations (Count)
system.processor.cores.core.iew.predictedTakenIncorrect        24998                       # Number of branches that were predicted taken incorrectly (Count)
system.processor.cores.core.iew.predictedNotTakenIncorrect        48014                       # Number of branches that were predicted not taken incorrectly (Count)
system.processor.cores.core.iew.branchMispredicts        73012                       # Number of branch mispredicts detected at execute (Count)
system.processor.cores.core.iew.instsToCommit     65873877                       # Cumulative count of insts sent to commit (Count)
system.processor.cores.core.iew.writebackCount     65838277                       # Cumulative count of insts written-back (Count)
system.processor.cores.core.iew.producerInst     41578983                       # Number of instructions producing a value (Count)
system.processor.cores.core.iew.consumerInst     62850616                       # Number of instructions consuming a value (Count)
system.processor.cores.core.iew.wbRate       1.601395                       # Insts written-back per cycle ((Count/Cycle))
system.processor.cores.core.iew.wbFanout     0.661553                       # Average fanout of values written-back ((Count/Count))
system.processor.cores.core.lsq0.forwLoads      4556803                       # Number of loads that had data forwarded from stores (Count)
system.processor.cores.core.lsq0.squashedLoads      3147533                       # Number of loads squashed (Count)
system.processor.cores.core.lsq0.ignoredResponses          907                       # Number of memory responses ignored because the instruction is squashed (Count)
system.processor.cores.core.lsq0.memOrderViolation       285425                       # Number of memory ordering violations (Count)
system.processor.cores.core.lsq0.squashedStores      1900394                       # Number of stores squashed (Count)
system.processor.cores.core.lsq0.rescheduledLoads         1351                       # Number of loads that were rescheduled (Count)
system.processor.cores.core.lsq0.blockedByCache         2190                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.processor.cores.core.lsq0.loadToUse::samples     10887909                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::mean     2.310343                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::stdev     1.431036                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::0-9     10875537     99.89%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::10-19         8120      0.07%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::20-29          649      0.01%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::30-39          332      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::40-49          257      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::50-59         1576      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::60-69          665      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::70-79          367      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::80-89           41      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::90-99           13      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::100-109           15      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::110-119           16      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::120-129            6      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::130-139          241      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::140-149            4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::150-159           10      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::160-169           22      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::170-179            1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::180-189            4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::190-199            8      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::200-209            4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::230-239            1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::240-249            2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::250-259            1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::280-289            4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::290-299            3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::overflows           10      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::max_value          406                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::total     10887909                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.mmu.dtb.readHits     12841416                       # read hits (Count)
system.processor.cores.core.mmu.dtb.readMisses         5221                       # read misses (Count)
system.processor.cores.core.mmu.dtb.readAccesses     12846637                       # read accesses (Count)
system.processor.cores.core.mmu.dtb.writeHits     10305453                       # write hits (Count)
system.processor.cores.core.mmu.dtb.writeMisses         1565                       # write misses (Count)
system.processor.cores.core.mmu.dtb.writeAccesses     10307018                       # write accesses (Count)
system.processor.cores.core.mmu.dtb.hits     23146869                       # Total TLB (read and write) hits (Count)
system.processor.cores.core.mmu.dtb.misses         6786                       # Total TLB (read and write) misses (Count)
system.processor.cores.core.mmu.dtb.accesses     23153655                       # Total TLB (read and write) accesses (Count)
system.processor.cores.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 156700802000                       # Cumulative time (in ticks) in various power states (Tick)
system.processor.cores.core.mmu.itb.readHits     14042885                       # read hits (Count)
system.processor.cores.core.mmu.itb.readMisses         3729                       # read misses (Count)
system.processor.cores.core.mmu.itb.readAccesses     14046614                       # read accesses (Count)
system.processor.cores.core.mmu.itb.writeHits            0                       # write hits (Count)
system.processor.cores.core.mmu.itb.writeMisses            0                       # write misses (Count)
system.processor.cores.core.mmu.itb.writeAccesses            0                       # write accesses (Count)
system.processor.cores.core.mmu.itb.hits     14042885                       # Total TLB (read and write) hits (Count)
system.processor.cores.core.mmu.itb.misses         3729                       # Total TLB (read and write) misses (Count)
system.processor.cores.core.mmu.itb.accesses     14046614                       # Total TLB (read and write) accesses (Count)
system.processor.cores.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 156700802000                       # Cumulative time (in ticks) in various power states (Tick)
system.processor.cores.core.power_state.pwrStateResidencyTicks::ON 156700802000                       # Cumulative time (in ticks) in various power states (Tick)
system.processor.cores.core.rename.squashCycles       335676                       # Number of cycles rename is squashing (Cycle)
system.processor.cores.core.rename.idleCycles      2635811                       # Number of cycles rename is idle (Cycle)
system.processor.cores.core.rename.blockCycles      1455038                       # Number of cycles rename is blocking (Cycle)
system.processor.cores.core.rename.serializeStallCycles     24926995                       # count of cycles rename stalled for serializing inst (Cycle)
system.processor.cores.core.rename.runCycles      9787019                       # Number of cycles rename is running (Cycle)
system.processor.cores.core.rename.unblockCycles      1845368                       # Number of cycles rename is unblocking (Cycle)
system.processor.cores.core.rename.renamedInsts     70757206                       # Number of instructions processed by rename (Count)
system.processor.cores.core.rename.ROBFullEvents          500                       # Number of times rename has blocked due to ROB full (Count)
system.processor.cores.core.rename.IQFullEvents       393671                       # Number of times rename has blocked due to IQ full (Count)
system.processor.cores.core.rename.LQFullEvents        50386                       # Number of times rename has blocked due to LQ full (Count)
system.processor.cores.core.rename.SQFullEvents        47570                       # Number of times rename has blocked due to SQ full (Count)
system.processor.cores.core.rename.renamedOperands     51556374                       # Number of destination operands rename has renamed (Count)
system.processor.cores.core.rename.lookups     78645233                       # Number of register rename lookups that rename has made (Count)
system.processor.cores.core.rename.intLookups     76355047                       # Number of integer rename lookups (Count)
system.processor.cores.core.rename.fpLookups        10972                       # Number of floating rename lookups (Count)
system.processor.cores.core.rename.committedMaps     42270895                       # Number of HB maps that are committed (Count)
system.processor.cores.core.rename.undoneMaps      9285479                       # Number of HB maps that are undone due to squashing (Count)
system.processor.cores.core.rename.serializing      1388505                       # count of serializing insts renamed (Count)
system.processor.cores.core.rename.tempSerializing      1390814                       # count of temporary serializing insts renamed (Count)
system.processor.cores.core.rename.skidInsts      7609313                       # count of insts added to the skid buffer (Count)
system.processor.cores.core.rob.reads       106538079                       # The number of ROB reads (Count)
system.processor.cores.core.rob.writes      142370581                       # The number of ROB writes (Count)
system.processor.cores.core.thread_0.numInsts     57774480                       # Number of Instructions committed (Count)
system.processor.cores.core.thread_0.numOps     57910118                       # Number of Ops committed (Count)
system.processor.cores.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
