{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 14 13:54:46 2014 " "Info: Processing started: Fri Feb 14 13:54:46 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DataPath -c DataPath " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DataPath -c DataPath" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning: Parallel compilation is not licensed and has been disabled" {  } {  } 0 0 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DataPath.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file DataPath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataPath-RTL " "Info: Found design unit 1: DataPath-RTL" {  } { { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DataPath " "Info: Found entity 1: DataPath" {  } { { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Logic_Slice.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Logic_Slice.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Logic_Slice-RTL " "Info: Found design unit 1: Logic_Slice-RTL" {  } { { "Logic_Slice.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/Logic_Slice.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Logic_Slice " "Info: Found entity 1: Logic_Slice" {  } { { "Logic_Slice.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/Logic_Slice.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU_Slice.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ALU_Slice.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_Slice-RTL " "Info: Found design unit 1: ALU_Slice-RTL" {  } { { "ALU_Slice.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/ALU_Slice.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ALU_Slice " "Info: Found entity 1: ALU_Slice" {  } { { "ALU_Slice.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/ALU_Slice.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Function_Unit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Function_Unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Function_Unit-RTL " "Info: Found design unit 1: Function_Unit-RTL" {  } { { "Function_Unit.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/Function_Unit.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Function_Unit " "Info: Found entity 1: Function_Unit" {  } { { "Function_Unit.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/Function_Unit.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-RTL " "Info: Found design unit 1: ALU-RTL" {  } { { "ALU.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/ALU.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info: Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/ALU.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Shifter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shifter-RTL " "Info: Found design unit 1: shifter-RTL" {  } { { "Shifter.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/Shifter.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Shifter " "Info: Found entity 1: Shifter" {  } { { "Shifter.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/Shifter.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RegisterFile.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file RegisterFile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterFile-RTL " "Info: Found design unit 1: RegisterFile-RTL" {  } { { "RegisterFile.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/RegisterFile.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Info: Found entity 1: RegisterFile" {  } { { "RegisterFile.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/RegisterFile.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Misc_functions.vhd 2 0 " "Info: Found 2 design units, including 0 entities, in source file Misc_functions.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Misc_functions " "Info: Found design unit 1: Misc_functions" {  } { { "Misc_functions.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/Misc_functions.vhd" 5 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Misc_functions-body " "Info: Found design unit 2: Misc_functions-body" {  } { { "Misc_functions.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/Misc_functions.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "DataPath " "Info: Elaborating entity \"DataPath\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile RegisterFile:Registers " "Info: Elaborating entity \"RegisterFile\" for hierarchy \"RegisterFile:Registers\"" {  } { { "DataPath.vhd" "Registers" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 45 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Function_Unit Function_Unit:Functions " "Info: Elaborating entity \"Function_Unit\" for hierarchy \"Function_Unit:Functions\"" {  } { { "DataPath.vhd" "Functions" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 47 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU Function_Unit:Functions\|ALU:ALU_Inst " "Info: Elaborating entity \"ALU\" for hierarchy \"Function_Unit:Functions\|ALU:ALU_Inst\"" {  } { { "Function_Unit.vhd" "ALU_Inst" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/Function_Unit.vhd" 28 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Logic_Slice Function_Unit:Functions\|ALU:ALU_Inst\|Logic_Slice:\\Logic_Generate:0:LS " "Info: Elaborating entity \"Logic_Slice\" for hierarchy \"Function_Unit:Functions\|ALU:ALU_Inst\|Logic_Slice:\\Logic_Generate:0:LS\"" {  } { { "ALU.vhd" "\\Logic_Generate:0:LS" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/ALU.vhd" 46 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_Slice Function_Unit:Functions\|ALU:ALU_Inst\|ALU_Slice:\\ALU_Generate:0:ALUS " "Info: Elaborating entity \"ALU_Slice\" for hierarchy \"Function_Unit:Functions\|ALU:ALU_Inst\|ALU_Slice:\\ALU_Generate:0:ALUS\"" {  } { { "ALU.vhd" "\\ALU_Generate:0:ALUS" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/ALU.vhd" 52 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shifter Function_Unit:Functions\|Shifter:Shift_Inst " "Info: Elaborating entity \"Shifter\" for hierarchy \"Function_Unit:Functions\|Shifter:Shift_Inst\"" {  } { { "Function_Unit.vhd" "Shift_Inst" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/Function_Unit.vhd" 29 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Warning: Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Control_Word\[9\] " "Warning (15610): No output dependent on input pin \"Control_Word\[9\]\"" {  } { { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Control_Word\[12\] " "Warning (15610): No output dependent on input pin \"Control_Word\[12\]\"" {  } { { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Control_Word\[15\] " "Warning (15610): No output dependent on input pin \"Control_Word\[15\]\"" {  } { { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "645 " "Info: Implemented 645 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "82 " "Info: Implemented 82 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "39 " "Info: Implemented 39 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "524 " "Info: Implemented 524 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "287 " "Info: Peak virtual memory: 287 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 14 13:54:50 2014 " "Info: Processing ended: Fri Feb 14 13:54:50 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 14 13:54:51 2014 " "Info: Processing started: Fri Feb 14 13:54:51 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DataPath -c DataPath " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off DataPath -c DataPath" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning: Parallel compilation is not licensed and has been disabled" {  } {  } 0 0 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "DataPath EP1C4F324C6 " "Info: Automatically selected device EP1C4F324C6 for design DataPath" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Info: Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 0 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C12F324C6 " "Info: Device EP1C12F324C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C20F324C6 " "Info: Device EP1C20F324C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Info: Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ J1 " "Info: Pin ~nCSO~ is reserved at location J1" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { ~nCSO~ } } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 958 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ K6 " "Info: Pin ~ASDO~ is reserved at location K6" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { ~ASDO~ } } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 959 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "121 121 " "Critical Warning: No exact pin location assignment(s) for 121 pins of 121 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Control_Word\[9\] " "Info: Pin Control_Word\[9\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Control_Word[9] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 14 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Control_Word[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 85 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Control_Word\[12\] " "Info: Pin Control_Word\[12\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Control_Word[12] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 14 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Control_Word[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 88 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Control_Word\[15\] " "Info: Pin Control_Word\[15\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Control_Word[15] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 14 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Control_Word[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 91 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Data_out\[0\] " "Info: Pin RAM_Data_out\[0\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { RAM_Data_out[0] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 17 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RAM_Data_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 156 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Data_out\[1\] " "Info: Pin RAM_Data_out\[1\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { RAM_Data_out[1] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 17 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RAM_Data_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 157 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Data_out\[2\] " "Info: Pin RAM_Data_out\[2\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { RAM_Data_out[2] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 17 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RAM_Data_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 158 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Data_out\[3\] " "Info: Pin RAM_Data_out\[3\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { RAM_Data_out[3] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 17 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RAM_Data_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 159 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Data_out\[4\] " "Info: Pin RAM_Data_out\[4\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { RAM_Data_out[4] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 17 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RAM_Data_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 160 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Data_out\[5\] " "Info: Pin RAM_Data_out\[5\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { RAM_Data_out[5] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 17 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RAM_Data_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 161 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Data_out\[6\] " "Info: Pin RAM_Data_out\[6\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { RAM_Data_out[6] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 17 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RAM_Data_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 162 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Data_out\[7\] " "Info: Pin RAM_Data_out\[7\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { RAM_Data_out[7] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 17 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RAM_Data_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 163 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Data_out\[8\] " "Info: Pin RAM_Data_out\[8\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { RAM_Data_out[8] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 17 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RAM_Data_out[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 164 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Data_out\[9\] " "Info: Pin RAM_Data_out\[9\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { RAM_Data_out[9] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 17 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RAM_Data_out[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 165 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Data_out\[10\] " "Info: Pin RAM_Data_out\[10\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { RAM_Data_out[10] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 17 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RAM_Data_out[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 166 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Data_out\[11\] " "Info: Pin RAM_Data_out\[11\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { RAM_Data_out[11] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 17 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RAM_Data_out[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 167 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Data_out\[12\] " "Info: Pin RAM_Data_out\[12\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { RAM_Data_out[12] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 17 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RAM_Data_out[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 168 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Data_out\[13\] " "Info: Pin RAM_Data_out\[13\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { RAM_Data_out[13] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 17 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RAM_Data_out[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 169 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Data_out\[14\] " "Info: Pin RAM_Data_out\[14\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { RAM_Data_out[14] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 17 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RAM_Data_out[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 170 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Data_out\[15\] " "Info: Pin RAM_Data_out\[15\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { RAM_Data_out[15] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 17 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RAM_Data_out[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 171 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Data_out\[16\] " "Info: Pin RAM_Data_out\[16\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { RAM_Data_out[16] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 17 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RAM_Data_out[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 172 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Data_out\[17\] " "Info: Pin RAM_Data_out\[17\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { RAM_Data_out[17] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 17 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RAM_Data_out[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 173 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Data_out\[18\] " "Info: Pin RAM_Data_out\[18\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { RAM_Data_out[18] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 17 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RAM_Data_out[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 174 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Data_out\[19\] " "Info: Pin RAM_Data_out\[19\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { RAM_Data_out[19] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 17 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RAM_Data_out[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 175 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Data_out\[20\] " "Info: Pin RAM_Data_out\[20\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { RAM_Data_out[20] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 17 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RAM_Data_out[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 176 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Data_out\[21\] " "Info: Pin RAM_Data_out\[21\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { RAM_Data_out[21] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 17 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RAM_Data_out[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 177 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Data_out\[22\] " "Info: Pin RAM_Data_out\[22\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { RAM_Data_out[22] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 17 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RAM_Data_out[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 178 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Data_out\[23\] " "Info: Pin RAM_Data_out\[23\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { RAM_Data_out[23] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 17 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RAM_Data_out[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 179 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Data_out\[24\] " "Info: Pin RAM_Data_out\[24\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { RAM_Data_out[24] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 17 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RAM_Data_out[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 180 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Data_out\[25\] " "Info: Pin RAM_Data_out\[25\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { RAM_Data_out[25] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 17 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RAM_Data_out[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 181 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Data_out\[26\] " "Info: Pin RAM_Data_out\[26\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { RAM_Data_out[26] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 17 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RAM_Data_out[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 182 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Data_out\[27\] " "Info: Pin RAM_Data_out\[27\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { RAM_Data_out[27] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 17 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RAM_Data_out[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 183 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Data_out\[28\] " "Info: Pin RAM_Data_out\[28\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { RAM_Data_out[28] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 17 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RAM_Data_out[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 184 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Data_out\[29\] " "Info: Pin RAM_Data_out\[29\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { RAM_Data_out[29] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 17 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RAM_Data_out[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 185 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Data_out\[30\] " "Info: Pin RAM_Data_out\[30\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { RAM_Data_out[30] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 17 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RAM_Data_out[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 186 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Data_out\[31\] " "Info: Pin RAM_Data_out\[31\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { RAM_Data_out[31] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 17 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RAM_Data_out[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 187 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Addr_out\[0\] " "Info: Pin RAM_Addr_out\[0\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { RAM_Addr_out[0] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 18 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RAM_Addr_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 188 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Addr_out\[1\] " "Info: Pin RAM_Addr_out\[1\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { RAM_Addr_out[1] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 18 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RAM_Addr_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 189 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Addr_out\[2\] " "Info: Pin RAM_Addr_out\[2\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { RAM_Addr_out[2] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 18 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RAM_Addr_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 190 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Addr_out\[3\] " "Info: Pin RAM_Addr_out\[3\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { RAM_Addr_out[3] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 18 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RAM_Addr_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 191 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Addr_out\[4\] " "Info: Pin RAM_Addr_out\[4\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { RAM_Addr_out[4] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 18 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RAM_Addr_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 192 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Cout " "Info: Pin Cout not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Cout } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 19 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Cout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 195 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Z " "Info: Pin Z not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Z } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 20 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Z } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 196 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Const\[0\] " "Info: Pin Const\[0\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Const[0] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 15 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Const[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 92 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Control_Word\[8\] " "Info: Pin Control_Word\[8\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Control_Word[8] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 14 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Control_Word[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 84 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Control_Word\[7\] " "Info: Pin Control_Word\[7\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Control_Word[7] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 14 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Control_Word[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 83 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Control_Word\[6\] " "Info: Pin Control_Word\[6\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Control_Word[6] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 14 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Control_Word[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 82 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Const\[1\] " "Info: Pin Const\[1\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Const[1] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 15 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Const[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 93 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Const\[2\] " "Info: Pin Const\[2\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Const[2] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 15 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Const[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 94 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Const\[3\] " "Info: Pin Const\[3\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Const[3] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 15 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Const[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 95 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Const\[4\] " "Info: Pin Const\[4\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Const[4] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 15 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Const[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 96 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Const\[5\] " "Info: Pin Const\[5\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Const[5] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 15 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Const[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 97 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Const\[6\] " "Info: Pin Const\[6\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Const[6] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 15 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Const[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 98 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Const\[7\] " "Info: Pin Const\[7\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Const[7] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 15 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Const[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 99 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Const\[8\] " "Info: Pin Const\[8\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Const[8] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 15 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Const[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 100 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Const\[9\] " "Info: Pin Const\[9\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Const[9] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 15 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Const[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 101 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Const\[10\] " "Info: Pin Const\[10\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Const[10] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 15 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Const[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 102 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Const\[11\] " "Info: Pin Const\[11\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Const[11] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 15 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Const[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 103 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Const\[12\] " "Info: Pin Const\[12\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Const[12] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 15 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Const[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 104 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Const\[13\] " "Info: Pin Const\[13\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Const[13] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 15 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Const[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 105 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Const\[14\] " "Info: Pin Const\[14\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Const[14] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 15 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Const[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 106 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Const\[15\] " "Info: Pin Const\[15\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Const[15] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 15 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Const[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 107 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Const\[16\] " "Info: Pin Const\[16\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Const[16] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 15 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Const[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 108 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Const\[17\] " "Info: Pin Const\[17\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Const[17] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 15 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Const[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 109 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Const\[18\] " "Info: Pin Const\[18\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Const[18] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 15 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Const[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 110 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Const\[19\] " "Info: Pin Const\[19\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Const[19] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 15 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Const[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 111 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Const\[20\] " "Info: Pin Const\[20\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Const[20] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 15 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Const[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 112 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Const\[21\] " "Info: Pin Const\[21\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Const[21] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 15 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Const[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 113 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Const\[22\] " "Info: Pin Const\[22\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Const[22] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 15 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Const[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 114 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Const\[23\] " "Info: Pin Const\[23\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Const[23] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 15 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Const[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 115 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Const\[24\] " "Info: Pin Const\[24\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Const[24] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 15 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Const[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 116 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Const\[25\] " "Info: Pin Const\[25\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Const[25] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 15 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Const[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 117 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Const\[26\] " "Info: Pin Const\[26\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Const[26] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 15 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Const[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 118 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Const\[27\] " "Info: Pin Const\[27\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Const[27] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 15 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Const[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 119 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Const\[28\] " "Info: Pin Const\[28\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Const[28] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 15 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Const[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 120 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Const\[29\] " "Info: Pin Const\[29\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Const[29] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 15 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Const[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 121 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Const\[30\] " "Info: Pin Const\[30\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Const[30] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 15 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Const[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 122 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Const\[31\] " "Info: Pin Const\[31\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Const[31] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 15 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Const[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 123 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Control_Word\[11\] " "Info: Pin Control_Word\[11\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Control_Word[11] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 14 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Control_Word[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 87 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Control_Word\[10\] " "Info: Pin Control_Word\[10\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Control_Word[10] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 14 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Control_Word[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 86 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Control_Word\[3\] " "Info: Pin Control_Word\[3\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Control_Word[3] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 14 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Control_Word[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 79 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Control_Word\[4\] " "Info: Pin Control_Word\[4\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Control_Word[4] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 14 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Control_Word[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 80 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Control_Word\[2\] " "Info: Pin Control_Word\[2\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Control_Word[2] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 14 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Control_Word[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 78 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Control_Word\[5\] " "Info: Pin Control_Word\[5\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Control_Word[5] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 14 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Control_Word[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 81 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Data_in\[0\] " "Info: Pin RAM_Data_in\[0\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { RAM_Data_in[0] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 16 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RAM_Data_in[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 124 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Control_Word\[1\] " "Info: Pin Control_Word\[1\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Control_Word[1] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 14 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Control_Word[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 77 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Clock " "Info: Pin Clock not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Clock } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 13 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 194 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reset " "Info: Pin Reset not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Reset } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 12 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 193 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Control_Word\[14\] " "Info: Pin Control_Word\[14\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Control_Word[14] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 14 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Control_Word[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 90 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Control_Word\[0\] " "Info: Pin Control_Word\[0\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Control_Word[0] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 14 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Control_Word[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 76 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Control_Word\[13\] " "Info: Pin Control_Word\[13\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { Control_Word[13] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 14 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Control_Word[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 89 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Data_in\[1\] " "Info: Pin RAM_Data_in\[1\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { RAM_Data_in[1] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 16 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RAM_Data_in[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 125 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Data_in\[2\] " "Info: Pin RAM_Data_in\[2\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { RAM_Data_in[2] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 16 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RAM_Data_in[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 126 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Data_in\[3\] " "Info: Pin RAM_Data_in\[3\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { RAM_Data_in[3] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 16 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RAM_Data_in[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 127 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Data_in\[4\] " "Info: Pin RAM_Data_in\[4\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { RAM_Data_in[4] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 16 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RAM_Data_in[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 128 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Data_in\[5\] " "Info: Pin RAM_Data_in\[5\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { RAM_Data_in[5] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 16 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RAM_Data_in[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 129 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Data_in\[6\] " "Info: Pin RAM_Data_in\[6\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { RAM_Data_in[6] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 16 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RAM_Data_in[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 130 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Data_in\[7\] " "Info: Pin RAM_Data_in\[7\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { RAM_Data_in[7] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 16 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RAM_Data_in[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 131 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Data_in\[8\] " "Info: Pin RAM_Data_in\[8\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { RAM_Data_in[8] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 16 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RAM_Data_in[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 132 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Data_in\[9\] " "Info: Pin RAM_Data_in\[9\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { RAM_Data_in[9] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 16 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RAM_Data_in[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 133 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Data_in\[10\] " "Info: Pin RAM_Data_in\[10\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { RAM_Data_in[10] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 16 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RAM_Data_in[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 134 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Data_in\[11\] " "Info: Pin RAM_Data_in\[11\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { RAM_Data_in[11] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 16 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RAM_Data_in[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 135 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Data_in\[12\] " "Info: Pin RAM_Data_in\[12\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { RAM_Data_in[12] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 16 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RAM_Data_in[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 136 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Data_in\[13\] " "Info: Pin RAM_Data_in\[13\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { RAM_Data_in[13] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 16 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RAM_Data_in[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 137 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Data_in\[14\] " "Info: Pin RAM_Data_in\[14\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { RAM_Data_in[14] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 16 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RAM_Data_in[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 138 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Data_in\[15\] " "Info: Pin RAM_Data_in\[15\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { RAM_Data_in[15] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 16 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RAM_Data_in[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 139 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Data_in\[16\] " "Info: Pin RAM_Data_in\[16\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { RAM_Data_in[16] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 16 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RAM_Data_in[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 140 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Data_in\[17\] " "Info: Pin RAM_Data_in\[17\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { RAM_Data_in[17] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 16 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RAM_Data_in[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 141 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Data_in\[18\] " "Info: Pin RAM_Data_in\[18\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { RAM_Data_in[18] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 16 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RAM_Data_in[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 142 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Data_in\[19\] " "Info: Pin RAM_Data_in\[19\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { RAM_Data_in[19] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 16 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RAM_Data_in[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 143 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Data_in\[20\] " "Info: Pin RAM_Data_in\[20\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { RAM_Data_in[20] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 16 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RAM_Data_in[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 144 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Data_in\[21\] " "Info: Pin RAM_Data_in\[21\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { RAM_Data_in[21] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 16 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RAM_Data_in[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 145 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Data_in\[22\] " "Info: Pin RAM_Data_in\[22\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { RAM_Data_in[22] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 16 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RAM_Data_in[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 146 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Data_in\[23\] " "Info: Pin RAM_Data_in\[23\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { RAM_Data_in[23] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 16 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RAM_Data_in[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 147 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Data_in\[24\] " "Info: Pin RAM_Data_in\[24\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { RAM_Data_in[24] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 16 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RAM_Data_in[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 148 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Data_in\[25\] " "Info: Pin RAM_Data_in\[25\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { RAM_Data_in[25] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 16 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RAM_Data_in[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 149 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Data_in\[26\] " "Info: Pin RAM_Data_in\[26\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { RAM_Data_in[26] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 16 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RAM_Data_in[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 150 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Data_in\[27\] " "Info: Pin RAM_Data_in\[27\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { RAM_Data_in[27] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 16 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RAM_Data_in[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 151 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Data_in\[28\] " "Info: Pin RAM_Data_in\[28\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { RAM_Data_in[28] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 16 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RAM_Data_in[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 152 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Data_in\[29\] " "Info: Pin RAM_Data_in\[29\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { RAM_Data_in[29] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 16 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RAM_Data_in[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 153 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Data_in\[30\] " "Info: Pin RAM_Data_in\[30\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { RAM_Data_in[30] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 16 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RAM_Data_in[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 154 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_Data_in\[31\] " "Info: Pin RAM_Data_in\[31\] not assigned to an exact location on the device" {  } { { "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/joseph/altera/11.0sp1/quartus/linux/pin_planner.ppl" { RAM_Data_in[31] } } } { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 16 0 0 } } { "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/joseph/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RAM_Data_in[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/" { { 0 { 0 ""} 0 155 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DataPath.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'DataPath.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_GLOBAL_LINES_NEEDED_FOR_TORNADO_DQS" "0 " "Info: DQS I/O pins require 0 global routing resources" {  } {  } 0 0 "DQS I/O pins require %1!d! global routing resources" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "Clock Global clock in PIN J4 " "Info: Automatically promoted signal \"Clock\" to use Global clock in PIN J4" {  } { { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 13 0 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "Reset Global clock in PIN J3 " "Info: Automatically promoted signal \"Reset\" to use Global clock in PIN J3" {  } { { "DataPath.vhd" "" { Text "/media/Data/Joseph/Electronics/VHDL Projects/Altera/Datapath/DataPath.vhd" 12 0 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_IO_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_FINISH_LUT_IO_RAM_PACKING" "" "Info: Finished moving registers into I/O cells, LUTs, and RAM blocks" {  } {  } 0 0 "Finished moving registers into I/O cells, LUTs, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "119 unused 3.3V 80 39 0 " "Info: Number of I/O pins in group: 119 (unused VREF, 3.3V VCCIO, 80 input, 39 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 59 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  59 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 61 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  61 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 64 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  64 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 61 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  61 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Info: Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "13 X10_Y0 X19_Y8 " "Info: Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X10_Y0 to location X19_Y8" {  } {  } 0 0 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Info: Completed Fixed Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Info: Completed Auto Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "288 " "Info: Peak virtual memory: 288 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 14 13:54:54 2014 " "Info: Processing ended: Fri Feb 14 13:54:54 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II " "Info: Running Quartus II TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 14 13:54:55 2014 " "Info: Processing started: Fri Feb 14 13:54:55 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DataPath -c DataPath " "Info: Command: quartus_sta DataPath -c DataPath" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning: Parallel compilation is not licensed and has been disabled" {  } {  } 0 0 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 14 13:54:55 2014 " "Info: Processing started: Fri Feb 14 13:54:55 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DataPath -c DataPath " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off DataPath -c DataPath" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DataPath.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'DataPath.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info: No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info: Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clock Clock " "Info: create_clock -period 1.000 -name Clock Clock" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -17.904 " "Info: Worst-case setup slack is -17.904" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.904     -1609.178 Clock  " "Info:   -17.904     -1609.178 Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 1.842 " "Info: Worst-case hold slack is 1.842" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.842         0.000 Clock  " "Info:     1.842         0.000 Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.155 " "Info: Worst-case minimum pulse width slack is -1.155" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.155      -189.059 Clock  " "Info:    -1.155      -189.059 Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "Info: The selected device family is not supported by the report_metastability command." {  } {  } 0 0 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "220 " "Info: Peak virtual memory: 220 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 14 13:54:55 2014 " "Info: Processing ended: Fri Feb 14 13:54:55 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "238 " "Info: Peak virtual memory: 238 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 14 13:54:55 2014 " "Info: Processing ended: Fri Feb 14 13:54:55 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Warning" "WFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Warning: Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 0 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 14 s " "Info: Quartus II Full Compilation was successful. 0 errors, 14 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
