

================================================================
== Vitis HLS Report for 'conv2_Pipeline_RELU4'
================================================================
* Date:           Fri Nov  3 04:16:20 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.456 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      512|      512|  5.120 us|  5.120 us|  512|  512|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- RELU    |      510|      510|         2|          2|          2|   255|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 2, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%phi_urem4907 = alloca i32 1"   --->   Operation 5 'alloca' 'phi_urem4907' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%phi_mul4905 = alloca i32 1"   --->   Operation 6 'alloca' 'phi_mul4905' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%bw_2 = alloca i32 1"   --->   Operation 7 'alloca' 'bw_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln112_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %sext_ln112"   --->   Operation 8 'read' 'sext_ln112_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln109_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %sext_ln109"   --->   Operation 9 'read' 'sext_ln109_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%add_ln112_6_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %add_ln112_6"   --->   Operation 10 'read' 'add_ln112_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln112_cast = sext i30 %sext_ln112_read"   --->   Operation 11 'sext' 'sext_ln112_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln109_cast = sext i30 %sext_ln109_read"   --->   Operation 12 'sext' 'sext_ln109_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_5, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_8, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_7, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_6, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 27 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %bw_2"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 29 [1/1] (0.42ns)   --->   "%store_ln0 = store i17 0, i17 %phi_mul4905"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 30 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %phi_urem4907"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body8.1.i"   --->   Operation 31 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%bw = load i8 %bw_2" [src/conv2.cpp:109->src/conv2.cpp:52]   --->   Operation 32 'load' 'bw' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.76ns)   --->   "%icmp_ln109 = icmp_eq  i8 %bw, i8 255" [src/conv2.cpp:109->src/conv2.cpp:52]   --->   Operation 33 'icmp' 'icmp_ln109' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.76ns)   --->   "%add_ln109 = add i8 %bw, i8 1" [src/conv2.cpp:109->src/conv2.cpp:52]   --->   Operation 34 'add' 'add_ln109' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln109 = br i1 %icmp_ln109, void %for.body8.1.i.split, void %for.end.1.i.exitStub" [src/conv2.cpp:109->src/conv2.cpp:52]   --->   Operation 35 'br' 'br_ln109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%phi_urem4907_load_1 = load i8 %phi_urem4907" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 36 'load' 'phi_urem4907_load_1' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.76ns)   --->   "%add_ln112 = add i8 %add_ln112_6_read, i8 %phi_urem4907_load_1" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 37 'add' 'add_ln112' <Predicate = (!icmp_ln109)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln112 = zext i8 %add_ln112" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 38 'zext' 'zext_ln112' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_545 = getelementptr i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4, i64 0, i64 %zext_ln112" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 39 'getelementptr' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_545' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_546 = getelementptr i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3, i64 0, i64 %zext_ln112" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 40 'getelementptr' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_546' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_547 = getelementptr i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2, i64 0, i64 %zext_ln112" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 41 'getelementptr' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_547' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_548 = getelementptr i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1, i64 0, i64 %zext_ln112" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 42 'getelementptr' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_548' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_549 = getelementptr i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1, i64 0, i64 %zext_ln112" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 43 'getelementptr' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_549' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_10 = getelementptr i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9, i64 0, i64 %zext_ln112" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 44 'getelementptr' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_10' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_11 = getelementptr i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_8, i64 0, i64 %zext_ln112" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 45 'getelementptr' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_11' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_12 = getelementptr i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_7, i64 0, i64 %zext_ln112" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 46 'getelementptr' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_12' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_13 = getelementptr i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_6, i64 0, i64 %zext_ln112" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 47 'getelementptr' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_13' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_14 = getelementptr i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_5, i64 0, i64 %zext_ln112" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 48 'getelementptr' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_14' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_15 = getelementptr i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4, i64 0, i64 %zext_ln112" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 49 'getelementptr' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_15' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_16 = getelementptr i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln112" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 50 'getelementptr' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_16' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_17 = getelementptr i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln112" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 51 'getelementptr' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_17' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_18 = getelementptr i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1, i64 0, i64 %zext_ln112" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 52 'getelementptr' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_18' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_19 = getelementptr i32 %conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255, i64 0, i64 %zext_ln112" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 53 'getelementptr' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_19' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 54 [2/2] (1.23ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_20 = load i8 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_10" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 54 'load' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_20' <Predicate = (!icmp_ln109)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_1 : Operation 55 [2/2] (1.23ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_21 = load i8 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_14" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 55 'load' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_21' <Predicate = (!icmp_ln109)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_1 : Operation 56 [2/2] (1.23ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_22 = load i8 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_15" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 56 'load' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_22' <Predicate = (!icmp_ln109)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_1 : Operation 57 [2/2] (1.23ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_23 = load i8 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_16" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 57 'load' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_23' <Predicate = (!icmp_ln109)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_1 : Operation 58 [2/2] (1.23ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_24 = load i8 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_17" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 58 'load' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_24' <Predicate = (!icmp_ln109)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_1 : Operation 59 [2/2] (1.23ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_25 = load i8 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_18" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 59 'load' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_25' <Predicate = (!icmp_ln109)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_1 : Operation 60 [2/2] (1.23ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_26 = load i8 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_19" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 60 'load' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_26' <Predicate = (!icmp_ln109)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_1 : Operation 61 [2/2] (1.23ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_27 = load i8 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_11" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 61 'load' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_27' <Predicate = (!icmp_ln109)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_1 : Operation 62 [2/2] (1.23ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_28 = load i8 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_12" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 62 'load' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_28' <Predicate = (!icmp_ln109)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_1 : Operation 63 [2/2] (1.23ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_29 = load i8 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_13" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 63 'load' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_29' <Predicate = (!icmp_ln109)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_1 : Operation 64 [2/2] (1.23ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_550 = load i8 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_545" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 64 'load' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_550' <Predicate = (!icmp_ln109)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_1 : Operation 65 [2/2] (1.23ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_551 = load i8 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_546" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 65 'load' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_551' <Predicate = (!icmp_ln109)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_1 : Operation 66 [2/2] (1.23ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_552 = load i8 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_547" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 66 'load' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_552' <Predicate = (!icmp_ln109)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_1 : Operation 67 [2/2] (1.23ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_553 = load i8 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_548" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 67 'load' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_553' <Predicate = (!icmp_ln109)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_1 : Operation 68 [2/2] (1.23ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_554 = load i8 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_549" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 68 'load' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_554' <Predicate = (!icmp_ln109)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 136 'ret' 'ret_ln0' <Predicate = (icmp_ln109)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.45>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%phi_mul4905_load = load i17 %phi_mul4905" [src/conv2.cpp:109->src/conv2.cpp:52]   --->   Operation 69 'load' 'phi_mul4905_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%specpipeline_ln110 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_14" [src/conv2.cpp:110->src/conv2.cpp:52]   --->   Operation 70 'specpipeline' 'specpipeline_ln110' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%speclooptripcount_ln109 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255" [src/conv2.cpp:109->src/conv2.cpp:52]   --->   Operation 71 'speclooptripcount' 'speclooptripcount_ln109' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%specloopname_ln109 = specloopname void @_ssdm_op_SpecLoopName, void @empty_33" [src/conv2.cpp:109->src/conv2.cpp:52]   --->   Operation 72 'specloopname' 'specloopname_ln109' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.86ns)   --->   "%add_ln109_1 = add i17 %phi_mul4905_load, i17 482" [src/conv2.cpp:109->src/conv2.cpp:52]   --->   Operation 73 'add' 'add_ln109_1' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln109_1 = partselect i4 @_ssdm_op_PartSelect.i4.i17.i32.i32, i17 %phi_mul4905_load, i32 13, i32 16" [src/conv2.cpp:109->src/conv2.cpp:52]   --->   Operation 74 'partselect' 'trunc_ln109_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/2] (1.23ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_20 = load i8 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_10" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 75 'load' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_20' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_2 : Operation 76 [1/2] (1.23ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_21 = load i8 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_14" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 76 'load' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_21' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_2 : Operation 77 [1/2] (1.23ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_22 = load i8 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_15" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 77 'load' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_2 : Operation 78 [1/2] (1.23ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_23 = load i8 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_16" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 78 'load' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_23' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_2 : Operation 79 [1/2] (1.23ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_24 = load i8 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_17" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 79 'load' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_24' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_2 : Operation 80 [1/2] (1.23ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_25 = load i8 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_18" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 80 'load' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_25' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_2 : Operation 81 [1/2] (1.23ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_26 = load i8 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_19" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 81 'load' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_26' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_2 : Operation 82 [1/2] (1.23ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_27 = load i8 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_11" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 82 'load' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_27' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_2 : Operation 83 [1/2] (1.23ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_28 = load i8 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_12" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 83 'load' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_28' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_2 : Operation 84 [1/2] (1.23ns)   --->   "%conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_29 = load i8 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_13" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 84 'load' 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_29' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_2 : Operation 85 [1/2] (1.23ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_550 = load i8 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_545" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 85 'load' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_550' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_2 : Operation 86 [1/2] (1.23ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_551 = load i8 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_546" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 86 'load' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_551' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_2 : Operation 87 [1/2] (1.23ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_552 = load i8 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_547" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 87 'load' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_552' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_2 : Operation 88 [1/2] (1.23ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_553 = load i8 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_548" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 88 'load' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_553' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_2 : Operation 89 [1/2] (1.23ns)   --->   "%p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_554 = load i8 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_549" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 89 'load' 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_554' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_2 : Operation 90 [1/1] (0.54ns)   --->   "%tmp_94 = mux i32 @_ssdm_op_Mux.ap_auto.15i32.i4, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_20, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_21, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_22, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_23, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_24, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_25, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_26, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_27, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_28, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_29, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_550, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_551, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_552, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_553, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_554, i4 %trunc_ln109_1" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 90 'mux' 'tmp_94' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln112 = trunc i32 %tmp_94" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 91 'trunc' 'trunc_ln112' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (1.01ns)   --->   "%add_ln112_1 = add i32 %tmp_94, i32 %sext_ln109_cast" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 92 'add' 'add_ln112_1' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (1.00ns)   --->   "%add_ln114 = add i31 %trunc_ln112, i31 %sext_ln112_cast" [src/conv2.cpp:114->src/conv2.cpp:52]   --->   Operation 93 'add' 'add_ln114' <Predicate = true> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln112_1, i32 31" [src/conv2.cpp:114->src/conv2.cpp:52]   --->   Operation 94 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.41ns)   --->   "%select_ln114 = select i1 %tmp, i31 0, i31 %add_ln114" [src/conv2.cpp:114->src/conv2.cpp:52]   --->   Operation 95 'select' 'select_ln114' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%select_ln114_1_cast = zext i31 %select_ln114" [src/conv2.cpp:114->src/conv2.cpp:52]   --->   Operation 96 'zext' 'select_ln114_1_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.74ns)   --->   "%switch_ln109 = switch i4 %trunc_ln109_1, void %V32.i.i.i46.1.i.case.14, i4 0, void %V32.i.i.i46.1.i.case.0, i4 1, void %V32.i.i.i46.1.i.case.1, i4 2, void %V32.i.i.i46.1.i.case.2, i4 3, void %V32.i.i.i46.1.i.case.3, i4 4, void %V32.i.i.i46.1.i.case.4, i4 5, void %V32.i.i.i46.1.i.case.5, i4 6, void %V32.i.i.i46.1.i.case.6, i4 7, void %V32.i.i.i46.1.i.case.7, i4 8, void %V32.i.i.i46.1.i.case.8, i4 9, void %V32.i.i.i46.1.i.case.9, i4 10, void %V32.i.i.i46.1.i.case.10, i4 11, void %V32.i.i.i46.1.i.case.11, i4 12, void %V32.i.i.i46.1.i.case.12, i4 13, void %V32.i.i.i46.1.i.case.13" [src/conv2.cpp:109->src/conv2.cpp:52]   --->   Operation 97 'switch' 'switch_ln109' <Predicate = true> <Delay = 0.74>
ST_2 : Operation 98 [1/1] (1.23ns)   --->   "%store_ln114 = store i32 %select_ln114_1_cast, i8 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_548" [src/conv2.cpp:114->src/conv2.cpp:52]   --->   Operation 98 'store' 'store_ln114' <Predicate = (trunc_ln109_1 == 13)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln0 = br void %V32.i.i.i46.1.i.exit"   --->   Operation 99 'br' 'br_ln0' <Predicate = (trunc_ln109_1 == 13)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (1.23ns)   --->   "%store_ln114 = store i32 %select_ln114_1_cast, i8 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_547" [src/conv2.cpp:114->src/conv2.cpp:52]   --->   Operation 100 'store' 'store_ln114' <Predicate = (trunc_ln109_1 == 12)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln0 = br void %V32.i.i.i46.1.i.exit"   --->   Operation 101 'br' 'br_ln0' <Predicate = (trunc_ln109_1 == 12)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (1.23ns)   --->   "%store_ln114 = store i32 %select_ln114_1_cast, i8 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_546" [src/conv2.cpp:114->src/conv2.cpp:52]   --->   Operation 102 'store' 'store_ln114' <Predicate = (trunc_ln109_1 == 11)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln0 = br void %V32.i.i.i46.1.i.exit"   --->   Operation 103 'br' 'br_ln0' <Predicate = (trunc_ln109_1 == 11)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (1.23ns)   --->   "%store_ln114 = store i32 %select_ln114_1_cast, i8 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_545" [src/conv2.cpp:114->src/conv2.cpp:52]   --->   Operation 104 'store' 'store_ln114' <Predicate = (trunc_ln109_1 == 10)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln0 = br void %V32.i.i.i46.1.i.exit"   --->   Operation 105 'br' 'br_ln0' <Predicate = (trunc_ln109_1 == 10)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (1.23ns)   --->   "%store_ln114 = store i32 %select_ln114_1_cast, i8 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_13" [src/conv2.cpp:114->src/conv2.cpp:52]   --->   Operation 106 'store' 'store_ln114' <Predicate = (trunc_ln109_1 == 9)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln0 = br void %V32.i.i.i46.1.i.exit"   --->   Operation 107 'br' 'br_ln0' <Predicate = (trunc_ln109_1 == 9)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (1.23ns)   --->   "%store_ln114 = store i32 %select_ln114_1_cast, i8 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_12" [src/conv2.cpp:114->src/conv2.cpp:52]   --->   Operation 108 'store' 'store_ln114' <Predicate = (trunc_ln109_1 == 8)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln0 = br void %V32.i.i.i46.1.i.exit"   --->   Operation 109 'br' 'br_ln0' <Predicate = (trunc_ln109_1 == 8)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (1.23ns)   --->   "%store_ln114 = store i32 %select_ln114_1_cast, i8 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_11" [src/conv2.cpp:114->src/conv2.cpp:52]   --->   Operation 110 'store' 'store_ln114' <Predicate = (trunc_ln109_1 == 7)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln0 = br void %V32.i.i.i46.1.i.exit"   --->   Operation 111 'br' 'br_ln0' <Predicate = (trunc_ln109_1 == 7)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (1.23ns)   --->   "%store_ln114 = store i32 %select_ln114_1_cast, i8 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_19" [src/conv2.cpp:114->src/conv2.cpp:52]   --->   Operation 112 'store' 'store_ln114' <Predicate = (trunc_ln109_1 == 6)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln0 = br void %V32.i.i.i46.1.i.exit"   --->   Operation 113 'br' 'br_ln0' <Predicate = (trunc_ln109_1 == 6)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (1.23ns)   --->   "%store_ln114 = store i32 %select_ln114_1_cast, i8 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_18" [src/conv2.cpp:114->src/conv2.cpp:52]   --->   Operation 114 'store' 'store_ln114' <Predicate = (trunc_ln109_1 == 5)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln0 = br void %V32.i.i.i46.1.i.exit"   --->   Operation 115 'br' 'br_ln0' <Predicate = (trunc_ln109_1 == 5)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (1.23ns)   --->   "%store_ln114 = store i32 %select_ln114_1_cast, i8 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_17" [src/conv2.cpp:114->src/conv2.cpp:52]   --->   Operation 116 'store' 'store_ln114' <Predicate = (trunc_ln109_1 == 4)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln0 = br void %V32.i.i.i46.1.i.exit"   --->   Operation 117 'br' 'br_ln0' <Predicate = (trunc_ln109_1 == 4)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (1.23ns)   --->   "%store_ln114 = store i32 %select_ln114_1_cast, i8 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_16" [src/conv2.cpp:114->src/conv2.cpp:52]   --->   Operation 118 'store' 'store_ln114' <Predicate = (trunc_ln109_1 == 3)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln0 = br void %V32.i.i.i46.1.i.exit"   --->   Operation 119 'br' 'br_ln0' <Predicate = (trunc_ln109_1 == 3)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (1.23ns)   --->   "%store_ln114 = store i32 %select_ln114_1_cast, i8 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_15" [src/conv2.cpp:114->src/conv2.cpp:52]   --->   Operation 120 'store' 'store_ln114' <Predicate = (trunc_ln109_1 == 2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln0 = br void %V32.i.i.i46.1.i.exit"   --->   Operation 121 'br' 'br_ln0' <Predicate = (trunc_ln109_1 == 2)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (1.23ns)   --->   "%store_ln114 = store i32 %select_ln114_1_cast, i8 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_14" [src/conv2.cpp:114->src/conv2.cpp:52]   --->   Operation 122 'store' 'store_ln114' <Predicate = (trunc_ln109_1 == 1)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln0 = br void %V32.i.i.i46.1.i.exit"   --->   Operation 123 'br' 'br_ln0' <Predicate = (trunc_ln109_1 == 1)> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (1.23ns)   --->   "%store_ln114 = store i32 %select_ln114_1_cast, i8 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_10" [src/conv2.cpp:114->src/conv2.cpp:52]   --->   Operation 124 'store' 'store_ln114' <Predicate = (trunc_ln109_1 == 0)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln0 = br void %V32.i.i.i46.1.i.exit"   --->   Operation 125 'br' 'br_ln0' <Predicate = (trunc_ln109_1 == 0)> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (1.23ns)   --->   "%store_ln114 = store i32 %select_ln114_1_cast, i8 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_549" [src/conv2.cpp:114->src/conv2.cpp:52]   --->   Operation 126 'store' 'store_ln114' <Predicate = (trunc_ln109_1 == 15) | (trunc_ln109_1 == 14)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln0 = br void %V32.i.i.i46.1.i.exit"   --->   Operation 127 'br' 'br_ln0' <Predicate = (trunc_ln109_1 == 15) | (trunc_ln109_1 == 14)> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%phi_urem4907_load = load i8 %phi_urem4907" [src/conv2.cpp:109->src/conv2.cpp:52]   --->   Operation 128 'load' 'phi_urem4907_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.76ns)   --->   "%add_ln109_2 = add i8 %phi_urem4907_load, i8 1" [src/conv2.cpp:109->src/conv2.cpp:52]   --->   Operation 129 'add' 'add_ln109_2' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 130 [1/1] (0.76ns)   --->   "%icmp_ln109_1 = icmp_ult  i8 %add_ln109_2, i8 17" [src/conv2.cpp:109->src/conv2.cpp:52]   --->   Operation 130 'icmp' 'icmp_ln109_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 131 [1/1] (0.39ns)   --->   "%select_ln109 = select i1 %icmp_ln109_1, i8 %add_ln109_2, i8 0" [src/conv2.cpp:109->src/conv2.cpp:52]   --->   Operation 131 'select' 'select_ln109' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 132 [1/1] (0.42ns)   --->   "%store_ln109 = store i8 %add_ln109, i8 %bw_2" [src/conv2.cpp:109->src/conv2.cpp:52]   --->   Operation 132 'store' 'store_ln109' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 133 [1/1] (0.42ns)   --->   "%store_ln109 = store i17 %add_ln109_1, i17 %phi_mul4905" [src/conv2.cpp:109->src/conv2.cpp:52]   --->   Operation 133 'store' 'store_ln109' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 134 [1/1] (0.42ns)   --->   "%store_ln109 = store i8 %select_ln109, i8 %phi_urem4907" [src/conv2.cpp:109->src/conv2.cpp:52]   --->   Operation 134 'store' 'store_ln109' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln109 = br void %for.body8.1.i" [src/conv2.cpp:109->src/conv2.cpp:52]   --->   Operation 135 'br' 'br_ln109' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.002ns
The critical path consists of the following:
	'alloca' operation ('phi_urem4907') [19]  (0.000 ns)
	'load' operation ('phi_urem4907_load_1', src/conv2.cpp:112->src/conv2.cpp:52) on local variable 'phi_urem4907' [52]  (0.000 ns)
	'add' operation ('add_ln112', src/conv2.cpp:112->src/conv2.cpp:52) [57]  (0.765 ns)
	'getelementptr' operation ('conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_10', src/conv2.cpp:112->src/conv2.cpp:52) [64]  (0.000 ns)
	'load' operation ('conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_20', src/conv2.cpp:112->src/conv2.cpp:52) on array 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9' [76]  (1.237 ns)

 <State 2>: 4.456ns
The critical path consists of the following:
	'load' operation ('conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_20', src/conv2.cpp:112->src/conv2.cpp:52) on array 'conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9' [76]  (1.237 ns)
	'mux' operation ('tmp_94', src/conv2.cpp:112->src/conv2.cpp:52) [91]  (0.547 ns)
	'add' operation ('add_ln112_1', src/conv2.cpp:112->src/conv2.cpp:52) [93]  (1.016 ns)
	'select' operation ('select_ln114', src/conv2.cpp:114->src/conv2.cpp:52) [96]  (0.418 ns)
	'store' operation ('store_ln114', src/conv2.cpp:114->src/conv2.cpp:52) of variable 'select_ln114_1_cast', src/conv2.cpp:114->src/conv2.cpp:52 on array 'p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3' [106]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
