C:/Users/andre/Desktop/LabDigitalElectronics/Lab2/SYS_VERILOG/shift_register.sv {1 {vlog -work work -sv -stats=none C:/Users/andre/Desktop/LabDigitalElectronics/Lab2/SYS_VERILOG/shift_register.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module shift_register

Top level modules:
	shift_register

} {} {}} C:/Users/andre/Desktop/LabDigitalElectronics/Lab2/TB/tb_shift_register.sv {1 {vlog -work work -sv -stats=none C:/Users/andre/Desktop/LabDigitalElectronics/Lab2/TB/tb_shift_register.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module tb_shift_register

Top level modules:
	tb_shift_register

} {} {}} C:/Users/andre/Desktop/LabDigitalElectronics/Lab2/SYS_VERILOG/flip_flop.sv {1 {vlog -work work -sv -stats=none {C:\Users\andre\Desktop\LabDigitalElectronics\Lab2\SYS_VERILOG\flip_flop.sv}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module flip_flop

Top level modules:
	flip_flop

} {} {}}
