#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Oct 24 19:38:14 2023
# Process ID: 20304
# Current directory: D:/NUS/Vivado/Project/CAPTCHA_CIRCLES
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12168 D:\NUS\Vivado\Project\CAPTCHA_CIRCLES\CAPTCHA_CIRCLES.xpr
# Log file: D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/vivado.log
# Journal file: D:/NUS/Vivado/Project/CAPTCHA_CIRCLES\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:39 . Memory (MB): peak = 778.426 ; gain = 106.652
open_project {C:/Users/krist/Verilog/Lab2_Fri_PM_KRISTOFFER VIDEL WIJONO_981_Archive/Lab2_Fri_PM_KRISTOFFER VIDEL WIJONO_981_Archive.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 809.078 ; gain = 26.875
update_compile_order -fileset sources_1
current_project CAPTCHA_CIRCLES
generate_target Simulation [get_files D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_const/blk_mem_gen_const.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_const'...
generate_target: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 831.148 ; gain = 14.434
export_ip_user_files -of_objects [get_files D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_const/blk_mem_gen_const.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_const/blk_mem_gen_const.xci] -directory D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.ip_user_files/sim_scripts -ip_user_files_dir D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.ip_user_files -ipstatic_source_dir D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.cache/compile_simlib/modelsim} {questa=D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.cache/compile_simlib/questa} {riviera=D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.cache/compile_simlib/riviera} {activehdl=D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target Simulation [get_files D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_img/blk_mem_gen_img.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_img'...
export_ip_user_files -of_objects [get_files D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_img/blk_mem_gen_img.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_img/blk_mem_gen_img.xci] -directory D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.ip_user_files/sim_scripts -ip_user_files_dir D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.ip_user_files -ipstatic_source_dir D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.cache/compile_simlib/modelsim} {questa=D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.cache/compile_simlib/questa} {riviera=D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.cache/compile_simlib/riviera} {activehdl=D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'paint' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.sim/sim_1/behav/xsim/blk_mem_gen_const.mif'
INFO: [SIM-utils-43] Exported 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.sim/sim_1/behav/xsim/weights.coe'
INFO: [SIM-utils-43] Exported 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.sim/sim_1/behav/xsim/blk_mem_gen_img.mif'
INFO: [SIM-utils-43] Exported 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.sim/sim_1/behav/xsim/00.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj paint_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_inter/sim/blk_mem_gen_inter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_inter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_const/sim/blk_mem_gen_const.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_const
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_img/sim/blk_mem_gen_img.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_img
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_0_1/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/new/CLICK_DETECTOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLICK_DETECTOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/new/CLOCK_DIVIDER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLOCK_DIVIDER
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/CanvasTransfer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CanvasTransfer
ERROR: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/CanvasTransfer.v:57]
ERROR: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/CanvasTransfer.v:62]
ERROR: [VRFC 10-395] cannot assign a packed type to an unpacked type [D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/CanvasTransfer.v:57]
ERROR: [VRFC 10-395] cannot assign a packed type to an unpacked type [D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/CanvasTransfer.v:62]
ERROR: [VRFC 10-2787] module CanvasTransfer ignored due to previous errors [D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/CanvasTransfer.v:23]
"xvhdl --incr --relax -prj paint_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/Mouse_Control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MouseCtl
INFO: [VRFC 10-163] Analyzing VHDL file "D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/Ps2Interface.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Ps2Interface
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 838.121 ; gain = 0.090
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-99] Step results log file:'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 838.121 ; gain = 1.320
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
create_project testbench C:/Users/krist/Verilog/testbench -part xc7a35tcpg236-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2018.2/data/ip'.
current_project {Lab2_Fri_PM_KRISTOFFER VIDEL WIJONO_981_Archive}
close_project
file mkdir C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new
close [ open C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v w ]
add_files C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'DIST_CALC_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj DIST_CALC_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIST_CALC
INFO: [VRFC 10-311] analyzing module DIST_CALC_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a5b07a8653f2437092906f25f406188a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot DIST_CALC_sim_behav xil_defaultlib.DIST_CALC_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1233] port y is already connected [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:34]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DIST_CALC
Compiling module xil_defaultlib.DIST_CALC_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot DIST_CALC_sim_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim/xsim.dir/DIST_CALC_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Oct 24 21:42:10 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 875.527 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "DIST_CALC_sim_behav -key {Behavioral:sim_1:Functional:DIST_CALC_sim} -tclbatch {DIST_CALC_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source DIST_CALC_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'DIST_CALC_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 887.832 ; gain = 12.305
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'DIST_CALC_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj DIST_CALC_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIST_CALC
INFO: [VRFC 10-311] analyzing module DIST_CALC_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a5b07a8653f2437092906f25f406188a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot DIST_CALC_sim_behav xil_defaultlib.DIST_CALC_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1233] port y is already connected [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:34]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DIST_CALC
Compiling module xil_defaultlib.DIST_CALC_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot DIST_CALC_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "DIST_CALC_sim_behav -key {Behavioral:sim_1:Functional:DIST_CALC_sim} -tclbatch {DIST_CALC_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source DIST_CALC_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'DIST_CALC_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 893.113 ; gain = 0.000
add_wave {{/DIST_CALC_sim/dut/y_diff}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'DIST_CALC_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj DIST_CALC_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIST_CALC
INFO: [VRFC 10-311] analyzing module DIST_CALC_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a5b07a8653f2437092906f25f406188a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot DIST_CALC_sim_behav xil_defaultlib.DIST_CALC_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1233] port y is already connected [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DIST_CALC
Compiling module xil_defaultlib.DIST_CALC_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot DIST_CALC_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "DIST_CALC_sim_behav -key {Behavioral:sim_1:Functional:DIST_CALC_sim} -tclbatch {DIST_CALC_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source DIST_CALC_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'DIST_CALC_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'DIST_CALC_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj DIST_CALC_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIST_CALC
INFO: [VRFC 10-311] analyzing module DIST_CALC_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a5b07a8653f2437092906f25f406188a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot DIST_CALC_sim_behav xil_defaultlib.DIST_CALC_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1233] port y is already connected [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DIST_CALC
Compiling module xil_defaultlib.DIST_CALC_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot DIST_CALC_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "DIST_CALC_sim_behav -key {Behavioral:sim_1:Functional:DIST_CALC_sim} -tclbatch {DIST_CALC_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source DIST_CALC_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'DIST_CALC_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'DIST_CALC_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj DIST_CALC_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIST_CALC
INFO: [VRFC 10-311] analyzing module DIST_CALC_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a5b07a8653f2437092906f25f406188a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot DIST_CALC_sim_behav xil_defaultlib.DIST_CALC_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1233] port y is already connected [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DIST_CALC
Compiling module xil_defaultlib.DIST_CALC_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot DIST_CALC_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "DIST_CALC_sim_behav -key {Behavioral:sim_1:Functional:DIST_CALC_sim} -tclbatch {DIST_CALC_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source DIST_CALC_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'DIST_CALC_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
add_bp {C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v} 7
remove_bps -file {C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v} -line 7
add_bp {C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v} 7
remove_bps -file {C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v} -line 7
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'DIST_CALC_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj DIST_CALC_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIST_CALC
INFO: [VRFC 10-311] analyzing module DIST_CALC_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a5b07a8653f2437092906f25f406188a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot DIST_CALC_sim_behav xil_defaultlib.DIST_CALC_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1233] port y is already connected [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DIST_CALC
Compiling module xil_defaultlib.DIST_CALC_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot DIST_CALC_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "DIST_CALC_sim_behav -key {Behavioral:sim_1:Functional:DIST_CALC_sim} -tclbatch {DIST_CALC_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source DIST_CALC_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'DIST_CALC_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'DIST_CALC_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj DIST_CALC_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIST_CALC
INFO: [VRFC 10-311] analyzing module DIST_CALC_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a5b07a8653f2437092906f25f406188a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot DIST_CALC_sim_behav xil_defaultlib.DIST_CALC_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1233] port y is already connected [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DIST_CALC
Compiling module xil_defaultlib.DIST_CALC_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot DIST_CALC_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "DIST_CALC_sim_behav -key {Behavioral:sim_1:Functional:DIST_CALC_sim} -tclbatch {DIST_CALC_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source DIST_CALC_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'DIST_CALC_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'DIST_CALC_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj DIST_CALC_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIST_CALC
INFO: [VRFC 10-311] analyzing module DIST_CALC_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a5b07a8653f2437092906f25f406188a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot DIST_CALC_sim_behav xil_defaultlib.DIST_CALC_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1233] port y is already connected [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DIST_CALC
Compiling module xil_defaultlib.DIST_CALC_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot DIST_CALC_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "DIST_CALC_sim_behav -key {Behavioral:sim_1:Functional:DIST_CALC_sim} -tclbatch {DIST_CALC_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source DIST_CALC_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'DIST_CALC_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'DIST_CALC_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj DIST_CALC_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIST_CALC
INFO: [VRFC 10-311] analyzing module DIST_CALC_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a5b07a8653f2437092906f25f406188a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot DIST_CALC_sim_behav xil_defaultlib.DIST_CALC_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DIST_CALC
Compiling module xil_defaultlib.DIST_CALC_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot DIST_CALC_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "DIST_CALC_sim_behav -key {Behavioral:sim_1:Functional:DIST_CALC_sim} -tclbatch {DIST_CALC_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source DIST_CALC_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'DIST_CALC_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'DIST_CALC_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj DIST_CALC_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIST_CALC
INFO: [VRFC 10-311] analyzing module DIST_CALC_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a5b07a8653f2437092906f25f406188a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot DIST_CALC_sim_behav xil_defaultlib.DIST_CALC_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DIST_CALC
Compiling module xil_defaultlib.DIST_CALC_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot DIST_CALC_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "DIST_CALC_sim_behav -key {Behavioral:sim_1:Functional:DIST_CALC_sim} -tclbatch {DIST_CALC_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source DIST_CALC_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'DIST_CALC_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'DIST_CALC_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj DIST_CALC_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIST_CALC
INFO: [VRFC 10-311] analyzing module DIST_CALC_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a5b07a8653f2437092906f25f406188a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot DIST_CALC_sim_behav xil_defaultlib.DIST_CALC_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DIST_CALC
Compiling module xil_defaultlib.DIST_CALC_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot DIST_CALC_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "DIST_CALC_sim_behav -key {Behavioral:sim_1:Functional:DIST_CALC_sim} -tclbatch {DIST_CALC_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source DIST_CALC_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'DIST_CALC_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'DIST_CALC_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj DIST_CALC_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIST_CALC
INFO: [VRFC 10-311] analyzing module DIST_CALC_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a5b07a8653f2437092906f25f406188a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot DIST_CALC_sim_behav xil_defaultlib.DIST_CALC_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DIST_CALC
Compiling module xil_defaultlib.DIST_CALC_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot DIST_CALC_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "DIST_CALC_sim_behav -key {Behavioral:sim_1:Functional:DIST_CALC_sim} -tclbatch {DIST_CALC_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source DIST_CALC_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'DIST_CALC_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
current_project CAPTCHA_CIRCLES
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_inter/blk_mem_gen_inter.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_const/blk_mem_gen_const.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_img/blk_mem_gen_img.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.srcs/sources_1/imports/Desktop/blk_mem_gen_0_1/blk_mem_gen_0.xci' is already up-to-date
[Tue Oct 24 22:19:34 2023] Launched synth_1...
Run output will be captured here: D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/synth_1/runme.log
[Tue Oct 24 22:19:34 2023] Launched impl_1...
Run output will be captured here: D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183739907A
set_property PROGRAM.FILE {D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/CIRCLE_TOP.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/NUS/Vivado/Project/CAPTCHA_CIRCLES/CAPTCHA_CIRCLES.runs/impl_1/CIRCLE_TOP.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
current_project testbench
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'DIST_CALC_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj DIST_CALC_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIST_CALC
INFO: [VRFC 10-311] analyzing module DIST_CALC_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a5b07a8653f2437092906f25f406188a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot DIST_CALC_sim_behav xil_defaultlib.DIST_CALC_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DIST_CALC
Compiling module xil_defaultlib.DIST_CALC_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot DIST_CALC_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "DIST_CALC_sim_behav -key {Behavioral:sim_1:Functional:DIST_CALC_sim} -tclbatch {DIST_CALC_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source DIST_CALC_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'DIST_CALC_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1572.598 ; gain = 3.215
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'DIST_CALC_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj DIST_CALC_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LFSR_13b
INFO: [VRFC 10-311] analyzing module DIST_CALC_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a5b07a8653f2437092906f25f406188a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot DIST_CALC_sim_behav xil_defaultlib.DIST_CALC_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LFSR_13b
Compiling module xil_defaultlib.DIST_CALC_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot DIST_CALC_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "DIST_CALC_sim_behav -key {Behavioral:sim_1:Functional:DIST_CALC_sim} -tclbatch {DIST_CALC_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source DIST_CALC_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'DIST_CALC_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'DIST_CALC_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj DIST_CALC_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LFSR_13b
INFO: [VRFC 10-311] analyzing module DIST_CALC_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a5b07a8653f2437092906f25f406188a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot DIST_CALC_sim_behav xil_defaultlib.DIST_CALC_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LFSR_13b
Compiling module xil_defaultlib.DIST_CALC_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot DIST_CALC_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "DIST_CALC_sim_behav -key {Behavioral:sim_1:Functional:DIST_CALC_sim} -tclbatch {DIST_CALC_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source DIST_CALC_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'DIST_CALC_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183739907A
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RIPPLES
INFO: [VRFC 10-311] analyzing module DIST_CALC
INFO: [VRFC 10-311] analyzing module sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a5b07a8653f2437092906f25f406188a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 13 differs from formal bit length 1 for port pixel_index [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:81]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port c_1 [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:82]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port r_1 [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:83]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port x [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:22]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port x [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:25]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port x [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:28]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port x [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DIST_CALC
Compiling module xil_defaultlib.RIPPLES
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim/xsim.dir/sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Oct 24 22:39:52 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1585.410 ; gain = 7.445
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RIPPLES
INFO: [VRFC 10-311] analyzing module DIST_CALC
INFO: [VRFC 10-311] analyzing module sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a5b07a8653f2437092906f25f406188a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 13 differs from formal bit length 1 for port pixel_index [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:81]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port c_1 [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:82]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port r_1 [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:83]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port x [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:22]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port x [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:25]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port x [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:28]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port x [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DIST_CALC
Compiling module xil_defaultlib.RIPPLES
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1677.125 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1680.516 ; gain = 3.391
run 100 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RIPPLES
INFO: [VRFC 10-311] analyzing module DIST_CALC
INFO: [VRFC 10-311] analyzing module sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a5b07a8653f2437092906f25f406188a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 13 differs from formal bit length 1 for port pixel_index [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:79]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port c_1 [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:80]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port r_1 [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:81]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port x [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:20]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port x [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:23]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port x [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:26]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port x [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:29]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DIST_CALC
Compiling module xil_defaultlib.RIPPLES
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1686.020 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1686.020 ; gain = 0.000
run 17000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RIPPLES
INFO: [VRFC 10-311] analyzing module DIST_CALC
INFO: [VRFC 10-311] analyzing module sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a5b07a8653f2437092906f25f406188a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 13 differs from formal bit length 1 for port pixel_index [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:79]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port c_1 [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:80]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port r_1 [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:81]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port x [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:20]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port x [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:23]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port x [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:26]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port x [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:29]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DIST_CALC
Compiling module xil_defaultlib.RIPPLES
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1686.020 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1686.020 ; gain = 0.000
run 17000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RIPPLES
INFO: [VRFC 10-311] analyzing module DIST_CALC
INFO: [VRFC 10-311] analyzing module sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a5b07a8653f2437092906f25f406188a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 13 differs from formal bit length 1 for port pixel_index [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:80]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port c_1 [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:81]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port r_1 [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:82]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port x [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:20]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port x [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:23]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port x [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:26]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port x [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:29]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DIST_CALC
Compiling module xil_defaultlib.RIPPLES
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1687.484 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1687.484 ; gain = 0.000
run 16000 ns
current_wave_config {Untitled 21}
Untitled 21
add_wave {{/sim/dut/d_1}} 
current_wave_config {Untitled 21}
Untitled 21
add_wave {{/sim/dut/d_2}} 
current_wave_config {Untitled 21}
Untitled 21
add_wave {{/sim/dut/d_3}} 
current_wave_config {Untitled 21}
Untitled 21
add_wave {{/sim/dut/d_4}} 
run 16000 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 16000 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 16000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RIPPLES
INFO: [VRFC 10-311] analyzing module DIST_CALC
INFO: [VRFC 10-311] analyzing module sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a5b07a8653f2437092906f25f406188a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 13 differs from formal bit length 1 for port pixel_index [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:80]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port c_1 [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:81]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port r_1 [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:82]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port x [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:20]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port x [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:23]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port x [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:26]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port x [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:29]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DIST_CALC
Compiling module xil_defaultlib.RIPPLES
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1690.207 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1690.469 ; gain = 0.262
current_wave_config {Untitled 22}
Untitled 22
add_wave {{/sim/dut/d_1}} {{/sim/dut/d_2}} {{/sim/dut/d_3}} {{/sim/dut/d_4}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 16000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a5b07a8653f2437092906f25f406188a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 13 differs from formal bit length 1 for port pixel_index [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:80]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port c_1 [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:81]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port r_1 [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:82]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port x [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:20]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port x [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:23]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port x [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:26]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port x [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:29]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 16000 ns
current_wave_config {Untitled 23}
Untitled 23
log_wave {/sim/dut/dist_calc_inst_2} 
current_wave_config {Untitled 23}
Untitled 23
log_wave -r {/sim/dut/dist_calc_inst_2} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 16000 ns
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: sim
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'source' was cancelled
2 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
INFO: [Common 17-344] 'synth_design' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RIPPLES
INFO: [VRFC 10-311] analyzing module DIST_CALC
INFO: [VRFC 10-311] analyzing module sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a5b07a8653f2437092906f25f406188a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port pixel_index on this module [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:82]
ERROR: [VRFC 10-2063] Module <DIST_CALC> not found while processing module instance <dist_calc_inst_1> [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:21]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RIPPLES
INFO: [VRFC 10-311] analyzing module DIST_CALC
INFO: [VRFC 10-311] analyzing module sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a5b07a8653f2437092906f25f406188a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port en [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:82]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port c_1 [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:83]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port r_1 [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:84]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port x [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:21]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port x [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:24]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port x [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:27]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port x [C:/Users/krist/Verilog/testbench/testbench.srcs/sources_1/new/testbench.v:30]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DIST_CALC
Compiling module xil_defaultlib.RIPPLES
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1783.820 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/krist/Verilog/testbench/testbench.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1784.695 ; gain = 0.875
restart
INFO: [Simtcl 6-17] Simulation restarted
run 16000 ns
current_project CAPTCHA_CIRCLES
close_project
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Oct 25 00:30:36 2023...
