{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1709309644029 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1709309644048 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 01 10:14:03 2024 " "Processing started: Fri Mar 01 10:14:03 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1709309644048 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709309644048 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MUX_HORA -c MUX_HORA " "Command: quartus_map --read_settings_files=on --write_settings_files=off MUX_HORA -c MUX_HORA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709309644048 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1709309644988 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1709309644988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_hora.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_hora.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_HORA-RTL " "Found design unit 1: MUX_HORA-RTL" {  } { { "MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709309658649 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_HORA " "Found entity 1: MUX_HORA" {  } { { "MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709309658649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709309658649 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MUX_HORA " "Elaborating entity \"MUX_HORA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1709309658704 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "T0 MUX_HORA.vhd(25) " "VHDL Process Statement warning at MUX_HORA.vhd(25): inferring latch(es) for signal or variable \"T0\", which holds its previous value in one or more paths through the process" {  } { { "MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1709309658713 "|MUX_HORA"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "T1 MUX_HORA.vhd(25) " "VHDL Process Statement warning at MUX_HORA.vhd(25): inferring latch(es) for signal or variable \"T1\", which holds its previous value in one or more paths through the process" {  } { { "MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1709309658713 "|MUX_HORA"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "T2 MUX_HORA.vhd(25) " "VHDL Process Statement warning at MUX_HORA.vhd(25): inferring latch(es) for signal or variable \"T2\", which holds its previous value in one or more paths through the process" {  } { { "MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1709309658713 "|MUX_HORA"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "T3 MUX_HORA.vhd(25) " "VHDL Process Statement warning at MUX_HORA.vhd(25): inferring latch(es) for signal or variable \"T3\", which holds its previous value in one or more paths through the process" {  } { { "MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1709309658713 "|MUX_HORA"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "T4 MUX_HORA.vhd(25) " "VHDL Process Statement warning at MUX_HORA.vhd(25): inferring latch(es) for signal or variable \"T4\", which holds its previous value in one or more paths through the process" {  } { { "MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1709309658713 "|MUX_HORA"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "T5 MUX_HORA.vhd(25) " "VHDL Process Statement warning at MUX_HORA.vhd(25): inferring latch(es) for signal or variable \"T5\", which holds its previous value in one or more paths through the process" {  } { { "MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1709309658713 "|MUX_HORA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T5\[0\] MUX_HORA.vhd(25) " "Inferred latch for \"T5\[0\]\" at MUX_HORA.vhd(25)" {  } { { "MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709309658713 "|MUX_HORA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T5\[1\] MUX_HORA.vhd(25) " "Inferred latch for \"T5\[1\]\" at MUX_HORA.vhd(25)" {  } { { "MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709309658713 "|MUX_HORA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T5\[2\] MUX_HORA.vhd(25) " "Inferred latch for \"T5\[2\]\" at MUX_HORA.vhd(25)" {  } { { "MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709309658713 "|MUX_HORA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T5\[3\] MUX_HORA.vhd(25) " "Inferred latch for \"T5\[3\]\" at MUX_HORA.vhd(25)" {  } { { "MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709309658713 "|MUX_HORA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T5\[4\] MUX_HORA.vhd(25) " "Inferred latch for \"T5\[4\]\" at MUX_HORA.vhd(25)" {  } { { "MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709309658713 "|MUX_HORA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T4\[0\] MUX_HORA.vhd(25) " "Inferred latch for \"T4\[0\]\" at MUX_HORA.vhd(25)" {  } { { "MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709309658713 "|MUX_HORA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T4\[1\] MUX_HORA.vhd(25) " "Inferred latch for \"T4\[1\]\" at MUX_HORA.vhd(25)" {  } { { "MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709309658713 "|MUX_HORA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T4\[2\] MUX_HORA.vhd(25) " "Inferred latch for \"T4\[2\]\" at MUX_HORA.vhd(25)" {  } { { "MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709309658713 "|MUX_HORA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T4\[3\] MUX_HORA.vhd(25) " "Inferred latch for \"T4\[3\]\" at MUX_HORA.vhd(25)" {  } { { "MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709309658713 "|MUX_HORA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T4\[4\] MUX_HORA.vhd(25) " "Inferred latch for \"T4\[4\]\" at MUX_HORA.vhd(25)" {  } { { "MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709309658713 "|MUX_HORA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T3\[0\] MUX_HORA.vhd(25) " "Inferred latch for \"T3\[0\]\" at MUX_HORA.vhd(25)" {  } { { "MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709309658713 "|MUX_HORA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T3\[1\] MUX_HORA.vhd(25) " "Inferred latch for \"T3\[1\]\" at MUX_HORA.vhd(25)" {  } { { "MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709309658713 "|MUX_HORA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T3\[2\] MUX_HORA.vhd(25) " "Inferred latch for \"T3\[2\]\" at MUX_HORA.vhd(25)" {  } { { "MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709309658713 "|MUX_HORA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T3\[3\] MUX_HORA.vhd(25) " "Inferred latch for \"T3\[3\]\" at MUX_HORA.vhd(25)" {  } { { "MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709309658713 "|MUX_HORA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T3\[4\] MUX_HORA.vhd(25) " "Inferred latch for \"T3\[4\]\" at MUX_HORA.vhd(25)" {  } { { "MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709309658713 "|MUX_HORA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2\[0\] MUX_HORA.vhd(25) " "Inferred latch for \"T2\[0\]\" at MUX_HORA.vhd(25)" {  } { { "MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709309658713 "|MUX_HORA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2\[1\] MUX_HORA.vhd(25) " "Inferred latch for \"T2\[1\]\" at MUX_HORA.vhd(25)" {  } { { "MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709309658713 "|MUX_HORA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2\[2\] MUX_HORA.vhd(25) " "Inferred latch for \"T2\[2\]\" at MUX_HORA.vhd(25)" {  } { { "MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709309658713 "|MUX_HORA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2\[3\] MUX_HORA.vhd(25) " "Inferred latch for \"T2\[3\]\" at MUX_HORA.vhd(25)" {  } { { "MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709309658713 "|MUX_HORA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2\[4\] MUX_HORA.vhd(25) " "Inferred latch for \"T2\[4\]\" at MUX_HORA.vhd(25)" {  } { { "MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709309658713 "|MUX_HORA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1\[0\] MUX_HORA.vhd(25) " "Inferred latch for \"T1\[0\]\" at MUX_HORA.vhd(25)" {  } { { "MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709309658713 "|MUX_HORA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1\[1\] MUX_HORA.vhd(25) " "Inferred latch for \"T1\[1\]\" at MUX_HORA.vhd(25)" {  } { { "MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709309658713 "|MUX_HORA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1\[2\] MUX_HORA.vhd(25) " "Inferred latch for \"T1\[2\]\" at MUX_HORA.vhd(25)" {  } { { "MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709309658713 "|MUX_HORA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1\[3\] MUX_HORA.vhd(25) " "Inferred latch for \"T1\[3\]\" at MUX_HORA.vhd(25)" {  } { { "MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709309658713 "|MUX_HORA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1\[4\] MUX_HORA.vhd(25) " "Inferred latch for \"T1\[4\]\" at MUX_HORA.vhd(25)" {  } { { "MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709309658713 "|MUX_HORA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T0\[0\] MUX_HORA.vhd(25) " "Inferred latch for \"T0\[0\]\" at MUX_HORA.vhd(25)" {  } { { "MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709309658713 "|MUX_HORA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T0\[1\] MUX_HORA.vhd(25) " "Inferred latch for \"T0\[1\]\" at MUX_HORA.vhd(25)" {  } { { "MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709309658713 "|MUX_HORA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T0\[2\] MUX_HORA.vhd(25) " "Inferred latch for \"T0\[2\]\" at MUX_HORA.vhd(25)" {  } { { "MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709309658713 "|MUX_HORA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T0\[3\] MUX_HORA.vhd(25) " "Inferred latch for \"T0\[3\]\" at MUX_HORA.vhd(25)" {  } { { "MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709309658713 "|MUX_HORA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T0\[4\] MUX_HORA.vhd(25) " "Inferred latch for \"T0\[4\]\" at MUX_HORA.vhd(25)" {  } { { "MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709309658713 "|MUX_HORA"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "T1\[1\]\$latch T0\[0\]\$latch " "Duplicate LATCH primitive \"T1\[1\]\$latch\" merged with LATCH primitive \"T0\[0\]\$latch\"" {  } { { "MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 25 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1709309659356 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "T3\[2\]\$latch T0\[2\]\$latch " "Duplicate LATCH primitive \"T3\[2\]\$latch\" merged with LATCH primitive \"T0\[2\]\$latch\"" {  } { { "MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 25 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1709309659356 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "T3\[0\]\$latch T1\[0\]\$latch " "Duplicate LATCH primitive \"T3\[0\]\$latch\" merged with LATCH primitive \"T1\[0\]\$latch\"" {  } { { "MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 25 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1709309659356 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "T2\[1\]\$latch T2\[0\]\$latch " "Duplicate LATCH primitive \"T2\[1\]\$latch\" merged with LATCH primitive \"T2\[0\]\$latch\"" {  } { { "MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 25 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1709309659356 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "T3\[1\]\$latch T2\[2\]\$latch " "Duplicate LATCH primitive \"T3\[1\]\$latch\" merged with LATCH primitive \"T2\[2\]\$latch\"" {  } { { "MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 25 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1709309659356 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "T4\[4\]\$latch T3\[4\]\$latch " "Duplicate LATCH primitive \"T4\[4\]\$latch\" merged with LATCH primitive \"T3\[4\]\$latch\"" {  } { { "MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 25 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1709309659356 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "T4\[1\]\$latch T3\[4\]\$latch " "Duplicate LATCH primitive \"T4\[1\]\$latch\" merged with LATCH primitive \"T3\[4\]\$latch\"" {  } { { "MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 25 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1709309659356 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "T5\[4\]\$latch T3\[4\]\$latch " "Duplicate LATCH primitive \"T5\[4\]\$latch\" merged with LATCH primitive \"T3\[4\]\$latch\"" {  } { { "MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 25 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1709309659356 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "T5\[3\]\$latch T3\[4\]\$latch " "Duplicate LATCH primitive \"T5\[3\]\$latch\" merged with LATCH primitive \"T3\[4\]\$latch\"" {  } { { "MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 25 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1709309659356 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "T5\[0\]\$latch T3\[4\]\$latch " "Duplicate LATCH primitive \"T5\[0\]\$latch\" merged with LATCH primitive \"T3\[4\]\$latch\"" {  } { { "MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 25 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1709309659356 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1709309659356 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "T0\[0\]\$latch " "Latch T0\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CASO\[0\] " "Ports D and ENA on the latch are fed by the same signal CASO\[0\]" {  } { { "MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1709309659358 ""}  } { { "MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 25 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1709309659358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "T0\[1\]\$latch " "Latch T0\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CASO\[1\] " "Ports D and ENA on the latch are fed by the same signal CASO\[1\]" {  } { { "MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1709309659358 ""}  } { { "MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 25 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1709309659358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "T0\[2\]\$latch " "Latch T0\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CASO\[0\] " "Ports D and ENA on the latch are fed by the same signal CASO\[0\]" {  } { { "MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1709309659358 ""}  } { { "MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 25 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1709309659358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "T0\[3\]\$latch " "Latch T0\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CASO\[0\] " "Ports D and ENA on the latch are fed by the same signal CASO\[0\]" {  } { { "MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1709309659358 ""}  } { { "MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 25 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1709309659358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "T1\[0\]\$latch " "Latch T1\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CASO\[2\] " "Ports D and ENA on the latch are fed by the same signal CASO\[2\]" {  } { { "MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1709309659358 ""}  } { { "MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 25 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1709309659358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "T1\[2\]\$latch " "Latch T1\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CASO\[2\] " "Ports D and ENA on the latch are fed by the same signal CASO\[2\]" {  } { { "MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1709309659358 ""}  } { { "MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 25 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1709309659358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "T1\[3\]\$latch " "Latch T1\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CASO\[0\] " "Ports D and ENA on the latch are fed by the same signal CASO\[0\]" {  } { { "MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1709309659358 ""}  } { { "MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 25 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1709309659358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "T2\[0\]\$latch " "Latch T2\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CASO\[0\] " "Ports D and ENA on the latch are fed by the same signal CASO\[0\]" {  } { { "MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1709309659358 ""}  } { { "MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 25 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1709309659358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "T2\[2\]\$latch " "Latch T2\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CASO\[0\] " "Ports D and ENA on the latch are fed by the same signal CASO\[0\]" {  } { { "MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1709309659358 ""}  } { { "MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 25 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1709309659358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "T2\[3\]\$latch " "Latch T2\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CASO\[1\] " "Ports D and ENA on the latch are fed by the same signal CASO\[1\]" {  } { { "MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1709309659358 ""}  } { { "MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 25 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1709309659358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "T2\[4\]\$latch " "Latch T2\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CASO\[1\] " "Ports D and ENA on the latch are fed by the same signal CASO\[1\]" {  } { { "MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1709309659358 ""}  } { { "MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 25 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1709309659358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "T3\[3\]\$latch " "Latch T3\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CASO\[0\] " "Ports D and ENA on the latch are fed by the same signal CASO\[0\]" {  } { { "MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1709309659358 ""}  } { { "MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 25 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1709309659358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "T3\[4\]\$latch " "Latch T3\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CASO\[2\] " "Ports D and ENA on the latch are fed by the same signal CASO\[2\]" {  } { { "MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1709309659358 ""}  } { { "MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 25 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1709309659358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "T4\[0\]\$latch " "Latch T4\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CASO\[0\] " "Ports D and ENA on the latch are fed by the same signal CASO\[0\]" {  } { { "MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1709309659358 ""}  } { { "MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 25 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1709309659358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "T4\[2\]\$latch " "Latch T4\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CASO\[0\] " "Ports D and ENA on the latch are fed by the same signal CASO\[0\]" {  } { { "MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1709309659358 ""}  } { { "MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 25 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1709309659358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "T4\[3\]\$latch " "Latch T4\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CASO\[0\] " "Ports D and ENA on the latch are fed by the same signal CASO\[0\]" {  } { { "MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1709309659358 ""}  } { { "MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 25 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1709309659358 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "T0\[4\] GND " "Pin \"T0\[4\]\" is stuck at GND" {  } { { "MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709309659375 "|MUX_HORA|T0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "T1\[4\] GND " "Pin \"T1\[4\]\" is stuck at GND" {  } { { "MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709309659375 "|MUX_HORA|T1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "T5\[1\] VCC " "Pin \"T5\[1\]\" is stuck at VCC" {  } { { "MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709309659375 "|MUX_HORA|T5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "T5\[2\] VCC " "Pin \"T5\[2\]\" is stuck at VCC" {  } { { "MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709309659375 "|MUX_HORA|T5[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1709309659375 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1709309659497 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1709309660136 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709309660136 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "59 " "Implemented 59 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1709309660219 ""} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Implemented 30 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1709309660219 ""} { "Info" "ICUT_CUT_TM_LCELLS" "26 " "Implemented 26 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1709309660219 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1709309660219 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 44 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4801 " "Peak virtual memory: 4801 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1709309660256 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 01 10:14:20 2024 " "Processing ended: Fri Mar 01 10:14:20 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1709309660256 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1709309660256 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1709309660256 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1709309660256 ""}
