Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Dec  6 18:39:45 2024
| Host         : LAPTOP-JUPAP5OS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file system_timing_summary_routed.rpt -pb system_timing_summary_routed.pb -rpx system_timing_summary_routed.rpx -warn_on_violation
| Design       : system
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     52          
TIMING-18  Warning           Missing input or output delay   15          
TIMING-20  Warning           Non-clocked latch               7           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (101)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (102)
5. checking no_input_delay (11)
6. checking no_output_delay (26)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (101)
--------------------------
 There are 52 register/latch pins with no clock driven by root clock pin: baudrate_gen/baud_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: vga_inst/rom1/rom_addr_next_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: vga_inst/rom1/rom_addr_next_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: vga_inst/rom1/rom_addr_next_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: vga_inst/rom1/rom_addr_next_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: vga_inst/rom1/rom_addr_next_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: vga_inst/rom1/rom_addr_next_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: vga_inst/rom1/rom_addr_next_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (102)
--------------------------------------------------
 There are 102 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.361        0.000                      0                  440        0.199        0.000                      0                  440        4.500        0.000                       0                   218  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.361        0.000                      0                  440        0.199        0.000                      0                  440        4.500        0.000                       0                   218  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.361ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.199ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.361ns  (required time - arrival time)
  Source:                 vga_inst/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/readAscii_reg[3][0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.068ns  (logic 4.139ns (45.645%)  route 4.929ns (54.355%))
  Logic Levels:           18  (CARRY4=13 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.621     5.142    vga_inst/clk_IBUF_BUFG
    SLICE_X3Y63          FDRE                                         r  vga_inst/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.456     5.598 r  vga_inst/index_reg[0]/Q
                         net (fo=56, routed)          0.758     6.356    vga_inst/index_reg_n_0_[0]
    SLICE_X5Y57          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.936 r  vga_inst/index_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.936    vga_inst/index_reg[31]_i_8_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.050 r  vga_inst/index_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.050    vga_inst/index_reg[31]_i_23_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.164 r  vga_inst/index_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.164    vga_inst/index_reg[31]_i_21_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.278 r  vga_inst/index_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.278    vga_inst/index_reg[31]_i_19_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.392 r  vga_inst/index_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.392    vga_inst/index_reg[31]_i_17_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.506 r  vga_inst/index_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.506    vga_inst/index_reg[31]_i_15_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.620 r  vga_inst/index_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.620    vga_inst/index_reg[31]_i_11_n_0
    SLICE_X5Y64          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.859 r  vga_inst/index_reg[31]_i_7/O[2]
                         net (fo=31, routed)          0.967     8.825    vga_inst/p_1_in[31]
    SLICE_X8Y57          LUT4 (Prop_lut4_I0_O)        0.302     9.127 r  vga_inst/readAscii[8][6]_i_7/O
                         net (fo=1, routed)           0.000     9.127    vga_inst/readAscii[8][6]_i_7_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.660 r  vga_inst/readAscii_reg[8][6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.660    vga_inst/readAscii_reg[8][6]_i_4_n_0
    SLICE_X8Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.777 r  vga_inst/readAscii_reg[0][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.777    vga_inst/readAscii_reg[0][6]_i_18_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.894 r  vga_inst/readAscii_reg[0][6]_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.894    vga_inst/readAscii_reg[0][6]_i_31_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.011 r  vga_inst/readAscii_reg[0][6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.011    vga_inst/readAscii_reg[0][6]_i_15_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.326 f  vga_inst/readAscii_reg[0][6]_i_36/O[3]
                         net (fo=1, routed)           0.644    10.970    vga_inst/readAscii_reg[0][6]_i_36_n_4
    SLICE_X9Y61          LUT4 (Prop_lut4_I1_O)        0.307    11.277 f  vga_inst/readAscii[0][6]_i_37/O
                         net (fo=1, routed)           0.648    11.926    vga_inst/readAscii[0][6]_i_37_n_0
    SLICE_X9Y61          LUT6 (Prop_lut6_I4_O)        0.124    12.050 f  vga_inst/readAscii[0][6]_i_16/O
                         net (fo=1, routed)           0.590    12.640    vga_inst/readAscii[0][6]_i_16_n_0
    SLICE_X11Y62         LUT4 (Prop_lut4_I0_O)        0.124    12.764 f  vga_inst/readAscii[0][6]_i_7/O
                         net (fo=16, routed)          0.569    13.333    vga_inst/baud_sync_inst/readAscii_reg[4][0]
    SLICE_X10Y62         LUT6 (Prop_lut6_I5_O)        0.124    13.457 r  vga_inst/baud_sync_inst/readAscii[3][6]_i_1/O
                         net (fo=7, routed)           0.753    14.210    vga_inst/baud_sync_inst_n_32
    SLICE_X9Y62          FDRE                                         r  vga_inst/readAscii_reg[3][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.436    14.777    vga_inst/clk_IBUF_BUFG
    SLICE_X9Y62          FDRE                                         r  vga_inst/readAscii_reg[3][0]/C
                         clock pessimism              0.258    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X9Y62          FDRE (Setup_fdre_C_R)       -0.429    14.571    vga_inst/readAscii_reg[3][0]
  -------------------------------------------------------------------
                         required time                         14.571    
                         arrival time                         -14.210    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.361ns  (required time - arrival time)
  Source:                 vga_inst/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/readAscii_reg[3][1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.068ns  (logic 4.139ns (45.645%)  route 4.929ns (54.355%))
  Logic Levels:           18  (CARRY4=13 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.621     5.142    vga_inst/clk_IBUF_BUFG
    SLICE_X3Y63          FDRE                                         r  vga_inst/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.456     5.598 r  vga_inst/index_reg[0]/Q
                         net (fo=56, routed)          0.758     6.356    vga_inst/index_reg_n_0_[0]
    SLICE_X5Y57          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.936 r  vga_inst/index_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.936    vga_inst/index_reg[31]_i_8_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.050 r  vga_inst/index_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.050    vga_inst/index_reg[31]_i_23_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.164 r  vga_inst/index_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.164    vga_inst/index_reg[31]_i_21_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.278 r  vga_inst/index_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.278    vga_inst/index_reg[31]_i_19_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.392 r  vga_inst/index_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.392    vga_inst/index_reg[31]_i_17_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.506 r  vga_inst/index_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.506    vga_inst/index_reg[31]_i_15_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.620 r  vga_inst/index_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.620    vga_inst/index_reg[31]_i_11_n_0
    SLICE_X5Y64          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.859 r  vga_inst/index_reg[31]_i_7/O[2]
                         net (fo=31, routed)          0.967     8.825    vga_inst/p_1_in[31]
    SLICE_X8Y57          LUT4 (Prop_lut4_I0_O)        0.302     9.127 r  vga_inst/readAscii[8][6]_i_7/O
                         net (fo=1, routed)           0.000     9.127    vga_inst/readAscii[8][6]_i_7_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.660 r  vga_inst/readAscii_reg[8][6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.660    vga_inst/readAscii_reg[8][6]_i_4_n_0
    SLICE_X8Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.777 r  vga_inst/readAscii_reg[0][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.777    vga_inst/readAscii_reg[0][6]_i_18_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.894 r  vga_inst/readAscii_reg[0][6]_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.894    vga_inst/readAscii_reg[0][6]_i_31_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.011 r  vga_inst/readAscii_reg[0][6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.011    vga_inst/readAscii_reg[0][6]_i_15_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.326 f  vga_inst/readAscii_reg[0][6]_i_36/O[3]
                         net (fo=1, routed)           0.644    10.970    vga_inst/readAscii_reg[0][6]_i_36_n_4
    SLICE_X9Y61          LUT4 (Prop_lut4_I1_O)        0.307    11.277 f  vga_inst/readAscii[0][6]_i_37/O
                         net (fo=1, routed)           0.648    11.926    vga_inst/readAscii[0][6]_i_37_n_0
    SLICE_X9Y61          LUT6 (Prop_lut6_I4_O)        0.124    12.050 f  vga_inst/readAscii[0][6]_i_16/O
                         net (fo=1, routed)           0.590    12.640    vga_inst/readAscii[0][6]_i_16_n_0
    SLICE_X11Y62         LUT4 (Prop_lut4_I0_O)        0.124    12.764 f  vga_inst/readAscii[0][6]_i_7/O
                         net (fo=16, routed)          0.569    13.333    vga_inst/baud_sync_inst/readAscii_reg[4][0]
    SLICE_X10Y62         LUT6 (Prop_lut6_I5_O)        0.124    13.457 r  vga_inst/baud_sync_inst/readAscii[3][6]_i_1/O
                         net (fo=7, routed)           0.753    14.210    vga_inst/baud_sync_inst_n_32
    SLICE_X9Y62          FDRE                                         r  vga_inst/readAscii_reg[3][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.436    14.777    vga_inst/clk_IBUF_BUFG
    SLICE_X9Y62          FDRE                                         r  vga_inst/readAscii_reg[3][1]/C
                         clock pessimism              0.258    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X9Y62          FDRE (Setup_fdre_C_R)       -0.429    14.571    vga_inst/readAscii_reg[3][1]
  -------------------------------------------------------------------
                         required time                         14.571    
                         arrival time                         -14.210    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.361ns  (required time - arrival time)
  Source:                 vga_inst/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/readAscii_reg[3][3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.068ns  (logic 4.139ns (45.645%)  route 4.929ns (54.355%))
  Logic Levels:           18  (CARRY4=13 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.621     5.142    vga_inst/clk_IBUF_BUFG
    SLICE_X3Y63          FDRE                                         r  vga_inst/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.456     5.598 r  vga_inst/index_reg[0]/Q
                         net (fo=56, routed)          0.758     6.356    vga_inst/index_reg_n_0_[0]
    SLICE_X5Y57          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.936 r  vga_inst/index_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.936    vga_inst/index_reg[31]_i_8_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.050 r  vga_inst/index_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.050    vga_inst/index_reg[31]_i_23_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.164 r  vga_inst/index_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.164    vga_inst/index_reg[31]_i_21_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.278 r  vga_inst/index_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.278    vga_inst/index_reg[31]_i_19_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.392 r  vga_inst/index_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.392    vga_inst/index_reg[31]_i_17_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.506 r  vga_inst/index_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.506    vga_inst/index_reg[31]_i_15_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.620 r  vga_inst/index_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.620    vga_inst/index_reg[31]_i_11_n_0
    SLICE_X5Y64          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.859 r  vga_inst/index_reg[31]_i_7/O[2]
                         net (fo=31, routed)          0.967     8.825    vga_inst/p_1_in[31]
    SLICE_X8Y57          LUT4 (Prop_lut4_I0_O)        0.302     9.127 r  vga_inst/readAscii[8][6]_i_7/O
                         net (fo=1, routed)           0.000     9.127    vga_inst/readAscii[8][6]_i_7_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.660 r  vga_inst/readAscii_reg[8][6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.660    vga_inst/readAscii_reg[8][6]_i_4_n_0
    SLICE_X8Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.777 r  vga_inst/readAscii_reg[0][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.777    vga_inst/readAscii_reg[0][6]_i_18_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.894 r  vga_inst/readAscii_reg[0][6]_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.894    vga_inst/readAscii_reg[0][6]_i_31_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.011 r  vga_inst/readAscii_reg[0][6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.011    vga_inst/readAscii_reg[0][6]_i_15_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.326 f  vga_inst/readAscii_reg[0][6]_i_36/O[3]
                         net (fo=1, routed)           0.644    10.970    vga_inst/readAscii_reg[0][6]_i_36_n_4
    SLICE_X9Y61          LUT4 (Prop_lut4_I1_O)        0.307    11.277 f  vga_inst/readAscii[0][6]_i_37/O
                         net (fo=1, routed)           0.648    11.926    vga_inst/readAscii[0][6]_i_37_n_0
    SLICE_X9Y61          LUT6 (Prop_lut6_I4_O)        0.124    12.050 f  vga_inst/readAscii[0][6]_i_16/O
                         net (fo=1, routed)           0.590    12.640    vga_inst/readAscii[0][6]_i_16_n_0
    SLICE_X11Y62         LUT4 (Prop_lut4_I0_O)        0.124    12.764 f  vga_inst/readAscii[0][6]_i_7/O
                         net (fo=16, routed)          0.569    13.333    vga_inst/baud_sync_inst/readAscii_reg[4][0]
    SLICE_X10Y62         LUT6 (Prop_lut6_I5_O)        0.124    13.457 r  vga_inst/baud_sync_inst/readAscii[3][6]_i_1/O
                         net (fo=7, routed)           0.753    14.210    vga_inst/baud_sync_inst_n_32
    SLICE_X9Y62          FDRE                                         r  vga_inst/readAscii_reg[3][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.436    14.777    vga_inst/clk_IBUF_BUFG
    SLICE_X9Y62          FDRE                                         r  vga_inst/readAscii_reg[3][3]/C
                         clock pessimism              0.258    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X9Y62          FDRE (Setup_fdre_C_R)       -0.429    14.571    vga_inst/readAscii_reg[3][3]
  -------------------------------------------------------------------
                         required time                         14.571    
                         arrival time                         -14.210    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.398ns  (required time - arrival time)
  Source:                 vga_inst/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/readAscii_reg[3][2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.935ns  (logic 4.139ns (46.322%)  route 4.796ns (53.678%))
  Logic Levels:           18  (CARRY4=13 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.621     5.142    vga_inst/clk_IBUF_BUFG
    SLICE_X3Y63          FDRE                                         r  vga_inst/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.456     5.598 r  vga_inst/index_reg[0]/Q
                         net (fo=56, routed)          0.758     6.356    vga_inst/index_reg_n_0_[0]
    SLICE_X5Y57          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.936 r  vga_inst/index_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.936    vga_inst/index_reg[31]_i_8_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.050 r  vga_inst/index_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.050    vga_inst/index_reg[31]_i_23_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.164 r  vga_inst/index_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.164    vga_inst/index_reg[31]_i_21_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.278 r  vga_inst/index_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.278    vga_inst/index_reg[31]_i_19_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.392 r  vga_inst/index_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.392    vga_inst/index_reg[31]_i_17_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.506 r  vga_inst/index_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.506    vga_inst/index_reg[31]_i_15_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.620 r  vga_inst/index_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.620    vga_inst/index_reg[31]_i_11_n_0
    SLICE_X5Y64          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.859 r  vga_inst/index_reg[31]_i_7/O[2]
                         net (fo=31, routed)          0.967     8.825    vga_inst/p_1_in[31]
    SLICE_X8Y57          LUT4 (Prop_lut4_I0_O)        0.302     9.127 r  vga_inst/readAscii[8][6]_i_7/O
                         net (fo=1, routed)           0.000     9.127    vga_inst/readAscii[8][6]_i_7_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.660 r  vga_inst/readAscii_reg[8][6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.660    vga_inst/readAscii_reg[8][6]_i_4_n_0
    SLICE_X8Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.777 r  vga_inst/readAscii_reg[0][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.777    vga_inst/readAscii_reg[0][6]_i_18_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.894 r  vga_inst/readAscii_reg[0][6]_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.894    vga_inst/readAscii_reg[0][6]_i_31_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.011 r  vga_inst/readAscii_reg[0][6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.011    vga_inst/readAscii_reg[0][6]_i_15_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.326 f  vga_inst/readAscii_reg[0][6]_i_36/O[3]
                         net (fo=1, routed)           0.644    10.970    vga_inst/readAscii_reg[0][6]_i_36_n_4
    SLICE_X9Y61          LUT4 (Prop_lut4_I1_O)        0.307    11.277 f  vga_inst/readAscii[0][6]_i_37/O
                         net (fo=1, routed)           0.648    11.926    vga_inst/readAscii[0][6]_i_37_n_0
    SLICE_X9Y61          LUT6 (Prop_lut6_I4_O)        0.124    12.050 f  vga_inst/readAscii[0][6]_i_16/O
                         net (fo=1, routed)           0.590    12.640    vga_inst/readAscii[0][6]_i_16_n_0
    SLICE_X11Y62         LUT4 (Prop_lut4_I0_O)        0.124    12.764 f  vga_inst/readAscii[0][6]_i_7/O
                         net (fo=16, routed)          0.569    13.333    vga_inst/baud_sync_inst/readAscii_reg[4][0]
    SLICE_X10Y62         LUT6 (Prop_lut6_I5_O)        0.124    13.457 r  vga_inst/baud_sync_inst/readAscii[3][6]_i_1/O
                         net (fo=7, routed)           0.620    14.077    vga_inst/baud_sync_inst_n_32
    SLICE_X10Y63         FDRE                                         r  vga_inst/readAscii_reg[3][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.436    14.777    vga_inst/clk_IBUF_BUFG
    SLICE_X10Y63         FDRE                                         r  vga_inst/readAscii_reg[3][2]/C
                         clock pessimism              0.258    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X10Y63         FDRE (Setup_fdre_C_R)       -0.524    14.476    vga_inst/readAscii_reg[3][2]
  -------------------------------------------------------------------
                         required time                         14.476    
                         arrival time                         -14.077    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.398ns  (required time - arrival time)
  Source:                 vga_inst/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/readAscii_reg[3][4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.935ns  (logic 4.139ns (46.322%)  route 4.796ns (53.678%))
  Logic Levels:           18  (CARRY4=13 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.621     5.142    vga_inst/clk_IBUF_BUFG
    SLICE_X3Y63          FDRE                                         r  vga_inst/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.456     5.598 r  vga_inst/index_reg[0]/Q
                         net (fo=56, routed)          0.758     6.356    vga_inst/index_reg_n_0_[0]
    SLICE_X5Y57          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.936 r  vga_inst/index_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.936    vga_inst/index_reg[31]_i_8_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.050 r  vga_inst/index_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.050    vga_inst/index_reg[31]_i_23_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.164 r  vga_inst/index_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.164    vga_inst/index_reg[31]_i_21_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.278 r  vga_inst/index_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.278    vga_inst/index_reg[31]_i_19_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.392 r  vga_inst/index_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.392    vga_inst/index_reg[31]_i_17_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.506 r  vga_inst/index_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.506    vga_inst/index_reg[31]_i_15_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.620 r  vga_inst/index_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.620    vga_inst/index_reg[31]_i_11_n_0
    SLICE_X5Y64          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.859 r  vga_inst/index_reg[31]_i_7/O[2]
                         net (fo=31, routed)          0.967     8.825    vga_inst/p_1_in[31]
    SLICE_X8Y57          LUT4 (Prop_lut4_I0_O)        0.302     9.127 r  vga_inst/readAscii[8][6]_i_7/O
                         net (fo=1, routed)           0.000     9.127    vga_inst/readAscii[8][6]_i_7_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.660 r  vga_inst/readAscii_reg[8][6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.660    vga_inst/readAscii_reg[8][6]_i_4_n_0
    SLICE_X8Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.777 r  vga_inst/readAscii_reg[0][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.777    vga_inst/readAscii_reg[0][6]_i_18_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.894 r  vga_inst/readAscii_reg[0][6]_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.894    vga_inst/readAscii_reg[0][6]_i_31_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.011 r  vga_inst/readAscii_reg[0][6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.011    vga_inst/readAscii_reg[0][6]_i_15_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.326 f  vga_inst/readAscii_reg[0][6]_i_36/O[3]
                         net (fo=1, routed)           0.644    10.970    vga_inst/readAscii_reg[0][6]_i_36_n_4
    SLICE_X9Y61          LUT4 (Prop_lut4_I1_O)        0.307    11.277 f  vga_inst/readAscii[0][6]_i_37/O
                         net (fo=1, routed)           0.648    11.926    vga_inst/readAscii[0][6]_i_37_n_0
    SLICE_X9Y61          LUT6 (Prop_lut6_I4_O)        0.124    12.050 f  vga_inst/readAscii[0][6]_i_16/O
                         net (fo=1, routed)           0.590    12.640    vga_inst/readAscii[0][6]_i_16_n_0
    SLICE_X11Y62         LUT4 (Prop_lut4_I0_O)        0.124    12.764 f  vga_inst/readAscii[0][6]_i_7/O
                         net (fo=16, routed)          0.569    13.333    vga_inst/baud_sync_inst/readAscii_reg[4][0]
    SLICE_X10Y62         LUT6 (Prop_lut6_I5_O)        0.124    13.457 r  vga_inst/baud_sync_inst/readAscii[3][6]_i_1/O
                         net (fo=7, routed)           0.620    14.077    vga_inst/baud_sync_inst_n_32
    SLICE_X10Y63         FDRE                                         r  vga_inst/readAscii_reg[3][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.436    14.777    vga_inst/clk_IBUF_BUFG
    SLICE_X10Y63         FDRE                                         r  vga_inst/readAscii_reg[3][4]/C
                         clock pessimism              0.258    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X10Y63         FDRE (Setup_fdre_C_R)       -0.524    14.476    vga_inst/readAscii_reg[3][4]
  -------------------------------------------------------------------
                         required time                         14.476    
                         arrival time                         -14.077    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.398ns  (required time - arrival time)
  Source:                 vga_inst/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/readAscii_reg[3][5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.935ns  (logic 4.139ns (46.322%)  route 4.796ns (53.678%))
  Logic Levels:           18  (CARRY4=13 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.621     5.142    vga_inst/clk_IBUF_BUFG
    SLICE_X3Y63          FDRE                                         r  vga_inst/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.456     5.598 r  vga_inst/index_reg[0]/Q
                         net (fo=56, routed)          0.758     6.356    vga_inst/index_reg_n_0_[0]
    SLICE_X5Y57          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.936 r  vga_inst/index_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.936    vga_inst/index_reg[31]_i_8_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.050 r  vga_inst/index_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.050    vga_inst/index_reg[31]_i_23_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.164 r  vga_inst/index_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.164    vga_inst/index_reg[31]_i_21_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.278 r  vga_inst/index_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.278    vga_inst/index_reg[31]_i_19_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.392 r  vga_inst/index_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.392    vga_inst/index_reg[31]_i_17_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.506 r  vga_inst/index_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.506    vga_inst/index_reg[31]_i_15_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.620 r  vga_inst/index_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.620    vga_inst/index_reg[31]_i_11_n_0
    SLICE_X5Y64          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.859 r  vga_inst/index_reg[31]_i_7/O[2]
                         net (fo=31, routed)          0.967     8.825    vga_inst/p_1_in[31]
    SLICE_X8Y57          LUT4 (Prop_lut4_I0_O)        0.302     9.127 r  vga_inst/readAscii[8][6]_i_7/O
                         net (fo=1, routed)           0.000     9.127    vga_inst/readAscii[8][6]_i_7_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.660 r  vga_inst/readAscii_reg[8][6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.660    vga_inst/readAscii_reg[8][6]_i_4_n_0
    SLICE_X8Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.777 r  vga_inst/readAscii_reg[0][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.777    vga_inst/readAscii_reg[0][6]_i_18_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.894 r  vga_inst/readAscii_reg[0][6]_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.894    vga_inst/readAscii_reg[0][6]_i_31_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.011 r  vga_inst/readAscii_reg[0][6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.011    vga_inst/readAscii_reg[0][6]_i_15_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.326 f  vga_inst/readAscii_reg[0][6]_i_36/O[3]
                         net (fo=1, routed)           0.644    10.970    vga_inst/readAscii_reg[0][6]_i_36_n_4
    SLICE_X9Y61          LUT4 (Prop_lut4_I1_O)        0.307    11.277 f  vga_inst/readAscii[0][6]_i_37/O
                         net (fo=1, routed)           0.648    11.926    vga_inst/readAscii[0][6]_i_37_n_0
    SLICE_X9Y61          LUT6 (Prop_lut6_I4_O)        0.124    12.050 f  vga_inst/readAscii[0][6]_i_16/O
                         net (fo=1, routed)           0.590    12.640    vga_inst/readAscii[0][6]_i_16_n_0
    SLICE_X11Y62         LUT4 (Prop_lut4_I0_O)        0.124    12.764 f  vga_inst/readAscii[0][6]_i_7/O
                         net (fo=16, routed)          0.569    13.333    vga_inst/baud_sync_inst/readAscii_reg[4][0]
    SLICE_X10Y62         LUT6 (Prop_lut6_I5_O)        0.124    13.457 r  vga_inst/baud_sync_inst/readAscii[3][6]_i_1/O
                         net (fo=7, routed)           0.620    14.077    vga_inst/baud_sync_inst_n_32
    SLICE_X10Y63         FDRE                                         r  vga_inst/readAscii_reg[3][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.436    14.777    vga_inst/clk_IBUF_BUFG
    SLICE_X10Y63         FDRE                                         r  vga_inst/readAscii_reg[3][5]/C
                         clock pessimism              0.258    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X10Y63         FDRE (Setup_fdre_C_R)       -0.524    14.476    vga_inst/readAscii_reg[3][5]
  -------------------------------------------------------------------
                         required time                         14.476    
                         arrival time                         -14.077    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.398ns  (required time - arrival time)
  Source:                 vga_inst/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/readAscii_reg[3][6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.935ns  (logic 4.139ns (46.322%)  route 4.796ns (53.678%))
  Logic Levels:           18  (CARRY4=13 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.621     5.142    vga_inst/clk_IBUF_BUFG
    SLICE_X3Y63          FDRE                                         r  vga_inst/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.456     5.598 r  vga_inst/index_reg[0]/Q
                         net (fo=56, routed)          0.758     6.356    vga_inst/index_reg_n_0_[0]
    SLICE_X5Y57          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.936 r  vga_inst/index_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.936    vga_inst/index_reg[31]_i_8_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.050 r  vga_inst/index_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.050    vga_inst/index_reg[31]_i_23_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.164 r  vga_inst/index_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.164    vga_inst/index_reg[31]_i_21_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.278 r  vga_inst/index_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.278    vga_inst/index_reg[31]_i_19_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.392 r  vga_inst/index_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.392    vga_inst/index_reg[31]_i_17_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.506 r  vga_inst/index_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.506    vga_inst/index_reg[31]_i_15_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.620 r  vga_inst/index_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.620    vga_inst/index_reg[31]_i_11_n_0
    SLICE_X5Y64          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.859 r  vga_inst/index_reg[31]_i_7/O[2]
                         net (fo=31, routed)          0.967     8.825    vga_inst/p_1_in[31]
    SLICE_X8Y57          LUT4 (Prop_lut4_I0_O)        0.302     9.127 r  vga_inst/readAscii[8][6]_i_7/O
                         net (fo=1, routed)           0.000     9.127    vga_inst/readAscii[8][6]_i_7_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.660 r  vga_inst/readAscii_reg[8][6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.660    vga_inst/readAscii_reg[8][6]_i_4_n_0
    SLICE_X8Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.777 r  vga_inst/readAscii_reg[0][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.777    vga_inst/readAscii_reg[0][6]_i_18_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.894 r  vga_inst/readAscii_reg[0][6]_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.894    vga_inst/readAscii_reg[0][6]_i_31_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.011 r  vga_inst/readAscii_reg[0][6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.011    vga_inst/readAscii_reg[0][6]_i_15_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.326 f  vga_inst/readAscii_reg[0][6]_i_36/O[3]
                         net (fo=1, routed)           0.644    10.970    vga_inst/readAscii_reg[0][6]_i_36_n_4
    SLICE_X9Y61          LUT4 (Prop_lut4_I1_O)        0.307    11.277 f  vga_inst/readAscii[0][6]_i_37/O
                         net (fo=1, routed)           0.648    11.926    vga_inst/readAscii[0][6]_i_37_n_0
    SLICE_X9Y61          LUT6 (Prop_lut6_I4_O)        0.124    12.050 f  vga_inst/readAscii[0][6]_i_16/O
                         net (fo=1, routed)           0.590    12.640    vga_inst/readAscii[0][6]_i_16_n_0
    SLICE_X11Y62         LUT4 (Prop_lut4_I0_O)        0.124    12.764 f  vga_inst/readAscii[0][6]_i_7/O
                         net (fo=16, routed)          0.569    13.333    vga_inst/baud_sync_inst/readAscii_reg[4][0]
    SLICE_X10Y62         LUT6 (Prop_lut6_I5_O)        0.124    13.457 r  vga_inst/baud_sync_inst/readAscii[3][6]_i_1/O
                         net (fo=7, routed)           0.620    14.077    vga_inst/baud_sync_inst_n_32
    SLICE_X10Y63         FDRE                                         r  vga_inst/readAscii_reg[3][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.436    14.777    vga_inst/clk_IBUF_BUFG
    SLICE_X10Y63         FDRE                                         r  vga_inst/readAscii_reg[3][6]/C
                         clock pessimism              0.258    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X10Y63         FDRE (Setup_fdre_C_R)       -0.524    14.476    vga_inst/readAscii_reg[3][6]
  -------------------------------------------------------------------
                         required time                         14.476    
                         arrival time                         -14.077    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.399ns  (required time - arrival time)
  Source:                 vga_inst/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/readAscii_reg[4][0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.933ns  (logic 4.139ns (46.333%)  route 4.794ns (53.667%))
  Logic Levels:           18  (CARRY4=13 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.621     5.142    vga_inst/clk_IBUF_BUFG
    SLICE_X3Y63          FDRE                                         r  vga_inst/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.456     5.598 r  vga_inst/index_reg[0]/Q
                         net (fo=56, routed)          0.758     6.356    vga_inst/index_reg_n_0_[0]
    SLICE_X5Y57          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.936 r  vga_inst/index_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.936    vga_inst/index_reg[31]_i_8_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.050 r  vga_inst/index_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.050    vga_inst/index_reg[31]_i_23_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.164 r  vga_inst/index_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.164    vga_inst/index_reg[31]_i_21_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.278 r  vga_inst/index_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.278    vga_inst/index_reg[31]_i_19_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.392 r  vga_inst/index_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.392    vga_inst/index_reg[31]_i_17_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.506 r  vga_inst/index_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.506    vga_inst/index_reg[31]_i_15_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.620 r  vga_inst/index_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.620    vga_inst/index_reg[31]_i_11_n_0
    SLICE_X5Y64          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.859 r  vga_inst/index_reg[31]_i_7/O[2]
                         net (fo=31, routed)          0.967     8.825    vga_inst/p_1_in[31]
    SLICE_X8Y57          LUT4 (Prop_lut4_I0_O)        0.302     9.127 r  vga_inst/readAscii[8][6]_i_7/O
                         net (fo=1, routed)           0.000     9.127    vga_inst/readAscii[8][6]_i_7_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.660 r  vga_inst/readAscii_reg[8][6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.660    vga_inst/readAscii_reg[8][6]_i_4_n_0
    SLICE_X8Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.777 r  vga_inst/readAscii_reg[0][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.777    vga_inst/readAscii_reg[0][6]_i_18_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.894 r  vga_inst/readAscii_reg[0][6]_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.894    vga_inst/readAscii_reg[0][6]_i_31_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.011 r  vga_inst/readAscii_reg[0][6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.011    vga_inst/readAscii_reg[0][6]_i_15_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.326 f  vga_inst/readAscii_reg[0][6]_i_36/O[3]
                         net (fo=1, routed)           0.644    10.970    vga_inst/readAscii_reg[0][6]_i_36_n_4
    SLICE_X9Y61          LUT4 (Prop_lut4_I1_O)        0.307    11.277 f  vga_inst/readAscii[0][6]_i_37/O
                         net (fo=1, routed)           0.648    11.926    vga_inst/readAscii[0][6]_i_37_n_0
    SLICE_X9Y61          LUT6 (Prop_lut6_I4_O)        0.124    12.050 f  vga_inst/readAscii[0][6]_i_16/O
                         net (fo=1, routed)           0.590    12.640    vga_inst/readAscii[0][6]_i_16_n_0
    SLICE_X11Y62         LUT4 (Prop_lut4_I0_O)        0.124    12.764 f  vga_inst/readAscii[0][6]_i_7/O
                         net (fo=16, routed)          0.533    13.297    vga_inst/baud_sync_inst/readAscii_reg[4][0]
    SLICE_X11Y63         LUT6 (Prop_lut6_I3_O)        0.124    13.421 r  vga_inst/baud_sync_inst/readAscii[4][6]_i_1/O
                         net (fo=7, routed)           0.654    14.075    vga_inst/baud_sync_inst_n_18
    SLICE_X12Y63         FDRE                                         r  vga_inst/readAscii_reg[4][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.435    14.776    vga_inst/clk_IBUF_BUFG
    SLICE_X12Y63         FDRE                                         r  vga_inst/readAscii_reg[4][0]/C
                         clock pessimism              0.258    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X12Y63         FDRE (Setup_fdre_C_R)       -0.524    14.475    vga_inst/readAscii_reg[4][0]
  -------------------------------------------------------------------
                         required time                         14.475    
                         arrival time                         -14.075    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.399ns  (required time - arrival time)
  Source:                 vga_inst/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/readAscii_reg[4][2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.933ns  (logic 4.139ns (46.333%)  route 4.794ns (53.667%))
  Logic Levels:           18  (CARRY4=13 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.621     5.142    vga_inst/clk_IBUF_BUFG
    SLICE_X3Y63          FDRE                                         r  vga_inst/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.456     5.598 r  vga_inst/index_reg[0]/Q
                         net (fo=56, routed)          0.758     6.356    vga_inst/index_reg_n_0_[0]
    SLICE_X5Y57          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.936 r  vga_inst/index_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.936    vga_inst/index_reg[31]_i_8_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.050 r  vga_inst/index_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.050    vga_inst/index_reg[31]_i_23_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.164 r  vga_inst/index_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.164    vga_inst/index_reg[31]_i_21_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.278 r  vga_inst/index_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.278    vga_inst/index_reg[31]_i_19_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.392 r  vga_inst/index_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.392    vga_inst/index_reg[31]_i_17_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.506 r  vga_inst/index_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.506    vga_inst/index_reg[31]_i_15_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.620 r  vga_inst/index_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.620    vga_inst/index_reg[31]_i_11_n_0
    SLICE_X5Y64          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.859 r  vga_inst/index_reg[31]_i_7/O[2]
                         net (fo=31, routed)          0.967     8.825    vga_inst/p_1_in[31]
    SLICE_X8Y57          LUT4 (Prop_lut4_I0_O)        0.302     9.127 r  vga_inst/readAscii[8][6]_i_7/O
                         net (fo=1, routed)           0.000     9.127    vga_inst/readAscii[8][6]_i_7_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.660 r  vga_inst/readAscii_reg[8][6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.660    vga_inst/readAscii_reg[8][6]_i_4_n_0
    SLICE_X8Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.777 r  vga_inst/readAscii_reg[0][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.777    vga_inst/readAscii_reg[0][6]_i_18_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.894 r  vga_inst/readAscii_reg[0][6]_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.894    vga_inst/readAscii_reg[0][6]_i_31_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.011 r  vga_inst/readAscii_reg[0][6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.011    vga_inst/readAscii_reg[0][6]_i_15_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.326 f  vga_inst/readAscii_reg[0][6]_i_36/O[3]
                         net (fo=1, routed)           0.644    10.970    vga_inst/readAscii_reg[0][6]_i_36_n_4
    SLICE_X9Y61          LUT4 (Prop_lut4_I1_O)        0.307    11.277 f  vga_inst/readAscii[0][6]_i_37/O
                         net (fo=1, routed)           0.648    11.926    vga_inst/readAscii[0][6]_i_37_n_0
    SLICE_X9Y61          LUT6 (Prop_lut6_I4_O)        0.124    12.050 f  vga_inst/readAscii[0][6]_i_16/O
                         net (fo=1, routed)           0.590    12.640    vga_inst/readAscii[0][6]_i_16_n_0
    SLICE_X11Y62         LUT4 (Prop_lut4_I0_O)        0.124    12.764 f  vga_inst/readAscii[0][6]_i_7/O
                         net (fo=16, routed)          0.533    13.297    vga_inst/baud_sync_inst/readAscii_reg[4][0]
    SLICE_X11Y63         LUT6 (Prop_lut6_I3_O)        0.124    13.421 r  vga_inst/baud_sync_inst/readAscii[4][6]_i_1/O
                         net (fo=7, routed)           0.654    14.075    vga_inst/baud_sync_inst_n_18
    SLICE_X12Y63         FDRE                                         r  vga_inst/readAscii_reg[4][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.435    14.776    vga_inst/clk_IBUF_BUFG
    SLICE_X12Y63         FDRE                                         r  vga_inst/readAscii_reg[4][2]/C
                         clock pessimism              0.258    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X12Y63         FDRE (Setup_fdre_C_R)       -0.524    14.475    vga_inst/readAscii_reg[4][2]
  -------------------------------------------------------------------
                         required time                         14.475    
                         arrival time                         -14.075    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.399ns  (required time - arrival time)
  Source:                 vga_inst/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/readAscii_reg[4][3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.933ns  (logic 4.139ns (46.333%)  route 4.794ns (53.667%))
  Logic Levels:           18  (CARRY4=13 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.621     5.142    vga_inst/clk_IBUF_BUFG
    SLICE_X3Y63          FDRE                                         r  vga_inst/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.456     5.598 r  vga_inst/index_reg[0]/Q
                         net (fo=56, routed)          0.758     6.356    vga_inst/index_reg_n_0_[0]
    SLICE_X5Y57          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.936 r  vga_inst/index_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.936    vga_inst/index_reg[31]_i_8_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.050 r  vga_inst/index_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.050    vga_inst/index_reg[31]_i_23_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.164 r  vga_inst/index_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.164    vga_inst/index_reg[31]_i_21_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.278 r  vga_inst/index_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.278    vga_inst/index_reg[31]_i_19_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.392 r  vga_inst/index_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.392    vga_inst/index_reg[31]_i_17_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.506 r  vga_inst/index_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.506    vga_inst/index_reg[31]_i_15_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.620 r  vga_inst/index_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.620    vga_inst/index_reg[31]_i_11_n_0
    SLICE_X5Y64          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.859 r  vga_inst/index_reg[31]_i_7/O[2]
                         net (fo=31, routed)          0.967     8.825    vga_inst/p_1_in[31]
    SLICE_X8Y57          LUT4 (Prop_lut4_I0_O)        0.302     9.127 r  vga_inst/readAscii[8][6]_i_7/O
                         net (fo=1, routed)           0.000     9.127    vga_inst/readAscii[8][6]_i_7_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.660 r  vga_inst/readAscii_reg[8][6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.660    vga_inst/readAscii_reg[8][6]_i_4_n_0
    SLICE_X8Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.777 r  vga_inst/readAscii_reg[0][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.777    vga_inst/readAscii_reg[0][6]_i_18_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.894 r  vga_inst/readAscii_reg[0][6]_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.894    vga_inst/readAscii_reg[0][6]_i_31_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.011 r  vga_inst/readAscii_reg[0][6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.011    vga_inst/readAscii_reg[0][6]_i_15_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.326 f  vga_inst/readAscii_reg[0][6]_i_36/O[3]
                         net (fo=1, routed)           0.644    10.970    vga_inst/readAscii_reg[0][6]_i_36_n_4
    SLICE_X9Y61          LUT4 (Prop_lut4_I1_O)        0.307    11.277 f  vga_inst/readAscii[0][6]_i_37/O
                         net (fo=1, routed)           0.648    11.926    vga_inst/readAscii[0][6]_i_37_n_0
    SLICE_X9Y61          LUT6 (Prop_lut6_I4_O)        0.124    12.050 f  vga_inst/readAscii[0][6]_i_16/O
                         net (fo=1, routed)           0.590    12.640    vga_inst/readAscii[0][6]_i_16_n_0
    SLICE_X11Y62         LUT4 (Prop_lut4_I0_O)        0.124    12.764 f  vga_inst/readAscii[0][6]_i_7/O
                         net (fo=16, routed)          0.533    13.297    vga_inst/baud_sync_inst/readAscii_reg[4][0]
    SLICE_X11Y63         LUT6 (Prop_lut6_I3_O)        0.124    13.421 r  vga_inst/baud_sync_inst/readAscii[4][6]_i_1/O
                         net (fo=7, routed)           0.654    14.075    vga_inst/baud_sync_inst_n_18
    SLICE_X12Y63         FDRE                                         r  vga_inst/readAscii_reg[4][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.435    14.776    vga_inst/clk_IBUF_BUFG
    SLICE_X12Y63         FDRE                                         r  vga_inst/readAscii_reg[4][3]/C
                         clock pessimism              0.258    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X12Y63         FDRE (Setup_fdre_C_R)       -0.524    14.475    vga_inst/readAscii_reg[4][3]
  -------------------------------------------------------------------
                         required time                         14.475    
                         arrival time                         -14.075    
  -------------------------------------------------------------------
                         slack                                  0.399    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 vga_inst/baud_sync_inst/en_sync_1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/baud_sync_inst/en2_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.246ns (77.056%)  route 0.073ns (22.944%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.589     1.472    vga_inst/baud_sync_inst/clk_IBUF_BUFG
    SLICE_X2Y64          FDCE                                         r  vga_inst/baud_sync_inst/en_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDCE (Prop_fdce_C_Q)         0.148     1.620 f  vga_inst/baud_sync_inst/en_sync_1_reg/Q
                         net (fo=2, routed)           0.073     1.693    vga_inst/baud_sync_inst/en_sync_1
    SLICE_X2Y64          LUT2 (Prop_lut2_I1_O)        0.098     1.791 r  vga_inst/baud_sync_inst/en2_i_1/O
                         net (fo=1, routed)           0.000     1.791    vga_inst/baud_sync_inst/en2_i_1_n_0
    SLICE_X2Y64          FDCE                                         r  vga_inst/baud_sync_inst/en2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.858     1.986    vga_inst/baud_sync_inst/clk_IBUF_BUFG
    SLICE_X2Y64          FDCE                                         r  vga_inst/baud_sync_inst/en2_reg/C
                         clock pessimism             -0.514     1.472    
    SLICE_X2Y64          FDCE (Hold_fdce_C_D)         0.120     1.592    vga_inst/baud_sync_inst/en2_reg
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 baudrate_gen/counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudrate_gen/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.563     1.446    baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y45         FDRE                                         r  baudrate_gen/counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  baudrate_gen/counter_reg[31]/Q
                         net (fo=2, routed)           0.118     1.705    baudrate_gen/counter_reg[31]
    SLICE_X37Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  baudrate_gen/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.813    baudrate_gen/counter_reg[28]_i_1_n_4
    SLICE_X37Y45         FDRE                                         r  baudrate_gen/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.832     1.959    baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y45         FDRE                                         r  baudrate_gen/counter_reg[31]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y45         FDRE (Hold_fdre_C_D)         0.105     1.551    baudrate_gen/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 baudrate_gen/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudrate_gen/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.562     1.445    baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y42         FDRE                                         r  baudrate_gen/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  baudrate_gen/counter_reg[19]/Q
                         net (fo=2, routed)           0.119     1.705    baudrate_gen/counter_reg[19]
    SLICE_X37Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  baudrate_gen/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.813    baudrate_gen/counter_reg[16]_i_1_n_4
    SLICE_X37Y42         FDRE                                         r  baudrate_gen/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.831     1.958    baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y42         FDRE                                         r  baudrate_gen/counter_reg[19]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X37Y42         FDRE (Hold_fdre_C_D)         0.105     1.550    baudrate_gen/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 baudrate_gen/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudrate_gen/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.563     1.446    baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  baudrate_gen/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  baudrate_gen/counter_reg[27]/Q
                         net (fo=2, routed)           0.119     1.706    baudrate_gen/counter_reg[27]
    SLICE_X37Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  baudrate_gen/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.814    baudrate_gen/counter_reg[24]_i_1_n_4
    SLICE_X37Y44         FDRE                                         r  baudrate_gen/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.832     1.959    baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  baudrate_gen/counter_reg[27]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y44         FDRE (Hold_fdre_C_D)         0.105     1.551    baudrate_gen/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 baudrate_gen/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudrate_gen/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.561     1.444    baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y38         FDRE                                         r  baudrate_gen/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  baudrate_gen/counter_reg[3]/Q
                         net (fo=2, routed)           0.119     1.704    baudrate_gen/counter_reg[3]
    SLICE_X37Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  baudrate_gen/counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.812    baudrate_gen/counter_reg[0]_i_2_n_4
    SLICE_X37Y38         FDRE                                         r  baudrate_gen/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.830     1.957    baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y38         FDRE                                         r  baudrate_gen/counter_reg[3]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X37Y38         FDRE (Hold_fdre_C_D)         0.105     1.549    baudrate_gen/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 baudrate_gen/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudrate_gen/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.561     1.444    baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y39         FDRE                                         r  baudrate_gen/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  baudrate_gen/counter_reg[7]/Q
                         net (fo=2, routed)           0.119     1.704    baudrate_gen/counter_reg[7]
    SLICE_X37Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  baudrate_gen/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.812    baudrate_gen/counter_reg[4]_i_1_n_4
    SLICE_X37Y39         FDRE                                         r  baudrate_gen/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.830     1.957    baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y39         FDRE                                         r  baudrate_gen/counter_reg[7]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X37Y39         FDRE (Hold_fdre_C_D)         0.105     1.549    baudrate_gen/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 baudrate_gen/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudrate_gen/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.562     1.445    baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y40         FDRE                                         r  baudrate_gen/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  baudrate_gen/counter_reg[11]/Q
                         net (fo=2, routed)           0.120     1.706    baudrate_gen/counter_reg[11]
    SLICE_X37Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  baudrate_gen/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.814    baudrate_gen/counter_reg[8]_i_1_n_4
    SLICE_X37Y40         FDRE                                         r  baudrate_gen/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.831     1.958    baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y40         FDRE                                         r  baudrate_gen/counter_reg[11]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X37Y40         FDRE (Hold_fdre_C_D)         0.105     1.550    baudrate_gen/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 baudrate_gen/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudrate_gen/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.562     1.445    baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y41         FDRE                                         r  baudrate_gen/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  baudrate_gen/counter_reg[15]/Q
                         net (fo=2, routed)           0.120     1.706    baudrate_gen/counter_reg[15]
    SLICE_X37Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  baudrate_gen/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.814    baudrate_gen/counter_reg[12]_i_1_n_4
    SLICE_X37Y41         FDRE                                         r  baudrate_gen/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.831     1.958    baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y41         FDRE                                         r  baudrate_gen/counter_reg[15]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X37Y41         FDRE (Hold_fdre_C_D)         0.105     1.550    baudrate_gen/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 baudrate_gen/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudrate_gen/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.563     1.446    baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y43         FDRE                                         r  baudrate_gen/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  baudrate_gen/counter_reg[23]/Q
                         net (fo=2, routed)           0.120     1.707    baudrate_gen/counter_reg[23]
    SLICE_X37Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  baudrate_gen/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.815    baudrate_gen/counter_reg[20]_i_1_n_4
    SLICE_X37Y43         FDRE                                         r  baudrate_gen/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.832     1.959    baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y43         FDRE                                         r  baudrate_gen/counter_reg[23]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y43         FDRE (Hold_fdre_C_D)         0.105     1.551    baudrate_gen/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 vga_inst/index_offset_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/index_offset_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.560     1.443    vga_inst/clk_IBUF_BUFG
    SLICE_X9Y65          FDRE                                         r  vga_inst/index_offset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65          FDRE (Prop_fdre_C_Q)         0.141     1.584 r  vga_inst/index_offset_reg[3]/Q
                         net (fo=5, routed)           0.170     1.755    vga_inst/baud_sync_inst/index_offset[0]
    SLICE_X9Y65          LUT6 (Prop_lut6_I4_O)        0.045     1.800 r  vga_inst/baud_sync_inst/index_offset[3]_i_1/O
                         net (fo=1, routed)           0.000     1.800    vga_inst/baud_sync_inst_n_21
    SLICE_X9Y65          FDRE                                         r  vga_inst/index_offset_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.827     1.955    vga_inst/clk_IBUF_BUFG
    SLICE_X9Y65          FDRE                                         r  vga_inst/index_offset_reg[3]/C
                         clock pessimism             -0.512     1.443    
    SLICE_X9Y65          FDRE (Hold_fdre_C_D)         0.091     1.534    vga_inst/index_offset_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   baudrate_gen/baud_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y38   baudrate_gen/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y40   baudrate_gen/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y40   baudrate_gen/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y41   baudrate_gen/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y41   baudrate_gen/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y41   baudrate_gen/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y41   baudrate_gen/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y42   baudrate_gen/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   baudrate_gen/baud_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   baudrate_gen/baud_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y38   baudrate_gen/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y38   baudrate_gen/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y40   baudrate_gen/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y40   baudrate_gen/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y40   baudrate_gen/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y40   baudrate_gen/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y41   baudrate_gen/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y41   baudrate_gen/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   baudrate_gen/baud_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   baudrate_gen/baud_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y38   baudrate_gen/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y38   baudrate_gen/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y40   baudrate_gen/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y40   baudrate_gen/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y40   baudrate_gen/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y40   baudrate_gen/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y41   baudrate_gen/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y41   baudrate_gen/counter_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           119 Endpoints
Min Delay           119 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_in_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.751ns  (logic 4.722ns (40.179%)  route 7.030ns (59.821%))
  Logic Levels:           4  (FDRE=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDRE                         0.000     0.000 r  data_in_reg[6]/C
    SLICE_X1Y64          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  data_in_reg[6]/Q
                         net (fo=25, routed)          1.486     1.942    q7seg/Q[6]
    SLICE_X2Y59          LUT4 (Prop_lut4_I2_O)        0.152     2.094 r  q7seg/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.978     3.073    q7seg/sel0[2]
    SLICE_X3Y56          LUT4 (Prop_lut4_I1_O)        0.376     3.449 r  q7seg/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.565     8.014    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.738    11.751 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.751    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.666ns  (logic 4.723ns (40.491%)  route 6.942ns (59.509%))
  Logic Levels:           4  (FDRE=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDRE                         0.000     0.000 r  data_in_reg[6]/C
    SLICE_X1Y64          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  data_in_reg[6]/Q
                         net (fo=25, routed)          1.486     1.942    q7seg/Q[6]
    SLICE_X2Y59          LUT4 (Prop_lut4_I2_O)        0.152     2.094 r  q7seg/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.980     3.075    q7seg/sel0[2]
    SLICE_X3Y56          LUT4 (Prop_lut4_I2_O)        0.376     3.451 r  q7seg/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.475     7.926    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.739    11.666 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.666    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.537ns  (logic 4.574ns (39.650%)  route 6.962ns (60.350%))
  Logic Levels:           4  (FDRE=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDRE                         0.000     0.000 r  data_in_reg[5]/C
    SLICE_X0Y64          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  data_in_reg[5]/Q
                         net (fo=25, routed)          1.326     1.745    q7seg/Q[5]
    SLICE_X2Y59          LUT4 (Prop_lut4_I2_O)        0.323     2.068 r  q7seg/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.960     3.028    q7seg/sel0[1]
    SLICE_X3Y56          LUT4 (Prop_lut4_I3_O)        0.328     3.356 r  q7seg/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.676     8.032    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    11.537 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.537    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.502ns  (logic 4.814ns (41.851%)  route 6.688ns (58.149%))
  Logic Levels:           4  (FDRE=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDRE                         0.000     0.000 r  data_in_reg[5]/C
    SLICE_X0Y64          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  data_in_reg[5]/Q
                         net (fo=25, routed)          1.326     1.745    q7seg/Q[5]
    SLICE_X2Y59          LUT4 (Prop_lut4_I2_O)        0.323     2.068 r  q7seg/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.960     3.028    q7seg/sel0[1]
    SLICE_X3Y56          LUT4 (Prop_lut4_I3_O)        0.358     3.386 r  q7seg/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.402     7.788    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.714    11.502 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.502    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.478ns  (logic 4.485ns (39.077%)  route 6.993ns (60.923%))
  Logic Levels:           4  (FDRE=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDRE                         0.000     0.000 r  data_in_reg[6]/C
    SLICE_X1Y64          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  data_in_reg[6]/Q
                         net (fo=25, routed)          1.486     1.942    q7seg/Q[6]
    SLICE_X2Y59          LUT4 (Prop_lut4_I2_O)        0.152     2.094 r  q7seg/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.978     3.073    q7seg/sel0[2]
    SLICE_X3Y56          LUT4 (Prop_lut4_I1_O)        0.348     3.421 r  q7seg/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.528     7.949    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    11.478 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.478    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.358ns  (logic 4.590ns (40.412%)  route 6.768ns (59.588%))
  Logic Levels:           4  (FDRE=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDRE                         0.000     0.000 r  data_in_reg[5]/C
    SLICE_X0Y64          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  data_in_reg[5]/Q
                         net (fo=25, routed)          1.326     1.745    q7seg/Q[5]
    SLICE_X2Y59          LUT4 (Prop_lut4_I2_O)        0.323     2.068 f  q7seg/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.737     2.805    q7seg/sel0[1]
    SLICE_X3Y56          LUT4 (Prop_lut4_I1_O)        0.328     3.133 r  q7seg/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.705     7.838    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    11.358 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.358    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.355ns  (logic 4.491ns (39.550%)  route 6.864ns (60.450%))
  Logic Levels:           4  (FDRE=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDRE                         0.000     0.000 r  data_in_reg[6]/C
    SLICE_X1Y64          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  data_in_reg[6]/Q
                         net (fo=25, routed)          1.486     1.942    q7seg/Q[6]
    SLICE_X2Y59          LUT4 (Prop_lut4_I2_O)        0.152     2.094 r  q7seg/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.980     3.075    q7seg/sel0[2]
    SLICE_X3Y56          LUT4 (Prop_lut4_I3_O)        0.348     3.423 r  q7seg/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.398     7.820    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    11.355 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.355    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/rom1/data_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            rgb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.575ns  (logic 5.015ns (47.427%)  route 5.560ns (52.573%))
  Logic Levels:           6  (LDCE=1 LUT2=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y57         LDCE                         0.000     0.000 r  vga_inst/rom1/data_reg[4]/G
    SLICE_X13Y57         LDCE (EnToQ_ldce_G_Q)        0.733     0.733 r  vga_inst/rom1/data_reg[4]/Q
                         net (fo=1, routed)           1.171     1.904    vga_inst/rom1/rom_data[4]
    SLICE_X14Y54         LUT6 (Prop_lut6_I5_O)        0.124     2.028 f  vga_inst/rom1/rgb_OBUF[11]_inst_i_8/O
                         net (fo=1, routed)           0.000     2.028    vga_inst/rom1/rgb_OBUF[11]_inst_i_8_n_0
    SLICE_X14Y54         MUXF7 (Prop_muxf7_I0_O)      0.241     2.269 f  vga_inst/rom1/rgb_OBUF[11]_inst_i_3/O
                         net (fo=2, routed)           0.596     2.865    vga_inst/vga_sync_unit/rgb[4]
    SLICE_X9Y54          LUT6 (Prop_lut6_I1_O)        0.298     3.163 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_1/O
                         net (fo=9, routed)           1.053     4.216    vga_inst/vga_sync_unit/rgb_OBUF[2]
    SLICE_X2Y53          LUT2 (Prop_lut2_I0_O)        0.124     4.340 r  vga_inst/vga_sync_unit/rgb_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           2.740     7.080    rgb_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    10.575 r  rgb_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.575    rgb[0]
    N18                                                               r  rgb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/rom1/data_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            rgb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.458ns  (logic 5.039ns (48.180%)  route 5.420ns (51.820%))
  Logic Levels:           6  (LDCE=1 LUT2=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y57         LDCE                         0.000     0.000 r  vga_inst/rom1/data_reg[4]/G
    SLICE_X13Y57         LDCE (EnToQ_ldce_G_Q)        0.733     0.733 r  vga_inst/rom1/data_reg[4]/Q
                         net (fo=1, routed)           1.171     1.904    vga_inst/rom1/rom_data[4]
    SLICE_X14Y54         LUT6 (Prop_lut6_I5_O)        0.124     2.028 f  vga_inst/rom1/rgb_OBUF[11]_inst_i_8/O
                         net (fo=1, routed)           0.000     2.028    vga_inst/rom1/rgb_OBUF[11]_inst_i_8_n_0
    SLICE_X14Y54         MUXF7 (Prop_muxf7_I0_O)      0.241     2.269 f  vga_inst/rom1/rgb_OBUF[11]_inst_i_3/O
                         net (fo=2, routed)           0.596     2.865    vga_inst/vga_sync_unit/rgb[4]
    SLICE_X9Y54          LUT6 (Prop_lut6_I1_O)        0.298     3.163 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_1/O
                         net (fo=9, routed)           1.053     4.216    vga_inst/vga_sync_unit/rgb_OBUF[2]
    SLICE_X2Y53          LUT2 (Prop_lut2_I0_O)        0.124     4.340 r  vga_inst/vga_sync_unit/rgb_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           2.600     6.940    rgb_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         3.519    10.458 r  rgb_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.458    rgb[2]
    K18                                                               r  rgb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/rom1/data_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            rgb[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.392ns  (logic 4.898ns (47.138%)  route 5.493ns (52.862%))
  Logic Levels:           5  (LDCE=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y57         LDCE                         0.000     0.000 r  vga_inst/rom1/data_reg[4]/G
    SLICE_X13Y57         LDCE (EnToQ_ldce_G_Q)        0.733     0.733 r  vga_inst/rom1/data_reg[4]/Q
                         net (fo=1, routed)           1.171     1.904    vga_inst/rom1/rom_data[4]
    SLICE_X14Y54         LUT6 (Prop_lut6_I5_O)        0.124     2.028 f  vga_inst/rom1/rgb_OBUF[11]_inst_i_8/O
                         net (fo=1, routed)           0.000     2.028    vga_inst/rom1/rgb_OBUF[11]_inst_i_8_n_0
    SLICE_X14Y54         MUXF7 (Prop_muxf7_I0_O)      0.241     2.269 f  vga_inst/rom1/rgb_OBUF[11]_inst_i_3/O
                         net (fo=2, routed)           0.596     2.865    vga_inst/vga_sync_unit/rgb[4]
    SLICE_X9Y54          LUT6 (Prop_lut6_I1_O)        0.298     3.163 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_1/O
                         net (fo=9, routed)           3.726     6.889    rgb_OBUF[4]
    N19                  OBUF (Prop_obuf_I_O)         3.502    10.392 r  rgb_OBUF[11]_inst/O
                         net (fo=0)                   0.000    10.392    rgb[11]
    N19                                                               r  rgb[11] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_in_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmitter/temp_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.287ns  (logic 0.141ns (49.142%)  route 0.146ns (50.858%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDRE                         0.000     0.000 r  data_in_reg[0]/C
    SLICE_X0Y64          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  data_in_reg[0]/Q
                         net (fo=20, routed)          0.146     0.287    transmitter/Q[0]
    SLICE_X0Y62          FDRE                                         r  transmitter/temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receiver/last_bit_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            receiver/receiving_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.227ns (76.997%)  route 0.068ns (23.003%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y69          FDRE                         0.000     0.000 r  receiver/last_bit_reg/C
    SLICE_X3Y69          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  receiver/last_bit_reg/Q
                         net (fo=2, routed)           0.068     0.196    receiver/last_bit
    SLICE_X3Y69          LUT6 (Prop_lut6_I1_O)        0.099     0.295 r  receiver/receiving_i_1/O
                         net (fo=1, routed)           0.000     0.295    receiver/receiving_i_1_n_0
    SLICE_X3Y69          FDRE                                         r  receiver/receiving_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receiver/last_bit_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            receiver/received_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y69          FDRE                         0.000     0.000 r  receiver/last_bit_reg/C
    SLICE_X3Y69          FDRE (Prop_fdre_C_Q)         0.128     0.128 f  receiver/last_bit_reg/Q
                         net (fo=2, routed)           0.069     0.197    receiver/last_bit
    SLICE_X3Y69          LUT5 (Prop_lut5_I2_O)        0.099     0.296 r  receiver/received_i_1/O
                         net (fo=1, routed)           0.000     0.296    receiver/received_i_1_n_0
    SLICE_X3Y69          FDRE                                         r  receiver/received_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receiver/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            receiver/count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.301ns  (logic 0.186ns (61.818%)  route 0.115ns (38.182%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE                         0.000     0.000 r  receiver/count_reg[0]/C
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  receiver/count_reg[0]/Q
                         net (fo=11, routed)          0.115     0.256    receiver/count_reg[0]
    SLICE_X0Y70          LUT6 (Prop_lut6_I4_O)        0.045     0.301 r  receiver/count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.301    receiver/p_0_in[5]
    SLICE_X0Y70          FDRE                                         r  receiver/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmitter/temp_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.128ns (40.345%)  route 0.189ns (59.655%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDRE                         0.000     0.000 r  data_in_reg[7]/C
    SLICE_X1Y64          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  data_in_reg[7]/Q
                         net (fo=2, routed)           0.189     0.317    transmitter/Q[7]
    SLICE_X0Y62          FDRE                                         r  transmitter/temp_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmitter/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmitter/count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.186ns (55.902%)  route 0.147ns (44.098%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDRE                         0.000     0.000 r  transmitter/count_reg[2]/C
    SLICE_X1Y63          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  transmitter/count_reg[2]/Q
                         net (fo=6, routed)           0.147     0.288    transmitter/count_reg[2]
    SLICE_X1Y63          LUT6 (Prop_lut6_I5_O)        0.045     0.333 r  transmitter/count[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.333    transmitter/count[5]_i_1__0_n_0
    SLICE_X1Y63          FDRE                                         r  transmitter/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmitter/temp_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.141ns (42.326%)  route 0.192ns (57.674%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDRE                         0.000     0.000 r  data_in_reg[2]/C
    SLICE_X0Y64          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  data_in_reg[2]/Q
                         net (fo=20, routed)          0.192     0.333    transmitter/Q[2]
    SLICE_X1Y61          FDRE                                         r  transmitter/temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmitter/count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmitter/count_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.337ns  (logic 0.186ns (55.245%)  route 0.151ns (44.755%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDRE                         0.000     0.000 r  transmitter/count_reg[6]/C
    SLICE_X1Y63          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  transmitter/count_reg[6]/Q
                         net (fo=7, routed)           0.151     0.292    transmitter/count_reg[6]
    SLICE_X1Y62          LUT6 (Prop_lut6_I5_O)        0.045     0.337 r  transmitter/count[7]_i_2__0/O
                         net (fo=1, routed)           0.000     0.337    transmitter/p_0_in__0[7]
    SLICE_X1Y62          FDRE                                         r  transmitter/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 en_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmitter/last_ena_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.337ns  (logic 0.164ns (48.701%)  route 0.173ns (51.299%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE                         0.000     0.000 r  en_reg/C
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  en_reg/Q
                         net (fo=3, routed)           0.173     0.337    transmitter/en
    SLICE_X2Y63          FDRE                                         r  transmitter/last_ena_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmitter/temp_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmitter/bit_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.186ns (54.305%)  route 0.157ns (45.695%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDRE                         0.000     0.000 r  transmitter/temp_reg[0]/C
    SLICE_X0Y62          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  transmitter/temp_reg[0]/Q
                         net (fo=1, routed)           0.157     0.298    transmitter/temp_reg_n_0_[0]
    SLICE_X0Y63          LUT6 (Prop_lut6_I3_O)        0.045     0.343 r  transmitter/bit_out_i_3/O
                         net (fo=1, routed)           0.000     0.343    transmitter/bit_out_i_3_n_0
    SLICE_X0Y63          FDRE                                         r  transmitter/bit_out_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_inst/vga_sync_unit/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.329ns  (logic 5.703ns (39.802%)  route 8.626ns (60.198%))
  Logic Levels:           8  (CARRY4=2 LUT2=2 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.626     5.147    vga_inst/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X2Y54          FDCE                                         r  vga_inst/vga_sync_unit/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDCE (Prop_fdce_C_Q)         0.518     5.665 f  vga_inst/vga_sync_unit/v_count_reg_reg[2]/Q
                         net (fo=72, routed)          1.700     7.365    vga_inst/vga_sync_unit/rom_addr[2]
    SLICE_X15Y48         LUT2 (Prop_lut2_I0_O)        0.124     7.489 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_560/O
                         net (fo=1, routed)           0.000     7.489    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_560_n_0
    SLICE_X15Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.039 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_297/CO[3]
                         net (fo=1, routed)           0.000     8.039    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_297_n_0
    SLICE_X15Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.310 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_104/CO[0]
                         net (fo=1, routed)           0.793     9.103    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_104_n_3
    SLICE_X13Y49         LUT4 (Prop_lut4_I0_O)        0.373     9.476 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_30/O
                         net (fo=9, routed)           0.866    10.342    vga_inst/vga_sync_unit/d[13]_13
    SLICE_X13Y57         LUT6 (Prop_lut6_I4_O)        0.124    10.466 f  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_7/O
                         net (fo=3, routed)           1.474    11.940    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_7_n_0
    SLICE_X9Y54          LUT6 (Prop_lut6_I5_O)        0.124    12.064 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_1/O
                         net (fo=9, routed)           1.053    13.117    vga_inst/vga_sync_unit/rgb_OBUF[2]
    SLICE_X2Y53          LUT2 (Prop_lut2_I0_O)        0.124    13.241 r  vga_inst/vga_sync_unit/rgb_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           2.740    15.981    rgb_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    19.476 r  rgb_OBUF[0]_inst/O
                         net (fo=0)                   0.000    19.476    rgb[0]
    N18                                                               r  rgb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/vga_sync_unit/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.212ns  (logic 5.727ns (40.294%)  route 8.486ns (59.706%))
  Logic Levels:           8  (CARRY4=2 LUT2=2 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.626     5.147    vga_inst/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X2Y54          FDCE                                         r  vga_inst/vga_sync_unit/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDCE (Prop_fdce_C_Q)         0.518     5.665 f  vga_inst/vga_sync_unit/v_count_reg_reg[2]/Q
                         net (fo=72, routed)          1.700     7.365    vga_inst/vga_sync_unit/rom_addr[2]
    SLICE_X15Y48         LUT2 (Prop_lut2_I0_O)        0.124     7.489 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_560/O
                         net (fo=1, routed)           0.000     7.489    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_560_n_0
    SLICE_X15Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.039 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_297/CO[3]
                         net (fo=1, routed)           0.000     8.039    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_297_n_0
    SLICE_X15Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.310 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_104/CO[0]
                         net (fo=1, routed)           0.793     9.103    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_104_n_3
    SLICE_X13Y49         LUT4 (Prop_lut4_I0_O)        0.373     9.476 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_30/O
                         net (fo=9, routed)           0.866    10.342    vga_inst/vga_sync_unit/d[13]_13
    SLICE_X13Y57         LUT6 (Prop_lut6_I4_O)        0.124    10.466 f  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_7/O
                         net (fo=3, routed)           1.474    11.940    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_7_n_0
    SLICE_X9Y54          LUT6 (Prop_lut6_I5_O)        0.124    12.064 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_1/O
                         net (fo=9, routed)           1.053    13.117    vga_inst/vga_sync_unit/rgb_OBUF[2]
    SLICE_X2Y53          LUT2 (Prop_lut2_I0_O)        0.124    13.241 r  vga_inst/vga_sync_unit/rgb_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           2.600    15.841    rgb_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         3.519    19.359 r  rgb_OBUF[2]_inst/O
                         net (fo=0)                   0.000    19.359    rgb[2]
    K18                                                               r  rgb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/vga_sync_unit/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.146ns  (logic 5.586ns (39.492%)  route 8.559ns (60.508%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.626     5.147    vga_inst/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X2Y54          FDCE                                         r  vga_inst/vga_sync_unit/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDCE (Prop_fdce_C_Q)         0.518     5.665 f  vga_inst/vga_sync_unit/v_count_reg_reg[2]/Q
                         net (fo=72, routed)          1.700     7.365    vga_inst/vga_sync_unit/rom_addr[2]
    SLICE_X15Y48         LUT2 (Prop_lut2_I0_O)        0.124     7.489 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_560/O
                         net (fo=1, routed)           0.000     7.489    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_560_n_0
    SLICE_X15Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.039 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_297/CO[3]
                         net (fo=1, routed)           0.000     8.039    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_297_n_0
    SLICE_X15Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.310 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_104/CO[0]
                         net (fo=1, routed)           0.793     9.103    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_104_n_3
    SLICE_X13Y49         LUT4 (Prop_lut4_I0_O)        0.373     9.476 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_30/O
                         net (fo=9, routed)           0.866    10.342    vga_inst/vga_sync_unit/d[13]_13
    SLICE_X13Y57         LUT6 (Prop_lut6_I4_O)        0.124    10.466 f  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_7/O
                         net (fo=3, routed)           1.474    11.940    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_7_n_0
    SLICE_X9Y54          LUT6 (Prop_lut6_I5_O)        0.124    12.064 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_1/O
                         net (fo=9, routed)           3.726    15.790    rgb_OBUF[4]
    N19                  OBUF (Prop_obuf_I_O)         3.502    19.293 r  rgb_OBUF[11]_inst/O
                         net (fo=0)                   0.000    19.293    rgb[11]
    N19                                                               r  rgb[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/vga_sync_unit/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.045ns  (logic 5.711ns (40.664%)  route 8.334ns (59.336%))
  Logic Levels:           8  (CARRY4=2 LUT2=2 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.626     5.147    vga_inst/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X2Y54          FDCE                                         r  vga_inst/vga_sync_unit/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDCE (Prop_fdce_C_Q)         0.518     5.665 f  vga_inst/vga_sync_unit/v_count_reg_reg[2]/Q
                         net (fo=72, routed)          1.700     7.365    vga_inst/vga_sync_unit/rom_addr[2]
    SLICE_X15Y48         LUT2 (Prop_lut2_I0_O)        0.124     7.489 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_560/O
                         net (fo=1, routed)           0.000     7.489    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_560_n_0
    SLICE_X15Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.039 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_297/CO[3]
                         net (fo=1, routed)           0.000     8.039    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_297_n_0
    SLICE_X15Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.310 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_104/CO[0]
                         net (fo=1, routed)           0.793     9.103    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_104_n_3
    SLICE_X13Y49         LUT4 (Prop_lut4_I0_O)        0.373     9.476 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_30/O
                         net (fo=9, routed)           0.866    10.342    vga_inst/vga_sync_unit/d[13]_13
    SLICE_X13Y57         LUT6 (Prop_lut6_I4_O)        0.124    10.466 f  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_7/O
                         net (fo=3, routed)           1.474    11.940    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_7_n_0
    SLICE_X9Y54          LUT6 (Prop_lut6_I5_O)        0.124    12.064 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_1/O
                         net (fo=9, routed)           1.053    13.117    vga_inst/vga_sync_unit/rgb_OBUF[2]
    SLICE_X2Y53          LUT2 (Prop_lut2_I0_O)        0.124    13.241 r  vga_inst/vga_sync_unit/rgb_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           2.448    15.689    rgb_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.503    19.192 r  rgb_OBUF[1]_inst/O
                         net (fo=0)                   0.000    19.192    rgb[1]
    L18                                                               r  rgb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/vga_sync_unit/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.813ns  (logic 5.605ns (40.577%)  route 8.208ns (59.423%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.626     5.147    vga_inst/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X2Y54          FDCE                                         r  vga_inst/vga_sync_unit/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDCE (Prop_fdce_C_Q)         0.518     5.665 f  vga_inst/vga_sync_unit/v_count_reg_reg[2]/Q
                         net (fo=72, routed)          1.700     7.365    vga_inst/vga_sync_unit/rom_addr[2]
    SLICE_X15Y48         LUT2 (Prop_lut2_I0_O)        0.124     7.489 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_560/O
                         net (fo=1, routed)           0.000     7.489    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_560_n_0
    SLICE_X15Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.039 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_297/CO[3]
                         net (fo=1, routed)           0.000     8.039    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_297_n_0
    SLICE_X15Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.310 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_104/CO[0]
                         net (fo=1, routed)           0.793     9.103    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_104_n_3
    SLICE_X13Y49         LUT4 (Prop_lut4_I0_O)        0.373     9.476 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_30/O
                         net (fo=9, routed)           0.866    10.342    vga_inst/vga_sync_unit/d[13]_13
    SLICE_X13Y57         LUT6 (Prop_lut6_I4_O)        0.124    10.466 f  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_7/O
                         net (fo=3, routed)           1.474    11.940    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_7_n_0
    SLICE_X9Y54          LUT6 (Prop_lut6_I5_O)        0.124    12.064 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_1/O
                         net (fo=9, routed)           3.375    15.439    rgb_OBUF[4]
    J17                  OBUF (Prop_obuf_I_O)         3.521    18.960 r  rgb_OBUF[4]_inst/O
                         net (fo=0)                   0.000    18.960    rgb[4]
    J17                                                               r  rgb[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/vga_sync_unit/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.676ns  (logic 5.608ns (41.005%)  route 8.068ns (58.995%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.626     5.147    vga_inst/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X2Y54          FDCE                                         r  vga_inst/vga_sync_unit/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDCE (Prop_fdce_C_Q)         0.518     5.665 f  vga_inst/vga_sync_unit/v_count_reg_reg[2]/Q
                         net (fo=72, routed)          1.700     7.365    vga_inst/vga_sync_unit/rom_addr[2]
    SLICE_X15Y48         LUT2 (Prop_lut2_I0_O)        0.124     7.489 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_560/O
                         net (fo=1, routed)           0.000     7.489    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_560_n_0
    SLICE_X15Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.039 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_297/CO[3]
                         net (fo=1, routed)           0.000     8.039    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_297_n_0
    SLICE_X15Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.310 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_104/CO[0]
                         net (fo=1, routed)           0.793     9.103    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_104_n_3
    SLICE_X13Y49         LUT4 (Prop_lut4_I0_O)        0.373     9.476 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_30/O
                         net (fo=9, routed)           0.866    10.342    vga_inst/vga_sync_unit/d[13]_13
    SLICE_X13Y57         LUT6 (Prop_lut6_I4_O)        0.124    10.466 f  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_7/O
                         net (fo=3, routed)           1.474    11.940    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_7_n_0
    SLICE_X9Y54          LUT6 (Prop_lut6_I5_O)        0.124    12.064 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_1/O
                         net (fo=9, routed)           3.235    15.299    rgb_OBUF[4]
    J19                  OBUF (Prop_obuf_I_O)         3.524    18.823 r  rgb_OBUF[10]_inst/O
                         net (fo=0)                   0.000    18.823    rgb[10]
    J19                                                               r  rgb[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/vga_sync_unit/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.516ns  (logic 5.613ns (41.529%)  route 7.903ns (58.471%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.626     5.147    vga_inst/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X2Y54          FDCE                                         r  vga_inst/vga_sync_unit/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDCE (Prop_fdce_C_Q)         0.518     5.665 f  vga_inst/vga_sync_unit/v_count_reg_reg[2]/Q
                         net (fo=72, routed)          1.700     7.365    vga_inst/vga_sync_unit/rom_addr[2]
    SLICE_X15Y48         LUT2 (Prop_lut2_I0_O)        0.124     7.489 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_560/O
                         net (fo=1, routed)           0.000     7.489    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_560_n_0
    SLICE_X15Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.039 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_297/CO[3]
                         net (fo=1, routed)           0.000     8.039    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_297_n_0
    SLICE_X15Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.310 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_104/CO[0]
                         net (fo=1, routed)           0.793     9.103    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_104_n_3
    SLICE_X13Y49         LUT4 (Prop_lut4_I0_O)        0.373     9.476 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_30/O
                         net (fo=9, routed)           0.866    10.342    vga_inst/vga_sync_unit/d[13]_13
    SLICE_X13Y57         LUT6 (Prop_lut6_I4_O)        0.124    10.466 f  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_7/O
                         net (fo=3, routed)           1.474    11.940    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_7_n_0
    SLICE_X9Y54          LUT6 (Prop_lut6_I5_O)        0.124    12.064 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_1/O
                         net (fo=9, routed)           3.070    15.134    rgb_OBUF[4]
    G17                  OBUF (Prop_obuf_I_O)         3.529    18.663 r  rgb_OBUF[6]_inst/O
                         net (fo=0)                   0.000    18.663    rgb[6]
    G17                                                               r  rgb[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/vga_sync_unit/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.342ns  (logic 5.589ns (41.892%)  route 7.753ns (58.108%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.626     5.147    vga_inst/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X2Y54          FDCE                                         r  vga_inst/vga_sync_unit/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDCE (Prop_fdce_C_Q)         0.518     5.665 f  vga_inst/vga_sync_unit/v_count_reg_reg[2]/Q
                         net (fo=72, routed)          1.700     7.365    vga_inst/vga_sync_unit/rom_addr[2]
    SLICE_X15Y48         LUT2 (Prop_lut2_I0_O)        0.124     7.489 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_560/O
                         net (fo=1, routed)           0.000     7.489    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_560_n_0
    SLICE_X15Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.039 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_297/CO[3]
                         net (fo=1, routed)           0.000     8.039    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_297_n_0
    SLICE_X15Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.310 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_104/CO[0]
                         net (fo=1, routed)           0.793     9.103    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_104_n_3
    SLICE_X13Y49         LUT4 (Prop_lut4_I0_O)        0.373     9.476 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_30/O
                         net (fo=9, routed)           0.866    10.342    vga_inst/vga_sync_unit/d[13]_13
    SLICE_X13Y57         LUT6 (Prop_lut6_I4_O)        0.124    10.466 f  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_7/O
                         net (fo=3, routed)           1.474    11.940    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_7_n_0
    SLICE_X9Y54          LUT6 (Prop_lut6_I5_O)        0.124    12.064 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_1/O
                         net (fo=9, routed)           2.920    14.984    rgb_OBUF[4]
    H17                  OBUF (Prop_obuf_I_O)         3.505    18.489 r  rgb_OBUF[5]_inst/O
                         net (fo=0)                   0.000    18.489    rgb[5]
    H17                                                               r  rgb[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/vga_sync_unit/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.211ns  (logic 5.608ns (42.448%)  route 7.603ns (57.552%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.626     5.147    vga_inst/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X2Y54          FDCE                                         r  vga_inst/vga_sync_unit/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDCE (Prop_fdce_C_Q)         0.518     5.665 f  vga_inst/vga_sync_unit/v_count_reg_reg[2]/Q
                         net (fo=72, routed)          1.700     7.365    vga_inst/vga_sync_unit/rom_addr[2]
    SLICE_X15Y48         LUT2 (Prop_lut2_I0_O)        0.124     7.489 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_560/O
                         net (fo=1, routed)           0.000     7.489    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_560_n_0
    SLICE_X15Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.039 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_297/CO[3]
                         net (fo=1, routed)           0.000     8.039    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_297_n_0
    SLICE_X15Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.310 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_104/CO[0]
                         net (fo=1, routed)           0.793     9.103    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_104_n_3
    SLICE_X13Y49         LUT4 (Prop_lut4_I0_O)        0.373     9.476 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_30/O
                         net (fo=9, routed)           0.866    10.342    vga_inst/vga_sync_unit/d[13]_13
    SLICE_X13Y57         LUT6 (Prop_lut6_I4_O)        0.124    10.466 f  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_7/O
                         net (fo=3, routed)           1.474    11.940    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_7_n_0
    SLICE_X9Y54          LUT6 (Prop_lut6_I5_O)        0.124    12.064 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_1/O
                         net (fo=9, routed)           2.770    14.834    rgb_OBUF[4]
    G19                  OBUF (Prop_obuf_I_O)         3.524    18.358 r  rgb_OBUF[8]_inst/O
                         net (fo=0)                   0.000    18.358    rgb[8]
    G19                                                               r  rgb[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/vga_sync_unit/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.207ns  (logic 6.090ns (46.108%)  route 7.118ns (53.892%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.626     5.147    vga_inst/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X2Y54          FDCE                                         r  vga_inst/vga_sync_unit/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDCE (Prop_fdce_C_Q)         0.478     5.625 f  vga_inst/vga_sync_unit/v_count_reg_reg[3]/Q
                         net (fo=71, routed)          1.130     6.755    vga_inst/vga_sync_unit/rom_addr[3]
    SLICE_X3Y49          LUT2 (Prop_lut2_I1_O)        0.295     7.050 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_343/O
                         net (fo=1, routed)           0.000     7.050    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_343_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.600 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_124/CO[3]
                         net (fo=1, routed)           0.001     7.601    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_124_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.872 f  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_36/CO[0]
                         net (fo=1, routed)           0.981     8.853    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_36_n_3
    SLICE_X3Y51          LUT4 (Prop_lut4_I0_O)        0.373     9.226 f  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_11/O
                         net (fo=9, routed)           0.681     9.908    vga_inst/vga_sync_unit/d[2]_2
    SLICE_X9Y53          LUT6 (Prop_lut6_I5_O)        0.124    10.032 f  vga_inst/vga_sync_unit/rgb_OBUF[3]_inst_i_3/O
                         net (fo=9, routed)           1.237    11.268    vga_inst/vga_sync_unit/rgb_OBUF[3]_inst_i_3_n_0
    SLICE_X9Y54          LUT6 (Prop_lut6_I3_O)        0.124    11.392 r  vga_inst/vga_sync_unit/rgb_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.804    12.197    vga_inst/vga_sync_unit/rgb_OBUF[3]_inst_i_2_n_0
    SLICE_X2Y53          LUT3 (Prop_lut3_I1_O)        0.119    12.316 r  vga_inst/vga_sync_unit/rgb_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.283    14.599    rgb_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         3.756    18.354 r  rgb_OBUF[3]_inst/O
                         net (fo=0)                   0.000    18.354    rgb[3]
    J18                                                               r  rgb[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_inst/rom1/rom_addr_next_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/rom1/data_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.435ns  (logic 0.260ns (59.749%)  route 0.175ns (40.251%))
  Logic Levels:           1  (MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.564     1.447    vga_inst/rom1/clk_IBUF_BUFG
    SLICE_X12Y55         FDRE                                         r  vga_inst/rom1/rom_addr_next_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  vga_inst/rom1/rom_addr_next_reg[2]/Q
                         net (fo=7, routed)           0.175     1.786    vga_inst/rom1/rom_addr_next[2]
    SLICE_X14Y56         MUXF7 (Prop_muxf7_S_O)       0.096     1.882 r  vga_inst/rom1/data_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.882    vga_inst/rom1/data_reg[2]_i_1_n_0
    SLICE_X14Y56         LDCE                                         r  vga_inst/rom1/data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/rom1/rom_addr_next_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/rom1/data_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.439ns  (logic 0.209ns (47.629%)  route 0.230ns (52.371%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.564     1.447    vga_inst/rom1/clk_IBUF_BUFG
    SLICE_X12Y55         FDRE                                         r  vga_inst/rom1/rom_addr_next_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  vga_inst/rom1/rom_addr_next_reg[3]/Q
                         net (fo=9, routed)           0.230     1.841    vga_inst/rom1/rom_addr_next[3]
    SLICE_X13Y57         LUT6 (Prop_lut6_I3_O)        0.045     1.886 r  vga_inst/rom1/data_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.886    vga_inst/rom1/data_reg[3]_i_1_n_0
    SLICE_X13Y57         LDCE                                         r  vga_inst/rom1/data_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/rom1/rom_addr_next_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/rom1/data_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.448ns  (logic 0.260ns (58.037%)  route 0.188ns (41.963%))
  Logic Levels:           1  (MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.564     1.447    vga_inst/rom1/clk_IBUF_BUFG
    SLICE_X12Y55         FDRE                                         r  vga_inst/rom1/rom_addr_next_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  vga_inst/rom1/rom_addr_next_reg[2]/Q
                         net (fo=7, routed)           0.188     1.799    vga_inst/rom1/rom_addr_next[2]
    SLICE_X14Y55         MUXF7 (Prop_muxf7_S_O)       0.096     1.895 r  vga_inst/rom1/data_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.895    vga_inst/rom1/data_reg[6]_i_1_n_0
    SLICE_X14Y55         LDCE                                         r  vga_inst/rom1/data_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/rom1/rom_addr_next_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/rom1/data_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.619ns  (logic 0.209ns (33.780%)  route 0.410ns (66.220%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.564     1.447    vga_inst/rom1/clk_IBUF_BUFG
    SLICE_X12Y55         FDRE                                         r  vga_inst/rom1/rom_addr_next_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  vga_inst/rom1/rom_addr_next_reg[3]/Q
                         net (fo=9, routed)           0.215     1.826    vga_inst/rom1/rom_addr_next[3]
    SLICE_X13Y59         LUT6 (Prop_lut6_I3_O)        0.045     1.871 r  vga_inst/rom1/data_reg[4]_i_1/O
                         net (fo=1, routed)           0.195     2.066    vga_inst/rom1/data_reg[4]_i_1_n_0
    SLICE_X13Y57         LDCE                                         r  vga_inst/rom1/data_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/rom1/rom_addr_next_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/rom1/data_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.654ns  (logic 0.209ns (31.937%)  route 0.445ns (68.063%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.564     1.447    vga_inst/rom1/clk_IBUF_BUFG
    SLICE_X12Y55         FDRE                                         r  vga_inst/rom1/rom_addr_next_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  vga_inst/rom1/rom_addr_next_reg[3]/Q
                         net (fo=9, routed)           0.278     1.890    vga_inst/rom1/rom_addr_next[3]
    SLICE_X13Y56         LUT6 (Prop_lut6_I3_O)        0.045     1.935 r  vga_inst/rom1/data_reg[7]_i_1/O
                         net (fo=1, routed)           0.167     2.102    vga_inst/rom1/data_reg[7]_i_1_n_0
    SLICE_X13Y54         LDCE                                         r  vga_inst/rom1/data_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/rom1/rom_addr_next_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/rom1/data_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.721ns  (logic 0.209ns (28.971%)  route 0.512ns (71.029%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.564     1.447    vga_inst/rom1/clk_IBUF_BUFG
    SLICE_X12Y55         FDRE                                         r  vga_inst/rom1/rom_addr_next_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  vga_inst/rom1/rom_addr_next_reg[2]/Q
                         net (fo=7, routed)           0.336     1.947    vga_inst/rom1/rom_addr_next[2]
    SLICE_X14Y57         LUT6 (Prop_lut6_I1_O)        0.045     1.992 r  vga_inst/rom1/data_reg[5]_i_1/O
                         net (fo=1, routed)           0.176     2.169    vga_inst/rom1/data_reg[5]_i_1_n_0
    SLICE_X14Y57         LDCE                                         r  vga_inst/rom1/data_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/rom1/rom_addr_next_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/rom1/data_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.854ns  (logic 0.209ns (24.485%)  route 0.645ns (75.515%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.564     1.447    vga_inst/rom1/clk_IBUF_BUFG
    SLICE_X12Y55         FDRE                                         r  vga_inst/rom1/rom_addr_next_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  vga_inst/rom1/rom_addr_next_reg[3]/Q
                         net (fo=9, routed)           0.361     1.972    vga_inst/rom1/rom_addr_next[3]
    SLICE_X12Y59         LUT6 (Prop_lut6_I3_O)        0.045     2.017 r  vga_inst/rom1/data_reg[1]_i_1/O
                         net (fo=1, routed)           0.284     2.301    vga_inst/rom1/data_reg[1]_i_1_n_0
    SLICE_X12Y54         LDCE                                         r  vga_inst/rom1/data_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/vga_sync_unit/hsync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.847ns  (logic 1.339ns (72.491%)  route 0.508ns (27.509%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.595     1.478    vga_inst/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X1Y43          FDCE                                         r  vga_inst/vga_sync_unit/hsync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDCE (Prop_fdce_C_Q)         0.141     1.619 r  vga_inst/vga_sync_unit/hsync_reg_reg/Q
                         net (fo=1, routed)           0.508     2.127    hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.198     3.325 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000     3.325    hsync
    P19                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/vga_sync_unit/vsync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.013ns  (logic 1.345ns (66.826%)  route 0.668ns (33.174%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.594     1.477    vga_inst/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X1Y51          FDCE                                         r  vga_inst/vga_sync_unit/vsync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  vga_inst/vga_sync_unit/vsync_reg_reg/Q
                         net (fo=1, routed)           0.668     2.286    vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.204     3.491 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000     3.491    vsync
    R19                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/vga_sync_unit/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.610ns  (logic 1.555ns (59.559%)  route 1.056ns (40.441%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.593     1.476    vga_inst/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X2Y53          FDCE                                         r  vga_inst/vga_sync_unit/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y53          FDCE (Prop_fdce_C_Q)         0.164     1.640 f  vga_inst/vga_sync_unit/h_count_reg_reg[8]/Q
                         net (fo=70, routed)          0.210     1.850    vga_inst/vga_sync_unit/h_count_reg_reg_n_0_[8]
    SLICE_X2Y54          LUT5 (Prop_lut5_I1_O)        0.045     1.895 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_2/O
                         net (fo=2, routed)           0.256     2.151    vga_inst/vga_sync_unit/video_on
    SLICE_X2Y53          LUT3 (Prop_lut3_I0_O)        0.046     2.197 r  vga_inst/vga_sync_unit/rgb_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.590     2.787    rgb_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         1.300     4.087 r  rgb_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.087    rgb[3]
    J18                                                               r  rgb[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           458 Endpoints
Min Delay           458 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            vga_inst/index_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.157ns  (logic 2.057ns (20.256%)  route 8.100ns (79.744%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  btnD_IBUF_inst/O
                         net (fo=52, routed)          4.506     5.958    vga_inst/btnD_IBUF
    SLICE_X7Y65          LUT6 (Prop_lut6_I0_O)        0.124     6.082 r  vga_inst/index[31]_i_5/O
                         net (fo=32, routed)          2.774     8.856    vga_inst/index[31]_i_5_n_0
    SLICE_X9Y57          LUT5 (Prop_lut5_I0_O)        0.154     9.010 r  vga_inst/index[2]_i_4/O
                         net (fo=1, routed)           0.820     9.830    vga_inst/index[2]_i_4_n_0
    SLICE_X5Y56          LUT4 (Prop_lut4_I3_O)        0.327    10.157 r  vga_inst/index[2]_i_1/O
                         net (fo=1, routed)           0.000    10.157    vga_inst/index[2]_i_1_n_0
    SLICE_X5Y56          FDRE                                         r  vga_inst/index_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.507     4.848    vga_inst/clk_IBUF_BUFG
    SLICE_X5Y56          FDRE                                         r  vga_inst/index_reg[2]/C

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            vga_inst/index_reg[21]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.666ns  (logic 1.700ns (19.623%)  route 6.965ns (80.377%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  btnD_IBUF_inst/O
                         net (fo=52, routed)          4.730     6.183    vga_inst/btnD_IBUF
    SLICE_X3Y64          LUT6 (Prop_lut6_I1_O)        0.124     6.307 r  vga_inst/index[31]_i_3/O
                         net (fo=2, routed)           0.877     7.184    vga_inst/baud_sync_inst/index_reg[3]
    SLICE_X9Y64          LUT6 (Prop_lut6_I0_O)        0.124     7.308 r  vga_inst/baud_sync_inst/index[30]_i_1/O
                         net (fo=28, routed)          1.358     8.666    vga_inst/baud_sync_inst_n_3
    SLICE_X3Y62          FDSE                                         r  vga_inst/index_reg[21]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.505     4.846    vga_inst/clk_IBUF_BUFG
    SLICE_X3Y62          FDSE                                         r  vga_inst/index_reg[21]/C

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            vga_inst/index_reg[22]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.666ns  (logic 1.700ns (19.623%)  route 6.965ns (80.377%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  btnD_IBUF_inst/O
                         net (fo=52, routed)          4.730     6.183    vga_inst/btnD_IBUF
    SLICE_X3Y64          LUT6 (Prop_lut6_I1_O)        0.124     6.307 r  vga_inst/index[31]_i_3/O
                         net (fo=2, routed)           0.877     7.184    vga_inst/baud_sync_inst/index_reg[3]
    SLICE_X9Y64          LUT6 (Prop_lut6_I0_O)        0.124     7.308 r  vga_inst/baud_sync_inst/index[30]_i_1/O
                         net (fo=28, routed)          1.358     8.666    vga_inst/baud_sync_inst_n_3
    SLICE_X3Y62          FDSE                                         r  vga_inst/index_reg[22]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.505     4.846    vga_inst/clk_IBUF_BUFG
    SLICE_X3Y62          FDSE                                         r  vga_inst/index_reg[22]/C

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            vga_inst/index_reg[23]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.666ns  (logic 1.700ns (19.623%)  route 6.965ns (80.377%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  btnD_IBUF_inst/O
                         net (fo=52, routed)          4.730     6.183    vga_inst/btnD_IBUF
    SLICE_X3Y64          LUT6 (Prop_lut6_I1_O)        0.124     6.307 r  vga_inst/index[31]_i_3/O
                         net (fo=2, routed)           0.877     7.184    vga_inst/baud_sync_inst/index_reg[3]
    SLICE_X9Y64          LUT6 (Prop_lut6_I0_O)        0.124     7.308 r  vga_inst/baud_sync_inst/index[30]_i_1/O
                         net (fo=28, routed)          1.358     8.666    vga_inst/baud_sync_inst_n_3
    SLICE_X3Y62          FDSE                                         r  vga_inst/index_reg[23]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.505     4.846    vga_inst/clk_IBUF_BUFG
    SLICE_X3Y62          FDSE                                         r  vga_inst/index_reg[23]/C

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            vga_inst/index_reg[24]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.666ns  (logic 1.700ns (19.623%)  route 6.965ns (80.377%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  btnD_IBUF_inst/O
                         net (fo=52, routed)          4.730     6.183    vga_inst/btnD_IBUF
    SLICE_X3Y64          LUT6 (Prop_lut6_I1_O)        0.124     6.307 r  vga_inst/index[31]_i_3/O
                         net (fo=2, routed)           0.877     7.184    vga_inst/baud_sync_inst/index_reg[3]
    SLICE_X9Y64          LUT6 (Prop_lut6_I0_O)        0.124     7.308 r  vga_inst/baud_sync_inst/index[30]_i_1/O
                         net (fo=28, routed)          1.358     8.666    vga_inst/baud_sync_inst_n_3
    SLICE_X3Y62          FDSE                                         r  vga_inst/index_reg[24]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.505     4.846    vga_inst/clk_IBUF_BUFG
    SLICE_X3Y62          FDSE                                         r  vga_inst/index_reg[24]/C

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            vga_inst/index_reg[25]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.666ns  (logic 1.700ns (19.623%)  route 6.965ns (80.377%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  btnD_IBUF_inst/O
                         net (fo=52, routed)          4.730     6.183    vga_inst/btnD_IBUF
    SLICE_X3Y64          LUT6 (Prop_lut6_I1_O)        0.124     6.307 r  vga_inst/index[31]_i_3/O
                         net (fo=2, routed)           0.877     7.184    vga_inst/baud_sync_inst/index_reg[3]
    SLICE_X9Y64          LUT6 (Prop_lut6_I0_O)        0.124     7.308 r  vga_inst/baud_sync_inst/index[30]_i_1/O
                         net (fo=28, routed)          1.358     8.666    vga_inst/baud_sync_inst_n_3
    SLICE_X3Y62          FDSE                                         r  vga_inst/index_reg[25]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.505     4.846    vga_inst/clk_IBUF_BUFG
    SLICE_X3Y62          FDSE                                         r  vga_inst/index_reg[25]/C

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            vga_inst/index_reg[26]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.666ns  (logic 1.700ns (19.623%)  route 6.965ns (80.377%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  btnD_IBUF_inst/O
                         net (fo=52, routed)          4.730     6.183    vga_inst/btnD_IBUF
    SLICE_X3Y64          LUT6 (Prop_lut6_I1_O)        0.124     6.307 r  vga_inst/index[31]_i_3/O
                         net (fo=2, routed)           0.877     7.184    vga_inst/baud_sync_inst/index_reg[3]
    SLICE_X9Y64          LUT6 (Prop_lut6_I0_O)        0.124     7.308 r  vga_inst/baud_sync_inst/index[30]_i_1/O
                         net (fo=28, routed)          1.358     8.666    vga_inst/baud_sync_inst_n_3
    SLICE_X3Y62          FDSE                                         r  vga_inst/index_reg[26]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.505     4.846    vga_inst/clk_IBUF_BUFG
    SLICE_X3Y62          FDSE                                         r  vga_inst/index_reg[26]/C

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            vga_inst/index_reg[17]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.527ns  (logic 1.700ns (19.941%)  route 6.827ns (80.059%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  btnD_IBUF_inst/O
                         net (fo=52, routed)          4.730     6.183    vga_inst/btnD_IBUF
    SLICE_X3Y64          LUT6 (Prop_lut6_I1_O)        0.124     6.307 r  vga_inst/index[31]_i_3/O
                         net (fo=2, routed)           0.877     7.184    vga_inst/baud_sync_inst/index_reg[3]
    SLICE_X9Y64          LUT6 (Prop_lut6_I0_O)        0.124     7.308 r  vga_inst/baud_sync_inst/index[30]_i_1/O
                         net (fo=28, routed)          1.219     8.527    vga_inst/baud_sync_inst_n_3
    SLICE_X3Y61          FDSE                                         r  vga_inst/index_reg[17]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.506     4.847    vga_inst/clk_IBUF_BUFG
    SLICE_X3Y61          FDSE                                         r  vga_inst/index_reg[17]/C

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            vga_inst/index_reg[18]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.527ns  (logic 1.700ns (19.941%)  route 6.827ns (80.059%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  btnD_IBUF_inst/O
                         net (fo=52, routed)          4.730     6.183    vga_inst/btnD_IBUF
    SLICE_X3Y64          LUT6 (Prop_lut6_I1_O)        0.124     6.307 r  vga_inst/index[31]_i_3/O
                         net (fo=2, routed)           0.877     7.184    vga_inst/baud_sync_inst/index_reg[3]
    SLICE_X9Y64          LUT6 (Prop_lut6_I0_O)        0.124     7.308 r  vga_inst/baud_sync_inst/index[30]_i_1/O
                         net (fo=28, routed)          1.219     8.527    vga_inst/baud_sync_inst_n_3
    SLICE_X3Y61          FDSE                                         r  vga_inst/index_reg[18]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.506     4.847    vga_inst/clk_IBUF_BUFG
    SLICE_X3Y61          FDSE                                         r  vga_inst/index_reg[18]/C

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            vga_inst/index_reg[19]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.527ns  (logic 1.700ns (19.941%)  route 6.827ns (80.059%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  btnD_IBUF_inst/O
                         net (fo=52, routed)          4.730     6.183    vga_inst/btnD_IBUF
    SLICE_X3Y64          LUT6 (Prop_lut6_I1_O)        0.124     6.307 r  vga_inst/index[31]_i_3/O
                         net (fo=2, routed)           0.877     7.184    vga_inst/baud_sync_inst/index_reg[3]
    SLICE_X9Y64          LUT6 (Prop_lut6_I0_O)        0.124     7.308 r  vga_inst/baud_sync_inst/index[30]_i_1/O
                         net (fo=28, routed)          1.219     8.527    vga_inst/baud_sync_inst_n_3
    SLICE_X3Y61          FDSE                                         r  vga_inst/index_reg[19]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.506     4.847    vga_inst/clk_IBUF_BUFG
    SLICE_X3Y61          FDSE                                         r  vga_inst/index_reg[19]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 en_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_inst/baud_sync_inst/en_sync_1_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.284ns  (logic 0.164ns (57.771%)  route 0.120ns (42.229%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE                         0.000     0.000 r  en_reg/C
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  en_reg/Q
                         net (fo=3, routed)           0.120     0.284    vga_inst/baud_sync_inst/en
    SLICE_X2Y64          FDCE                                         r  vga_inst/baud_sync_inst/en_sync_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.858     1.986    vga_inst/baud_sync_inst/clk_IBUF_BUFG
    SLICE_X2Y64          FDCE                                         r  vga_inst/baud_sync_inst/en_sync_1_reg/C

Slack:                    inf
  Source:                 data_in_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_inst/index_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.499ns  (logic 0.296ns (59.300%)  route 0.203ns (40.700%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDRE                         0.000     0.000 r  data_in_reg[6]/C
    SLICE_X1Y64          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  data_in_reg[6]/Q
                         net (fo=25, routed)          0.150     0.291    vga_inst/Q[6]
    SLICE_X3Y63          LUT5 (Prop_lut5_I3_O)        0.048     0.339 f  vga_inst/index[0]_i_3/O
                         net (fo=1, routed)           0.053     0.392    vga_inst/index[0]_i_3_n_0
    SLICE_X3Y63          LUT6 (Prop_lut6_I3_O)        0.107     0.499 r  vga_inst/index[0]_i_1/O
                         net (fo=1, routed)           0.000     0.499    vga_inst/index[0]_i_1_n_0
    SLICE_X3Y63          FDRE                                         r  vga_inst/index_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.858     1.986    vga_inst/clk_IBUF_BUFG
    SLICE_X3Y63          FDRE                                         r  vga_inst/index_reg[0]/C

Slack:                    inf
  Source:                 data_in_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_inst/readAscii_reg[12][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.504ns  (logic 0.141ns (27.984%)  route 0.363ns (72.016%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDRE                         0.000     0.000 r  data_in_reg[6]/C
    SLICE_X1Y64          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  data_in_reg[6]/Q
                         net (fo=25, routed)          0.363     0.504    vga_inst/Q[6]
    SLICE_X6Y61          FDRE                                         r  vga_inst/readAscii_reg[12][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.860     1.987    vga_inst/clk_IBUF_BUFG
    SLICE_X6Y61          FDRE                                         r  vga_inst/readAscii_reg[12][6]/C

Slack:                    inf
  Source:                 data_in_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_inst/readAscii_reg[5][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.546ns  (logic 0.141ns (25.824%)  route 0.405ns (74.176%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDRE                         0.000     0.000 r  data_in_reg[4]/C
    SLICE_X0Y64          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  data_in_reg[4]/Q
                         net (fo=25, routed)          0.405     0.546    vga_inst/Q[4]
    SLICE_X11Y65         FDRE                                         r  vga_inst/readAscii_reg[5][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.827     1.955    vga_inst/clk_IBUF_BUFG
    SLICE_X11Y65         FDRE                                         r  vga_inst/readAscii_reg[5][4]/C

Slack:                    inf
  Source:                 data_in_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_inst/readAscii_reg[12][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.568ns  (logic 0.141ns (24.822%)  route 0.427ns (75.178%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDRE                         0.000     0.000 r  data_in_reg[0]/C
    SLICE_X0Y64          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  data_in_reg[0]/Q
                         net (fo=20, routed)          0.427     0.568    vga_inst/Q[0]
    SLICE_X6Y61          FDRE                                         r  vga_inst/readAscii_reg[12][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.860     1.987    vga_inst/clk_IBUF_BUFG
    SLICE_X6Y61          FDRE                                         r  vga_inst/readAscii_reg[12][0]/C

Slack:                    inf
  Source:                 data_in_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_inst/readAscii_reg[12][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.574ns  (logic 0.128ns (22.298%)  route 0.446ns (77.702%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDRE                         0.000     0.000 r  data_in_reg[5]/C
    SLICE_X0Y64          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  data_in_reg[5]/Q
                         net (fo=25, routed)          0.446     0.574    vga_inst/Q[5]
    SLICE_X7Y61          FDRE                                         r  vga_inst/readAscii_reg[12][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.860     1.987    vga_inst/clk_IBUF_BUFG
    SLICE_X7Y61          FDRE                                         r  vga_inst/readAscii_reg[12][5]/C

Slack:                    inf
  Source:                 data_in_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_inst/readAscii_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.582ns  (logic 0.128ns (21.978%)  route 0.454ns (78.022%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDRE                         0.000     0.000 r  data_in_reg[1]/C
    SLICE_X0Y64          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  data_in_reg[1]/Q
                         net (fo=24, routed)          0.454     0.582    vga_inst/Q[1]
    SLICE_X10Y60         FDRE                                         r  vga_inst/readAscii_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.831     1.959    vga_inst/clk_IBUF_BUFG
    SLICE_X10Y60         FDRE                                         r  vga_inst/readAscii_reg[0][1]/C

Slack:                    inf
  Source:                 data_in_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_inst/readAscii_reg[8][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.586ns  (logic 0.128ns (21.833%)  route 0.458ns (78.167%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDRE                         0.000     0.000 r  data_in_reg[5]/C
    SLICE_X0Y64          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  data_in_reg[5]/Q
                         net (fo=25, routed)          0.458     0.586    vga_inst/Q[5]
    SLICE_X11Y62         FDRE                                         r  vga_inst/readAscii_reg[8][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.829     1.957    vga_inst/clk_IBUF_BUFG
    SLICE_X11Y62         FDRE                                         r  vga_inst/readAscii_reg[8][5]/C

Slack:                    inf
  Source:                 data_in_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_inst/readAscii_reg[12][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.592ns  (logic 0.141ns (23.831%)  route 0.451ns (76.169%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDRE                         0.000     0.000 r  data_in_reg[2]/C
    SLICE_X0Y64          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  data_in_reg[2]/Q
                         net (fo=20, routed)          0.451     0.592    vga_inst/Q[2]
    SLICE_X7Y61          FDRE                                         r  vga_inst/readAscii_reg[12][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.860     1.987    vga_inst/clk_IBUF_BUFG
    SLICE_X7Y61          FDRE                                         r  vga_inst/readAscii_reg[12][2]/C

Slack:                    inf
  Source:                 data_in_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_inst/readAscii_reg[10][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.605ns  (logic 0.141ns (23.298%)  route 0.464ns (76.702%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDRE                         0.000     0.000 r  data_in_reg[6]/C
    SLICE_X1Y64          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  data_in_reg[6]/Q
                         net (fo=25, routed)          0.464     0.605    vga_inst/Q[6]
    SLICE_X9Y63          FDRE                                         r  vga_inst/readAscii_reg[10][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.828     1.956    vga_inst/clk_IBUF_BUFG
    SLICE_X9Y63          FDRE                                         r  vga_inst/readAscii_reg[10][6]/C





