# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../x2mx9_sdramfsm.v" \
"../../../../../powerpcfsm.v" \
"../../../../lab3.srcs/sources_1/new/splitter.v" \
"../../../../lab3.srcs/sources_1/new/CS_split.v" \
"../../../../../mpc106fsm.v" \
"../../../../lab3.ip_user_files/bd/design_1/ip/design_1_x2mx9_sdramfsm_0_0/sim/design_1_x2mx9_sdramfsm_0_0.v" \
"../../../../lab3.ip_user_files/bd/design_1/ip/design_1_powerpcfsm_0_2/sim/design_1_powerpcfsm_0_2.v" \
"../../../../lab3.ip_user_files/bd/design_1/ip/design_1_splitter_0_0/sim/design_1_splitter_0_0.v" \
"../../../../lab3.ip_user_files/bd/design_1/ip/design_1_CS_split_0_0/sim/design_1_CS_split_0_0.v" \
"../../../../lab3.ip_user_files/bd/design_1/ip/design_1_mpc106fsm_0_1/sim/design_1_mpc106fsm_0_1.v" \
"../../../../lab3.ip_user_files/bd/design_1/sim/design_1.v" \
"../../../../lab3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" \
"../../../../../test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
