Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,4379
design__instance__area,49036.3
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,31
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,31
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.0013855505967512727
power__switching__total,0.0010130404261872172
power__leakage__total,3.681872939864661E-8
power__total,0.0023986278101801872
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.4859226492053745
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.9340261051188056
timing__hold__ws__corner:nom_tt_025C_1v80,0.31602421574120876
timing__setup__ws__corner:nom_tt_025C_1v80,2.574869279561826
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.316024
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,3.706143
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,161
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,31
design__max_cap_violation__count__corner:nom_ss_100C_1v60,4
clock__skew__worst_hold__corner:nom_ss_100C_1v60,1.0114067647445115
clock__skew__worst_setup__corner:nom_ss_100C_1v60,1.5114068202556643
timing__hold__ws__corner:nom_ss_100C_1v60,0.8569349916661106
timing__setup__ws__corner:nom_ss_100C_1v60,-2.7207623590863266
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,-46.0042328364234
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,-2.7207623590863266
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.856935
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,48
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,-2.720762
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,48
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,25
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,31
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.40977428166070273
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.7058453465944297
timing__hold__ws__corner:nom_ff_n40C_1v95,0.11651968608665135
timing__setup__ws__corner:nom_ff_n40C_1v95,3.0848702243616466
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.116520
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,4.493104
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,227
design__max_fanout_violation__count,31
design__max_cap_violation__count,5
clock__skew__worst_hold,1.036525783431675
clock__skew__worst_setup,0.6972844166094254
timing__hold__ws,0.11438628146219484
timing__setup__ws,-3.2461412254797524
timing__hold__tns,0.0
timing__setup__tns,-67.61911399981281
timing__hold__wns,0
timing__setup__wns,-3.2461412254797524
timing__hold_vio__count,0
timing__hold_r2r__ws,0.114386
timing__hold_r2r_vio__count,0
timing__setup_vio__count,149
timing__setup_r2r__ws,-3.246141
timing__setup_r2r_vio__count,149
design__die__bbox,0.0 0.0 334.88 225.76
design__core__bbox,2.76 2.72 332.12 223.04
design__io,45
design__die__area,75602.5
design__core__area,72564.6
design__instance__count__stdcell,4378
design__instance__area__stdcell,33291.9
design__instance__count__macros,1
design__instance__area__macros,15744.4
design__instance__utilization,0.675761
design__instance__utilization__stdcell,0.585917
design__instance__count__class:macro,1
design__instance__count__class:buffer,13
design__instance__count__class:inverter,91
design__instance__count__class:clock_gate_cell,1
design__instance__count__class:sequential_cell,367
design__instance__count__class:multi_input_combinational_cell,2420
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,3614
design__instance__count__class:tap_cell,837
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,121035
design__violations,0
design__instance__count__class:timing_repair_buffer,518
design__instance__count__class:clock_buffer,31
design__instance__count__class:clock_inverter,26
design__instance__count__setup_buffer,1
design__instance__count__hold_buffer,164
antenna__violating__nets,19
antenna__violating__pins,22
route__antenna_violation__count,19
antenna_diodes_count,74
design__instance__count__class:antenna_cell,74
route__net,3526
route__net__special,2
route__drc_errors__iter:1,3787
route__wirelength__iter:1,149652
route__drc_errors__iter:2,2217
route__wirelength__iter:2,147795
route__drc_errors__iter:3,2308
route__wirelength__iter:3,147179
route__drc_errors__iter:4,632
route__wirelength__iter:4,147174
route__drc_errors__iter:5,166
route__wirelength__iter:5,147178
route__drc_errors__iter:6,33
route__wirelength__iter:6,147107
route__drc_errors__iter:7,30
route__wirelength__iter:7,147067
route__drc_errors__iter:8,1
route__wirelength__iter:8,147039
route__drc_errors__iter:9,0
route__wirelength__iter:9,147051
route__drc_errors,0
route__wirelength,147051
route__vias,29322
route__vias__singlecut,29322
route__vias__multicut,0
design__disconnected_pin__count,5
design__critical_disconnected_pin__count,0
route__wirelength__max,818.74
timing__unannotated_net__count__corner:nom_tt_025C_1v80,30
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,30
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,30
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,28
design__max_fanout_violation__count__corner:min_tt_025C_1v80,31
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.4787776977060238
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.920922253410855
timing__hold__ws__corner:min_tt_025C_1v80,0.3102669875507358
timing__setup__ws__corner:min_tt_025C_1v80,2.5971447949578996
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.310267
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,3.800833
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,30
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,109
design__max_fanout_violation__count__corner:min_ss_100C_1v60,31
design__max_cap_violation__count__corner:min_ss_100C_1v60,3
clock__skew__worst_hold__corner:min_ss_100C_1v60,0.9887775322827884
clock__skew__worst_setup__corner:min_ss_100C_1v60,1.4887775877939413
timing__hold__ws__corner:min_ss_100C_1v60,0.8478885611387069
timing__setup__ws__corner:min_ss_100C_1v60,-2.1894859878192987
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,-28.719878843578343
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,-2.1894859878192987
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.847889
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,43
timing__setup_r2r__ws__corner:min_ss_100C_1v60,-2.189486
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,43
timing__unannotated_net__count__corner:min_ss_100C_1v60,30
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,25
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,31
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.4062705287181953
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.6972844166094254
timing__hold__ws__corner:min_ff_n40C_1v95,0.11438628146219484
timing__setup__ws__corner:min_ff_n40C_1v95,3.1019276913944056
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.114386
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,4.557961
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,30
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,40
design__max_fanout_violation__count__corner:max_tt_025C_1v80,31
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.4949427674463504
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.9504669542662486
timing__hold__ws__corner:max_tt_025C_1v80,0.3213379653319528
timing__setup__ws__corner:max_tt_025C_1v80,2.546718463753271
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.321338
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,3.616488
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,30
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,227
design__max_fanout_violation__count__corner:max_ss_100C_1v60,31
design__max_cap_violation__count__corner:max_ss_100C_1v60,5
clock__skew__worst_hold__corner:max_ss_100C_1v60,1.036525783431675
clock__skew__worst_setup__corner:max_ss_100C_1v60,1.5365258389428278
timing__hold__ws__corner:max_ss_100C_1v60,0.8660306050748962
timing__setup__ws__corner:max_ss_100C_1v60,-3.2461412254797524
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,-67.61911399981281
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,-3.2461412254797524
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.866031
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,58
timing__setup_r2r__ws__corner:max_ss_100C_1v60,-3.246141
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,58
timing__unannotated_net__count__corner:max_ss_100C_1v60,30
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,25
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,31
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.4166420659741169
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.7171631269610008
timing__hold__ws__corner:max_ff_n40C_1v95,0.11910112122536651
timing__setup__ws__corner:max_ff_n40C_1v95,3.0621008817502533
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.119101
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,4.427468
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,30
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,30
timing__unannotated_net_filtered__count,0
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
