<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\FPGA\Nano4K_HDMI\impl\gwsynthesis\Nano4K_HDMI.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\FPGA\Nano4K_HDMI\src\Nano4K_HDMI.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.06</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NSR-LV4CQN48PC7/I6</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NSR-4C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sat Jun 04 15:59:09 2022
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2022 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C7/I6</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C7/I6</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>649</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>360</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>47</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>pll/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>1.300</td>
<td>769.500
<td>0.000</td>
<td>0.650</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>pll/CLKOUT </td>
</tr>
<tr>
<td>pll/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>1.300</td>
<td>769.500
<td>0.000</td>
<td>0.650</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>pll/CLKOUTP </td>
</tr>
<tr>
<td>pll/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>2.599</td>
<td>384.750
<td>0.000</td>
<td>1.300</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>pll/CLKOUTD </td>
</tr>
<tr>
<td>pll/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>3.899</td>
<td>256.500
<td>0.000</td>
<td>1.949</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>pll/CLKOUTD3 </td>
</tr>
<tr>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>6.498</td>
<td>153.900
<td>0.000</td>
<td>3.249</td>
<td>pll/CLKOUT</td>
<td>pll/CLKOUT.default_gen_clk</td>
<td>clk_pixel_gen/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
<td>153.900(MHz)</td>
<td style="color: #FF0000;">90.307(MHz)</td>
<td>11</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk!</h4>
<h4>No timing paths to get frequency of pll/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pll/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pll/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pll/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>-118.019</td>
<td>47</td>
</tr>
<tr>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-4.576</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0/Q</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_4_s0/D</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>6.498</td>
<td>0.000</td>
<td>10.777</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-4.377</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0/Q</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_4_s0/D</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>6.498</td>
<td>0.000</td>
<td>10.578</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-4.218</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0/Q</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_4_s0/D</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>6.498</td>
<td>0.000</td>
<td>10.420</td>
</tr>
<tr style="color: #FF0000;">
<td>4</td>
<td>-4.210</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0/Q</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_3_s0/D</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>6.498</td>
<td>0.000</td>
<td>10.411</td>
</tr>
<tr style="color: #FF0000;">
<td>5</td>
<td>-4.051</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0/Q</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_3_s0/D</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>6.498</td>
<td>0.000</td>
<td>10.252</td>
</tr>
<tr style="color: #FF0000;">
<td>6</td>
<td>-3.970</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0/Q</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_3_s0/D</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>6.498</td>
<td>0.000</td>
<td>10.172</td>
</tr>
<tr style="color: #FF0000;">
<td>7</td>
<td>-3.270</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0/Q</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/dout_0_s0/D</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>6.498</td>
<td>0.000</td>
<td>9.472</td>
</tr>
<tr style="color: #FF0000;">
<td>8</td>
<td>-3.136</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0/Q</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/dout_0_s0/D</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>6.498</td>
<td>0.000</td>
<td>9.337</td>
</tr>
<tr style="color: #FF0000;">
<td>9</td>
<td>-3.128</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0/Q</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_1_s0/D</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>6.498</td>
<td>0.000</td>
<td>9.329</td>
</tr>
<tr style="color: #FF0000;">
<td>10</td>
<td>-3.025</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0/Q</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/dout_1_s0/D</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>6.498</td>
<td>0.000</td>
<td>9.227</td>
</tr>
<tr style="color: #FF0000;">
<td>11</td>
<td>-3.025</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0/Q</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/dout_7_s0/D</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>6.498</td>
<td>0.000</td>
<td>9.227</td>
</tr>
<tr style="color: #FF0000;">
<td>12</td>
<td>-2.891</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0/Q</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_1_s0/D</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>6.498</td>
<td>0.000</td>
<td>9.093</td>
</tr>
<tr style="color: #FF0000;">
<td>13</td>
<td>-2.887</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0/Q</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_2_s0/D</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>6.498</td>
<td>0.000</td>
<td>9.088</td>
</tr>
<tr style="color: #FF0000;">
<td>14</td>
<td>-2.851</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0/Q</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/dout_2_s0/D</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>6.498</td>
<td>0.000</td>
<td>9.052</td>
</tr>
<tr style="color: #FF0000;">
<td>15</td>
<td>-2.851</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0/Q</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/dout_9_s0/D</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>6.498</td>
<td>0.000</td>
<td>9.052</td>
</tr>
<tr style="color: #FF0000;">
<td>16</td>
<td>-2.839</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0/Q</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_2_s0/D</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>6.498</td>
<td>0.000</td>
<td>9.040</td>
</tr>
<tr style="color: #FF0000;">
<td>17</td>
<td>-2.826</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0/Q</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/dout_2_s0/D</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>6.498</td>
<td>0.000</td>
<td>9.028</td>
</tr>
<tr style="color: #FF0000;">
<td>18</td>
<td>-2.826</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0/Q</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/dout_3_s0/D</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>6.498</td>
<td>0.000</td>
<td>9.028</td>
</tr>
<tr style="color: #FF0000;">
<td>19</td>
<td>-2.822</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0/Q</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/dout_7_s0/D</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>6.498</td>
<td>0.000</td>
<td>9.023</td>
</tr>
<tr style="color: #FF0000;">
<td>20</td>
<td>-2.696</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0/Q</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/dout_6_s0/D</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>6.498</td>
<td>0.000</td>
<td>8.897</td>
</tr>
<tr style="color: #FF0000;">
<td>21</td>
<td>-2.615</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0/Q</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/dout_1_s0/D</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>6.498</td>
<td>0.000</td>
<td>8.816</td>
</tr>
<tr style="color: #FF0000;">
<td>22</td>
<td>-2.611</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0/Q</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/dout_4_s0/D</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>6.498</td>
<td>0.000</td>
<td>8.812</td>
</tr>
<tr style="color: #FF0000;">
<td>23</td>
<td>-2.526</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0/Q</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/dout_6_s0/D</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>6.498</td>
<td>0.000</td>
<td>8.727</td>
</tr>
<tr style="color: #FF0000;">
<td>24</td>
<td>-2.523</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0/Q</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/dout_1_s0/D</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>6.498</td>
<td>0.000</td>
<td>8.724</td>
</tr>
<tr style="color: #FF0000;">
<td>25</td>
<td>-2.511</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0/Q</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/dout_0_s0/D</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>6.498</td>
<td>0.000</td>
<td>8.712</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.524</td>
<td>cnt_de_23_s1/Q</td>
<td>cnt_de_23_s1/D</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>2</td>
<td>0.524</td>
<td>cnt_v_6_s1/Q</td>
<td>cnt_v_6_s1/D</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>3</td>
<td>0.524</td>
<td>cnt_white_3_s0/Q</td>
<td>cnt_white_3_s0/D</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>4</td>
<td>0.524</td>
<td>cnt_h_3_s0/Q</td>
<td>cnt_h_3_s0/D</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>5</td>
<td>0.525</td>
<td>cnt_de_3_s1/Q</td>
<td>cnt_de_3_s1/D</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>6</td>
<td>0.525</td>
<td>cnt_white_1_s0/Q</td>
<td>cnt_white_1_s0/D</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>7</td>
<td>0.525</td>
<td>cnt_white_4_s0/Q</td>
<td>cnt_white_4_s0/D</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>8</td>
<td>0.525</td>
<td>cnt_white_6_s0/Q</td>
<td>cnt_white_6_s0/D</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>9</td>
<td>0.525</td>
<td>cnt_white_15_s0/Q</td>
<td>cnt_white_15_s0/D</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>10</td>
<td>0.525</td>
<td>cnt_white_17_s0/Q</td>
<td>cnt_white_17_s0/D</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>11</td>
<td>0.525</td>
<td>cnt_white_22_s0/Q</td>
<td>cnt_white_22_s0/D</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>12</td>
<td>0.525</td>
<td>cnt_h_1_s0/Q</td>
<td>cnt_h_1_s0/D</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>13</td>
<td>0.525</td>
<td>cnt_h_2_s0/Q</td>
<td>cnt_h_2_s0/D</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>14</td>
<td>0.526</td>
<td>cnt_de_4_s1/Q</td>
<td>cnt_de_4_s1/D</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.526</td>
</tr>
<tr>
<td>15</td>
<td>0.526</td>
<td>cnt_de_11_s1/Q</td>
<td>cnt_de_11_s1/D</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.526</td>
</tr>
<tr>
<td>16</td>
<td>0.526</td>
<td>cnt_de_13_s1/Q</td>
<td>cnt_de_13_s1/D</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.526</td>
</tr>
<tr>
<td>17</td>
<td>0.526</td>
<td>cnt_de_18_s1/Q</td>
<td>cnt_de_18_s1/D</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.526</td>
</tr>
<tr>
<td>18</td>
<td>0.526</td>
<td>cnt_v_0_s1/Q</td>
<td>cnt_v_0_s1/D</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.526</td>
</tr>
<tr>
<td>19</td>
<td>0.526</td>
<td>cnt_v_5_s1/Q</td>
<td>cnt_v_5_s1/D</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.526</td>
</tr>
<tr>
<td>20</td>
<td>0.526</td>
<td>cnt_v_7_s1/Q</td>
<td>cnt_v_7_s1/D</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.526</td>
</tr>
<tr>
<td>21</td>
<td>0.526</td>
<td>cnt_white_9_s0/Q</td>
<td>cnt_white_9_s0/D</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.526</td>
</tr>
<tr>
<td>22</td>
<td>0.526</td>
<td>cnt_white_11_s0/Q</td>
<td>cnt_white_11_s0/D</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.526</td>
</tr>
<tr>
<td>23</td>
<td>0.526</td>
<td>cnt_h_10_s0/Q</td>
<td>cnt_h_10_s0/D</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.526</td>
</tr>
<tr>
<td>24</td>
<td>0.527</td>
<td>cnt_v_11_s1/Q</td>
<td>cnt_v_11_s1/D</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.527</td>
</tr>
<tr>
<td>25</td>
<td>0.527</td>
<td>cnt_h_0_s0/Q</td>
<td>cnt_h_0_s0/D</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.527</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>2.268</td>
<td>3.194</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
<td>cnt_h_10_s0</td>
</tr>
<tr>
<td>2</td>
<td>2.268</td>
<td>3.194</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
<td>cnt_h_8_s0</td>
</tr>
<tr>
<td>3</td>
<td>2.268</td>
<td>3.194</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
<td>cnt_h_4_s0</td>
</tr>
<tr>
<td>4</td>
<td>2.268</td>
<td>3.194</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
<td>cnt_white_20_s0</td>
</tr>
<tr>
<td>5</td>
<td>2.268</td>
<td>3.194</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
<td>cnt_white_4_s0</td>
</tr>
<tr>
<td>6</td>
<td>2.268</td>
<td>3.194</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
<td>cnt_de_10_s1</td>
</tr>
<tr>
<td>7</td>
<td>2.268</td>
<td>3.194</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
<td>cnt_de_11_s1</td>
</tr>
<tr>
<td>8</td>
<td>2.268</td>
<td>3.194</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
<td>cnt_white_5_s0</td>
</tr>
<tr>
<td>9</td>
<td>2.268</td>
<td>3.194</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
<td>cnt_de_12_s1</td>
</tr>
<tr>
<td>10</td>
<td>2.268</td>
<td>3.194</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/c0_d_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.201</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.625</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.424</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[0][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0/CLK</td>
</tr>
<tr>
<td>0.764</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>125</td>
<td>R12C24[0][B]</td>
<td style=" font-weight:bold;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0/Q</td>
</tr>
<tr>
<td>1.380</td>
<td>0.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[0][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/n660_s2/I0</td>
</tr>
<tr>
<td>2.145</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C26[0][B]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/n660_s2/F</td>
</tr>
<tr>
<td>2.153</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[0][A]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s19/I3</td>
</tr>
<tr>
<td>2.967</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C26[0][A]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s19/F</td>
</tr>
<tr>
<td>2.971</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[1][A]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s17/I2</td>
</tr>
<tr>
<td>3.435</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C26[1][A]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s17/F</td>
</tr>
<tr>
<td>4.061</td>
<td>0.626</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[0][A]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/n605_s2/I2</td>
</tr>
<tr>
<td>4.876</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C24[0][A]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/n605_s2/F</td>
</tr>
<tr>
<td>5.247</td>
<td>0.371</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[3][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_3_s11/I1</td>
</tr>
<tr>
<td>5.856</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C24[3][B]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_3_s11/F</td>
</tr>
<tr>
<td>6.468</td>
<td>0.612</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C23[2][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_2_s15/I2</td>
</tr>
<tr>
<td>6.932</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C23[2][B]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_2_s15/F</td>
</tr>
<tr>
<td>7.544</td>
<td>0.612</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C22[1][A]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/n534_s1/I1</td>
</tr>
<tr>
<td>7.878</td>
<td>0.334</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C22[1][A]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/n534_s1/COUT</td>
</tr>
<tr>
<td>8.904</td>
<td>1.025</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[3][A]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/n578_s7/I2</td>
</tr>
<tr>
<td>9.367</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C22[3][A]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/n578_s7/F</td>
</tr>
<tr>
<td>9.677</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C23[3][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/n578_s2/I0</td>
</tr>
<tr>
<td>10.141</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C23[3][B]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/n578_s2/F</td>
</tr>
<tr>
<td>10.737</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[2][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/n578_s1/I0</td>
</tr>
<tr>
<td>11.201</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C23[2][B]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/n578_s1/F</td>
</tr>
<tr>
<td>11.201</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[2][B]</td>
<td style=" font-weight:bold;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.498</td>
<td>6.498</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.498</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.742</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>6.922</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[2][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_4_s0/CLK</td>
</tr>
<tr>
<td>6.625</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C23[2][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.498</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.655, 52.476%; route: 4.782, 44.373%; tC2Q: 0.340, 3.151%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.377</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.002</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.625</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.424</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[0][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0/CLK</td>
</tr>
<tr>
<td>0.764</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>125</td>
<td>R12C24[0][B]</td>
<td style=" font-weight:bold;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0/Q</td>
</tr>
<tr>
<td>2.510</td>
<td>1.746</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[0][A]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/n658_s3/I1</td>
</tr>
<tr>
<td>3.270</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C29[0][A]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/n658_s3/F</td>
</tr>
<tr>
<td>3.582</td>
<td>0.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C29[0][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_2_s21/I1</td>
</tr>
<tr>
<td>4.396</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R12C29[0][B]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_2_s21/F</td>
</tr>
<tr>
<td>4.409</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C29[1][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_2_s18/I3</td>
</tr>
<tr>
<td>5.223</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C29[1][B]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_2_s18/F</td>
</tr>
<tr>
<td>5.847</td>
<td>0.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[3][A]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_2_s15/I3</td>
</tr>
<tr>
<td>6.456</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C30[3][A]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_2_s15/F</td>
</tr>
<tr>
<td>7.422</td>
<td>0.967</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[1][A]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/n237_s5/I1</td>
</tr>
<tr>
<td>7.830</td>
<td>0.408</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C27[1][A]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/n237_s5/COUT</td>
</tr>
<tr>
<td>7.830</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C27[1][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/n236_s4/CIN</td>
</tr>
<tr>
<td>8.247</td>
<td>0.417</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C27[1][B]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/n236_s4/SUM</td>
</tr>
<tr>
<td>8.496</td>
<td>0.249</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C27[3][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/n578_s5/I3</td>
</tr>
<tr>
<td>9.261</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[3][B]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/n578_s5/F</td>
</tr>
<tr>
<td>9.265</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C27[3][A]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/n578_s3/I0</td>
</tr>
<tr>
<td>10.030</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C27[3][A]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/n578_s3/F</td>
</tr>
<tr>
<td>10.393</td>
<td>0.363</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C29[0][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/n578_s1/I1</td>
</tr>
<tr>
<td>11.002</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[0][B]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/n578_s1/F</td>
</tr>
<tr>
<td>11.002</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C29[0][B]</td>
<td style=" font-weight:bold;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.498</td>
<td>6.498</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.498</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.742</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>6.922</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C29[0][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_4_s0/CLK</td>
</tr>
<tr>
<td>6.625</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C29[0][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.498</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.961, 56.356%; route: 4.277, 40.433%; tC2Q: 0.340, 3.211%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.218</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.843</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.625</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.424</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[0][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0/CLK</td>
</tr>
<tr>
<td>0.764</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>125</td>
<td>R12C24[0][B]</td>
<td style=" font-weight:bold;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0/Q</td>
</tr>
<tr>
<td>2.188</td>
<td>1.425</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[0][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/n661_s1/I2</td>
</tr>
<tr>
<td>2.975</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R11C19[0][B]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/n661_s1/F</td>
</tr>
<tr>
<td>3.292</td>
<td>0.318</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[0][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/n658_s1/I3</td>
</tr>
<tr>
<td>3.755</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R12C19[0][B]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/n658_s1/F</td>
</tr>
<tr>
<td>4.069</td>
<td>0.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_1_s16/I3</td>
</tr>
<tr>
<td>4.533</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R11C19[1][A]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_1_s16/F</td>
</tr>
<tr>
<td>5.156</td>
<td>0.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[3][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_1_s22/I2</td>
</tr>
<tr>
<td>5.971</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C20[3][B]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_1_s22/F</td>
</tr>
<tr>
<td>6.933</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C18[0][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/n238_s5/I1</td>
</tr>
<tr>
<td>7.341</td>
<td>0.408</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C18[0][B]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/n238_s5/COUT</td>
</tr>
<tr>
<td>7.341</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C18[1][A]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/n237_s5/CIN</td>
</tr>
<tr>
<td>7.732</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R9C18[1][A]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/n237_s5/SUM</td>
</tr>
<tr>
<td>8.044</td>
<td>0.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[3][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/n578_s5/I2</td>
</tr>
<tr>
<td>8.638</td>
<td>0.594</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C19[3][B]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/n578_s5/F</td>
</tr>
<tr>
<td>8.948</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[3][A]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/n578_s3/I0</td>
</tr>
<tr>
<td>9.412</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C19[3][A]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/n578_s3/F</td>
</tr>
<tr>
<td>10.380</td>
<td>0.967</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/n578_s1/I1</td>
</tr>
<tr>
<td>10.843</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][B]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/n578_s1/F</td>
</tr>
<tr>
<td>10.843</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][B]</td>
<td style=" font-weight:bold;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.498</td>
<td>6.498</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.498</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.742</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>6.922</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[1][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_4_s0/CLK</td>
</tr>
<tr>
<td>6.625</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C21[1][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.498</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.848, 46.532%; route: 5.232, 50.209%; tC2Q: 0.340, 3.260%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.210</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.835</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.625</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.424</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[0][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0/CLK</td>
</tr>
<tr>
<td>0.764</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>125</td>
<td>R12C24[0][B]</td>
<td style=" font-weight:bold;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0/Q</td>
</tr>
<tr>
<td>1.380</td>
<td>0.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[0][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/n660_s2/I0</td>
</tr>
<tr>
<td>2.145</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C26[0][B]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/n660_s2/F</td>
</tr>
<tr>
<td>2.153</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[0][A]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s19/I3</td>
</tr>
<tr>
<td>2.967</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C26[0][A]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s19/F</td>
</tr>
<tr>
<td>2.971</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[1][A]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s17/I2</td>
</tr>
<tr>
<td>3.435</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C26[1][A]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s17/F</td>
</tr>
<tr>
<td>4.061</td>
<td>0.626</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[0][A]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/n605_s2/I2</td>
</tr>
<tr>
<td>4.876</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C24[0][A]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/n605_s2/F</td>
</tr>
<tr>
<td>5.247</td>
<td>0.371</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[3][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_3_s11/I1</td>
</tr>
<tr>
<td>5.856</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C24[3][B]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_3_s11/F</td>
</tr>
<tr>
<td>6.468</td>
<td>0.612</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C23[2][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_2_s15/I2</td>
</tr>
<tr>
<td>6.932</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C23[2][B]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_2_s15/F</td>
</tr>
<tr>
<td>7.544</td>
<td>0.612</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C22[1][A]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/n534_s1/I1</td>
</tr>
<tr>
<td>8.063</td>
<td>0.519</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C22[1][A]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/n534_s1/SUM</td>
</tr>
<tr>
<td>8.648</td>
<td>0.584</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C23[3][A]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/n579_s3/I0</td>
</tr>
<tr>
<td>9.412</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C23[3][A]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/n579_s3/F</td>
</tr>
<tr>
<td>10.021</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[2][A]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/n579_s1/I1</td>
</tr>
<tr>
<td>10.835</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C23[2][A]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/n579_s1/F</td>
</tr>
<tr>
<td>10.835</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[2][A]</td>
<td style=" font-weight:bold;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.498</td>
<td>6.498</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.498</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.742</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>6.922</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[2][A]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_3_s0/CLK</td>
</tr>
<tr>
<td>6.625</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C23[2][A]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.498</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.029, 57.908%; route: 4.043, 38.830%; tC2Q: 0.340, 3.262%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.051</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.676</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.625</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.424</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[0][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0/CLK</td>
</tr>
<tr>
<td>0.764</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>125</td>
<td>R12C24[0][B]</td>
<td style=" font-weight:bold;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0/Q</td>
</tr>
<tr>
<td>2.188</td>
<td>1.425</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[0][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/n661_s1/I2</td>
</tr>
<tr>
<td>2.975</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R11C19[0][B]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/n661_s1/F</td>
</tr>
<tr>
<td>3.292</td>
<td>0.318</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[0][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/n658_s1/I3</td>
</tr>
<tr>
<td>3.755</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R12C19[0][B]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/n658_s1/F</td>
</tr>
<tr>
<td>4.069</td>
<td>0.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_1_s16/I3</td>
</tr>
<tr>
<td>4.533</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R11C19[1][A]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_1_s16/F</td>
</tr>
<tr>
<td>5.156</td>
<td>0.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[3][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_1_s22/I2</td>
</tr>
<tr>
<td>5.971</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C20[3][B]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_1_s22/F</td>
</tr>
<tr>
<td>6.933</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C18[0][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/n238_s5/I1</td>
</tr>
<tr>
<td>7.453</td>
<td>0.519</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R9C18[0][B]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/n238_s5/SUM</td>
</tr>
<tr>
<td>7.731</td>
<td>0.279</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[3][A]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/n579_s4/I0</td>
</tr>
<tr>
<td>8.546</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C20[3][A]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/n579_s4/F</td>
</tr>
<tr>
<td>9.142</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C19[3][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/n579_s2/I1</td>
</tr>
<tr>
<td>9.902</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C19[3][B]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/n579_s2/F</td>
</tr>
<tr>
<td>10.212</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C20[2][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/n579_s1/I0</td>
</tr>
<tr>
<td>10.676</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C20[2][B]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/n579_s1/F</td>
</tr>
<tr>
<td>10.676</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C20[2][B]</td>
<td style=" font-weight:bold;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.498</td>
<td>6.498</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.498</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.742</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>6.922</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C20[2][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_3_s0/CLK</td>
</tr>
<tr>
<td>6.625</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C20[2][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.498</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.085, 49.604%; route: 4.827, 47.083%; tC2Q: 0.340, 3.313%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.970</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.596</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.625</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.424</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[0][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0/CLK</td>
</tr>
<tr>
<td>0.764</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>125</td>
<td>R12C24[0][B]</td>
<td style=" font-weight:bold;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0/Q</td>
</tr>
<tr>
<td>2.510</td>
<td>1.746</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[0][A]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/n658_s3/I1</td>
</tr>
<tr>
<td>3.270</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C29[0][A]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/n658_s3/F</td>
</tr>
<tr>
<td>3.582</td>
<td>0.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C29[0][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_2_s21/I1</td>
</tr>
<tr>
<td>4.396</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R12C29[0][B]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_2_s21/F</td>
</tr>
<tr>
<td>4.409</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C29[3][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_1_s18/I1</td>
</tr>
<tr>
<td>5.195</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R12C29[3][B]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_1_s18/F</td>
</tr>
<tr>
<td>5.507</td>
<td>0.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C29[3][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_1_s19/I3</td>
</tr>
<tr>
<td>5.970</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R11C29[3][B]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_1_s19/F</td>
</tr>
<tr>
<td>6.942</td>
<td>0.971</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C27[0][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/n134_s/I1</td>
</tr>
<tr>
<td>7.349</td>
<td>0.408</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C27[0][B]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/n134_s/COUT</td>
</tr>
<tr>
<td>7.349</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C27[1][A]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/n133_s/CIN</td>
</tr>
<tr>
<td>7.767</td>
<td>0.417</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R12C27[1][A]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/n133_s/SUM</td>
</tr>
<tr>
<td>8.371</td>
<td>0.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[0][A]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/n579_s2/I0</td>
</tr>
<tr>
<td>9.185</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[0][A]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/n579_s2/F</td>
</tr>
<tr>
<td>9.781</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C29[2][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/n579_s1/I0</td>
</tr>
<tr>
<td>10.596</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[2][B]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/n579_s1/F</td>
</tr>
<tr>
<td>10.596</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C29[2][B]</td>
<td style=" font-weight:bold;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.498</td>
<td>6.498</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.498</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.742</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>6.922</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C29[2][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_3_s0/CLK</td>
</tr>
<tr>
<td>6.625</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C29[2][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.498</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.278, 51.890%; route: 4.554, 44.771%; tC2Q: 0.340, 3.339%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.270</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.625</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/dout_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.424</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[0][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0/CLK</td>
</tr>
<tr>
<td>0.764</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>125</td>
<td>R12C24[0][B]</td>
<td style=" font-weight:bold;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0/Q</td>
</tr>
<tr>
<td>2.510</td>
<td>1.746</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[0][A]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/n658_s3/I1</td>
</tr>
<tr>
<td>3.270</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C29[0][A]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/n658_s3/F</td>
</tr>
<tr>
<td>3.582</td>
<td>0.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C29[0][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_2_s21/I1</td>
</tr>
<tr>
<td>4.396</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R12C29[0][B]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_2_s21/F</td>
</tr>
<tr>
<td>4.409</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C29[1][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_2_s18/I3</td>
</tr>
<tr>
<td>5.223</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C29[1][B]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_2_s18/F</td>
</tr>
<tr>
<td>5.847</td>
<td>0.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[3][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/n628_s1/I3</td>
</tr>
<tr>
<td>6.456</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C30[3][B]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/n628_s1/F</td>
</tr>
<tr>
<td>6.460</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[2][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/n628_s0/I3</td>
</tr>
<tr>
<td>7.220</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R12C30[2][B]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/n628_s0/F</td>
</tr>
<tr>
<td>7.536</td>
<td>0.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C31[2][A]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/n654_s1/I1</td>
</tr>
<tr>
<td>8.000</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C31[2][A]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/n654_s1/F</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C31[2][A]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/n654_s0/I0</td>
</tr>
<tr>
<td>8.110</td>
<td>0.110</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[2][A]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/n654_s0/O</td>
</tr>
<tr>
<td>9.432</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C31[0][A]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/n664_s0/I0</td>
</tr>
<tr>
<td>9.896</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[0][A]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/n664_s0/F</td>
</tr>
<tr>
<td>9.896</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C31[0][A]</td>
<td style=" font-weight:bold;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/dout_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.498</td>
<td>6.498</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.498</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.742</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>6.922</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C31[0][A]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/dout_0_s0/CLK</td>
</tr>
<tr>
<td>6.625</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C31[0][A]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/dout_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.498</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.796, 50.640%; route: 4.336, 45.774%; tC2Q: 0.340, 3.586%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.136</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.761</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.625</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/dout_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.424</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[0][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0/CLK</td>
</tr>
<tr>
<td>0.764</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>125</td>
<td>R12C24[0][B]</td>
<td style=" font-weight:bold;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0/Q</td>
</tr>
<tr>
<td>3.229</td>
<td>2.465</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[1][A]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/n660_s2/I0</td>
</tr>
<tr>
<td>4.043</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C21[1][A]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/n660_s2/F</td>
</tr>
<tr>
<td>4.051</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[3][A]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_2_s18/I3</td>
</tr>
<tr>
<td>4.515</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C21[3][A]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_2_s18/F</td>
</tr>
<tr>
<td>4.825</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[2][A]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_2_s16/I3</td>
</tr>
<tr>
<td>5.434</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R11C20[2][A]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_2_s16/F</td>
</tr>
<tr>
<td>5.809</td>
<td>0.375</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[3][A]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/n628_s1/I2</td>
</tr>
<tr>
<td>6.418</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R11C19[3][A]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/n628_s1/F</td>
</tr>
<tr>
<td>7.038</td>
<td>0.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[3][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/n628_s2/I3</td>
</tr>
<tr>
<td>7.798</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C21[3][B]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/n628_s2/F</td>
</tr>
<tr>
<td>8.110</td>
<td>0.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C21[3][A]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/n654_s1/I1</td>
</tr>
<tr>
<td>8.871</td>
<td>0.760</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C21[3][A]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/n654_s1/F</td>
</tr>
<tr>
<td>8.871</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C21[3][A]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/n654_s0/I0</td>
</tr>
<tr>
<td>8.982</td>
<td>0.111</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C21[3][A]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/n654_s0/O</td>
</tr>
<tr>
<td>9.297</td>
<td>0.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C21[1][A]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/n664_s0/I1</td>
</tr>
<tr>
<td>9.761</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C21[1][A]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/n664_s0/F</td>
</tr>
<tr>
<td>9.761</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[1][A]</td>
<td style=" font-weight:bold;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/dout_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.498</td>
<td>6.498</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.498</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.742</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>6.922</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C21[1][A]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/dout_0_s0/CLK</td>
</tr>
<tr>
<td>6.625</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C21[1][A]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/dout_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.498</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.591, 49.171%; route: 4.406, 47.192%; tC2Q: 0.340, 3.637%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.128</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.753</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.625</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.424</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[0][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0/CLK</td>
</tr>
<tr>
<td>0.764</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>125</td>
<td>R12C24[0][B]</td>
<td style=" font-weight:bold;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0/Q</td>
</tr>
<tr>
<td>3.229</td>
<td>2.465</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[1][A]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/n660_s2/I0</td>
</tr>
<tr>
<td>4.043</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C21[1][A]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/n660_s2/F</td>
</tr>
<tr>
<td>4.051</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[3][A]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_2_s18/I3</td>
</tr>
<tr>
<td>4.515</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C21[3][A]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_2_s18/F</td>
</tr>
<tr>
<td>4.825</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[2][A]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_2_s16/I3</td>
</tr>
<tr>
<td>5.434</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R11C20[2][A]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_2_s16/F</td>
</tr>
<tr>
<td>5.809</td>
<td>0.375</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[3][A]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/n628_s1/I2</td>
</tr>
<tr>
<td>6.418</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R11C19[3][A]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/n628_s1/F</td>
</tr>
<tr>
<td>7.038</td>
<td>0.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[3][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/n628_s2/I3</td>
</tr>
<tr>
<td>7.803</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C21[3][B]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/n628_s2/F</td>
</tr>
<tr>
<td>8.170</td>
<td>0.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/n571_s0/I2</td>
</tr>
<tr>
<td>8.984</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][B]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/n571_s0/F</td>
</tr>
<tr>
<td>8.989</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[0][A]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/n581_s2/I1</td>
</tr>
<tr>
<td>9.753</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C21[0][A]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/n581_s2/F</td>
</tr>
<tr>
<td>9.753</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[0][A]</td>
<td style=" font-weight:bold;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.498</td>
<td>6.498</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.498</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.742</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>6.922</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[0][A]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_1_s0/CLK</td>
</tr>
<tr>
<td>6.625</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C21[0][A]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.498</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.839, 51.874%; route: 4.150, 44.486%; tC2Q: 0.340, 3.640%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.025</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.651</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.625</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/dout_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.424</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[0][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0/CLK</td>
</tr>
<tr>
<td>0.764</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>125</td>
<td>R12C24[0][B]</td>
<td style=" font-weight:bold;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0/Q</td>
</tr>
<tr>
<td>1.477</td>
<td>0.714</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[3][A]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/n658_s3/I2</td>
</tr>
<tr>
<td>2.291</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C25[3][A]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/n658_s3/F</td>
</tr>
<tr>
<td>2.300</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[2][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/n658_s4/I3</td>
</tr>
<tr>
<td>2.909</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C25[2][B]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/n658_s4/F</td>
</tr>
<tr>
<td>3.533</td>
<td>0.625</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C24[1][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s15/I0</td>
</tr>
<tr>
<td>3.996</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R11C24[1][B]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s15/F</td>
</tr>
<tr>
<td>4.316</td>
<td>0.319</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[2][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/n605_s4/I0</td>
</tr>
<tr>
<td>5.130</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R12C24[2][B]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/n605_s4/F</td>
</tr>
<tr>
<td>6.468</td>
<td>1.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C23[3][A]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/n605_s0/I3</td>
</tr>
<tr>
<td>6.932</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R12C23[3][A]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/n605_s0/F</td>
</tr>
<tr>
<td>7.318</td>
<td>0.386</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C25[0][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/n657_s1/I2</td>
</tr>
<tr>
<td>7.928</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C25[0][B]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/n657_s1/F</td>
</tr>
<tr>
<td>8.886</td>
<td>0.958</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C28[2][A]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/n663_s0/I2</td>
</tr>
<tr>
<td>9.651</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[2][A]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/n663_s0/F</td>
</tr>
<tr>
<td>9.651</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C28[2][A]</td>
<td style=" font-weight:bold;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/dout_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.498</td>
<td>6.498</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.498</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.742</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>6.922</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C28[2][A]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/dout_1_s0/CLK</td>
</tr>
<tr>
<td>6.625</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C28[2][A]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/dout_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.498</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.539, 49.190%; route: 4.349, 47.129%; tC2Q: 0.340, 3.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.025</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.651</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.625</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/dout_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.424</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[0][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0/CLK</td>
</tr>
<tr>
<td>0.764</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>125</td>
<td>R12C24[0][B]</td>
<td style=" font-weight:bold;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0/Q</td>
</tr>
<tr>
<td>1.477</td>
<td>0.714</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[3][A]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/n658_s3/I2</td>
</tr>
<tr>
<td>2.291</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C25[3][A]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/n658_s3/F</td>
</tr>
<tr>
<td>2.300</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[2][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/n658_s4/I3</td>
</tr>
<tr>
<td>2.909</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C25[2][B]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/n658_s4/F</td>
</tr>
<tr>
<td>3.533</td>
<td>0.625</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C24[1][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s15/I0</td>
</tr>
<tr>
<td>3.996</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R11C24[1][B]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s15/F</td>
</tr>
<tr>
<td>4.316</td>
<td>0.319</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[2][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/n605_s4/I0</td>
</tr>
<tr>
<td>5.130</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R12C24[2][B]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/n605_s4/F</td>
</tr>
<tr>
<td>6.468</td>
<td>1.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C23[3][A]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/n605_s0/I3</td>
</tr>
<tr>
<td>6.932</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R12C23[3][A]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/n605_s0/F</td>
</tr>
<tr>
<td>7.318</td>
<td>0.386</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C25[0][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/n657_s1/I2</td>
</tr>
<tr>
<td>7.928</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C25[0][B]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/n657_s1/F</td>
</tr>
<tr>
<td>8.886</td>
<td>0.958</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C28[2][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/n657_s0/I1</td>
</tr>
<tr>
<td>9.651</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[2][B]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/n657_s0/F</td>
</tr>
<tr>
<td>9.651</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C28[2][B]</td>
<td style=" font-weight:bold;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/dout_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.498</td>
<td>6.498</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.498</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.742</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>6.922</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C28[2][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/dout_7_s0/CLK</td>
</tr>
<tr>
<td>6.625</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C28[2][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/dout_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.498</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.539, 49.190%; route: 4.349, 47.129%; tC2Q: 0.340, 3.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.891</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.517</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.625</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.424</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[0][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0/CLK</td>
</tr>
<tr>
<td>0.764</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>125</td>
<td>R12C24[0][B]</td>
<td style=" font-weight:bold;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0/Q</td>
</tr>
<tr>
<td>2.510</td>
<td>1.746</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[0][A]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/n658_s3/I1</td>
</tr>
<tr>
<td>3.270</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C29[0][A]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/n658_s3/F</td>
</tr>
<tr>
<td>3.582</td>
<td>0.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C29[0][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_2_s21/I1</td>
</tr>
<tr>
<td>4.396</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R12C29[0][B]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_2_s21/F</td>
</tr>
<tr>
<td>4.409</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C29[1][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_2_s18/I3</td>
</tr>
<tr>
<td>5.223</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C29[1][B]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_2_s18/F</td>
</tr>
<tr>
<td>5.847</td>
<td>0.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[3][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/n628_s1/I3</td>
</tr>
<tr>
<td>6.456</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C30[3][B]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/n628_s1/F</td>
</tr>
<tr>
<td>6.460</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[2][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/n628_s0/I3</td>
</tr>
<tr>
<td>7.224</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R12C30[2][B]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/n628_s0/F</td>
</tr>
<tr>
<td>8.089</td>
<td>0.865</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C28[3][A]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/n571_s0/I2</td>
</tr>
<tr>
<td>8.904</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[3][A]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/n571_s0/F</td>
</tr>
<tr>
<td>8.908</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C28[2][A]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/n581_s2/I1</td>
</tr>
<tr>
<td>9.517</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[2][A]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/n581_s2/F</td>
</tr>
<tr>
<td>9.517</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C28[2][A]</td>
<td style=" font-weight:bold;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.498</td>
<td>6.498</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.498</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.742</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>6.922</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C28[2][A]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_1_s0/CLK</td>
</tr>
<tr>
<td>6.625</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C28[2][A]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.498</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.186, 57.037%; route: 3.567, 39.228%; tC2Q: 0.340, 3.735%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.887</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.512</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.625</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.424</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[0][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0/CLK</td>
</tr>
<tr>
<td>0.764</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>125</td>
<td>R12C24[0][B]</td>
<td style=" font-weight:bold;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0/Q</td>
</tr>
<tr>
<td>2.188</td>
<td>1.425</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[0][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/n661_s1/I2</td>
</tr>
<tr>
<td>2.975</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R11C19[0][B]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/n661_s1/F</td>
</tr>
<tr>
<td>3.292</td>
<td>0.318</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[0][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/n658_s1/I3</td>
</tr>
<tr>
<td>3.755</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R12C19[0][B]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/n658_s1/F</td>
</tr>
<tr>
<td>4.069</td>
<td>0.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_1_s16/I3</td>
</tr>
<tr>
<td>4.533</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R11C19[1][A]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_1_s16/F</td>
</tr>
<tr>
<td>5.156</td>
<td>0.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[3][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_1_s22/I2</td>
</tr>
<tr>
<td>5.971</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C20[3][B]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_1_s22/F</td>
</tr>
<tr>
<td>6.933</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C18[0][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/n238_s5/I1</td>
</tr>
<tr>
<td>7.453</td>
<td>0.519</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R9C18[0][B]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/n238_s5/SUM</td>
</tr>
<tr>
<td>7.979</td>
<td>0.526</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[3][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/n580_s2/I1</td>
</tr>
<tr>
<td>8.744</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C20[3][B]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/n580_s2/F</td>
</tr>
<tr>
<td>8.748</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[2][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/n580_s1/I0</td>
</tr>
<tr>
<td>9.512</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C20[2][B]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/n580_s1/F</td>
</tr>
<tr>
<td>9.512</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[2][B]</td>
<td style=" font-weight:bold;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.498</td>
<td>6.498</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.498</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.742</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>6.922</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[2][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_2_s0/CLK</td>
</tr>
<tr>
<td>6.625</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C20[2][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.498</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.576, 50.354%; route: 4.172, 45.909%; tC2Q: 0.340, 3.737%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.851</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.476</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.625</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/dout_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.424</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[0][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0/CLK</td>
</tr>
<tr>
<td>0.764</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>125</td>
<td>R12C24[0][B]</td>
<td style=" font-weight:bold;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0/Q</td>
</tr>
<tr>
<td>3.229</td>
<td>2.465</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[1][A]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/n660_s2/I0</td>
</tr>
<tr>
<td>4.043</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C21[1][A]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/n660_s2/F</td>
</tr>
<tr>
<td>4.051</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[3][A]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_2_s18/I3</td>
</tr>
<tr>
<td>4.515</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C21[3][A]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_2_s18/F</td>
</tr>
<tr>
<td>4.825</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[2][A]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_2_s16/I3</td>
</tr>
<tr>
<td>5.434</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R11C20[2][A]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_2_s16/F</td>
</tr>
<tr>
<td>5.446</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/n605_s1/I0</td>
</tr>
<tr>
<td>6.041</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C20[0][A]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/n605_s1/F</td>
</tr>
<tr>
<td>6.354</td>
<td>0.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[1][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/n605_s0/I1</td>
</tr>
<tr>
<td>6.818</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R11C21[1][B]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/n605_s0/F</td>
</tr>
<tr>
<td>7.200</td>
<td>0.383</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[3][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/n655_s1/I2</td>
</tr>
<tr>
<td>8.015</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C19[3][B]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/n655_s1/F</td>
</tr>
<tr>
<td>8.867</td>
<td>0.852</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[2][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/n662_s0/I1</td>
</tr>
<tr>
<td>9.476</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C18[2][B]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/n662_s0/F</td>
</tr>
<tr>
<td>9.476</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[2][B]</td>
<td style=" font-weight:bold;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/dout_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.498</td>
<td>6.498</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.498</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.742</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>6.922</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[2][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/dout_2_s0/CLK</td>
</tr>
<tr>
<td>6.625</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C18[2][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/dout_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.498</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.368, 48.254%; route: 4.345, 47.994%; tC2Q: 0.340, 3.752%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.851</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.476</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.625</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/dout_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.424</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[0][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0/CLK</td>
</tr>
<tr>
<td>0.764</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>125</td>
<td>R12C24[0][B]</td>
<td style=" font-weight:bold;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0/Q</td>
</tr>
<tr>
<td>3.229</td>
<td>2.465</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[1][A]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/n660_s2/I0</td>
</tr>
<tr>
<td>4.043</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C21[1][A]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/n660_s2/F</td>
</tr>
<tr>
<td>4.051</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[3][A]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_2_s18/I3</td>
</tr>
<tr>
<td>4.515</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C21[3][A]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_2_s18/F</td>
</tr>
<tr>
<td>4.825</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[2][A]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_2_s16/I3</td>
</tr>
<tr>
<td>5.434</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R11C20[2][A]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_2_s16/F</td>
</tr>
<tr>
<td>5.446</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/n605_s1/I0</td>
</tr>
<tr>
<td>6.041</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C20[0][A]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/n605_s1/F</td>
</tr>
<tr>
<td>6.354</td>
<td>0.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[1][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/n605_s0/I1</td>
</tr>
<tr>
<td>6.818</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R11C21[1][B]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/n605_s0/F</td>
</tr>
<tr>
<td>7.200</td>
<td>0.383</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[3][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/n655_s1/I2</td>
</tr>
<tr>
<td>8.015</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C19[3][B]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/n655_s1/F</td>
</tr>
<tr>
<td>8.867</td>
<td>0.852</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[2][A]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/n655_s0/I0</td>
</tr>
<tr>
<td>9.476</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C18[2][A]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/n655_s0/F</td>
</tr>
<tr>
<td>9.476</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[2][A]</td>
<td style=" font-weight:bold;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/dout_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.498</td>
<td>6.498</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.498</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.742</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>6.922</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[2][A]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/dout_9_s0/CLK</td>
</tr>
<tr>
<td>6.625</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C18[2][A]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/dout_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.498</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.368, 48.254%; route: 4.345, 47.994%; tC2Q: 0.340, 3.752%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.839</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.464</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.625</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.424</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[0][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0/CLK</td>
</tr>
<tr>
<td>0.764</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>125</td>
<td>R12C24[0][B]</td>
<td style=" font-weight:bold;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0/Q</td>
</tr>
<tr>
<td>2.510</td>
<td>1.746</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[0][A]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/n658_s3/I1</td>
</tr>
<tr>
<td>3.270</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C29[0][A]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/n658_s3/F</td>
</tr>
<tr>
<td>3.582</td>
<td>0.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C29[0][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_2_s21/I1</td>
</tr>
<tr>
<td>4.396</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R12C29[0][B]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_2_s21/F</td>
</tr>
<tr>
<td>4.409</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C29[3][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_1_s18/I1</td>
</tr>
<tr>
<td>5.195</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R12C29[3][B]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_1_s18/F</td>
</tr>
<tr>
<td>5.507</td>
<td>0.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C29[3][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_1_s19/I3</td>
</tr>
<tr>
<td>5.970</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R11C29[3][B]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_1_s19/F</td>
</tr>
<tr>
<td>6.571</td>
<td>0.600</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C27[0][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/n238_s5/I1</td>
</tr>
<tr>
<td>7.090</td>
<td>0.519</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R11C27[0][B]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/n238_s5/SUM</td>
</tr>
<tr>
<td>7.678</td>
<td>0.588</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C26[3][A]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/n580_s2/I1</td>
</tr>
<tr>
<td>8.492</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C26[3][A]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/n580_s2/F</td>
</tr>
<tr>
<td>8.855</td>
<td>0.363</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C28[2][A]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/n580_s1/I0</td>
</tr>
<tr>
<td>9.464</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C28[2][A]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/n580_s1/F</td>
</tr>
<tr>
<td>9.464</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C28[2][A]</td>
<td style=" font-weight:bold;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.498</td>
<td>6.498</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.498</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.742</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>6.922</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C28[2][A]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_2_s0/CLK</td>
</tr>
<tr>
<td>6.625</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C28[2][A]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.498</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.768, 52.737%; route: 3.933, 43.506%; tC2Q: 0.340, 3.757%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.826</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.452</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.625</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/dout_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.424</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[0][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0/CLK</td>
</tr>
<tr>
<td>0.764</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>125</td>
<td>R12C24[0][B]</td>
<td style=" font-weight:bold;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0/Q</td>
</tr>
<tr>
<td>2.510</td>
<td>1.746</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[0][A]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/n658_s3/I1</td>
</tr>
<tr>
<td>3.270</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C29[0][A]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/n658_s3/F</td>
</tr>
<tr>
<td>3.582</td>
<td>0.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C29[0][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_2_s21/I1</td>
</tr>
<tr>
<td>4.396</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R12C29[0][B]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_2_s21/F</td>
</tr>
<tr>
<td>4.409</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C29[1][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_2_s18/I3</td>
</tr>
<tr>
<td>5.223</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C29[1][B]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_2_s18/F</td>
</tr>
<tr>
<td>5.847</td>
<td>0.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[3][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/n628_s1/I3</td>
</tr>
<tr>
<td>6.456</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C30[3][B]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/n628_s1/F</td>
</tr>
<tr>
<td>6.460</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[2][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/n628_s0/I3</td>
</tr>
<tr>
<td>7.224</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R12C30[2][B]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/n628_s0/F</td>
</tr>
<tr>
<td>7.611</td>
<td>0.386</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[1][A]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/n658_s2/I2</td>
</tr>
<tr>
<td>8.371</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R12C32[1][A]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/n658_s2/F</td>
</tr>
<tr>
<td>8.687</td>
<td>0.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C32[1][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/n662_s0/I1</td>
</tr>
<tr>
<td>9.452</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C32[1][B]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/n662_s0/F</td>
</tr>
<tr>
<td>9.452</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[1][B]</td>
<td style=" font-weight:bold;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/dout_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.498</td>
<td>6.498</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.498</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.742</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>6.922</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C32[1][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/dout_2_s0/CLK</td>
</tr>
<tr>
<td>6.625</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C32[1][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/dout_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.498</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.288, 58.572%; route: 3.400, 37.666%; tC2Q: 0.340, 3.762%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.826</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.452</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.625</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/dout_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.424</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[0][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0/CLK</td>
</tr>
<tr>
<td>0.764</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>125</td>
<td>R12C24[0][B]</td>
<td style=" font-weight:bold;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0/Q</td>
</tr>
<tr>
<td>2.510</td>
<td>1.746</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[0][A]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/n658_s3/I1</td>
</tr>
<tr>
<td>3.270</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C29[0][A]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/n658_s3/F</td>
</tr>
<tr>
<td>3.582</td>
<td>0.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C29[0][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_2_s21/I1</td>
</tr>
<tr>
<td>4.396</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R12C29[0][B]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_2_s21/F</td>
</tr>
<tr>
<td>4.409</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C29[1][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_2_s18/I3</td>
</tr>
<tr>
<td>5.223</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C29[1][B]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_2_s18/F</td>
</tr>
<tr>
<td>5.847</td>
<td>0.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[3][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/n628_s1/I3</td>
</tr>
<tr>
<td>6.456</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C30[3][B]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/n628_s1/F</td>
</tr>
<tr>
<td>6.460</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[2][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/n628_s0/I3</td>
</tr>
<tr>
<td>7.224</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R12C30[2][B]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/n628_s0/F</td>
</tr>
<tr>
<td>7.611</td>
<td>0.386</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[1][A]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/n658_s2/I2</td>
</tr>
<tr>
<td>8.371</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R12C32[1][A]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/n658_s2/F</td>
</tr>
<tr>
<td>8.687</td>
<td>0.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C32[2][A]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/n661_s0/I2</td>
</tr>
<tr>
<td>9.452</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C32[2][A]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/n661_s0/F</td>
</tr>
<tr>
<td>9.452</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[2][A]</td>
<td style=" font-weight:bold;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/dout_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.498</td>
<td>6.498</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.498</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.742</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>6.922</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C32[2][A]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/dout_3_s0/CLK</td>
</tr>
<tr>
<td>6.625</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C32[2][A]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/dout_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.498</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.288, 58.572%; route: 3.400, 37.666%; tC2Q: 0.340, 3.762%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.822</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.447</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.625</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/dout_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.424</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[0][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0/CLK</td>
</tr>
<tr>
<td>0.764</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>125</td>
<td>R12C24[0][B]</td>
<td style=" font-weight:bold;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0/Q</td>
</tr>
<tr>
<td>2.510</td>
<td>1.746</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[0][A]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/n658_s3/I1</td>
</tr>
<tr>
<td>3.270</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C29[0][A]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/n658_s3/F</td>
</tr>
<tr>
<td>3.582</td>
<td>0.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C29[0][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_2_s21/I1</td>
</tr>
<tr>
<td>4.396</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R12C29[0][B]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_2_s21/F</td>
</tr>
<tr>
<td>4.409</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C29[1][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_2_s18/I3</td>
</tr>
<tr>
<td>5.223</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C29[1][B]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_2_s18/F</td>
</tr>
<tr>
<td>5.847</td>
<td>0.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[3][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/n628_s1/I3</td>
</tr>
<tr>
<td>6.456</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C30[3][B]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/n628_s1/F</td>
</tr>
<tr>
<td>6.460</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[2][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/n628_s0/I3</td>
</tr>
<tr>
<td>7.224</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R12C30[2][B]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/n628_s0/F</td>
</tr>
<tr>
<td>7.611</td>
<td>0.386</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[2][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/n657_s1/I2</td>
</tr>
<tr>
<td>8.371</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R12C32[2][B]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/n657_s1/F</td>
</tr>
<tr>
<td>8.683</td>
<td>0.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[1][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/n657_s0/I1</td>
</tr>
<tr>
<td>9.447</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C32[1][B]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/n657_s0/F</td>
</tr>
<tr>
<td>9.447</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[1][B]</td>
<td style=" font-weight:bold;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/dout_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.498</td>
<td>6.498</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.498</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.742</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>6.922</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[1][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/dout_7_s0/CLK</td>
</tr>
<tr>
<td>6.625</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C32[1][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/dout_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.498</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.288, 58.600%; route: 3.396, 37.636%; tC2Q: 0.340, 3.764%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.696</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.321</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.625</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/dout_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.424</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[0][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0/CLK</td>
</tr>
<tr>
<td>0.764</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>125</td>
<td>R12C24[0][B]</td>
<td style=" font-weight:bold;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0/Q</td>
</tr>
<tr>
<td>1.477</td>
<td>0.714</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[3][A]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/n658_s3/I2</td>
</tr>
<tr>
<td>2.291</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C25[3][A]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/n658_s3/F</td>
</tr>
<tr>
<td>2.300</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[2][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/n658_s4/I3</td>
</tr>
<tr>
<td>2.909</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C25[2][B]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/n658_s4/F</td>
</tr>
<tr>
<td>3.533</td>
<td>0.625</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C24[1][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s15/I0</td>
</tr>
<tr>
<td>3.996</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R11C24[1][B]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s15/F</td>
</tr>
<tr>
<td>4.316</td>
<td>0.319</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[2][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/n605_s4/I0</td>
</tr>
<tr>
<td>5.130</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R12C24[2][B]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/n605_s4/F</td>
</tr>
<tr>
<td>6.468</td>
<td>1.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C23[3][A]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/n605_s0/I3</td>
</tr>
<tr>
<td>6.932</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R12C23[3][A]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/n605_s0/F</td>
</tr>
<tr>
<td>7.318</td>
<td>0.386</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C25[2][A]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/n658_s2/I0</td>
</tr>
<tr>
<td>7.928</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R12C25[2][A]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/n658_s2/F</td>
</tr>
<tr>
<td>8.556</td>
<td>0.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C25[1][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/n658_s0/I2</td>
</tr>
<tr>
<td>9.321</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[1][B]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/n658_s0/F</td>
</tr>
<tr>
<td>9.321</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C25[1][B]</td>
<td style=" font-weight:bold;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/dout_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.498</td>
<td>6.498</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.498</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.742</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>6.922</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C25[1][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/dout_6_s0/CLK</td>
</tr>
<tr>
<td>6.625</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C25[1][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/dout_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.498</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.539, 51.014%; route: 4.019, 45.169%; tC2Q: 0.340, 3.817%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.615</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.240</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.625</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/dout_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.424</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[0][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0/CLK</td>
</tr>
<tr>
<td>0.764</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>125</td>
<td>R12C24[0][B]</td>
<td style=" font-weight:bold;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0/Q</td>
</tr>
<tr>
<td>3.229</td>
<td>2.465</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[1][A]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/n660_s2/I0</td>
</tr>
<tr>
<td>4.043</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C21[1][A]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/n660_s2/F</td>
</tr>
<tr>
<td>4.051</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[3][A]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_2_s18/I3</td>
</tr>
<tr>
<td>4.515</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C21[3][A]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_2_s18/F</td>
</tr>
<tr>
<td>4.825</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[2][A]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_2_s16/I3</td>
</tr>
<tr>
<td>5.434</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R11C20[2][A]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_2_s16/F</td>
</tr>
<tr>
<td>5.446</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/n605_s1/I0</td>
</tr>
<tr>
<td>6.041</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C20[0][A]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/n605_s1/F</td>
</tr>
<tr>
<td>6.354</td>
<td>0.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[1][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/n605_s0/I1</td>
</tr>
<tr>
<td>6.818</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R11C21[1][B]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/n605_s0/F</td>
</tr>
<tr>
<td>7.200</td>
<td>0.383</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[2][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/n657_s1/I0</td>
</tr>
<tr>
<td>8.015</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C19[2][B]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/n657_s1/F</td>
</tr>
<tr>
<td>8.631</td>
<td>0.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C19[0][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/n663_s0/I2</td>
</tr>
<tr>
<td>9.240</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C19[0][B]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/n663_s0/F</td>
</tr>
<tr>
<td>9.240</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C19[0][B]</td>
<td style=" font-weight:bold;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/dout_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.498</td>
<td>6.498</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.498</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.742</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>6.922</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C19[0][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/dout_1_s0/CLK</td>
</tr>
<tr>
<td>6.625</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C19[0][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/dout_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.498</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.368, 49.546%; route: 4.109, 46.601%; tC2Q: 0.340, 3.852%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.611</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.236</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.625</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/dout_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.424</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[0][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0/CLK</td>
</tr>
<tr>
<td>0.764</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>125</td>
<td>R12C24[0][B]</td>
<td style=" font-weight:bold;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0/Q</td>
</tr>
<tr>
<td>3.229</td>
<td>2.465</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[1][A]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/n660_s2/I0</td>
</tr>
<tr>
<td>4.043</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C21[1][A]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/n660_s2/F</td>
</tr>
<tr>
<td>4.051</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[3][A]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_2_s18/I3</td>
</tr>
<tr>
<td>4.515</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C21[3][A]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_2_s18/F</td>
</tr>
<tr>
<td>4.825</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[2][A]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_2_s16/I3</td>
</tr>
<tr>
<td>5.434</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R11C20[2][A]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_2_s16/F</td>
</tr>
<tr>
<td>5.446</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/n605_s1/I0</td>
</tr>
<tr>
<td>6.041</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C20[0][A]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/n605_s1/F</td>
</tr>
<tr>
<td>6.354</td>
<td>0.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[1][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/n605_s0/I1</td>
</tr>
<tr>
<td>6.818</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R11C21[1][B]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/n605_s0/F</td>
</tr>
<tr>
<td>7.200</td>
<td>0.383</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[3][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/n655_s1/I2</td>
</tr>
<tr>
<td>8.015</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C19[3][B]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/n655_s1/F</td>
</tr>
<tr>
<td>8.627</td>
<td>0.612</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[0][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/n660_s0/I1</td>
</tr>
<tr>
<td>9.236</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C18[0][B]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/n660_s0/F</td>
</tr>
<tr>
<td>9.236</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[0][B]</td>
<td style=" font-weight:bold;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/dout_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.498</td>
<td>6.498</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.498</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.742</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>6.922</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[0][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/dout_4_s0/CLK</td>
</tr>
<tr>
<td>6.625</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C18[0][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/dout_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.498</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.368, 49.569%; route: 4.104, 46.577%; tC2Q: 0.340, 3.854%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.526</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.151</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.625</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/dout_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.424</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[0][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0/CLK</td>
</tr>
<tr>
<td>0.764</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>125</td>
<td>R12C24[0][B]</td>
<td style=" font-weight:bold;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0/Q</td>
</tr>
<tr>
<td>2.510</td>
<td>1.746</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[0][A]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/n658_s3/I1</td>
</tr>
<tr>
<td>3.270</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C29[0][A]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/n658_s3/F</td>
</tr>
<tr>
<td>3.582</td>
<td>0.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C29[0][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_2_s21/I1</td>
</tr>
<tr>
<td>4.396</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R12C29[0][B]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_2_s21/F</td>
</tr>
<tr>
<td>4.409</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C29[1][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_2_s18/I3</td>
</tr>
<tr>
<td>5.223</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C29[1][B]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_2_s18/F</td>
</tr>
<tr>
<td>5.847</td>
<td>0.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[3][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/n628_s1/I3</td>
</tr>
<tr>
<td>6.456</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C30[3][B]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/n628_s1/F</td>
</tr>
<tr>
<td>6.460</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[2][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/n628_s0/I3</td>
</tr>
<tr>
<td>7.224</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R12C30[2][B]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/n628_s0/F</td>
</tr>
<tr>
<td>7.611</td>
<td>0.386</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[1][A]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/n658_s2/I2</td>
</tr>
<tr>
<td>8.371</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R12C32[1][A]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/n658_s2/F</td>
</tr>
<tr>
<td>8.687</td>
<td>0.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C31[0][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/n658_s0/I2</td>
</tr>
<tr>
<td>9.151</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C31[0][B]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/n658_s0/F</td>
</tr>
<tr>
<td>9.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C31[0][B]</td>
<td style=" font-weight:bold;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/dout_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.498</td>
<td>6.498</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.498</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.742</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>6.922</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C31[0][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/dout_6_s0/CLK</td>
</tr>
<tr>
<td>6.625</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C31[0][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/dout_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.498</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.987, 57.144%; route: 3.400, 38.964%; tC2Q: 0.340, 3.892%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.523</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.148</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.625</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/dout_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.424</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[0][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0/CLK</td>
</tr>
<tr>
<td>0.764</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>125</td>
<td>R12C24[0][B]</td>
<td style=" font-weight:bold;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0/Q</td>
</tr>
<tr>
<td>2.510</td>
<td>1.746</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[0][A]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/n658_s3/I1</td>
</tr>
<tr>
<td>3.270</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C29[0][A]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/n658_s3/F</td>
</tr>
<tr>
<td>3.582</td>
<td>0.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C29[0][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_2_s21/I1</td>
</tr>
<tr>
<td>4.396</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R12C29[0][B]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_2_s21/F</td>
</tr>
<tr>
<td>4.409</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C29[1][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_2_s18/I3</td>
</tr>
<tr>
<td>5.223</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C29[1][B]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_2_s18/F</td>
</tr>
<tr>
<td>5.847</td>
<td>0.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[3][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/n628_s1/I3</td>
</tr>
<tr>
<td>6.456</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C30[3][B]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/n628_s1/F</td>
</tr>
<tr>
<td>6.460</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[2][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/n628_s0/I3</td>
</tr>
<tr>
<td>7.224</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R12C30[2][B]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/n628_s0/F</td>
</tr>
<tr>
<td>7.611</td>
<td>0.386</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[2][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/n657_s1/I2</td>
</tr>
<tr>
<td>8.375</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C32[2][B]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/n657_s1/F</td>
</tr>
<tr>
<td>8.383</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[2][A]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/n663_s0/I2</td>
</tr>
<tr>
<td>9.148</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C32[2][A]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/n663_s0/F</td>
</tr>
<tr>
<td>9.148</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[2][A]</td>
<td style=" font-weight:bold;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/dout_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.498</td>
<td>6.498</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.498</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.742</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>6.922</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[2][A]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/dout_1_s0/CLK</td>
</tr>
<tr>
<td>6.625</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C32[2][A]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_g/dout_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.498</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.292, 60.661%; route: 3.092, 35.446%; tC2Q: 0.340, 3.893%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.511</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.136</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.625</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/dout_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.424</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[0][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0/CLK</td>
</tr>
<tr>
<td>0.764</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>125</td>
<td>R12C24[0][B]</td>
<td style=" font-weight:bold;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0/Q</td>
</tr>
<tr>
<td>1.477</td>
<td>0.714</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[3][A]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/n658_s3/I2</td>
</tr>
<tr>
<td>2.291</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C25[3][A]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/n658_s3/F</td>
</tr>
<tr>
<td>2.300</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[2][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/n658_s4/I3</td>
</tr>
<tr>
<td>2.909</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C25[2][B]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/n658_s4/F</td>
</tr>
<tr>
<td>3.533</td>
<td>0.625</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C24[1][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s15/I0</td>
</tr>
<tr>
<td>3.996</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R11C24[1][B]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s15/F</td>
</tr>
<tr>
<td>4.316</td>
<td>0.319</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[2][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/n605_s4/I0</td>
</tr>
<tr>
<td>5.130</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R12C24[2][B]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/n605_s4/F</td>
</tr>
<tr>
<td>6.468</td>
<td>1.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C23[3][A]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/n605_s0/I3</td>
</tr>
<tr>
<td>6.932</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R12C23[3][A]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/n605_s0/F</td>
</tr>
<tr>
<td>7.318</td>
<td>0.386</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C25[3][A]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/n654_s0/S0</td>
</tr>
<tr>
<td>7.642</td>
<td>0.324</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C25[3][A]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/n654_s0/O</td>
</tr>
<tr>
<td>8.372</td>
<td>0.729</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[1][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/n664_s0/I0</td>
</tr>
<tr>
<td>9.136</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C25[1][B]</td>
<td style=" background: #97FFFF;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/n664_s0/F</td>
</tr>
<tr>
<td>9.136</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[1][B]</td>
<td style=" font-weight:bold;">dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/dout_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.498</td>
<td>6.498</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.498</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.742</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>6.922</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C25[1][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/dout_0_s0/CLK</td>
</tr>
<tr>
<td>6.625</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C25[1][B]</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_r/dout_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.498</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.253, 48.820%; route: 4.119, 47.282%; tC2Q: 0.340, 3.898%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.905</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.380</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_de_23_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_de_23_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.380</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[0][A]</td>
<td>cnt_de_23_s1/CLK</td>
</tr>
<tr>
<td>0.627</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C16[0][A]</td>
<td style=" font-weight:bold;">cnt_de_23_s1/Q</td>
</tr>
<tr>
<td>0.629</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[0][A]</td>
<td>n335_s1/I0</td>
</tr>
<tr>
<td>0.905</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C16[0][A]</td>
<td style=" background: #97FFFF;">n335_s1/F</td>
</tr>
<tr>
<td>0.905</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[0][A]</td>
<td style=" font-weight:bold;">cnt_de_23_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.380</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[0][A]</td>
<td>cnt_de_23_s1/CLK</td>
</tr>
<tr>
<td>0.380</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C16[0][A]</td>
<td>cnt_de_23_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.905</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.380</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_v_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_v_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.380</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C16[0][A]</td>
<td>cnt_v_6_s1/CLK</td>
</tr>
<tr>
<td>0.627</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R12C16[0][A]</td>
<td style=" font-weight:bold;">cnt_v_6_s1/Q</td>
</tr>
<tr>
<td>0.629</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C16[0][A]</td>
<td>cnt_v_next_6_s1/I2</td>
</tr>
<tr>
<td>0.905</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C16[0][A]</td>
<td style=" background: #97FFFF;">cnt_v_next_6_s1/F</td>
</tr>
<tr>
<td>0.905</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[0][A]</td>
<td style=" font-weight:bold;">cnt_v_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.380</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C16[0][A]</td>
<td>cnt_v_6_s1/CLK</td>
</tr>
<tr>
<td>0.380</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C16[0][A]</td>
<td>cnt_v_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.905</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.380</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_white_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_white_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.380</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[0][A]</td>
<td>cnt_white_3_s0/CLK</td>
</tr>
<tr>
<td>0.627</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C9[0][A]</td>
<td style=" font-weight:bold;">cnt_white_3_s0/Q</td>
</tr>
<tr>
<td>0.629</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[0][A]</td>
<td>cnt_white_next_3_s1/I3</td>
</tr>
<tr>
<td>0.905</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C9[0][A]</td>
<td style=" background: #97FFFF;">cnt_white_next_3_s1/F</td>
</tr>
<tr>
<td>0.905</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C9[0][A]</td>
<td style=" font-weight:bold;">cnt_white_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.380</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[0][A]</td>
<td>cnt_white_3_s0/CLK</td>
</tr>
<tr>
<td>0.380</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C9[0][A]</td>
<td>cnt_white_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.905</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.380</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_h_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_h_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.380</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[0][A]</td>
<td>cnt_h_3_s0/CLK</td>
</tr>
<tr>
<td>0.627</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R8C16[0][A]</td>
<td style=" font-weight:bold;">cnt_h_3_s0/Q</td>
</tr>
<tr>
<td>0.629</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[0][A]</td>
<td>n31_s1/I2</td>
</tr>
<tr>
<td>0.905</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C16[0][A]</td>
<td style=" background: #97FFFF;">n31_s1/F</td>
</tr>
<tr>
<td>0.905</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[0][A]</td>
<td style=" font-weight:bold;">cnt_h_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.380</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[0][A]</td>
<td>cnt_h_3_s0/CLK</td>
</tr>
<tr>
<td>0.380</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C16[0][A]</td>
<td>cnt_h_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.905</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.380</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_de_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_de_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.380</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[1][A]</td>
<td>cnt_de_3_s1/CLK</td>
</tr>
<tr>
<td>0.627</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C10[1][A]</td>
<td style=" font-weight:bold;">cnt_de_3_s1/Q</td>
</tr>
<tr>
<td>0.630</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[1][A]</td>
<td>n355_s1/I2</td>
</tr>
<tr>
<td>0.905</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C10[1][A]</td>
<td style=" background: #97FFFF;">n355_s1/F</td>
</tr>
<tr>
<td>0.905</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[1][A]</td>
<td style=" font-weight:bold;">cnt_de_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.380</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[1][A]</td>
<td>cnt_de_3_s1/CLK</td>
</tr>
<tr>
<td>0.380</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C10[1][A]</td>
<td>cnt_de_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.905</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.380</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_white_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_white_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.380</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td>cnt_white_1_s0/CLK</td>
</tr>
<tr>
<td>0.627</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R9C14[0][A]</td>
<td style=" font-weight:bold;">cnt_white_1_s0/Q</td>
</tr>
<tr>
<td>0.630</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td>cnt_white_next_1_s1/I1</td>
</tr>
<tr>
<td>0.905</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td style=" background: #97FFFF;">cnt_white_next_1_s1/F</td>
</tr>
<tr>
<td>0.905</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td style=" font-weight:bold;">cnt_white_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.380</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td>cnt_white_1_s0/CLK</td>
</tr>
<tr>
<td>0.380</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C14[0][A]</td>
<td>cnt_white_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.905</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.380</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_white_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_white_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.380</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>cnt_white_4_s0/CLK</td>
</tr>
<tr>
<td>0.627</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R9C13[0][A]</td>
<td style=" font-weight:bold;">cnt_white_4_s0/Q</td>
</tr>
<tr>
<td>0.630</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>cnt_white_next_4_s1/I0</td>
</tr>
<tr>
<td>0.905</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td style=" background: #97FFFF;">cnt_white_next_4_s1/F</td>
</tr>
<tr>
<td>0.905</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td style=" font-weight:bold;">cnt_white_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.380</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>cnt_white_4_s0/CLK</td>
</tr>
<tr>
<td>0.380</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>cnt_white_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.905</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.380</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_white_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_white_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.380</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[1][A]</td>
<td>cnt_white_6_s0/CLK</td>
</tr>
<tr>
<td>0.627</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R8C12[1][A]</td>
<td style=" font-weight:bold;">cnt_white_6_s0/Q</td>
</tr>
<tr>
<td>0.630</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[1][A]</td>
<td>cnt_white_next_6_s3/I3</td>
</tr>
<tr>
<td>0.905</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C12[1][A]</td>
<td style=" background: #97FFFF;">cnt_white_next_6_s3/F</td>
</tr>
<tr>
<td>0.905</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[1][A]</td>
<td style=" font-weight:bold;">cnt_white_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.380</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[1][A]</td>
<td>cnt_white_6_s0/CLK</td>
</tr>
<tr>
<td>0.380</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C12[1][A]</td>
<td>cnt_white_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.905</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.380</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_white_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_white_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.380</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C12[0][A]</td>
<td>cnt_white_15_s0/CLK</td>
</tr>
<tr>
<td>0.627</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R12C12[0][A]</td>
<td style=" font-weight:bold;">cnt_white_15_s0/Q</td>
</tr>
<tr>
<td>0.630</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C12[0][A]</td>
<td>cnt_white_next_15_s2/I3</td>
</tr>
<tr>
<td>0.905</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C12[0][A]</td>
<td style=" background: #97FFFF;">cnt_white_next_15_s2/F</td>
</tr>
<tr>
<td>0.905</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C12[0][A]</td>
<td style=" font-weight:bold;">cnt_white_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.380</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C12[0][A]</td>
<td>cnt_white_15_s0/CLK</td>
</tr>
<tr>
<td>0.380</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C12[0][A]</td>
<td>cnt_white_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.905</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.380</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_white_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_white_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.380</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[0][A]</td>
<td>cnt_white_17_s0/CLK</td>
</tr>
<tr>
<td>0.627</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R8C12[0][A]</td>
<td style=" font-weight:bold;">cnt_white_17_s0/Q</td>
</tr>
<tr>
<td>0.630</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[0][A]</td>
<td>cnt_white_next_17_s3/I3</td>
</tr>
<tr>
<td>0.905</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C12[0][A]</td>
<td style=" background: #97FFFF;">cnt_white_next_17_s3/F</td>
</tr>
<tr>
<td>0.905</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[0][A]</td>
<td style=" font-weight:bold;">cnt_white_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.380</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[0][A]</td>
<td>cnt_white_17_s0/CLK</td>
</tr>
<tr>
<td>0.380</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C12[0][A]</td>
<td>cnt_white_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.905</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.380</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_white_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_white_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.380</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C12[1][A]</td>
<td>cnt_white_22_s0/CLK</td>
</tr>
<tr>
<td>0.627</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R11C12[1][A]</td>
<td style=" font-weight:bold;">cnt_white_22_s0/Q</td>
</tr>
<tr>
<td>0.630</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C12[1][A]</td>
<td>cnt_white_next_22_s1/I2</td>
</tr>
<tr>
<td>0.905</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C12[1][A]</td>
<td style=" background: #97FFFF;">cnt_white_next_22_s1/F</td>
</tr>
<tr>
<td>0.905</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C12[1][A]</td>
<td style=" font-weight:bold;">cnt_white_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.380</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C12[1][A]</td>
<td>cnt_white_22_s0/CLK</td>
</tr>
<tr>
<td>0.380</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C12[1][A]</td>
<td>cnt_white_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.905</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.380</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_h_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_h_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.380</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td>cnt_h_1_s0/CLK</td>
</tr>
<tr>
<td>0.627</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R9C16[1][A]</td>
<td style=" font-weight:bold;">cnt_h_1_s0/Q</td>
</tr>
<tr>
<td>0.630</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td>n33_s1/I2</td>
</tr>
<tr>
<td>0.905</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td style=" background: #97FFFF;">n33_s1/F</td>
</tr>
<tr>
<td>0.905</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td style=" font-weight:bold;">cnt_h_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.380</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td>cnt_h_1_s0/CLK</td>
</tr>
<tr>
<td>0.380</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C16[1][A]</td>
<td>cnt_h_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.905</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.380</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_h_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_h_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.380</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[0][A]</td>
<td>cnt_h_2_s0/CLK</td>
</tr>
<tr>
<td>0.627</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R8C14[0][A]</td>
<td style=" font-weight:bold;">cnt_h_2_s0/Q</td>
</tr>
<tr>
<td>0.630</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[0][A]</td>
<td>n32_s3/I1</td>
</tr>
<tr>
<td>0.905</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C14[0][A]</td>
<td style=" background: #97FFFF;">n32_s3/F</td>
</tr>
<tr>
<td>0.905</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C14[0][A]</td>
<td style=" font-weight:bold;">cnt_h_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.380</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[0][A]</td>
<td>cnt_h_2_s0/CLK</td>
</tr>
<tr>
<td>0.380</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C14[0][A]</td>
<td>cnt_h_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.906</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.380</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_de_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_de_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.380</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[0][A]</td>
<td>cnt_de_4_s1/CLK</td>
</tr>
<tr>
<td>0.627</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R8C13[0][A]</td>
<td style=" font-weight:bold;">cnt_de_4_s1/Q</td>
</tr>
<tr>
<td>0.631</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[0][A]</td>
<td>n354_s1/I0</td>
</tr>
<tr>
<td>0.906</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C13[0][A]</td>
<td style=" background: #97FFFF;">n354_s1/F</td>
</tr>
<tr>
<td>0.906</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[0][A]</td>
<td style=" font-weight:bold;">cnt_de_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.380</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[0][A]</td>
<td>cnt_de_4_s1/CLK</td>
</tr>
<tr>
<td>0.380</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C13[0][A]</td>
<td>cnt_de_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.390%; route: 0.003, 0.665%; tC2Q: 0.247, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.906</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.380</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_de_11_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_de_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.380</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[1][A]</td>
<td>cnt_de_11_s1/CLK</td>
</tr>
<tr>
<td>0.627</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R13C16[1][A]</td>
<td style=" font-weight:bold;">cnt_de_11_s1/Q</td>
</tr>
<tr>
<td>0.631</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[1][A]</td>
<td>n347_s1/I2</td>
</tr>
<tr>
<td>0.906</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C16[1][A]</td>
<td style=" background: #97FFFF;">n347_s1/F</td>
</tr>
<tr>
<td>0.906</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[1][A]</td>
<td style=" font-weight:bold;">cnt_de_11_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.380</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[1][A]</td>
<td>cnt_de_11_s1/CLK</td>
</tr>
<tr>
<td>0.380</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C16[1][A]</td>
<td>cnt_de_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.390%; route: 0.003, 0.665%; tC2Q: 0.247, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.906</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.380</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_de_13_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_de_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.380</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C11[0][A]</td>
<td>cnt_de_13_s1/CLK</td>
</tr>
<tr>
<td>0.627</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R12C11[0][A]</td>
<td style=" font-weight:bold;">cnt_de_13_s1/Q</td>
</tr>
<tr>
<td>0.631</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C11[0][A]</td>
<td>n345_s1/I0</td>
</tr>
<tr>
<td>0.906</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C11[0][A]</td>
<td style=" background: #97FFFF;">n345_s1/F</td>
</tr>
<tr>
<td>0.906</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C11[0][A]</td>
<td style=" font-weight:bold;">cnt_de_13_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.380</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C11[0][A]</td>
<td>cnt_de_13_s1/CLK</td>
</tr>
<tr>
<td>0.380</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C11[0][A]</td>
<td>cnt_de_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.390%; route: 0.003, 0.665%; tC2Q: 0.247, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.906</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.380</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_de_18_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_de_18_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.380</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[0][A]</td>
<td>cnt_de_18_s1/CLK</td>
</tr>
<tr>
<td>0.627</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R13C13[0][A]</td>
<td style=" font-weight:bold;">cnt_de_18_s1/Q</td>
</tr>
<tr>
<td>0.631</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[0][A]</td>
<td>n340_s4/I0</td>
</tr>
<tr>
<td>0.906</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C13[0][A]</td>
<td style=" background: #97FFFF;">n340_s4/F</td>
</tr>
<tr>
<td>0.906</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[0][A]</td>
<td style=" font-weight:bold;">cnt_de_18_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.380</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[0][A]</td>
<td>cnt_de_18_s1/CLK</td>
</tr>
<tr>
<td>0.380</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C13[0][A]</td>
<td>cnt_de_18_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.390%; route: 0.003, 0.665%; tC2Q: 0.247, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.906</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.380</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_v_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_v_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.380</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C16[0][A]</td>
<td>cnt_v_0_s1/CLK</td>
</tr>
<tr>
<td>0.627</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R11C16[0][A]</td>
<td style=" font-weight:bold;">cnt_v_0_s1/Q</td>
</tr>
<tr>
<td>0.631</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C16[0][A]</td>
<td>cnt_v_next_0_s6/I0</td>
</tr>
<tr>
<td>0.906</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C16[0][A]</td>
<td style=" background: #97FFFF;">cnt_v_next_0_s6/F</td>
</tr>
<tr>
<td>0.906</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[0][A]</td>
<td style=" font-weight:bold;">cnt_v_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.380</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C16[0][A]</td>
<td>cnt_v_0_s1/CLK</td>
</tr>
<tr>
<td>0.380</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C16[0][A]</td>
<td>cnt_v_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.390%; route: 0.003, 0.665%; tC2Q: 0.247, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.906</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.380</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_v_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_v_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.380</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C16[1][A]</td>
<td>cnt_v_5_s1/CLK</td>
</tr>
<tr>
<td>0.627</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R12C16[1][A]</td>
<td style=" font-weight:bold;">cnt_v_5_s1/Q</td>
</tr>
<tr>
<td>0.631</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C16[1][A]</td>
<td>cnt_v_next_5_s3/I0</td>
</tr>
<tr>
<td>0.906</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C16[1][A]</td>
<td style=" background: #97FFFF;">cnt_v_next_5_s3/F</td>
</tr>
<tr>
<td>0.906</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[1][A]</td>
<td style=" font-weight:bold;">cnt_v_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.380</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C16[1][A]</td>
<td>cnt_v_5_s1/CLK</td>
</tr>
<tr>
<td>0.380</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C16[1][A]</td>
<td>cnt_v_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.390%; route: 0.003, 0.665%; tC2Q: 0.247, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.906</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.380</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_v_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_v_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.380</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[0][A]</td>
<td>cnt_v_7_s1/CLK</td>
</tr>
<tr>
<td>0.627</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R11C14[0][A]</td>
<td style=" font-weight:bold;">cnt_v_7_s1/Q</td>
</tr>
<tr>
<td>0.631</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[0][A]</td>
<td>cnt_v_next_7_s5/I0</td>
</tr>
<tr>
<td>0.906</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C14[0][A]</td>
<td style=" background: #97FFFF;">cnt_v_next_7_s5/F</td>
</tr>
<tr>
<td>0.906</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C14[0][A]</td>
<td style=" font-weight:bold;">cnt_v_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.380</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[0][A]</td>
<td>cnt_v_7_s1/CLK</td>
</tr>
<tr>
<td>0.380</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C14[0][A]</td>
<td>cnt_v_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.390%; route: 0.003, 0.665%; tC2Q: 0.247, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.906</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.380</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_white_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_white_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.380</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C10[0][A]</td>
<td>cnt_white_9_s0/CLK</td>
</tr>
<tr>
<td>0.627</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R11C10[0][A]</td>
<td style=" font-weight:bold;">cnt_white_9_s0/Q</td>
</tr>
<tr>
<td>0.631</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C10[0][A]</td>
<td>cnt_white_next_9_s2/I3</td>
</tr>
<tr>
<td>0.906</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C10[0][A]</td>
<td style=" background: #97FFFF;">cnt_white_next_9_s2/F</td>
</tr>
<tr>
<td>0.906</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[0][A]</td>
<td style=" font-weight:bold;">cnt_white_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.380</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C10[0][A]</td>
<td>cnt_white_9_s0/CLK</td>
</tr>
<tr>
<td>0.380</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C10[0][A]</td>
<td>cnt_white_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.390%; route: 0.003, 0.665%; tC2Q: 0.247, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.906</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.380</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_white_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_white_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.380</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C10[1][A]</td>
<td>cnt_white_11_s0/CLK</td>
</tr>
<tr>
<td>0.627</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R11C10[1][A]</td>
<td style=" font-weight:bold;">cnt_white_11_s0/Q</td>
</tr>
<tr>
<td>0.631</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C10[1][A]</td>
<td>cnt_white_next_11_s1/I2</td>
</tr>
<tr>
<td>0.906</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C10[1][A]</td>
<td style=" background: #97FFFF;">cnt_white_next_11_s1/F</td>
</tr>
<tr>
<td>0.906</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[1][A]</td>
<td style=" font-weight:bold;">cnt_white_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.380</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C10[1][A]</td>
<td>cnt_white_11_s0/CLK</td>
</tr>
<tr>
<td>0.380</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C10[1][A]</td>
<td>cnt_white_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.390%; route: 0.003, 0.665%; tC2Q: 0.247, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.906</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.380</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_h_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_h_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.380</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C15[0][A]</td>
<td>cnt_h_10_s0/CLK</td>
</tr>
<tr>
<td>0.627</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R8C15[0][A]</td>
<td style=" font-weight:bold;">cnt_h_10_s0/Q</td>
</tr>
<tr>
<td>0.631</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C15[0][A]</td>
<td>n24_s1/I1</td>
</tr>
<tr>
<td>0.906</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C15[0][A]</td>
<td style=" background: #97FFFF;">n24_s1/F</td>
</tr>
<tr>
<td>0.906</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[0][A]</td>
<td style=" font-weight:bold;">cnt_h_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.380</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C15[0][A]</td>
<td>cnt_h_10_s0/CLK</td>
</tr>
<tr>
<td>0.380</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C15[0][A]</td>
<td>cnt_h_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.390%; route: 0.003, 0.665%; tC2Q: 0.247, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.527</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.907</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.380</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_v_11_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_v_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.380</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[1][A]</td>
<td>cnt_v_11_s1/CLK</td>
</tr>
<tr>
<td>0.627</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R11C14[1][A]</td>
<td style=" font-weight:bold;">cnt_v_11_s1/Q</td>
</tr>
<tr>
<td>0.632</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[1][A]</td>
<td>cnt_v_next_11_s1/I2</td>
</tr>
<tr>
<td>0.907</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C14[1][A]</td>
<td style=" background: #97FFFF;">cnt_v_next_11_s1/F</td>
</tr>
<tr>
<td>0.907</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C14[1][A]</td>
<td style=" font-weight:bold;">cnt_v_11_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.380</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[1][A]</td>
<td>cnt_v_11_s1/CLK</td>
</tr>
<tr>
<td>0.380</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C14[1][A]</td>
<td>cnt_v_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.303%; route: 0.004, 0.830%; tC2Q: 0.247, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.527</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.907</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.380</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_h_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_h_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.380</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[1][A]</td>
<td>cnt_h_0_s0/CLK</td>
</tr>
<tr>
<td>0.627</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R11C17[1][A]</td>
<td style=" font-weight:bold;">cnt_h_0_s0/Q</td>
</tr>
<tr>
<td>0.632</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[1][A]</td>
<td>n34_s1/I0</td>
</tr>
<tr>
<td>0.907</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C17[1][A]</td>
<td style=" background: #97FFFF;">n34_s1/F</td>
</tr>
<tr>
<td>0.907</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[1][A]</td>
<td style=" font-weight:bold;">cnt_h_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>127</td>
<td>RIGHTSIDE[1]</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>0.380</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[1][A]</td>
<td>cnt_h_0_s0/CLK</td>
</tr>
<tr>
<td>0.380</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C17[1][A]</td>
<td>cnt_h_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.303%; route: 0.004, 0.830%; tC2Q: 0.247, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.268</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.194</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cnt_h_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.249</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.249</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.493</td>
<td>0.245</td>
<td>tCL</td>
<td>FF</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>3.684</td>
<td>0.190</td>
<td>tNET</td>
<td>FF</td>
<td>cnt_h_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.498</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.498</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.742</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>6.878</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>cnt_h_10_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.268</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.194</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cnt_h_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.249</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.249</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.493</td>
<td>0.245</td>
<td>tCL</td>
<td>FF</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>3.684</td>
<td>0.190</td>
<td>tNET</td>
<td>FF</td>
<td>cnt_h_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.498</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.498</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.742</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>6.878</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>cnt_h_8_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.268</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.194</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cnt_h_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.249</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.249</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.493</td>
<td>0.245</td>
<td>tCL</td>
<td>FF</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>3.684</td>
<td>0.190</td>
<td>tNET</td>
<td>FF</td>
<td>cnt_h_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.498</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.498</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.742</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>6.878</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>cnt_h_4_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.268</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.194</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cnt_white_20_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.249</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.249</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.493</td>
<td>0.245</td>
<td>tCL</td>
<td>FF</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>3.684</td>
<td>0.190</td>
<td>tNET</td>
<td>FF</td>
<td>cnt_white_20_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.498</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.498</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.742</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>6.878</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>cnt_white_20_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.268</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.194</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cnt_white_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.249</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.249</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.493</td>
<td>0.245</td>
<td>tCL</td>
<td>FF</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>3.684</td>
<td>0.190</td>
<td>tNET</td>
<td>FF</td>
<td>cnt_white_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.498</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.498</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.742</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>6.878</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>cnt_white_4_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.268</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.194</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cnt_de_10_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.249</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.249</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.493</td>
<td>0.245</td>
<td>tCL</td>
<td>FF</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>3.684</td>
<td>0.190</td>
<td>tNET</td>
<td>FF</td>
<td>cnt_de_10_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.498</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.498</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.742</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>6.878</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>cnt_de_10_s1/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.268</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.194</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cnt_de_11_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.249</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.249</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.493</td>
<td>0.245</td>
<td>tCL</td>
<td>FF</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>3.684</td>
<td>0.190</td>
<td>tNET</td>
<td>FF</td>
<td>cnt_de_11_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.498</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.498</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.742</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>6.878</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>cnt_de_11_s1/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.268</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.194</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cnt_white_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.249</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.249</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.493</td>
<td>0.245</td>
<td>tCL</td>
<td>FF</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>3.684</td>
<td>0.190</td>
<td>tNET</td>
<td>FF</td>
<td>cnt_white_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.498</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.498</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.742</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>6.878</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>cnt_white_5_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.268</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.194</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cnt_de_12_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.249</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.249</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.493</td>
<td>0.245</td>
<td>tCL</td>
<td>FF</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>3.684</td>
<td>0.190</td>
<td>tNET</td>
<td>FF</td>
<td>cnt_de_12_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.498</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.498</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.742</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>6.878</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>cnt_de_12_s1/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.268</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.194</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/c0_d_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.249</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.249</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.493</td>
<td>0.245</td>
<td>tCL</td>
<td>FF</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>3.684</td>
<td>0.190</td>
<td>tNET</td>
<td>FF</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/c0_d_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.498</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.498</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_pixel_gen/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.742</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>clk_pixel_gen/CLKOUT</td>
</tr>
<tr>
<td>6.878</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>dvi_tx/rgb2dvi_inst/TMDS8b10b_inst_b/c0_d_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>127</td>
<td>clk_pixel</td>
<td>-4.576</td>
<td>0.190</td>
</tr>
<tr>
<td>125</td>
<td>din_d[0]</td>
<td>-4.576</td>
<td>2.465</td>
</tr>
<tr>
<td>67</td>
<td>rgb_b[7]</td>
<td>-2.442</td>
<td>3.199</td>
</tr>
<tr>
<td>42</td>
<td>de_d</td>
<td>0.800</td>
<td>4.247</td>
</tr>
<tr>
<td>26</td>
<td>rgb_vs</td>
<td>0.067</td>
<td>1.467</td>
</tr>
<tr>
<td>24</td>
<td>cnt_de_23_10</td>
<td>0.283</td>
<td>1.467</td>
</tr>
<tr>
<td>24</td>
<td>n166_4</td>
<td>0.427</td>
<td>1.448</td>
</tr>
<tr>
<td>23</td>
<td>cnt_v_11_8</td>
<td>0.872</td>
<td>1.350</td>
</tr>
<tr>
<td>18</td>
<td>sel_xnor</td>
<td>-3.636</td>
<td>1.235</td>
</tr>
<tr>
<td>18</td>
<td>c1_d</td>
<td>3.583</td>
<td>1.592</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R8C11</td>
<td>76.39%</td>
</tr>
<tr>
<td>R11C14</td>
<td>73.61%</td>
</tr>
<tr>
<td>R11C18</td>
<td>72.22%</td>
</tr>
<tr>
<td>R11C10</td>
<td>69.44%</td>
</tr>
<tr>
<td>R8C12</td>
<td>65.28%</td>
</tr>
<tr>
<td>R13C16</td>
<td>65.28%</td>
</tr>
<tr>
<td>R12C12</td>
<td>63.89%</td>
</tr>
<tr>
<td>R12C32</td>
<td>63.89%</td>
</tr>
<tr>
<td>R9C16</td>
<td>62.50%</td>
</tr>
<tr>
<td>R13C13</td>
<td>62.50%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
