#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Jan 16 10:37:14 2019
# Process ID: 17505
# Current directory: /home/victor/CPE233/PER/PER1/PER1/PER1.runs/synth_1
# Command line: vivado -log main.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl
# Log file: /home/victor/CPE233/PER/PER1/PER1/PER1.runs/synth_1/main.vds
# Journal file: /home/victor/CPE233/PER/PER1/PER1/PER1.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source main.tcl -notrace
Command: synth_design -top main -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17511 
WARNING: [Synth 8-2490] overwriting previous definition of module ClockDivider [/home/victor/CPE233/PER/PER1/./ClockDivider.sv:11]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1242.480 ; gain = 89.137 ; free physical = 172 ; free virtual = 12162
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main' [/home/victor/CPE233/PER/PER1/main.sv:6]
INFO: [Synth 8-6157] synthesizing module 'SW_DCDR_SCLK' [/home/victor/CPE233/PER/PER1/SW_DCDR_SCLK.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'SW_DCDR_SCLK' (1#1) [/home/victor/CPE233/PER/PER1/SW_DCDR_SCLK.sv:1]
WARNING: [Synth 8-689] width (17) of port connection 'maxcount' does not match port width (16) of module 'SW_DCDR_SCLK' [/home/victor/CPE233/PER/PER1/main.sv:21]
INFO: [Synth 8-6157] synthesizing module 'ClockDivider' [/home/victor/CPE233/PER/PER1/ClockDivider.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'ClockDivider' (2#1) [/home/victor/CPE233/PER/PER1/ClockDivider.sv:11]
WARNING: [Synth 8-689] width (17) of port connection 'maxcount' does not match port width (16) of module 'ClockDivider' [/home/victor/CPE233/PER/PER1/main.sv:27]
INFO: [Synth 8-6155] done synthesizing module 'main' (3#1) [/home/victor/CPE233/PER/PER1/main.sv:6]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1269.605 ; gain = 116.262 ; free physical = 220 ; free virtual = 12184
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1269.605 ; gain = 116.262 ; free physical = 220 ; free virtual = 12184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1269.605 ; gain = 116.262 ; free physical = 220 ; free virtual = 12184
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/victor/CPE233/PER/PER1/hardwareConfig.xdc]
WARNING: [Vivado 12-584] No ports matched 'JA[2]'. [/home/victor/CPE233/PER/PER1/hardwareConfig.xdc:151]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/victor/CPE233/PER/PER1/hardwareConfig.xdc:151]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[2]'. [/home/victor/CPE233/PER/PER1/hardwareConfig.xdc:152]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/victor/CPE233/PER/PER1/hardwareConfig.xdc:152]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[3]'. [/home/victor/CPE233/PER/PER1/hardwareConfig.xdc:154]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/victor/CPE233/PER/PER1/hardwareConfig.xdc:154]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[3]'. [/home/victor/CPE233/PER/PER1/hardwareConfig.xdc:155]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/victor/CPE233/PER/PER1/hardwareConfig.xdc:155]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[4]'. [/home/victor/CPE233/PER/PER1/hardwareConfig.xdc:157]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/victor/CPE233/PER/PER1/hardwareConfig.xdc:157]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[4]'. [/home/victor/CPE233/PER/PER1/hardwareConfig.xdc:158]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/victor/CPE233/PER/PER1/hardwareConfig.xdc:158]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[5]'. [/home/victor/CPE233/PER/PER1/hardwareConfig.xdc:160]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/victor/CPE233/PER/PER1/hardwareConfig.xdc:160]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[5]'. [/home/victor/CPE233/PER/PER1/hardwareConfig.xdc:161]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/victor/CPE233/PER/PER1/hardwareConfig.xdc:161]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[6]'. [/home/victor/CPE233/PER/PER1/hardwareConfig.xdc:163]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/victor/CPE233/PER/PER1/hardwareConfig.xdc:163]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[6]'. [/home/victor/CPE233/PER/PER1/hardwareConfig.xdc:164]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/victor/CPE233/PER/PER1/hardwareConfig.xdc:164]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[7]'. [/home/victor/CPE233/PER/PER1/hardwareConfig.xdc:166]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/victor/CPE233/PER/PER1/hardwareConfig.xdc:166]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[7]'. [/home/victor/CPE233/PER/PER1/hardwareConfig.xdc:167]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/victor/CPE233/PER/PER1/hardwareConfig.xdc:167]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/victor/CPE233/PER/PER1/hardwareConfig.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/victor/CPE233/PER/PER1/hardwareConfig.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1563.949 ; gain = 0.000 ; free physical = 161 ; free virtual = 11975
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 1563.949 ; gain = 410.605 ; free physical = 236 ; free virtual = 12051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 1563.949 ; gain = 410.605 ; free physical = 236 ; free virtual = 12051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 1563.949 ; gain = 410.605 ; free physical = 237 ; free virtual = 12052
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 1563.949 ; gain = 410.605 ; free physical = 236 ; free virtual = 12051
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ClockDivider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 1563.949 ; gain = 410.605 ; free physical = 225 ; free virtual = 12041
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------+-----------------+---------------+----------------+
|Module Name  | RTL Object      | Depth x Width | Implemented As | 
+-------------+-----------------+---------------+----------------+
|SW_DCDR_SCLK | maxcount        | 256x16        | LUT            | 
|main         | mapper/maxcount | 256x16        | LUT            | 
+-------------+-----------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:29 . Memory (MB): peak = 1563.949 ; gain = 410.605 ; free physical = 155 ; free virtual = 11920
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:29 . Memory (MB): peak = 1571.957 ; gain = 418.613 ; free physical = 158 ; free virtual = 11918
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:29 . Memory (MB): peak = 1580.973 ; gain = 427.629 ; free physical = 159 ; free virtual = 11911
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:30 . Memory (MB): peak = 1580.973 ; gain = 427.629 ; free physical = 160 ; free virtual = 11911
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:30 . Memory (MB): peak = 1580.973 ; gain = 427.629 ; free physical = 160 ; free virtual = 11911
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:30 . Memory (MB): peak = 1580.973 ; gain = 427.629 ; free physical = 160 ; free virtual = 11911
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:30 . Memory (MB): peak = 1580.973 ; gain = 427.629 ; free physical = 160 ; free virtual = 11911
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:30 . Memory (MB): peak = 1580.973 ; gain = 427.629 ; free physical = 160 ; free virtual = 11911
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:30 . Memory (MB): peak = 1580.973 ; gain = 427.629 ; free physical = 160 ; free virtual = 11911
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    10|
|3     |LUT1   |     1|
|4     |LUT2   |     1|
|5     |LUT3   |    13|
|6     |LUT4   |     2|
|7     |LUT5   |     1|
|8     |LUT6   |    20|
|9     |FDRE   |    17|
|10    |IBUF   |     9|
|11    |OBUF   |     1|
+------+-------+------+

Report Instance Areas: 
+------+----------+-------------+------+
|      |Instance  |Module       |Cells |
+------+----------+-------------+------+
|1     |top       |             |    76|
|2     |  CLK_DIV |ClockDivider |    33|
|3     |  mapper  |SW_DCDR_SCLK |    32|
+------+----------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:30 . Memory (MB): peak = 1580.973 ; gain = 427.629 ; free physical = 160 ; free virtual = 11911
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1580.973 ; gain = 133.285 ; free physical = 214 ; free virtual = 11965
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:30 . Memory (MB): peak = 1580.980 ; gain = 427.629 ; free physical = 214 ; free virtual = 11965
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 15 Warnings, 12 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 1586.973 ; gain = 433.867 ; free physical = 212 ; free virtual = 11963
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/victor/CPE233/PER/PER1/PER1/PER1.runs/synth_1/main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_synth.rpt -pb main_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1610.984 ; gain = 0.000 ; free physical = 214 ; free virtual = 11966
INFO: [Common 17-206] Exiting Vivado at Wed Jan 16 10:37:52 2019...
