 
****************************************
Report : area
Design : Question_3
Version: L-2016.03
Date   : Sat Feb 24 22:42:18 2018
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'Question_3' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    saed32hvt_ss0p75v125c (File: /usr/local/synopsys/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75v125c.db)
    saed32rvt_ss0p75v125c (File: /usr/local/synopsys/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75v125c.db)
    saed32lvt_ss0p75v125c (File: /usr/local/synopsys/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75v125c.db)

Number of ports:                        18310
Number of nets:                         97083
Number of cells:                        71361
Number of combinational cells:          55806
Number of sequential cells:             15543
Number of macros/black boxes:               0
Number of buf/inv:                       5315
Number of references:                      29

Combinational area:             159049.921906
Buf/Inv area:                     8213.934159
Noncombinational area:          110565.349098
Macro/Black Box area:                0.000000
Net Interconnect area:          129008.664033

Total cell area:                269615.271004
Total area:                     398623.935037
1
