Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Thu Mar 31 16:54:36 2022
| Host         : DESKTOP-IFL7HB3 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   325 |
|    Minimum number of control sets                        |   325 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   128 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   325 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     6 |
| >= 6 to < 8        |     9 |
| >= 8 to < 10       |     6 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     5 |
| >= 14 to < 16      |     2 |
| >= 16              |   292 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             342 |          106 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             844 |          408 |
| Yes          | No                    | No                     |             811 |          284 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            4283 |         1913 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                   Clock Signal                  |                                                                          Enable Signal                                                                         |                                                                                Set/Reset Signal                                                                               | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/ap_CS_fsm_state127                                                                                                                   | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/ap_CS_fsm_state136                                                                                                                   |                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0                         |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                       |                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                  |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                        | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                         |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                               |                4 |              4 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                           |                4 |              4 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                          |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                          |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_ier12_out                                                                                                        | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                4 |              6 |         1.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                    | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                            |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/resArray_V_addr_1_reg_134970                                                                                                         |                                                                                                                                                                               |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_77_1_fu_5498/flow_control_loop_pipe_sequential_init_U/i_fu_441                                       |                                                                                                                                                                               |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/trunc_ln70_reg_136130                                                                                                                |                                                                                                                                                                               |                1 |              7 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/ap_NS_fsm[214]                                                                                                                       |                                                                                                                                                                               |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/ap_NS_fsm[246]                                                                                                                       |                                                                                                                                                                               |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/ap_CS_fsm_state5                                                                                                                     |                                                                                                                                                                               |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5506/i_fu_5421                                                                               | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5506/flow_control_loop_pipe_sequential_init_U/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5506_ap_start_reg_reg |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/ap_CS_fsm_state213                                                                                                                   | design_1_i/nnlayer_0/inst/i_7_fu_19480                                                                                                                                        |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_77_1_fu_5498/flow_control_loop_pipe_sequential_init_U/i_fu_440                                       |                                                                                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_activation                                                                                                       | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/i_12_reg_13603[7]_i_1_n_13                                                                                                           |                                                                                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/sdiv_18ns_16s_16_22_seq_1_U134/start0                                                                                                |                                                                                                                                                                               |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                    |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                          |                6 |             10 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                                               |                6 |             12 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                       |                                                                                                                                                                               |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                                               |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                                               |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                                               |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                                                               |                4 |             14 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                     |                                                                                                                                                                               |                4 |             14 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_103                                                                                                        | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_104[15]_i_1_n_13                                                                                           | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_106[15]_i_1_n_13                                                                                           | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_107                                                                                                        | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_10[15]_i_1_n_13                                                                                            | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_101                                                                                                        | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_102[15]_i_1_n_13                                                                                           | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_50[15]_i_1_n_13                                                                                            | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_14[15]_i_1_n_13                                                                                            | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_27                                                                                                         | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_18[15]_i_1_n_13                                                                                            | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_2[15]_i_1_n_13                                                                                             | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_115                                                                                                        | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_21                                                                                                         | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_119                                                                                                        | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_126[15]_i_1_n_13                                                                                           | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_28[15]_i_1_n_13                                                                                            | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_12[15]_i_1_n_13                                                                                            | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_34[15]_i_1_n_13                                                                                            | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_35                                                                                                         | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_38[15]_i_1_n_13                                                                                            | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_125                                                                                                        | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_37                                                                                                         | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_40[15]_i_1_n_13                                                                                            | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_42[15]_i_1_n_13                                                                                            | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_46[15]_i_1_n_13                                                                                            | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_22[15]_i_1_n_13                                                                                            | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_114[15]_i_1_n_13                                                                                           | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_20[15]_i_1_n_13                                                                                            | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_16[15]_i_1_n_13                                                                                            | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_31                                                                                                         | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_32[15]_i_1_n_13                                                                                            | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_36[15]_i_1_n_13                                                                                            | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_13                                                                                                         | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_124[15]_i_1_n_13                                                                                           | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_24[15]_i_1_n_13                                                                                            | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_26[15]_i_1_n_13                                                                                            | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_41                                                                                                         | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_45                                                                                                         | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_47                                                                                                         | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_48[15]_i_1_n_13                                                                                            | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_116[15]_i_1_n_13                                                                                           | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_118[15]_i_1_n_13                                                                                           | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_120[15]_i_1_n_13                                                                                           | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_117                                                                                                        | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_121                                                                                                        | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_122[15]_i_1_n_13                                                                                           | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_123                                                                                                        | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_15                                                                                                         | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_29                                                                                                         | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_3                                                                                                          | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_17                                                                                                         | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_30[15]_i_1_n_13                                                                                            | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_25                                                                                                         | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_33                                                                                                         | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_127                                                                                                        | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_19                                                                                                         | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_39                                                                                                         | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_43                                                                                                         | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_44[15]_i_1_n_13                                                                                            | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_49                                                                                                         | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_4[15]_i_1_n_13                                                                                             | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_5                                                                                                          | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_86[15]_i_1_n_13                                                                                            | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_87                                                                                                         | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_95                                                                                                         | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_99                                                                                                         | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_7                                                                                                          | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_59                                                                                                         | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_66[15]_i_1_n_13                                                                                            | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_98[15]_i_1_n_13                                                                                            | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_94[15]_i_1_n_13                                                                                            | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_90[15]_i_1_n_13                                                                                            | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_88[15]_i_1_n_13                                                                                            | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_75                                                                                                         | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_61                                                                                                         | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_81                                                                                                         | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_96[15]_i_1_n_13                                                                                            | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_52[15]_i_1_n_13                                                                                            | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_56[15]_i_1_n_13                                                                                            | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_67                                                                                                         | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_58[15]_i_1_n_13                                                                                            | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_68[15]_i_1_n_13                                                                                            | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_62[15]_i_1_n_13                                                                                            | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_64[15]_i_1_n_13                                                                                            | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_6[15]_i_1_n_13                                                                                             | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_70[15]_i_1_n_13                                                                                            | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_72[15]_i_1_n_13                                                                                            | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_77                                                                                                         | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_74[15]_i_1_n_13                                                                                            | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_78[15]_i_1_n_13                                                                                            | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_82[15]_i_1_n_13                                                                                            | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_84[15]_i_1_n_13                                                                                            | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_60[15]_i_1_n_13                                                                                            | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_51                                                                                                         | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_85                                                                                                         | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_76[15]_i_1_n_13                                                                                            | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_8[15]_i_1_n_13                                                                                             | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_79                                                                                                         | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_80[15]_i_1_n_13                                                                                            | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_55                                                                                                         | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_9                                                                                                          | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_92[15]_i_1_n_13                                                                                            | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_93                                                                                                         | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_97                                                                                                         | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_71                                                                                                         | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_89                                                                                                         | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_91                                                                                                         | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_53                                                                                                         | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_54[15]_i_1_n_13                                                                                            | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_57                                                                                                         | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_63                                                                                                         | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_65                                                                                                         | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_69                                                                                                         | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_73                                                                                                         | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_83                                                                                                         | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_numOfOutputNeurons[15]_i_1_n_13                                                                                  | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5506/i_fu_542[15]_i_2_n_13                                                                   | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5506/flow_control_loop_pipe_sequential_init_U/SR[0]                                                         |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5506/ap_CS_fsm_reg[244]_10[0]                                                                | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                8 |             16 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5506/ap_CS_fsm_reg[244]_100[0]                                                               | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                9 |             16 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5506/ap_CS_fsm_reg[244]_101[0]                                                               | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |               11 |             16 |         1.45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5506/ap_CS_fsm_reg[244]_102[0]                                                               | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |               11 |             16 |         1.45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5506/ap_CS_fsm_reg[244]_103[0]                                                               | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |               12 |             16 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5506/ap_CS_fsm_reg[244]_104[0]                                                               | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |               10 |             16 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5506/E[0]                                                                                    | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |               11 |             16 |         1.45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5506/ap_CS_fsm_reg[244][0]                                                                   | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5506/ap_CS_fsm_reg[244]_0[0]                                                                 | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |               10 |             16 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5506/ap_CS_fsm_reg[244]_1[0]                                                                 | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                8 |             16 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5506/ap_CS_fsm_reg[244]_48[0]                                                                | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |               11 |             16 |         1.45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5506/ap_CS_fsm_reg[244]_49[0]                                                                | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |               13 |             16 |         1.23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5506/ap_CS_fsm_reg[244]_5[0]                                                                 | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5506/ap_CS_fsm_reg[244]_107[0]                                                               | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |               12 |             16 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5506/ap_CS_fsm_reg[244]_105[0]                                                               | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |               12 |             16 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5506/ap_CS_fsm_reg[244]_18[0]                                                                | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |               11 |             16 |         1.45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5506/ap_CS_fsm_reg[244]_16[0]                                                                | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                9 |             16 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5506/ap_CS_fsm_reg[244]_19[0]                                                                | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |               11 |             16 |         1.45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5506/ap_CS_fsm_reg[244]_114[0]                                                               | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                9 |             16 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5506/ap_CS_fsm_reg[244]_116[0]                                                               | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5506/ap_CS_fsm_reg[244]_111[0]                                                               | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |               10 |             16 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5506/ap_CS_fsm_reg[244]_115[0]                                                               | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |               11 |             16 |         1.45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5506/ap_CS_fsm_reg[244]_106[0]                                                               | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |               11 |             16 |         1.45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5506/ap_CS_fsm_reg[244]_117[0]                                                               | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |               12 |             16 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5506/ap_CS_fsm_reg[244]_25[0]                                                                | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |               11 |             16 |         1.45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5506/ap_CS_fsm_reg[244]_34[0]                                                                | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                9 |             16 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5506/ap_CS_fsm_reg[244]_35[0]                                                                | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |               10 |             16 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5506/ap_CS_fsm_reg[244]_4[0]                                                                 | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                9 |             16 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5506/ap_CS_fsm_reg[244]_123[0]                                                               | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                9 |             16 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5506/ap_CS_fsm_reg[244]_22[0]                                                                | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |               11 |             16 |         1.45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5506/ap_CS_fsm_reg[244]_2[0]                                                                 | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |               12 |             16 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5506/ap_CS_fsm_reg[244]_26[0]                                                                | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |               10 |             16 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5506/ap_CS_fsm_reg[244]_3[0]                                                                 | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                9 |             16 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5506/ap_CS_fsm_reg[244]_119[0]                                                               | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |               11 |             16 |         1.45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5506/ap_CS_fsm_reg[244]_39[0]                                                                | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |               11 |             16 |         1.45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5506/ap_CS_fsm_reg[244]_112[0]                                                               | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |               11 |             16 |         1.45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5506/ap_CS_fsm_reg[244]_41[0]                                                                | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |               11 |             16 |         1.45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5506/ap_CS_fsm_reg[244]_124[0]                                                               | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                9 |             16 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5506/ap_CS_fsm_reg[244]_122[0]                                                               | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |               13 |             16 |         1.23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5506/ap_CS_fsm_reg[244]_110[0]                                                               | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |               10 |             16 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5506/ap_CS_fsm_reg[244]_108[0]                                                               | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |               10 |             16 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5506/ap_CS_fsm_reg[244]_27[0]                                                                | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                9 |             16 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5506/ap_CS_fsm_reg[244]_42[0]                                                                | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |               12 |             16 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5506/ap_CS_fsm_reg[244]_40[0]                                                                | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |               10 |             16 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5506/ap_CS_fsm_reg[244]_44[0]                                                                | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |               11 |             16 |         1.45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5506/ap_CS_fsm_reg[244]_45[0]                                                                | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |               11 |             16 |         1.45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5506/ap_CS_fsm_reg[244]_46[0]                                                                | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |               12 |             16 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5506/ap_CS_fsm_reg[244]_109[0]                                                               | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |               13 |             16 |         1.23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5506/ap_CS_fsm_reg[244]_14[0]                                                                | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                9 |             16 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5506/ap_CS_fsm_reg[244]_30[0]                                                                | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |               11 |             16 |         1.45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5506/ap_CS_fsm_reg[244]_33[0]                                                                | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |               11 |             16 |         1.45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5506/ap_CS_fsm_reg[244]_15[0]                                                                | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |               13 |             16 |         1.23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5506/ap_CS_fsm_reg[244]_125[0]                                                               | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                9 |             16 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5506/ap_CS_fsm_reg[244]_113[0]                                                               | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |               12 |             16 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5506/ap_CS_fsm_reg[244]_24[0]                                                                | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |               11 |             16 |         1.45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5506/ap_CS_fsm_reg[244]_38[0]                                                                | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |               12 |             16 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5506/ap_CS_fsm_reg[244]_13[0]                                                                | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5506/ap_CS_fsm_reg[244]_12[0]                                                                | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                8 |             16 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5506/ap_CS_fsm_reg[244]_20[0]                                                                | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |               11 |             16 |         1.45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5506/ap_CS_fsm_reg[244]_11[0]                                                                | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                8 |             16 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5506/ap_CS_fsm_reg[244]_121[0]                                                               | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |               12 |             16 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5506/ap_CS_fsm_reg[244]_28[0]                                                                | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                9 |             16 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5506/ap_CS_fsm_reg[244]_31[0]                                                                | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |               13 |             16 |         1.23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5506/ap_CS_fsm_reg[244]_36[0]                                                                | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |               11 |             16 |         1.45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5506/ap_CS_fsm_reg[244]_29[0]                                                                | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |               10 |             16 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5506/ap_CS_fsm_reg[244]_23[0]                                                                | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |               10 |             16 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5506/ap_CS_fsm_reg[244]_32[0]                                                                | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |               13 |             16 |         1.23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5506/ap_CS_fsm_reg[244]_120[0]                                                               | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |               14 |             16 |         1.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5506/ap_CS_fsm_reg[244]_118[0]                                                               | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |               11 |             16 |         1.45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5506/ap_CS_fsm_reg[244]_17[0]                                                                | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |               10 |             16 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5506/ap_CS_fsm_reg[244]_21[0]                                                                | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |               10 |             16 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5506/ap_CS_fsm_reg[244]_37[0]                                                                | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |               11 |             16 |         1.45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5506/ap_CS_fsm_reg[244]_43[0]                                                                | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |               12 |             16 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5506/ap_CS_fsm_reg[244]_47[0]                                                                | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                9 |             16 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5506/ap_CS_fsm_reg[244]_58[0]                                                                | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |               14 |             16 |         1.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5506/ap_CS_fsm_reg[244]_67[0]                                                                | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |               10 |             16 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5506/ap_CS_fsm_reg[244]_54[0]                                                                | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |               13 |             16 |         1.23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5506/ap_CS_fsm_reg[244]_55[0]                                                                | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |               14 |             16 |         1.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5506/ap_CS_fsm_reg[244]_61[0]                                                                | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |               14 |             16 |         1.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5506/ap_CS_fsm_reg[244]_68[0]                                                                | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                9 |             16 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5506/ap_CS_fsm_reg[244]_51[0]                                                                | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |               11 |             16 |         1.45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5506/ap_CS_fsm_reg[244]_69[0]                                                                | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |               10 |             16 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5506/ap_CS_fsm_reg[244]_57[0]                                                                | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |               10 |             16 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5506/ap_CS_fsm_reg[244]_63[0]                                                                | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                9 |             16 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5506/ap_CS_fsm_reg[244]_52[0]                                                                | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |               14 |             16 |         1.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5506/ap_CS_fsm_reg[244]_6[0]                                                                 | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                9 |             16 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5506/ap_CS_fsm_reg[244]_59[0]                                                                | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |               10 |             16 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5506/ap_CS_fsm_reg[244]_56[0]                                                                | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |               10 |             16 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5506/ap_CS_fsm_reg[244]_60[0]                                                                | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |               12 |             16 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5506/ap_CS_fsm_reg[244]_65[0]                                                                | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |               12 |             16 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5506/ap_CS_fsm_reg[244]_62[0]                                                                | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |               10 |             16 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5506/ap_CS_fsm_reg[244]_50[0]                                                                | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |               12 |             16 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5506/ap_CS_fsm_reg[244]_53[0]                                                                | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |               10 |             16 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5506/ap_CS_fsm_reg[244]_66[0]                                                                | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                9 |             16 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5506/ap_CS_fsm_reg[244]_77[0]                                                                | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |               11 |             16 |         1.45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5506/ap_CS_fsm_reg[244]_81[0]                                                                | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                9 |             16 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5506/ap_CS_fsm_reg[244]_82[0]                                                                | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                9 |             16 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5506/ap_CS_fsm_reg[244]_84[0]                                                                | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5506/ap_CS_fsm_reg[244]_97[0]                                                                | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |               10 |             16 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5506/ap_CS_fsm_reg[244]_89[0]                                                                | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                9 |             16 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5506/ap_CS_fsm_reg[244]_91[0]                                                                | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |               11 |             16 |         1.45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5506/ap_CS_fsm_reg[244]_75[0]                                                                | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |               10 |             16 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5506/ap_CS_fsm_reg[244]_74[0]                                                                | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |               10 |             16 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5506/ap_CS_fsm_reg[244]_73[0]                                                                | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |               13 |             16 |         1.23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5506/ap_CS_fsm_reg[244]_87[0]                                                                | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                9 |             16 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5506/ap_CS_fsm_reg[244]_80[0]                                                                | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                8 |             16 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5506/ap_CS_fsm_reg[244]_96[0]                                                                | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                8 |             16 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5506/ap_CS_fsm_reg[244]_8[0]                                                                 | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |               12 |             16 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5506/ap_CS_fsm_reg[244]_83[0]                                                                | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |               11 |             16 |         1.45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5506/ap_CS_fsm_reg[244]_90[0]                                                                | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                9 |             16 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5506/ap_CS_fsm_reg[244]_95[0]                                                                | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |               10 |             16 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5506/ap_CS_fsm_reg[244]_71[0]                                                                | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                9 |             16 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5506/ap_CS_fsm_reg[244]_88[0]                                                                | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |               13 |             16 |         1.23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5506/ap_CS_fsm_reg[244]_9[0]                                                                 | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |               13 |             16 |         1.23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5506/ap_CS_fsm_reg[244]_98[0]                                                                | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |               13 |             16 |         1.23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5506/ap_CS_fsm_reg[244]_85[0]                                                                | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |               13 |             16 |         1.23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5506/ap_CS_fsm_reg[244]_72[0]                                                                | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |               14 |             16 |         1.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5506/ap_CS_fsm_reg[244]_78[0]                                                                | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |               12 |             16 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5506/ap_CS_fsm_reg[244]_79[0]                                                                | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |               11 |             16 |         1.45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5506/ap_CS_fsm_reg[244]_86[0]                                                                | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |               11 |             16 |         1.45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5506/ap_CS_fsm_reg[244]_94[0]                                                                | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                9 |             16 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5506/ap_CS_fsm_reg[244]_92[0]                                                                | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5506/ap_CS_fsm_reg[244]_76[0]                                                                | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                9 |             16 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5506/ap_CS_fsm_reg[244]_93[0]                                                                | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |               11 |             16 |         1.45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5506/ap_CS_fsm_reg[244]_99[0]                                                                | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |               12 |             16 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5506/ap_CS_fsm_reg[244]_70[0]                                                                | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |               12 |             16 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5506/ap_CS_fsm_reg[244]_7[0]                                                                 | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |               10 |             16 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/sdiv_24ns_17s_24_28_seq_1_U136/nnlayer_sdiv_24ns_17s_24_28_seq_1_divseq_u/E[0]                                                       |                                                                                                                                                                               |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5506/ap_CS_fsm_reg[244]_64[0]                                                                | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |               12 |             16 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/sdiv_40ns_33ns_16_44_seq_1_U135/nnlayer_sdiv_40ns_33ns_16_44_seq_1_divseq_u/r_stage_reg[40]_0[0]                                     |                                                                                                                                                                               |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/ap_CS_fsm_state248                                                                                                                   | design_1_i/nnlayer_0/inst/ap_NS_fsm111_out                                                                                                                                    |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/ap_CS_fsm_state167                                                                                                                   | design_1_i/nnlayer_0/inst/i_fu_1936[15]_i_1_n_13                                                                                                                              |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/ap_CS_fsm_state135                                                                                                                   |                                                                                                                                                                               |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/ap_CS_fsm_state214                                                                                                                   |                                                                                                                                                                               |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/ap_CS_fsm_state246                                                                                                                   |                                                                                                                                                                               |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_23                                                                                                         | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/ap_CS_fsm_state137                                                                                                                   |                                                                                                                                                                               |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/ap_CS_fsm_state138                                                                                                                   |                                                                                                                                                                               |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/ap_CS_fsm_state163                                                                                                                   | design_1_i/nnlayer_0/inst/i_fu_1936[15]_i_1_n_13                                                                                                                              |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/i_7_fu_19480                                                                                                                         |                                                                                                                                                                               |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/storemerge8_reg_5484[15]_i_2_n_13                                                                                                    | design_1_i/nnlayer_0/inst/ap_NS_fsm15_out                                                                                                                                     |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/ap_CS_fsm_state244                                                                                                                   | design_1_i/nnlayer_0/inst/ap_NS_fsm19_out                                                                                                                                     |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/ap_NS_fsm[3]                                                                                                                         | design_1_i/nnlayer_0/inst/control_s_axi_U/ap_NS_fsm113_out                                                                                                                    |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/aw_hs                                                                                                                |                                                                                                                                                                               |                9 |             16 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_105                                                                                                        | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_11                                                                                                         | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_110[15]_i_1_n_13                                                                                           | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_111                                                                                                        | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_108[15]_i_1_n_13                                                                                           | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_109                                                                                                        | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_112[15]_i_1_n_13                                                                                           | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_113                                                                                                        | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_1                                                                                                          | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_0[15]_i_1_n_13                                                                                             | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                        |                                                                                                                                                                               |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_100[15]_i_1_n_13                                                                                           | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                        |                                                                                                                                                                               |                8 |             21 |         2.62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/ap_CS_fsm_state2                                                                                                                     |                                                                                                                                                                               |                7 |             24 |         3.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1          |                                                                                                                                                                               |               10 |             24 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/rdata                                                                                                                |                                                                                                                                                                               |               26 |             32 |         1.23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                                               |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/ap_CS_fsm_state215                                                                                                                   |                                                                                                                                                                               |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/sdiv_40ns_33ns_16_44_seq_1_U135/start0                                                                                               |                                                                                                                                                                               |                9 |             33 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/sdiv_24ns_17s_24_28_seq_1_U136/start0                                                                                                |                                                                                                                                                                               |                8 |             33 |         4.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                                               |               16 |             36 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                                                               |               15 |             36 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                                                               |               11 |             36 |         3.27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                                                               |               11 |             36 |         3.27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/ap_NS_fsm[3]                                                                                                                         |                                                                                                                                                                               |               21 |             43 |         2.05 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                                               |               10 |             45 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                                                               |               10 |             45 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/trunc_ln1201_reg_135370                                                                                                              |                                                                                                                                                                               |               13 |             48 |         3.69 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                |                                                                                                                                                                               |              107 |            347 |         3.24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                                        |              392 |            822 |         2.10 |
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


