0.7
2020.2
May 22 2024
19:03:11
W:/Desktop/SystemVerilogLabs/Lab4_5_ELEC3500/ALU_Datapath_SystemVerilog/Lab4_5_ELEC3500.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,uvm,,,,,,
W:/Desktop/SystemVerilogLabs/Lab4_5_ELEC3500/ALU_Datapath_SystemVerilog/Lab4_5_ELEC3500.srcs/sim_1/new/controller_fsm_tb.sv,1770733327,systemVerilog,,,,controller_fsm_tb,,uvm,../../../../Lab4_5_ELEC3500.ip_user_files/ipstatic,,,,,
W:/Desktop/SystemVerilogLabs/Lab4_5_ELEC3500/ALU_Datapath_SystemVerilog/Lab4_5_ELEC3500.srcs/sources_1/new/controller_fsm.sv,1770732915,systemVerilog,,W:/Desktop/SystemVerilogLabs/Lab4_5_ELEC3500/ALU_Datapath_SystemVerilog/Lab4_5_ELEC3500.srcs/sim_1/new/controller_fsm_tb.sv,,controller_fsm,,uvm,../../../../Lab4_5_ELEC3500.ip_user_files/ipstatic,,,,,
