// Seed: 1424169213
macromodule module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32
);
  output wire id_32;
  input wire id_31;
  output wire id_30;
  inout wire id_29;
  input wire id_28;
  output wire id_27;
  input wire id_26;
  inout wire id_25;
  inout wire id_24;
  output wire id_23;
  output wire id_22;
  inout wire id_21;
  inout wire id_20;
  output wire id_19;
  inout wire id_18;
  output wire id_17;
  inout wire id_16;
  input wire id_15;
  output wire id_14;
  input wire id_13;
  input wire id_12;
  inout wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_24 = 1;
  wire id_33;
endmodule
module module_1 (
    id_1
);
  output wire id_1;
  always @(posedge -1 or negedge -1 or negedge -1) @(1) $display(1);
  reg id_2;
  always id_1 <= id_2;
  wor  id_3;
  wire id_4;
  assign id_1 = -1;
  parameter id_5 = -1'b0;
  uwire id_6, id_7, id_8, id_9;
  assign id_8 = 1'd0;
  wire id_10;
  wire \id_11 ;
  module_0 modCall_1 (
      \id_11 ,
      id_7,
      id_7,
      id_9,
      id_7,
      id_6,
      id_10,
      id_8,
      id_3,
      id_10,
      id_10,
      id_8,
      id_6,
      id_3,
      id_4,
      id_9,
      id_10,
      id_7,
      id_4,
      id_3,
      id_10,
      id_9,
      id_9,
      id_3,
      id_6,
      id_6,
      id_5,
      id_9,
      id_3,
      id_10,
      id_3,
      \id_11
  );
  parameter id_12 = ^id_3 + 1;
endmodule
