
Nema17_library.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000310c  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000088  080031c8  080031c8  000131c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003250  08003250  00020030  2**0
                  CONTENTS
  4 .ARM          00000008  08003250  08003250  00013250  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003258  08003258  00020030  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003258  08003258  00013258  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800325c  0800325c  0001325c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000030  20000000  08003260  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000012c  20000030  08003290  00020030  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000015c  08003290  0002015c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020030  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011891  00000000  00000000  00020058  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002168  00000000  00000000  000318e9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000de0  00000000  00000000  00033a58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000d18  00000000  00000000  00034838  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018070  00000000  00000000  00035550  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010b15  00000000  00000000  0004d5c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009d139  00000000  00000000  0005e0d5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000fb20e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003270  00000000  00000000  000fb264  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	20000030 	.word	0x20000030
 80000dc:	00000000 	.word	0x00000000
 80000e0:	080031b0 	.word	0x080031b0

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000034 	.word	0x20000034
 8000100:	080031b0 	.word	0x080031b0

08000104 <__udivsi3>:
 8000104:	2200      	movs	r2, #0
 8000106:	0843      	lsrs	r3, r0, #1
 8000108:	428b      	cmp	r3, r1
 800010a:	d374      	bcc.n	80001f6 <__udivsi3+0xf2>
 800010c:	0903      	lsrs	r3, r0, #4
 800010e:	428b      	cmp	r3, r1
 8000110:	d35f      	bcc.n	80001d2 <__udivsi3+0xce>
 8000112:	0a03      	lsrs	r3, r0, #8
 8000114:	428b      	cmp	r3, r1
 8000116:	d344      	bcc.n	80001a2 <__udivsi3+0x9e>
 8000118:	0b03      	lsrs	r3, r0, #12
 800011a:	428b      	cmp	r3, r1
 800011c:	d328      	bcc.n	8000170 <__udivsi3+0x6c>
 800011e:	0c03      	lsrs	r3, r0, #16
 8000120:	428b      	cmp	r3, r1
 8000122:	d30d      	bcc.n	8000140 <__udivsi3+0x3c>
 8000124:	22ff      	movs	r2, #255	; 0xff
 8000126:	0209      	lsls	r1, r1, #8
 8000128:	ba12      	rev	r2, r2
 800012a:	0c03      	lsrs	r3, r0, #16
 800012c:	428b      	cmp	r3, r1
 800012e:	d302      	bcc.n	8000136 <__udivsi3+0x32>
 8000130:	1212      	asrs	r2, r2, #8
 8000132:	0209      	lsls	r1, r1, #8
 8000134:	d065      	beq.n	8000202 <__udivsi3+0xfe>
 8000136:	0b03      	lsrs	r3, r0, #12
 8000138:	428b      	cmp	r3, r1
 800013a:	d319      	bcc.n	8000170 <__udivsi3+0x6c>
 800013c:	e000      	b.n	8000140 <__udivsi3+0x3c>
 800013e:	0a09      	lsrs	r1, r1, #8
 8000140:	0bc3      	lsrs	r3, r0, #15
 8000142:	428b      	cmp	r3, r1
 8000144:	d301      	bcc.n	800014a <__udivsi3+0x46>
 8000146:	03cb      	lsls	r3, r1, #15
 8000148:	1ac0      	subs	r0, r0, r3
 800014a:	4152      	adcs	r2, r2
 800014c:	0b83      	lsrs	r3, r0, #14
 800014e:	428b      	cmp	r3, r1
 8000150:	d301      	bcc.n	8000156 <__udivsi3+0x52>
 8000152:	038b      	lsls	r3, r1, #14
 8000154:	1ac0      	subs	r0, r0, r3
 8000156:	4152      	adcs	r2, r2
 8000158:	0b43      	lsrs	r3, r0, #13
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x5e>
 800015e:	034b      	lsls	r3, r1, #13
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b03      	lsrs	r3, r0, #12
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x6a>
 800016a:	030b      	lsls	r3, r1, #12
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0ac3      	lsrs	r3, r0, #11
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x76>
 8000176:	02cb      	lsls	r3, r1, #11
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0a83      	lsrs	r3, r0, #10
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x82>
 8000182:	028b      	lsls	r3, r1, #10
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0a43      	lsrs	r3, r0, #9
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x8e>
 800018e:	024b      	lsls	r3, r1, #9
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a03      	lsrs	r3, r0, #8
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x9a>
 800019a:	020b      	lsls	r3, r1, #8
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	d2cd      	bcs.n	800013e <__udivsi3+0x3a>
 80001a2:	09c3      	lsrs	r3, r0, #7
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d301      	bcc.n	80001ac <__udivsi3+0xa8>
 80001a8:	01cb      	lsls	r3, r1, #7
 80001aa:	1ac0      	subs	r0, r0, r3
 80001ac:	4152      	adcs	r2, r2
 80001ae:	0983      	lsrs	r3, r0, #6
 80001b0:	428b      	cmp	r3, r1
 80001b2:	d301      	bcc.n	80001b8 <__udivsi3+0xb4>
 80001b4:	018b      	lsls	r3, r1, #6
 80001b6:	1ac0      	subs	r0, r0, r3
 80001b8:	4152      	adcs	r2, r2
 80001ba:	0943      	lsrs	r3, r0, #5
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xc0>
 80001c0:	014b      	lsls	r3, r1, #5
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0903      	lsrs	r3, r0, #4
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xcc>
 80001cc:	010b      	lsls	r3, r1, #4
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	08c3      	lsrs	r3, r0, #3
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xd8>
 80001d8:	00cb      	lsls	r3, r1, #3
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0883      	lsrs	r3, r0, #2
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xe4>
 80001e4:	008b      	lsls	r3, r1, #2
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0843      	lsrs	r3, r0, #1
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xf0>
 80001f0:	004b      	lsls	r3, r1, #1
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	1a41      	subs	r1, r0, r1
 80001f8:	d200      	bcs.n	80001fc <__udivsi3+0xf8>
 80001fa:	4601      	mov	r1, r0
 80001fc:	4152      	adcs	r2, r2
 80001fe:	4610      	mov	r0, r2
 8000200:	4770      	bx	lr
 8000202:	e7ff      	b.n	8000204 <__udivsi3+0x100>
 8000204:	b501      	push	{r0, lr}
 8000206:	2000      	movs	r0, #0
 8000208:	f000 f8f0 	bl	80003ec <__aeabi_idiv0>
 800020c:	bd02      	pop	{r1, pc}
 800020e:	46c0      	nop			; (mov r8, r8)

08000210 <__aeabi_uidivmod>:
 8000210:	2900      	cmp	r1, #0
 8000212:	d0f7      	beq.n	8000204 <__udivsi3+0x100>
 8000214:	e776      	b.n	8000104 <__udivsi3>
 8000216:	4770      	bx	lr

08000218 <__divsi3>:
 8000218:	4603      	mov	r3, r0
 800021a:	430b      	orrs	r3, r1
 800021c:	d47f      	bmi.n	800031e <__divsi3+0x106>
 800021e:	2200      	movs	r2, #0
 8000220:	0843      	lsrs	r3, r0, #1
 8000222:	428b      	cmp	r3, r1
 8000224:	d374      	bcc.n	8000310 <__divsi3+0xf8>
 8000226:	0903      	lsrs	r3, r0, #4
 8000228:	428b      	cmp	r3, r1
 800022a:	d35f      	bcc.n	80002ec <__divsi3+0xd4>
 800022c:	0a03      	lsrs	r3, r0, #8
 800022e:	428b      	cmp	r3, r1
 8000230:	d344      	bcc.n	80002bc <__divsi3+0xa4>
 8000232:	0b03      	lsrs	r3, r0, #12
 8000234:	428b      	cmp	r3, r1
 8000236:	d328      	bcc.n	800028a <__divsi3+0x72>
 8000238:	0c03      	lsrs	r3, r0, #16
 800023a:	428b      	cmp	r3, r1
 800023c:	d30d      	bcc.n	800025a <__divsi3+0x42>
 800023e:	22ff      	movs	r2, #255	; 0xff
 8000240:	0209      	lsls	r1, r1, #8
 8000242:	ba12      	rev	r2, r2
 8000244:	0c03      	lsrs	r3, r0, #16
 8000246:	428b      	cmp	r3, r1
 8000248:	d302      	bcc.n	8000250 <__divsi3+0x38>
 800024a:	1212      	asrs	r2, r2, #8
 800024c:	0209      	lsls	r1, r1, #8
 800024e:	d065      	beq.n	800031c <__divsi3+0x104>
 8000250:	0b03      	lsrs	r3, r0, #12
 8000252:	428b      	cmp	r3, r1
 8000254:	d319      	bcc.n	800028a <__divsi3+0x72>
 8000256:	e000      	b.n	800025a <__divsi3+0x42>
 8000258:	0a09      	lsrs	r1, r1, #8
 800025a:	0bc3      	lsrs	r3, r0, #15
 800025c:	428b      	cmp	r3, r1
 800025e:	d301      	bcc.n	8000264 <__divsi3+0x4c>
 8000260:	03cb      	lsls	r3, r1, #15
 8000262:	1ac0      	subs	r0, r0, r3
 8000264:	4152      	adcs	r2, r2
 8000266:	0b83      	lsrs	r3, r0, #14
 8000268:	428b      	cmp	r3, r1
 800026a:	d301      	bcc.n	8000270 <__divsi3+0x58>
 800026c:	038b      	lsls	r3, r1, #14
 800026e:	1ac0      	subs	r0, r0, r3
 8000270:	4152      	adcs	r2, r2
 8000272:	0b43      	lsrs	r3, r0, #13
 8000274:	428b      	cmp	r3, r1
 8000276:	d301      	bcc.n	800027c <__divsi3+0x64>
 8000278:	034b      	lsls	r3, r1, #13
 800027a:	1ac0      	subs	r0, r0, r3
 800027c:	4152      	adcs	r2, r2
 800027e:	0b03      	lsrs	r3, r0, #12
 8000280:	428b      	cmp	r3, r1
 8000282:	d301      	bcc.n	8000288 <__divsi3+0x70>
 8000284:	030b      	lsls	r3, r1, #12
 8000286:	1ac0      	subs	r0, r0, r3
 8000288:	4152      	adcs	r2, r2
 800028a:	0ac3      	lsrs	r3, r0, #11
 800028c:	428b      	cmp	r3, r1
 800028e:	d301      	bcc.n	8000294 <__divsi3+0x7c>
 8000290:	02cb      	lsls	r3, r1, #11
 8000292:	1ac0      	subs	r0, r0, r3
 8000294:	4152      	adcs	r2, r2
 8000296:	0a83      	lsrs	r3, r0, #10
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x88>
 800029c:	028b      	lsls	r3, r1, #10
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0a43      	lsrs	r3, r0, #9
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x94>
 80002a8:	024b      	lsls	r3, r1, #9
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0a03      	lsrs	r3, r0, #8
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0xa0>
 80002b4:	020b      	lsls	r3, r1, #8
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	d2cd      	bcs.n	8000258 <__divsi3+0x40>
 80002bc:	09c3      	lsrs	r3, r0, #7
 80002be:	428b      	cmp	r3, r1
 80002c0:	d301      	bcc.n	80002c6 <__divsi3+0xae>
 80002c2:	01cb      	lsls	r3, r1, #7
 80002c4:	1ac0      	subs	r0, r0, r3
 80002c6:	4152      	adcs	r2, r2
 80002c8:	0983      	lsrs	r3, r0, #6
 80002ca:	428b      	cmp	r3, r1
 80002cc:	d301      	bcc.n	80002d2 <__divsi3+0xba>
 80002ce:	018b      	lsls	r3, r1, #6
 80002d0:	1ac0      	subs	r0, r0, r3
 80002d2:	4152      	adcs	r2, r2
 80002d4:	0943      	lsrs	r3, r0, #5
 80002d6:	428b      	cmp	r3, r1
 80002d8:	d301      	bcc.n	80002de <__divsi3+0xc6>
 80002da:	014b      	lsls	r3, r1, #5
 80002dc:	1ac0      	subs	r0, r0, r3
 80002de:	4152      	adcs	r2, r2
 80002e0:	0903      	lsrs	r3, r0, #4
 80002e2:	428b      	cmp	r3, r1
 80002e4:	d301      	bcc.n	80002ea <__divsi3+0xd2>
 80002e6:	010b      	lsls	r3, r1, #4
 80002e8:	1ac0      	subs	r0, r0, r3
 80002ea:	4152      	adcs	r2, r2
 80002ec:	08c3      	lsrs	r3, r0, #3
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d301      	bcc.n	80002f6 <__divsi3+0xde>
 80002f2:	00cb      	lsls	r3, r1, #3
 80002f4:	1ac0      	subs	r0, r0, r3
 80002f6:	4152      	adcs	r2, r2
 80002f8:	0883      	lsrs	r3, r0, #2
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xea>
 80002fe:	008b      	lsls	r3, r1, #2
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0843      	lsrs	r3, r0, #1
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xf6>
 800030a:	004b      	lsls	r3, r1, #1
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	1a41      	subs	r1, r0, r1
 8000312:	d200      	bcs.n	8000316 <__divsi3+0xfe>
 8000314:	4601      	mov	r1, r0
 8000316:	4152      	adcs	r2, r2
 8000318:	4610      	mov	r0, r2
 800031a:	4770      	bx	lr
 800031c:	e05d      	b.n	80003da <__divsi3+0x1c2>
 800031e:	0fca      	lsrs	r2, r1, #31
 8000320:	d000      	beq.n	8000324 <__divsi3+0x10c>
 8000322:	4249      	negs	r1, r1
 8000324:	1003      	asrs	r3, r0, #32
 8000326:	d300      	bcc.n	800032a <__divsi3+0x112>
 8000328:	4240      	negs	r0, r0
 800032a:	4053      	eors	r3, r2
 800032c:	2200      	movs	r2, #0
 800032e:	469c      	mov	ip, r3
 8000330:	0903      	lsrs	r3, r0, #4
 8000332:	428b      	cmp	r3, r1
 8000334:	d32d      	bcc.n	8000392 <__divsi3+0x17a>
 8000336:	0a03      	lsrs	r3, r0, #8
 8000338:	428b      	cmp	r3, r1
 800033a:	d312      	bcc.n	8000362 <__divsi3+0x14a>
 800033c:	22fc      	movs	r2, #252	; 0xfc
 800033e:	0189      	lsls	r1, r1, #6
 8000340:	ba12      	rev	r2, r2
 8000342:	0a03      	lsrs	r3, r0, #8
 8000344:	428b      	cmp	r3, r1
 8000346:	d30c      	bcc.n	8000362 <__divsi3+0x14a>
 8000348:	0189      	lsls	r1, r1, #6
 800034a:	1192      	asrs	r2, r2, #6
 800034c:	428b      	cmp	r3, r1
 800034e:	d308      	bcc.n	8000362 <__divsi3+0x14a>
 8000350:	0189      	lsls	r1, r1, #6
 8000352:	1192      	asrs	r2, r2, #6
 8000354:	428b      	cmp	r3, r1
 8000356:	d304      	bcc.n	8000362 <__divsi3+0x14a>
 8000358:	0189      	lsls	r1, r1, #6
 800035a:	d03a      	beq.n	80003d2 <__divsi3+0x1ba>
 800035c:	1192      	asrs	r2, r2, #6
 800035e:	e000      	b.n	8000362 <__divsi3+0x14a>
 8000360:	0989      	lsrs	r1, r1, #6
 8000362:	09c3      	lsrs	r3, r0, #7
 8000364:	428b      	cmp	r3, r1
 8000366:	d301      	bcc.n	800036c <__divsi3+0x154>
 8000368:	01cb      	lsls	r3, r1, #7
 800036a:	1ac0      	subs	r0, r0, r3
 800036c:	4152      	adcs	r2, r2
 800036e:	0983      	lsrs	r3, r0, #6
 8000370:	428b      	cmp	r3, r1
 8000372:	d301      	bcc.n	8000378 <__divsi3+0x160>
 8000374:	018b      	lsls	r3, r1, #6
 8000376:	1ac0      	subs	r0, r0, r3
 8000378:	4152      	adcs	r2, r2
 800037a:	0943      	lsrs	r3, r0, #5
 800037c:	428b      	cmp	r3, r1
 800037e:	d301      	bcc.n	8000384 <__divsi3+0x16c>
 8000380:	014b      	lsls	r3, r1, #5
 8000382:	1ac0      	subs	r0, r0, r3
 8000384:	4152      	adcs	r2, r2
 8000386:	0903      	lsrs	r3, r0, #4
 8000388:	428b      	cmp	r3, r1
 800038a:	d301      	bcc.n	8000390 <__divsi3+0x178>
 800038c:	010b      	lsls	r3, r1, #4
 800038e:	1ac0      	subs	r0, r0, r3
 8000390:	4152      	adcs	r2, r2
 8000392:	08c3      	lsrs	r3, r0, #3
 8000394:	428b      	cmp	r3, r1
 8000396:	d301      	bcc.n	800039c <__divsi3+0x184>
 8000398:	00cb      	lsls	r3, r1, #3
 800039a:	1ac0      	subs	r0, r0, r3
 800039c:	4152      	adcs	r2, r2
 800039e:	0883      	lsrs	r3, r0, #2
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x190>
 80003a4:	008b      	lsls	r3, r1, #2
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	d2d9      	bcs.n	8000360 <__divsi3+0x148>
 80003ac:	0843      	lsrs	r3, r0, #1
 80003ae:	428b      	cmp	r3, r1
 80003b0:	d301      	bcc.n	80003b6 <__divsi3+0x19e>
 80003b2:	004b      	lsls	r3, r1, #1
 80003b4:	1ac0      	subs	r0, r0, r3
 80003b6:	4152      	adcs	r2, r2
 80003b8:	1a41      	subs	r1, r0, r1
 80003ba:	d200      	bcs.n	80003be <__divsi3+0x1a6>
 80003bc:	4601      	mov	r1, r0
 80003be:	4663      	mov	r3, ip
 80003c0:	4152      	adcs	r2, r2
 80003c2:	105b      	asrs	r3, r3, #1
 80003c4:	4610      	mov	r0, r2
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x1b4>
 80003c8:	4240      	negs	r0, r0
 80003ca:	2b00      	cmp	r3, #0
 80003cc:	d500      	bpl.n	80003d0 <__divsi3+0x1b8>
 80003ce:	4249      	negs	r1, r1
 80003d0:	4770      	bx	lr
 80003d2:	4663      	mov	r3, ip
 80003d4:	105b      	asrs	r3, r3, #1
 80003d6:	d300      	bcc.n	80003da <__divsi3+0x1c2>
 80003d8:	4240      	negs	r0, r0
 80003da:	b501      	push	{r0, lr}
 80003dc:	2000      	movs	r0, #0
 80003de:	f000 f805 	bl	80003ec <__aeabi_idiv0>
 80003e2:	bd02      	pop	{r1, pc}

080003e4 <__aeabi_idivmod>:
 80003e4:	2900      	cmp	r1, #0
 80003e6:	d0f8      	beq.n	80003da <__divsi3+0x1c2>
 80003e8:	e716      	b.n	8000218 <__divsi3>
 80003ea:	4770      	bx	lr

080003ec <__aeabi_idiv0>:
 80003ec:	4770      	bx	lr
 80003ee:	46c0      	nop			; (mov r8, r8)

080003f0 <__aeabi_uldivmod>:
 80003f0:	2b00      	cmp	r3, #0
 80003f2:	d111      	bne.n	8000418 <__aeabi_uldivmod+0x28>
 80003f4:	2a00      	cmp	r2, #0
 80003f6:	d10f      	bne.n	8000418 <__aeabi_uldivmod+0x28>
 80003f8:	2900      	cmp	r1, #0
 80003fa:	d100      	bne.n	80003fe <__aeabi_uldivmod+0xe>
 80003fc:	2800      	cmp	r0, #0
 80003fe:	d002      	beq.n	8000406 <__aeabi_uldivmod+0x16>
 8000400:	2100      	movs	r1, #0
 8000402:	43c9      	mvns	r1, r1
 8000404:	1c08      	adds	r0, r1, #0
 8000406:	b407      	push	{r0, r1, r2}
 8000408:	4802      	ldr	r0, [pc, #8]	; (8000414 <__aeabi_uldivmod+0x24>)
 800040a:	a102      	add	r1, pc, #8	; (adr r1, 8000414 <__aeabi_uldivmod+0x24>)
 800040c:	1840      	adds	r0, r0, r1
 800040e:	9002      	str	r0, [sp, #8]
 8000410:	bd03      	pop	{r0, r1, pc}
 8000412:	46c0      	nop			; (mov r8, r8)
 8000414:	ffffffd9 	.word	0xffffffd9
 8000418:	b403      	push	{r0, r1}
 800041a:	4668      	mov	r0, sp
 800041c:	b501      	push	{r0, lr}
 800041e:	9802      	ldr	r0, [sp, #8]
 8000420:	f000 f806 	bl	8000430 <__udivmoddi4>
 8000424:	9b01      	ldr	r3, [sp, #4]
 8000426:	469e      	mov	lr, r3
 8000428:	b002      	add	sp, #8
 800042a:	bc0c      	pop	{r2, r3}
 800042c:	4770      	bx	lr
 800042e:	46c0      	nop			; (mov r8, r8)

08000430 <__udivmoddi4>:
 8000430:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000432:	4657      	mov	r7, sl
 8000434:	464e      	mov	r6, r9
 8000436:	4645      	mov	r5, r8
 8000438:	46de      	mov	lr, fp
 800043a:	b5e0      	push	{r5, r6, r7, lr}
 800043c:	0004      	movs	r4, r0
 800043e:	000d      	movs	r5, r1
 8000440:	4692      	mov	sl, r2
 8000442:	4699      	mov	r9, r3
 8000444:	b083      	sub	sp, #12
 8000446:	428b      	cmp	r3, r1
 8000448:	d830      	bhi.n	80004ac <__udivmoddi4+0x7c>
 800044a:	d02d      	beq.n	80004a8 <__udivmoddi4+0x78>
 800044c:	4649      	mov	r1, r9
 800044e:	4650      	mov	r0, sl
 8000450:	f000 f8ba 	bl	80005c8 <__clzdi2>
 8000454:	0029      	movs	r1, r5
 8000456:	0006      	movs	r6, r0
 8000458:	0020      	movs	r0, r4
 800045a:	f000 f8b5 	bl	80005c8 <__clzdi2>
 800045e:	1a33      	subs	r3, r6, r0
 8000460:	4698      	mov	r8, r3
 8000462:	3b20      	subs	r3, #32
 8000464:	469b      	mov	fp, r3
 8000466:	d433      	bmi.n	80004d0 <__udivmoddi4+0xa0>
 8000468:	465a      	mov	r2, fp
 800046a:	4653      	mov	r3, sl
 800046c:	4093      	lsls	r3, r2
 800046e:	4642      	mov	r2, r8
 8000470:	001f      	movs	r7, r3
 8000472:	4653      	mov	r3, sl
 8000474:	4093      	lsls	r3, r2
 8000476:	001e      	movs	r6, r3
 8000478:	42af      	cmp	r7, r5
 800047a:	d83a      	bhi.n	80004f2 <__udivmoddi4+0xc2>
 800047c:	42af      	cmp	r7, r5
 800047e:	d100      	bne.n	8000482 <__udivmoddi4+0x52>
 8000480:	e078      	b.n	8000574 <__udivmoddi4+0x144>
 8000482:	465b      	mov	r3, fp
 8000484:	1ba4      	subs	r4, r4, r6
 8000486:	41bd      	sbcs	r5, r7
 8000488:	2b00      	cmp	r3, #0
 800048a:	da00      	bge.n	800048e <__udivmoddi4+0x5e>
 800048c:	e075      	b.n	800057a <__udivmoddi4+0x14a>
 800048e:	2200      	movs	r2, #0
 8000490:	2300      	movs	r3, #0
 8000492:	9200      	str	r2, [sp, #0]
 8000494:	9301      	str	r3, [sp, #4]
 8000496:	2301      	movs	r3, #1
 8000498:	465a      	mov	r2, fp
 800049a:	4093      	lsls	r3, r2
 800049c:	9301      	str	r3, [sp, #4]
 800049e:	2301      	movs	r3, #1
 80004a0:	4642      	mov	r2, r8
 80004a2:	4093      	lsls	r3, r2
 80004a4:	9300      	str	r3, [sp, #0]
 80004a6:	e028      	b.n	80004fa <__udivmoddi4+0xca>
 80004a8:	4282      	cmp	r2, r0
 80004aa:	d9cf      	bls.n	800044c <__udivmoddi4+0x1c>
 80004ac:	2200      	movs	r2, #0
 80004ae:	2300      	movs	r3, #0
 80004b0:	9200      	str	r2, [sp, #0]
 80004b2:	9301      	str	r3, [sp, #4]
 80004b4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80004b6:	2b00      	cmp	r3, #0
 80004b8:	d001      	beq.n	80004be <__udivmoddi4+0x8e>
 80004ba:	601c      	str	r4, [r3, #0]
 80004bc:	605d      	str	r5, [r3, #4]
 80004be:	9800      	ldr	r0, [sp, #0]
 80004c0:	9901      	ldr	r1, [sp, #4]
 80004c2:	b003      	add	sp, #12
 80004c4:	bcf0      	pop	{r4, r5, r6, r7}
 80004c6:	46bb      	mov	fp, r7
 80004c8:	46b2      	mov	sl, r6
 80004ca:	46a9      	mov	r9, r5
 80004cc:	46a0      	mov	r8, r4
 80004ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80004d0:	4642      	mov	r2, r8
 80004d2:	2320      	movs	r3, #32
 80004d4:	1a9b      	subs	r3, r3, r2
 80004d6:	4652      	mov	r2, sl
 80004d8:	40da      	lsrs	r2, r3
 80004da:	4641      	mov	r1, r8
 80004dc:	0013      	movs	r3, r2
 80004de:	464a      	mov	r2, r9
 80004e0:	408a      	lsls	r2, r1
 80004e2:	0017      	movs	r7, r2
 80004e4:	4642      	mov	r2, r8
 80004e6:	431f      	orrs	r7, r3
 80004e8:	4653      	mov	r3, sl
 80004ea:	4093      	lsls	r3, r2
 80004ec:	001e      	movs	r6, r3
 80004ee:	42af      	cmp	r7, r5
 80004f0:	d9c4      	bls.n	800047c <__udivmoddi4+0x4c>
 80004f2:	2200      	movs	r2, #0
 80004f4:	2300      	movs	r3, #0
 80004f6:	9200      	str	r2, [sp, #0]
 80004f8:	9301      	str	r3, [sp, #4]
 80004fa:	4643      	mov	r3, r8
 80004fc:	2b00      	cmp	r3, #0
 80004fe:	d0d9      	beq.n	80004b4 <__udivmoddi4+0x84>
 8000500:	07fb      	lsls	r3, r7, #31
 8000502:	0872      	lsrs	r2, r6, #1
 8000504:	431a      	orrs	r2, r3
 8000506:	4646      	mov	r6, r8
 8000508:	087b      	lsrs	r3, r7, #1
 800050a:	e00e      	b.n	800052a <__udivmoddi4+0xfa>
 800050c:	42ab      	cmp	r3, r5
 800050e:	d101      	bne.n	8000514 <__udivmoddi4+0xe4>
 8000510:	42a2      	cmp	r2, r4
 8000512:	d80c      	bhi.n	800052e <__udivmoddi4+0xfe>
 8000514:	1aa4      	subs	r4, r4, r2
 8000516:	419d      	sbcs	r5, r3
 8000518:	2001      	movs	r0, #1
 800051a:	1924      	adds	r4, r4, r4
 800051c:	416d      	adcs	r5, r5
 800051e:	2100      	movs	r1, #0
 8000520:	3e01      	subs	r6, #1
 8000522:	1824      	adds	r4, r4, r0
 8000524:	414d      	adcs	r5, r1
 8000526:	2e00      	cmp	r6, #0
 8000528:	d006      	beq.n	8000538 <__udivmoddi4+0x108>
 800052a:	42ab      	cmp	r3, r5
 800052c:	d9ee      	bls.n	800050c <__udivmoddi4+0xdc>
 800052e:	3e01      	subs	r6, #1
 8000530:	1924      	adds	r4, r4, r4
 8000532:	416d      	adcs	r5, r5
 8000534:	2e00      	cmp	r6, #0
 8000536:	d1f8      	bne.n	800052a <__udivmoddi4+0xfa>
 8000538:	9800      	ldr	r0, [sp, #0]
 800053a:	9901      	ldr	r1, [sp, #4]
 800053c:	465b      	mov	r3, fp
 800053e:	1900      	adds	r0, r0, r4
 8000540:	4169      	adcs	r1, r5
 8000542:	2b00      	cmp	r3, #0
 8000544:	db24      	blt.n	8000590 <__udivmoddi4+0x160>
 8000546:	002b      	movs	r3, r5
 8000548:	465a      	mov	r2, fp
 800054a:	4644      	mov	r4, r8
 800054c:	40d3      	lsrs	r3, r2
 800054e:	002a      	movs	r2, r5
 8000550:	40e2      	lsrs	r2, r4
 8000552:	001c      	movs	r4, r3
 8000554:	465b      	mov	r3, fp
 8000556:	0015      	movs	r5, r2
 8000558:	2b00      	cmp	r3, #0
 800055a:	db2a      	blt.n	80005b2 <__udivmoddi4+0x182>
 800055c:	0026      	movs	r6, r4
 800055e:	409e      	lsls	r6, r3
 8000560:	0033      	movs	r3, r6
 8000562:	0026      	movs	r6, r4
 8000564:	4647      	mov	r7, r8
 8000566:	40be      	lsls	r6, r7
 8000568:	0032      	movs	r2, r6
 800056a:	1a80      	subs	r0, r0, r2
 800056c:	4199      	sbcs	r1, r3
 800056e:	9000      	str	r0, [sp, #0]
 8000570:	9101      	str	r1, [sp, #4]
 8000572:	e79f      	b.n	80004b4 <__udivmoddi4+0x84>
 8000574:	42a3      	cmp	r3, r4
 8000576:	d8bc      	bhi.n	80004f2 <__udivmoddi4+0xc2>
 8000578:	e783      	b.n	8000482 <__udivmoddi4+0x52>
 800057a:	4642      	mov	r2, r8
 800057c:	2320      	movs	r3, #32
 800057e:	2100      	movs	r1, #0
 8000580:	1a9b      	subs	r3, r3, r2
 8000582:	2200      	movs	r2, #0
 8000584:	9100      	str	r1, [sp, #0]
 8000586:	9201      	str	r2, [sp, #4]
 8000588:	2201      	movs	r2, #1
 800058a:	40da      	lsrs	r2, r3
 800058c:	9201      	str	r2, [sp, #4]
 800058e:	e786      	b.n	800049e <__udivmoddi4+0x6e>
 8000590:	4642      	mov	r2, r8
 8000592:	2320      	movs	r3, #32
 8000594:	1a9b      	subs	r3, r3, r2
 8000596:	002a      	movs	r2, r5
 8000598:	4646      	mov	r6, r8
 800059a:	409a      	lsls	r2, r3
 800059c:	0023      	movs	r3, r4
 800059e:	40f3      	lsrs	r3, r6
 80005a0:	4644      	mov	r4, r8
 80005a2:	4313      	orrs	r3, r2
 80005a4:	002a      	movs	r2, r5
 80005a6:	40e2      	lsrs	r2, r4
 80005a8:	001c      	movs	r4, r3
 80005aa:	465b      	mov	r3, fp
 80005ac:	0015      	movs	r5, r2
 80005ae:	2b00      	cmp	r3, #0
 80005b0:	dad4      	bge.n	800055c <__udivmoddi4+0x12c>
 80005b2:	4642      	mov	r2, r8
 80005b4:	002f      	movs	r7, r5
 80005b6:	2320      	movs	r3, #32
 80005b8:	0026      	movs	r6, r4
 80005ba:	4097      	lsls	r7, r2
 80005bc:	1a9b      	subs	r3, r3, r2
 80005be:	40de      	lsrs	r6, r3
 80005c0:	003b      	movs	r3, r7
 80005c2:	4333      	orrs	r3, r6
 80005c4:	e7cd      	b.n	8000562 <__udivmoddi4+0x132>
 80005c6:	46c0      	nop			; (mov r8, r8)

080005c8 <__clzdi2>:
 80005c8:	b510      	push	{r4, lr}
 80005ca:	2900      	cmp	r1, #0
 80005cc:	d103      	bne.n	80005d6 <__clzdi2+0xe>
 80005ce:	f000 f807 	bl	80005e0 <__clzsi2>
 80005d2:	3020      	adds	r0, #32
 80005d4:	e002      	b.n	80005dc <__clzdi2+0x14>
 80005d6:	1c08      	adds	r0, r1, #0
 80005d8:	f000 f802 	bl	80005e0 <__clzsi2>
 80005dc:	bd10      	pop	{r4, pc}
 80005de:	46c0      	nop			; (mov r8, r8)

080005e0 <__clzsi2>:
 80005e0:	211c      	movs	r1, #28
 80005e2:	2301      	movs	r3, #1
 80005e4:	041b      	lsls	r3, r3, #16
 80005e6:	4298      	cmp	r0, r3
 80005e8:	d301      	bcc.n	80005ee <__clzsi2+0xe>
 80005ea:	0c00      	lsrs	r0, r0, #16
 80005ec:	3910      	subs	r1, #16
 80005ee:	0a1b      	lsrs	r3, r3, #8
 80005f0:	4298      	cmp	r0, r3
 80005f2:	d301      	bcc.n	80005f8 <__clzsi2+0x18>
 80005f4:	0a00      	lsrs	r0, r0, #8
 80005f6:	3908      	subs	r1, #8
 80005f8:	091b      	lsrs	r3, r3, #4
 80005fa:	4298      	cmp	r0, r3
 80005fc:	d301      	bcc.n	8000602 <__clzsi2+0x22>
 80005fe:	0900      	lsrs	r0, r0, #4
 8000600:	3904      	subs	r1, #4
 8000602:	a202      	add	r2, pc, #8	; (adr r2, 800060c <__clzsi2+0x2c>)
 8000604:	5c10      	ldrb	r0, [r2, r0]
 8000606:	1840      	adds	r0, r0, r1
 8000608:	4770      	bx	lr
 800060a:	46c0      	nop			; (mov r8, r8)
 800060c:	02020304 	.word	0x02020304
 8000610:	01010101 	.word	0x01010101
	...

0800061c <delay>:
 */
#include "Nema17.h"

extern TIM_HandleTypeDef htim6;
void delay (TIM_HandleTypeDef timer ,uint32_t delay)
{
 800061c:	b084      	sub	sp, #16
 800061e:	b5b0      	push	{r4, r5, r7, lr}
 8000620:	af00      	add	r7, sp, #0
 8000622:	250c      	movs	r5, #12
 8000624:	1d3c      	adds	r4, r7, #4
 8000626:	1964      	adds	r4, r4, r5
 8000628:	6020      	str	r0, [r4, #0]
 800062a:	6061      	str	r1, [r4, #4]
 800062c:	60a2      	str	r2, [r4, #8]
 800062e:	60e3      	str	r3, [r4, #12]
	  __HAL_TIM_SET_COUNTER(&timer, 0);
 8000630:	1d3b      	adds	r3, r7, #4
 8000632:	195b      	adds	r3, r3, r5
 8000634:	681b      	ldr	r3, [r3, #0]
 8000636:	2200      	movs	r2, #0
 8000638:	625a      	str	r2, [r3, #36]	; 0x24
	  while (__HAL_TIM_GET_COUNTER(&timer) < delay);
 800063a:	46c0      	nop			; (mov r8, r8)
 800063c:	230c      	movs	r3, #12
 800063e:	1d3a      	adds	r2, r7, #4
 8000640:	4694      	mov	ip, r2
 8000642:	4463      	add	r3, ip
 8000644:	681b      	ldr	r3, [r3, #0]
 8000646:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000648:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800064a:	429a      	cmp	r2, r3
 800064c:	d8f6      	bhi.n	800063c <delay+0x20>
}
 800064e:	46c0      	nop			; (mov r8, r8)
 8000650:	46c0      	nop			; (mov r8, r8)
 8000652:	46bd      	mov	sp, r7
 8000654:	bcb0      	pop	{r4, r5, r7}
 8000656:	bc08      	pop	{r3}
 8000658:	b004      	add	sp, #16
 800065a:	4718      	bx	r3

0800065c <Config_motor_Pin>:
void Config_motor_Pin(TypedefMotor *Motor,GPIO_TypeDef *GPIOx_Step,GPIO_TypeDef *GPIOX_dir, uint16_t GPIO_Pin_Step,uint16_t GPIO_Pin_dir)
{
 800065c:	b580      	push	{r7, lr}
 800065e:	b084      	sub	sp, #16
 8000660:	af00      	add	r7, sp, #0
 8000662:	60f8      	str	r0, [r7, #12]
 8000664:	60b9      	str	r1, [r7, #8]
 8000666:	607a      	str	r2, [r7, #4]
 8000668:	001a      	movs	r2, r3
 800066a:	1cbb      	adds	r3, r7, #2
 800066c:	801a      	strh	r2, [r3, #0]

	Motor->Port_Step=GPIOx_Step;
 800066e:	68fb      	ldr	r3, [r7, #12]
 8000670:	68ba      	ldr	r2, [r7, #8]
 8000672:	601a      	str	r2, [r3, #0]
	Motor->Pin_Step=GPIO_Pin_Step;
 8000674:	68fb      	ldr	r3, [r7, #12]
 8000676:	1cba      	adds	r2, r7, #2
 8000678:	8812      	ldrh	r2, [r2, #0]
 800067a:	809a      	strh	r2, [r3, #4]
	Motor->Port_Dir=GPIOX_dir;
 800067c:	68fb      	ldr	r3, [r7, #12]
 800067e:	687a      	ldr	r2, [r7, #4]
 8000680:	609a      	str	r2, [r3, #8]
	Motor->Pin_Dir=GPIO_Pin_dir;
 8000682:	68fa      	ldr	r2, [r7, #12]
 8000684:	2318      	movs	r3, #24
 8000686:	18fb      	adds	r3, r7, r3
 8000688:	881b      	ldrh	r3, [r3, #0]
 800068a:	8193      	strh	r3, [r2, #12]
}
 800068c:	46c0      	nop			; (mov r8, r8)
 800068e:	46bd      	mov	sp, r7
 8000690:	b004      	add	sp, #16
 8000692:	bd80      	pop	{r7, pc}

08000694 <Config_motor_caracteristicas>:
void Config_motor_caracteristicas(TypedefMotor *Motor,int Pasos,int Dir)
{
 8000694:	b580      	push	{r7, lr}
 8000696:	b084      	sub	sp, #16
 8000698:	af00      	add	r7, sp, #0
 800069a:	60f8      	str	r0, [r7, #12]
 800069c:	60b9      	str	r1, [r7, #8]
 800069e:	607a      	str	r2, [r7, #4]
	Motor->Dir=Dir;
 80006a0:	687b      	ldr	r3, [r7, #4]
 80006a2:	1c1a      	adds	r2, r3, #0
 80006a4:	2301      	movs	r3, #1
 80006a6:	4013      	ands	r3, r2
 80006a8:	b2da      	uxtb	r2, r3
 80006aa:	68fb      	ldr	r3, [r7, #12]
 80006ac:	2101      	movs	r1, #1
 80006ae:	400a      	ands	r2, r1
 80006b0:	0010      	movs	r0, r2
 80006b2:	7d1a      	ldrb	r2, [r3, #20]
 80006b4:	2101      	movs	r1, #1
 80006b6:	438a      	bics	r2, r1
 80006b8:	1c11      	adds	r1, r2, #0
 80006ba:	1c02      	adds	r2, r0, #0
 80006bc:	430a      	orrs	r2, r1
 80006be:	751a      	strb	r2, [r3, #20]
	Motor->Pasos=Pasos;
 80006c0:	68ba      	ldr	r2, [r7, #8]
 80006c2:	68fb      	ldr	r3, [r7, #12]
 80006c4:	611a      	str	r2, [r3, #16]
	HAL_GPIO_WritePin(Motor->Port_Dir,Motor->Pin_Dir,Motor->Dir);
 80006c6:	68fb      	ldr	r3, [r7, #12]
 80006c8:	6898      	ldr	r0, [r3, #8]
 80006ca:	68fb      	ldr	r3, [r7, #12]
 80006cc:	8999      	ldrh	r1, [r3, #12]
 80006ce:	68fb      	ldr	r3, [r7, #12]
 80006d0:	7d1b      	ldrb	r3, [r3, #20]
 80006d2:	07db      	lsls	r3, r3, #31
 80006d4:	0fdb      	lsrs	r3, r3, #31
 80006d6:	b2db      	uxtb	r3, r3
 80006d8:	001a      	movs	r2, r3
 80006da:	f000 fea1 	bl	8001420 <HAL_GPIO_WritePin>
}
 80006de:	46c0      	nop			; (mov r8, r8)
 80006e0:	46bd      	mov	sp, r7
 80006e2:	b004      	add	sp, #16
 80006e4:	bd80      	pop	{r7, pc}
	...

080006e8 <Movimiento_simultaneo>:
void Movimiento_simultaneo(TypedefMotor Motor[],uint32_t velocidad )
{
 80006e8:	b590      	push	{r4, r7, lr}
 80006ea:	b095      	sub	sp, #84	; 0x54
 80006ec:	af10      	add	r7, sp, #64	; 0x40
 80006ee:	6078      	str	r0, [r7, #4]
 80006f0:	6039      	str	r1, [r7, #0]
	for (int var = 0; var < Max_motors; ++var)
 80006f2:	2300      	movs	r3, #0
 80006f4:	60fb      	str	r3, [r7, #12]
 80006f6:	e02f      	b.n	8000758 <Movimiento_simultaneo+0x70>
	{

		if(Motor[var].Pasos>0)
 80006f8:	68fa      	ldr	r2, [r7, #12]
 80006fa:	0013      	movs	r3, r2
 80006fc:	005b      	lsls	r3, r3, #1
 80006fe:	189b      	adds	r3, r3, r2
 8000700:	00db      	lsls	r3, r3, #3
 8000702:	001a      	movs	r2, r3
 8000704:	687b      	ldr	r3, [r7, #4]
 8000706:	189b      	adds	r3, r3, r2
 8000708:	691b      	ldr	r3, [r3, #16]
 800070a:	2b00      	cmp	r3, #0
 800070c:	d021      	beq.n	8000752 <Movimiento_simultaneo+0x6a>
		{
		Motor[var].Move=1;
 800070e:	68fa      	ldr	r2, [r7, #12]
 8000710:	0013      	movs	r3, r2
 8000712:	005b      	lsls	r3, r3, #1
 8000714:	189b      	adds	r3, r3, r2
 8000716:	00db      	lsls	r3, r3, #3
 8000718:	001a      	movs	r2, r3
 800071a:	687b      	ldr	r3, [r7, #4]
 800071c:	189b      	adds	r3, r3, r2
 800071e:	7d1a      	ldrb	r2, [r3, #20]
 8000720:	2102      	movs	r1, #2
 8000722:	430a      	orrs	r2, r1
 8000724:	751a      	strb	r2, [r3, #20]
		HAL_GPIO_WritePin(Motor[var].Port_Step,Motor[var].Pin_Step,1);
 8000726:	68fa      	ldr	r2, [r7, #12]
 8000728:	0013      	movs	r3, r2
 800072a:	005b      	lsls	r3, r3, #1
 800072c:	189b      	adds	r3, r3, r2
 800072e:	00db      	lsls	r3, r3, #3
 8000730:	001a      	movs	r2, r3
 8000732:	687b      	ldr	r3, [r7, #4]
 8000734:	189b      	adds	r3, r3, r2
 8000736:	6818      	ldr	r0, [r3, #0]
 8000738:	68fa      	ldr	r2, [r7, #12]
 800073a:	0013      	movs	r3, r2
 800073c:	005b      	lsls	r3, r3, #1
 800073e:	189b      	adds	r3, r3, r2
 8000740:	00db      	lsls	r3, r3, #3
 8000742:	001a      	movs	r2, r3
 8000744:	687b      	ldr	r3, [r7, #4]
 8000746:	189b      	adds	r3, r3, r2
 8000748:	889b      	ldrh	r3, [r3, #4]
 800074a:	2201      	movs	r2, #1
 800074c:	0019      	movs	r1, r3
 800074e:	f000 fe67 	bl	8001420 <HAL_GPIO_WritePin>
	for (int var = 0; var < Max_motors; ++var)
 8000752:	68fb      	ldr	r3, [r7, #12]
 8000754:	3301      	adds	r3, #1
 8000756:	60fb      	str	r3, [r7, #12]
 8000758:	68fb      	ldr	r3, [r7, #12]
 800075a:	2b01      	cmp	r3, #1
 800075c:	ddcc      	ble.n	80006f8 <Movimiento_simultaneo+0x10>
		}
	}
	delay(htim6,velocidad);
 800075e:	4c38      	ldr	r4, [pc, #224]	; (8000840 <Movimiento_simultaneo+0x158>)
 8000760:	683b      	ldr	r3, [r7, #0]
 8000762:	930f      	str	r3, [sp, #60]	; 0x3c
 8000764:	466b      	mov	r3, sp
 8000766:	0018      	movs	r0, r3
 8000768:	0023      	movs	r3, r4
 800076a:	3310      	adds	r3, #16
 800076c:	223c      	movs	r2, #60	; 0x3c
 800076e:	0019      	movs	r1, r3
 8000770:	f002 fd0c 	bl	800318c <memcpy>
 8000774:	6820      	ldr	r0, [r4, #0]
 8000776:	6861      	ldr	r1, [r4, #4]
 8000778:	68a2      	ldr	r2, [r4, #8]
 800077a:	68e3      	ldr	r3, [r4, #12]
 800077c:	f7ff ff4e 	bl	800061c <delay>
	for (int var = 0; var < Max_motors; ++var) {
 8000780:	2300      	movs	r3, #0
 8000782:	60bb      	str	r3, [r7, #8]
 8000784:	e043      	b.n	800080e <Movimiento_simultaneo+0x126>
		if(Motor[var].Pasos>0)
 8000786:	68ba      	ldr	r2, [r7, #8]
 8000788:	0013      	movs	r3, r2
 800078a:	005b      	lsls	r3, r3, #1
 800078c:	189b      	adds	r3, r3, r2
 800078e:	00db      	lsls	r3, r3, #3
 8000790:	001a      	movs	r2, r3
 8000792:	687b      	ldr	r3, [r7, #4]
 8000794:	189b      	adds	r3, r3, r2
 8000796:	691b      	ldr	r3, [r3, #16]
 8000798:	2b00      	cmp	r3, #0
 800079a:	d029      	beq.n	80007f0 <Movimiento_simultaneo+0x108>
		{
	    HAL_GPIO_WritePin(Motor[var].Port_Step,Motor[var].Pin_Step,0);
 800079c:	68ba      	ldr	r2, [r7, #8]
 800079e:	0013      	movs	r3, r2
 80007a0:	005b      	lsls	r3, r3, #1
 80007a2:	189b      	adds	r3, r3, r2
 80007a4:	00db      	lsls	r3, r3, #3
 80007a6:	001a      	movs	r2, r3
 80007a8:	687b      	ldr	r3, [r7, #4]
 80007aa:	189b      	adds	r3, r3, r2
 80007ac:	6818      	ldr	r0, [r3, #0]
 80007ae:	68ba      	ldr	r2, [r7, #8]
 80007b0:	0013      	movs	r3, r2
 80007b2:	005b      	lsls	r3, r3, #1
 80007b4:	189b      	adds	r3, r3, r2
 80007b6:	00db      	lsls	r3, r3, #3
 80007b8:	001a      	movs	r2, r3
 80007ba:	687b      	ldr	r3, [r7, #4]
 80007bc:	189b      	adds	r3, r3, r2
 80007be:	889b      	ldrh	r3, [r3, #4]
 80007c0:	2200      	movs	r2, #0
 80007c2:	0019      	movs	r1, r3
 80007c4:	f000 fe2c 	bl	8001420 <HAL_GPIO_WritePin>
		Motor[var].Pasos=Motor[var].Pasos-1;
 80007c8:	68ba      	ldr	r2, [r7, #8]
 80007ca:	0013      	movs	r3, r2
 80007cc:	005b      	lsls	r3, r3, #1
 80007ce:	189b      	adds	r3, r3, r2
 80007d0:	00db      	lsls	r3, r3, #3
 80007d2:	001a      	movs	r2, r3
 80007d4:	687b      	ldr	r3, [r7, #4]
 80007d6:	189b      	adds	r3, r3, r2
 80007d8:	6919      	ldr	r1, [r3, #16]
 80007da:	68ba      	ldr	r2, [r7, #8]
 80007dc:	0013      	movs	r3, r2
 80007de:	005b      	lsls	r3, r3, #1
 80007e0:	189b      	adds	r3, r3, r2
 80007e2:	00db      	lsls	r3, r3, #3
 80007e4:	001a      	movs	r2, r3
 80007e6:	687b      	ldr	r3, [r7, #4]
 80007e8:	189b      	adds	r3, r3, r2
 80007ea:	1e4a      	subs	r2, r1, #1
 80007ec:	611a      	str	r2, [r3, #16]
 80007ee:	e00b      	b.n	8000808 <Movimiento_simultaneo+0x120>
		}
		else
		{
			Motor[var].Move=0;
 80007f0:	68ba      	ldr	r2, [r7, #8]
 80007f2:	0013      	movs	r3, r2
 80007f4:	005b      	lsls	r3, r3, #1
 80007f6:	189b      	adds	r3, r3, r2
 80007f8:	00db      	lsls	r3, r3, #3
 80007fa:	001a      	movs	r2, r3
 80007fc:	687b      	ldr	r3, [r7, #4]
 80007fe:	189b      	adds	r3, r3, r2
 8000800:	7d1a      	ldrb	r2, [r3, #20]
 8000802:	2102      	movs	r1, #2
 8000804:	438a      	bics	r2, r1
 8000806:	751a      	strb	r2, [r3, #20]
	for (int var = 0; var < Max_motors; ++var) {
 8000808:	68bb      	ldr	r3, [r7, #8]
 800080a:	3301      	adds	r3, #1
 800080c:	60bb      	str	r3, [r7, #8]
 800080e:	68bb      	ldr	r3, [r7, #8]
 8000810:	2b01      	cmp	r3, #1
 8000812:	ddb8      	ble.n	8000786 <Movimiento_simultaneo+0x9e>
		}
	}
	delay(htim6,velocidad);
 8000814:	4c0a      	ldr	r4, [pc, #40]	; (8000840 <Movimiento_simultaneo+0x158>)
 8000816:	683b      	ldr	r3, [r7, #0]
 8000818:	930f      	str	r3, [sp, #60]	; 0x3c
 800081a:	466b      	mov	r3, sp
 800081c:	0018      	movs	r0, r3
 800081e:	0023      	movs	r3, r4
 8000820:	3310      	adds	r3, #16
 8000822:	223c      	movs	r2, #60	; 0x3c
 8000824:	0019      	movs	r1, r3
 8000826:	f002 fcb1 	bl	800318c <memcpy>
 800082a:	6820      	ldr	r0, [r4, #0]
 800082c:	6861      	ldr	r1, [r4, #4]
 800082e:	68a2      	ldr	r2, [r4, #8]
 8000830:	68e3      	ldr	r3, [r4, #12]
 8000832:	f7ff fef3 	bl	800061c <delay>
}
 8000836:	46c0      	nop			; (mov r8, r8)
 8000838:	46bd      	mov	sp, r7
 800083a:	b005      	add	sp, #20
 800083c:	bd90      	pop	{r4, r7, pc}
 800083e:	46c0      	nop			; (mov r8, r8)
 8000840:	2000007c 	.word	0x2000007c

08000844 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000844:	b590      	push	{r4, r7, lr}
 8000846:	b085      	sub	sp, #20
 8000848:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800084a:	f000 fb11 	bl	8000e70 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800084e:	f000 f8a5 	bl	800099c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000852:	f000 f9a3 	bl	8000b9c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000856:	f000 f953 	bl	8000b00 <MX_USART2_UART_Init>
  MX_TIM6_Init();
 800085a:	f000 f915 	bl	8000a88 <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim6);
 800085e:	4b47      	ldr	r3, [pc, #284]	; (800097c <main+0x138>)
 8000860:	0018      	movs	r0, r3
 8000862:	f001 fd1b 	bl	800229c <HAL_TIM_Base_Start>
  Config_motor_Pin(&Motores[0],X_STEP_GPIO_Port,X_DIR_GPIO_Port,X_STEP_Pin,X_DIR_Pin);
 8000866:	2380      	movs	r3, #128	; 0x80
 8000868:	00db      	lsls	r3, r3, #3
 800086a:	4c45      	ldr	r4, [pc, #276]	; (8000980 <main+0x13c>)
 800086c:	22a0      	movs	r2, #160	; 0xa0
 800086e:	05d1      	lsls	r1, r2, #23
 8000870:	4844      	ldr	r0, [pc, #272]	; (8000984 <main+0x140>)
 8000872:	2210      	movs	r2, #16
 8000874:	9200      	str	r2, [sp, #0]
 8000876:	0022      	movs	r2, r4
 8000878:	f7ff fef0 	bl	800065c <Config_motor_Pin>

  Config_motor_Pin(&Motores[1],Y_STEP_GPIO_Port,Y_DIR_GPIO_Port,Y_STEP_Pin,Y_DIR_Pin);
 800087c:	4a40      	ldr	r2, [pc, #256]	; (8000980 <main+0x13c>)
 800087e:	4940      	ldr	r1, [pc, #256]	; (8000980 <main+0x13c>)
 8000880:	4841      	ldr	r0, [pc, #260]	; (8000988 <main+0x144>)
 8000882:	2380      	movs	r3, #128	; 0x80
 8000884:	01db      	lsls	r3, r3, #7
 8000886:	9300      	str	r3, [sp, #0]
 8000888:	2308      	movs	r3, #8
 800088a:	f7ff fee7 	bl	800065c <Config_motor_Pin>
  /* USER CODE BEGIN WHILE */
  while (1)
  {


	  for (int var = 0; var < 4;)
 800088e:	2300      	movs	r3, #0
 8000890:	607b      	str	r3, [r7, #4]
 8000892:	e03c      	b.n	800090e <main+0xca>
	  {
		  if(!Motores[0].Move&&!Motores[1].Move)
 8000894:	4b3b      	ldr	r3, [pc, #236]	; (8000984 <main+0x140>)
 8000896:	7d1b      	ldrb	r3, [r3, #20]
 8000898:	2202      	movs	r2, #2
 800089a:	4013      	ands	r3, r2
 800089c:	b2db      	uxtb	r3, r3
 800089e:	2b00      	cmp	r3, #0
 80008a0:	d12d      	bne.n	80008fe <main+0xba>
 80008a2:	4b38      	ldr	r3, [pc, #224]	; (8000984 <main+0x140>)
 80008a4:	222c      	movs	r2, #44	; 0x2c
 80008a6:	5c9b      	ldrb	r3, [r3, r2]
 80008a8:	2202      	movs	r2, #2
 80008aa:	4013      	ands	r3, r2
 80008ac:	b2db      	uxtb	r3, r3
 80008ae:	2b00      	cmp	r3, #0
 80008b0:	d125      	bne.n	80008fe <main+0xba>
		  {
		  Config_motor_caracteristicas(&Motores[0],Movey[var],0);
 80008b2:	4b36      	ldr	r3, [pc, #216]	; (800098c <main+0x148>)
 80008b4:	687a      	ldr	r2, [r7, #4]
 80008b6:	0092      	lsls	r2, r2, #2
 80008b8:	58d1      	ldr	r1, [r2, r3]
 80008ba:	4b32      	ldr	r3, [pc, #200]	; (8000984 <main+0x140>)
 80008bc:	2200      	movs	r2, #0
 80008be:	0018      	movs	r0, r3
 80008c0:	f7ff fee8 	bl	8000694 <Config_motor_caracteristicas>
		  if(var==3)
 80008c4:	687b      	ldr	r3, [r7, #4]
 80008c6:	2b03      	cmp	r3, #3
 80008c8:	d109      	bne.n	80008de <main+0x9a>
		  {
			  Config_motor_caracteristicas(&Motores[1],Movex[var],0);
 80008ca:	4b31      	ldr	r3, [pc, #196]	; (8000990 <main+0x14c>)
 80008cc:	687a      	ldr	r2, [r7, #4]
 80008ce:	0092      	lsls	r2, r2, #2
 80008d0:	58d1      	ldr	r1, [r2, r3]
 80008d2:	4b2d      	ldr	r3, [pc, #180]	; (8000988 <main+0x144>)
 80008d4:	2200      	movs	r2, #0
 80008d6:	0018      	movs	r0, r3
 80008d8:	f7ff fedc 	bl	8000694 <Config_motor_caracteristicas>
 80008dc:	e008      	b.n	80008f0 <main+0xac>
		  }
		  else
		  {
			  Config_motor_caracteristicas(&Motores[1],Movex[var],1);
 80008de:	4b2c      	ldr	r3, [pc, #176]	; (8000990 <main+0x14c>)
 80008e0:	687a      	ldr	r2, [r7, #4]
 80008e2:	0092      	lsls	r2, r2, #2
 80008e4:	58d1      	ldr	r1, [r2, r3]
 80008e6:	4b28      	ldr	r3, [pc, #160]	; (8000988 <main+0x144>)
 80008e8:	2201      	movs	r2, #1
 80008ea:	0018      	movs	r0, r3
 80008ec:	f7ff fed2 	bl	8000694 <Config_motor_caracteristicas>
		  }

		  HAL_Delay(5000);
 80008f0:	4b28      	ldr	r3, [pc, #160]	; (8000994 <main+0x150>)
 80008f2:	0018      	movs	r0, r3
 80008f4:	f000 fb42 	bl	8000f7c <HAL_Delay>
		  var++;
 80008f8:	687b      	ldr	r3, [r7, #4]
 80008fa:	3301      	adds	r3, #1
 80008fc:	607b      	str	r3, [r7, #4]
		  }

		  Movimiento_simultaneo(Motores,STEPDelay);
 80008fe:	4b26      	ldr	r3, [pc, #152]	; (8000998 <main+0x154>)
 8000900:	681b      	ldr	r3, [r3, #0]
 8000902:	001a      	movs	r2, r3
 8000904:	4b1f      	ldr	r3, [pc, #124]	; (8000984 <main+0x140>)
 8000906:	0011      	movs	r1, r2
 8000908:	0018      	movs	r0, r3
 800090a:	f7ff feed 	bl	80006e8 <Movimiento_simultaneo>
	  for (int var = 0; var < 4;)
 800090e:	687b      	ldr	r3, [r7, #4]
 8000910:	2b03      	cmp	r3, #3
 8000912:	ddbf      	ble.n	8000894 <main+0x50>
	  }
	  for (int var = 4; var > 0;)
 8000914:	2304      	movs	r3, #4
 8000916:	603b      	str	r3, [r7, #0]
 8000918:	e02b      	b.n	8000972 <main+0x12e>
	  {
		  if(!Motores[0].Move&&!Motores[1].Move)
 800091a:	4b1a      	ldr	r3, [pc, #104]	; (8000984 <main+0x140>)
 800091c:	7d1b      	ldrb	r3, [r3, #20]
 800091e:	2202      	movs	r2, #2
 8000920:	4013      	ands	r3, r2
 8000922:	b2db      	uxtb	r3, r3
 8000924:	2b00      	cmp	r3, #0
 8000926:	d11c      	bne.n	8000962 <main+0x11e>
 8000928:	4b16      	ldr	r3, [pc, #88]	; (8000984 <main+0x140>)
 800092a:	222c      	movs	r2, #44	; 0x2c
 800092c:	5c9b      	ldrb	r3, [r3, r2]
 800092e:	2202      	movs	r2, #2
 8000930:	4013      	ands	r3, r2
 8000932:	b2db      	uxtb	r3, r3
 8000934:	2b00      	cmp	r3, #0
 8000936:	d114      	bne.n	8000962 <main+0x11e>
		  {
		  Config_motor_caracteristicas(&Motores[0],Movey[var],1);
 8000938:	4b14      	ldr	r3, [pc, #80]	; (800098c <main+0x148>)
 800093a:	683a      	ldr	r2, [r7, #0]
 800093c:	0092      	lsls	r2, r2, #2
 800093e:	58d1      	ldr	r1, [r2, r3]
 8000940:	4b10      	ldr	r3, [pc, #64]	; (8000984 <main+0x140>)
 8000942:	2201      	movs	r2, #1
 8000944:	0018      	movs	r0, r3
 8000946:	f7ff fea5 	bl	8000694 <Config_motor_caracteristicas>
		  Config_motor_caracteristicas(&Motores[1],Movex[var],0);
 800094a:	4b11      	ldr	r3, [pc, #68]	; (8000990 <main+0x14c>)
 800094c:	683a      	ldr	r2, [r7, #0]
 800094e:	0092      	lsls	r2, r2, #2
 8000950:	58d1      	ldr	r1, [r2, r3]
 8000952:	4b0d      	ldr	r3, [pc, #52]	; (8000988 <main+0x144>)
 8000954:	2200      	movs	r2, #0
 8000956:	0018      	movs	r0, r3
 8000958:	f7ff fe9c 	bl	8000694 <Config_motor_caracteristicas>
		  var--;
 800095c:	683b      	ldr	r3, [r7, #0]
 800095e:	3b01      	subs	r3, #1
 8000960:	603b      	str	r3, [r7, #0]
		  }

		  Movimiento_simultaneo(Motores,STEPDelay);
 8000962:	4b0d      	ldr	r3, [pc, #52]	; (8000998 <main+0x154>)
 8000964:	681b      	ldr	r3, [r3, #0]
 8000966:	001a      	movs	r2, r3
 8000968:	4b06      	ldr	r3, [pc, #24]	; (8000984 <main+0x140>)
 800096a:	0011      	movs	r1, r2
 800096c:	0018      	movs	r0, r3
 800096e:	f7ff febb 	bl	80006e8 <Movimiento_simultaneo>
	  for (int var = 4; var > 0;)
 8000972:	683b      	ldr	r3, [r7, #0]
 8000974:	2b00      	cmp	r3, #0
 8000976:	dcd0      	bgt.n	800091a <main+0xd6>
	  for (int var = 0; var < 4;)
 8000978:	e789      	b.n	800088e <main+0x4a>
 800097a:	46c0      	nop			; (mov r8, r8)
 800097c:	2000007c 	.word	0x2000007c
 8000980:	50000400 	.word	0x50000400
 8000984:	2000004c 	.word	0x2000004c
 8000988:	20000064 	.word	0x20000064
 800098c:	20000014 	.word	0x20000014
 8000990:	20000004 	.word	0x20000004
 8000994:	00001388 	.word	0x00001388
 8000998:	20000000 	.word	0x20000000

0800099c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800099c:	b590      	push	{r4, r7, lr}
 800099e:	b0a1      	sub	sp, #132	; 0x84
 80009a0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80009a2:	2448      	movs	r4, #72	; 0x48
 80009a4:	193b      	adds	r3, r7, r4
 80009a6:	0018      	movs	r0, r3
 80009a8:	2338      	movs	r3, #56	; 0x38
 80009aa:	001a      	movs	r2, r3
 80009ac:	2100      	movs	r1, #0
 80009ae:	f002 fbf6 	bl	800319e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80009b2:	2338      	movs	r3, #56	; 0x38
 80009b4:	18fb      	adds	r3, r7, r3
 80009b6:	0018      	movs	r0, r3
 80009b8:	2310      	movs	r3, #16
 80009ba:	001a      	movs	r2, r3
 80009bc:	2100      	movs	r1, #0
 80009be:	f002 fbee 	bl	800319e <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80009c2:	1d3b      	adds	r3, r7, #4
 80009c4:	0018      	movs	r0, r3
 80009c6:	2334      	movs	r3, #52	; 0x34
 80009c8:	001a      	movs	r2, r3
 80009ca:	2100      	movs	r1, #0
 80009cc:	f002 fbe7 	bl	800319e <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80009d0:	2380      	movs	r3, #128	; 0x80
 80009d2:	009b      	lsls	r3, r3, #2
 80009d4:	0018      	movs	r0, r3
 80009d6:	f000 fd41 	bl	800145c <HAL_PWREx_ControlVoltageScaling>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80009da:	193b      	adds	r3, r7, r4
 80009dc:	2202      	movs	r2, #2
 80009de:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80009e0:	193b      	adds	r3, r7, r4
 80009e2:	2280      	movs	r2, #128	; 0x80
 80009e4:	0052      	lsls	r2, r2, #1
 80009e6:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 80009e8:	0021      	movs	r1, r4
 80009ea:	187b      	adds	r3, r7, r1
 80009ec:	2200      	movs	r2, #0
 80009ee:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80009f0:	187b      	adds	r3, r7, r1
 80009f2:	2240      	movs	r2, #64	; 0x40
 80009f4:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80009f6:	187b      	adds	r3, r7, r1
 80009f8:	2202      	movs	r2, #2
 80009fa:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80009fc:	187b      	adds	r3, r7, r1
 80009fe:	2202      	movs	r2, #2
 8000a00:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
 8000a02:	187b      	adds	r3, r7, r1
 8000a04:	2210      	movs	r2, #16
 8000a06:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLN = 25;
 8000a08:	187b      	adds	r3, r7, r1
 8000a0a:	2219      	movs	r2, #25
 8000a0c:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000a0e:	187b      	adds	r3, r7, r1
 8000a10:	2280      	movs	r2, #128	; 0x80
 8000a12:	0292      	lsls	r2, r2, #10
 8000a14:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000a16:	187b      	adds	r3, r7, r1
 8000a18:	2280      	movs	r2, #128	; 0x80
 8000a1a:	0492      	lsls	r2, r2, #18
 8000a1c:	631a      	str	r2, [r3, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV4;
 8000a1e:	187b      	adds	r3, r7, r1
 8000a20:	22c0      	movs	r2, #192	; 0xc0
 8000a22:	05d2      	lsls	r2, r2, #23
 8000a24:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a26:	187b      	adds	r3, r7, r1
 8000a28:	0018      	movs	r0, r3
 8000a2a:	f000 fd63 	bl	80014f4 <HAL_RCC_OscConfig>
 8000a2e:	1e03      	subs	r3, r0, #0
 8000a30:	d001      	beq.n	8000a36 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000a32:	f000 f941 	bl	8000cb8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a36:	2138      	movs	r1, #56	; 0x38
 8000a38:	187b      	adds	r3, r7, r1
 8000a3a:	2207      	movs	r2, #7
 8000a3c:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000a3e:	187b      	adds	r3, r7, r1
 8000a40:	2202      	movs	r2, #2
 8000a42:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a44:	187b      	adds	r3, r7, r1
 8000a46:	2200      	movs	r2, #0
 8000a48:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000a4a:	187b      	adds	r3, r7, r1
 8000a4c:	2200      	movs	r2, #0
 8000a4e:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000a50:	187b      	adds	r3, r7, r1
 8000a52:	2102      	movs	r1, #2
 8000a54:	0018      	movs	r0, r3
 8000a56:	f001 f867 	bl	8001b28 <HAL_RCC_ClockConfig>
 8000a5a:	1e03      	subs	r3, r0, #0
 8000a5c:	d001      	beq.n	8000a62 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8000a5e:	f000 f92b 	bl	8000cb8 <Error_Handler>
  }
  /** Initializes the peripherals clocks
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000a62:	1d3b      	adds	r3, r7, #4
 8000a64:	2202      	movs	r2, #2
 8000a66:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000a68:	1d3b      	adds	r3, r7, #4
 8000a6a:	2200      	movs	r2, #0
 8000a6c:	609a      	str	r2, [r3, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000a6e:	1d3b      	adds	r3, r7, #4
 8000a70:	0018      	movs	r0, r3
 8000a72:	f001 fa03 	bl	8001e7c <HAL_RCCEx_PeriphCLKConfig>
 8000a76:	1e03      	subs	r3, r0, #0
 8000a78:	d001      	beq.n	8000a7e <SystemClock_Config+0xe2>
  {
    Error_Handler();
 8000a7a:	f000 f91d 	bl	8000cb8 <Error_Handler>
  }
}
 8000a7e:	46c0      	nop			; (mov r8, r8)
 8000a80:	46bd      	mov	sp, r7
 8000a82:	b021      	add	sp, #132	; 0x84
 8000a84:	bd90      	pop	{r4, r7, pc}
	...

08000a88 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	b084      	sub	sp, #16
 8000a8c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a8e:	1d3b      	adds	r3, r7, #4
 8000a90:	0018      	movs	r0, r3
 8000a92:	230c      	movs	r3, #12
 8000a94:	001a      	movs	r2, r3
 8000a96:	2100      	movs	r1, #0
 8000a98:	f002 fb81 	bl	800319e <memset>

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8000a9c:	4b15      	ldr	r3, [pc, #84]	; (8000af4 <MX_TIM6_Init+0x6c>)
 8000a9e:	4a16      	ldr	r2, [pc, #88]	; (8000af8 <MX_TIM6_Init+0x70>)
 8000aa0:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 50-1;
 8000aa2:	4b14      	ldr	r3, [pc, #80]	; (8000af4 <MX_TIM6_Init+0x6c>)
 8000aa4:	2231      	movs	r2, #49	; 0x31
 8000aa6:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000aa8:	4b12      	ldr	r3, [pc, #72]	; (8000af4 <MX_TIM6_Init+0x6c>)
 8000aaa:	2200      	movs	r2, #0
 8000aac:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 0xffff-1;
 8000aae:	4b11      	ldr	r3, [pc, #68]	; (8000af4 <MX_TIM6_Init+0x6c>)
 8000ab0:	4a12      	ldr	r2, [pc, #72]	; (8000afc <MX_TIM6_Init+0x74>)
 8000ab2:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000ab4:	4b0f      	ldr	r3, [pc, #60]	; (8000af4 <MX_TIM6_Init+0x6c>)
 8000ab6:	2200      	movs	r2, #0
 8000ab8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8000aba:	4b0e      	ldr	r3, [pc, #56]	; (8000af4 <MX_TIM6_Init+0x6c>)
 8000abc:	0018      	movs	r0, r3
 8000abe:	f001 fb95 	bl	80021ec <HAL_TIM_Base_Init>
 8000ac2:	1e03      	subs	r3, r0, #0
 8000ac4:	d001      	beq.n	8000aca <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 8000ac6:	f000 f8f7 	bl	8000cb8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000aca:	1d3b      	adds	r3, r7, #4
 8000acc:	2200      	movs	r2, #0
 8000ace:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000ad0:	1d3b      	adds	r3, r7, #4
 8000ad2:	2200      	movs	r2, #0
 8000ad4:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8000ad6:	1d3a      	adds	r2, r7, #4
 8000ad8:	4b06      	ldr	r3, [pc, #24]	; (8000af4 <MX_TIM6_Init+0x6c>)
 8000ada:	0011      	movs	r1, r2
 8000adc:	0018      	movs	r0, r3
 8000ade:	f001 fcb1 	bl	8002444 <HAL_TIMEx_MasterConfigSynchronization>
 8000ae2:	1e03      	subs	r3, r0, #0
 8000ae4:	d001      	beq.n	8000aea <MX_TIM6_Init+0x62>
  {
    Error_Handler();
 8000ae6:	f000 f8e7 	bl	8000cb8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8000aea:	46c0      	nop			; (mov r8, r8)
 8000aec:	46bd      	mov	sp, r7
 8000aee:	b004      	add	sp, #16
 8000af0:	bd80      	pop	{r7, pc}
 8000af2:	46c0      	nop			; (mov r8, r8)
 8000af4:	2000007c 	.word	0x2000007c
 8000af8:	40001000 	.word	0x40001000
 8000afc:	0000fffe 	.word	0x0000fffe

08000b00 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000b00:	b580      	push	{r7, lr}
 8000b02:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000b04:	4b23      	ldr	r3, [pc, #140]	; (8000b94 <MX_USART2_UART_Init+0x94>)
 8000b06:	4a24      	ldr	r2, [pc, #144]	; (8000b98 <MX_USART2_UART_Init+0x98>)
 8000b08:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000b0a:	4b22      	ldr	r3, [pc, #136]	; (8000b94 <MX_USART2_UART_Init+0x94>)
 8000b0c:	22e1      	movs	r2, #225	; 0xe1
 8000b0e:	0252      	lsls	r2, r2, #9
 8000b10:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000b12:	4b20      	ldr	r3, [pc, #128]	; (8000b94 <MX_USART2_UART_Init+0x94>)
 8000b14:	2200      	movs	r2, #0
 8000b16:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000b18:	4b1e      	ldr	r3, [pc, #120]	; (8000b94 <MX_USART2_UART_Init+0x94>)
 8000b1a:	2200      	movs	r2, #0
 8000b1c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000b1e:	4b1d      	ldr	r3, [pc, #116]	; (8000b94 <MX_USART2_UART_Init+0x94>)
 8000b20:	2200      	movs	r2, #0
 8000b22:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000b24:	4b1b      	ldr	r3, [pc, #108]	; (8000b94 <MX_USART2_UART_Init+0x94>)
 8000b26:	220c      	movs	r2, #12
 8000b28:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b2a:	4b1a      	ldr	r3, [pc, #104]	; (8000b94 <MX_USART2_UART_Init+0x94>)
 8000b2c:	2200      	movs	r2, #0
 8000b2e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b30:	4b18      	ldr	r3, [pc, #96]	; (8000b94 <MX_USART2_UART_Init+0x94>)
 8000b32:	2200      	movs	r2, #0
 8000b34:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000b36:	4b17      	ldr	r3, [pc, #92]	; (8000b94 <MX_USART2_UART_Init+0x94>)
 8000b38:	2200      	movs	r2, #0
 8000b3a:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000b3c:	4b15      	ldr	r3, [pc, #84]	; (8000b94 <MX_USART2_UART_Init+0x94>)
 8000b3e:	2200      	movs	r2, #0
 8000b40:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000b42:	4b14      	ldr	r3, [pc, #80]	; (8000b94 <MX_USART2_UART_Init+0x94>)
 8000b44:	2200      	movs	r2, #0
 8000b46:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000b48:	4b12      	ldr	r3, [pc, #72]	; (8000b94 <MX_USART2_UART_Init+0x94>)
 8000b4a:	0018      	movs	r0, r3
 8000b4c:	f001 fce8 	bl	8002520 <HAL_UART_Init>
 8000b50:	1e03      	subs	r3, r0, #0
 8000b52:	d001      	beq.n	8000b58 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8000b54:	f000 f8b0 	bl	8000cb8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000b58:	4b0e      	ldr	r3, [pc, #56]	; (8000b94 <MX_USART2_UART_Init+0x94>)
 8000b5a:	2100      	movs	r1, #0
 8000b5c:	0018      	movs	r0, r3
 8000b5e:	f002 fa11 	bl	8002f84 <HAL_UARTEx_SetTxFifoThreshold>
 8000b62:	1e03      	subs	r3, r0, #0
 8000b64:	d001      	beq.n	8000b6a <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8000b66:	f000 f8a7 	bl	8000cb8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000b6a:	4b0a      	ldr	r3, [pc, #40]	; (8000b94 <MX_USART2_UART_Init+0x94>)
 8000b6c:	2100      	movs	r1, #0
 8000b6e:	0018      	movs	r0, r3
 8000b70:	f002 fa48 	bl	8003004 <HAL_UARTEx_SetRxFifoThreshold>
 8000b74:	1e03      	subs	r3, r0, #0
 8000b76:	d001      	beq.n	8000b7c <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8000b78:	f000 f89e 	bl	8000cb8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8000b7c:	4b05      	ldr	r3, [pc, #20]	; (8000b94 <MX_USART2_UART_Init+0x94>)
 8000b7e:	0018      	movs	r0, r3
 8000b80:	f002 f9c6 	bl	8002f10 <HAL_UARTEx_DisableFifoMode>
 8000b84:	1e03      	subs	r3, r0, #0
 8000b86:	d001      	beq.n	8000b8c <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8000b88:	f000 f896 	bl	8000cb8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000b8c:	46c0      	nop			; (mov r8, r8)
 8000b8e:	46bd      	mov	sp, r7
 8000b90:	bd80      	pop	{r7, pc}
 8000b92:	46c0      	nop			; (mov r8, r8)
 8000b94:	200000c8 	.word	0x200000c8
 8000b98:	40004400 	.word	0x40004400

08000b9c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000b9c:	b590      	push	{r4, r7, lr}
 8000b9e:	b08b      	sub	sp, #44	; 0x2c
 8000ba0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ba2:	2414      	movs	r4, #20
 8000ba4:	193b      	adds	r3, r7, r4
 8000ba6:	0018      	movs	r0, r3
 8000ba8:	2314      	movs	r3, #20
 8000baa:	001a      	movs	r2, r3
 8000bac:	2100      	movs	r1, #0
 8000bae:	f002 faf6 	bl	800319e <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000bb2:	4b3e      	ldr	r3, [pc, #248]	; (8000cac <MX_GPIO_Init+0x110>)
 8000bb4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000bb6:	4b3d      	ldr	r3, [pc, #244]	; (8000cac <MX_GPIO_Init+0x110>)
 8000bb8:	2104      	movs	r1, #4
 8000bba:	430a      	orrs	r2, r1
 8000bbc:	635a      	str	r2, [r3, #52]	; 0x34
 8000bbe:	4b3b      	ldr	r3, [pc, #236]	; (8000cac <MX_GPIO_Init+0x110>)
 8000bc0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000bc2:	2204      	movs	r2, #4
 8000bc4:	4013      	ands	r3, r2
 8000bc6:	613b      	str	r3, [r7, #16]
 8000bc8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000bca:	4b38      	ldr	r3, [pc, #224]	; (8000cac <MX_GPIO_Init+0x110>)
 8000bcc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000bce:	4b37      	ldr	r3, [pc, #220]	; (8000cac <MX_GPIO_Init+0x110>)
 8000bd0:	2120      	movs	r1, #32
 8000bd2:	430a      	orrs	r2, r1
 8000bd4:	635a      	str	r2, [r3, #52]	; 0x34
 8000bd6:	4b35      	ldr	r3, [pc, #212]	; (8000cac <MX_GPIO_Init+0x110>)
 8000bd8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000bda:	2220      	movs	r2, #32
 8000bdc:	4013      	ands	r3, r2
 8000bde:	60fb      	str	r3, [r7, #12]
 8000be0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000be2:	4b32      	ldr	r3, [pc, #200]	; (8000cac <MX_GPIO_Init+0x110>)
 8000be4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000be6:	4b31      	ldr	r3, [pc, #196]	; (8000cac <MX_GPIO_Init+0x110>)
 8000be8:	2101      	movs	r1, #1
 8000bea:	430a      	orrs	r2, r1
 8000bec:	635a      	str	r2, [r3, #52]	; 0x34
 8000bee:	4b2f      	ldr	r3, [pc, #188]	; (8000cac <MX_GPIO_Init+0x110>)
 8000bf0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000bf2:	2201      	movs	r2, #1
 8000bf4:	4013      	ands	r3, r2
 8000bf6:	60bb      	str	r3, [r7, #8]
 8000bf8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000bfa:	4b2c      	ldr	r3, [pc, #176]	; (8000cac <MX_GPIO_Init+0x110>)
 8000bfc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000bfe:	4b2b      	ldr	r3, [pc, #172]	; (8000cac <MX_GPIO_Init+0x110>)
 8000c00:	2102      	movs	r1, #2
 8000c02:	430a      	orrs	r2, r1
 8000c04:	635a      	str	r2, [r3, #52]	; 0x34
 8000c06:	4b29      	ldr	r3, [pc, #164]	; (8000cac <MX_GPIO_Init+0x110>)
 8000c08:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000c0a:	2202      	movs	r2, #2
 8000c0c:	4013      	ands	r3, r2
 8000c0e:	607b      	str	r3, [r7, #4]
 8000c10:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_GREEN_Pin|Enable_Pin|X_STEP_Pin, GPIO_PIN_RESET);
 8000c12:	23c4      	movs	r3, #196	; 0xc4
 8000c14:	00d9      	lsls	r1, r3, #3
 8000c16:	23a0      	movs	r3, #160	; 0xa0
 8000c18:	05db      	lsls	r3, r3, #23
 8000c1a:	2200      	movs	r2, #0
 8000c1c:	0018      	movs	r0, r3
 8000c1e:	f000 fbff 	bl	8001420 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Y_DIR_Pin|Y_STEP_Pin|X_DIR_Pin|Z_STEP_Pin, GPIO_PIN_RESET);
 8000c22:	4923      	ldr	r1, [pc, #140]	; (8000cb0 <MX_GPIO_Init+0x114>)
 8000c24:	4b23      	ldr	r3, [pc, #140]	; (8000cb4 <MX_GPIO_Init+0x118>)
 8000c26:	2200      	movs	r2, #0
 8000c28:	0018      	movs	r0, r3
 8000c2a:	f000 fbf9 	bl	8001420 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_GREEN_Pin */
  GPIO_InitStruct.Pin = LED_GREEN_Pin;
 8000c2e:	193b      	adds	r3, r7, r4
 8000c30:	2220      	movs	r2, #32
 8000c32:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c34:	193b      	adds	r3, r7, r4
 8000c36:	2201      	movs	r2, #1
 8000c38:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c3a:	193b      	adds	r3, r7, r4
 8000c3c:	2200      	movs	r2, #0
 8000c3e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000c40:	193b      	adds	r3, r7, r4
 8000c42:	2202      	movs	r2, #2
 8000c44:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LED_GREEN_GPIO_Port, &GPIO_InitStruct);
 8000c46:	193a      	adds	r2, r7, r4
 8000c48:	23a0      	movs	r3, #160	; 0xa0
 8000c4a:	05db      	lsls	r3, r3, #23
 8000c4c:	0011      	movs	r1, r2
 8000c4e:	0018      	movs	r0, r3
 8000c50:	f000 fa82 	bl	8001158 <HAL_GPIO_Init>

  /*Configure GPIO pins : Y_DIR_Pin Y_STEP_Pin X_DIR_Pin Z_STEP_Pin */
  GPIO_InitStruct.Pin = Y_DIR_Pin|Y_STEP_Pin|X_DIR_Pin|Z_STEP_Pin;
 8000c54:	193b      	adds	r3, r7, r4
 8000c56:	4a16      	ldr	r2, [pc, #88]	; (8000cb0 <MX_GPIO_Init+0x114>)
 8000c58:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c5a:	193b      	adds	r3, r7, r4
 8000c5c:	2201      	movs	r2, #1
 8000c5e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c60:	193b      	adds	r3, r7, r4
 8000c62:	2200      	movs	r2, #0
 8000c64:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c66:	193b      	adds	r3, r7, r4
 8000c68:	2200      	movs	r2, #0
 8000c6a:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c6c:	193b      	adds	r3, r7, r4
 8000c6e:	4a11      	ldr	r2, [pc, #68]	; (8000cb4 <MX_GPIO_Init+0x118>)
 8000c70:	0019      	movs	r1, r3
 8000c72:	0010      	movs	r0, r2
 8000c74:	f000 fa70 	bl	8001158 <HAL_GPIO_Init>

  /*Configure GPIO pins : Enable_Pin X_STEP_Pin */
  GPIO_InitStruct.Pin = Enable_Pin|X_STEP_Pin;
 8000c78:	0021      	movs	r1, r4
 8000c7a:	187b      	adds	r3, r7, r1
 8000c7c:	22c0      	movs	r2, #192	; 0xc0
 8000c7e:	00d2      	lsls	r2, r2, #3
 8000c80:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c82:	187b      	adds	r3, r7, r1
 8000c84:	2201      	movs	r2, #1
 8000c86:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c88:	187b      	adds	r3, r7, r1
 8000c8a:	2200      	movs	r2, #0
 8000c8c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c8e:	187b      	adds	r3, r7, r1
 8000c90:	2200      	movs	r2, #0
 8000c92:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c94:	187a      	adds	r2, r7, r1
 8000c96:	23a0      	movs	r3, #160	; 0xa0
 8000c98:	05db      	lsls	r3, r3, #23
 8000c9a:	0011      	movs	r1, r2
 8000c9c:	0018      	movs	r0, r3
 8000c9e:	f000 fa5b 	bl	8001158 <HAL_GPIO_Init>

}
 8000ca2:	46c0      	nop			; (mov r8, r8)
 8000ca4:	46bd      	mov	sp, r7
 8000ca6:	b00b      	add	sp, #44	; 0x2c
 8000ca8:	bd90      	pop	{r4, r7, pc}
 8000caa:	46c0      	nop			; (mov r8, r8)
 8000cac:	40021000 	.word	0x40021000
 8000cb0:	00004038 	.word	0x00004038
 8000cb4:	50000400 	.word	0x50000400

08000cb8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000cb8:	b580      	push	{r7, lr}
 8000cba:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000cbc:	b672      	cpsid	i
}
 8000cbe:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000cc0:	e7fe      	b.n	8000cc0 <Error_Handler+0x8>
	...

08000cc4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000cc4:	b580      	push	{r7, lr}
 8000cc6:	b082      	sub	sp, #8
 8000cc8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000cca:	4b11      	ldr	r3, [pc, #68]	; (8000d10 <HAL_MspInit+0x4c>)
 8000ccc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000cce:	4b10      	ldr	r3, [pc, #64]	; (8000d10 <HAL_MspInit+0x4c>)
 8000cd0:	2101      	movs	r1, #1
 8000cd2:	430a      	orrs	r2, r1
 8000cd4:	641a      	str	r2, [r3, #64]	; 0x40
 8000cd6:	4b0e      	ldr	r3, [pc, #56]	; (8000d10 <HAL_MspInit+0x4c>)
 8000cd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000cda:	2201      	movs	r2, #1
 8000cdc:	4013      	ands	r3, r2
 8000cde:	607b      	str	r3, [r7, #4]
 8000ce0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ce2:	4b0b      	ldr	r3, [pc, #44]	; (8000d10 <HAL_MspInit+0x4c>)
 8000ce4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000ce6:	4b0a      	ldr	r3, [pc, #40]	; (8000d10 <HAL_MspInit+0x4c>)
 8000ce8:	2180      	movs	r1, #128	; 0x80
 8000cea:	0549      	lsls	r1, r1, #21
 8000cec:	430a      	orrs	r2, r1
 8000cee:	63da      	str	r2, [r3, #60]	; 0x3c
 8000cf0:	4b07      	ldr	r3, [pc, #28]	; (8000d10 <HAL_MspInit+0x4c>)
 8000cf2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000cf4:	2380      	movs	r3, #128	; 0x80
 8000cf6:	055b      	lsls	r3, r3, #21
 8000cf8:	4013      	ands	r3, r2
 8000cfa:	603b      	str	r3, [r7, #0]
 8000cfc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_SYSCFG_StrobeDBattpinsConfig(SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE);
 8000cfe:	23c0      	movs	r3, #192	; 0xc0
 8000d00:	00db      	lsls	r3, r3, #3
 8000d02:	0018      	movs	r0, r3
 8000d04:	f000 f95e 	bl	8000fc4 <HAL_SYSCFG_StrobeDBattpinsConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d08:	46c0      	nop			; (mov r8, r8)
 8000d0a:	46bd      	mov	sp, r7
 8000d0c:	b002      	add	sp, #8
 8000d0e:	bd80      	pop	{r7, pc}
 8000d10:	40021000 	.word	0x40021000

08000d14 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000d14:	b580      	push	{r7, lr}
 8000d16:	b084      	sub	sp, #16
 8000d18:	af00      	add	r7, sp, #0
 8000d1a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	681b      	ldr	r3, [r3, #0]
 8000d20:	4a09      	ldr	r2, [pc, #36]	; (8000d48 <HAL_TIM_Base_MspInit+0x34>)
 8000d22:	4293      	cmp	r3, r2
 8000d24:	d10b      	bne.n	8000d3e <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8000d26:	4b09      	ldr	r3, [pc, #36]	; (8000d4c <HAL_TIM_Base_MspInit+0x38>)
 8000d28:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000d2a:	4b08      	ldr	r3, [pc, #32]	; (8000d4c <HAL_TIM_Base_MspInit+0x38>)
 8000d2c:	2110      	movs	r1, #16
 8000d2e:	430a      	orrs	r2, r1
 8000d30:	63da      	str	r2, [r3, #60]	; 0x3c
 8000d32:	4b06      	ldr	r3, [pc, #24]	; (8000d4c <HAL_TIM_Base_MspInit+0x38>)
 8000d34:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000d36:	2210      	movs	r2, #16
 8000d38:	4013      	ands	r3, r2
 8000d3a:	60fb      	str	r3, [r7, #12]
 8000d3c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 8000d3e:	46c0      	nop			; (mov r8, r8)
 8000d40:	46bd      	mov	sp, r7
 8000d42:	b004      	add	sp, #16
 8000d44:	bd80      	pop	{r7, pc}
 8000d46:	46c0      	nop			; (mov r8, r8)
 8000d48:	40001000 	.word	0x40001000
 8000d4c:	40021000 	.word	0x40021000

08000d50 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000d50:	b590      	push	{r4, r7, lr}
 8000d52:	b08b      	sub	sp, #44	; 0x2c
 8000d54:	af00      	add	r7, sp, #0
 8000d56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d58:	2414      	movs	r4, #20
 8000d5a:	193b      	adds	r3, r7, r4
 8000d5c:	0018      	movs	r0, r3
 8000d5e:	2314      	movs	r3, #20
 8000d60:	001a      	movs	r2, r3
 8000d62:	2100      	movs	r1, #0
 8000d64:	f002 fa1b 	bl	800319e <memset>
  if(huart->Instance==USART2)
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	681b      	ldr	r3, [r3, #0]
 8000d6c:	4a1b      	ldr	r2, [pc, #108]	; (8000ddc <HAL_UART_MspInit+0x8c>)
 8000d6e:	4293      	cmp	r3, r2
 8000d70:	d130      	bne.n	8000dd4 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000d72:	4b1b      	ldr	r3, [pc, #108]	; (8000de0 <HAL_UART_MspInit+0x90>)
 8000d74:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000d76:	4b1a      	ldr	r3, [pc, #104]	; (8000de0 <HAL_UART_MspInit+0x90>)
 8000d78:	2180      	movs	r1, #128	; 0x80
 8000d7a:	0289      	lsls	r1, r1, #10
 8000d7c:	430a      	orrs	r2, r1
 8000d7e:	63da      	str	r2, [r3, #60]	; 0x3c
 8000d80:	4b17      	ldr	r3, [pc, #92]	; (8000de0 <HAL_UART_MspInit+0x90>)
 8000d82:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000d84:	2380      	movs	r3, #128	; 0x80
 8000d86:	029b      	lsls	r3, r3, #10
 8000d88:	4013      	ands	r3, r2
 8000d8a:	613b      	str	r3, [r7, #16]
 8000d8c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d8e:	4b14      	ldr	r3, [pc, #80]	; (8000de0 <HAL_UART_MspInit+0x90>)
 8000d90:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000d92:	4b13      	ldr	r3, [pc, #76]	; (8000de0 <HAL_UART_MspInit+0x90>)
 8000d94:	2101      	movs	r1, #1
 8000d96:	430a      	orrs	r2, r1
 8000d98:	635a      	str	r2, [r3, #52]	; 0x34
 8000d9a:	4b11      	ldr	r3, [pc, #68]	; (8000de0 <HAL_UART_MspInit+0x90>)
 8000d9c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000d9e:	2201      	movs	r2, #1
 8000da0:	4013      	ands	r3, r2
 8000da2:	60fb      	str	r3, [r7, #12]
 8000da4:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART2_TX_Pin|USART2_RX_Pin;
 8000da6:	0021      	movs	r1, r4
 8000da8:	187b      	adds	r3, r7, r1
 8000daa:	220c      	movs	r2, #12
 8000dac:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dae:	187b      	adds	r3, r7, r1
 8000db0:	2202      	movs	r2, #2
 8000db2:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000db4:	187b      	adds	r3, r7, r1
 8000db6:	2201      	movs	r2, #1
 8000db8:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dba:	187b      	adds	r3, r7, r1
 8000dbc:	2200      	movs	r2, #0
 8000dbe:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8000dc0:	187b      	adds	r3, r7, r1
 8000dc2:	2201      	movs	r2, #1
 8000dc4:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000dc6:	187a      	adds	r2, r7, r1
 8000dc8:	23a0      	movs	r3, #160	; 0xa0
 8000dca:	05db      	lsls	r3, r3, #23
 8000dcc:	0011      	movs	r1, r2
 8000dce:	0018      	movs	r0, r3
 8000dd0:	f000 f9c2 	bl	8001158 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000dd4:	46c0      	nop			; (mov r8, r8)
 8000dd6:	46bd      	mov	sp, r7
 8000dd8:	b00b      	add	sp, #44	; 0x2c
 8000dda:	bd90      	pop	{r4, r7, pc}
 8000ddc:	40004400 	.word	0x40004400
 8000de0:	40021000 	.word	0x40021000

08000de4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000de4:	b580      	push	{r7, lr}
 8000de6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000de8:	e7fe      	b.n	8000de8 <NMI_Handler+0x4>

08000dea <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000dea:	b580      	push	{r7, lr}
 8000dec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000dee:	e7fe      	b.n	8000dee <HardFault_Handler+0x4>

08000df0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000df0:	b580      	push	{r7, lr}
 8000df2:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000df4:	46c0      	nop			; (mov r8, r8)
 8000df6:	46bd      	mov	sp, r7
 8000df8:	bd80      	pop	{r7, pc}

08000dfa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000dfa:	b580      	push	{r7, lr}
 8000dfc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000dfe:	46c0      	nop			; (mov r8, r8)
 8000e00:	46bd      	mov	sp, r7
 8000e02:	bd80      	pop	{r7, pc}

08000e04 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e04:	b580      	push	{r7, lr}
 8000e06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000e08:	f000 f89c 	bl	8000f44 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e0c:	46c0      	nop			; (mov r8, r8)
 8000e0e:	46bd      	mov	sp, r7
 8000e10:	bd80      	pop	{r7, pc}

08000e12 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000e12:	b580      	push	{r7, lr}
 8000e14:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000e16:	46c0      	nop			; (mov r8, r8)
 8000e18:	46bd      	mov	sp, r7
 8000e1a:	bd80      	pop	{r7, pc}

08000e1c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000e1c:	480d      	ldr	r0, [pc, #52]	; (8000e54 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000e1e:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000e20:	f7ff fff7 	bl	8000e12 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000e24:	480c      	ldr	r0, [pc, #48]	; (8000e58 <LoopForever+0x6>)
  ldr r1, =_edata
 8000e26:	490d      	ldr	r1, [pc, #52]	; (8000e5c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000e28:	4a0d      	ldr	r2, [pc, #52]	; (8000e60 <LoopForever+0xe>)
  movs r3, #0
 8000e2a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000e2c:	e002      	b.n	8000e34 <LoopCopyDataInit>

08000e2e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e2e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e30:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e32:	3304      	adds	r3, #4

08000e34 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e34:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e36:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e38:	d3f9      	bcc.n	8000e2e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e3a:	4a0a      	ldr	r2, [pc, #40]	; (8000e64 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000e3c:	4c0a      	ldr	r4, [pc, #40]	; (8000e68 <LoopForever+0x16>)
  movs r3, #0
 8000e3e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e40:	e001      	b.n	8000e46 <LoopFillZerobss>

08000e42 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e42:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e44:	3204      	adds	r2, #4

08000e46 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e46:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e48:	d3fb      	bcc.n	8000e42 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000e4a:	f002 f97b 	bl	8003144 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8000e4e:	f7ff fcf9 	bl	8000844 <main>

08000e52 <LoopForever>:

LoopForever:
  b LoopForever
 8000e52:	e7fe      	b.n	8000e52 <LoopForever>
  ldr   r0, =_estack
 8000e54:	20009000 	.word	0x20009000
  ldr r0, =_sdata
 8000e58:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000e5c:	20000030 	.word	0x20000030
  ldr r2, =_sidata
 8000e60:	08003260 	.word	0x08003260
  ldr r2, =_sbss
 8000e64:	20000030 	.word	0x20000030
  ldr r4, =_ebss
 8000e68:	2000015c 	.word	0x2000015c

08000e6c <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000e6c:	e7fe      	b.n	8000e6c <ADC1_COMP_IRQHandler>
	...

08000e70 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e70:	b580      	push	{r7, lr}
 8000e72:	b082      	sub	sp, #8
 8000e74:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000e76:	1dfb      	adds	r3, r7, #7
 8000e78:	2200      	movs	r2, #0
 8000e7a:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000e7c:	4b0b      	ldr	r3, [pc, #44]	; (8000eac <HAL_Init+0x3c>)
 8000e7e:	681a      	ldr	r2, [r3, #0]
 8000e80:	4b0a      	ldr	r3, [pc, #40]	; (8000eac <HAL_Init+0x3c>)
 8000e82:	2180      	movs	r1, #128	; 0x80
 8000e84:	0049      	lsls	r1, r1, #1
 8000e86:	430a      	orrs	r2, r1
 8000e88:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000e8a:	2000      	movs	r0, #0
 8000e8c:	f000 f810 	bl	8000eb0 <HAL_InitTick>
 8000e90:	1e03      	subs	r3, r0, #0
 8000e92:	d003      	beq.n	8000e9c <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8000e94:	1dfb      	adds	r3, r7, #7
 8000e96:	2201      	movs	r2, #1
 8000e98:	701a      	strb	r2, [r3, #0]
 8000e9a:	e001      	b.n	8000ea0 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8000e9c:	f7ff ff12 	bl	8000cc4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000ea0:	1dfb      	adds	r3, r7, #7
 8000ea2:	781b      	ldrb	r3, [r3, #0]
}
 8000ea4:	0018      	movs	r0, r3
 8000ea6:	46bd      	mov	sp, r7
 8000ea8:	b002      	add	sp, #8
 8000eaa:	bd80      	pop	{r7, pc}
 8000eac:	40022000 	.word	0x40022000

08000eb0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000eb0:	b590      	push	{r4, r7, lr}
 8000eb2:	b085      	sub	sp, #20
 8000eb4:	af00      	add	r7, sp, #0
 8000eb6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000eb8:	230f      	movs	r3, #15
 8000eba:	18fb      	adds	r3, r7, r3
 8000ebc:	2200      	movs	r2, #0
 8000ebe:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8000ec0:	4b1d      	ldr	r3, [pc, #116]	; (8000f38 <HAL_InitTick+0x88>)
 8000ec2:	781b      	ldrb	r3, [r3, #0]
 8000ec4:	2b00      	cmp	r3, #0
 8000ec6:	d02b      	beq.n	8000f20 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8000ec8:	4b1c      	ldr	r3, [pc, #112]	; (8000f3c <HAL_InitTick+0x8c>)
 8000eca:	681c      	ldr	r4, [r3, #0]
 8000ecc:	4b1a      	ldr	r3, [pc, #104]	; (8000f38 <HAL_InitTick+0x88>)
 8000ece:	781b      	ldrb	r3, [r3, #0]
 8000ed0:	0019      	movs	r1, r3
 8000ed2:	23fa      	movs	r3, #250	; 0xfa
 8000ed4:	0098      	lsls	r0, r3, #2
 8000ed6:	f7ff f915 	bl	8000104 <__udivsi3>
 8000eda:	0003      	movs	r3, r0
 8000edc:	0019      	movs	r1, r3
 8000ede:	0020      	movs	r0, r4
 8000ee0:	f7ff f910 	bl	8000104 <__udivsi3>
 8000ee4:	0003      	movs	r3, r0
 8000ee6:	0018      	movs	r0, r3
 8000ee8:	f000 f929 	bl	800113e <HAL_SYSTICK_Config>
 8000eec:	1e03      	subs	r3, r0, #0
 8000eee:	d112      	bne.n	8000f16 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	2b03      	cmp	r3, #3
 8000ef4:	d80a      	bhi.n	8000f0c <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ef6:	6879      	ldr	r1, [r7, #4]
 8000ef8:	2301      	movs	r3, #1
 8000efa:	425b      	negs	r3, r3
 8000efc:	2200      	movs	r2, #0
 8000efe:	0018      	movs	r0, r3
 8000f00:	f000 f908 	bl	8001114 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000f04:	4b0e      	ldr	r3, [pc, #56]	; (8000f40 <HAL_InitTick+0x90>)
 8000f06:	687a      	ldr	r2, [r7, #4]
 8000f08:	601a      	str	r2, [r3, #0]
 8000f0a:	e00d      	b.n	8000f28 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8000f0c:	230f      	movs	r3, #15
 8000f0e:	18fb      	adds	r3, r7, r3
 8000f10:	2201      	movs	r2, #1
 8000f12:	701a      	strb	r2, [r3, #0]
 8000f14:	e008      	b.n	8000f28 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000f16:	230f      	movs	r3, #15
 8000f18:	18fb      	adds	r3, r7, r3
 8000f1a:	2201      	movs	r2, #1
 8000f1c:	701a      	strb	r2, [r3, #0]
 8000f1e:	e003      	b.n	8000f28 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000f20:	230f      	movs	r3, #15
 8000f22:	18fb      	adds	r3, r7, r3
 8000f24:	2201      	movs	r2, #1
 8000f26:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8000f28:	230f      	movs	r3, #15
 8000f2a:	18fb      	adds	r3, r7, r3
 8000f2c:	781b      	ldrb	r3, [r3, #0]
}
 8000f2e:	0018      	movs	r0, r3
 8000f30:	46bd      	mov	sp, r7
 8000f32:	b005      	add	sp, #20
 8000f34:	bd90      	pop	{r4, r7, pc}
 8000f36:	46c0      	nop			; (mov r8, r8)
 8000f38:	2000002c 	.word	0x2000002c
 8000f3c:	20000024 	.word	0x20000024
 8000f40:	20000028 	.word	0x20000028

08000f44 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000f48:	4b05      	ldr	r3, [pc, #20]	; (8000f60 <HAL_IncTick+0x1c>)
 8000f4a:	781b      	ldrb	r3, [r3, #0]
 8000f4c:	001a      	movs	r2, r3
 8000f4e:	4b05      	ldr	r3, [pc, #20]	; (8000f64 <HAL_IncTick+0x20>)
 8000f50:	681b      	ldr	r3, [r3, #0]
 8000f52:	18d2      	adds	r2, r2, r3
 8000f54:	4b03      	ldr	r3, [pc, #12]	; (8000f64 <HAL_IncTick+0x20>)
 8000f56:	601a      	str	r2, [r3, #0]
}
 8000f58:	46c0      	nop			; (mov r8, r8)
 8000f5a:	46bd      	mov	sp, r7
 8000f5c:	bd80      	pop	{r7, pc}
 8000f5e:	46c0      	nop			; (mov r8, r8)
 8000f60:	2000002c 	.word	0x2000002c
 8000f64:	20000158 	.word	0x20000158

08000f68 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	af00      	add	r7, sp, #0
  return uwTick;
 8000f6c:	4b02      	ldr	r3, [pc, #8]	; (8000f78 <HAL_GetTick+0x10>)
 8000f6e:	681b      	ldr	r3, [r3, #0]
}
 8000f70:	0018      	movs	r0, r3
 8000f72:	46bd      	mov	sp, r7
 8000f74:	bd80      	pop	{r7, pc}
 8000f76:	46c0      	nop			; (mov r8, r8)
 8000f78:	20000158 	.word	0x20000158

08000f7c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	b084      	sub	sp, #16
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000f84:	f7ff fff0 	bl	8000f68 <HAL_GetTick>
 8000f88:	0003      	movs	r3, r0
 8000f8a:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000f90:	68fb      	ldr	r3, [r7, #12]
 8000f92:	3301      	adds	r3, #1
 8000f94:	d005      	beq.n	8000fa2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000f96:	4b0a      	ldr	r3, [pc, #40]	; (8000fc0 <HAL_Delay+0x44>)
 8000f98:	781b      	ldrb	r3, [r3, #0]
 8000f9a:	001a      	movs	r2, r3
 8000f9c:	68fb      	ldr	r3, [r7, #12]
 8000f9e:	189b      	adds	r3, r3, r2
 8000fa0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000fa2:	46c0      	nop			; (mov r8, r8)
 8000fa4:	f7ff ffe0 	bl	8000f68 <HAL_GetTick>
 8000fa8:	0002      	movs	r2, r0
 8000faa:	68bb      	ldr	r3, [r7, #8]
 8000fac:	1ad3      	subs	r3, r2, r3
 8000fae:	68fa      	ldr	r2, [r7, #12]
 8000fb0:	429a      	cmp	r2, r3
 8000fb2:	d8f7      	bhi.n	8000fa4 <HAL_Delay+0x28>
  {
  }
}
 8000fb4:	46c0      	nop			; (mov r8, r8)
 8000fb6:	46c0      	nop			; (mov r8, r8)
 8000fb8:	46bd      	mov	sp, r7
 8000fba:	b004      	add	sp, #16
 8000fbc:	bd80      	pop	{r7, pc}
 8000fbe:	46c0      	nop			; (mov r8, r8)
 8000fc0:	2000002c 	.word	0x2000002c

08000fc4 <HAL_SYSCFG_StrobeDBattpinsConfig>:
  *         @arg @ref SYSCFG_UCPD1_STROBE
  *         @arg @ref SYSCFG_UCPD2_STROBE
  * @retval None
  */
void HAL_SYSCFG_StrobeDBattpinsConfig(uint32_t ConfigDeadBattery)
{
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	b082      	sub	sp, #8
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	6078      	str	r0, [r7, #4]
  assert_param(IS_SYSCFG_DBATT_CONFIG(ConfigDeadBattery));

  /* Change strobe configuration of GPIO depending on UCPDx dead battery settings */
  MODIFY_REG(SYSCFG->CFGR1, (SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE), ConfigDeadBattery);
 8000fcc:	4b06      	ldr	r3, [pc, #24]	; (8000fe8 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8000fce:	681b      	ldr	r3, [r3, #0]
 8000fd0:	4a06      	ldr	r2, [pc, #24]	; (8000fec <HAL_SYSCFG_StrobeDBattpinsConfig+0x28>)
 8000fd2:	4013      	ands	r3, r2
 8000fd4:	0019      	movs	r1, r3
 8000fd6:	4b04      	ldr	r3, [pc, #16]	; (8000fe8 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8000fd8:	687a      	ldr	r2, [r7, #4]
 8000fda:	430a      	orrs	r2, r1
 8000fdc:	601a      	str	r2, [r3, #0]
}
 8000fde:	46c0      	nop			; (mov r8, r8)
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	b002      	add	sp, #8
 8000fe4:	bd80      	pop	{r7, pc}
 8000fe6:	46c0      	nop			; (mov r8, r8)
 8000fe8:	40010000 	.word	0x40010000
 8000fec:	fffff9ff 	.word	0xfffff9ff

08000ff0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000ff0:	b590      	push	{r4, r7, lr}
 8000ff2:	b083      	sub	sp, #12
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	0002      	movs	r2, r0
 8000ff8:	6039      	str	r1, [r7, #0]
 8000ffa:	1dfb      	adds	r3, r7, #7
 8000ffc:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000ffe:	1dfb      	adds	r3, r7, #7
 8001000:	781b      	ldrb	r3, [r3, #0]
 8001002:	2b7f      	cmp	r3, #127	; 0x7f
 8001004:	d828      	bhi.n	8001058 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001006:	4a2f      	ldr	r2, [pc, #188]	; (80010c4 <__NVIC_SetPriority+0xd4>)
 8001008:	1dfb      	adds	r3, r7, #7
 800100a:	781b      	ldrb	r3, [r3, #0]
 800100c:	b25b      	sxtb	r3, r3
 800100e:	089b      	lsrs	r3, r3, #2
 8001010:	33c0      	adds	r3, #192	; 0xc0
 8001012:	009b      	lsls	r3, r3, #2
 8001014:	589b      	ldr	r3, [r3, r2]
 8001016:	1dfa      	adds	r2, r7, #7
 8001018:	7812      	ldrb	r2, [r2, #0]
 800101a:	0011      	movs	r1, r2
 800101c:	2203      	movs	r2, #3
 800101e:	400a      	ands	r2, r1
 8001020:	00d2      	lsls	r2, r2, #3
 8001022:	21ff      	movs	r1, #255	; 0xff
 8001024:	4091      	lsls	r1, r2
 8001026:	000a      	movs	r2, r1
 8001028:	43d2      	mvns	r2, r2
 800102a:	401a      	ands	r2, r3
 800102c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800102e:	683b      	ldr	r3, [r7, #0]
 8001030:	019b      	lsls	r3, r3, #6
 8001032:	22ff      	movs	r2, #255	; 0xff
 8001034:	401a      	ands	r2, r3
 8001036:	1dfb      	adds	r3, r7, #7
 8001038:	781b      	ldrb	r3, [r3, #0]
 800103a:	0018      	movs	r0, r3
 800103c:	2303      	movs	r3, #3
 800103e:	4003      	ands	r3, r0
 8001040:	00db      	lsls	r3, r3, #3
 8001042:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001044:	481f      	ldr	r0, [pc, #124]	; (80010c4 <__NVIC_SetPriority+0xd4>)
 8001046:	1dfb      	adds	r3, r7, #7
 8001048:	781b      	ldrb	r3, [r3, #0]
 800104a:	b25b      	sxtb	r3, r3
 800104c:	089b      	lsrs	r3, r3, #2
 800104e:	430a      	orrs	r2, r1
 8001050:	33c0      	adds	r3, #192	; 0xc0
 8001052:	009b      	lsls	r3, r3, #2
 8001054:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8001056:	e031      	b.n	80010bc <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001058:	4a1b      	ldr	r2, [pc, #108]	; (80010c8 <__NVIC_SetPriority+0xd8>)
 800105a:	1dfb      	adds	r3, r7, #7
 800105c:	781b      	ldrb	r3, [r3, #0]
 800105e:	0019      	movs	r1, r3
 8001060:	230f      	movs	r3, #15
 8001062:	400b      	ands	r3, r1
 8001064:	3b08      	subs	r3, #8
 8001066:	089b      	lsrs	r3, r3, #2
 8001068:	3306      	adds	r3, #6
 800106a:	009b      	lsls	r3, r3, #2
 800106c:	18d3      	adds	r3, r2, r3
 800106e:	3304      	adds	r3, #4
 8001070:	681b      	ldr	r3, [r3, #0]
 8001072:	1dfa      	adds	r2, r7, #7
 8001074:	7812      	ldrb	r2, [r2, #0]
 8001076:	0011      	movs	r1, r2
 8001078:	2203      	movs	r2, #3
 800107a:	400a      	ands	r2, r1
 800107c:	00d2      	lsls	r2, r2, #3
 800107e:	21ff      	movs	r1, #255	; 0xff
 8001080:	4091      	lsls	r1, r2
 8001082:	000a      	movs	r2, r1
 8001084:	43d2      	mvns	r2, r2
 8001086:	401a      	ands	r2, r3
 8001088:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800108a:	683b      	ldr	r3, [r7, #0]
 800108c:	019b      	lsls	r3, r3, #6
 800108e:	22ff      	movs	r2, #255	; 0xff
 8001090:	401a      	ands	r2, r3
 8001092:	1dfb      	adds	r3, r7, #7
 8001094:	781b      	ldrb	r3, [r3, #0]
 8001096:	0018      	movs	r0, r3
 8001098:	2303      	movs	r3, #3
 800109a:	4003      	ands	r3, r0
 800109c:	00db      	lsls	r3, r3, #3
 800109e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80010a0:	4809      	ldr	r0, [pc, #36]	; (80010c8 <__NVIC_SetPriority+0xd8>)
 80010a2:	1dfb      	adds	r3, r7, #7
 80010a4:	781b      	ldrb	r3, [r3, #0]
 80010a6:	001c      	movs	r4, r3
 80010a8:	230f      	movs	r3, #15
 80010aa:	4023      	ands	r3, r4
 80010ac:	3b08      	subs	r3, #8
 80010ae:	089b      	lsrs	r3, r3, #2
 80010b0:	430a      	orrs	r2, r1
 80010b2:	3306      	adds	r3, #6
 80010b4:	009b      	lsls	r3, r3, #2
 80010b6:	18c3      	adds	r3, r0, r3
 80010b8:	3304      	adds	r3, #4
 80010ba:	601a      	str	r2, [r3, #0]
}
 80010bc:	46c0      	nop			; (mov r8, r8)
 80010be:	46bd      	mov	sp, r7
 80010c0:	b003      	add	sp, #12
 80010c2:	bd90      	pop	{r4, r7, pc}
 80010c4:	e000e100 	.word	0xe000e100
 80010c8:	e000ed00 	.word	0xe000ed00

080010cc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b082      	sub	sp, #8
 80010d0:	af00      	add	r7, sp, #0
 80010d2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	1e5a      	subs	r2, r3, #1
 80010d8:	2380      	movs	r3, #128	; 0x80
 80010da:	045b      	lsls	r3, r3, #17
 80010dc:	429a      	cmp	r2, r3
 80010de:	d301      	bcc.n	80010e4 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80010e0:	2301      	movs	r3, #1
 80010e2:	e010      	b.n	8001106 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80010e4:	4b0a      	ldr	r3, [pc, #40]	; (8001110 <SysTick_Config+0x44>)
 80010e6:	687a      	ldr	r2, [r7, #4]
 80010e8:	3a01      	subs	r2, #1
 80010ea:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80010ec:	2301      	movs	r3, #1
 80010ee:	425b      	negs	r3, r3
 80010f0:	2103      	movs	r1, #3
 80010f2:	0018      	movs	r0, r3
 80010f4:	f7ff ff7c 	bl	8000ff0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80010f8:	4b05      	ldr	r3, [pc, #20]	; (8001110 <SysTick_Config+0x44>)
 80010fa:	2200      	movs	r2, #0
 80010fc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80010fe:	4b04      	ldr	r3, [pc, #16]	; (8001110 <SysTick_Config+0x44>)
 8001100:	2207      	movs	r2, #7
 8001102:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001104:	2300      	movs	r3, #0
}
 8001106:	0018      	movs	r0, r3
 8001108:	46bd      	mov	sp, r7
 800110a:	b002      	add	sp, #8
 800110c:	bd80      	pop	{r7, pc}
 800110e:	46c0      	nop			; (mov r8, r8)
 8001110:	e000e010 	.word	0xe000e010

08001114 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001114:	b580      	push	{r7, lr}
 8001116:	b084      	sub	sp, #16
 8001118:	af00      	add	r7, sp, #0
 800111a:	60b9      	str	r1, [r7, #8]
 800111c:	607a      	str	r2, [r7, #4]
 800111e:	210f      	movs	r1, #15
 8001120:	187b      	adds	r3, r7, r1
 8001122:	1c02      	adds	r2, r0, #0
 8001124:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8001126:	68ba      	ldr	r2, [r7, #8]
 8001128:	187b      	adds	r3, r7, r1
 800112a:	781b      	ldrb	r3, [r3, #0]
 800112c:	b25b      	sxtb	r3, r3
 800112e:	0011      	movs	r1, r2
 8001130:	0018      	movs	r0, r3
 8001132:	f7ff ff5d 	bl	8000ff0 <__NVIC_SetPriority>
}
 8001136:	46c0      	nop			; (mov r8, r8)
 8001138:	46bd      	mov	sp, r7
 800113a:	b004      	add	sp, #16
 800113c:	bd80      	pop	{r7, pc}

0800113e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800113e:	b580      	push	{r7, lr}
 8001140:	b082      	sub	sp, #8
 8001142:	af00      	add	r7, sp, #0
 8001144:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	0018      	movs	r0, r3
 800114a:	f7ff ffbf 	bl	80010cc <SysTick_Config>
 800114e:	0003      	movs	r3, r0
}
 8001150:	0018      	movs	r0, r3
 8001152:	46bd      	mov	sp, r7
 8001154:	b002      	add	sp, #8
 8001156:	bd80      	pop	{r7, pc}

08001158 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001158:	b580      	push	{r7, lr}
 800115a:	b086      	sub	sp, #24
 800115c:	af00      	add	r7, sp, #0
 800115e:	6078      	str	r0, [r7, #4]
 8001160:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001162:	2300      	movs	r3, #0
 8001164:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001166:	e147      	b.n	80013f8 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001168:	683b      	ldr	r3, [r7, #0]
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	2101      	movs	r1, #1
 800116e:	697a      	ldr	r2, [r7, #20]
 8001170:	4091      	lsls	r1, r2
 8001172:	000a      	movs	r2, r1
 8001174:	4013      	ands	r3, r2
 8001176:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001178:	68fb      	ldr	r3, [r7, #12]
 800117a:	2b00      	cmp	r3, #0
 800117c:	d100      	bne.n	8001180 <HAL_GPIO_Init+0x28>
 800117e:	e138      	b.n	80013f2 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001180:	683b      	ldr	r3, [r7, #0]
 8001182:	685b      	ldr	r3, [r3, #4]
 8001184:	2203      	movs	r2, #3
 8001186:	4013      	ands	r3, r2
 8001188:	2b01      	cmp	r3, #1
 800118a:	d005      	beq.n	8001198 <HAL_GPIO_Init+0x40>
 800118c:	683b      	ldr	r3, [r7, #0]
 800118e:	685b      	ldr	r3, [r3, #4]
 8001190:	2203      	movs	r2, #3
 8001192:	4013      	ands	r3, r2
 8001194:	2b02      	cmp	r3, #2
 8001196:	d130      	bne.n	80011fa <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	689b      	ldr	r3, [r3, #8]
 800119c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800119e:	697b      	ldr	r3, [r7, #20]
 80011a0:	005b      	lsls	r3, r3, #1
 80011a2:	2203      	movs	r2, #3
 80011a4:	409a      	lsls	r2, r3
 80011a6:	0013      	movs	r3, r2
 80011a8:	43da      	mvns	r2, r3
 80011aa:	693b      	ldr	r3, [r7, #16]
 80011ac:	4013      	ands	r3, r2
 80011ae:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80011b0:	683b      	ldr	r3, [r7, #0]
 80011b2:	68da      	ldr	r2, [r3, #12]
 80011b4:	697b      	ldr	r3, [r7, #20]
 80011b6:	005b      	lsls	r3, r3, #1
 80011b8:	409a      	lsls	r2, r3
 80011ba:	0013      	movs	r3, r2
 80011bc:	693a      	ldr	r2, [r7, #16]
 80011be:	4313      	orrs	r3, r2
 80011c0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	693a      	ldr	r2, [r7, #16]
 80011c6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	685b      	ldr	r3, [r3, #4]
 80011cc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80011ce:	2201      	movs	r2, #1
 80011d0:	697b      	ldr	r3, [r7, #20]
 80011d2:	409a      	lsls	r2, r3
 80011d4:	0013      	movs	r3, r2
 80011d6:	43da      	mvns	r2, r3
 80011d8:	693b      	ldr	r3, [r7, #16]
 80011da:	4013      	ands	r3, r2
 80011dc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80011de:	683b      	ldr	r3, [r7, #0]
 80011e0:	685b      	ldr	r3, [r3, #4]
 80011e2:	091b      	lsrs	r3, r3, #4
 80011e4:	2201      	movs	r2, #1
 80011e6:	401a      	ands	r2, r3
 80011e8:	697b      	ldr	r3, [r7, #20]
 80011ea:	409a      	lsls	r2, r3
 80011ec:	0013      	movs	r3, r2
 80011ee:	693a      	ldr	r2, [r7, #16]
 80011f0:	4313      	orrs	r3, r2
 80011f2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	693a      	ldr	r2, [r7, #16]
 80011f8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80011fa:	683b      	ldr	r3, [r7, #0]
 80011fc:	685b      	ldr	r3, [r3, #4]
 80011fe:	2203      	movs	r2, #3
 8001200:	4013      	ands	r3, r2
 8001202:	2b03      	cmp	r3, #3
 8001204:	d017      	beq.n	8001236 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	68db      	ldr	r3, [r3, #12]
 800120a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800120c:	697b      	ldr	r3, [r7, #20]
 800120e:	005b      	lsls	r3, r3, #1
 8001210:	2203      	movs	r2, #3
 8001212:	409a      	lsls	r2, r3
 8001214:	0013      	movs	r3, r2
 8001216:	43da      	mvns	r2, r3
 8001218:	693b      	ldr	r3, [r7, #16]
 800121a:	4013      	ands	r3, r2
 800121c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800121e:	683b      	ldr	r3, [r7, #0]
 8001220:	689a      	ldr	r2, [r3, #8]
 8001222:	697b      	ldr	r3, [r7, #20]
 8001224:	005b      	lsls	r3, r3, #1
 8001226:	409a      	lsls	r2, r3
 8001228:	0013      	movs	r3, r2
 800122a:	693a      	ldr	r2, [r7, #16]
 800122c:	4313      	orrs	r3, r2
 800122e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	693a      	ldr	r2, [r7, #16]
 8001234:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001236:	683b      	ldr	r3, [r7, #0]
 8001238:	685b      	ldr	r3, [r3, #4]
 800123a:	2203      	movs	r2, #3
 800123c:	4013      	ands	r3, r2
 800123e:	2b02      	cmp	r3, #2
 8001240:	d123      	bne.n	800128a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001242:	697b      	ldr	r3, [r7, #20]
 8001244:	08da      	lsrs	r2, r3, #3
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	3208      	adds	r2, #8
 800124a:	0092      	lsls	r2, r2, #2
 800124c:	58d3      	ldr	r3, [r2, r3]
 800124e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001250:	697b      	ldr	r3, [r7, #20]
 8001252:	2207      	movs	r2, #7
 8001254:	4013      	ands	r3, r2
 8001256:	009b      	lsls	r3, r3, #2
 8001258:	220f      	movs	r2, #15
 800125a:	409a      	lsls	r2, r3
 800125c:	0013      	movs	r3, r2
 800125e:	43da      	mvns	r2, r3
 8001260:	693b      	ldr	r3, [r7, #16]
 8001262:	4013      	ands	r3, r2
 8001264:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001266:	683b      	ldr	r3, [r7, #0]
 8001268:	691a      	ldr	r2, [r3, #16]
 800126a:	697b      	ldr	r3, [r7, #20]
 800126c:	2107      	movs	r1, #7
 800126e:	400b      	ands	r3, r1
 8001270:	009b      	lsls	r3, r3, #2
 8001272:	409a      	lsls	r2, r3
 8001274:	0013      	movs	r3, r2
 8001276:	693a      	ldr	r2, [r7, #16]
 8001278:	4313      	orrs	r3, r2
 800127a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800127c:	697b      	ldr	r3, [r7, #20]
 800127e:	08da      	lsrs	r2, r3, #3
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	3208      	adds	r2, #8
 8001284:	0092      	lsls	r2, r2, #2
 8001286:	6939      	ldr	r1, [r7, #16]
 8001288:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001290:	697b      	ldr	r3, [r7, #20]
 8001292:	005b      	lsls	r3, r3, #1
 8001294:	2203      	movs	r2, #3
 8001296:	409a      	lsls	r2, r3
 8001298:	0013      	movs	r3, r2
 800129a:	43da      	mvns	r2, r3
 800129c:	693b      	ldr	r3, [r7, #16]
 800129e:	4013      	ands	r3, r2
 80012a0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80012a2:	683b      	ldr	r3, [r7, #0]
 80012a4:	685b      	ldr	r3, [r3, #4]
 80012a6:	2203      	movs	r2, #3
 80012a8:	401a      	ands	r2, r3
 80012aa:	697b      	ldr	r3, [r7, #20]
 80012ac:	005b      	lsls	r3, r3, #1
 80012ae:	409a      	lsls	r2, r3
 80012b0:	0013      	movs	r3, r2
 80012b2:	693a      	ldr	r2, [r7, #16]
 80012b4:	4313      	orrs	r3, r2
 80012b6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	693a      	ldr	r2, [r7, #16]
 80012bc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80012be:	683b      	ldr	r3, [r7, #0]
 80012c0:	685a      	ldr	r2, [r3, #4]
 80012c2:	23c0      	movs	r3, #192	; 0xc0
 80012c4:	029b      	lsls	r3, r3, #10
 80012c6:	4013      	ands	r3, r2
 80012c8:	d100      	bne.n	80012cc <HAL_GPIO_Init+0x174>
 80012ca:	e092      	b.n	80013f2 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 80012cc:	4a50      	ldr	r2, [pc, #320]	; (8001410 <HAL_GPIO_Init+0x2b8>)
 80012ce:	697b      	ldr	r3, [r7, #20]
 80012d0:	089b      	lsrs	r3, r3, #2
 80012d2:	3318      	adds	r3, #24
 80012d4:	009b      	lsls	r3, r3, #2
 80012d6:	589b      	ldr	r3, [r3, r2]
 80012d8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 80012da:	697b      	ldr	r3, [r7, #20]
 80012dc:	2203      	movs	r2, #3
 80012de:	4013      	ands	r3, r2
 80012e0:	00db      	lsls	r3, r3, #3
 80012e2:	220f      	movs	r2, #15
 80012e4:	409a      	lsls	r2, r3
 80012e6:	0013      	movs	r3, r2
 80012e8:	43da      	mvns	r2, r3
 80012ea:	693b      	ldr	r3, [r7, #16]
 80012ec:	4013      	ands	r3, r2
 80012ee:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 80012f0:	687a      	ldr	r2, [r7, #4]
 80012f2:	23a0      	movs	r3, #160	; 0xa0
 80012f4:	05db      	lsls	r3, r3, #23
 80012f6:	429a      	cmp	r2, r3
 80012f8:	d013      	beq.n	8001322 <HAL_GPIO_Init+0x1ca>
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	4a45      	ldr	r2, [pc, #276]	; (8001414 <HAL_GPIO_Init+0x2bc>)
 80012fe:	4293      	cmp	r3, r2
 8001300:	d00d      	beq.n	800131e <HAL_GPIO_Init+0x1c6>
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	4a44      	ldr	r2, [pc, #272]	; (8001418 <HAL_GPIO_Init+0x2c0>)
 8001306:	4293      	cmp	r3, r2
 8001308:	d007      	beq.n	800131a <HAL_GPIO_Init+0x1c2>
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	4a43      	ldr	r2, [pc, #268]	; (800141c <HAL_GPIO_Init+0x2c4>)
 800130e:	4293      	cmp	r3, r2
 8001310:	d101      	bne.n	8001316 <HAL_GPIO_Init+0x1be>
 8001312:	2303      	movs	r3, #3
 8001314:	e006      	b.n	8001324 <HAL_GPIO_Init+0x1cc>
 8001316:	2305      	movs	r3, #5
 8001318:	e004      	b.n	8001324 <HAL_GPIO_Init+0x1cc>
 800131a:	2302      	movs	r3, #2
 800131c:	e002      	b.n	8001324 <HAL_GPIO_Init+0x1cc>
 800131e:	2301      	movs	r3, #1
 8001320:	e000      	b.n	8001324 <HAL_GPIO_Init+0x1cc>
 8001322:	2300      	movs	r3, #0
 8001324:	697a      	ldr	r2, [r7, #20]
 8001326:	2103      	movs	r1, #3
 8001328:	400a      	ands	r2, r1
 800132a:	00d2      	lsls	r2, r2, #3
 800132c:	4093      	lsls	r3, r2
 800132e:	693a      	ldr	r2, [r7, #16]
 8001330:	4313      	orrs	r3, r2
 8001332:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8001334:	4936      	ldr	r1, [pc, #216]	; (8001410 <HAL_GPIO_Init+0x2b8>)
 8001336:	697b      	ldr	r3, [r7, #20]
 8001338:	089b      	lsrs	r3, r3, #2
 800133a:	3318      	adds	r3, #24
 800133c:	009b      	lsls	r3, r3, #2
 800133e:	693a      	ldr	r2, [r7, #16]
 8001340:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001342:	4b33      	ldr	r3, [pc, #204]	; (8001410 <HAL_GPIO_Init+0x2b8>)
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001348:	68fb      	ldr	r3, [r7, #12]
 800134a:	43da      	mvns	r2, r3
 800134c:	693b      	ldr	r3, [r7, #16]
 800134e:	4013      	ands	r3, r2
 8001350:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001352:	683b      	ldr	r3, [r7, #0]
 8001354:	685a      	ldr	r2, [r3, #4]
 8001356:	2380      	movs	r3, #128	; 0x80
 8001358:	035b      	lsls	r3, r3, #13
 800135a:	4013      	ands	r3, r2
 800135c:	d003      	beq.n	8001366 <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 800135e:	693a      	ldr	r2, [r7, #16]
 8001360:	68fb      	ldr	r3, [r7, #12]
 8001362:	4313      	orrs	r3, r2
 8001364:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001366:	4b2a      	ldr	r3, [pc, #168]	; (8001410 <HAL_GPIO_Init+0x2b8>)
 8001368:	693a      	ldr	r2, [r7, #16]
 800136a:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 800136c:	4b28      	ldr	r3, [pc, #160]	; (8001410 <HAL_GPIO_Init+0x2b8>)
 800136e:	685b      	ldr	r3, [r3, #4]
 8001370:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001372:	68fb      	ldr	r3, [r7, #12]
 8001374:	43da      	mvns	r2, r3
 8001376:	693b      	ldr	r3, [r7, #16]
 8001378:	4013      	ands	r3, r2
 800137a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800137c:	683b      	ldr	r3, [r7, #0]
 800137e:	685a      	ldr	r2, [r3, #4]
 8001380:	2380      	movs	r3, #128	; 0x80
 8001382:	039b      	lsls	r3, r3, #14
 8001384:	4013      	ands	r3, r2
 8001386:	d003      	beq.n	8001390 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8001388:	693a      	ldr	r2, [r7, #16]
 800138a:	68fb      	ldr	r3, [r7, #12]
 800138c:	4313      	orrs	r3, r2
 800138e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001390:	4b1f      	ldr	r3, [pc, #124]	; (8001410 <HAL_GPIO_Init+0x2b8>)
 8001392:	693a      	ldr	r2, [r7, #16]
 8001394:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001396:	4a1e      	ldr	r2, [pc, #120]	; (8001410 <HAL_GPIO_Init+0x2b8>)
 8001398:	2384      	movs	r3, #132	; 0x84
 800139a:	58d3      	ldr	r3, [r2, r3]
 800139c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800139e:	68fb      	ldr	r3, [r7, #12]
 80013a0:	43da      	mvns	r2, r3
 80013a2:	693b      	ldr	r3, [r7, #16]
 80013a4:	4013      	ands	r3, r2
 80013a6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80013a8:	683b      	ldr	r3, [r7, #0]
 80013aa:	685a      	ldr	r2, [r3, #4]
 80013ac:	2380      	movs	r3, #128	; 0x80
 80013ae:	029b      	lsls	r3, r3, #10
 80013b0:	4013      	ands	r3, r2
 80013b2:	d003      	beq.n	80013bc <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 80013b4:	693a      	ldr	r2, [r7, #16]
 80013b6:	68fb      	ldr	r3, [r7, #12]
 80013b8:	4313      	orrs	r3, r2
 80013ba:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80013bc:	4914      	ldr	r1, [pc, #80]	; (8001410 <HAL_GPIO_Init+0x2b8>)
 80013be:	2284      	movs	r2, #132	; 0x84
 80013c0:	693b      	ldr	r3, [r7, #16]
 80013c2:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 80013c4:	4a12      	ldr	r2, [pc, #72]	; (8001410 <HAL_GPIO_Init+0x2b8>)
 80013c6:	2380      	movs	r3, #128	; 0x80
 80013c8:	58d3      	ldr	r3, [r2, r3]
 80013ca:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80013cc:	68fb      	ldr	r3, [r7, #12]
 80013ce:	43da      	mvns	r2, r3
 80013d0:	693b      	ldr	r3, [r7, #16]
 80013d2:	4013      	ands	r3, r2
 80013d4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80013d6:	683b      	ldr	r3, [r7, #0]
 80013d8:	685a      	ldr	r2, [r3, #4]
 80013da:	2380      	movs	r3, #128	; 0x80
 80013dc:	025b      	lsls	r3, r3, #9
 80013de:	4013      	ands	r3, r2
 80013e0:	d003      	beq.n	80013ea <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 80013e2:	693a      	ldr	r2, [r7, #16]
 80013e4:	68fb      	ldr	r3, [r7, #12]
 80013e6:	4313      	orrs	r3, r2
 80013e8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80013ea:	4909      	ldr	r1, [pc, #36]	; (8001410 <HAL_GPIO_Init+0x2b8>)
 80013ec:	2280      	movs	r2, #128	; 0x80
 80013ee:	693b      	ldr	r3, [r7, #16]
 80013f0:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 80013f2:	697b      	ldr	r3, [r7, #20]
 80013f4:	3301      	adds	r3, #1
 80013f6:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80013f8:	683b      	ldr	r3, [r7, #0]
 80013fa:	681a      	ldr	r2, [r3, #0]
 80013fc:	697b      	ldr	r3, [r7, #20]
 80013fe:	40da      	lsrs	r2, r3
 8001400:	1e13      	subs	r3, r2, #0
 8001402:	d000      	beq.n	8001406 <HAL_GPIO_Init+0x2ae>
 8001404:	e6b0      	b.n	8001168 <HAL_GPIO_Init+0x10>
  }
}
 8001406:	46c0      	nop			; (mov r8, r8)
 8001408:	46c0      	nop			; (mov r8, r8)
 800140a:	46bd      	mov	sp, r7
 800140c:	b006      	add	sp, #24
 800140e:	bd80      	pop	{r7, pc}
 8001410:	40021800 	.word	0x40021800
 8001414:	50000400 	.word	0x50000400
 8001418:	50000800 	.word	0x50000800
 800141c:	50000c00 	.word	0x50000c00

08001420 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001420:	b580      	push	{r7, lr}
 8001422:	b082      	sub	sp, #8
 8001424:	af00      	add	r7, sp, #0
 8001426:	6078      	str	r0, [r7, #4]
 8001428:	0008      	movs	r0, r1
 800142a:	0011      	movs	r1, r2
 800142c:	1cbb      	adds	r3, r7, #2
 800142e:	1c02      	adds	r2, r0, #0
 8001430:	801a      	strh	r2, [r3, #0]
 8001432:	1c7b      	adds	r3, r7, #1
 8001434:	1c0a      	adds	r2, r1, #0
 8001436:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001438:	1c7b      	adds	r3, r7, #1
 800143a:	781b      	ldrb	r3, [r3, #0]
 800143c:	2b00      	cmp	r3, #0
 800143e:	d004      	beq.n	800144a <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001440:	1cbb      	adds	r3, r7, #2
 8001442:	881a      	ldrh	r2, [r3, #0]
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001448:	e003      	b.n	8001452 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800144a:	1cbb      	adds	r3, r7, #2
 800144c:	881a      	ldrh	r2, [r3, #0]
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001452:	46c0      	nop			; (mov r8, r8)
 8001454:	46bd      	mov	sp, r7
 8001456:	b002      	add	sp, #8
 8001458:	bd80      	pop	{r7, pc}
	...

0800145c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800145c:	b580      	push	{r7, lr}
 800145e:	b084      	sub	sp, #16
 8001460:	af00      	add	r7, sp, #0
 8001462:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8001464:	4b19      	ldr	r3, [pc, #100]	; (80014cc <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	4a19      	ldr	r2, [pc, #100]	; (80014d0 <HAL_PWREx_ControlVoltageScaling+0x74>)
 800146a:	4013      	ands	r3, r2
 800146c:	0019      	movs	r1, r3
 800146e:	4b17      	ldr	r3, [pc, #92]	; (80014cc <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001470:	687a      	ldr	r2, [r7, #4]
 8001472:	430a      	orrs	r2, r1
 8001474:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001476:	687a      	ldr	r2, [r7, #4]
 8001478:	2380      	movs	r3, #128	; 0x80
 800147a:	009b      	lsls	r3, r3, #2
 800147c:	429a      	cmp	r2, r3
 800147e:	d11f      	bne.n	80014c0 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8001480:	4b14      	ldr	r3, [pc, #80]	; (80014d4 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8001482:	681a      	ldr	r2, [r3, #0]
 8001484:	0013      	movs	r3, r2
 8001486:	005b      	lsls	r3, r3, #1
 8001488:	189b      	adds	r3, r3, r2
 800148a:	005b      	lsls	r3, r3, #1
 800148c:	4912      	ldr	r1, [pc, #72]	; (80014d8 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 800148e:	0018      	movs	r0, r3
 8001490:	f7fe fe38 	bl	8000104 <__udivsi3>
 8001494:	0003      	movs	r3, r0
 8001496:	3301      	adds	r3, #1
 8001498:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800149a:	e008      	b.n	80014ae <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 800149c:	68fb      	ldr	r3, [r7, #12]
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d003      	beq.n	80014aa <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 80014a2:	68fb      	ldr	r3, [r7, #12]
 80014a4:	3b01      	subs	r3, #1
 80014a6:	60fb      	str	r3, [r7, #12]
 80014a8:	e001      	b.n	80014ae <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 80014aa:	2303      	movs	r3, #3
 80014ac:	e009      	b.n	80014c2 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80014ae:	4b07      	ldr	r3, [pc, #28]	; (80014cc <HAL_PWREx_ControlVoltageScaling+0x70>)
 80014b0:	695a      	ldr	r2, [r3, #20]
 80014b2:	2380      	movs	r3, #128	; 0x80
 80014b4:	00db      	lsls	r3, r3, #3
 80014b6:	401a      	ands	r2, r3
 80014b8:	2380      	movs	r3, #128	; 0x80
 80014ba:	00db      	lsls	r3, r3, #3
 80014bc:	429a      	cmp	r2, r3
 80014be:	d0ed      	beq.n	800149c <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 80014c0:	2300      	movs	r3, #0
}
 80014c2:	0018      	movs	r0, r3
 80014c4:	46bd      	mov	sp, r7
 80014c6:	b004      	add	sp, #16
 80014c8:	bd80      	pop	{r7, pc}
 80014ca:	46c0      	nop			; (mov r8, r8)
 80014cc:	40007000 	.word	0x40007000
 80014d0:	fffff9ff 	.word	0xfffff9ff
 80014d4:	20000024 	.word	0x20000024
 80014d8:	000f4240 	.word	0x000f4240

080014dc <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 80014dc:	b580      	push	{r7, lr}
 80014de:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 80014e0:	4b03      	ldr	r3, [pc, #12]	; (80014f0 <LL_RCC_GetAPB1Prescaler+0x14>)
 80014e2:	689a      	ldr	r2, [r3, #8]
 80014e4:	23e0      	movs	r3, #224	; 0xe0
 80014e6:	01db      	lsls	r3, r3, #7
 80014e8:	4013      	ands	r3, r2
}
 80014ea:	0018      	movs	r0, r3
 80014ec:	46bd      	mov	sp, r7
 80014ee:	bd80      	pop	{r7, pc}
 80014f0:	40021000 	.word	0x40021000

080014f4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80014f4:	b580      	push	{r7, lr}
 80014f6:	b088      	sub	sp, #32
 80014f8:	af00      	add	r7, sp, #0
 80014fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d101      	bne.n	8001506 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001502:	2301      	movs	r3, #1
 8001504:	e2fe      	b.n	8001b04 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	2201      	movs	r2, #1
 800150c:	4013      	ands	r3, r2
 800150e:	d100      	bne.n	8001512 <HAL_RCC_OscConfig+0x1e>
 8001510:	e07c      	b.n	800160c <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001512:	4bc3      	ldr	r3, [pc, #780]	; (8001820 <HAL_RCC_OscConfig+0x32c>)
 8001514:	689b      	ldr	r3, [r3, #8]
 8001516:	2238      	movs	r2, #56	; 0x38
 8001518:	4013      	ands	r3, r2
 800151a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800151c:	4bc0      	ldr	r3, [pc, #768]	; (8001820 <HAL_RCC_OscConfig+0x32c>)
 800151e:	68db      	ldr	r3, [r3, #12]
 8001520:	2203      	movs	r2, #3
 8001522:	4013      	ands	r3, r2
 8001524:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8001526:	69bb      	ldr	r3, [r7, #24]
 8001528:	2b10      	cmp	r3, #16
 800152a:	d102      	bne.n	8001532 <HAL_RCC_OscConfig+0x3e>
 800152c:	697b      	ldr	r3, [r7, #20]
 800152e:	2b03      	cmp	r3, #3
 8001530:	d002      	beq.n	8001538 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8001532:	69bb      	ldr	r3, [r7, #24]
 8001534:	2b08      	cmp	r3, #8
 8001536:	d10b      	bne.n	8001550 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001538:	4bb9      	ldr	r3, [pc, #740]	; (8001820 <HAL_RCC_OscConfig+0x32c>)
 800153a:	681a      	ldr	r2, [r3, #0]
 800153c:	2380      	movs	r3, #128	; 0x80
 800153e:	029b      	lsls	r3, r3, #10
 8001540:	4013      	ands	r3, r2
 8001542:	d062      	beq.n	800160a <HAL_RCC_OscConfig+0x116>
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	685b      	ldr	r3, [r3, #4]
 8001548:	2b00      	cmp	r3, #0
 800154a:	d15e      	bne.n	800160a <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 800154c:	2301      	movs	r3, #1
 800154e:	e2d9      	b.n	8001b04 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	685a      	ldr	r2, [r3, #4]
 8001554:	2380      	movs	r3, #128	; 0x80
 8001556:	025b      	lsls	r3, r3, #9
 8001558:	429a      	cmp	r2, r3
 800155a:	d107      	bne.n	800156c <HAL_RCC_OscConfig+0x78>
 800155c:	4bb0      	ldr	r3, [pc, #704]	; (8001820 <HAL_RCC_OscConfig+0x32c>)
 800155e:	681a      	ldr	r2, [r3, #0]
 8001560:	4baf      	ldr	r3, [pc, #700]	; (8001820 <HAL_RCC_OscConfig+0x32c>)
 8001562:	2180      	movs	r1, #128	; 0x80
 8001564:	0249      	lsls	r1, r1, #9
 8001566:	430a      	orrs	r2, r1
 8001568:	601a      	str	r2, [r3, #0]
 800156a:	e020      	b.n	80015ae <HAL_RCC_OscConfig+0xba>
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	685a      	ldr	r2, [r3, #4]
 8001570:	23a0      	movs	r3, #160	; 0xa0
 8001572:	02db      	lsls	r3, r3, #11
 8001574:	429a      	cmp	r2, r3
 8001576:	d10e      	bne.n	8001596 <HAL_RCC_OscConfig+0xa2>
 8001578:	4ba9      	ldr	r3, [pc, #676]	; (8001820 <HAL_RCC_OscConfig+0x32c>)
 800157a:	681a      	ldr	r2, [r3, #0]
 800157c:	4ba8      	ldr	r3, [pc, #672]	; (8001820 <HAL_RCC_OscConfig+0x32c>)
 800157e:	2180      	movs	r1, #128	; 0x80
 8001580:	02c9      	lsls	r1, r1, #11
 8001582:	430a      	orrs	r2, r1
 8001584:	601a      	str	r2, [r3, #0]
 8001586:	4ba6      	ldr	r3, [pc, #664]	; (8001820 <HAL_RCC_OscConfig+0x32c>)
 8001588:	681a      	ldr	r2, [r3, #0]
 800158a:	4ba5      	ldr	r3, [pc, #660]	; (8001820 <HAL_RCC_OscConfig+0x32c>)
 800158c:	2180      	movs	r1, #128	; 0x80
 800158e:	0249      	lsls	r1, r1, #9
 8001590:	430a      	orrs	r2, r1
 8001592:	601a      	str	r2, [r3, #0]
 8001594:	e00b      	b.n	80015ae <HAL_RCC_OscConfig+0xba>
 8001596:	4ba2      	ldr	r3, [pc, #648]	; (8001820 <HAL_RCC_OscConfig+0x32c>)
 8001598:	681a      	ldr	r2, [r3, #0]
 800159a:	4ba1      	ldr	r3, [pc, #644]	; (8001820 <HAL_RCC_OscConfig+0x32c>)
 800159c:	49a1      	ldr	r1, [pc, #644]	; (8001824 <HAL_RCC_OscConfig+0x330>)
 800159e:	400a      	ands	r2, r1
 80015a0:	601a      	str	r2, [r3, #0]
 80015a2:	4b9f      	ldr	r3, [pc, #636]	; (8001820 <HAL_RCC_OscConfig+0x32c>)
 80015a4:	681a      	ldr	r2, [r3, #0]
 80015a6:	4b9e      	ldr	r3, [pc, #632]	; (8001820 <HAL_RCC_OscConfig+0x32c>)
 80015a8:	499f      	ldr	r1, [pc, #636]	; (8001828 <HAL_RCC_OscConfig+0x334>)
 80015aa:	400a      	ands	r2, r1
 80015ac:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	685b      	ldr	r3, [r3, #4]
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d014      	beq.n	80015e0 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015b6:	f7ff fcd7 	bl	8000f68 <HAL_GetTick>
 80015ba:	0003      	movs	r3, r0
 80015bc:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80015be:	e008      	b.n	80015d2 <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80015c0:	f7ff fcd2 	bl	8000f68 <HAL_GetTick>
 80015c4:	0002      	movs	r2, r0
 80015c6:	693b      	ldr	r3, [r7, #16]
 80015c8:	1ad3      	subs	r3, r2, r3
 80015ca:	2b64      	cmp	r3, #100	; 0x64
 80015cc:	d901      	bls.n	80015d2 <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 80015ce:	2303      	movs	r3, #3
 80015d0:	e298      	b.n	8001b04 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80015d2:	4b93      	ldr	r3, [pc, #588]	; (8001820 <HAL_RCC_OscConfig+0x32c>)
 80015d4:	681a      	ldr	r2, [r3, #0]
 80015d6:	2380      	movs	r3, #128	; 0x80
 80015d8:	029b      	lsls	r3, r3, #10
 80015da:	4013      	ands	r3, r2
 80015dc:	d0f0      	beq.n	80015c0 <HAL_RCC_OscConfig+0xcc>
 80015de:	e015      	b.n	800160c <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015e0:	f7ff fcc2 	bl	8000f68 <HAL_GetTick>
 80015e4:	0003      	movs	r3, r0
 80015e6:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80015e8:	e008      	b.n	80015fc <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80015ea:	f7ff fcbd 	bl	8000f68 <HAL_GetTick>
 80015ee:	0002      	movs	r2, r0
 80015f0:	693b      	ldr	r3, [r7, #16]
 80015f2:	1ad3      	subs	r3, r2, r3
 80015f4:	2b64      	cmp	r3, #100	; 0x64
 80015f6:	d901      	bls.n	80015fc <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 80015f8:	2303      	movs	r3, #3
 80015fa:	e283      	b.n	8001b04 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80015fc:	4b88      	ldr	r3, [pc, #544]	; (8001820 <HAL_RCC_OscConfig+0x32c>)
 80015fe:	681a      	ldr	r2, [r3, #0]
 8001600:	2380      	movs	r3, #128	; 0x80
 8001602:	029b      	lsls	r3, r3, #10
 8001604:	4013      	ands	r3, r2
 8001606:	d1f0      	bne.n	80015ea <HAL_RCC_OscConfig+0xf6>
 8001608:	e000      	b.n	800160c <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800160a:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	2202      	movs	r2, #2
 8001612:	4013      	ands	r3, r2
 8001614:	d100      	bne.n	8001618 <HAL_RCC_OscConfig+0x124>
 8001616:	e099      	b.n	800174c <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001618:	4b81      	ldr	r3, [pc, #516]	; (8001820 <HAL_RCC_OscConfig+0x32c>)
 800161a:	689b      	ldr	r3, [r3, #8]
 800161c:	2238      	movs	r2, #56	; 0x38
 800161e:	4013      	ands	r3, r2
 8001620:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001622:	4b7f      	ldr	r3, [pc, #508]	; (8001820 <HAL_RCC_OscConfig+0x32c>)
 8001624:	68db      	ldr	r3, [r3, #12]
 8001626:	2203      	movs	r2, #3
 8001628:	4013      	ands	r3, r2
 800162a:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 800162c:	69bb      	ldr	r3, [r7, #24]
 800162e:	2b10      	cmp	r3, #16
 8001630:	d102      	bne.n	8001638 <HAL_RCC_OscConfig+0x144>
 8001632:	697b      	ldr	r3, [r7, #20]
 8001634:	2b02      	cmp	r3, #2
 8001636:	d002      	beq.n	800163e <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8001638:	69bb      	ldr	r3, [r7, #24]
 800163a:	2b00      	cmp	r3, #0
 800163c:	d135      	bne.n	80016aa <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800163e:	4b78      	ldr	r3, [pc, #480]	; (8001820 <HAL_RCC_OscConfig+0x32c>)
 8001640:	681a      	ldr	r2, [r3, #0]
 8001642:	2380      	movs	r3, #128	; 0x80
 8001644:	00db      	lsls	r3, r3, #3
 8001646:	4013      	ands	r3, r2
 8001648:	d005      	beq.n	8001656 <HAL_RCC_OscConfig+0x162>
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	68db      	ldr	r3, [r3, #12]
 800164e:	2b00      	cmp	r3, #0
 8001650:	d101      	bne.n	8001656 <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 8001652:	2301      	movs	r3, #1
 8001654:	e256      	b.n	8001b04 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001656:	4b72      	ldr	r3, [pc, #456]	; (8001820 <HAL_RCC_OscConfig+0x32c>)
 8001658:	685b      	ldr	r3, [r3, #4]
 800165a:	4a74      	ldr	r2, [pc, #464]	; (800182c <HAL_RCC_OscConfig+0x338>)
 800165c:	4013      	ands	r3, r2
 800165e:	0019      	movs	r1, r3
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	695b      	ldr	r3, [r3, #20]
 8001664:	021a      	lsls	r2, r3, #8
 8001666:	4b6e      	ldr	r3, [pc, #440]	; (8001820 <HAL_RCC_OscConfig+0x32c>)
 8001668:	430a      	orrs	r2, r1
 800166a:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 800166c:	69bb      	ldr	r3, [r7, #24]
 800166e:	2b00      	cmp	r3, #0
 8001670:	d112      	bne.n	8001698 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8001672:	4b6b      	ldr	r3, [pc, #428]	; (8001820 <HAL_RCC_OscConfig+0x32c>)
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	4a6e      	ldr	r2, [pc, #440]	; (8001830 <HAL_RCC_OscConfig+0x33c>)
 8001678:	4013      	ands	r3, r2
 800167a:	0019      	movs	r1, r3
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	691a      	ldr	r2, [r3, #16]
 8001680:	4b67      	ldr	r3, [pc, #412]	; (8001820 <HAL_RCC_OscConfig+0x32c>)
 8001682:	430a      	orrs	r2, r1
 8001684:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8001686:	4b66      	ldr	r3, [pc, #408]	; (8001820 <HAL_RCC_OscConfig+0x32c>)
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	0adb      	lsrs	r3, r3, #11
 800168c:	2207      	movs	r2, #7
 800168e:	4013      	ands	r3, r2
 8001690:	4a68      	ldr	r2, [pc, #416]	; (8001834 <HAL_RCC_OscConfig+0x340>)
 8001692:	40da      	lsrs	r2, r3
 8001694:	4b68      	ldr	r3, [pc, #416]	; (8001838 <HAL_RCC_OscConfig+0x344>)
 8001696:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001698:	4b68      	ldr	r3, [pc, #416]	; (800183c <HAL_RCC_OscConfig+0x348>)
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	0018      	movs	r0, r3
 800169e:	f7ff fc07 	bl	8000eb0 <HAL_InitTick>
 80016a2:	1e03      	subs	r3, r0, #0
 80016a4:	d051      	beq.n	800174a <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 80016a6:	2301      	movs	r3, #1
 80016a8:	e22c      	b.n	8001b04 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	68db      	ldr	r3, [r3, #12]
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d030      	beq.n	8001714 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80016b2:	4b5b      	ldr	r3, [pc, #364]	; (8001820 <HAL_RCC_OscConfig+0x32c>)
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	4a5e      	ldr	r2, [pc, #376]	; (8001830 <HAL_RCC_OscConfig+0x33c>)
 80016b8:	4013      	ands	r3, r2
 80016ba:	0019      	movs	r1, r3
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	691a      	ldr	r2, [r3, #16]
 80016c0:	4b57      	ldr	r3, [pc, #348]	; (8001820 <HAL_RCC_OscConfig+0x32c>)
 80016c2:	430a      	orrs	r2, r1
 80016c4:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 80016c6:	4b56      	ldr	r3, [pc, #344]	; (8001820 <HAL_RCC_OscConfig+0x32c>)
 80016c8:	681a      	ldr	r2, [r3, #0]
 80016ca:	4b55      	ldr	r3, [pc, #340]	; (8001820 <HAL_RCC_OscConfig+0x32c>)
 80016cc:	2180      	movs	r1, #128	; 0x80
 80016ce:	0049      	lsls	r1, r1, #1
 80016d0:	430a      	orrs	r2, r1
 80016d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80016d4:	f7ff fc48 	bl	8000f68 <HAL_GetTick>
 80016d8:	0003      	movs	r3, r0
 80016da:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80016dc:	e008      	b.n	80016f0 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80016de:	f7ff fc43 	bl	8000f68 <HAL_GetTick>
 80016e2:	0002      	movs	r2, r0
 80016e4:	693b      	ldr	r3, [r7, #16]
 80016e6:	1ad3      	subs	r3, r2, r3
 80016e8:	2b02      	cmp	r3, #2
 80016ea:	d901      	bls.n	80016f0 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 80016ec:	2303      	movs	r3, #3
 80016ee:	e209      	b.n	8001b04 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80016f0:	4b4b      	ldr	r3, [pc, #300]	; (8001820 <HAL_RCC_OscConfig+0x32c>)
 80016f2:	681a      	ldr	r2, [r3, #0]
 80016f4:	2380      	movs	r3, #128	; 0x80
 80016f6:	00db      	lsls	r3, r3, #3
 80016f8:	4013      	ands	r3, r2
 80016fa:	d0f0      	beq.n	80016de <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80016fc:	4b48      	ldr	r3, [pc, #288]	; (8001820 <HAL_RCC_OscConfig+0x32c>)
 80016fe:	685b      	ldr	r3, [r3, #4]
 8001700:	4a4a      	ldr	r2, [pc, #296]	; (800182c <HAL_RCC_OscConfig+0x338>)
 8001702:	4013      	ands	r3, r2
 8001704:	0019      	movs	r1, r3
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	695b      	ldr	r3, [r3, #20]
 800170a:	021a      	lsls	r2, r3, #8
 800170c:	4b44      	ldr	r3, [pc, #272]	; (8001820 <HAL_RCC_OscConfig+0x32c>)
 800170e:	430a      	orrs	r2, r1
 8001710:	605a      	str	r2, [r3, #4]
 8001712:	e01b      	b.n	800174c <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8001714:	4b42      	ldr	r3, [pc, #264]	; (8001820 <HAL_RCC_OscConfig+0x32c>)
 8001716:	681a      	ldr	r2, [r3, #0]
 8001718:	4b41      	ldr	r3, [pc, #260]	; (8001820 <HAL_RCC_OscConfig+0x32c>)
 800171a:	4949      	ldr	r1, [pc, #292]	; (8001840 <HAL_RCC_OscConfig+0x34c>)
 800171c:	400a      	ands	r2, r1
 800171e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001720:	f7ff fc22 	bl	8000f68 <HAL_GetTick>
 8001724:	0003      	movs	r3, r0
 8001726:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001728:	e008      	b.n	800173c <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800172a:	f7ff fc1d 	bl	8000f68 <HAL_GetTick>
 800172e:	0002      	movs	r2, r0
 8001730:	693b      	ldr	r3, [r7, #16]
 8001732:	1ad3      	subs	r3, r2, r3
 8001734:	2b02      	cmp	r3, #2
 8001736:	d901      	bls.n	800173c <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8001738:	2303      	movs	r3, #3
 800173a:	e1e3      	b.n	8001b04 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800173c:	4b38      	ldr	r3, [pc, #224]	; (8001820 <HAL_RCC_OscConfig+0x32c>)
 800173e:	681a      	ldr	r2, [r3, #0]
 8001740:	2380      	movs	r3, #128	; 0x80
 8001742:	00db      	lsls	r3, r3, #3
 8001744:	4013      	ands	r3, r2
 8001746:	d1f0      	bne.n	800172a <HAL_RCC_OscConfig+0x236>
 8001748:	e000      	b.n	800174c <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800174a:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	2208      	movs	r2, #8
 8001752:	4013      	ands	r3, r2
 8001754:	d047      	beq.n	80017e6 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8001756:	4b32      	ldr	r3, [pc, #200]	; (8001820 <HAL_RCC_OscConfig+0x32c>)
 8001758:	689b      	ldr	r3, [r3, #8]
 800175a:	2238      	movs	r2, #56	; 0x38
 800175c:	4013      	ands	r3, r2
 800175e:	2b18      	cmp	r3, #24
 8001760:	d10a      	bne.n	8001778 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8001762:	4b2f      	ldr	r3, [pc, #188]	; (8001820 <HAL_RCC_OscConfig+0x32c>)
 8001764:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001766:	2202      	movs	r2, #2
 8001768:	4013      	ands	r3, r2
 800176a:	d03c      	beq.n	80017e6 <HAL_RCC_OscConfig+0x2f2>
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	699b      	ldr	r3, [r3, #24]
 8001770:	2b00      	cmp	r3, #0
 8001772:	d138      	bne.n	80017e6 <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8001774:	2301      	movs	r3, #1
 8001776:	e1c5      	b.n	8001b04 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	699b      	ldr	r3, [r3, #24]
 800177c:	2b00      	cmp	r3, #0
 800177e:	d019      	beq.n	80017b4 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8001780:	4b27      	ldr	r3, [pc, #156]	; (8001820 <HAL_RCC_OscConfig+0x32c>)
 8001782:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001784:	4b26      	ldr	r3, [pc, #152]	; (8001820 <HAL_RCC_OscConfig+0x32c>)
 8001786:	2101      	movs	r1, #1
 8001788:	430a      	orrs	r2, r1
 800178a:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800178c:	f7ff fbec 	bl	8000f68 <HAL_GetTick>
 8001790:	0003      	movs	r3, r0
 8001792:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001794:	e008      	b.n	80017a8 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001796:	f7ff fbe7 	bl	8000f68 <HAL_GetTick>
 800179a:	0002      	movs	r2, r0
 800179c:	693b      	ldr	r3, [r7, #16]
 800179e:	1ad3      	subs	r3, r2, r3
 80017a0:	2b02      	cmp	r3, #2
 80017a2:	d901      	bls.n	80017a8 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 80017a4:	2303      	movs	r3, #3
 80017a6:	e1ad      	b.n	8001b04 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80017a8:	4b1d      	ldr	r3, [pc, #116]	; (8001820 <HAL_RCC_OscConfig+0x32c>)
 80017aa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80017ac:	2202      	movs	r2, #2
 80017ae:	4013      	ands	r3, r2
 80017b0:	d0f1      	beq.n	8001796 <HAL_RCC_OscConfig+0x2a2>
 80017b2:	e018      	b.n	80017e6 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 80017b4:	4b1a      	ldr	r3, [pc, #104]	; (8001820 <HAL_RCC_OscConfig+0x32c>)
 80017b6:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80017b8:	4b19      	ldr	r3, [pc, #100]	; (8001820 <HAL_RCC_OscConfig+0x32c>)
 80017ba:	2101      	movs	r1, #1
 80017bc:	438a      	bics	r2, r1
 80017be:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80017c0:	f7ff fbd2 	bl	8000f68 <HAL_GetTick>
 80017c4:	0003      	movs	r3, r0
 80017c6:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80017c8:	e008      	b.n	80017dc <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80017ca:	f7ff fbcd 	bl	8000f68 <HAL_GetTick>
 80017ce:	0002      	movs	r2, r0
 80017d0:	693b      	ldr	r3, [r7, #16]
 80017d2:	1ad3      	subs	r3, r2, r3
 80017d4:	2b02      	cmp	r3, #2
 80017d6:	d901      	bls.n	80017dc <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 80017d8:	2303      	movs	r3, #3
 80017da:	e193      	b.n	8001b04 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80017dc:	4b10      	ldr	r3, [pc, #64]	; (8001820 <HAL_RCC_OscConfig+0x32c>)
 80017de:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80017e0:	2202      	movs	r2, #2
 80017e2:	4013      	ands	r3, r2
 80017e4:	d1f1      	bne.n	80017ca <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	2204      	movs	r2, #4
 80017ec:	4013      	ands	r3, r2
 80017ee:	d100      	bne.n	80017f2 <HAL_RCC_OscConfig+0x2fe>
 80017f0:	e0c6      	b.n	8001980 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 80017f2:	231f      	movs	r3, #31
 80017f4:	18fb      	adds	r3, r7, r3
 80017f6:	2200      	movs	r2, #0
 80017f8:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80017fa:	4b09      	ldr	r3, [pc, #36]	; (8001820 <HAL_RCC_OscConfig+0x32c>)
 80017fc:	689b      	ldr	r3, [r3, #8]
 80017fe:	2238      	movs	r2, #56	; 0x38
 8001800:	4013      	ands	r3, r2
 8001802:	2b20      	cmp	r3, #32
 8001804:	d11e      	bne.n	8001844 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8001806:	4b06      	ldr	r3, [pc, #24]	; (8001820 <HAL_RCC_OscConfig+0x32c>)
 8001808:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800180a:	2202      	movs	r2, #2
 800180c:	4013      	ands	r3, r2
 800180e:	d100      	bne.n	8001812 <HAL_RCC_OscConfig+0x31e>
 8001810:	e0b6      	b.n	8001980 <HAL_RCC_OscConfig+0x48c>
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	689b      	ldr	r3, [r3, #8]
 8001816:	2b00      	cmp	r3, #0
 8001818:	d000      	beq.n	800181c <HAL_RCC_OscConfig+0x328>
 800181a:	e0b1      	b.n	8001980 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 800181c:	2301      	movs	r3, #1
 800181e:	e171      	b.n	8001b04 <HAL_RCC_OscConfig+0x610>
 8001820:	40021000 	.word	0x40021000
 8001824:	fffeffff 	.word	0xfffeffff
 8001828:	fffbffff 	.word	0xfffbffff
 800182c:	ffff80ff 	.word	0xffff80ff
 8001830:	ffffc7ff 	.word	0xffffc7ff
 8001834:	00f42400 	.word	0x00f42400
 8001838:	20000024 	.word	0x20000024
 800183c:	20000028 	.word	0x20000028
 8001840:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001844:	4bb1      	ldr	r3, [pc, #708]	; (8001b0c <HAL_RCC_OscConfig+0x618>)
 8001846:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001848:	2380      	movs	r3, #128	; 0x80
 800184a:	055b      	lsls	r3, r3, #21
 800184c:	4013      	ands	r3, r2
 800184e:	d101      	bne.n	8001854 <HAL_RCC_OscConfig+0x360>
 8001850:	2301      	movs	r3, #1
 8001852:	e000      	b.n	8001856 <HAL_RCC_OscConfig+0x362>
 8001854:	2300      	movs	r3, #0
 8001856:	2b00      	cmp	r3, #0
 8001858:	d011      	beq.n	800187e <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 800185a:	4bac      	ldr	r3, [pc, #688]	; (8001b0c <HAL_RCC_OscConfig+0x618>)
 800185c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800185e:	4bab      	ldr	r3, [pc, #684]	; (8001b0c <HAL_RCC_OscConfig+0x618>)
 8001860:	2180      	movs	r1, #128	; 0x80
 8001862:	0549      	lsls	r1, r1, #21
 8001864:	430a      	orrs	r2, r1
 8001866:	63da      	str	r2, [r3, #60]	; 0x3c
 8001868:	4ba8      	ldr	r3, [pc, #672]	; (8001b0c <HAL_RCC_OscConfig+0x618>)
 800186a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800186c:	2380      	movs	r3, #128	; 0x80
 800186e:	055b      	lsls	r3, r3, #21
 8001870:	4013      	ands	r3, r2
 8001872:	60fb      	str	r3, [r7, #12]
 8001874:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8001876:	231f      	movs	r3, #31
 8001878:	18fb      	adds	r3, r7, r3
 800187a:	2201      	movs	r2, #1
 800187c:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800187e:	4ba4      	ldr	r3, [pc, #656]	; (8001b10 <HAL_RCC_OscConfig+0x61c>)
 8001880:	681a      	ldr	r2, [r3, #0]
 8001882:	2380      	movs	r3, #128	; 0x80
 8001884:	005b      	lsls	r3, r3, #1
 8001886:	4013      	ands	r3, r2
 8001888:	d11a      	bne.n	80018c0 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800188a:	4ba1      	ldr	r3, [pc, #644]	; (8001b10 <HAL_RCC_OscConfig+0x61c>)
 800188c:	681a      	ldr	r2, [r3, #0]
 800188e:	4ba0      	ldr	r3, [pc, #640]	; (8001b10 <HAL_RCC_OscConfig+0x61c>)
 8001890:	2180      	movs	r1, #128	; 0x80
 8001892:	0049      	lsls	r1, r1, #1
 8001894:	430a      	orrs	r2, r1
 8001896:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8001898:	f7ff fb66 	bl	8000f68 <HAL_GetTick>
 800189c:	0003      	movs	r3, r0
 800189e:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80018a0:	e008      	b.n	80018b4 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80018a2:	f7ff fb61 	bl	8000f68 <HAL_GetTick>
 80018a6:	0002      	movs	r2, r0
 80018a8:	693b      	ldr	r3, [r7, #16]
 80018aa:	1ad3      	subs	r3, r2, r3
 80018ac:	2b02      	cmp	r3, #2
 80018ae:	d901      	bls.n	80018b4 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 80018b0:	2303      	movs	r3, #3
 80018b2:	e127      	b.n	8001b04 <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80018b4:	4b96      	ldr	r3, [pc, #600]	; (8001b10 <HAL_RCC_OscConfig+0x61c>)
 80018b6:	681a      	ldr	r2, [r3, #0]
 80018b8:	2380      	movs	r3, #128	; 0x80
 80018ba:	005b      	lsls	r3, r3, #1
 80018bc:	4013      	ands	r3, r2
 80018be:	d0f0      	beq.n	80018a2 <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	689b      	ldr	r3, [r3, #8]
 80018c4:	2b01      	cmp	r3, #1
 80018c6:	d106      	bne.n	80018d6 <HAL_RCC_OscConfig+0x3e2>
 80018c8:	4b90      	ldr	r3, [pc, #576]	; (8001b0c <HAL_RCC_OscConfig+0x618>)
 80018ca:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80018cc:	4b8f      	ldr	r3, [pc, #572]	; (8001b0c <HAL_RCC_OscConfig+0x618>)
 80018ce:	2101      	movs	r1, #1
 80018d0:	430a      	orrs	r2, r1
 80018d2:	65da      	str	r2, [r3, #92]	; 0x5c
 80018d4:	e01c      	b.n	8001910 <HAL_RCC_OscConfig+0x41c>
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	689b      	ldr	r3, [r3, #8]
 80018da:	2b05      	cmp	r3, #5
 80018dc:	d10c      	bne.n	80018f8 <HAL_RCC_OscConfig+0x404>
 80018de:	4b8b      	ldr	r3, [pc, #556]	; (8001b0c <HAL_RCC_OscConfig+0x618>)
 80018e0:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80018e2:	4b8a      	ldr	r3, [pc, #552]	; (8001b0c <HAL_RCC_OscConfig+0x618>)
 80018e4:	2104      	movs	r1, #4
 80018e6:	430a      	orrs	r2, r1
 80018e8:	65da      	str	r2, [r3, #92]	; 0x5c
 80018ea:	4b88      	ldr	r3, [pc, #544]	; (8001b0c <HAL_RCC_OscConfig+0x618>)
 80018ec:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80018ee:	4b87      	ldr	r3, [pc, #540]	; (8001b0c <HAL_RCC_OscConfig+0x618>)
 80018f0:	2101      	movs	r1, #1
 80018f2:	430a      	orrs	r2, r1
 80018f4:	65da      	str	r2, [r3, #92]	; 0x5c
 80018f6:	e00b      	b.n	8001910 <HAL_RCC_OscConfig+0x41c>
 80018f8:	4b84      	ldr	r3, [pc, #528]	; (8001b0c <HAL_RCC_OscConfig+0x618>)
 80018fa:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80018fc:	4b83      	ldr	r3, [pc, #524]	; (8001b0c <HAL_RCC_OscConfig+0x618>)
 80018fe:	2101      	movs	r1, #1
 8001900:	438a      	bics	r2, r1
 8001902:	65da      	str	r2, [r3, #92]	; 0x5c
 8001904:	4b81      	ldr	r3, [pc, #516]	; (8001b0c <HAL_RCC_OscConfig+0x618>)
 8001906:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001908:	4b80      	ldr	r3, [pc, #512]	; (8001b0c <HAL_RCC_OscConfig+0x618>)
 800190a:	2104      	movs	r1, #4
 800190c:	438a      	bics	r2, r1
 800190e:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	689b      	ldr	r3, [r3, #8]
 8001914:	2b00      	cmp	r3, #0
 8001916:	d014      	beq.n	8001942 <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001918:	f7ff fb26 	bl	8000f68 <HAL_GetTick>
 800191c:	0003      	movs	r3, r0
 800191e:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001920:	e009      	b.n	8001936 <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001922:	f7ff fb21 	bl	8000f68 <HAL_GetTick>
 8001926:	0002      	movs	r2, r0
 8001928:	693b      	ldr	r3, [r7, #16]
 800192a:	1ad3      	subs	r3, r2, r3
 800192c:	4a79      	ldr	r2, [pc, #484]	; (8001b14 <HAL_RCC_OscConfig+0x620>)
 800192e:	4293      	cmp	r3, r2
 8001930:	d901      	bls.n	8001936 <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8001932:	2303      	movs	r3, #3
 8001934:	e0e6      	b.n	8001b04 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001936:	4b75      	ldr	r3, [pc, #468]	; (8001b0c <HAL_RCC_OscConfig+0x618>)
 8001938:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800193a:	2202      	movs	r2, #2
 800193c:	4013      	ands	r3, r2
 800193e:	d0f0      	beq.n	8001922 <HAL_RCC_OscConfig+0x42e>
 8001940:	e013      	b.n	800196a <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001942:	f7ff fb11 	bl	8000f68 <HAL_GetTick>
 8001946:	0003      	movs	r3, r0
 8001948:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800194a:	e009      	b.n	8001960 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800194c:	f7ff fb0c 	bl	8000f68 <HAL_GetTick>
 8001950:	0002      	movs	r2, r0
 8001952:	693b      	ldr	r3, [r7, #16]
 8001954:	1ad3      	subs	r3, r2, r3
 8001956:	4a6f      	ldr	r2, [pc, #444]	; (8001b14 <HAL_RCC_OscConfig+0x620>)
 8001958:	4293      	cmp	r3, r2
 800195a:	d901      	bls.n	8001960 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 800195c:	2303      	movs	r3, #3
 800195e:	e0d1      	b.n	8001b04 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001960:	4b6a      	ldr	r3, [pc, #424]	; (8001b0c <HAL_RCC_OscConfig+0x618>)
 8001962:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001964:	2202      	movs	r2, #2
 8001966:	4013      	ands	r3, r2
 8001968:	d1f0      	bne.n	800194c <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 800196a:	231f      	movs	r3, #31
 800196c:	18fb      	adds	r3, r7, r3
 800196e:	781b      	ldrb	r3, [r3, #0]
 8001970:	2b01      	cmp	r3, #1
 8001972:	d105      	bne.n	8001980 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8001974:	4b65      	ldr	r3, [pc, #404]	; (8001b0c <HAL_RCC_OscConfig+0x618>)
 8001976:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001978:	4b64      	ldr	r3, [pc, #400]	; (8001b0c <HAL_RCC_OscConfig+0x618>)
 800197a:	4967      	ldr	r1, [pc, #412]	; (8001b18 <HAL_RCC_OscConfig+0x624>)
 800197c:	400a      	ands	r2, r1
 800197e:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	69db      	ldr	r3, [r3, #28]
 8001984:	2b00      	cmp	r3, #0
 8001986:	d100      	bne.n	800198a <HAL_RCC_OscConfig+0x496>
 8001988:	e0bb      	b.n	8001b02 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800198a:	4b60      	ldr	r3, [pc, #384]	; (8001b0c <HAL_RCC_OscConfig+0x618>)
 800198c:	689b      	ldr	r3, [r3, #8]
 800198e:	2238      	movs	r2, #56	; 0x38
 8001990:	4013      	ands	r3, r2
 8001992:	2b10      	cmp	r3, #16
 8001994:	d100      	bne.n	8001998 <HAL_RCC_OscConfig+0x4a4>
 8001996:	e07b      	b.n	8001a90 <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	69db      	ldr	r3, [r3, #28]
 800199c:	2b02      	cmp	r3, #2
 800199e:	d156      	bne.n	8001a4e <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80019a0:	4b5a      	ldr	r3, [pc, #360]	; (8001b0c <HAL_RCC_OscConfig+0x618>)
 80019a2:	681a      	ldr	r2, [r3, #0]
 80019a4:	4b59      	ldr	r3, [pc, #356]	; (8001b0c <HAL_RCC_OscConfig+0x618>)
 80019a6:	495d      	ldr	r1, [pc, #372]	; (8001b1c <HAL_RCC_OscConfig+0x628>)
 80019a8:	400a      	ands	r2, r1
 80019aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019ac:	f7ff fadc 	bl	8000f68 <HAL_GetTick>
 80019b0:	0003      	movs	r3, r0
 80019b2:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80019b4:	e008      	b.n	80019c8 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80019b6:	f7ff fad7 	bl	8000f68 <HAL_GetTick>
 80019ba:	0002      	movs	r2, r0
 80019bc:	693b      	ldr	r3, [r7, #16]
 80019be:	1ad3      	subs	r3, r2, r3
 80019c0:	2b02      	cmp	r3, #2
 80019c2:	d901      	bls.n	80019c8 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 80019c4:	2303      	movs	r3, #3
 80019c6:	e09d      	b.n	8001b04 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80019c8:	4b50      	ldr	r3, [pc, #320]	; (8001b0c <HAL_RCC_OscConfig+0x618>)
 80019ca:	681a      	ldr	r2, [r3, #0]
 80019cc:	2380      	movs	r3, #128	; 0x80
 80019ce:	049b      	lsls	r3, r3, #18
 80019d0:	4013      	ands	r3, r2
 80019d2:	d1f0      	bne.n	80019b6 <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80019d4:	4b4d      	ldr	r3, [pc, #308]	; (8001b0c <HAL_RCC_OscConfig+0x618>)
 80019d6:	68db      	ldr	r3, [r3, #12]
 80019d8:	4a51      	ldr	r2, [pc, #324]	; (8001b20 <HAL_RCC_OscConfig+0x62c>)
 80019da:	4013      	ands	r3, r2
 80019dc:	0019      	movs	r1, r3
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	6a1a      	ldr	r2, [r3, #32]
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019e6:	431a      	orrs	r2, r3
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019ec:	021b      	lsls	r3, r3, #8
 80019ee:	431a      	orrs	r2, r3
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80019f4:	431a      	orrs	r2, r3
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019fa:	431a      	orrs	r2, r3
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001a00:	431a      	orrs	r2, r3
 8001a02:	4b42      	ldr	r3, [pc, #264]	; (8001b0c <HAL_RCC_OscConfig+0x618>)
 8001a04:	430a      	orrs	r2, r1
 8001a06:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLQ,
#endif /* RCC_PLLQ_SUPPORT */
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001a08:	4b40      	ldr	r3, [pc, #256]	; (8001b0c <HAL_RCC_OscConfig+0x618>)
 8001a0a:	681a      	ldr	r2, [r3, #0]
 8001a0c:	4b3f      	ldr	r3, [pc, #252]	; (8001b0c <HAL_RCC_OscConfig+0x618>)
 8001a0e:	2180      	movs	r1, #128	; 0x80
 8001a10:	0449      	lsls	r1, r1, #17
 8001a12:	430a      	orrs	r2, r1
 8001a14:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8001a16:	4b3d      	ldr	r3, [pc, #244]	; (8001b0c <HAL_RCC_OscConfig+0x618>)
 8001a18:	68da      	ldr	r2, [r3, #12]
 8001a1a:	4b3c      	ldr	r3, [pc, #240]	; (8001b0c <HAL_RCC_OscConfig+0x618>)
 8001a1c:	2180      	movs	r1, #128	; 0x80
 8001a1e:	0549      	lsls	r1, r1, #21
 8001a20:	430a      	orrs	r2, r1
 8001a22:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a24:	f7ff faa0 	bl	8000f68 <HAL_GetTick>
 8001a28:	0003      	movs	r3, r0
 8001a2a:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001a2c:	e008      	b.n	8001a40 <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a2e:	f7ff fa9b 	bl	8000f68 <HAL_GetTick>
 8001a32:	0002      	movs	r2, r0
 8001a34:	693b      	ldr	r3, [r7, #16]
 8001a36:	1ad3      	subs	r3, r2, r3
 8001a38:	2b02      	cmp	r3, #2
 8001a3a:	d901      	bls.n	8001a40 <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 8001a3c:	2303      	movs	r3, #3
 8001a3e:	e061      	b.n	8001b04 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001a40:	4b32      	ldr	r3, [pc, #200]	; (8001b0c <HAL_RCC_OscConfig+0x618>)
 8001a42:	681a      	ldr	r2, [r3, #0]
 8001a44:	2380      	movs	r3, #128	; 0x80
 8001a46:	049b      	lsls	r3, r3, #18
 8001a48:	4013      	ands	r3, r2
 8001a4a:	d0f0      	beq.n	8001a2e <HAL_RCC_OscConfig+0x53a>
 8001a4c:	e059      	b.n	8001b02 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a4e:	4b2f      	ldr	r3, [pc, #188]	; (8001b0c <HAL_RCC_OscConfig+0x618>)
 8001a50:	681a      	ldr	r2, [r3, #0]
 8001a52:	4b2e      	ldr	r3, [pc, #184]	; (8001b0c <HAL_RCC_OscConfig+0x618>)
 8001a54:	4931      	ldr	r1, [pc, #196]	; (8001b1c <HAL_RCC_OscConfig+0x628>)
 8001a56:	400a      	ands	r2, r1
 8001a58:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a5a:	f7ff fa85 	bl	8000f68 <HAL_GetTick>
 8001a5e:	0003      	movs	r3, r0
 8001a60:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001a62:	e008      	b.n	8001a76 <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a64:	f7ff fa80 	bl	8000f68 <HAL_GetTick>
 8001a68:	0002      	movs	r2, r0
 8001a6a:	693b      	ldr	r3, [r7, #16]
 8001a6c:	1ad3      	subs	r3, r2, r3
 8001a6e:	2b02      	cmp	r3, #2
 8001a70:	d901      	bls.n	8001a76 <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 8001a72:	2303      	movs	r3, #3
 8001a74:	e046      	b.n	8001b04 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001a76:	4b25      	ldr	r3, [pc, #148]	; (8001b0c <HAL_RCC_OscConfig+0x618>)
 8001a78:	681a      	ldr	r2, [r3, #0]
 8001a7a:	2380      	movs	r3, #128	; 0x80
 8001a7c:	049b      	lsls	r3, r3, #18
 8001a7e:	4013      	ands	r3, r2
 8001a80:	d1f0      	bne.n	8001a64 <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8001a82:	4b22      	ldr	r3, [pc, #136]	; (8001b0c <HAL_RCC_OscConfig+0x618>)
 8001a84:	68da      	ldr	r2, [r3, #12]
 8001a86:	4b21      	ldr	r3, [pc, #132]	; (8001b0c <HAL_RCC_OscConfig+0x618>)
 8001a88:	4926      	ldr	r1, [pc, #152]	; (8001b24 <HAL_RCC_OscConfig+0x630>)
 8001a8a:	400a      	ands	r2, r1
 8001a8c:	60da      	str	r2, [r3, #12]
 8001a8e:	e038      	b.n	8001b02 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	69db      	ldr	r3, [r3, #28]
 8001a94:	2b01      	cmp	r3, #1
 8001a96:	d101      	bne.n	8001a9c <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8001a98:	2301      	movs	r3, #1
 8001a9a:	e033      	b.n	8001b04 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8001a9c:	4b1b      	ldr	r3, [pc, #108]	; (8001b0c <HAL_RCC_OscConfig+0x618>)
 8001a9e:	68db      	ldr	r3, [r3, #12]
 8001aa0:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001aa2:	697b      	ldr	r3, [r7, #20]
 8001aa4:	2203      	movs	r2, #3
 8001aa6:	401a      	ands	r2, r3
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	6a1b      	ldr	r3, [r3, #32]
 8001aac:	429a      	cmp	r2, r3
 8001aae:	d126      	bne.n	8001afe <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001ab0:	697b      	ldr	r3, [r7, #20]
 8001ab2:	2270      	movs	r2, #112	; 0x70
 8001ab4:	401a      	ands	r2, r3
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001aba:	429a      	cmp	r2, r3
 8001abc:	d11f      	bne.n	8001afe <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001abe:	697a      	ldr	r2, [r7, #20]
 8001ac0:	23fe      	movs	r3, #254	; 0xfe
 8001ac2:	01db      	lsls	r3, r3, #7
 8001ac4:	401a      	ands	r2, r3
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001aca:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001acc:	429a      	cmp	r2, r3
 8001ace:	d116      	bne.n	8001afe <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001ad0:	697a      	ldr	r2, [r7, #20]
 8001ad2:	23f8      	movs	r3, #248	; 0xf8
 8001ad4:	039b      	lsls	r3, r3, #14
 8001ad6:	401a      	ands	r2, r3
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001adc:	429a      	cmp	r2, r3
 8001ade:	d10e      	bne.n	8001afe <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8001ae0:	697a      	ldr	r2, [r7, #20]
 8001ae2:	23e0      	movs	r3, #224	; 0xe0
 8001ae4:	051b      	lsls	r3, r3, #20
 8001ae6:	401a      	ands	r2, r3
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001aec:	429a      	cmp	r2, r3
 8001aee:	d106      	bne.n	8001afe <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8001af0:	697b      	ldr	r3, [r7, #20]
 8001af2:	0f5b      	lsrs	r3, r3, #29
 8001af4:	075a      	lsls	r2, r3, #29
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8001afa:	429a      	cmp	r2, r3
 8001afc:	d001      	beq.n	8001b02 <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 8001afe:	2301      	movs	r3, #1
 8001b00:	e000      	b.n	8001b04 <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 8001b02:	2300      	movs	r3, #0
}
 8001b04:	0018      	movs	r0, r3
 8001b06:	46bd      	mov	sp, r7
 8001b08:	b008      	add	sp, #32
 8001b0a:	bd80      	pop	{r7, pc}
 8001b0c:	40021000 	.word	0x40021000
 8001b10:	40007000 	.word	0x40007000
 8001b14:	00001388 	.word	0x00001388
 8001b18:	efffffff 	.word	0xefffffff
 8001b1c:	feffffff 	.word	0xfeffffff
 8001b20:	11c1808c 	.word	0x11c1808c
 8001b24:	eefefffc 	.word	0xeefefffc

08001b28 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	b084      	sub	sp, #16
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	6078      	str	r0, [r7, #4]
 8001b30:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d101      	bne.n	8001b3c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001b38:	2301      	movs	r3, #1
 8001b3a:	e0e9      	b.n	8001d10 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001b3c:	4b76      	ldr	r3, [pc, #472]	; (8001d18 <HAL_RCC_ClockConfig+0x1f0>)
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	2207      	movs	r2, #7
 8001b42:	4013      	ands	r3, r2
 8001b44:	683a      	ldr	r2, [r7, #0]
 8001b46:	429a      	cmp	r2, r3
 8001b48:	d91e      	bls.n	8001b88 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b4a:	4b73      	ldr	r3, [pc, #460]	; (8001d18 <HAL_RCC_ClockConfig+0x1f0>)
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	2207      	movs	r2, #7
 8001b50:	4393      	bics	r3, r2
 8001b52:	0019      	movs	r1, r3
 8001b54:	4b70      	ldr	r3, [pc, #448]	; (8001d18 <HAL_RCC_ClockConfig+0x1f0>)
 8001b56:	683a      	ldr	r2, [r7, #0]
 8001b58:	430a      	orrs	r2, r1
 8001b5a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001b5c:	f7ff fa04 	bl	8000f68 <HAL_GetTick>
 8001b60:	0003      	movs	r3, r0
 8001b62:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001b64:	e009      	b.n	8001b7a <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001b66:	f7ff f9ff 	bl	8000f68 <HAL_GetTick>
 8001b6a:	0002      	movs	r2, r0
 8001b6c:	68fb      	ldr	r3, [r7, #12]
 8001b6e:	1ad3      	subs	r3, r2, r3
 8001b70:	4a6a      	ldr	r2, [pc, #424]	; (8001d1c <HAL_RCC_ClockConfig+0x1f4>)
 8001b72:	4293      	cmp	r3, r2
 8001b74:	d901      	bls.n	8001b7a <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8001b76:	2303      	movs	r3, #3
 8001b78:	e0ca      	b.n	8001d10 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001b7a:	4b67      	ldr	r3, [pc, #412]	; (8001d18 <HAL_RCC_ClockConfig+0x1f0>)
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	2207      	movs	r2, #7
 8001b80:	4013      	ands	r3, r2
 8001b82:	683a      	ldr	r2, [r7, #0]
 8001b84:	429a      	cmp	r2, r3
 8001b86:	d1ee      	bne.n	8001b66 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	2202      	movs	r2, #2
 8001b8e:	4013      	ands	r3, r2
 8001b90:	d015      	beq.n	8001bbe <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	2204      	movs	r2, #4
 8001b98:	4013      	ands	r3, r2
 8001b9a:	d006      	beq.n	8001baa <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001b9c:	4b60      	ldr	r3, [pc, #384]	; (8001d20 <HAL_RCC_ClockConfig+0x1f8>)
 8001b9e:	689a      	ldr	r2, [r3, #8]
 8001ba0:	4b5f      	ldr	r3, [pc, #380]	; (8001d20 <HAL_RCC_ClockConfig+0x1f8>)
 8001ba2:	21e0      	movs	r1, #224	; 0xe0
 8001ba4:	01c9      	lsls	r1, r1, #7
 8001ba6:	430a      	orrs	r2, r1
 8001ba8:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001baa:	4b5d      	ldr	r3, [pc, #372]	; (8001d20 <HAL_RCC_ClockConfig+0x1f8>)
 8001bac:	689b      	ldr	r3, [r3, #8]
 8001bae:	4a5d      	ldr	r2, [pc, #372]	; (8001d24 <HAL_RCC_ClockConfig+0x1fc>)
 8001bb0:	4013      	ands	r3, r2
 8001bb2:	0019      	movs	r1, r3
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	689a      	ldr	r2, [r3, #8]
 8001bb8:	4b59      	ldr	r3, [pc, #356]	; (8001d20 <HAL_RCC_ClockConfig+0x1f8>)
 8001bba:	430a      	orrs	r2, r1
 8001bbc:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	2201      	movs	r2, #1
 8001bc4:	4013      	ands	r3, r2
 8001bc6:	d057      	beq.n	8001c78 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	685b      	ldr	r3, [r3, #4]
 8001bcc:	2b01      	cmp	r3, #1
 8001bce:	d107      	bne.n	8001be0 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001bd0:	4b53      	ldr	r3, [pc, #332]	; (8001d20 <HAL_RCC_ClockConfig+0x1f8>)
 8001bd2:	681a      	ldr	r2, [r3, #0]
 8001bd4:	2380      	movs	r3, #128	; 0x80
 8001bd6:	029b      	lsls	r3, r3, #10
 8001bd8:	4013      	ands	r3, r2
 8001bda:	d12b      	bne.n	8001c34 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001bdc:	2301      	movs	r3, #1
 8001bde:	e097      	b.n	8001d10 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	685b      	ldr	r3, [r3, #4]
 8001be4:	2b02      	cmp	r3, #2
 8001be6:	d107      	bne.n	8001bf8 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001be8:	4b4d      	ldr	r3, [pc, #308]	; (8001d20 <HAL_RCC_ClockConfig+0x1f8>)
 8001bea:	681a      	ldr	r2, [r3, #0]
 8001bec:	2380      	movs	r3, #128	; 0x80
 8001bee:	049b      	lsls	r3, r3, #18
 8001bf0:	4013      	ands	r3, r2
 8001bf2:	d11f      	bne.n	8001c34 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001bf4:	2301      	movs	r3, #1
 8001bf6:	e08b      	b.n	8001d10 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	685b      	ldr	r3, [r3, #4]
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d107      	bne.n	8001c10 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001c00:	4b47      	ldr	r3, [pc, #284]	; (8001d20 <HAL_RCC_ClockConfig+0x1f8>)
 8001c02:	681a      	ldr	r2, [r3, #0]
 8001c04:	2380      	movs	r3, #128	; 0x80
 8001c06:	00db      	lsls	r3, r3, #3
 8001c08:	4013      	ands	r3, r2
 8001c0a:	d113      	bne.n	8001c34 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001c0c:	2301      	movs	r3, #1
 8001c0e:	e07f      	b.n	8001d10 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	685b      	ldr	r3, [r3, #4]
 8001c14:	2b03      	cmp	r3, #3
 8001c16:	d106      	bne.n	8001c26 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001c18:	4b41      	ldr	r3, [pc, #260]	; (8001d20 <HAL_RCC_ClockConfig+0x1f8>)
 8001c1a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001c1c:	2202      	movs	r2, #2
 8001c1e:	4013      	ands	r3, r2
 8001c20:	d108      	bne.n	8001c34 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001c22:	2301      	movs	r3, #1
 8001c24:	e074      	b.n	8001d10 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001c26:	4b3e      	ldr	r3, [pc, #248]	; (8001d20 <HAL_RCC_ClockConfig+0x1f8>)
 8001c28:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c2a:	2202      	movs	r2, #2
 8001c2c:	4013      	ands	r3, r2
 8001c2e:	d101      	bne.n	8001c34 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001c30:	2301      	movs	r3, #1
 8001c32:	e06d      	b.n	8001d10 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001c34:	4b3a      	ldr	r3, [pc, #232]	; (8001d20 <HAL_RCC_ClockConfig+0x1f8>)
 8001c36:	689b      	ldr	r3, [r3, #8]
 8001c38:	2207      	movs	r2, #7
 8001c3a:	4393      	bics	r3, r2
 8001c3c:	0019      	movs	r1, r3
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	685a      	ldr	r2, [r3, #4]
 8001c42:	4b37      	ldr	r3, [pc, #220]	; (8001d20 <HAL_RCC_ClockConfig+0x1f8>)
 8001c44:	430a      	orrs	r2, r1
 8001c46:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001c48:	f7ff f98e 	bl	8000f68 <HAL_GetTick>
 8001c4c:	0003      	movs	r3, r0
 8001c4e:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c50:	e009      	b.n	8001c66 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c52:	f7ff f989 	bl	8000f68 <HAL_GetTick>
 8001c56:	0002      	movs	r2, r0
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	1ad3      	subs	r3, r2, r3
 8001c5c:	4a2f      	ldr	r2, [pc, #188]	; (8001d1c <HAL_RCC_ClockConfig+0x1f4>)
 8001c5e:	4293      	cmp	r3, r2
 8001c60:	d901      	bls.n	8001c66 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8001c62:	2303      	movs	r3, #3
 8001c64:	e054      	b.n	8001d10 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c66:	4b2e      	ldr	r3, [pc, #184]	; (8001d20 <HAL_RCC_ClockConfig+0x1f8>)
 8001c68:	689b      	ldr	r3, [r3, #8]
 8001c6a:	2238      	movs	r2, #56	; 0x38
 8001c6c:	401a      	ands	r2, r3
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	685b      	ldr	r3, [r3, #4]
 8001c72:	00db      	lsls	r3, r3, #3
 8001c74:	429a      	cmp	r2, r3
 8001c76:	d1ec      	bne.n	8001c52 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001c78:	4b27      	ldr	r3, [pc, #156]	; (8001d18 <HAL_RCC_ClockConfig+0x1f0>)
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	2207      	movs	r2, #7
 8001c7e:	4013      	ands	r3, r2
 8001c80:	683a      	ldr	r2, [r7, #0]
 8001c82:	429a      	cmp	r2, r3
 8001c84:	d21e      	bcs.n	8001cc4 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c86:	4b24      	ldr	r3, [pc, #144]	; (8001d18 <HAL_RCC_ClockConfig+0x1f0>)
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	2207      	movs	r2, #7
 8001c8c:	4393      	bics	r3, r2
 8001c8e:	0019      	movs	r1, r3
 8001c90:	4b21      	ldr	r3, [pc, #132]	; (8001d18 <HAL_RCC_ClockConfig+0x1f0>)
 8001c92:	683a      	ldr	r2, [r7, #0]
 8001c94:	430a      	orrs	r2, r1
 8001c96:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001c98:	f7ff f966 	bl	8000f68 <HAL_GetTick>
 8001c9c:	0003      	movs	r3, r0
 8001c9e:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001ca0:	e009      	b.n	8001cb6 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ca2:	f7ff f961 	bl	8000f68 <HAL_GetTick>
 8001ca6:	0002      	movs	r2, r0
 8001ca8:	68fb      	ldr	r3, [r7, #12]
 8001caa:	1ad3      	subs	r3, r2, r3
 8001cac:	4a1b      	ldr	r2, [pc, #108]	; (8001d1c <HAL_RCC_ClockConfig+0x1f4>)
 8001cae:	4293      	cmp	r3, r2
 8001cb0:	d901      	bls.n	8001cb6 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8001cb2:	2303      	movs	r3, #3
 8001cb4:	e02c      	b.n	8001d10 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001cb6:	4b18      	ldr	r3, [pc, #96]	; (8001d18 <HAL_RCC_ClockConfig+0x1f0>)
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	2207      	movs	r2, #7
 8001cbc:	4013      	ands	r3, r2
 8001cbe:	683a      	ldr	r2, [r7, #0]
 8001cc0:	429a      	cmp	r2, r3
 8001cc2:	d1ee      	bne.n	8001ca2 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	2204      	movs	r2, #4
 8001cca:	4013      	ands	r3, r2
 8001ccc:	d009      	beq.n	8001ce2 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001cce:	4b14      	ldr	r3, [pc, #80]	; (8001d20 <HAL_RCC_ClockConfig+0x1f8>)
 8001cd0:	689b      	ldr	r3, [r3, #8]
 8001cd2:	4a15      	ldr	r2, [pc, #84]	; (8001d28 <HAL_RCC_ClockConfig+0x200>)
 8001cd4:	4013      	ands	r3, r2
 8001cd6:	0019      	movs	r1, r3
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	68da      	ldr	r2, [r3, #12]
 8001cdc:	4b10      	ldr	r3, [pc, #64]	; (8001d20 <HAL_RCC_ClockConfig+0x1f8>)
 8001cde:	430a      	orrs	r2, r1
 8001ce0:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8001ce2:	f000 f829 	bl	8001d38 <HAL_RCC_GetSysClockFreq>
 8001ce6:	0001      	movs	r1, r0
 8001ce8:	4b0d      	ldr	r3, [pc, #52]	; (8001d20 <HAL_RCC_ClockConfig+0x1f8>)
 8001cea:	689b      	ldr	r3, [r3, #8]
 8001cec:	0a1b      	lsrs	r3, r3, #8
 8001cee:	220f      	movs	r2, #15
 8001cf0:	401a      	ands	r2, r3
 8001cf2:	4b0e      	ldr	r3, [pc, #56]	; (8001d2c <HAL_RCC_ClockConfig+0x204>)
 8001cf4:	0092      	lsls	r2, r2, #2
 8001cf6:	58d3      	ldr	r3, [r2, r3]
 8001cf8:	221f      	movs	r2, #31
 8001cfa:	4013      	ands	r3, r2
 8001cfc:	000a      	movs	r2, r1
 8001cfe:	40da      	lsrs	r2, r3
 8001d00:	4b0b      	ldr	r3, [pc, #44]	; (8001d30 <HAL_RCC_ClockConfig+0x208>)
 8001d02:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8001d04:	4b0b      	ldr	r3, [pc, #44]	; (8001d34 <HAL_RCC_ClockConfig+0x20c>)
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	0018      	movs	r0, r3
 8001d0a:	f7ff f8d1 	bl	8000eb0 <HAL_InitTick>
 8001d0e:	0003      	movs	r3, r0
}
 8001d10:	0018      	movs	r0, r3
 8001d12:	46bd      	mov	sp, r7
 8001d14:	b004      	add	sp, #16
 8001d16:	bd80      	pop	{r7, pc}
 8001d18:	40022000 	.word	0x40022000
 8001d1c:	00001388 	.word	0x00001388
 8001d20:	40021000 	.word	0x40021000
 8001d24:	fffff0ff 	.word	0xfffff0ff
 8001d28:	ffff8fff 	.word	0xffff8fff
 8001d2c:	080031c8 	.word	0x080031c8
 8001d30:	20000024 	.word	0x20000024
 8001d34:	20000028 	.word	0x20000028

08001d38 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	b086      	sub	sp, #24
 8001d3c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001d3e:	4b3c      	ldr	r3, [pc, #240]	; (8001e30 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001d40:	689b      	ldr	r3, [r3, #8]
 8001d42:	2238      	movs	r2, #56	; 0x38
 8001d44:	4013      	ands	r3, r2
 8001d46:	d10f      	bne.n	8001d68 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8001d48:	4b39      	ldr	r3, [pc, #228]	; (8001e30 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	0adb      	lsrs	r3, r3, #11
 8001d4e:	2207      	movs	r2, #7
 8001d50:	4013      	ands	r3, r2
 8001d52:	2201      	movs	r2, #1
 8001d54:	409a      	lsls	r2, r3
 8001d56:	0013      	movs	r3, r2
 8001d58:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8001d5a:	6839      	ldr	r1, [r7, #0]
 8001d5c:	4835      	ldr	r0, [pc, #212]	; (8001e34 <HAL_RCC_GetSysClockFreq+0xfc>)
 8001d5e:	f7fe f9d1 	bl	8000104 <__udivsi3>
 8001d62:	0003      	movs	r3, r0
 8001d64:	613b      	str	r3, [r7, #16]
 8001d66:	e05d      	b.n	8001e24 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001d68:	4b31      	ldr	r3, [pc, #196]	; (8001e30 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001d6a:	689b      	ldr	r3, [r3, #8]
 8001d6c:	2238      	movs	r2, #56	; 0x38
 8001d6e:	4013      	ands	r3, r2
 8001d70:	2b08      	cmp	r3, #8
 8001d72:	d102      	bne.n	8001d7a <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001d74:	4b30      	ldr	r3, [pc, #192]	; (8001e38 <HAL_RCC_GetSysClockFreq+0x100>)
 8001d76:	613b      	str	r3, [r7, #16]
 8001d78:	e054      	b.n	8001e24 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001d7a:	4b2d      	ldr	r3, [pc, #180]	; (8001e30 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001d7c:	689b      	ldr	r3, [r3, #8]
 8001d7e:	2238      	movs	r2, #56	; 0x38
 8001d80:	4013      	ands	r3, r2
 8001d82:	2b10      	cmp	r3, #16
 8001d84:	d138      	bne.n	8001df8 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8001d86:	4b2a      	ldr	r3, [pc, #168]	; (8001e30 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001d88:	68db      	ldr	r3, [r3, #12]
 8001d8a:	2203      	movs	r2, #3
 8001d8c:	4013      	ands	r3, r2
 8001d8e:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001d90:	4b27      	ldr	r3, [pc, #156]	; (8001e30 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001d92:	68db      	ldr	r3, [r3, #12]
 8001d94:	091b      	lsrs	r3, r3, #4
 8001d96:	2207      	movs	r2, #7
 8001d98:	4013      	ands	r3, r2
 8001d9a:	3301      	adds	r3, #1
 8001d9c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001d9e:	68fb      	ldr	r3, [r7, #12]
 8001da0:	2b03      	cmp	r3, #3
 8001da2:	d10d      	bne.n	8001dc0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001da4:	68b9      	ldr	r1, [r7, #8]
 8001da6:	4824      	ldr	r0, [pc, #144]	; (8001e38 <HAL_RCC_GetSysClockFreq+0x100>)
 8001da8:	f7fe f9ac 	bl	8000104 <__udivsi3>
 8001dac:	0003      	movs	r3, r0
 8001dae:	0019      	movs	r1, r3
 8001db0:	4b1f      	ldr	r3, [pc, #124]	; (8001e30 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001db2:	68db      	ldr	r3, [r3, #12]
 8001db4:	0a1b      	lsrs	r3, r3, #8
 8001db6:	227f      	movs	r2, #127	; 0x7f
 8001db8:	4013      	ands	r3, r2
 8001dba:	434b      	muls	r3, r1
 8001dbc:	617b      	str	r3, [r7, #20]
        break;
 8001dbe:	e00d      	b.n	8001ddc <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8001dc0:	68b9      	ldr	r1, [r7, #8]
 8001dc2:	481c      	ldr	r0, [pc, #112]	; (8001e34 <HAL_RCC_GetSysClockFreq+0xfc>)
 8001dc4:	f7fe f99e 	bl	8000104 <__udivsi3>
 8001dc8:	0003      	movs	r3, r0
 8001dca:	0019      	movs	r1, r3
 8001dcc:	4b18      	ldr	r3, [pc, #96]	; (8001e30 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001dce:	68db      	ldr	r3, [r3, #12]
 8001dd0:	0a1b      	lsrs	r3, r3, #8
 8001dd2:	227f      	movs	r2, #127	; 0x7f
 8001dd4:	4013      	ands	r3, r2
 8001dd6:	434b      	muls	r3, r1
 8001dd8:	617b      	str	r3, [r7, #20]
        break;
 8001dda:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8001ddc:	4b14      	ldr	r3, [pc, #80]	; (8001e30 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001dde:	68db      	ldr	r3, [r3, #12]
 8001de0:	0f5b      	lsrs	r3, r3, #29
 8001de2:	2207      	movs	r2, #7
 8001de4:	4013      	ands	r3, r2
 8001de6:	3301      	adds	r3, #1
 8001de8:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8001dea:	6879      	ldr	r1, [r7, #4]
 8001dec:	6978      	ldr	r0, [r7, #20]
 8001dee:	f7fe f989 	bl	8000104 <__udivsi3>
 8001df2:	0003      	movs	r3, r0
 8001df4:	613b      	str	r3, [r7, #16]
 8001df6:	e015      	b.n	8001e24 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8001df8:	4b0d      	ldr	r3, [pc, #52]	; (8001e30 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001dfa:	689b      	ldr	r3, [r3, #8]
 8001dfc:	2238      	movs	r2, #56	; 0x38
 8001dfe:	4013      	ands	r3, r2
 8001e00:	2b20      	cmp	r3, #32
 8001e02:	d103      	bne.n	8001e0c <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8001e04:	2380      	movs	r3, #128	; 0x80
 8001e06:	021b      	lsls	r3, r3, #8
 8001e08:	613b      	str	r3, [r7, #16]
 8001e0a:	e00b      	b.n	8001e24 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8001e0c:	4b08      	ldr	r3, [pc, #32]	; (8001e30 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001e0e:	689b      	ldr	r3, [r3, #8]
 8001e10:	2238      	movs	r2, #56	; 0x38
 8001e12:	4013      	ands	r3, r2
 8001e14:	2b18      	cmp	r3, #24
 8001e16:	d103      	bne.n	8001e20 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8001e18:	23fa      	movs	r3, #250	; 0xfa
 8001e1a:	01db      	lsls	r3, r3, #7
 8001e1c:	613b      	str	r3, [r7, #16]
 8001e1e:	e001      	b.n	8001e24 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8001e20:	2300      	movs	r3, #0
 8001e22:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8001e24:	693b      	ldr	r3, [r7, #16]
}
 8001e26:	0018      	movs	r0, r3
 8001e28:	46bd      	mov	sp, r7
 8001e2a:	b006      	add	sp, #24
 8001e2c:	bd80      	pop	{r7, pc}
 8001e2e:	46c0      	nop			; (mov r8, r8)
 8001e30:	40021000 	.word	0x40021000
 8001e34:	00f42400 	.word	0x00f42400
 8001e38:	007a1200 	.word	0x007a1200

08001e3c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001e3c:	b580      	push	{r7, lr}
 8001e3e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001e40:	4b02      	ldr	r3, [pc, #8]	; (8001e4c <HAL_RCC_GetHCLKFreq+0x10>)
 8001e42:	681b      	ldr	r3, [r3, #0]
}
 8001e44:	0018      	movs	r0, r3
 8001e46:	46bd      	mov	sp, r7
 8001e48:	bd80      	pop	{r7, pc}
 8001e4a:	46c0      	nop			; (mov r8, r8)
 8001e4c:	20000024 	.word	0x20000024

08001e50 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001e50:	b5b0      	push	{r4, r5, r7, lr}
 8001e52:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8001e54:	f7ff fff2 	bl	8001e3c <HAL_RCC_GetHCLKFreq>
 8001e58:	0004      	movs	r4, r0
 8001e5a:	f7ff fb3f 	bl	80014dc <LL_RCC_GetAPB1Prescaler>
 8001e5e:	0003      	movs	r3, r0
 8001e60:	0b1a      	lsrs	r2, r3, #12
 8001e62:	4b05      	ldr	r3, [pc, #20]	; (8001e78 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001e64:	0092      	lsls	r2, r2, #2
 8001e66:	58d3      	ldr	r3, [r2, r3]
 8001e68:	221f      	movs	r2, #31
 8001e6a:	4013      	ands	r3, r2
 8001e6c:	40dc      	lsrs	r4, r3
 8001e6e:	0023      	movs	r3, r4
}
 8001e70:	0018      	movs	r0, r3
 8001e72:	46bd      	mov	sp, r7
 8001e74:	bdb0      	pop	{r4, r5, r7, pc}
 8001e76:	46c0      	nop			; (mov r8, r8)
 8001e78:	08003208 	.word	0x08003208

08001e7c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	b086      	sub	sp, #24
 8001e80:	af00      	add	r7, sp, #0
 8001e82:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8001e84:	2313      	movs	r3, #19
 8001e86:	18fb      	adds	r3, r7, r3
 8001e88:	2200      	movs	r2, #0
 8001e8a:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8001e8c:	2312      	movs	r3, #18
 8001e8e:	18fb      	adds	r3, r7, r3
 8001e90:	2200      	movs	r2, #0
 8001e92:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681a      	ldr	r2, [r3, #0]
 8001e98:	2380      	movs	r3, #128	; 0x80
 8001e9a:	029b      	lsls	r3, r3, #10
 8001e9c:	4013      	ands	r3, r2
 8001e9e:	d100      	bne.n	8001ea2 <HAL_RCCEx_PeriphCLKConfig+0x26>
 8001ea0:	e0a3      	b.n	8001fea <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001ea2:	2011      	movs	r0, #17
 8001ea4:	183b      	adds	r3, r7, r0
 8001ea6:	2200      	movs	r2, #0
 8001ea8:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001eaa:	4bc3      	ldr	r3, [pc, #780]	; (80021b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001eac:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001eae:	2380      	movs	r3, #128	; 0x80
 8001eb0:	055b      	lsls	r3, r3, #21
 8001eb2:	4013      	ands	r3, r2
 8001eb4:	d110      	bne.n	8001ed8 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001eb6:	4bc0      	ldr	r3, [pc, #768]	; (80021b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001eb8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001eba:	4bbf      	ldr	r3, [pc, #764]	; (80021b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001ebc:	2180      	movs	r1, #128	; 0x80
 8001ebe:	0549      	lsls	r1, r1, #21
 8001ec0:	430a      	orrs	r2, r1
 8001ec2:	63da      	str	r2, [r3, #60]	; 0x3c
 8001ec4:	4bbc      	ldr	r3, [pc, #752]	; (80021b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001ec6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001ec8:	2380      	movs	r3, #128	; 0x80
 8001eca:	055b      	lsls	r3, r3, #21
 8001ecc:	4013      	ands	r3, r2
 8001ece:	60bb      	str	r3, [r7, #8]
 8001ed0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001ed2:	183b      	adds	r3, r7, r0
 8001ed4:	2201      	movs	r2, #1
 8001ed6:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001ed8:	4bb8      	ldr	r3, [pc, #736]	; (80021bc <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8001eda:	681a      	ldr	r2, [r3, #0]
 8001edc:	4bb7      	ldr	r3, [pc, #732]	; (80021bc <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8001ede:	2180      	movs	r1, #128	; 0x80
 8001ee0:	0049      	lsls	r1, r1, #1
 8001ee2:	430a      	orrs	r2, r1
 8001ee4:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001ee6:	f7ff f83f 	bl	8000f68 <HAL_GetTick>
 8001eea:	0003      	movs	r3, r0
 8001eec:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001eee:	e00b      	b.n	8001f08 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001ef0:	f7ff f83a 	bl	8000f68 <HAL_GetTick>
 8001ef4:	0002      	movs	r2, r0
 8001ef6:	68fb      	ldr	r3, [r7, #12]
 8001ef8:	1ad3      	subs	r3, r2, r3
 8001efa:	2b02      	cmp	r3, #2
 8001efc:	d904      	bls.n	8001f08 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8001efe:	2313      	movs	r3, #19
 8001f00:	18fb      	adds	r3, r7, r3
 8001f02:	2203      	movs	r2, #3
 8001f04:	701a      	strb	r2, [r3, #0]
        break;
 8001f06:	e005      	b.n	8001f14 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001f08:	4bac      	ldr	r3, [pc, #688]	; (80021bc <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8001f0a:	681a      	ldr	r2, [r3, #0]
 8001f0c:	2380      	movs	r3, #128	; 0x80
 8001f0e:	005b      	lsls	r3, r3, #1
 8001f10:	4013      	ands	r3, r2
 8001f12:	d0ed      	beq.n	8001ef0 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8001f14:	2313      	movs	r3, #19
 8001f16:	18fb      	adds	r3, r7, r3
 8001f18:	781b      	ldrb	r3, [r3, #0]
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d154      	bne.n	8001fc8 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8001f1e:	4ba6      	ldr	r3, [pc, #664]	; (80021b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001f20:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001f22:	23c0      	movs	r3, #192	; 0xc0
 8001f24:	009b      	lsls	r3, r3, #2
 8001f26:	4013      	ands	r3, r2
 8001f28:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8001f2a:	697b      	ldr	r3, [r7, #20]
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d019      	beq.n	8001f64 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f34:	697a      	ldr	r2, [r7, #20]
 8001f36:	429a      	cmp	r2, r3
 8001f38:	d014      	beq.n	8001f64 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8001f3a:	4b9f      	ldr	r3, [pc, #636]	; (80021b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001f3c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f3e:	4aa0      	ldr	r2, [pc, #640]	; (80021c0 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8001f40:	4013      	ands	r3, r2
 8001f42:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8001f44:	4b9c      	ldr	r3, [pc, #624]	; (80021b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001f46:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001f48:	4b9b      	ldr	r3, [pc, #620]	; (80021b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001f4a:	2180      	movs	r1, #128	; 0x80
 8001f4c:	0249      	lsls	r1, r1, #9
 8001f4e:	430a      	orrs	r2, r1
 8001f50:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8001f52:	4b99      	ldr	r3, [pc, #612]	; (80021b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001f54:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001f56:	4b98      	ldr	r3, [pc, #608]	; (80021b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001f58:	499a      	ldr	r1, [pc, #616]	; (80021c4 <HAL_RCCEx_PeriphCLKConfig+0x348>)
 8001f5a:	400a      	ands	r2, r1
 8001f5c:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8001f5e:	4b96      	ldr	r3, [pc, #600]	; (80021b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001f60:	697a      	ldr	r2, [r7, #20]
 8001f62:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8001f64:	697b      	ldr	r3, [r7, #20]
 8001f66:	2201      	movs	r2, #1
 8001f68:	4013      	ands	r3, r2
 8001f6a:	d016      	beq.n	8001f9a <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f6c:	f7fe fffc 	bl	8000f68 <HAL_GetTick>
 8001f70:	0003      	movs	r3, r0
 8001f72:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001f74:	e00c      	b.n	8001f90 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001f76:	f7fe fff7 	bl	8000f68 <HAL_GetTick>
 8001f7a:	0002      	movs	r2, r0
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	1ad3      	subs	r3, r2, r3
 8001f80:	4a91      	ldr	r2, [pc, #580]	; (80021c8 <HAL_RCCEx_PeriphCLKConfig+0x34c>)
 8001f82:	4293      	cmp	r3, r2
 8001f84:	d904      	bls.n	8001f90 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8001f86:	2313      	movs	r3, #19
 8001f88:	18fb      	adds	r3, r7, r3
 8001f8a:	2203      	movs	r2, #3
 8001f8c:	701a      	strb	r2, [r3, #0]
            break;
 8001f8e:	e004      	b.n	8001f9a <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001f90:	4b89      	ldr	r3, [pc, #548]	; (80021b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001f92:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f94:	2202      	movs	r2, #2
 8001f96:	4013      	ands	r3, r2
 8001f98:	d0ed      	beq.n	8001f76 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8001f9a:	2313      	movs	r3, #19
 8001f9c:	18fb      	adds	r3, r7, r3
 8001f9e:	781b      	ldrb	r3, [r3, #0]
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d10a      	bne.n	8001fba <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001fa4:	4b84      	ldr	r3, [pc, #528]	; (80021b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001fa6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001fa8:	4a85      	ldr	r2, [pc, #532]	; (80021c0 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8001faa:	4013      	ands	r3, r2
 8001fac:	0019      	movs	r1, r3
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001fb2:	4b81      	ldr	r3, [pc, #516]	; (80021b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001fb4:	430a      	orrs	r2, r1
 8001fb6:	65da      	str	r2, [r3, #92]	; 0x5c
 8001fb8:	e00c      	b.n	8001fd4 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8001fba:	2312      	movs	r3, #18
 8001fbc:	18fb      	adds	r3, r7, r3
 8001fbe:	2213      	movs	r2, #19
 8001fc0:	18ba      	adds	r2, r7, r2
 8001fc2:	7812      	ldrb	r2, [r2, #0]
 8001fc4:	701a      	strb	r2, [r3, #0]
 8001fc6:	e005      	b.n	8001fd4 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8001fc8:	2312      	movs	r3, #18
 8001fca:	18fb      	adds	r3, r7, r3
 8001fcc:	2213      	movs	r2, #19
 8001fce:	18ba      	adds	r2, r7, r2
 8001fd0:	7812      	ldrb	r2, [r2, #0]
 8001fd2:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001fd4:	2311      	movs	r3, #17
 8001fd6:	18fb      	adds	r3, r7, r3
 8001fd8:	781b      	ldrb	r3, [r3, #0]
 8001fda:	2b01      	cmp	r3, #1
 8001fdc:	d105      	bne.n	8001fea <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001fde:	4b76      	ldr	r3, [pc, #472]	; (80021b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001fe0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001fe2:	4b75      	ldr	r3, [pc, #468]	; (80021b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001fe4:	4979      	ldr	r1, [pc, #484]	; (80021cc <HAL_RCCEx_PeriphCLKConfig+0x350>)
 8001fe6:	400a      	ands	r2, r1
 8001fe8:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	2201      	movs	r2, #1
 8001ff0:	4013      	ands	r3, r2
 8001ff2:	d009      	beq.n	8002008 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001ff4:	4b70      	ldr	r3, [pc, #448]	; (80021b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001ff6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001ff8:	2203      	movs	r2, #3
 8001ffa:	4393      	bics	r3, r2
 8001ffc:	0019      	movs	r1, r3
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	685a      	ldr	r2, [r3, #4]
 8002002:	4b6d      	ldr	r3, [pc, #436]	; (80021b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002004:	430a      	orrs	r2, r1
 8002006:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	2202      	movs	r2, #2
 800200e:	4013      	ands	r3, r2
 8002010:	d009      	beq.n	8002026 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002012:	4b69      	ldr	r3, [pc, #420]	; (80021b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002014:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002016:	220c      	movs	r2, #12
 8002018:	4393      	bics	r3, r2
 800201a:	0019      	movs	r1, r3
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	689a      	ldr	r2, [r3, #8]
 8002020:	4b65      	ldr	r3, [pc, #404]	; (80021b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002022:	430a      	orrs	r2, r1
 8002024:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	2210      	movs	r2, #16
 800202c:	4013      	ands	r3, r2
 800202e:	d009      	beq.n	8002044 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002030:	4b61      	ldr	r3, [pc, #388]	; (80021b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002032:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002034:	4a66      	ldr	r2, [pc, #408]	; (80021d0 <HAL_RCCEx_PeriphCLKConfig+0x354>)
 8002036:	4013      	ands	r3, r2
 8002038:	0019      	movs	r1, r3
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	68da      	ldr	r2, [r3, #12]
 800203e:	4b5e      	ldr	r3, [pc, #376]	; (80021b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002040:	430a      	orrs	r2, r1
 8002042:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681a      	ldr	r2, [r3, #0]
 8002048:	2380      	movs	r3, #128	; 0x80
 800204a:	009b      	lsls	r3, r3, #2
 800204c:	4013      	ands	r3, r2
 800204e:	d009      	beq.n	8002064 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002050:	4b59      	ldr	r3, [pc, #356]	; (80021b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002052:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002054:	4a5f      	ldr	r2, [pc, #380]	; (80021d4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8002056:	4013      	ands	r3, r2
 8002058:	0019      	movs	r1, r3
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	699a      	ldr	r2, [r3, #24]
 800205e:	4b56      	ldr	r3, [pc, #344]	; (80021b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002060:	430a      	orrs	r2, r1
 8002062:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681a      	ldr	r2, [r3, #0]
 8002068:	2380      	movs	r3, #128	; 0x80
 800206a:	00db      	lsls	r3, r3, #3
 800206c:	4013      	ands	r3, r2
 800206e:	d009      	beq.n	8002084 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002070:	4b51      	ldr	r3, [pc, #324]	; (80021b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002072:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002074:	4a58      	ldr	r2, [pc, #352]	; (80021d8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002076:	4013      	ands	r3, r2
 8002078:	0019      	movs	r1, r3
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	69da      	ldr	r2, [r3, #28]
 800207e:	4b4e      	ldr	r3, [pc, #312]	; (80021b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002080:	430a      	orrs	r2, r1
 8002082:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	2220      	movs	r2, #32
 800208a:	4013      	ands	r3, r2
 800208c:	d009      	beq.n	80020a2 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800208e:	4b4a      	ldr	r3, [pc, #296]	; (80021b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002090:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002092:	4a52      	ldr	r2, [pc, #328]	; (80021dc <HAL_RCCEx_PeriphCLKConfig+0x360>)
 8002094:	4013      	ands	r3, r2
 8002096:	0019      	movs	r1, r3
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	691a      	ldr	r2, [r3, #16]
 800209c:	4b46      	ldr	r3, [pc, #280]	; (80021b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800209e:	430a      	orrs	r2, r1
 80020a0:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681a      	ldr	r2, [r3, #0]
 80020a6:	2380      	movs	r3, #128	; 0x80
 80020a8:	01db      	lsls	r3, r3, #7
 80020aa:	4013      	ands	r3, r2
 80020ac:	d015      	beq.n	80020da <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80020ae:	4b42      	ldr	r3, [pc, #264]	; (80021b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80020b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80020b2:	009b      	lsls	r3, r3, #2
 80020b4:	0899      	lsrs	r1, r3, #2
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	6a1a      	ldr	r2, [r3, #32]
 80020ba:	4b3f      	ldr	r3, [pc, #252]	; (80021b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80020bc:	430a      	orrs	r2, r1
 80020be:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	6a1a      	ldr	r2, [r3, #32]
 80020c4:	2380      	movs	r3, #128	; 0x80
 80020c6:	05db      	lsls	r3, r3, #23
 80020c8:	429a      	cmp	r2, r3
 80020ca:	d106      	bne.n	80020da <HAL_RCCEx_PeriphCLKConfig+0x25e>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80020cc:	4b3a      	ldr	r3, [pc, #232]	; (80021b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80020ce:	68da      	ldr	r2, [r3, #12]
 80020d0:	4b39      	ldr	r3, [pc, #228]	; (80021b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80020d2:	2180      	movs	r1, #128	; 0x80
 80020d4:	0249      	lsls	r1, r1, #9
 80020d6:	430a      	orrs	r2, r1
 80020d8:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	681a      	ldr	r2, [r3, #0]
 80020de:	2380      	movs	r3, #128	; 0x80
 80020e0:	031b      	lsls	r3, r3, #12
 80020e2:	4013      	ands	r3, r2
 80020e4:	d009      	beq.n	80020fa <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80020e6:	4b34      	ldr	r3, [pc, #208]	; (80021b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80020e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80020ea:	2240      	movs	r2, #64	; 0x40
 80020ec:	4393      	bics	r3, r2
 80020ee:	0019      	movs	r1, r3
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80020f4:	4b30      	ldr	r3, [pc, #192]	; (80021b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80020f6:	430a      	orrs	r2, r1
 80020f8:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681a      	ldr	r2, [r3, #0]
 80020fe:	2380      	movs	r3, #128	; 0x80
 8002100:	039b      	lsls	r3, r3, #14
 8002102:	4013      	ands	r3, r2
 8002104:	d016      	beq.n	8002134 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8002106:	4b2c      	ldr	r3, [pc, #176]	; (80021b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002108:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800210a:	4a35      	ldr	r2, [pc, #212]	; (80021e0 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 800210c:	4013      	ands	r3, r2
 800210e:	0019      	movs	r1, r3
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002114:	4b28      	ldr	r3, [pc, #160]	; (80021b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002116:	430a      	orrs	r2, r1
 8002118:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800211e:	2380      	movs	r3, #128	; 0x80
 8002120:	03db      	lsls	r3, r3, #15
 8002122:	429a      	cmp	r2, r3
 8002124:	d106      	bne.n	8002134 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8002126:	4b24      	ldr	r3, [pc, #144]	; (80021b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002128:	68da      	ldr	r2, [r3, #12]
 800212a:	4b23      	ldr	r3, [pc, #140]	; (80021b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800212c:	2180      	movs	r1, #128	; 0x80
 800212e:	0449      	lsls	r1, r1, #17
 8002130:	430a      	orrs	r2, r1
 8002132:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681a      	ldr	r2, [r3, #0]
 8002138:	2380      	movs	r3, #128	; 0x80
 800213a:	03db      	lsls	r3, r3, #15
 800213c:	4013      	ands	r3, r2
 800213e:	d016      	beq.n	800216e <HAL_RCCEx_PeriphCLKConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8002140:	4b1d      	ldr	r3, [pc, #116]	; (80021b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002142:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002144:	4a27      	ldr	r2, [pc, #156]	; (80021e4 <HAL_RCCEx_PeriphCLKConfig+0x368>)
 8002146:	4013      	ands	r3, r2
 8002148:	0019      	movs	r1, r3
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800214e:	4b1a      	ldr	r3, [pc, #104]	; (80021b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002150:	430a      	orrs	r2, r1
 8002152:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002158:	2380      	movs	r3, #128	; 0x80
 800215a:	045b      	lsls	r3, r3, #17
 800215c:	429a      	cmp	r2, r3
 800215e:	d106      	bne.n	800216e <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8002160:	4b15      	ldr	r3, [pc, #84]	; (80021b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002162:	68da      	ldr	r2, [r3, #12]
 8002164:	4b14      	ldr	r3, [pc, #80]	; (80021b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002166:	2180      	movs	r1, #128	; 0x80
 8002168:	0449      	lsls	r1, r1, #17
 800216a:	430a      	orrs	r2, r1
 800216c:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	681a      	ldr	r2, [r3, #0]
 8002172:	2380      	movs	r3, #128	; 0x80
 8002174:	011b      	lsls	r3, r3, #4
 8002176:	4013      	ands	r3, r2
 8002178:	d016      	beq.n	80021a8 <HAL_RCCEx_PeriphCLKConfig+0x32c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 800217a:	4b0f      	ldr	r3, [pc, #60]	; (80021b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800217c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800217e:	4a1a      	ldr	r2, [pc, #104]	; (80021e8 <HAL_RCCEx_PeriphCLKConfig+0x36c>)
 8002180:	4013      	ands	r3, r2
 8002182:	0019      	movs	r1, r3
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	695a      	ldr	r2, [r3, #20]
 8002188:	4b0b      	ldr	r3, [pc, #44]	; (80021b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800218a:	430a      	orrs	r2, r1
 800218c:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	695a      	ldr	r2, [r3, #20]
 8002192:	2380      	movs	r3, #128	; 0x80
 8002194:	01db      	lsls	r3, r3, #7
 8002196:	429a      	cmp	r2, r3
 8002198:	d106      	bne.n	80021a8 <HAL_RCCEx_PeriphCLKConfig+0x32c>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800219a:	4b07      	ldr	r3, [pc, #28]	; (80021b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800219c:	68da      	ldr	r2, [r3, #12]
 800219e:	4b06      	ldr	r3, [pc, #24]	; (80021b8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80021a0:	2180      	movs	r1, #128	; 0x80
 80021a2:	0249      	lsls	r1, r1, #9
 80021a4:	430a      	orrs	r2, r1
 80021a6:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 80021a8:	2312      	movs	r3, #18
 80021aa:	18fb      	adds	r3, r7, r3
 80021ac:	781b      	ldrb	r3, [r3, #0]
}
 80021ae:	0018      	movs	r0, r3
 80021b0:	46bd      	mov	sp, r7
 80021b2:	b006      	add	sp, #24
 80021b4:	bd80      	pop	{r7, pc}
 80021b6:	46c0      	nop			; (mov r8, r8)
 80021b8:	40021000 	.word	0x40021000
 80021bc:	40007000 	.word	0x40007000
 80021c0:	fffffcff 	.word	0xfffffcff
 80021c4:	fffeffff 	.word	0xfffeffff
 80021c8:	00001388 	.word	0x00001388
 80021cc:	efffffff 	.word	0xefffffff
 80021d0:	fffff3ff 	.word	0xfffff3ff
 80021d4:	fff3ffff 	.word	0xfff3ffff
 80021d8:	ffcfffff 	.word	0xffcfffff
 80021dc:	ffffcfff 	.word	0xffffcfff
 80021e0:	ffbfffff 	.word	0xffbfffff
 80021e4:	feffffff 	.word	0xfeffffff
 80021e8:	ffff3fff 	.word	0xffff3fff

080021ec <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80021ec:	b580      	push	{r7, lr}
 80021ee:	b082      	sub	sp, #8
 80021f0:	af00      	add	r7, sp, #0
 80021f2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d101      	bne.n	80021fe <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80021fa:	2301      	movs	r3, #1
 80021fc:	e04a      	b.n	8002294 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	223d      	movs	r2, #61	; 0x3d
 8002202:	5c9b      	ldrb	r3, [r3, r2]
 8002204:	b2db      	uxtb	r3, r3
 8002206:	2b00      	cmp	r3, #0
 8002208:	d107      	bne.n	800221a <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	223c      	movs	r2, #60	; 0x3c
 800220e:	2100      	movs	r1, #0
 8002210:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	0018      	movs	r0, r3
 8002216:	f7fe fd7d 	bl	8000d14 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	223d      	movs	r2, #61	; 0x3d
 800221e:	2102      	movs	r1, #2
 8002220:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	681a      	ldr	r2, [r3, #0]
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	3304      	adds	r3, #4
 800222a:	0019      	movs	r1, r3
 800222c:	0010      	movs	r0, r2
 800222e:	f000 f889 	bl	8002344 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	2248      	movs	r2, #72	; 0x48
 8002236:	2101      	movs	r1, #1
 8002238:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	223e      	movs	r2, #62	; 0x3e
 800223e:	2101      	movs	r1, #1
 8002240:	5499      	strb	r1, [r3, r2]
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	223f      	movs	r2, #63	; 0x3f
 8002246:	2101      	movs	r1, #1
 8002248:	5499      	strb	r1, [r3, r2]
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	2240      	movs	r2, #64	; 0x40
 800224e:	2101      	movs	r1, #1
 8002250:	5499      	strb	r1, [r3, r2]
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	2241      	movs	r2, #65	; 0x41
 8002256:	2101      	movs	r1, #1
 8002258:	5499      	strb	r1, [r3, r2]
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	2242      	movs	r2, #66	; 0x42
 800225e:	2101      	movs	r1, #1
 8002260:	5499      	strb	r1, [r3, r2]
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	2243      	movs	r2, #67	; 0x43
 8002266:	2101      	movs	r1, #1
 8002268:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	2244      	movs	r2, #68	; 0x44
 800226e:	2101      	movs	r1, #1
 8002270:	5499      	strb	r1, [r3, r2]
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	2245      	movs	r2, #69	; 0x45
 8002276:	2101      	movs	r1, #1
 8002278:	5499      	strb	r1, [r3, r2]
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	2246      	movs	r2, #70	; 0x46
 800227e:	2101      	movs	r1, #1
 8002280:	5499      	strb	r1, [r3, r2]
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	2247      	movs	r2, #71	; 0x47
 8002286:	2101      	movs	r1, #1
 8002288:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	223d      	movs	r2, #61	; 0x3d
 800228e:	2101      	movs	r1, #1
 8002290:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002292:	2300      	movs	r3, #0
}
 8002294:	0018      	movs	r0, r3
 8002296:	46bd      	mov	sp, r7
 8002298:	b002      	add	sp, #8
 800229a:	bd80      	pop	{r7, pc}

0800229c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800229c:	b580      	push	{r7, lr}
 800229e:	b084      	sub	sp, #16
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	223d      	movs	r2, #61	; 0x3d
 80022a8:	5c9b      	ldrb	r3, [r3, r2]
 80022aa:	b2db      	uxtb	r3, r3
 80022ac:	2b01      	cmp	r3, #1
 80022ae:	d001      	beq.n	80022b4 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80022b0:	2301      	movs	r3, #1
 80022b2:	e03a      	b.n	800232a <HAL_TIM_Base_Start+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	223d      	movs	r2, #61	; 0x3d
 80022b8:	2102      	movs	r1, #2
 80022ba:	5499      	strb	r1, [r3, r2]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	4a1c      	ldr	r2, [pc, #112]	; (8002334 <HAL_TIM_Base_Start+0x98>)
 80022c2:	4293      	cmp	r3, r2
 80022c4:	d00f      	beq.n	80022e6 <HAL_TIM_Base_Start+0x4a>
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681a      	ldr	r2, [r3, #0]
 80022ca:	2380      	movs	r3, #128	; 0x80
 80022cc:	05db      	lsls	r3, r3, #23
 80022ce:	429a      	cmp	r2, r3
 80022d0:	d009      	beq.n	80022e6 <HAL_TIM_Base_Start+0x4a>
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	4a18      	ldr	r2, [pc, #96]	; (8002338 <HAL_TIM_Base_Start+0x9c>)
 80022d8:	4293      	cmp	r3, r2
 80022da:	d004      	beq.n	80022e6 <HAL_TIM_Base_Start+0x4a>
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	4a16      	ldr	r2, [pc, #88]	; (800233c <HAL_TIM_Base_Start+0xa0>)
 80022e2:	4293      	cmp	r3, r2
 80022e4:	d116      	bne.n	8002314 <HAL_TIM_Base_Start+0x78>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	689b      	ldr	r3, [r3, #8]
 80022ec:	4a14      	ldr	r2, [pc, #80]	; (8002340 <HAL_TIM_Base_Start+0xa4>)
 80022ee:	4013      	ands	r3, r2
 80022f0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	2b06      	cmp	r3, #6
 80022f6:	d016      	beq.n	8002326 <HAL_TIM_Base_Start+0x8a>
 80022f8:	68fa      	ldr	r2, [r7, #12]
 80022fa:	2380      	movs	r3, #128	; 0x80
 80022fc:	025b      	lsls	r3, r3, #9
 80022fe:	429a      	cmp	r2, r3
 8002300:	d011      	beq.n	8002326 <HAL_TIM_Base_Start+0x8a>
    {
      __HAL_TIM_ENABLE(htim);
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	681a      	ldr	r2, [r3, #0]
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	2101      	movs	r1, #1
 800230e:	430a      	orrs	r2, r1
 8002310:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002312:	e008      	b.n	8002326 <HAL_TIM_Base_Start+0x8a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	681a      	ldr	r2, [r3, #0]
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	2101      	movs	r1, #1
 8002320:	430a      	orrs	r2, r1
 8002322:	601a      	str	r2, [r3, #0]
 8002324:	e000      	b.n	8002328 <HAL_TIM_Base_Start+0x8c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002326:	46c0      	nop			; (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8002328:	2300      	movs	r3, #0
}
 800232a:	0018      	movs	r0, r3
 800232c:	46bd      	mov	sp, r7
 800232e:	b004      	add	sp, #16
 8002330:	bd80      	pop	{r7, pc}
 8002332:	46c0      	nop			; (mov r8, r8)
 8002334:	40012c00 	.word	0x40012c00
 8002338:	40000400 	.word	0x40000400
 800233c:	40014000 	.word	0x40014000
 8002340:	00010007 	.word	0x00010007

08002344 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002344:	b580      	push	{r7, lr}
 8002346:	b084      	sub	sp, #16
 8002348:	af00      	add	r7, sp, #0
 800234a:	6078      	str	r0, [r7, #4]
 800234c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	4a34      	ldr	r2, [pc, #208]	; (8002428 <TIM_Base_SetConfig+0xe4>)
 8002358:	4293      	cmp	r3, r2
 800235a:	d008      	beq.n	800236e <TIM_Base_SetConfig+0x2a>
 800235c:	687a      	ldr	r2, [r7, #4]
 800235e:	2380      	movs	r3, #128	; 0x80
 8002360:	05db      	lsls	r3, r3, #23
 8002362:	429a      	cmp	r2, r3
 8002364:	d003      	beq.n	800236e <TIM_Base_SetConfig+0x2a>
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	4a30      	ldr	r2, [pc, #192]	; (800242c <TIM_Base_SetConfig+0xe8>)
 800236a:	4293      	cmp	r3, r2
 800236c:	d108      	bne.n	8002380 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	2270      	movs	r2, #112	; 0x70
 8002372:	4393      	bics	r3, r2
 8002374:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002376:	683b      	ldr	r3, [r7, #0]
 8002378:	685b      	ldr	r3, [r3, #4]
 800237a:	68fa      	ldr	r2, [r7, #12]
 800237c:	4313      	orrs	r3, r2
 800237e:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	4a29      	ldr	r2, [pc, #164]	; (8002428 <TIM_Base_SetConfig+0xe4>)
 8002384:	4293      	cmp	r3, r2
 8002386:	d018      	beq.n	80023ba <TIM_Base_SetConfig+0x76>
 8002388:	687a      	ldr	r2, [r7, #4]
 800238a:	2380      	movs	r3, #128	; 0x80
 800238c:	05db      	lsls	r3, r3, #23
 800238e:	429a      	cmp	r2, r3
 8002390:	d013      	beq.n	80023ba <TIM_Base_SetConfig+0x76>
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	4a25      	ldr	r2, [pc, #148]	; (800242c <TIM_Base_SetConfig+0xe8>)
 8002396:	4293      	cmp	r3, r2
 8002398:	d00f      	beq.n	80023ba <TIM_Base_SetConfig+0x76>
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	4a24      	ldr	r2, [pc, #144]	; (8002430 <TIM_Base_SetConfig+0xec>)
 800239e:	4293      	cmp	r3, r2
 80023a0:	d00b      	beq.n	80023ba <TIM_Base_SetConfig+0x76>
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	4a23      	ldr	r2, [pc, #140]	; (8002434 <TIM_Base_SetConfig+0xf0>)
 80023a6:	4293      	cmp	r3, r2
 80023a8:	d007      	beq.n	80023ba <TIM_Base_SetConfig+0x76>
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	4a22      	ldr	r2, [pc, #136]	; (8002438 <TIM_Base_SetConfig+0xf4>)
 80023ae:	4293      	cmp	r3, r2
 80023b0:	d003      	beq.n	80023ba <TIM_Base_SetConfig+0x76>
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	4a21      	ldr	r2, [pc, #132]	; (800243c <TIM_Base_SetConfig+0xf8>)
 80023b6:	4293      	cmp	r3, r2
 80023b8:	d108      	bne.n	80023cc <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	4a20      	ldr	r2, [pc, #128]	; (8002440 <TIM_Base_SetConfig+0xfc>)
 80023be:	4013      	ands	r3, r2
 80023c0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80023c2:	683b      	ldr	r3, [r7, #0]
 80023c4:	68db      	ldr	r3, [r3, #12]
 80023c6:	68fa      	ldr	r2, [r7, #12]
 80023c8:	4313      	orrs	r3, r2
 80023ca:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	2280      	movs	r2, #128	; 0x80
 80023d0:	4393      	bics	r3, r2
 80023d2:	001a      	movs	r2, r3
 80023d4:	683b      	ldr	r3, [r7, #0]
 80023d6:	695b      	ldr	r3, [r3, #20]
 80023d8:	4313      	orrs	r3, r2
 80023da:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	68fa      	ldr	r2, [r7, #12]
 80023e0:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80023e2:	683b      	ldr	r3, [r7, #0]
 80023e4:	689a      	ldr	r2, [r3, #8]
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80023ea:	683b      	ldr	r3, [r7, #0]
 80023ec:	681a      	ldr	r2, [r3, #0]
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	4a0c      	ldr	r2, [pc, #48]	; (8002428 <TIM_Base_SetConfig+0xe4>)
 80023f6:	4293      	cmp	r3, r2
 80023f8:	d00b      	beq.n	8002412 <TIM_Base_SetConfig+0xce>
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	4a0d      	ldr	r2, [pc, #52]	; (8002434 <TIM_Base_SetConfig+0xf0>)
 80023fe:	4293      	cmp	r3, r2
 8002400:	d007      	beq.n	8002412 <TIM_Base_SetConfig+0xce>
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	4a0c      	ldr	r2, [pc, #48]	; (8002438 <TIM_Base_SetConfig+0xf4>)
 8002406:	4293      	cmp	r3, r2
 8002408:	d003      	beq.n	8002412 <TIM_Base_SetConfig+0xce>
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	4a0b      	ldr	r2, [pc, #44]	; (800243c <TIM_Base_SetConfig+0xf8>)
 800240e:	4293      	cmp	r3, r2
 8002410:	d103      	bne.n	800241a <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002412:	683b      	ldr	r3, [r7, #0]
 8002414:	691a      	ldr	r2, [r3, #16]
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	2201      	movs	r2, #1
 800241e:	615a      	str	r2, [r3, #20]
}
 8002420:	46c0      	nop			; (mov r8, r8)
 8002422:	46bd      	mov	sp, r7
 8002424:	b004      	add	sp, #16
 8002426:	bd80      	pop	{r7, pc}
 8002428:	40012c00 	.word	0x40012c00
 800242c:	40000400 	.word	0x40000400
 8002430:	40002000 	.word	0x40002000
 8002434:	40014000 	.word	0x40014000
 8002438:	40014400 	.word	0x40014400
 800243c:	40014800 	.word	0x40014800
 8002440:	fffffcff 	.word	0xfffffcff

08002444 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002444:	b580      	push	{r7, lr}
 8002446:	b084      	sub	sp, #16
 8002448:	af00      	add	r7, sp, #0
 800244a:	6078      	str	r0, [r7, #4]
 800244c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	223c      	movs	r2, #60	; 0x3c
 8002452:	5c9b      	ldrb	r3, [r3, r2]
 8002454:	2b01      	cmp	r3, #1
 8002456:	d101      	bne.n	800245c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002458:	2302      	movs	r3, #2
 800245a:	e055      	b.n	8002508 <HAL_TIMEx_MasterConfigSynchronization+0xc4>
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	223c      	movs	r2, #60	; 0x3c
 8002460:	2101      	movs	r1, #1
 8002462:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	223d      	movs	r2, #61	; 0x3d
 8002468:	2102      	movs	r1, #2
 800246a:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	685b      	ldr	r3, [r3, #4]
 8002472:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	689b      	ldr	r3, [r3, #8]
 800247a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	4a23      	ldr	r2, [pc, #140]	; (8002510 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8002482:	4293      	cmp	r3, r2
 8002484:	d108      	bne.n	8002498 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	4a22      	ldr	r2, [pc, #136]	; (8002514 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800248a:	4013      	ands	r3, r2
 800248c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800248e:	683b      	ldr	r3, [r7, #0]
 8002490:	685b      	ldr	r3, [r3, #4]
 8002492:	68fa      	ldr	r2, [r7, #12]
 8002494:	4313      	orrs	r3, r2
 8002496:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	2270      	movs	r2, #112	; 0x70
 800249c:	4393      	bics	r3, r2
 800249e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80024a0:	683b      	ldr	r3, [r7, #0]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	68fa      	ldr	r2, [r7, #12]
 80024a6:	4313      	orrs	r3, r2
 80024a8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	68fa      	ldr	r2, [r7, #12]
 80024b0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	4a16      	ldr	r2, [pc, #88]	; (8002510 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80024b8:	4293      	cmp	r3, r2
 80024ba:	d00f      	beq.n	80024dc <HAL_TIMEx_MasterConfigSynchronization+0x98>
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681a      	ldr	r2, [r3, #0]
 80024c0:	2380      	movs	r3, #128	; 0x80
 80024c2:	05db      	lsls	r3, r3, #23
 80024c4:	429a      	cmp	r2, r3
 80024c6:	d009      	beq.n	80024dc <HAL_TIMEx_MasterConfigSynchronization+0x98>
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	4a12      	ldr	r2, [pc, #72]	; (8002518 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80024ce:	4293      	cmp	r3, r2
 80024d0:	d004      	beq.n	80024dc <HAL_TIMEx_MasterConfigSynchronization+0x98>
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	4a11      	ldr	r2, [pc, #68]	; (800251c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80024d8:	4293      	cmp	r3, r2
 80024da:	d10c      	bne.n	80024f6 <HAL_TIMEx_MasterConfigSynchronization+0xb2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80024dc:	68bb      	ldr	r3, [r7, #8]
 80024de:	2280      	movs	r2, #128	; 0x80
 80024e0:	4393      	bics	r3, r2
 80024e2:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80024e4:	683b      	ldr	r3, [r7, #0]
 80024e6:	689b      	ldr	r3, [r3, #8]
 80024e8:	68ba      	ldr	r2, [r7, #8]
 80024ea:	4313      	orrs	r3, r2
 80024ec:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	68ba      	ldr	r2, [r7, #8]
 80024f4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	223d      	movs	r2, #61	; 0x3d
 80024fa:	2101      	movs	r1, #1
 80024fc:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	223c      	movs	r2, #60	; 0x3c
 8002502:	2100      	movs	r1, #0
 8002504:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002506:	2300      	movs	r3, #0
}
 8002508:	0018      	movs	r0, r3
 800250a:	46bd      	mov	sp, r7
 800250c:	b004      	add	sp, #16
 800250e:	bd80      	pop	{r7, pc}
 8002510:	40012c00 	.word	0x40012c00
 8002514:	ff0fffff 	.word	0xff0fffff
 8002518:	40000400 	.word	0x40000400
 800251c:	40014000 	.word	0x40014000

08002520 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002520:	b580      	push	{r7, lr}
 8002522:	b082      	sub	sp, #8
 8002524:	af00      	add	r7, sp, #0
 8002526:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	2b00      	cmp	r3, #0
 800252c:	d101      	bne.n	8002532 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800252e:	2301      	movs	r3, #1
 8002530:	e046      	b.n	80025c0 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	2284      	movs	r2, #132	; 0x84
 8002536:	589b      	ldr	r3, [r3, r2]
 8002538:	2b00      	cmp	r3, #0
 800253a:	d107      	bne.n	800254c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	2280      	movs	r2, #128	; 0x80
 8002540:	2100      	movs	r1, #0
 8002542:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	0018      	movs	r0, r3
 8002548:	f7fe fc02 	bl	8000d50 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	2284      	movs	r2, #132	; 0x84
 8002550:	2124      	movs	r1, #36	; 0x24
 8002552:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	681a      	ldr	r2, [r3, #0]
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	2101      	movs	r1, #1
 8002560:	438a      	bics	r2, r1
 8002562:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	0018      	movs	r0, r3
 8002568:	f000 f830 	bl	80025cc <UART_SetConfig>
 800256c:	0003      	movs	r3, r0
 800256e:	2b01      	cmp	r3, #1
 8002570:	d101      	bne.n	8002576 <HAL_UART_Init+0x56>
  {
    return HAL_ERROR;
 8002572:	2301      	movs	r3, #1
 8002574:	e024      	b.n	80025c0 <HAL_UART_Init+0xa0>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800257a:	2b00      	cmp	r3, #0
 800257c:	d003      	beq.n	8002586 <HAL_UART_Init+0x66>
  {
    UART_AdvFeatureConfig(huart);
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	0018      	movs	r0, r3
 8002582:	f000 faff 	bl	8002b84 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	685a      	ldr	r2, [r3, #4]
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	490d      	ldr	r1, [pc, #52]	; (80025c8 <HAL_UART_Init+0xa8>)
 8002592:	400a      	ands	r2, r1
 8002594:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	689a      	ldr	r2, [r3, #8]
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	212a      	movs	r1, #42	; 0x2a
 80025a2:	438a      	bics	r2, r1
 80025a4:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	681a      	ldr	r2, [r3, #0]
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	2101      	movs	r1, #1
 80025b2:	430a      	orrs	r2, r1
 80025b4:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	0018      	movs	r0, r3
 80025ba:	f000 fb97 	bl	8002cec <UART_CheckIdleState>
 80025be:	0003      	movs	r3, r0
}
 80025c0:	0018      	movs	r0, r3
 80025c2:	46bd      	mov	sp, r7
 80025c4:	b002      	add	sp, #8
 80025c6:	bd80      	pop	{r7, pc}
 80025c8:	ffffb7ff 	.word	0xffffb7ff

080025cc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80025cc:	b5b0      	push	{r4, r5, r7, lr}
 80025ce:	b090      	sub	sp, #64	; 0x40
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	6278      	str	r0, [r7, #36]	; 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80025d4:	231a      	movs	r3, #26
 80025d6:	2220      	movs	r2, #32
 80025d8:	4694      	mov	ip, r2
 80025da:	44bc      	add	ip, r7
 80025dc:	4463      	add	r3, ip
 80025de:	2200      	movs	r2, #0
 80025e0:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80025e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025e4:	689a      	ldr	r2, [r3, #8]
 80025e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025e8:	691b      	ldr	r3, [r3, #16]
 80025ea:	431a      	orrs	r2, r3
 80025ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025ee:	695b      	ldr	r3, [r3, #20]
 80025f0:	431a      	orrs	r2, r3
 80025f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025f4:	69db      	ldr	r3, [r3, #28]
 80025f6:	4313      	orrs	r3, r2
 80025f8:	63fb      	str	r3, [r7, #60]	; 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80025fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	4ab9      	ldr	r2, [pc, #740]	; (80028e8 <UART_SetConfig+0x31c>)
 8002602:	4013      	ands	r3, r2
 8002604:	0019      	movs	r1, r3
 8002606:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002608:	681a      	ldr	r2, [r3, #0]
 800260a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800260c:	430b      	orrs	r3, r1
 800260e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002610:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	685b      	ldr	r3, [r3, #4]
 8002616:	4ab5      	ldr	r2, [pc, #724]	; (80028ec <UART_SetConfig+0x320>)
 8002618:	4013      	ands	r3, r2
 800261a:	0018      	movs	r0, r3
 800261c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800261e:	68d9      	ldr	r1, [r3, #12]
 8002620:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002622:	681a      	ldr	r2, [r3, #0]
 8002624:	0003      	movs	r3, r0
 8002626:	430b      	orrs	r3, r1
 8002628:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800262a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800262c:	699b      	ldr	r3, [r3, #24]
 800262e:	63fb      	str	r3, [r7, #60]	; 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002630:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	4aae      	ldr	r2, [pc, #696]	; (80028f0 <UART_SetConfig+0x324>)
 8002636:	4293      	cmp	r3, r2
 8002638:	d004      	beq.n	8002644 <UART_SetConfig+0x78>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800263a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800263c:	6a1b      	ldr	r3, [r3, #32]
 800263e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002640:	4313      	orrs	r3, r2
 8002642:	63fb      	str	r3, [r7, #60]	; 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002644:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	689b      	ldr	r3, [r3, #8]
 800264a:	4aaa      	ldr	r2, [pc, #680]	; (80028f4 <UART_SetConfig+0x328>)
 800264c:	4013      	ands	r3, r2
 800264e:	0019      	movs	r1, r3
 8002650:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002652:	681a      	ldr	r2, [r3, #0]
 8002654:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002656:	430b      	orrs	r3, r1
 8002658:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800265a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002660:	220f      	movs	r2, #15
 8002662:	4393      	bics	r3, r2
 8002664:	0018      	movs	r0, r3
 8002666:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002668:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800266a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800266c:	681a      	ldr	r2, [r3, #0]
 800266e:	0003      	movs	r3, r0
 8002670:	430b      	orrs	r3, r1
 8002672:	62d3      	str	r3, [r2, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002674:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	4a9f      	ldr	r2, [pc, #636]	; (80028f8 <UART_SetConfig+0x32c>)
 800267a:	4293      	cmp	r3, r2
 800267c:	d136      	bne.n	80026ec <UART_SetConfig+0x120>
 800267e:	4b9f      	ldr	r3, [pc, #636]	; (80028fc <UART_SetConfig+0x330>)
 8002680:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002682:	2203      	movs	r2, #3
 8002684:	4013      	ands	r3, r2
 8002686:	2b03      	cmp	r3, #3
 8002688:	d020      	beq.n	80026cc <UART_SetConfig+0x100>
 800268a:	d827      	bhi.n	80026dc <UART_SetConfig+0x110>
 800268c:	2b02      	cmp	r3, #2
 800268e:	d00d      	beq.n	80026ac <UART_SetConfig+0xe0>
 8002690:	d824      	bhi.n	80026dc <UART_SetConfig+0x110>
 8002692:	2b00      	cmp	r3, #0
 8002694:	d002      	beq.n	800269c <UART_SetConfig+0xd0>
 8002696:	2b01      	cmp	r3, #1
 8002698:	d010      	beq.n	80026bc <UART_SetConfig+0xf0>
 800269a:	e01f      	b.n	80026dc <UART_SetConfig+0x110>
 800269c:	231b      	movs	r3, #27
 800269e:	2220      	movs	r2, #32
 80026a0:	4694      	mov	ip, r2
 80026a2:	44bc      	add	ip, r7
 80026a4:	4463      	add	r3, ip
 80026a6:	2200      	movs	r2, #0
 80026a8:	701a      	strb	r2, [r3, #0]
 80026aa:	e0c5      	b.n	8002838 <UART_SetConfig+0x26c>
 80026ac:	231b      	movs	r3, #27
 80026ae:	2220      	movs	r2, #32
 80026b0:	4694      	mov	ip, r2
 80026b2:	44bc      	add	ip, r7
 80026b4:	4463      	add	r3, ip
 80026b6:	2202      	movs	r2, #2
 80026b8:	701a      	strb	r2, [r3, #0]
 80026ba:	e0bd      	b.n	8002838 <UART_SetConfig+0x26c>
 80026bc:	231b      	movs	r3, #27
 80026be:	2220      	movs	r2, #32
 80026c0:	4694      	mov	ip, r2
 80026c2:	44bc      	add	ip, r7
 80026c4:	4463      	add	r3, ip
 80026c6:	2204      	movs	r2, #4
 80026c8:	701a      	strb	r2, [r3, #0]
 80026ca:	e0b5      	b.n	8002838 <UART_SetConfig+0x26c>
 80026cc:	231b      	movs	r3, #27
 80026ce:	2220      	movs	r2, #32
 80026d0:	4694      	mov	ip, r2
 80026d2:	44bc      	add	ip, r7
 80026d4:	4463      	add	r3, ip
 80026d6:	2208      	movs	r2, #8
 80026d8:	701a      	strb	r2, [r3, #0]
 80026da:	e0ad      	b.n	8002838 <UART_SetConfig+0x26c>
 80026dc:	231b      	movs	r3, #27
 80026de:	2220      	movs	r2, #32
 80026e0:	4694      	mov	ip, r2
 80026e2:	44bc      	add	ip, r7
 80026e4:	4463      	add	r3, ip
 80026e6:	2210      	movs	r2, #16
 80026e8:	701a      	strb	r2, [r3, #0]
 80026ea:	e0a5      	b.n	8002838 <UART_SetConfig+0x26c>
 80026ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	4a83      	ldr	r2, [pc, #524]	; (8002900 <UART_SetConfig+0x334>)
 80026f2:	4293      	cmp	r3, r2
 80026f4:	d136      	bne.n	8002764 <UART_SetConfig+0x198>
 80026f6:	4b81      	ldr	r3, [pc, #516]	; (80028fc <UART_SetConfig+0x330>)
 80026f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80026fa:	220c      	movs	r2, #12
 80026fc:	4013      	ands	r3, r2
 80026fe:	2b0c      	cmp	r3, #12
 8002700:	d020      	beq.n	8002744 <UART_SetConfig+0x178>
 8002702:	d827      	bhi.n	8002754 <UART_SetConfig+0x188>
 8002704:	2b08      	cmp	r3, #8
 8002706:	d00d      	beq.n	8002724 <UART_SetConfig+0x158>
 8002708:	d824      	bhi.n	8002754 <UART_SetConfig+0x188>
 800270a:	2b00      	cmp	r3, #0
 800270c:	d002      	beq.n	8002714 <UART_SetConfig+0x148>
 800270e:	2b04      	cmp	r3, #4
 8002710:	d010      	beq.n	8002734 <UART_SetConfig+0x168>
 8002712:	e01f      	b.n	8002754 <UART_SetConfig+0x188>
 8002714:	231b      	movs	r3, #27
 8002716:	2220      	movs	r2, #32
 8002718:	4694      	mov	ip, r2
 800271a:	44bc      	add	ip, r7
 800271c:	4463      	add	r3, ip
 800271e:	2200      	movs	r2, #0
 8002720:	701a      	strb	r2, [r3, #0]
 8002722:	e089      	b.n	8002838 <UART_SetConfig+0x26c>
 8002724:	231b      	movs	r3, #27
 8002726:	2220      	movs	r2, #32
 8002728:	4694      	mov	ip, r2
 800272a:	44bc      	add	ip, r7
 800272c:	4463      	add	r3, ip
 800272e:	2202      	movs	r2, #2
 8002730:	701a      	strb	r2, [r3, #0]
 8002732:	e081      	b.n	8002838 <UART_SetConfig+0x26c>
 8002734:	231b      	movs	r3, #27
 8002736:	2220      	movs	r2, #32
 8002738:	4694      	mov	ip, r2
 800273a:	44bc      	add	ip, r7
 800273c:	4463      	add	r3, ip
 800273e:	2204      	movs	r2, #4
 8002740:	701a      	strb	r2, [r3, #0]
 8002742:	e079      	b.n	8002838 <UART_SetConfig+0x26c>
 8002744:	231b      	movs	r3, #27
 8002746:	2220      	movs	r2, #32
 8002748:	4694      	mov	ip, r2
 800274a:	44bc      	add	ip, r7
 800274c:	4463      	add	r3, ip
 800274e:	2208      	movs	r2, #8
 8002750:	701a      	strb	r2, [r3, #0]
 8002752:	e071      	b.n	8002838 <UART_SetConfig+0x26c>
 8002754:	231b      	movs	r3, #27
 8002756:	2220      	movs	r2, #32
 8002758:	4694      	mov	ip, r2
 800275a:	44bc      	add	ip, r7
 800275c:	4463      	add	r3, ip
 800275e:	2210      	movs	r2, #16
 8002760:	701a      	strb	r2, [r3, #0]
 8002762:	e069      	b.n	8002838 <UART_SetConfig+0x26c>
 8002764:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	4a66      	ldr	r2, [pc, #408]	; (8002904 <UART_SetConfig+0x338>)
 800276a:	4293      	cmp	r3, r2
 800276c:	d107      	bne.n	800277e <UART_SetConfig+0x1b2>
 800276e:	231b      	movs	r3, #27
 8002770:	2220      	movs	r2, #32
 8002772:	4694      	mov	ip, r2
 8002774:	44bc      	add	ip, r7
 8002776:	4463      	add	r3, ip
 8002778:	2200      	movs	r2, #0
 800277a:	701a      	strb	r2, [r3, #0]
 800277c:	e05c      	b.n	8002838 <UART_SetConfig+0x26c>
 800277e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	4a61      	ldr	r2, [pc, #388]	; (8002908 <UART_SetConfig+0x33c>)
 8002784:	4293      	cmp	r3, r2
 8002786:	d107      	bne.n	8002798 <UART_SetConfig+0x1cc>
 8002788:	231b      	movs	r3, #27
 800278a:	2220      	movs	r2, #32
 800278c:	4694      	mov	ip, r2
 800278e:	44bc      	add	ip, r7
 8002790:	4463      	add	r3, ip
 8002792:	2200      	movs	r2, #0
 8002794:	701a      	strb	r2, [r3, #0]
 8002796:	e04f      	b.n	8002838 <UART_SetConfig+0x26c>
 8002798:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	4a54      	ldr	r2, [pc, #336]	; (80028f0 <UART_SetConfig+0x324>)
 800279e:	4293      	cmp	r3, r2
 80027a0:	d143      	bne.n	800282a <UART_SetConfig+0x25e>
 80027a2:	4b56      	ldr	r3, [pc, #344]	; (80028fc <UART_SetConfig+0x330>)
 80027a4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80027a6:	23c0      	movs	r3, #192	; 0xc0
 80027a8:	011b      	lsls	r3, r3, #4
 80027aa:	4013      	ands	r3, r2
 80027ac:	22c0      	movs	r2, #192	; 0xc0
 80027ae:	0112      	lsls	r2, r2, #4
 80027b0:	4293      	cmp	r3, r2
 80027b2:	d02a      	beq.n	800280a <UART_SetConfig+0x23e>
 80027b4:	22c0      	movs	r2, #192	; 0xc0
 80027b6:	0112      	lsls	r2, r2, #4
 80027b8:	4293      	cmp	r3, r2
 80027ba:	d82e      	bhi.n	800281a <UART_SetConfig+0x24e>
 80027bc:	2280      	movs	r2, #128	; 0x80
 80027be:	0112      	lsls	r2, r2, #4
 80027c0:	4293      	cmp	r3, r2
 80027c2:	d012      	beq.n	80027ea <UART_SetConfig+0x21e>
 80027c4:	2280      	movs	r2, #128	; 0x80
 80027c6:	0112      	lsls	r2, r2, #4
 80027c8:	4293      	cmp	r3, r2
 80027ca:	d826      	bhi.n	800281a <UART_SetConfig+0x24e>
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d004      	beq.n	80027da <UART_SetConfig+0x20e>
 80027d0:	2280      	movs	r2, #128	; 0x80
 80027d2:	00d2      	lsls	r2, r2, #3
 80027d4:	4293      	cmp	r3, r2
 80027d6:	d010      	beq.n	80027fa <UART_SetConfig+0x22e>
 80027d8:	e01f      	b.n	800281a <UART_SetConfig+0x24e>
 80027da:	231b      	movs	r3, #27
 80027dc:	2220      	movs	r2, #32
 80027de:	4694      	mov	ip, r2
 80027e0:	44bc      	add	ip, r7
 80027e2:	4463      	add	r3, ip
 80027e4:	2200      	movs	r2, #0
 80027e6:	701a      	strb	r2, [r3, #0]
 80027e8:	e026      	b.n	8002838 <UART_SetConfig+0x26c>
 80027ea:	231b      	movs	r3, #27
 80027ec:	2220      	movs	r2, #32
 80027ee:	4694      	mov	ip, r2
 80027f0:	44bc      	add	ip, r7
 80027f2:	4463      	add	r3, ip
 80027f4:	2202      	movs	r2, #2
 80027f6:	701a      	strb	r2, [r3, #0]
 80027f8:	e01e      	b.n	8002838 <UART_SetConfig+0x26c>
 80027fa:	231b      	movs	r3, #27
 80027fc:	2220      	movs	r2, #32
 80027fe:	4694      	mov	ip, r2
 8002800:	44bc      	add	ip, r7
 8002802:	4463      	add	r3, ip
 8002804:	2204      	movs	r2, #4
 8002806:	701a      	strb	r2, [r3, #0]
 8002808:	e016      	b.n	8002838 <UART_SetConfig+0x26c>
 800280a:	231b      	movs	r3, #27
 800280c:	2220      	movs	r2, #32
 800280e:	4694      	mov	ip, r2
 8002810:	44bc      	add	ip, r7
 8002812:	4463      	add	r3, ip
 8002814:	2208      	movs	r2, #8
 8002816:	701a      	strb	r2, [r3, #0]
 8002818:	e00e      	b.n	8002838 <UART_SetConfig+0x26c>
 800281a:	231b      	movs	r3, #27
 800281c:	2220      	movs	r2, #32
 800281e:	4694      	mov	ip, r2
 8002820:	44bc      	add	ip, r7
 8002822:	4463      	add	r3, ip
 8002824:	2210      	movs	r2, #16
 8002826:	701a      	strb	r2, [r3, #0]
 8002828:	e006      	b.n	8002838 <UART_SetConfig+0x26c>
 800282a:	231b      	movs	r3, #27
 800282c:	2220      	movs	r2, #32
 800282e:	4694      	mov	ip, r2
 8002830:	44bc      	add	ip, r7
 8002832:	4463      	add	r3, ip
 8002834:	2210      	movs	r2, #16
 8002836:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8002838:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	4a2c      	ldr	r2, [pc, #176]	; (80028f0 <UART_SetConfig+0x324>)
 800283e:	4293      	cmp	r3, r2
 8002840:	d000      	beq.n	8002844 <UART_SetConfig+0x278>
 8002842:	e0ad      	b.n	80029a0 <UART_SetConfig+0x3d4>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8002844:	231b      	movs	r3, #27
 8002846:	2220      	movs	r2, #32
 8002848:	4694      	mov	ip, r2
 800284a:	44bc      	add	ip, r7
 800284c:	4463      	add	r3, ip
 800284e:	781b      	ldrb	r3, [r3, #0]
 8002850:	2b08      	cmp	r3, #8
 8002852:	d015      	beq.n	8002880 <UART_SetConfig+0x2b4>
 8002854:	dc18      	bgt.n	8002888 <UART_SetConfig+0x2bc>
 8002856:	2b04      	cmp	r3, #4
 8002858:	d00d      	beq.n	8002876 <UART_SetConfig+0x2aa>
 800285a:	dc15      	bgt.n	8002888 <UART_SetConfig+0x2bc>
 800285c:	2b00      	cmp	r3, #0
 800285e:	d002      	beq.n	8002866 <UART_SetConfig+0x29a>
 8002860:	2b02      	cmp	r3, #2
 8002862:	d005      	beq.n	8002870 <UART_SetConfig+0x2a4>
 8002864:	e010      	b.n	8002888 <UART_SetConfig+0x2bc>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002866:	f7ff faf3 	bl	8001e50 <HAL_RCC_GetPCLK1Freq>
 800286a:	0003      	movs	r3, r0
 800286c:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800286e:	e015      	b.n	800289c <UART_SetConfig+0x2d0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002870:	4b26      	ldr	r3, [pc, #152]	; (800290c <UART_SetConfig+0x340>)
 8002872:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8002874:	e012      	b.n	800289c <UART_SetConfig+0x2d0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002876:	f7ff fa5f 	bl	8001d38 <HAL_RCC_GetSysClockFreq>
 800287a:	0003      	movs	r3, r0
 800287c:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800287e:	e00d      	b.n	800289c <UART_SetConfig+0x2d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002880:	2380      	movs	r3, #128	; 0x80
 8002882:	021b      	lsls	r3, r3, #8
 8002884:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8002886:	e009      	b.n	800289c <UART_SetConfig+0x2d0>
      default:
        pclk = 0U;
 8002888:	2300      	movs	r3, #0
 800288a:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 800288c:	231a      	movs	r3, #26
 800288e:	2220      	movs	r2, #32
 8002890:	4694      	mov	ip, r2
 8002892:	44bc      	add	ip, r7
 8002894:	4463      	add	r3, ip
 8002896:	2201      	movs	r2, #1
 8002898:	701a      	strb	r2, [r3, #0]
        break;
 800289a:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800289c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d100      	bne.n	80028a4 <UART_SetConfig+0x2d8>
 80028a2:	e153      	b.n	8002b4c <UART_SetConfig+0x580>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80028a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028a6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80028a8:	4b19      	ldr	r3, [pc, #100]	; (8002910 <UART_SetConfig+0x344>)
 80028aa:	0052      	lsls	r2, r2, #1
 80028ac:	5ad3      	ldrh	r3, [r2, r3]
 80028ae:	0019      	movs	r1, r3
 80028b0:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80028b2:	f7fd fc27 	bl	8000104 <__udivsi3>
 80028b6:	0003      	movs	r3, r0
 80028b8:	62bb      	str	r3, [r7, #40]	; 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80028ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028bc:	685a      	ldr	r2, [r3, #4]
 80028be:	0013      	movs	r3, r2
 80028c0:	005b      	lsls	r3, r3, #1
 80028c2:	189b      	adds	r3, r3, r2
 80028c4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80028c6:	429a      	cmp	r2, r3
 80028c8:	d305      	bcc.n	80028d6 <UART_SetConfig+0x30a>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80028ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028cc:	685b      	ldr	r3, [r3, #4]
 80028ce:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80028d0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80028d2:	429a      	cmp	r2, r3
 80028d4:	d91e      	bls.n	8002914 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 80028d6:	231a      	movs	r3, #26
 80028d8:	2220      	movs	r2, #32
 80028da:	4694      	mov	ip, r2
 80028dc:	44bc      	add	ip, r7
 80028de:	4463      	add	r3, ip
 80028e0:	2201      	movs	r2, #1
 80028e2:	701a      	strb	r2, [r3, #0]
 80028e4:	e132      	b.n	8002b4c <UART_SetConfig+0x580>
 80028e6:	46c0      	nop			; (mov r8, r8)
 80028e8:	cfff69f3 	.word	0xcfff69f3
 80028ec:	ffffcfff 	.word	0xffffcfff
 80028f0:	40008000 	.word	0x40008000
 80028f4:	11fff4ff 	.word	0x11fff4ff
 80028f8:	40013800 	.word	0x40013800
 80028fc:	40021000 	.word	0x40021000
 8002900:	40004400 	.word	0x40004400
 8002904:	40004800 	.word	0x40004800
 8002908:	40004c00 	.word	0x40004c00
 800290c:	00f42400 	.word	0x00f42400
 8002910:	08003228 	.word	0x08003228
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002914:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002916:	61bb      	str	r3, [r7, #24]
 8002918:	2300      	movs	r3, #0
 800291a:	61fb      	str	r3, [r7, #28]
 800291c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800291e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002920:	4b96      	ldr	r3, [pc, #600]	; (8002b7c <UART_SetConfig+0x5b0>)
 8002922:	0052      	lsls	r2, r2, #1
 8002924:	5ad3      	ldrh	r3, [r2, r3]
 8002926:	613b      	str	r3, [r7, #16]
 8002928:	2300      	movs	r3, #0
 800292a:	617b      	str	r3, [r7, #20]
 800292c:	693a      	ldr	r2, [r7, #16]
 800292e:	697b      	ldr	r3, [r7, #20]
 8002930:	69b8      	ldr	r0, [r7, #24]
 8002932:	69f9      	ldr	r1, [r7, #28]
 8002934:	f7fd fd5c 	bl	80003f0 <__aeabi_uldivmod>
 8002938:	0002      	movs	r2, r0
 800293a:	000b      	movs	r3, r1
 800293c:	0e11      	lsrs	r1, r2, #24
 800293e:	021d      	lsls	r5, r3, #8
 8002940:	430d      	orrs	r5, r1
 8002942:	0214      	lsls	r4, r2, #8
 8002944:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002946:	685b      	ldr	r3, [r3, #4]
 8002948:	085b      	lsrs	r3, r3, #1
 800294a:	60bb      	str	r3, [r7, #8]
 800294c:	2300      	movs	r3, #0
 800294e:	60fb      	str	r3, [r7, #12]
 8002950:	68b8      	ldr	r0, [r7, #8]
 8002952:	68f9      	ldr	r1, [r7, #12]
 8002954:	1900      	adds	r0, r0, r4
 8002956:	4169      	adcs	r1, r5
 8002958:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800295a:	685b      	ldr	r3, [r3, #4]
 800295c:	603b      	str	r3, [r7, #0]
 800295e:	2300      	movs	r3, #0
 8002960:	607b      	str	r3, [r7, #4]
 8002962:	683a      	ldr	r2, [r7, #0]
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	f7fd fd43 	bl	80003f0 <__aeabi_uldivmod>
 800296a:	0002      	movs	r2, r0
 800296c:	000b      	movs	r3, r1
 800296e:	0013      	movs	r3, r2
 8002970:	633b      	str	r3, [r7, #48]	; 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8002972:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002974:	23c0      	movs	r3, #192	; 0xc0
 8002976:	009b      	lsls	r3, r3, #2
 8002978:	429a      	cmp	r2, r3
 800297a:	d309      	bcc.n	8002990 <UART_SetConfig+0x3c4>
 800297c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800297e:	2380      	movs	r3, #128	; 0x80
 8002980:	035b      	lsls	r3, r3, #13
 8002982:	429a      	cmp	r2, r3
 8002984:	d204      	bcs.n	8002990 <UART_SetConfig+0x3c4>
        {
          huart->Instance->BRR = usartdiv;
 8002986:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800298c:	60da      	str	r2, [r3, #12]
 800298e:	e0dd      	b.n	8002b4c <UART_SetConfig+0x580>
        }
        else
        {
          ret = HAL_ERROR;
 8002990:	231a      	movs	r3, #26
 8002992:	2220      	movs	r2, #32
 8002994:	4694      	mov	ip, r2
 8002996:	44bc      	add	ip, r7
 8002998:	4463      	add	r3, ip
 800299a:	2201      	movs	r2, #1
 800299c:	701a      	strb	r2, [r3, #0]
 800299e:	e0d5      	b.n	8002b4c <UART_SetConfig+0x580>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80029a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029a2:	69da      	ldr	r2, [r3, #28]
 80029a4:	2380      	movs	r3, #128	; 0x80
 80029a6:	021b      	lsls	r3, r3, #8
 80029a8:	429a      	cmp	r2, r3
 80029aa:	d000      	beq.n	80029ae <UART_SetConfig+0x3e2>
 80029ac:	e073      	b.n	8002a96 <UART_SetConfig+0x4ca>
  {
    switch (clocksource)
 80029ae:	231b      	movs	r3, #27
 80029b0:	2220      	movs	r2, #32
 80029b2:	4694      	mov	ip, r2
 80029b4:	44bc      	add	ip, r7
 80029b6:	4463      	add	r3, ip
 80029b8:	781b      	ldrb	r3, [r3, #0]
 80029ba:	2b08      	cmp	r3, #8
 80029bc:	d015      	beq.n	80029ea <UART_SetConfig+0x41e>
 80029be:	dc18      	bgt.n	80029f2 <UART_SetConfig+0x426>
 80029c0:	2b04      	cmp	r3, #4
 80029c2:	d00d      	beq.n	80029e0 <UART_SetConfig+0x414>
 80029c4:	dc15      	bgt.n	80029f2 <UART_SetConfig+0x426>
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d002      	beq.n	80029d0 <UART_SetConfig+0x404>
 80029ca:	2b02      	cmp	r3, #2
 80029cc:	d005      	beq.n	80029da <UART_SetConfig+0x40e>
 80029ce:	e010      	b.n	80029f2 <UART_SetConfig+0x426>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80029d0:	f7ff fa3e 	bl	8001e50 <HAL_RCC_GetPCLK1Freq>
 80029d4:	0003      	movs	r3, r0
 80029d6:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80029d8:	e015      	b.n	8002a06 <UART_SetConfig+0x43a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80029da:	4b69      	ldr	r3, [pc, #420]	; (8002b80 <UART_SetConfig+0x5b4>)
 80029dc:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80029de:	e012      	b.n	8002a06 <UART_SetConfig+0x43a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80029e0:	f7ff f9aa 	bl	8001d38 <HAL_RCC_GetSysClockFreq>
 80029e4:	0003      	movs	r3, r0
 80029e6:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80029e8:	e00d      	b.n	8002a06 <UART_SetConfig+0x43a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80029ea:	2380      	movs	r3, #128	; 0x80
 80029ec:	021b      	lsls	r3, r3, #8
 80029ee:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80029f0:	e009      	b.n	8002a06 <UART_SetConfig+0x43a>
      default:
        pclk = 0U;
 80029f2:	2300      	movs	r3, #0
 80029f4:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 80029f6:	231a      	movs	r3, #26
 80029f8:	2220      	movs	r2, #32
 80029fa:	4694      	mov	ip, r2
 80029fc:	44bc      	add	ip, r7
 80029fe:	4463      	add	r3, ip
 8002a00:	2201      	movs	r2, #1
 8002a02:	701a      	strb	r2, [r3, #0]
        break;
 8002a04:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002a06:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d100      	bne.n	8002a0e <UART_SetConfig+0x442>
 8002a0c:	e09e      	b.n	8002b4c <UART_SetConfig+0x580>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002a0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a10:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002a12:	4b5a      	ldr	r3, [pc, #360]	; (8002b7c <UART_SetConfig+0x5b0>)
 8002a14:	0052      	lsls	r2, r2, #1
 8002a16:	5ad3      	ldrh	r3, [r2, r3]
 8002a18:	0019      	movs	r1, r3
 8002a1a:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8002a1c:	f7fd fb72 	bl	8000104 <__udivsi3>
 8002a20:	0003      	movs	r3, r0
 8002a22:	005a      	lsls	r2, r3, #1
 8002a24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a26:	685b      	ldr	r3, [r3, #4]
 8002a28:	085b      	lsrs	r3, r3, #1
 8002a2a:	18d2      	adds	r2, r2, r3
 8002a2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a2e:	685b      	ldr	r3, [r3, #4]
 8002a30:	0019      	movs	r1, r3
 8002a32:	0010      	movs	r0, r2
 8002a34:	f7fd fb66 	bl	8000104 <__udivsi3>
 8002a38:	0003      	movs	r3, r0
 8002a3a:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002a3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a3e:	2b0f      	cmp	r3, #15
 8002a40:	d921      	bls.n	8002a86 <UART_SetConfig+0x4ba>
 8002a42:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002a44:	2380      	movs	r3, #128	; 0x80
 8002a46:	025b      	lsls	r3, r3, #9
 8002a48:	429a      	cmp	r2, r3
 8002a4a:	d21c      	bcs.n	8002a86 <UART_SetConfig+0x4ba>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002a4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a4e:	b29a      	uxth	r2, r3
 8002a50:	200e      	movs	r0, #14
 8002a52:	2420      	movs	r4, #32
 8002a54:	193b      	adds	r3, r7, r4
 8002a56:	181b      	adds	r3, r3, r0
 8002a58:	210f      	movs	r1, #15
 8002a5a:	438a      	bics	r2, r1
 8002a5c:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002a5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a60:	085b      	lsrs	r3, r3, #1
 8002a62:	b29b      	uxth	r3, r3
 8002a64:	2207      	movs	r2, #7
 8002a66:	4013      	ands	r3, r2
 8002a68:	b299      	uxth	r1, r3
 8002a6a:	193b      	adds	r3, r7, r4
 8002a6c:	181b      	adds	r3, r3, r0
 8002a6e:	193a      	adds	r2, r7, r4
 8002a70:	1812      	adds	r2, r2, r0
 8002a72:	8812      	ldrh	r2, [r2, #0]
 8002a74:	430a      	orrs	r2, r1
 8002a76:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8002a78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	193a      	adds	r2, r7, r4
 8002a7e:	1812      	adds	r2, r2, r0
 8002a80:	8812      	ldrh	r2, [r2, #0]
 8002a82:	60da      	str	r2, [r3, #12]
 8002a84:	e062      	b.n	8002b4c <UART_SetConfig+0x580>
      }
      else
      {
        ret = HAL_ERROR;
 8002a86:	231a      	movs	r3, #26
 8002a88:	2220      	movs	r2, #32
 8002a8a:	4694      	mov	ip, r2
 8002a8c:	44bc      	add	ip, r7
 8002a8e:	4463      	add	r3, ip
 8002a90:	2201      	movs	r2, #1
 8002a92:	701a      	strb	r2, [r3, #0]
 8002a94:	e05a      	b.n	8002b4c <UART_SetConfig+0x580>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002a96:	231b      	movs	r3, #27
 8002a98:	2220      	movs	r2, #32
 8002a9a:	4694      	mov	ip, r2
 8002a9c:	44bc      	add	ip, r7
 8002a9e:	4463      	add	r3, ip
 8002aa0:	781b      	ldrb	r3, [r3, #0]
 8002aa2:	2b08      	cmp	r3, #8
 8002aa4:	d015      	beq.n	8002ad2 <UART_SetConfig+0x506>
 8002aa6:	dc18      	bgt.n	8002ada <UART_SetConfig+0x50e>
 8002aa8:	2b04      	cmp	r3, #4
 8002aaa:	d00d      	beq.n	8002ac8 <UART_SetConfig+0x4fc>
 8002aac:	dc15      	bgt.n	8002ada <UART_SetConfig+0x50e>
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d002      	beq.n	8002ab8 <UART_SetConfig+0x4ec>
 8002ab2:	2b02      	cmp	r3, #2
 8002ab4:	d005      	beq.n	8002ac2 <UART_SetConfig+0x4f6>
 8002ab6:	e010      	b.n	8002ada <UART_SetConfig+0x50e>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002ab8:	f7ff f9ca 	bl	8001e50 <HAL_RCC_GetPCLK1Freq>
 8002abc:	0003      	movs	r3, r0
 8002abe:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8002ac0:	e015      	b.n	8002aee <UART_SetConfig+0x522>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002ac2:	4b2f      	ldr	r3, [pc, #188]	; (8002b80 <UART_SetConfig+0x5b4>)
 8002ac4:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8002ac6:	e012      	b.n	8002aee <UART_SetConfig+0x522>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002ac8:	f7ff f936 	bl	8001d38 <HAL_RCC_GetSysClockFreq>
 8002acc:	0003      	movs	r3, r0
 8002ace:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8002ad0:	e00d      	b.n	8002aee <UART_SetConfig+0x522>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002ad2:	2380      	movs	r3, #128	; 0x80
 8002ad4:	021b      	lsls	r3, r3, #8
 8002ad6:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8002ad8:	e009      	b.n	8002aee <UART_SetConfig+0x522>
      default:
        pclk = 0U;
 8002ada:	2300      	movs	r3, #0
 8002adc:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8002ade:	231a      	movs	r3, #26
 8002ae0:	2220      	movs	r2, #32
 8002ae2:	4694      	mov	ip, r2
 8002ae4:	44bc      	add	ip, r7
 8002ae6:	4463      	add	r3, ip
 8002ae8:	2201      	movs	r2, #1
 8002aea:	701a      	strb	r2, [r3, #0]
        break;
 8002aec:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8002aee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d02b      	beq.n	8002b4c <UART_SetConfig+0x580>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002af4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002af6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002af8:	4b20      	ldr	r3, [pc, #128]	; (8002b7c <UART_SetConfig+0x5b0>)
 8002afa:	0052      	lsls	r2, r2, #1
 8002afc:	5ad3      	ldrh	r3, [r2, r3]
 8002afe:	0019      	movs	r1, r3
 8002b00:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8002b02:	f7fd faff 	bl	8000104 <__udivsi3>
 8002b06:	0003      	movs	r3, r0
 8002b08:	001a      	movs	r2, r3
 8002b0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b0c:	685b      	ldr	r3, [r3, #4]
 8002b0e:	085b      	lsrs	r3, r3, #1
 8002b10:	18d2      	adds	r2, r2, r3
 8002b12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b14:	685b      	ldr	r3, [r3, #4]
 8002b16:	0019      	movs	r1, r3
 8002b18:	0010      	movs	r0, r2
 8002b1a:	f7fd faf3 	bl	8000104 <__udivsi3>
 8002b1e:	0003      	movs	r3, r0
 8002b20:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002b22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b24:	2b0f      	cmp	r3, #15
 8002b26:	d90a      	bls.n	8002b3e <UART_SetConfig+0x572>
 8002b28:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002b2a:	2380      	movs	r3, #128	; 0x80
 8002b2c:	025b      	lsls	r3, r3, #9
 8002b2e:	429a      	cmp	r2, r3
 8002b30:	d205      	bcs.n	8002b3e <UART_SetConfig+0x572>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8002b32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b34:	b29a      	uxth	r2, r3
 8002b36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	60da      	str	r2, [r3, #12]
 8002b3c:	e006      	b.n	8002b4c <UART_SetConfig+0x580>
      }
      else
      {
        ret = HAL_ERROR;
 8002b3e:	231a      	movs	r3, #26
 8002b40:	2220      	movs	r2, #32
 8002b42:	4694      	mov	ip, r2
 8002b44:	44bc      	add	ip, r7
 8002b46:	4463      	add	r3, ip
 8002b48:	2201      	movs	r2, #1
 8002b4a:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8002b4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b4e:	226a      	movs	r2, #106	; 0x6a
 8002b50:	2101      	movs	r1, #1
 8002b52:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8002b54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b56:	2268      	movs	r2, #104	; 0x68
 8002b58:	2101      	movs	r1, #1
 8002b5a:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002b5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b5e:	2200      	movs	r2, #0
 8002b60:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 8002b62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b64:	2200      	movs	r2, #0
 8002b66:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 8002b68:	231a      	movs	r3, #26
 8002b6a:	2220      	movs	r2, #32
 8002b6c:	4694      	mov	ip, r2
 8002b6e:	44bc      	add	ip, r7
 8002b70:	4463      	add	r3, ip
 8002b72:	781b      	ldrb	r3, [r3, #0]
}
 8002b74:	0018      	movs	r0, r3
 8002b76:	46bd      	mov	sp, r7
 8002b78:	b010      	add	sp, #64	; 0x40
 8002b7a:	bdb0      	pop	{r4, r5, r7, pc}
 8002b7c:	08003228 	.word	0x08003228
 8002b80:	00f42400 	.word	0x00f42400

08002b84 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002b84:	b580      	push	{r7, lr}
 8002b86:	b082      	sub	sp, #8
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b90:	2201      	movs	r2, #1
 8002b92:	4013      	ands	r3, r2
 8002b94:	d00b      	beq.n	8002bae <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	685b      	ldr	r3, [r3, #4]
 8002b9c:	4a4a      	ldr	r2, [pc, #296]	; (8002cc8 <UART_AdvFeatureConfig+0x144>)
 8002b9e:	4013      	ands	r3, r2
 8002ba0:	0019      	movs	r1, r3
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	430a      	orrs	r2, r1
 8002bac:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002bb2:	2202      	movs	r2, #2
 8002bb4:	4013      	ands	r3, r2
 8002bb6:	d00b      	beq.n	8002bd0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	685b      	ldr	r3, [r3, #4]
 8002bbe:	4a43      	ldr	r2, [pc, #268]	; (8002ccc <UART_AdvFeatureConfig+0x148>)
 8002bc0:	4013      	ands	r3, r2
 8002bc2:	0019      	movs	r1, r3
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	430a      	orrs	r2, r1
 8002bce:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002bd4:	2204      	movs	r2, #4
 8002bd6:	4013      	ands	r3, r2
 8002bd8:	d00b      	beq.n	8002bf2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	685b      	ldr	r3, [r3, #4]
 8002be0:	4a3b      	ldr	r2, [pc, #236]	; (8002cd0 <UART_AdvFeatureConfig+0x14c>)
 8002be2:	4013      	ands	r3, r2
 8002be4:	0019      	movs	r1, r3
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	430a      	orrs	r2, r1
 8002bf0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002bf6:	2208      	movs	r2, #8
 8002bf8:	4013      	ands	r3, r2
 8002bfa:	d00b      	beq.n	8002c14 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	685b      	ldr	r3, [r3, #4]
 8002c02:	4a34      	ldr	r2, [pc, #208]	; (8002cd4 <UART_AdvFeatureConfig+0x150>)
 8002c04:	4013      	ands	r3, r2
 8002c06:	0019      	movs	r1, r3
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	430a      	orrs	r2, r1
 8002c12:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c18:	2210      	movs	r2, #16
 8002c1a:	4013      	ands	r3, r2
 8002c1c:	d00b      	beq.n	8002c36 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	689b      	ldr	r3, [r3, #8]
 8002c24:	4a2c      	ldr	r2, [pc, #176]	; (8002cd8 <UART_AdvFeatureConfig+0x154>)
 8002c26:	4013      	ands	r3, r2
 8002c28:	0019      	movs	r1, r3
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	430a      	orrs	r2, r1
 8002c34:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c3a:	2220      	movs	r2, #32
 8002c3c:	4013      	ands	r3, r2
 8002c3e:	d00b      	beq.n	8002c58 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	689b      	ldr	r3, [r3, #8]
 8002c46:	4a25      	ldr	r2, [pc, #148]	; (8002cdc <UART_AdvFeatureConfig+0x158>)
 8002c48:	4013      	ands	r3, r2
 8002c4a:	0019      	movs	r1, r3
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	430a      	orrs	r2, r1
 8002c56:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c5c:	2240      	movs	r2, #64	; 0x40
 8002c5e:	4013      	ands	r3, r2
 8002c60:	d01d      	beq.n	8002c9e <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	685b      	ldr	r3, [r3, #4]
 8002c68:	4a1d      	ldr	r2, [pc, #116]	; (8002ce0 <UART_AdvFeatureConfig+0x15c>)
 8002c6a:	4013      	ands	r3, r2
 8002c6c:	0019      	movs	r1, r3
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	430a      	orrs	r2, r1
 8002c78:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002c7e:	2380      	movs	r3, #128	; 0x80
 8002c80:	035b      	lsls	r3, r3, #13
 8002c82:	429a      	cmp	r2, r3
 8002c84:	d10b      	bne.n	8002c9e <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	685b      	ldr	r3, [r3, #4]
 8002c8c:	4a15      	ldr	r2, [pc, #84]	; (8002ce4 <UART_AdvFeatureConfig+0x160>)
 8002c8e:	4013      	ands	r3, r2
 8002c90:	0019      	movs	r1, r3
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	430a      	orrs	r2, r1
 8002c9c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ca2:	2280      	movs	r2, #128	; 0x80
 8002ca4:	4013      	ands	r3, r2
 8002ca6:	d00b      	beq.n	8002cc0 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	685b      	ldr	r3, [r3, #4]
 8002cae:	4a0e      	ldr	r2, [pc, #56]	; (8002ce8 <UART_AdvFeatureConfig+0x164>)
 8002cb0:	4013      	ands	r3, r2
 8002cb2:	0019      	movs	r1, r3
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	430a      	orrs	r2, r1
 8002cbe:	605a      	str	r2, [r3, #4]
  }
}
 8002cc0:	46c0      	nop			; (mov r8, r8)
 8002cc2:	46bd      	mov	sp, r7
 8002cc4:	b002      	add	sp, #8
 8002cc6:	bd80      	pop	{r7, pc}
 8002cc8:	fffdffff 	.word	0xfffdffff
 8002ccc:	fffeffff 	.word	0xfffeffff
 8002cd0:	fffbffff 	.word	0xfffbffff
 8002cd4:	ffff7fff 	.word	0xffff7fff
 8002cd8:	ffffefff 	.word	0xffffefff
 8002cdc:	ffffdfff 	.word	0xffffdfff
 8002ce0:	ffefffff 	.word	0xffefffff
 8002ce4:	ff9fffff 	.word	0xff9fffff
 8002ce8:	fff7ffff 	.word	0xfff7ffff

08002cec <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002cec:	b580      	push	{r7, lr}
 8002cee:	b086      	sub	sp, #24
 8002cf0:	af02      	add	r7, sp, #8
 8002cf2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	228c      	movs	r2, #140	; 0x8c
 8002cf8:	2100      	movs	r1, #0
 8002cfa:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002cfc:	f7fe f934 	bl	8000f68 <HAL_GetTick>
 8002d00:	0003      	movs	r3, r0
 8002d02:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	2208      	movs	r2, #8
 8002d0c:	4013      	ands	r3, r2
 8002d0e:	2b08      	cmp	r3, #8
 8002d10:	d10c      	bne.n	8002d2c <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	2280      	movs	r2, #128	; 0x80
 8002d16:	0391      	lsls	r1, r2, #14
 8002d18:	6878      	ldr	r0, [r7, #4]
 8002d1a:	4a18      	ldr	r2, [pc, #96]	; (8002d7c <UART_CheckIdleState+0x90>)
 8002d1c:	9200      	str	r2, [sp, #0]
 8002d1e:	2200      	movs	r2, #0
 8002d20:	f000 f82e 	bl	8002d80 <UART_WaitOnFlagUntilTimeout>
 8002d24:	1e03      	subs	r3, r0, #0
 8002d26:	d001      	beq.n	8002d2c <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002d28:	2303      	movs	r3, #3
 8002d2a:	e023      	b.n	8002d74 <UART_CheckIdleState+0x88>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	2204      	movs	r2, #4
 8002d34:	4013      	ands	r3, r2
 8002d36:	2b04      	cmp	r3, #4
 8002d38:	d10c      	bne.n	8002d54 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	2280      	movs	r2, #128	; 0x80
 8002d3e:	03d1      	lsls	r1, r2, #15
 8002d40:	6878      	ldr	r0, [r7, #4]
 8002d42:	4a0e      	ldr	r2, [pc, #56]	; (8002d7c <UART_CheckIdleState+0x90>)
 8002d44:	9200      	str	r2, [sp, #0]
 8002d46:	2200      	movs	r2, #0
 8002d48:	f000 f81a 	bl	8002d80 <UART_WaitOnFlagUntilTimeout>
 8002d4c:	1e03      	subs	r3, r0, #0
 8002d4e:	d001      	beq.n	8002d54 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002d50:	2303      	movs	r3, #3
 8002d52:	e00f      	b.n	8002d74 <UART_CheckIdleState+0x88>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	2284      	movs	r2, #132	; 0x84
 8002d58:	2120      	movs	r1, #32
 8002d5a:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	2288      	movs	r2, #136	; 0x88
 8002d60:	2120      	movs	r1, #32
 8002d62:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	2200      	movs	r2, #0
 8002d68:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	2280      	movs	r2, #128	; 0x80
 8002d6e:	2100      	movs	r1, #0
 8002d70:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002d72:	2300      	movs	r3, #0
}
 8002d74:	0018      	movs	r0, r3
 8002d76:	46bd      	mov	sp, r7
 8002d78:	b004      	add	sp, #16
 8002d7a:	bd80      	pop	{r7, pc}
 8002d7c:	01ffffff 	.word	0x01ffffff

08002d80 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8002d80:	b580      	push	{r7, lr}
 8002d82:	b094      	sub	sp, #80	; 0x50
 8002d84:	af00      	add	r7, sp, #0
 8002d86:	60f8      	str	r0, [r7, #12]
 8002d88:	60b9      	str	r1, [r7, #8]
 8002d8a:	603b      	str	r3, [r7, #0]
 8002d8c:	1dfb      	adds	r3, r7, #7
 8002d8e:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002d90:	e0a7      	b.n	8002ee2 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002d92:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002d94:	3301      	adds	r3, #1
 8002d96:	d100      	bne.n	8002d9a <UART_WaitOnFlagUntilTimeout+0x1a>
 8002d98:	e0a3      	b.n	8002ee2 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002d9a:	f7fe f8e5 	bl	8000f68 <HAL_GetTick>
 8002d9e:	0002      	movs	r2, r0
 8002da0:	683b      	ldr	r3, [r7, #0]
 8002da2:	1ad3      	subs	r3, r2, r3
 8002da4:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002da6:	429a      	cmp	r2, r3
 8002da8:	d302      	bcc.n	8002db0 <UART_WaitOnFlagUntilTimeout+0x30>
 8002daa:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d13f      	bne.n	8002e30 <UART_WaitOnFlagUntilTimeout+0xb0>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002db0:	f3ef 8310 	mrs	r3, PRIMASK
 8002db4:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8002db6:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8002db8:	647b      	str	r3, [r7, #68]	; 0x44
 8002dba:	2301      	movs	r3, #1
 8002dbc:	62fb      	str	r3, [r7, #44]	; 0x2c
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002dbe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002dc0:	f383 8810 	msr	PRIMASK, r3
}
 8002dc4:	46c0      	nop			; (mov r8, r8)
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	681a      	ldr	r2, [r3, #0]
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	494e      	ldr	r1, [pc, #312]	; (8002f0c <UART_WaitOnFlagUntilTimeout+0x18c>)
 8002dd2:	400a      	ands	r2, r1
 8002dd4:	601a      	str	r2, [r3, #0]
 8002dd6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002dd8:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002dda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ddc:	f383 8810 	msr	PRIMASK, r3
}
 8002de0:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002de2:	f3ef 8310 	mrs	r3, PRIMASK
 8002de6:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8002de8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002dea:	643b      	str	r3, [r7, #64]	; 0x40
 8002dec:	2301      	movs	r3, #1
 8002dee:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002df0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002df2:	f383 8810 	msr	PRIMASK, r3
}
 8002df6:	46c0      	nop			; (mov r8, r8)
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	689a      	ldr	r2, [r3, #8]
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	2101      	movs	r1, #1
 8002e04:	438a      	bics	r2, r1
 8002e06:	609a      	str	r2, [r3, #8]
 8002e08:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002e0a:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002e0c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002e0e:	f383 8810 	msr	PRIMASK, r3
}
 8002e12:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	2284      	movs	r2, #132	; 0x84
 8002e18:	2120      	movs	r1, #32
 8002e1a:	5099      	str	r1, [r3, r2]
        huart->RxState = HAL_UART_STATE_READY;
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	2288      	movs	r2, #136	; 0x88
 8002e20:	2120      	movs	r1, #32
 8002e22:	5099      	str	r1, [r3, r2]

        __HAL_UNLOCK(huart);
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	2280      	movs	r2, #128	; 0x80
 8002e28:	2100      	movs	r1, #0
 8002e2a:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8002e2c:	2303      	movs	r3, #3
 8002e2e:	e069      	b.n	8002f04 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	2204      	movs	r2, #4
 8002e38:	4013      	ands	r3, r2
 8002e3a:	d052      	beq.n	8002ee2 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	69da      	ldr	r2, [r3, #28]
 8002e42:	2380      	movs	r3, #128	; 0x80
 8002e44:	011b      	lsls	r3, r3, #4
 8002e46:	401a      	ands	r2, r3
 8002e48:	2380      	movs	r3, #128	; 0x80
 8002e4a:	011b      	lsls	r3, r3, #4
 8002e4c:	429a      	cmp	r2, r3
 8002e4e:	d148      	bne.n	8002ee2 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	2280      	movs	r2, #128	; 0x80
 8002e56:	0112      	lsls	r2, r2, #4
 8002e58:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002e5a:	f3ef 8310 	mrs	r3, PRIMASK
 8002e5e:	613b      	str	r3, [r7, #16]
  return(result);
 8002e60:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8002e62:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002e64:	2301      	movs	r3, #1
 8002e66:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002e68:	697b      	ldr	r3, [r7, #20]
 8002e6a:	f383 8810 	msr	PRIMASK, r3
}
 8002e6e:	46c0      	nop			; (mov r8, r8)
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	681a      	ldr	r2, [r3, #0]
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	4924      	ldr	r1, [pc, #144]	; (8002f0c <UART_WaitOnFlagUntilTimeout+0x18c>)
 8002e7c:	400a      	ands	r2, r1
 8002e7e:	601a      	str	r2, [r3, #0]
 8002e80:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002e82:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002e84:	69bb      	ldr	r3, [r7, #24]
 8002e86:	f383 8810 	msr	PRIMASK, r3
}
 8002e8a:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002e8c:	f3ef 8310 	mrs	r3, PRIMASK
 8002e90:	61fb      	str	r3, [r7, #28]
  return(result);
 8002e92:	69fb      	ldr	r3, [r7, #28]
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002e94:	64bb      	str	r3, [r7, #72]	; 0x48
 8002e96:	2301      	movs	r3, #1
 8002e98:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002e9a:	6a3b      	ldr	r3, [r7, #32]
 8002e9c:	f383 8810 	msr	PRIMASK, r3
}
 8002ea0:	46c0      	nop			; (mov r8, r8)
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	689a      	ldr	r2, [r3, #8]
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	2101      	movs	r1, #1
 8002eae:	438a      	bics	r2, r1
 8002eb0:	609a      	str	r2, [r3, #8]
 8002eb2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002eb4:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002eb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002eb8:	f383 8810 	msr	PRIMASK, r3
}
 8002ebc:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	2284      	movs	r2, #132	; 0x84
 8002ec2:	2120      	movs	r1, #32
 8002ec4:	5099      	str	r1, [r3, r2]
          huart->RxState = HAL_UART_STATE_READY;
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	2288      	movs	r2, #136	; 0x88
 8002eca:	2120      	movs	r1, #32
 8002ecc:	5099      	str	r1, [r3, r2]
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	228c      	movs	r2, #140	; 0x8c
 8002ed2:	2120      	movs	r1, #32
 8002ed4:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	2280      	movs	r2, #128	; 0x80
 8002eda:	2100      	movs	r1, #0
 8002edc:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8002ede:	2303      	movs	r3, #3
 8002ee0:	e010      	b.n	8002f04 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	69db      	ldr	r3, [r3, #28]
 8002ee8:	68ba      	ldr	r2, [r7, #8]
 8002eea:	4013      	ands	r3, r2
 8002eec:	68ba      	ldr	r2, [r7, #8]
 8002eee:	1ad3      	subs	r3, r2, r3
 8002ef0:	425a      	negs	r2, r3
 8002ef2:	4153      	adcs	r3, r2
 8002ef4:	b2db      	uxtb	r3, r3
 8002ef6:	001a      	movs	r2, r3
 8002ef8:	1dfb      	adds	r3, r7, #7
 8002efa:	781b      	ldrb	r3, [r3, #0]
 8002efc:	429a      	cmp	r2, r3
 8002efe:	d100      	bne.n	8002f02 <UART_WaitOnFlagUntilTimeout+0x182>
 8002f00:	e747      	b.n	8002d92 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002f02:	2300      	movs	r3, #0
}
 8002f04:	0018      	movs	r0, r3
 8002f06:	46bd      	mov	sp, r7
 8002f08:	b014      	add	sp, #80	; 0x50
 8002f0a:	bd80      	pop	{r7, pc}
 8002f0c:	fffffe5f 	.word	0xfffffe5f

08002f10 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8002f10:	b580      	push	{r7, lr}
 8002f12:	b084      	sub	sp, #16
 8002f14:	af00      	add	r7, sp, #0
 8002f16:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	2280      	movs	r2, #128	; 0x80
 8002f1c:	5c9b      	ldrb	r3, [r3, r2]
 8002f1e:	2b01      	cmp	r3, #1
 8002f20:	d101      	bne.n	8002f26 <HAL_UARTEx_DisableFifoMode+0x16>
 8002f22:	2302      	movs	r3, #2
 8002f24:	e027      	b.n	8002f76 <HAL_UARTEx_DisableFifoMode+0x66>
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	2280      	movs	r2, #128	; 0x80
 8002f2a:	2101      	movs	r1, #1
 8002f2c:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	2284      	movs	r2, #132	; 0x84
 8002f32:	2124      	movs	r1, #36	; 0x24
 8002f34:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	681a      	ldr	r2, [r3, #0]
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	2101      	movs	r1, #1
 8002f4a:	438a      	bics	r2, r1
 8002f4c:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	4a0b      	ldr	r2, [pc, #44]	; (8002f80 <HAL_UARTEx_DisableFifoMode+0x70>)
 8002f52:	4013      	ands	r3, r2
 8002f54:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	2200      	movs	r2, #0
 8002f5a:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	68fa      	ldr	r2, [r7, #12]
 8002f62:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	2284      	movs	r2, #132	; 0x84
 8002f68:	2120      	movs	r1, #32
 8002f6a:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	2280      	movs	r2, #128	; 0x80
 8002f70:	2100      	movs	r1, #0
 8002f72:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002f74:	2300      	movs	r3, #0
}
 8002f76:	0018      	movs	r0, r3
 8002f78:	46bd      	mov	sp, r7
 8002f7a:	b004      	add	sp, #16
 8002f7c:	bd80      	pop	{r7, pc}
 8002f7e:	46c0      	nop			; (mov r8, r8)
 8002f80:	dfffffff 	.word	0xdfffffff

08002f84 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8002f84:	b580      	push	{r7, lr}
 8002f86:	b084      	sub	sp, #16
 8002f88:	af00      	add	r7, sp, #0
 8002f8a:	6078      	str	r0, [r7, #4]
 8002f8c:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	2280      	movs	r2, #128	; 0x80
 8002f92:	5c9b      	ldrb	r3, [r3, r2]
 8002f94:	2b01      	cmp	r3, #1
 8002f96:	d101      	bne.n	8002f9c <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8002f98:	2302      	movs	r3, #2
 8002f9a:	e02e      	b.n	8002ffa <HAL_UARTEx_SetTxFifoThreshold+0x76>
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	2280      	movs	r2, #128	; 0x80
 8002fa0:	2101      	movs	r1, #1
 8002fa2:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	2284      	movs	r2, #132	; 0x84
 8002fa8:	2124      	movs	r1, #36	; 0x24
 8002faa:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	681a      	ldr	r2, [r3, #0]
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	2101      	movs	r1, #1
 8002fc0:	438a      	bics	r2, r1
 8002fc2:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	689b      	ldr	r3, [r3, #8]
 8002fca:	00db      	lsls	r3, r3, #3
 8002fcc:	08d9      	lsrs	r1, r3, #3
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	683a      	ldr	r2, [r7, #0]
 8002fd4:	430a      	orrs	r2, r1
 8002fd6:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	0018      	movs	r0, r3
 8002fdc:	f000 f854 	bl	8003088 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	68fa      	ldr	r2, [r7, #12]
 8002fe6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	2284      	movs	r2, #132	; 0x84
 8002fec:	2120      	movs	r1, #32
 8002fee:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	2280      	movs	r2, #128	; 0x80
 8002ff4:	2100      	movs	r1, #0
 8002ff6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002ff8:	2300      	movs	r3, #0
}
 8002ffa:	0018      	movs	r0, r3
 8002ffc:	46bd      	mov	sp, r7
 8002ffe:	b004      	add	sp, #16
 8003000:	bd80      	pop	{r7, pc}
	...

08003004 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8003004:	b580      	push	{r7, lr}
 8003006:	b084      	sub	sp, #16
 8003008:	af00      	add	r7, sp, #0
 800300a:	6078      	str	r0, [r7, #4]
 800300c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	2280      	movs	r2, #128	; 0x80
 8003012:	5c9b      	ldrb	r3, [r3, r2]
 8003014:	2b01      	cmp	r3, #1
 8003016:	d101      	bne.n	800301c <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8003018:	2302      	movs	r3, #2
 800301a:	e02f      	b.n	800307c <HAL_UARTEx_SetRxFifoThreshold+0x78>
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	2280      	movs	r2, #128	; 0x80
 8003020:	2101      	movs	r1, #1
 8003022:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	2284      	movs	r2, #132	; 0x84
 8003028:	2124      	movs	r1, #36	; 0x24
 800302a:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	681a      	ldr	r2, [r3, #0]
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	2101      	movs	r1, #1
 8003040:	438a      	bics	r2, r1
 8003042:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	689b      	ldr	r3, [r3, #8]
 800304a:	4a0e      	ldr	r2, [pc, #56]	; (8003084 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 800304c:	4013      	ands	r3, r2
 800304e:	0019      	movs	r1, r3
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	683a      	ldr	r2, [r7, #0]
 8003056:	430a      	orrs	r2, r1
 8003058:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	0018      	movs	r0, r3
 800305e:	f000 f813 	bl	8003088 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	68fa      	ldr	r2, [r7, #12]
 8003068:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	2284      	movs	r2, #132	; 0x84
 800306e:	2120      	movs	r1, #32
 8003070:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	2280      	movs	r2, #128	; 0x80
 8003076:	2100      	movs	r1, #0
 8003078:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800307a:	2300      	movs	r3, #0
}
 800307c:	0018      	movs	r0, r3
 800307e:	46bd      	mov	sp, r7
 8003080:	b004      	add	sp, #16
 8003082:	bd80      	pop	{r7, pc}
 8003084:	f1ffffff 	.word	0xf1ffffff

08003088 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8003088:	b5f0      	push	{r4, r5, r6, r7, lr}
 800308a:	b085      	sub	sp, #20
 800308c:	af00      	add	r7, sp, #0
 800308e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003094:	2b00      	cmp	r3, #0
 8003096:	d108      	bne.n	80030aa <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	226a      	movs	r2, #106	; 0x6a
 800309c:	2101      	movs	r1, #1
 800309e:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	2268      	movs	r2, #104	; 0x68
 80030a4:	2101      	movs	r1, #1
 80030a6:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80030a8:	e043      	b.n	8003132 <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80030aa:	260f      	movs	r6, #15
 80030ac:	19bb      	adds	r3, r7, r6
 80030ae:	2208      	movs	r2, #8
 80030b0:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80030b2:	200e      	movs	r0, #14
 80030b4:	183b      	adds	r3, r7, r0
 80030b6:	2208      	movs	r2, #8
 80030b8:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	689b      	ldr	r3, [r3, #8]
 80030c0:	0e5b      	lsrs	r3, r3, #25
 80030c2:	b2da      	uxtb	r2, r3
 80030c4:	240d      	movs	r4, #13
 80030c6:	193b      	adds	r3, r7, r4
 80030c8:	2107      	movs	r1, #7
 80030ca:	400a      	ands	r2, r1
 80030cc:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	689b      	ldr	r3, [r3, #8]
 80030d4:	0f5b      	lsrs	r3, r3, #29
 80030d6:	b2da      	uxtb	r2, r3
 80030d8:	250c      	movs	r5, #12
 80030da:	197b      	adds	r3, r7, r5
 80030dc:	2107      	movs	r1, #7
 80030de:	400a      	ands	r2, r1
 80030e0:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80030e2:	183b      	adds	r3, r7, r0
 80030e4:	781b      	ldrb	r3, [r3, #0]
 80030e6:	197a      	adds	r2, r7, r5
 80030e8:	7812      	ldrb	r2, [r2, #0]
 80030ea:	4914      	ldr	r1, [pc, #80]	; (800313c <UARTEx_SetNbDataToProcess+0xb4>)
 80030ec:	5c8a      	ldrb	r2, [r1, r2]
 80030ee:	435a      	muls	r2, r3
 80030f0:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 80030f2:	197b      	adds	r3, r7, r5
 80030f4:	781b      	ldrb	r3, [r3, #0]
 80030f6:	4a12      	ldr	r2, [pc, #72]	; (8003140 <UARTEx_SetNbDataToProcess+0xb8>)
 80030f8:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80030fa:	0019      	movs	r1, r3
 80030fc:	f7fd f88c 	bl	8000218 <__divsi3>
 8003100:	0003      	movs	r3, r0
 8003102:	b299      	uxth	r1, r3
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	226a      	movs	r2, #106	; 0x6a
 8003108:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800310a:	19bb      	adds	r3, r7, r6
 800310c:	781b      	ldrb	r3, [r3, #0]
 800310e:	193a      	adds	r2, r7, r4
 8003110:	7812      	ldrb	r2, [r2, #0]
 8003112:	490a      	ldr	r1, [pc, #40]	; (800313c <UARTEx_SetNbDataToProcess+0xb4>)
 8003114:	5c8a      	ldrb	r2, [r1, r2]
 8003116:	435a      	muls	r2, r3
 8003118:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 800311a:	193b      	adds	r3, r7, r4
 800311c:	781b      	ldrb	r3, [r3, #0]
 800311e:	4a08      	ldr	r2, [pc, #32]	; (8003140 <UARTEx_SetNbDataToProcess+0xb8>)
 8003120:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8003122:	0019      	movs	r1, r3
 8003124:	f7fd f878 	bl	8000218 <__divsi3>
 8003128:	0003      	movs	r3, r0
 800312a:	b299      	uxth	r1, r3
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	2268      	movs	r2, #104	; 0x68
 8003130:	5299      	strh	r1, [r3, r2]
}
 8003132:	46c0      	nop			; (mov r8, r8)
 8003134:	46bd      	mov	sp, r7
 8003136:	b005      	add	sp, #20
 8003138:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800313a:	46c0      	nop			; (mov r8, r8)
 800313c:	08003240 	.word	0x08003240
 8003140:	08003248 	.word	0x08003248

08003144 <__libc_init_array>:
 8003144:	b570      	push	{r4, r5, r6, lr}
 8003146:	2600      	movs	r6, #0
 8003148:	4d0c      	ldr	r5, [pc, #48]	; (800317c <__libc_init_array+0x38>)
 800314a:	4c0d      	ldr	r4, [pc, #52]	; (8003180 <__libc_init_array+0x3c>)
 800314c:	1b64      	subs	r4, r4, r5
 800314e:	10a4      	asrs	r4, r4, #2
 8003150:	42a6      	cmp	r6, r4
 8003152:	d109      	bne.n	8003168 <__libc_init_array+0x24>
 8003154:	2600      	movs	r6, #0
 8003156:	f000 f82b 	bl	80031b0 <_init>
 800315a:	4d0a      	ldr	r5, [pc, #40]	; (8003184 <__libc_init_array+0x40>)
 800315c:	4c0a      	ldr	r4, [pc, #40]	; (8003188 <__libc_init_array+0x44>)
 800315e:	1b64      	subs	r4, r4, r5
 8003160:	10a4      	asrs	r4, r4, #2
 8003162:	42a6      	cmp	r6, r4
 8003164:	d105      	bne.n	8003172 <__libc_init_array+0x2e>
 8003166:	bd70      	pop	{r4, r5, r6, pc}
 8003168:	00b3      	lsls	r3, r6, #2
 800316a:	58eb      	ldr	r3, [r5, r3]
 800316c:	4798      	blx	r3
 800316e:	3601      	adds	r6, #1
 8003170:	e7ee      	b.n	8003150 <__libc_init_array+0xc>
 8003172:	00b3      	lsls	r3, r6, #2
 8003174:	58eb      	ldr	r3, [r5, r3]
 8003176:	4798      	blx	r3
 8003178:	3601      	adds	r6, #1
 800317a:	e7f2      	b.n	8003162 <__libc_init_array+0x1e>
 800317c:	08003258 	.word	0x08003258
 8003180:	08003258 	.word	0x08003258
 8003184:	08003258 	.word	0x08003258
 8003188:	0800325c 	.word	0x0800325c

0800318c <memcpy>:
 800318c:	2300      	movs	r3, #0
 800318e:	b510      	push	{r4, lr}
 8003190:	429a      	cmp	r2, r3
 8003192:	d100      	bne.n	8003196 <memcpy+0xa>
 8003194:	bd10      	pop	{r4, pc}
 8003196:	5ccc      	ldrb	r4, [r1, r3]
 8003198:	54c4      	strb	r4, [r0, r3]
 800319a:	3301      	adds	r3, #1
 800319c:	e7f8      	b.n	8003190 <memcpy+0x4>

0800319e <memset>:
 800319e:	0003      	movs	r3, r0
 80031a0:	1882      	adds	r2, r0, r2
 80031a2:	4293      	cmp	r3, r2
 80031a4:	d100      	bne.n	80031a8 <memset+0xa>
 80031a6:	4770      	bx	lr
 80031a8:	7019      	strb	r1, [r3, #0]
 80031aa:	3301      	adds	r3, #1
 80031ac:	e7f9      	b.n	80031a2 <memset+0x4>
	...

080031b0 <_init>:
 80031b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80031b2:	46c0      	nop			; (mov r8, r8)
 80031b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80031b6:	bc08      	pop	{r3}
 80031b8:	469e      	mov	lr, r3
 80031ba:	4770      	bx	lr

080031bc <_fini>:
 80031bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80031be:	46c0      	nop			; (mov r8, r8)
 80031c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80031c2:	bc08      	pop	{r3}
 80031c4:	469e      	mov	lr, r3
 80031c6:	4770      	bx	lr
