INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/verilog/实验1 vivado设计流程/lab1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/verilog/实验1 vivado设计流程/lab1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/verilog/lab_1/lab_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
