Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Mar 20 01:21:55 2023
| Host         : DESKTOP-PTGB0JD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file cnn_block_timing_summary_routed.rpt -pb cnn_block_timing_summary_routed.pb -rpx cnn_block_timing_summary_routed.rpx -warn_on_violation
| Design       : cnn_block
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                   Violations  
---------  ----------------  ----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell   529         
LUTAR-1    Warning           LUT drives async reset alert  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (529)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1474)
5. checking no_input_delay (18)
6. checking no_output_delay (35)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (529)
--------------------------
 There are 529 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1474)
---------------------------------------------------
 There are 1474 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (35)
--------------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 1509          inf        0.000                      0                 1509           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1509 Endpoints
Min Delay          1509 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 activation[0]
                            (input port)
  Destination:            conv/MAC[8].mac/tmp_reg[14]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.637ns  (logic 8.511ns (41.240%)  route 12.126ns (58.760%))
  Logic Levels:           15  (CARRY4=9 DSP48E1=1 IBUF=1 LUT1=2 LUT3=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 f  activation[0] (IN)
                         net (fo=0)                   0.000     0.000    activation[0]
    W6                   IBUF (Prop_ibuf_I_O)         0.956     0.956 f  activation_IBUF[0]_inst/O
                         net (fo=10, routed)          4.947     5.902    conv/MAC[0].mac2/mul/activation_IBUF[0]
    SLICE_X78Y43         LUT1 (Prop_lut1_I0_O)        0.124     6.026 r  conv/MAC[0].mac2/mul/f_result_i_29/O
                         net (fo=1, routed)           0.471     6.497    conv/MAC[0].mac2/mul/a_2cmp0[0]
    SLICE_X79Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.077 r  conv/MAC[0].mac2/mul/f_result_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.077    conv/MAC[0].mac2/mul/f_result_i_18_n_0
    SLICE_X79Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.191 r  conv/MAC[0].mac2/mul/f_result_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.191    conv/MAC[0].mac2/mul/f_result_i_17_n_0
    SLICE_X79Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.305 r  conv/MAC[0].mac2/mul/f_result_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.305    conv/MAC[0].mac2/mul/f_result_i_16_n_0
    SLICE_X79Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.639 r  conv/MAC[0].mac2/mul/f_result_i_15/O[1]
                         net (fo=1, routed)           0.802     8.441    conv/MAC[0].mac2/mul/a_2cmp[14]
    SLICE_X78Y46         LUT3 (Prop_lut3_I0_O)        0.303     8.744 r  conv/MAC[0].mac2/mul/f_result_i_1/O
                         net (fo=9, routed)           2.239    10.983    conv/MAC[8].mac/mul/A[14]
    DSP48_X4Y25          DSP48E1 (Prop_dsp48e1_A[14]_P[12])
                                                      3.841    14.824 f  conv/MAC[8].mac/mul/f_result/P[12]
                         net (fo=3, routed)           1.491    16.315    conv/MAC[8].mac/mul/P[0]
    SLICE_X106Y58        LUT1 (Prop_lut1_I0_O)        0.124    16.439 r  conv/MAC[8].mac/mul/c_carry_i_6/O
                         net (fo=1, routed)           0.337    16.776    conv/MAC[8].mac/mul/c_carry_i_6_n_0
    SLICE_X106Y59        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    17.356 r  conv/MAC[8].mac/mul/c_carry_i_5__6/CO[3]
                         net (fo=1, routed)           0.000    17.356    conv/MAC[8].mac/mul/c_carry_i_5__6_n_0
    SLICE_X106Y60        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.578 r  conv/MAC[8].mac/mul/c_carry__0_i_5__6/O[0]
                         net (fo=1, routed)           1.078    18.656    conv/MAC[8].mac/mul/c_carry__0_i_5__6_n_7
    SLICE_X107Y59        LUT4 (Prop_lut4_I0_O)        0.299    18.955 r  conv/MAC[8].mac/mul/c_carry__0_i_3__6/O
                         net (fo=1, routed)           0.000    18.955    conv/MAC[8].mac/add1/tmp_reg[7][1]
    SLICE_X107Y59        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.505 r  conv/MAC[8].mac/add1/c_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.505    conv/MAC[8].mac/add1/c_carry__0_n_0
    SLICE_X107Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.619 r  conv/MAC[8].mac/add1/c_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.619    conv/MAC[8].mac/add1/c_carry__1_n_0
    SLICE_X107Y61        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    19.875 r  conv/MAC[8].mac/add1/c_carry__2/O[2]
                         net (fo=2, routed)           0.763    20.637    conv/MAC[8].mac/add1_n_1
    SLICE_X111Y64        FDCE                                         r  conv/MAC[8].mac/tmp_reg[14]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 activation[0]
                            (input port)
  Destination:            conv/MAC[8].mac/tmp_reg[13]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.636ns  (logic 8.603ns (41.688%)  route 12.033ns (58.312%))
  Logic Levels:           15  (CARRY4=9 DSP48E1=1 IBUF=1 LUT1=2 LUT3=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 f  activation[0] (IN)
                         net (fo=0)                   0.000     0.000    activation[0]
    W6                   IBUF (Prop_ibuf_I_O)         0.956     0.956 f  activation_IBUF[0]_inst/O
                         net (fo=10, routed)          4.947     5.902    conv/MAC[0].mac2/mul/activation_IBUF[0]
    SLICE_X78Y43         LUT1 (Prop_lut1_I0_O)        0.124     6.026 r  conv/MAC[0].mac2/mul/f_result_i_29/O
                         net (fo=1, routed)           0.471     6.497    conv/MAC[0].mac2/mul/a_2cmp0[0]
    SLICE_X79Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.077 r  conv/MAC[0].mac2/mul/f_result_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.077    conv/MAC[0].mac2/mul/f_result_i_18_n_0
    SLICE_X79Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.191 r  conv/MAC[0].mac2/mul/f_result_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.191    conv/MAC[0].mac2/mul/f_result_i_17_n_0
    SLICE_X79Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.305 r  conv/MAC[0].mac2/mul/f_result_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.305    conv/MAC[0].mac2/mul/f_result_i_16_n_0
    SLICE_X79Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.639 r  conv/MAC[0].mac2/mul/f_result_i_15/O[1]
                         net (fo=1, routed)           0.802     8.441    conv/MAC[0].mac2/mul/a_2cmp[14]
    SLICE_X78Y46         LUT3 (Prop_lut3_I0_O)        0.303     8.744 r  conv/MAC[0].mac2/mul/f_result_i_1/O
                         net (fo=9, routed)           2.239    10.983    conv/MAC[8].mac/mul/A[14]
    DSP48_X4Y25          DSP48E1 (Prop_dsp48e1_A[14]_P[12])
                                                      3.841    14.824 f  conv/MAC[8].mac/mul/f_result/P[12]
                         net (fo=3, routed)           1.491    16.315    conv/MAC[8].mac/mul/P[0]
    SLICE_X106Y58        LUT1 (Prop_lut1_I0_O)        0.124    16.439 r  conv/MAC[8].mac/mul/c_carry_i_6/O
                         net (fo=1, routed)           0.337    16.776    conv/MAC[8].mac/mul/c_carry_i_6_n_0
    SLICE_X106Y59        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    17.356 r  conv/MAC[8].mac/mul/c_carry_i_5__6/CO[3]
                         net (fo=1, routed)           0.000    17.356    conv/MAC[8].mac/mul/c_carry_i_5__6_n_0
    SLICE_X106Y60        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.578 r  conv/MAC[8].mac/mul/c_carry__0_i_5__6/O[0]
                         net (fo=1, routed)           1.078    18.656    conv/MAC[8].mac/mul/c_carry__0_i_5__6_n_7
    SLICE_X107Y59        LUT4 (Prop_lut4_I0_O)        0.299    18.955 r  conv/MAC[8].mac/mul/c_carry__0_i_3__6/O
                         net (fo=1, routed)           0.000    18.955    conv/MAC[8].mac/add1/tmp_reg[7][1]
    SLICE_X107Y59        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.505 r  conv/MAC[8].mac/add1/c_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.505    conv/MAC[8].mac/add1/c_carry__0_n_0
    SLICE_X107Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.619 r  conv/MAC[8].mac/add1/c_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.619    conv/MAC[8].mac/add1/c_carry__1_n_0
    SLICE_X107Y61        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    19.967 r  conv/MAC[8].mac/add1/c_carry__2/O[1]
                         net (fo=2, routed)           0.669    20.636    conv/MAC[8].mac/add1_n_2
    SLICE_X111Y64        FDCE                                         r  conv/MAC[8].mac/tmp_reg[13]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 activation[0]
                            (input port)
  Destination:            conv/MAC[8].mac/tmp_reg[15]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.614ns  (logic 8.584ns (41.640%)  route 12.031ns (58.360%))
  Logic Levels:           15  (CARRY4=9 DSP48E1=1 IBUF=1 LUT1=2 LUT3=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 f  activation[0] (IN)
                         net (fo=0)                   0.000     0.000    activation[0]
    W6                   IBUF (Prop_ibuf_I_O)         0.956     0.956 f  activation_IBUF[0]_inst/O
                         net (fo=10, routed)          4.947     5.902    conv/MAC[0].mac2/mul/activation_IBUF[0]
    SLICE_X78Y43         LUT1 (Prop_lut1_I0_O)        0.124     6.026 r  conv/MAC[0].mac2/mul/f_result_i_29/O
                         net (fo=1, routed)           0.471     6.497    conv/MAC[0].mac2/mul/a_2cmp0[0]
    SLICE_X79Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.077 r  conv/MAC[0].mac2/mul/f_result_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.077    conv/MAC[0].mac2/mul/f_result_i_18_n_0
    SLICE_X79Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.191 r  conv/MAC[0].mac2/mul/f_result_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.191    conv/MAC[0].mac2/mul/f_result_i_17_n_0
    SLICE_X79Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.305 r  conv/MAC[0].mac2/mul/f_result_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.305    conv/MAC[0].mac2/mul/f_result_i_16_n_0
    SLICE_X79Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.639 r  conv/MAC[0].mac2/mul/f_result_i_15/O[1]
                         net (fo=1, routed)           0.802     8.441    conv/MAC[0].mac2/mul/a_2cmp[14]
    SLICE_X78Y46         LUT3 (Prop_lut3_I0_O)        0.303     8.744 r  conv/MAC[0].mac2/mul/f_result_i_1/O
                         net (fo=9, routed)           2.239    10.983    conv/MAC[8].mac/mul/A[14]
    DSP48_X4Y25          DSP48E1 (Prop_dsp48e1_A[14]_P[12])
                                                      3.841    14.824 f  conv/MAC[8].mac/mul/f_result/P[12]
                         net (fo=3, routed)           1.491    16.315    conv/MAC[8].mac/mul/P[0]
    SLICE_X106Y58        LUT1 (Prop_lut1_I0_O)        0.124    16.439 r  conv/MAC[8].mac/mul/c_carry_i_6/O
                         net (fo=1, routed)           0.337    16.776    conv/MAC[8].mac/mul/c_carry_i_6_n_0
    SLICE_X106Y59        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    17.356 r  conv/MAC[8].mac/mul/c_carry_i_5__6/CO[3]
                         net (fo=1, routed)           0.000    17.356    conv/MAC[8].mac/mul/c_carry_i_5__6_n_0
    SLICE_X106Y60        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.578 r  conv/MAC[8].mac/mul/c_carry__0_i_5__6/O[0]
                         net (fo=1, routed)           1.078    18.656    conv/MAC[8].mac/mul/c_carry__0_i_5__6_n_7
    SLICE_X107Y59        LUT4 (Prop_lut4_I0_O)        0.299    18.955 r  conv/MAC[8].mac/mul/c_carry__0_i_3__6/O
                         net (fo=1, routed)           0.000    18.955    conv/MAC[8].mac/add1/tmp_reg[7][1]
    SLICE_X107Y59        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.505 r  conv/MAC[8].mac/add1/c_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.505    conv/MAC[8].mac/add1/c_carry__0_n_0
    SLICE_X107Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.619 r  conv/MAC[8].mac/add1/c_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.619    conv/MAC[8].mac/add1/c_carry__1_n_0
    SLICE_X107Y61        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    19.948 r  conv/MAC[8].mac/add1/c_carry__2/O[3]
                         net (fo=2, routed)           0.667    20.614    conv/MAC[8].mac/add1_n_0
    SLICE_X111Y64        FDCE                                         r  conv/MAC[8].mac/tmp_reg[15]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 activation[0]
                            (input port)
  Destination:            conv/MAC[8].mac/tmp_reg[12]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.522ns  (logic 8.490ns (41.370%)  route 12.032ns (58.630%))
  Logic Levels:           15  (CARRY4=9 DSP48E1=1 IBUF=1 LUT1=2 LUT3=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 f  activation[0] (IN)
                         net (fo=0)                   0.000     0.000    activation[0]
    W6                   IBUF (Prop_ibuf_I_O)         0.956     0.956 f  activation_IBUF[0]_inst/O
                         net (fo=10, routed)          4.947     5.902    conv/MAC[0].mac2/mul/activation_IBUF[0]
    SLICE_X78Y43         LUT1 (Prop_lut1_I0_O)        0.124     6.026 r  conv/MAC[0].mac2/mul/f_result_i_29/O
                         net (fo=1, routed)           0.471     6.497    conv/MAC[0].mac2/mul/a_2cmp0[0]
    SLICE_X79Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.077 r  conv/MAC[0].mac2/mul/f_result_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.077    conv/MAC[0].mac2/mul/f_result_i_18_n_0
    SLICE_X79Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.191 r  conv/MAC[0].mac2/mul/f_result_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.191    conv/MAC[0].mac2/mul/f_result_i_17_n_0
    SLICE_X79Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.305 r  conv/MAC[0].mac2/mul/f_result_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.305    conv/MAC[0].mac2/mul/f_result_i_16_n_0
    SLICE_X79Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.639 r  conv/MAC[0].mac2/mul/f_result_i_15/O[1]
                         net (fo=1, routed)           0.802     8.441    conv/MAC[0].mac2/mul/a_2cmp[14]
    SLICE_X78Y46         LUT3 (Prop_lut3_I0_O)        0.303     8.744 r  conv/MAC[0].mac2/mul/f_result_i_1/O
                         net (fo=9, routed)           2.239    10.983    conv/MAC[8].mac/mul/A[14]
    DSP48_X4Y25          DSP48E1 (Prop_dsp48e1_A[14]_P[12])
                                                      3.841    14.824 f  conv/MAC[8].mac/mul/f_result/P[12]
                         net (fo=3, routed)           1.491    16.315    conv/MAC[8].mac/mul/P[0]
    SLICE_X106Y58        LUT1 (Prop_lut1_I0_O)        0.124    16.439 r  conv/MAC[8].mac/mul/c_carry_i_6/O
                         net (fo=1, routed)           0.337    16.776    conv/MAC[8].mac/mul/c_carry_i_6_n_0
    SLICE_X106Y59        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    17.356 r  conv/MAC[8].mac/mul/c_carry_i_5__6/CO[3]
                         net (fo=1, routed)           0.000    17.356    conv/MAC[8].mac/mul/c_carry_i_5__6_n_0
    SLICE_X106Y60        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.578 r  conv/MAC[8].mac/mul/c_carry__0_i_5__6/O[0]
                         net (fo=1, routed)           1.078    18.656    conv/MAC[8].mac/mul/c_carry__0_i_5__6_n_7
    SLICE_X107Y59        LUT4 (Prop_lut4_I0_O)        0.299    18.955 r  conv/MAC[8].mac/mul/c_carry__0_i_3__6/O
                         net (fo=1, routed)           0.000    18.955    conv/MAC[8].mac/add1/tmp_reg[7][1]
    SLICE_X107Y59        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.505 r  conv/MAC[8].mac/add1/c_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.505    conv/MAC[8].mac/add1/c_carry__0_n_0
    SLICE_X107Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.619 r  conv/MAC[8].mac/add1/c_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.619    conv/MAC[8].mac/add1/c_carry__1_n_0
    SLICE_X107Y61        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    19.854 r  conv/MAC[8].mac/add1/c_carry__2/O[0]
                         net (fo=2, routed)           0.668    20.522    conv/MAC[8].mac/add1_n_3
    SLICE_X111Y64        FDCE                                         r  conv/MAC[8].mac/tmp_reg[12]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 activation[0]
                            (input port)
  Destination:            conv/MAC[8].mac/tmp_reg[11]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.513ns  (logic 8.470ns (41.290%)  route 12.043ns (58.710%))
  Logic Levels:           14  (CARRY4=8 DSP48E1=1 IBUF=1 LUT1=2 LUT3=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 f  activation[0] (IN)
                         net (fo=0)                   0.000     0.000    activation[0]
    W6                   IBUF (Prop_ibuf_I_O)         0.956     0.956 f  activation_IBUF[0]_inst/O
                         net (fo=10, routed)          4.947     5.902    conv/MAC[0].mac2/mul/activation_IBUF[0]
    SLICE_X78Y43         LUT1 (Prop_lut1_I0_O)        0.124     6.026 r  conv/MAC[0].mac2/mul/f_result_i_29/O
                         net (fo=1, routed)           0.471     6.497    conv/MAC[0].mac2/mul/a_2cmp0[0]
    SLICE_X79Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.077 r  conv/MAC[0].mac2/mul/f_result_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.077    conv/MAC[0].mac2/mul/f_result_i_18_n_0
    SLICE_X79Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.191 r  conv/MAC[0].mac2/mul/f_result_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.191    conv/MAC[0].mac2/mul/f_result_i_17_n_0
    SLICE_X79Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.305 r  conv/MAC[0].mac2/mul/f_result_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.305    conv/MAC[0].mac2/mul/f_result_i_16_n_0
    SLICE_X79Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.639 r  conv/MAC[0].mac2/mul/f_result_i_15/O[1]
                         net (fo=1, routed)           0.802     8.441    conv/MAC[0].mac2/mul/a_2cmp[14]
    SLICE_X78Y46         LUT3 (Prop_lut3_I0_O)        0.303     8.744 r  conv/MAC[0].mac2/mul/f_result_i_1/O
                         net (fo=9, routed)           2.239    10.983    conv/MAC[8].mac/mul/A[14]
    DSP48_X4Y25          DSP48E1 (Prop_dsp48e1_A[14]_P[12])
                                                      3.841    14.824 f  conv/MAC[8].mac/mul/f_result/P[12]
                         net (fo=3, routed)           1.491    16.315    conv/MAC[8].mac/mul/P[0]
    SLICE_X106Y58        LUT1 (Prop_lut1_I0_O)        0.124    16.439 r  conv/MAC[8].mac/mul/c_carry_i_6/O
                         net (fo=1, routed)           0.337    16.776    conv/MAC[8].mac/mul/c_carry_i_6_n_0
    SLICE_X106Y59        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    17.356 r  conv/MAC[8].mac/mul/c_carry_i_5__6/CO[3]
                         net (fo=1, routed)           0.000    17.356    conv/MAC[8].mac/mul/c_carry_i_5__6_n_0
    SLICE_X106Y60        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.578 r  conv/MAC[8].mac/mul/c_carry__0_i_5__6/O[0]
                         net (fo=1, routed)           1.078    18.656    conv/MAC[8].mac/mul/c_carry__0_i_5__6_n_7
    SLICE_X107Y59        LUT4 (Prop_lut4_I0_O)        0.299    18.955 r  conv/MAC[8].mac/mul/c_carry__0_i_3__6/O
                         net (fo=1, routed)           0.000    18.955    conv/MAC[8].mac/add1/tmp_reg[7][1]
    SLICE_X107Y59        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.505 r  conv/MAC[8].mac/add1/c_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.505    conv/MAC[8].mac/add1/c_carry__0_n_0
    SLICE_X107Y60        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    19.834 r  conv/MAC[8].mac/add1/c_carry__1/O[3]
                         net (fo=2, routed)           0.679    20.513    conv/MAC[8].mac/add1_n_4
    SLICE_X111Y64        FDCE                                         r  conv/MAC[8].mac/tmp_reg[11]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 activation[0]
                            (input port)
  Destination:            conv/MAC[8].mac/tmp_reg[9]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.509ns  (logic 8.489ns (41.391%)  route 12.020ns (58.609%))
  Logic Levels:           14  (CARRY4=8 DSP48E1=1 IBUF=1 LUT1=2 LUT3=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 f  activation[0] (IN)
                         net (fo=0)                   0.000     0.000    activation[0]
    W6                   IBUF (Prop_ibuf_I_O)         0.956     0.956 f  activation_IBUF[0]_inst/O
                         net (fo=10, routed)          4.947     5.902    conv/MAC[0].mac2/mul/activation_IBUF[0]
    SLICE_X78Y43         LUT1 (Prop_lut1_I0_O)        0.124     6.026 r  conv/MAC[0].mac2/mul/f_result_i_29/O
                         net (fo=1, routed)           0.471     6.497    conv/MAC[0].mac2/mul/a_2cmp0[0]
    SLICE_X79Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.077 r  conv/MAC[0].mac2/mul/f_result_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.077    conv/MAC[0].mac2/mul/f_result_i_18_n_0
    SLICE_X79Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.191 r  conv/MAC[0].mac2/mul/f_result_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.191    conv/MAC[0].mac2/mul/f_result_i_17_n_0
    SLICE_X79Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.305 r  conv/MAC[0].mac2/mul/f_result_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.305    conv/MAC[0].mac2/mul/f_result_i_16_n_0
    SLICE_X79Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.639 r  conv/MAC[0].mac2/mul/f_result_i_15/O[1]
                         net (fo=1, routed)           0.802     8.441    conv/MAC[0].mac2/mul/a_2cmp[14]
    SLICE_X78Y46         LUT3 (Prop_lut3_I0_O)        0.303     8.744 r  conv/MAC[0].mac2/mul/f_result_i_1/O
                         net (fo=9, routed)           2.239    10.983    conv/MAC[8].mac/mul/A[14]
    DSP48_X4Y25          DSP48E1 (Prop_dsp48e1_A[14]_P[12])
                                                      3.841    14.824 f  conv/MAC[8].mac/mul/f_result/P[12]
                         net (fo=3, routed)           1.491    16.315    conv/MAC[8].mac/mul/P[0]
    SLICE_X106Y58        LUT1 (Prop_lut1_I0_O)        0.124    16.439 r  conv/MAC[8].mac/mul/c_carry_i_6/O
                         net (fo=1, routed)           0.337    16.776    conv/MAC[8].mac/mul/c_carry_i_6_n_0
    SLICE_X106Y59        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    17.356 r  conv/MAC[8].mac/mul/c_carry_i_5__6/CO[3]
                         net (fo=1, routed)           0.000    17.356    conv/MAC[8].mac/mul/c_carry_i_5__6_n_0
    SLICE_X106Y60        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.578 r  conv/MAC[8].mac/mul/c_carry__0_i_5__6/O[0]
                         net (fo=1, routed)           1.078    18.656    conv/MAC[8].mac/mul/c_carry__0_i_5__6_n_7
    SLICE_X107Y59        LUT4 (Prop_lut4_I0_O)        0.299    18.955 r  conv/MAC[8].mac/mul/c_carry__0_i_3__6/O
                         net (fo=1, routed)           0.000    18.955    conv/MAC[8].mac/add1/tmp_reg[7][1]
    SLICE_X107Y59        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.505 r  conv/MAC[8].mac/add1/c_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.505    conv/MAC[8].mac/add1/c_carry__0_n_0
    SLICE_X107Y60        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    19.853 r  conv/MAC[8].mac/add1/c_carry__1/O[1]
                         net (fo=2, routed)           0.656    20.509    conv/MAC[8].mac/add1_n_6
    SLICE_X113Y60        FDCE                                         r  conv/MAC[8].mac/tmp_reg[9]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 activation[0]
                            (input port)
  Destination:            conv/MAC[8].mac/tmp_reg[10]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.388ns  (logic 8.397ns (41.184%)  route 11.991ns (58.816%))
  Logic Levels:           14  (CARRY4=8 DSP48E1=1 IBUF=1 LUT1=2 LUT3=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 f  activation[0] (IN)
                         net (fo=0)                   0.000     0.000    activation[0]
    W6                   IBUF (Prop_ibuf_I_O)         0.956     0.956 f  activation_IBUF[0]_inst/O
                         net (fo=10, routed)          4.947     5.902    conv/MAC[0].mac2/mul/activation_IBUF[0]
    SLICE_X78Y43         LUT1 (Prop_lut1_I0_O)        0.124     6.026 r  conv/MAC[0].mac2/mul/f_result_i_29/O
                         net (fo=1, routed)           0.471     6.497    conv/MAC[0].mac2/mul/a_2cmp0[0]
    SLICE_X79Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.077 r  conv/MAC[0].mac2/mul/f_result_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.077    conv/MAC[0].mac2/mul/f_result_i_18_n_0
    SLICE_X79Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.191 r  conv/MAC[0].mac2/mul/f_result_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.191    conv/MAC[0].mac2/mul/f_result_i_17_n_0
    SLICE_X79Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.305 r  conv/MAC[0].mac2/mul/f_result_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.305    conv/MAC[0].mac2/mul/f_result_i_16_n_0
    SLICE_X79Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.639 r  conv/MAC[0].mac2/mul/f_result_i_15/O[1]
                         net (fo=1, routed)           0.802     8.441    conv/MAC[0].mac2/mul/a_2cmp[14]
    SLICE_X78Y46         LUT3 (Prop_lut3_I0_O)        0.303     8.744 r  conv/MAC[0].mac2/mul/f_result_i_1/O
                         net (fo=9, routed)           2.239    10.983    conv/MAC[8].mac/mul/A[14]
    DSP48_X4Y25          DSP48E1 (Prop_dsp48e1_A[14]_P[12])
                                                      3.841    14.824 f  conv/MAC[8].mac/mul/f_result/P[12]
                         net (fo=3, routed)           1.491    16.315    conv/MAC[8].mac/mul/P[0]
    SLICE_X106Y58        LUT1 (Prop_lut1_I0_O)        0.124    16.439 r  conv/MAC[8].mac/mul/c_carry_i_6/O
                         net (fo=1, routed)           0.337    16.776    conv/MAC[8].mac/mul/c_carry_i_6_n_0
    SLICE_X106Y59        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    17.356 r  conv/MAC[8].mac/mul/c_carry_i_5__6/CO[3]
                         net (fo=1, routed)           0.000    17.356    conv/MAC[8].mac/mul/c_carry_i_5__6_n_0
    SLICE_X106Y60        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.578 r  conv/MAC[8].mac/mul/c_carry__0_i_5__6/O[0]
                         net (fo=1, routed)           1.078    18.656    conv/MAC[8].mac/mul/c_carry__0_i_5__6_n_7
    SLICE_X107Y59        LUT4 (Prop_lut4_I0_O)        0.299    18.955 r  conv/MAC[8].mac/mul/c_carry__0_i_3__6/O
                         net (fo=1, routed)           0.000    18.955    conv/MAC[8].mac/add1/tmp_reg[7][1]
    SLICE_X107Y59        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.505 r  conv/MAC[8].mac/add1/c_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.505    conv/MAC[8].mac/add1/c_carry__0_n_0
    SLICE_X107Y60        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    19.761 r  conv/MAC[8].mac/add1/c_carry__1/O[2]
                         net (fo=2, routed)           0.628    20.388    conv/MAC[8].mac/add1_n_5
    SLICE_X113Y60        FDCE                                         r  conv/MAC[8].mac/tmp_reg[10]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 activation[0]
                            (input port)
  Destination:            conv/MAC[8].mac/tmp_reg[8]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.367ns  (logic 8.376ns (41.123%)  route 11.992ns (58.877%))
  Logic Levels:           14  (CARRY4=8 DSP48E1=1 IBUF=1 LUT1=2 LUT3=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 f  activation[0] (IN)
                         net (fo=0)                   0.000     0.000    activation[0]
    W6                   IBUF (Prop_ibuf_I_O)         0.956     0.956 f  activation_IBUF[0]_inst/O
                         net (fo=10, routed)          4.947     5.902    conv/MAC[0].mac2/mul/activation_IBUF[0]
    SLICE_X78Y43         LUT1 (Prop_lut1_I0_O)        0.124     6.026 r  conv/MAC[0].mac2/mul/f_result_i_29/O
                         net (fo=1, routed)           0.471     6.497    conv/MAC[0].mac2/mul/a_2cmp0[0]
    SLICE_X79Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.077 r  conv/MAC[0].mac2/mul/f_result_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.077    conv/MAC[0].mac2/mul/f_result_i_18_n_0
    SLICE_X79Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.191 r  conv/MAC[0].mac2/mul/f_result_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.191    conv/MAC[0].mac2/mul/f_result_i_17_n_0
    SLICE_X79Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.305 r  conv/MAC[0].mac2/mul/f_result_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.305    conv/MAC[0].mac2/mul/f_result_i_16_n_0
    SLICE_X79Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.639 r  conv/MAC[0].mac2/mul/f_result_i_15/O[1]
                         net (fo=1, routed)           0.802     8.441    conv/MAC[0].mac2/mul/a_2cmp[14]
    SLICE_X78Y46         LUT3 (Prop_lut3_I0_O)        0.303     8.744 r  conv/MAC[0].mac2/mul/f_result_i_1/O
                         net (fo=9, routed)           2.239    10.983    conv/MAC[8].mac/mul/A[14]
    DSP48_X4Y25          DSP48E1 (Prop_dsp48e1_A[14]_P[12])
                                                      3.841    14.824 f  conv/MAC[8].mac/mul/f_result/P[12]
                         net (fo=3, routed)           1.491    16.315    conv/MAC[8].mac/mul/P[0]
    SLICE_X106Y58        LUT1 (Prop_lut1_I0_O)        0.124    16.439 r  conv/MAC[8].mac/mul/c_carry_i_6/O
                         net (fo=1, routed)           0.337    16.776    conv/MAC[8].mac/mul/c_carry_i_6_n_0
    SLICE_X106Y59        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    17.356 r  conv/MAC[8].mac/mul/c_carry_i_5__6/CO[3]
                         net (fo=1, routed)           0.000    17.356    conv/MAC[8].mac/mul/c_carry_i_5__6_n_0
    SLICE_X106Y60        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.578 r  conv/MAC[8].mac/mul/c_carry__0_i_5__6/O[0]
                         net (fo=1, routed)           1.078    18.656    conv/MAC[8].mac/mul/c_carry__0_i_5__6_n_7
    SLICE_X107Y59        LUT4 (Prop_lut4_I0_O)        0.299    18.955 r  conv/MAC[8].mac/mul/c_carry__0_i_3__6/O
                         net (fo=1, routed)           0.000    18.955    conv/MAC[8].mac/add1/tmp_reg[7][1]
    SLICE_X107Y59        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.505 r  conv/MAC[8].mac/add1/c_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.505    conv/MAC[8].mac/add1/c_carry__0_n_0
    SLICE_X107Y60        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    19.740 r  conv/MAC[8].mac/add1/c_carry__1/O[0]
                         net (fo=2, routed)           0.628    20.367    conv/MAC[8].mac/add1_n_7
    SLICE_X113Y60        FDCE                                         r  conv/MAC[8].mac/tmp_reg[8]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 activation[0]
                            (input port)
  Destination:            conv/MAC[8].mac/tmp_reg[6]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.342ns  (logic 8.171ns (40.166%)  route 12.172ns (59.834%))
  Logic Levels:           13  (CARRY4=7 DSP48E1=1 IBUF=1 LUT1=2 LUT3=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 f  activation[0] (IN)
                         net (fo=0)                   0.000     0.000    activation[0]
    W6                   IBUF (Prop_ibuf_I_O)         0.956     0.956 f  activation_IBUF[0]_inst/O
                         net (fo=10, routed)          4.947     5.902    conv/MAC[0].mac2/mul/activation_IBUF[0]
    SLICE_X78Y43         LUT1 (Prop_lut1_I0_O)        0.124     6.026 r  conv/MAC[0].mac2/mul/f_result_i_29/O
                         net (fo=1, routed)           0.471     6.497    conv/MAC[0].mac2/mul/a_2cmp0[0]
    SLICE_X79Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.077 r  conv/MAC[0].mac2/mul/f_result_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.077    conv/MAC[0].mac2/mul/f_result_i_18_n_0
    SLICE_X79Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.191 r  conv/MAC[0].mac2/mul/f_result_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.191    conv/MAC[0].mac2/mul/f_result_i_17_n_0
    SLICE_X79Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.305 r  conv/MAC[0].mac2/mul/f_result_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.305    conv/MAC[0].mac2/mul/f_result_i_16_n_0
    SLICE_X79Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.639 r  conv/MAC[0].mac2/mul/f_result_i_15/O[1]
                         net (fo=1, routed)           0.802     8.441    conv/MAC[0].mac2/mul/a_2cmp[14]
    SLICE_X78Y46         LUT3 (Prop_lut3_I0_O)        0.303     8.744 r  conv/MAC[0].mac2/mul/f_result_i_1/O
                         net (fo=9, routed)           2.239    10.983    conv/MAC[8].mac/mul/A[14]
    DSP48_X4Y25          DSP48E1 (Prop_dsp48e1_A[14]_P[12])
                                                      3.841    14.824 f  conv/MAC[8].mac/mul/f_result/P[12]
                         net (fo=3, routed)           1.491    16.315    conv/MAC[8].mac/mul/P[0]
    SLICE_X106Y58        LUT1 (Prop_lut1_I0_O)        0.124    16.439 r  conv/MAC[8].mac/mul/c_carry_i_6/O
                         net (fo=1, routed)           0.337    16.776    conv/MAC[8].mac/mul/c_carry_i_6_n_0
    SLICE_X106Y59        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    17.356 r  conv/MAC[8].mac/mul/c_carry_i_5__6/CO[3]
                         net (fo=1, routed)           0.000    17.356    conv/MAC[8].mac/mul/c_carry_i_5__6_n_0
    SLICE_X106Y60        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.578 r  conv/MAC[8].mac/mul/c_carry__0_i_5__6/O[0]
                         net (fo=1, routed)           1.078    18.656    conv/MAC[8].mac/mul/c_carry__0_i_5__6_n_7
    SLICE_X107Y59        LUT4 (Prop_lut4_I0_O)        0.299    18.955 r  conv/MAC[8].mac/mul/c_carry__0_i_3__6/O
                         net (fo=1, routed)           0.000    18.955    conv/MAC[8].mac/add1/tmp_reg[7][1]
    SLICE_X107Y59        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    19.535 r  conv/MAC[8].mac/add1/c_carry__0/O[2]
                         net (fo=2, routed)           0.808    20.342    conv/MAC[8].mac/add1_n_9
    SLICE_X106Y59        FDCE                                         r  conv/MAC[8].mac/tmp_reg[6]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 activation[0]
                            (input port)
  Destination:            conv/MAC[8].mac/tmp_reg[7]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.081ns  (logic 8.231ns (40.987%)  route 11.851ns (59.013%))
  Logic Levels:           13  (CARRY4=7 DSP48E1=1 IBUF=1 LUT1=2 LUT3=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 f  activation[0] (IN)
                         net (fo=0)                   0.000     0.000    activation[0]
    W6                   IBUF (Prop_ibuf_I_O)         0.956     0.956 f  activation_IBUF[0]_inst/O
                         net (fo=10, routed)          4.947     5.902    conv/MAC[0].mac2/mul/activation_IBUF[0]
    SLICE_X78Y43         LUT1 (Prop_lut1_I0_O)        0.124     6.026 r  conv/MAC[0].mac2/mul/f_result_i_29/O
                         net (fo=1, routed)           0.471     6.497    conv/MAC[0].mac2/mul/a_2cmp0[0]
    SLICE_X79Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.077 r  conv/MAC[0].mac2/mul/f_result_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.077    conv/MAC[0].mac2/mul/f_result_i_18_n_0
    SLICE_X79Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.191 r  conv/MAC[0].mac2/mul/f_result_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.191    conv/MAC[0].mac2/mul/f_result_i_17_n_0
    SLICE_X79Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.305 r  conv/MAC[0].mac2/mul/f_result_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.305    conv/MAC[0].mac2/mul/f_result_i_16_n_0
    SLICE_X79Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.639 r  conv/MAC[0].mac2/mul/f_result_i_15/O[1]
                         net (fo=1, routed)           0.802     8.441    conv/MAC[0].mac2/mul/a_2cmp[14]
    SLICE_X78Y46         LUT3 (Prop_lut3_I0_O)        0.303     8.744 r  conv/MAC[0].mac2/mul/f_result_i_1/O
                         net (fo=9, routed)           2.239    10.983    conv/MAC[8].mac/mul/A[14]
    DSP48_X4Y25          DSP48E1 (Prop_dsp48e1_A[14]_P[12])
                                                      3.841    14.824 f  conv/MAC[8].mac/mul/f_result/P[12]
                         net (fo=3, routed)           1.491    16.315    conv/MAC[8].mac/mul/P[0]
    SLICE_X106Y58        LUT1 (Prop_lut1_I0_O)        0.124    16.439 r  conv/MAC[8].mac/mul/c_carry_i_6/O
                         net (fo=1, routed)           0.337    16.776    conv/MAC[8].mac/mul/c_carry_i_6_n_0
    SLICE_X106Y59        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    17.356 r  conv/MAC[8].mac/mul/c_carry_i_5__6/CO[3]
                         net (fo=1, routed)           0.000    17.356    conv/MAC[8].mac/mul/c_carry_i_5__6_n_0
    SLICE_X106Y60        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.578 r  conv/MAC[8].mac/mul/c_carry__0_i_5__6/O[0]
                         net (fo=1, routed)           1.078    18.656    conv/MAC[8].mac/mul/c_carry__0_i_5__6_n_7
    SLICE_X107Y59        LUT4 (Prop_lut4_I0_O)        0.299    18.955 r  conv/MAC[8].mac/mul/c_carry__0_i_3__6/O
                         net (fo=1, routed)           0.000    18.955    conv/MAC[8].mac/add1/tmp_reg[7][1]
    SLICE_X107Y59        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    19.595 r  conv/MAC[8].mac/add1/c_carry__0/O[3]
                         net (fo=2, routed)           0.487    20.081    conv/MAC[8].mac/add1_n_8
    SLICE_X113Y60        FDCE                                         r  conv/MAC[8].mac/tmp_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pool/log/load_sr_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            pool/SR__0/genblk1[3].sr_reg[3][0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.141ns (48.342%)  route 0.151ns (51.658%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y59        FDRE                         0.000     0.000 r  pool/log/load_sr_reg/C
    SLICE_X109Y59        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pool/log/load_sr_reg/Q
                         net (fo=49, routed)          0.151     0.292    pool/SR__0/load_sr
    SLICE_X111Y59        FDCE                                         r  pool/SR__0/genblk1[3].sr_reg[3][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pool/SR__0/genblk1_c_6/C
                            (rising edge-triggered cell FDCE)
  Destination:            pool/SR__0/genblk1_c_7/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.141ns (47.699%)  route 0.155ns (52.301%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y61        FDCE                         0.000     0.000 r  pool/SR__0/genblk1_c_6/C
    SLICE_X106Y61        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  pool/SR__0/genblk1_c_6/Q
                         net (fo=1, routed)           0.155     0.296    pool/SR__0/genblk1_c_6_n_0
    SLICE_X106Y61        FDCE                                         r  pool/SR__0/genblk1_c_7/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conv/MAC_c_3/C
                            (rising edge-triggered cell FDCE)
  Destination:            conv/MAC_c_4/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.141ns (47.141%)  route 0.158ns (52.859%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y57         FDCE                         0.000     0.000 r  conv/MAC_c_3/C
    SLICE_X99Y57         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  conv/MAC_c_3/Q
                         net (fo=1, routed)           0.158     0.299    conv/MAC_c_3_n_0
    SLICE_X99Y57         FDCE                                         r  conv/MAC_c_4/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pool/SR__0/genblk1_c/C
                            (rising edge-triggered cell FDCE)
  Destination:            pool/SR__0/genblk1_c_6/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.141ns (46.584%)  route 0.162ns (53.416%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y61        FDCE                         0.000     0.000 r  pool/SR__0/genblk1_c/C
    SLICE_X106Y61        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  pool/SR__0/genblk1_c/Q
                         net (fo=1, routed)           0.162     0.303    pool/SR__0/genblk1_c_n_0
    SLICE_X106Y61        FDCE                                         r  pool/SR__0/genblk1_c_6/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conv/MAC_c/C
                            (rising edge-triggered cell FDCE)
  Destination:            conv/MAC_c_0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.141ns (41.346%)  route 0.200ns (58.654%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y59         FDCE                         0.000     0.000 r  conv/MAC_c/C
    SLICE_X97Y59         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  conv/MAC_c/Q
                         net (fo=1, routed)           0.200     0.341    conv/MAC_c_n_0
    SLICE_X98Y59         FDCE                                         r  conv/MAC_c_0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pool/log/col_count_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            pool/log/col_count_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.186ns (53.922%)  route 0.159ns (46.078%))
  Logic Levels:           2  (FDSE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y69        FDSE                         0.000     0.000 r  pool/log/col_count_reg[0]/C
    SLICE_X105Y69        FDSE (Prop_fdse_C_Q)         0.141     0.141 f  pool/log/col_count_reg[0]/Q
                         net (fo=75, routed)          0.159     0.300    pool/log/load_sr0
    SLICE_X104Y69        LUT5 (Prop_lut5_I2_O)        0.045     0.345 r  pool/log/col_count[30]_i_1/O
                         net (fo=1, routed)           0.000     0.345    pool/log/col_count[30]_i_1_n_0
    SLICE_X104Y69        FDSE                                         r  pool/log/col_count_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conv/MAC[2].SR/genblk1[6].sr_reg[6][0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            conv/MAC[3].mac2/tmp_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.256ns (72.849%)  route 0.095ns (27.151%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y52         FDCE                         0.000     0.000 r  conv/MAC[2].SR/genblk1[6].sr_reg[6][0]/C
    SLICE_X99Y52         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  conv/MAC[2].SR/genblk1[6].sr_reg[6][0]/Q
                         net (fo=1, routed)           0.095     0.236    conv/MAC[3].mac2/mul/tmp_reg[15][0]
    SLICE_X101Y51        LUT2 (Prop_lut2_I1_O)        0.045     0.281 r  conv/MAC[3].mac2/mul/c_carry_i_4__1/O
                         net (fo=1, routed)           0.000     0.281    conv/MAC[3].mac2/add1/S[0]
    SLICE_X101Y51        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.351 r  conv/MAC[3].mac2/add1/c_carry/O[0]
                         net (fo=1, routed)           0.000     0.351    conv/MAC[3].mac2/add1_n_15
    SLICE_X101Y51        FDCE                                         r  conv/MAC[3].mac2/tmp_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conv/MAC_c_1/C
                            (rising edge-triggered cell FDCE)
  Destination:            conv/MAC_c_2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.164ns (46.314%)  route 0.190ns (53.686%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y59         FDCE                         0.000     0.000 r  conv/MAC_c_1/C
    SLICE_X98Y59         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  conv/MAC_c_1/Q
                         net (fo=1, routed)           0.190     0.354    conv/MAC_c_1_n_0
    SLICE_X98Y59         FDCE                                         r  conv/MAC_c_2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conv/MAC_c_4/C
                            (rising edge-triggered cell FDCE)
  Destination:            conv/MAC_c_5/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.141ns (39.811%)  route 0.213ns (60.189%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y57         FDCE                         0.000     0.000 r  conv/MAC_c_4/C
    SLICE_X99Y57         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  conv/MAC_c_4/Q
                         net (fo=1, routed)           0.213     0.354    conv/MAC_c_4_n_0
    SLICE_X99Y57         FDCE                                         r  conv/MAC_c_5/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pool/log/load_sr_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            pool/SR__0/genblk1[3].sr_reg[3][13]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.141ns (39.561%)  route 0.215ns (60.439%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y59        FDRE                         0.000     0.000 r  pool/log/load_sr_reg/C
    SLICE_X109Y59        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pool/log/load_sr_reg/Q
                         net (fo=49, routed)          0.215     0.356    pool/SR__0/load_sr
    SLICE_X111Y60        FDCE                                         r  pool/SR__0/genblk1[3].sr_reg[3][13]/CE
  -------------------------------------------------------------------    -------------------





