Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/VIVADO/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 204dc31ab1c745018fff9fedc6823c34 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_behav xil_defaultlib.TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CI' [C:/Users/ancac/project_3/project_3.srcs/sources_1/new/TOP.v:16]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'b' [C:/Users/ancac/project_3/project_3.srcs/sources_1/new/miniTOP.v:19]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ci' [C:/Users/ancac/project_3/project_3.srcs/sources_1/new/miniTOP.v:20]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 's' [C:/Users/ancac/project_3/project_3.srcs/sources_1/new/miniTOP.v:21]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sumator4
Compiling module xil_defaultlib.cmp
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.miniTOP
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_behav
