

================================================================
== Vitis HLS Report for 'hls_get_field_from_nmea'
================================================================
* Date:           Sat Nov 16 22:45:36 2024

* Version:        2023.2.1 (Build 4070103 on Dec 13 2023)
* Project:        gps-parser
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  0.10 us|  6.803 ns|    27.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------+--------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                            |                                                  |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                          Instance                          |                      Module                      |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------------------------------------------+--------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_hls_get_field_from_nmea_Pipeline_VITIS_LOOP_53_2_fu_44  |hls_get_field_from_nmea_Pipeline_VITIS_LOOP_53_2  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +------------------------------------------------------------+--------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_51_1  |        ?|        ?|         ?|          -|          -|  1 ~ 9|        no|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    114|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|     133|    178|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     43|    -|
|Register         |        -|    -|     148|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     281|    335|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------+--------------------------------------------------+---------+----+-----+-----+-----+
    |                          Instance                          |                      Module                      | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------------------------------+--------------------------------------------------+---------+----+-----+-----+-----+
    |grp_hls_get_field_from_nmea_Pipeline_VITIS_LOOP_53_2_fu_44  |hls_get_field_from_nmea_Pipeline_VITIS_LOOP_53_2  |        0|   0|  133|  178|    0|
    +------------------------------------------------------------+--------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                       |                                                  |        0|   0|  133|  178|    0|
    +------------------------------------------------------------+--------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln57_fu_106_p2    |         +|   0|  0|  71|          64|          64|
    |i_2_fu_92_p2          |         +|   0|  0|  13|           4|           1|
    |icmp_ln51_1_fu_87_p2  |      icmp|   0|  0|  13|           4|           4|
    |icmp_ln51_fu_52_p2    |      icmp|   0|  0|  13|           4|           1|
    |select_ln51_fu_58_p3  |    select|   0|  0|   4|           1|           4|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 114|          77|          74|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |ap_NS_fsm   |  25|          5|    1|          5|
    |i_fu_30     |   9|          2|    4|          8|
    |idx2_fu_26  |   9|          2|   64|        128|
    +------------+----+-----------+-----+-----------+
    |Total       |  43|          9|   69|        141|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------+----+----+-----+-----------+
    |                                   Name                                  | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln51_loc_fu_34                                                       |  64|   0|   64|          0|
    |ap_CS_fsm                                                                |   4|   0|    4|          0|
    |grp_hls_get_field_from_nmea_Pipeline_VITIS_LOOP_53_2_fu_44_ap_start_reg  |   1|   0|    1|          0|
    |i_fu_30                                                                  |   4|   0|    4|          0|
    |idx2_fu_26                                                               |  64|   0|   64|          0|
    |select_ln51_reg_136                                                      |   4|   0|    4|          0|
    |trunc_ln51_reg_144                                                       |   7|   0|    7|          0|
    +-------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                    | 148|   0|  148|          0|
    +-------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+---------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  hls_get_field_from_nmea|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  hls_get_field_from_nmea|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  hls_get_field_from_nmea|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  hls_get_field_from_nmea|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  hls_get_field_from_nmea|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  hls_get_field_from_nmea|  return value|
|ap_return            |  out|    7|  ap_ctrl_hs|  hls_get_field_from_nmea|  return value|
|fieldnum             |   in|    4|     ap_none|                 fieldnum|        scalar|
|stored_msg_address0  |  out|    7|   ap_memory|               stored_msg|         array|
|stored_msg_ce0       |  out|    1|   ap_memory|               stored_msg|         array|
|stored_msg_q0        |   in|    8|   ap_memory|               stored_msg|         array|
+---------------------+-----+-----+------------+-------------------------+--------------+

