
Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
    1    1                      ;/-------------------------------------------------------------------------------------------------\
    2    2                      ;|                               Digital/Analog Converter Subroutines                              |
    3    3                      ;|-------------------------------------------------------------------------------------------------|
    4    4                      ;|HARDWARE DESCRIPTION                                                                             |
    5    5                      ;|Manufacturer:      Microchip Techology Inc.                                                      |
    6    6                      ;|Model Number:      MCP4922                                                                       |
    7    7                      ;|Summary:           The MCP4922 devics is a dual 12-bit buffered voltage output DAC.              |
    8    8                      ;|                   The device operates over SPI with 10MHz clock support. Simultaneous           |
    9    9                      ;|                   latching of the dual DACs can be done with the ~LDAC pin.                     |
   10   10                      ;| Pins Used:        PS5 (MOSI)                                                                    |
   11   11                      ;|                   PS6 (SCK)                                                                     |
   12   12                      ;|                   PT7 (CS)                                                                      |
   13   13                      ;|                                                                                                 |
   14   14                      ;|SUBROUTINE DESCRIPTION                                                                           |
   15   15                      ;|OUTDACx:           Sends the least significant 12 bits of D to DAC channel A or B                |
   16   16                      ;|                   via SPI. First 4 bits of D are changed to configuration bits for the MCP4922  |
   17   17                      ;\-------------------------------------------------------------------------------------------------/
   18   18                      
   19   19                                  INCLUDE 'derivative.inc'     
16685   20                                  XDEF  OUTDACA, OUTDACB
16686   21                                  XREF  DELAY_1ms
16687   22                      
16688   23                      Lib_DAC:    SECTION
16689   24                      
16690   25                      ; DAC Equates    
16691   26          0000 0260   DACPort     EQU   PTH                                  ; Port which DAC is on
16692   27          0000 0262   DACDDR      EQU   DDRH                                 ; Port which DAC is on
16693   28          0000 0002   mDACSS      EQU   mPTH_PTH1     
16694   29                      
16695   30                      
16696   31                      OUTDACA:
16697   32   000000 840F                    anda  #%00001111                           ; Make sure the first four bits of D are zero
16698   33   000002 8A30                    oraa  #%00110000                           ; Set the config bits of the SPI packet
16699   34                      ;                   ||||
16700   35                      ;                   ||| \_______________________________ !SHDN=1 (Active Mode Operation; Vout is available)
16701   36                      ;                   || \________________________________ !GA=1 (Output Gain=1; Vout=Vref*D/4096)
16702   37                      ;                   | \_________________________________ BUF=0 (Unbuffered)
16703   38                      ;                    \__________________________________ !A/B=0 (Write to DACA)
16704   39   000004 2004                    bra   OUTDAC
16705   40                      
16706   41                      OUTDACB:  
16707   42   000006 840F                    anda  #%00001111                           ; Make sure the first four bits of D are zero
16708   43   000008 8AB0                    oraa  #%10110000                           ; Set the config bits of the SPI packet
16709   44                      ;                   ||||
16710   45                      ;                   ||| \_______________________________ !SHDN=1 (Active Mode Operation; Vout is available)
16711   46                      ;                   || \________________________________ !GA=1 (Output Gain=1; Vout=Vref*D/4096)
16712   47                      ;                   | \_________________________________ BUF=0 (Unbuffered)
16713   48                      ;                    \__________________________________ !A/B=1 (Write to DACB)
16714   49                      
16715   50                      OUTDAC:            
16716   51   00000A 1D02 6002               bclr  DACPort,  #mDACSS;               ; Set Port T pin 7 high
16717   52                                  
16718   53   00000E 4FDB 20FC               brclr SPI0SR,   #mSPI0SR_SPTEF, *         ; Wait until the output buffer is clear 
16719   54   000012 5ADD                    staa  SPI0DR                              ; Output first byte
16720   55   000014 4FDB 80FC               brclr SPI0SR,   #mSPI0SR_SPIF, *          ; Wait until the output buffer is clear 
16721   56                                                                                                                  
16722   57   000018 F700 DD                 tst   SPI0DR                              ; Read SPI Data register to clear SPIF                                        
16723   58                                                                                                                     
16724   59   00001B 4FDB 20FC               brclr SPI0SR,   #mSPI0SR_SPTEF, *         ; Wait until the output buffer is clear 
16725   60   00001F 5BDD                    stab  SPI0DR                              ; Output second byte                     
16726   61   000021 4FDB 80FC               brclr SPI0SR,   #mSPI0SR_SPIF, *          ; Wait until the output buffer is clear  
16727   62                                                                                                                  
16728   63   000025 F700 DD                 tst   SPI0DR                              ; Read SPI Data register to clear SPIF
16729   64                                  

Freescale HC12-Assembler 
(c) Copyright Freescale 1987-2010

 Abs. Rel.   Loc    Obj. code   Source line
 ---- ----   ------ ---------   -----------
16730   65   000028 1C02 6002               bset  DACPort,  #mDACSS;                  ; Set Port T pin 7 high
16731   66   00002C 3D                      rts        
