# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Fianl_Projact.srcs/sources_1/imports/Sources/Decoder_2_to_4.vhd" \
"../../../../Fianl_Projact.srcs/sources_1/imports/Sources/Decoder_3_to_8.vhd" \
"../../../../Fianl_Projact.srcs/sources_1/imports/Sources/Reg.vhd" \
"../../../../Fianl_Projact.srcs/sources_1/imports/Sources/RegisterBank.vhd" \
"../../../../Fianl_Projact.srcs/sim_1/imports/new/RegisterBank_Sim.vhd" \

# Do not sort compile order
nosort
