{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1541311294565 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1541311294565 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 04 00:01:34 2018 " "Processing started: Sun Nov 04 00:01:34 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1541311294565 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1541311294565 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uart_tx -c uart_tx " "Command: quartus_map --read_settings_files=on --write_settings_files=off uart_tx -c uart_tx" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1541311294565 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1541311295592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_tx-arch " "Found design unit 1: uart_tx-arch" {  } { { "uart_tx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART_TX/uart_tx.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541311296413 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "uart_tx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART_TX/uart_tx.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541311296413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541311296413 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "uart_tx " "Elaborating entity \"uart_tx\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1541311296459 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state_next uart_tx.vhd(20) " "Verilog HDL or VHDL warning at uart_tx.vhd(20): object \"state_next\" assigned a value but never read" {  } { { "uart_tx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART_TX/uart_tx.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1541311296461 "|uart_tx"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_next uart_tx.vhd(21) " "Verilog HDL or VHDL warning at uart_tx.vhd(21): object \"s_next\" assigned a value but never read" {  } { { "uart_tx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART_TX/uart_tx.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1541311296461 "|uart_tx"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "state_reg uart_tx.vhd(26) " "VHDL Process Statement warning at uart_tx.vhd(26): inferring latch(es) for signal or variable \"state_reg\", which holds its previous value in one or more paths through the process" {  } { { "uart_tx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART_TX/uart_tx.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1541311296461 "|uart_tx"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_reg uart_tx.vhd(26) " "VHDL Process Statement warning at uart_tx.vhd(26): inferring latch(es) for signal or variable \"s_reg\", which holds its previous value in one or more paths through the process" {  } { { "uart_tx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART_TX/uart_tx.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1541311296461 "|uart_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_reg\[0\] uart_tx.vhd(26) " "Inferred latch for \"s_reg\[0\]\" at uart_tx.vhd(26)" {  } { { "uart_tx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART_TX/uart_tx.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541311296464 "|uart_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_reg\[1\] uart_tx.vhd(26) " "Inferred latch for \"s_reg\[1\]\" at uart_tx.vhd(26)" {  } { { "uart_tx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART_TX/uart_tx.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541311296464 "|uart_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_reg\[2\] uart_tx.vhd(26) " "Inferred latch for \"s_reg\[2\]\" at uart_tx.vhd(26)" {  } { { "uart_tx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART_TX/uart_tx.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541311296464 "|uart_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_reg\[3\] uart_tx.vhd(26) " "Inferred latch for \"s_reg\[3\]\" at uart_tx.vhd(26)" {  } { { "uart_tx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART_TX/uart_tx.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541311296464 "|uart_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_reg.stop uart_tx.vhd(26) " "Inferred latch for \"state_reg.stop\" at uart_tx.vhd(26)" {  } { { "uart_tx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART_TX/uart_tx.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541311296464 "|uart_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_reg.data uart_tx.vhd(26) " "Inferred latch for \"state_reg.data\" at uart_tx.vhd(26)" {  } { { "uart_tx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART_TX/uart_tx.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541311296464 "|uart_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_reg.start uart_tx.vhd(26) " "Inferred latch for \"state_reg.start\" at uart_tx.vhd(26)" {  } { { "uart_tx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART_TX/uart_tx.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541311296464 "|uart_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_reg.idle uart_tx.vhd(26) " "Inferred latch for \"state_reg.idle\" at uart_tx.vhd(26)" {  } { { "uart_tx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART_TX/uart_tx.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541311296464 "|uart_tx"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "tx_done_tick GND " "Pin \"tx_done_tick\" is stuck at GND" {  } { { "uart_tx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART_TX/uart_tx.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541311296944 "|uart_tx|tx_done_tick"} { "Warning" "WMLS_MLS_STUCK_PIN" "tx VCC " "Pin \"tx\" is stuck at VCC" {  } { { "uart_tx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART_TX/uart_tx.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541311296944 "|uart_tx|tx"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1541311296944 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1541311297161 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541311297161 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "uart_tx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART_TX/uart_tx.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541311297218 "|uart_tx|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "uart_tx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART_TX/uart_tx.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541311297218 "|uart_tx|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "tx_start " "No output dependent on input pin \"tx_start\"" {  } { { "uart_tx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART_TX/uart_tx.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541311297218 "|uart_tx|tx_start"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_tick " "No output dependent on input pin \"s_tick\"" {  } { { "uart_tx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART_TX/uart_tx.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541311297218 "|uart_tx|s_tick"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "din\[0\] " "No output dependent on input pin \"din\[0\]\"" {  } { { "uart_tx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART_TX/uart_tx.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541311297218 "|uart_tx|din[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "din\[1\] " "No output dependent on input pin \"din\[1\]\"" {  } { { "uart_tx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART_TX/uart_tx.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541311297218 "|uart_tx|din[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "din\[2\] " "No output dependent on input pin \"din\[2\]\"" {  } { { "uart_tx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART_TX/uart_tx.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541311297218 "|uart_tx|din[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "din\[3\] " "No output dependent on input pin \"din\[3\]\"" {  } { { "uart_tx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART_TX/uart_tx.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541311297218 "|uart_tx|din[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "din\[4\] " "No output dependent on input pin \"din\[4\]\"" {  } { { "uart_tx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART_TX/uart_tx.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541311297218 "|uart_tx|din[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "din\[5\] " "No output dependent on input pin \"din\[5\]\"" {  } { { "uart_tx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART_TX/uart_tx.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541311297218 "|uart_tx|din[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "din\[6\] " "No output dependent on input pin \"din\[6\]\"" {  } { { "uart_tx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART_TX/uart_tx.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541311297218 "|uart_tx|din[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "din\[7\] " "No output dependent on input pin \"din\[7\]\"" {  } { { "uart_tx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART_TX/uart_tx.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541311297218 "|uart_tx|din[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1541311297218 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "14 " "Implemented 14 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1541311297219 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1541311297219 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1541311297219 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4650 " "Peak virtual memory: 4650 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1541311297260 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 04 00:01:37 2018 " "Processing ended: Sun Nov 04 00:01:37 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1541311297260 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1541311297260 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1541311297260 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1541311297260 ""}
