Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Wed May  7 10:33:46 2025
| Host         : MAPNitro5 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file chronoscore_control_sets_placed.rpt
| Design       : chronoscore
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    15 |
|    Minimum number of control sets                        |    15 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    64 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    15 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     9 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              27 |           19 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              46 |           13 |
| Yes          | No                    | No                     |               7 |            2 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              32 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+-----------------------+---------------------------+------------------+----------------+--------------+
|    Clock Signal    |     Enable Signal     |      Set/Reset Signal     | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------+-----------------------+---------------------------+------------------+----------------+--------------+
|  U2/XOR_V/Y_reg/G0 |                       |                           |                1 |              1 |         1.00 |
|  U2/XOR_L/Y_reg/G0 |                       |                           |                1 |              1 |         1.00 |
|  GCLK_IBUF_BUFG    |                       | U4/U0/Q[1]                |                2 |              4 |         2.00 |
|  GCLK_IBUF_BUFG    | U2/CPT_L_unit/E[0]    | U2/CPT_L_unit/SR[0]       |                1 |              4 |         4.00 |
|  GCLK_IBUF_BUFG    | U2/CPT_V_unit/E[0]    | U2/CPT_V_unit/SR[0]       |                1 |              4 |         4.00 |
|  GCLK_IBUF_BUFG    | U2/REG1_V2/Q_reg_1[0] | U2/XOR_V/Q_reg[0]         |                1 |              4 |         4.00 |
|  GCLK_IBUF_BUFG    | U2/REG1_L2/Q_reg_1[0] | U2/XOR_L/Q_reg[0]         |                1 |              4 |         4.00 |
|  GCLK_IBUF_BUFG    | U1/CPT2/E[0]          | U1/CPT2/SR[0]             |                1 |              4 |         4.00 |
|  GCLK_IBUF_BUFG    | U1/CPT3/E[0]          | U1/CPT3/SR[0]             |                1 |              4 |         4.00 |
|  GCLK_IBUF_BUFG    | U1/CPT1/E[0]          | U1/CPT1/SR[0]             |                1 |              4 |         4.00 |
|  GCLK_IBUF_BUFG    | U1/REG1/Q_reg_0[0]    | U1/REG1/Q_reg_1[0]        |                1 |              4 |         4.00 |
|  GCLK_IBUF_BUFG    | U0/E[0]               |                           |                2 |              7 |         3.50 |
|  GCLK_IBUF_BUFG    |                       | U0/counter_ms[16]_i_1_n_0 |                4 |             16 |         4.00 |
|  GCLK_IBUF_BUFG    |                       |                           |               17 |             25 |         1.47 |
|  GCLK_IBUF_BUFG    |                       | U0/counter_s[26]_i_1_n_0  |                7 |             26 |         3.71 |
+--------------------+-----------------------+---------------------------+------------------+----------------+--------------+


