{
  "module_name": "intel_psr_regs.h",
  "hash_id": "e99d68235b28e8ef5e24c157e5aedda105e95c95b47d9b14c4113caad942b4af",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/i915/display/intel_psr_regs.h",
  "human_readable_source": " \n \n\n#ifndef __INTEL_PSR_REGS_H__\n#define __INTEL_PSR_REGS_H__\n\n#include \"intel_display_reg_defs.h\"\n#include \"intel_dp_aux_regs.h\"\n\n#define TRANS_EXITLINE(trans)\t_MMIO_TRANS2((trans), _TRANS_EXITLINE_A)\n#define   EXITLINE_ENABLE\tREG_BIT(31)\n#define   EXITLINE_MASK\t\tREG_GENMASK(12, 0)\n#define   EXITLINE_SHIFT\t0\n\n \n#define HSW_SRD_CTL\t\t\t\t_MMIO(0x64800)\n#define _SRD_CTL_A\t\t\t\t0x60800\n#define _SRD_CTL_EDP\t\t\t\t0x6f800\n#define EDP_PSR_CTL(tran)\t\t\t_MMIO_TRANS2(tran, _SRD_CTL_A)\n#define   EDP_PSR_ENABLE\t\t\tREG_BIT(31)\n#define   BDW_PSR_SINGLE_FRAME\t\t\tREG_BIT(30)\n#define   EDP_PSR_RESTORE_PSR_ACTIVE_CTX_MASK\tREG_BIT(29)  \n#define   EDP_PSR_LINK_STANDBY\t\t\tREG_BIT(27)\n#define   EDP_PSR_MIN_LINK_ENTRY_TIME_MASK\tREG_GENMASK(26, 25)\n#define   EDP_PSR_MIN_LINK_ENTRY_TIME_8_LINES\tREG_FIELD_PREP(EDP_PSR_MIN_LINK_ENTRY_TIME_MASK, 0)\n#define   EDP_PSR_MIN_LINK_ENTRY_TIME_4_LINES\tREG_FIELD_PREP(EDP_PSR_MIN_LINK_ENTRY_TIME_MASK, 1)\n#define   EDP_PSR_MIN_LINK_ENTRY_TIME_2_LINES\tREG_FIELD_PREP(EDP_PSR_MIN_LINK_ENTRY_TIME_MASK, 2)\n#define   EDP_PSR_MIN_LINK_ENTRY_TIME_0_LINES\tREG_FIELD_PREP(EDP_PSR_MIN_LINK_ENTRY_TIME_MASK, 3)\n#define   EDP_PSR_MAX_SLEEP_TIME_MASK\t\tREG_GENMASK(24, 20)\n#define   EDP_PSR_MAX_SLEEP_TIME(x)\t\tREG_FIELD_PREP(EDP_PSR_MAX_SLEEP_TIME_MASK, (x))\n#define   EDP_PSR_SKIP_AUX_EXIT\t\t\tREG_BIT(12)\n#define   EDP_PSR_TP_MASK\t\t\tREG_BIT(11)\n#define   EDP_PSR_TP_TP1_TP2\t\t\tREG_FIELD_PREP(EDP_PSR_TP_MASK, 0)\n#define   EDP_PSR_TP_TP1_TP3\t\t\tREG_FIELD_PREP(EDP_PSR_TP_MASK, 1)\n#define   EDP_PSR_CRC_ENABLE\t\t\tREG_BIT(10)  \n#define   EDP_PSR_TP2_TP3_TIME_MASK\t\tREG_GENMASK(9, 8)\n#define   EDP_PSR_TP2_TP3_TIME_500us\t\tREG_FIELD_PREP(EDP_PSR_TP2_TP3_TIME_MASK, 0)\n#define   EDP_PSR_TP2_TP3_TIME_100us\t\tREG_FIELD_PREP(EDP_PSR_TP2_TP3_TIME_MASK, 1)\n#define   EDP_PSR_TP2_TP3_TIME_2500us\t\tREG_FIELD_PREP(EDP_PSR_TP2_TP3_TIME_MASK, 2)\n#define   EDP_PSR_TP2_TP3_TIME_0us\t\tREG_FIELD_PREP(EDP_PSR_TP2_TP3_TIME_MASK, 3)\n#define   EDP_PSR_TP4_TIME_MASK\t\t\tREG_GENMASK(7, 6)\n#define   EDP_PSR_TP4_TIME_0us\t\t\tREG_FIELD_PREP(EDP_PSR_TP4_TIME_MASK, 3)  \n#define   EDP_PSR_TP1_TIME_MASK\t\t\tREG_GENMASK(5, 4)\n#define   EDP_PSR_TP1_TIME_500us\t\tREG_FIELD_PREP(EDP_PSR_TP1_TIME_MASK, 0)\n#define   EDP_PSR_TP1_TIME_100us\t\tREG_FIELD_PREP(EDP_PSR_TP1_TIME_MASK, 1)\n#define   EDP_PSR_TP1_TIME_2500us\t\tREG_FIELD_PREP(EDP_PSR_TP1_TIME_MASK, 2)\n#define   EDP_PSR_TP1_TIME_0us\t\t\tREG_FIELD_PREP(EDP_PSR_TP1_TIME_MASK, 3)\n#define   EDP_PSR_IDLE_FRAMES_MASK\t\tREG_GENMASK(3, 0)\n#define   EDP_PSR_IDLE_FRAMES(x)\t\tREG_FIELD_PREP(EDP_PSR_IDLE_FRAMES_MASK, (x))\n\n \n#define EDP_PSR_IMR\t\t\t\t_MMIO(0x64834)\n#define EDP_PSR_IIR\t\t\t\t_MMIO(0x64838)\n#define _PSR_IMR_A\t\t\t\t0x60814\n#define _PSR_IIR_A\t\t\t\t0x60818\n#define TRANS_PSR_IMR(tran)\t\t\t_MMIO_TRANS2(tran, _PSR_IMR_A)\n#define TRANS_PSR_IIR(tran)\t\t\t_MMIO_TRANS2(tran, _PSR_IIR_A)\n#define   _EDP_PSR_TRANS_SHIFT(trans)\t\t((trans) == TRANSCODER_EDP ? \\\n\t\t\t\t\t\t 0 : ((trans) - TRANSCODER_A + 1) * 8)\n#define   TGL_PSR_MASK\t\t\tREG_GENMASK(2, 0)\n#define   TGL_PSR_ERROR\t\t\tREG_BIT(2)\n#define   TGL_PSR_POST_EXIT\t\tREG_BIT(1)\n#define   TGL_PSR_PRE_ENTRY\t\tREG_BIT(0)\n#define   EDP_PSR_MASK(trans)\t\t(TGL_PSR_MASK <<\t\t\\\n\t\t\t\t\t _EDP_PSR_TRANS_SHIFT(trans))\n#define   EDP_PSR_ERROR(trans)\t\t(TGL_PSR_ERROR <<\t\t\\\n\t\t\t\t\t _EDP_PSR_TRANS_SHIFT(trans))\n#define   EDP_PSR_POST_EXIT(trans)\t(TGL_PSR_POST_EXIT <<\t\t\\\n\t\t\t\t\t _EDP_PSR_TRANS_SHIFT(trans))\n#define   EDP_PSR_PRE_ENTRY(trans)\t(TGL_PSR_PRE_ENTRY <<\t\t\\\n\t\t\t\t\t _EDP_PSR_TRANS_SHIFT(trans))\n\n#define HSW_SRD_AUX_CTL\t\t\t\t_MMIO(0x64810)\n#define _SRD_AUX_CTL_A\t\t\t\t0x60810\n#define _SRD_AUX_CTL_EDP\t\t\t0x6f810\n#define EDP_PSR_AUX_CTL(tran)\t\t\t_MMIO_TRANS2(tran, _SRD_AUX_CTL_A)\n#define   EDP_PSR_AUX_CTL_TIME_OUT_MASK\t\tDP_AUX_CH_CTL_TIME_OUT_MASK\n#define   EDP_PSR_AUX_CTL_MESSAGE_SIZE_MASK\tDP_AUX_CH_CTL_MESSAGE_SIZE_MASK\n#define   EDP_PSR_AUX_CTL_PRECHARGE_2US_MASK\tDP_AUX_CH_CTL_PRECHARGE_2US_MASK\n#define   EDP_PSR_AUX_CTL_ERROR_INTERRUPT\tREG_BIT(11)\n#define   EDP_PSR_AUX_CTL_BIT_CLOCK_2X_MASK\tDP_AUX_CH_CTL_BIT_CLOCK_2X_MASK\n\n#define HSW_SRD_AUX_DATA(i)\t\t\t_MMIO(0x64814 + (i) * 4)  \n#define _SRD_AUX_DATA_A\t\t\t\t0x60814\n#define _SRD_AUX_DATA_EDP\t\t\t0x6f814\n#define EDP_PSR_AUX_DATA(tran, i)\t\t_MMIO_TRANS2(tran, _SRD_AUX_DATA_A + (i) * 4)  \n\n#define HSW_SRD_STATUS\t\t\t\t_MMIO(0x64840)\n#define _SRD_STATUS_A\t\t\t\t0x60840\n#define _SRD_STATUS_EDP\t\t\t\t0x6f840\n#define EDP_PSR_STATUS(tran)\t\t\t_MMIO_TRANS2(tran, _SRD_STATUS_A)\n#define   EDP_PSR_STATUS_STATE_MASK\t\tREG_GENMASK(31, 29)\n#define   EDP_PSR_STATUS_STATE_IDLE\t\tREG_FIELD_PREP(EDP_PSR_STATUS_STATE_MASK, 0)\n#define   EDP_PSR_STATUS_STATE_SRDONACK\t\tREG_FIELD_PREP(EDP_PSR_STATUS_STATE_MASK, 1)\n#define   EDP_PSR_STATUS_STATE_SRDENT\t\tREG_FIELD_PREP(EDP_PSR_STATUS_STATE_MASK, 2)\n#define   EDP_PSR_STATUS_STATE_BUFOFF\t\tREG_FIELD_PREP(EDP_PSR_STATUS_STATE_MASK, 3)\n#define   EDP_PSR_STATUS_STATE_BUFON\t\tREG_FIELD_PREP(EDP_PSR_STATUS_STATE_MASK, 4)\n#define   EDP_PSR_STATUS_STATE_AUXACK\t\tREG_FIELD_PREP(EDP_PSR_STATUS_STATE_MASK, 5)\n#define   EDP_PSR_STATUS_STATE_SRDOFFACK\tREG_FIELD_PREP(EDP_PSR_STATUS_STATE_MASK, 6)\n#define   EDP_PSR_STATUS_LINK_MASK\t\tREG_GENMASK(27, 26)\n#define   EDP_PSR_STATUS_LINK_FULL_OFF\t\tREG_FIELD_PREP(EDP_PSR_STATUS_LINK_MASK, 0)\n#define   EDP_PSR_STATUS_LINK_FULL_ON\t\tREG_FIELD_PREP(EDP_PSR_STATUS_LINK_MASK, 1)\n#define   EDP_PSR_STATUS_LINK_STANDBY\t\tREG_FIELD_PREP(EDP_PSR_STATUS_LINK_MASK, 2)\n#define   EDP_PSR_STATUS_MAX_SLEEP_TIMER_MASK\tREG_GENMASK(24, 20)\n#define   EDP_PSR_STATUS_COUNT_MASK\t\tREG_GENMASK(19, 16)\n#define   EDP_PSR_STATUS_AUX_ERROR\t\tREG_BIT(15)\n#define   EDP_PSR_STATUS_AUX_SENDING\t\tREG_BIT(12)\n#define   EDP_PSR_STATUS_SENDING_IDLE\t\tREG_BIT(9)\n#define   EDP_PSR_STATUS_SENDING_TP2_TP3\tREG_BIT(8)\n#define   EDP_PSR_STATUS_SENDING_TP1\t\tREG_BIT(4)\n#define   EDP_PSR_STATUS_IDLE_MASK\t\tREG_GENMASK(3, 0)\n\n#define HSW_SRD_PERF_CNT\t\t_MMIO(0x64844)\n#define _SRD_PERF_CNT_A\t\t\t0x60844\n#define _SRD_PERF_CNT_EDP\t\t0x6f844\n#define EDP_PSR_PERF_CNT(tran)\t\t_MMIO_TRANS2(tran, _SRD_PERF_CNT_A)\n#define   EDP_PSR_PERF_CNT_MASK\t\tREG_GENMASK(23, 0)\n\n \n#define HSW_SRD_DEBUG\t\t\t\t_MMIO(0x64860)\n#define _SRD_DEBUG_A\t\t\t\t0x60860\n#define _SRD_DEBUG_EDP\t\t\t\t0x6f860\n#define EDP_PSR_DEBUG(tran)\t\t\t_MMIO_TRANS2(tran, _SRD_DEBUG_A)\n#define   EDP_PSR_DEBUG_MASK_MAX_SLEEP\t\tREG_BIT(28)\n#define   EDP_PSR_DEBUG_MASK_LPSP\t\tREG_BIT(27)\n#define   EDP_PSR_DEBUG_MASK_MEMUP\t\tREG_BIT(26)\n#define   EDP_PSR_DEBUG_MASK_HPD\t\tREG_BIT(25)\n#define   EDP_PSR_DEBUG_MASK_FBC_MODIFY\t\tREG_BIT(24)\n#define   EDP_PSR_DEBUG_MASK_PRIMARY_FLIP\tREG_BIT(23)   \n#define   EDP_PSR_DEBUG_MASK_HDCP_ENABLE\tREG_BIT(22)   \n#define   EDP_PSR_DEBUG_MASK_SPRITE_ENABLE\tREG_BIT(21)   \n#define   EDP_PSR_DEBUG_MASK_CURSOR_MOVE\tREG_BIT(20)   \n#define   EDP_PSR_DEBUG_MASK_VBLANK_VSYNC_INT\tREG_BIT(19)   \n#define   EDP_PSR_DEBUG_MASK_DPST_PHASE_IN\tREG_BIT(18)   \n#define   EDP_PSR_DEBUG_MASK_KVMR_SESSION_EN\tREG_BIT(17)\n#define   EDP_PSR_DEBUG_MASK_DISP_REG_WRITE\tREG_BIT(16)   \n#define   EDP_PSR_DEBUG_EXIT_ON_PIXEL_UNDERRUN\tREG_BIT(15)   \n#define   EDP_PSR_DEBUG_RFB_UPDATE_SENT\t\tREG_BIT(2)   \n#define   EDP_PSR_DEBUG_ENTRY_COMPLETION\tREG_BIT(1)   \n\n#define _PSR2_CTL_A\t\t\t\t0x60900\n#define _PSR2_CTL_EDP\t\t\t\t0x6f900\n#define EDP_PSR2_CTL(tran)\t\t\t_MMIO_TRANS2(tran, _PSR2_CTL_A)\n#define   EDP_PSR2_ENABLE\t\t\tREG_BIT(31)\n#define   EDP_SU_TRACK_ENABLE\t\t\tREG_BIT(30)  \n#define   TGL_EDP_PSR2_BLOCK_COUNT_MASK\t\tREG_BIT(28)\n#define   TGL_EDP_PSR2_BLOCK_COUNT_NUM_2\tREG_FIELD_PREP(TGL_EDP_PSR2_BLOCK_COUNT_MASK, 0)\n#define   TGL_EDP_PSR2_BLOCK_COUNT_NUM_3\tREG_FIELD_PREP(TGL_EDP_PSR2_BLOCK_COUNT_MASK, 1)\n#define   EDP_Y_COORDINATE_ENABLE\t\tREG_BIT(25)  \n#define   EDP_PSR2_SU_SDP_SCANLINE\t\tREG_BIT(25)  \n#define   EDP_MAX_SU_DISABLE_TIME_MASK\t\tREG_GENMASK(24, 20)\n#define   EDP_MAX_SU_DISABLE_TIME(t)\t\tREG_FIELD_PREP(EDP_MAX_SU_DISABLE_TIME, (t))\n#define   EDP_PSR2_IO_BUFFER_WAKE_MASK\t\tREG_GENMASK(14, 13)\n#define   EDP_PSR2_IO_BUFFER_WAKE_MAX_LINES\t8\n#define   EDP_PSR2_IO_BUFFER_WAKE(lines)\tREG_FIELD_PREP(EDP_PSR2_IO_BUFFER_WAKE_MASK, \\\n\t\t\t\t\t\t\t       EDP_PSR2_IO_BUFFER_WAKE_MAX_LINES - (lines))\n#define   TGL_EDP_PSR2_IO_BUFFER_WAKE_MASK\tREG_GENMASK(15, 13)\n#define   TGL_EDP_PSR2_IO_BUFFER_WAKE_MIN_LINES\t5\n#define   TGL_EDP_PSR2_IO_BUFFER_WAKE(lines)\tREG_FIELD_PREP(TGL_EDP_PSR2_IO_BUFFER_WAKE_MASK, \\\n\t\t\t\t\t\t\t       (lines) - TGL_EDP_PSR2_IO_BUFFER_WAKE_MIN_LINES)\n#define   EDP_PSR2_FAST_WAKE_MASK\t\tREG_GENMASK(12, 11)\n#define   EDP_PSR2_FAST_WAKE_MAX_LINES\t\t8\n#define   EDP_PSR2_FAST_WAKE(lines)\t\tREG_FIELD_PREP(EDP_PSR2_FAST_WAKE_MASK, \\\n\t\t\t\t\t\t\t       EDP_PSR2_FAST_WAKE_MAX_LINES - (lines))\n#define   TGL_EDP_PSR2_FAST_WAKE_MASK\t\tREG_GENMASK(12, 10)\n#define   TGL_EDP_PSR2_FAST_WAKE_MIN_LINES\t5\n#define   TGL_EDP_PSR2_FAST_WAKE(lines)\t\tREG_FIELD_PREP(TGL_EDP_PSR2_FAST_WAKE_MASK, \\\n\t\t\t\t\t\t\t       (lines) - TGL_EDP_PSR2_FAST_WAKE_MIN_LINES)\n#define   EDP_PSR2_TP2_TIME_MASK\t\tREG_GENMASK(9, 8)\n#define   EDP_PSR2_TP2_TIME_500us\t\tREG_FIELD_PREP(EDP_PSR2_TP2_TIME_MASK, 0)\n#define   EDP_PSR2_TP2_TIME_100us\t\tREG_FIELD_PREP(EDP_PSR2_TP2_TIME_MASK, 1)\n#define   EDP_PSR2_TP2_TIME_2500us\t\tREG_FIELD_PREP(EDP_PSR2_TP2_TIME_MASK, 2)\n#define   EDP_PSR2_TP2_TIME_50us\t\tREG_FIELD_PREP(EDP_PSR2_TP2_TIME_MASK, 3)\n#define   EDP_PSR2_FRAME_BEFORE_SU_MASK\t\tREG_GENMASK(7, 4)\n#define   EDP_PSR2_FRAME_BEFORE_SU(a)\t\tREG_FIELD_PREP(EDP_PSR2_FRAME_BEFORE_SU_MASK, (a))\n#define   EDP_PSR2_IDLE_FRAMES_MASK\t\tREG_GENMASK(3, 0)\n#define   EDP_PSR2_IDLE_FRAMES(x)\t\tREG_FIELD_PREP(EDP_PSR2_IDLE_FRAMES_MASK, (x))\n\n#define _PSR_EVENT_TRANS_A\t\t\t0x60848\n#define _PSR_EVENT_TRANS_B\t\t\t0x61848\n#define _PSR_EVENT_TRANS_C\t\t\t0x62848\n#define _PSR_EVENT_TRANS_D\t\t\t0x63848\n#define _PSR_EVENT_TRANS_EDP\t\t\t0x6f848\n#define PSR_EVENT(tran)\t\t\t\t_MMIO_TRANS2(tran, _PSR_EVENT_TRANS_A)\n#define  PSR_EVENT_PSR2_WD_TIMER_EXPIRE\t\tREG_BIT(17)\n#define  PSR_EVENT_PSR2_DISABLED\t\tREG_BIT(16)\n#define  PSR_EVENT_SU_DIRTY_FIFO_UNDERRUN\tREG_BIT(15)\n#define  PSR_EVENT_SU_CRC_FIFO_UNDERRUN\t\tREG_BIT(14)\n#define  PSR_EVENT_GRAPHICS_RESET\t\tREG_BIT(12)\n#define  PSR_EVENT_PCH_INTERRUPT\t\tREG_BIT(11)\n#define  PSR_EVENT_MEMORY_UP\t\t\tREG_BIT(10)\n#define  PSR_EVENT_FRONT_BUFFER_MODIFY\t\tREG_BIT(9)\n#define  PSR_EVENT_WD_TIMER_EXPIRE\t\tREG_BIT(8)\n#define  PSR_EVENT_PIPE_REGISTERS_UPDATE\tREG_BIT(6)\n#define  PSR_EVENT_REGISTER_UPDATE\t\tREG_BIT(5)  \n#define  PSR_EVENT_HDCP_ENABLE\t\t\tREG_BIT(4)\n#define  PSR_EVENT_KVMR_SESSION_ENABLE\t\tREG_BIT(3)\n#define  PSR_EVENT_VBI_ENABLE\t\t\tREG_BIT(2)\n#define  PSR_EVENT_LPSP_MODE_EXIT\t\tREG_BIT(1)\n#define  PSR_EVENT_PSR_DISABLE\t\t\tREG_BIT(0)\n\n#define _PSR2_STATUS_A\t\t\t\t0x60940\n#define _PSR2_STATUS_EDP\t\t\t0x6f940\n#define EDP_PSR2_STATUS(tran)\t\t\t_MMIO_TRANS2(tran, _PSR2_STATUS_A)\n#define EDP_PSR2_STATUS_STATE_MASK\t\tREG_GENMASK(31, 28)\n#define EDP_PSR2_STATUS_STATE_DEEP_SLEEP\tREG_FIELD_PREP(EDP_PSR2_STATUS_STATE_MASK, 0x8)\n\n#define _PSR2_SU_STATUS_A\t\t0x60914\n#define _PSR2_SU_STATUS_EDP\t\t0x6f914\n#define _PSR2_SU_STATUS(tran, index)\t_MMIO_TRANS2(tran, _PSR2_SU_STATUS_A + (index) * 4)\n#define PSR2_SU_STATUS(tran, frame)\t(_PSR2_SU_STATUS(tran, (frame) / 3))\n#define PSR2_SU_STATUS_SHIFT(frame)\t(((frame) % 3) * 10)\n#define PSR2_SU_STATUS_MASK(frame)\t(0x3ff << PSR2_SU_STATUS_SHIFT(frame))\n#define PSR2_SU_STATUS_FRAMES\t\t8\n\n#define _PSR2_MAN_TRK_CTL_A\t\t\t\t\t0x60910\n#define _PSR2_MAN_TRK_CTL_EDP\t\t\t\t\t0x6f910\n#define PSR2_MAN_TRK_CTL(tran)\t\t\t\t\t_MMIO_TRANS2(tran, _PSR2_MAN_TRK_CTL_A)\n#define  PSR2_MAN_TRK_CTL_ENABLE\t\t\t\tREG_BIT(31)\n#define  PSR2_MAN_TRK_CTL_SU_REGION_START_ADDR_MASK\t\tREG_GENMASK(30, 21)\n#define  PSR2_MAN_TRK_CTL_SU_REGION_START_ADDR(val)\t\tREG_FIELD_PREP(PSR2_MAN_TRK_CTL_SU_REGION_START_ADDR_MASK, val)\n#define  PSR2_MAN_TRK_CTL_SU_REGION_END_ADDR_MASK\t\tREG_GENMASK(20, 11)\n#define  PSR2_MAN_TRK_CTL_SU_REGION_END_ADDR(val)\t\tREG_FIELD_PREP(PSR2_MAN_TRK_CTL_SU_REGION_END_ADDR_MASK, val)\n#define  PSR2_MAN_TRK_CTL_SF_SINGLE_FULL_FRAME\t\t\tREG_BIT(3)\n#define  PSR2_MAN_TRK_CTL_SF_CONTINUOS_FULL_FRAME\t\tREG_BIT(2)\n#define  PSR2_MAN_TRK_CTL_SF_PARTIAL_FRAME_UPDATE\t\tREG_BIT(1)\n#define  ADLP_PSR2_MAN_TRK_CTL_SU_REGION_START_ADDR_MASK\tREG_GENMASK(28, 16)\n#define  ADLP_PSR2_MAN_TRK_CTL_SU_REGION_START_ADDR(val)\tREG_FIELD_PREP(ADLP_PSR2_MAN_TRK_CTL_SU_REGION_START_ADDR_MASK, val)\n#define  ADLP_PSR2_MAN_TRK_CTL_SU_REGION_END_ADDR_MASK\t\tREG_GENMASK(12, 0)\n#define  ADLP_PSR2_MAN_TRK_CTL_SU_REGION_END_ADDR(val)\t\tREG_FIELD_PREP(ADLP_PSR2_MAN_TRK_CTL_SU_REGION_END_ADDR_MASK, val)\n#define  ADLP_PSR2_MAN_TRK_CTL_SF_PARTIAL_FRAME_UPDATE\t\tREG_BIT(31)\n#define  ADLP_PSR2_MAN_TRK_CTL_SF_SINGLE_FULL_FRAME\t\tREG_BIT(14)\n#define  ADLP_PSR2_MAN_TRK_CTL_SF_CONTINUOS_FULL_FRAME\t\tREG_BIT(13)\n\n#define _SEL_FETCH_PLANE_BASE_1_A\t\t0x70890\n#define _SEL_FETCH_PLANE_BASE_2_A\t\t0x708B0\n#define _SEL_FETCH_PLANE_BASE_3_A\t\t0x708D0\n#define _SEL_FETCH_PLANE_BASE_4_A\t\t0x708F0\n#define _SEL_FETCH_PLANE_BASE_5_A\t\t0x70920\n#define _SEL_FETCH_PLANE_BASE_6_A\t\t0x70940\n#define _SEL_FETCH_PLANE_BASE_7_A\t\t0x70960\n#define _SEL_FETCH_PLANE_BASE_CUR_A\t\t0x70880\n#define _SEL_FETCH_PLANE_BASE_1_B\t\t0x71890\n\n#define _SEL_FETCH_PLANE_BASE_A(plane) _PICK(plane, \\\n\t\t\t\t\t     _SEL_FETCH_PLANE_BASE_1_A, \\\n\t\t\t\t\t     _SEL_FETCH_PLANE_BASE_2_A, \\\n\t\t\t\t\t     _SEL_FETCH_PLANE_BASE_3_A, \\\n\t\t\t\t\t     _SEL_FETCH_PLANE_BASE_4_A, \\\n\t\t\t\t\t     _SEL_FETCH_PLANE_BASE_5_A, \\\n\t\t\t\t\t     _SEL_FETCH_PLANE_BASE_6_A, \\\n\t\t\t\t\t     _SEL_FETCH_PLANE_BASE_7_A, \\\n\t\t\t\t\t     _SEL_FETCH_PLANE_BASE_CUR_A)\n#define _SEL_FETCH_PLANE_BASE_1(pipe) _PIPE(pipe, _SEL_FETCH_PLANE_BASE_1_A, _SEL_FETCH_PLANE_BASE_1_B)\n#define _SEL_FETCH_PLANE_BASE(pipe, plane) (_SEL_FETCH_PLANE_BASE_1(pipe) - \\\n\t\t\t\t\t    _SEL_FETCH_PLANE_BASE_1_A + \\\n\t\t\t\t\t    _SEL_FETCH_PLANE_BASE_A(plane))\n\n#define _SEL_FETCH_PLANE_CTL_1_A\t\t0x70890\n#define PLANE_SEL_FETCH_CTL(pipe, plane) _MMIO(_SEL_FETCH_PLANE_BASE(pipe, plane) + \\\n\t\t\t\t\t       _SEL_FETCH_PLANE_CTL_1_A - \\\n\t\t\t\t\t       _SEL_FETCH_PLANE_BASE_1_A)\n#define PLANE_SEL_FETCH_CTL_ENABLE\t\tREG_BIT(31)\n\n#define _SEL_FETCH_PLANE_POS_1_A\t\t0x70894\n#define PLANE_SEL_FETCH_POS(pipe, plane) _MMIO(_SEL_FETCH_PLANE_BASE(pipe, plane) + \\\n\t\t\t\t\t       _SEL_FETCH_PLANE_POS_1_A - \\\n\t\t\t\t\t       _SEL_FETCH_PLANE_BASE_1_A)\n\n#define _SEL_FETCH_PLANE_SIZE_1_A\t\t0x70898\n#define PLANE_SEL_FETCH_SIZE(pipe, plane) _MMIO(_SEL_FETCH_PLANE_BASE(pipe, plane) + \\\n\t\t\t\t\t\t_SEL_FETCH_PLANE_SIZE_1_A - \\\n\t\t\t\t\t\t_SEL_FETCH_PLANE_BASE_1_A)\n\n#define _SEL_FETCH_PLANE_OFFSET_1_A\t\t0x7089C\n#define PLANE_SEL_FETCH_OFFSET(pipe, plane) _MMIO(_SEL_FETCH_PLANE_BASE(pipe, plane) + \\\n\t\t\t\t\t\t  _SEL_FETCH_PLANE_OFFSET_1_A - \\\n\t\t\t\t\t\t  _SEL_FETCH_PLANE_BASE_1_A)\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}