

================================================================
== Vitis HLS Report for 'mult_hw_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4'
================================================================
* Date:           Wed Nov 13 12:41:21 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        matmul
* Solution:       lab1sol1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       74|       74|  0.740 us|  0.740 us|   74|   74|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_24_3_VITIS_LOOP_25_4  |       72|       72|        10|          1|          1|    64|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      254|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       90|    -|
|Register             |        -|     -|      266|       64|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      266|      408|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln24_1_fu_181_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln24_fu_155_p2         |         +|   0|  0|  14|           7|           1|
    |add_ln25_fu_257_p2         |         +|   0|  0|  12|           5|           1|
    |add_ln26_1_fu_225_p2       |         +|   0|  0|  71|          64|          64|
    |add_ln26_2_fu_251_p2       |         +|   0|  0|   9|           2|           2|
    |add_ln26_fu_215_p2         |         +|   0|  0|  13|           6|           6|
    |icmp_ln24_fu_149_p2        |      icmp|   0|  0|  11|           7|           8|
    |icmp_ln25_fu_167_p2        |      icmp|   0|  0|  10|           5|           6|
    |lshr_ln26_fu_289_p2        |      lshr|   0|  0|  92|          32|          32|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|   2|           1|           1|
    |select_ln24_1_fu_187_p3    |    select|   0|  0|   3|           1|           3|
    |select_ln24_fu_173_p3      |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 254|         135|         128|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1_load              |   9|          2|    3|          6|
    |ap_sig_allocacmp_indvar_flatten9_load  |   9|          2|    7|         14|
    |ap_sig_allocacmp_j_load                |   9|          2|    5|         10|
    |gmem_blk_n_AR                          |   9|          2|    1|          2|
    |gmem_blk_n_R                           |   9|          2|    1|          2|
    |i_1_fu_86                              |   9|          2|    3|          6|
    |indvar_flatten9_fu_90                  |   9|          2|    7|         14|
    |j_fu_82                                |   9|          2|    5|         10|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |  90|         20|   34|         68|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln26_2_reg_335                |   2|   0|    2|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg  |   1|   0|    1|          0|
    |gmem_addr_read_reg_340            |  32|   0|   32|          0|
    |gmem_addr_reg_329                 |  64|   0|   64|          0|
    |i_1_fu_86                         |   3|   0|    3|          0|
    |indvar_flatten9_fu_90             |   7|   0|    7|          0|
    |j_fu_82                           |   5|   0|    5|          0|
    |zext_ln26_reg_324                 |   6|   0|   64|         58|
    |add_ln26_2_reg_335                |  64|  32|    2|          0|
    |zext_ln26_reg_324                 |  64|  32|   64|         58|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 266|  64|  262|        116|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |                   Source Object                  |    C Type    |
+---------------------+-----+-----+------------+--------------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  mult_hw_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  mult_hw_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  mult_hw_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  mult_hw_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  mult_hw_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  mult_hw_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4|  return value|
|m_axi_gmem_AWVALID   |  out|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_AWREADY   |   in|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_AWADDR    |  out|   64|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_AWID      |  out|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_AWLEN     |  out|   32|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_AWSIZE    |  out|    3|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_AWBURST   |  out|    2|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_AWLOCK    |  out|    2|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_AWCACHE   |  out|    4|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_AWPROT    |  out|    3|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_AWQOS     |  out|    4|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_AWREGION  |  out|    4|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_AWUSER    |  out|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_WVALID    |  out|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_WREADY    |   in|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_WDATA     |  out|   32|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_WSTRB     |  out|    4|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_WLAST     |  out|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_WID       |  out|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_WUSER     |  out|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_ARVALID   |  out|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_ARREADY   |   in|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_ARADDR    |  out|   64|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_ARID      |  out|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_ARLEN     |  out|   32|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_ARSIZE    |  out|    3|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_ARBURST   |  out|    2|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_ARLOCK    |  out|    2|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_ARCACHE   |  out|    4|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_ARPROT    |  out|    3|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_ARQOS     |  out|    4|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_ARREGION  |  out|    4|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_ARUSER    |  out|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_RVALID    |   in|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_RREADY    |  out|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_RDATA     |   in|   32|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_RLAST     |   in|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_RID       |   in|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_RFIFONUM  |   in|    9|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_RUSER     |   in|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_RRESP     |   in|    2|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_BVALID    |   in|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_BREADY    |  out|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_BRESP     |   in|    2|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_BID       |   in|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_BUSER     |   in|    1|       m_axi|                                              gmem|       pointer|
|B_V_address0         |  out|    6|   ap_memory|                                               B_V|         array|
|B_V_ce0              |  out|    1|   ap_memory|                                               B_V|         array|
|B_V_we0              |  out|    1|   ap_memory|                                               B_V|         array|
|B_V_d0               |  out|    8|   ap_memory|                                               B_V|         array|
|in2                  |   in|   64|     ap_none|                                               in2|        scalar|
|trunc_ln1            |   in|    2|     ap_none|                                         trunc_ln1|        scalar|
+---------------------+-----+-----+------------+--------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.76>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 13 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1"   --->   Operation 14 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten9 = alloca i32 1"   --->   Operation 15 'alloca' 'indvar_flatten9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 32, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln1_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %trunc_ln1"   --->   Operation 17 'read' 'trunc_ln1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%in2_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %in2"   --->   Operation 18 'read' 'in2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.38ns)   --->   "%store_ln0 = store i7 0, i7 %indvar_flatten9"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 20 [1/1] (0.38ns)   --->   "%store_ln0 = store i3 0, i3 %i_1"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 21 [1/1] (0.38ns)   --->   "%store_ln0 = store i5 0, i5 %j"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc46"   --->   Operation 22 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%indvar_flatten9_load = load i7 %indvar_flatten9" [matmul.cpp:24]   --->   Operation 23 'load' 'indvar_flatten9_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 25 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.59ns)   --->   "%icmp_ln24 = icmp_eq  i7 %indvar_flatten9_load, i7 64" [matmul.cpp:24]   --->   Operation 26 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.70ns)   --->   "%add_ln24 = add i7 %indvar_flatten9_load, i7 1" [matmul.cpp:24]   --->   Operation 27 'add' 'add_ln24' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln24 = br i1 %icmp_ln24, void %for.inc49, void %VITIS_LOOP_34_7.preheader.exitStub" [matmul.cpp:24]   --->   Operation 28 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%j_load = load i5 %j" [matmul.cpp:25]   --->   Operation 29 'load' 'j_load' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%i_1_load = load i3 %i_1" [matmul.cpp:24]   --->   Operation 30 'load' 'i_1_load' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.63ns)   --->   "%icmp_ln25 = icmp_eq  i5 %j_load, i5 16" [matmul.cpp:25]   --->   Operation 31 'icmp' 'icmp_ln25' <Predicate = (!icmp_ln24)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.27ns)   --->   "%select_ln24 = select i1 %icmp_ln25, i5 0, i5 %j_load" [matmul.cpp:24]   --->   Operation 32 'select' 'select_ln24' <Predicate = (!icmp_ln24)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.57ns)   --->   "%add_ln24_1 = add i3 %i_1_load, i3 1" [matmul.cpp:24]   --->   Operation 33 'add' 'add_ln24_1' <Predicate = (!icmp_ln24)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.27ns)   --->   "%select_ln24_1 = select i1 %icmp_ln25, i3 %add_ln24_1, i3 %i_1_load" [matmul.cpp:24]   --->   Operation 34 'select' 'select_ln24_1' <Predicate = (!icmp_ln24)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln24 = trunc i3 %select_ln24_1" [matmul.cpp:24]   --->   Operation 35 'trunc' 'trunc_ln24' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p_mid = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %trunc_ln24, i4 0" [matmul.cpp:24]   --->   Operation 36 'bitconcatenate' 'p_mid' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%j_1_cast = zext i5 %select_ln24" [matmul.cpp:24]   --->   Operation 37 'zext' 'j_1_cast' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln26 = trunc i5 %select_ln24" [matmul.cpp:26]   --->   Operation 38 'trunc' 'trunc_ln26' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.70ns)   --->   "%add_ln26 = add i6 %j_1_cast, i6 %p_mid" [matmul.cpp:26]   --->   Operation 39 'add' 'add_ln26' <Predicate = (!icmp_ln24)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i6 %add_ln26" [matmul.cpp:26]   --->   Operation 40 'zext' 'zext_ln26' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.14ns)   --->   "%add_ln26_1 = add i64 %zext_ln26, i64 %in2_read" [matmul.cpp:26]   --->   Operation 41 'add' 'add_ln26_1' <Predicate = (!icmp_ln24)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln26_3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln26_1, i32 2, i32 63" [matmul.cpp:26]   --->   Operation 42 'partselect' 'trunc_ln26_3' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln26 = sext i62 %trunc_ln26_3" [matmul.cpp:26]   --->   Operation 43 'sext' 'sext_ln26' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln26" [matmul.cpp:26]   --->   Operation 44 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.43ns)   --->   "%add_ln26_2 = add i2 %trunc_ln26, i2 %trunc_ln1_read" [matmul.cpp:26]   --->   Operation 45 'add' 'add_ln26_2' <Predicate = (!icmp_ln24)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.70ns)   --->   "%add_ln25 = add i5 %select_ln24, i5 1" [matmul.cpp:25]   --->   Operation 46 'add' 'add_ln25' <Predicate = (!icmp_ln24)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.38ns)   --->   "%store_ln25 = store i7 %add_ln24, i7 %indvar_flatten9" [matmul.cpp:25]   --->   Operation 47 'store' 'store_ln25' <Predicate = (!icmp_ln24)> <Delay = 0.38>
ST_1 : Operation 48 [1/1] (0.38ns)   --->   "%store_ln25 = store i3 %select_ln24_1, i3 %i_1" [matmul.cpp:25]   --->   Operation 48 'store' 'store_ln25' <Predicate = (!icmp_ln24)> <Delay = 0.38>
ST_1 : Operation 49 [1/1] (0.38ns)   --->   "%store_ln25 = store i5 %add_ln25, i5 %j" [matmul.cpp:25]   --->   Operation 49 'store' 'store_ln25' <Predicate = (!icmp_ln24)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 50 [7/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [matmul.cpp:26]   --->   Operation 50 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 51 [6/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [matmul.cpp:26]   --->   Operation 51 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 52 [5/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [matmul.cpp:26]   --->   Operation 52 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 53 [4/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [matmul.cpp:26]   --->   Operation 53 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 54 [3/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [matmul.cpp:26]   --->   Operation 54 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 55 [2/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [matmul.cpp:26]   --->   Operation 55 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 56 [1/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [matmul.cpp:26]   --->   Operation 56 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 57 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem_addr" [matmul.cpp:26]   --->   Operation 57 'read' 'gmem_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 69 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 69 'ret' 'ret_ln0' <Predicate = (icmp_ln24)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 1.72>
ST_10 : Operation 58 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_24_3_VITIS_LOOP_25_4_str"   --->   Operation 58 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 59 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 59 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 60 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 60 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 61 [1/1] (0.00ns)   --->   "%specloopname_ln25 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [matmul.cpp:25]   --->   Operation 61 'specloopname' 'specloopname_ln25' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 62 [1/1] (0.00ns)   --->   "%B_V_addr = getelementptr i8 %B_V, i64 0, i64 %zext_ln26" [matmul.cpp:26]   --->   Operation 62 'getelementptr' 'B_V_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 63 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %add_ln26_2, i3 0" [matmul.cpp:26]   --->   Operation 63 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln26_1 = zext i5 %shl_ln1" [matmul.cpp:26]   --->   Operation 64 'zext' 'zext_ln26_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 65 [1/1] (1.05ns)   --->   "%lshr_ln26 = lshr i32 %gmem_addr_read, i32 %zext_ln26_1" [matmul.cpp:26]   --->   Operation 65 'lshr' 'lshr_ln26' <Predicate = true> <Delay = 1.05> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln26_1 = trunc i32 %lshr_ln26" [matmul.cpp:26]   --->   Operation 66 'trunc' 'trunc_ln26_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 67 [1/1] (0.66ns)   --->   "%store_ln26 = store i8 %trunc_ln26_1, i6 %B_V_addr" [matmul.cpp:26]   --->   Operation 67 'store' 'store_ln26' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 64> <RAM>
ST_10 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln25 = br void %for.inc46" [matmul.cpp:25]   --->   Operation 68 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ B_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ in2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ trunc_ln1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                    (alloca           ) [ 01000000000]
i_1                  (alloca           ) [ 01000000000]
indvar_flatten9      (alloca           ) [ 01000000000]
specinterface_ln0    (specinterface    ) [ 00000000000]
trunc_ln1_read       (read             ) [ 00000000000]
in2_read             (read             ) [ 00000000000]
store_ln0            (store            ) [ 00000000000]
store_ln0            (store            ) [ 00000000000]
store_ln0            (store            ) [ 00000000000]
br_ln0               (br               ) [ 00000000000]
indvar_flatten9_load (load             ) [ 00000000000]
specbitsmap_ln0      (specbitsmap      ) [ 00000000000]
specpipeline_ln0     (specpipeline     ) [ 00000000000]
icmp_ln24            (icmp             ) [ 01111111110]
add_ln24             (add              ) [ 00000000000]
br_ln24              (br               ) [ 00000000000]
j_load               (load             ) [ 00000000000]
i_1_load             (load             ) [ 00000000000]
icmp_ln25            (icmp             ) [ 00000000000]
select_ln24          (select           ) [ 00000000000]
add_ln24_1           (add              ) [ 00000000000]
select_ln24_1        (select           ) [ 00000000000]
trunc_ln24           (trunc            ) [ 00000000000]
p_mid                (bitconcatenate   ) [ 00000000000]
j_1_cast             (zext             ) [ 00000000000]
trunc_ln26           (trunc            ) [ 00000000000]
add_ln26             (add              ) [ 00000000000]
zext_ln26            (zext             ) [ 01111111111]
add_ln26_1           (add              ) [ 00000000000]
trunc_ln26_3         (partselect       ) [ 00000000000]
sext_ln26            (sext             ) [ 00000000000]
gmem_addr            (getelementptr    ) [ 01111111110]
add_ln26_2           (add              ) [ 01111111111]
add_ln25             (add              ) [ 00000000000]
store_ln25           (store            ) [ 00000000000]
store_ln25           (store            ) [ 00000000000]
store_ln25           (store            ) [ 00000000000]
gmem_load_1_req      (readreq          ) [ 00000000000]
gmem_addr_read       (read             ) [ 01000000001]
specloopname_ln0     (specloopname     ) [ 00000000000]
empty                (speclooptripcount) [ 00000000000]
specpipeline_ln0     (specpipeline     ) [ 00000000000]
specloopname_ln25    (specloopname     ) [ 00000000000]
B_V_addr             (getelementptr    ) [ 00000000000]
shl_ln1              (bitconcatenate   ) [ 00000000000]
zext_ln26_1          (zext             ) [ 00000000000]
lshr_ln26            (lshr             ) [ 00000000000]
trunc_ln26_1         (trunc            ) [ 00000000000]
store_ln26           (store            ) [ 00000000000]
br_ln25              (br               ) [ 00000000000]
ret_ln0              (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="B_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="trunc_ln1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i2.i4"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_24_3_VITIS_LOOP_25_4_str"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i2.i3"/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="j_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="i_1_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="indvar_flatten9_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten9/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="trunc_ln1_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="2" slack="0"/>
<pin id="96" dir="0" index="1" bw="2" slack="0"/>
<pin id="97" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln1_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="in2_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="64" slack="0"/>
<pin id="102" dir="0" index="1" bw="64" slack="0"/>
<pin id="103" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in2_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_readreq_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="1"/>
<pin id="109" dir="0" index="2" bw="1" slack="0"/>
<pin id="110" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_1_req/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="gmem_addr_read_read_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="0"/>
<pin id="115" dir="0" index="1" bw="32" slack="8"/>
<pin id="116" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/9 "/>
</bind>
</comp>

<comp id="118" class="1004" name="B_V_addr_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="8" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="6" slack="9"/>
<pin id="122" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_V_addr/10 "/>
</bind>
</comp>

<comp id="125" class="1004" name="store_ln26_access_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="6" slack="0"/>
<pin id="127" dir="0" index="1" bw="8" slack="0"/>
<pin id="128" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/10 "/>
</bind>
</comp>

<comp id="131" class="1004" name="store_ln0_store_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="1" slack="0"/>
<pin id="133" dir="0" index="1" bw="7" slack="0"/>
<pin id="134" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="store_ln0_store_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="0" index="1" bw="3" slack="0"/>
<pin id="139" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="store_ln0_store_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="0"/>
<pin id="143" dir="0" index="1" bw="5" slack="0"/>
<pin id="144" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="indvar_flatten9_load_load_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="7" slack="0"/>
<pin id="148" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten9_load/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="icmp_ln24_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="7" slack="0"/>
<pin id="151" dir="0" index="1" bw="7" slack="0"/>
<pin id="152" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="add_ln24_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="7" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="j_load_load_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="5" slack="0"/>
<pin id="163" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="i_1_load_load_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="3" slack="0"/>
<pin id="166" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1_load/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="icmp_ln25_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="5" slack="0"/>
<pin id="169" dir="0" index="1" bw="5" slack="0"/>
<pin id="170" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="select_ln24_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="0"/>
<pin id="175" dir="0" index="1" bw="5" slack="0"/>
<pin id="176" dir="0" index="2" bw="5" slack="0"/>
<pin id="177" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="add_ln24_1_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="3" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_1/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="select_ln24_1_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="0"/>
<pin id="189" dir="0" index="1" bw="3" slack="0"/>
<pin id="190" dir="0" index="2" bw="3" slack="0"/>
<pin id="191" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24_1/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="trunc_ln24_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="3" slack="0"/>
<pin id="197" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln24/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="p_mid_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="6" slack="0"/>
<pin id="201" dir="0" index="1" bw="2" slack="0"/>
<pin id="202" dir="0" index="2" bw="1" slack="0"/>
<pin id="203" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_mid/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="j_1_cast_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="5" slack="0"/>
<pin id="209" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_1_cast/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="trunc_ln26_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="5" slack="0"/>
<pin id="213" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln26/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="add_ln26_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="5" slack="0"/>
<pin id="217" dir="0" index="1" bw="6" slack="0"/>
<pin id="218" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="zext_ln26_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="6" slack="0"/>
<pin id="223" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="add_ln26_1_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="6" slack="0"/>
<pin id="227" dir="0" index="1" bw="64" slack="0"/>
<pin id="228" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_1/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="trunc_ln26_3_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="62" slack="0"/>
<pin id="233" dir="0" index="1" bw="64" slack="0"/>
<pin id="234" dir="0" index="2" bw="3" slack="0"/>
<pin id="235" dir="0" index="3" bw="7" slack="0"/>
<pin id="236" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln26_3/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="sext_ln26_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="62" slack="0"/>
<pin id="243" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="gmem_addr_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="64" slack="0"/>
<pin id="247" dir="0" index="1" bw="64" slack="0"/>
<pin id="248" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="add_ln26_2_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="2" slack="0"/>
<pin id="253" dir="0" index="1" bw="2" slack="0"/>
<pin id="254" dir="1" index="2" bw="2" slack="9"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_2/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="add_ln25_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="5" slack="0"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="store_ln25_store_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="7" slack="0"/>
<pin id="265" dir="0" index="1" bw="7" slack="0"/>
<pin id="266" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="store_ln25_store_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="3" slack="0"/>
<pin id="270" dir="0" index="1" bw="3" slack="0"/>
<pin id="271" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="store_ln25_store_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="5" slack="0"/>
<pin id="275" dir="0" index="1" bw="5" slack="0"/>
<pin id="276" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="shl_ln1_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="5" slack="0"/>
<pin id="280" dir="0" index="1" bw="2" slack="9"/>
<pin id="281" dir="0" index="2" bw="1" slack="0"/>
<pin id="282" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/10 "/>
</bind>
</comp>

<comp id="285" class="1004" name="zext_ln26_1_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="5" slack="0"/>
<pin id="287" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_1/10 "/>
</bind>
</comp>

<comp id="289" class="1004" name="lshr_ln26_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="1"/>
<pin id="291" dir="0" index="1" bw="5" slack="0"/>
<pin id="292" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln26/10 "/>
</bind>
</comp>

<comp id="294" class="1004" name="trunc_ln26_1_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="0"/>
<pin id="296" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln26_1/10 "/>
</bind>
</comp>

<comp id="299" class="1005" name="j_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="5" slack="0"/>
<pin id="301" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="306" class="1005" name="i_1_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="3" slack="0"/>
<pin id="308" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="313" class="1005" name="indvar_flatten9_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="7" slack="0"/>
<pin id="315" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten9 "/>
</bind>
</comp>

<comp id="320" class="1005" name="icmp_ln24_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="8"/>
<pin id="322" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln24 "/>
</bind>
</comp>

<comp id="324" class="1005" name="zext_ln26_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="64" slack="9"/>
<pin id="326" dir="1" index="1" bw="64" slack="9"/>
</pin_list>
<bind>
<opset="zext_ln26 "/>
</bind>
</comp>

<comp id="329" class="1005" name="gmem_addr_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="1"/>
<pin id="331" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="335" class="1005" name="add_ln26_2_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="2" slack="9"/>
<pin id="337" dir="1" index="1" bw="2" slack="9"/>
</pin_list>
<bind>
<opset="add_ln26_2 "/>
</bind>
</comp>

<comp id="340" class="1005" name="gmem_addr_read_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="1"/>
<pin id="342" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="85"><net_src comp="8" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="8" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="8" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="98"><net_src comp="28" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="6" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="30" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="4" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="111"><net_src comp="64" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="8" pin="0"/><net_sink comp="106" pin=2"/></net>

<net id="117"><net_src comp="66" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="123"><net_src comp="2" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="78" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="118" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="135"><net_src comp="32" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="140"><net_src comp="34" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="145"><net_src comp="36" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="153"><net_src comp="146" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="44" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="159"><net_src comp="146" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="46" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="171"><net_src comp="161" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="48" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="178"><net_src comp="167" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="36" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="180"><net_src comp="161" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="185"><net_src comp="164" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="50" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="192"><net_src comp="167" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="181" pin="2"/><net_sink comp="187" pin=1"/></net>

<net id="194"><net_src comp="164" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="198"><net_src comp="187" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="204"><net_src comp="52" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="195" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="206"><net_src comp="54" pin="0"/><net_sink comp="199" pin=2"/></net>

<net id="210"><net_src comp="173" pin="3"/><net_sink comp="207" pin=0"/></net>

<net id="214"><net_src comp="173" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="219"><net_src comp="207" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="199" pin="3"/><net_sink comp="215" pin=1"/></net>

<net id="224"><net_src comp="215" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="229"><net_src comp="221" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="100" pin="2"/><net_sink comp="225" pin=1"/></net>

<net id="237"><net_src comp="56" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="238"><net_src comp="225" pin="2"/><net_sink comp="231" pin=1"/></net>

<net id="239"><net_src comp="58" pin="0"/><net_sink comp="231" pin=2"/></net>

<net id="240"><net_src comp="60" pin="0"/><net_sink comp="231" pin=3"/></net>

<net id="244"><net_src comp="231" pin="4"/><net_sink comp="241" pin=0"/></net>

<net id="249"><net_src comp="0" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="241" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="255"><net_src comp="211" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="94" pin="2"/><net_sink comp="251" pin=1"/></net>

<net id="261"><net_src comp="173" pin="3"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="62" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="267"><net_src comp="155" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="272"><net_src comp="187" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="277"><net_src comp="257" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="283"><net_src comp="80" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="284"><net_src comp="34" pin="0"/><net_sink comp="278" pin=2"/></net>

<net id="288"><net_src comp="278" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="293"><net_src comp="285" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="297"><net_src comp="289" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="302"><net_src comp="82" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="304"><net_src comp="299" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="305"><net_src comp="299" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="309"><net_src comp="86" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="311"><net_src comp="306" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="312"><net_src comp="306" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="316"><net_src comp="90" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="318"><net_src comp="313" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="319"><net_src comp="313" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="323"><net_src comp="149" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="327"><net_src comp="221" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="332"><net_src comp="245" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="334"><net_src comp="329" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="338"><net_src comp="251" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="343"><net_src comp="113" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="289" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {}
	Port: B_V | {10 }
 - Input state : 
	Port: mult_hw_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4 : gmem | {2 3 4 5 6 7 8 9 }
	Port: mult_hw_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4 : in2 | {1 }
	Port: mult_hw_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4 : trunc_ln1 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten9_load : 1
		icmp_ln24 : 2
		add_ln24 : 2
		br_ln24 : 3
		j_load : 1
		i_1_load : 1
		icmp_ln25 : 2
		select_ln24 : 3
		add_ln24_1 : 2
		select_ln24_1 : 3
		trunc_ln24 : 4
		p_mid : 5
		j_1_cast : 4
		trunc_ln26 : 4
		add_ln26 : 6
		zext_ln26 : 7
		add_ln26_1 : 8
		trunc_ln26_3 : 9
		sext_ln26 : 10
		gmem_addr : 11
		add_ln26_2 : 5
		add_ln25 : 4
		store_ln25 : 3
		store_ln25 : 4
		store_ln25 : 5
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		zext_ln26_1 : 1
		lshr_ln26 : 2
		trunc_ln26_1 : 3
		store_ln26 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |       add_ln24_fu_155      |    0    |    14   |
|          |      add_ln24_1_fu_181     |    0    |    10   |
|    add   |       add_ln26_fu_215      |    0    |    13   |
|          |      add_ln26_1_fu_225     |    0    |    71   |
|          |      add_ln26_2_fu_251     |    0    |    9    |
|          |       add_ln25_fu_257      |    0    |    12   |
|----------|----------------------------|---------|---------|
|   lshr   |      lshr_ln26_fu_289      |    0    |    92   |
|----------|----------------------------|---------|---------|
|   icmp   |      icmp_ln24_fu_149      |    0    |    10   |
|          |      icmp_ln25_fu_167      |    0    |    9    |
|----------|----------------------------|---------|---------|
|  select  |     select_ln24_fu_173     |    0    |    5    |
|          |    select_ln24_1_fu_187    |    0    |    3    |
|----------|----------------------------|---------|---------|
|          |  trunc_ln1_read_read_fu_94 |    0    |    0    |
|   read   |    in2_read_read_fu_100    |    0    |    0    |
|          | gmem_addr_read_read_fu_113 |    0    |    0    |
|----------|----------------------------|---------|---------|
|  readreq |     grp_readreq_fu_106     |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |      trunc_ln24_fu_195     |    0    |    0    |
|   trunc  |      trunc_ln26_fu_211     |    0    |    0    |
|          |     trunc_ln26_1_fu_294    |    0    |    0    |
|----------|----------------------------|---------|---------|
|bitconcatenate|        p_mid_fu_199        |    0    |    0    |
|          |       shl_ln1_fu_278       |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |       j_1_cast_fu_207      |    0    |    0    |
|   zext   |      zext_ln26_fu_221      |    0    |    0    |
|          |     zext_ln26_1_fu_285     |    0    |    0    |
|----------|----------------------------|---------|---------|
|partselect|     trunc_ln26_3_fu_231    |    0    |    0    |
|----------|----------------------------|---------|---------|
|   sext   |      sext_ln26_fu_241      |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   248   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|   add_ln26_2_reg_335  |    2   |
| gmem_addr_read_reg_340|   32   |
|   gmem_addr_reg_329   |   32   |
|      i_1_reg_306      |    3   |
|   icmp_ln24_reg_320   |    1   |
|indvar_flatten9_reg_313|    7   |
|       j_reg_299       |    5   |
|   zext_ln26_reg_324   |   64   |
+-----------------------+--------+
|         Total         |   146  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   248  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   146  |    -   |
+-----------+--------+--------+
|   Total   |   146  |   248  |
+-----------+--------+--------+
