
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035560                       # Number of seconds simulated
sim_ticks                                 35559607029                       # Number of ticks simulated
final_tick                               565123986966                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 289752                       # Simulator instruction rate (inst/s)
host_op_rate                                   365691                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2333007                       # Simulator tick rate (ticks/s)
host_mem_usage                               16919664                       # Number of bytes of host memory used
host_seconds                                 15241.96                       # Real time elapsed on the host
sim_insts                                  4416392409                       # Number of instructions simulated
sim_ops                                    5573844240                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1943680                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2112384                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       849280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         2176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       699776                       # Number of bytes read from this memory
system.physmem.bytes_read::total              5612032                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         2176                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6912                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2018304                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2018304                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        15185                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        16503                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         6635                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           17                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         5467                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 43844                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           15768                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                15768                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        35996                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     54659772                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        46795                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     59404031                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        50394                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     23883279                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        61193                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     19678958                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               157820417                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        35996                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        46795                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        50394                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        61193                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             194378                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          56758333                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               56758333                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          56758333                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        35996                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     54659772                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        46795                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     59404031                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        50394                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     23883279                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        61193                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     19678958                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              214578749                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                85274838                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        30989225                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25417220                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2015318                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13196195                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12098986                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3162885                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87309                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32029108                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170141113                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           30989225                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15261871                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36579675                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10804606                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6637045                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15671730                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       807251                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     84002493                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.489251                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.333514                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        47422818     56.45%     56.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3649234      4.34%     60.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3199611      3.81%     64.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3440708      4.10%     68.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3023615      3.60%     72.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1579060      1.88%     74.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1028628      1.22%     75.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2699362      3.21%     78.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17959457     21.38%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     84002493                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.363404                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.995209                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33693272                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6220144                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34796806                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       542052                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8750210                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5077448                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6616                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     201803405                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51089                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8750210                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35357583                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2709753                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       825395                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33644997                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2714547                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     194982773                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        13066                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1691677                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       750459                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           58                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    270765061                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    909231275                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    909231275                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102505797                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33935                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17913                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7225712                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19246211                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10027082                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       242397                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3071459                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183879525                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33920                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147816303                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       282914                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     60947813                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186135445                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1876                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     84002493                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.759666                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.910147                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29799871     35.47%     35.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17872011     21.28%     56.75% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11909792     14.18%     70.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7626818      9.08%     80.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7576283      9.02%     89.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4427348      5.27%     94.30% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3386031      4.03%     98.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       748516      0.89%     99.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       655823      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84002493                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1083472     70.04%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            40      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        203140     13.13%     83.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       260380     16.83%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121589544     82.26%     82.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2014839      1.36%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15748391     10.65%     94.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8447507      5.71%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147816303                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.733411                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1547032                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010466                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381465041                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    244862313                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143660551                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149363335                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       263896                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7034082                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          523                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1082                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2285409                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          575                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8750210                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1948592                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       164744                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    183913445                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       315597                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19246211                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10027082                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17898                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        120066                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         8020                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1082                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1233122                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1127558                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2360680                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145229909                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14805569                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2586390                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            23008505                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20588950                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8202936                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.703080                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143806390                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143660551                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93710417                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261661548                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.684677                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358136                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61494624                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2040747                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75252283                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.626820                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.172313                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     29942969     39.79%     39.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20452506     27.18%     66.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8376940     11.13%     78.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4297726      5.71%     83.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3680449      4.89%     88.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1807840      2.40%     91.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1991077      2.65%     93.75% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1007310      1.34%     95.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3695466      4.91%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75252283                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3695466                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           255473361                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376591628                       # The number of ROB writes
system.switch_cpus0.timesIdled                  42381                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1272345                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.852748                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.852748                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.172679                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.172679                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655740542                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      197033188                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189279018                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                85274838                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        30784928                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     25019874                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2101024                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     12986528                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12015380                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3248508                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        89107                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     30906169                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             170761036                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           30784928                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15263888                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             37556818                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11279371                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       6235267                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         15135584                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       902118                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     83830020                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.516524                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.306421                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        46273202     55.20%     55.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3302649      3.94%     59.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2663193      3.18%     62.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         6481987      7.73%     70.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1753264      2.09%     72.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2262161      2.70%     74.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1635224      1.95%     76.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          916681      1.09%     77.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18541659     22.12%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     83830020                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.361008                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.002479                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        32329089                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6049184                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         36117919                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       243588                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       9090231                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5259045                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        41842                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     204160035                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        80800                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       9090231                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        34694674                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1362351                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1197011                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         33939492                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3546253                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     196969629                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        31652                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1466847                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1103543                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         1762                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    275785447                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    919557077                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    919557077                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    169057076                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       106728317                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        40030                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        22396                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          9733030                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18357873                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9350204                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       146379                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3250769                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         186258970                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        38485                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        147961585                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       284814                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     64336424                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    196541307                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5733                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     83830020                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.765019                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.885837                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     28979888     34.57%     34.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     18037710     21.52%     56.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11943387     14.25%     70.33% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8761669     10.45%     80.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7517717      8.97%     89.75% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3910397      4.66%     94.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3338240      3.98%     98.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       628295      0.75%     99.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       712717      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     83830020                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         866534     71.16%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             5      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        176337     14.48%     85.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       174775     14.35%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    123295839     83.33%     83.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2105785      1.42%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16375      0.01%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14690268      9.93%     94.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7853318      5.31%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     147961585                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.735114                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1217651                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008230                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    381255654                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    250634544                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    144197318                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     149179236                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       555029                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7231806                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2844                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          665                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2391916                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       9090231                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         556936                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        81142                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    186297457                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       408968                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18357873                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9350204                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        22109                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         72481                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          665                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1257363                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1179656                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2437019                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    145612891                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13781472                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2348693                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21432614                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20543413                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7651142                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.707572                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             144293343                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            144197318                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         93966158                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        265315819                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.690971                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354167                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     99039526                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    121629992                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     64668288                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32752                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2105694                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     74739789                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.627379                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.139816                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     28956221     38.74%     38.74% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     20750763     27.76%     66.51% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8438505     11.29%     77.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4748931      6.35%     84.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3888687      5.20%     89.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1582082      2.12%     91.47% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1882564      2.52%     93.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       941404      1.26%     95.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3550632      4.75%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     74739789                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     99039526                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     121629992                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18084351                       # Number of memory references committed
system.switch_cpus1.commit.loads             11126063                       # Number of loads committed
system.switch_cpus1.commit.membars              16376                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17475849                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        109593049                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2476175                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3550632                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           257487437                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          381692480                       # The number of ROB writes
system.switch_cpus1.timesIdled                  44004                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1444818                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           99039526                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            121629992                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     99039526                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.861018                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.861018                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.161416                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.161416                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       655062825                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      199319540                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      188373331                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32752                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                85274838                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        31480978                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     25664750                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2100716                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13306902                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12305919                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3392899                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        93488                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     31489765                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             172953602                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           31480978                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15698818                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             38413861                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11169443                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5298897                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           20                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         15542194                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1015836                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     84245354                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.543806                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.294385                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        45831493     54.40%     54.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2542406      3.02%     57.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4749830      5.64%     63.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         4730467      5.62%     68.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2939805      3.49%     72.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2331603      2.77%     74.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1463258      1.74%     76.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1378387      1.64%     78.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18278105     21.70%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     84245354                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.369171                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.028190                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        32831606                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5240284                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         36904878                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       226007                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       9042572                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5327099                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          255                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     207493233                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1377                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       9042572                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        35213599                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1009594                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       968976                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         34703402                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      3307205                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     200104967                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            9                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1372324                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents      1013959                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    280953338                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    933583530                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    933583530                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    173784555                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       107168753                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        35656                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17112                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          9207173                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18506088                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9464704                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       117940                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3220183                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         188637005                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        34224                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        150286570                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       296519                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     63778608                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    195046419                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples     84245354                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.783915                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.897824                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     28779859     34.16%     34.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     18340392     21.77%     55.93% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12104437     14.37%     70.30% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7936136      9.42%     79.72% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8374504      9.94%     89.66% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      4042531      4.80%     94.46% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3197789      3.80%     98.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       726157      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       743549      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     84245354                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         936274     72.49%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        178118     13.79%     86.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       177173     13.72%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    125704646     83.64%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2019034      1.34%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17111      0.01%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14538755      9.67%     94.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8007024      5.33%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     150286570                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.762379                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1291565                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008594                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    386406572                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    252450162                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    146842384                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     151578135                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       470166                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7177039                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         2143                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          328                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2287813                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       9042572                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         526794                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        91052                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    188671232                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       377517                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18506088                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9464704                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17112                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         71537                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          328                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1314319                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1166886                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2481205                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    148291931                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13873508                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1994633                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21689789                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        21029492                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7816281                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.738988                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             146888607                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            146842384                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         93590015                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        268585023                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.721990                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.348456                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    101211694                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    124621175                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     64050511                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34224                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2126146                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     75202782                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.657135                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.150224                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     28435604     37.81%     37.81% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     21111388     28.07%     65.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8773043     11.67%     77.55% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4377252      5.82%     83.37% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4360908      5.80%     89.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1762940      2.34%     91.51% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1766259      2.35%     93.86% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       947045      1.26%     95.12% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3668343      4.88%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     75202782                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    101211694                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     124621175                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18505940                       # Number of memory references committed
system.switch_cpus2.commit.loads             11329049                       # Number of loads committed
system.switch_cpus2.commit.membars              17112                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17987701                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        112274109                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2570289                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3668343                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           260206125                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          386391813                       # The number of ROB writes
system.switch_cpus2.timesIdled                  33559                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1029484                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          101211694                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            124621175                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    101211694                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.842539                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.842539                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.186888                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.186888                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       666150092                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      203969305                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      190626425                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34224                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                85274838                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        32103467                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     26195400                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2142760                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     13610510                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        12646223                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         3319044                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        94084                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     33263334                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             174406509                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           32103467                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     15965267                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             37807352                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       11180206                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       4866431                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines         16195606                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       828152                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     84956849                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.538527                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.338935                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        47149497     55.50%     55.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         3108491      3.66%     59.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         4632257      5.45%     64.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3220708      3.79%     68.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2252055      2.65%     71.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2201290      2.59%     73.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1337067      1.57%     75.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2850778      3.36%     78.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        18204706     21.43%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     84956849                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.376471                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.045228                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        34200344                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5104486                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         36104956                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       527618                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       9019439                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      5406181                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          322                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     208907614                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1658                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       9019439                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        36118387                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         516224                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      1819895                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         34675389                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      2807510                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     202693992                       # Number of instructions processed by rename
system.switch_cpus3.rename.IQFullEvents       1170857                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       954695                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    284327532                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    943518839                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    943518839                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    175040011                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps       109287521                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        36510                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        17461                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          8333952                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     18584550                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      9512819                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       113502                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      3229303                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         188898992                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        34844                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        150897523                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       299615                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     62969339                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    192740749                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           68                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     84956849                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.776167                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.914568                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     30292695     35.66%     35.66% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     16886414     19.88%     55.53% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12521032     14.74%     70.27% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8179558      9.63%     79.90% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      8163178      9.61%     89.51% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3957744      4.66%     94.17% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      3504002      4.12%     98.29% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       652881      0.77%     99.06% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       799345      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     84956849                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         821927     71.30%     71.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        163034     14.14%     85.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       167867     14.56%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    126235412     83.66%     83.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1904409      1.26%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        17388      0.01%     84.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     14834658      9.83%     94.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7905656      5.24%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     150897523                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.769543                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            1152828                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007640                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    388204338                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    251903576                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    146722521                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     152050351                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       472351                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      7210683                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         6305                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          401                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      2280117                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       9019439                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         273676                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        50637                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    188933838                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       652026                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     18584550                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      9512819                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        17456                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         42597                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          401                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1305753                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1165319                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2471072                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    148123451                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     13859549                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2774072                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            21578454                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        21050397                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7718905                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.737012                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             146785468                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            146722521                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         95065536                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        270116975                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.720584                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.351942                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    101772909                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    125449445                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     63484649                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        34776                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2159940                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     75937410                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.652011                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.174580                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     28982616     38.17%     38.17% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     21771279     28.67%     66.84% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      8221463     10.83%     77.66% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4606744      6.07%     83.73% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3918421      5.16%     88.89% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1751702      2.31%     91.20% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1679742      2.21%     93.41% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      1139182      1.50%     94.91% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3866261      5.09%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     75937410                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    101772909                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     125449445                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18606569                       # Number of memory references committed
system.switch_cpus3.commit.loads             11373867                       # Number of loads committed
system.switch_cpus3.commit.membars              17388                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          18201350                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        112936802                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2594641                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3866261                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           261005243                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          386893390                       # The number of ROB writes
system.switch_cpus3.timesIdled                  18505                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 317989                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          101772909                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            125449445                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    101772909                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.837893                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.837893                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.193469                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.193469                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       665248212                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      204132852                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      191982348                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         34776                       # number of misc regfile writes
system.l2.replacements                          43846                       # number of replacements
system.l2.tagsinuse                             32768                       # Cycle average of tags in use
system.l2.total_refs                          2041433                       # Total number of references to valid blocks.
system.l2.sampled_refs                          76614                       # Sample count of references to valid blocks.
system.l2.avg_refs                          26.645691                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           318.856475                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      6.199837                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   6106.380255                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      7.379843                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   5053.639177                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      7.779461                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   2609.056880                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst      9.680047                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   2175.303111                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           5887.124090                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           4524.691520                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           3529.698446                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           2532.210856                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.009731                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000189                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.186352                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000225                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.154225                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000237                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.079622                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000295                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.066385                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.179661                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.138083                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.107718                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.077277                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        80376                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        55454                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        32748                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        28118                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  196696                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            57478                       # number of Writeback hits
system.l2.Writeback_hits::total                 57478                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        80376                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        55454                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        32748                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        28118                       # number of demand (read+write) hits
system.l2.demand_hits::total                   196696                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        80376                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        55454                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        32748                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        28118                       # number of overall hits
system.l2.overall_hits::total                  196696                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        15185                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        16503                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         6635                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         5467                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 43844                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        15185                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        16503                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         6635                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         5467                       # number of demand (read+write) misses
system.l2.demand_misses::total                  43844                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        15185                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        16503                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         6635                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         5467                       # number of overall misses
system.l2.overall_misses::total                 43844                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       446125                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    834073548                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       583959                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    866956141                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       618988                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    377018542                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst       819035                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    303296454                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      2383812792                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       446125                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    834073548                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       583959                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    866956141                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       618988                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    377018542                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst       819035                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    303296454                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2383812792                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       446125                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    834073548                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       583959                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    866956141                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       618988                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    377018542                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst       819035                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    303296454                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2383812792                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        95561                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        71957                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        39383                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           17                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        33585                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              240540                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        57478                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             57478                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        95561                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        71957                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        39383                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           17                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        33585                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               240540                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        95561                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        71957                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        39383                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           17                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        33585                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              240540                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.158904                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.229345                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.168474                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.162781                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.182273                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.158904                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.229345                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.168474                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.162781                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.182273                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.158904                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.229345                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.168474                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.162781                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.182273                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 44612.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 54927.464472                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 44919.923077                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 52533.244925                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 44213.428571                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 56822.689073                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 48178.529412                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 55477.675873                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 54370.330992                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 44612.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 54927.464472                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 44919.923077                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 52533.244925                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 44213.428571                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 56822.689073                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 48178.529412                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 55477.675873                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 54370.330992                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 44612.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 54927.464472                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 44919.923077                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 52533.244925                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 44213.428571                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 56822.689073                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 48178.529412                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 55477.675873                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 54370.330992                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                15768                       # number of writebacks
system.l2.writebacks::total                     15768                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        15185                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        16503                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         6635                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           17                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         5467                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            43844                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        15185                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        16503                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         6635                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           17                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         5467                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             43844                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        15185                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        16503                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         6635                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           17                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         5467                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            43844                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       388913                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    746775896                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       509270                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    771471827                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       537419                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    338768435                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst       721080                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    271734403                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   2130907243                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       388913                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    746775896                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       509270                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    771471827                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       537419                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    338768435                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst       721080                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    271734403                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2130907243                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       388913                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    746775896                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       509270                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    771471827                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       537419                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    338768435                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst       721080                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    271734403                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2130907243                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.158904                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.229345                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.168474                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.162781                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.182273                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.158904                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.229345                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.168474                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.162781                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.182273                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.158904                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.229345                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.168474                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.162781                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.182273                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 38891.300000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 49178.524597                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 39174.615385                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 46747.368781                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 38387.071429                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 51057.789751                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 42416.470588                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 49704.481983                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 48602.026343                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 38891.300000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 49178.524597                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 39174.615385                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 46747.368781                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 38387.071429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 51057.789751                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 42416.470588                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 49704.481983                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 48602.026343                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 38891.300000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 49178.524597                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 39174.615385                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 46747.368781                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 38387.071429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 51057.789751                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 42416.470588                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 49704.481983                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 48602.026343                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.997546                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015679380                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1846689.781818                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.997546                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.016022                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881406                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15671719                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15671719                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15671719                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15671719                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15671719                       # number of overall hits
system.cpu0.icache.overall_hits::total       15671719                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       552487                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       552487                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       552487                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       552487                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       552487                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       552487                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15671730                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15671730                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15671730                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15671730                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15671730                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15671730                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 50226.090909                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 50226.090909                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 50226.090909                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 50226.090909                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 50226.090909                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 50226.090909                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       456125                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       456125                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       456125                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       456125                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       456125                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       456125                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 45612.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 45612.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 45612.500000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 45612.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 45612.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 45612.500000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95561                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191905311                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 95817                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2002.831554                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.482502                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.517498                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915947                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084053                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11640891                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11640891                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709472                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709472                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17104                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17104                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19350363                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19350363                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19350363                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19350363                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       356430                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       356430                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           53                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           53                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       356483                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        356483                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       356483                       # number of overall misses
system.cpu0.dcache.overall_misses::total       356483                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  10403498313                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  10403498313                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      2217587                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      2217587                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  10405715900                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  10405715900                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  10405715900                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  10405715900                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11997321                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11997321                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17104                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17104                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19706846                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19706846                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19706846                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19706846                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.029709                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029709                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000007                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000007                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018089                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018089                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018089                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018089                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 29188.054633                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 29188.054633                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 41841.264151                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 41841.264151                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 29189.935845                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 29189.935845                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 29189.935845                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 29189.935845                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        19786                       # number of writebacks
system.cpu0.dcache.writebacks::total            19786                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       260869                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       260869                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           53                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           53                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       260922                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       260922                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       260922                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       260922                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95561                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95561                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95561                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95561                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95561                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95561                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1629426194                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1629426194                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1629426194                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1629426194                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1629426194                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1629426194                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007965                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007965                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004849                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004849                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004849                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004849                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 17051.163069                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17051.163069                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 17051.163069                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17051.163069                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 17051.163069                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17051.163069                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.997104                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1020216323                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2056887.747984                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.997104                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020829                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     15135568                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15135568                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     15135568                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15135568                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     15135568                       # number of overall hits
system.cpu1.icache.overall_hits::total       15135568                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       795627                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       795627                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       795627                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       795627                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       795627                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       795627                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     15135584                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15135584                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     15135584                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15135584                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     15135584                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15135584                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 49726.687500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 49726.687500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 49726.687500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 49726.687500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 49726.687500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 49726.687500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       608194                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       608194                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       608194                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       608194                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       608194                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       608194                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 46784.153846                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 46784.153846                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 46784.153846                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 46784.153846                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 46784.153846                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 46784.153846                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 71957                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               181166145                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 72213                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2508.774667                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.711829                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.288171                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.901218                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.098782                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10468908                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10468908                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6925537                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6925537                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        21764                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        21764                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16376                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16376                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17394445                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17394445                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17394445                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17394445                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       153624                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       153624                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       153624                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        153624                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       153624                       # number of overall misses
system.cpu1.dcache.overall_misses::total       153624                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   4945284833                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   4945284833                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   4945284833                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4945284833                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   4945284833                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4945284833                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10622532                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10622532                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6925537                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6925537                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        21764                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        21764                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16376                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16376                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17548069                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17548069                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17548069                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17548069                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014462                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014462                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008754                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008754                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008754                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008754                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 32190.834980                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 32190.834980                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 32190.834980                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 32190.834980                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 32190.834980                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 32190.834980                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        19336                       # number of writebacks
system.cpu1.dcache.writebacks::total            19336                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        81667                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        81667                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        81667                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        81667                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        81667                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        81667                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        71957                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        71957                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        71957                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        71957                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        71957                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        71957                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1402074069                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1402074069                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1402074069                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1402074069                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1402074069                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1402074069                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006774                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006774                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004101                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004101                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004101                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004101                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 19484.887766                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 19484.887766                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 19484.887766                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 19484.887766                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 19484.887766                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 19484.887766                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.997724                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1018502051                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2199788.447084                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.997724                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022432                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741984                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     15542177                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       15542177                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     15542177                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        15542177                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     15542177                       # number of overall hits
system.cpu2.icache.overall_hits::total       15542177                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       811721                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       811721                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       811721                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       811721                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       811721                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       811721                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     15542194                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     15542194                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     15542194                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     15542194                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     15542194                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     15542194                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 47748.294118                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 47748.294118                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 47748.294118                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 47748.294118                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 47748.294118                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 47748.294118                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       657757                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       657757                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       657757                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       657757                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       657757                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       657757                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 46982.642857                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 46982.642857                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 46982.642857                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 46982.642857                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 46982.642857                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 46982.642857                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 39383                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               169861332                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 39639                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4285.207296                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.834924                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.165076                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.905605                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.094395                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10584116                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10584116                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7143228                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7143228                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17112                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17112                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17112                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17112                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17727344                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17727344                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17727344                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17727344                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       103463                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       103463                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       103463                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        103463                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       103463                       # number of overall misses
system.cpu2.dcache.overall_misses::total       103463                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   3487211820                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   3487211820                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   3487211820                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   3487211820                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   3487211820                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   3487211820                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10687579                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10687579                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7143228                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7143228                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17112                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17112                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17112                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17112                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17830807                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17830807                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17830807                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17830807                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009681                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009681                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005802                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005802                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005802                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005802                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 33704.916927                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 33704.916927                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 33704.916927                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 33704.916927                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 33704.916927                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 33704.916927                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         9184                       # number of writebacks
system.cpu2.dcache.writebacks::total             9184                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        64080                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        64080                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        64080                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        64080                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        64080                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        64080                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        39383                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        39383                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        39383                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        39383                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        39383                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        39383                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    643288676                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    643288676                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    643288676                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    643288676                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    643288676                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    643288676                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003685                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003685                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002209                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002209                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002209                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002209                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 16334.171495                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 16334.171495                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 16334.171495                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 16334.171495                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 16334.171495                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 16334.171495                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               462.012653                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1022546152                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2208523.006479                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    16.012653                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          446                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.025661                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.714744                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.740405                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     16195587                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       16195587                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     16195587                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        16195587                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     16195587                       # number of overall hits
system.cpu3.icache.overall_hits::total       16195587                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           19                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           19                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           19                       # number of overall misses
system.cpu3.icache.overall_misses::total           19                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      1014869                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      1014869                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      1014869                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      1014869                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      1014869                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      1014869                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     16195606                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     16195606                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     16195606                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     16195606                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     16195606                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     16195606                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 53414.157895                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 53414.157895                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 53414.157895                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 53414.157895                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 53414.157895                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 53414.157895                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            2                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            2                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            2                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           17                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           17                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           17                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           17                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           17                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           17                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst       889376                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total       889376                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst       889376                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total       889376                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst       889376                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total       889376                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 52316.235294                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 52316.235294                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 52316.235294                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 52316.235294                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 52316.235294                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 52316.235294                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 33585                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               164922495                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 33841                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               4873.452173                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   231.012908                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    24.987092                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.902394                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.097606                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     10549063                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       10549063                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7197926                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7197926                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17416                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17416                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        17388                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        17388                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     17746989                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        17746989                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     17746989                       # number of overall hits
system.cpu3.dcache.overall_hits::total       17746989                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        69135                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        69135                       # number of ReadReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        69135                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         69135                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        69135                       # number of overall misses
system.cpu3.dcache.overall_misses::total        69135                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   1939652960                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   1939652960                       # number of ReadReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   1939652960                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   1939652960                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   1939652960                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   1939652960                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     10618198                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     10618198                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7197926                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7197926                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17416                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17416                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        17388                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        17388                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     17816124                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     17816124                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     17816124                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     17816124                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.006511                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.006511                       # miss rate for ReadReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.003880                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.003880                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.003880                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.003880                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 28056.020250                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 28056.020250                       # average ReadReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 28056.020250                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 28056.020250                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 28056.020250                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 28056.020250                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         9172                       # number of writebacks
system.cpu3.dcache.writebacks::total             9172                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        35550                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        35550                       # number of ReadReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        35550                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        35550                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        35550                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        35550                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        33585                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        33585                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        33585                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        33585                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        33585                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        33585                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    569760165                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    569760165                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    569760165                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    569760165                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    569760165                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    569760165                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003163                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003163                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.001885                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.001885                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.001885                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.001885                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 16964.721304                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 16964.721304                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 16964.721304                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 16964.721304                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 16964.721304                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 16964.721304                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
