library IEEE;
use IEEE.STD_LOGIC_1164.ALL;


entity STEP2 is
Port (clk, rst: in std_logic;
      op1,op2: in std_logic_vector(18 downto 0);
      op3: in std_logic_vector(18 downto 0);
      SP,VR:OUT STD_LOGIC_VECTOR(19 DOWNTO 0));
end STEP2;

architecture Behavioral of STEP2 is
signal sp_int, vr_int: std_logic_vector(19 downto 0);

 component FA is
  Port (op1,op2,op3:in std_logic;
        SP,VR:OUT STD_LOGIC);
 end component;

begin

 FA_f: for i in 0 to 18 generate
 FA_i: FA port map (op1(i), op2(i), op3(i), sp_int(i), vr_int(i+1));
 end generate;
 
 sp_int(19) <= sp_int(18);
 vr_int(0) <= '0';
 
 process(clk,rst)
 begin
  if rst = '1' then
   SP <= (others => '0');
   VR <= (others => '0');
  elsif rising_edge(clk) then
   SP <= sp_int(18) & sp_int(18 downto 0);
   VR <= vr_int(19 downto 1) & '0';
  end if;
 end process;
 
end Behavioral;

