# Year 4, Term 1: SAP-1 Enhancements

## Overview

Term 1 of Year 4 focuses on improving and enhancing the SAP-1 computer built in Year 3. Students learn to modify existing designs, expand capabilities, and prepare for more advanced systems.

## Learning Outcomes

By the end of Term 1, students will:
- Review and improve SAP-1 reliability
- Expand the instruction set with new instructions
- Expand memory from 4-bit to 8-bit addressing (16 to 256 bytes)
- Understand Harvard architecture concepts
- Implement memory expansion and address decoding

## Week Structure (Compressed: 12 weeks â†’ 9 weeks)

**Note**: All content preserved, delivery compressed for efficiency.

### Weeks 1-3: Review and SAP-1 Improvements (Compressed from 4 weeks)
- Review SAP-1 operation and identify issues
- Implement reliability improvements
- Fix signal integrity issues
- Add decoupling and timing improvements
- Document improvements

### Weeks 4-6: Expanded Instruction Set (Compressed from 4 weeks)
- Design new instructions (LDB, ADI, etc.)
- Expand microcode ROM capacity
- Program new microcode sequences
- Test new instructions
- Write programs using new instructions

### Weeks 7-9: Memory Expansion and Harvard Architecture (Compressed from 4 weeks)
- Expand address space to 8 bits (256 bytes)
- Extend PC and MAR to 8 bits
- Implement address decoding for larger memory
- Introduce Harvard architecture concept (ROM/RAM separation)
- Test memory expansion

## Materials

### Components
- Complete SAP-1 system from Year 3
- Additional EEPROMs for expanded microcode
- Larger memory chips (32KB or 64KB SRAM)
- Additional counters for 8-bit PC/MAR
- Address decoders
- Decoupling capacitors

### Tools
- EEPROM programmer
- Logic analyzer
- Oscilloscope (optional)
- Schematic capture software (KiCad)

## Assessment

- **Formative**: Weekly improvement testing
- **Summative**: Reliability improvements project (Weeks 1-3)
- **Summative**: New instruction implementation (Weeks 4-6)
- **Summative**: Memory expansion project (Weeks 7-9)
- **Final**: Enhanced SAP-1 demonstration

## Prerequisites

Students must have completed Year 3 and have:
- Working SAP-1 CPU
- Understanding of CPU architecture
- Experience with debugging
- Understanding of microcode

## Key Concepts

- **System Improvement**: Enhancing existing designs
- **Instruction Set Expansion**: Adding new capabilities
- **Memory Expansion**: Increasing address space
- **Harvard Architecture**: Code/data separation
- **Design Modification**: Changing existing systems

## Milestones

- **Week 3**: SAP-1 improved and reliable
- **Week 6**: New instructions working
- **Week 9**: Memory expanded, Harvard concept implemented

---

*Term 1 enhances the SAP-1 and prepares for 16-bit systems*
