 Timing Path to multiplier_reg[0]/D 
  
 Path Start Point : A[0] 
 Path End Point   : multiplier_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    A[0]                        Rise  0.2000 0.0000 0.1000 2.11442  6.36707 8.48149           4       54.8186  c             | 
|    i_0_0_305/A         INV_X1  Rise  0.2000 0.0000 0.1000          1.70023                                                  | 
|    i_0_0_305/ZN        INV_X1  Fall  0.2090 0.0090 0.0200 0.585781 1.41309 1.99887           1       54.8186                | 
|    i_0_0_168/A1        NOR2_X1 Fall  0.2090 0.0000 0.0200          1.41309                                                  | 
|    i_0_0_168/ZN        NOR2_X1 Rise  0.2350 0.0260 0.0140 0.170352 1.06234 1.23269           1       54.8186                | 
|    multiplier_reg[0]/D DFF_X1  Rise  0.2350 0.0000 0.0140          1.14029                                                  | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_reg[0]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                  Rise  0.0000 0.0000 0.1000 3.08001  4.57405  7.65406           3       54.8186  c    K        | 
|    clk_gate_isNeg_reg/CK  CLKGATETST_X1 Rise  0.0060 0.0060 0.2480          1.8122                                      AL            | 
|    clk_gate_isNeg_reg/GCK CLKGATETST_X1 Rise  0.0600 0.0540 0.1290 22.6744  32.2882  54.9626           34      54.8186  AL   K        | 
|    multiplier_reg[0]/CK   DFF_X1        Rise  0.0940 0.0340 0.2480          0.949653                                    L             | 
-----------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock ideal network latency       |  0.0940 0.0940 | 
| library hold check                       |  0.0290 0.1230 | 
| data required time                       |  0.1230        | 
|                                          |                | 
| data arrival time                        |  0.2350        | 
| data required time                       | -0.1230        | 
| pessimism margin                         |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1120        | 
-------------------------------------------------------------


 Timing Path to counter_reg[0]/D 
  
 Path Start Point : counter_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : counter_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 3.08001  4.19161  7.27162           3       54.8186  c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.2480          1.8122                                      A             | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X1 Rise  0.0540 0.0540 0.2370 44.4744  58.238   102.712           68      54.8186  AL   K        | 
| Data Path:                                                                                                                                  | 
|    counter_reg[0]/CK            DFF_X1        Rise  0.0940 0.0400 0.2480          0.949653                                    L             | 
|    counter_reg[0]/Q             DFF_X1        Fall  0.2060 0.1120 0.0120 1.32567  6.37604  7.70171           4       54.8186                | 
|    i_0_0_87/B2                  OAI21_X1      Fall  0.2060 0.0000 0.0120          1.55833                                                   | 
|    i_0_0_87/ZN                  OAI21_X1      Rise  0.2370 0.0310 0.0140 0.40291  1.06234  1.46525           1       54.8186                | 
|    counter_reg[0]/D             DFF_X1        Rise  0.2370 0.0000 0.0140          1.14029                                                   | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to counter_reg[0]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 3.08001  4.57405  7.65406           3       54.8186  c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.2480          1.8122                                      A             | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X1 Rise  0.0540 0.0540 0.2510 44.4744  64.5764  109.051           68      54.8186  AL   K        | 
|    counter_reg[0]/CK            DFF_X1        Rise  0.0940 0.0400 0.2480          0.949653                                    L             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock ideal network latency       |  0.0940 0.0940 | 
| library hold check                       |  0.0280 0.1220 | 
| data required time                       |  0.1220        | 
|                                          |                | 
| data arrival time                        |  0.2370        | 
| data required time                       | -0.1220        | 
| pessimism margin                         |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1150        | 
-------------------------------------------------------------


 Timing Path to multiplier_reg[11]/D 
  
 Path Start Point : A[11] 
 Path End Point   : multiplier_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    A[11]                         Rise  0.2000 0.0000 0.1000 1.17689  5.19552 6.37241           3       57.4163  c             | 
|    i_0_0_190/B2         AOI22_X1 Rise  0.2000 0.0000 0.1000          1.62303                                                  | 
|    i_0_0_190/ZN         AOI22_X1 Fall  0.2310 0.0310 0.0080 0.28899  1.54936 1.83835           1       57.4163                | 
|    i_0_0_189/A          INV_X1   Fall  0.2310 0.0000 0.0080          1.54936                                                  | 
|    i_0_0_189/ZN         INV_X1   Rise  0.2420 0.0110 0.0060 0.357435 1.06234 1.41978           1       57.4163                | 
|    multiplier_reg[11]/D DFF_X1   Rise  0.2420 0.0000 0.0060          1.14029                                                  | 
---------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_reg[11]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                  Rise  0.0000 0.0000 0.1000 3.08001  4.57405  7.65406           3       54.8186  c    K        | 
|    clk_gate_isNeg_reg/CK  CLKGATETST_X1 Rise  0.0060 0.0060 0.2480          1.8122                                      AL            | 
|    clk_gate_isNeg_reg/GCK CLKGATETST_X1 Rise  0.0600 0.0540 0.1290 22.6744  32.2882  54.9626           34      54.8186  AL   K        | 
|    multiplier_reg[11]/CK  DFF_X1        Rise  0.0940 0.0340 0.2480          0.949653                                    L             | 
-----------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock ideal network latency       |  0.0940 0.0940 | 
| library hold check                       |  0.0250 0.1190 | 
| data required time                       |  0.1190        | 
|                                          |                | 
| data arrival time                        |  0.2420        | 
| data required time                       | -0.1190        | 
| pessimism margin                         |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1230        | 
-------------------------------------------------------------


 Timing Path to multiplier_reg[13]/D 
  
 Path Start Point : A[13] 
 Path End Point   : multiplier_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    A[13]                         Rise  0.2000 0.0000 0.1000 0.208356 5.19888 5.40724           3       57.3214  c             | 
|    i_0_0_194/B2         AOI22_X1 Rise  0.2000 0.0000 0.1000          1.62303                                                  | 
|    i_0_0_194/ZN         AOI22_X1 Fall  0.2310 0.0310 0.0080 0.328536 1.54936 1.8779            1       57.4163                | 
|    i_0_0_193/A          INV_X1   Fall  0.2310 0.0000 0.0080          1.54936                                                  | 
|    i_0_0_193/ZN         INV_X1   Rise  0.2420 0.0110 0.0060 0.393132 1.06234 1.45547           1       57.4163                | 
|    multiplier_reg[13]/D DFF_X1   Rise  0.2420 0.0000 0.0060          1.14029                                                  | 
---------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_reg[13]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                  Rise  0.0000 0.0000 0.1000 3.08001  4.57405  7.65406           3       54.8186  c    K        | 
|    clk_gate_isNeg_reg/CK  CLKGATETST_X1 Rise  0.0060 0.0060 0.2480          1.8122                                      AL            | 
|    clk_gate_isNeg_reg/GCK CLKGATETST_X1 Rise  0.0600 0.0540 0.1290 22.6744  32.2882  54.9626           34      54.8186  AL   K        | 
|    multiplier_reg[13]/CK  DFF_X1        Rise  0.0940 0.0340 0.2480          0.949653                                    L             | 
-----------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock ideal network latency       |  0.0940 0.0940 | 
| library hold check                       |  0.0250 0.1190 | 
| data required time                       |  0.1190        | 
|                                          |                | 
| data arrival time                        |  0.2420        | 
| data required time                       | -0.1190        | 
| pessimism margin                         |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1230        | 
-------------------------------------------------------------


 Timing Path to multiplier_reg[3]/D 
  
 Path Start Point : A[3] 
 Path End Point   : multiplier_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    A[3]                         Rise  0.2000 0.0000 0.1000 0.212063 4.59699 4.80905           3       54.8186  c             | 
|    i_0_0_174/B2        AOI22_X1 Rise  0.2000 0.0000 0.1000          1.62303                                                  | 
|    i_0_0_174/ZN        AOI22_X1 Fall  0.2310 0.0310 0.0090 0.317889 1.54936 1.86725           1       54.8186                | 
|    i_0_0_173/A         INV_X1   Fall  0.2310 0.0000 0.0090          1.54936                                                  | 
|    i_0_0_173/ZN        INV_X1   Rise  0.2430 0.0120 0.0070 0.581606 1.06234 1.64395           1       54.8186                | 
|    multiplier_reg[3]/D DFF_X1   Rise  0.2430 0.0000 0.0070          1.14029                                                  | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_reg[3]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                  Rise  0.0000 0.0000 0.1000 3.08001  4.57405  7.65406           3       54.8186  c    K        | 
|    clk_gate_isNeg_reg/CK  CLKGATETST_X1 Rise  0.0060 0.0060 0.2480          1.8122                                      AL            | 
|    clk_gate_isNeg_reg/GCK CLKGATETST_X1 Rise  0.0600 0.0540 0.1290 22.6744  32.2882  54.9626           34      54.8186  AL   K        | 
|    multiplier_reg[3]/CK   DFF_X1        Rise  0.0940 0.0340 0.2480          0.949653                                    L             | 
-----------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock ideal network latency       |  0.0940 0.0940 | 
| library hold check                       |  0.0250 0.1190 | 
| data required time                       |  0.1190        | 
|                                          |                | 
| data arrival time                        |  0.2430        | 
| data required time                       | -0.1190        | 
| pessimism margin                         |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1240        | 
-------------------------------------------------------------


 Timing Path to multiplier_reg[5]/D 
  
 Path Start Point : A[5] 
 Path End Point   : multiplier_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    A[5]                         Rise  0.2000 0.0000 0.1000 0.875771 6.10985 6.98562           4       54.8186  c             | 
|    i_0_0_178/B2        AOI22_X1 Rise  0.2000 0.0000 0.1000          1.62303                                                  | 
|    i_0_0_178/ZN        AOI22_X1 Fall  0.2310 0.0310 0.0090 0.170352 1.54936 1.71971           1       57.4163                | 
|    i_0_0_177/A         INV_X1   Fall  0.2310 0.0000 0.0090          1.54936                                                  | 
|    i_0_0_177/ZN        INV_X1   Rise  0.2430 0.0120 0.0070 0.416795 1.06234 1.47914           1       57.4163                | 
|    multiplier_reg[5]/D DFF_X1   Rise  0.2430 0.0000 0.0070          1.14029                                                  | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_reg[5]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                  Rise  0.0000 0.0000 0.1000 3.08001  4.57405  7.65406           3       54.8186  c    K        | 
|    clk_gate_isNeg_reg/CK  CLKGATETST_X1 Rise  0.0060 0.0060 0.2480          1.8122                                      AL            | 
|    clk_gate_isNeg_reg/GCK CLKGATETST_X1 Rise  0.0600 0.0540 0.1290 22.6744  32.2882  54.9626           34      54.8186  AL   K        | 
|    multiplier_reg[5]/CK   DFF_X1        Rise  0.0940 0.0340 0.2480          0.949653                                    L             | 
-----------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock ideal network latency       |  0.0940 0.0940 | 
| library hold check                       |  0.0250 0.1190 | 
| data required time                       |  0.1190        | 
|                                          |                | 
| data arrival time                        |  0.2430        | 
| data required time                       | -0.1190        | 
| pessimism margin                         |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1240        | 
-------------------------------------------------------------


 Timing Path to multiplier_reg[6]/D 
  
 Path Start Point : A[6] 
 Path End Point   : multiplier_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    A[6]                         Rise  0.2000 0.0000 0.1000 0.387794 3.93472 4.32252           3       57.4163  c             | 
|    i_0_0_180/B2        AOI22_X1 Rise  0.2000 0.0000 0.1000          1.62303                                                  | 
|    i_0_0_180/ZN        AOI22_X1 Fall  0.2320 0.0320 0.0080 0.50193  1.54936 2.05129           1       57.4163                | 
|    i_0_0_179/A         INV_X1   Fall  0.2320 0.0000 0.0080          1.54936                                                  | 
|    i_0_0_179/ZN        INV_X1   Rise  0.2430 0.0110 0.0060 0.357435 1.06234 1.41978           1       57.4163                | 
|    multiplier_reg[6]/D DFF_X1   Rise  0.2430 0.0000 0.0060          1.14029                                                  | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_reg[6]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                  Rise  0.0000 0.0000 0.1000 3.08001  4.57405  7.65406           3       54.8186  c    K        | 
|    clk_gate_isNeg_reg/CK  CLKGATETST_X1 Rise  0.0060 0.0060 0.2480          1.8122                                      AL            | 
|    clk_gate_isNeg_reg/GCK CLKGATETST_X1 Rise  0.0600 0.0540 0.1290 22.6744  32.2882  54.9626           34      54.8186  AL   K        | 
|    multiplier_reg[6]/CK   DFF_X1        Rise  0.0940 0.0340 0.2480          0.949653                                    L             | 
-----------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock ideal network latency       |  0.0940 0.0940 | 
| library hold check                       |  0.0250 0.1190 | 
| data required time                       |  0.1190        | 
|                                          |                | 
| data arrival time                        |  0.2430        | 
| data required time                       | -0.1190        | 
| pessimism margin                         |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1240        | 
-------------------------------------------------------------


 Timing Path to multiplier_reg[9]/D 
  
 Path Start Point : A[9] 
 Path End Point   : multiplier_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    A[9]                         Rise  0.2000 0.0000 0.1000 0.355169 3.93472 4.28989           3       57.4163  c             | 
|    i_0_0_186/B2        AOI22_X1 Rise  0.2000 0.0000 0.1000          1.62303                                                  | 
|    i_0_0_186/ZN        AOI22_X1 Fall  0.2320 0.0320 0.0080 0.423905 1.54936 1.97327           1       57.4163                | 
|    i_0_0_185/A         INV_X1   Fall  0.2320 0.0000 0.0080          1.54936                                                  | 
|    i_0_0_185/ZN        INV_X1   Rise  0.2430 0.0110 0.0060 0.386334 1.06234 1.44868           1       57.4163                | 
|    multiplier_reg[9]/D DFF_X1   Rise  0.2430 0.0000 0.0060          1.14029                                                  | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_reg[9]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                  Rise  0.0000 0.0000 0.1000 3.08001  4.57405  7.65406           3       54.8186  c    K        | 
|    clk_gate_isNeg_reg/CK  CLKGATETST_X1 Rise  0.0060 0.0060 0.2480          1.8122                                      AL            | 
|    clk_gate_isNeg_reg/GCK CLKGATETST_X1 Rise  0.0600 0.0540 0.1290 22.6744  32.2882  54.9626           34      54.8186  AL   K        | 
|    multiplier_reg[9]/CK   DFF_X1        Rise  0.0940 0.0340 0.2480          0.949653                                    L             | 
-----------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock ideal network latency       |  0.0940 0.0940 | 
| library hold check                       |  0.0250 0.1190 | 
| data required time                       |  0.1190        | 
|                                          |                | 
| data arrival time                        |  0.2430        | 
| data required time                       | -0.1190        | 
| pessimism margin                         |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1240        | 
-------------------------------------------------------------


 Timing Path to multiplier_reg[12]/D 
  
 Path Start Point : A[12] 
 Path End Point   : multiplier_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    A[12]                         Rise  0.2000 0.0000 0.1000 0.619877 6.74219 7.36207           4       57.4163  c             | 
|    i_0_0_192/B2         AOI22_X1 Rise  0.2000 0.0000 0.1000          1.62303                                                  | 
|    i_0_0_192/ZN         AOI22_X1 Fall  0.2310 0.0310 0.0090 0.270738 1.54936 1.8201            1       57.4163                | 
|    i_0_0_191/A          INV_X1   Fall  0.2310 0.0000 0.0090          1.54936                                                  | 
|    i_0_0_191/ZN         INV_X1   Rise  0.2430 0.0120 0.0070 0.391702 1.06234 1.45404           1       57.4163                | 
|    multiplier_reg[12]/D DFF_X1   Rise  0.2430 0.0000 0.0070          1.14029                                                  | 
---------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_reg[12]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                  Rise  0.0000 0.0000 0.1000 3.08001  4.57405  7.65406           3       54.8186  c    K        | 
|    clk_gate_isNeg_reg/CK  CLKGATETST_X1 Rise  0.0060 0.0060 0.2480          1.8122                                      AL            | 
|    clk_gate_isNeg_reg/GCK CLKGATETST_X1 Rise  0.0600 0.0540 0.1290 22.6744  32.2882  54.9626           34      54.8186  AL   K        | 
|    multiplier_reg[12]/CK  DFF_X1        Rise  0.0940 0.0340 0.2480          0.949653                                    L             | 
-----------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock ideal network latency       |  0.0940 0.0940 | 
| library hold check                       |  0.0250 0.1190 | 
| data required time                       |  0.1190        | 
|                                          |                | 
| data arrival time                        |  0.2430        | 
| data required time                       | -0.1190        | 
| pessimism margin                         |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1240        | 
-------------------------------------------------------------


 Timing Path to multiplier_reg[24]/D 
  
 Path Start Point : A[24] 
 Path End Point   : multiplier_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    A[24]                         Rise  0.2000 0.0000 0.1000 1.05726  5.19888 6.25614           3       57.3214  c             | 
|    i_0_0_216/B2         AOI22_X1 Rise  0.2000 0.0000 0.1000          1.62303                                                  | 
|    i_0_0_216/ZN         AOI22_X1 Fall  0.2310 0.0310 0.0080 0.170352 1.54936 1.71971           1       57.3214                | 
|    i_0_0_215/A          INV_X1   Fall  0.2310 0.0000 0.0080          1.54936                                                  | 
|    i_0_0_215/ZN         INV_X1   Rise  0.2430 0.0120 0.0070 0.541476 1.06234 1.60382           1       57.3214                | 
|    multiplier_reg[24]/D DFF_X1   Rise  0.2430 0.0000 0.0070          1.14029                                                  | 
---------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_reg[24]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                  Rise  0.0000 0.0000 0.1000 3.08001  4.57405  7.65406           3       54.8186  c    K        | 
|    clk_gate_isNeg_reg/CK  CLKGATETST_X1 Rise  0.0060 0.0060 0.2480          1.8122                                      AL            | 
|    clk_gate_isNeg_reg/GCK CLKGATETST_X1 Rise  0.0600 0.0540 0.1290 22.6744  32.2882  54.9626           34      54.8186  AL   K        | 
|    multiplier_reg[24]/CK  DFF_X1        Rise  0.0940 0.0340 0.2480          0.949653                                    L             | 
-----------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock ideal network latency       |  0.0940 0.0940 | 
| library hold check                       |  0.0250 0.1190 | 
| data required time                       |  0.1190        | 
|                                          |                | 
| data arrival time                        |  0.2430        | 
| data required time                       | -0.1190        | 
| pessimism margin                         |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1240        | 
-------------------------------------------------------------


info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 368M, CVMEM - 1778M, PVMEM - 2263M)
