read -sv run_verilog_mid/adder_32b_10_72_ba8b3188a13ab271f97ca6d16ddf9eb0.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_10_72_ba8b3188a13ab271f97ca6d16ddf9eb0_yosys.v
