// Seed: 190593120
module module_0;
  id_1 :
  assert property (@(negedge id_1) 1 < id_1)
  else $clog2(55);
  ;
  assign module_2.id_4 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    output wor id_1,
    output tri id_2,
    output wand id_3,
    output tri id_4,
    input supply1 id_5,
    output uwire id_6,
    input wor id_7
);
  assign id_3 = id_0;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    output wor   id_0,
    input  tri1  id_1,
    output uwire id_2,
    input  uwire id_3,
    output tri   id_4
);
  wire id_6;
  module_0 modCall_1 ();
endmodule
