/* IMAGE 0 LABELS */
#ifndef IMAGE_0_CODE_ADDRESSES
#define IMAGE_0_CODE_ADDRESSES

#define image_0_start_task_initialization_task        (0x58)
#define image_0_initialization_task        (0x58)
#define image_0_start_task_update_fifo_us_read_1st_wakeup_request        (0xe40)
#define image_0_update_fifo_us_read_1st_wakeup_request        (0xe40)
#define image_0_start_task_ghost_reporting_1st_wakeup_request        (0x23a8)
#define image_0_ghost_reporting_1st_wakeup_request        (0x23a8)
#define image_0_start_task_us_tx_task_1st_wakeup_request        (0x7ac)
#define image_0_us_tx_task_1st_wakeup_request        (0x7ac)
#define image_0_us_tx_task_wakeup_request        (0x7ac)
#define image_0_start_task_epon_update_fifo_read_1st_wakeup_request        (0xf48)
#define image_0_epon_update_fifo_read_1st_wakeup_request        (0xf48)
#define image_0_start_task_epon_tx_task_wakeup_request        (0x277c)
#define image_0_epon_tx_task_wakeup_request        (0x277c)
#define image_0_start_task_budget_allocator_us_1st_wakeup_request        (0xfbc)
#define image_0_budget_allocator_us_1st_wakeup_request        (0xfbc)
#define image_0_start_task_debug_routine        (0x98)
#define image_0_debug_routine        (0x98)
#define image_0_start_task_gpon_control_wakeup_request        (0x5e0)
#define image_0_gpon_control_wakeup_request        (0x5e0)
#define image_0_start_task_ds_tx_task_wakeup_request        (0x1668)
#define image_0_ds_tx_task_wakeup_request        (0x1668)
#define image_0_start_task_ovl_budget_allocator_1st_wakeup_request        (0x1ea0)
#define image_0_ovl_budget_allocator_1st_wakeup_request        (0x1ea0)
#define image_0_start_task_flush_task_1st_wakeup_request        (0x2210)
#define image_0_flush_task_1st_wakeup_request        (0x2210)
#define image_0_start_task_update_fifo_ds_read_1st_wakeup_request        (0x155c)
#define image_0_update_fifo_ds_read_1st_wakeup_request        (0x155c)
#define image_0_start_task_budget_allocator_ds_1st_wakeup_request        (0x19ec)
#define image_0_budget_allocator_ds_1st_wakeup_request        (0x19ec)
#define image_0_start_task_timer_common_task_wakeup_request        (0x2878)
#define image_0_timer_common_task_wakeup_request        (0x2878)
#define image_0_start_task_service_queues_update_fifo_read_1st_wakeup_request        (0x29ac)
#define image_0_service_queues_update_fifo_read_1st_wakeup_request        (0x29ac)
#define image_0_start_task_service_queues_tx_task_wakeup_request        (0x2a3c)
#define image_0_service_queues_tx_task_wakeup_request        (0x2a3c)
#define image_0_start_task_budget_allocator_1st_wakeup_request        (0x2c84)
#define image_0_budget_allocator_1st_wakeup_request        (0x2c84)
#define image_0_debug_routine_handler        (0xc)
#define image_0_scheduling_update_status        (0xc44)
#define image_0_scheduling_action_not_valid        (0xd40)
#define image_0_basic_scheduler_update_dwrr        (0x1538)
#define image_0_ds_tx_scheduling_update_status        (0x1914)
#define image_0_ds_tx_scheduling_action_not_valid        (0x1994)
#define image_0_complex_scheduler_update_dwrr_basic_schedulers        (0x1e5c)
#define image_0_complex_scheduler_update_dwrr_complex_schedulers        (0x1e6c)
#define image_0_complex_scheduler_update_dwrr_queues        (0x1e7c)
#define image_0_basic_rate_limiter_complex_scheduler        (0x1f60)
#define image_0_basic_rate_limiter_basic_scheduler_no_cs        (0x1f98)
#define image_0_basic_rate_limiter_queue_with_cs_bs        (0x1fcc)
#define image_0_basic_rate_limiter_queue_with_bs        (0x2020)
#define image_0_ovl_rate_limiter        (0x205c)
#define image_0_complex_rate_limiter_queue_sir        (0x2070)
#define image_0_complex_rate_limiter_queue_pir        (0x20ac)
#define image_0_complex_rate_limiter_basic_scheduler_sir        (0x20e8)
#define image_0_complex_rate_limiter_basic_scheduler_pir        (0x2124)
#define image_0_scheduling_service_queues_update_status        (0x2b68)
#define image_0_scheduling_service_queues_action_not_valid        (0x2c4c)

#endif

/* IMAGE 1 LABELS */
#ifndef IMAGE_1_CODE_ADDRESSES
#define IMAGE_1_CODE_ADDRESSES

#define image_1_start_task_initialization_task        (0x18)
#define image_1_initialization_task        (0x18)
#define image_1_start_task_processing_wakeup_request        (0xe3c)
#define image_1_processing_wakeup_request        (0xe3c)
#define image_1_start_task_debug_routine        (0x4e04)
#define image_1_debug_routine        (0x4e04)
#define image_1_start_task_cpu_rx_wakeup_request        (0x5c84)
#define image_1_cpu_rx_wakeup_request        (0x5c84)
#define image_1_tmp8        (0x63b4)
#define image_1_info_string0        (0x63b4)
#define image_1_info_string1        (0x63b4)
#define image_1_info_string2        (0x63b4)
#define image_1_info_string3        (0x63b4)
#define image_1_info_string4        (0x63b4)
#define image_1_info_string5        (0x63b4)
#define image_1_info_string6        (0x63b4)
#define image_1_section_abbrev        (0x63b4)
#define image_1_section_info        (0x63b4)
#define image_1_cu_begin0        (0x63b4)
#define image_1_debug_range        (0x63b4)
#define image_1_debug_ranges0        (0x63b4)
#define image_1_debug_macinfo        (0x63b4)
#define image_1_cu_macro_begin0        (0x63b4)
#define image_1_line_table_start0        (0x63b4)
#define image_1_start_task_cpu_recycle_wakeup_request        (0x63b4)
#define image_1_cpu_recycle_wakeup_request        (0x63b4)
#define image_1_start_task_interrupt_coalescing_1st_wakeup_request        (0x6f4c)
#define image_1_interrupt_coalescing_1st_wakeup_request        (0x6f4c)
#define image_1_start_task_cpu_rx_meter_budget_allocator_1st_wakeup_request        (0x6508)
#define image_1_cpu_rx_meter_budget_allocator_1st_wakeup_request        (0x6508)
#define image_1_start_task_cpu_rx_copy_wakeup_request        (0x4f30)
#define image_1_cpu_rx_copy_wakeup_request        (0x4f30)
#define image_1_start_task_dhd_tx_complete_wakeup_request        (0x65c8)
#define image_1_dhd_tx_complete_wakeup_request        (0x65c8)
#define image_1_start_task_dhd_rx_complete_wakeup_request        (0x6908)
#define image_1_dhd_rx_complete_wakeup_request        (0x6908)
#define image_1_start_task_spdsvc_gen_wakeup_request        (0x7010)
#define image_1_spdsvc_gen_wakeup_request        (0x7010)
#define image_1_start_task_common_reprocessing_wakeup_request        (0x7da8)
#define image_1_common_reprocessing_wakeup_request        (0x7da8)
#define image_1_c_cpu_rx_task        (0x5f98)
#define image_1_func_begin0        (0x5f98)
#define image_1_start_task_c_cpu_rx_wakeup_request        (0x5f98)
#define image_1_c_cpu_rx_wakeup_request        (0x5f98)
#define image_1_debug_routine_handler        (0xc)
#define image_1_action_exception        (0x58)
#define image_1_processing_header_update_length_calc        (0x29c0)
#define image_1_processing_layer2_header_copy_30_bytes_8_bytes_align        (0x2a84)
#define image_1_processing_layer2_header_copy_22_bytes_8_bytes_align        (0x2a8c)
#define image_1_processing_layer2_header_copy_14_bytes_8_bytes_align        (0x2a94)
#define image_1_processing_layer2_header_copy_30_bytes_4_bytes_align        (0x2aa8)
#define image_1_processing_layer2_header_copy_22_bytes_4_bytes_align        (0x2ab8)
#define image_1_processing_layer2_header_copy_14_bytes_4_bytes_align        (0x2ac8)
#define image_1_processing_layer2_header_copy_26_bytes_8_bytes_align        (0x2ae8)
#define image_1_processing_layer2_header_copy_18_bytes_8_bytes_align        (0x2af4)
#define image_1_processing_layer2_header_copy_18_bytes_4_bytes_align        (0x2b18)
#define image_1_processing_layer2_header_copy_26_bytes_4_bytes_align        (0x2b24)
#define image_1_tcam_cmd_ic_submit        (0x3b74)
#define image_1_tcam_cmd_outer_tpid        (0x3bb8)
#define image_1_tcam_cmd_inner_tpid        (0x3bd0)
#define image_1_tcam_cmd_ethertype        (0x3be8)
#define image_1_tcam_cmd_outer_vid        (0x3c00)
#define image_1_tcam_cmd_inner_vid        (0x3c18)
#define image_1_tcam_cmd_outer_pbit        (0x3c30)
#define image_1_tcam_cmd_inner_pbit        (0x3c48)
#define image_1_tcam_cmd_vlan_num        (0x3c60)
#define image_1_tcam_cmd_ip_protocol        (0x3c78)
#define image_1_tcam_cmd_l3_protocol        (0x3c90)
#define image_1_tcam_cmd_tos        (0x3ca8)
#define image_1_tcam_cmd_network_layer        (0x3cc0)
#define image_1_tcam_cmd_ingress_port        (0x3ce0)
#define image_1_tcam_cmd_gem_flow        (0x3cf8)
#define image_1_tcam_cmd_ipv6_label        (0x3d10)
#define image_1_tcam_cmd_src_ip        (0x3d3c)
#define image_1_tcam_cmd_src_ipv6_masked        (0x3d90)
#define image_1_tcam_cmd_dst_ip        (0x3dc4)
#define image_1_tcam_cmd_dst_ipv6_masked        (0x3e18)
#define image_1_tcam_cmd_src_port        (0x3e4c)
#define image_1_tcam_cmd_dst_port        (0x3e64)
#define image_1_tcam_cmd_src_mac        (0x3e7c)
#define image_1_tcam_cmd_dst_mac        (0x3ea8)
#define image_1_tcam_cmd_generic_l2        (0x3ed4)
#define image_1_tcam_cmd_generic_l3        (0x3f08)
#define image_1_tcam_cmd_generic_l4        (0x3f3c)
#define image_1_gpe_cmd_replace_16        (0x44e8)
#define image_1_gpe_cmd_replace_32        (0x44f0)
#define image_1_gpe_cmd_replace_bits_16        (0x4508)
#define image_1_gpe_cmd_copy_bits_16        (0x4528)
#define image_1_gpe_cmd_skip_if        (0x4558)
#define image_1_gpe_vlan_action_cmd_drop        (0x4578)
#define image_1_gpe_vlan_action_cmd_dscp        (0x457c)
#define image_1_gpe_vlan_action_cmd_mac_hdr_copy        (0x45cc)

#endif

/* IMAGE 2 LABELS */
#ifndef IMAGE_2_CODE_ADDRESSES
#define IMAGE_2_CODE_ADDRESSES

#define image_2_start_task_initialization_task        (0x18)
#define image_2_initialization_task        (0x18)
#define image_2_start_task_processing_wakeup_request        (0xf68)
#define image_2_processing_wakeup_request        (0xf68)
#define image_2_start_task_cpu_tx_wakeup_request        (0x4f30)
#define image_2_cpu_tx_wakeup_request        (0x4f30)
#define image_2_cpu_tx_read_ring_indices        (0x4f30)
#define image_2_start_task_debug_routine        (0x58)
#define image_2_debug_routine        (0x58)
#define image_2_start_task_cpu_recycle_wakeup_request        (0x54a8)
#define image_2_cpu_recycle_wakeup_request        (0x54a8)
#define image_2_start_task_interrupt_coalescing_1st_wakeup_request        (0x58ec)
#define image_2_interrupt_coalescing_1st_wakeup_request        (0x58ec)
#define image_2_start_task_dhd_tx_post_wakeup_request        (0x5df4)
#define image_2_dhd_tx_post_wakeup_request        (0x5df4)
#define image_2_start_task_dhd_tx_post_update_fifo_wakeup_request        (0x5d9c)
#define image_2_dhd_tx_post_update_fifo_wakeup_request        (0x5d9c)
#define image_2_start_task_dhd_timer_1st_wakeup_request        (0x5964)
#define image_2_dhd_timer_1st_wakeup_request        (0x5964)
#define image_2_start_task_dhd_mcast_wakeup_request        (0x6a24)
#define image_2_dhd_mcast_wakeup_request        (0x6a24)
#define image_2_debug_routine_handler        (0xc)
#define image_2_action_exception        (0x184)
#define image_2_processing_header_update_length_calc        (0x2aec)
#define image_2_processing_layer2_header_copy_30_bytes_8_bytes_align        (0x2bb0)
#define image_2_processing_layer2_header_copy_22_bytes_8_bytes_align        (0x2bb8)
#define image_2_processing_layer2_header_copy_14_bytes_8_bytes_align        (0x2bc0)
#define image_2_processing_layer2_header_copy_30_bytes_4_bytes_align        (0x2bd4)
#define image_2_processing_layer2_header_copy_22_bytes_4_bytes_align        (0x2be4)
#define image_2_processing_layer2_header_copy_14_bytes_4_bytes_align        (0x2bf4)
#define image_2_processing_layer2_header_copy_26_bytes_8_bytes_align        (0x2c14)
#define image_2_processing_layer2_header_copy_18_bytes_8_bytes_align        (0x2c20)
#define image_2_processing_layer2_header_copy_18_bytes_4_bytes_align        (0x2c44)
#define image_2_processing_layer2_header_copy_26_bytes_4_bytes_align        (0x2c50)
#define image_2_tcam_cmd_ic_submit        (0x3ca0)
#define image_2_tcam_cmd_outer_tpid        (0x3ce4)
#define image_2_tcam_cmd_inner_tpid        (0x3cfc)
#define image_2_tcam_cmd_ethertype        (0x3d14)
#define image_2_tcam_cmd_outer_vid        (0x3d2c)
#define image_2_tcam_cmd_inner_vid        (0x3d44)
#define image_2_tcam_cmd_outer_pbit        (0x3d5c)
#define image_2_tcam_cmd_inner_pbit        (0x3d74)
#define image_2_tcam_cmd_vlan_num        (0x3d8c)
#define image_2_tcam_cmd_ip_protocol        (0x3da4)
#define image_2_tcam_cmd_l3_protocol        (0x3dbc)
#define image_2_tcam_cmd_tos        (0x3dd4)
#define image_2_tcam_cmd_network_layer        (0x3dec)
#define image_2_tcam_cmd_ingress_port        (0x3e0c)
#define image_2_tcam_cmd_gem_flow        (0x3e24)
#define image_2_tcam_cmd_ipv6_label        (0x3e3c)
#define image_2_tcam_cmd_src_ip        (0x3e68)
#define image_2_tcam_cmd_src_ipv6_masked        (0x3ebc)
#define image_2_tcam_cmd_dst_ip        (0x3ef0)
#define image_2_tcam_cmd_dst_ipv6_masked        (0x3f44)
#define image_2_tcam_cmd_src_port        (0x3f78)
#define image_2_tcam_cmd_dst_port        (0x3f90)
#define image_2_tcam_cmd_src_mac        (0x3fa8)
#define image_2_tcam_cmd_dst_mac        (0x3fd4)
#define image_2_tcam_cmd_generic_l2        (0x4000)
#define image_2_tcam_cmd_generic_l3        (0x4034)
#define image_2_tcam_cmd_generic_l4        (0x4068)
#define image_2_gpe_cmd_replace_16        (0x4614)
#define image_2_gpe_cmd_replace_32        (0x461c)
#define image_2_gpe_cmd_replace_bits_16        (0x4634)
#define image_2_gpe_cmd_copy_bits_16        (0x4654)
#define image_2_gpe_cmd_skip_if        (0x4684)
#define image_2_gpe_vlan_action_cmd_drop        (0x46a4)
#define image_2_gpe_vlan_action_cmd_dscp        (0x46a8)
#define image_2_gpe_vlan_action_cmd_mac_hdr_copy        (0x46f8)

#endif

/* COMMON LABELS */
#ifndef COMMON_CODE_ADDRESSES
#define COMMON_CODE_ADDRESSES

#define INVALID_LABEL_ADDRESS 0xFFFFFF

#define TCAM_CMD_DST_IP_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3dc4, 0x3ef0}
#define TCAM_CMD_DST_IPV6_MASKED_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3e18, 0x3f44}
#define TCAM_CMD_DST_MAC_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3ea8, 0x3fd4}
#define TCAM_CMD_DST_PORT_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3e64, 0x3f90}
#define TCAM_CMD_ETHERTYPE_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3be8, 0x3d14}
#define TCAM_CMD_GEM_FLOW_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3cf8, 0x3e24}
#define TCAM_CMD_GENERIC_L2_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3ed4, 0x4000}
#define TCAM_CMD_GENERIC_L3_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3f08, 0x4034}
#define TCAM_CMD_GENERIC_L4_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3f3c, 0x4068}
#define TCAM_CMD_IC_SUBMIT_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3b74, 0x3ca0}
#define TCAM_CMD_INGRESS_PORT_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3ce0, 0x3e0c}
#define TCAM_CMD_INNER_PBIT_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3c48, 0x3d74}
#define TCAM_CMD_INNER_TPID_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3bd0, 0x3cfc}
#define TCAM_CMD_INNER_VID_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3c18, 0x3d44}
#define TCAM_CMD_IP_PROTOCOL_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3c78, 0x3da4}
#define TCAM_CMD_IPV6_LABEL_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3d10, 0x3e3c}
#define TCAM_CMD_L3_PROTOCOL_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3c90, 0x3dbc}
#define TCAM_CMD_NETWORK_LAYER_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3cc0, 0x3dec}
#define TCAM_CMD_OUTER_PBIT_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3c30, 0x3d5c}
#define TCAM_CMD_OUTER_TPID_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3bb8, 0x3ce4}
#define TCAM_CMD_OUTER_VID_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3c00, 0x3d2c}
#define TCAM_CMD_SRC_IP_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3d3c, 0x3e68}
#define TCAM_CMD_SRC_IPV6_MASKED_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3d90, 0x3ebc}
#define TCAM_CMD_SRC_MAC_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3e7c, 0x3fa8}
#define TCAM_CMD_SRC_PORT_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3e4c, 0x3f78}
#define TCAM_CMD_TOS_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3ca8, 0x3dd4}
#define TCAM_CMD_VLAN_NUM_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3c60, 0x3d8c}

#endif

