Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Fri Jun 24 11:38:32 2022
| Host         : graham-Parallels-Virtual-Platform running 64-bit Ubuntu 22.04 LTS
| Command      : report_qor_suggestions -max_paths 100 -file route_report_qor_suggestions_0.rpt
| Design       : FPGA_CPU_32_bits
| Device       : xc7a100t
| Design State : Routed
| ML Models    : v2020.1.0
--------------------------------------------------------------------------------------------------------

Report QoR Suggestions

Table of Contents
-----------------
1. QoR Suggestions Report Summary
2. ML Strategies
3. QoR Suggestions - Utilization
4. QoR Suggestions - Netlist

1. QoR Suggestions Report Summary
---------------------------------

+------------------+----------------+-----------+--------------+----------------+-----------+-------------+----------------------+------------------------------------------------------------------------------------------+-------------+
|       Name       |       Id       |   Status  | Generated At | Applicable For | Automatic |    Scope    | Incremental Friendly |                                        Description                                       |    Source   |
+------------------+----------------+-----------+--------------+----------------+-----------+-------------+----------------------+------------------------------------------------------------------------------------------+-------------+
| RQS_UTIL-12-1    | RQS_UTIL-12    | Generated | route_design | opt_design     | Yes       | GLOBALSCOPE | No                   | Remapping small SRL to Registers in the design.                                          | Current Run |
| RQS_UTIL-15-1    | RQS_UTIL-15    | Generated | route_design | synth_design   | Yes       | GLOBALSCOPE | No                   | Forward retime across Datapath Operators to reduce FF utilization.                       | Current Run |
| RQS_NETLIST-10-1 | RQS_NETLIST-10 | Generated | route_design | synth_design   | Yes       | GLOBALSCOPE | No                   | Rebalance timing paths by forward and backward retiming.                                 | Current Run |
+------------------+----------------+-----------+--------------+----------------+-----------+-------------+----------------------+------------------------------------------------------------------------------------------+-------------+
* No QoR suggestions are provided when the fully routed design is assessed to easily meet timing.


2. ML Strategies
----------------

+---+----+---------+---------+
| # | Id | Command | Options |
+---+----+---------+---------+
* The design is not compatible for suggesting strategy, as it was not run using vivado implementation default or vivado implementation explore strategy.


3. QoR Suggestions - Utilization
--------------------------------

+---------------+------------------------------------------------------------+-----------+--------+
|      Name     |                         Description                        | Hierarchy | Module |
+---------------+------------------------------------------------------------+-----------+--------+
| RQS_UTIL-12-1 | Remapping small SRL to Registers.                          | GLOBAL    | GLOBAL |
| RQS_UTIL-15-1 | Retime across Datapath operators to reduce FF utilization. | GLOBAL    | GLOBAL |
+---------------+------------------------------------------------------------+-----------+--------+


4. QoR Suggestions - Netlist
----------------------------

+------------------+-------------+--------------+--------+-------+--------+--------+--------+----------------+-------+--------+--------------+-------------------+------------------+--------------------------+
|       Name       | No of Paths | Logic Levels | Routes | Slack |  Req.  |  Skew  | Fanout | Datapath Delay | Cell% | Route% | Source Clock | Destination Clock |    Startpoint    |         Endpoint         |
+------------------+-------------+--------------+--------+-------+--------+--------+--------+----------------+-------+--------+--------------+-------------------+------------------+--------------------------+
| RQS_NETLIST-10-1 | 1           | 15           | 16     | 0.871 | 10.000 | -0.036 | -      | 8.976          | 34.20 | 65.80  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[15][29]/D |
|                  | 1           | 14           | 15     | 1.115 | 10.000 | -0.289 | -      | 8.494          | 33.60 | 66.40  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[8][30]/D  |
|                  | 1           | 13           | 14     | 1.038 | 10.000 | -0.286 | -      | 8.610          | 32.90 | 67.10  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[9][25]/D  |
|                  | 1           | 14           | 15     | 1.197 | 10.000 | -0.288 | -      | 8.452          | 33.70 | 66.30  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[12][30]/D |
|                  | 1           | 13           | 14     | 1.031 | 10.000 | -0.285 | -      | 8.582          | 33.00 | 67.00  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[8][25]/D  |
|                  | 1           | 13           | 14     | 1.058 | 10.000 | -0.286 | -      | 8.554          | 33.10 | 66.90  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[1][25]/D  |
|                  | 1           | 13           | 14     | 1.022 | 10.000 | -0.285 | -      | 8.613          | 31.80 | 68.20  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[5][26]/D  |
|                  | 1           | 14           | 15     | 1.256 | 10.000 | -0.288 | -      | 8.354          | 34.10 | 65.90  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[2][30]/D  |
|                  | 1           | 14           | 15     | 0.868 | 10.000 | -0.035 | -      | 9.003          | 32.50 | 67.50  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[2][31]/D  |
|                  | 1           | 14           | 15     | 1.269 | 10.000 | -0.289 | -      | 8.340          | 34.20 | 65.80  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[1][30]/D  |
|                  | 1           | 14           | 15     | 1.300 | 10.000 | -0.040 | -      | 8.558          | 33.10 | 66.90  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[3][28]/D  |
|                  | 1           | 15           | 16     | 0.980 | 10.000 | -0.037 | -      | 8.881          | 34.60 | 65.40  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[6][29]/D  |
|                  | 1           | 14           | 15     | 1.128 | 10.000 | -0.286 | -      | 8.523          | 33.50 | 66.50  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[9][30]/D  |
|                  | 1           | 14           | 15     | 1.145 | 10.000 | -0.035 | -      | 8.724          | 33.60 | 66.40  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[13][31]/D |
|                  | 1           | 14           | 15     | 1.159 | 10.000 | -0.036 | -      | 8.703          | 33.70 | 66.30  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[11][31]/D |
|                  | 1           | 15           | 16     | 1.031 | 10.000 | -0.036 | -      | 8.816          | 34.80 | 65.20  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[12][29]/D |
|                  | 1           | 14           | 15     | 1.032 | 10.000 | -0.284 | -      | 8.568          | 33.00 | 67.00  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[15][28]/D |
|                  | 1           | 13           | 14     | 0.946 | 10.000 | -0.285 | -      | 8.652          | 31.60 | 68.40  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[6][26]/D  |
|                  | 1           | 15           | 16     | 1.161 | 10.000 | -0.037 | -      | 8.685          | 35.40 | 64.60  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[11][29]/D |
|                  | 1           | 13           | 14     | 1.085 | 10.000 | -0.284 | -      | 8.529          | 33.20 | 66.80  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[10][25]/D |
|                  | 1           | 14           | 15     | 1.262 | 10.000 | -0.288 | -      | 8.348          | 34.20 | 65.80  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[0][30]/D  |
|                  | 1           | 13           | 14     | 0.941 | 10.000 | -0.284 | -      | 8.695          | 31.50 | 68.50  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[14][26]/D |
|                  | 1           | 13           | 14     | 0.987 | 10.000 | -0.284 | -      | 8.627          | 31.70 | 68.30  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[15][26]/D |
|                  | 1           | 13           | 14     | 0.990 | 10.000 | -0.286 | -      | 8.608          | 32.70 | 67.30  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[3][27]/D  |
|                  | 1           | 13           | 14     | 1.075 | 10.000 | -0.285 | -      | 8.574          | 33.00 | 67.00  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[5][25]/D  |
|                  | 1           | 14           | 15     | 1.127 | 10.000 | -0.285 | -      | 8.492          | 33.60 | 66.40  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[14][30]/D |
|                  | 1           | 13           | 14     | 1.132 | 10.000 | -0.285 | -      | 8.480          | 33.40 | 66.60  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[14][25]/D |
|                  | 1           | 15           | 16     | 1.190 | 10.000 | -0.036 | -      | 8.692          | 35.30 | 64.70  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[5][29]/D  |
|                  | 1           | 13           | 14     | 1.111 | 10.000 | -0.284 | -      | 8.511          | 33.30 | 66.70  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[4][25]/D  |
|                  | 1           | 14           | 15     | 1.197 | 10.000 | -0.288 | -      | 8.452          | 33.70 | 66.30  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[12][30]/D |
|                  | 1           | 13           | 14     | 1.121 | 10.000 | -0.288 | -      | 8.525          | 33.20 | 66.80  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[12][25]/D |
|                  | 1           | 14           | 15     | 1.269 | 10.000 | -0.289 | -      | 8.340          | 34.20 | 65.80  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[1][30]/D  |
|                  | 1           | 14           | 15     | 1.266 | 10.000 | -0.288 | -      | 8.344          | 34.20 | 65.80  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[5][30]/D  |
|                  | 1           | 13           | 14     | 1.010 | 10.000 | -0.285 | -      | 8.603          | 32.90 | 67.10  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[0][25]/D  |
|                  | 1           | 13           | 14     | 0.987 | 10.000 | -0.284 | -      | 8.627          | 31.70 | 68.30  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[15][26]/D |
|                  | 1           | 14           | 15     | 1.003 | 10.000 | -0.285 | -      | 8.609          | 32.90 | 67.10  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[11][28]/D |
|                  | 1           | 13           | 14     | 0.835 | 10.000 | -0.285 | -      | 8.784          | 32.00 | 68.00  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[11][27]/D |
|                  | 1           | 14           | 15     | 0.868 | 10.000 | -0.035 | -      | 9.003          | 32.50 | 67.50  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[2][31]/D  |
|                  | 1           | 13           | 14     | 1.045 | 10.000 | -0.285 | -      | 8.554          | 32.00 | 68.00  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[8][26]/D  |
|                  | 1           | 13           | 14     | 0.835 | 10.000 | -0.285 | -      | 8.784          | 32.00 | 68.00  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[11][27]/D |
|                  | 1           | 15           | 16     | 1.181 | 10.000 | -0.046 | -      | 8.766          | 34.80 | 65.20  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_zero_flag_reg/D        |
|                  | 1           | 13           | 14     | 0.864 | 10.000 | -0.286 | -      | 8.734          | 32.20 | 67.80  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[1][27]/D  |
|                  | 1           | 14           | 15     | 1.775 | 10.000 | -0.288 | -      | 7.931          | 35.90 | 64.10  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[15][30]/D |
|                  | 1           | 14           | 15     | 2.256 | 10.000 | -0.046 | -      | 7.692          | 36.70 | 63.30  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_carry_flag_reg/D       |
|                  | 1           | 15           | 16     | 1.351 | 10.000 | -0.037 | -      | 8.519          | 36.00 | 64.00  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[14][29]/D |
|                  | 1           | 14           | 15     | 1.008 | 10.000 | -0.035 | -      | 8.855          | 33.10 | 66.90  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[6][31]/D  |
|                  | 1           | 14           | 15     | 1.114 | 10.000 | -0.289 | -      | 8.495          | 33.60 | 66.40  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[3][30]/D  |
|                  | 1           | 14           | 15     | 1.431 | 10.000 | -0.288 | -      | 8.178          | 34.90 | 65.10  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[4][30]/D  |
|                  | 1           | 14           | 15     | 1.230 | 10.000 | -0.285 | -      | 8.418          | 33.60 | 66.40  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[9][28]/D  |
|                  | 1           | 14           | 15     | 1.336 | 10.000 | -0.040 | -      | 8.558          | 33.10 | 66.90  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[1][28]/D  |
|                  | 1           | 15           | 16     | 1.049 | 10.000 | -0.036 | -      | 8.821          | 34.80 | 65.20  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[4][29]/D  |
|                  | 1           | 13           | 14     | 1.245 | 10.000 | -0.288 | -      | 8.400          | 33.70 | 66.30  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[15][25]/D |
|                  | 1           | 14           | 15     | 1.135 | 10.000 | -0.035 | -      | 8.728          | 33.60 | 66.40  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[7][31]/D  |
|                  | 1           | 15           | 16     | 1.220 | 10.000 | -0.036 | -      | 8.651          | 35.50 | 64.50  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[9][29]/D  |
|                  | 1           | 13           | 14     | 0.960 | 10.000 | -0.284 | -      | 8.640          | 31.70 | 68.30  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[13][26]/D |
|                  | 1           | 14           | 15     | 1.172 | 10.000 | -0.289 | -      | 8.472          | 33.70 | 66.30  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[11][30]/D |
|                  | 1           | 13           | 14     | 0.941 | 10.000 | -0.284 | -      | 8.695          | 31.50 | 68.50  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[14][26]/D |
|                  | 1           | 13           | 14     | 0.937 | 10.000 | -0.285 | -      | 8.715          | 32.30 | 67.70  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[5][27]/D  |
|                  | 1           | 14           | 15     | 1.200 | 10.000 | -0.285 | -      | 8.413          | 33.70 | 66.30  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[14][28]/D |
|                  | 1           | 14           | 15     | 1.174 | 10.000 | -0.035 | -      | 8.694          | 33.70 | 66.30  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[14][31]/D |
|                  | 1           | 13           | 14     | 1.038 | 10.000 | -0.286 | -      | 8.610          | 32.90 | 67.10  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[9][25]/D  |
|                  | 1           | 14           | 15     | 1.136 | 10.000 | -0.036 | -      | 8.735          | 33.50 | 66.50  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[0][31]/D  |
|                  | 1           | 14           | 15     | 1.136 | 10.000 | -0.036 | -      | 8.735          | 33.50 | 66.50  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[0][31]/D  |
|                  | 1           | 15           | 16     | 1.161 | 10.000 | -0.037 | -      | 8.685          | 35.40 | 64.60  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[11][29]/D |
|                  | 1           | 13           | 14     | 0.961 | 10.000 | -0.284 | -      | 8.653          | 31.60 | 68.40  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[1][26]/D  |
|                  | 1           | 15           | 16     | 1.084 | 10.000 | -0.036 | -      | 8.784          | 35.00 | 65.00  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[0][29]/D  |
|                  | 1           | 14           | 15     | 1.159 | 10.000 | -0.036 | -      | 8.703          | 33.70 | 66.30  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[11][31]/D |
|                  | 1           | 13           | 14     | 0.864 | 10.000 | -0.286 | -      | 8.734          | 32.20 | 67.80  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[1][27]/D  |
|                  | 1           | 14           | 15     | 1.775 | 10.000 | -0.288 | -      | 7.931          | 35.90 | 64.10  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[15][30]/D |
|                  | 1           | 13           | 14     | 0.903 | 10.000 | -0.286 | -      | 8.748          | 32.20 | 67.80  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[9][27]/D  |
|                  | 1           | 13           | 14     | 0.960 | 10.000 | -0.284 | -      | 8.640          | 31.70 | 68.30  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[13][26]/D |
|                  | 1           | 13           | 14     | 0.927 | 10.000 | -0.285 | -      | 8.686          | 31.50 | 68.50  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[2][26]/D  |
|                  | 1           | 14           | 15     | 1.101 | 10.000 | -0.037 | -      | 8.746          | 33.50 | 66.50  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[1][31]/D  |
|                  | 1           | 14           | 15     | 1.256 | 10.000 | -0.288 | -      | 8.354          | 34.10 | 65.90  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[2][30]/D  |
|                  | 1           | 14           | 15     | 1.127 | 10.000 | -0.285 | -      | 8.492          | 33.60 | 66.40  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[14][30]/D |
|                  | 1           | 13           | 14     | 1.102 | 10.000 | -0.285 | -      | 8.546          | 32.00 | 68.00  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[3][26]/D  |
|                  | 1           | 15           | 16     | 1.164 | 10.000 | -0.037 | -      | 8.683          | 35.40 | 64.60  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[13][29]/D |
|                  | 1           | 13           | 14     | 1.191 | 10.000 | -0.286 | -      | 8.421          | 33.60 | 66.40  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[2][25]/D  |
|                  | 1           | 15           | 16     | 1.181 | 10.000 | -0.046 | -      | 8.766          | 34.80 | 65.20  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_zero_flag_reg/D        |
|                  | 1           | 14           | 15     | 2.256 | 10.000 | -0.046 | -      | 7.692          | 36.70 | 63.30  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_carry_flag_reg/D       |
|                  | 1           | 13           | 14     | 1.187 | 10.000 | -0.286 | -      | 8.425          | 33.60 | 66.40  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[3][25]/D  |
|                  | 1           | 13           | 14     | 1.115 | 10.000 | -0.285 | -      | 8.498          | 33.30 | 66.70  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[6][25]/D  |
|                  | 1           | 14           | 15     | 1.306 | 10.000 | -0.040 | -      | 8.551          | 33.10 | 66.90  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[0][28]/D  |
|                  | 1           | 15           | 16     | 0.980 | 10.000 | -0.037 | -      | 8.881          | 34.60 | 65.40  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[6][29]/D  |
|                  | 1           | 14           | 15     | 1.167 | 10.000 | -0.035 | -      | 8.695          | 33.70 | 66.30  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[12][31]/D |
|                  | 1           | 15           | 16     | 1.049 | 10.000 | -0.036 | -      | 8.821          | 34.80 | 65.20  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[4][29]/D  |
|                  | 1           | 14           | 15     | 1.306 | 10.000 | -0.040 | -      | 8.551          | 33.10 | 66.90  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[0][28]/D  |
|                  | 1           | 15           | 16     | 0.910 | 10.000 | -0.035 | -      | 8.959          | 34.30 | 65.70  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[1][29]/D  |
|                  | 1           | 15           | 16     | 1.026 | 10.000 | -0.036 | -      | 8.835          | 34.80 | 65.20  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[10][29]/D |
|                  | 1           | 13           | 14     | 1.025 | 10.000 | -0.285 | -      | 8.588          | 33.00 | 67.00  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[11][25]/D |
|                  | 1           | 13           | 14     | 1.208 | 10.000 | -0.288 | -      | 8.424          | 33.40 | 66.60  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[15][27]/D |
|                  | 1           | 13           | 14     | 0.872 | 10.000 | -0.285 | -      | 8.747          | 32.20 | 67.80  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[0][27]/D  |
|                  | 1           | 13           | 14     | 0.991 | 10.000 | -0.285 | -      | 8.608          | 32.70 | 67.30  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[7][27]/D  |
|                  | 1           | 13           | 14     | 1.025 | 10.000 | -0.285 | -      | 8.588          | 33.00 | 67.00  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[11][25]/D |
|                  | 1           | 13           | 14     | 0.927 | 10.000 | -0.285 | -      | 8.686          | 31.50 | 68.50  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[2][26]/D  |
|                  | 1           | 14           | 15     | 1.294 | 10.000 | -0.040 | -      | 8.563          | 33.10 | 66.90  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[12][28]/D |
|                  | 1           | 14           | 15     | 1.330 | 10.000 | -0.040 | -      | 8.563          | 33.10 | 66.90  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[8][28]/D  |
|                  | 1           | 13           | 14     | 1.075 | 10.000 | -0.285 | -      | 8.574          | 33.00 | 67.00  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[5][25]/D  |
|                  | 1           | 13           | 14     | 0.990 | 10.000 | -0.286 | -      | 8.608          | 32.70 | 67.30  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[3][27]/D  |
|                  | 1           | 13           | 14     | 1.022 | 10.000 | -0.285 | -      | 8.613          | 31.80 | 68.20  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[5][26]/D  |
|                  | 1           | 13           | 14     | 1.115 | 10.000 | -0.285 | -      | 8.498          | 33.30 | 66.70  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[6][25]/D  |
|                  | 1           | 14           | 15     | 1.135 | 10.000 | -0.035 | -      | 8.728          | 33.60 | 66.40  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[7][31]/D  |
|                  | 1           | 14           | 15     | 1.085 | 10.000 | -0.285 | -      | 8.563          | 33.10 | 66.90  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[7][28]/D  |
|                  | 1           | 13           | 14     | 1.007 | 10.000 | -0.285 | -      | 8.592          | 32.80 | 67.20  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[14][27]/D |
|                  | 1           | 14           | 15     | 1.172 | 10.000 | -0.289 | -      | 8.472          | 33.70 | 66.30  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[11][30]/D |
|                  | 1           | 14           | 15     | 1.020 | 10.000 | -0.036 | -      | 8.842          | 33.10 | 66.90  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[3][31]/D  |
|                  | 1           | 13           | 14     | 1.274 | 10.000 | -0.288 | -      | 8.336          | 34.00 | 66.00  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[13][25]/D |
|                  | 1           | 13           | 14     | 0.991 | 10.000 | -0.285 | -      | 8.608          | 31.80 | 68.20  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[0][26]/D  |
|                  | 1           | 14           | 15     | 1.015 | 10.000 | -0.285 | -      | 8.598          | 32.90 | 67.10  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[13][28]/D |
|                  | 1           | 13           | 14     | 0.984 | 10.000 | -0.284 | -      | 8.635          | 31.70 | 68.30  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[12][26]/D |
|                  | 1           | 15           | 16     | 1.084 | 10.000 | -0.036 | -      | 8.784          | 35.00 | 65.00  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[0][29]/D  |
|                  | 1           | 14           | 15     | 1.055 | 10.000 | -0.285 | -      | 8.557          | 33.10 | 66.90  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[6][28]/D  |
|                  | 1           | 14           | 15     | 1.121 | 10.000 | -0.285 | -      | 8.501          | 33.50 | 66.50  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[6][30]/D  |
|                  | 1           | 15           | 16     | 1.198 | 10.000 | -0.036 | -      | 8.672          | 35.40 | 64.60  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[8][29]/D  |
|                  | 1           | 13           | 14     | 1.035 | 10.000 | -0.285 | -      | 8.583          | 32.80 | 67.20  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[6][27]/D  |
|                  | 1           | 14           | 15     | 1.003 | 10.000 | -0.285 | -      | 8.609          | 32.90 | 67.10  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[11][28]/D |
|                  | 1           | 13           | 14     | 0.994 | 10.000 | -0.284 | -      | 8.624          | 32.60 | 67.40  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[4][27]/D  |
|                  | 1           | 13           | 14     | 1.132 | 10.000 | -0.285 | -      | 8.480          | 33.40 | 66.60  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[14][25]/D |
|                  | 1           | 15           | 16     | 1.164 | 10.000 | -0.037 | -      | 8.683          | 35.40 | 64.60  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[13][29]/D |
|                  | 1           | 13           | 14     | 0.862 | 10.000 | -0.284 | -      | 8.758          | 32.10 | 67.90  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[10][27]/D |
|                  | 1           | 13           | 14     | 0.946 | 10.000 | -0.285 | -      | 8.652          | 31.60 | 68.40  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[6][26]/D  |
|                  | 1           | 13           | 14     | 1.039 | 10.000 | -0.285 | -      | 8.574          | 33.00 | 67.00  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[7][25]/D  |
|                  | 1           | 13           | 14     | 0.919 | 10.000 | -0.285 | -      | 8.679          | 31.50 | 68.50  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[11][26]/D |
|                  | 1           | 13           | 14     | 1.102 | 10.000 | -0.285 | -      | 8.546          | 32.00 | 68.00  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[3][26]/D  |
|                  | 1           | 14           | 15     | 1.211 | 10.000 | -0.036 | -      | 8.651          | 33.90 | 66.10  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[8][31]/D  |
|                  | 1           | 15           | 16     | 0.910 | 10.000 | -0.035 | -      | 8.959          | 34.30 | 65.70  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[1][29]/D  |
|                  | 1           | 14           | 15     | 1.163 | 10.000 | -0.035 | -      | 8.706          | 33.60 | 66.40  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[4][31]/D  |
|                  | 1           | 13           | 14     | 0.903 | 10.000 | -0.286 | -      | 8.748          | 32.20 | 67.80  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[9][27]/D  |
|                  | 1           | 13           | 14     | 0.992 | 10.000 | -0.284 | -      | 8.642          | 31.70 | 68.30  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[4][26]/D  |
|                  | 1           | 13           | 14     | 0.852 | 10.000 | -0.285 | -      | 8.766          | 32.10 | 67.90  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[8][27]/D  |
|                  | 1           | 14           | 15     | 1.300 | 10.000 | -0.040 | -      | 8.558          | 33.10 | 66.90  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[3][28]/D  |
|                  | 1           | 13           | 14     | 1.031 | 10.000 | -0.285 | -      | 8.582          | 33.00 | 67.00  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[8][25]/D  |
|                  | 1           | 14           | 15     | 1.276 | 10.000 | -0.038 | -      | 8.584          | 33.00 | 67.00  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[10][28]/D |
|                  | 1           | 14           | 15     | 0.925 | 10.000 | -0.284 | -      | 8.713          | 32.50 | 67.50  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[4][28]/D  |
|                  | 1           | 14           | 15     | 1.336 | 10.000 | -0.040 | -      | 8.558          | 33.10 | 66.90  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[1][28]/D  |
|                  | 1           | 14           | 15     | 1.106 | 10.000 | -0.036 | -      | 8.776          | 33.40 | 66.60  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[9][31]/D  |
|                  | 1           | 13           | 14     | 1.045 | 10.000 | -0.285 | -      | 8.554          | 32.00 | 68.00  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[8][26]/D  |
|                  | 1           | 14           | 15     | 1.106 | 10.000 | -0.036 | -      | 8.776          | 33.40 | 66.60  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[9][31]/D  |
|                  | 1           | 14           | 15     | 1.284 | 10.000 | -0.036 | -      | 8.583          | 34.10 | 65.90  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[5][31]/D  |
|                  | 1           | 13           | 14     | 0.852 | 10.000 | -0.285 | -      | 8.766          | 32.10 | 67.90  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[8][27]/D  |
|                  | 1           | 14           | 15     | 1.200 | 10.000 | -0.285 | -      | 8.413          | 33.70 | 66.30  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[14][28]/D |
|                  | 1           | 14           | 15     | 1.167 | 10.000 | -0.035 | -      | 8.695          | 33.70 | 66.30  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[12][31]/D |
|                  | 1           | 13           | 14     | 0.994 | 10.000 | -0.284 | -      | 8.624          | 32.60 | 67.40  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[4][27]/D  |
|                  | 1           | 13           | 14     | 0.991 | 10.000 | -0.285 | -      | 8.608          | 32.70 | 67.30  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[7][27]/D  |
|                  | 1           | 13           | 14     | 1.198 | 10.000 | -0.288 | -      | 8.433          | 33.40 | 66.60  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[12][27]/D |
|                  | 1           | 13           | 14     | 0.961 | 10.000 | -0.284 | -      | 8.653          | 31.60 | 68.40  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[1][26]/D  |
|                  | 1           | 14           | 15     | 1.174 | 10.000 | -0.035 | -      | 8.694          | 33.70 | 66.30  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[14][31]/D |
|                  | 1           | 13           | 14     | 1.067 | 10.000 | -0.284 | -      | 8.546          | 32.00 | 68.00  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[7][26]/D  |
|                  | 1           | 13           | 14     | 0.872 | 10.000 | -0.285 | -      | 8.747          | 32.20 | 67.80  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[0][27]/D  |
|                  | 1           | 14           | 15     | 1.165 | 10.000 | -0.036 | -      | 8.697          | 33.70 | 66.30  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[10][31]/D |
|                  | 1           | 14           | 15     | 1.101 | 10.000 | -0.037 | -      | 8.746          | 33.50 | 66.50  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[1][31]/D  |
|                  | 1           | 15           | 16     | 1.031 | 10.000 | -0.036 | -      | 8.816          | 34.80 | 65.20  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[7][29]/D  |
|                  | 1           | 15           | 16     | 0.910 | 10.000 | -0.035 | -      | 8.959          | 34.30 | 65.70  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[2][29]/D  |
|                  | 1           | 14           | 15     | 0.985 | 10.000 | -0.285 | -      | 8.634          | 33.00 | 67.00  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[7][30]/D  |
|                  | 1           | 14           | 15     | 0.985 | 10.000 | -0.285 | -      | 8.634          | 33.00 | 67.00  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[7][30]/D  |
|                  | 1           | 13           | 14     | 0.984 | 10.000 | -0.284 | -      | 8.635          | 31.70 | 68.30  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[12][26]/D |
|                  | 1           | 15           | 16     | 1.198 | 10.000 | -0.036 | -      | 8.672          | 35.40 | 64.60  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[8][29]/D  |
|                  | 1           | 13           | 14     | 1.085 | 10.000 | -0.284 | -      | 8.529          | 33.20 | 66.80  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[10][25]/D |
|                  | 1           | 14           | 15     | 1.145 | 10.000 | -0.035 | -      | 8.724          | 33.60 | 66.40  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[13][31]/D |
|                  | 1           | 15           | 16     | 0.871 | 10.000 | -0.036 | -      | 8.976          | 34.20 | 65.80  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[15][29]/D |
|                  | 1           | 14           | 15     | 1.216 | 10.000 | -0.040 | -      | 8.637          | 32.80 | 67.20  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[2][28]/D  |
|                  | 1           | 15           | 16     | 1.031 | 10.000 | -0.036 | -      | 8.816          | 34.80 | 65.20  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[7][29]/D  |
|                  | 1           | 14           | 15     | 1.276 | 10.000 | -0.038 | -      | 8.584          | 33.00 | 67.00  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[10][28]/D |
|                  | 1           | 14           | 15     | 1.284 | 10.000 | -0.036 | -      | 8.583          | 34.10 | 65.90  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[5][31]/D  |
|                  | 1           | 14           | 15     | 1.163 | 10.000 | -0.035 | -      | 8.706          | 33.60 | 66.40  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[4][31]/D  |
|                  | 1           | 13           | 14     | 1.140 | 10.000 | -0.285 | -      | 8.473          | 33.20 | 66.80  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[13][27]/D |
|                  | 1           | 14           | 15     | 0.986 | 10.000 | -0.285 | -      | 8.666          | 32.70 | 67.30  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[5][28]/D  |
|                  | 1           | 14           | 15     | 1.294 | 10.000 | -0.040 | -      | 8.563          | 33.10 | 66.90  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[12][28]/D |
|                  | 1           | 14           | 15     | 1.431 | 10.000 | -0.288 | -      | 8.178          | 34.90 | 65.10  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[4][30]/D  |
|                  | 1           | 15           | 16     | 1.220 | 10.000 | -0.036 | -      | 8.651          | 35.50 | 64.50  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[9][29]/D  |
|                  | 1           | 13           | 14     | 1.198 | 10.000 | -0.288 | -      | 8.433          | 33.40 | 66.60  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[12][27]/D |
|                  | 1           | 14           | 15     | 1.032 | 10.000 | -0.284 | -      | 8.568          | 33.00 | 67.00  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[15][28]/D |
|                  | 1           | 13           | 14     | 1.111 | 10.000 | -0.284 | -      | 8.511          | 33.30 | 66.70  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[4][25]/D  |
|                  | 1           | 13           | 14     | 0.862 | 10.000 | -0.284 | -      | 8.758          | 32.10 | 67.90  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[10][27]/D |
|                  | 1           | 14           | 15     | 0.986 | 10.000 | -0.285 | -      | 8.666          | 32.70 | 67.30  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[5][28]/D  |
|                  | 1           | 13           | 14     | 1.121 | 10.000 | -0.288 | -      | 8.525          | 33.20 | 66.80  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[12][25]/D |
|                  | 1           | 13           | 14     | 0.956 | 10.000 | -0.284 | -      | 8.644          | 31.70 | 68.30  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[10][26]/D |
|                  | 1           | 13           | 14     | 1.007 | 10.000 | -0.285 | -      | 8.592          | 32.80 | 67.20  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[14][27]/D |
|                  | 1           | 13           | 14     | 0.992 | 10.000 | -0.284 | -      | 8.642          | 31.70 | 68.30  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[4][26]/D  |
|                  | 1           | 14           | 15     | 1.974 | 10.000 | -0.021 | -      | 7.998          | 36.60 | 63.40  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[15][31]/D |
|                  | 1           | 14           | 15     | 1.115 | 10.000 | -0.289 | -      | 8.494          | 33.60 | 66.40  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[8][30]/D  |
|                  | 1           | 14           | 15     | 1.121 | 10.000 | -0.285 | -      | 8.501          | 33.50 | 66.50  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[6][30]/D  |
|                  | 1           | 13           | 14     | 1.191 | 10.000 | -0.286 | -      | 8.421          | 33.60 | 66.40  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[2][25]/D  |
|                  | 1           | 13           | 14     | 1.010 | 10.000 | -0.285 | -      | 8.603          | 32.90 | 67.10  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[0][25]/D  |
|                  | 1           | 14           | 15     | 1.266 | 10.000 | -0.288 | -      | 8.344          | 34.20 | 65.80  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[5][30]/D  |
|                  | 1           | 15           | 16     | 1.048 | 10.000 | -0.035 | -      | 8.821          | 34.80 | 65.20  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[3][29]/D  |
|                  | 1           | 14           | 15     | 1.015 | 10.000 | -0.285 | -      | 8.598          | 32.90 | 67.10  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[13][28]/D |
|                  | 1           | 13           | 14     | 1.031 | 10.000 | -0.286 | -      | 8.603          | 31.80 | 68.20  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[9][26]/D  |
|                  | 1           | 14           | 15     | 1.063 | 10.000 | -0.288 | -      | 8.533          | 33.40 | 66.60  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[13][30]/D |
|                  | 1           | 14           | 15     | 2.180 | 10.000 | -0.046 | -      | 7.767          | 38.10 | 61.90  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_overflow_flag_reg/D    |
|                  | 1           | 14           | 15     | 1.230 | 10.000 | -0.285 | -      | 8.418          | 33.60 | 66.40  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[9][28]/D  |
|                  | 1           | 13           | 14     | 0.937 | 10.000 | -0.285 | -      | 8.715          | 32.30 | 67.70  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[5][27]/D  |
|                  | 1           | 14           | 15     | 1.020 | 10.000 | -0.036 | -      | 8.842          | 33.10 | 66.90  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[3][31]/D  |
|                  | 1           | 14           | 15     | 1.262 | 10.000 | -0.288 | -      | 8.348          | 34.20 | 65.80  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[0][30]/D  |
|                  | 1           | 14           | 15     | 1.114 | 10.000 | -0.289 | -      | 8.495          | 33.60 | 66.40  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[3][30]/D  |
|                  | 1           | 13           | 14     | 1.140 | 10.000 | -0.285 | -      | 8.473          | 33.20 | 66.80  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[13][27]/D |
|                  | 1           | 13           | 14     | 1.031 | 10.000 | -0.286 | -      | 8.603          | 31.80 | 68.20  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[9][26]/D  |
|                  | 1           | 14           | 15     | 0.933 | 10.000 | -0.284 | -      | 8.690          | 32.80 | 67.20  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[10][30]/D |
|                  | 1           | 14           | 15     | 1.085 | 10.000 | -0.285 | -      | 8.563          | 33.10 | 66.90  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[7][28]/D  |
|                  | 1           | 15           | 16     | 1.048 | 10.000 | -0.035 | -      | 8.821          | 34.80 | 65.20  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[3][29]/D  |
|                  | 1           | 15           | 16     | 1.031 | 10.000 | -0.036 | -      | 8.816          | 34.80 | 65.20  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[12][29]/D |
|                  | 1           | 14           | 15     | 1.008 | 10.000 | -0.035 | -      | 8.855          | 33.10 | 66.90  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[6][31]/D  |
|                  | 1           | 14           | 15     | 1.211 | 10.000 | -0.036 | -      | 8.651          | 33.90 | 66.10  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[8][31]/D  |
|                  | 1           | 14           | 15     | 1.165 | 10.000 | -0.036 | -      | 8.697          | 33.70 | 66.30  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[10][31]/D |
|                  | 1           | 13           | 14     | 1.035 | 10.000 | -0.285 | -      | 8.583          | 32.80 | 67.20  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[6][27]/D  |
|                  | 1           | 14           | 15     | 1.216 | 10.000 | -0.040 | -      | 8.637          | 32.80 | 67.20  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[2][28]/D  |
|                  | 1           | 13           | 14     | 0.919 | 10.000 | -0.285 | -      | 8.679          | 31.50 | 68.50  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[11][26]/D |
|                  | 1           | 14           | 15     | 1.055 | 10.000 | -0.285 | -      | 8.557          | 33.10 | 66.90  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[6][28]/D  |
|                  | 1           | 14           | 15     | 0.933 | 10.000 | -0.284 | -      | 8.690          | 32.80 | 67.20  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[10][30]/D |
|                  | 1           | 13           | 14     | 1.208 | 10.000 | -0.288 | -      | 8.424          | 33.40 | 66.60  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[15][27]/D |
|                  | 1           | 13           | 14     | 1.245 | 10.000 | -0.288 | -      | 8.400          | 33.70 | 66.30  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[15][25]/D |
|                  | 1           | 15           | 16     | 1.351 | 10.000 | -0.037 | -      | 8.519          | 36.00 | 64.00  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[14][29]/D |
|                  | 1           | 13           | 14     | 1.067 | 10.000 | -0.284 | -      | 8.546          | 32.00 | 68.00  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[7][26]/D  |
|                  | 1           | 13           | 14     | 0.972 | 10.000 | -0.286 | -      | 8.625          | 32.60 | 67.40  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[2][27]/D  |
|                  | 1           | 15           | 16     | 0.910 | 10.000 | -0.035 | -      | 8.959          | 34.30 | 65.70  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[2][29]/D  |
|                  | 1           | 13           | 14     | 0.972 | 10.000 | -0.286 | -      | 8.625          | 32.60 | 67.40  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[2][27]/D  |
|                  | 1           | 13           | 14     | 1.187 | 10.000 | -0.286 | -      | 8.425          | 33.60 | 66.40  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[3][25]/D  |
|                  | 1           | 15           | 16     | 1.190 | 10.000 | -0.036 | -      | 8.692          | 35.30 | 64.70  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[5][29]/D  |
|                  | 1           | 13           | 14     | 1.039 | 10.000 | -0.285 | -      | 8.574          | 33.00 | 67.00  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[7][25]/D  |
|                  | 1           | 14           | 15     | 2.180 | 10.000 | -0.046 | -      | 7.767          | 38.10 | 61.90  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_overflow_flag_reg/D    |
|                  | 1           | 15           | 16     | 1.026 | 10.000 | -0.036 | -      | 8.835          | 34.80 | 65.20  | sys_clk_pin  | sys_clk_pin       | r_reg_2_reg[1]/C | r_register_reg[10][29]/D |
|                  | 1           | 13           | 14     | 0.991 | 10.000 | -0.285 | -      | 8.608          | 31.80 | 68.20  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[0][26]/D  |
|                  | 1           | 14           | 15     | 1.330 | 10.000 | -0.040 | -      | 8.563          | 33.10 | 66.90  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[8][28]/D  |
|                  | 1           | 13           | 14     | 0.956 | 10.000 | -0.284 | -      | 8.644          | 31.70 | 68.30  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[10][26]/D |
|                  | 1           | 13           | 14     | 1.058 | 10.000 | -0.286 | -      | 8.554          | 33.10 | 66.90  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[1][25]/D  |
|                  | 1           | 14           | 15     | 1.974 | 10.000 | -0.021 | -      | 7.998          | 36.60 | 63.40  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[15][31]/D |
|                  | 1           | 14           | 15     | 1.063 | 10.000 | -0.288 | -      | 8.533          | 33.40 | 66.60  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[13][30]/D |
|                  | 1           | 14           | 15     | 0.925 | 10.000 | -0.284 | -      | 8.713          | 32.50 | 67.50  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[4][28]/D  |
|                  | 1           | 13           | 14     | 1.274 | 10.000 | -0.288 | -      | 8.336          | 34.00 | 66.00  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[13][25]/D |
|                  | 1           | 14           | 15     | 1.128 | 10.000 | -0.286 | -      | 8.523          | 33.50 | 66.50  | sys_clk_pin  | sys_clk_pin       | r_reg_1_reg[1]/C | r_register_reg[9][30]/D  |
+------------------+-------------+--------------+--------+-------+--------+--------+--------+----------------+-------+--------+--------------+-------------------+------------------+--------------------------+


