<h1 align="center"> ğŸ’» Varjula Balakrishna </h1>

<h3 align="center"> Aspiring Digital Design & Verification Engineer | RTL â€¢ RISC-V â€¢ FPGA </h3>

---

<p align="center">
  <img src="https://img.shields.io/badge/RTL%20Design-Verilog-green?style=for-the-badge&logo=verilog" />
  <img src="https://img.shields.io/badge/EDA%20Tools-Vivado%20%7C%20Cadence%20%7C%20Questa-yellowgreen?style=for-the-badge&logo=gnu" />
</p>

---

## ğŸ”§ About Me

Iâ€™m passionate about **Digital System Design, RISC-V Architecture, FPGA Development, and Physical Design**.  
I enjoy translating hardware ideas into **clean RTL**, validating them through simulation, and debugging waveforms until everything matches the specification.

Actively preparing for roles in:

- **ASIC / FPGA Design**
- **RISC-V Processor Development**
- **Synthesis & STA (Beginner)**
- **SoC / Subsystem Design**

---

## ğŸ› ï¸ Skills & Tools

- **HDL & Programming:** `Verilog HDL`, `C / C++`, `Python`
- **Digital Design:** RTL Design, FSMs, Datapath & Control, Pipelining, Timing Analysis
- **Computer Architecture:** RISC-V RV32I, 5-Stage Pipeline, Data & Control Hazards
- **FPGA Tools:** Xilinx Vivado, Intel Quartus Prime
- **ASIC / Physical Design (Beginner):**  
  Synthesis, Constraints (SDC), Floorplanning, Placement & Routing, Static Timing Analysis
- **EDA & Simulation:** Cadence Encounter, Cadence Virtuoso, ModelSim / QuestaSim, GTKWave
- **Analog & Mixed-Signal Tools:** LTspice, NI Multisim, MATLAB
- **Scripting & Automation:** TCL, Bash
- **Version Control & Docs:** Git, GitHub, Markdown

---

## ğŸš€ Projects

### ğŸ”¹ RISC-V 32-bit 5-Stage Pipelined Processor  
**Verilog HDL | Xilinx Vivado**

- Designed an RV32I processor with IF, ID, EX, MEM, and WB pipeline stages  
- Implemented ALU, register file, control unit, pipeline registers, and memory interfaces  
- Handled **data hazards** using forwarding logic and **control hazards** using stalling and flushing  
- Verified functionality using instruction-level simulation and self-checking testbenches  

---

### ğŸ”¹ FPGA Implementation of Exact & Approximate Multipliers  
**Verilog HDL | Xilinx Vivado**

- Designed SCI and MCI binary counters and exact / approximate (4:2) compressors  
- Developed an **8Ã—8 approximate multiplier** and **8-bit MAC unit** optimized for speed and area  
- Verified designs through simulation and FPGA implementation with utilization and power analysis  

---

### ğŸ”¹ ASIC Implementation of 16-bit ALU (RTL â†’ GDSII)  
**Verilog HDL | Cadence Encounter | TCL**

- Designed a 16-bit ALU supporting arithmetic, logical, and shift operations  
- Completed full **RTL-to-GDSII flow** including synthesis, floorplanning, placement, routing, and STA  
- Automated backend flow using TCL scripts and validated post-synthesis timing  

---

### ğŸ”¹ Synchronous FIFO  
**Verilog HDL**

- Designed a parameterized synchronous FIFO with configurable depth and data width  
- Implemented full, empty, and almost-full/empty flags  
- Verified correct operation using directed and self-checking testbenches  

---

### ğŸ”¹ Data Transfer FSM  
**Verilog HDL**

- Designed a finite state machine for controlled data transfer between modules  
- Ensured proper handshaking, sequencing, and error-free state transitions  
- Simulated and validated all operating conditions  

---

### ğŸ”¹ Stream Cipher  
**Verilog HDL**

- Implemented a stream cipher for secure data encryption and decryption  
- Designed key scheduling and keystream generation logic  
- Verified functional correctness through simulation with multiple test vectors  

---

## ğŸ“Š GitHub Stats

<p align="center">
  <img src="https://github-readme-stats.vercel.app/api?username=VBK0-0&show_icons=true&theme=dark" />
  <img src="https://github-readme-stats.vercel.app/api/top-langs/?username=VBK0-0&layout=compact&theme=dark" />
</p>

<p align="center">
  <img src="https://github-readme-activity-graph.vercel.app/graph?username=VBK0-0&theme=react-dark" />
</p>

---

## ğŸ“« Connect With Me

- ğŸ“§ **Email:** varjulabalakrishna2002@gmail.com  
- ğŸ’¼ **LinkedIn:** https://www.linkedin.com/in/varjula-balakrishna-5422861a6/  

---

<p align="center">
  âš¡ <i>Designing and debugging digital logic â€” one module at a time.</i>
</p>
