Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Nov 23 20:44:49 2023
| Host         : Seven running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file micro_computer_timing_summary_routed.rpt -pb micro_computer_timing_summary_routed.pb -rpx micro_computer_timing_summary_routed.rpx -warn_on_violation
| Design       : micro_computer
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (608)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3805)
5. checking no_input_delay (22)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (608)
--------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: U_QUITA_R/currentState_reg[10]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: U_UART/U_CLOCK/UART_CLK_reg/Q (HIGH)

 There are 578 register/latch pins with no clock driven by root clock pin: divisor/signal_count_reg[10]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3805)
---------------------------------------------------
 There are 3805 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (22)
-------------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.829        0.000                      0                   76        0.254        0.000                      0                   76        4.500        0.000                       0                    77  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.829        0.000                      0                   76        0.254        0.000                      0                   76        4.500        0.000                       0                    77  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.829ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.829ns  (required time - arrival time)
  Source:                 U_UART/U_CLOCK/ucounter_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_CLOCK/ucounter_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.173ns  (logic 2.264ns (43.765%)  route 2.909ns (56.234%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.563     5.084    U_UART/U_CLOCK/clk_IBUF_BUFG
    SLICE_X57Y16         FDCE                                         r  U_UART/U_CLOCK/ucounter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y16         FDCE (Prop_fdce_C_Q)         0.456     5.540 r  U_UART/U_CLOCK/ucounter_reg[27]/Q
                         net (fo=2, routed)           0.691     6.231    U_UART/U_CLOCK/ucounter_reg[27]
    SLICE_X56Y16         LUT4 (Prop_lut4_I2_O)        0.124     6.355 r  U_UART/U_CLOCK/UART_CLK_i_7/O
                         net (fo=1, routed)           0.663     7.019    U_UART/U_CLOCK/UART_CLK_i_7_n_0
    SLICE_X56Y17         LUT5 (Prop_lut5_I4_O)        0.124     7.143 f  U_UART/U_CLOCK/UART_CLK_i_3/O
                         net (fo=34, routed)          1.554     8.697    U_UART/U_CLOCK/UART_CLK_i_3_n_0
    SLICE_X57Y11         LUT5 (Prop_lut5_I1_O)        0.124     8.821 r  U_UART/U_CLOCK/ucounter[4]_i_5/O
                         net (fo=1, routed)           0.000     8.821    U_UART/U_CLOCK/ucounter[4]_i_5_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.353 r  U_UART/U_CLOCK/ucounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.353    U_UART/U_CLOCK/ucounter_reg[4]_i_1_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.467 r  U_UART/U_CLOCK/ucounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.467    U_UART/U_CLOCK/ucounter_reg[8]_i_1_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.581 r  U_UART/U_CLOCK/ucounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.581    U_UART/U_CLOCK/ucounter_reg[12]_i_1_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.695 r  U_UART/U_CLOCK/ucounter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.695    U_UART/U_CLOCK/ucounter_reg[16]_i_1_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.809 r  U_UART/U_CLOCK/ucounter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.809    U_UART/U_CLOCK/ucounter_reg[20]_i_1_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.923 r  U_UART/U_CLOCK/ucounter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.923    U_UART/U_CLOCK/ucounter_reg[24]_i_1_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.257 r  U_UART/U_CLOCK/ucounter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.257    U_UART/U_CLOCK/ucounter_reg[28]_i_1_n_6
    SLICE_X57Y17         FDCE                                         r  U_UART/U_CLOCK/ucounter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.445    14.786    U_UART/U_CLOCK/clk_IBUF_BUFG
    SLICE_X57Y17         FDCE                                         r  U_UART/U_CLOCK/ucounter_reg[29]/C
                         clock pessimism              0.273    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X57Y17         FDCE (Setup_fdce_C_D)        0.062    15.086    U_UART/U_CLOCK/ucounter_reg[29]
  -------------------------------------------------------------------
                         required time                         15.086    
                         arrival time                         -10.257    
  -------------------------------------------------------------------
                         slack                                  4.829    

Slack (MET) :             4.850ns  (required time - arrival time)
  Source:                 U_UART/U_CLOCK/ucounter_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_CLOCK/ucounter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.152ns  (logic 2.243ns (43.536%)  route 2.909ns (56.464%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.563     5.084    U_UART/U_CLOCK/clk_IBUF_BUFG
    SLICE_X57Y16         FDCE                                         r  U_UART/U_CLOCK/ucounter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y16         FDCE (Prop_fdce_C_Q)         0.456     5.540 r  U_UART/U_CLOCK/ucounter_reg[27]/Q
                         net (fo=2, routed)           0.691     6.231    U_UART/U_CLOCK/ucounter_reg[27]
    SLICE_X56Y16         LUT4 (Prop_lut4_I2_O)        0.124     6.355 r  U_UART/U_CLOCK/UART_CLK_i_7/O
                         net (fo=1, routed)           0.663     7.019    U_UART/U_CLOCK/UART_CLK_i_7_n_0
    SLICE_X56Y17         LUT5 (Prop_lut5_I4_O)        0.124     7.143 f  U_UART/U_CLOCK/UART_CLK_i_3/O
                         net (fo=34, routed)          1.554     8.697    U_UART/U_CLOCK/UART_CLK_i_3_n_0
    SLICE_X57Y11         LUT5 (Prop_lut5_I1_O)        0.124     8.821 r  U_UART/U_CLOCK/ucounter[4]_i_5/O
                         net (fo=1, routed)           0.000     8.821    U_UART/U_CLOCK/ucounter[4]_i_5_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.353 r  U_UART/U_CLOCK/ucounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.353    U_UART/U_CLOCK/ucounter_reg[4]_i_1_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.467 r  U_UART/U_CLOCK/ucounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.467    U_UART/U_CLOCK/ucounter_reg[8]_i_1_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.581 r  U_UART/U_CLOCK/ucounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.581    U_UART/U_CLOCK/ucounter_reg[12]_i_1_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.695 r  U_UART/U_CLOCK/ucounter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.695    U_UART/U_CLOCK/ucounter_reg[16]_i_1_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.809 r  U_UART/U_CLOCK/ucounter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.809    U_UART/U_CLOCK/ucounter_reg[20]_i_1_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.923 r  U_UART/U_CLOCK/ucounter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.923    U_UART/U_CLOCK/ucounter_reg[24]_i_1_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.236 r  U_UART/U_CLOCK/ucounter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.236    U_UART/U_CLOCK/ucounter_reg[28]_i_1_n_4
    SLICE_X57Y17         FDCE                                         r  U_UART/U_CLOCK/ucounter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.445    14.786    U_UART/U_CLOCK/clk_IBUF_BUFG
    SLICE_X57Y17         FDCE                                         r  U_UART/U_CLOCK/ucounter_reg[31]/C
                         clock pessimism              0.273    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X57Y17         FDCE (Setup_fdce_C_D)        0.062    15.086    U_UART/U_CLOCK/ucounter_reg[31]
  -------------------------------------------------------------------
                         required time                         15.086    
                         arrival time                         -10.236    
  -------------------------------------------------------------------
                         slack                                  4.850    

Slack (MET) :             4.924ns  (required time - arrival time)
  Source:                 U_UART/U_CLOCK/ucounter_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_CLOCK/ucounter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.078ns  (logic 2.169ns (42.713%)  route 2.909ns (57.286%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.563     5.084    U_UART/U_CLOCK/clk_IBUF_BUFG
    SLICE_X57Y16         FDCE                                         r  U_UART/U_CLOCK/ucounter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y16         FDCE (Prop_fdce_C_Q)         0.456     5.540 r  U_UART/U_CLOCK/ucounter_reg[27]/Q
                         net (fo=2, routed)           0.691     6.231    U_UART/U_CLOCK/ucounter_reg[27]
    SLICE_X56Y16         LUT4 (Prop_lut4_I2_O)        0.124     6.355 r  U_UART/U_CLOCK/UART_CLK_i_7/O
                         net (fo=1, routed)           0.663     7.019    U_UART/U_CLOCK/UART_CLK_i_7_n_0
    SLICE_X56Y17         LUT5 (Prop_lut5_I4_O)        0.124     7.143 f  U_UART/U_CLOCK/UART_CLK_i_3/O
                         net (fo=34, routed)          1.554     8.697    U_UART/U_CLOCK/UART_CLK_i_3_n_0
    SLICE_X57Y11         LUT5 (Prop_lut5_I1_O)        0.124     8.821 r  U_UART/U_CLOCK/ucounter[4]_i_5/O
                         net (fo=1, routed)           0.000     8.821    U_UART/U_CLOCK/ucounter[4]_i_5_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.353 r  U_UART/U_CLOCK/ucounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.353    U_UART/U_CLOCK/ucounter_reg[4]_i_1_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.467 r  U_UART/U_CLOCK/ucounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.467    U_UART/U_CLOCK/ucounter_reg[8]_i_1_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.581 r  U_UART/U_CLOCK/ucounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.581    U_UART/U_CLOCK/ucounter_reg[12]_i_1_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.695 r  U_UART/U_CLOCK/ucounter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.695    U_UART/U_CLOCK/ucounter_reg[16]_i_1_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.809 r  U_UART/U_CLOCK/ucounter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.809    U_UART/U_CLOCK/ucounter_reg[20]_i_1_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.923 r  U_UART/U_CLOCK/ucounter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.923    U_UART/U_CLOCK/ucounter_reg[24]_i_1_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.162 r  U_UART/U_CLOCK/ucounter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.162    U_UART/U_CLOCK/ucounter_reg[28]_i_1_n_5
    SLICE_X57Y17         FDCE                                         r  U_UART/U_CLOCK/ucounter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.445    14.786    U_UART/U_CLOCK/clk_IBUF_BUFG
    SLICE_X57Y17         FDCE                                         r  U_UART/U_CLOCK/ucounter_reg[30]/C
                         clock pessimism              0.273    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X57Y17         FDCE (Setup_fdce_C_D)        0.062    15.086    U_UART/U_CLOCK/ucounter_reg[30]
  -------------------------------------------------------------------
                         required time                         15.086    
                         arrival time                         -10.162    
  -------------------------------------------------------------------
                         slack                                  4.924    

Slack (MET) :             4.940ns  (required time - arrival time)
  Source:                 U_UART/U_CLOCK/ucounter_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_CLOCK/ucounter_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.062ns  (logic 2.153ns (42.532%)  route 2.909ns (57.468%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.563     5.084    U_UART/U_CLOCK/clk_IBUF_BUFG
    SLICE_X57Y16         FDCE                                         r  U_UART/U_CLOCK/ucounter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y16         FDCE (Prop_fdce_C_Q)         0.456     5.540 r  U_UART/U_CLOCK/ucounter_reg[27]/Q
                         net (fo=2, routed)           0.691     6.231    U_UART/U_CLOCK/ucounter_reg[27]
    SLICE_X56Y16         LUT4 (Prop_lut4_I2_O)        0.124     6.355 r  U_UART/U_CLOCK/UART_CLK_i_7/O
                         net (fo=1, routed)           0.663     7.019    U_UART/U_CLOCK/UART_CLK_i_7_n_0
    SLICE_X56Y17         LUT5 (Prop_lut5_I4_O)        0.124     7.143 f  U_UART/U_CLOCK/UART_CLK_i_3/O
                         net (fo=34, routed)          1.554     8.697    U_UART/U_CLOCK/UART_CLK_i_3_n_0
    SLICE_X57Y11         LUT5 (Prop_lut5_I1_O)        0.124     8.821 r  U_UART/U_CLOCK/ucounter[4]_i_5/O
                         net (fo=1, routed)           0.000     8.821    U_UART/U_CLOCK/ucounter[4]_i_5_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.353 r  U_UART/U_CLOCK/ucounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.353    U_UART/U_CLOCK/ucounter_reg[4]_i_1_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.467 r  U_UART/U_CLOCK/ucounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.467    U_UART/U_CLOCK/ucounter_reg[8]_i_1_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.581 r  U_UART/U_CLOCK/ucounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.581    U_UART/U_CLOCK/ucounter_reg[12]_i_1_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.695 r  U_UART/U_CLOCK/ucounter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.695    U_UART/U_CLOCK/ucounter_reg[16]_i_1_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.809 r  U_UART/U_CLOCK/ucounter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.809    U_UART/U_CLOCK/ucounter_reg[20]_i_1_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.923 r  U_UART/U_CLOCK/ucounter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.923    U_UART/U_CLOCK/ucounter_reg[24]_i_1_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.146 r  U_UART/U_CLOCK/ucounter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.146    U_UART/U_CLOCK/ucounter_reg[28]_i_1_n_7
    SLICE_X57Y17         FDCE                                         r  U_UART/U_CLOCK/ucounter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.445    14.786    U_UART/U_CLOCK/clk_IBUF_BUFG
    SLICE_X57Y17         FDCE                                         r  U_UART/U_CLOCK/ucounter_reg[28]/C
                         clock pessimism              0.273    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X57Y17         FDCE (Setup_fdce_C_D)        0.062    15.086    U_UART/U_CLOCK/ucounter_reg[28]
  -------------------------------------------------------------------
                         required time                         15.086    
                         arrival time                         -10.146    
  -------------------------------------------------------------------
                         slack                                  4.940    

Slack (MET) :             4.968ns  (required time - arrival time)
  Source:                 U_UART/U_CLOCK/ucounter_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_CLOCK/ucounter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.059ns  (logic 2.150ns (42.498%)  route 2.909ns (57.502%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.563     5.084    U_UART/U_CLOCK/clk_IBUF_BUFG
    SLICE_X57Y16         FDCE                                         r  U_UART/U_CLOCK/ucounter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y16         FDCE (Prop_fdce_C_Q)         0.456     5.540 r  U_UART/U_CLOCK/ucounter_reg[27]/Q
                         net (fo=2, routed)           0.691     6.231    U_UART/U_CLOCK/ucounter_reg[27]
    SLICE_X56Y16         LUT4 (Prop_lut4_I2_O)        0.124     6.355 r  U_UART/U_CLOCK/UART_CLK_i_7/O
                         net (fo=1, routed)           0.663     7.019    U_UART/U_CLOCK/UART_CLK_i_7_n_0
    SLICE_X56Y17         LUT5 (Prop_lut5_I4_O)        0.124     7.143 f  U_UART/U_CLOCK/UART_CLK_i_3/O
                         net (fo=34, routed)          1.554     8.697    U_UART/U_CLOCK/UART_CLK_i_3_n_0
    SLICE_X57Y11         LUT5 (Prop_lut5_I1_O)        0.124     8.821 r  U_UART/U_CLOCK/ucounter[4]_i_5/O
                         net (fo=1, routed)           0.000     8.821    U_UART/U_CLOCK/ucounter[4]_i_5_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.353 r  U_UART/U_CLOCK/ucounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.353    U_UART/U_CLOCK/ucounter_reg[4]_i_1_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.467 r  U_UART/U_CLOCK/ucounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.467    U_UART/U_CLOCK/ucounter_reg[8]_i_1_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.581 r  U_UART/U_CLOCK/ucounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.581    U_UART/U_CLOCK/ucounter_reg[12]_i_1_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.695 r  U_UART/U_CLOCK/ucounter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.695    U_UART/U_CLOCK/ucounter_reg[16]_i_1_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.809 r  U_UART/U_CLOCK/ucounter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.809    U_UART/U_CLOCK/ucounter_reg[20]_i_1_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.143 r  U_UART/U_CLOCK/ucounter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.143    U_UART/U_CLOCK/ucounter_reg[24]_i_1_n_6
    SLICE_X57Y16         FDCE                                         r  U_UART/U_CLOCK/ucounter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.446    14.787    U_UART/U_CLOCK/clk_IBUF_BUFG
    SLICE_X57Y16         FDCE                                         r  U_UART/U_CLOCK/ucounter_reg[25]/C
                         clock pessimism              0.297    15.084    
                         clock uncertainty           -0.035    15.049    
    SLICE_X57Y16         FDCE (Setup_fdce_C_D)        0.062    15.111    U_UART/U_CLOCK/ucounter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.111    
                         arrival time                         -10.143    
  -------------------------------------------------------------------
                         slack                                  4.968    

Slack (MET) :             4.989ns  (required time - arrival time)
  Source:                 U_UART/U_CLOCK/ucounter_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_CLOCK/ucounter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.038ns  (logic 2.129ns (42.259%)  route 2.909ns (57.741%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.563     5.084    U_UART/U_CLOCK/clk_IBUF_BUFG
    SLICE_X57Y16         FDCE                                         r  U_UART/U_CLOCK/ucounter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y16         FDCE (Prop_fdce_C_Q)         0.456     5.540 r  U_UART/U_CLOCK/ucounter_reg[27]/Q
                         net (fo=2, routed)           0.691     6.231    U_UART/U_CLOCK/ucounter_reg[27]
    SLICE_X56Y16         LUT4 (Prop_lut4_I2_O)        0.124     6.355 r  U_UART/U_CLOCK/UART_CLK_i_7/O
                         net (fo=1, routed)           0.663     7.019    U_UART/U_CLOCK/UART_CLK_i_7_n_0
    SLICE_X56Y17         LUT5 (Prop_lut5_I4_O)        0.124     7.143 f  U_UART/U_CLOCK/UART_CLK_i_3/O
                         net (fo=34, routed)          1.554     8.697    U_UART/U_CLOCK/UART_CLK_i_3_n_0
    SLICE_X57Y11         LUT5 (Prop_lut5_I1_O)        0.124     8.821 r  U_UART/U_CLOCK/ucounter[4]_i_5/O
                         net (fo=1, routed)           0.000     8.821    U_UART/U_CLOCK/ucounter[4]_i_5_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.353 r  U_UART/U_CLOCK/ucounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.353    U_UART/U_CLOCK/ucounter_reg[4]_i_1_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.467 r  U_UART/U_CLOCK/ucounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.467    U_UART/U_CLOCK/ucounter_reg[8]_i_1_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.581 r  U_UART/U_CLOCK/ucounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.581    U_UART/U_CLOCK/ucounter_reg[12]_i_1_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.695 r  U_UART/U_CLOCK/ucounter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.695    U_UART/U_CLOCK/ucounter_reg[16]_i_1_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.809 r  U_UART/U_CLOCK/ucounter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.809    U_UART/U_CLOCK/ucounter_reg[20]_i_1_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.122 r  U_UART/U_CLOCK/ucounter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.122    U_UART/U_CLOCK/ucounter_reg[24]_i_1_n_4
    SLICE_X57Y16         FDCE                                         r  U_UART/U_CLOCK/ucounter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.446    14.787    U_UART/U_CLOCK/clk_IBUF_BUFG
    SLICE_X57Y16         FDCE                                         r  U_UART/U_CLOCK/ucounter_reg[27]/C
                         clock pessimism              0.297    15.084    
                         clock uncertainty           -0.035    15.049    
    SLICE_X57Y16         FDCE (Setup_fdce_C_D)        0.062    15.111    U_UART/U_CLOCK/ucounter_reg[27]
  -------------------------------------------------------------------
                         required time                         15.111    
                         arrival time                         -10.122    
  -------------------------------------------------------------------
                         slack                                  4.989    

Slack (MET) :             5.059ns  (required time - arrival time)
  Source:                 U_UART/U_CLOCK/ucounter_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_CLOCK/ucounter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.945ns  (logic 2.036ns (41.173%)  route 2.909ns (58.827%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.563     5.084    U_UART/U_CLOCK/clk_IBUF_BUFG
    SLICE_X57Y16         FDCE                                         r  U_UART/U_CLOCK/ucounter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y16         FDCE (Prop_fdce_C_Q)         0.456     5.540 r  U_UART/U_CLOCK/ucounter_reg[27]/Q
                         net (fo=2, routed)           0.691     6.231    U_UART/U_CLOCK/ucounter_reg[27]
    SLICE_X56Y16         LUT4 (Prop_lut4_I2_O)        0.124     6.355 r  U_UART/U_CLOCK/UART_CLK_i_7/O
                         net (fo=1, routed)           0.663     7.019    U_UART/U_CLOCK/UART_CLK_i_7_n_0
    SLICE_X56Y17         LUT5 (Prop_lut5_I4_O)        0.124     7.143 f  U_UART/U_CLOCK/UART_CLK_i_3/O
                         net (fo=34, routed)          1.554     8.697    U_UART/U_CLOCK/UART_CLK_i_3_n_0
    SLICE_X57Y11         LUT5 (Prop_lut5_I1_O)        0.124     8.821 r  U_UART/U_CLOCK/ucounter[4]_i_5/O
                         net (fo=1, routed)           0.000     8.821    U_UART/U_CLOCK/ucounter[4]_i_5_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.353 r  U_UART/U_CLOCK/ucounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.353    U_UART/U_CLOCK/ucounter_reg[4]_i_1_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.467 r  U_UART/U_CLOCK/ucounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.467    U_UART/U_CLOCK/ucounter_reg[8]_i_1_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.581 r  U_UART/U_CLOCK/ucounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.581    U_UART/U_CLOCK/ucounter_reg[12]_i_1_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.695 r  U_UART/U_CLOCK/ucounter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.695    U_UART/U_CLOCK/ucounter_reg[16]_i_1_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.029 r  U_UART/U_CLOCK/ucounter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.029    U_UART/U_CLOCK/ucounter_reg[20]_i_1_n_6
    SLICE_X57Y15         FDCE                                         r  U_UART/U_CLOCK/ucounter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.447    14.788    U_UART/U_CLOCK/clk_IBUF_BUFG
    SLICE_X57Y15         FDCE                                         r  U_UART/U_CLOCK/ucounter_reg[21]/C
                         clock pessimism              0.273    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X57Y15         FDCE (Setup_fdce_C_D)        0.062    15.088    U_UART/U_CLOCK/ucounter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                         -10.029    
  -------------------------------------------------------------------
                         slack                                  5.059    

Slack (MET) :             5.063ns  (required time - arrival time)
  Source:                 U_UART/U_CLOCK/ucounter_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_CLOCK/ucounter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.964ns  (logic 2.055ns (41.398%)  route 2.909ns (58.602%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.563     5.084    U_UART/U_CLOCK/clk_IBUF_BUFG
    SLICE_X57Y16         FDCE                                         r  U_UART/U_CLOCK/ucounter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y16         FDCE (Prop_fdce_C_Q)         0.456     5.540 r  U_UART/U_CLOCK/ucounter_reg[27]/Q
                         net (fo=2, routed)           0.691     6.231    U_UART/U_CLOCK/ucounter_reg[27]
    SLICE_X56Y16         LUT4 (Prop_lut4_I2_O)        0.124     6.355 r  U_UART/U_CLOCK/UART_CLK_i_7/O
                         net (fo=1, routed)           0.663     7.019    U_UART/U_CLOCK/UART_CLK_i_7_n_0
    SLICE_X56Y17         LUT5 (Prop_lut5_I4_O)        0.124     7.143 f  U_UART/U_CLOCK/UART_CLK_i_3/O
                         net (fo=34, routed)          1.554     8.697    U_UART/U_CLOCK/UART_CLK_i_3_n_0
    SLICE_X57Y11         LUT5 (Prop_lut5_I1_O)        0.124     8.821 r  U_UART/U_CLOCK/ucounter[4]_i_5/O
                         net (fo=1, routed)           0.000     8.821    U_UART/U_CLOCK/ucounter[4]_i_5_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.353 r  U_UART/U_CLOCK/ucounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.353    U_UART/U_CLOCK/ucounter_reg[4]_i_1_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.467 r  U_UART/U_CLOCK/ucounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.467    U_UART/U_CLOCK/ucounter_reg[8]_i_1_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.581 r  U_UART/U_CLOCK/ucounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.581    U_UART/U_CLOCK/ucounter_reg[12]_i_1_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.695 r  U_UART/U_CLOCK/ucounter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.695    U_UART/U_CLOCK/ucounter_reg[16]_i_1_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.809 r  U_UART/U_CLOCK/ucounter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.809    U_UART/U_CLOCK/ucounter_reg[20]_i_1_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.048 r  U_UART/U_CLOCK/ucounter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.048    U_UART/U_CLOCK/ucounter_reg[24]_i_1_n_5
    SLICE_X57Y16         FDCE                                         r  U_UART/U_CLOCK/ucounter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.446    14.787    U_UART/U_CLOCK/clk_IBUF_BUFG
    SLICE_X57Y16         FDCE                                         r  U_UART/U_CLOCK/ucounter_reg[26]/C
                         clock pessimism              0.297    15.084    
                         clock uncertainty           -0.035    15.049    
    SLICE_X57Y16         FDCE (Setup_fdce_C_D)        0.062    15.111    U_UART/U_CLOCK/ucounter_reg[26]
  -------------------------------------------------------------------
                         required time                         15.111    
                         arrival time                         -10.048    
  -------------------------------------------------------------------
                         slack                                  5.063    

Slack (MET) :             5.079ns  (required time - arrival time)
  Source:                 U_UART/U_CLOCK/ucounter_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_CLOCK/ucounter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.948ns  (logic 2.039ns (41.208%)  route 2.909ns (58.792%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.563     5.084    U_UART/U_CLOCK/clk_IBUF_BUFG
    SLICE_X57Y16         FDCE                                         r  U_UART/U_CLOCK/ucounter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y16         FDCE (Prop_fdce_C_Q)         0.456     5.540 r  U_UART/U_CLOCK/ucounter_reg[27]/Q
                         net (fo=2, routed)           0.691     6.231    U_UART/U_CLOCK/ucounter_reg[27]
    SLICE_X56Y16         LUT4 (Prop_lut4_I2_O)        0.124     6.355 r  U_UART/U_CLOCK/UART_CLK_i_7/O
                         net (fo=1, routed)           0.663     7.019    U_UART/U_CLOCK/UART_CLK_i_7_n_0
    SLICE_X56Y17         LUT5 (Prop_lut5_I4_O)        0.124     7.143 f  U_UART/U_CLOCK/UART_CLK_i_3/O
                         net (fo=34, routed)          1.554     8.697    U_UART/U_CLOCK/UART_CLK_i_3_n_0
    SLICE_X57Y11         LUT5 (Prop_lut5_I1_O)        0.124     8.821 r  U_UART/U_CLOCK/ucounter[4]_i_5/O
                         net (fo=1, routed)           0.000     8.821    U_UART/U_CLOCK/ucounter[4]_i_5_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.353 r  U_UART/U_CLOCK/ucounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.353    U_UART/U_CLOCK/ucounter_reg[4]_i_1_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.467 r  U_UART/U_CLOCK/ucounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.467    U_UART/U_CLOCK/ucounter_reg[8]_i_1_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.581 r  U_UART/U_CLOCK/ucounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.581    U_UART/U_CLOCK/ucounter_reg[12]_i_1_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.695 r  U_UART/U_CLOCK/ucounter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.695    U_UART/U_CLOCK/ucounter_reg[16]_i_1_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.809 r  U_UART/U_CLOCK/ucounter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.809    U_UART/U_CLOCK/ucounter_reg[20]_i_1_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.032 r  U_UART/U_CLOCK/ucounter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.032    U_UART/U_CLOCK/ucounter_reg[24]_i_1_n_7
    SLICE_X57Y16         FDCE                                         r  U_UART/U_CLOCK/ucounter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.446    14.787    U_UART/U_CLOCK/clk_IBUF_BUFG
    SLICE_X57Y16         FDCE                                         r  U_UART/U_CLOCK/ucounter_reg[24]/C
                         clock pessimism              0.297    15.084    
                         clock uncertainty           -0.035    15.049    
    SLICE_X57Y16         FDCE (Setup_fdce_C_D)        0.062    15.111    U_UART/U_CLOCK/ucounter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.111    
                         arrival time                         -10.032    
  -------------------------------------------------------------------
                         slack                                  5.079    

Slack (MET) :             5.080ns  (required time - arrival time)
  Source:                 U_UART/U_CLOCK/ucounter_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_CLOCK/ucounter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.924ns  (logic 2.015ns (40.922%)  route 2.909ns (59.078%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.563     5.084    U_UART/U_CLOCK/clk_IBUF_BUFG
    SLICE_X57Y16         FDCE                                         r  U_UART/U_CLOCK/ucounter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y16         FDCE (Prop_fdce_C_Q)         0.456     5.540 r  U_UART/U_CLOCK/ucounter_reg[27]/Q
                         net (fo=2, routed)           0.691     6.231    U_UART/U_CLOCK/ucounter_reg[27]
    SLICE_X56Y16         LUT4 (Prop_lut4_I2_O)        0.124     6.355 r  U_UART/U_CLOCK/UART_CLK_i_7/O
                         net (fo=1, routed)           0.663     7.019    U_UART/U_CLOCK/UART_CLK_i_7_n_0
    SLICE_X56Y17         LUT5 (Prop_lut5_I4_O)        0.124     7.143 f  U_UART/U_CLOCK/UART_CLK_i_3/O
                         net (fo=34, routed)          1.554     8.697    U_UART/U_CLOCK/UART_CLK_i_3_n_0
    SLICE_X57Y11         LUT5 (Prop_lut5_I1_O)        0.124     8.821 r  U_UART/U_CLOCK/ucounter[4]_i_5/O
                         net (fo=1, routed)           0.000     8.821    U_UART/U_CLOCK/ucounter[4]_i_5_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.353 r  U_UART/U_CLOCK/ucounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.353    U_UART/U_CLOCK/ucounter_reg[4]_i_1_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.467 r  U_UART/U_CLOCK/ucounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.467    U_UART/U_CLOCK/ucounter_reg[8]_i_1_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.581 r  U_UART/U_CLOCK/ucounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.581    U_UART/U_CLOCK/ucounter_reg[12]_i_1_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.695 r  U_UART/U_CLOCK/ucounter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.695    U_UART/U_CLOCK/ucounter_reg[16]_i_1_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.008 r  U_UART/U_CLOCK/ucounter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.008    U_UART/U_CLOCK/ucounter_reg[20]_i_1_n_4
    SLICE_X57Y15         FDCE                                         r  U_UART/U_CLOCK/ucounter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.447    14.788    U_UART/U_CLOCK/clk_IBUF_BUFG
    SLICE_X57Y15         FDCE                                         r  U_UART/U_CLOCK/ucounter_reg[23]/C
                         clock pessimism              0.273    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X57Y15         FDCE (Setup_fdce_C_D)        0.062    15.088    U_UART/U_CLOCK/ucounter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                         -10.008    
  -------------------------------------------------------------------
                         slack                                  5.080    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 U_SEVSEG/U2/currentCount_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SEVSEG/U2/currentCount_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.594     1.477    U_SEVSEG/U2/clk_IBUF_BUFG
    SLICE_X60Y6          FDCE                                         r  U_SEVSEG/U2/currentCount_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y6          FDCE (Prop_fdce_C_Q)         0.164     1.641 r  U_SEVSEG/U2/currentCount_reg[10]/Q
                         net (fo=1, routed)           0.114     1.756    U_SEVSEG/U2/currentCount_reg_n_0_[10]
    SLICE_X60Y6          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.866 r  U_SEVSEG/U2/currentCount_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.866    U_SEVSEG/U2/currentCount_reg[8]_i_1_n_5
    SLICE_X60Y6          FDCE                                         r  U_SEVSEG/U2/currentCount_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.864     1.991    U_SEVSEG/U2/clk_IBUF_BUFG
    SLICE_X60Y6          FDCE                                         r  U_SEVSEG/U2/currentCount_reg[10]/C
                         clock pessimism             -0.514     1.477    
    SLICE_X60Y6          FDCE (Hold_fdce_C_D)         0.134     1.611    U_SEVSEG/U2/currentCount_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 U_SEVSEG/U2/currentCount_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SEVSEG/U2/currentCount_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.593     1.476    U_SEVSEG/U2/clk_IBUF_BUFG
    SLICE_X60Y7          FDCE                                         r  U_SEVSEG/U2/currentCount_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y7          FDCE (Prop_fdce_C_Q)         0.164     1.640 r  U_SEVSEG/U2/currentCount_reg[14]/Q
                         net (fo=1, routed)           0.114     1.755    U_SEVSEG/U2/currentCount_reg_n_0_[14]
    SLICE_X60Y7          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.865 r  U_SEVSEG/U2/currentCount_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.865    U_SEVSEG/U2/currentCount_reg[12]_i_1_n_5
    SLICE_X60Y7          FDCE                                         r  U_SEVSEG/U2/currentCount_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.863     1.990    U_SEVSEG/U2/clk_IBUF_BUFG
    SLICE_X60Y7          FDCE                                         r  U_SEVSEG/U2/currentCount_reg[14]/C
                         clock pessimism             -0.514     1.476    
    SLICE_X60Y7          FDCE (Hold_fdce_C_D)         0.134     1.610    U_SEVSEG/U2/currentCount_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 U_SEVSEG/U2/currentCount_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SEVSEG/U2/currentCount_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.593     1.476    U_SEVSEG/U2/clk_IBUF_BUFG
    SLICE_X60Y8          FDCE                                         r  U_SEVSEG/U2/currentCount_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y8          FDCE (Prop_fdce_C_Q)         0.164     1.640 r  U_SEVSEG/U2/currentCount_reg[18]/Q
                         net (fo=1, routed)           0.114     1.755    U_SEVSEG/U2/currentCount_reg_n_0_[18]
    SLICE_X60Y8          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.865 r  U_SEVSEG/U2/currentCount_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.865    U_SEVSEG/U2/currentCount_reg[16]_i_1_n_5
    SLICE_X60Y8          FDCE                                         r  U_SEVSEG/U2/currentCount_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.863     1.990    U_SEVSEG/U2/clk_IBUF_BUFG
    SLICE_X60Y8          FDCE                                         r  U_SEVSEG/U2/currentCount_reg[18]/C
                         clock pessimism             -0.514     1.476    
    SLICE_X60Y8          FDCE (Hold_fdce_C_D)         0.134     1.610    U_SEVSEG/U2/currentCount_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 U_SEVSEG/U2/currentCount_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SEVSEG/U2/currentCount_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.594     1.477    U_SEVSEG/U2/clk_IBUF_BUFG
    SLICE_X60Y5          FDCE                                         r  U_SEVSEG/U2/currentCount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y5          FDCE (Prop_fdce_C_Q)         0.164     1.641 r  U_SEVSEG/U2/currentCount_reg[6]/Q
                         net (fo=1, routed)           0.114     1.756    U_SEVSEG/U2/currentCount_reg_n_0_[6]
    SLICE_X60Y5          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.866 r  U_SEVSEG/U2/currentCount_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.866    U_SEVSEG/U2/currentCount_reg[4]_i_1_n_5
    SLICE_X60Y5          FDCE                                         r  U_SEVSEG/U2/currentCount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.864     1.991    U_SEVSEG/U2/clk_IBUF_BUFG
    SLICE_X60Y5          FDCE                                         r  U_SEVSEG/U2/currentCount_reg[6]/C
                         clock pessimism             -0.514     1.477    
    SLICE_X60Y5          FDCE (Hold_fdce_C_D)         0.134     1.611    U_SEVSEG/U2/currentCount_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 U_QUITA_R/currentState_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_QUITA_R/currentState_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.563     1.446    U_QUITA_R/clk_IBUF_BUFG
    SLICE_X52Y37         FDRE                                         r  U_QUITA_R/currentState_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y37         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  U_QUITA_R/currentState_reg[6]/Q
                         net (fo=1, routed)           0.114     1.725    U_QUITA_R/currentState_reg_n_0_[6]
    SLICE_X52Y37         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.835 r  U_QUITA_R/currentState_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.835    U_QUITA_R/currentState_reg[4]_i_1_n_5
    SLICE_X52Y37         FDRE                                         r  U_QUITA_R/currentState_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.833     1.960    U_QUITA_R/clk_IBUF_BUFG
    SLICE_X52Y37         FDRE                                         r  U_QUITA_R/currentState_reg[6]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X52Y37         FDRE (Hold_fdre_C_D)         0.134     1.580    U_QUITA_R/currentState_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 divisor/signal_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor/signal_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.562     1.445    divisor/clk_IBUF_BUFG
    SLICE_X36Y42         FDCE                                         r  divisor/signal_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  divisor/signal_count_reg[2]/Q
                         net (fo=1, routed)           0.121     1.708    divisor/signal_count_reg_n_0_[2]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.819 r  divisor/signal_count_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.819    divisor/signal_count_reg[0]_i_1_n_5
    SLICE_X36Y42         FDCE                                         r  divisor/signal_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.831     1.958    divisor/clk_IBUF_BUFG
    SLICE_X36Y42         FDCE                                         r  divisor/signal_count_reg[2]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X36Y42         FDCE (Hold_fdce_C_D)         0.105     1.550    divisor/signal_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 divisor/signal_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor/signal_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.563     1.446    divisor/clk_IBUF_BUFG
    SLICE_X36Y43         FDCE                                         r  divisor/signal_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  divisor/signal_count_reg[6]/Q
                         net (fo=1, routed)           0.121     1.709    divisor/signal_count_reg_n_0_[6]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.820 r  divisor/signal_count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.820    divisor/signal_count_reg[4]_i_1_n_5
    SLICE_X36Y43         FDCE                                         r  divisor/signal_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.832     1.959    divisor/clk_IBUF_BUFG
    SLICE_X36Y43         FDCE                                         r  divisor/signal_count_reg[6]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y43         FDCE (Hold_fdce_C_D)         0.105     1.551    divisor/signal_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 U_UART/U_CLOCK/ucounter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_CLOCK/UART_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.231ns (56.414%)  route 0.178ns (43.586%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.564     1.447    U_UART/U_CLOCK/clk_IBUF_BUFG
    SLICE_X57Y13         FDCE                                         r  U_UART/U_CLOCK/ucounter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y13         FDCE (Prop_fdce_C_Q)         0.141     1.588 f  U_UART/U_CLOCK/ucounter_reg[13]/Q
                         net (fo=2, routed)           0.065     1.653    U_UART/U_CLOCK/ucounter_reg[13]
    SLICE_X56Y13         LUT5 (Prop_lut5_I1_O)        0.045     1.698 r  U_UART/U_CLOCK/UART_CLK_i_4/O
                         net (fo=34, routed)          0.113     1.812    U_UART/U_CLOCK/UART_CLK_i_4_n_0
    SLICE_X56Y13         LUT6 (Prop_lut6_I2_O)        0.045     1.857 r  U_UART/U_CLOCK/UART_CLK_i_1/O
                         net (fo=1, routed)           0.000     1.857    U_UART/U_CLOCK/UART_CLK_i_1_n_0
    SLICE_X56Y13         FDRE                                         r  U_UART/U_CLOCK/UART_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.832     1.959    U_UART/U_CLOCK/clk_IBUF_BUFG
    SLICE_X56Y13         FDRE                                         r  U_UART/U_CLOCK/UART_CLK_reg/C
                         clock pessimism             -0.499     1.460    
    SLICE_X56Y13         FDRE (Hold_fdre_C_D)         0.120     1.580    U_UART/U_CLOCK/UART_CLK_reg
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 U_QUITA_R/currentState_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_QUITA_R/currentState_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.274ns (66.691%)  route 0.137ns (33.309%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.564     1.447    U_QUITA_R/clk_IBUF_BUFG
    SLICE_X52Y38         FDRE                                         r  U_QUITA_R/currentState_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y38         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  U_QUITA_R/currentState_reg[10]/Q
                         net (fo=2, routed)           0.137     1.748    U_QUITA_R/iclock
    SLICE_X52Y38         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.858 r  U_QUITA_R/currentState_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.858    U_QUITA_R/currentState_reg[8]_i_1_n_5
    SLICE_X52Y38         FDRE                                         r  U_QUITA_R/currentState_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.835     1.962    U_QUITA_R/clk_IBUF_BUFG
    SLICE_X52Y38         FDRE                                         r  U_QUITA_R/currentState_reg[10]/C
                         clock pessimism             -0.515     1.447    
    SLICE_X52Y38         FDRE (Hold_fdre_C_D)         0.134     1.581    U_QUITA_R/currentState_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 U_SEVSEG/U2/currentCount_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SEVSEG/U2/currentCount_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.594     1.477    U_SEVSEG/U2/clk_IBUF_BUFG
    SLICE_X60Y6          FDCE                                         r  U_SEVSEG/U2/currentCount_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y6          FDCE (Prop_fdce_C_Q)         0.164     1.641 r  U_SEVSEG/U2/currentCount_reg[10]/Q
                         net (fo=1, routed)           0.114     1.756    U_SEVSEG/U2/currentCount_reg_n_0_[10]
    SLICE_X60Y6          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.902 r  U_SEVSEG/U2/currentCount_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.902    U_SEVSEG/U2/currentCount_reg[8]_i_1_n_4
    SLICE_X60Y6          FDCE                                         r  U_SEVSEG/U2/currentCount_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.864     1.991    U_SEVSEG/U2/clk_IBUF_BUFG
    SLICE_X60Y6          FDCE                                         r  U_SEVSEG/U2/currentCount_reg[11]/C
                         clock pessimism             -0.514     1.477    
    SLICE_X60Y6          FDCE (Hold_fdce_C_D)         0.134     1.611    U_SEVSEG/U2/currentCount_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.290    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y36   U_QUITA_R/currentState_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y38   U_QUITA_R/currentState_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y36   U_QUITA_R/currentState_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y36   U_QUITA_R/currentState_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y36   U_QUITA_R/currentState_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y37   U_QUITA_R/currentState_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y37   U_QUITA_R/currentState_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y37   U_QUITA_R/currentState_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y37   U_QUITA_R/currentState_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y36   U_QUITA_R/currentState_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y36   U_QUITA_R/currentState_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y36   U_QUITA_R/currentState_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y36   U_QUITA_R/currentState_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y15   U_UART/U_CLOCK/ucounter_reg[20]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y15   U_UART/U_CLOCK/ucounter_reg[21]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y15   U_UART/U_CLOCK/ucounter_reg[22]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y15   U_UART/U_CLOCK/ucounter_reg[23]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y16   U_UART/U_CLOCK/ucounter_reg[24]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y16   U_UART/U_CLOCK/ucounter_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y38   U_QUITA_R/currentState_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y37   U_QUITA_R/currentState_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y37   U_QUITA_R/currentState_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y37   U_QUITA_R/currentState_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y37   U_QUITA_R/currentState_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y38   U_QUITA_R/currentState_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y38   U_QUITA_R/currentState_reg[9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y4    U_SEVSEG/U2/currentCount_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y6    U_SEVSEG/U2/currentCount_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y6    U_SEVSEG/U2/currentCount_reg[11]/C



