{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1667955619378 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667955619379 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov  8 20:00:19 2022 " "Processing started: Tue Nov  8 20:00:19 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1667955619379 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667955619379 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VHDL5_Antoine_Phan -c VHDL5_Antoine_Phan " "Command: quartus_map --read_settings_files=on --write_settings_files=off VHDL5_Antoine_Phan -c VHDL5_Antoine_Phan" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667955619379 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1667955619554 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1667955619554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wrapper_design.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wrapper_design.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wrapper_design-arch " "Found design unit 1: wrapper_design-arch" {  } { { "wrapper_design.vhd" "" { Text "/home/antoinephan/McGill/ECSE 222/ECSE222-VHDL/Lab5/VHDL5_Antoine_Phan/wrapper_design.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667955626112 ""} { "Info" "ISGN_ENTITY_NAME" "1 wrapper_design " "Found entity 1: wrapper_design" {  } { { "wrapper_design.vhd" "" { Text "/home/antoinephan/McGill/ECSE 222/ECSE222-VHDL/Lab5/VHDL5_Antoine_Phan/wrapper_design.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667955626112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667955626112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparator_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator_tb-arch " "Found design unit 1: comparator_tb-arch" {  } { { "comparator_tb.vhd" "" { Text "/home/antoinephan/McGill/ECSE 222/ECSE222-VHDL/Lab5/VHDL5_Antoine_Phan/comparator_tb.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667955626112 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator_tb " "Found entity 1: comparator_tb" {  } { { "comparator_tb.vhd" "" { Text "/home/antoinephan/McGill/ECSE 222/ECSE222-VHDL/Lab5/VHDL5_Antoine_Phan/comparator_tb.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667955626112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667955626112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "antoine_phan_comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file antoine_phan_comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 antoine_phan_comparator-arch " "Found design unit 1: antoine_phan_comparator-arch" {  } { { "antoine_phan_comparator.vhd" "" { Text "/home/antoinephan/McGill/ECSE 222/ECSE222-VHDL/Lab5/VHDL5_Antoine_Phan/antoine_phan_comparator.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667955626113 ""} { "Info" "ISGN_ENTITY_NAME" "1 antoine_phan_comparator " "Found entity 1: antoine_phan_comparator" {  } { { "antoine_phan_comparator.vhd" "" { Text "/home/antoinephan/McGill/ECSE 222/ECSE222-VHDL/Lab5/VHDL5_Antoine_Phan/antoine_phan_comparator.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667955626113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667955626113 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "wrapper_design " "Elaborating entity \"wrapper_design\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1667955626145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "antoine_phan_comparator antoine_phan_comparator:comp " "Elaborating entity \"antoine_phan_comparator\" for hierarchy \"antoine_phan_comparator:comp\"" {  } { { "wrapper_design.vhd" "comp" { Text "/home/antoinephan/McGill/ECSE 222/ECSE222-VHDL/Lab5/VHDL5_Antoine_Phan/wrapper_design.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667955626147 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "AeqBplusOne antoine_phan_comparator.vhd(18) " "VHDL Process Statement warning at antoine_phan_comparator.vhd(18): inferring latch(es) for signal or variable \"AeqBplusOne\", which holds its previous value in one or more paths through the process" {  } { { "antoine_phan_comparator.vhd" "" { Text "/home/antoinephan/McGill/ECSE 222/ECSE222-VHDL/Lab5/VHDL5_Antoine_Phan/antoine_phan_comparator.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1667955626148 "|wrapper_design|antoine_phan_comparator:comp"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "AgtBplusOne antoine_phan_comparator.vhd(18) " "VHDL Process Statement warning at antoine_phan_comparator.vhd(18): inferring latch(es) for signal or variable \"AgtBplusOne\", which holds its previous value in one or more paths through the process" {  } { { "antoine_phan_comparator.vhd" "" { Text "/home/antoinephan/McGill/ECSE 222/ECSE222-VHDL/Lab5/VHDL5_Antoine_Phan/antoine_phan_comparator.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1667955626148 "|wrapper_design|antoine_phan_comparator:comp"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "AgteBplusOne antoine_phan_comparator.vhd(18) " "VHDL Process Statement warning at antoine_phan_comparator.vhd(18): inferring latch(es) for signal or variable \"AgteBplusOne\", which holds its previous value in one or more paths through the process" {  } { { "antoine_phan_comparator.vhd" "" { Text "/home/antoinephan/McGill/ECSE 222/ECSE222-VHDL/Lab5/VHDL5_Antoine_Phan/antoine_phan_comparator.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1667955626148 "|wrapper_design|antoine_phan_comparator:comp"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "AltBplusOne antoine_phan_comparator.vhd(18) " "VHDL Process Statement warning at antoine_phan_comparator.vhd(18): inferring latch(es) for signal or variable \"AltBplusOne\", which holds its previous value in one or more paths through the process" {  } { { "antoine_phan_comparator.vhd" "" { Text "/home/antoinephan/McGill/ECSE 222/ECSE222-VHDL/Lab5/VHDL5_Antoine_Phan/antoine_phan_comparator.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1667955626148 "|wrapper_design|antoine_phan_comparator:comp"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "AlteBplusOne antoine_phan_comparator.vhd(18) " "VHDL Process Statement warning at antoine_phan_comparator.vhd(18): inferring latch(es) for signal or variable \"AlteBplusOne\", which holds its previous value in one or more paths through the process" {  } { { "antoine_phan_comparator.vhd" "" { Text "/home/antoinephan/McGill/ECSE 222/ECSE222-VHDL/Lab5/VHDL5_Antoine_Phan/antoine_phan_comparator.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1667955626148 "|wrapper_design|antoine_phan_comparator:comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AlteBplusOne antoine_phan_comparator.vhd(18) " "Inferred latch for \"AlteBplusOne\" at antoine_phan_comparator.vhd(18)" {  } { { "antoine_phan_comparator.vhd" "" { Text "/home/antoinephan/McGill/ECSE 222/ECSE222-VHDL/Lab5/VHDL5_Antoine_Phan/antoine_phan_comparator.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667955626148 "|wrapper_design|antoine_phan_comparator:comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AltBplusOne antoine_phan_comparator.vhd(18) " "Inferred latch for \"AltBplusOne\" at antoine_phan_comparator.vhd(18)" {  } { { "antoine_phan_comparator.vhd" "" { Text "/home/antoinephan/McGill/ECSE 222/ECSE222-VHDL/Lab5/VHDL5_Antoine_Phan/antoine_phan_comparator.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667955626148 "|wrapper_design|antoine_phan_comparator:comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AgteBplusOne antoine_phan_comparator.vhd(18) " "Inferred latch for \"AgteBplusOne\" at antoine_phan_comparator.vhd(18)" {  } { { "antoine_phan_comparator.vhd" "" { Text "/home/antoinephan/McGill/ECSE 222/ECSE222-VHDL/Lab5/VHDL5_Antoine_Phan/antoine_phan_comparator.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667955626148 "|wrapper_design|antoine_phan_comparator:comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AgtBplusOne antoine_phan_comparator.vhd(18) " "Inferred latch for \"AgtBplusOne\" at antoine_phan_comparator.vhd(18)" {  } { { "antoine_phan_comparator.vhd" "" { Text "/home/antoinephan/McGill/ECSE 222/ECSE222-VHDL/Lab5/VHDL5_Antoine_Phan/antoine_phan_comparator.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667955626148 "|wrapper_design|antoine_phan_comparator:comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AeqBplusOne antoine_phan_comparator.vhd(18) " "Inferred latch for \"AeqBplusOne\" at antoine_phan_comparator.vhd(18)" {  } { { "antoine_phan_comparator.vhd" "" { Text "/home/antoinephan/McGill/ECSE 222/ECSE222-VHDL/Lab5/VHDL5_Antoine_Phan/antoine_phan_comparator.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667955626148 "|wrapper_design|antoine_phan_comparator:comp"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1667955626543 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1667955626743 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667955626743 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "38 " "Implemented 38 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1667955626788 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1667955626788 ""} { "Info" "ICUT_CUT_TM_LCELLS" "24 " "Implemented 24 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1667955626788 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1667955626788 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "518 " "Peak virtual memory: 518 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1667955626793 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov  8 20:00:26 2022 " "Processing ended: Tue Nov  8 20:00:26 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1667955626793 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1667955626793 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1667955626793 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1667955626793 ""}
