SIMLOG:: Cycle           3 PC: 00000000 I: 00000000 R: 0   0 00000000 M: 0 0 00000000 00000000 00000000
SIMLOG:: Cycle           4 PC: 00000000 I: 00004000 R: 0   0 00000000 M: 0 0 00000000 00000000 00000000
SIMLOG:: Cycle           5 PC: 00000000 I: 00004000 R: 0   0 00000000 M: 0 0 00000000 00000000 00000000
SIMLOG:: Cycle           6 PC: 00000000 I: 00004000 R: 1   0 00000000 M: 0 0 00000000 00000000 00000000
SIMLOG:: Cycle           7 PC: 00000000 I: 00004000 R: 0   0 00000000 M: 0 0 00000000 00000000 00000000
SIMLOG:: Cycle           8 PC: 00000000 I: 00004000 R: 0   0 00000000 M: 0 0 00000000 00000000 00000000
SIMLOG:: Cycle           9 PC: 00000000 I: 00004000 R: 0   0 00000000 M: 0 0 00000000 00000000 00000000
SIMLOG:: Cycle          10 PC: 00000000 I: 00004000 R: 0   0 00000000 M: 0 0 00000000 00000000 00000000
SIMLOG:: Cycle          11 PC: 00000000 I: 00004000 R: 0   0 00000000 M: 0 0 00000000 00000000 00000000
SIMLOG:: Cycle          12 PC: 00000000 I: 00004000 R: 0   0 00000000 M: 0 0 00000000 00000000 00000000
SIMLOG:: Cycle          13 PC: 00000000 I: 00004000 R: 0   0 00000000 M: 0 0 00000000 00000000 00000000
SIMLOG:: Cycle          14 PC: 00000000 I: 00004000 R: 0   0 00000000 M: 0 0 00000000 00000000 00000000
SIMLOG:: Cycle          15 PC: 00000000 I: 00004000 R: 0   0 00000000 M: 0 0 00000000 00000000 00000000
SIMLOG:: Cycle          16 PC: 00000002 I: 0000a151 R: 0   0 00000000 M: 0 0 00000000 00000000 00000000
SIMLOG:: Cycle          17 PC: 00000004 I: 0000b151 R: 0   0 00000000 M: 0 0 00000000 00000000 00000000
SIMLOG:: Cycle          18 PC: 00000006 I: 0000a2b0 R: 0   0 00000000 M: 0 0 00000051 00000000 00000000
SIMLOG:: Cycle          19 PC: 00000008 I: 0000b2a0 R: 1   1 00000051 M: 0 0 00005151 00000000 00000000
SIMLOG:: Cycle          20 PC: 0000000a I: 00000321 R: 1   1 00005151 M: 0 0 000000b0 00000000 00000000
SIMLOG:: Cycle          21 PC: 0000000c I: 00001412 R: 1   2 000000b0 M: 0 0 0000a0b0 00000000 00000000
SIMLOG:: Cycle          22 PC: 0000000e I: 00002634 R: 1   2 0000a0b0 M: 0 0 0000f201 00005151 00000000
SIMLOG:: Cycle          23 PC: 00000010 I: 00004756 R: 1   3 0000f201 M: 0 0 00007fff 000000b0 00000000
SIMLOG:: Cycle          24 PC: 00000010 I: 00004000 R: 1   4 00007fff M: 0 0 00008dfe 00000000 00000000
SIMLOG:: Cycle          25 PC: 00000010 I: 00004000 R: 1   6 00008dfe M: 0 0 00000000 00000000 00000000
SIMLOG:: Cycle          26 PC: 00000010 I: 00004000 R: 1   7 00000000 M: 0 0 00000000 00000000 00000000
SIMLOG:: Cycle          27 PC: 00000010 I: 00004000 R: 0   0 00000000 M: 0 0 00000000 00000000 00000000
SIMLOG:: Cycle          28 PC: 00000010 I: 00004000 R: 0   0 00000000 M: 0 0 00000000 00000000 00000000
SIMLOG:: Cycle          29 PC: 00000010 I: 00004000 R: 0   0 00000000 M: 0 0 00000000 00000000 00000000
SIMLOG:: Cycle          30 PC: 00000010 I: 00004000 R: 0   0 00000000 M: 0 0 00000000 00000000 00000000
SIMLOG:: Cycle          31 PC: 00000010 I: 00004000 R: 0   0 00000000 M: 0 0 00000000 00000000 00000000
SIMLOG:: Cycle          32 PC: 00000010 I: 00004000 R: 0   0 00000000 M: 0 0 00000000 00000000 00000000
SIMLOG:: Cycle          33 PC: 00000010 I: 00004000 R: 0   0 00000000 M: 0 0 00000000 00000000 00000000
SIMLOG:: Cycle          34 PC: 00000010 I: 00004000 R: 0   0 00000000 M: 0 0 00000000 00000000 00000000
SIMLOG:: Cycle          35 PC: 00000010 I: 00004000 R: 0   0 00000000 M: 0 0 00000000 00000000 00000000
SIMLOG:: Cycle          36 PC: 00000012 I: 00005862 R: 0   0 00000000 M: 0 0 00000000 00000000 00000000
SIMLOG:: Cycle          37 PC: 00000014 I: 0000698a R: 0   0 00000000 M: 0 0 00000000 00000000 00000000
SIMLOG:: Cycle          38 PC: 00000016 I: 0000f000 R: 0   0 00000000 M: 0 0 0000e37f 00000000 00000000
SIMLOG:: Cycle          39 PC: 00000016 I: 0000xxxx R: 1   8 0000e37f M: 0 0 0000dff8 00000000 00000000
SIMLOG:: Cycle          40 PC: 00000018 I: 0000xxxx R: 1   9 0000dff8 M: 0 0 00000000 00000000 00000000
SIMLOG:: Cycle          41 PC: 0000001a I: 0000xxxx R: 0   0 00000000 M: 0 0 0000xxxx 0000xxxx 0000xxxx
SIMLOG:: Processor halted

SIMLOG:: sim_cycles          41

SIMLOG:: inst_count          11

SIMLOG:: icache_req_count          14

SIMLOG:: icache_hit_count          14

SIMLOG:: dcache_req_count           0

SIMLOG:: dcache_hit_count           0

