// Seed: 3461892529
module module_0;
  tri0 id_2;
  always_ff id_1 = 1;
  module_2 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_2,
      id_2,
      id_1,
      id_2
  );
  assign id_1.id_2 = id_2;
endmodule
module module_1 (
    output uwire id_0,
    input supply0 id_1,
    input wor id_2,
    id_7,
    output supply0 id_3,
    input tri id_4,
    input supply1 id_5
);
  module_0 modCall_1 ();
  assign modCall_1.type_3 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1 = -1;
  assign module_0.id_1 = 0;
endmodule
