module top_module (
    input clk,
    input reset,
    output OneHertz,
    output [2:0] c_enable
); //

wire [3:0] Q1;
wire [3:0] Q2;
wire [3:0] Q3;

bcdcount counter_1 (clk, reset, c_enable[0], Q1 );
bcdcount counter_2 (clk, reset, c_enable[1], Q2 );
bcdcount counter_3 (clk, reset, c_enable[2], Q3 );

assign c_enable[0] = 1; 
assign c_enable[1] = (Q1 == 9)? 1 : 0;
assign c_enable[2] = ((Q2 == 9)&&(Q1 == 9))? 1 : 0;

assign OneHertz = ((Q3 == 9)&&(Q2 == 9)&&(Q1 == 9))? 1 : 0;

endmodule