PPA Report for Hierarchical_AND.v (Module: Hierarchical_AND)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 3
FF Count: 8
IO Count: 10
Cell Count: 37

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 1142.86 MHz
Reg-to-Reg Critical Path Delay: 0.738 ns

POWER METRICS:
-------------
Total Power Consumption: 0.452 W
