// Seed: 1542630095
module module_0 (
    output wire id_0,
    input supply1 id_1,
    input wire id_2,
    input tri1 id_3,
    input supply1 id_4
);
  tri1 id_6;
  assign id_0 = 1;
  wire id_7;
  always #1;
  wire id_8;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    output uwire id_0,
    output tri id_1,
    input wire id_2,
    output supply1 id_3,
    input uwire id_4,
    input supply0 id_5,
    input supply1 id_6,
    input tri id_7,
    output tri0 id_8
    , id_14,
    input tri1 id_9,
    input tri0 id_10,
    input tri0 id_11,
    output supply1 id_12
);
  assign id_3 = id_14;
  module_0 modCall_1 (
      id_8,
      id_10,
      id_6,
      id_9,
      id_5
  );
  assign id_0 = 1'h0;
endmodule
