#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x26a9140 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2678320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x267fa90 .functor NOT 1, L_0x26d4950, C4<0>, C4<0>, C4<0>;
L_0x26d4730 .functor XOR 2, L_0x26d45d0, L_0x26d4690, C4<00>, C4<00>;
L_0x26d4840 .functor XOR 2, L_0x26d4730, L_0x26d47a0, C4<00>, C4<00>;
v0x26d1300_0 .net *"_ivl_10", 1 0, L_0x26d47a0;  1 drivers
v0x26d1400_0 .net *"_ivl_12", 1 0, L_0x26d4840;  1 drivers
v0x26d14e0_0 .net *"_ivl_2", 1 0, L_0x26d4530;  1 drivers
v0x26d15a0_0 .net *"_ivl_4", 1 0, L_0x26d45d0;  1 drivers
v0x26d1680_0 .net *"_ivl_6", 1 0, L_0x26d4690;  1 drivers
v0x26d17b0_0 .net *"_ivl_8", 1 0, L_0x26d4730;  1 drivers
v0x26d1890_0 .net "a", 0 0, v0x26cf4e0_0;  1 drivers
v0x26d1930_0 .net "b", 0 0, v0x26cf580_0;  1 drivers
v0x26d19d0_0 .net "c", 0 0, v0x26cf620_0;  1 drivers
v0x26d1a70_0 .var "clk", 0 0;
v0x26d1b10_0 .net "d", 0 0, v0x26cf760_0;  1 drivers
v0x26d1bb0_0 .net "out_pos_dut", 0 0, L_0x26d43a0;  1 drivers
v0x26d1c50_0 .net "out_pos_ref", 0 0, L_0x26d3290;  1 drivers
v0x26d1cf0_0 .net "out_sop_dut", 0 0, L_0x26d3b00;  1 drivers
v0x26d1d90_0 .net "out_sop_ref", 0 0, L_0x26aa650;  1 drivers
v0x26d1e30_0 .var/2u "stats1", 223 0;
v0x26d1ed0_0 .var/2u "strobe", 0 0;
v0x26d2080_0 .net "tb_match", 0 0, L_0x26d4950;  1 drivers
v0x26d2150_0 .net "tb_mismatch", 0 0, L_0x267fa90;  1 drivers
v0x26d21f0_0 .net "wavedrom_enable", 0 0, v0x26cfa30_0;  1 drivers
v0x26d22c0_0 .net "wavedrom_title", 511 0, v0x26cfad0_0;  1 drivers
L_0x26d4530 .concat [ 1 1 0 0], L_0x26d3290, L_0x26aa650;
L_0x26d45d0 .concat [ 1 1 0 0], L_0x26d3290, L_0x26aa650;
L_0x26d4690 .concat [ 1 1 0 0], L_0x26d43a0, L_0x26d3b00;
L_0x26d47a0 .concat [ 1 1 0 0], L_0x26d3290, L_0x26aa650;
L_0x26d4950 .cmp/eeq 2, L_0x26d4530, L_0x26d4840;
S_0x267c7c0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x2678320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x267fe70 .functor AND 1, v0x26cf620_0, v0x26cf760_0, C4<1>, C4<1>;
L_0x2680250 .functor NOT 1, v0x26cf4e0_0, C4<0>, C4<0>, C4<0>;
L_0x2680630 .functor NOT 1, v0x26cf580_0, C4<0>, C4<0>, C4<0>;
L_0x26808b0 .functor AND 1, L_0x2680250, L_0x2680630, C4<1>, C4<1>;
L_0x26977b0 .functor AND 1, L_0x26808b0, v0x26cf620_0, C4<1>, C4<1>;
L_0x26aa650 .functor OR 1, L_0x267fe70, L_0x26977b0, C4<0>, C4<0>;
L_0x26d2710 .functor NOT 1, v0x26cf580_0, C4<0>, C4<0>, C4<0>;
L_0x26d2780 .functor OR 1, L_0x26d2710, v0x26cf760_0, C4<0>, C4<0>;
L_0x26d2890 .functor AND 1, v0x26cf620_0, L_0x26d2780, C4<1>, C4<1>;
L_0x26d2950 .functor NOT 1, v0x26cf4e0_0, C4<0>, C4<0>, C4<0>;
L_0x26d2a20 .functor OR 1, L_0x26d2950, v0x26cf580_0, C4<0>, C4<0>;
L_0x26d2a90 .functor AND 1, L_0x26d2890, L_0x26d2a20, C4<1>, C4<1>;
L_0x26d2c10 .functor NOT 1, v0x26cf580_0, C4<0>, C4<0>, C4<0>;
L_0x26d2c80 .functor OR 1, L_0x26d2c10, v0x26cf760_0, C4<0>, C4<0>;
L_0x26d2ba0 .functor AND 1, v0x26cf620_0, L_0x26d2c80, C4<1>, C4<1>;
L_0x26d2e10 .functor NOT 1, v0x26cf4e0_0, C4<0>, C4<0>, C4<0>;
L_0x26d2f10 .functor OR 1, L_0x26d2e10, v0x26cf760_0, C4<0>, C4<0>;
L_0x26d2fd0 .functor AND 1, L_0x26d2ba0, L_0x26d2f10, C4<1>, C4<1>;
L_0x26d3180 .functor XNOR 1, L_0x26d2a90, L_0x26d2fd0, C4<0>, C4<0>;
v0x267f3c0_0 .net *"_ivl_0", 0 0, L_0x267fe70;  1 drivers
v0x267f7c0_0 .net *"_ivl_12", 0 0, L_0x26d2710;  1 drivers
v0x267fba0_0 .net *"_ivl_14", 0 0, L_0x26d2780;  1 drivers
v0x267ff80_0 .net *"_ivl_16", 0 0, L_0x26d2890;  1 drivers
v0x2680360_0 .net *"_ivl_18", 0 0, L_0x26d2950;  1 drivers
v0x2680740_0 .net *"_ivl_2", 0 0, L_0x2680250;  1 drivers
v0x26809c0_0 .net *"_ivl_20", 0 0, L_0x26d2a20;  1 drivers
v0x26cda50_0 .net *"_ivl_24", 0 0, L_0x26d2c10;  1 drivers
v0x26cdb30_0 .net *"_ivl_26", 0 0, L_0x26d2c80;  1 drivers
v0x26cdc10_0 .net *"_ivl_28", 0 0, L_0x26d2ba0;  1 drivers
v0x26cdcf0_0 .net *"_ivl_30", 0 0, L_0x26d2e10;  1 drivers
v0x26cddd0_0 .net *"_ivl_32", 0 0, L_0x26d2f10;  1 drivers
v0x26cdeb0_0 .net *"_ivl_36", 0 0, L_0x26d3180;  1 drivers
L_0x7ff704320018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x26cdf70_0 .net *"_ivl_38", 0 0, L_0x7ff704320018;  1 drivers
v0x26ce050_0 .net *"_ivl_4", 0 0, L_0x2680630;  1 drivers
v0x26ce130_0 .net *"_ivl_6", 0 0, L_0x26808b0;  1 drivers
v0x26ce210_0 .net *"_ivl_8", 0 0, L_0x26977b0;  1 drivers
v0x26ce2f0_0 .net "a", 0 0, v0x26cf4e0_0;  alias, 1 drivers
v0x26ce3b0_0 .net "b", 0 0, v0x26cf580_0;  alias, 1 drivers
v0x26ce470_0 .net "c", 0 0, v0x26cf620_0;  alias, 1 drivers
v0x26ce530_0 .net "d", 0 0, v0x26cf760_0;  alias, 1 drivers
v0x26ce5f0_0 .net "out_pos", 0 0, L_0x26d3290;  alias, 1 drivers
v0x26ce6b0_0 .net "out_sop", 0 0, L_0x26aa650;  alias, 1 drivers
v0x26ce770_0 .net "pos0", 0 0, L_0x26d2a90;  1 drivers
v0x26ce830_0 .net "pos1", 0 0, L_0x26d2fd0;  1 drivers
L_0x26d3290 .functor MUXZ 1, L_0x7ff704320018, L_0x26d2a90, L_0x26d3180, C4<>;
S_0x26ce9b0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x2678320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x26cf4e0_0 .var "a", 0 0;
v0x26cf580_0 .var "b", 0 0;
v0x26cf620_0 .var "c", 0 0;
v0x26cf6c0_0 .net "clk", 0 0, v0x26d1a70_0;  1 drivers
v0x26cf760_0 .var "d", 0 0;
v0x26cf850_0 .var/2u "fail", 0 0;
v0x26cf8f0_0 .var/2u "fail1", 0 0;
v0x26cf990_0 .net "tb_match", 0 0, L_0x26d4950;  alias, 1 drivers
v0x26cfa30_0 .var "wavedrom_enable", 0 0;
v0x26cfad0_0 .var "wavedrom_title", 511 0;
E_0x268b150/0 .event negedge, v0x26cf6c0_0;
E_0x268b150/1 .event posedge, v0x26cf6c0_0;
E_0x268b150 .event/or E_0x268b150/0, E_0x268b150/1;
S_0x26cece0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x26ce9b0;
 .timescale -12 -12;
v0x26cef20_0 .var/2s "i", 31 0;
E_0x268aff0 .event posedge, v0x26cf6c0_0;
S_0x26cf020 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x26ce9b0;
 .timescale -12 -12;
v0x26cf220_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x26cf300 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x26ce9b0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x26cfcb0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x2678320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x26d3440 .functor AND 1, v0x26cf620_0, v0x26cf760_0, C4<1>, C4<1>;
L_0x26d36f0 .functor NOT 1, v0x26cf4e0_0, C4<0>, C4<0>, C4<0>;
L_0x26d3780 .functor NOT 1, v0x26cf580_0, C4<0>, C4<0>, C4<0>;
L_0x26d3900 .functor AND 1, L_0x26d36f0, L_0x26d3780, C4<1>, C4<1>;
L_0x26d3a40 .functor AND 1, L_0x26d3900, v0x26cf620_0, C4<1>, C4<1>;
L_0x26d3b00 .functor OR 1, L_0x26d3440, L_0x26d3a40, C4<0>, C4<0>;
L_0x26d3ca0 .functor NOT 1, v0x26cf580_0, C4<0>, C4<0>, C4<0>;
L_0x26d3d10 .functor OR 1, L_0x26d3ca0, v0x26cf760_0, C4<0>, C4<0>;
L_0x26d3e20 .functor AND 1, v0x26cf620_0, L_0x26d3d10, C4<1>, C4<1>;
L_0x26d3ee0 .functor NOT 1, v0x26cf4e0_0, C4<0>, C4<0>, C4<0>;
L_0x26d40c0 .functor OR 1, L_0x26d3ee0, v0x26cf760_0, C4<0>, C4<0>;
L_0x26d4130 .functor AND 1, v0x26cf620_0, L_0x26d40c0, C4<1>, C4<1>;
v0x26cfe70_0 .net *"_ivl_12", 0 0, L_0x26d3ca0;  1 drivers
v0x26cff50_0 .net *"_ivl_14", 0 0, L_0x26d3d10;  1 drivers
v0x26d0030_0 .net *"_ivl_18", 0 0, L_0x26d3ee0;  1 drivers
v0x26d0120_0 .net *"_ivl_2", 0 0, L_0x26d36f0;  1 drivers
v0x26d0200_0 .net *"_ivl_20", 0 0, L_0x26d40c0;  1 drivers
v0x26d0330_0 .net *"_ivl_24", 0 0, L_0x26d4260;  1 drivers
L_0x7ff704320060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x26d03f0_0 .net *"_ivl_26", 0 0, L_0x7ff704320060;  1 drivers
v0x26d04d0_0 .net *"_ivl_4", 0 0, L_0x26d3780;  1 drivers
v0x26d05b0_0 .net *"_ivl_6", 0 0, L_0x26d3900;  1 drivers
v0x26d0720_0 .net "a", 0 0, v0x26cf4e0_0;  alias, 1 drivers
v0x26d07c0_0 .net "b", 0 0, v0x26cf580_0;  alias, 1 drivers
v0x26d08b0_0 .net "c", 0 0, v0x26cf620_0;  alias, 1 drivers
v0x26d09a0_0 .net "d", 0 0, v0x26cf760_0;  alias, 1 drivers
v0x26d0a90_0 .net "out_pos", 0 0, L_0x26d43a0;  alias, 1 drivers
v0x26d0b50_0 .net "out_sop", 0 0, L_0x26d3b00;  alias, 1 drivers
v0x26d0c10_0 .net "pos0", 0 0, L_0x26d3e20;  1 drivers
v0x26d0cd0_0 .net "pos1", 0 0, L_0x26d4130;  1 drivers
v0x26d0ea0_0 .net "sop1", 0 0, L_0x26d3440;  1 drivers
v0x26d0f60_0 .net "sop2", 0 0, L_0x26d3a40;  1 drivers
L_0x26d4260 .cmp/eeq 1, L_0x26d3e20, L_0x26d4130;
L_0x26d43a0 .functor MUXZ 1, L_0x7ff704320060, L_0x26d3e20, L_0x26d4260, C4<>;
S_0x26d10e0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x2678320;
 .timescale -12 -12;
E_0x26749f0 .event anyedge, v0x26d1ed0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x26d1ed0_0;
    %nor/r;
    %assign/vec4 v0x26d1ed0_0, 0;
    %wait E_0x26749f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x26ce9b0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26cf850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26cf8f0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x26ce9b0;
T_4 ;
    %wait E_0x268b150;
    %load/vec4 v0x26cf990_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26cf850_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x26ce9b0;
T_5 ;
    %wait E_0x268aff0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x26cf760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26cf620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26cf580_0, 0;
    %assign/vec4 v0x26cf4e0_0, 0;
    %wait E_0x268aff0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x26cf760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26cf620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26cf580_0, 0;
    %assign/vec4 v0x26cf4e0_0, 0;
    %wait E_0x268aff0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x26cf760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26cf620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26cf580_0, 0;
    %assign/vec4 v0x26cf4e0_0, 0;
    %wait E_0x268aff0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x26cf760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26cf620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26cf580_0, 0;
    %assign/vec4 v0x26cf4e0_0, 0;
    %wait E_0x268aff0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x26cf760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26cf620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26cf580_0, 0;
    %assign/vec4 v0x26cf4e0_0, 0;
    %wait E_0x268aff0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x26cf760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26cf620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26cf580_0, 0;
    %assign/vec4 v0x26cf4e0_0, 0;
    %wait E_0x268aff0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x26cf760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26cf620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26cf580_0, 0;
    %assign/vec4 v0x26cf4e0_0, 0;
    %wait E_0x268aff0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x26cf760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26cf620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26cf580_0, 0;
    %assign/vec4 v0x26cf4e0_0, 0;
    %wait E_0x268aff0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x26cf760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26cf620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26cf580_0, 0;
    %assign/vec4 v0x26cf4e0_0, 0;
    %wait E_0x268aff0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x26cf760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26cf620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26cf580_0, 0;
    %assign/vec4 v0x26cf4e0_0, 0;
    %wait E_0x268aff0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x26cf760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26cf620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26cf580_0, 0;
    %assign/vec4 v0x26cf4e0_0, 0;
    %wait E_0x268aff0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x26cf760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26cf620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26cf580_0, 0;
    %assign/vec4 v0x26cf4e0_0, 0;
    %wait E_0x268aff0;
    %load/vec4 v0x26cf850_0;
    %store/vec4 v0x26cf8f0_0, 0, 1;
    %fork t_1, S_0x26cece0;
    %jmp t_0;
    .scope S_0x26cece0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x26cef20_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x26cef20_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x268aff0;
    %load/vec4 v0x26cef20_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x26cf760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26cf620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26cf580_0, 0;
    %assign/vec4 v0x26cf4e0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x26cef20_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x26cef20_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x26ce9b0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x268b150;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x26cf760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26cf620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26cf580_0, 0;
    %assign/vec4 v0x26cf4e0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x26cf850_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x26cf8f0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x2678320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26d1a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26d1ed0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x2678320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x26d1a70_0;
    %inv;
    %store/vec4 v0x26d1a70_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x2678320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x26cf6c0_0, v0x26d2150_0, v0x26d1890_0, v0x26d1930_0, v0x26d19d0_0, v0x26d1b10_0, v0x26d1d90_0, v0x26d1cf0_0, v0x26d1c50_0, v0x26d1bb0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x2678320;
T_9 ;
    %load/vec4 v0x26d1e30_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x26d1e30_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x26d1e30_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x26d1e30_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x26d1e30_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x26d1e30_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x26d1e30_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x26d1e30_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x26d1e30_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x26d1e30_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x2678320;
T_10 ;
    %wait E_0x268b150;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x26d1e30_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26d1e30_0, 4, 32;
    %load/vec4 v0x26d2080_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x26d1e30_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26d1e30_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x26d1e30_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26d1e30_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x26d1d90_0;
    %load/vec4 v0x26d1d90_0;
    %load/vec4 v0x26d1cf0_0;
    %xor;
    %load/vec4 v0x26d1d90_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x26d1e30_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26d1e30_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x26d1e30_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26d1e30_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x26d1c50_0;
    %load/vec4 v0x26d1c50_0;
    %load/vec4 v0x26d1bb0_0;
    %xor;
    %load/vec4 v0x26d1c50_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x26d1e30_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26d1e30_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x26d1e30_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26d1e30_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can25_depth0/machine/ece241_2013_q2/iter0/response11/top_module.sv";
