verilog xil_defaultlib --include "/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" --include "../../../../Embedded.gen/sources_1/bd/mainBlockDesign/ipshared/ec67/hdl" --include "../../../../Embedded.gen/sources_1/bd/mainBlockDesign/ipshared/abef/hdl" \
"../../../bd/mainBlockDesign/ip/mainBlockDesign_zynq_ultra_ps_e_0_0/sim/mainBlockDesign_zynq_ultra_ps_e_0_0_vip_wrapper.v" \
"../../../bd/mainBlockDesign/ipshared/0976/hdl/sum_register_v1_0_S00_AXI.v" \
"../../../bd/mainBlockDesign/ipshared/0976/hdl/sum_register_v1_0.v" \
"../../../bd/mainBlockDesign/ip/mainBlockDesign_sum_register_0_0/sim/mainBlockDesign_sum_register_0_0.v" \
"../../../bd/mainBlockDesign/ip/mainBlockDesign_auto_ds_0/sim/mainBlockDesign_auto_ds_0.v" \
"../../../bd/mainBlockDesign/ip/mainBlockDesign_auto_pc_0/sim/mainBlockDesign_auto_pc_0.v" \
"../../../bd/mainBlockDesign/sim/mainBlockDesign.v" \

verilog xil_defaultlib "glbl.v"

nosort
