// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2024.2.1 (lin64) Build 5266912 Sun Dec 15 09:03:31 MST 2024
// Date        : Sun Feb  9 09:14:26 2025
// Host        : work5.itiv.kit.edu running 64-bit Rocky Linux 9.5 (Blue Onyx)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ vitis_design_dpa_trace_s2mm_0_sim_netlist.v
// Design      : vitis_design_dpa_trace_s2mm_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xcvc1902-vsva2197-2MP-e-S
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "vitis_design_dpa_trace_s2mm_0,vitis_design_dpa_trace_s2mm_0_trace_s2mm,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "vitis_design_dpa_trace_s2mm_0_trace_s2mm,Vivado 2024.2.1" *) 
(* hls_module = "yes" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (s_axi_control_AWADDR,
    s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_BRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_ARADDR,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt,
    s_axis_TVALID,
    s_axis_TKEEP,
    s_axis_TLAST,
    s_axis_TREADY,
    s_axis_TSTRB,
    s_axis_TDATA,
    m_axi_gmem_AWVALID,
    m_axi_gmem_AWREADY,
    m_axi_gmem_AWADDR,
    m_axi_gmem_AWLEN,
    m_axi_gmem_AWSIZE,
    m_axi_gmem_AWBURST,
    m_axi_gmem_AWLOCK,
    m_axi_gmem_AWCACHE,
    m_axi_gmem_AWPROT,
    m_axi_gmem_AWQOS,
    m_axi_gmem_AWREGION,
    m_axi_gmem_WVALID,
    m_axi_gmem_WREADY,
    m_axi_gmem_WDATA,
    m_axi_gmem_WSTRB,
    m_axi_gmem_WLAST,
    m_axi_gmem_ARVALID,
    m_axi_gmem_ARREADY,
    m_axi_gmem_ARADDR,
    m_axi_gmem_ARLEN,
    m_axi_gmem_ARSIZE,
    m_axi_gmem_ARBURST,
    m_axi_gmem_ARLOCK,
    m_axi_gmem_ARCACHE,
    m_axi_gmem_ARPROT,
    m_axi_gmem_ARQOS,
    m_axi_gmem_ARREGION,
    m_axi_gmem_RVALID,
    m_axi_gmem_RREADY,
    m_axi_gmem_RDATA,
    m_axi_gmem_RLAST,
    m_axi_gmem_RRESP,
    m_axi_gmem_BVALID,
    m_axi_gmem_BREADY,
    m_axi_gmem_BRESP);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWADDR" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_control, ADDR_WIDTH 7, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 127999999, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN vitis_design_clk_wiz_0_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input [6:0]s_axi_control_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWVALID" *) input s_axi_control_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWREADY" *) output s_axi_control_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WDATA" *) input [31:0]s_axi_control_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WSTRB" *) input [3:0]s_axi_control_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WVALID" *) input s_axi_control_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WREADY" *) output s_axi_control_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BRESP" *) output [1:0]s_axi_control_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BVALID" *) output s_axi_control_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BREADY" *) input s_axi_control_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARADDR" *) input [6:0]s_axi_control_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARVALID" *) input s_axi_control_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARREADY" *) output s_axi_control_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RDATA" *) output [31:0]s_axi_control_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RRESP" *) output [1:0]s_axi_control_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RVALID" *) output s_axi_control_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RREADY" *) input s_axi_control_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_RESET ap_rst_n, ASSOCIATED_BUSIF s_axis:s_axi_control:m_axi_gmem, FREQ_HZ 127999999, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN vitis_design_clk_wiz_0_clk_out1, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis TVALID" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axis, TDATA_NUM_BYTES 8, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 127999999, PHASE 0.0, CLK_DOMAIN vitis_design_clk_wiz_0_clk_out1, LAYERED_METADATA undef, INSERT_VIP 0" *) input s_axis_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis TKEEP" *) input [7:0]s_axis_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis TLAST" *) input s_axis_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis TREADY" *) output s_axis_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis TSTRB" *) input [7:0]s_axis_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis TDATA" *) input [63:0]s_axis_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWVALID" *) (* X_INTERFACE_MODE = "master" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axi_gmem, DATA_WIDTH 64, PROTOCOL AXI4, FREQ_HZ 127999999, ID_WIDTH 0, ADDR_WIDTH 64, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 64, NUM_WRITE_OUTSTANDING 64, MAX_BURST_LENGTH 256, PHASE 0.0, CLK_DOMAIN vitis_design_clk_wiz_0_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output m_axi_gmem_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWREADY" *) input m_axi_gmem_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWADDR" *) output [63:0]m_axi_gmem_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWLEN" *) output [7:0]m_axi_gmem_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWSIZE" *) output [2:0]m_axi_gmem_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWBURST" *) output [1:0]m_axi_gmem_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWLOCK" *) output [1:0]m_axi_gmem_AWLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWCACHE" *) output [3:0]m_axi_gmem_AWCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWPROT" *) output [2:0]m_axi_gmem_AWPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWQOS" *) output [3:0]m_axi_gmem_AWQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWREGION" *) output [3:0]m_axi_gmem_AWREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WVALID" *) output m_axi_gmem_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WREADY" *) input m_axi_gmem_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WDATA" *) output [63:0]m_axi_gmem_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WSTRB" *) output [7:0]m_axi_gmem_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WLAST" *) output m_axi_gmem_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARVALID" *) output m_axi_gmem_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARREADY" *) input m_axi_gmem_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARADDR" *) output [63:0]m_axi_gmem_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARLEN" *) output [7:0]m_axi_gmem_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARSIZE" *) output [2:0]m_axi_gmem_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARBURST" *) output [1:0]m_axi_gmem_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARLOCK" *) output [1:0]m_axi_gmem_ARLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARCACHE" *) output [3:0]m_axi_gmem_ARCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARPROT" *) output [2:0]m_axi_gmem_ARPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARQOS" *) output [3:0]m_axi_gmem_ARQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARREGION" *) output [3:0]m_axi_gmem_ARREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RVALID" *) input m_axi_gmem_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RREADY" *) output m_axi_gmem_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RDATA" *) input [63:0]m_axi_gmem_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RLAST" *) input m_axi_gmem_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RRESP" *) input [1:0]m_axi_gmem_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem BVALID" *) input m_axi_gmem_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem BREADY" *) output m_axi_gmem_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem BRESP" *) input [1:0]m_axi_gmem_BRESP;

  wire \<const0> ;
  wire \<const1> ;
  wire ap_clk;
  wire ap_rst_n;
  wire interrupt;
  wire [63:3]\^m_axi_gmem_AWADDR ;
  wire [5:0]\^m_axi_gmem_AWLEN ;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_BREADY;
  wire m_axi_gmem_BVALID;
  wire [63:0]m_axi_gmem_WDATA;
  wire m_axi_gmem_WLAST;
  wire m_axi_gmem_WREADY;
  wire [7:0]m_axi_gmem_WSTRB;
  wire m_axi_gmem_WVALID;
  wire [6:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [6:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [63:0]s_axis_TDATA;
  wire s_axis_TREADY;
  wire s_axis_TVALID;

  assign m_axi_gmem_ARADDR[63] = \<const0> ;
  assign m_axi_gmem_ARADDR[62] = \<const0> ;
  assign m_axi_gmem_ARADDR[61] = \<const0> ;
  assign m_axi_gmem_ARADDR[60] = \<const0> ;
  assign m_axi_gmem_ARADDR[59] = \<const0> ;
  assign m_axi_gmem_ARADDR[58] = \<const0> ;
  assign m_axi_gmem_ARADDR[57] = \<const0> ;
  assign m_axi_gmem_ARADDR[56] = \<const0> ;
  assign m_axi_gmem_ARADDR[55] = \<const0> ;
  assign m_axi_gmem_ARADDR[54] = \<const0> ;
  assign m_axi_gmem_ARADDR[53] = \<const0> ;
  assign m_axi_gmem_ARADDR[52] = \<const0> ;
  assign m_axi_gmem_ARADDR[51] = \<const0> ;
  assign m_axi_gmem_ARADDR[50] = \<const0> ;
  assign m_axi_gmem_ARADDR[49] = \<const0> ;
  assign m_axi_gmem_ARADDR[48] = \<const0> ;
  assign m_axi_gmem_ARADDR[47] = \<const0> ;
  assign m_axi_gmem_ARADDR[46] = \<const0> ;
  assign m_axi_gmem_ARADDR[45] = \<const0> ;
  assign m_axi_gmem_ARADDR[44] = \<const0> ;
  assign m_axi_gmem_ARADDR[43] = \<const0> ;
  assign m_axi_gmem_ARADDR[42] = \<const0> ;
  assign m_axi_gmem_ARADDR[41] = \<const0> ;
  assign m_axi_gmem_ARADDR[40] = \<const0> ;
  assign m_axi_gmem_ARADDR[39] = \<const0> ;
  assign m_axi_gmem_ARADDR[38] = \<const0> ;
  assign m_axi_gmem_ARADDR[37] = \<const0> ;
  assign m_axi_gmem_ARADDR[36] = \<const0> ;
  assign m_axi_gmem_ARADDR[35] = \<const0> ;
  assign m_axi_gmem_ARADDR[34] = \<const0> ;
  assign m_axi_gmem_ARADDR[33] = \<const0> ;
  assign m_axi_gmem_ARADDR[32] = \<const0> ;
  assign m_axi_gmem_ARADDR[31] = \<const0> ;
  assign m_axi_gmem_ARADDR[30] = \<const0> ;
  assign m_axi_gmem_ARADDR[29] = \<const0> ;
  assign m_axi_gmem_ARADDR[28] = \<const0> ;
  assign m_axi_gmem_ARADDR[27] = \<const0> ;
  assign m_axi_gmem_ARADDR[26] = \<const0> ;
  assign m_axi_gmem_ARADDR[25] = \<const0> ;
  assign m_axi_gmem_ARADDR[24] = \<const0> ;
  assign m_axi_gmem_ARADDR[23] = \<const0> ;
  assign m_axi_gmem_ARADDR[22] = \<const0> ;
  assign m_axi_gmem_ARADDR[21] = \<const0> ;
  assign m_axi_gmem_ARADDR[20] = \<const0> ;
  assign m_axi_gmem_ARADDR[19] = \<const0> ;
  assign m_axi_gmem_ARADDR[18] = \<const0> ;
  assign m_axi_gmem_ARADDR[17] = \<const0> ;
  assign m_axi_gmem_ARADDR[16] = \<const0> ;
  assign m_axi_gmem_ARADDR[15] = \<const0> ;
  assign m_axi_gmem_ARADDR[14] = \<const0> ;
  assign m_axi_gmem_ARADDR[13] = \<const0> ;
  assign m_axi_gmem_ARADDR[12] = \<const0> ;
  assign m_axi_gmem_ARADDR[11] = \<const0> ;
  assign m_axi_gmem_ARADDR[10] = \<const0> ;
  assign m_axi_gmem_ARADDR[9] = \<const0> ;
  assign m_axi_gmem_ARADDR[8] = \<const0> ;
  assign m_axi_gmem_ARADDR[7] = \<const0> ;
  assign m_axi_gmem_ARADDR[6] = \<const0> ;
  assign m_axi_gmem_ARADDR[5] = \<const0> ;
  assign m_axi_gmem_ARADDR[4] = \<const0> ;
  assign m_axi_gmem_ARADDR[3] = \<const0> ;
  assign m_axi_gmem_ARADDR[2] = \<const0> ;
  assign m_axi_gmem_ARADDR[1] = \<const0> ;
  assign m_axi_gmem_ARADDR[0] = \<const0> ;
  assign m_axi_gmem_ARBURST[1] = \<const0> ;
  assign m_axi_gmem_ARBURST[0] = \<const0> ;
  assign m_axi_gmem_ARCACHE[3] = \<const0> ;
  assign m_axi_gmem_ARCACHE[2] = \<const0> ;
  assign m_axi_gmem_ARCACHE[1] = \<const0> ;
  assign m_axi_gmem_ARCACHE[0] = \<const0> ;
  assign m_axi_gmem_ARLEN[7] = \<const0> ;
  assign m_axi_gmem_ARLEN[6] = \<const0> ;
  assign m_axi_gmem_ARLEN[5] = \<const0> ;
  assign m_axi_gmem_ARLEN[4] = \<const0> ;
  assign m_axi_gmem_ARLEN[3] = \<const0> ;
  assign m_axi_gmem_ARLEN[2] = \<const0> ;
  assign m_axi_gmem_ARLEN[1] = \<const0> ;
  assign m_axi_gmem_ARLEN[0] = \<const0> ;
  assign m_axi_gmem_ARLOCK[1] = \<const0> ;
  assign m_axi_gmem_ARLOCK[0] = \<const0> ;
  assign m_axi_gmem_ARPROT[2] = \<const0> ;
  assign m_axi_gmem_ARPROT[1] = \<const0> ;
  assign m_axi_gmem_ARPROT[0] = \<const0> ;
  assign m_axi_gmem_ARQOS[3] = \<const0> ;
  assign m_axi_gmem_ARQOS[2] = \<const0> ;
  assign m_axi_gmem_ARQOS[1] = \<const0> ;
  assign m_axi_gmem_ARQOS[0] = \<const0> ;
  assign m_axi_gmem_ARREGION[3] = \<const0> ;
  assign m_axi_gmem_ARREGION[2] = \<const0> ;
  assign m_axi_gmem_ARREGION[1] = \<const0> ;
  assign m_axi_gmem_ARREGION[0] = \<const0> ;
  assign m_axi_gmem_ARSIZE[2] = \<const0> ;
  assign m_axi_gmem_ARSIZE[1] = \<const0> ;
  assign m_axi_gmem_ARSIZE[0] = \<const0> ;
  assign m_axi_gmem_ARVALID = \<const0> ;
  assign m_axi_gmem_AWADDR[63:3] = \^m_axi_gmem_AWADDR [63:3];
  assign m_axi_gmem_AWADDR[2] = \<const0> ;
  assign m_axi_gmem_AWADDR[1] = \<const0> ;
  assign m_axi_gmem_AWADDR[0] = \<const0> ;
  assign m_axi_gmem_AWBURST[1] = \<const0> ;
  assign m_axi_gmem_AWBURST[0] = \<const1> ;
  assign m_axi_gmem_AWCACHE[3] = \<const0> ;
  assign m_axi_gmem_AWCACHE[2] = \<const0> ;
  assign m_axi_gmem_AWCACHE[1] = \<const1> ;
  assign m_axi_gmem_AWCACHE[0] = \<const1> ;
  assign m_axi_gmem_AWLEN[7] = \<const0> ;
  assign m_axi_gmem_AWLEN[6] = \<const0> ;
  assign m_axi_gmem_AWLEN[5:0] = \^m_axi_gmem_AWLEN [5:0];
  assign m_axi_gmem_AWLOCK[1] = \<const0> ;
  assign m_axi_gmem_AWLOCK[0] = \<const0> ;
  assign m_axi_gmem_AWPROT[2] = \<const0> ;
  assign m_axi_gmem_AWPROT[1] = \<const0> ;
  assign m_axi_gmem_AWPROT[0] = \<const0> ;
  assign m_axi_gmem_AWQOS[3] = \<const0> ;
  assign m_axi_gmem_AWQOS[2] = \<const0> ;
  assign m_axi_gmem_AWQOS[1] = \<const0> ;
  assign m_axi_gmem_AWQOS[0] = \<const0> ;
  assign m_axi_gmem_AWREGION[3] = \<const0> ;
  assign m_axi_gmem_AWREGION[2] = \<const0> ;
  assign m_axi_gmem_AWREGION[1] = \<const0> ;
  assign m_axi_gmem_AWREGION[0] = \<const0> ;
  assign m_axi_gmem_AWSIZE[2] = \<const0> ;
  assign m_axi_gmem_AWSIZE[1] = \<const1> ;
  assign m_axi_gmem_AWSIZE[0] = \<const1> ;
  assign m_axi_gmem_RREADY = \<const0> ;
  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vitis_design_dpa_trace_s2mm_0_trace_s2mm inst
       (.\FSM_onehot_rstate_reg[1] (s_axi_control_ARREADY),
        .\FSM_onehot_wstate_reg[1] (s_axi_control_AWREADY),
        .\FSM_onehot_wstate_reg[2] (s_axi_control_WREADY),
        .ack_in_t_reg(s_axis_TREADY),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .interrupt(interrupt),
        .m_axi_gmem_AWADDR(\^m_axi_gmem_AWADDR ),
        .m_axi_gmem_AWLEN(\^m_axi_gmem_AWLEN ),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .m_axi_gmem_WDATA(m_axi_gmem_WDATA),
        .m_axi_gmem_WLAST(m_axi_gmem_WLAST),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WSTRB(m_axi_gmem_WSTRB),
        .m_axi_gmem_WVALID(m_axi_gmem_WVALID),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR[6:2]),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .s_axis_TDATA(s_axis_TDATA),
        .s_axis_TVALID(s_axis_TVALID),
        .s_ready_t_reg(m_axi_gmem_BREADY));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vitis_design_dpa_trace_s2mm_0_control_s_axi
   (int_ap_idle_reg_0,
    interrupt,
    auto_restart_status_reg_0,
    circular,
    \FSM_onehot_rstate_reg[1]_0 ,
    s_axi_control_RVALID,
    \FSM_onehot_wstate_reg[1]_0 ,
    s_axi_control_BVALID,
    \FSM_onehot_wstate_reg[2]_0 ,
    if_din,
    in,
    ap_start,
    \icmp_ln31_reg_313_reg[0] ,
    \ap_CS_fsm_reg[0] ,
    ap_rst_n_inv_reg,
    ap_done_reg1,
    icmp_ln31_1_fu_171_p2,
    sel,
    int_ap_start_reg_0,
    ap_sync_reg_read_stream_U0_ap_ready,
    s_axi_control_RDATA,
    ap_rst_n_inv,
    ap_clk,
    ap_idle,
    s_axi_control_ARADDR,
    s_axi_control_ARVALID,
    s_axi_control_RREADY,
    s_axi_control_AWVALID,
    s_axi_control_BREADY,
    s_axi_control_WVALID,
    s_axi_control_WSTRB,
    s_axi_control_WDATA,
    task_ap_done,
    ap_sync_ready,
    grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0,
    ap_enable_reg_pp0_iter1_reg,
    icmp_ln31_reg_313,
    \int_written_reg[63]_0 ,
    ap_ready_int,
    ap_sync_reg_write_memory_U0_ap_start,
    s_axi_control_AWADDR,
    ap_sync_done,
    D);
  output [0:0]int_ap_idle_reg_0;
  output interrupt;
  output auto_restart_status_reg_0;
  output [63:0]circular;
  output \FSM_onehot_rstate_reg[1]_0 ;
  output s_axi_control_RVALID;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output s_axi_control_BVALID;
  output \FSM_onehot_wstate_reg[2]_0 ;
  output [63:0]if_din;
  output [61:0]in;
  output ap_start;
  output \icmp_ln31_reg_313_reg[0] ;
  output \ap_CS_fsm_reg[0] ;
  output ap_rst_n_inv_reg;
  output ap_done_reg1;
  output icmp_ln31_1_fu_171_p2;
  output sel;
  output int_ap_start_reg_0;
  output ap_sync_reg_read_stream_U0_ap_ready;
  output [31:0]s_axi_control_RDATA;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_idle;
  input [6:0]s_axi_control_ARADDR;
  input s_axi_control_ARVALID;
  input s_axi_control_RREADY;
  input s_axi_control_AWVALID;
  input s_axi_control_BREADY;
  input s_axi_control_WVALID;
  input [3:0]s_axi_control_WSTRB;
  input [31:0]s_axi_control_WDATA;
  input task_ap_done;
  input ap_sync_ready;
  input grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0;
  input ap_enable_reg_pp0_iter1_reg;
  input icmp_ln31_reg_313;
  input \int_written_reg[63]_0 ;
  input ap_ready_int;
  input ap_sync_reg_write_memory_U0_ap_start;
  input [4:0]s_axi_control_AWADDR;
  input ap_sync_done;
  input [63:0]D;

  wire [63:0]D;
  wire \FSM_onehot_rstate[1]_i_1_n_5 ;
  wire \FSM_onehot_rstate[2]_i_1_n_5 ;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_wstate[1]_i_1_n_5 ;
  wire \FSM_onehot_wstate[2]_i_1_n_5 ;
  wire \FSM_onehot_wstate[3]_i_1_n_5 ;
  wire \FSM_onehot_wstate[3]_i_2_n_5 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_0 ;
  wire \ap_CS_fsm_reg[0] ;
  wire ap_clk;
  wire ap_done_reg1;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_idle;
  wire ap_ready_int;
  wire ap_rst_n_inv;
  wire ap_rst_n_inv_reg;
  wire ap_start;
  wire ap_sync_done;
  wire ap_sync_ready;
  wire ap_sync_reg_read_stream_U0_ap_ready;
  wire ap_sync_reg_write_memory_U0_ap_start;
  wire ar_hs;
  wire auto_restart_status_i_1_n_5;
  wire auto_restart_status_reg_0;
  wire [63:0]circular;
  wire [31:0]data11;
  wire [63:0]flush;
  wire grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0;
  wire icmp_ln31_1_fu_171_p2;
  wire icmp_ln31_reg_313;
  wire \icmp_ln31_reg_313_reg[0] ;
  wire [63:0]if_din;
  wire [61:0]in;
  wire [0:0]int_ap_idle_reg_0;
  wire int_ap_ready__0;
  wire int_ap_ready_i_1_n_5;
  wire int_ap_start_i_1_n_5;
  wire int_ap_start_i_3_n_5;
  wire int_ap_start_i_4_n_5;
  wire int_ap_start_reg_0;
  wire int_auto_restart_i_1_n_5;
  wire \int_circular[31]_i_1_n_5 ;
  wire \int_circular[63]_i_1_n_5 ;
  wire [31:0]int_circular_reg0;
  wire [31:0]int_circular_reg01_out;
  wire \int_count[31]_i_1_n_5 ;
  wire \int_count[63]_i_1_n_5 ;
  wire [31:0]int_count_reg0;
  wire [31:0]int_count_reg08_out;
  wire \int_flush[31]_i_1_n_5 ;
  wire \int_flush[63]_i_1_n_5 ;
  wire [31:0]int_flush_reg0;
  wire [31:0]int_flush_reg05_out;
  wire int_gie_i_1_n_5;
  wire int_gie_reg_n_5;
  wire int_ier10_out;
  wire \int_ier[1]_i_2_n_5 ;
  wire \int_ier_reg_n_5_[0] ;
  wire int_interrupt0;
  wire \int_isr[0]_i_1_n_5 ;
  wire \int_isr[0]_i_2_n_5 ;
  wire \int_isr[1]_i_1_n_5 ;
  wire \int_isr_reg_n_5_[0] ;
  wire \int_isr_reg_n_5_[1] ;
  wire \int_out_r[31]_i_1_n_5 ;
  wire \int_out_r[63]_i_1_n_5 ;
  wire [31:0]int_out_r_reg0;
  wire [31:0]int_out_r_reg03_out;
  wire \int_out_r_reg_n_5_[0] ;
  wire \int_out_r_reg_n_5_[1] ;
  wire int_task_ap_done__0;
  wire int_task_ap_done_i_1_n_5;
  wire int_task_ap_done_i_3_n_5;
  wire int_task_ap_done_i_4_n_5;
  wire \int_written[63]_i_10_n_5 ;
  wire \int_written[63]_i_11_n_5 ;
  wire \int_written[63]_i_12_n_5 ;
  wire \int_written[63]_i_13_n_5 ;
  wire \int_written[63]_i_14_n_5 ;
  wire \int_written[63]_i_15_n_5 ;
  wire \int_written[63]_i_16_n_5 ;
  wire \int_written[63]_i_17_n_5 ;
  wire \int_written[63]_i_18_n_5 ;
  wire \int_written[63]_i_19_n_5 ;
  wire \int_written[63]_i_20_n_5 ;
  wire \int_written[63]_i_21_n_5 ;
  wire \int_written[63]_i_22_n_5 ;
  wire \int_written[63]_i_23_n_5 ;
  wire \int_written[63]_i_3_n_5 ;
  wire \int_written[63]_i_4_n_5 ;
  wire \int_written[63]_i_5_n_5 ;
  wire \int_written[63]_i_6_n_5 ;
  wire \int_written[63]_i_8_n_5 ;
  wire \int_written[63]_i_9_n_5 ;
  wire int_written_ap_vld__0;
  wire int_written_ap_vld_i_1_n_5;
  wire \int_written_reg[63]_0 ;
  wire \int_written_reg_n_5_[0] ;
  wire \int_written_reg_n_5_[10] ;
  wire \int_written_reg_n_5_[11] ;
  wire \int_written_reg_n_5_[12] ;
  wire \int_written_reg_n_5_[13] ;
  wire \int_written_reg_n_5_[14] ;
  wire \int_written_reg_n_5_[15] ;
  wire \int_written_reg_n_5_[16] ;
  wire \int_written_reg_n_5_[17] ;
  wire \int_written_reg_n_5_[18] ;
  wire \int_written_reg_n_5_[19] ;
  wire \int_written_reg_n_5_[1] ;
  wire \int_written_reg_n_5_[20] ;
  wire \int_written_reg_n_5_[21] ;
  wire \int_written_reg_n_5_[22] ;
  wire \int_written_reg_n_5_[23] ;
  wire \int_written_reg_n_5_[24] ;
  wire \int_written_reg_n_5_[25] ;
  wire \int_written_reg_n_5_[26] ;
  wire \int_written_reg_n_5_[27] ;
  wire \int_written_reg_n_5_[28] ;
  wire \int_written_reg_n_5_[29] ;
  wire \int_written_reg_n_5_[2] ;
  wire \int_written_reg_n_5_[30] ;
  wire \int_written_reg_n_5_[31] ;
  wire \int_written_reg_n_5_[3] ;
  wire \int_written_reg_n_5_[4] ;
  wire \int_written_reg_n_5_[5] ;
  wire \int_written_reg_n_5_[6] ;
  wire \int_written_reg_n_5_[7] ;
  wire \int_written_reg_n_5_[8] ;
  wire \int_written_reg_n_5_[9] ;
  wire interrupt;
  wire p_0_in;
  wire [7:7]p_10_in;
  wire \rdata[0]_i_1_n_5 ;
  wire \rdata[0]_i_2_n_5 ;
  wire \rdata[0]_i_3_n_5 ;
  wire \rdata[0]_i_4_n_5 ;
  wire \rdata[0]_i_5_n_5 ;
  wire \rdata[0]_i_6_n_5 ;
  wire \rdata[0]_i_7_n_5 ;
  wire \rdata[10]_i_1_n_5 ;
  wire \rdata[10]_i_2_n_5 ;
  wire \rdata[10]_i_3_n_5 ;
  wire \rdata[10]_i_4_n_5 ;
  wire \rdata[10]_i_5_n_5 ;
  wire \rdata[11]_i_1_n_5 ;
  wire \rdata[11]_i_2_n_5 ;
  wire \rdata[11]_i_3_n_5 ;
  wire \rdata[11]_i_4_n_5 ;
  wire \rdata[11]_i_5_n_5 ;
  wire \rdata[12]_i_1_n_5 ;
  wire \rdata[12]_i_2_n_5 ;
  wire \rdata[12]_i_3_n_5 ;
  wire \rdata[12]_i_4_n_5 ;
  wire \rdata[12]_i_5_n_5 ;
  wire \rdata[13]_i_1_n_5 ;
  wire \rdata[13]_i_2_n_5 ;
  wire \rdata[13]_i_3_n_5 ;
  wire \rdata[13]_i_4_n_5 ;
  wire \rdata[13]_i_5_n_5 ;
  wire \rdata[14]_i_1_n_5 ;
  wire \rdata[14]_i_2_n_5 ;
  wire \rdata[14]_i_3_n_5 ;
  wire \rdata[14]_i_4_n_5 ;
  wire \rdata[14]_i_5_n_5 ;
  wire \rdata[15]_i_1_n_5 ;
  wire \rdata[15]_i_2_n_5 ;
  wire \rdata[15]_i_3_n_5 ;
  wire \rdata[15]_i_4_n_5 ;
  wire \rdata[15]_i_5_n_5 ;
  wire \rdata[16]_i_1_n_5 ;
  wire \rdata[16]_i_2_n_5 ;
  wire \rdata[16]_i_3_n_5 ;
  wire \rdata[16]_i_4_n_5 ;
  wire \rdata[16]_i_5_n_5 ;
  wire \rdata[17]_i_1_n_5 ;
  wire \rdata[17]_i_2_n_5 ;
  wire \rdata[17]_i_3_n_5 ;
  wire \rdata[17]_i_4_n_5 ;
  wire \rdata[17]_i_5_n_5 ;
  wire \rdata[18]_i_1_n_5 ;
  wire \rdata[18]_i_2_n_5 ;
  wire \rdata[18]_i_3_n_5 ;
  wire \rdata[18]_i_4_n_5 ;
  wire \rdata[18]_i_5_n_5 ;
  wire \rdata[19]_i_1_n_5 ;
  wire \rdata[19]_i_2_n_5 ;
  wire \rdata[19]_i_3_n_5 ;
  wire \rdata[19]_i_4_n_5 ;
  wire \rdata[19]_i_5_n_5 ;
  wire \rdata[1]_i_1_n_5 ;
  wire \rdata[1]_i_2_n_5 ;
  wire \rdata[1]_i_3_n_5 ;
  wire \rdata[1]_i_4_n_5 ;
  wire \rdata[1]_i_5_n_5 ;
  wire \rdata[1]_i_6_n_5 ;
  wire \rdata[1]_i_7_n_5 ;
  wire \rdata[20]_i_1_n_5 ;
  wire \rdata[20]_i_2_n_5 ;
  wire \rdata[20]_i_3_n_5 ;
  wire \rdata[20]_i_4_n_5 ;
  wire \rdata[20]_i_5_n_5 ;
  wire \rdata[21]_i_1_n_5 ;
  wire \rdata[21]_i_2_n_5 ;
  wire \rdata[21]_i_3_n_5 ;
  wire \rdata[21]_i_4_n_5 ;
  wire \rdata[21]_i_5_n_5 ;
  wire \rdata[22]_i_1_n_5 ;
  wire \rdata[22]_i_2_n_5 ;
  wire \rdata[22]_i_3_n_5 ;
  wire \rdata[22]_i_4_n_5 ;
  wire \rdata[22]_i_5_n_5 ;
  wire \rdata[23]_i_1_n_5 ;
  wire \rdata[23]_i_2_n_5 ;
  wire \rdata[23]_i_3_n_5 ;
  wire \rdata[23]_i_4_n_5 ;
  wire \rdata[23]_i_5_n_5 ;
  wire \rdata[24]_i_1_n_5 ;
  wire \rdata[24]_i_2_n_5 ;
  wire \rdata[24]_i_3_n_5 ;
  wire \rdata[24]_i_4_n_5 ;
  wire \rdata[24]_i_5_n_5 ;
  wire \rdata[25]_i_1_n_5 ;
  wire \rdata[25]_i_2_n_5 ;
  wire \rdata[25]_i_3_n_5 ;
  wire \rdata[25]_i_4_n_5 ;
  wire \rdata[25]_i_5_n_5 ;
  wire \rdata[26]_i_1_n_5 ;
  wire \rdata[26]_i_2_n_5 ;
  wire \rdata[26]_i_3_n_5 ;
  wire \rdata[26]_i_4_n_5 ;
  wire \rdata[26]_i_5_n_5 ;
  wire \rdata[27]_i_1_n_5 ;
  wire \rdata[27]_i_2_n_5 ;
  wire \rdata[27]_i_3_n_5 ;
  wire \rdata[27]_i_4_n_5 ;
  wire \rdata[27]_i_5_n_5 ;
  wire \rdata[28]_i_1_n_5 ;
  wire \rdata[28]_i_2_n_5 ;
  wire \rdata[28]_i_3_n_5 ;
  wire \rdata[28]_i_4_n_5 ;
  wire \rdata[28]_i_5_n_5 ;
  wire \rdata[29]_i_1_n_5 ;
  wire \rdata[29]_i_2_n_5 ;
  wire \rdata[29]_i_3_n_5 ;
  wire \rdata[29]_i_4_n_5 ;
  wire \rdata[29]_i_5_n_5 ;
  wire \rdata[2]_i_1_n_5 ;
  wire \rdata[2]_i_2_n_5 ;
  wire \rdata[2]_i_3_n_5 ;
  wire \rdata[2]_i_4_n_5 ;
  wire \rdata[2]_i_5_n_5 ;
  wire \rdata[2]_i_6_n_5 ;
  wire \rdata[30]_i_1_n_5 ;
  wire \rdata[30]_i_2_n_5 ;
  wire \rdata[30]_i_3_n_5 ;
  wire \rdata[30]_i_4_n_5 ;
  wire \rdata[30]_i_5_n_5 ;
  wire \rdata[30]_i_6_n_5 ;
  wire \rdata[30]_i_7_n_5 ;
  wire \rdata[30]_i_8_n_5 ;
  wire \rdata[31]_i_1_n_5 ;
  wire \rdata[31]_i_3_n_5 ;
  wire \rdata[31]_i_4_n_5 ;
  wire \rdata[31]_i_5_n_5 ;
  wire \rdata[31]_i_6_n_5 ;
  wire \rdata[31]_i_7_n_5 ;
  wire \rdata[3]_i_1_n_5 ;
  wire \rdata[3]_i_2_n_5 ;
  wire \rdata[3]_i_3_n_5 ;
  wire \rdata[3]_i_4_n_5 ;
  wire \rdata[3]_i_5_n_5 ;
  wire \rdata[3]_i_6_n_5 ;
  wire \rdata[4]_i_1_n_5 ;
  wire \rdata[4]_i_2_n_5 ;
  wire \rdata[4]_i_3_n_5 ;
  wire \rdata[4]_i_4_n_5 ;
  wire \rdata[4]_i_5_n_5 ;
  wire \rdata[5]_i_1_n_5 ;
  wire \rdata[5]_i_2_n_5 ;
  wire \rdata[5]_i_3_n_5 ;
  wire \rdata[5]_i_4_n_5 ;
  wire \rdata[5]_i_5_n_5 ;
  wire \rdata[6]_i_1_n_5 ;
  wire \rdata[6]_i_2_n_5 ;
  wire \rdata[6]_i_3_n_5 ;
  wire \rdata[6]_i_4_n_5 ;
  wire \rdata[6]_i_5_n_5 ;
  wire \rdata[7]_i_1_n_5 ;
  wire \rdata[7]_i_2_n_5 ;
  wire \rdata[7]_i_3_n_5 ;
  wire \rdata[7]_i_4_n_5 ;
  wire \rdata[7]_i_5_n_5 ;
  wire \rdata[7]_i_6_n_5 ;
  wire \rdata[8]_i_1_n_5 ;
  wire \rdata[8]_i_2_n_5 ;
  wire \rdata[8]_i_3_n_5 ;
  wire \rdata[8]_i_4_n_5 ;
  wire \rdata[8]_i_5_n_5 ;
  wire \rdata[9]_i_1_n_5 ;
  wire \rdata[9]_i_2_n_5 ;
  wire \rdata[9]_i_3_n_5 ;
  wire \rdata[9]_i_4_n_5 ;
  wire \rdata[9]_i_5_n_5 ;
  wire \rdata[9]_i_6_n_5 ;
  wire [6:0]s_axi_control_ARADDR;
  wire s_axi_control_ARVALID;
  wire [4:0]s_axi_control_AWADDR;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire sel;
  wire \select_ln28_reg_247_reg[4]_i_10_n_5 ;
  wire \select_ln28_reg_247_reg[4]_i_10_n_6 ;
  wire \select_ln28_reg_247_reg[4]_i_10_n_7 ;
  wire \select_ln28_reg_247_reg[4]_i_10_n_8 ;
  wire \select_ln28_reg_247_reg[4]_i_11_n_5 ;
  wire \select_ln28_reg_247_reg[4]_i_11_n_6 ;
  wire \select_ln28_reg_247_reg[4]_i_11_n_7 ;
  wire \select_ln28_reg_247_reg[4]_i_11_n_8 ;
  wire \select_ln28_reg_247_reg[4]_i_12_n_5 ;
  wire \select_ln28_reg_247_reg[4]_i_12_n_6 ;
  wire \select_ln28_reg_247_reg[4]_i_12_n_7 ;
  wire \select_ln28_reg_247_reg[4]_i_12_n_8 ;
  wire \select_ln28_reg_247_reg[4]_i_13_n_5 ;
  wire \select_ln28_reg_247_reg[4]_i_13_n_6 ;
  wire \select_ln28_reg_247_reg[4]_i_13_n_7 ;
  wire \select_ln28_reg_247_reg[4]_i_13_n_8 ;
  wire \select_ln28_reg_247_reg[4]_i_14_n_5 ;
  wire \select_ln28_reg_247_reg[4]_i_14_n_6 ;
  wire \select_ln28_reg_247_reg[4]_i_14_n_7 ;
  wire \select_ln28_reg_247_reg[4]_i_14_n_8 ;
  wire \select_ln28_reg_247_reg[4]_i_15_n_5 ;
  wire \select_ln28_reg_247_reg[4]_i_15_n_6 ;
  wire \select_ln28_reg_247_reg[4]_i_15_n_7 ;
  wire \select_ln28_reg_247_reg[4]_i_15_n_8 ;
  wire \select_ln28_reg_247_reg[4]_i_16_n_5 ;
  wire \select_ln28_reg_247_reg[4]_i_16_n_6 ;
  wire \select_ln28_reg_247_reg[4]_i_16_n_7 ;
  wire \select_ln28_reg_247_reg[4]_i_16_n_8 ;
  wire \select_ln28_reg_247_reg[4]_i_17_n_5 ;
  wire \select_ln28_reg_247_reg[4]_i_17_n_6 ;
  wire \select_ln28_reg_247_reg[4]_i_17_n_7 ;
  wire \select_ln28_reg_247_reg[4]_i_17_n_8 ;
  wire \select_ln28_reg_247_reg[4]_i_18_n_5 ;
  wire \select_ln28_reg_247_reg[4]_i_18_n_6 ;
  wire \select_ln28_reg_247_reg[4]_i_18_n_7 ;
  wire \select_ln28_reg_247_reg[4]_i_18_n_8 ;
  wire \select_ln28_reg_247_reg[4]_i_19_n_5 ;
  wire \select_ln28_reg_247_reg[4]_i_19_n_6 ;
  wire \select_ln28_reg_247_reg[4]_i_19_n_7 ;
  wire \select_ln28_reg_247_reg[4]_i_19_n_8 ;
  wire \select_ln28_reg_247_reg[4]_i_20_n_5 ;
  wire \select_ln28_reg_247_reg[4]_i_20_n_6 ;
  wire \select_ln28_reg_247_reg[4]_i_20_n_7 ;
  wire \select_ln28_reg_247_reg[4]_i_20_n_8 ;
  wire \select_ln28_reg_247_reg[4]_i_21_n_5 ;
  wire \select_ln28_reg_247_reg[4]_i_21_n_6 ;
  wire \select_ln28_reg_247_reg[4]_i_21_n_7 ;
  wire \select_ln28_reg_247_reg[4]_i_21_n_8 ;
  wire \select_ln28_reg_247_reg[4]_i_22_n_5 ;
  wire \select_ln28_reg_247_reg[4]_i_22_n_6 ;
  wire \select_ln28_reg_247_reg[4]_i_22_n_7 ;
  wire \select_ln28_reg_247_reg[4]_i_22_n_8 ;
  wire \select_ln28_reg_247_reg[4]_i_23_n_5 ;
  wire \select_ln28_reg_247_reg[4]_i_23_n_6 ;
  wire \select_ln28_reg_247_reg[4]_i_23_n_7 ;
  wire \select_ln28_reg_247_reg[4]_i_23_n_8 ;
  wire \select_ln28_reg_247_reg[4]_i_24_n_5 ;
  wire \select_ln28_reg_247_reg[4]_i_24_n_6 ;
  wire \select_ln28_reg_247_reg[4]_i_24_n_7 ;
  wire \select_ln28_reg_247_reg[4]_i_24_n_8 ;
  wire \select_ln28_reg_247_reg[4]_i_25_n_5 ;
  wire \select_ln28_reg_247_reg[4]_i_25_n_6 ;
  wire \select_ln28_reg_247_reg[4]_i_25_n_7 ;
  wire \select_ln28_reg_247_reg[4]_i_25_n_8 ;
  wire \select_ln28_reg_247_reg[4]_i_26_n_5 ;
  wire \select_ln28_reg_247_reg[4]_i_26_n_6 ;
  wire \select_ln28_reg_247_reg[4]_i_26_n_7 ;
  wire \select_ln28_reg_247_reg[4]_i_26_n_8 ;
  wire \select_ln28_reg_247_reg[4]_i_27_n_5 ;
  wire \select_ln28_reg_247_reg[4]_i_27_n_6 ;
  wire \select_ln28_reg_247_reg[4]_i_27_n_7 ;
  wire \select_ln28_reg_247_reg[4]_i_27_n_8 ;
  wire \select_ln28_reg_247_reg[4]_i_28_n_5 ;
  wire \select_ln28_reg_247_reg[4]_i_28_n_6 ;
  wire \select_ln28_reg_247_reg[4]_i_28_n_7 ;
  wire \select_ln28_reg_247_reg[4]_i_28_n_8 ;
  wire \select_ln28_reg_247_reg[4]_i_29_n_5 ;
  wire \select_ln28_reg_247_reg[4]_i_29_n_6 ;
  wire \select_ln28_reg_247_reg[4]_i_29_n_7 ;
  wire \select_ln28_reg_247_reg[4]_i_29_n_8 ;
  wire \select_ln28_reg_247_reg[4]_i_2_n_5 ;
  wire \select_ln28_reg_247_reg[4]_i_2_n_6 ;
  wire \select_ln28_reg_247_reg[4]_i_2_n_7 ;
  wire \select_ln28_reg_247_reg[4]_i_2_n_8 ;
  wire \select_ln28_reg_247_reg[4]_i_30_n_5 ;
  wire \select_ln28_reg_247_reg[4]_i_30_n_6 ;
  wire \select_ln28_reg_247_reg[4]_i_30_n_7 ;
  wire \select_ln28_reg_247_reg[4]_i_30_n_8 ;
  wire \select_ln28_reg_247_reg[4]_i_31_n_5 ;
  wire \select_ln28_reg_247_reg[4]_i_31_n_6 ;
  wire \select_ln28_reg_247_reg[4]_i_31_n_7 ;
  wire \select_ln28_reg_247_reg[4]_i_31_n_8 ;
  wire \select_ln28_reg_247_reg[4]_i_32_n_5 ;
  wire \select_ln28_reg_247_reg[4]_i_32_n_6 ;
  wire \select_ln28_reg_247_reg[4]_i_32_n_7 ;
  wire \select_ln28_reg_247_reg[4]_i_32_n_8 ;
  wire \select_ln28_reg_247_reg[4]_i_33_n_5 ;
  wire \select_ln28_reg_247_reg[4]_i_33_n_6 ;
  wire \select_ln28_reg_247_reg[4]_i_33_n_7 ;
  wire \select_ln28_reg_247_reg[4]_i_33_n_8 ;
  wire \select_ln28_reg_247_reg[4]_i_34_n_5 ;
  wire \select_ln28_reg_247_reg[4]_i_34_n_6 ;
  wire \select_ln28_reg_247_reg[4]_i_34_n_7 ;
  wire \select_ln28_reg_247_reg[4]_i_34_n_8 ;
  wire \select_ln28_reg_247_reg[4]_i_35_n_5 ;
  wire \select_ln28_reg_247_reg[4]_i_35_n_6 ;
  wire \select_ln28_reg_247_reg[4]_i_35_n_7 ;
  wire \select_ln28_reg_247_reg[4]_i_35_n_8 ;
  wire \select_ln28_reg_247_reg[4]_i_36_n_5 ;
  wire \select_ln28_reg_247_reg[4]_i_36_n_6 ;
  wire \select_ln28_reg_247_reg[4]_i_36_n_7 ;
  wire \select_ln28_reg_247_reg[4]_i_36_n_8 ;
  wire \select_ln28_reg_247_reg[4]_i_37_n_5 ;
  wire \select_ln28_reg_247_reg[4]_i_37_n_6 ;
  wire \select_ln28_reg_247_reg[4]_i_37_n_7 ;
  wire \select_ln28_reg_247_reg[4]_i_37_n_8 ;
  wire \select_ln28_reg_247_reg[4]_i_3_n_5 ;
  wire \select_ln28_reg_247_reg[4]_i_3_n_6 ;
  wire \select_ln28_reg_247_reg[4]_i_3_n_7 ;
  wire \select_ln28_reg_247_reg[4]_i_3_n_8 ;
  wire \select_ln28_reg_247_reg[4]_i_4_n_5 ;
  wire \select_ln28_reg_247_reg[4]_i_4_n_6 ;
  wire \select_ln28_reg_247_reg[4]_i_4_n_7 ;
  wire \select_ln28_reg_247_reg[4]_i_4_n_8 ;
  wire \select_ln28_reg_247_reg[4]_i_5_n_5 ;
  wire \select_ln28_reg_247_reg[4]_i_5_n_6 ;
  wire \select_ln28_reg_247_reg[4]_i_5_n_7 ;
  wire \select_ln28_reg_247_reg[4]_i_5_n_8 ;
  wire \select_ln28_reg_247_reg[4]_i_6_n_5 ;
  wire \select_ln28_reg_247_reg[4]_i_6_n_6 ;
  wire \select_ln28_reg_247_reg[4]_i_6_n_7 ;
  wire \select_ln28_reg_247_reg[4]_i_6_n_8 ;
  wire \select_ln28_reg_247_reg[4]_i_7_n_5 ;
  wire \select_ln28_reg_247_reg[4]_i_7_n_6 ;
  wire \select_ln28_reg_247_reg[4]_i_7_n_7 ;
  wire \select_ln28_reg_247_reg[4]_i_7_n_8 ;
  wire \select_ln28_reg_247_reg[4]_i_8_n_5 ;
  wire \select_ln28_reg_247_reg[4]_i_8_n_6 ;
  wire \select_ln28_reg_247_reg[4]_i_8_n_7 ;
  wire \select_ln28_reg_247_reg[4]_i_8_n_8 ;
  wire \select_ln28_reg_247_reg[4]_i_9_n_5 ;
  wire \select_ln28_reg_247_reg[4]_i_9_n_6 ;
  wire \select_ln28_reg_247_reg[4]_i_9_n_7 ;
  wire \select_ln28_reg_247_reg[4]_i_9_n_8 ;
  wire task_ap_done;
  wire waddr;
  wire \waddr_reg_n_5_[2] ;
  wire \waddr_reg_n_5_[3] ;
  wire \waddr_reg_n_5_[4] ;
  wire \waddr_reg_n_5_[5] ;
  wire \waddr_reg_n_5_[6] ;

  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h8BFB)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(s_axi_control_RREADY),
        .I1(s_axi_control_RVALID),
        .I2(\FSM_onehot_rstate_reg[1]_0 ),
        .I3(s_axi_control_ARVALID),
        .O(\FSM_onehot_rstate[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_control_ARVALID),
        .I2(s_axi_control_RREADY),
        .I3(s_axi_control_RVALID),
        .O(\FSM_onehot_rstate[2]_i_1_n_5 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_5 ),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_5 ),
        .Q(s_axi_control_RVALID),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'hF444F477)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(s_axi_control_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_control_BREADY),
        .I3(s_axi_control_BVALID),
        .I4(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(s_axi_control_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_control_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[2]_i_1_n_5 ));
  LUT3 #(
    .INIT(8'h5D)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(\FSM_onehot_wstate[3]_i_2_n_5 ),
        .I1(s_axi_control_BVALID),
        .I2(s_axi_control_BREADY),
        .O(\FSM_onehot_wstate[3]_i_1_n_5 ));
  LUT2 #(
    .INIT(4'h7)) 
    \FSM_onehot_wstate[3]_i_2 
       (.I0(\FSM_onehot_wstate_reg[2]_0 ),
        .I1(s_axi_control_WVALID),
        .O(\FSM_onehot_wstate[3]_i_2_n_5 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_1_n_5 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_5 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_5 ),
        .Q(s_axi_control_BVALID),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    ack_in_t_i_2
       (.I0(\int_written_reg[63]_0 ),
        .I1(\int_written[63]_i_6_n_5 ),
        .I2(\int_written[63]_i_5_n_5 ),
        .I3(\int_written[63]_i_4_n_5 ),
        .I4(\int_written[63]_i_3_n_5 ),
        .I5(icmp_ln31_reg_313),
        .O(\icmp_ln31_reg_313_reg[0] ));
  LUT6 #(
    .INIT(64'hAAAAAAA8AAAAAAAA)) 
    \ap_CS_fsm[3]_i_2 
       (.I0(ap_ready_int),
        .I1(\int_written[63]_i_6_n_5 ),
        .I2(\int_written[63]_i_5_n_5 ),
        .I3(\int_written[63]_i_4_n_5 ),
        .I4(\int_written[63]_i_3_n_5 ),
        .I5(icmp_ln31_reg_313),
        .O(ap_done_reg1));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_done_reg1),
        .I1(ap_rst_n_inv),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .O(ap_rst_n_inv_reg));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    ap_sync_reg_entry_proc_U0_ap_ready_i_1
       (.I0(ap_rst_n_inv),
        .I1(ap_start),
        .I2(ap_sync_ready),
        .O(ap_sync_reg_read_stream_U0_ap_ready));
  LUT2 #(
    .INIT(4'hE)) 
    ap_sync_reg_write_memory_U0_ap_start_i_1
       (.I0(ap_start),
        .I1(ap_sync_reg_write_memory_U0_ap_start),
        .O(int_ap_start_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hDC)) 
    auto_restart_status_i_1
       (.I0(ap_idle),
        .I1(p_10_in),
        .I2(auto_restart_status_reg_0),
        .O(auto_restart_status_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    auto_restart_status_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(auto_restart_status_i_1_n_5),
        .Q(auto_restart_status_reg_0),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h0001)) 
    \icmp_ln31_1_reg_317[0]_i_1 
       (.I0(\int_written[63]_i_3_n_5 ),
        .I1(\int_written[63]_i_4_n_5 ),
        .I2(\int_written[63]_i_5_n_5 ),
        .I3(\int_written[63]_i_6_n_5 ),
        .O(icmp_ln31_1_fu_171_p2));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(int_ap_idle_reg_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hBFBB0F00)) 
    int_ap_ready_i_1
       (.I0(int_task_ap_done_i_3_n_5),
        .I1(int_task_ap_done_i_4_n_5),
        .I2(p_10_in),
        .I3(ap_sync_ready),
        .I4(int_ap_ready__0),
        .O(int_ap_ready_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_ready_i_1_n_5),
        .Q(int_ap_ready__0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hBBBFBBBB888F8888)) 
    int_ap_start_i_1
       (.I0(p_10_in),
        .I1(ap_sync_ready),
        .I2(int_ap_start_i_3_n_5),
        .I3(int_ap_start_i_4_n_5),
        .I4(s_axi_control_WDATA[0]),
        .I5(ap_start),
        .O(int_ap_start_i_1_n_5));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    int_ap_start_i_3
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\waddr_reg_n_5_[5] ),
        .I2(\FSM_onehot_wstate[3]_i_2_n_5 ),
        .I3(\waddr_reg_n_5_[6] ),
        .I4(\waddr_reg_n_5_[4] ),
        .O(int_ap_start_i_3_n_5));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'hB)) 
    int_ap_start_i_4
       (.I0(\waddr_reg_n_5_[2] ),
        .I1(s_axi_control_WSTRB[0]),
        .O(int_ap_start_i_4_n_5));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_5),
        .Q(ap_start),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    int_auto_restart_i_1
       (.I0(p_10_in),
        .I1(int_ap_start_i_3_n_5),
        .I2(int_ap_start_i_4_n_5),
        .I3(s_axi_control_WDATA[7]),
        .O(int_auto_restart_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_5),
        .Q(p_10_in),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_circular[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(circular[0]),
        .O(int_circular_reg01_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_circular[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(circular[10]),
        .O(int_circular_reg01_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_circular[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(circular[11]),
        .O(int_circular_reg01_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_circular[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(circular[12]),
        .O(int_circular_reg01_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_circular[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(circular[13]),
        .O(int_circular_reg01_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_circular[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(circular[14]),
        .O(int_circular_reg01_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_circular[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(circular[15]),
        .O(int_circular_reg01_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_circular[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(circular[16]),
        .O(int_circular_reg01_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_circular[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(circular[17]),
        .O(int_circular_reg01_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_circular[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(circular[18]),
        .O(int_circular_reg01_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_circular[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(circular[19]),
        .O(int_circular_reg01_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_circular[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(circular[1]),
        .O(int_circular_reg01_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_circular[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(circular[20]),
        .O(int_circular_reg01_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_circular[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(circular[21]),
        .O(int_circular_reg01_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_circular[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(circular[22]),
        .O(int_circular_reg01_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_circular[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(circular[23]),
        .O(int_circular_reg01_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_circular[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(circular[24]),
        .O(int_circular_reg01_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_circular[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(circular[25]),
        .O(int_circular_reg01_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_circular[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(circular[26]),
        .O(int_circular_reg01_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_circular[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(circular[27]),
        .O(int_circular_reg01_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_circular[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(circular[28]),
        .O(int_circular_reg01_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_circular[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(circular[29]),
        .O(int_circular_reg01_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_circular[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(circular[2]),
        .O(int_circular_reg01_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_circular[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(circular[30]),
        .O(int_circular_reg01_out[30]));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \int_circular[31]_i_1 
       (.I0(\FSM_onehot_wstate[3]_i_2_n_5 ),
        .I1(\waddr_reg_n_5_[4] ),
        .I2(\waddr_reg_n_5_[6] ),
        .I3(\waddr_reg_n_5_[3] ),
        .I4(\waddr_reg_n_5_[2] ),
        .I5(\waddr_reg_n_5_[5] ),
        .O(\int_circular[31]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_circular[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(circular[31]),
        .O(int_circular_reg01_out[31]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_circular[32]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(circular[32]),
        .O(int_circular_reg0[0]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_circular[33]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(circular[33]),
        .O(int_circular_reg0[1]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_circular[34]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(circular[34]),
        .O(int_circular_reg0[2]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_circular[35]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(circular[35]),
        .O(int_circular_reg0[3]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_circular[36]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(circular[36]),
        .O(int_circular_reg0[4]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_circular[37]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(circular[37]),
        .O(int_circular_reg0[5]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_circular[38]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(circular[38]),
        .O(int_circular_reg0[6]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_circular[39]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(circular[39]),
        .O(int_circular_reg0[7]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_circular[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(circular[3]),
        .O(int_circular_reg01_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_circular[40]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(circular[40]),
        .O(int_circular_reg0[8]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_circular[41]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(circular[41]),
        .O(int_circular_reg0[9]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_circular[42]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(circular[42]),
        .O(int_circular_reg0[10]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_circular[43]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(circular[43]),
        .O(int_circular_reg0[11]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_circular[44]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(circular[44]),
        .O(int_circular_reg0[12]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_circular[45]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(circular[45]),
        .O(int_circular_reg0[13]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_circular[46]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(circular[46]),
        .O(int_circular_reg0[14]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_circular[47]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(circular[47]),
        .O(int_circular_reg0[15]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_circular[48]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(circular[48]),
        .O(int_circular_reg0[16]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_circular[49]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(circular[49]),
        .O(int_circular_reg0[17]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_circular[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(circular[4]),
        .O(int_circular_reg01_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_circular[50]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(circular[50]),
        .O(int_circular_reg0[18]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_circular[51]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(circular[51]),
        .O(int_circular_reg0[19]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_circular[52]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(circular[52]),
        .O(int_circular_reg0[20]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_circular[53]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(circular[53]),
        .O(int_circular_reg0[21]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_circular[54]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(circular[54]),
        .O(int_circular_reg0[22]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_circular[55]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(circular[55]),
        .O(int_circular_reg0[23]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_circular[56]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(circular[56]),
        .O(int_circular_reg0[24]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_circular[57]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(circular[57]),
        .O(int_circular_reg0[25]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_circular[58]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(circular[58]),
        .O(int_circular_reg0[26]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_circular[59]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(circular[59]),
        .O(int_circular_reg0[27]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_circular[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(circular[5]),
        .O(int_circular_reg01_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_circular[60]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(circular[60]),
        .O(int_circular_reg0[28]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_circular[61]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(circular[61]),
        .O(int_circular_reg0[29]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_circular[62]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(circular[62]),
        .O(int_circular_reg0[30]));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    \int_circular[63]_i_1 
       (.I0(\waddr_reg_n_5_[5] ),
        .I1(\waddr_reg_n_5_[3] ),
        .I2(\waddr_reg_n_5_[2] ),
        .I3(\FSM_onehot_wstate[3]_i_2_n_5 ),
        .I4(\waddr_reg_n_5_[4] ),
        .I5(\waddr_reg_n_5_[6] ),
        .O(\int_circular[63]_i_1_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_circular[63]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(circular[63]),
        .O(int_circular_reg0[31]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_circular[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(circular[6]),
        .O(int_circular_reg01_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_circular[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(circular[7]),
        .O(int_circular_reg01_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_circular[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(circular[8]),
        .O(int_circular_reg01_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_circular[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(circular[9]),
        .O(int_circular_reg01_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_circular_reg[0] 
       (.C(ap_clk),
        .CE(\int_circular[31]_i_1_n_5 ),
        .D(int_circular_reg01_out[0]),
        .Q(circular[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_circular_reg[10] 
       (.C(ap_clk),
        .CE(\int_circular[31]_i_1_n_5 ),
        .D(int_circular_reg01_out[10]),
        .Q(circular[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_circular_reg[11] 
       (.C(ap_clk),
        .CE(\int_circular[31]_i_1_n_5 ),
        .D(int_circular_reg01_out[11]),
        .Q(circular[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_circular_reg[12] 
       (.C(ap_clk),
        .CE(\int_circular[31]_i_1_n_5 ),
        .D(int_circular_reg01_out[12]),
        .Q(circular[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_circular_reg[13] 
       (.C(ap_clk),
        .CE(\int_circular[31]_i_1_n_5 ),
        .D(int_circular_reg01_out[13]),
        .Q(circular[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_circular_reg[14] 
       (.C(ap_clk),
        .CE(\int_circular[31]_i_1_n_5 ),
        .D(int_circular_reg01_out[14]),
        .Q(circular[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_circular_reg[15] 
       (.C(ap_clk),
        .CE(\int_circular[31]_i_1_n_5 ),
        .D(int_circular_reg01_out[15]),
        .Q(circular[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_circular_reg[16] 
       (.C(ap_clk),
        .CE(\int_circular[31]_i_1_n_5 ),
        .D(int_circular_reg01_out[16]),
        .Q(circular[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_circular_reg[17] 
       (.C(ap_clk),
        .CE(\int_circular[31]_i_1_n_5 ),
        .D(int_circular_reg01_out[17]),
        .Q(circular[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_circular_reg[18] 
       (.C(ap_clk),
        .CE(\int_circular[31]_i_1_n_5 ),
        .D(int_circular_reg01_out[18]),
        .Q(circular[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_circular_reg[19] 
       (.C(ap_clk),
        .CE(\int_circular[31]_i_1_n_5 ),
        .D(int_circular_reg01_out[19]),
        .Q(circular[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_circular_reg[1] 
       (.C(ap_clk),
        .CE(\int_circular[31]_i_1_n_5 ),
        .D(int_circular_reg01_out[1]),
        .Q(circular[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_circular_reg[20] 
       (.C(ap_clk),
        .CE(\int_circular[31]_i_1_n_5 ),
        .D(int_circular_reg01_out[20]),
        .Q(circular[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_circular_reg[21] 
       (.C(ap_clk),
        .CE(\int_circular[31]_i_1_n_5 ),
        .D(int_circular_reg01_out[21]),
        .Q(circular[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_circular_reg[22] 
       (.C(ap_clk),
        .CE(\int_circular[31]_i_1_n_5 ),
        .D(int_circular_reg01_out[22]),
        .Q(circular[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_circular_reg[23] 
       (.C(ap_clk),
        .CE(\int_circular[31]_i_1_n_5 ),
        .D(int_circular_reg01_out[23]),
        .Q(circular[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_circular_reg[24] 
       (.C(ap_clk),
        .CE(\int_circular[31]_i_1_n_5 ),
        .D(int_circular_reg01_out[24]),
        .Q(circular[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_circular_reg[25] 
       (.C(ap_clk),
        .CE(\int_circular[31]_i_1_n_5 ),
        .D(int_circular_reg01_out[25]),
        .Q(circular[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_circular_reg[26] 
       (.C(ap_clk),
        .CE(\int_circular[31]_i_1_n_5 ),
        .D(int_circular_reg01_out[26]),
        .Q(circular[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_circular_reg[27] 
       (.C(ap_clk),
        .CE(\int_circular[31]_i_1_n_5 ),
        .D(int_circular_reg01_out[27]),
        .Q(circular[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_circular_reg[28] 
       (.C(ap_clk),
        .CE(\int_circular[31]_i_1_n_5 ),
        .D(int_circular_reg01_out[28]),
        .Q(circular[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_circular_reg[29] 
       (.C(ap_clk),
        .CE(\int_circular[31]_i_1_n_5 ),
        .D(int_circular_reg01_out[29]),
        .Q(circular[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_circular_reg[2] 
       (.C(ap_clk),
        .CE(\int_circular[31]_i_1_n_5 ),
        .D(int_circular_reg01_out[2]),
        .Q(circular[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_circular_reg[30] 
       (.C(ap_clk),
        .CE(\int_circular[31]_i_1_n_5 ),
        .D(int_circular_reg01_out[30]),
        .Q(circular[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_circular_reg[31] 
       (.C(ap_clk),
        .CE(\int_circular[31]_i_1_n_5 ),
        .D(int_circular_reg01_out[31]),
        .Q(circular[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_circular_reg[32] 
       (.C(ap_clk),
        .CE(\int_circular[63]_i_1_n_5 ),
        .D(int_circular_reg0[0]),
        .Q(circular[32]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_circular_reg[33] 
       (.C(ap_clk),
        .CE(\int_circular[63]_i_1_n_5 ),
        .D(int_circular_reg0[1]),
        .Q(circular[33]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_circular_reg[34] 
       (.C(ap_clk),
        .CE(\int_circular[63]_i_1_n_5 ),
        .D(int_circular_reg0[2]),
        .Q(circular[34]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_circular_reg[35] 
       (.C(ap_clk),
        .CE(\int_circular[63]_i_1_n_5 ),
        .D(int_circular_reg0[3]),
        .Q(circular[35]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_circular_reg[36] 
       (.C(ap_clk),
        .CE(\int_circular[63]_i_1_n_5 ),
        .D(int_circular_reg0[4]),
        .Q(circular[36]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_circular_reg[37] 
       (.C(ap_clk),
        .CE(\int_circular[63]_i_1_n_5 ),
        .D(int_circular_reg0[5]),
        .Q(circular[37]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_circular_reg[38] 
       (.C(ap_clk),
        .CE(\int_circular[63]_i_1_n_5 ),
        .D(int_circular_reg0[6]),
        .Q(circular[38]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_circular_reg[39] 
       (.C(ap_clk),
        .CE(\int_circular[63]_i_1_n_5 ),
        .D(int_circular_reg0[7]),
        .Q(circular[39]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_circular_reg[3] 
       (.C(ap_clk),
        .CE(\int_circular[31]_i_1_n_5 ),
        .D(int_circular_reg01_out[3]),
        .Q(circular[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_circular_reg[40] 
       (.C(ap_clk),
        .CE(\int_circular[63]_i_1_n_5 ),
        .D(int_circular_reg0[8]),
        .Q(circular[40]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_circular_reg[41] 
       (.C(ap_clk),
        .CE(\int_circular[63]_i_1_n_5 ),
        .D(int_circular_reg0[9]),
        .Q(circular[41]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_circular_reg[42] 
       (.C(ap_clk),
        .CE(\int_circular[63]_i_1_n_5 ),
        .D(int_circular_reg0[10]),
        .Q(circular[42]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_circular_reg[43] 
       (.C(ap_clk),
        .CE(\int_circular[63]_i_1_n_5 ),
        .D(int_circular_reg0[11]),
        .Q(circular[43]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_circular_reg[44] 
       (.C(ap_clk),
        .CE(\int_circular[63]_i_1_n_5 ),
        .D(int_circular_reg0[12]),
        .Q(circular[44]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_circular_reg[45] 
       (.C(ap_clk),
        .CE(\int_circular[63]_i_1_n_5 ),
        .D(int_circular_reg0[13]),
        .Q(circular[45]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_circular_reg[46] 
       (.C(ap_clk),
        .CE(\int_circular[63]_i_1_n_5 ),
        .D(int_circular_reg0[14]),
        .Q(circular[46]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_circular_reg[47] 
       (.C(ap_clk),
        .CE(\int_circular[63]_i_1_n_5 ),
        .D(int_circular_reg0[15]),
        .Q(circular[47]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_circular_reg[48] 
       (.C(ap_clk),
        .CE(\int_circular[63]_i_1_n_5 ),
        .D(int_circular_reg0[16]),
        .Q(circular[48]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_circular_reg[49] 
       (.C(ap_clk),
        .CE(\int_circular[63]_i_1_n_5 ),
        .D(int_circular_reg0[17]),
        .Q(circular[49]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_circular_reg[4] 
       (.C(ap_clk),
        .CE(\int_circular[31]_i_1_n_5 ),
        .D(int_circular_reg01_out[4]),
        .Q(circular[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_circular_reg[50] 
       (.C(ap_clk),
        .CE(\int_circular[63]_i_1_n_5 ),
        .D(int_circular_reg0[18]),
        .Q(circular[50]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_circular_reg[51] 
       (.C(ap_clk),
        .CE(\int_circular[63]_i_1_n_5 ),
        .D(int_circular_reg0[19]),
        .Q(circular[51]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_circular_reg[52] 
       (.C(ap_clk),
        .CE(\int_circular[63]_i_1_n_5 ),
        .D(int_circular_reg0[20]),
        .Q(circular[52]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_circular_reg[53] 
       (.C(ap_clk),
        .CE(\int_circular[63]_i_1_n_5 ),
        .D(int_circular_reg0[21]),
        .Q(circular[53]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_circular_reg[54] 
       (.C(ap_clk),
        .CE(\int_circular[63]_i_1_n_5 ),
        .D(int_circular_reg0[22]),
        .Q(circular[54]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_circular_reg[55] 
       (.C(ap_clk),
        .CE(\int_circular[63]_i_1_n_5 ),
        .D(int_circular_reg0[23]),
        .Q(circular[55]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_circular_reg[56] 
       (.C(ap_clk),
        .CE(\int_circular[63]_i_1_n_5 ),
        .D(int_circular_reg0[24]),
        .Q(circular[56]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_circular_reg[57] 
       (.C(ap_clk),
        .CE(\int_circular[63]_i_1_n_5 ),
        .D(int_circular_reg0[25]),
        .Q(circular[57]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_circular_reg[58] 
       (.C(ap_clk),
        .CE(\int_circular[63]_i_1_n_5 ),
        .D(int_circular_reg0[26]),
        .Q(circular[58]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_circular_reg[59] 
       (.C(ap_clk),
        .CE(\int_circular[63]_i_1_n_5 ),
        .D(int_circular_reg0[27]),
        .Q(circular[59]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_circular_reg[5] 
       (.C(ap_clk),
        .CE(\int_circular[31]_i_1_n_5 ),
        .D(int_circular_reg01_out[5]),
        .Q(circular[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_circular_reg[60] 
       (.C(ap_clk),
        .CE(\int_circular[63]_i_1_n_5 ),
        .D(int_circular_reg0[28]),
        .Q(circular[60]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_circular_reg[61] 
       (.C(ap_clk),
        .CE(\int_circular[63]_i_1_n_5 ),
        .D(int_circular_reg0[29]),
        .Q(circular[61]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_circular_reg[62] 
       (.C(ap_clk),
        .CE(\int_circular[63]_i_1_n_5 ),
        .D(int_circular_reg0[30]),
        .Q(circular[62]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_circular_reg[63] 
       (.C(ap_clk),
        .CE(\int_circular[63]_i_1_n_5 ),
        .D(int_circular_reg0[31]),
        .Q(circular[63]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_circular_reg[6] 
       (.C(ap_clk),
        .CE(\int_circular[31]_i_1_n_5 ),
        .D(int_circular_reg01_out[6]),
        .Q(circular[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_circular_reg[7] 
       (.C(ap_clk),
        .CE(\int_circular[31]_i_1_n_5 ),
        .D(int_circular_reg01_out[7]),
        .Q(circular[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_circular_reg[8] 
       (.C(ap_clk),
        .CE(\int_circular[31]_i_1_n_5 ),
        .D(int_circular_reg01_out[8]),
        .Q(circular[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_circular_reg[9] 
       (.C(ap_clk),
        .CE(\int_circular[31]_i_1_n_5 ),
        .D(int_circular_reg01_out[9]),
        .Q(circular[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_count[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(if_din[0]),
        .O(int_count_reg08_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_count[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(if_din[10]),
        .O(int_count_reg08_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_count[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(if_din[11]),
        .O(int_count_reg08_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_count[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(if_din[12]),
        .O(int_count_reg08_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_count[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(if_din[13]),
        .O(int_count_reg08_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_count[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(if_din[14]),
        .O(int_count_reg08_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_count[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(if_din[15]),
        .O(int_count_reg08_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_count[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(if_din[16]),
        .O(int_count_reg08_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_count[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(if_din[17]),
        .O(int_count_reg08_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_count[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(if_din[18]),
        .O(int_count_reg08_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_count[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(if_din[19]),
        .O(int_count_reg08_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_count[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(if_din[1]),
        .O(int_count_reg08_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_count[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(if_din[20]),
        .O(int_count_reg08_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_count[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(if_din[21]),
        .O(int_count_reg08_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_count[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(if_din[22]),
        .O(int_count_reg08_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_count[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(if_din[23]),
        .O(int_count_reg08_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_count[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(if_din[24]),
        .O(int_count_reg08_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_count[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(if_din[25]),
        .O(int_count_reg08_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_count[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(if_din[26]),
        .O(int_count_reg08_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_count[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(if_din[27]),
        .O(int_count_reg08_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_count[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(if_din[28]),
        .O(int_count_reg08_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_count[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(if_din[29]),
        .O(int_count_reg08_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_count[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(if_din[2]),
        .O(int_count_reg08_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_count[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(if_din[30]),
        .O(int_count_reg08_out[30]));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \int_count[31]_i_1 
       (.I0(\waddr_reg_n_5_[6] ),
        .I1(\waddr_reg_n_5_[4] ),
        .I2(\FSM_onehot_wstate[3]_i_2_n_5 ),
        .I3(\waddr_reg_n_5_[3] ),
        .I4(\waddr_reg_n_5_[2] ),
        .I5(\waddr_reg_n_5_[5] ),
        .O(\int_count[31]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_count[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(if_din[31]),
        .O(int_count_reg08_out[31]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_count[32]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(if_din[32]),
        .O(int_count_reg0[0]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_count[33]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(if_din[33]),
        .O(int_count_reg0[1]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_count[34]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(if_din[34]),
        .O(int_count_reg0[2]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_count[35]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(if_din[35]),
        .O(int_count_reg0[3]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_count[36]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(if_din[36]),
        .O(int_count_reg0[4]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_count[37]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(if_din[37]),
        .O(int_count_reg0[5]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_count[38]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(if_din[38]),
        .O(int_count_reg0[6]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_count[39]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(if_din[39]),
        .O(int_count_reg0[7]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_count[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(if_din[3]),
        .O(int_count_reg08_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_count[40]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(if_din[40]),
        .O(int_count_reg0[8]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_count[41]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(if_din[41]),
        .O(int_count_reg0[9]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_count[42]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(if_din[42]),
        .O(int_count_reg0[10]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_count[43]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(if_din[43]),
        .O(int_count_reg0[11]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_count[44]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(if_din[44]),
        .O(int_count_reg0[12]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_count[45]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(if_din[45]),
        .O(int_count_reg0[13]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_count[46]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(if_din[46]),
        .O(int_count_reg0[14]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_count[47]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(if_din[47]),
        .O(int_count_reg0[15]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_count[48]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(if_din[48]),
        .O(int_count_reg0[16]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_count[49]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(if_din[49]),
        .O(int_count_reg0[17]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_count[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(if_din[4]),
        .O(int_count_reg08_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_count[50]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(if_din[50]),
        .O(int_count_reg0[18]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_count[51]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(if_din[51]),
        .O(int_count_reg0[19]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_count[52]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(if_din[52]),
        .O(int_count_reg0[20]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_count[53]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(if_din[53]),
        .O(int_count_reg0[21]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_count[54]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(if_din[54]),
        .O(int_count_reg0[22]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_count[55]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(if_din[55]),
        .O(int_count_reg0[23]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_count[56]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(if_din[56]),
        .O(int_count_reg0[24]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_count[57]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(if_din[57]),
        .O(int_count_reg0[25]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_count[58]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(if_din[58]),
        .O(int_count_reg0[26]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_count[59]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(if_din[59]),
        .O(int_count_reg0[27]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_count[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(if_din[5]),
        .O(int_count_reg08_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_count[60]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(if_din[60]),
        .O(int_count_reg0[28]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_count[61]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(if_din[61]),
        .O(int_count_reg0[29]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_count[62]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(if_din[62]),
        .O(int_count_reg0[30]));
  LUT6 #(
    .INIT(64'h0000000400000000)) 
    \int_count[63]_i_1 
       (.I0(\waddr_reg_n_5_[6] ),
        .I1(\waddr_reg_n_5_[4] ),
        .I2(\FSM_onehot_wstate[3]_i_2_n_5 ),
        .I3(\waddr_reg_n_5_[5] ),
        .I4(\waddr_reg_n_5_[3] ),
        .I5(\waddr_reg_n_5_[2] ),
        .O(\int_count[63]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_count[63]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(if_din[63]),
        .O(int_count_reg0[31]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_count[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(if_din[6]),
        .O(int_count_reg08_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_count[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(if_din[7]),
        .O(int_count_reg08_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_count[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(if_din[8]),
        .O(int_count_reg08_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_count[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(if_din[9]),
        .O(int_count_reg08_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[0] 
       (.C(ap_clk),
        .CE(\int_count[31]_i_1_n_5 ),
        .D(int_count_reg08_out[0]),
        .Q(if_din[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[10] 
       (.C(ap_clk),
        .CE(\int_count[31]_i_1_n_5 ),
        .D(int_count_reg08_out[10]),
        .Q(if_din[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[11] 
       (.C(ap_clk),
        .CE(\int_count[31]_i_1_n_5 ),
        .D(int_count_reg08_out[11]),
        .Q(if_din[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[12] 
       (.C(ap_clk),
        .CE(\int_count[31]_i_1_n_5 ),
        .D(int_count_reg08_out[12]),
        .Q(if_din[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[13] 
       (.C(ap_clk),
        .CE(\int_count[31]_i_1_n_5 ),
        .D(int_count_reg08_out[13]),
        .Q(if_din[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[14] 
       (.C(ap_clk),
        .CE(\int_count[31]_i_1_n_5 ),
        .D(int_count_reg08_out[14]),
        .Q(if_din[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[15] 
       (.C(ap_clk),
        .CE(\int_count[31]_i_1_n_5 ),
        .D(int_count_reg08_out[15]),
        .Q(if_din[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[16] 
       (.C(ap_clk),
        .CE(\int_count[31]_i_1_n_5 ),
        .D(int_count_reg08_out[16]),
        .Q(if_din[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[17] 
       (.C(ap_clk),
        .CE(\int_count[31]_i_1_n_5 ),
        .D(int_count_reg08_out[17]),
        .Q(if_din[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[18] 
       (.C(ap_clk),
        .CE(\int_count[31]_i_1_n_5 ),
        .D(int_count_reg08_out[18]),
        .Q(if_din[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[19] 
       (.C(ap_clk),
        .CE(\int_count[31]_i_1_n_5 ),
        .D(int_count_reg08_out[19]),
        .Q(if_din[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[1] 
       (.C(ap_clk),
        .CE(\int_count[31]_i_1_n_5 ),
        .D(int_count_reg08_out[1]),
        .Q(if_din[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[20] 
       (.C(ap_clk),
        .CE(\int_count[31]_i_1_n_5 ),
        .D(int_count_reg08_out[20]),
        .Q(if_din[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[21] 
       (.C(ap_clk),
        .CE(\int_count[31]_i_1_n_5 ),
        .D(int_count_reg08_out[21]),
        .Q(if_din[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[22] 
       (.C(ap_clk),
        .CE(\int_count[31]_i_1_n_5 ),
        .D(int_count_reg08_out[22]),
        .Q(if_din[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[23] 
       (.C(ap_clk),
        .CE(\int_count[31]_i_1_n_5 ),
        .D(int_count_reg08_out[23]),
        .Q(if_din[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[24] 
       (.C(ap_clk),
        .CE(\int_count[31]_i_1_n_5 ),
        .D(int_count_reg08_out[24]),
        .Q(if_din[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[25] 
       (.C(ap_clk),
        .CE(\int_count[31]_i_1_n_5 ),
        .D(int_count_reg08_out[25]),
        .Q(if_din[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[26] 
       (.C(ap_clk),
        .CE(\int_count[31]_i_1_n_5 ),
        .D(int_count_reg08_out[26]),
        .Q(if_din[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[27] 
       (.C(ap_clk),
        .CE(\int_count[31]_i_1_n_5 ),
        .D(int_count_reg08_out[27]),
        .Q(if_din[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[28] 
       (.C(ap_clk),
        .CE(\int_count[31]_i_1_n_5 ),
        .D(int_count_reg08_out[28]),
        .Q(if_din[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[29] 
       (.C(ap_clk),
        .CE(\int_count[31]_i_1_n_5 ),
        .D(int_count_reg08_out[29]),
        .Q(if_din[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[2] 
       (.C(ap_clk),
        .CE(\int_count[31]_i_1_n_5 ),
        .D(int_count_reg08_out[2]),
        .Q(if_din[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[30] 
       (.C(ap_clk),
        .CE(\int_count[31]_i_1_n_5 ),
        .D(int_count_reg08_out[30]),
        .Q(if_din[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[31] 
       (.C(ap_clk),
        .CE(\int_count[31]_i_1_n_5 ),
        .D(int_count_reg08_out[31]),
        .Q(if_din[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[32] 
       (.C(ap_clk),
        .CE(\int_count[63]_i_1_n_5 ),
        .D(int_count_reg0[0]),
        .Q(if_din[32]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[33] 
       (.C(ap_clk),
        .CE(\int_count[63]_i_1_n_5 ),
        .D(int_count_reg0[1]),
        .Q(if_din[33]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[34] 
       (.C(ap_clk),
        .CE(\int_count[63]_i_1_n_5 ),
        .D(int_count_reg0[2]),
        .Q(if_din[34]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[35] 
       (.C(ap_clk),
        .CE(\int_count[63]_i_1_n_5 ),
        .D(int_count_reg0[3]),
        .Q(if_din[35]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[36] 
       (.C(ap_clk),
        .CE(\int_count[63]_i_1_n_5 ),
        .D(int_count_reg0[4]),
        .Q(if_din[36]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[37] 
       (.C(ap_clk),
        .CE(\int_count[63]_i_1_n_5 ),
        .D(int_count_reg0[5]),
        .Q(if_din[37]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[38] 
       (.C(ap_clk),
        .CE(\int_count[63]_i_1_n_5 ),
        .D(int_count_reg0[6]),
        .Q(if_din[38]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[39] 
       (.C(ap_clk),
        .CE(\int_count[63]_i_1_n_5 ),
        .D(int_count_reg0[7]),
        .Q(if_din[39]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[3] 
       (.C(ap_clk),
        .CE(\int_count[31]_i_1_n_5 ),
        .D(int_count_reg08_out[3]),
        .Q(if_din[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[40] 
       (.C(ap_clk),
        .CE(\int_count[63]_i_1_n_5 ),
        .D(int_count_reg0[8]),
        .Q(if_din[40]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[41] 
       (.C(ap_clk),
        .CE(\int_count[63]_i_1_n_5 ),
        .D(int_count_reg0[9]),
        .Q(if_din[41]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[42] 
       (.C(ap_clk),
        .CE(\int_count[63]_i_1_n_5 ),
        .D(int_count_reg0[10]),
        .Q(if_din[42]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[43] 
       (.C(ap_clk),
        .CE(\int_count[63]_i_1_n_5 ),
        .D(int_count_reg0[11]),
        .Q(if_din[43]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[44] 
       (.C(ap_clk),
        .CE(\int_count[63]_i_1_n_5 ),
        .D(int_count_reg0[12]),
        .Q(if_din[44]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[45] 
       (.C(ap_clk),
        .CE(\int_count[63]_i_1_n_5 ),
        .D(int_count_reg0[13]),
        .Q(if_din[45]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[46] 
       (.C(ap_clk),
        .CE(\int_count[63]_i_1_n_5 ),
        .D(int_count_reg0[14]),
        .Q(if_din[46]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[47] 
       (.C(ap_clk),
        .CE(\int_count[63]_i_1_n_5 ),
        .D(int_count_reg0[15]),
        .Q(if_din[47]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[48] 
       (.C(ap_clk),
        .CE(\int_count[63]_i_1_n_5 ),
        .D(int_count_reg0[16]),
        .Q(if_din[48]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[49] 
       (.C(ap_clk),
        .CE(\int_count[63]_i_1_n_5 ),
        .D(int_count_reg0[17]),
        .Q(if_din[49]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[4] 
       (.C(ap_clk),
        .CE(\int_count[31]_i_1_n_5 ),
        .D(int_count_reg08_out[4]),
        .Q(if_din[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[50] 
       (.C(ap_clk),
        .CE(\int_count[63]_i_1_n_5 ),
        .D(int_count_reg0[18]),
        .Q(if_din[50]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[51] 
       (.C(ap_clk),
        .CE(\int_count[63]_i_1_n_5 ),
        .D(int_count_reg0[19]),
        .Q(if_din[51]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[52] 
       (.C(ap_clk),
        .CE(\int_count[63]_i_1_n_5 ),
        .D(int_count_reg0[20]),
        .Q(if_din[52]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[53] 
       (.C(ap_clk),
        .CE(\int_count[63]_i_1_n_5 ),
        .D(int_count_reg0[21]),
        .Q(if_din[53]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[54] 
       (.C(ap_clk),
        .CE(\int_count[63]_i_1_n_5 ),
        .D(int_count_reg0[22]),
        .Q(if_din[54]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[55] 
       (.C(ap_clk),
        .CE(\int_count[63]_i_1_n_5 ),
        .D(int_count_reg0[23]),
        .Q(if_din[55]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[56] 
       (.C(ap_clk),
        .CE(\int_count[63]_i_1_n_5 ),
        .D(int_count_reg0[24]),
        .Q(if_din[56]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[57] 
       (.C(ap_clk),
        .CE(\int_count[63]_i_1_n_5 ),
        .D(int_count_reg0[25]),
        .Q(if_din[57]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[58] 
       (.C(ap_clk),
        .CE(\int_count[63]_i_1_n_5 ),
        .D(int_count_reg0[26]),
        .Q(if_din[58]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[59] 
       (.C(ap_clk),
        .CE(\int_count[63]_i_1_n_5 ),
        .D(int_count_reg0[27]),
        .Q(if_din[59]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[5] 
       (.C(ap_clk),
        .CE(\int_count[31]_i_1_n_5 ),
        .D(int_count_reg08_out[5]),
        .Q(if_din[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[60] 
       (.C(ap_clk),
        .CE(\int_count[63]_i_1_n_5 ),
        .D(int_count_reg0[28]),
        .Q(if_din[60]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[61] 
       (.C(ap_clk),
        .CE(\int_count[63]_i_1_n_5 ),
        .D(int_count_reg0[29]),
        .Q(if_din[61]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[62] 
       (.C(ap_clk),
        .CE(\int_count[63]_i_1_n_5 ),
        .D(int_count_reg0[30]),
        .Q(if_din[62]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[63] 
       (.C(ap_clk),
        .CE(\int_count[63]_i_1_n_5 ),
        .D(int_count_reg0[31]),
        .Q(if_din[63]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[6] 
       (.C(ap_clk),
        .CE(\int_count[31]_i_1_n_5 ),
        .D(int_count_reg08_out[6]),
        .Q(if_din[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[7] 
       (.C(ap_clk),
        .CE(\int_count[31]_i_1_n_5 ),
        .D(int_count_reg08_out[7]),
        .Q(if_din[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[8] 
       (.C(ap_clk),
        .CE(\int_count[31]_i_1_n_5 ),
        .D(int_count_reg08_out[8]),
        .Q(if_din[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_count_reg[9] 
       (.C(ap_clk),
        .CE(\int_count[31]_i_1_n_5 ),
        .D(int_count_reg08_out[9]),
        .Q(if_din[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_flush[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(flush[0]),
        .O(int_flush_reg05_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_flush[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(flush[10]),
        .O(int_flush_reg05_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_flush[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(flush[11]),
        .O(int_flush_reg05_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_flush[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(flush[12]),
        .O(int_flush_reg05_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_flush[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(flush[13]),
        .O(int_flush_reg05_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_flush[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(flush[14]),
        .O(int_flush_reg05_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_flush[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(flush[15]),
        .O(int_flush_reg05_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_flush[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(flush[16]),
        .O(int_flush_reg05_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_flush[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(flush[17]),
        .O(int_flush_reg05_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_flush[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(flush[18]),
        .O(int_flush_reg05_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_flush[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(flush[19]),
        .O(int_flush_reg05_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_flush[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(flush[1]),
        .O(int_flush_reg05_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_flush[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(flush[20]),
        .O(int_flush_reg05_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_flush[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(flush[21]),
        .O(int_flush_reg05_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_flush[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(flush[22]),
        .O(int_flush_reg05_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_flush[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(flush[23]),
        .O(int_flush_reg05_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_flush[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(flush[24]),
        .O(int_flush_reg05_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_flush[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(flush[25]),
        .O(int_flush_reg05_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_flush[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(flush[26]),
        .O(int_flush_reg05_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_flush[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(flush[27]),
        .O(int_flush_reg05_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_flush[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(flush[28]),
        .O(int_flush_reg05_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_flush[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(flush[29]),
        .O(int_flush_reg05_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_flush[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(flush[2]),
        .O(int_flush_reg05_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_flush[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(flush[30]),
        .O(int_flush_reg05_out[30]));
  LUT6 #(
    .INIT(64'h0000000004000000)) 
    \int_flush[31]_i_1 
       (.I0(\waddr_reg_n_5_[6] ),
        .I1(\waddr_reg_n_5_[4] ),
        .I2(\FSM_onehot_wstate[3]_i_2_n_5 ),
        .I3(\waddr_reg_n_5_[3] ),
        .I4(\waddr_reg_n_5_[2] ),
        .I5(\waddr_reg_n_5_[5] ),
        .O(\int_flush[31]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_flush[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(flush[31]),
        .O(int_flush_reg05_out[31]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_flush[32]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(flush[32]),
        .O(int_flush_reg0[0]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_flush[33]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(flush[33]),
        .O(int_flush_reg0[1]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_flush[34]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(flush[34]),
        .O(int_flush_reg0[2]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_flush[35]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(flush[35]),
        .O(int_flush_reg0[3]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_flush[36]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(flush[36]),
        .O(int_flush_reg0[4]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_flush[37]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(flush[37]),
        .O(int_flush_reg0[5]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_flush[38]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(flush[38]),
        .O(int_flush_reg0[6]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_flush[39]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(flush[39]),
        .O(int_flush_reg0[7]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_flush[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(flush[3]),
        .O(int_flush_reg05_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_flush[40]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(flush[40]),
        .O(int_flush_reg0[8]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_flush[41]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(flush[41]),
        .O(int_flush_reg0[9]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_flush[42]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(flush[42]),
        .O(int_flush_reg0[10]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_flush[43]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(flush[43]),
        .O(int_flush_reg0[11]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_flush[44]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(flush[44]),
        .O(int_flush_reg0[12]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_flush[45]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(flush[45]),
        .O(int_flush_reg0[13]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_flush[46]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(flush[46]),
        .O(int_flush_reg0[14]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_flush[47]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(flush[47]),
        .O(int_flush_reg0[15]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_flush[48]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(flush[48]),
        .O(int_flush_reg0[16]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_flush[49]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(flush[49]),
        .O(int_flush_reg0[17]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_flush[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(flush[4]),
        .O(int_flush_reg05_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_flush[50]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(flush[50]),
        .O(int_flush_reg0[18]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_flush[51]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(flush[51]),
        .O(int_flush_reg0[19]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_flush[52]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(flush[52]),
        .O(int_flush_reg0[20]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_flush[53]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(flush[53]),
        .O(int_flush_reg0[21]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_flush[54]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(flush[54]),
        .O(int_flush_reg0[22]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_flush[55]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(flush[55]),
        .O(int_flush_reg0[23]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_flush[56]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(flush[56]),
        .O(int_flush_reg0[24]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_flush[57]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(flush[57]),
        .O(int_flush_reg0[25]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_flush[58]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(flush[58]),
        .O(int_flush_reg0[26]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_flush[59]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(flush[59]),
        .O(int_flush_reg0[27]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_flush[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(flush[5]),
        .O(int_flush_reg05_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_flush[60]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(flush[60]),
        .O(int_flush_reg0[28]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_flush[61]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(flush[61]),
        .O(int_flush_reg0[29]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_flush[62]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(flush[62]),
        .O(int_flush_reg0[30]));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \int_flush[63]_i_1 
       (.I0(\waddr_reg_n_5_[4] ),
        .I1(\waddr_reg_n_5_[6] ),
        .I2(\FSM_onehot_wstate[3]_i_2_n_5 ),
        .I3(\waddr_reg_n_5_[5] ),
        .I4(\waddr_reg_n_5_[3] ),
        .I5(\waddr_reg_n_5_[2] ),
        .O(\int_flush[63]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_flush[63]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(flush[63]),
        .O(int_flush_reg0[31]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_flush[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(flush[6]),
        .O(int_flush_reg05_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_flush[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(flush[7]),
        .O(int_flush_reg05_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_flush[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(flush[8]),
        .O(int_flush_reg05_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_flush[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(flush[9]),
        .O(int_flush_reg05_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_flush_reg[0] 
       (.C(ap_clk),
        .CE(\int_flush[31]_i_1_n_5 ),
        .D(int_flush_reg05_out[0]),
        .Q(flush[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_flush_reg[10] 
       (.C(ap_clk),
        .CE(\int_flush[31]_i_1_n_5 ),
        .D(int_flush_reg05_out[10]),
        .Q(flush[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_flush_reg[11] 
       (.C(ap_clk),
        .CE(\int_flush[31]_i_1_n_5 ),
        .D(int_flush_reg05_out[11]),
        .Q(flush[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_flush_reg[12] 
       (.C(ap_clk),
        .CE(\int_flush[31]_i_1_n_5 ),
        .D(int_flush_reg05_out[12]),
        .Q(flush[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_flush_reg[13] 
       (.C(ap_clk),
        .CE(\int_flush[31]_i_1_n_5 ),
        .D(int_flush_reg05_out[13]),
        .Q(flush[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_flush_reg[14] 
       (.C(ap_clk),
        .CE(\int_flush[31]_i_1_n_5 ),
        .D(int_flush_reg05_out[14]),
        .Q(flush[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_flush_reg[15] 
       (.C(ap_clk),
        .CE(\int_flush[31]_i_1_n_5 ),
        .D(int_flush_reg05_out[15]),
        .Q(flush[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_flush_reg[16] 
       (.C(ap_clk),
        .CE(\int_flush[31]_i_1_n_5 ),
        .D(int_flush_reg05_out[16]),
        .Q(flush[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_flush_reg[17] 
       (.C(ap_clk),
        .CE(\int_flush[31]_i_1_n_5 ),
        .D(int_flush_reg05_out[17]),
        .Q(flush[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_flush_reg[18] 
       (.C(ap_clk),
        .CE(\int_flush[31]_i_1_n_5 ),
        .D(int_flush_reg05_out[18]),
        .Q(flush[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_flush_reg[19] 
       (.C(ap_clk),
        .CE(\int_flush[31]_i_1_n_5 ),
        .D(int_flush_reg05_out[19]),
        .Q(flush[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_flush_reg[1] 
       (.C(ap_clk),
        .CE(\int_flush[31]_i_1_n_5 ),
        .D(int_flush_reg05_out[1]),
        .Q(flush[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_flush_reg[20] 
       (.C(ap_clk),
        .CE(\int_flush[31]_i_1_n_5 ),
        .D(int_flush_reg05_out[20]),
        .Q(flush[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_flush_reg[21] 
       (.C(ap_clk),
        .CE(\int_flush[31]_i_1_n_5 ),
        .D(int_flush_reg05_out[21]),
        .Q(flush[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_flush_reg[22] 
       (.C(ap_clk),
        .CE(\int_flush[31]_i_1_n_5 ),
        .D(int_flush_reg05_out[22]),
        .Q(flush[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_flush_reg[23] 
       (.C(ap_clk),
        .CE(\int_flush[31]_i_1_n_5 ),
        .D(int_flush_reg05_out[23]),
        .Q(flush[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_flush_reg[24] 
       (.C(ap_clk),
        .CE(\int_flush[31]_i_1_n_5 ),
        .D(int_flush_reg05_out[24]),
        .Q(flush[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_flush_reg[25] 
       (.C(ap_clk),
        .CE(\int_flush[31]_i_1_n_5 ),
        .D(int_flush_reg05_out[25]),
        .Q(flush[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_flush_reg[26] 
       (.C(ap_clk),
        .CE(\int_flush[31]_i_1_n_5 ),
        .D(int_flush_reg05_out[26]),
        .Q(flush[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_flush_reg[27] 
       (.C(ap_clk),
        .CE(\int_flush[31]_i_1_n_5 ),
        .D(int_flush_reg05_out[27]),
        .Q(flush[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_flush_reg[28] 
       (.C(ap_clk),
        .CE(\int_flush[31]_i_1_n_5 ),
        .D(int_flush_reg05_out[28]),
        .Q(flush[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_flush_reg[29] 
       (.C(ap_clk),
        .CE(\int_flush[31]_i_1_n_5 ),
        .D(int_flush_reg05_out[29]),
        .Q(flush[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_flush_reg[2] 
       (.C(ap_clk),
        .CE(\int_flush[31]_i_1_n_5 ),
        .D(int_flush_reg05_out[2]),
        .Q(flush[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_flush_reg[30] 
       (.C(ap_clk),
        .CE(\int_flush[31]_i_1_n_5 ),
        .D(int_flush_reg05_out[30]),
        .Q(flush[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_flush_reg[31] 
       (.C(ap_clk),
        .CE(\int_flush[31]_i_1_n_5 ),
        .D(int_flush_reg05_out[31]),
        .Q(flush[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_flush_reg[32] 
       (.C(ap_clk),
        .CE(\int_flush[63]_i_1_n_5 ),
        .D(int_flush_reg0[0]),
        .Q(flush[32]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_flush_reg[33] 
       (.C(ap_clk),
        .CE(\int_flush[63]_i_1_n_5 ),
        .D(int_flush_reg0[1]),
        .Q(flush[33]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_flush_reg[34] 
       (.C(ap_clk),
        .CE(\int_flush[63]_i_1_n_5 ),
        .D(int_flush_reg0[2]),
        .Q(flush[34]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_flush_reg[35] 
       (.C(ap_clk),
        .CE(\int_flush[63]_i_1_n_5 ),
        .D(int_flush_reg0[3]),
        .Q(flush[35]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_flush_reg[36] 
       (.C(ap_clk),
        .CE(\int_flush[63]_i_1_n_5 ),
        .D(int_flush_reg0[4]),
        .Q(flush[36]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_flush_reg[37] 
       (.C(ap_clk),
        .CE(\int_flush[63]_i_1_n_5 ),
        .D(int_flush_reg0[5]),
        .Q(flush[37]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_flush_reg[38] 
       (.C(ap_clk),
        .CE(\int_flush[63]_i_1_n_5 ),
        .D(int_flush_reg0[6]),
        .Q(flush[38]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_flush_reg[39] 
       (.C(ap_clk),
        .CE(\int_flush[63]_i_1_n_5 ),
        .D(int_flush_reg0[7]),
        .Q(flush[39]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_flush_reg[3] 
       (.C(ap_clk),
        .CE(\int_flush[31]_i_1_n_5 ),
        .D(int_flush_reg05_out[3]),
        .Q(flush[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_flush_reg[40] 
       (.C(ap_clk),
        .CE(\int_flush[63]_i_1_n_5 ),
        .D(int_flush_reg0[8]),
        .Q(flush[40]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_flush_reg[41] 
       (.C(ap_clk),
        .CE(\int_flush[63]_i_1_n_5 ),
        .D(int_flush_reg0[9]),
        .Q(flush[41]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_flush_reg[42] 
       (.C(ap_clk),
        .CE(\int_flush[63]_i_1_n_5 ),
        .D(int_flush_reg0[10]),
        .Q(flush[42]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_flush_reg[43] 
       (.C(ap_clk),
        .CE(\int_flush[63]_i_1_n_5 ),
        .D(int_flush_reg0[11]),
        .Q(flush[43]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_flush_reg[44] 
       (.C(ap_clk),
        .CE(\int_flush[63]_i_1_n_5 ),
        .D(int_flush_reg0[12]),
        .Q(flush[44]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_flush_reg[45] 
       (.C(ap_clk),
        .CE(\int_flush[63]_i_1_n_5 ),
        .D(int_flush_reg0[13]),
        .Q(flush[45]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_flush_reg[46] 
       (.C(ap_clk),
        .CE(\int_flush[63]_i_1_n_5 ),
        .D(int_flush_reg0[14]),
        .Q(flush[46]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_flush_reg[47] 
       (.C(ap_clk),
        .CE(\int_flush[63]_i_1_n_5 ),
        .D(int_flush_reg0[15]),
        .Q(flush[47]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_flush_reg[48] 
       (.C(ap_clk),
        .CE(\int_flush[63]_i_1_n_5 ),
        .D(int_flush_reg0[16]),
        .Q(flush[48]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_flush_reg[49] 
       (.C(ap_clk),
        .CE(\int_flush[63]_i_1_n_5 ),
        .D(int_flush_reg0[17]),
        .Q(flush[49]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_flush_reg[4] 
       (.C(ap_clk),
        .CE(\int_flush[31]_i_1_n_5 ),
        .D(int_flush_reg05_out[4]),
        .Q(flush[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_flush_reg[50] 
       (.C(ap_clk),
        .CE(\int_flush[63]_i_1_n_5 ),
        .D(int_flush_reg0[18]),
        .Q(flush[50]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_flush_reg[51] 
       (.C(ap_clk),
        .CE(\int_flush[63]_i_1_n_5 ),
        .D(int_flush_reg0[19]),
        .Q(flush[51]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_flush_reg[52] 
       (.C(ap_clk),
        .CE(\int_flush[63]_i_1_n_5 ),
        .D(int_flush_reg0[20]),
        .Q(flush[52]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_flush_reg[53] 
       (.C(ap_clk),
        .CE(\int_flush[63]_i_1_n_5 ),
        .D(int_flush_reg0[21]),
        .Q(flush[53]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_flush_reg[54] 
       (.C(ap_clk),
        .CE(\int_flush[63]_i_1_n_5 ),
        .D(int_flush_reg0[22]),
        .Q(flush[54]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_flush_reg[55] 
       (.C(ap_clk),
        .CE(\int_flush[63]_i_1_n_5 ),
        .D(int_flush_reg0[23]),
        .Q(flush[55]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_flush_reg[56] 
       (.C(ap_clk),
        .CE(\int_flush[63]_i_1_n_5 ),
        .D(int_flush_reg0[24]),
        .Q(flush[56]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_flush_reg[57] 
       (.C(ap_clk),
        .CE(\int_flush[63]_i_1_n_5 ),
        .D(int_flush_reg0[25]),
        .Q(flush[57]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_flush_reg[58] 
       (.C(ap_clk),
        .CE(\int_flush[63]_i_1_n_5 ),
        .D(int_flush_reg0[26]),
        .Q(flush[58]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_flush_reg[59] 
       (.C(ap_clk),
        .CE(\int_flush[63]_i_1_n_5 ),
        .D(int_flush_reg0[27]),
        .Q(flush[59]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_flush_reg[5] 
       (.C(ap_clk),
        .CE(\int_flush[31]_i_1_n_5 ),
        .D(int_flush_reg05_out[5]),
        .Q(flush[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_flush_reg[60] 
       (.C(ap_clk),
        .CE(\int_flush[63]_i_1_n_5 ),
        .D(int_flush_reg0[28]),
        .Q(flush[60]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_flush_reg[61] 
       (.C(ap_clk),
        .CE(\int_flush[63]_i_1_n_5 ),
        .D(int_flush_reg0[29]),
        .Q(flush[61]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_flush_reg[62] 
       (.C(ap_clk),
        .CE(\int_flush[63]_i_1_n_5 ),
        .D(int_flush_reg0[30]),
        .Q(flush[62]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_flush_reg[63] 
       (.C(ap_clk),
        .CE(\int_flush[63]_i_1_n_5 ),
        .D(int_flush_reg0[31]),
        .Q(flush[63]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_flush_reg[6] 
       (.C(ap_clk),
        .CE(\int_flush[31]_i_1_n_5 ),
        .D(int_flush_reg05_out[6]),
        .Q(flush[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_flush_reg[7] 
       (.C(ap_clk),
        .CE(\int_flush[31]_i_1_n_5 ),
        .D(int_flush_reg05_out[7]),
        .Q(flush[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_flush_reg[8] 
       (.C(ap_clk),
        .CE(\int_flush[31]_i_1_n_5 ),
        .D(int_flush_reg05_out[8]),
        .Q(flush[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_flush_reg[9] 
       (.C(ap_clk),
        .CE(\int_flush[31]_i_1_n_5 ),
        .D(int_flush_reg05_out[9]),
        .Q(flush[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'hFE02)) 
    int_gie_i_1
       (.I0(s_axi_control_WDATA[0]),
        .I1(int_ap_start_i_3_n_5),
        .I2(\int_isr[0]_i_2_n_5 ),
        .I3(int_gie_reg_n_5),
        .O(int_gie_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_5),
        .Q(int_gie_reg_n_5),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h2)) 
    \int_ier[1]_i_1 
       (.I0(\int_ier[1]_i_2_n_5 ),
        .I1(int_ap_start_i_4_n_5),
        .O(int_ier10_out));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'h00000100)) 
    \int_ier[1]_i_2 
       (.I0(\FSM_onehot_wstate[3]_i_2_n_5 ),
        .I1(\waddr_reg_n_5_[6] ),
        .I2(\waddr_reg_n_5_[4] ),
        .I3(\waddr_reg_n_5_[3] ),
        .I4(\waddr_reg_n_5_[5] ),
        .O(\int_ier[1]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(int_ier10_out),
        .D(s_axi_control_WDATA[0]),
        .Q(\int_ier_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(int_ier10_out),
        .D(s_axi_control_WDATA[1]),
        .Q(p_0_in),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    int_interrupt_i_1
       (.I0(int_gie_reg_n_5),
        .I1(\int_isr_reg_n_5_[1] ),
        .I2(\int_isr_reg_n_5_[0] ),
        .O(int_interrupt0));
  FDRE #(
    .INIT(1'b0)) 
    int_interrupt_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_interrupt0),
        .Q(interrupt),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFDFDFDFFF202020)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(\int_isr[0]_i_2_n_5 ),
        .I2(\int_ier[1]_i_2_n_5 ),
        .I3(ap_sync_done),
        .I4(\int_ier_reg_n_5_[0] ),
        .I5(\int_isr_reg_n_5_[0] ),
        .O(\int_isr[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \int_isr[0]_i_2 
       (.I0(s_axi_control_WSTRB[0]),
        .I1(\waddr_reg_n_5_[2] ),
        .O(\int_isr[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hFFDFDFDFFF202020)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(\int_isr[0]_i_2_n_5 ),
        .I2(\int_ier[1]_i_2_n_5 ),
        .I3(p_0_in),
        .I4(ap_sync_ready),
        .I5(\int_isr_reg_n_5_[1] ),
        .O(\int_isr[1]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_5 ),
        .Q(\int_isr_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_5 ),
        .Q(\int_isr_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_out_r_reg_n_5_[0] ),
        .O(int_out_r_reg03_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(in[8]),
        .O(int_out_r_reg03_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(in[9]),
        .O(int_out_r_reg03_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(in[10]),
        .O(int_out_r_reg03_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(in[11]),
        .O(int_out_r_reg03_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(in[12]),
        .O(int_out_r_reg03_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(in[13]),
        .O(int_out_r_reg03_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(in[14]),
        .O(int_out_r_reg03_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(in[15]),
        .O(int_out_r_reg03_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(in[16]),
        .O(int_out_r_reg03_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(in[17]),
        .O(int_out_r_reg03_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_out_r_reg_n_5_[1] ),
        .O(int_out_r_reg03_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(in[18]),
        .O(int_out_r_reg03_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(in[19]),
        .O(int_out_r_reg03_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(in[20]),
        .O(int_out_r_reg03_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(in[21]),
        .O(int_out_r_reg03_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(in[22]),
        .O(int_out_r_reg03_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(in[23]),
        .O(int_out_r_reg03_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(in[24]),
        .O(int_out_r_reg03_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(in[25]),
        .O(int_out_r_reg03_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(in[26]),
        .O(int_out_r_reg03_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(in[27]),
        .O(int_out_r_reg03_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(in[0]),
        .O(int_out_r_reg03_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(in[28]),
        .O(int_out_r_reg03_out[30]));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \int_out_r[31]_i_1 
       (.I0(\waddr_reg_n_5_[4] ),
        .I1(\waddr_reg_n_5_[6] ),
        .I2(\FSM_onehot_wstate[3]_i_2_n_5 ),
        .I3(\waddr_reg_n_5_[5] ),
        .I4(\waddr_reg_n_5_[3] ),
        .I5(\waddr_reg_n_5_[2] ),
        .O(\int_out_r[31]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(in[29]),
        .O(int_out_r_reg03_out[31]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[32]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(in[30]),
        .O(int_out_r_reg0[0]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[33]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(in[31]),
        .O(int_out_r_reg0[1]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[34]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(in[32]),
        .O(int_out_r_reg0[2]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[35]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(in[33]),
        .O(int_out_r_reg0[3]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[36]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(in[34]),
        .O(int_out_r_reg0[4]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[37]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(in[35]),
        .O(int_out_r_reg0[5]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[38]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(in[36]),
        .O(int_out_r_reg0[6]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[39]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(in[37]),
        .O(int_out_r_reg0[7]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(in[1]),
        .O(int_out_r_reg03_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[40]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(in[38]),
        .O(int_out_r_reg0[8]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[41]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(in[39]),
        .O(int_out_r_reg0[9]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[42]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(in[40]),
        .O(int_out_r_reg0[10]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[43]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(in[41]),
        .O(int_out_r_reg0[11]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[44]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(in[42]),
        .O(int_out_r_reg0[12]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[45]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(in[43]),
        .O(int_out_r_reg0[13]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[46]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(in[44]),
        .O(int_out_r_reg0[14]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[47]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(in[45]),
        .O(int_out_r_reg0[15]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[48]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(in[46]),
        .O(int_out_r_reg0[16]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[49]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(in[47]),
        .O(int_out_r_reg0[17]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(in[2]),
        .O(int_out_r_reg03_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[50]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(in[48]),
        .O(int_out_r_reg0[18]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[51]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(in[49]),
        .O(int_out_r_reg0[19]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[52]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(in[50]),
        .O(int_out_r_reg0[20]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[53]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(in[51]),
        .O(int_out_r_reg0[21]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[54]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(in[52]),
        .O(int_out_r_reg0[22]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[55]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(in[53]),
        .O(int_out_r_reg0[23]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[56]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(in[54]),
        .O(int_out_r_reg0[24]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[57]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(in[55]),
        .O(int_out_r_reg0[25]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[58]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(in[56]),
        .O(int_out_r_reg0[26]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[59]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(in[57]),
        .O(int_out_r_reg0[27]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(in[3]),
        .O(int_out_r_reg03_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[60]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(in[58]),
        .O(int_out_r_reg0[28]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[61]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(in[59]),
        .O(int_out_r_reg0[29]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[62]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(in[60]),
        .O(int_out_r_reg0[30]));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    \int_out_r[63]_i_1 
       (.I0(\waddr_reg_n_5_[6] ),
        .I1(\waddr_reg_n_5_[4] ),
        .I2(\FSM_onehot_wstate[3]_i_2_n_5 ),
        .I3(\waddr_reg_n_5_[5] ),
        .I4(\waddr_reg_n_5_[3] ),
        .I5(\waddr_reg_n_5_[2] ),
        .O(\int_out_r[63]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[63]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(in[61]),
        .O(int_out_r_reg0[31]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(in[4]),
        .O(int_out_r_reg03_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(in[5]),
        .O(int_out_r_reg03_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(in[6]),
        .O(int_out_r_reg03_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_r[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(in[7]),
        .O(int_out_r_reg03_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[0] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_5 ),
        .D(int_out_r_reg03_out[0]),
        .Q(\int_out_r_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[10] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_5 ),
        .D(int_out_r_reg03_out[10]),
        .Q(in[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[11] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_5 ),
        .D(int_out_r_reg03_out[11]),
        .Q(in[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[12] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_5 ),
        .D(int_out_r_reg03_out[12]),
        .Q(in[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[13] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_5 ),
        .D(int_out_r_reg03_out[13]),
        .Q(in[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[14] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_5 ),
        .D(int_out_r_reg03_out[14]),
        .Q(in[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[15] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_5 ),
        .D(int_out_r_reg03_out[15]),
        .Q(in[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[16] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_5 ),
        .D(int_out_r_reg03_out[16]),
        .Q(in[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[17] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_5 ),
        .D(int_out_r_reg03_out[17]),
        .Q(in[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[18] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_5 ),
        .D(int_out_r_reg03_out[18]),
        .Q(in[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[19] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_5 ),
        .D(int_out_r_reg03_out[19]),
        .Q(in[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[1] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_5 ),
        .D(int_out_r_reg03_out[1]),
        .Q(\int_out_r_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[20] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_5 ),
        .D(int_out_r_reg03_out[20]),
        .Q(in[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[21] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_5 ),
        .D(int_out_r_reg03_out[21]),
        .Q(in[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[22] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_5 ),
        .D(int_out_r_reg03_out[22]),
        .Q(in[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[23] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_5 ),
        .D(int_out_r_reg03_out[23]),
        .Q(in[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[24] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_5 ),
        .D(int_out_r_reg03_out[24]),
        .Q(in[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[25] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_5 ),
        .D(int_out_r_reg03_out[25]),
        .Q(in[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[26] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_5 ),
        .D(int_out_r_reg03_out[26]),
        .Q(in[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[27] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_5 ),
        .D(int_out_r_reg03_out[27]),
        .Q(in[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[28] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_5 ),
        .D(int_out_r_reg03_out[28]),
        .Q(in[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[29] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_5 ),
        .D(int_out_r_reg03_out[29]),
        .Q(in[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[2] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_5 ),
        .D(int_out_r_reg03_out[2]),
        .Q(in[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[30] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_5 ),
        .D(int_out_r_reg03_out[30]),
        .Q(in[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[31] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_5 ),
        .D(int_out_r_reg03_out[31]),
        .Q(in[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[32] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_5 ),
        .D(int_out_r_reg0[0]),
        .Q(in[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[33] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_5 ),
        .D(int_out_r_reg0[1]),
        .Q(in[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[34] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_5 ),
        .D(int_out_r_reg0[2]),
        .Q(in[32]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[35] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_5 ),
        .D(int_out_r_reg0[3]),
        .Q(in[33]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[36] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_5 ),
        .D(int_out_r_reg0[4]),
        .Q(in[34]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[37] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_5 ),
        .D(int_out_r_reg0[5]),
        .Q(in[35]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[38] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_5 ),
        .D(int_out_r_reg0[6]),
        .Q(in[36]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[39] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_5 ),
        .D(int_out_r_reg0[7]),
        .Q(in[37]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[3] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_5 ),
        .D(int_out_r_reg03_out[3]),
        .Q(in[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[40] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_5 ),
        .D(int_out_r_reg0[8]),
        .Q(in[38]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[41] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_5 ),
        .D(int_out_r_reg0[9]),
        .Q(in[39]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[42] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_5 ),
        .D(int_out_r_reg0[10]),
        .Q(in[40]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[43] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_5 ),
        .D(int_out_r_reg0[11]),
        .Q(in[41]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[44] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_5 ),
        .D(int_out_r_reg0[12]),
        .Q(in[42]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[45] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_5 ),
        .D(int_out_r_reg0[13]),
        .Q(in[43]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[46] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_5 ),
        .D(int_out_r_reg0[14]),
        .Q(in[44]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[47] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_5 ),
        .D(int_out_r_reg0[15]),
        .Q(in[45]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[48] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_5 ),
        .D(int_out_r_reg0[16]),
        .Q(in[46]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[49] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_5 ),
        .D(int_out_r_reg0[17]),
        .Q(in[47]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[4] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_5 ),
        .D(int_out_r_reg03_out[4]),
        .Q(in[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[50] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_5 ),
        .D(int_out_r_reg0[18]),
        .Q(in[48]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[51] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_5 ),
        .D(int_out_r_reg0[19]),
        .Q(in[49]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[52] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_5 ),
        .D(int_out_r_reg0[20]),
        .Q(in[50]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[53] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_5 ),
        .D(int_out_r_reg0[21]),
        .Q(in[51]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[54] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_5 ),
        .D(int_out_r_reg0[22]),
        .Q(in[52]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[55] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_5 ),
        .D(int_out_r_reg0[23]),
        .Q(in[53]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[56] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_5 ),
        .D(int_out_r_reg0[24]),
        .Q(in[54]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[57] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_5 ),
        .D(int_out_r_reg0[25]),
        .Q(in[55]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[58] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_5 ),
        .D(int_out_r_reg0[26]),
        .Q(in[56]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[59] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_5 ),
        .D(int_out_r_reg0[27]),
        .Q(in[57]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[5] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_5 ),
        .D(int_out_r_reg03_out[5]),
        .Q(in[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[60] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_5 ),
        .D(int_out_r_reg0[28]),
        .Q(in[58]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[61] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_5 ),
        .D(int_out_r_reg0[29]),
        .Q(in[59]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[62] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_5 ),
        .D(int_out_r_reg0[30]),
        .Q(in[60]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[63] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_5 ),
        .D(int_out_r_reg0[31]),
        .Q(in[61]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[6] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_5 ),
        .D(int_out_r_reg03_out[6]),
        .Q(in[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[7] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_5 ),
        .D(int_out_r_reg03_out[7]),
        .Q(in[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[8] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_5 ),
        .D(int_out_r_reg03_out[8]),
        .Q(in[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[9] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_5 ),
        .D(int_out_r_reg03_out[9]),
        .Q(in[7]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hEFAA)) 
    int_task_ap_done_i_1
       (.I0(task_ap_done),
        .I1(int_task_ap_done_i_3_n_5),
        .I2(int_task_ap_done_i_4_n_5),
        .I3(int_task_ap_done__0),
        .O(int_task_ap_done_i_1_n_5));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    int_task_ap_done_i_3
       (.I0(s_axi_control_ARADDR[6]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[1]),
        .O(int_task_ap_done_i_3_n_5));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    int_task_ap_done_i_4
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_control_ARVALID),
        .I2(s_axi_control_ARADDR[0]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(s_axi_control_ARADDR[5]),
        .O(int_task_ap_done_i_4_n_5));
  FDRE #(
    .INIT(1'b0)) 
    int_task_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_task_ap_done_i_1_n_5),
        .Q(int_task_ap_done__0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \int_written[63]_i_1 
       (.I0(icmp_ln31_reg_313),
        .I1(\int_written[63]_i_3_n_5 ),
        .I2(\int_written[63]_i_4_n_5 ),
        .I3(\int_written[63]_i_5_n_5 ),
        .I4(\int_written[63]_i_6_n_5 ),
        .I5(\int_written_reg[63]_0 ),
        .O(sel));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \int_written[63]_i_10 
       (.I0(flush[44]),
        .I1(flush[36]),
        .I2(flush[60]),
        .I3(flush[48]),
        .O(\int_written[63]_i_10_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \int_written[63]_i_11 
       (.I0(flush[12]),
        .I1(flush[1]),
        .I2(flush[24]),
        .I3(flush[22]),
        .O(\int_written[63]_i_11_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \int_written[63]_i_12 
       (.I0(flush[39]),
        .I1(flush[37]),
        .I2(flush[61]),
        .I3(flush[49]),
        .O(\int_written[63]_i_12_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \int_written[63]_i_13 
       (.I0(flush[7]),
        .I1(flush[8]),
        .I2(flush[25]),
        .I3(flush[23]),
        .O(\int_written[63]_i_13_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \int_written[63]_i_14 
       (.I0(flush[47]),
        .I1(flush[35]),
        .I2(flush[59]),
        .I3(flush[51]),
        .O(\int_written[63]_i_14_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \int_written[63]_i_15 
       (.I0(flush[11]),
        .I1(flush[3]),
        .I2(flush[27]),
        .I3(flush[15]),
        .O(\int_written[63]_i_15_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \int_written[63]_i_16 
       (.I0(flush[40]),
        .I1(flush[38]),
        .I2(flush[62]),
        .I3(flush[50]),
        .O(\int_written[63]_i_16_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \int_written[63]_i_17 
       (.I0(flush[14]),
        .I1(flush[0]),
        .I2(flush[26]),
        .I3(flush[18]),
        .O(\int_written[63]_i_17_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \int_written[63]_i_18 
       (.I0(flush[42]),
        .I1(flush[30]),
        .I2(flush[54]),
        .I3(flush[52]),
        .O(\int_written[63]_i_18_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \int_written[63]_i_19 
       (.I0(flush[6]),
        .I1(flush[4]),
        .I2(flush[28]),
        .I3(flush[16]),
        .O(\int_written[63]_i_19_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \int_written[63]_i_20 
       (.I0(flush[43]),
        .I1(flush[31]),
        .I2(flush[55]),
        .I3(flush[53]),
        .O(\int_written[63]_i_20_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \int_written[63]_i_21 
       (.I0(flush[63]),
        .I1(flush[13]),
        .I2(flush[29]),
        .I3(flush[17]),
        .O(\int_written[63]_i_21_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \int_written[63]_i_22 
       (.I0(flush[41]),
        .I1(flush[33]),
        .I2(flush[57]),
        .I3(flush[45]),
        .O(\int_written[63]_i_22_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \int_written[63]_i_23 
       (.I0(flush[9]),
        .I1(flush[2]),
        .I2(flush[21]),
        .I3(flush[19]),
        .O(\int_written[63]_i_23_n_5 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \int_written[63]_i_3 
       (.I0(\int_written[63]_i_8_n_5 ),
        .I1(\int_written[63]_i_9_n_5 ),
        .I2(\int_written[63]_i_10_n_5 ),
        .I3(\int_written[63]_i_11_n_5 ),
        .O(\int_written[63]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \int_written[63]_i_4 
       (.I0(\int_written[63]_i_12_n_5 ),
        .I1(\int_written[63]_i_13_n_5 ),
        .I2(\int_written[63]_i_14_n_5 ),
        .I3(\int_written[63]_i_15_n_5 ),
        .O(\int_written[63]_i_4_n_5 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \int_written[63]_i_5 
       (.I0(\int_written[63]_i_16_n_5 ),
        .I1(\int_written[63]_i_17_n_5 ),
        .I2(\int_written[63]_i_18_n_5 ),
        .I3(\int_written[63]_i_19_n_5 ),
        .O(\int_written[63]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \int_written[63]_i_6 
       (.I0(\int_written[63]_i_20_n_5 ),
        .I1(\int_written[63]_i_21_n_5 ),
        .I2(\int_written[63]_i_22_n_5 ),
        .I3(\int_written[63]_i_23_n_5 ),
        .O(\int_written[63]_i_6_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \int_written[63]_i_8 
       (.I0(flush[46]),
        .I1(flush[34]),
        .I2(flush[58]),
        .I3(flush[56]),
        .O(\int_written[63]_i_8_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \int_written[63]_i_9 
       (.I0(flush[10]),
        .I1(flush[5]),
        .I2(flush[32]),
        .I3(flush[20]),
        .O(\int_written[63]_i_9_n_5 ));
  LUT6 #(
    .INIT(64'hEFFFFFFF0000FFFF)) 
    int_written_ap_vld_i_1
       (.I0(s_axi_control_ARADDR[2]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(s_axi_control_ARADDR[6]),
        .I3(int_task_ap_done_i_4_n_5),
        .I4(\icmp_ln31_reg_313_reg[0] ),
        .I5(int_written_ap_vld__0),
        .O(int_written_ap_vld_i_1_n_5));
  FDRE int_written_ap_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_written_ap_vld_i_1_n_5),
        .Q(int_written_ap_vld__0),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[0] 
       (.C(ap_clk),
        .CE(sel),
        .D(D[0]),
        .Q(\int_written_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[10] 
       (.C(ap_clk),
        .CE(sel),
        .D(D[10]),
        .Q(\int_written_reg_n_5_[10] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[11] 
       (.C(ap_clk),
        .CE(sel),
        .D(D[11]),
        .Q(\int_written_reg_n_5_[11] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[12] 
       (.C(ap_clk),
        .CE(sel),
        .D(D[12]),
        .Q(\int_written_reg_n_5_[12] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[13] 
       (.C(ap_clk),
        .CE(sel),
        .D(D[13]),
        .Q(\int_written_reg_n_5_[13] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[14] 
       (.C(ap_clk),
        .CE(sel),
        .D(D[14]),
        .Q(\int_written_reg_n_5_[14] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[15] 
       (.C(ap_clk),
        .CE(sel),
        .D(D[15]),
        .Q(\int_written_reg_n_5_[15] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[16] 
       (.C(ap_clk),
        .CE(sel),
        .D(D[16]),
        .Q(\int_written_reg_n_5_[16] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[17] 
       (.C(ap_clk),
        .CE(sel),
        .D(D[17]),
        .Q(\int_written_reg_n_5_[17] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[18] 
       (.C(ap_clk),
        .CE(sel),
        .D(D[18]),
        .Q(\int_written_reg_n_5_[18] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[19] 
       (.C(ap_clk),
        .CE(sel),
        .D(D[19]),
        .Q(\int_written_reg_n_5_[19] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[1] 
       (.C(ap_clk),
        .CE(sel),
        .D(D[1]),
        .Q(\int_written_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[20] 
       (.C(ap_clk),
        .CE(sel),
        .D(D[20]),
        .Q(\int_written_reg_n_5_[20] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[21] 
       (.C(ap_clk),
        .CE(sel),
        .D(D[21]),
        .Q(\int_written_reg_n_5_[21] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[22] 
       (.C(ap_clk),
        .CE(sel),
        .D(D[22]),
        .Q(\int_written_reg_n_5_[22] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[23] 
       (.C(ap_clk),
        .CE(sel),
        .D(D[23]),
        .Q(\int_written_reg_n_5_[23] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[24] 
       (.C(ap_clk),
        .CE(sel),
        .D(D[24]),
        .Q(\int_written_reg_n_5_[24] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[25] 
       (.C(ap_clk),
        .CE(sel),
        .D(D[25]),
        .Q(\int_written_reg_n_5_[25] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[26] 
       (.C(ap_clk),
        .CE(sel),
        .D(D[26]),
        .Q(\int_written_reg_n_5_[26] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[27] 
       (.C(ap_clk),
        .CE(sel),
        .D(D[27]),
        .Q(\int_written_reg_n_5_[27] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[28] 
       (.C(ap_clk),
        .CE(sel),
        .D(D[28]),
        .Q(\int_written_reg_n_5_[28] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[29] 
       (.C(ap_clk),
        .CE(sel),
        .D(D[29]),
        .Q(\int_written_reg_n_5_[29] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[2] 
       (.C(ap_clk),
        .CE(sel),
        .D(D[2]),
        .Q(\int_written_reg_n_5_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[30] 
       (.C(ap_clk),
        .CE(sel),
        .D(D[30]),
        .Q(\int_written_reg_n_5_[30] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[31] 
       (.C(ap_clk),
        .CE(sel),
        .D(D[31]),
        .Q(\int_written_reg_n_5_[31] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[32] 
       (.C(ap_clk),
        .CE(sel),
        .D(D[32]),
        .Q(data11[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[33] 
       (.C(ap_clk),
        .CE(sel),
        .D(D[33]),
        .Q(data11[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[34] 
       (.C(ap_clk),
        .CE(sel),
        .D(D[34]),
        .Q(data11[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[35] 
       (.C(ap_clk),
        .CE(sel),
        .D(D[35]),
        .Q(data11[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[36] 
       (.C(ap_clk),
        .CE(sel),
        .D(D[36]),
        .Q(data11[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[37] 
       (.C(ap_clk),
        .CE(sel),
        .D(D[37]),
        .Q(data11[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[38] 
       (.C(ap_clk),
        .CE(sel),
        .D(D[38]),
        .Q(data11[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[39] 
       (.C(ap_clk),
        .CE(sel),
        .D(D[39]),
        .Q(data11[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[3] 
       (.C(ap_clk),
        .CE(sel),
        .D(D[3]),
        .Q(\int_written_reg_n_5_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[40] 
       (.C(ap_clk),
        .CE(sel),
        .D(D[40]),
        .Q(data11[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[41] 
       (.C(ap_clk),
        .CE(sel),
        .D(D[41]),
        .Q(data11[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[42] 
       (.C(ap_clk),
        .CE(sel),
        .D(D[42]),
        .Q(data11[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[43] 
       (.C(ap_clk),
        .CE(sel),
        .D(D[43]),
        .Q(data11[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[44] 
       (.C(ap_clk),
        .CE(sel),
        .D(D[44]),
        .Q(data11[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[45] 
       (.C(ap_clk),
        .CE(sel),
        .D(D[45]),
        .Q(data11[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[46] 
       (.C(ap_clk),
        .CE(sel),
        .D(D[46]),
        .Q(data11[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[47] 
       (.C(ap_clk),
        .CE(sel),
        .D(D[47]),
        .Q(data11[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[48] 
       (.C(ap_clk),
        .CE(sel),
        .D(D[48]),
        .Q(data11[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[49] 
       (.C(ap_clk),
        .CE(sel),
        .D(D[49]),
        .Q(data11[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[4] 
       (.C(ap_clk),
        .CE(sel),
        .D(D[4]),
        .Q(\int_written_reg_n_5_[4] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[50] 
       (.C(ap_clk),
        .CE(sel),
        .D(D[50]),
        .Q(data11[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[51] 
       (.C(ap_clk),
        .CE(sel),
        .D(D[51]),
        .Q(data11[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[52] 
       (.C(ap_clk),
        .CE(sel),
        .D(D[52]),
        .Q(data11[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[53] 
       (.C(ap_clk),
        .CE(sel),
        .D(D[53]),
        .Q(data11[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[54] 
       (.C(ap_clk),
        .CE(sel),
        .D(D[54]),
        .Q(data11[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[55] 
       (.C(ap_clk),
        .CE(sel),
        .D(D[55]),
        .Q(data11[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[56] 
       (.C(ap_clk),
        .CE(sel),
        .D(D[56]),
        .Q(data11[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[57] 
       (.C(ap_clk),
        .CE(sel),
        .D(D[57]),
        .Q(data11[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[58] 
       (.C(ap_clk),
        .CE(sel),
        .D(D[58]),
        .Q(data11[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[59] 
       (.C(ap_clk),
        .CE(sel),
        .D(D[59]),
        .Q(data11[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[5] 
       (.C(ap_clk),
        .CE(sel),
        .D(D[5]),
        .Q(\int_written_reg_n_5_[5] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[60] 
       (.C(ap_clk),
        .CE(sel),
        .D(D[60]),
        .Q(data11[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[61] 
       (.C(ap_clk),
        .CE(sel),
        .D(D[61]),
        .Q(data11[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[62] 
       (.C(ap_clk),
        .CE(sel),
        .D(D[62]),
        .Q(data11[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[63] 
       (.C(ap_clk),
        .CE(sel),
        .D(D[63]),
        .Q(data11[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[6] 
       (.C(ap_clk),
        .CE(sel),
        .D(D[6]),
        .Q(\int_written_reg_n_5_[6] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[7] 
       (.C(ap_clk),
        .CE(sel),
        .D(D[7]),
        .Q(\int_written_reg_n_5_[7] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[8] 
       (.C(ap_clk),
        .CE(sel),
        .D(D[8]),
        .Q(\int_written_reg_n_5_[8] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_written_reg[9] 
       (.C(ap_clk),
        .CE(sel),
        .D(D[9]),
        .Q(\int_written_reg_n_5_[9] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h1010FF00)) 
    \rdata[0]_i_1 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(\rdata[0]_i_2_n_5 ),
        .I3(\rdata[0]_i_3_n_5 ),
        .I4(s_axi_control_ARADDR[6]),
        .O(\rdata[0]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \rdata[0]_i_2 
       (.I0(circular[32]),
        .I1(circular[0]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(int_written_ap_vld__0),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_3 
       (.I0(\rdata[0]_i_4_n_5 ),
        .I1(\rdata[0]_i_5_n_5 ),
        .I2(s_axi_control_ARADDR[5]),
        .I3(\rdata[0]_i_6_n_5 ),
        .I4(s_axi_control_ARADDR[3]),
        .I5(\rdata[0]_i_7_n_5 ),
        .O(\rdata[0]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[0]_i_4 
       (.I0(data11[0]),
        .I1(\int_written_reg_n_5_[0] ),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(\int_out_r_reg_n_5_[0] ),
        .O(\rdata[0]_i_4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \rdata[0]_i_5 
       (.I0(in[30]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(flush[32]),
        .I3(s_axi_control_ARADDR[2]),
        .O(\rdata[0]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \rdata[0]_i_6 
       (.I0(flush[0]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(\int_isr_reg_n_5_[0] ),
        .I3(s_axi_control_ARADDR[2]),
        .I4(\int_ier_reg_n_5_[0] ),
        .O(\rdata[0]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_7 
       (.I0(if_din[32]),
        .I1(if_din[0]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(int_gie_reg_n_5),
        .I4(s_axi_control_ARADDR[2]),
        .I5(ap_start),
        .O(\rdata[0]_i_7_n_5 ));
  LUT5 #(
    .INIT(32'h4540FFFF)) 
    \rdata[10]_i_1 
       (.I0(s_axi_control_ARADDR[6]),
        .I1(\rdata[10]_i_2_n_5 ),
        .I2(s_axi_control_ARADDR[5]),
        .I3(\rdata[10]_i_3_n_5 ),
        .I4(\rdata[10]_i_4_n_5 ),
        .O(\rdata[10]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h88888888B8BBB888)) 
    \rdata[10]_i_2 
       (.I0(\rdata[10]_i_5_n_5 ),
        .I1(s_axi_control_ARADDR[3]),
        .I2(in[40]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(flush[42]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[10]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hBB30883000000000)) 
    \rdata[10]_i_3 
       (.I0(flush[10]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(if_din[10]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(if_din[42]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[10]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'h57F7)) 
    \rdata[10]_i_4 
       (.I0(\rdata[1]_i_3_n_5 ),
        .I1(circular[10]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(circular[42]),
        .O(\rdata[10]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[10]_i_5 
       (.I0(data11[10]),
        .I1(\int_written_reg_n_5_[10] ),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(in[8]),
        .O(\rdata[10]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'h4540FFFF)) 
    \rdata[11]_i_1 
       (.I0(s_axi_control_ARADDR[6]),
        .I1(\rdata[11]_i_2_n_5 ),
        .I2(s_axi_control_ARADDR[5]),
        .I3(\rdata[11]_i_3_n_5 ),
        .I4(\rdata[11]_i_4_n_5 ),
        .O(\rdata[11]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h88888888B8BBB888)) 
    \rdata[11]_i_2 
       (.I0(\rdata[11]_i_5_n_5 ),
        .I1(s_axi_control_ARADDR[3]),
        .I2(in[41]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(flush[43]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[11]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hBB30883000000000)) 
    \rdata[11]_i_3 
       (.I0(flush[11]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(if_din[11]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(if_din[43]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[11]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'h57F7)) 
    \rdata[11]_i_4 
       (.I0(\rdata[1]_i_3_n_5 ),
        .I1(circular[11]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(circular[43]),
        .O(\rdata[11]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[11]_i_5 
       (.I0(data11[11]),
        .I1(\int_written_reg_n_5_[11] ),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(in[9]),
        .O(\rdata[11]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'h4540FFFF)) 
    \rdata[12]_i_1 
       (.I0(s_axi_control_ARADDR[6]),
        .I1(\rdata[12]_i_2_n_5 ),
        .I2(s_axi_control_ARADDR[5]),
        .I3(\rdata[12]_i_3_n_5 ),
        .I4(\rdata[12]_i_4_n_5 ),
        .O(\rdata[12]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h88888888B8BBB888)) 
    \rdata[12]_i_2 
       (.I0(\rdata[12]_i_5_n_5 ),
        .I1(s_axi_control_ARADDR[3]),
        .I2(in[42]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(flush[44]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[12]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hBB30883000000000)) 
    \rdata[12]_i_3 
       (.I0(flush[12]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(if_din[12]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(if_din[44]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[12]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'h57F7)) 
    \rdata[12]_i_4 
       (.I0(\rdata[1]_i_3_n_5 ),
        .I1(circular[12]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(circular[44]),
        .O(\rdata[12]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[12]_i_5 
       (.I0(data11[12]),
        .I1(\int_written_reg_n_5_[12] ),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(in[10]),
        .O(\rdata[12]_i_5_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h0DFF)) 
    \rdata[13]_i_1 
       (.I0(\rdata[13]_i_2_n_5 ),
        .I1(\rdata[13]_i_3_n_5 ),
        .I2(s_axi_control_ARADDR[6]),
        .I3(\rdata[13]_i_4_n_5 ),
        .O(\rdata[13]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hAFAFBABFFFFFBABF)) 
    \rdata[13]_i_2 
       (.I0(\rdata[30]_i_8_n_5 ),
        .I1(if_din[45]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(if_din[13]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(flush[13]),
        .O(\rdata[13]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
    \rdata[13]_i_3 
       (.I0(in[43]),
        .I1(flush[45]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(\rdata[30]_i_7_n_5 ),
        .I4(\rdata[30]_i_6_n_5 ),
        .I5(\rdata[13]_i_5_n_5 ),
        .O(\rdata[13]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'h57F7)) 
    \rdata[13]_i_4 
       (.I0(\rdata[1]_i_3_n_5 ),
        .I1(circular[13]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(circular[45]),
        .O(\rdata[13]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[13]_i_5 
       (.I0(data11[13]),
        .I1(\int_written_reg_n_5_[13] ),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(in[11]),
        .O(\rdata[13]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'h4540FFFF)) 
    \rdata[14]_i_1 
       (.I0(s_axi_control_ARADDR[6]),
        .I1(\rdata[14]_i_2_n_5 ),
        .I2(s_axi_control_ARADDR[5]),
        .I3(\rdata[14]_i_3_n_5 ),
        .I4(\rdata[14]_i_4_n_5 ),
        .O(\rdata[14]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h88888888B8BBB888)) 
    \rdata[14]_i_2 
       (.I0(\rdata[14]_i_5_n_5 ),
        .I1(s_axi_control_ARADDR[3]),
        .I2(in[44]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(flush[46]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[14]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hBB30883000000000)) 
    \rdata[14]_i_3 
       (.I0(flush[14]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(if_din[14]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(if_din[46]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[14]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'h57F7)) 
    \rdata[14]_i_4 
       (.I0(\rdata[1]_i_3_n_5 ),
        .I1(circular[14]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(circular[46]),
        .O(\rdata[14]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[14]_i_5 
       (.I0(data11[14]),
        .I1(\int_written_reg_n_5_[14] ),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(in[12]),
        .O(\rdata[14]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'h4540FFFF)) 
    \rdata[15]_i_1 
       (.I0(s_axi_control_ARADDR[6]),
        .I1(\rdata[15]_i_2_n_5 ),
        .I2(s_axi_control_ARADDR[5]),
        .I3(\rdata[15]_i_3_n_5 ),
        .I4(\rdata[15]_i_4_n_5 ),
        .O(\rdata[15]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h88888888B8BBB888)) 
    \rdata[15]_i_2 
       (.I0(\rdata[15]_i_5_n_5 ),
        .I1(s_axi_control_ARADDR[3]),
        .I2(in[45]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(flush[47]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[15]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hBB30883000000000)) 
    \rdata[15]_i_3 
       (.I0(flush[15]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(if_din[15]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(if_din[47]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[15]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'h57F7)) 
    \rdata[15]_i_4 
       (.I0(\rdata[1]_i_3_n_5 ),
        .I1(circular[15]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(circular[47]),
        .O(\rdata[15]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[15]_i_5 
       (.I0(data11[15]),
        .I1(\int_written_reg_n_5_[15] ),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(in[13]),
        .O(\rdata[15]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'h0DFF)) 
    \rdata[16]_i_1 
       (.I0(\rdata[16]_i_2_n_5 ),
        .I1(\rdata[16]_i_3_n_5 ),
        .I2(s_axi_control_ARADDR[6]),
        .I3(\rdata[16]_i_4_n_5 ),
        .O(\rdata[16]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hAFAFBABFFFFFBABF)) 
    \rdata[16]_i_2 
       (.I0(\rdata[30]_i_8_n_5 ),
        .I1(if_din[48]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(if_din[16]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(flush[16]),
        .O(\rdata[16]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFAC00AC00AC00)) 
    \rdata[16]_i_3 
       (.I0(in[46]),
        .I1(flush[48]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(\rdata[30]_i_7_n_5 ),
        .I4(\rdata[30]_i_6_n_5 ),
        .I5(\rdata[16]_i_5_n_5 ),
        .O(\rdata[16]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'h57F7)) 
    \rdata[16]_i_4 
       (.I0(\rdata[1]_i_3_n_5 ),
        .I1(circular[16]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(circular[48]),
        .O(\rdata[16]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[16]_i_5 
       (.I0(data11[16]),
        .I1(\int_written_reg_n_5_[16] ),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(in[14]),
        .O(\rdata[16]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'h4540FFFF)) 
    \rdata[17]_i_1 
       (.I0(s_axi_control_ARADDR[6]),
        .I1(\rdata[17]_i_2_n_5 ),
        .I2(s_axi_control_ARADDR[5]),
        .I3(\rdata[17]_i_3_n_5 ),
        .I4(\rdata[17]_i_4_n_5 ),
        .O(\rdata[17]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h88888888B8BBB888)) 
    \rdata[17]_i_2 
       (.I0(\rdata[17]_i_5_n_5 ),
        .I1(s_axi_control_ARADDR[3]),
        .I2(in[47]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(flush[49]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[17]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hBB30883000000000)) 
    \rdata[17]_i_3 
       (.I0(flush[17]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(if_din[17]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(if_din[49]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[17]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'h57F7)) 
    \rdata[17]_i_4 
       (.I0(\rdata[1]_i_3_n_5 ),
        .I1(circular[17]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(circular[49]),
        .O(\rdata[17]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[17]_i_5 
       (.I0(data11[17]),
        .I1(\int_written_reg_n_5_[17] ),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(in[15]),
        .O(\rdata[17]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'h00FDFFFF)) 
    \rdata[18]_i_1 
       (.I0(\rdata[18]_i_2_n_5 ),
        .I1(\rdata[18]_i_3_n_5 ),
        .I2(\rdata[18]_i_4_n_5 ),
        .I3(s_axi_control_ARADDR[6]),
        .I4(\rdata[18]_i_5_n_5 ),
        .O(\rdata[18]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h557F5F7FF57FFF7F)) 
    \rdata[18]_i_2 
       (.I0(\rdata[30]_i_6_n_5 ),
        .I1(in[16]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(\int_written_reg_n_5_[18] ),
        .I5(data11[18]),
        .O(\rdata[18]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'hA820)) 
    \rdata[18]_i_3 
       (.I0(\rdata[30]_i_7_n_5 ),
        .I1(s_axi_control_ARADDR[4]),
        .I2(flush[50]),
        .I3(in[48]),
        .O(\rdata[18]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h3022003330220000)) 
    \rdata[18]_i_4 
       (.I0(if_din[50]),
        .I1(\rdata[30]_i_8_n_5 ),
        .I2(flush[18]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .I5(if_din[18]),
        .O(\rdata[18]_i_4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'h57F7)) 
    \rdata[18]_i_5 
       (.I0(\rdata[1]_i_3_n_5 ),
        .I1(circular[18]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(circular[50]),
        .O(\rdata[18]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'h4540FFFF)) 
    \rdata[19]_i_1 
       (.I0(s_axi_control_ARADDR[6]),
        .I1(\rdata[19]_i_2_n_5 ),
        .I2(s_axi_control_ARADDR[5]),
        .I3(\rdata[19]_i_3_n_5 ),
        .I4(\rdata[19]_i_4_n_5 ),
        .O(\rdata[19]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h88888888B8BBB888)) 
    \rdata[19]_i_2 
       (.I0(\rdata[19]_i_5_n_5 ),
        .I1(s_axi_control_ARADDR[3]),
        .I2(in[49]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(flush[51]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[19]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hBB30883000000000)) 
    \rdata[19]_i_3 
       (.I0(flush[19]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(if_din[19]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(if_din[51]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[19]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'h57F7)) 
    \rdata[19]_i_4 
       (.I0(\rdata[1]_i_3_n_5 ),
        .I1(circular[19]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(circular[51]),
        .O(\rdata[19]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[19]_i_5 
       (.I0(data11[19]),
        .I1(\int_written_reg_n_5_[19] ),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(in[17]),
        .O(\rdata[19]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hF4FFF44444444444)) 
    \rdata[1]_i_1 
       (.I0(s_axi_control_ARADDR[6]),
        .I1(\rdata[1]_i_2_n_5 ),
        .I2(circular[33]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(circular[1]),
        .I5(\rdata[1]_i_3_n_5 ),
        .O(\rdata[1]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_2 
       (.I0(\rdata[1]_i_4_n_5 ),
        .I1(\rdata[1]_i_5_n_5 ),
        .I2(s_axi_control_ARADDR[5]),
        .I3(\rdata[1]_i_6_n_5 ),
        .I4(s_axi_control_ARADDR[3]),
        .I5(\rdata[1]_i_7_n_5 ),
        .O(\rdata[1]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'h0020)) 
    \rdata[1]_i_3 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[6]),
        .I3(s_axi_control_ARADDR[3]),
        .O(\rdata[1]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[1]_i_4 
       (.I0(data11[1]),
        .I1(\int_written_reg_n_5_[1] ),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(\int_out_r_reg_n_5_[1] ),
        .O(\rdata[1]_i_4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \rdata[1]_i_5 
       (.I0(in[31]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(flush[33]),
        .I3(s_axi_control_ARADDR[2]),
        .O(\rdata[1]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \rdata[1]_i_6 
       (.I0(flush[1]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(\int_isr_reg_n_5_[1] ),
        .I3(s_axi_control_ARADDR[2]),
        .I4(p_0_in),
        .O(\rdata[1]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \rdata[1]_i_7 
       (.I0(if_din[33]),
        .I1(if_din[1]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(int_task_ap_done__0),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[1]_i_7_n_5 ));
  LUT5 #(
    .INIT(32'h4540FFFF)) 
    \rdata[20]_i_1 
       (.I0(s_axi_control_ARADDR[6]),
        .I1(\rdata[20]_i_2_n_5 ),
        .I2(s_axi_control_ARADDR[5]),
        .I3(\rdata[20]_i_3_n_5 ),
        .I4(\rdata[20]_i_4_n_5 ),
        .O(\rdata[20]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h88888888B8BBB888)) 
    \rdata[20]_i_2 
       (.I0(\rdata[20]_i_5_n_5 ),
        .I1(s_axi_control_ARADDR[3]),
        .I2(in[50]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(flush[52]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[20]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hBB30883000000000)) 
    \rdata[20]_i_3 
       (.I0(flush[20]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(if_din[20]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(if_din[52]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[20]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'h57F7)) 
    \rdata[20]_i_4 
       (.I0(\rdata[1]_i_3_n_5 ),
        .I1(circular[20]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(circular[52]),
        .O(\rdata[20]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[20]_i_5 
       (.I0(data11[20]),
        .I1(\int_written_reg_n_5_[20] ),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(in[18]),
        .O(\rdata[20]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'h00FDFFFF)) 
    \rdata[21]_i_1 
       (.I0(\rdata[21]_i_2_n_5 ),
        .I1(\rdata[21]_i_3_n_5 ),
        .I2(\rdata[21]_i_4_n_5 ),
        .I3(s_axi_control_ARADDR[6]),
        .I4(\rdata[21]_i_5_n_5 ),
        .O(\rdata[21]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h557F5F7FF57FFF7F)) 
    \rdata[21]_i_2 
       (.I0(\rdata[30]_i_6_n_5 ),
        .I1(in[19]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(\int_written_reg_n_5_[21] ),
        .I5(data11[21]),
        .O(\rdata[21]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'hA820)) 
    \rdata[21]_i_3 
       (.I0(\rdata[30]_i_7_n_5 ),
        .I1(s_axi_control_ARADDR[4]),
        .I2(flush[53]),
        .I3(in[51]),
        .O(\rdata[21]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h3022003330220000)) 
    \rdata[21]_i_4 
       (.I0(if_din[53]),
        .I1(\rdata[30]_i_8_n_5 ),
        .I2(flush[21]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .I5(if_din[21]),
        .O(\rdata[21]_i_4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'h57F7)) 
    \rdata[21]_i_5 
       (.I0(\rdata[1]_i_3_n_5 ),
        .I1(circular[21]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(circular[53]),
        .O(\rdata[21]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'h4540FFFF)) 
    \rdata[22]_i_1 
       (.I0(s_axi_control_ARADDR[6]),
        .I1(\rdata[22]_i_2_n_5 ),
        .I2(s_axi_control_ARADDR[5]),
        .I3(\rdata[22]_i_3_n_5 ),
        .I4(\rdata[22]_i_4_n_5 ),
        .O(\rdata[22]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h88888888B8BBB888)) 
    \rdata[22]_i_2 
       (.I0(\rdata[22]_i_5_n_5 ),
        .I1(s_axi_control_ARADDR[3]),
        .I2(in[52]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(flush[54]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[22]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hBB30883000000000)) 
    \rdata[22]_i_3 
       (.I0(flush[22]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(if_din[22]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(if_din[54]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[22]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'h57F7)) 
    \rdata[22]_i_4 
       (.I0(\rdata[1]_i_3_n_5 ),
        .I1(circular[22]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(circular[54]),
        .O(\rdata[22]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[22]_i_5 
       (.I0(data11[22]),
        .I1(\int_written_reg_n_5_[22] ),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(in[20]),
        .O(\rdata[22]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'h4540FFFF)) 
    \rdata[23]_i_1 
       (.I0(s_axi_control_ARADDR[6]),
        .I1(\rdata[23]_i_2_n_5 ),
        .I2(s_axi_control_ARADDR[5]),
        .I3(\rdata[23]_i_3_n_5 ),
        .I4(\rdata[23]_i_4_n_5 ),
        .O(\rdata[23]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h88888888B8BBB888)) 
    \rdata[23]_i_2 
       (.I0(\rdata[23]_i_5_n_5 ),
        .I1(s_axi_control_ARADDR[3]),
        .I2(in[53]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(flush[55]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[23]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hBB30883000000000)) 
    \rdata[23]_i_3 
       (.I0(flush[23]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(if_din[23]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(if_din[55]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[23]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'h57F7)) 
    \rdata[23]_i_4 
       (.I0(\rdata[1]_i_3_n_5 ),
        .I1(circular[23]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(circular[55]),
        .O(\rdata[23]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[23]_i_5 
       (.I0(data11[23]),
        .I1(\int_written_reg_n_5_[23] ),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(in[21]),
        .O(\rdata[23]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'h00FDFFFF)) 
    \rdata[24]_i_1 
       (.I0(\rdata[24]_i_2_n_5 ),
        .I1(\rdata[24]_i_3_n_5 ),
        .I2(\rdata[24]_i_4_n_5 ),
        .I3(s_axi_control_ARADDR[6]),
        .I4(\rdata[24]_i_5_n_5 ),
        .O(\rdata[24]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h557F5F7FF57FFF7F)) 
    \rdata[24]_i_2 
       (.I0(\rdata[30]_i_6_n_5 ),
        .I1(in[22]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(\int_written_reg_n_5_[24] ),
        .I5(data11[24]),
        .O(\rdata[24]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'hA820)) 
    \rdata[24]_i_3 
       (.I0(\rdata[30]_i_7_n_5 ),
        .I1(s_axi_control_ARADDR[4]),
        .I2(flush[56]),
        .I3(in[54]),
        .O(\rdata[24]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h3022003330220000)) 
    \rdata[24]_i_4 
       (.I0(if_din[56]),
        .I1(\rdata[30]_i_8_n_5 ),
        .I2(flush[24]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .I5(if_din[24]),
        .O(\rdata[24]_i_4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'h57F7)) 
    \rdata[24]_i_5 
       (.I0(\rdata[1]_i_3_n_5 ),
        .I1(circular[24]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(circular[56]),
        .O(\rdata[24]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'h4540FFFF)) 
    \rdata[25]_i_1 
       (.I0(s_axi_control_ARADDR[6]),
        .I1(\rdata[25]_i_2_n_5 ),
        .I2(s_axi_control_ARADDR[5]),
        .I3(\rdata[25]_i_3_n_5 ),
        .I4(\rdata[25]_i_4_n_5 ),
        .O(\rdata[25]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h88888888B8BBB888)) 
    \rdata[25]_i_2 
       (.I0(\rdata[25]_i_5_n_5 ),
        .I1(s_axi_control_ARADDR[3]),
        .I2(in[55]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(flush[57]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[25]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hBB30883000000000)) 
    \rdata[25]_i_3 
       (.I0(flush[25]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(if_din[25]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(if_din[57]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[25]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'h57F7)) 
    \rdata[25]_i_4 
       (.I0(\rdata[1]_i_3_n_5 ),
        .I1(circular[25]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(circular[57]),
        .O(\rdata[25]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[25]_i_5 
       (.I0(data11[25]),
        .I1(\int_written_reg_n_5_[25] ),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(in[23]),
        .O(\rdata[25]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'h4540FFFF)) 
    \rdata[26]_i_1 
       (.I0(s_axi_control_ARADDR[6]),
        .I1(\rdata[26]_i_2_n_5 ),
        .I2(s_axi_control_ARADDR[5]),
        .I3(\rdata[26]_i_3_n_5 ),
        .I4(\rdata[26]_i_4_n_5 ),
        .O(\rdata[26]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h88888888B8BBB888)) 
    \rdata[26]_i_2 
       (.I0(\rdata[26]_i_5_n_5 ),
        .I1(s_axi_control_ARADDR[3]),
        .I2(in[56]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(flush[58]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[26]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hBB30883000000000)) 
    \rdata[26]_i_3 
       (.I0(flush[26]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(if_din[26]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(if_din[58]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[26]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'h57F7)) 
    \rdata[26]_i_4 
       (.I0(\rdata[1]_i_3_n_5 ),
        .I1(circular[26]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(circular[58]),
        .O(\rdata[26]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[26]_i_5 
       (.I0(data11[26]),
        .I1(\int_written_reg_n_5_[26] ),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(in[24]),
        .O(\rdata[26]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'h4540FFFF)) 
    \rdata[27]_i_1 
       (.I0(s_axi_control_ARADDR[6]),
        .I1(\rdata[27]_i_2_n_5 ),
        .I2(s_axi_control_ARADDR[5]),
        .I3(\rdata[27]_i_3_n_5 ),
        .I4(\rdata[27]_i_4_n_5 ),
        .O(\rdata[27]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h88888888B8BBB888)) 
    \rdata[27]_i_2 
       (.I0(\rdata[27]_i_5_n_5 ),
        .I1(s_axi_control_ARADDR[3]),
        .I2(in[57]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(flush[59]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[27]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hBB30883000000000)) 
    \rdata[27]_i_3 
       (.I0(flush[27]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(if_din[27]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(if_din[59]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[27]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'h57F7)) 
    \rdata[27]_i_4 
       (.I0(\rdata[1]_i_3_n_5 ),
        .I1(circular[27]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(circular[59]),
        .O(\rdata[27]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[27]_i_5 
       (.I0(data11[27]),
        .I1(\int_written_reg_n_5_[27] ),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(in[25]),
        .O(\rdata[27]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'h4540FFFF)) 
    \rdata[28]_i_1 
       (.I0(s_axi_control_ARADDR[6]),
        .I1(\rdata[28]_i_2_n_5 ),
        .I2(s_axi_control_ARADDR[5]),
        .I3(\rdata[28]_i_3_n_5 ),
        .I4(\rdata[28]_i_4_n_5 ),
        .O(\rdata[28]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h88888888B8BBB888)) 
    \rdata[28]_i_2 
       (.I0(\rdata[28]_i_5_n_5 ),
        .I1(s_axi_control_ARADDR[3]),
        .I2(in[58]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(flush[60]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[28]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hBB30883000000000)) 
    \rdata[28]_i_3 
       (.I0(flush[28]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(if_din[28]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(if_din[60]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[28]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'h57F7)) 
    \rdata[28]_i_4 
       (.I0(\rdata[1]_i_3_n_5 ),
        .I1(circular[28]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(circular[60]),
        .O(\rdata[28]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[28]_i_5 
       (.I0(data11[28]),
        .I1(\int_written_reg_n_5_[28] ),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(in[26]),
        .O(\rdata[28]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'h4540FFFF)) 
    \rdata[29]_i_1 
       (.I0(s_axi_control_ARADDR[6]),
        .I1(\rdata[29]_i_2_n_5 ),
        .I2(s_axi_control_ARADDR[5]),
        .I3(\rdata[29]_i_3_n_5 ),
        .I4(\rdata[29]_i_4_n_5 ),
        .O(\rdata[29]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h88888888B8BBB888)) 
    \rdata[29]_i_2 
       (.I0(\rdata[29]_i_5_n_5 ),
        .I1(s_axi_control_ARADDR[3]),
        .I2(in[59]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(flush[61]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[29]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hBB30883000000000)) 
    \rdata[29]_i_3 
       (.I0(flush[29]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(if_din[29]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(if_din[61]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[29]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'h57F7)) 
    \rdata[29]_i_4 
       (.I0(\rdata[1]_i_3_n_5 ),
        .I1(circular[29]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(circular[61]),
        .O(\rdata[29]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[29]_i_5 
       (.I0(data11[29]),
        .I1(\int_written_reg_n_5_[29] ),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(in[27]),
        .O(\rdata[29]_i_5_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h4540FFFF)) 
    \rdata[2]_i_1 
       (.I0(s_axi_control_ARADDR[6]),
        .I1(\rdata[2]_i_2_n_5 ),
        .I2(s_axi_control_ARADDR[5]),
        .I3(\rdata[2]_i_3_n_5 ),
        .I4(\rdata[2]_i_4_n_5 ),
        .O(\rdata[2]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h88888888B8BBB888)) 
    \rdata[2]_i_2 
       (.I0(\rdata[2]_i_5_n_5 ),
        .I1(s_axi_control_ARADDR[3]),
        .I2(in[32]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(flush[34]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[2]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h80FF8000)) 
    \rdata[2]_i_3 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(flush[2]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(\rdata[2]_i_6_n_5 ),
        .O(\rdata[2]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'h57F7)) 
    \rdata[2]_i_4 
       (.I0(\rdata[1]_i_3_n_5 ),
        .I1(circular[2]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(circular[34]),
        .O(\rdata[2]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[2]_i_5 
       (.I0(data11[2]),
        .I1(\int_written_reg_n_5_[2] ),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(in[0]),
        .O(\rdata[2]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \rdata[2]_i_6 
       (.I0(if_din[34]),
        .I1(if_din[2]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(int_ap_idle_reg_0),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[2]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'h00FDFFFF)) 
    \rdata[30]_i_1 
       (.I0(\rdata[30]_i_2_n_5 ),
        .I1(\rdata[30]_i_3_n_5 ),
        .I2(\rdata[30]_i_4_n_5 ),
        .I3(s_axi_control_ARADDR[6]),
        .I4(\rdata[30]_i_5_n_5 ),
        .O(\rdata[30]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h557F5F7FF57FFF7F)) 
    \rdata[30]_i_2 
       (.I0(\rdata[30]_i_6_n_5 ),
        .I1(in[28]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(\int_written_reg_n_5_[30] ),
        .I5(data11[30]),
        .O(\rdata[30]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'hA820)) 
    \rdata[30]_i_3 
       (.I0(\rdata[30]_i_7_n_5 ),
        .I1(s_axi_control_ARADDR[4]),
        .I2(flush[62]),
        .I3(in[60]),
        .O(\rdata[30]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h3022003330220000)) 
    \rdata[30]_i_4 
       (.I0(if_din[62]),
        .I1(\rdata[30]_i_8_n_5 ),
        .I2(flush[30]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .I5(if_din[30]),
        .O(\rdata[30]_i_4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'h57F7)) 
    \rdata[30]_i_5 
       (.I0(\rdata[1]_i_3_n_5 ),
        .I1(circular[30]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(circular[62]),
        .O(\rdata[30]_i_5_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[30]_i_6 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[5]),
        .O(\rdata[30]_i_6_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \rdata[30]_i_7 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[2]),
        .O(\rdata[30]_i_7_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \rdata[30]_i_8 
       (.I0(s_axi_control_ARADDR[5]),
        .I1(s_axi_control_ARADDR[4]),
        .O(\rdata[30]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'h8880)) 
    \rdata[31]_i_1 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_control_ARVALID),
        .I2(s_axi_control_ARADDR[1]),
        .I3(s_axi_control_ARADDR[0]),
        .O(\rdata[31]_i_1_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[31]_i_2 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_control_ARVALID),
        .O(ar_hs));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h4540FFFF)) 
    \rdata[31]_i_3 
       (.I0(s_axi_control_ARADDR[6]),
        .I1(\rdata[31]_i_4_n_5 ),
        .I2(s_axi_control_ARADDR[5]),
        .I3(\rdata[31]_i_5_n_5 ),
        .I4(\rdata[31]_i_6_n_5 ),
        .O(\rdata[31]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h88888888B8BBB888)) 
    \rdata[31]_i_4 
       (.I0(\rdata[31]_i_7_n_5 ),
        .I1(s_axi_control_ARADDR[3]),
        .I2(in[61]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(flush[63]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[31]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hBB30883000000000)) 
    \rdata[31]_i_5 
       (.I0(flush[31]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(if_din[31]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(if_din[63]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[31]_i_5_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'h1DFF)) 
    \rdata[31]_i_6 
       (.I0(circular[31]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(circular[63]),
        .I3(\rdata[1]_i_3_n_5 ),
        .O(\rdata[31]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[31]_i_7 
       (.I0(data11[31]),
        .I1(\int_written_reg_n_5_[31] ),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(in[29]),
        .O(\rdata[31]_i_7_n_5 ));
  LUT5 #(
    .INIT(32'h4540FFFF)) 
    \rdata[3]_i_1 
       (.I0(s_axi_control_ARADDR[6]),
        .I1(\rdata[3]_i_2_n_5 ),
        .I2(s_axi_control_ARADDR[5]),
        .I3(\rdata[3]_i_3_n_5 ),
        .I4(\rdata[3]_i_4_n_5 ),
        .O(\rdata[3]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h88888888B8BBB888)) 
    \rdata[3]_i_2 
       (.I0(\rdata[3]_i_5_n_5 ),
        .I1(s_axi_control_ARADDR[3]),
        .I2(in[33]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(flush[35]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[3]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h80FF8000)) 
    \rdata[3]_i_3 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(flush[3]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(\rdata[3]_i_6_n_5 ),
        .O(\rdata[3]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'h57F7)) 
    \rdata[3]_i_4 
       (.I0(\rdata[1]_i_3_n_5 ),
        .I1(circular[3]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(circular[35]),
        .O(\rdata[3]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[3]_i_5 
       (.I0(data11[3]),
        .I1(\int_written_reg_n_5_[3] ),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(in[1]),
        .O(\rdata[3]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \rdata[3]_i_6 
       (.I0(if_din[35]),
        .I1(if_din[3]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(int_ap_ready__0),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[3]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'h4540FFFF)) 
    \rdata[4]_i_1 
       (.I0(s_axi_control_ARADDR[6]),
        .I1(\rdata[4]_i_2_n_5 ),
        .I2(s_axi_control_ARADDR[5]),
        .I3(\rdata[4]_i_3_n_5 ),
        .I4(\rdata[4]_i_4_n_5 ),
        .O(\rdata[4]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h88888888B8BBB888)) 
    \rdata[4]_i_2 
       (.I0(\rdata[4]_i_5_n_5 ),
        .I1(s_axi_control_ARADDR[3]),
        .I2(in[34]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(flush[36]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[4]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hBB30883000000000)) 
    \rdata[4]_i_3 
       (.I0(flush[4]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(if_din[4]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(if_din[36]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[4]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'h57F7)) 
    \rdata[4]_i_4 
       (.I0(\rdata[1]_i_3_n_5 ),
        .I1(circular[4]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(circular[36]),
        .O(\rdata[4]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[4]_i_5 
       (.I0(data11[4]),
        .I1(\int_written_reg_n_5_[4] ),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(in[2]),
        .O(\rdata[4]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'h4540FFFF)) 
    \rdata[5]_i_1 
       (.I0(s_axi_control_ARADDR[6]),
        .I1(\rdata[5]_i_2_n_5 ),
        .I2(s_axi_control_ARADDR[5]),
        .I3(\rdata[5]_i_3_n_5 ),
        .I4(\rdata[5]_i_4_n_5 ),
        .O(\rdata[5]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h88888888B8BBB888)) 
    \rdata[5]_i_2 
       (.I0(\rdata[5]_i_5_n_5 ),
        .I1(s_axi_control_ARADDR[3]),
        .I2(in[35]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(flush[37]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[5]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hBB30883000000000)) 
    \rdata[5]_i_3 
       (.I0(flush[5]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(if_din[5]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(if_din[37]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[5]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'h57F7)) 
    \rdata[5]_i_4 
       (.I0(\rdata[1]_i_3_n_5 ),
        .I1(circular[5]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(circular[37]),
        .O(\rdata[5]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[5]_i_5 
       (.I0(data11[5]),
        .I1(\int_written_reg_n_5_[5] ),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(in[3]),
        .O(\rdata[5]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'h00FDFFFF)) 
    \rdata[6]_i_1 
       (.I0(\rdata[6]_i_2_n_5 ),
        .I1(\rdata[6]_i_3_n_5 ),
        .I2(\rdata[6]_i_4_n_5 ),
        .I3(s_axi_control_ARADDR[6]),
        .I4(\rdata[6]_i_5_n_5 ),
        .O(\rdata[6]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h557F5F7FF57FFF7F)) 
    \rdata[6]_i_2 
       (.I0(\rdata[30]_i_6_n_5 ),
        .I1(in[4]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(\int_written_reg_n_5_[6] ),
        .I5(data11[6]),
        .O(\rdata[6]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'hA820)) 
    \rdata[6]_i_3 
       (.I0(\rdata[30]_i_7_n_5 ),
        .I1(s_axi_control_ARADDR[4]),
        .I2(flush[38]),
        .I3(in[36]),
        .O(\rdata[6]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h3022003330220000)) 
    \rdata[6]_i_4 
       (.I0(if_din[38]),
        .I1(\rdata[30]_i_8_n_5 ),
        .I2(flush[6]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .I5(if_din[6]),
        .O(\rdata[6]_i_4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'h57F7)) 
    \rdata[6]_i_5 
       (.I0(\rdata[1]_i_3_n_5 ),
        .I1(circular[6]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(circular[38]),
        .O(\rdata[6]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'h4540FFFF)) 
    \rdata[7]_i_1 
       (.I0(s_axi_control_ARADDR[6]),
        .I1(\rdata[7]_i_2_n_5 ),
        .I2(s_axi_control_ARADDR[5]),
        .I3(\rdata[7]_i_3_n_5 ),
        .I4(\rdata[7]_i_4_n_5 ),
        .O(\rdata[7]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h88888888B8BBB888)) 
    \rdata[7]_i_2 
       (.I0(\rdata[7]_i_5_n_5 ),
        .I1(s_axi_control_ARADDR[3]),
        .I2(in[37]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(flush[39]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[7]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h80FF8000)) 
    \rdata[7]_i_3 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(flush[7]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(\rdata[7]_i_6_n_5 ),
        .O(\rdata[7]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'h57F7)) 
    \rdata[7]_i_4 
       (.I0(\rdata[1]_i_3_n_5 ),
        .I1(circular[7]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(circular[39]),
        .O(\rdata[7]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[7]_i_5 
       (.I0(data11[7]),
        .I1(\int_written_reg_n_5_[7] ),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(in[5]),
        .O(\rdata[7]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \rdata[7]_i_6 
       (.I0(if_din[39]),
        .I1(if_din[7]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(p_10_in),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[7]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'h4540FFFF)) 
    \rdata[8]_i_1 
       (.I0(s_axi_control_ARADDR[6]),
        .I1(\rdata[8]_i_2_n_5 ),
        .I2(s_axi_control_ARADDR[5]),
        .I3(\rdata[8]_i_3_n_5 ),
        .I4(\rdata[8]_i_4_n_5 ),
        .O(\rdata[8]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h88888888B8BBB888)) 
    \rdata[8]_i_2 
       (.I0(\rdata[8]_i_5_n_5 ),
        .I1(s_axi_control_ARADDR[3]),
        .I2(in[38]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(flush[40]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[8]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hBB30883000000000)) 
    \rdata[8]_i_3 
       (.I0(flush[8]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(if_din[8]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(if_din[40]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[8]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'h57F7)) 
    \rdata[8]_i_4 
       (.I0(\rdata[1]_i_3_n_5 ),
        .I1(circular[8]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(circular[40]),
        .O(\rdata[8]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[8]_i_5 
       (.I0(data11[8]),
        .I1(\int_written_reg_n_5_[8] ),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(in[6]),
        .O(\rdata[8]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'h4540FFFF)) 
    \rdata[9]_i_1 
       (.I0(s_axi_control_ARADDR[6]),
        .I1(\rdata[9]_i_2_n_5 ),
        .I2(s_axi_control_ARADDR[5]),
        .I3(\rdata[9]_i_3_n_5 ),
        .I4(\rdata[9]_i_4_n_5 ),
        .O(\rdata[9]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h88888888B8BBB888)) 
    \rdata[9]_i_2 
       (.I0(\rdata[9]_i_5_n_5 ),
        .I1(s_axi_control_ARADDR[3]),
        .I2(in[39]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(flush[41]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[9]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h80FF8000)) 
    \rdata[9]_i_3 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(flush[9]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(\rdata[9]_i_6_n_5 ),
        .O(\rdata[9]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'h57F7)) 
    \rdata[9]_i_4 
       (.I0(\rdata[1]_i_3_n_5 ),
        .I1(circular[9]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(circular[41]),
        .O(\rdata[9]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[9]_i_5 
       (.I0(data11[9]),
        .I1(\int_written_reg_n_5_[9] ),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(in[7]),
        .O(\rdata[9]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \rdata[9]_i_6 
       (.I0(if_din[41]),
        .I1(if_din[9]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(interrupt),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[9]_i_6_n_5 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[0]_i_1_n_5 ),
        .Q(s_axi_control_RDATA[0]),
        .R(\rdata[31]_i_1_n_5 ));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[10]_i_1_n_5 ),
        .Q(s_axi_control_RDATA[10]),
        .R(\rdata[31]_i_1_n_5 ));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[11]_i_1_n_5 ),
        .Q(s_axi_control_RDATA[11]),
        .R(\rdata[31]_i_1_n_5 ));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[12]_i_1_n_5 ),
        .Q(s_axi_control_RDATA[12]),
        .R(\rdata[31]_i_1_n_5 ));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[13]_i_1_n_5 ),
        .Q(s_axi_control_RDATA[13]),
        .R(\rdata[31]_i_1_n_5 ));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[14]_i_1_n_5 ),
        .Q(s_axi_control_RDATA[14]),
        .R(\rdata[31]_i_1_n_5 ));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[15]_i_1_n_5 ),
        .Q(s_axi_control_RDATA[15]),
        .R(\rdata[31]_i_1_n_5 ));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[16]_i_1_n_5 ),
        .Q(s_axi_control_RDATA[16]),
        .R(\rdata[31]_i_1_n_5 ));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[17]_i_1_n_5 ),
        .Q(s_axi_control_RDATA[17]),
        .R(\rdata[31]_i_1_n_5 ));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[18]_i_1_n_5 ),
        .Q(s_axi_control_RDATA[18]),
        .R(\rdata[31]_i_1_n_5 ));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[19]_i_1_n_5 ),
        .Q(s_axi_control_RDATA[19]),
        .R(\rdata[31]_i_1_n_5 ));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[1]_i_1_n_5 ),
        .Q(s_axi_control_RDATA[1]),
        .R(\rdata[31]_i_1_n_5 ));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[20]_i_1_n_5 ),
        .Q(s_axi_control_RDATA[20]),
        .R(\rdata[31]_i_1_n_5 ));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[21]_i_1_n_5 ),
        .Q(s_axi_control_RDATA[21]),
        .R(\rdata[31]_i_1_n_5 ));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[22]_i_1_n_5 ),
        .Q(s_axi_control_RDATA[22]),
        .R(\rdata[31]_i_1_n_5 ));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[23]_i_1_n_5 ),
        .Q(s_axi_control_RDATA[23]),
        .R(\rdata[31]_i_1_n_5 ));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[24]_i_1_n_5 ),
        .Q(s_axi_control_RDATA[24]),
        .R(\rdata[31]_i_1_n_5 ));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[25]_i_1_n_5 ),
        .Q(s_axi_control_RDATA[25]),
        .R(\rdata[31]_i_1_n_5 ));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[26]_i_1_n_5 ),
        .Q(s_axi_control_RDATA[26]),
        .R(\rdata[31]_i_1_n_5 ));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[27]_i_1_n_5 ),
        .Q(s_axi_control_RDATA[27]),
        .R(\rdata[31]_i_1_n_5 ));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[28]_i_1_n_5 ),
        .Q(s_axi_control_RDATA[28]),
        .R(\rdata[31]_i_1_n_5 ));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[29]_i_1_n_5 ),
        .Q(s_axi_control_RDATA[29]),
        .R(\rdata[31]_i_1_n_5 ));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[2]_i_1_n_5 ),
        .Q(s_axi_control_RDATA[2]),
        .R(\rdata[31]_i_1_n_5 ));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[30]_i_1_n_5 ),
        .Q(s_axi_control_RDATA[30]),
        .R(\rdata[31]_i_1_n_5 ));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[31]_i_3_n_5 ),
        .Q(s_axi_control_RDATA[31]),
        .R(\rdata[31]_i_1_n_5 ));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[3]_i_1_n_5 ),
        .Q(s_axi_control_RDATA[3]),
        .R(\rdata[31]_i_1_n_5 ));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[4]_i_1_n_5 ),
        .Q(s_axi_control_RDATA[4]),
        .R(\rdata[31]_i_1_n_5 ));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[5]_i_1_n_5 ),
        .Q(s_axi_control_RDATA[5]),
        .R(\rdata[31]_i_1_n_5 ));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[6]_i_1_n_5 ),
        .Q(s_axi_control_RDATA[6]),
        .R(\rdata[31]_i_1_n_5 ));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[7]_i_1_n_5 ),
        .Q(s_axi_control_RDATA[7]),
        .R(\rdata[31]_i_1_n_5 ));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[8]_i_1_n_5 ),
        .Q(s_axi_control_RDATA[8]),
        .R(\rdata[31]_i_1_n_5 ));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[9]_i_1_n_5 ),
        .Q(s_axi_control_RDATA[9]),
        .R(\rdata[31]_i_1_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \select_ln28_reg_247[4]_i_1 
       (.I0(\select_ln28_reg_247_reg[4]_i_2_n_8 ),
        .I1(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0),
        .O(\ap_CS_fsm_reg[0] ));
  LUT6CY #(
    .INIT(64'hFFFFFFF0000F000F)) 
    \select_ln28_reg_247_reg[4]_i_10 
       (.GE(\select_ln28_reg_247_reg[4]_i_10_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(circular[61]),
        .I3(circular[60]),
        .I4(\select_ln28_reg_247_reg[4]_i_2_n_7 ),
        .O51(\select_ln28_reg_247_reg[4]_i_10_n_6 ),
        .O52(\select_ln28_reg_247_reg[4]_i_10_n_7 ),
        .PROP(\select_ln28_reg_247_reg[4]_i_10_n_8 ));
  LUT6CY #(
    .INIT(64'hFFFFFFF0000F000F)) 
    \select_ln28_reg_247_reg[4]_i_11 
       (.GE(\select_ln28_reg_247_reg[4]_i_11_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(circular[63]),
        .I3(circular[62]),
        .I4(\select_ln28_reg_247_reg[4]_i_10_n_7 ),
        .O51(\select_ln28_reg_247_reg[4]_i_11_n_6 ),
        .O52(\select_ln28_reg_247_reg[4]_i_11_n_7 ),
        .PROP(\select_ln28_reg_247_reg[4]_i_11_n_8 ));
  LOOKAHEAD8 #(
    .LOOKB("TRUE"),
    .LOOKD("TRUE"),
    .LOOKF("TRUE"),
    .LOOKH("TRUE")) 
    \select_ln28_reg_247_reg[4]_i_12 
       (.CIN(\select_ln28_reg_247_reg[4]_i_21_n_8 ),
        .COUTB(\select_ln28_reg_247_reg[4]_i_12_n_5 ),
        .COUTD(\select_ln28_reg_247_reg[4]_i_12_n_6 ),
        .COUTF(\select_ln28_reg_247_reg[4]_i_12_n_7 ),
        .COUTH(\select_ln28_reg_247_reg[4]_i_12_n_8 ),
        .CYA(\select_ln28_reg_247_reg[4]_i_22_n_7 ),
        .CYB(\select_ln28_reg_247_reg[4]_i_23_n_7 ),
        .CYC(\select_ln28_reg_247_reg[4]_i_24_n_7 ),
        .CYD(\select_ln28_reg_247_reg[4]_i_25_n_7 ),
        .CYE(\select_ln28_reg_247_reg[4]_i_26_n_7 ),
        .CYF(\select_ln28_reg_247_reg[4]_i_27_n_7 ),
        .CYG(\select_ln28_reg_247_reg[4]_i_28_n_7 ),
        .CYH(\select_ln28_reg_247_reg[4]_i_29_n_7 ),
        .GEA(\select_ln28_reg_247_reg[4]_i_22_n_5 ),
        .GEB(\select_ln28_reg_247_reg[4]_i_23_n_5 ),
        .GEC(\select_ln28_reg_247_reg[4]_i_24_n_5 ),
        .GED(\select_ln28_reg_247_reg[4]_i_25_n_5 ),
        .GEE(\select_ln28_reg_247_reg[4]_i_26_n_5 ),
        .GEF(\select_ln28_reg_247_reg[4]_i_27_n_5 ),
        .GEG(\select_ln28_reg_247_reg[4]_i_28_n_5 ),
        .GEH(\select_ln28_reg_247_reg[4]_i_29_n_5 ),
        .PROPA(\select_ln28_reg_247_reg[4]_i_22_n_8 ),
        .PROPB(\select_ln28_reg_247_reg[4]_i_23_n_8 ),
        .PROPC(\select_ln28_reg_247_reg[4]_i_24_n_8 ),
        .PROPD(\select_ln28_reg_247_reg[4]_i_25_n_8 ),
        .PROPE(\select_ln28_reg_247_reg[4]_i_26_n_8 ),
        .PROPF(\select_ln28_reg_247_reg[4]_i_27_n_8 ),
        .PROPG(\select_ln28_reg_247_reg[4]_i_28_n_8 ),
        .PROPH(\select_ln28_reg_247_reg[4]_i_29_n_8 ));
  LUT6CY #(
    .INIT(64'hFFFFFFF0000F000F)) 
    \select_ln28_reg_247_reg[4]_i_13 
       (.GE(\select_ln28_reg_247_reg[4]_i_13_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(circular[33]),
        .I3(circular[32]),
        .I4(\select_ln28_reg_247_reg[4]_i_12_n_8 ),
        .O51(\select_ln28_reg_247_reg[4]_i_13_n_6 ),
        .O52(\select_ln28_reg_247_reg[4]_i_13_n_7 ),
        .PROP(\select_ln28_reg_247_reg[4]_i_13_n_8 ));
  LUT6CY #(
    .INIT(64'hFFFFFFF0000F000F)) 
    \select_ln28_reg_247_reg[4]_i_14 
       (.GE(\select_ln28_reg_247_reg[4]_i_14_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(circular[35]),
        .I3(circular[34]),
        .I4(\select_ln28_reg_247_reg[4]_i_13_n_7 ),
        .O51(\select_ln28_reg_247_reg[4]_i_14_n_6 ),
        .O52(\select_ln28_reg_247_reg[4]_i_14_n_7 ),
        .PROP(\select_ln28_reg_247_reg[4]_i_14_n_8 ));
  LUT6CY #(
    .INIT(64'hFFFFFFF0000F000F)) 
    \select_ln28_reg_247_reg[4]_i_15 
       (.GE(\select_ln28_reg_247_reg[4]_i_15_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(circular[37]),
        .I3(circular[36]),
        .I4(\select_ln28_reg_247_reg[4]_i_3_n_5 ),
        .O51(\select_ln28_reg_247_reg[4]_i_15_n_6 ),
        .O52(\select_ln28_reg_247_reg[4]_i_15_n_7 ),
        .PROP(\select_ln28_reg_247_reg[4]_i_15_n_8 ));
  LUT6CY #(
    .INIT(64'hFFFFFFF0000F000F)) 
    \select_ln28_reg_247_reg[4]_i_16 
       (.GE(\select_ln28_reg_247_reg[4]_i_16_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(circular[39]),
        .I3(circular[38]),
        .I4(\select_ln28_reg_247_reg[4]_i_15_n_7 ),
        .O51(\select_ln28_reg_247_reg[4]_i_16_n_6 ),
        .O52(\select_ln28_reg_247_reg[4]_i_16_n_7 ),
        .PROP(\select_ln28_reg_247_reg[4]_i_16_n_8 ));
  LUT6CY #(
    .INIT(64'hFFFFFFF0000F000F)) 
    \select_ln28_reg_247_reg[4]_i_17 
       (.GE(\select_ln28_reg_247_reg[4]_i_17_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(circular[41]),
        .I3(circular[40]),
        .I4(\select_ln28_reg_247_reg[4]_i_3_n_6 ),
        .O51(\select_ln28_reg_247_reg[4]_i_17_n_6 ),
        .O52(\select_ln28_reg_247_reg[4]_i_17_n_7 ),
        .PROP(\select_ln28_reg_247_reg[4]_i_17_n_8 ));
  LUT6CY #(
    .INIT(64'hFFFFFFF0000F000F)) 
    \select_ln28_reg_247_reg[4]_i_18 
       (.GE(\select_ln28_reg_247_reg[4]_i_18_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(circular[43]),
        .I3(circular[42]),
        .I4(\select_ln28_reg_247_reg[4]_i_17_n_7 ),
        .O51(\select_ln28_reg_247_reg[4]_i_18_n_6 ),
        .O52(\select_ln28_reg_247_reg[4]_i_18_n_7 ),
        .PROP(\select_ln28_reg_247_reg[4]_i_18_n_8 ));
  LUT6CY #(
    .INIT(64'hFFFFFFF0000F000F)) 
    \select_ln28_reg_247_reg[4]_i_19 
       (.GE(\select_ln28_reg_247_reg[4]_i_19_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(circular[45]),
        .I3(circular[44]),
        .I4(\select_ln28_reg_247_reg[4]_i_3_n_7 ),
        .O51(\select_ln28_reg_247_reg[4]_i_19_n_6 ),
        .O52(\select_ln28_reg_247_reg[4]_i_19_n_7 ),
        .PROP(\select_ln28_reg_247_reg[4]_i_19_n_8 ));
  LOOKAHEAD8 #(
    .LOOKB("TRUE"),
    .LOOKD("TRUE"),
    .LOOKF("TRUE"),
    .LOOKH("TRUE")) 
    \select_ln28_reg_247_reg[4]_i_2 
       (.CIN(\select_ln28_reg_247_reg[4]_i_3_n_8 ),
        .COUTB(\select_ln28_reg_247_reg[4]_i_2_n_5 ),
        .COUTD(\select_ln28_reg_247_reg[4]_i_2_n_6 ),
        .COUTF(\select_ln28_reg_247_reg[4]_i_2_n_7 ),
        .COUTH(\select_ln28_reg_247_reg[4]_i_2_n_8 ),
        .CYA(\select_ln28_reg_247_reg[4]_i_4_n_7 ),
        .CYB(\select_ln28_reg_247_reg[4]_i_5_n_7 ),
        .CYC(\select_ln28_reg_247_reg[4]_i_6_n_7 ),
        .CYD(\select_ln28_reg_247_reg[4]_i_7_n_7 ),
        .CYE(\select_ln28_reg_247_reg[4]_i_8_n_7 ),
        .CYF(\select_ln28_reg_247_reg[4]_i_9_n_7 ),
        .CYG(\select_ln28_reg_247_reg[4]_i_10_n_7 ),
        .CYH(\select_ln28_reg_247_reg[4]_i_11_n_7 ),
        .GEA(\select_ln28_reg_247_reg[4]_i_4_n_5 ),
        .GEB(\select_ln28_reg_247_reg[4]_i_5_n_5 ),
        .GEC(\select_ln28_reg_247_reg[4]_i_6_n_5 ),
        .GED(\select_ln28_reg_247_reg[4]_i_7_n_5 ),
        .GEE(\select_ln28_reg_247_reg[4]_i_8_n_5 ),
        .GEF(\select_ln28_reg_247_reg[4]_i_9_n_5 ),
        .GEG(\select_ln28_reg_247_reg[4]_i_10_n_5 ),
        .GEH(\select_ln28_reg_247_reg[4]_i_11_n_5 ),
        .PROPA(\select_ln28_reg_247_reg[4]_i_4_n_8 ),
        .PROPB(\select_ln28_reg_247_reg[4]_i_5_n_8 ),
        .PROPC(\select_ln28_reg_247_reg[4]_i_6_n_8 ),
        .PROPD(\select_ln28_reg_247_reg[4]_i_7_n_8 ),
        .PROPE(\select_ln28_reg_247_reg[4]_i_8_n_8 ),
        .PROPF(\select_ln28_reg_247_reg[4]_i_9_n_8 ),
        .PROPG(\select_ln28_reg_247_reg[4]_i_10_n_8 ),
        .PROPH(\select_ln28_reg_247_reg[4]_i_11_n_8 ));
  LUT6CY #(
    .INIT(64'hFFFFFFF0000F000F)) 
    \select_ln28_reg_247_reg[4]_i_20 
       (.GE(\select_ln28_reg_247_reg[4]_i_20_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(circular[47]),
        .I3(circular[46]),
        .I4(\select_ln28_reg_247_reg[4]_i_19_n_7 ),
        .O51(\select_ln28_reg_247_reg[4]_i_20_n_6 ),
        .O52(\select_ln28_reg_247_reg[4]_i_20_n_7 ),
        .PROP(\select_ln28_reg_247_reg[4]_i_20_n_8 ));
  LOOKAHEAD8 #(
    .LOOKB("FALSE"),
    .LOOKD("TRUE"),
    .LOOKF("TRUE"),
    .LOOKH("TRUE")) 
    \select_ln28_reg_247_reg[4]_i_21 
       (.CIN(1'b0),
        .COUTB(\select_ln28_reg_247_reg[4]_i_21_n_5 ),
        .COUTD(\select_ln28_reg_247_reg[4]_i_21_n_6 ),
        .COUTF(\select_ln28_reg_247_reg[4]_i_21_n_7 ),
        .COUTH(\select_ln28_reg_247_reg[4]_i_21_n_8 ),
        .CYA(\select_ln28_reg_247_reg[4]_i_30_n_7 ),
        .CYB(\select_ln28_reg_247_reg[4]_i_31_n_7 ),
        .CYC(\select_ln28_reg_247_reg[4]_i_32_n_7 ),
        .CYD(\select_ln28_reg_247_reg[4]_i_33_n_7 ),
        .CYE(\select_ln28_reg_247_reg[4]_i_34_n_7 ),
        .CYF(\select_ln28_reg_247_reg[4]_i_35_n_7 ),
        .CYG(\select_ln28_reg_247_reg[4]_i_36_n_7 ),
        .CYH(\select_ln28_reg_247_reg[4]_i_37_n_7 ),
        .GEA(\select_ln28_reg_247_reg[4]_i_30_n_5 ),
        .GEB(\select_ln28_reg_247_reg[4]_i_31_n_5 ),
        .GEC(\select_ln28_reg_247_reg[4]_i_32_n_5 ),
        .GED(\select_ln28_reg_247_reg[4]_i_33_n_5 ),
        .GEE(\select_ln28_reg_247_reg[4]_i_34_n_5 ),
        .GEF(\select_ln28_reg_247_reg[4]_i_35_n_5 ),
        .GEG(\select_ln28_reg_247_reg[4]_i_36_n_5 ),
        .GEH(\select_ln28_reg_247_reg[4]_i_37_n_5 ),
        .PROPA(\select_ln28_reg_247_reg[4]_i_30_n_8 ),
        .PROPB(\select_ln28_reg_247_reg[4]_i_31_n_8 ),
        .PROPC(\select_ln28_reg_247_reg[4]_i_32_n_8 ),
        .PROPD(\select_ln28_reg_247_reg[4]_i_33_n_8 ),
        .PROPE(\select_ln28_reg_247_reg[4]_i_34_n_8 ),
        .PROPF(\select_ln28_reg_247_reg[4]_i_35_n_8 ),
        .PROPG(\select_ln28_reg_247_reg[4]_i_36_n_8 ),
        .PROPH(\select_ln28_reg_247_reg[4]_i_37_n_8 ));
  LUT6CY #(
    .INIT(64'hFFFFFFF0000F000F)) 
    \select_ln28_reg_247_reg[4]_i_22 
       (.GE(\select_ln28_reg_247_reg[4]_i_22_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(circular[17]),
        .I3(circular[16]),
        .I4(\select_ln28_reg_247_reg[4]_i_21_n_8 ),
        .O51(\select_ln28_reg_247_reg[4]_i_22_n_6 ),
        .O52(\select_ln28_reg_247_reg[4]_i_22_n_7 ),
        .PROP(\select_ln28_reg_247_reg[4]_i_22_n_8 ));
  LUT6CY #(
    .INIT(64'hFFFFFFF0000F000F)) 
    \select_ln28_reg_247_reg[4]_i_23 
       (.GE(\select_ln28_reg_247_reg[4]_i_23_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(circular[19]),
        .I3(circular[18]),
        .I4(\select_ln28_reg_247_reg[4]_i_22_n_7 ),
        .O51(\select_ln28_reg_247_reg[4]_i_23_n_6 ),
        .O52(\select_ln28_reg_247_reg[4]_i_23_n_7 ),
        .PROP(\select_ln28_reg_247_reg[4]_i_23_n_8 ));
  LUT6CY #(
    .INIT(64'hFFFFFFF0000F000F)) 
    \select_ln28_reg_247_reg[4]_i_24 
       (.GE(\select_ln28_reg_247_reg[4]_i_24_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(circular[21]),
        .I3(circular[20]),
        .I4(\select_ln28_reg_247_reg[4]_i_12_n_5 ),
        .O51(\select_ln28_reg_247_reg[4]_i_24_n_6 ),
        .O52(\select_ln28_reg_247_reg[4]_i_24_n_7 ),
        .PROP(\select_ln28_reg_247_reg[4]_i_24_n_8 ));
  LUT6CY #(
    .INIT(64'hFFFFFFF0000F000F)) 
    \select_ln28_reg_247_reg[4]_i_25 
       (.GE(\select_ln28_reg_247_reg[4]_i_25_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(circular[23]),
        .I3(circular[22]),
        .I4(\select_ln28_reg_247_reg[4]_i_24_n_7 ),
        .O51(\select_ln28_reg_247_reg[4]_i_25_n_6 ),
        .O52(\select_ln28_reg_247_reg[4]_i_25_n_7 ),
        .PROP(\select_ln28_reg_247_reg[4]_i_25_n_8 ));
  LUT6CY #(
    .INIT(64'hFFFFFFF0000F000F)) 
    \select_ln28_reg_247_reg[4]_i_26 
       (.GE(\select_ln28_reg_247_reg[4]_i_26_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(circular[25]),
        .I3(circular[24]),
        .I4(\select_ln28_reg_247_reg[4]_i_12_n_6 ),
        .O51(\select_ln28_reg_247_reg[4]_i_26_n_6 ),
        .O52(\select_ln28_reg_247_reg[4]_i_26_n_7 ),
        .PROP(\select_ln28_reg_247_reg[4]_i_26_n_8 ));
  LUT6CY #(
    .INIT(64'hFFFFFFF0000F000F)) 
    \select_ln28_reg_247_reg[4]_i_27 
       (.GE(\select_ln28_reg_247_reg[4]_i_27_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(circular[27]),
        .I3(circular[26]),
        .I4(\select_ln28_reg_247_reg[4]_i_26_n_7 ),
        .O51(\select_ln28_reg_247_reg[4]_i_27_n_6 ),
        .O52(\select_ln28_reg_247_reg[4]_i_27_n_7 ),
        .PROP(\select_ln28_reg_247_reg[4]_i_27_n_8 ));
  LUT6CY #(
    .INIT(64'hFFFFFFF0000F000F)) 
    \select_ln28_reg_247_reg[4]_i_28 
       (.GE(\select_ln28_reg_247_reg[4]_i_28_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(circular[29]),
        .I3(circular[28]),
        .I4(\select_ln28_reg_247_reg[4]_i_12_n_7 ),
        .O51(\select_ln28_reg_247_reg[4]_i_28_n_6 ),
        .O52(\select_ln28_reg_247_reg[4]_i_28_n_7 ),
        .PROP(\select_ln28_reg_247_reg[4]_i_28_n_8 ));
  LUT6CY #(
    .INIT(64'hFFFFFFF0000F000F)) 
    \select_ln28_reg_247_reg[4]_i_29 
       (.GE(\select_ln28_reg_247_reg[4]_i_29_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(circular[31]),
        .I3(circular[30]),
        .I4(\select_ln28_reg_247_reg[4]_i_28_n_7 ),
        .O51(\select_ln28_reg_247_reg[4]_i_29_n_6 ),
        .O52(\select_ln28_reg_247_reg[4]_i_29_n_7 ),
        .PROP(\select_ln28_reg_247_reg[4]_i_29_n_8 ));
  LOOKAHEAD8 #(
    .LOOKB("TRUE"),
    .LOOKD("TRUE"),
    .LOOKF("TRUE"),
    .LOOKH("TRUE")) 
    \select_ln28_reg_247_reg[4]_i_3 
       (.CIN(\select_ln28_reg_247_reg[4]_i_12_n_8 ),
        .COUTB(\select_ln28_reg_247_reg[4]_i_3_n_5 ),
        .COUTD(\select_ln28_reg_247_reg[4]_i_3_n_6 ),
        .COUTF(\select_ln28_reg_247_reg[4]_i_3_n_7 ),
        .COUTH(\select_ln28_reg_247_reg[4]_i_3_n_8 ),
        .CYA(\select_ln28_reg_247_reg[4]_i_13_n_7 ),
        .CYB(\select_ln28_reg_247_reg[4]_i_14_n_7 ),
        .CYC(\select_ln28_reg_247_reg[4]_i_15_n_7 ),
        .CYD(\select_ln28_reg_247_reg[4]_i_16_n_7 ),
        .CYE(\select_ln28_reg_247_reg[4]_i_17_n_7 ),
        .CYF(\select_ln28_reg_247_reg[4]_i_18_n_7 ),
        .CYG(\select_ln28_reg_247_reg[4]_i_19_n_7 ),
        .CYH(\select_ln28_reg_247_reg[4]_i_20_n_7 ),
        .GEA(\select_ln28_reg_247_reg[4]_i_13_n_5 ),
        .GEB(\select_ln28_reg_247_reg[4]_i_14_n_5 ),
        .GEC(\select_ln28_reg_247_reg[4]_i_15_n_5 ),
        .GED(\select_ln28_reg_247_reg[4]_i_16_n_5 ),
        .GEE(\select_ln28_reg_247_reg[4]_i_17_n_5 ),
        .GEF(\select_ln28_reg_247_reg[4]_i_18_n_5 ),
        .GEG(\select_ln28_reg_247_reg[4]_i_19_n_5 ),
        .GEH(\select_ln28_reg_247_reg[4]_i_20_n_5 ),
        .PROPA(\select_ln28_reg_247_reg[4]_i_13_n_8 ),
        .PROPB(\select_ln28_reg_247_reg[4]_i_14_n_8 ),
        .PROPC(\select_ln28_reg_247_reg[4]_i_15_n_8 ),
        .PROPD(\select_ln28_reg_247_reg[4]_i_16_n_8 ),
        .PROPE(\select_ln28_reg_247_reg[4]_i_17_n_8 ),
        .PROPF(\select_ln28_reg_247_reg[4]_i_18_n_8 ),
        .PROPG(\select_ln28_reg_247_reg[4]_i_19_n_8 ),
        .PROPH(\select_ln28_reg_247_reg[4]_i_20_n_8 ));
  LUT6CY #(
    .INIT(64'hFFFFFFF0000F000F)) 
    \select_ln28_reg_247_reg[4]_i_30 
       (.GE(\select_ln28_reg_247_reg[4]_i_30_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(circular[1]),
        .I3(circular[0]),
        .I4(1'b0),
        .O51(\select_ln28_reg_247_reg[4]_i_30_n_6 ),
        .O52(\select_ln28_reg_247_reg[4]_i_30_n_7 ),
        .PROP(\select_ln28_reg_247_reg[4]_i_30_n_8 ));
  LUT6CY #(
    .INIT(64'hFFFFFFF0000F000F)) 
    \select_ln28_reg_247_reg[4]_i_31 
       (.GE(\select_ln28_reg_247_reg[4]_i_31_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(circular[3]),
        .I3(circular[2]),
        .I4(\select_ln28_reg_247_reg[4]_i_30_n_7 ),
        .O51(\select_ln28_reg_247_reg[4]_i_31_n_6 ),
        .O52(\select_ln28_reg_247_reg[4]_i_31_n_7 ),
        .PROP(\select_ln28_reg_247_reg[4]_i_31_n_8 ));
  LUT6CY #(
    .INIT(64'hFFFFFFF0000F000F)) 
    \select_ln28_reg_247_reg[4]_i_32 
       (.GE(\select_ln28_reg_247_reg[4]_i_32_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(circular[5]),
        .I3(circular[4]),
        .I4(\select_ln28_reg_247_reg[4]_i_21_n_5 ),
        .O51(\select_ln28_reg_247_reg[4]_i_32_n_6 ),
        .O52(\select_ln28_reg_247_reg[4]_i_32_n_7 ),
        .PROP(\select_ln28_reg_247_reg[4]_i_32_n_8 ));
  LUT6CY #(
    .INIT(64'hFFFFFFF0000F000F)) 
    \select_ln28_reg_247_reg[4]_i_33 
       (.GE(\select_ln28_reg_247_reg[4]_i_33_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(circular[7]),
        .I3(circular[6]),
        .I4(\select_ln28_reg_247_reg[4]_i_32_n_7 ),
        .O51(\select_ln28_reg_247_reg[4]_i_33_n_6 ),
        .O52(\select_ln28_reg_247_reg[4]_i_33_n_7 ),
        .PROP(\select_ln28_reg_247_reg[4]_i_33_n_8 ));
  LUT6CY #(
    .INIT(64'hFFFFFFF0000F000F)) 
    \select_ln28_reg_247_reg[4]_i_34 
       (.GE(\select_ln28_reg_247_reg[4]_i_34_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(circular[9]),
        .I3(circular[8]),
        .I4(\select_ln28_reg_247_reg[4]_i_21_n_6 ),
        .O51(\select_ln28_reg_247_reg[4]_i_34_n_6 ),
        .O52(\select_ln28_reg_247_reg[4]_i_34_n_7 ),
        .PROP(\select_ln28_reg_247_reg[4]_i_34_n_8 ));
  LUT6CY #(
    .INIT(64'hFFFFFFF0000F000F)) 
    \select_ln28_reg_247_reg[4]_i_35 
       (.GE(\select_ln28_reg_247_reg[4]_i_35_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(circular[11]),
        .I3(circular[10]),
        .I4(\select_ln28_reg_247_reg[4]_i_34_n_7 ),
        .O51(\select_ln28_reg_247_reg[4]_i_35_n_6 ),
        .O52(\select_ln28_reg_247_reg[4]_i_35_n_7 ),
        .PROP(\select_ln28_reg_247_reg[4]_i_35_n_8 ));
  LUT6CY #(
    .INIT(64'hFFFFFFF0000F000F)) 
    \select_ln28_reg_247_reg[4]_i_36 
       (.GE(\select_ln28_reg_247_reg[4]_i_36_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(circular[13]),
        .I3(circular[12]),
        .I4(\select_ln28_reg_247_reg[4]_i_21_n_7 ),
        .O51(\select_ln28_reg_247_reg[4]_i_36_n_6 ),
        .O52(\select_ln28_reg_247_reg[4]_i_36_n_7 ),
        .PROP(\select_ln28_reg_247_reg[4]_i_36_n_8 ));
  LUT6CY #(
    .INIT(64'hFFFFFFF0000F000F)) 
    \select_ln28_reg_247_reg[4]_i_37 
       (.GE(\select_ln28_reg_247_reg[4]_i_37_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(circular[15]),
        .I3(circular[14]),
        .I4(\select_ln28_reg_247_reg[4]_i_36_n_7 ),
        .O51(\select_ln28_reg_247_reg[4]_i_37_n_6 ),
        .O52(\select_ln28_reg_247_reg[4]_i_37_n_7 ),
        .PROP(\select_ln28_reg_247_reg[4]_i_37_n_8 ));
  LUT6CY #(
    .INIT(64'hFFFFFFF0000F000F)) 
    \select_ln28_reg_247_reg[4]_i_4 
       (.GE(\select_ln28_reg_247_reg[4]_i_4_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(circular[49]),
        .I3(circular[48]),
        .I4(\select_ln28_reg_247_reg[4]_i_3_n_8 ),
        .O51(\select_ln28_reg_247_reg[4]_i_4_n_6 ),
        .O52(\select_ln28_reg_247_reg[4]_i_4_n_7 ),
        .PROP(\select_ln28_reg_247_reg[4]_i_4_n_8 ));
  LUT6CY #(
    .INIT(64'hFFFFFFF0000F000F)) 
    \select_ln28_reg_247_reg[4]_i_5 
       (.GE(\select_ln28_reg_247_reg[4]_i_5_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(circular[51]),
        .I3(circular[50]),
        .I4(\select_ln28_reg_247_reg[4]_i_4_n_7 ),
        .O51(\select_ln28_reg_247_reg[4]_i_5_n_6 ),
        .O52(\select_ln28_reg_247_reg[4]_i_5_n_7 ),
        .PROP(\select_ln28_reg_247_reg[4]_i_5_n_8 ));
  LUT6CY #(
    .INIT(64'hFFFFFFF0000F000F)) 
    \select_ln28_reg_247_reg[4]_i_6 
       (.GE(\select_ln28_reg_247_reg[4]_i_6_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(circular[53]),
        .I3(circular[52]),
        .I4(\select_ln28_reg_247_reg[4]_i_2_n_5 ),
        .O51(\select_ln28_reg_247_reg[4]_i_6_n_6 ),
        .O52(\select_ln28_reg_247_reg[4]_i_6_n_7 ),
        .PROP(\select_ln28_reg_247_reg[4]_i_6_n_8 ));
  LUT6CY #(
    .INIT(64'hFFFFFFF0000F000F)) 
    \select_ln28_reg_247_reg[4]_i_7 
       (.GE(\select_ln28_reg_247_reg[4]_i_7_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(circular[55]),
        .I3(circular[54]),
        .I4(\select_ln28_reg_247_reg[4]_i_6_n_7 ),
        .O51(\select_ln28_reg_247_reg[4]_i_7_n_6 ),
        .O52(\select_ln28_reg_247_reg[4]_i_7_n_7 ),
        .PROP(\select_ln28_reg_247_reg[4]_i_7_n_8 ));
  LUT6CY #(
    .INIT(64'hFFFFFFF0000F000F)) 
    \select_ln28_reg_247_reg[4]_i_8 
       (.GE(\select_ln28_reg_247_reg[4]_i_8_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(circular[57]),
        .I3(circular[56]),
        .I4(\select_ln28_reg_247_reg[4]_i_2_n_6 ),
        .O51(\select_ln28_reg_247_reg[4]_i_8_n_6 ),
        .O52(\select_ln28_reg_247_reg[4]_i_8_n_7 ),
        .PROP(\select_ln28_reg_247_reg[4]_i_8_n_8 ));
  LUT6CY #(
    .INIT(64'hFFFFFFF0000F000F)) 
    \select_ln28_reg_247_reg[4]_i_9 
       (.GE(\select_ln28_reg_247_reg[4]_i_9_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(circular[59]),
        .I3(circular[58]),
        .I4(\select_ln28_reg_247_reg[4]_i_8_n_7 ),
        .O51(\select_ln28_reg_247_reg[4]_i_9_n_6 ),
        .O52(\select_ln28_reg_247_reg[4]_i_9_n_7 ),
        .PROP(\select_ln28_reg_247_reg[4]_i_9_n_8 ));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[6]_i_1 
       (.I0(s_axi_control_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .O(waddr));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[0]),
        .Q(\waddr_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[1]),
        .Q(\waddr_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[2]),
        .Q(\waddr_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[3]),
        .Q(\waddr_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \waddr_reg[6] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[4]),
        .Q(\waddr_reg_n_5_[6] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vitis_design_dpa_trace_s2mm_0_fifo_w16_d32_S
   (fifo_count_empty_n,
    fifo_count_full_n,
    D,
    out,
    ap_rst_n_inv,
    ap_clk,
    Q,
    write_memory_U0_out_r_read,
    push,
    p_9_in,
    addr110_out,
    in,
    E);
  output fifo_count_empty_n;
  output fifo_count_full_n;
  output [0:0]D;
  output [5:0]out;
  input ap_rst_n_inv;
  input ap_clk;
  input [0:0]Q;
  input write_memory_U0_out_r_read;
  input push;
  input p_9_in;
  input addr110_out;
  input [5:0]in;
  input [0:0]E;

  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire addr110_out;
  wire addr15_in;
  wire \addr[0]_i_1__2_n_5 ;
  wire \addr[1]_i_1__0_n_5 ;
  wire \addr[2]_i_1_n_5 ;
  wire \addr[3]_i_1_n_5 ;
  wire \addr[4]_i_1_n_5 ;
  wire \addr[4]_i_2_n_5 ;
  wire [4:0]addr_reg;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire empty_n1;
  wire empty_n_i_1__3_n_5;
  wire fifo_count_empty_n;
  wire fifo_count_full_n;
  wire full_n2;
  wire full_n_i_1__11_n_5;
  wire [5:0]in;
  wire \mOutPtr[0]_i_1__8_n_5 ;
  wire \mOutPtr[1]_i_1__11_n_5 ;
  wire \mOutPtr[2]_i_1__2_n_5 ;
  wire \mOutPtr[3]_i_1__4_n_5 ;
  wire \mOutPtr[4]_i_1__8_n_5 ;
  wire \mOutPtr[5]_i_2__4_n_5 ;
  wire \mOutPtr[5]_i_3__1_n_5 ;
  wire \mOutPtr_reg_n_5_[0] ;
  wire \mOutPtr_reg_n_5_[1] ;
  wire \mOutPtr_reg_n_5_[2] ;
  wire \mOutPtr_reg_n_5_[3] ;
  wire \mOutPtr_reg_n_5_[4] ;
  wire \mOutPtr_reg_n_5_[5] ;
  wire [5:0]out;
  wire p_9_in;
  wire push;
  wire write_memory_U0_out_r_read;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vitis_design_dpa_trace_s2mm_0_fifo_w16_d32_S_ShiftReg U_vitis_design_dpa_trace_s2mm_0_fifo_w16_d32_S_ShiftReg
       (.A(addr_reg),
        .ap_clk(ap_clk),
        .in(in),
        .out(out),
        .push(push));
  LUT6 #(
    .INIT(64'hF5D7FFDF0A280020)) 
    \addr[0]_i_1__2 
       (.I0(fifo_count_empty_n),
        .I1(Q),
        .I2(push),
        .I3(write_memory_U0_out_r_read),
        .I4(addr15_in),
        .I5(addr_reg[0]),
        .O(\addr[0]_i_1__2_n_5 ));
  LUT6 #(
    .INIT(64'hF087F0F00F780F0F)) 
    \addr[1]_i_1__0 
       (.I0(fifo_count_empty_n),
        .I1(Q),
        .I2(addr_reg[0]),
        .I3(write_memory_U0_out_r_read),
        .I4(push),
        .I5(addr_reg[1]),
        .O(\addr[1]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \addr[2]_i_1 
       (.I0(addr_reg[0]),
        .I1(p_9_in),
        .I2(addr_reg[2]),
        .I3(addr_reg[1]),
        .O(\addr[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \addr[3]_i_1 
       (.I0(p_9_in),
        .I1(addr_reg[0]),
        .I2(addr_reg[1]),
        .I3(addr_reg[3]),
        .I4(addr_reg[2]),
        .O(\addr[3]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h0022A080)) 
    \addr[4]_i_1 
       (.I0(fifo_count_empty_n),
        .I1(Q),
        .I2(addr15_in),
        .I3(write_memory_U0_out_r_read),
        .I4(push),
        .O(\addr[4]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \addr[4]_i_2 
       (.I0(addr_reg[1]),
        .I1(addr_reg[0]),
        .I2(addr110_out),
        .I3(addr_reg[2]),
        .I4(addr_reg[4]),
        .I5(addr_reg[3]),
        .O(\addr[4]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \addr[4]_i_3 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[4] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(\mOutPtr_reg_n_5_[5] ),
        .I4(\mOutPtr_reg_n_5_[3] ),
        .I5(\mOutPtr_reg_n_5_[2] ),
        .O(addr15_in));
  FDRE \addr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[0]_i_1__2_n_5 ),
        .Q(addr_reg[0]),
        .R(ap_rst_n_inv));
  FDRE \addr_reg[1] 
       (.C(ap_clk),
        .CE(\addr[4]_i_1_n_5 ),
        .D(\addr[1]_i_1__0_n_5 ),
        .Q(addr_reg[1]),
        .R(ap_rst_n_inv));
  FDRE \addr_reg[2] 
       (.C(ap_clk),
        .CE(\addr[4]_i_1_n_5 ),
        .D(\addr[2]_i_1_n_5 ),
        .Q(addr_reg[2]),
        .R(ap_rst_n_inv));
  FDRE \addr_reg[3] 
       (.C(ap_clk),
        .CE(\addr[4]_i_1_n_5 ),
        .D(\addr[3]_i_1_n_5 ),
        .Q(addr_reg[3]),
        .R(ap_rst_n_inv));
  FDRE \addr_reg[4] 
       (.C(ap_clk),
        .CE(\addr[4]_i_1_n_5 ),
        .D(\addr[4]_i_2_n_5 ),
        .Q(addr_reg[4]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[7]_i_1 
       (.I0(fifo_count_empty_n),
        .I1(Q),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT5 #(
    .INIT(32'hFFFF0A2A)) 
    empty_n_i_1__3
       (.I0(fifo_count_empty_n),
        .I1(Q),
        .I2(empty_n1),
        .I3(write_memory_U0_out_r_read),
        .I4(push),
        .O(empty_n_i_1__3_n_5));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    empty_n_i_2__8
       (.I0(\mOutPtr_reg_n_5_[5] ),
        .I1(\mOutPtr_reg_n_5_[4] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(\mOutPtr_reg_n_5_[0] ),
        .I4(\mOutPtr_reg_n_5_[3] ),
        .I5(\mOutPtr_reg_n_5_[2] ),
        .O(empty_n1));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__3_n_5),
        .Q(fifo_count_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hAFFF8FFF00AA0088)) 
    full_n_i_1__11
       (.I0(fifo_count_empty_n),
        .I1(Q),
        .I2(full_n2),
        .I3(push),
        .I4(write_memory_U0_out_r_read),
        .I5(fifo_count_full_n),
        .O(full_n_i_1__11_n_5));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    full_n_i_2__8
       (.I0(\mOutPtr_reg_n_5_[4] ),
        .I1(\mOutPtr_reg_n_5_[5] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(\mOutPtr_reg_n_5_[0] ),
        .I4(\mOutPtr_reg_n_5_[3] ),
        .I5(\mOutPtr_reg_n_5_[2] ),
        .O(full_n2));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__11_n_5),
        .Q(fifo_count_full_n),
        .S(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__8 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[0]_i_1__8_n_5 ));
  LUT6 #(
    .INIT(64'hA5F087F05A0F780F)) 
    \mOutPtr[1]_i_1__11 
       (.I0(fifo_count_empty_n),
        .I1(Q),
        .I2(\mOutPtr_reg_n_5_[0] ),
        .I3(push),
        .I4(write_memory_U0_out_r_read),
        .I5(\mOutPtr_reg_n_5_[1] ),
        .O(\mOutPtr[1]_i_1__11_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \mOutPtr[2]_i_1__2 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(p_9_in),
        .I2(\mOutPtr_reg_n_5_[2] ),
        .I3(\mOutPtr_reg_n_5_[1] ),
        .O(\mOutPtr[2]_i_1__2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \mOutPtr[3]_i_1__4 
       (.I0(p_9_in),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(\mOutPtr_reg_n_5_[3] ),
        .I4(\mOutPtr_reg_n_5_[2] ),
        .O(\mOutPtr[3]_i_1__4_n_5 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \mOutPtr[4]_i_1__8 
       (.I0(\mOutPtr_reg_n_5_[1] ),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(p_9_in),
        .I3(\mOutPtr_reg_n_5_[2] ),
        .I4(\mOutPtr_reg_n_5_[4] ),
        .I5(\mOutPtr_reg_n_5_[3] ),
        .O(\mOutPtr[4]_i_1__8_n_5 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \mOutPtr[5]_i_2__4 
       (.I0(\mOutPtr_reg_n_5_[2] ),
        .I1(\mOutPtr[5]_i_3__1_n_5 ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(\mOutPtr_reg_n_5_[3] ),
        .I4(\mOutPtr_reg_n_5_[5] ),
        .I5(\mOutPtr_reg_n_5_[4] ),
        .O(\mOutPtr[5]_i_2__4_n_5 ));
  LUT6 #(
    .INIT(64'h777F555511150000)) 
    \mOutPtr[5]_i_3__1 
       (.I0(\mOutPtr_reg_n_5_[1] ),
        .I1(fifo_count_empty_n),
        .I2(Q),
        .I3(write_memory_U0_out_r_read),
        .I4(push),
        .I5(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[5]_i_3__1_n_5 ));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__8_n_5 ),
        .Q(\mOutPtr_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__11_n_5 ),
        .Q(\mOutPtr_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__2_n_5 ),
        .Q(\mOutPtr_reg_n_5_[2] ),
        .R(ap_rst_n_inv));
  FDRE \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[3]_i_1__4_n_5 ),
        .Q(\mOutPtr_reg_n_5_[3] ),
        .R(ap_rst_n_inv));
  FDRE \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[4]_i_1__8_n_5 ),
        .Q(\mOutPtr_reg_n_5_[4] ),
        .R(ap_rst_n_inv));
  FDRE \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[5]_i_2__4_n_5 ),
        .Q(\mOutPtr_reg_n_5_[5] ),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vitis_design_dpa_trace_s2mm_0_fifo_w16_d32_S_ShiftReg
   (out,
    push,
    in,
    A,
    ap_clk);
  output [5:0]out;
  input push;
  input [5:0]in;
  input [4:0]A;
  input ap_clk;

  wire [4:0]A;
  wire ap_clk;
  wire [5:0]in;
  wire [5:0]out;
  wire push;
  wire \NLW_SRL_SIG_reg[31][0]_srl32_Q31_UNCONNECTED ;
  wire \NLW_SRL_SIG_reg[31][1]_srl32_Q31_UNCONNECTED ;
  wire \NLW_SRL_SIG_reg[31][2]_srl32_Q31_UNCONNECTED ;
  wire \NLW_SRL_SIG_reg[31][3]_srl32_Q31_UNCONNECTED ;
  wire \NLW_SRL_SIG_reg[31][4]_srl32_Q31_UNCONNECTED ;
  wire \NLW_SRL_SIG_reg[31][5]_srl32_Q31_UNCONNECTED ;

  (* srl_bus_name = "\\inst/fifo_count_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w16_d32_S_ShiftReg/SRL_SIG_reg[31] " *) 
  (* srl_name = "\\inst/fifo_count_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w16_d32_S_ShiftReg/SRL_SIG_reg[31][0]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \SRL_SIG_reg[31][0]_srl32 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]),
        .Q31(\NLW_SRL_SIG_reg[31][0]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/fifo_count_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w16_d32_S_ShiftReg/SRL_SIG_reg[31] " *) 
  (* srl_name = "\\inst/fifo_count_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w16_d32_S_ShiftReg/SRL_SIG_reg[31][1]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \SRL_SIG_reg[31][1]_srl32 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]),
        .Q31(\NLW_SRL_SIG_reg[31][1]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/fifo_count_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w16_d32_S_ShiftReg/SRL_SIG_reg[31] " *) 
  (* srl_name = "\\inst/fifo_count_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w16_d32_S_ShiftReg/SRL_SIG_reg[31][2]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \SRL_SIG_reg[31][2]_srl32 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]),
        .Q31(\NLW_SRL_SIG_reg[31][2]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/fifo_count_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w16_d32_S_ShiftReg/SRL_SIG_reg[31] " *) 
  (* srl_name = "\\inst/fifo_count_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w16_d32_S_ShiftReg/SRL_SIG_reg[31][3]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \SRL_SIG_reg[31][3]_srl32 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]),
        .Q31(\NLW_SRL_SIG_reg[31][3]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/fifo_count_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w16_d32_S_ShiftReg/SRL_SIG_reg[31] " *) 
  (* srl_name = "\\inst/fifo_count_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w16_d32_S_ShiftReg/SRL_SIG_reg[31][4]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \SRL_SIG_reg[31][4]_srl32 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]),
        .Q31(\NLW_SRL_SIG_reg[31][4]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/fifo_count_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w16_d32_S_ShiftReg/SRL_SIG_reg[31] " *) 
  (* srl_name = "\\inst/fifo_count_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w16_d32_S_ShiftReg/SRL_SIG_reg[31][5]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \SRL_SIG_reg[31][5]_srl32 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]),
        .Q31(\NLW_SRL_SIG_reg[31][5]_srl32_Q31_UNCONNECTED ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vitis_design_dpa_trace_s2mm_0_fifo_w64_d256_A
   (D,
    empty_n,
    fifo_data_out_empty_n,
    fifo_data_out_full_n,
    ap_clk,
    ENARDEN,
    ap_rst_n_inv,
    Q,
    push,
    dout_vld_reg_0,
    pop,
    pop_dout,
    E,
    \num_data_cnt_reg[8]_0 );
  output [63:0]D;
  output empty_n;
  output fifo_data_out_empty_n;
  output fifo_data_out_full_n;
  input ap_clk;
  input ENARDEN;
  input ap_rst_n_inv;
  input [63:0]Q;
  input push;
  input dout_vld_reg_0;
  input pop;
  input pop_dout;
  input [0:0]E;
  input [0:0]\num_data_cnt_reg[8]_0 ;

  wire [63:0]D;
  wire [0:0]E;
  wire ENARDEN;
  wire [63:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire dout_vld_reg_0;
  wire empty_n;
  wire empty_n1;
  wire empty_n_i_1_n_5;
  wire empty_n_i_3__3_n_5;
  wire fifo_data_out_empty_n;
  wire fifo_data_out_full_n;
  wire full_n27_in;
  wire full_n_i_1__7_n_5;
  wire full_n_i_3__3_n_5;
  wire [8:0]mOutPtr;
  wire \mOutPtr[5]_i_2__3_n_5 ;
  wire \mOutPtr[5]_i_3__0_n_5 ;
  wire \mOutPtr[6]_i_2__3_n_5 ;
  wire \mOutPtr[6]_i_3__3_n_5 ;
  wire \mOutPtr[8]_i_3_n_5 ;
  wire \mOutPtr[8]_i_4_n_5 ;
  wire \num_data_cnt[0]_i_1_n_5 ;
  wire [8:0]num_data_cnt_reg;
  wire \num_data_cnt_reg[1]_i_1_n_5 ;
  wire \num_data_cnt_reg[1]_i_1_n_6 ;
  wire \num_data_cnt_reg[1]_i_1_n_7 ;
  wire \num_data_cnt_reg[1]_i_1_n_8 ;
  wire \num_data_cnt_reg[2]_i_1_n_5 ;
  wire \num_data_cnt_reg[2]_i_1_n_6 ;
  wire \num_data_cnt_reg[2]_i_1_n_7 ;
  wire \num_data_cnt_reg[2]_i_1_n_8 ;
  wire \num_data_cnt_reg[3]_i_1_n_5 ;
  wire \num_data_cnt_reg[3]_i_1_n_6 ;
  wire \num_data_cnt_reg[3]_i_1_n_7 ;
  wire \num_data_cnt_reg[3]_i_1_n_8 ;
  wire \num_data_cnt_reg[4]_i_1_n_5 ;
  wire \num_data_cnt_reg[4]_i_1_n_6 ;
  wire \num_data_cnt_reg[4]_i_1_n_7 ;
  wire \num_data_cnt_reg[4]_i_1_n_8 ;
  wire \num_data_cnt_reg[5]_i_1_n_5 ;
  wire \num_data_cnt_reg[5]_i_1_n_6 ;
  wire \num_data_cnt_reg[5]_i_1_n_7 ;
  wire \num_data_cnt_reg[5]_i_1_n_8 ;
  wire \num_data_cnt_reg[6]_i_1_n_5 ;
  wire \num_data_cnt_reg[6]_i_1_n_6 ;
  wire \num_data_cnt_reg[6]_i_1_n_7 ;
  wire \num_data_cnt_reg[6]_i_1_n_8 ;
  wire \num_data_cnt_reg[7]_i_1_n_5 ;
  wire \num_data_cnt_reg[7]_i_1_n_6 ;
  wire \num_data_cnt_reg[7]_i_1_n_7 ;
  wire \num_data_cnt_reg[7]_i_1_n_8 ;
  wire \num_data_cnt_reg[7]_i_2_n_5 ;
  wire \num_data_cnt_reg[7]_i_2_n_6 ;
  wire \num_data_cnt_reg[7]_i_2_n_7 ;
  wire \num_data_cnt_reg[7]_i_2_n_8 ;
  wire [0:0]\num_data_cnt_reg[8]_0 ;
  wire \num_data_cnt_reg[8]_i_2_n_5 ;
  wire \num_data_cnt_reg[8]_i_2_n_6 ;
  wire \num_data_cnt_reg[8]_i_2_n_7 ;
  wire \num_data_cnt_reg[8]_i_2_n_8 ;
  wire [8:0]p_1_in;
  wire pop;
  wire pop_dout;
  wire push;
  wire [7:0]raddr;
  wire \raddr[0]_i_1__6_n_5 ;
  wire \raddr[1]_i_1__5_n_5 ;
  wire \raddr[2]_i_1__6_n_5 ;
  wire \raddr[3]_i_1__6_n_5 ;
  wire \raddr[3]_i_2__3_n_5 ;
  wire \raddr[4]_i_1__4_n_5 ;
  wire \raddr[5]_i_1__0_n_5 ;
  wire \raddr[6]_i_1__0_n_5 ;
  wire \raddr[7]_i_2_n_5 ;
  wire \raddr[7]_i_4_n_5 ;
  wire [7:0]waddr;
  wire \waddr[0]_i_1_n_5 ;
  wire \waddr[1]_i_1_n_5 ;
  wire \waddr[2]_i_1_n_5 ;
  wire \waddr[3]_i_1_n_5 ;
  wire \waddr[3]_i_2_n_5 ;
  wire \waddr[4]_i_1_n_5 ;
  wire \waddr[5]_i_1_n_5 ;
  wire \waddr[6]_i_1__0_n_5 ;
  wire \waddr[7]_i_1_n_5 ;
  wire \waddr[7]_i_2_n_5 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vitis_design_dpa_trace_s2mm_0_fifo_w64_d256_A_ram U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d256_A_ram
       (.D(D),
        .ENARDEN(ENARDEN),
        .Q(raddr),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\fifo_data_out_read_reg_142_reg[31] (waddr),
        .\fifo_data_out_read_reg_142_reg[31]_0 (Q),
        .push(push));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_reg_0),
        .Q(fifo_data_out_empty_n),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hF730)) 
    empty_n_i_1
       (.I0(empty_n1),
        .I1(pop),
        .I2(push),
        .I3(empty_n),
        .O(empty_n_i_1_n_5));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    empty_n_i_2__7
       (.I0(mOutPtr[0]),
        .I1(empty_n_i_3__3_n_5),
        .I2(mOutPtr[8]),
        .I3(mOutPtr[7]),
        .I4(mOutPtr[5]),
        .I5(mOutPtr[6]),
        .O(empty_n1));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_3__3
       (.I0(mOutPtr[3]),
        .I1(mOutPtr[4]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[2]),
        .O(empty_n_i_3__3_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_5),
        .Q(empty_n),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hF730)) 
    full_n_i_1__7
       (.I0(full_n27_in),
        .I1(push),
        .I2(pop_dout),
        .I3(fifo_data_out_full_n),
        .O(full_n_i_1__7_n_5));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    full_n_i_2__7
       (.I0(num_data_cnt_reg[8]),
        .I1(full_n_i_3__3_n_5),
        .I2(num_data_cnt_reg[6]),
        .I3(num_data_cnt_reg[7]),
        .I4(num_data_cnt_reg[4]),
        .I5(num_data_cnt_reg[5]),
        .O(full_n27_in));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_3__3
       (.I0(num_data_cnt_reg[2]),
        .I1(num_data_cnt_reg[3]),
        .I2(num_data_cnt_reg[0]),
        .I3(num_data_cnt_reg[1]),
        .O(full_n_i_3__3_n_5));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__7_n_5),
        .Q(fifo_data_out_full_n),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__7 
       (.I0(mOutPtr[0]),
        .O(p_1_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT4 #(
    .INIT(16'h9969)) 
    \mOutPtr[1]_i_1__5 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(push),
        .I3(pop),
        .O(p_1_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT5 #(
    .INIT(32'hE1E178E1)) 
    \mOutPtr[2]_i_1__1 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[2]),
        .I3(push),
        .I4(pop),
        .O(p_1_in[2]));
  LUT6 #(
    .INIT(64'hFE01FE017F80FE01)) 
    \mOutPtr[3]_i_1__3 
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[3]),
        .I4(push),
        .I5(pop),
        .O(p_1_in[3]));
  LUT5 #(
    .INIT(32'hC3C35AC3)) 
    \mOutPtr[4]_i_1__7 
       (.I0(\mOutPtr[5]_i_2__3_n_5 ),
        .I1(\mOutPtr[5]_i_3__0_n_5 ),
        .I2(mOutPtr[4]),
        .I3(push),
        .I4(pop),
        .O(p_1_in[4]));
  LUT6 #(
    .INIT(64'hFC03FC037788FC03)) 
    \mOutPtr[5]_i_1__5 
       (.I0(\mOutPtr[5]_i_2__3_n_5 ),
        .I1(mOutPtr[4]),
        .I2(\mOutPtr[5]_i_3__0_n_5 ),
        .I3(mOutPtr[5]),
        .I4(push),
        .I5(pop),
        .O(p_1_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \mOutPtr[5]_i_2__3 
       (.I0(mOutPtr[3]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[2]),
        .O(\mOutPtr[5]_i_2__3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \mOutPtr[5]_i_3__0 
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[3]),
        .O(\mOutPtr[5]_i_3__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT5 #(
    .INIT(32'hC3C35AC3)) 
    \mOutPtr[6]_i_1__3 
       (.I0(\mOutPtr[6]_i_2__3_n_5 ),
        .I1(\mOutPtr[6]_i_3__3_n_5 ),
        .I2(mOutPtr[6]),
        .I3(push),
        .I4(pop),
        .O(p_1_in[6]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \mOutPtr[6]_i_2__3 
       (.I0(mOutPtr[5]),
        .I1(mOutPtr[3]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(mOutPtr[2]),
        .I5(mOutPtr[4]),
        .O(\mOutPtr[6]_i_2__3_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mOutPtr[6]_i_3__3 
       (.I0(mOutPtr[4]),
        .I1(mOutPtr[2]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .I4(mOutPtr[3]),
        .I5(mOutPtr[5]),
        .O(\mOutPtr[6]_i_3__3_n_5 ));
  LUT5 #(
    .INIT(32'hC3C35AC3)) 
    \mOutPtr[7]_i_1__1 
       (.I0(\mOutPtr[8]_i_3_n_5 ),
        .I1(\mOutPtr[8]_i_4_n_5 ),
        .I2(mOutPtr[7]),
        .I3(push),
        .I4(pop),
        .O(p_1_in[7]));
  LUT6 #(
    .INIT(64'hFC03FC037788FC03)) 
    \mOutPtr[8]_i_2 
       (.I0(\mOutPtr[8]_i_3_n_5 ),
        .I1(mOutPtr[7]),
        .I2(\mOutPtr[8]_i_4_n_5 ),
        .I3(mOutPtr[8]),
        .I4(push),
        .I5(pop),
        .O(p_1_in[8]));
  LUT2 #(
    .INIT(4'h8)) 
    \mOutPtr[8]_i_3 
       (.I0(mOutPtr[6]),
        .I1(\mOutPtr[6]_i_2__3_n_5 ),
        .O(\mOutPtr[8]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \mOutPtr[8]_i_4 
       (.I0(\mOutPtr[6]_i_3__3_n_5 ),
        .I1(mOutPtr[6]),
        .O(\mOutPtr[8]_i_4_n_5 ));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_in[0]),
        .Q(mOutPtr[0]),
        .R(ap_rst_n_inv));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_in[1]),
        .Q(mOutPtr[1]),
        .R(ap_rst_n_inv));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_in[2]),
        .Q(mOutPtr[2]),
        .R(ap_rst_n_inv));
  FDRE \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_in[3]),
        .Q(mOutPtr[3]),
        .R(ap_rst_n_inv));
  FDRE \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_in[4]),
        .Q(mOutPtr[4]),
        .R(ap_rst_n_inv));
  FDRE \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_in[5]),
        .Q(mOutPtr[5]),
        .R(ap_rst_n_inv));
  FDRE \mOutPtr_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_in[6]),
        .Q(mOutPtr[6]),
        .R(ap_rst_n_inv));
  FDRE \mOutPtr_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_in[7]),
        .Q(mOutPtr[7]),
        .R(ap_rst_n_inv));
  FDRE \mOutPtr_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_in[8]),
        .Q(mOutPtr[8]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \num_data_cnt[0]_i_1 
       (.I0(num_data_cnt_reg[0]),
        .O(\num_data_cnt[0]_i_1_n_5 ));
  FDRE \num_data_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\num_data_cnt_reg[8]_0 ),
        .D(\num_data_cnt[0]_i_1_n_5 ),
        .Q(num_data_cnt_reg[0]),
        .R(ap_rst_n_inv));
  FDRE \num_data_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\num_data_cnt_reg[8]_0 ),
        .D(\num_data_cnt_reg[1]_i_1_n_6 ),
        .Q(num_data_cnt_reg[1]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'h3F330300C3CC3C33)) 
    \num_data_cnt_reg[1]_i_1 
       (.GE(\num_data_cnt_reg[1]_i_1_n_5 ),
        .I0(1'b1),
        .I1(num_data_cnt_reg[1]),
        .I2(pop_dout),
        .I3(push),
        .I4(num_data_cnt_reg[0]),
        .O51(\num_data_cnt_reg[1]_i_1_n_6 ),
        .O52(\num_data_cnt_reg[1]_i_1_n_7 ),
        .PROP(\num_data_cnt_reg[1]_i_1_n_8 ));
  FDRE \num_data_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\num_data_cnt_reg[8]_0 ),
        .D(\num_data_cnt_reg[2]_i_1_n_6 ),
        .Q(num_data_cnt_reg[2]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hF0FF00F00FF0F00F)) 
    \num_data_cnt_reg[2]_i_1 
       (.GE(\num_data_cnt_reg[2]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(num_data_cnt_reg[1]),
        .I3(num_data_cnt_reg[2]),
        .I4(\num_data_cnt_reg[1]_i_1_n_7 ),
        .O51(\num_data_cnt_reg[2]_i_1_n_6 ),
        .O52(\num_data_cnt_reg[2]_i_1_n_7 ),
        .PROP(\num_data_cnt_reg[2]_i_1_n_8 ));
  FDRE \num_data_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\num_data_cnt_reg[8]_0 ),
        .D(\num_data_cnt_reg[3]_i_1_n_6 ),
        .Q(num_data_cnt_reg[3]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hF0FF00F00FF0F00F)) 
    \num_data_cnt_reg[3]_i_1 
       (.GE(\num_data_cnt_reg[3]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(num_data_cnt_reg[2]),
        .I3(num_data_cnt_reg[3]),
        .I4(\num_data_cnt_reg[7]_i_2_n_5 ),
        .O51(\num_data_cnt_reg[3]_i_1_n_6 ),
        .O52(\num_data_cnt_reg[3]_i_1_n_7 ),
        .PROP(\num_data_cnt_reg[3]_i_1_n_8 ));
  FDRE \num_data_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\num_data_cnt_reg[8]_0 ),
        .D(\num_data_cnt_reg[4]_i_1_n_6 ),
        .Q(num_data_cnt_reg[4]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hF0FF00F00FF0F00F)) 
    \num_data_cnt_reg[4]_i_1 
       (.GE(\num_data_cnt_reg[4]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(num_data_cnt_reg[3]),
        .I3(num_data_cnt_reg[4]),
        .I4(\num_data_cnt_reg[3]_i_1_n_7 ),
        .O51(\num_data_cnt_reg[4]_i_1_n_6 ),
        .O52(\num_data_cnt_reg[4]_i_1_n_7 ),
        .PROP(\num_data_cnt_reg[4]_i_1_n_8 ));
  FDRE \num_data_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\num_data_cnt_reg[8]_0 ),
        .D(\num_data_cnt_reg[5]_i_1_n_6 ),
        .Q(num_data_cnt_reg[5]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hF0FF00F00FF0F00F)) 
    \num_data_cnt_reg[5]_i_1 
       (.GE(\num_data_cnt_reg[5]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(num_data_cnt_reg[4]),
        .I3(num_data_cnt_reg[5]),
        .I4(\num_data_cnt_reg[7]_i_2_n_6 ),
        .O51(\num_data_cnt_reg[5]_i_1_n_6 ),
        .O52(\num_data_cnt_reg[5]_i_1_n_7 ),
        .PROP(\num_data_cnt_reg[5]_i_1_n_8 ));
  FDRE \num_data_cnt_reg[6] 
       (.C(ap_clk),
        .CE(\num_data_cnt_reg[8]_0 ),
        .D(\num_data_cnt_reg[6]_i_1_n_6 ),
        .Q(num_data_cnt_reg[6]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hF0FF00F00FF0F00F)) 
    \num_data_cnt_reg[6]_i_1 
       (.GE(\num_data_cnt_reg[6]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(num_data_cnt_reg[5]),
        .I3(num_data_cnt_reg[6]),
        .I4(\num_data_cnt_reg[5]_i_1_n_7 ),
        .O51(\num_data_cnt_reg[6]_i_1_n_6 ),
        .O52(\num_data_cnt_reg[6]_i_1_n_7 ),
        .PROP(\num_data_cnt_reg[6]_i_1_n_8 ));
  FDRE \num_data_cnt_reg[7] 
       (.C(ap_clk),
        .CE(\num_data_cnt_reg[8]_0 ),
        .D(\num_data_cnt_reg[7]_i_1_n_6 ),
        .Q(num_data_cnt_reg[7]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hF0FF00F00FF0F00F)) 
    \num_data_cnt_reg[7]_i_1 
       (.GE(\num_data_cnt_reg[7]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(num_data_cnt_reg[6]),
        .I3(num_data_cnt_reg[7]),
        .I4(\num_data_cnt_reg[7]_i_2_n_7 ),
        .O51(\num_data_cnt_reg[7]_i_1_n_6 ),
        .O52(\num_data_cnt_reg[7]_i_1_n_7 ),
        .PROP(\num_data_cnt_reg[7]_i_1_n_8 ));
  LOOKAHEAD8 #(
    .LOOKB("FALSE"),
    .LOOKD("TRUE"),
    .LOOKF("TRUE"),
    .LOOKH("TRUE")) 
    \num_data_cnt_reg[7]_i_2 
       (.CIN(num_data_cnt_reg[0]),
        .COUTB(\num_data_cnt_reg[7]_i_2_n_5 ),
        .COUTD(\num_data_cnt_reg[7]_i_2_n_6 ),
        .COUTF(\num_data_cnt_reg[7]_i_2_n_7 ),
        .COUTH(\num_data_cnt_reg[7]_i_2_n_8 ),
        .CYA(\num_data_cnt_reg[1]_i_1_n_7 ),
        .CYB(\num_data_cnt_reg[2]_i_1_n_7 ),
        .CYC(\num_data_cnt_reg[3]_i_1_n_7 ),
        .CYD(\num_data_cnt_reg[4]_i_1_n_7 ),
        .CYE(\num_data_cnt_reg[5]_i_1_n_7 ),
        .CYF(\num_data_cnt_reg[6]_i_1_n_7 ),
        .CYG(\num_data_cnt_reg[7]_i_1_n_7 ),
        .CYH(\num_data_cnt_reg[8]_i_2_n_7 ),
        .GEA(\num_data_cnt_reg[1]_i_1_n_5 ),
        .GEB(\num_data_cnt_reg[2]_i_1_n_5 ),
        .GEC(\num_data_cnt_reg[3]_i_1_n_5 ),
        .GED(\num_data_cnt_reg[4]_i_1_n_5 ),
        .GEE(\num_data_cnt_reg[5]_i_1_n_5 ),
        .GEF(\num_data_cnt_reg[6]_i_1_n_5 ),
        .GEG(\num_data_cnt_reg[7]_i_1_n_5 ),
        .GEH(\num_data_cnt_reg[8]_i_2_n_5 ),
        .PROPA(\num_data_cnt_reg[1]_i_1_n_8 ),
        .PROPB(\num_data_cnt_reg[2]_i_1_n_8 ),
        .PROPC(\num_data_cnt_reg[3]_i_1_n_8 ),
        .PROPD(\num_data_cnt_reg[4]_i_1_n_8 ),
        .PROPE(\num_data_cnt_reg[5]_i_1_n_8 ),
        .PROPF(\num_data_cnt_reg[6]_i_1_n_8 ),
        .PROPG(\num_data_cnt_reg[7]_i_1_n_8 ),
        .PROPH(\num_data_cnt_reg[8]_i_2_n_8 ));
  FDRE \num_data_cnt_reg[8] 
       (.C(ap_clk),
        .CE(\num_data_cnt_reg[8]_0 ),
        .D(\num_data_cnt_reg[8]_i_2_n_6 ),
        .Q(num_data_cnt_reg[8]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hF00FF00F0FF0F00F)) 
    \num_data_cnt_reg[8]_i_2 
       (.GE(\num_data_cnt_reg[8]_i_2_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(num_data_cnt_reg[7]),
        .I3(num_data_cnt_reg[8]),
        .I4(\num_data_cnt_reg[7]_i_1_n_7 ),
        .O51(\num_data_cnt_reg[8]_i_2_n_6 ),
        .O52(\num_data_cnt_reg[8]_i_2_n_7 ),
        .PROP(\num_data_cnt_reg[8]_i_2_n_8 ));
  LUT3 #(
    .INIT(8'h32)) 
    \raddr[0]_i_1__6 
       (.I0(\raddr[7]_i_4_n_5 ),
        .I1(raddr[0]),
        .I2(\raddr[3]_i_2__3_n_5 ),
        .O(\raddr[0]_i_1__6_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT5 #(
    .INIT(32'h00FFBF00)) 
    \raddr[1]_i_1__5 
       (.I0(\raddr[3]_i_2__3_n_5 ),
        .I1(raddr[3]),
        .I2(raddr[2]),
        .I3(raddr[1]),
        .I4(raddr[0]),
        .O(\raddr[1]_i_1__5_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT5 #(
    .INIT(32'h4F5FA0A0)) 
    \raddr[2]_i_1__6 
       (.I0(raddr[0]),
        .I1(\raddr[3]_i_2__3_n_5 ),
        .I2(raddr[1]),
        .I3(raddr[3]),
        .I4(raddr[2]),
        .O(\raddr[2]_i_1__6_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT5 #(
    .INIT(32'h4FFFA000)) 
    \raddr[3]_i_1__6 
       (.I0(raddr[0]),
        .I1(\raddr[3]_i_2__3_n_5 ),
        .I2(raddr[1]),
        .I3(raddr[2]),
        .I4(raddr[3]),
        .O(\raddr[3]_i_1__6_n_5 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \raddr[3]_i_2__3 
       (.I0(raddr[5]),
        .I1(raddr[4]),
        .I2(raddr[7]),
        .I3(raddr[6]),
        .O(\raddr[3]_i_2__3_n_5 ));
  LUT6 #(
    .INIT(64'hFF00FF7F00FF0000)) 
    \raddr[4]_i_1__4 
       (.I0(raddr[7]),
        .I1(raddr[6]),
        .I2(raddr[5]),
        .I3(\raddr[7]_i_4_n_5 ),
        .I4(raddr[0]),
        .I5(raddr[4]),
        .O(\raddr[4]_i_1__4_n_5 ));
  LUT6 #(
    .INIT(64'hAABFFFFF55000000)) 
    \raddr[5]_i_1__0 
       (.I0(\raddr[7]_i_4_n_5 ),
        .I1(raddr[7]),
        .I2(raddr[6]),
        .I3(raddr[0]),
        .I4(raddr[4]),
        .I5(raddr[5]),
        .O(\raddr[5]_i_1__0_n_5 ));
  LUT6 #(
    .INIT(64'hF01CF0F0F0F0F0F0)) 
    \raddr[6]_i_1__0 
       (.I0(raddr[7]),
        .I1(raddr[0]),
        .I2(raddr[6]),
        .I3(\raddr[7]_i_4_n_5 ),
        .I4(raddr[5]),
        .I5(raddr[4]),
        .O(\raddr[6]_i_1__0_n_5 ));
  LUT6 #(
    .INIT(64'hF7FFF7FF08000000)) 
    \raddr[7]_i_2 
       (.I0(raddr[4]),
        .I1(raddr[5]),
        .I2(\raddr[7]_i_4_n_5 ),
        .I3(raddr[6]),
        .I4(raddr[0]),
        .I5(raddr[7]),
        .O(\raddr[7]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \raddr[7]_i_4 
       (.I0(raddr[3]),
        .I1(raddr[2]),
        .I2(raddr[1]),
        .O(\raddr[7]_i_4_n_5 ));
  FDRE \raddr_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[0]_i_1__6_n_5 ),
        .Q(raddr[0]),
        .R(ap_rst_n_inv));
  FDRE \raddr_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[1]_i_1__5_n_5 ),
        .Q(raddr[1]),
        .R(ap_rst_n_inv));
  FDRE \raddr_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[2]_i_1__6_n_5 ),
        .Q(raddr[2]),
        .R(ap_rst_n_inv));
  FDRE \raddr_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[3]_i_1__6_n_5 ),
        .Q(raddr[3]),
        .R(ap_rst_n_inv));
  FDRE \raddr_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[4]_i_1__4_n_5 ),
        .Q(raddr[4]),
        .R(ap_rst_n_inv));
  FDRE \raddr_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[5]_i_1__0_n_5 ),
        .Q(raddr[5]),
        .R(ap_rst_n_inv));
  FDRE \raddr_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[6]_i_1__0_n_5 ),
        .Q(raddr[6]),
        .R(ap_rst_n_inv));
  FDRE \raddr_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[7]_i_2_n_5 ),
        .Q(raddr[7]),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h32)) 
    \waddr[0]_i_1 
       (.I0(\waddr[7]_i_2_n_5 ),
        .I1(waddr[0]),
        .I2(\waddr[3]_i_2_n_5 ),
        .O(\waddr[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT5 #(
    .INIT(32'h00FFBF00)) 
    \waddr[1]_i_1 
       (.I0(\waddr[3]_i_2_n_5 ),
        .I1(waddr[3]),
        .I2(waddr[2]),
        .I3(waddr[1]),
        .I4(waddr[0]),
        .O(\waddr[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT5 #(
    .INIT(32'h4F5FA0A0)) 
    \waddr[2]_i_1 
       (.I0(waddr[0]),
        .I1(\waddr[3]_i_2_n_5 ),
        .I2(waddr[1]),
        .I3(waddr[3]),
        .I4(waddr[2]),
        .O(\waddr[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT5 #(
    .INIT(32'h4FFFA000)) 
    \waddr[3]_i_1 
       (.I0(waddr[0]),
        .I1(\waddr[3]_i_2_n_5 ),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .I4(waddr[3]),
        .O(\waddr[3]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \waddr[3]_i_2 
       (.I0(waddr[5]),
        .I1(waddr[4]),
        .I2(waddr[7]),
        .I3(waddr[6]),
        .O(\waddr[3]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hFF00FF7F00FF0000)) 
    \waddr[4]_i_1 
       (.I0(waddr[7]),
        .I1(waddr[6]),
        .I2(waddr[5]),
        .I3(\waddr[7]_i_2_n_5 ),
        .I4(waddr[0]),
        .I5(waddr[4]),
        .O(\waddr[4]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hAABFFFFF55000000)) 
    \waddr[5]_i_1 
       (.I0(\waddr[7]_i_2_n_5 ),
        .I1(waddr[7]),
        .I2(waddr[6]),
        .I3(waddr[0]),
        .I4(waddr[4]),
        .I5(waddr[5]),
        .O(\waddr[5]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hF01CF0F0F0F0F0F0)) 
    \waddr[6]_i_1__0 
       (.I0(waddr[7]),
        .I1(waddr[0]),
        .I2(waddr[6]),
        .I3(\waddr[7]_i_2_n_5 ),
        .I4(waddr[5]),
        .I5(waddr[4]),
        .O(\waddr[6]_i_1__0_n_5 ));
  LUT6 #(
    .INIT(64'hF7FFF7FF08000000)) 
    \waddr[7]_i_1 
       (.I0(waddr[4]),
        .I1(waddr[5]),
        .I2(\waddr[7]_i_2_n_5 ),
        .I3(waddr[6]),
        .I4(waddr[0]),
        .I5(waddr[7]),
        .O(\waddr[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \waddr[7]_i_2 
       (.I0(waddr[3]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .O(\waddr[7]_i_2_n_5 ));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[0]_i_1_n_5 ),
        .Q(waddr[0]),
        .R(ap_rst_n_inv));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[1]_i_1_n_5 ),
        .Q(waddr[1]),
        .R(ap_rst_n_inv));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[2]_i_1_n_5 ),
        .Q(waddr[2]),
        .R(ap_rst_n_inv));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[3]_i_1_n_5 ),
        .Q(waddr[3]),
        .R(ap_rst_n_inv));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[4]_i_1_n_5 ),
        .Q(waddr[4]),
        .R(ap_rst_n_inv));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[5]_i_1_n_5 ),
        .Q(waddr[5]),
        .R(ap_rst_n_inv));
  FDRE \waddr_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[6]_i_1__0_n_5 ),
        .Q(waddr[6]),
        .R(ap_rst_n_inv));
  FDRE \waddr_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[7]_i_1_n_5 ),
        .Q(waddr[7]),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vitis_design_dpa_trace_s2mm_0_fifo_w64_d256_A_ram
   (D,
    ap_clk,
    ENARDEN,
    ap_rst_n_inv,
    Q,
    \fifo_data_out_read_reg_142_reg[31] ,
    \fifo_data_out_read_reg_142_reg[31]_0 ,
    push);
  output [63:0]D;
  input ap_clk;
  input ENARDEN;
  input ap_rst_n_inv;
  input [7:0]Q;
  input [7:0]\fifo_data_out_read_reg_142_reg[31] ;
  input [63:0]\fifo_data_out_read_reg_142_reg[31]_0 ;
  input push;

  wire [63:0]D;
  wire ENARDEN;
  wire [7:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [7:0]\fifo_data_out_read_reg_142_reg[31] ;
  wire [63:0]\fifo_data_out_read_reg_142_reg[31]_0 ;
  wire push;
  wire NLW_mem_reg_bram_0_CASOUTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_bram_0_CASOUTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_bram_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_mem_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_mem_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_mem_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_mem_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [31:28]NLW_mem_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d28_p4_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d28_p4_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "16320" *) 
  (* RTL_RAM_NAME = "vitis_design_dpa_trace_s2mm_0_fifo_w64_d256_A/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d256_A_ram/mem_reg" *) 
  (* RTL_RAM_STYLE = "auto" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* XILINX_LEGACY_PRIM = "RAMB36E5" *) 
  (* XILINX_TRANSFORM_PINMAP = "ADDRARDADDR[0]:ADDRARDADDRU[0],ADDRARDADDRL[0] ADDRARDADDR[10]:ADDRARDADDRU[10],ADDRARDADDRL[10] ADDRARDADDR[11]:ADDRARDADDRU[11],ADDRARDADDRL[11] ADDRARDADDR[1]:ADDRARDADDRU[1],ADDRARDADDRL[1] ADDRARDADDR[2]:ADDRARDADDRU[2],ADDRARDADDRL[2] ADDRARDADDR[3]:ADDRARDADDRU[3],ADDRARDADDRL[3] ADDRARDADDR[4]:ADDRARDADDRU[4],ADDRARDADDRL[4] ADDRARDADDR[5]:ADDRARDADDRU[5],ADDRARDADDRL[5] ADDRARDADDR[6]:ADDRARDADDRU[6],ADDRARDADDRL[6] ADDRARDADDR[7]:ADDRARDADDRU[7],ADDRARDADDRL[7] ADDRARDADDR[8]:ADDRARDADDRU[8],ADDRARDADDRL[8] ADDRARDADDR[9]:ADDRARDADDRU[9],ADDRARDADDRL[9] ADDRBWRADDR[0]:ADDRBWRADDRU[0],ADDRBWRADDRL[0] ADDRBWRADDR[10]:ADDRBWRADDRU[10],ADDRBWRADDRL[10] ADDRBWRADDR[11]:ADDRBWRADDRU[11],ADDRBWRADDRL[11] ADDRBWRADDR[1]:ADDRBWRADDRU[1],ADDRBWRADDRL[1] ADDRBWRADDR[2]:ADDRBWRADDRU[2],ADDRBWRADDRL[2] ADDRBWRADDR[3]:ADDRBWRADDRU[3],ADDRBWRADDRL[3] ADDRBWRADDR[4]:ADDRBWRADDRU[4],ADDRBWRADDRL[4] ADDRBWRADDR[5]:ADDRBWRADDRU[5],ADDRBWRADDRL[5] ADDRBWRADDR[6]:ADDRBWRADDRU[6],ADDRBWRADDRL[6] ADDRBWRADDR[7]:ADDRBWRADDRU[7],ADDRBWRADDRL[7] ADDRBWRADDR[8]:ADDRBWRADDRU[8],ADDRBWRADDRL[8] ADDRBWRADDR[9]:ADDRBWRADDRU[9],ADDRBWRADDRL[9] ARST_A:ARST_A_U,ARST_A_L ARST_B:ARST_B_U,ARST_B_L CLKARDCLK:CLKARDCLKU,CLKARDCLKL CLKBWRCLK:CLKBWRCLKU,CLKBWRCLKL ECCPIPECE:ECCPIPECEL ENARDEN:ENARDENU,ENARDENL ENBWREN:ENBWRENU,ENBWRENL REGCEAREGCE:REGCEAREGCEU,REGCEAREGCEL REGCEB:REGCEBU,REGCEBL RSTRAMARSTRAM:RSTRAMARSTRAMU,RSTRAMARSTRAML RSTRAMB:RSTRAMBU,RSTRAMBL RSTREGARSTREG:RSTREGARSTREGU,RSTREGARSTREGL SLEEP:SLEEPU,SLEEPL CASDOMUXA:CASDOMUXBU,CASDOMUXBL,CASDOMUXAU,CASDOMUXAL CASOREGIMUXA:CASOREGIMUXBU,CASOREGIMUXBL,CASOREGIMUXAU,CASOREGIMUXAL CASDOMUXEN_A:CASDOMUXEN_BU,CASDOMUXEN_BL,CASDOMUXEN_AU,CASDOMUXEN_AL CASOREGIMUXEN_A:CASOREGIMUXEN_BU,CASOREGIMUXEN_BL,CASOREGIMUXEN_AU,CASOREGIMUXEN_AL WEBWE[0]:WEBWEU[0],WEBWEL[0] WEBWE[1]:WEBWEU[1],WEBWEL[1] WEBWE[2]:WEBWEU[2],WEBWEL[2] WEBWE[3]:WEBWEU[3],WEBWEL[3] WEBWE[4]:WEAU[0],WEAL[0] WEBWE[5]:WEAU[1],WEAL[1] WEBWE[6]:WEAU[2],WEAL[2] WEBWE[7]:WEAU[3],WEAL[3]" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "254" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "63" *) 
  RAMB36E5_INT #(
    .BWE_MODE_B("PARITY_INTERLEAVED"),
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_FILE("NONE"),
    .PR_SAVE_DATA("FALSE"),
    .READ_WIDTH_A(72),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .RST_MODE_A("SYNC"),
    .RST_MODE_B("SYNC"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(72)) 
    mem_reg_bram_0
       (.ADDRARDADDRL({1'b1,Q,1'b1,1'b1,1'b1}),
        .ADDRARDADDRU({1'b1,Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDRL({1'b1,\fifo_data_out_read_reg_142_reg[31] ,1'b1,1'b1,1'b1}),
        .ADDRBWRADDRU({1'b1,\fifo_data_out_read_reg_142_reg[31] ,1'b1,1'b1,1'b1}),
        .ARST_A_L(1'b0),
        .ARST_A_U(1'b0),
        .ARST_B_L(1'b0),
        .ARST_B_U(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXAL(1'b0),
        .CASDOMUXAU(1'b0),
        .CASDOMUXBL(1'b0),
        .CASDOMUXBU(1'b0),
        .CASDOMUXEN_AL(1'b1),
        .CASDOMUXEN_AU(1'b1),
        .CASDOMUXEN_BL(1'b1),
        .CASDOMUXEN_BU(1'b1),
        .CASDOUTA(NLW_mem_reg_bram_0_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_mem_reg_bram_0_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_mem_reg_bram_0_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_mem_reg_bram_0_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXAL(1'b0),
        .CASOREGIMUXAU(1'b0),
        .CASOREGIMUXBL(1'b0),
        .CASOREGIMUXBU(1'b0),
        .CASOREGIMUXEN_AL(1'b1),
        .CASOREGIMUXEN_AU(1'b1),
        .CASOREGIMUXEN_BL(1'b1),
        .CASOREGIMUXEN_BU(1'b1),
        .CASOUTDBITERR(NLW_mem_reg_bram_0_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_mem_reg_bram_0_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLKL(ap_clk),
        .CLKARDCLKU(ap_clk),
        .CLKBWRCLKL(ap_clk),
        .CLKBWRCLKU(ap_clk),
        .DBITERR(NLW_mem_reg_bram_0_DBITERR_UNCONNECTED),
        .DINADIN(\fifo_data_out_read_reg_142_reg[31]_0 [31:0]),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,\fifo_data_out_read_reg_142_reg[31]_0 [63:36]}),
        .DINPADINP(\fifo_data_out_read_reg_142_reg[31]_0 [35:32]),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(D[31:0]),
        .DOUTBDOUT({NLW_mem_reg_bram_0_DOUTBDOUT_UNCONNECTED[31:28],D[63:36]}),
        .DOUTPADOUTP(D[35:32]),
        .DOUTPBDOUTP(NLW_mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPIPECEL(1'b1),
        .ENARDENL(ENARDEN),
        .ENARDENU(ENARDEN),
        .ENBWRENL(1'b1),
        .ENBWRENU(1'b1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .REGCEAREGCEL(1'b1),
        .REGCEAREGCEU(1'b1),
        .REGCEBL(1'b1),
        .REGCEBU(1'b1),
        .RSTRAMARSTRAML(ap_rst_n_inv),
        .RSTRAMARSTRAMU(ap_rst_n_inv),
        .RSTRAMBL(1'b0),
        .RSTRAMBU(1'b0),
        .RSTREGARSTREGL(1'b0),
        .RSTREGARSTREGU(1'b0),
        .RSTREGBL(1'b0),
        .RSTREGBU(1'b0),
        .SBITERR(NLW_mem_reg_bram_0_SBITERR_UNCONNECTED),
        .SLEEPL(1'b0),
        .SLEEPU(1'b0),
        .WEAL({push,push,push,push}),
        .WEAU({push,push,push,push}),
        .WEBWEL({push,push,push,push}),
        .WEBWEU({push,push,push,push}),
        .WE_IND_PARITY(1'b1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vitis_design_dpa_trace_s2mm_0_fifo_w64_d2_S
   (ap_done_reg_reg,
    circular_c_empty_n,
    \addr_reg[0]_0 ,
    Q,
    \SRL_SIG_reg[1][63] ,
    circular_c_full_n,
    write_memory_U0_out_r_read,
    \select_ln60_reg_377_reg[0] ,
    \select_ln60_reg_377_reg[0]_0 ,
    \select_ln60_reg_377_reg[0]_1 ,
    \select_ln60_reg_377_reg[0]_2 ,
    \select_ln60_reg_377_reg[0]_3 ,
    ap_rst_n_inv,
    ap_clk,
    circular,
    grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0);
  output ap_done_reg_reg;
  output circular_c_empty_n;
  output \addr_reg[0]_0 ;
  output [63:0]Q;
  output [63:0]\SRL_SIG_reg[1][63] ;
  output circular_c_full_n;
  input write_memory_U0_out_r_read;
  input \select_ln60_reg_377_reg[0] ;
  input \select_ln60_reg_377_reg[0]_0 ;
  input \select_ln60_reg_377_reg[0]_1 ;
  input \select_ln60_reg_377_reg[0]_2 ;
  input \select_ln60_reg_377_reg[0]_3 ;
  input ap_rst_n_inv;
  input ap_clk;
  input [63:0]circular;
  input grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0;

  wire [63:0]Q;
  wire [63:0]\SRL_SIG_reg[1][63] ;
  wire addr15_in;
  wire \addr[0]_i_1__0_n_5 ;
  wire \addr_reg[0]_0 ;
  wire ap_clk;
  wire ap_done_reg_reg;
  wire ap_rst_n_inv;
  wire [63:0]circular;
  wire circular_c_empty_n;
  wire circular_c_full_n;
  wire empty_n_i_1__1_n_5;
  wire full_n2;
  wire full_n_i_1__9_n_5;
  wire grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0;
  wire \mOutPtr[0]_i_1__10_n_5 ;
  wire \mOutPtr[1]_i_1__7_n_5 ;
  wire \mOutPtr[2]_i_1__4_n_5 ;
  wire \mOutPtr[2]_i_2__0_n_5 ;
  wire \mOutPtr_reg_n_5_[0] ;
  wire \mOutPtr_reg_n_5_[1] ;
  wire \mOutPtr_reg_n_5_[2] ;
  wire push;
  wire \select_ln60_reg_377_reg[0] ;
  wire \select_ln60_reg_377_reg[0]_0 ;
  wire \select_ln60_reg_377_reg[0]_1 ;
  wire \select_ln60_reg_377_reg[0]_2 ;
  wire \select_ln60_reg_377_reg[0]_3 ;
  wire write_memory_U0_out_r_read;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vitis_design_dpa_trace_s2mm_0_fifo_w64_d2_S_ShiftReg_5 U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d2_S_ShiftReg
       (.Q(Q),
        .\SRL_SIG_reg[1][63]_0 (\SRL_SIG_reg[1][63] ),
        .ap_clk(ap_clk),
        .ap_done_reg_reg(ap_done_reg_reg),
        .circular(circular),
        .circular_c_full_n(circular_c_full_n),
        .grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0),
        .push(push),
        .\select_ln60_reg_377_reg[0] (\select_ln60_reg_377_reg[0] ),
        .\select_ln60_reg_377_reg[0]_0 (\select_ln60_reg_377_reg[0]_0 ),
        .\select_ln60_reg_377_reg[0]_1 (\select_ln60_reg_377_reg[0]_1 ),
        .\select_ln60_reg_377_reg[0]_2 (\select_ln60_reg_377_reg[0]_2 ),
        .\select_ln60_reg_377_reg[0]_3 (\select_ln60_reg_377_reg[0]_3 ),
        .write_memory_U0_out_r_read(write_memory_U0_out_r_read));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hB7F74808)) 
    \addr[0]_i_1__0 
       (.I0(push),
        .I1(circular_c_empty_n),
        .I2(write_memory_U0_out_r_read),
        .I3(addr15_in),
        .I4(\addr_reg[0]_0 ),
        .O(\addr[0]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    \addr[0]_i_2__0 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[2] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .O(addr15_in));
  FDRE \addr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[0]_i_1__0_n_5 ),
        .Q(\addr_reg[0]_0 ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'hFF70)) 
    empty_n_i_1__1
       (.I0(full_n2),
        .I1(write_memory_U0_out_r_read),
        .I2(circular_c_empty_n),
        .I3(push),
        .O(empty_n_i_1__1_n_5));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'h04)) 
    empty_n_i_2__10
       (.I0(\mOutPtr_reg_n_5_[2] ),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .O(full_n2));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__1_n_5),
        .Q(circular_c_empty_n),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hF7773000)) 
    full_n_i_1__9
       (.I0(full_n2),
        .I1(push),
        .I2(circular_c_empty_n),
        .I3(write_memory_U0_out_r_read),
        .I4(circular_c_full_n),
        .O(full_n_i_1__9_n_5));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__9_n_5),
        .Q(circular_c_full_n),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__10 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[0]_i_1__10_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h99696969)) 
    \mOutPtr[1]_i_1__7 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[1] ),
        .I2(push),
        .I3(write_memory_U0_out_r_read),
        .I4(circular_c_empty_n),
        .O(\mOutPtr[1]_i_1__7_n_5 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \mOutPtr[2]_i_1__4 
       (.I0(push),
        .I1(circular_c_empty_n),
        .I2(write_memory_U0_out_r_read),
        .O(\mOutPtr[2]_i_1__4_n_5 ));
  LUT6 #(
    .INIT(64'hE1E178E178E178E1)) 
    \mOutPtr[2]_i_2__0 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[1] ),
        .I2(\mOutPtr_reg_n_5_[2] ),
        .I3(push),
        .I4(write_memory_U0_out_r_read),
        .I5(circular_c_empty_n),
        .O(\mOutPtr[2]_i_2__0_n_5 ));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__4_n_5 ),
        .D(\mOutPtr[0]_i_1__10_n_5 ),
        .Q(\mOutPtr_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__4_n_5 ),
        .D(\mOutPtr[1]_i_1__7_n_5 ),
        .Q(\mOutPtr_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__4_n_5 ),
        .D(\mOutPtr[2]_i_2__0_n_5 ),
        .Q(\mOutPtr_reg_n_5_[2] ),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "vitis_design_dpa_trace_s2mm_0_fifo_w64_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vitis_design_dpa_trace_s2mm_0_fifo_w64_d2_S_0
   (full_n_reg_0,
    count_c_full_n,
    count_c_empty_n,
    count_c_dout,
    ap_start,
    \ap_CS_fsm_reg[0] ,
    circular_c_full_n,
    ap_done_reg,
    ap_rst_n_inv,
    ap_clk,
    write_memory_U0_out_r_read,
    D,
    grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0);
  output full_n_reg_0;
  output count_c_full_n;
  output count_c_empty_n;
  output [63:0]count_c_dout;
  input ap_start;
  input \ap_CS_fsm_reg[0] ;
  input circular_c_full_n;
  input ap_done_reg;
  input ap_rst_n_inv;
  input ap_clk;
  input write_memory_U0_out_r_read;
  input [63:0]D;
  input grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0;

  wire [63:0]D;
  wire addr15_in;
  wire \addr[0]_i_1_n_5 ;
  wire \addr_reg_n_5_[0] ;
  wire \ap_CS_fsm_reg[0] ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n_inv;
  wire ap_start;
  wire circular_c_full_n;
  wire [63:0]count_c_dout;
  wire count_c_empty_n;
  wire count_c_full_n;
  wire empty_n_i_1__0_n_5;
  wire full_n2;
  wire full_n_i_1__8_n_5;
  wire full_n_reg_0;
  wire grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0;
  wire \mOutPtr[0]_i_1__9_n_5 ;
  wire \mOutPtr[1]_i_1__6_n_5 ;
  wire \mOutPtr[2]_i_1__3_n_5 ;
  wire \mOutPtr[2]_i_2_n_5 ;
  wire \mOutPtr_reg_n_5_[0] ;
  wire \mOutPtr_reg_n_5_[1] ;
  wire \mOutPtr_reg_n_5_[2] ;
  wire push;
  wire write_memory_U0_out_r_read;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vitis_design_dpa_trace_s2mm_0_fifo_w64_d2_S_ShiftReg U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d2_S_ShiftReg
       (.D(D),
        .\SRL_SIG_reg[0][63]_0 (count_c_full_n),
        .ap_clk(ap_clk),
        .count_c_dout(count_c_dout),
        .grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0),
        .push(push),
        .\select_ln60_reg_377_reg[0] (\addr_reg_n_5_[0] ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT5 #(
    .INIT(32'hB7F74808)) 
    \addr[0]_i_1 
       (.I0(push),
        .I1(count_c_empty_n),
        .I2(write_memory_U0_out_r_read),
        .I3(addr15_in),
        .I4(\addr_reg_n_5_[0] ),
        .O(\addr[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    \addr[0]_i_2 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[2] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .O(addr15_in));
  FDRE \addr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[0]_i_1_n_5 ),
        .Q(\addr_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFFFF7FF)) 
    \ap_CS_fsm[0]_i_2 
       (.I0(count_c_full_n),
        .I1(ap_start),
        .I2(\ap_CS_fsm_reg[0] ),
        .I3(circular_c_full_n),
        .I4(ap_done_reg),
        .O(full_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT4 #(
    .INIT(16'hFF70)) 
    empty_n_i_1__0
       (.I0(full_n2),
        .I1(write_memory_U0_out_r_read),
        .I2(count_c_empty_n),
        .I3(push),
        .O(empty_n_i_1__0_n_5));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'h04)) 
    empty_n_i_2__9
       (.I0(\mOutPtr_reg_n_5_[2] ),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .O(full_n2));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__0_n_5),
        .Q(count_c_empty_n),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hF7773000)) 
    full_n_i_1__8
       (.I0(full_n2),
        .I1(push),
        .I2(count_c_empty_n),
        .I3(write_memory_U0_out_r_read),
        .I4(count_c_full_n),
        .O(full_n_i_1__8_n_5));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__8_n_5),
        .Q(count_c_full_n),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__9 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[0]_i_1__9_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT5 #(
    .INIT(32'h99696969)) 
    \mOutPtr[1]_i_1__6 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[1] ),
        .I2(push),
        .I3(write_memory_U0_out_r_read),
        .I4(count_c_empty_n),
        .O(\mOutPtr[1]_i_1__6_n_5 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \mOutPtr[2]_i_1__3 
       (.I0(push),
        .I1(count_c_empty_n),
        .I2(write_memory_U0_out_r_read),
        .O(\mOutPtr[2]_i_1__3_n_5 ));
  LUT6 #(
    .INIT(64'hE1E178E178E178E1)) 
    \mOutPtr[2]_i_2 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[1] ),
        .I2(\mOutPtr_reg_n_5_[2] ),
        .I3(push),
        .I4(write_memory_U0_out_r_read),
        .I5(count_c_empty_n),
        .O(\mOutPtr[2]_i_2_n_5 ));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__3_n_5 ),
        .D(\mOutPtr[0]_i_1__9_n_5 ),
        .Q(\mOutPtr_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__3_n_5 ),
        .D(\mOutPtr[1]_i_1__6_n_5 ),
        .Q(\mOutPtr_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__3_n_5 ),
        .D(\mOutPtr[2]_i_2_n_5 ),
        .Q(\mOutPtr_reg_n_5_[2] ),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vitis_design_dpa_trace_s2mm_0_fifo_w64_d2_S_ShiftReg
   (push,
    count_c_dout,
    \SRL_SIG_reg[0][63]_0 ,
    grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0,
    D,
    ap_clk,
    \select_ln60_reg_377_reg[0] );
  output push;
  output [63:0]count_c_dout;
  input \SRL_SIG_reg[0][63]_0 ;
  input grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0;
  input [63:0]D;
  input ap_clk;
  input \select_ln60_reg_377_reg[0] ;

  wire [63:0]D;
  wire \SRL_SIG_reg[0][63]_0 ;
  wire [63:0]\SRL_SIG_reg[0]_0 ;
  wire [63:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [63:0]count_c_dout;
  wire grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0;
  wire push;
  wire \select_ln60_reg_377_reg[0] ;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][63]_i_1 
       (.I0(\SRL_SIG_reg[0][63]_0 ),
        .I1(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0),
        .O(push));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(push),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(push),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(push),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(push),
        .D(D[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(push),
        .D(D[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(push),
        .D(D[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(push),
        .D(D[16]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(push),
        .D(D[17]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(push),
        .D(D[18]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(push),
        .D(D[19]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(push),
        .D(D[20]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(push),
        .D(D[21]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(push),
        .D(D[22]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(push),
        .D(D[23]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(push),
        .D(D[24]),
        .Q(\SRL_SIG_reg[0]_0 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(push),
        .D(D[25]),
        .Q(\SRL_SIG_reg[0]_0 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(push),
        .D(D[26]),
        .Q(\SRL_SIG_reg[0]_0 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(push),
        .D(D[27]),
        .Q(\SRL_SIG_reg[0]_0 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(push),
        .D(D[28]),
        .Q(\SRL_SIG_reg[0]_0 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(push),
        .D(D[29]),
        .Q(\SRL_SIG_reg[0]_0 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(push),
        .D(D[30]),
        .Q(\SRL_SIG_reg[0]_0 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(push),
        .D(D[31]),
        .Q(\SRL_SIG_reg[0]_0 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][32] 
       (.C(ap_clk),
        .CE(push),
        .D(D[32]),
        .Q(\SRL_SIG_reg[0]_0 [32]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][33] 
       (.C(ap_clk),
        .CE(push),
        .D(D[33]),
        .Q(\SRL_SIG_reg[0]_0 [33]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][34] 
       (.C(ap_clk),
        .CE(push),
        .D(D[34]),
        .Q(\SRL_SIG_reg[0]_0 [34]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][35] 
       (.C(ap_clk),
        .CE(push),
        .D(D[35]),
        .Q(\SRL_SIG_reg[0]_0 [35]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][36] 
       (.C(ap_clk),
        .CE(push),
        .D(D[36]),
        .Q(\SRL_SIG_reg[0]_0 [36]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][37] 
       (.C(ap_clk),
        .CE(push),
        .D(D[37]),
        .Q(\SRL_SIG_reg[0]_0 [37]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][38] 
       (.C(ap_clk),
        .CE(push),
        .D(D[38]),
        .Q(\SRL_SIG_reg[0]_0 [38]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][39] 
       (.C(ap_clk),
        .CE(push),
        .D(D[39]),
        .Q(\SRL_SIG_reg[0]_0 [39]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][40] 
       (.C(ap_clk),
        .CE(push),
        .D(D[40]),
        .Q(\SRL_SIG_reg[0]_0 [40]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][41] 
       (.C(ap_clk),
        .CE(push),
        .D(D[41]),
        .Q(\SRL_SIG_reg[0]_0 [41]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][42] 
       (.C(ap_clk),
        .CE(push),
        .D(D[42]),
        .Q(\SRL_SIG_reg[0]_0 [42]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][43] 
       (.C(ap_clk),
        .CE(push),
        .D(D[43]),
        .Q(\SRL_SIG_reg[0]_0 [43]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][44] 
       (.C(ap_clk),
        .CE(push),
        .D(D[44]),
        .Q(\SRL_SIG_reg[0]_0 [44]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][45] 
       (.C(ap_clk),
        .CE(push),
        .D(D[45]),
        .Q(\SRL_SIG_reg[0]_0 [45]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][46] 
       (.C(ap_clk),
        .CE(push),
        .D(D[46]),
        .Q(\SRL_SIG_reg[0]_0 [46]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][47] 
       (.C(ap_clk),
        .CE(push),
        .D(D[47]),
        .Q(\SRL_SIG_reg[0]_0 [47]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][48] 
       (.C(ap_clk),
        .CE(push),
        .D(D[48]),
        .Q(\SRL_SIG_reg[0]_0 [48]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][49] 
       (.C(ap_clk),
        .CE(push),
        .D(D[49]),
        .Q(\SRL_SIG_reg[0]_0 [49]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][50] 
       (.C(ap_clk),
        .CE(push),
        .D(D[50]),
        .Q(\SRL_SIG_reg[0]_0 [50]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][51] 
       (.C(ap_clk),
        .CE(push),
        .D(D[51]),
        .Q(\SRL_SIG_reg[0]_0 [51]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][52] 
       (.C(ap_clk),
        .CE(push),
        .D(D[52]),
        .Q(\SRL_SIG_reg[0]_0 [52]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][53] 
       (.C(ap_clk),
        .CE(push),
        .D(D[53]),
        .Q(\SRL_SIG_reg[0]_0 [53]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][54] 
       (.C(ap_clk),
        .CE(push),
        .D(D[54]),
        .Q(\SRL_SIG_reg[0]_0 [54]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][55] 
       (.C(ap_clk),
        .CE(push),
        .D(D[55]),
        .Q(\SRL_SIG_reg[0]_0 [55]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][56] 
       (.C(ap_clk),
        .CE(push),
        .D(D[56]),
        .Q(\SRL_SIG_reg[0]_0 [56]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][57] 
       (.C(ap_clk),
        .CE(push),
        .D(D[57]),
        .Q(\SRL_SIG_reg[0]_0 [57]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][58] 
       (.C(ap_clk),
        .CE(push),
        .D(D[58]),
        .Q(\SRL_SIG_reg[0]_0 [58]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][59] 
       (.C(ap_clk),
        .CE(push),
        .D(D[59]),
        .Q(\SRL_SIG_reg[0]_0 [59]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][60] 
       (.C(ap_clk),
        .CE(push),
        .D(D[60]),
        .Q(\SRL_SIG_reg[0]_0 [60]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][61] 
       (.C(ap_clk),
        .CE(push),
        .D(D[61]),
        .Q(\SRL_SIG_reg[0]_0 [61]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][62] 
       (.C(ap_clk),
        .CE(push),
        .D(D[62]),
        .Q(\SRL_SIG_reg[0]_0 [62]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][63] 
       (.C(ap_clk),
        .CE(push),
        .D(D[63]),
        .Q(\SRL_SIG_reg[0]_0 [63]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(push),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(push),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [24]),
        .Q(\SRL_SIG_reg[1]_1 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [25]),
        .Q(\SRL_SIG_reg[1]_1 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [26]),
        .Q(\SRL_SIG_reg[1]_1 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [27]),
        .Q(\SRL_SIG_reg[1]_1 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [28]),
        .Q(\SRL_SIG_reg[1]_1 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [29]),
        .Q(\SRL_SIG_reg[1]_1 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [30]),
        .Q(\SRL_SIG_reg[1]_1 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [31]),
        .Q(\SRL_SIG_reg[1]_1 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][32] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [32]),
        .Q(\SRL_SIG_reg[1]_1 [32]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][33] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [33]),
        .Q(\SRL_SIG_reg[1]_1 [33]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][34] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [34]),
        .Q(\SRL_SIG_reg[1]_1 [34]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][35] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [35]),
        .Q(\SRL_SIG_reg[1]_1 [35]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][36] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [36]),
        .Q(\SRL_SIG_reg[1]_1 [36]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][37] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [37]),
        .Q(\SRL_SIG_reg[1]_1 [37]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][38] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [38]),
        .Q(\SRL_SIG_reg[1]_1 [38]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][39] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [39]),
        .Q(\SRL_SIG_reg[1]_1 [39]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][40] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [40]),
        .Q(\SRL_SIG_reg[1]_1 [40]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][41] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [41]),
        .Q(\SRL_SIG_reg[1]_1 [41]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][42] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [42]),
        .Q(\SRL_SIG_reg[1]_1 [42]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][43] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [43]),
        .Q(\SRL_SIG_reg[1]_1 [43]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][44] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [44]),
        .Q(\SRL_SIG_reg[1]_1 [44]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][45] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [45]),
        .Q(\SRL_SIG_reg[1]_1 [45]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][46] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [46]),
        .Q(\SRL_SIG_reg[1]_1 [46]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][47] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [47]),
        .Q(\SRL_SIG_reg[1]_1 [47]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][48] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [48]),
        .Q(\SRL_SIG_reg[1]_1 [48]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][49] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [49]),
        .Q(\SRL_SIG_reg[1]_1 [49]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][50] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [50]),
        .Q(\SRL_SIG_reg[1]_1 [50]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][51] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [51]),
        .Q(\SRL_SIG_reg[1]_1 [51]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][52] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [52]),
        .Q(\SRL_SIG_reg[1]_1 [52]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][53] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [53]),
        .Q(\SRL_SIG_reg[1]_1 [53]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][54] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [54]),
        .Q(\SRL_SIG_reg[1]_1 [54]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][55] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [55]),
        .Q(\SRL_SIG_reg[1]_1 [55]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][56] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [56]),
        .Q(\SRL_SIG_reg[1]_1 [56]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][57] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [57]),
        .Q(\SRL_SIG_reg[1]_1 [57]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][58] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [58]),
        .Q(\SRL_SIG_reg[1]_1 [58]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][59] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [59]),
        .Q(\SRL_SIG_reg[1]_1 [59]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][60] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [60]),
        .Q(\SRL_SIG_reg[1]_1 [60]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][61] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [61]),
        .Q(\SRL_SIG_reg[1]_1 [61]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][62] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [62]),
        .Q(\SRL_SIG_reg[1]_1 [62]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][63] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [63]),
        .Q(\SRL_SIG_reg[1]_1 [63]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln60_reg_377[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\select_ln60_reg_377_reg[0] ),
        .O(count_c_dout[0]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln60_reg_377[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(\select_ln60_reg_377_reg[0] ),
        .O(count_c_dout[10]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln60_reg_377[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(\select_ln60_reg_377_reg[0] ),
        .O(count_c_dout[11]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln60_reg_377[12]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(\select_ln60_reg_377_reg[0] ),
        .O(count_c_dout[12]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln60_reg_377[13]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(\select_ln60_reg_377_reg[0] ),
        .O(count_c_dout[13]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln60_reg_377[14]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(\select_ln60_reg_377_reg[0] ),
        .O(count_c_dout[14]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln60_reg_377[15]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(\select_ln60_reg_377_reg[0] ),
        .O(count_c_dout[15]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln60_reg_377[16]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [16]),
        .I1(\SRL_SIG_reg[0]_0 [16]),
        .I2(\select_ln60_reg_377_reg[0] ),
        .O(count_c_dout[16]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln60_reg_377[17]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [17]),
        .I1(\SRL_SIG_reg[0]_0 [17]),
        .I2(\select_ln60_reg_377_reg[0] ),
        .O(count_c_dout[17]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln60_reg_377[18]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [18]),
        .I1(\SRL_SIG_reg[0]_0 [18]),
        .I2(\select_ln60_reg_377_reg[0] ),
        .O(count_c_dout[18]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln60_reg_377[19]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [19]),
        .I1(\SRL_SIG_reg[0]_0 [19]),
        .I2(\select_ln60_reg_377_reg[0] ),
        .O(count_c_dout[19]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln60_reg_377[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\select_ln60_reg_377_reg[0] ),
        .O(count_c_dout[1]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln60_reg_377[20]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [20]),
        .I1(\SRL_SIG_reg[0]_0 [20]),
        .I2(\select_ln60_reg_377_reg[0] ),
        .O(count_c_dout[20]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln60_reg_377[21]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [21]),
        .I1(\SRL_SIG_reg[0]_0 [21]),
        .I2(\select_ln60_reg_377_reg[0] ),
        .O(count_c_dout[21]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln60_reg_377[22]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [22]),
        .I1(\SRL_SIG_reg[0]_0 [22]),
        .I2(\select_ln60_reg_377_reg[0] ),
        .O(count_c_dout[22]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln60_reg_377[23]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [23]),
        .I1(\SRL_SIG_reg[0]_0 [23]),
        .I2(\select_ln60_reg_377_reg[0] ),
        .O(count_c_dout[23]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln60_reg_377[24]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [24]),
        .I1(\SRL_SIG_reg[0]_0 [24]),
        .I2(\select_ln60_reg_377_reg[0] ),
        .O(count_c_dout[24]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln60_reg_377[25]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [25]),
        .I1(\SRL_SIG_reg[0]_0 [25]),
        .I2(\select_ln60_reg_377_reg[0] ),
        .O(count_c_dout[25]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln60_reg_377[26]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [26]),
        .I1(\SRL_SIG_reg[0]_0 [26]),
        .I2(\select_ln60_reg_377_reg[0] ),
        .O(count_c_dout[26]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln60_reg_377[27]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [27]),
        .I1(\SRL_SIG_reg[0]_0 [27]),
        .I2(\select_ln60_reg_377_reg[0] ),
        .O(count_c_dout[27]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln60_reg_377[28]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [28]),
        .I1(\SRL_SIG_reg[0]_0 [28]),
        .I2(\select_ln60_reg_377_reg[0] ),
        .O(count_c_dout[28]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln60_reg_377[29]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [29]),
        .I1(\SRL_SIG_reg[0]_0 [29]),
        .I2(\select_ln60_reg_377_reg[0] ),
        .O(count_c_dout[29]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln60_reg_377[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\select_ln60_reg_377_reg[0] ),
        .O(count_c_dout[2]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln60_reg_377[30]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [30]),
        .I1(\SRL_SIG_reg[0]_0 [30]),
        .I2(\select_ln60_reg_377_reg[0] ),
        .O(count_c_dout[30]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln60_reg_377[31]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [31]),
        .I1(\SRL_SIG_reg[0]_0 [31]),
        .I2(\select_ln60_reg_377_reg[0] ),
        .O(count_c_dout[31]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln60_reg_377[32]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [32]),
        .I1(\SRL_SIG_reg[0]_0 [32]),
        .I2(\select_ln60_reg_377_reg[0] ),
        .O(count_c_dout[32]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln60_reg_377[33]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [33]),
        .I1(\SRL_SIG_reg[0]_0 [33]),
        .I2(\select_ln60_reg_377_reg[0] ),
        .O(count_c_dout[33]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln60_reg_377[34]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [34]),
        .I1(\SRL_SIG_reg[0]_0 [34]),
        .I2(\select_ln60_reg_377_reg[0] ),
        .O(count_c_dout[34]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln60_reg_377[35]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [35]),
        .I1(\SRL_SIG_reg[0]_0 [35]),
        .I2(\select_ln60_reg_377_reg[0] ),
        .O(count_c_dout[35]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln60_reg_377[36]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [36]),
        .I1(\SRL_SIG_reg[0]_0 [36]),
        .I2(\select_ln60_reg_377_reg[0] ),
        .O(count_c_dout[36]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln60_reg_377[37]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [37]),
        .I1(\SRL_SIG_reg[0]_0 [37]),
        .I2(\select_ln60_reg_377_reg[0] ),
        .O(count_c_dout[37]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln60_reg_377[38]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [38]),
        .I1(\SRL_SIG_reg[0]_0 [38]),
        .I2(\select_ln60_reg_377_reg[0] ),
        .O(count_c_dout[38]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln60_reg_377[39]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [39]),
        .I1(\SRL_SIG_reg[0]_0 [39]),
        .I2(\select_ln60_reg_377_reg[0] ),
        .O(count_c_dout[39]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln60_reg_377[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\select_ln60_reg_377_reg[0] ),
        .O(count_c_dout[3]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln60_reg_377[40]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [40]),
        .I1(\SRL_SIG_reg[0]_0 [40]),
        .I2(\select_ln60_reg_377_reg[0] ),
        .O(count_c_dout[40]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln60_reg_377[41]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [41]),
        .I1(\SRL_SIG_reg[0]_0 [41]),
        .I2(\select_ln60_reg_377_reg[0] ),
        .O(count_c_dout[41]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln60_reg_377[42]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [42]),
        .I1(\SRL_SIG_reg[0]_0 [42]),
        .I2(\select_ln60_reg_377_reg[0] ),
        .O(count_c_dout[42]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln60_reg_377[43]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [43]),
        .I1(\SRL_SIG_reg[0]_0 [43]),
        .I2(\select_ln60_reg_377_reg[0] ),
        .O(count_c_dout[43]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln60_reg_377[44]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [44]),
        .I1(\SRL_SIG_reg[0]_0 [44]),
        .I2(\select_ln60_reg_377_reg[0] ),
        .O(count_c_dout[44]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln60_reg_377[45]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [45]),
        .I1(\SRL_SIG_reg[0]_0 [45]),
        .I2(\select_ln60_reg_377_reg[0] ),
        .O(count_c_dout[45]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln60_reg_377[46]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [46]),
        .I1(\SRL_SIG_reg[0]_0 [46]),
        .I2(\select_ln60_reg_377_reg[0] ),
        .O(count_c_dout[46]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln60_reg_377[47]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [47]),
        .I1(\SRL_SIG_reg[0]_0 [47]),
        .I2(\select_ln60_reg_377_reg[0] ),
        .O(count_c_dout[47]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln60_reg_377[48]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [48]),
        .I1(\SRL_SIG_reg[0]_0 [48]),
        .I2(\select_ln60_reg_377_reg[0] ),
        .O(count_c_dout[48]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln60_reg_377[49]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [49]),
        .I1(\SRL_SIG_reg[0]_0 [49]),
        .I2(\select_ln60_reg_377_reg[0] ),
        .O(count_c_dout[49]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln60_reg_377[4]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\select_ln60_reg_377_reg[0] ),
        .O(count_c_dout[4]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln60_reg_377[50]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [50]),
        .I1(\SRL_SIG_reg[0]_0 [50]),
        .I2(\select_ln60_reg_377_reg[0] ),
        .O(count_c_dout[50]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln60_reg_377[51]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [51]),
        .I1(\SRL_SIG_reg[0]_0 [51]),
        .I2(\select_ln60_reg_377_reg[0] ),
        .O(count_c_dout[51]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln60_reg_377[52]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [52]),
        .I1(\SRL_SIG_reg[0]_0 [52]),
        .I2(\select_ln60_reg_377_reg[0] ),
        .O(count_c_dout[52]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln60_reg_377[53]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [53]),
        .I1(\SRL_SIG_reg[0]_0 [53]),
        .I2(\select_ln60_reg_377_reg[0] ),
        .O(count_c_dout[53]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln60_reg_377[54]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [54]),
        .I1(\SRL_SIG_reg[0]_0 [54]),
        .I2(\select_ln60_reg_377_reg[0] ),
        .O(count_c_dout[54]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln60_reg_377[55]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [55]),
        .I1(\SRL_SIG_reg[0]_0 [55]),
        .I2(\select_ln60_reg_377_reg[0] ),
        .O(count_c_dout[55]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln60_reg_377[56]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [56]),
        .I1(\SRL_SIG_reg[0]_0 [56]),
        .I2(\select_ln60_reg_377_reg[0] ),
        .O(count_c_dout[56]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln60_reg_377[57]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [57]),
        .I1(\SRL_SIG_reg[0]_0 [57]),
        .I2(\select_ln60_reg_377_reg[0] ),
        .O(count_c_dout[57]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln60_reg_377[58]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [58]),
        .I1(\SRL_SIG_reg[0]_0 [58]),
        .I2(\select_ln60_reg_377_reg[0] ),
        .O(count_c_dout[58]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln60_reg_377[59]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [59]),
        .I1(\SRL_SIG_reg[0]_0 [59]),
        .I2(\select_ln60_reg_377_reg[0] ),
        .O(count_c_dout[59]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln60_reg_377[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\select_ln60_reg_377_reg[0] ),
        .O(count_c_dout[5]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln60_reg_377[60]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [60]),
        .I1(\SRL_SIG_reg[0]_0 [60]),
        .I2(\select_ln60_reg_377_reg[0] ),
        .O(count_c_dout[60]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln60_reg_377[61]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [61]),
        .I1(\SRL_SIG_reg[0]_0 [61]),
        .I2(\select_ln60_reg_377_reg[0] ),
        .O(count_c_dout[61]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln60_reg_377[62]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [62]),
        .I1(\SRL_SIG_reg[0]_0 [62]),
        .I2(\select_ln60_reg_377_reg[0] ),
        .O(count_c_dout[62]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln60_reg_377[63]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [63]),
        .I1(\SRL_SIG_reg[0]_0 [63]),
        .I2(\select_ln60_reg_377_reg[0] ),
        .O(count_c_dout[63]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln60_reg_377[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\select_ln60_reg_377_reg[0] ),
        .O(count_c_dout[6]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln60_reg_377[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\select_ln60_reg_377_reg[0] ),
        .O(count_c_dout[7]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln60_reg_377[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\select_ln60_reg_377_reg[0] ),
        .O(count_c_dout[8]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln60_reg_377[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(\select_ln60_reg_377_reg[0] ),
        .O(count_c_dout[9]));
endmodule

(* ORIG_REF_NAME = "vitis_design_dpa_trace_s2mm_0_fifo_w64_d2_S_ShiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vitis_design_dpa_trace_s2mm_0_fifo_w64_d2_S_ShiftReg_5
   (ap_done_reg_reg,
    push,
    Q,
    \SRL_SIG_reg[1][63]_0 ,
    write_memory_U0_out_r_read,
    \select_ln60_reg_377_reg[0] ,
    \select_ln60_reg_377_reg[0]_0 ,
    \select_ln60_reg_377_reg[0]_1 ,
    \select_ln60_reg_377_reg[0]_2 ,
    \select_ln60_reg_377_reg[0]_3 ,
    circular_c_full_n,
    grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0,
    circular,
    ap_clk);
  output ap_done_reg_reg;
  output push;
  output [63:0]Q;
  output [63:0]\SRL_SIG_reg[1][63]_0 ;
  input write_memory_U0_out_r_read;
  input \select_ln60_reg_377_reg[0] ;
  input \select_ln60_reg_377_reg[0]_0 ;
  input \select_ln60_reg_377_reg[0]_1 ;
  input \select_ln60_reg_377_reg[0]_2 ;
  input \select_ln60_reg_377_reg[0]_3 ;
  input circular_c_full_n;
  input grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0;
  input [63:0]circular;
  input ap_clk;

  wire [63:0]Q;
  wire [63:0]\SRL_SIG_reg[1][63]_0 ;
  wire ap_clk;
  wire ap_done_reg_reg;
  wire [63:0]circular;
  wire circular_c_full_n;
  wire grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0;
  wire push;
  wire \select_ln60_reg_377_reg[0] ;
  wire \select_ln60_reg_377_reg[0]_0 ;
  wire \select_ln60_reg_377_reg[0]_1 ;
  wire \select_ln60_reg_377_reg[0]_2 ;
  wire \select_ln60_reg_377_reg[0]_3 ;
  wire write_memory_U0_out_r_read;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][63]_i_1__0 
       (.I0(circular_c_full_n),
        .I1(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0),
        .O(push));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(circular[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(push),
        .D(circular[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(push),
        .D(circular[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(push),
        .D(circular[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(push),
        .D(circular[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(push),
        .D(circular[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(push),
        .D(circular[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(push),
        .D(circular[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(push),
        .D(circular[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(push),
        .D(circular[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(push),
        .D(circular[19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(circular[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(push),
        .D(circular[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(push),
        .D(circular[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(push),
        .D(circular[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(push),
        .D(circular[23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(push),
        .D(circular[24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(push),
        .D(circular[25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(push),
        .D(circular[26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(push),
        .D(circular[27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(push),
        .D(circular[28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(push),
        .D(circular[29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(circular[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(push),
        .D(circular[30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(push),
        .D(circular[31]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][32] 
       (.C(ap_clk),
        .CE(push),
        .D(circular[32]),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][33] 
       (.C(ap_clk),
        .CE(push),
        .D(circular[33]),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][34] 
       (.C(ap_clk),
        .CE(push),
        .D(circular[34]),
        .Q(Q[34]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][35] 
       (.C(ap_clk),
        .CE(push),
        .D(circular[35]),
        .Q(Q[35]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][36] 
       (.C(ap_clk),
        .CE(push),
        .D(circular[36]),
        .Q(Q[36]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][37] 
       (.C(ap_clk),
        .CE(push),
        .D(circular[37]),
        .Q(Q[37]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][38] 
       (.C(ap_clk),
        .CE(push),
        .D(circular[38]),
        .Q(Q[38]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][39] 
       (.C(ap_clk),
        .CE(push),
        .D(circular[39]),
        .Q(Q[39]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(circular[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][40] 
       (.C(ap_clk),
        .CE(push),
        .D(circular[40]),
        .Q(Q[40]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][41] 
       (.C(ap_clk),
        .CE(push),
        .D(circular[41]),
        .Q(Q[41]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][42] 
       (.C(ap_clk),
        .CE(push),
        .D(circular[42]),
        .Q(Q[42]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][43] 
       (.C(ap_clk),
        .CE(push),
        .D(circular[43]),
        .Q(Q[43]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][44] 
       (.C(ap_clk),
        .CE(push),
        .D(circular[44]),
        .Q(Q[44]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][45] 
       (.C(ap_clk),
        .CE(push),
        .D(circular[45]),
        .Q(Q[45]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][46] 
       (.C(ap_clk),
        .CE(push),
        .D(circular[46]),
        .Q(Q[46]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][47] 
       (.C(ap_clk),
        .CE(push),
        .D(circular[47]),
        .Q(Q[47]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][48] 
       (.C(ap_clk),
        .CE(push),
        .D(circular[48]),
        .Q(Q[48]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][49] 
       (.C(ap_clk),
        .CE(push),
        .D(circular[49]),
        .Q(Q[49]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(circular[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][50] 
       (.C(ap_clk),
        .CE(push),
        .D(circular[50]),
        .Q(Q[50]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][51] 
       (.C(ap_clk),
        .CE(push),
        .D(circular[51]),
        .Q(Q[51]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][52] 
       (.C(ap_clk),
        .CE(push),
        .D(circular[52]),
        .Q(Q[52]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][53] 
       (.C(ap_clk),
        .CE(push),
        .D(circular[53]),
        .Q(Q[53]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][54] 
       (.C(ap_clk),
        .CE(push),
        .D(circular[54]),
        .Q(Q[54]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][55] 
       (.C(ap_clk),
        .CE(push),
        .D(circular[55]),
        .Q(Q[55]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][56] 
       (.C(ap_clk),
        .CE(push),
        .D(circular[56]),
        .Q(Q[56]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][57] 
       (.C(ap_clk),
        .CE(push),
        .D(circular[57]),
        .Q(Q[57]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][58] 
       (.C(ap_clk),
        .CE(push),
        .D(circular[58]),
        .Q(Q[58]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][59] 
       (.C(ap_clk),
        .CE(push),
        .D(circular[59]),
        .Q(Q[59]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(circular[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][60] 
       (.C(ap_clk),
        .CE(push),
        .D(circular[60]),
        .Q(Q[60]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][61] 
       (.C(ap_clk),
        .CE(push),
        .D(circular[61]),
        .Q(Q[61]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][62] 
       (.C(ap_clk),
        .CE(push),
        .D(circular[62]),
        .Q(Q[62]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][63] 
       (.C(ap_clk),
        .CE(push),
        .D(circular[63]),
        .Q(Q[63]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push),
        .D(circular[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push),
        .D(circular[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(push),
        .D(circular[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(push),
        .D(circular[9]),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[0]),
        .Q(\SRL_SIG_reg[1][63]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[10]),
        .Q(\SRL_SIG_reg[1][63]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[11]),
        .Q(\SRL_SIG_reg[1][63]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[12]),
        .Q(\SRL_SIG_reg[1][63]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[13]),
        .Q(\SRL_SIG_reg[1][63]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[14]),
        .Q(\SRL_SIG_reg[1][63]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[15]),
        .Q(\SRL_SIG_reg[1][63]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[16]),
        .Q(\SRL_SIG_reg[1][63]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[17]),
        .Q(\SRL_SIG_reg[1][63]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[18]),
        .Q(\SRL_SIG_reg[1][63]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[19]),
        .Q(\SRL_SIG_reg[1][63]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[1]),
        .Q(\SRL_SIG_reg[1][63]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[20]),
        .Q(\SRL_SIG_reg[1][63]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[21]),
        .Q(\SRL_SIG_reg[1][63]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[22]),
        .Q(\SRL_SIG_reg[1][63]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[23]),
        .Q(\SRL_SIG_reg[1][63]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[24]),
        .Q(\SRL_SIG_reg[1][63]_0 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[25]),
        .Q(\SRL_SIG_reg[1][63]_0 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[26]),
        .Q(\SRL_SIG_reg[1][63]_0 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[27]),
        .Q(\SRL_SIG_reg[1][63]_0 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[28]),
        .Q(\SRL_SIG_reg[1][63]_0 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[29]),
        .Q(\SRL_SIG_reg[1][63]_0 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[2]),
        .Q(\SRL_SIG_reg[1][63]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[30]),
        .Q(\SRL_SIG_reg[1][63]_0 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[31]),
        .Q(\SRL_SIG_reg[1][63]_0 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][32] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[32]),
        .Q(\SRL_SIG_reg[1][63]_0 [32]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][33] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[33]),
        .Q(\SRL_SIG_reg[1][63]_0 [33]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][34] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[34]),
        .Q(\SRL_SIG_reg[1][63]_0 [34]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][35] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[35]),
        .Q(\SRL_SIG_reg[1][63]_0 [35]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][36] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[36]),
        .Q(\SRL_SIG_reg[1][63]_0 [36]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][37] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[37]),
        .Q(\SRL_SIG_reg[1][63]_0 [37]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][38] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[38]),
        .Q(\SRL_SIG_reg[1][63]_0 [38]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][39] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[39]),
        .Q(\SRL_SIG_reg[1][63]_0 [39]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[3]),
        .Q(\SRL_SIG_reg[1][63]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][40] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[40]),
        .Q(\SRL_SIG_reg[1][63]_0 [40]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][41] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[41]),
        .Q(\SRL_SIG_reg[1][63]_0 [41]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][42] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[42]),
        .Q(\SRL_SIG_reg[1][63]_0 [42]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][43] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[43]),
        .Q(\SRL_SIG_reg[1][63]_0 [43]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][44] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[44]),
        .Q(\SRL_SIG_reg[1][63]_0 [44]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][45] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[45]),
        .Q(\SRL_SIG_reg[1][63]_0 [45]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][46] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[46]),
        .Q(\SRL_SIG_reg[1][63]_0 [46]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][47] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[47]),
        .Q(\SRL_SIG_reg[1][63]_0 [47]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][48] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[48]),
        .Q(\SRL_SIG_reg[1][63]_0 [48]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][49] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[49]),
        .Q(\SRL_SIG_reg[1][63]_0 [49]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[4]),
        .Q(\SRL_SIG_reg[1][63]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][50] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[50]),
        .Q(\SRL_SIG_reg[1][63]_0 [50]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][51] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[51]),
        .Q(\SRL_SIG_reg[1][63]_0 [51]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][52] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[52]),
        .Q(\SRL_SIG_reg[1][63]_0 [52]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][53] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[53]),
        .Q(\SRL_SIG_reg[1][63]_0 [53]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][54] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[54]),
        .Q(\SRL_SIG_reg[1][63]_0 [54]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][55] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[55]),
        .Q(\SRL_SIG_reg[1][63]_0 [55]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][56] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[56]),
        .Q(\SRL_SIG_reg[1][63]_0 [56]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][57] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[57]),
        .Q(\SRL_SIG_reg[1][63]_0 [57]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][58] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[58]),
        .Q(\SRL_SIG_reg[1][63]_0 [58]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][59] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[59]),
        .Q(\SRL_SIG_reg[1][63]_0 [59]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[5]),
        .Q(\SRL_SIG_reg[1][63]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][60] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[60]),
        .Q(\SRL_SIG_reg[1][63]_0 [60]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][61] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[61]),
        .Q(\SRL_SIG_reg[1][63]_0 [61]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][62] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[62]),
        .Q(\SRL_SIG_reg[1][63]_0 [62]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][63] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[63]),
        .Q(\SRL_SIG_reg[1][63]_0 [63]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[6]),
        .Q(\SRL_SIG_reg[1][63]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[7]),
        .Q(\SRL_SIG_reg[1][63]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[8]),
        .Q(\SRL_SIG_reg[1][63]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[9]),
        .Q(\SRL_SIG_reg[1][63]_0 [9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA8AAAA)) 
    \select_ln60_reg_377[4]_i_1 
       (.I0(write_memory_U0_out_r_read),
        .I1(\select_ln60_reg_377_reg[0] ),
        .I2(\select_ln60_reg_377_reg[0]_0 ),
        .I3(\select_ln60_reg_377_reg[0]_1 ),
        .I4(\select_ln60_reg_377_reg[0]_2 ),
        .I5(\select_ln60_reg_377_reg[0]_3 ),
        .O(ap_done_reg_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vitis_design_dpa_trace_s2mm_0_fifo_w64_d3_S
   (full_n_reg_0,
    ap_sync_ready,
    empty_n_reg_0,
    out,
    ap_rst_n_inv,
    ap_clk,
    ap_start,
    ap_sync_reg_entry_proc_U0_ap_ready,
    Q,
    fifo_count_full_n,
    int_ap_start_reg,
    ap_sync_reg_write_memory_U0_ap_start,
    circular_c_empty_n,
    fifo_count_empty_n,
    write_memory_U0_out_r_read,
    in);
  output full_n_reg_0;
  output ap_sync_ready;
  output empty_n_reg_0;
  output [61:0]out;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_start;
  input ap_sync_reg_entry_proc_U0_ap_ready;
  input [0:0]Q;
  input fifo_count_full_n;
  input int_ap_start_reg;
  input ap_sync_reg_write_memory_U0_ap_start;
  input circular_c_empty_n;
  input fifo_count_empty_n;
  input write_memory_U0_out_r_read;
  input [61:0]in;

  wire [0:0]Q;
  wire U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg_n_5;
  wire [1:0]addr;
  wire \addr[0]_i_1__1_n_5 ;
  wire \addr[1]_i_1_n_5 ;
  wire \addr[1]_i_2_n_5 ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_ready;
  wire ap_sync_reg_entry_proc_U0_ap_ready;
  wire ap_sync_reg_write_memory_U0_ap_start;
  wire circular_c_empty_n;
  wire empty_n_i_1__2_n_5;
  wire empty_n_reg_0;
  wire fifo_count_empty_n;
  wire fifo_count_full_n;
  wire full_n2;
  wire full_n_i_1__10_n_5;
  wire full_n_reg_0;
  wire [61:0]in;
  wire int_ap_start_reg;
  wire \mOutPtr[0]_i_1__11_n_5 ;
  wire \mOutPtr[1]_i_1__8_n_5 ;
  wire \mOutPtr[2]_i_1__5_n_5 ;
  wire \mOutPtr[2]_i_2__1_n_5 ;
  wire [61:0]out;
  wire out_r_c_empty_n;
  wire out_r_c_full_n;
  wire [2:0]out_r_c_num_data_valid;
  wire write_memory_U0_out_r_read;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vitis_design_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg
       (.Q(addr),
        .ap_clk(ap_clk),
        .ap_start(ap_start),
        .ap_sync_reg_entry_proc_U0_ap_ready(ap_sync_reg_entry_proc_U0_ap_ready),
        .full_n_reg(U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg_n_5),
        .in(in),
        .out(out),
        .out_r_c_full_n(out_r_c_full_n));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \addr[0]_i_1__1 
       (.I0(addr[0]),
        .O(\addr[0]_i_1__1_n_5 ));
  LUT6 #(
    .INIT(64'h00FF0000FD000000)) 
    \addr[1]_i_1 
       (.I0(out_r_c_num_data_valid[0]),
        .I1(out_r_c_num_data_valid[2]),
        .I2(out_r_c_num_data_valid[1]),
        .I3(write_memory_U0_out_r_read),
        .I4(out_r_c_empty_n),
        .I5(U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg_n_5),
        .O(\addr[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT4 #(
    .INIT(16'h9A65)) 
    \addr[1]_i_2 
       (.I0(addr[0]),
        .I1(write_memory_U0_out_r_read),
        .I2(U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg_n_5),
        .I3(addr[1]),
        .O(\addr[1]_i_2_n_5 ));
  FDRE \addr_reg[0] 
       (.C(ap_clk),
        .CE(\addr[1]_i_1_n_5 ),
        .D(\addr[0]_i_1__1_n_5 ),
        .Q(addr[0]),
        .R(ap_rst_n_inv));
  FDRE \addr_reg[1] 
       (.C(ap_clk),
        .CE(\addr[1]_i_1_n_5 ),
        .D(\addr[1]_i_2_n_5 ),
        .Q(addr[1]),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hF8)) 
    ap_sync_reg_entry_proc_U0_ap_ready_i_2
       (.I0(out_r_c_full_n),
        .I1(ap_start),
        .I2(ap_sync_reg_entry_proc_U0_ap_ready),
        .O(full_n_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFDFF0000)) 
    empty_n_i_1__2
       (.I0(out_r_c_num_data_valid[0]),
        .I1(out_r_c_num_data_valid[2]),
        .I2(out_r_c_num_data_valid[1]),
        .I3(write_memory_U0_out_r_read),
        .I4(out_r_c_empty_n),
        .I5(U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg_n_5),
        .O(empty_n_i_1__2_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__2_n_5),
        .Q(out_r_c_empty_n),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hF7773000)) 
    full_n_i_1__10
       (.I0(full_n2),
        .I1(U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg_n_5),
        .I2(out_r_c_empty_n),
        .I3(write_memory_U0_out_r_read),
        .I4(out_r_c_full_n),
        .O(full_n_i_1__10_n_5));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT3 #(
    .INIT(8'h02)) 
    full_n_i_2__9
       (.I0(out_r_c_num_data_valid[1]),
        .I1(out_r_c_num_data_valid[2]),
        .I2(out_r_c_num_data_valid[0]),
        .O(full_n2));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__10_n_5),
        .Q(out_r_c_full_n),
        .S(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hF8F8F8F8F8000000)) 
    int_ap_start_i_2
       (.I0(out_r_c_full_n),
        .I1(ap_start),
        .I2(ap_sync_reg_entry_proc_U0_ap_ready),
        .I3(Q),
        .I4(fifo_count_full_n),
        .I5(int_ap_start_reg),
        .O(ap_sync_ready));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__11 
       (.I0(out_r_c_num_data_valid[0]),
        .O(\mOutPtr[0]_i_1__11_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT5 #(
    .INIT(32'h99696969)) 
    \mOutPtr[1]_i_1__8 
       (.I0(out_r_c_num_data_valid[0]),
        .I1(out_r_c_num_data_valid[1]),
        .I2(U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg_n_5),
        .I3(write_memory_U0_out_r_read),
        .I4(out_r_c_empty_n),
        .O(\mOutPtr[1]_i_1__8_n_5 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \mOutPtr[2]_i_1__5 
       (.I0(U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg_n_5),
        .I1(out_r_c_empty_n),
        .I2(write_memory_U0_out_r_read),
        .O(\mOutPtr[2]_i_1__5_n_5 ));
  LUT6 #(
    .INIT(64'hE1E178E178E178E1)) 
    \mOutPtr[2]_i_2__1 
       (.I0(out_r_c_num_data_valid[0]),
        .I1(out_r_c_num_data_valid[1]),
        .I2(out_r_c_num_data_valid[2]),
        .I3(U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg_n_5),
        .I4(write_memory_U0_out_r_read),
        .I5(out_r_c_empty_n),
        .O(\mOutPtr[2]_i_2__1_n_5 ));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__5_n_5 ),
        .D(\mOutPtr[0]_i_1__11_n_5 ),
        .Q(out_r_c_num_data_valid[0]),
        .R(ap_rst_n_inv));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__5_n_5 ),
        .D(\mOutPtr[1]_i_1__8_n_5 ),
        .Q(out_r_c_num_data_valid[1]),
        .R(ap_rst_n_inv));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__5_n_5 ),
        .D(\mOutPtr[2]_i_2__1_n_5 ),
        .Q(out_r_c_num_data_valid[2]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h57FFFFFF)) 
    \select_ln60_reg_377[63]_i_3 
       (.I0(out_r_c_empty_n),
        .I1(ap_sync_reg_write_memory_U0_ap_start),
        .I2(ap_start),
        .I3(circular_c_empty_n),
        .I4(fifo_count_empty_n),
        .O(empty_n_reg_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vitis_design_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg
   (full_n_reg,
    out,
    out_r_c_full_n,
    ap_start,
    ap_sync_reg_entry_proc_U0_ap_ready,
    in,
    Q,
    ap_clk);
  output full_n_reg;
  output [61:0]out;
  input out_r_c_full_n;
  input ap_start;
  input ap_sync_reg_entry_proc_U0_ap_ready;
  input [61:0]in;
  input [1:0]Q;
  input ap_clk;

  wire [1:0]Q;
  wire ap_clk;
  wire ap_start;
  wire ap_sync_reg_entry_proc_U0_ap_ready;
  wire full_n_reg;
  wire [61:0]in;
  wire [61:0]out;
  wire out_r_c_full_n;

  (* srl_bus_name = "\\inst/out_r_c_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "\\inst/out_r_c_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][10]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][10]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "\\inst/out_r_c_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "\\inst/out_r_c_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][11]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][11]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
  (* srl_bus_name = "\\inst/out_r_c_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "\\inst/out_r_c_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][12]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][12]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "\\inst/out_r_c_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "\\inst/out_r_c_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][13]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][13]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "\\inst/out_r_c_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "\\inst/out_r_c_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][14]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][14]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "\\inst/out_r_c_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "\\inst/out_r_c_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][15]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][15]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "\\inst/out_r_c_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "\\inst/out_r_c_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][16]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][16]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "\\inst/out_r_c_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "\\inst/out_r_c_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][17]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][17]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "\\inst/out_r_c_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "\\inst/out_r_c_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][18]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][18]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "\\inst/out_r_c_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "\\inst/out_r_c_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][19]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][19]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "\\inst/out_r_c_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "\\inst/out_r_c_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][20]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][20]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "\\inst/out_r_c_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "\\inst/out_r_c_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][21]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][21]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "\\inst/out_r_c_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "\\inst/out_r_c_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][22]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][22]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "\\inst/out_r_c_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "\\inst/out_r_c_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][23]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][23]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "\\inst/out_r_c_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "\\inst/out_r_c_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][24]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][24]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "\\inst/out_r_c_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "\\inst/out_r_c_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][25]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][25]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "\\inst/out_r_c_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "\\inst/out_r_c_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][26]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][26]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "\\inst/out_r_c_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "\\inst/out_r_c_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][27]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][27]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "\\inst/out_r_c_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "\\inst/out_r_c_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][28]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][28]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "\\inst/out_r_c_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "\\inst/out_r_c_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][29]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][29]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "\\inst/out_r_c_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "\\inst/out_r_c_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT3 #(
    .INIT(8'h08)) 
    \SRL_SIG_reg[2][2]_srl3_i_1 
       (.I0(out_r_c_full_n),
        .I1(ap_start),
        .I2(ap_sync_reg_entry_proc_U0_ap_ready),
        .O(full_n_reg));
  (* srl_bus_name = "\\inst/out_r_c_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "\\inst/out_r_c_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][30]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][30]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "\\inst/out_r_c_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "\\inst/out_r_c_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][31]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][31]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "\\inst/out_r_c_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "\\inst/out_r_c_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][32]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][32]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "\\inst/out_r_c_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "\\inst/out_r_c_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][33]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][33]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(out[31]));
  (* srl_bus_name = "\\inst/out_r_c_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "\\inst/out_r_c_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][34]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][34]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[32]),
        .Q(out[32]));
  (* srl_bus_name = "\\inst/out_r_c_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "\\inst/out_r_c_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][35]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][35]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[33]),
        .Q(out[33]));
  (* srl_bus_name = "\\inst/out_r_c_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "\\inst/out_r_c_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][36]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][36]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[34]),
        .Q(out[34]));
  (* srl_bus_name = "\\inst/out_r_c_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "\\inst/out_r_c_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][37]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][37]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[35]),
        .Q(out[35]));
  (* srl_bus_name = "\\inst/out_r_c_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "\\inst/out_r_c_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][38]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][38]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[36]),
        .Q(out[36]));
  (* srl_bus_name = "\\inst/out_r_c_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "\\inst/out_r_c_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][39]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][39]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[37]),
        .Q(out[37]));
  (* srl_bus_name = "\\inst/out_r_c_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "\\inst/out_r_c_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "\\inst/out_r_c_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "\\inst/out_r_c_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][40]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][40]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[38]),
        .Q(out[38]));
  (* srl_bus_name = "\\inst/out_r_c_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "\\inst/out_r_c_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][41]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][41]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[39]),
        .Q(out[39]));
  (* srl_bus_name = "\\inst/out_r_c_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "\\inst/out_r_c_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][42]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][42]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[40]),
        .Q(out[40]));
  (* srl_bus_name = "\\inst/out_r_c_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "\\inst/out_r_c_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][43]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][43]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[41]),
        .Q(out[41]));
  (* srl_bus_name = "\\inst/out_r_c_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "\\inst/out_r_c_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][44]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][44]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[42]),
        .Q(out[42]));
  (* srl_bus_name = "\\inst/out_r_c_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "\\inst/out_r_c_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][45]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][45]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[43]),
        .Q(out[43]));
  (* srl_bus_name = "\\inst/out_r_c_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "\\inst/out_r_c_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][46]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][46]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[44]),
        .Q(out[44]));
  (* srl_bus_name = "\\inst/out_r_c_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "\\inst/out_r_c_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][47]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][47]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[45]),
        .Q(out[45]));
  (* srl_bus_name = "\\inst/out_r_c_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "\\inst/out_r_c_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][48]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][48]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[46]),
        .Q(out[46]));
  (* srl_bus_name = "\\inst/out_r_c_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "\\inst/out_r_c_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][49]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][49]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[47]),
        .Q(out[47]));
  (* srl_bus_name = "\\inst/out_r_c_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "\\inst/out_r_c_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "\\inst/out_r_c_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "\\inst/out_r_c_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][50]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][50]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[48]),
        .Q(out[48]));
  (* srl_bus_name = "\\inst/out_r_c_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "\\inst/out_r_c_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][51]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][51]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[49]),
        .Q(out[49]));
  (* srl_bus_name = "\\inst/out_r_c_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "\\inst/out_r_c_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][52]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][52]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[50]),
        .Q(out[50]));
  (* srl_bus_name = "\\inst/out_r_c_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "\\inst/out_r_c_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][53]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][53]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[51]),
        .Q(out[51]));
  (* srl_bus_name = "\\inst/out_r_c_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "\\inst/out_r_c_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][54]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][54]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[52]),
        .Q(out[52]));
  (* srl_bus_name = "\\inst/out_r_c_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "\\inst/out_r_c_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][55]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][55]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[53]),
        .Q(out[53]));
  (* srl_bus_name = "\\inst/out_r_c_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "\\inst/out_r_c_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][56]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][56]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[54]),
        .Q(out[54]));
  (* srl_bus_name = "\\inst/out_r_c_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "\\inst/out_r_c_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][57]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][57]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[55]),
        .Q(out[55]));
  (* srl_bus_name = "\\inst/out_r_c_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "\\inst/out_r_c_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][58]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][58]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[56]),
        .Q(out[56]));
  (* srl_bus_name = "\\inst/out_r_c_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "\\inst/out_r_c_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][59]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][59]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[57]),
        .Q(out[57]));
  (* srl_bus_name = "\\inst/out_r_c_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "\\inst/out_r_c_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "\\inst/out_r_c_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "\\inst/out_r_c_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][60]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][60]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[58]),
        .Q(out[58]));
  (* srl_bus_name = "\\inst/out_r_c_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "\\inst/out_r_c_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][61]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][61]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[59]),
        .Q(out[59]));
  (* srl_bus_name = "\\inst/out_r_c_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "\\inst/out_r_c_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][62]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][62]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[60]),
        .Q(out[60]));
  (* srl_bus_name = "\\inst/out_r_c_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "\\inst/out_r_c_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][63]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][63]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[61]),
        .Q(out[61]));
  (* srl_bus_name = "\\inst/out_r_c_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "\\inst/out_r_c_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "\\inst/out_r_c_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "\\inst/out_r_c_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "\\inst/out_r_c_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "\\inst/out_r_c_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][8]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][8]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "\\inst/out_r_c_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "\\inst/out_r_c_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/SRL_SIG_reg[2][9]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][9]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(full_n_reg),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vitis_design_dpa_trace_s2mm_0_flow_control_loop_pipe_sequential_init
   (D,
    grp_write_memory_Pipeline_Flush_fu_142_ap_ready,
    dout_vld_reg,
    SR,
    E,
    grp_write_memory_Pipeline_Flush_fu_142_ap_start_reg_reg,
    grp_write_memory_Pipeline_Flush_fu_142_ap_start_reg_reg_0,
    \ap_CS_fsm_reg[82] ,
    ap_rst_n_inv,
    ap_clk,
    Q,
    grp_write_memory_Pipeline_Flush_fu_142_ap_start_reg,
    ap_loop_exit_ready_pp0_iter1_reg,
    ap_enable_reg_pp0_iter1_reg,
    \ap_CS_fsm_reg[83] ,
    fifo_data_out_empty_n,
    ap_enable_reg_pp0_iter1,
    gmem_0_WREADY,
    ap_enable_reg_pp0_iter2,
    grp_write_memory_Pipeline_Flush_fu_142_ap_start_reg_reg_1);
  output [15:0]D;
  output grp_write_memory_Pipeline_Flush_fu_142_ap_ready;
  output dout_vld_reg;
  output [0:0]SR;
  output [0:0]E;
  output grp_write_memory_Pipeline_Flush_fu_142_ap_start_reg_reg;
  output grp_write_memory_Pipeline_Flush_fu_142_ap_start_reg_reg_0;
  output [1:0]\ap_CS_fsm_reg[82] ;
  input ap_rst_n_inv;
  input ap_clk;
  input [15:0]Q;
  input grp_write_memory_Pipeline_Flush_fu_142_ap_start_reg;
  input ap_loop_exit_ready_pp0_iter1_reg;
  input ap_enable_reg_pp0_iter1_reg;
  input [1:0]\ap_CS_fsm_reg[83] ;
  input fifo_data_out_empty_n;
  input ap_enable_reg_pp0_iter1;
  input gmem_0_WREADY;
  input ap_enable_reg_pp0_iter2;
  input [5:0]grp_write_memory_Pipeline_Flush_fu_142_ap_start_reg_reg_1;

  wire [15:0]D;
  wire [0:0]E;
  wire [15:0]Q;
  wire [0:0]SR;
  wire [1:0]\ap_CS_fsm_reg[82] ;
  wire [1:0]\ap_CS_fsm_reg[83] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__1_n_5;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter2;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__1_n_5;
  wire ap_rst_n_inv;
  wire dout_vld_reg;
  wire fifo_data_out_empty_n;
  wire gmem_0_WREADY;
  wire grp_write_memory_Pipeline_Flush_fu_142_ap_ready;
  wire grp_write_memory_Pipeline_Flush_fu_142_ap_start_reg;
  wire grp_write_memory_Pipeline_Flush_fu_142_ap_start_reg_reg;
  wire grp_write_memory_Pipeline_Flush_fu_142_ap_start_reg_reg_0;
  wire [5:0]grp_write_memory_Pipeline_Flush_fu_142_ap_start_reg_reg_1;
  wire \i_fu_52[10]_i_2_n_5 ;
  wire \i_fu_52[11]_i_2_n_5 ;
  wire \i_fu_52[11]_i_3_n_5 ;
  wire \i_fu_52[11]_i_4_n_5 ;
  wire \i_fu_52[12]_i_2_n_5 ;
  wire \i_fu_52[14]_i_2_n_5 ;
  wire \i_fu_52[14]_i_3_n_5 ;
  wire \i_fu_52[15]_i_10_n_5 ;
  wire \i_fu_52[15]_i_11_n_5 ;
  wire \i_fu_52[15]_i_12_n_5 ;
  wire \i_fu_52[15]_i_13_n_5 ;
  wire \i_fu_52[15]_i_14_n_5 ;
  wire \i_fu_52[15]_i_15_n_5 ;
  wire \i_fu_52[15]_i_16_n_5 ;
  wire \i_fu_52[15]_i_17_n_5 ;
  wire \i_fu_52[15]_i_4_n_5 ;
  wire \i_fu_52[15]_i_5_n_5 ;
  wire \i_fu_52[15]_i_6_n_5 ;
  wire \i_fu_52[15]_i_7_n_5 ;
  wire \i_fu_52[15]_i_8_n_5 ;
  wire \i_fu_52[15]_i_9_n_5 ;
  wire \i_fu_52[3]_i_2_n_5 ;
  wire \i_fu_52[9]_i_2_n_5 ;

  LUT6 #(
    .INIT(64'hEFAAEFEFAAAAAAAA)) 
    \ap_CS_fsm[82]_i_1 
       (.I0(\ap_CS_fsm_reg[83] [0]),
        .I1(dout_vld_reg),
        .I2(ap_loop_exit_ready_pp0_iter1_reg),
        .I3(grp_write_memory_Pipeline_Flush_fu_142_ap_start_reg),
        .I4(ap_done_cache),
        .I5(\ap_CS_fsm_reg[83] [1]),
        .O(\ap_CS_fsm_reg[82] [0]));
  (* SOFT_HLUTNM = "soft_lutpair579" *) 
  LUT5 #(
    .INIT(32'h0808AA08)) 
    \ap_CS_fsm[83]_i_1 
       (.I0(\ap_CS_fsm_reg[83] [1]),
        .I1(ap_done_cache),
        .I2(grp_write_memory_Pipeline_Flush_fu_142_ap_start_reg),
        .I3(ap_loop_exit_ready_pp0_iter1_reg),
        .I4(dout_vld_reg),
        .O(\ap_CS_fsm_reg[82] [1]));
  (* SOFT_HLUTNM = "soft_lutpair579" *) 
  LUT4 #(
    .INIT(16'h7530)) 
    ap_done_cache_i_1__1
       (.I0(grp_write_memory_Pipeline_Flush_fu_142_ap_start_reg),
        .I1(dout_vld_reg),
        .I2(ap_loop_exit_ready_pp0_iter1_reg),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1__1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__1_n_5),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h00000000FFFFFFFD)) 
    ap_enable_reg_pp0_iter1_i_1__1
       (.I0(grp_write_memory_Pipeline_Flush_fu_142_ap_start_reg),
        .I1(dout_vld_reg),
        .I2(\i_fu_52[15]_i_4_n_5 ),
        .I3(\i_fu_52[15]_i_5_n_5 ),
        .I4(\i_fu_52[15]_i_6_n_5 ),
        .I5(ap_enable_reg_pp0_iter1_reg),
        .O(grp_write_memory_Pipeline_Flush_fu_142_ap_start_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair577" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_2__0
       (.I0(grp_write_memory_Pipeline_Flush_fu_142_ap_start_reg),
        .I1(dout_vld_reg),
        .I2(\i_fu_52[15]_i_6_n_5 ),
        .I3(\i_fu_52[15]_i_5_n_5 ),
        .I4(\i_fu_52[15]_i_4_n_5 ),
        .O(grp_write_memory_Pipeline_Flush_fu_142_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair578" *) 
  LUT5 #(
    .INIT(32'hFFFFFD30)) 
    ap_loop_init_int_i_1__1
       (.I0(grp_write_memory_Pipeline_Flush_fu_142_ap_start_reg),
        .I1(dout_vld_reg),
        .I2(ap_loop_exit_ready_pp0_iter1_reg),
        .I3(ap_loop_init_int),
        .I4(ap_rst_n_inv),
        .O(ap_loop_init_int_i_1__1_n_5));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__1_n_5),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFAFAFAFAFAFAFAF8)) 
    grp_write_memory_Pipeline_Flush_fu_142_ap_start_reg_i_1
       (.I0(grp_write_memory_Pipeline_Flush_fu_142_ap_start_reg),
        .I1(dout_vld_reg),
        .I2(\ap_CS_fsm_reg[83] [0]),
        .I3(\i_fu_52[15]_i_4_n_5 ),
        .I4(\i_fu_52[15]_i_5_n_5 ),
        .I5(\i_fu_52[15]_i_6_n_5 ),
        .O(grp_write_memory_Pipeline_Flush_fu_142_ap_start_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair585" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \i_fu_52[0]_i_1 
       (.I0(\i_fu_52[9]_i_2_n_5 ),
        .I1(Q[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hAAAAA6AAAAAAAAAA)) 
    \i_fu_52[10]_i_1 
       (.I0(\i_fu_52[10]_i_2_n_5 ),
        .I1(\i_fu_52[11]_i_4_n_5 ),
        .I2(\i_fu_52[12]_i_2_n_5 ),
        .I3(Q[4]),
        .I4(\i_fu_52[15]_i_12_n_5 ),
        .I5(Q[9]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair590" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_52[10]_i_2 
       (.I0(Q[10]),
        .I1(ap_loop_init_int),
        .I2(grp_write_memory_Pipeline_Flush_fu_142_ap_start_reg),
        .O(\i_fu_52[10]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA9AAAAA)) 
    \i_fu_52[11]_i_1 
       (.I0(\i_fu_52[11]_i_2_n_5 ),
        .I1(\i_fu_52[11]_i_3_n_5 ),
        .I2(\i_fu_52[11]_i_4_n_5 ),
        .I3(\i_fu_52[12]_i_2_n_5 ),
        .I4(Q[4]),
        .I5(\i_fu_52[15]_i_12_n_5 ),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair587" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_52[11]_i_2 
       (.I0(Q[11]),
        .I1(ap_loop_init_int),
        .I2(grp_write_memory_Pipeline_Flush_fu_142_ap_start_reg),
        .O(\i_fu_52[11]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h7)) 
    \i_fu_52[11]_i_3 
       (.I0(Q[9]),
        .I1(\i_fu_52[10]_i_2_n_5 ),
        .O(\i_fu_52[11]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair590" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_52[11]_i_4 
       (.I0(Q[8]),
        .I1(ap_loop_init_int),
        .I2(grp_write_memory_Pipeline_Flush_fu_142_ap_start_reg),
        .O(\i_fu_52[11]_i_4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair583" *) 
  LUT5 #(
    .INIT(32'hAAAAA9AA)) 
    \i_fu_52[12]_i_1 
       (.I0(\i_fu_52[15]_i_9_n_5 ),
        .I1(\i_fu_52[15]_i_10_n_5 ),
        .I2(\i_fu_52[15]_i_12_n_5 ),
        .I3(Q[4]),
        .I4(\i_fu_52[12]_i_2_n_5 ),
        .O(D[12]));
  LUT4 #(
    .INIT(16'hBFFF)) 
    \i_fu_52[12]_i_2 
       (.I0(\i_fu_52[9]_i_2_n_5 ),
        .I1(Q[6]),
        .I2(Q[5]),
        .I3(Q[7]),
        .O(\i_fu_52[12]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair580" *) 
  LUT5 #(
    .INIT(32'hAAA9AAAA)) 
    \i_fu_52[13]_i_1 
       (.I0(\i_fu_52[14]_i_3_n_5 ),
        .I1(\i_fu_52[15]_i_12_n_5 ),
        .I2(\i_fu_52[15]_i_11_n_5 ),
        .I3(\i_fu_52[15]_i_10_n_5 ),
        .I4(\i_fu_52[15]_i_9_n_5 ),
        .O(D[13]));
  LUT6 #(
    .INIT(64'hAAA9AAAAAAAAAAAA)) 
    \i_fu_52[14]_i_1 
       (.I0(\i_fu_52[14]_i_2_n_5 ),
        .I1(\i_fu_52[15]_i_10_n_5 ),
        .I2(\i_fu_52[15]_i_11_n_5 ),
        .I3(\i_fu_52[15]_i_12_n_5 ),
        .I4(\i_fu_52[14]_i_3_n_5 ),
        .I5(\i_fu_52[15]_i_9_n_5 ),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair588" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_52[14]_i_2 
       (.I0(Q[14]),
        .I1(ap_loop_init_int),
        .I2(grp_write_memory_Pipeline_Flush_fu_142_ap_start_reg),
        .O(\i_fu_52[14]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair589" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_52[14]_i_3 
       (.I0(Q[13]),
        .I1(ap_loop_init_int),
        .I2(grp_write_memory_Pipeline_Flush_fu_142_ap_start_reg),
        .O(\i_fu_52[14]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \i_fu_52[15]_i_1 
       (.I0(grp_write_memory_Pipeline_Flush_fu_142_ap_start_reg),
        .I1(dout_vld_reg),
        .I2(ap_loop_init_int),
        .I3(\i_fu_52[15]_i_4_n_5 ),
        .I4(\i_fu_52[15]_i_5_n_5 ),
        .I5(\i_fu_52[15]_i_6_n_5 ),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair587" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \i_fu_52[15]_i_10 
       (.I0(\i_fu_52[11]_i_4_n_5 ),
        .I1(Q[11]),
        .I2(Q[9]),
        .I3(Q[10]),
        .O(\i_fu_52[15]_i_10_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair581" *) 
  LUT5 #(
    .INIT(32'hFF7FFFFF)) 
    \i_fu_52[15]_i_11 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[6]),
        .I3(\i_fu_52[9]_i_2_n_5 ),
        .I4(Q[7]),
        .O(\i_fu_52[15]_i_11_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair582" *) 
  LUT5 #(
    .INIT(32'hF7FFFFFF)) 
    \i_fu_52[15]_i_12 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(\i_fu_52[9]_i_2_n_5 ),
        .I3(Q[0]),
        .I4(\i_fu_52[3]_i_2_n_5 ),
        .O(\i_fu_52[15]_i_12_n_5 ));
  LUT6 #(
    .INIT(64'hF444FFFF0FFF0444)) 
    \i_fu_52[15]_i_13 
       (.I0(grp_write_memory_Pipeline_Flush_fu_142_ap_start_reg_reg_1[2]),
        .I1(Q[2]),
        .I2(ap_loop_init_int),
        .I3(grp_write_memory_Pipeline_Flush_fu_142_ap_start_reg),
        .I4(Q[4]),
        .I5(grp_write_memory_Pipeline_Flush_fu_142_ap_start_reg_reg_1[4]),
        .O(\i_fu_52[15]_i_13_n_5 ));
  LUT6 #(
    .INIT(64'h00FFFFFF00FEFEFE)) 
    \i_fu_52[15]_i_14 
       (.I0(Q[12]),
        .I1(Q[13]),
        .I2(Q[11]),
        .I3(ap_loop_init_int),
        .I4(grp_write_memory_Pipeline_Flush_fu_142_ap_start_reg),
        .I5(Q[10]),
        .O(\i_fu_52[15]_i_14_n_5 ));
  LUT6 #(
    .INIT(64'h00FFFFFF00FEFEFE)) 
    \i_fu_52[15]_i_15 
       (.I0(Q[8]),
        .I1(Q[7]),
        .I2(Q[9]),
        .I3(ap_loop_init_int),
        .I4(grp_write_memory_Pipeline_Flush_fu_142_ap_start_reg),
        .I5(Q[6]),
        .O(\i_fu_52[15]_i_15_n_5 ));
  LUT6 #(
    .INIT(64'hCCFFFFFFCCF4F4F4)) 
    \i_fu_52[15]_i_16 
       (.I0(Q[0]),
        .I1(grp_write_memory_Pipeline_Flush_fu_142_ap_start_reg_reg_1[0]),
        .I2(Q[15]),
        .I3(ap_loop_init_int),
        .I4(grp_write_memory_Pipeline_Flush_fu_142_ap_start_reg),
        .I5(Q[14]),
        .O(\i_fu_52[15]_i_16_n_5 ));
  LUT6 #(
    .INIT(64'hCCCC4F444F444F44)) 
    \i_fu_52[15]_i_17 
       (.I0(Q[2]),
        .I1(grp_write_memory_Pipeline_Flush_fu_142_ap_start_reg_reg_1[2]),
        .I2(grp_write_memory_Pipeline_Flush_fu_142_ap_start_reg_reg_1[0]),
        .I3(Q[0]),
        .I4(ap_loop_init_int),
        .I5(grp_write_memory_Pipeline_Flush_fu_142_ap_start_reg),
        .O(\i_fu_52[15]_i_17_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair577" *) 
  LUT5 #(
    .INIT(32'h22222220)) 
    \i_fu_52[15]_i_2 
       (.I0(grp_write_memory_Pipeline_Flush_fu_142_ap_start_reg),
        .I1(dout_vld_reg),
        .I2(\i_fu_52[15]_i_6_n_5 ),
        .I3(\i_fu_52[15]_i_5_n_5 ),
        .I4(\i_fu_52[15]_i_4_n_5 ),
        .O(E));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAA9A)) 
    \i_fu_52[15]_i_3 
       (.I0(\i_fu_52[15]_i_7_n_5 ),
        .I1(\i_fu_52[15]_i_8_n_5 ),
        .I2(\i_fu_52[15]_i_9_n_5 ),
        .I3(\i_fu_52[15]_i_10_n_5 ),
        .I4(\i_fu_52[15]_i_11_n_5 ),
        .I5(\i_fu_52[15]_i_12_n_5 ),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair584" *) 
  LUT5 #(
    .INIT(32'hF6FFCFC6)) 
    \i_fu_52[15]_i_4 
       (.I0(Q[5]),
        .I1(grp_write_memory_Pipeline_Flush_fu_142_ap_start_reg_reg_1[5]),
        .I2(\i_fu_52[9]_i_2_n_5 ),
        .I3(Q[1]),
        .I4(grp_write_memory_Pipeline_Flush_fu_142_ap_start_reg_reg_1[1]),
        .O(\i_fu_52[15]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \i_fu_52[15]_i_5 
       (.I0(grp_write_memory_Pipeline_Flush_fu_142_ap_start_reg_reg_1[3]),
        .I1(\i_fu_52[3]_i_2_n_5 ),
        .O(\i_fu_52[15]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \i_fu_52[15]_i_6 
       (.I0(\i_fu_52[15]_i_13_n_5 ),
        .I1(\i_fu_52[15]_i_14_n_5 ),
        .I2(\i_fu_52[15]_i_15_n_5 ),
        .I3(\i_fu_52[15]_i_16_n_5 ),
        .I4(\i_fu_52[15]_i_17_n_5 ),
        .O(\i_fu_52[15]_i_6_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair588" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_52[15]_i_7 
       (.I0(Q[15]),
        .I1(ap_loop_init_int),
        .I2(grp_write_memory_Pipeline_Flush_fu_142_ap_start_reg),
        .O(\i_fu_52[15]_i_7_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair580" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \i_fu_52[15]_i_8 
       (.I0(\i_fu_52[14]_i_2_n_5 ),
        .I1(\i_fu_52[14]_i_3_n_5 ),
        .O(\i_fu_52[15]_i_8_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair589" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_52[15]_i_9 
       (.I0(Q[12]),
        .I1(ap_loop_init_int),
        .I2(grp_write_memory_Pipeline_Flush_fu_142_ap_start_reg),
        .O(\i_fu_52[15]_i_9_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair584" *) 
  LUT3 #(
    .INIT(8'h12)) 
    \i_fu_52[1]_i_1 
       (.I0(Q[1]),
        .I1(\i_fu_52[9]_i_2_n_5 ),
        .I2(Q[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair585" *) 
  LUT4 #(
    .INIT(16'h060A)) 
    \i_fu_52[2]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(\i_fu_52[9]_i_2_n_5 ),
        .I3(Q[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair582" *) 
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \i_fu_52[3]_i_1 
       (.I0(\i_fu_52[3]_i_2_n_5 ),
        .I1(Q[0]),
        .I2(\i_fu_52[9]_i_2_n_5 ),
        .I3(Q[1]),
        .I4(Q[2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair578" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_52[3]_i_2 
       (.I0(Q[3]),
        .I1(ap_loop_init_int),
        .I2(grp_write_memory_Pipeline_Flush_fu_142_ap_start_reg),
        .O(\i_fu_52[3]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair586" *) 
  LUT3 #(
    .INIT(8'h2D)) 
    \i_fu_52[4]_i_1 
       (.I0(Q[4]),
        .I1(\i_fu_52[9]_i_2_n_5 ),
        .I2(\i_fu_52[15]_i_12_n_5 ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair586" *) 
  LUT4 #(
    .INIT(16'h4B44)) 
    \i_fu_52[5]_i_1 
       (.I0(\i_fu_52[9]_i_2_n_5 ),
        .I1(Q[5]),
        .I2(\i_fu_52[15]_i_12_n_5 ),
        .I3(Q[4]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair581" *) 
  LUT5 #(
    .INIT(32'h0000A6AA)) 
    \i_fu_52[6]_i_1 
       (.I0(Q[6]),
        .I1(Q[4]),
        .I2(\i_fu_52[15]_i_12_n_5 ),
        .I3(Q[5]),
        .I4(\i_fu_52[9]_i_2_n_5 ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'h2212222222222222)) 
    \i_fu_52[7]_i_1 
       (.I0(Q[7]),
        .I1(\i_fu_52[9]_i_2_n_5 ),
        .I2(Q[5]),
        .I3(\i_fu_52[15]_i_12_n_5 ),
        .I4(Q[4]),
        .I5(Q[6]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair583" *) 
  LUT4 #(
    .INIT(16'hAA9A)) 
    \i_fu_52[8]_i_1 
       (.I0(\i_fu_52[11]_i_4_n_5 ),
        .I1(\i_fu_52[12]_i_2_n_5 ),
        .I2(Q[4]),
        .I3(\i_fu_52[15]_i_12_n_5 ),
        .O(D[8]));
  LUT6 #(
    .INIT(64'h44444B4444444444)) 
    \i_fu_52[9]_i_1 
       (.I0(\i_fu_52[9]_i_2_n_5 ),
        .I1(Q[9]),
        .I2(\i_fu_52[15]_i_12_n_5 ),
        .I3(Q[4]),
        .I4(\i_fu_52[12]_i_2_n_5 ),
        .I5(\i_fu_52[11]_i_4_n_5 ),
        .O(D[9]));
  LUT2 #(
    .INIT(4'h8)) 
    \i_fu_52[9]_i_2 
       (.I0(grp_write_memory_Pipeline_Flush_fu_142_ap_start_reg),
        .I1(ap_loop_init_int),
        .O(\i_fu_52[9]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    mem_reg_bram_0_i_71
       (.I0(fifo_data_out_empty_n),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(gmem_0_WREADY),
        .I3(ap_enable_reg_pp0_iter2),
        .O(dout_vld_reg));
endmodule

(* ORIG_REF_NAME = "vitis_design_dpa_trace_s2mm_0_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vitis_design_dpa_trace_s2mm_0_flow_control_loop_pipe_sequential_init_1
   (i_4_fu_90_p2,
    grp_write_memory_Pipeline_Burst_fu_133_ap_start_reg_reg,
    ap_rst_n_inv_reg,
    dout_vld_reg,
    i_fu_54,
    D,
    grp_write_memory_Pipeline_Burst_fu_133_ap_ready,
    \ap_CS_fsm_reg[4] ,
    ap_rst_n_inv,
    ap_clk,
    grp_write_memory_Pipeline_Burst_fu_133_ap_start_reg,
    \i_fu_54_reg[5] ,
    \i_fu_54_reg[5]_0 ,
    \i_fu_54_reg[3] ,
    \i_fu_54_reg[3]_0 ,
    \i_fu_54_reg[3]_1 ,
    \i_fu_54_reg[3]_2 ,
    ap_enable_reg_pp0_iter1,
    ap_loop_exit_ready_pp0_iter1_reg,
    Q,
    fifo_count_empty_n,
    fifo_data_out_empty_n,
    gmem_0_WREADY,
    ap_enable_reg_pp0_iter2);
  output [4:0]i_4_fu_90_p2;
  output grp_write_memory_Pipeline_Burst_fu_133_ap_start_reg_reg;
  output ap_rst_n_inv_reg;
  output dout_vld_reg;
  output i_fu_54;
  output [1:0]D;
  output grp_write_memory_Pipeline_Burst_fu_133_ap_ready;
  output \ap_CS_fsm_reg[4] ;
  input ap_rst_n_inv;
  input ap_clk;
  input grp_write_memory_Pipeline_Burst_fu_133_ap_start_reg;
  input \i_fu_54_reg[5] ;
  input \i_fu_54_reg[5]_0 ;
  input \i_fu_54_reg[3] ;
  input \i_fu_54_reg[3]_0 ;
  input \i_fu_54_reg[3]_1 ;
  input \i_fu_54_reg[3]_2 ;
  input ap_enable_reg_pp0_iter1;
  input ap_loop_exit_ready_pp0_iter1_reg;
  input [2:0]Q;
  input fifo_count_empty_n;
  input fifo_data_out_empty_n;
  input gmem_0_WREADY;
  input ap_enable_reg_pp0_iter2;

  wire [1:0]D;
  wire [2:0]Q;
  wire \ap_CS_fsm[6]_i_2_n_5 ;
  wire \ap_CS_fsm_reg[4] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__0_n_5;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__0_n_5;
  wire ap_rst_n_inv;
  wire ap_rst_n_inv_reg;
  wire dout_vld_reg;
  wire fifo_count_empty_n;
  wire fifo_data_out_empty_n;
  wire gmem_0_WREADY;
  wire grp_write_memory_Pipeline_Burst_fu_133_ap_ready;
  wire grp_write_memory_Pipeline_Burst_fu_133_ap_start_reg;
  wire grp_write_memory_Pipeline_Burst_fu_133_ap_start_reg_reg;
  wire [4:0]i_4_fu_90_p2;
  wire i_fu_54;
  wire \i_fu_54[5]_i_4_n_5 ;
  wire \i_fu_54[5]_i_5_n_5 ;
  wire \i_fu_54[5]_i_6_n_5 ;
  wire \i_fu_54_reg[3] ;
  wire \i_fu_54_reg[3]_0 ;
  wire \i_fu_54_reg[3]_1 ;
  wire \i_fu_54_reg[3]_2 ;
  wire \i_fu_54_reg[5] ;
  wire \i_fu_54_reg[5]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair575" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(Q[0]),
        .I1(\ap_CS_fsm[6]_i_2_n_5 ),
        .I2(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair575" *) 
  LUT4 #(
    .INIT(16'h88B8)) 
    \ap_CS_fsm[6]_i_1 
       (.I0(\ap_CS_fsm[6]_i_2_n_5 ),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(fifo_count_empty_n),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair571" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \ap_CS_fsm[6]_i_2 
       (.I0(dout_vld_reg),
        .I1(ap_loop_exit_ready_pp0_iter1_reg),
        .I2(grp_write_memory_Pipeline_Burst_fu_133_ap_start_reg),
        .I3(ap_done_cache),
        .O(\ap_CS_fsm[6]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'h7530)) 
    ap_done_cache_i_1__0
       (.I0(grp_write_memory_Pipeline_Burst_fu_133_ap_start_reg),
        .I1(dout_vld_reg),
        .I2(ap_loop_exit_ready_pp0_iter1_reg),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1__0_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__0_n_5),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h4444444455500000)) 
    ap_enable_reg_pp0_iter1_i_1__0
       (.I0(ap_rst_n_inv),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\i_fu_54[5]_i_5_n_5 ),
        .I3(\i_fu_54[5]_i_4_n_5 ),
        .I4(grp_write_memory_Pipeline_Burst_fu_133_ap_start_reg),
        .I5(dout_vld_reg),
        .O(ap_rst_n_inv_reg));
  (* SOFT_HLUTNM = "soft_lutpair574" *) 
  LUT3 #(
    .INIT(8'h02)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_2
       (.I0(grp_write_memory_Pipeline_Burst_fu_133_ap_start_reg),
        .I1(\i_fu_54[5]_i_4_n_5 ),
        .I2(\i_fu_54[5]_i_5_n_5 ),
        .O(grp_write_memory_Pipeline_Burst_fu_133_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair571" *) 
  LUT5 #(
    .INIT(32'hFFFFCACE)) 
    ap_loop_init_int_i_1__0
       (.I0(ap_loop_exit_ready_pp0_iter1_reg),
        .I1(ap_loop_init_int),
        .I2(dout_vld_reg),
        .I3(grp_write_memory_Pipeline_Burst_fu_133_ap_start_reg),
        .I4(ap_rst_n_inv),
        .O(ap_loop_init_int_i_1__0_n_5));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__0_n_5),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair572" *) 
  LUT5 #(
    .INIT(32'hFFAAFEAA)) 
    grp_write_memory_Pipeline_Burst_fu_133_ap_start_reg_i_1
       (.I0(Q[0]),
        .I1(\i_fu_54[5]_i_5_n_5 ),
        .I2(\i_fu_54[5]_i_4_n_5 ),
        .I3(grp_write_memory_Pipeline_Burst_fu_133_ap_start_reg),
        .I4(dout_vld_reg),
        .O(\ap_CS_fsm_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair573" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \i_fu_54[0]_i_1 
       (.I0(grp_write_memory_Pipeline_Burst_fu_133_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_54_reg[3]_0 ),
        .O(i_4_fu_90_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair574" *) 
  LUT4 #(
    .INIT(16'h0770)) 
    \i_fu_54[1]_i_1 
       (.I0(grp_write_memory_Pipeline_Burst_fu_133_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_54_reg[3]_2 ),
        .I3(\i_fu_54_reg[3]_0 ),
        .O(grp_write_memory_Pipeline_Burst_fu_133_ap_start_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair570" *) 
  LUT5 #(
    .INIT(32'h07707070)) 
    \i_fu_54[2]_i_1 
       (.I0(grp_write_memory_Pipeline_Burst_fu_133_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_54_reg[3]_1 ),
        .I3(\i_fu_54_reg[3]_0 ),
        .I4(\i_fu_54_reg[3]_2 ),
        .O(i_4_fu_90_p2[1]));
  LUT6 #(
    .INIT(64'h0777777770000000)) 
    \i_fu_54[3]_i_1 
       (.I0(grp_write_memory_Pipeline_Burst_fu_133_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_54_reg[3]_0 ),
        .I3(\i_fu_54_reg[3]_2 ),
        .I4(\i_fu_54_reg[3]_1 ),
        .I5(\i_fu_54_reg[3] ),
        .O(i_4_fu_90_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair573" *) 
  LUT4 #(
    .INIT(16'h8F70)) 
    \i_fu_54[4]_i_1 
       (.I0(grp_write_memory_Pipeline_Burst_fu_133_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_54_reg[5]_0 ),
        .I3(\i_fu_54[5]_i_6_n_5 ),
        .O(i_4_fu_90_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair572" *) 
  LUT4 #(
    .INIT(16'h4440)) 
    \i_fu_54[5]_i_1 
       (.I0(dout_vld_reg),
        .I1(grp_write_memory_Pipeline_Burst_fu_133_ap_start_reg),
        .I2(\i_fu_54[5]_i_4_n_5 ),
        .I3(\i_fu_54[5]_i_5_n_5 ),
        .O(i_fu_54));
  (* SOFT_HLUTNM = "soft_lutpair569" *) 
  LUT5 #(
    .INIT(32'h8F707070)) 
    \i_fu_54[5]_i_2 
       (.I0(grp_write_memory_Pipeline_Burst_fu_133_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_54_reg[5] ),
        .I3(\i_fu_54[5]_i_6_n_5 ),
        .I4(\i_fu_54_reg[5]_0 ),
        .O(i_4_fu_90_p2[4]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \i_fu_54[5]_i_3 
       (.I0(fifo_data_out_empty_n),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(gmem_0_WREADY),
        .I3(ap_enable_reg_pp0_iter2),
        .O(dout_vld_reg));
  (* SOFT_HLUTNM = "soft_lutpair569" *) 
  LUT5 #(
    .INIT(32'hFFFFFF8F)) 
    \i_fu_54[5]_i_4 
       (.I0(grp_write_memory_Pipeline_Burst_fu_133_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_54_reg[5] ),
        .I3(\i_fu_54_reg[5]_0 ),
        .I4(\i_fu_54_reg[3] ),
        .O(\i_fu_54[5]_i_4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair570" *) 
  LUT5 #(
    .INIT(32'hFFF7FFF0)) 
    \i_fu_54[5]_i_5 
       (.I0(grp_write_memory_Pipeline_Burst_fu_133_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_54_reg[3]_0 ),
        .I3(\i_fu_54_reg[3]_1 ),
        .I4(\i_fu_54_reg[3]_2 ),
        .O(\i_fu_54[5]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h7000000000000000)) 
    \i_fu_54[5]_i_6 
       (.I0(grp_write_memory_Pipeline_Burst_fu_133_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_54_reg[3] ),
        .I3(\i_fu_54_reg[3]_1 ),
        .I4(\i_fu_54_reg[3]_2 ),
        .I5(\i_fu_54_reg[3]_0 ),
        .O(\i_fu_54[5]_i_6_n_5 ));
endmodule

(* ORIG_REF_NAME = "vitis_design_dpa_trace_s2mm_0_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vitis_design_dpa_trace_s2mm_0_flow_control_loop_pipe_sequential_init_2
   (SR,
    burst_ctr_fu_7614_out,
    grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg_reg,
    ap_ready_int,
    ap_rst_n_inv,
    ap_clk,
    E,
    p_0_in,
    icmp_ln28_reg_298,
    \burst_ctr_fu_76_reg[0] ,
    \ap_CS_fsm_reg[3] ,
    ap_done_reg1,
    grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg,
    fifo_count_full_n,
    Q,
    ap_enable_reg_pp0_iter0_reg,
    \written_local_fu_80_reg[0] );
  output [0:0]SR;
  output burst_ctr_fu_7614_out;
  output [1:0]grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg_reg;
  output ap_ready_int;
  input ap_rst_n_inv;
  input ap_clk;
  input [0:0]E;
  input p_0_in;
  input icmp_ln28_reg_298;
  input \burst_ctr_fu_76_reg[0] ;
  input [2:0]\ap_CS_fsm_reg[3] ;
  input ap_done_reg1;
  input grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg;
  input fifo_count_full_n;
  input [1:0]Q;
  input ap_enable_reg_pp0_iter0_reg;
  input \written_local_fu_80_reg[0] ;

  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [2:0]\ap_CS_fsm_reg[3] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1_n_5;
  wire ap_done_reg1;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1_n_5;
  wire ap_ready_int;
  wire ap_rst_n_inv;
  wire burst_ctr_fu_7614_out;
  wire \burst_ctr_fu_76_reg[0] ;
  wire fifo_count_full_n;
  wire grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg;
  wire [1:0]grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg_reg;
  wire icmp_ln28_reg_298;
  wire p_0_in;
  wire \written_local_fu_80_reg[0] ;

  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT5 #(
    .INIT(32'hAEAAAEAE)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(\ap_CS_fsm_reg[3] [0]),
        .I1(\ap_CS_fsm_reg[3] [1]),
        .I2(ap_done_reg1),
        .I3(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg),
        .I4(ap_done_cache),
        .O(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg_reg[0]));
  LUT6 #(
    .INIT(64'hBA00FFFFBA00BA00)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(ap_done_reg1),
        .I1(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg),
        .I2(ap_done_cache),
        .I3(\ap_CS_fsm_reg[3] [1]),
        .I4(fifo_count_full_n),
        .I5(\ap_CS_fsm_reg[3] [2]),
        .O(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg_reg[1]));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[3]_i_3 
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .O(ap_ready_int));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT3 #(
    .INIT(8'hDC)) 
    ap_done_cache_i_1
       (.I0(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg),
        .I1(ap_done_reg1),
        .I2(ap_done_cache),
        .O(ap_done_cache_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1_n_5),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT5 #(
    .INIT(32'hFFFFFF70)) 
    ap_loop_init_int_i_1
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(ap_loop_init_int),
        .I3(ap_done_reg1),
        .I4(ap_rst_n_inv),
        .O(ap_loop_init_int_i_1_n_5));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1_n_5),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hEAAAAAAA)) 
    \burst_ctr_fu_76[63]_i_1 
       (.I0(burst_ctr_fu_7614_out),
        .I1(E),
        .I2(p_0_in),
        .I3(icmp_ln28_reg_298),
        .I4(\burst_ctr_fu_76_reg[0] ),
        .O(SR));
  LUT4 #(
    .INIT(16'h4000)) 
    \written_local_fu_80[0]_i_1 
       (.I0(\written_local_fu_80_reg[0] ),
        .I1(Q[0]),
        .I2(ap_loop_init_int),
        .I3(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg),
        .O(burst_ctr_fu_7614_out));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vitis_design_dpa_trace_s2mm_0_gmem_m_axi
   (gmem_0_AWREADY,
    gmem_0_WREADY,
    gmem_0_BVALID,
    s_ready_t_reg,
    pop,
    m_axi_gmem_AWVALID,
    \dout_reg[72] ,
    m_axi_gmem_WVALID,
    D,
    \data_p1_reg[69] ,
    ap_clk,
    ap_rst_n_inv,
    mOutPtr18_out,
    Q,
    push,
    push_0,
    m_axi_gmem_AWREADY,
    m_axi_gmem_WREADY,
    m_axi_gmem_BVALID,
    in,
    din);
  output gmem_0_AWREADY;
  output gmem_0_WREADY;
  output gmem_0_BVALID;
  output s_ready_t_reg;
  output pop;
  output m_axi_gmem_AWVALID;
  output [72:0]\dout_reg[72] ;
  output m_axi_gmem_WVALID;
  output [0:0]D;
  output [66:0]\data_p1_reg[69] ;
  input ap_clk;
  input ap_rst_n_inv;
  input mOutPtr18_out;
  input [2:0]Q;
  input push;
  input push_0;
  input m_axi_gmem_AWREADY;
  input m_axi_gmem_WREADY;
  input m_axi_gmem_BVALID;
  input [66:0]in;
  input [63:0]din;

  wire [63:3]AWADDR_Dummy;
  wire [14:3]AWLEN_Dummy;
  wire AWREADY_Dummy;
  wire AWVALID_Dummy;
  wire [0:0]D;
  wire [2:0]Q;
  wire [63:0]WDATA_Dummy;
  wire WVALID_Dummy;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire bus_write_n_10;
  wire bus_write_n_8;
  wire bus_write_n_88;
  wire bus_write_n_89;
  wire data_buf;
  wire [66:0]\data_p1_reg[69] ;
  wire [63:0]din;
  wire [72:0]\dout_reg[72] ;
  wire gmem_0_AWREADY;
  wire gmem_0_BVALID;
  wire gmem_0_WREADY;
  wire [66:0]in;
  wire last_resp;
  wire mOutPtr18_out;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_BVALID;
  wire m_axi_gmem_WREADY;
  wire m_axi_gmem_WVALID;
  wire pop;
  wire push;
  wire push_0;
  wire resp_valid;
  wire s_ready_t_reg;
  wire store_unit_0_n_85;
  wire [7:0]strb_buf;
  wire ursp_ready;
  wire wrsp_type;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vitis_design_dpa_trace_s2mm_0_gmem_m_axi_write bus_write
       (.AWREADY_Dummy(AWREADY_Dummy),
        .AWVALID_Dummy(AWVALID_Dummy),
        .D({AWLEN_Dummy[14],AWLEN_Dummy[8:3],AWADDR_Dummy}),
        .E(bus_write_n_10),
        .ENARDEN(bus_write_n_89),
        .Q(resp_valid),
        .REGCEB(data_buf),
        .RSTREGARSTREG(bus_write_n_8),
        .WVALID_Dummy(WVALID_Dummy),
        .WVALID_Dummy_reg_0(bus_write_n_88),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\data_p1_reg[69] (\data_p1_reg[69] ),
        .\dout_reg[72] (\dout_reg[72] ),
        .empty_n_reg(pop),
        .in({strb_buf,WDATA_Dummy}),
        .last_resp(last_resp),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WVALID(m_axi_gmem_WVALID),
        .push_0(push_0),
        .\raddr_reg[0] (store_unit_0_n_85),
        .s_ready_t_reg(s_ready_t_reg),
        .ursp_ready(ursp_ready),
        .wrsp_type(wrsp_type));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vitis_design_dpa_trace_s2mm_0_gmem_m_axi_store store_unit_0
       (.AWREADY_Dummy(AWREADY_Dummy),
        .AWVALID_Dummy(AWVALID_Dummy),
        .D(D),
        .E(bus_write_n_10),
        .ENARDEN(bus_write_n_89),
        .Q(Q),
        .REGCEB(data_buf),
        .RSTREGARSTREG(bus_write_n_8),
        .WVALID_Dummy(WVALID_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .din(din),
        .\dout_reg[0] (resp_valid),
        .\dout_reg[69] (in),
        .dout_vld_reg(bus_write_n_88),
        .empty_n_reg(store_unit_0_n_85),
        .gmem_0_AWREADY(gmem_0_AWREADY),
        .gmem_0_BVALID(gmem_0_BVALID),
        .gmem_0_WREADY(gmem_0_WREADY),
        .in({strb_buf,WDATA_Dummy}),
        .last_resp(last_resp),
        .mOutPtr18_out(mOutPtr18_out),
        .push(push),
        .push_0(push_0),
        .\raddr_reg[0] (pop),
        .\tmp_len_reg[14]_0 ({AWLEN_Dummy[14],AWLEN_Dummy[8:3],AWADDR_Dummy}),
        .ursp_ready(ursp_ready),
        .wrsp_type(wrsp_type));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vitis_design_dpa_trace_s2mm_0_gmem_m_axi_burst_converter
   (in,
    push,
    s_ready_t_reg,
    AWVALID_Dummy_0,
    D,
    E,
    ost_ctrl_info,
    ap_rst_n_inv,
    ap_clk,
    AWVALID_Dummy,
    ost_ctrl_ready,
    AWREADY_Dummy_1,
    pop,
    \data_p2_reg[78] );
  output [66:0]in;
  output push;
  output s_ready_t_reg;
  output AWVALID_Dummy_0;
  output [5:0]D;
  output [0:0]E;
  output ost_ctrl_info;
  input ap_rst_n_inv;
  input ap_clk;
  input AWVALID_Dummy;
  input ost_ctrl_ready;
  input AWREADY_Dummy_1;
  input pop;
  input [67:0]\data_p2_reg[78] ;

  wire AWREADY_Dummy_1;
  wire AWVALID_Dummy;
  wire AWVALID_Dummy_0;
  wire [5:0]D;
  wire [0:0]E;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [8:0]beat_len;
  wire \could_multi_bursts.addr_buf_reg[10]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[10]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[10]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[10]_i_1_n_8 ;
  wire \could_multi_bursts.addr_buf_reg[11]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[11]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[11]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[11]_i_1_n_8 ;
  wire \could_multi_bursts.addr_buf_reg[12]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[12]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[12]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[12]_i_1_n_8 ;
  wire \could_multi_bursts.addr_buf_reg[13]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[13]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[13]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[13]_i_1_n_8 ;
  wire \could_multi_bursts.addr_buf_reg[13]_i_2_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[13]_i_2_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[13]_i_2_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[13]_i_2_n_8 ;
  wire \could_multi_bursts.addr_buf_reg[14]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[14]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[14]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[14]_i_1_n_8 ;
  wire \could_multi_bursts.addr_buf_reg[15]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[15]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[15]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[15]_i_1_n_8 ;
  wire \could_multi_bursts.addr_buf_reg[16]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[16]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[16]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[16]_i_1_n_8 ;
  wire \could_multi_bursts.addr_buf_reg[17]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[17]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[17]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[17]_i_1_n_8 ;
  wire \could_multi_bursts.addr_buf_reg[18]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[18]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[18]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[18]_i_1_n_8 ;
  wire \could_multi_bursts.addr_buf_reg[19]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[19]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[19]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[19]_i_1_n_8 ;
  wire \could_multi_bursts.addr_buf_reg[20]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[20]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[20]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[20]_i_1_n_8 ;
  wire \could_multi_bursts.addr_buf_reg[21]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[21]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[21]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[21]_i_1_n_8 ;
  wire \could_multi_bursts.addr_buf_reg[21]_i_2_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[21]_i_2_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[21]_i_2_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[21]_i_2_n_8 ;
  wire \could_multi_bursts.addr_buf_reg[22]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[22]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[22]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[22]_i_1_n_8 ;
  wire \could_multi_bursts.addr_buf_reg[23]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[23]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[23]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[23]_i_1_n_8 ;
  wire \could_multi_bursts.addr_buf_reg[24]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[24]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[24]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[24]_i_1_n_8 ;
  wire \could_multi_bursts.addr_buf_reg[25]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[25]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[25]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[25]_i_1_n_8 ;
  wire \could_multi_bursts.addr_buf_reg[26]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[26]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[26]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[26]_i_1_n_8 ;
  wire \could_multi_bursts.addr_buf_reg[27]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[27]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[27]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[27]_i_1_n_8 ;
  wire \could_multi_bursts.addr_buf_reg[28]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[28]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[28]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[28]_i_1_n_8 ;
  wire \could_multi_bursts.addr_buf_reg[29]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[29]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[29]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[29]_i_1_n_8 ;
  wire \could_multi_bursts.addr_buf_reg[29]_i_2_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[29]_i_2_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[29]_i_2_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[29]_i_2_n_8 ;
  wire \could_multi_bursts.addr_buf_reg[30]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[30]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[30]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[30]_i_1_n_8 ;
  wire \could_multi_bursts.addr_buf_reg[31]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[31]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[31]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[31]_i_1_n_8 ;
  wire \could_multi_bursts.addr_buf_reg[32]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[32]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[32]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[32]_i_1_n_8 ;
  wire \could_multi_bursts.addr_buf_reg[33]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[33]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[33]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[33]_i_1_n_8 ;
  wire \could_multi_bursts.addr_buf_reg[34]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[34]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[34]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[34]_i_1_n_8 ;
  wire \could_multi_bursts.addr_buf_reg[35]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[35]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[35]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[35]_i_1_n_8 ;
  wire \could_multi_bursts.addr_buf_reg[36]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[36]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[36]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[36]_i_1_n_8 ;
  wire \could_multi_bursts.addr_buf_reg[37]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[37]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[37]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[37]_i_1_n_8 ;
  wire \could_multi_bursts.addr_buf_reg[37]_i_2_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[37]_i_2_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[37]_i_2_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[37]_i_2_n_8 ;
  wire \could_multi_bursts.addr_buf_reg[38]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[38]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[38]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[38]_i_1_n_8 ;
  wire \could_multi_bursts.addr_buf_reg[39]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[39]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[39]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[39]_i_1_n_8 ;
  wire \could_multi_bursts.addr_buf_reg[3]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[3]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[3]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[3]_i_1_n_8 ;
  wire \could_multi_bursts.addr_buf_reg[40]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[40]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[40]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[40]_i_1_n_8 ;
  wire \could_multi_bursts.addr_buf_reg[41]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[41]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[41]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[41]_i_1_n_8 ;
  wire \could_multi_bursts.addr_buf_reg[42]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[42]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[42]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[42]_i_1_n_8 ;
  wire \could_multi_bursts.addr_buf_reg[43]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[43]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[43]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[43]_i_1_n_8 ;
  wire \could_multi_bursts.addr_buf_reg[44]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[44]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[44]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[44]_i_1_n_8 ;
  wire \could_multi_bursts.addr_buf_reg[45]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[45]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[45]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[45]_i_1_n_8 ;
  wire \could_multi_bursts.addr_buf_reg[45]_i_2_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[45]_i_2_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[45]_i_2_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[45]_i_2_n_8 ;
  wire \could_multi_bursts.addr_buf_reg[46]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[46]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[46]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[46]_i_1_n_8 ;
  wire \could_multi_bursts.addr_buf_reg[47]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[47]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[47]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[47]_i_1_n_8 ;
  wire \could_multi_bursts.addr_buf_reg[48]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[48]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[48]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[48]_i_1_n_8 ;
  wire \could_multi_bursts.addr_buf_reg[49]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[49]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[49]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[49]_i_1_n_8 ;
  wire \could_multi_bursts.addr_buf_reg[4]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[4]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[4]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[4]_i_1_n_8 ;
  wire \could_multi_bursts.addr_buf_reg[50]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[50]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[50]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[50]_i_1_n_8 ;
  wire \could_multi_bursts.addr_buf_reg[51]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[51]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[51]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[51]_i_1_n_8 ;
  wire \could_multi_bursts.addr_buf_reg[52]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[52]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[52]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[52]_i_1_n_8 ;
  wire \could_multi_bursts.addr_buf_reg[53]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[53]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[53]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[53]_i_1_n_8 ;
  wire \could_multi_bursts.addr_buf_reg[53]_i_2_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[53]_i_2_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[53]_i_2_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[53]_i_2_n_8 ;
  wire \could_multi_bursts.addr_buf_reg[54]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[54]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[54]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[54]_i_1_n_8 ;
  wire \could_multi_bursts.addr_buf_reg[55]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[55]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[55]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[55]_i_1_n_8 ;
  wire \could_multi_bursts.addr_buf_reg[56]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[56]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[56]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[56]_i_1_n_8 ;
  wire \could_multi_bursts.addr_buf_reg[57]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[57]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[57]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[57]_i_1_n_8 ;
  wire \could_multi_bursts.addr_buf_reg[58]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[58]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[58]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[58]_i_1_n_8 ;
  wire \could_multi_bursts.addr_buf_reg[59]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[59]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[59]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[59]_i_1_n_8 ;
  wire \could_multi_bursts.addr_buf_reg[5]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[5]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[5]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[5]_i_1_n_8 ;
  wire \could_multi_bursts.addr_buf_reg[5]_i_2_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[5]_i_2_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[5]_i_2_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[5]_i_2_n_8 ;
  wire \could_multi_bursts.addr_buf_reg[60]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[60]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[60]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[60]_i_1_n_8 ;
  wire \could_multi_bursts.addr_buf_reg[61]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[61]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[61]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[61]_i_1_n_8 ;
  wire \could_multi_bursts.addr_buf_reg[61]_i_2_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[61]_i_2_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[61]_i_2_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[62]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[62]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[62]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[62]_i_1_n_8 ;
  wire \could_multi_bursts.addr_buf_reg[63]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[63]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[63]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[63]_i_1_n_8 ;
  wire \could_multi_bursts.addr_buf_reg[6]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[6]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[6]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[6]_i_1_n_8 ;
  wire \could_multi_bursts.addr_buf_reg[7]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[7]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[7]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[7]_i_1_n_8 ;
  wire \could_multi_bursts.addr_buf_reg[8]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[8]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[8]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[8]_i_1_n_8 ;
  wire \could_multi_bursts.addr_buf_reg[9]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[9]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[9]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[9]_i_1_n_8 ;
  wire [9:3]\could_multi_bursts.addr_step ;
  wire [6:0]\could_multi_bursts.addr_step1 ;
  wire \could_multi_bursts.addr_step[5]_i_1_n_5 ;
  wire \could_multi_bursts.addr_step[6]_i_1_n_5 ;
  wire \could_multi_bursts.addr_step[7]_i_1_n_5 ;
  wire \could_multi_bursts.addr_step[9]_i_2_n_5 ;
  wire \could_multi_bursts.burst_valid_i_1_n_5 ;
  wire \could_multi_bursts.first_loop ;
  wire \could_multi_bursts.last_loop ;
  wire \could_multi_bursts.last_loop_i_1_n_5 ;
  wire \could_multi_bursts.last_loop_i_2_n_5 ;
  wire \could_multi_bursts.last_loop_i_3_n_5 ;
  wire \could_multi_bursts.last_loop_i_3_n_6 ;
  wire \could_multi_bursts.last_loop_i_4_n_5 ;
  wire \could_multi_bursts.last_loop_i_4_n_6 ;
  wire \could_multi_bursts.last_loop_i_5_n_5 ;
  wire \could_multi_bursts.last_loop_i_5_n_6 ;
  wire \could_multi_bursts.last_loop_reg_n_5 ;
  wire \could_multi_bursts.loop_cnt[0]_i_1_n_5 ;
  wire \could_multi_bursts.loop_cnt[1]_i_1_n_5 ;
  wire \could_multi_bursts.loop_cnt[2]_i_2_n_5 ;
  wire \could_multi_bursts.loop_cnt[2]_i_3_n_5 ;
  wire \could_multi_bursts.loop_cnt_reg_n_5_[0] ;
  wire \could_multi_bursts.loop_cnt_reg_n_5_[1] ;
  wire \could_multi_bursts.loop_cnt_reg_n_5_[2] ;
  wire \could_multi_bursts.sect_handling_i_1_n_5 ;
  wire \could_multi_bursts.sect_handling_reg_n_5 ;
  wire [67:0]\data_p2_reg[78] ;
  wire [8:0]end_from_4k;
  wire [11:3]end_from_4k1;
  wire first_sect;
  wire first_sect_reg_n_5;
  wire [66:0]in;
  wire last_sect_buf;
  wire last_sect_i_10_n_5;
  wire last_sect_i_11_n_5;
  wire last_sect_i_12_n_5;
  wire last_sect_i_13_n_5;
  wire last_sect_i_2_n_5;
  wire last_sect_i_3_n_5;
  wire last_sect_i_4_n_5;
  wire last_sect_i_5_n_5;
  wire last_sect_i_6_n_5;
  wire last_sect_i_7_n_5;
  wire last_sect_i_8_n_5;
  wire last_sect_i_9_n_5;
  wire last_sect_reg_n_5;
  wire last_sect_tmp;
  wire next_req;
  wire ost_ctrl_info;
  wire ost_ctrl_ready;
  wire p_15_in;
  wire [14:3]p_1_in;
  wire pop;
  wire push;
  wire req_handling_reg_n_5;
  wire rs_req_n_100;
  wire rs_req_n_101;
  wire rs_req_n_102;
  wire rs_req_n_103;
  wire rs_req_n_104;
  wire rs_req_n_105;
  wire rs_req_n_106;
  wire rs_req_n_107;
  wire rs_req_n_108;
  wire rs_req_n_109;
  wire rs_req_n_11;
  wire rs_req_n_110;
  wire rs_req_n_111;
  wire rs_req_n_112;
  wire rs_req_n_113;
  wire rs_req_n_114;
  wire rs_req_n_115;
  wire rs_req_n_116;
  wire rs_req_n_117;
  wire rs_req_n_118;
  wire rs_req_n_119;
  wire rs_req_n_12;
  wire rs_req_n_120;
  wire rs_req_n_121;
  wire rs_req_n_122;
  wire rs_req_n_123;
  wire rs_req_n_124;
  wire rs_req_n_125;
  wire rs_req_n_126;
  wire rs_req_n_127;
  wire rs_req_n_128;
  wire rs_req_n_129;
  wire rs_req_n_13;
  wire rs_req_n_130;
  wire rs_req_n_131;
  wire rs_req_n_132;
  wire rs_req_n_14;
  wire rs_req_n_15;
  wire rs_req_n_16;
  wire rs_req_n_17;
  wire rs_req_n_18;
  wire rs_req_n_19;
  wire rs_req_n_20;
  wire rs_req_n_21;
  wire rs_req_n_22;
  wire rs_req_n_23;
  wire rs_req_n_24;
  wire rs_req_n_25;
  wire rs_req_n_26;
  wire rs_req_n_27;
  wire rs_req_n_28;
  wire rs_req_n_29;
  wire rs_req_n_30;
  wire rs_req_n_31;
  wire rs_req_n_32;
  wire rs_req_n_33;
  wire rs_req_n_34;
  wire rs_req_n_35;
  wire rs_req_n_36;
  wire rs_req_n_37;
  wire rs_req_n_38;
  wire rs_req_n_39;
  wire rs_req_n_40;
  wire rs_req_n_41;
  wire rs_req_n_42;
  wire rs_req_n_43;
  wire rs_req_n_44;
  wire rs_req_n_45;
  wire rs_req_n_46;
  wire rs_req_n_47;
  wire rs_req_n_48;
  wire rs_req_n_49;
  wire rs_req_n_50;
  wire rs_req_n_51;
  wire rs_req_n_52;
  wire rs_req_n_53;
  wire rs_req_n_54;
  wire rs_req_n_55;
  wire rs_req_n_56;
  wire rs_req_n_57;
  wire rs_req_n_58;
  wire rs_req_n_59;
  wire rs_req_n_6;
  wire rs_req_n_60;
  wire rs_req_n_61;
  wire rs_req_n_62;
  wire rs_req_n_7;
  wire rs_req_n_70;
  wire rs_req_n_71;
  wire rs_req_n_72;
  wire rs_req_n_73;
  wire rs_req_n_74;
  wire rs_req_n_75;
  wire rs_req_n_76;
  wire rs_req_n_77;
  wire rs_req_n_78;
  wire rs_req_n_79;
  wire rs_req_n_80;
  wire rs_req_n_81;
  wire rs_req_n_82;
  wire rs_req_n_83;
  wire rs_req_n_84;
  wire rs_req_n_85;
  wire rs_req_n_86;
  wire rs_req_n_87;
  wire rs_req_n_88;
  wire rs_req_n_89;
  wire rs_req_n_90;
  wire rs_req_n_91;
  wire rs_req_n_92;
  wire rs_req_n_93;
  wire rs_req_n_94;
  wire rs_req_n_95;
  wire rs_req_n_96;
  wire rs_req_n_97;
  wire rs_req_n_98;
  wire rs_req_n_99;
  wire s_ready_t_reg;
  wire [63:3]sect_addr;
  wire [63:3]sect_addr_buf;
  wire \sect_addr_buf[11]_i_1_n_5 ;
  wire [51:0]sect_cnt;
  wire [51:1]sect_cnt0;
  wire \sect_cnt_reg[10]_i_2_n_5 ;
  wire \sect_cnt_reg[10]_i_2_n_7 ;
  wire \sect_cnt_reg[10]_i_2_n_8 ;
  wire \sect_cnt_reg[11]_i_2_n_5 ;
  wire \sect_cnt_reg[11]_i_2_n_7 ;
  wire \sect_cnt_reg[11]_i_2_n_8 ;
  wire \sect_cnt_reg[12]_i_2_n_5 ;
  wire \sect_cnt_reg[12]_i_2_n_7 ;
  wire \sect_cnt_reg[12]_i_2_n_8 ;
  wire \sect_cnt_reg[13]_i_2_n_5 ;
  wire \sect_cnt_reg[13]_i_2_n_7 ;
  wire \sect_cnt_reg[13]_i_2_n_8 ;
  wire \sect_cnt_reg[14]_i_2_n_5 ;
  wire \sect_cnt_reg[14]_i_2_n_7 ;
  wire \sect_cnt_reg[14]_i_2_n_8 ;
  wire \sect_cnt_reg[15]_i_2_n_5 ;
  wire \sect_cnt_reg[15]_i_2_n_7 ;
  wire \sect_cnt_reg[15]_i_2_n_8 ;
  wire \sect_cnt_reg[16]_i_2_n_5 ;
  wire \sect_cnt_reg[16]_i_2_n_7 ;
  wire \sect_cnt_reg[16]_i_2_n_8 ;
  wire \sect_cnt_reg[17]_i_2_n_5 ;
  wire \sect_cnt_reg[17]_i_2_n_7 ;
  wire \sect_cnt_reg[17]_i_2_n_8 ;
  wire \sect_cnt_reg[17]_i_3_n_5 ;
  wire \sect_cnt_reg[17]_i_3_n_6 ;
  wire \sect_cnt_reg[17]_i_3_n_7 ;
  wire \sect_cnt_reg[17]_i_3_n_8 ;
  wire \sect_cnt_reg[18]_i_2_n_5 ;
  wire \sect_cnt_reg[18]_i_2_n_7 ;
  wire \sect_cnt_reg[18]_i_2_n_8 ;
  wire \sect_cnt_reg[19]_i_2_n_5 ;
  wire \sect_cnt_reg[19]_i_2_n_7 ;
  wire \sect_cnt_reg[19]_i_2_n_8 ;
  wire \sect_cnt_reg[1]_i_2_n_5 ;
  wire \sect_cnt_reg[1]_i_2_n_7 ;
  wire \sect_cnt_reg[1]_i_2_n_8 ;
  wire \sect_cnt_reg[20]_i_2_n_5 ;
  wire \sect_cnt_reg[20]_i_2_n_7 ;
  wire \sect_cnt_reg[20]_i_2_n_8 ;
  wire \sect_cnt_reg[21]_i_2_n_5 ;
  wire \sect_cnt_reg[21]_i_2_n_7 ;
  wire \sect_cnt_reg[21]_i_2_n_8 ;
  wire \sect_cnt_reg[22]_i_2_n_5 ;
  wire \sect_cnt_reg[22]_i_2_n_7 ;
  wire \sect_cnt_reg[22]_i_2_n_8 ;
  wire \sect_cnt_reg[23]_i_2_n_5 ;
  wire \sect_cnt_reg[23]_i_2_n_7 ;
  wire \sect_cnt_reg[23]_i_2_n_8 ;
  wire \sect_cnt_reg[24]_i_2_n_5 ;
  wire \sect_cnt_reg[24]_i_2_n_7 ;
  wire \sect_cnt_reg[24]_i_2_n_8 ;
  wire \sect_cnt_reg[25]_i_2_n_5 ;
  wire \sect_cnt_reg[25]_i_2_n_7 ;
  wire \sect_cnt_reg[25]_i_2_n_8 ;
  wire \sect_cnt_reg[25]_i_3_n_5 ;
  wire \sect_cnt_reg[25]_i_3_n_6 ;
  wire \sect_cnt_reg[25]_i_3_n_7 ;
  wire \sect_cnt_reg[25]_i_3_n_8 ;
  wire \sect_cnt_reg[26]_i_2_n_5 ;
  wire \sect_cnt_reg[26]_i_2_n_7 ;
  wire \sect_cnt_reg[26]_i_2_n_8 ;
  wire \sect_cnt_reg[27]_i_2_n_5 ;
  wire \sect_cnt_reg[27]_i_2_n_7 ;
  wire \sect_cnt_reg[27]_i_2_n_8 ;
  wire \sect_cnt_reg[28]_i_2_n_5 ;
  wire \sect_cnt_reg[28]_i_2_n_7 ;
  wire \sect_cnt_reg[28]_i_2_n_8 ;
  wire \sect_cnt_reg[29]_i_2_n_5 ;
  wire \sect_cnt_reg[29]_i_2_n_7 ;
  wire \sect_cnt_reg[29]_i_2_n_8 ;
  wire \sect_cnt_reg[2]_i_2_n_5 ;
  wire \sect_cnt_reg[2]_i_2_n_7 ;
  wire \sect_cnt_reg[2]_i_2_n_8 ;
  wire \sect_cnt_reg[30]_i_2_n_5 ;
  wire \sect_cnt_reg[30]_i_2_n_7 ;
  wire \sect_cnt_reg[30]_i_2_n_8 ;
  wire \sect_cnt_reg[31]_i_2_n_5 ;
  wire \sect_cnt_reg[31]_i_2_n_7 ;
  wire \sect_cnt_reg[31]_i_2_n_8 ;
  wire \sect_cnt_reg[32]_i_2_n_5 ;
  wire \sect_cnt_reg[32]_i_2_n_7 ;
  wire \sect_cnt_reg[32]_i_2_n_8 ;
  wire \sect_cnt_reg[33]_i_2_n_5 ;
  wire \sect_cnt_reg[33]_i_2_n_7 ;
  wire \sect_cnt_reg[33]_i_2_n_8 ;
  wire \sect_cnt_reg[33]_i_3_n_5 ;
  wire \sect_cnt_reg[33]_i_3_n_6 ;
  wire \sect_cnt_reg[33]_i_3_n_7 ;
  wire \sect_cnt_reg[33]_i_3_n_8 ;
  wire \sect_cnt_reg[34]_i_2_n_5 ;
  wire \sect_cnt_reg[34]_i_2_n_7 ;
  wire \sect_cnt_reg[34]_i_2_n_8 ;
  wire \sect_cnt_reg[35]_i_2_n_5 ;
  wire \sect_cnt_reg[35]_i_2_n_7 ;
  wire \sect_cnt_reg[35]_i_2_n_8 ;
  wire \sect_cnt_reg[36]_i_2_n_5 ;
  wire \sect_cnt_reg[36]_i_2_n_7 ;
  wire \sect_cnt_reg[36]_i_2_n_8 ;
  wire \sect_cnt_reg[37]_i_2_n_5 ;
  wire \sect_cnt_reg[37]_i_2_n_7 ;
  wire \sect_cnt_reg[37]_i_2_n_8 ;
  wire \sect_cnt_reg[38]_i_2_n_5 ;
  wire \sect_cnt_reg[38]_i_2_n_7 ;
  wire \sect_cnt_reg[38]_i_2_n_8 ;
  wire \sect_cnt_reg[39]_i_2_n_5 ;
  wire \sect_cnt_reg[39]_i_2_n_7 ;
  wire \sect_cnt_reg[39]_i_2_n_8 ;
  wire \sect_cnt_reg[3]_i_2_n_5 ;
  wire \sect_cnt_reg[3]_i_2_n_7 ;
  wire \sect_cnt_reg[3]_i_2_n_8 ;
  wire \sect_cnt_reg[40]_i_2_n_5 ;
  wire \sect_cnt_reg[40]_i_2_n_7 ;
  wire \sect_cnt_reg[40]_i_2_n_8 ;
  wire \sect_cnt_reg[41]_i_2_n_5 ;
  wire \sect_cnt_reg[41]_i_2_n_7 ;
  wire \sect_cnt_reg[41]_i_2_n_8 ;
  wire \sect_cnt_reg[41]_i_3_n_5 ;
  wire \sect_cnt_reg[41]_i_3_n_6 ;
  wire \sect_cnt_reg[41]_i_3_n_7 ;
  wire \sect_cnt_reg[41]_i_3_n_8 ;
  wire \sect_cnt_reg[42]_i_2_n_5 ;
  wire \sect_cnt_reg[42]_i_2_n_7 ;
  wire \sect_cnt_reg[42]_i_2_n_8 ;
  wire \sect_cnt_reg[43]_i_2_n_5 ;
  wire \sect_cnt_reg[43]_i_2_n_7 ;
  wire \sect_cnt_reg[43]_i_2_n_8 ;
  wire \sect_cnt_reg[44]_i_2_n_5 ;
  wire \sect_cnt_reg[44]_i_2_n_7 ;
  wire \sect_cnt_reg[44]_i_2_n_8 ;
  wire \sect_cnt_reg[45]_i_2_n_5 ;
  wire \sect_cnt_reg[45]_i_2_n_7 ;
  wire \sect_cnt_reg[45]_i_2_n_8 ;
  wire \sect_cnt_reg[46]_i_2_n_5 ;
  wire \sect_cnt_reg[46]_i_2_n_7 ;
  wire \sect_cnt_reg[46]_i_2_n_8 ;
  wire \sect_cnt_reg[47]_i_2_n_5 ;
  wire \sect_cnt_reg[47]_i_2_n_7 ;
  wire \sect_cnt_reg[47]_i_2_n_8 ;
  wire \sect_cnt_reg[48]_i_2_n_5 ;
  wire \sect_cnt_reg[48]_i_2_n_7 ;
  wire \sect_cnt_reg[48]_i_2_n_8 ;
  wire \sect_cnt_reg[49]_i_2_n_5 ;
  wire \sect_cnt_reg[49]_i_2_n_7 ;
  wire \sect_cnt_reg[49]_i_2_n_8 ;
  wire \sect_cnt_reg[49]_i_3_n_5 ;
  wire \sect_cnt_reg[49]_i_3_n_6 ;
  wire \sect_cnt_reg[49]_i_3_n_7 ;
  wire \sect_cnt_reg[49]_i_3_n_8 ;
  wire \sect_cnt_reg[4]_i_2_n_5 ;
  wire \sect_cnt_reg[4]_i_2_n_7 ;
  wire \sect_cnt_reg[4]_i_2_n_8 ;
  wire \sect_cnt_reg[50]_i_2_n_5 ;
  wire \sect_cnt_reg[50]_i_2_n_7 ;
  wire \sect_cnt_reg[50]_i_2_n_8 ;
  wire \sect_cnt_reg[51]_i_3_n_5 ;
  wire \sect_cnt_reg[51]_i_3_n_7 ;
  wire \sect_cnt_reg[51]_i_3_n_8 ;
  wire \sect_cnt_reg[51]_i_4_n_5 ;
  wire \sect_cnt_reg[51]_i_4_n_6 ;
  wire \sect_cnt_reg[5]_i_2_n_5 ;
  wire \sect_cnt_reg[5]_i_2_n_7 ;
  wire \sect_cnt_reg[5]_i_2_n_8 ;
  wire \sect_cnt_reg[6]_i_2_n_5 ;
  wire \sect_cnt_reg[6]_i_2_n_7 ;
  wire \sect_cnt_reg[6]_i_2_n_8 ;
  wire \sect_cnt_reg[7]_i_2_n_5 ;
  wire \sect_cnt_reg[7]_i_2_n_7 ;
  wire \sect_cnt_reg[7]_i_2_n_8 ;
  wire \sect_cnt_reg[8]_i_2_n_5 ;
  wire \sect_cnt_reg[8]_i_2_n_7 ;
  wire \sect_cnt_reg[8]_i_2_n_8 ;
  wire \sect_cnt_reg[9]_i_2_n_5 ;
  wire \sect_cnt_reg[9]_i_2_n_7 ;
  wire \sect_cnt_reg[9]_i_2_n_8 ;
  wire \sect_cnt_reg[9]_i_3_n_5 ;
  wire \sect_cnt_reg[9]_i_3_n_6 ;
  wire \sect_cnt_reg[9]_i_3_n_7 ;
  wire \sect_cnt_reg[9]_i_3_n_8 ;
  wire \sect_len_buf[0]_i_1_n_5 ;
  wire \sect_len_buf[1]_i_1_n_5 ;
  wire \sect_len_buf[2]_i_1_n_5 ;
  wire \sect_len_buf[3]_i_1_n_5 ;
  wire \sect_len_buf[4]_i_1_n_5 ;
  wire \sect_len_buf[5]_i_2_n_5 ;
  wire \sect_len_buf_reg_n_5_[0] ;
  wire \sect_len_buf_reg_n_5_[1] ;
  wire \sect_len_buf_reg_n_5_[2] ;
  wire \sect_len_buf_reg_n_5_[3] ;
  wire \sect_len_buf_reg_n_5_[4] ;
  wire \sect_len_buf_reg_n_5_[5] ;
  wire [19:0]sect_total;
  wire [31:12]sect_total1;
  wire [19:0]sect_total_buf_reg;
  wire \sect_total_buf_reg[0]_i_1_n_5 ;
  wire \sect_total_buf_reg[0]_i_1_n_6 ;
  wire \sect_total_buf_reg[0]_i_1_n_7 ;
  wire \sect_total_buf_reg[0]_i_1_n_8 ;
  wire \sect_total_buf_reg[10]_i_1_n_5 ;
  wire \sect_total_buf_reg[10]_i_1_n_6 ;
  wire \sect_total_buf_reg[10]_i_1_n_7 ;
  wire \sect_total_buf_reg[10]_i_1_n_8 ;
  wire \sect_total_buf_reg[10]_i_2_n_5 ;
  wire \sect_total_buf_reg[10]_i_2_n_6 ;
  wire \sect_total_buf_reg[10]_i_2_n_7 ;
  wire \sect_total_buf_reg[10]_i_2_n_8 ;
  wire \sect_total_buf_reg[11]_i_1_n_5 ;
  wire \sect_total_buf_reg[11]_i_1_n_6 ;
  wire \sect_total_buf_reg[11]_i_1_n_7 ;
  wire \sect_total_buf_reg[11]_i_1_n_8 ;
  wire \sect_total_buf_reg[12]_i_1_n_5 ;
  wire \sect_total_buf_reg[12]_i_1_n_6 ;
  wire \sect_total_buf_reg[12]_i_1_n_7 ;
  wire \sect_total_buf_reg[12]_i_1_n_8 ;
  wire \sect_total_buf_reg[13]_i_1_n_5 ;
  wire \sect_total_buf_reg[13]_i_1_n_6 ;
  wire \sect_total_buf_reg[13]_i_1_n_7 ;
  wire \sect_total_buf_reg[13]_i_1_n_8 ;
  wire \sect_total_buf_reg[14]_i_1_n_5 ;
  wire \sect_total_buf_reg[14]_i_1_n_6 ;
  wire \sect_total_buf_reg[14]_i_1_n_7 ;
  wire \sect_total_buf_reg[14]_i_1_n_8 ;
  wire \sect_total_buf_reg[15]_i_1_n_5 ;
  wire \sect_total_buf_reg[15]_i_1_n_6 ;
  wire \sect_total_buf_reg[15]_i_1_n_7 ;
  wire \sect_total_buf_reg[15]_i_1_n_8 ;
  wire \sect_total_buf_reg[16]_i_1_n_5 ;
  wire \sect_total_buf_reg[16]_i_1_n_6 ;
  wire \sect_total_buf_reg[16]_i_1_n_7 ;
  wire \sect_total_buf_reg[16]_i_1_n_8 ;
  wire \sect_total_buf_reg[17]_i_1_n_5 ;
  wire \sect_total_buf_reg[17]_i_1_n_6 ;
  wire \sect_total_buf_reg[17]_i_1_n_7 ;
  wire \sect_total_buf_reg[17]_i_1_n_8 ;
  wire \sect_total_buf_reg[18]_i_1_n_5 ;
  wire \sect_total_buf_reg[18]_i_1_n_6 ;
  wire \sect_total_buf_reg[18]_i_1_n_7 ;
  wire \sect_total_buf_reg[18]_i_1_n_8 ;
  wire \sect_total_buf_reg[18]_i_2_n_5 ;
  wire \sect_total_buf_reg[18]_i_2_n_6 ;
  wire \sect_total_buf_reg[19]_i_1_n_5 ;
  wire \sect_total_buf_reg[19]_i_1_n_6 ;
  wire \sect_total_buf_reg[19]_i_1_n_7 ;
  wire \sect_total_buf_reg[19]_i_1_n_8 ;
  wire \sect_total_buf_reg[1]_i_1_n_5 ;
  wire \sect_total_buf_reg[1]_i_1_n_6 ;
  wire \sect_total_buf_reg[1]_i_1_n_7 ;
  wire \sect_total_buf_reg[1]_i_1_n_8 ;
  wire \sect_total_buf_reg[2]_i_1_n_5 ;
  wire \sect_total_buf_reg[2]_i_1_n_6 ;
  wire \sect_total_buf_reg[2]_i_1_n_7 ;
  wire \sect_total_buf_reg[2]_i_1_n_8 ;
  wire \sect_total_buf_reg[2]_i_2_n_5 ;
  wire \sect_total_buf_reg[2]_i_2_n_6 ;
  wire \sect_total_buf_reg[2]_i_2_n_7 ;
  wire \sect_total_buf_reg[2]_i_2_n_8 ;
  wire \sect_total_buf_reg[3]_i_1_n_5 ;
  wire \sect_total_buf_reg[3]_i_1_n_6 ;
  wire \sect_total_buf_reg[3]_i_1_n_7 ;
  wire \sect_total_buf_reg[3]_i_1_n_8 ;
  wire \sect_total_buf_reg[4]_i_1_n_5 ;
  wire \sect_total_buf_reg[4]_i_1_n_6 ;
  wire \sect_total_buf_reg[4]_i_1_n_7 ;
  wire \sect_total_buf_reg[4]_i_1_n_8 ;
  wire \sect_total_buf_reg[5]_i_1_n_5 ;
  wire \sect_total_buf_reg[5]_i_1_n_6 ;
  wire \sect_total_buf_reg[5]_i_1_n_7 ;
  wire \sect_total_buf_reg[5]_i_1_n_8 ;
  wire \sect_total_buf_reg[6]_i_1_n_5 ;
  wire \sect_total_buf_reg[6]_i_1_n_6 ;
  wire \sect_total_buf_reg[6]_i_1_n_7 ;
  wire \sect_total_buf_reg[6]_i_1_n_8 ;
  wire \sect_total_buf_reg[7]_i_1_n_5 ;
  wire \sect_total_buf_reg[7]_i_1_n_6 ;
  wire \sect_total_buf_reg[7]_i_1_n_7 ;
  wire \sect_total_buf_reg[7]_i_1_n_8 ;
  wire \sect_total_buf_reg[8]_i_1_n_5 ;
  wire \sect_total_buf_reg[8]_i_1_n_6 ;
  wire \sect_total_buf_reg[8]_i_1_n_7 ;
  wire \sect_total_buf_reg[8]_i_1_n_8 ;
  wire \sect_total_buf_reg[9]_i_1_n_5 ;
  wire \sect_total_buf_reg[9]_i_1_n_6 ;
  wire \sect_total_buf_reg[9]_i_1_n_7 ;
  wire \sect_total_buf_reg[9]_i_1_n_8 ;
  wire \start_addr_reg_n_5_[10] ;
  wire \start_addr_reg_n_5_[11] ;
  wire \start_addr_reg_n_5_[12] ;
  wire \start_addr_reg_n_5_[13] ;
  wire \start_addr_reg_n_5_[14] ;
  wire \start_addr_reg_n_5_[15] ;
  wire \start_addr_reg_n_5_[16] ;
  wire \start_addr_reg_n_5_[17] ;
  wire \start_addr_reg_n_5_[18] ;
  wire \start_addr_reg_n_5_[19] ;
  wire \start_addr_reg_n_5_[20] ;
  wire \start_addr_reg_n_5_[21] ;
  wire \start_addr_reg_n_5_[22] ;
  wire \start_addr_reg_n_5_[23] ;
  wire \start_addr_reg_n_5_[24] ;
  wire \start_addr_reg_n_5_[25] ;
  wire \start_addr_reg_n_5_[26] ;
  wire \start_addr_reg_n_5_[27] ;
  wire \start_addr_reg_n_5_[28] ;
  wire \start_addr_reg_n_5_[29] ;
  wire \start_addr_reg_n_5_[30] ;
  wire \start_addr_reg_n_5_[31] ;
  wire \start_addr_reg_n_5_[32] ;
  wire \start_addr_reg_n_5_[33] ;
  wire \start_addr_reg_n_5_[34] ;
  wire \start_addr_reg_n_5_[35] ;
  wire \start_addr_reg_n_5_[36] ;
  wire \start_addr_reg_n_5_[37] ;
  wire \start_addr_reg_n_5_[38] ;
  wire \start_addr_reg_n_5_[39] ;
  wire \start_addr_reg_n_5_[3] ;
  wire \start_addr_reg_n_5_[40] ;
  wire \start_addr_reg_n_5_[41] ;
  wire \start_addr_reg_n_5_[42] ;
  wire \start_addr_reg_n_5_[43] ;
  wire \start_addr_reg_n_5_[44] ;
  wire \start_addr_reg_n_5_[45] ;
  wire \start_addr_reg_n_5_[46] ;
  wire \start_addr_reg_n_5_[47] ;
  wire \start_addr_reg_n_5_[48] ;
  wire \start_addr_reg_n_5_[49] ;
  wire \start_addr_reg_n_5_[4] ;
  wire \start_addr_reg_n_5_[50] ;
  wire \start_addr_reg_n_5_[51] ;
  wire \start_addr_reg_n_5_[52] ;
  wire \start_addr_reg_n_5_[53] ;
  wire \start_addr_reg_n_5_[54] ;
  wire \start_addr_reg_n_5_[55] ;
  wire \start_addr_reg_n_5_[56] ;
  wire \start_addr_reg_n_5_[57] ;
  wire \start_addr_reg_n_5_[58] ;
  wire \start_addr_reg_n_5_[59] ;
  wire \start_addr_reg_n_5_[5] ;
  wire \start_addr_reg_n_5_[60] ;
  wire \start_addr_reg_n_5_[61] ;
  wire \start_addr_reg_n_5_[62] ;
  wire \start_addr_reg_n_5_[63] ;
  wire \start_addr_reg_n_5_[6] ;
  wire \start_addr_reg_n_5_[7] ;
  wire \start_addr_reg_n_5_[8] ;
  wire \start_addr_reg_n_5_[9] ;
  wire [8:0]start_to_4k;
  wire [8:0]start_to_4k0;
  wire \NLW_could_multi_bursts.addr_buf_reg[61]_i_2_COUTH_UNCONNECTED ;
  wire \NLW_could_multi_bursts.addr_buf_reg[61]_i_2_CYF_UNCONNECTED ;
  wire \NLW_could_multi_bursts.addr_buf_reg[61]_i_2_CYG_UNCONNECTED ;
  wire \NLW_could_multi_bursts.addr_buf_reg[61]_i_2_CYH_UNCONNECTED ;
  wire \NLW_could_multi_bursts.addr_buf_reg[61]_i_2_GEF_UNCONNECTED ;
  wire \NLW_could_multi_bursts.addr_buf_reg[61]_i_2_GEG_UNCONNECTED ;
  wire \NLW_could_multi_bursts.addr_buf_reg[61]_i_2_GEH_UNCONNECTED ;
  wire \NLW_could_multi_bursts.addr_buf_reg[61]_i_2_PROPF_UNCONNECTED ;
  wire \NLW_could_multi_bursts.addr_buf_reg[61]_i_2_PROPG_UNCONNECTED ;
  wire \NLW_could_multi_bursts.addr_buf_reg[61]_i_2_PROPH_UNCONNECTED ;
  wire \NLW_sect_cnt_reg[51]_i_4_COUTF_UNCONNECTED ;
  wire \NLW_sect_cnt_reg[51]_i_4_COUTH_UNCONNECTED ;
  wire \NLW_sect_cnt_reg[51]_i_4_CYD_UNCONNECTED ;
  wire \NLW_sect_cnt_reg[51]_i_4_CYE_UNCONNECTED ;
  wire \NLW_sect_cnt_reg[51]_i_4_CYF_UNCONNECTED ;
  wire \NLW_sect_cnt_reg[51]_i_4_CYG_UNCONNECTED ;
  wire \NLW_sect_cnt_reg[51]_i_4_CYH_UNCONNECTED ;
  wire \NLW_sect_cnt_reg[51]_i_4_GED_UNCONNECTED ;
  wire \NLW_sect_cnt_reg[51]_i_4_GEE_UNCONNECTED ;
  wire \NLW_sect_cnt_reg[51]_i_4_GEF_UNCONNECTED ;
  wire \NLW_sect_cnt_reg[51]_i_4_GEG_UNCONNECTED ;
  wire \NLW_sect_cnt_reg[51]_i_4_GEH_UNCONNECTED ;
  wire \NLW_sect_cnt_reg[51]_i_4_PROPD_UNCONNECTED ;
  wire \NLW_sect_cnt_reg[51]_i_4_PROPE_UNCONNECTED ;
  wire \NLW_sect_cnt_reg[51]_i_4_PROPF_UNCONNECTED ;
  wire \NLW_sect_cnt_reg[51]_i_4_PROPG_UNCONNECTED ;
  wire \NLW_sect_cnt_reg[51]_i_4_PROPH_UNCONNECTED ;
  wire \NLW_sect_total_buf_reg[18]_i_2_COUTF_UNCONNECTED ;
  wire \NLW_sect_total_buf_reg[18]_i_2_COUTH_UNCONNECTED ;
  wire \NLW_sect_total_buf_reg[18]_i_2_CYE_UNCONNECTED ;
  wire \NLW_sect_total_buf_reg[18]_i_2_CYF_UNCONNECTED ;
  wire \NLW_sect_total_buf_reg[18]_i_2_CYG_UNCONNECTED ;
  wire \NLW_sect_total_buf_reg[18]_i_2_CYH_UNCONNECTED ;
  wire \NLW_sect_total_buf_reg[18]_i_2_GEE_UNCONNECTED ;
  wire \NLW_sect_total_buf_reg[18]_i_2_GEF_UNCONNECTED ;
  wire \NLW_sect_total_buf_reg[18]_i_2_GEG_UNCONNECTED ;
  wire \NLW_sect_total_buf_reg[18]_i_2_GEH_UNCONNECTED ;
  wire \NLW_sect_total_buf_reg[18]_i_2_PROPE_UNCONNECTED ;
  wire \NLW_sect_total_buf_reg[18]_i_2_PROPF_UNCONNECTED ;
  wire \NLW_sect_total_buf_reg[18]_i_2_PROPG_UNCONNECTED ;
  wire \NLW_sect_total_buf_reg[18]_i_2_PROPH_UNCONNECTED ;

  FDRE \beat_len_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(p_1_in[3]),
        .Q(beat_len[0]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(p_1_in[4]),
        .Q(beat_len[1]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(p_1_in[5]),
        .Q(beat_len[2]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(p_1_in[6]),
        .Q(beat_len[3]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(p_1_in[7]),
        .Q(beat_len[4]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(p_1_in[8]),
        .Q(beat_len[5]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(p_1_in[14]),
        .Q(beat_len[8]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(\could_multi_bursts.addr_buf_reg[10]_i_1_n_6 ),
        .Q(in[7]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFC0C000003F3FC0C)) 
    \could_multi_bursts.addr_buf_reg[10]_i_1 
       (.GE(\could_multi_bursts.addr_buf_reg[10]_i_1_n_5 ),
        .I0(1'b1),
        .I1(in[7]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[10]),
        .I4(\could_multi_bursts.addr_buf_reg[9]_i_1_n_7 ),
        .O51(\could_multi_bursts.addr_buf_reg[10]_i_1_n_6 ),
        .O52(\could_multi_bursts.addr_buf_reg[10]_i_1_n_7 ),
        .PROP(\could_multi_bursts.addr_buf_reg[10]_i_1_n_8 ));
  FDRE \could_multi_bursts.addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(push),
        .D(\could_multi_bursts.addr_buf_reg[11]_i_1_n_6 ),
        .Q(in[8]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFC0C000003F3FC0C)) 
    \could_multi_bursts.addr_buf_reg[11]_i_1 
       (.GE(\could_multi_bursts.addr_buf_reg[11]_i_1_n_5 ),
        .I0(1'b1),
        .I1(in[8]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[11]),
        .I4(\could_multi_bursts.addr_buf_reg[5]_i_2_n_8 ),
        .O51(\could_multi_bursts.addr_buf_reg[11]_i_1_n_6 ),
        .O52(\could_multi_bursts.addr_buf_reg[11]_i_1_n_7 ),
        .PROP(\could_multi_bursts.addr_buf_reg[11]_i_1_n_8 ));
  FDRE \could_multi_bursts.addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(push),
        .D(\could_multi_bursts.addr_buf_reg[12]_i_1_n_6 ),
        .Q(in[9]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFC0C000003F3FC0C)) 
    \could_multi_bursts.addr_buf_reg[12]_i_1 
       (.GE(\could_multi_bursts.addr_buf_reg[12]_i_1_n_5 ),
        .I0(1'b1),
        .I1(in[9]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[12]),
        .I4(\could_multi_bursts.addr_buf_reg[11]_i_1_n_7 ),
        .O51(\could_multi_bursts.addr_buf_reg[12]_i_1_n_6 ),
        .O52(\could_multi_bursts.addr_buf_reg[12]_i_1_n_7 ),
        .PROP(\could_multi_bursts.addr_buf_reg[12]_i_1_n_8 ));
  FDRE \could_multi_bursts.addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(push),
        .D(\could_multi_bursts.addr_buf_reg[13]_i_1_n_6 ),
        .Q(in[10]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFC0C000003F3FC0C)) 
    \could_multi_bursts.addr_buf_reg[13]_i_1 
       (.GE(\could_multi_bursts.addr_buf_reg[13]_i_1_n_5 ),
        .I0(1'b1),
        .I1(in[10]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[13]),
        .I4(\could_multi_bursts.addr_buf_reg[13]_i_2_n_5 ),
        .O51(\could_multi_bursts.addr_buf_reg[13]_i_1_n_6 ),
        .O52(\could_multi_bursts.addr_buf_reg[13]_i_1_n_7 ),
        .PROP(\could_multi_bursts.addr_buf_reg[13]_i_1_n_8 ));
  LOOKAHEAD8 #(
    .LOOKB("TRUE"),
    .LOOKD("TRUE"),
    .LOOKF("TRUE"),
    .LOOKH("TRUE")) 
    \could_multi_bursts.addr_buf_reg[13]_i_2 
       (.CIN(\could_multi_bursts.addr_buf_reg[5]_i_2_n_8 ),
        .COUTB(\could_multi_bursts.addr_buf_reg[13]_i_2_n_5 ),
        .COUTD(\could_multi_bursts.addr_buf_reg[13]_i_2_n_6 ),
        .COUTF(\could_multi_bursts.addr_buf_reg[13]_i_2_n_7 ),
        .COUTH(\could_multi_bursts.addr_buf_reg[13]_i_2_n_8 ),
        .CYA(\could_multi_bursts.addr_buf_reg[11]_i_1_n_7 ),
        .CYB(\could_multi_bursts.addr_buf_reg[12]_i_1_n_7 ),
        .CYC(\could_multi_bursts.addr_buf_reg[13]_i_1_n_7 ),
        .CYD(\could_multi_bursts.addr_buf_reg[14]_i_1_n_7 ),
        .CYE(\could_multi_bursts.addr_buf_reg[15]_i_1_n_7 ),
        .CYF(\could_multi_bursts.addr_buf_reg[16]_i_1_n_7 ),
        .CYG(\could_multi_bursts.addr_buf_reg[17]_i_1_n_7 ),
        .CYH(\could_multi_bursts.addr_buf_reg[18]_i_1_n_7 ),
        .GEA(\could_multi_bursts.addr_buf_reg[11]_i_1_n_5 ),
        .GEB(\could_multi_bursts.addr_buf_reg[12]_i_1_n_5 ),
        .GEC(\could_multi_bursts.addr_buf_reg[13]_i_1_n_5 ),
        .GED(\could_multi_bursts.addr_buf_reg[14]_i_1_n_5 ),
        .GEE(\could_multi_bursts.addr_buf_reg[15]_i_1_n_5 ),
        .GEF(\could_multi_bursts.addr_buf_reg[16]_i_1_n_5 ),
        .GEG(\could_multi_bursts.addr_buf_reg[17]_i_1_n_5 ),
        .GEH(\could_multi_bursts.addr_buf_reg[18]_i_1_n_5 ),
        .PROPA(\could_multi_bursts.addr_buf_reg[11]_i_1_n_8 ),
        .PROPB(\could_multi_bursts.addr_buf_reg[12]_i_1_n_8 ),
        .PROPC(\could_multi_bursts.addr_buf_reg[13]_i_1_n_8 ),
        .PROPD(\could_multi_bursts.addr_buf_reg[14]_i_1_n_8 ),
        .PROPE(\could_multi_bursts.addr_buf_reg[15]_i_1_n_8 ),
        .PROPF(\could_multi_bursts.addr_buf_reg[16]_i_1_n_8 ),
        .PROPG(\could_multi_bursts.addr_buf_reg[17]_i_1_n_8 ),
        .PROPH(\could_multi_bursts.addr_buf_reg[18]_i_1_n_8 ));
  FDRE \could_multi_bursts.addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(push),
        .D(\could_multi_bursts.addr_buf_reg[14]_i_1_n_6 ),
        .Q(in[11]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFC0C000003F3FC0C)) 
    \could_multi_bursts.addr_buf_reg[14]_i_1 
       (.GE(\could_multi_bursts.addr_buf_reg[14]_i_1_n_5 ),
        .I0(1'b1),
        .I1(in[11]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[14]),
        .I4(\could_multi_bursts.addr_buf_reg[13]_i_1_n_7 ),
        .O51(\could_multi_bursts.addr_buf_reg[14]_i_1_n_6 ),
        .O52(\could_multi_bursts.addr_buf_reg[14]_i_1_n_7 ),
        .PROP(\could_multi_bursts.addr_buf_reg[14]_i_1_n_8 ));
  FDRE \could_multi_bursts.addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(push),
        .D(\could_multi_bursts.addr_buf_reg[15]_i_1_n_6 ),
        .Q(in[12]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFC0C000003F3FC0C)) 
    \could_multi_bursts.addr_buf_reg[15]_i_1 
       (.GE(\could_multi_bursts.addr_buf_reg[15]_i_1_n_5 ),
        .I0(1'b1),
        .I1(in[12]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[15]),
        .I4(\could_multi_bursts.addr_buf_reg[13]_i_2_n_6 ),
        .O51(\could_multi_bursts.addr_buf_reg[15]_i_1_n_6 ),
        .O52(\could_multi_bursts.addr_buf_reg[15]_i_1_n_7 ),
        .PROP(\could_multi_bursts.addr_buf_reg[15]_i_1_n_8 ));
  FDRE \could_multi_bursts.addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(push),
        .D(\could_multi_bursts.addr_buf_reg[16]_i_1_n_6 ),
        .Q(in[13]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFC0C000003F3FC0C)) 
    \could_multi_bursts.addr_buf_reg[16]_i_1 
       (.GE(\could_multi_bursts.addr_buf_reg[16]_i_1_n_5 ),
        .I0(1'b1),
        .I1(in[13]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[16]),
        .I4(\could_multi_bursts.addr_buf_reg[15]_i_1_n_7 ),
        .O51(\could_multi_bursts.addr_buf_reg[16]_i_1_n_6 ),
        .O52(\could_multi_bursts.addr_buf_reg[16]_i_1_n_7 ),
        .PROP(\could_multi_bursts.addr_buf_reg[16]_i_1_n_8 ));
  FDRE \could_multi_bursts.addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(push),
        .D(\could_multi_bursts.addr_buf_reg[17]_i_1_n_6 ),
        .Q(in[14]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFC0C000003F3FC0C)) 
    \could_multi_bursts.addr_buf_reg[17]_i_1 
       (.GE(\could_multi_bursts.addr_buf_reg[17]_i_1_n_5 ),
        .I0(1'b1),
        .I1(in[14]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[17]),
        .I4(\could_multi_bursts.addr_buf_reg[13]_i_2_n_7 ),
        .O51(\could_multi_bursts.addr_buf_reg[17]_i_1_n_6 ),
        .O52(\could_multi_bursts.addr_buf_reg[17]_i_1_n_7 ),
        .PROP(\could_multi_bursts.addr_buf_reg[17]_i_1_n_8 ));
  FDRE \could_multi_bursts.addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(push),
        .D(\could_multi_bursts.addr_buf_reg[18]_i_1_n_6 ),
        .Q(in[15]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFC0C000003F3FC0C)) 
    \could_multi_bursts.addr_buf_reg[18]_i_1 
       (.GE(\could_multi_bursts.addr_buf_reg[18]_i_1_n_5 ),
        .I0(1'b1),
        .I1(in[15]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[18]),
        .I4(\could_multi_bursts.addr_buf_reg[17]_i_1_n_7 ),
        .O51(\could_multi_bursts.addr_buf_reg[18]_i_1_n_6 ),
        .O52(\could_multi_bursts.addr_buf_reg[18]_i_1_n_7 ),
        .PROP(\could_multi_bursts.addr_buf_reg[18]_i_1_n_8 ));
  FDRE \could_multi_bursts.addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(push),
        .D(\could_multi_bursts.addr_buf_reg[19]_i_1_n_6 ),
        .Q(in[16]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFC0C000003F3FC0C)) 
    \could_multi_bursts.addr_buf_reg[19]_i_1 
       (.GE(\could_multi_bursts.addr_buf_reg[19]_i_1_n_5 ),
        .I0(1'b1),
        .I1(in[16]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[19]),
        .I4(\could_multi_bursts.addr_buf_reg[13]_i_2_n_8 ),
        .O51(\could_multi_bursts.addr_buf_reg[19]_i_1_n_6 ),
        .O52(\could_multi_bursts.addr_buf_reg[19]_i_1_n_7 ),
        .PROP(\could_multi_bursts.addr_buf_reg[19]_i_1_n_8 ));
  FDRE \could_multi_bursts.addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(push),
        .D(\could_multi_bursts.addr_buf_reg[20]_i_1_n_6 ),
        .Q(in[17]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFC0C000003F3FC0C)) 
    \could_multi_bursts.addr_buf_reg[20]_i_1 
       (.GE(\could_multi_bursts.addr_buf_reg[20]_i_1_n_5 ),
        .I0(1'b1),
        .I1(in[17]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[20]),
        .I4(\could_multi_bursts.addr_buf_reg[19]_i_1_n_7 ),
        .O51(\could_multi_bursts.addr_buf_reg[20]_i_1_n_6 ),
        .O52(\could_multi_bursts.addr_buf_reg[20]_i_1_n_7 ),
        .PROP(\could_multi_bursts.addr_buf_reg[20]_i_1_n_8 ));
  FDRE \could_multi_bursts.addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(push),
        .D(\could_multi_bursts.addr_buf_reg[21]_i_1_n_6 ),
        .Q(in[18]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFC0C000003F3FC0C)) 
    \could_multi_bursts.addr_buf_reg[21]_i_1 
       (.GE(\could_multi_bursts.addr_buf_reg[21]_i_1_n_5 ),
        .I0(1'b1),
        .I1(in[18]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[21]),
        .I4(\could_multi_bursts.addr_buf_reg[21]_i_2_n_5 ),
        .O51(\could_multi_bursts.addr_buf_reg[21]_i_1_n_6 ),
        .O52(\could_multi_bursts.addr_buf_reg[21]_i_1_n_7 ),
        .PROP(\could_multi_bursts.addr_buf_reg[21]_i_1_n_8 ));
  LOOKAHEAD8 #(
    .LOOKB("TRUE"),
    .LOOKD("TRUE"),
    .LOOKF("TRUE"),
    .LOOKH("TRUE")) 
    \could_multi_bursts.addr_buf_reg[21]_i_2 
       (.CIN(\could_multi_bursts.addr_buf_reg[13]_i_2_n_8 ),
        .COUTB(\could_multi_bursts.addr_buf_reg[21]_i_2_n_5 ),
        .COUTD(\could_multi_bursts.addr_buf_reg[21]_i_2_n_6 ),
        .COUTF(\could_multi_bursts.addr_buf_reg[21]_i_2_n_7 ),
        .COUTH(\could_multi_bursts.addr_buf_reg[21]_i_2_n_8 ),
        .CYA(\could_multi_bursts.addr_buf_reg[19]_i_1_n_7 ),
        .CYB(\could_multi_bursts.addr_buf_reg[20]_i_1_n_7 ),
        .CYC(\could_multi_bursts.addr_buf_reg[21]_i_1_n_7 ),
        .CYD(\could_multi_bursts.addr_buf_reg[22]_i_1_n_7 ),
        .CYE(\could_multi_bursts.addr_buf_reg[23]_i_1_n_7 ),
        .CYF(\could_multi_bursts.addr_buf_reg[24]_i_1_n_7 ),
        .CYG(\could_multi_bursts.addr_buf_reg[25]_i_1_n_7 ),
        .CYH(\could_multi_bursts.addr_buf_reg[26]_i_1_n_7 ),
        .GEA(\could_multi_bursts.addr_buf_reg[19]_i_1_n_5 ),
        .GEB(\could_multi_bursts.addr_buf_reg[20]_i_1_n_5 ),
        .GEC(\could_multi_bursts.addr_buf_reg[21]_i_1_n_5 ),
        .GED(\could_multi_bursts.addr_buf_reg[22]_i_1_n_5 ),
        .GEE(\could_multi_bursts.addr_buf_reg[23]_i_1_n_5 ),
        .GEF(\could_multi_bursts.addr_buf_reg[24]_i_1_n_5 ),
        .GEG(\could_multi_bursts.addr_buf_reg[25]_i_1_n_5 ),
        .GEH(\could_multi_bursts.addr_buf_reg[26]_i_1_n_5 ),
        .PROPA(\could_multi_bursts.addr_buf_reg[19]_i_1_n_8 ),
        .PROPB(\could_multi_bursts.addr_buf_reg[20]_i_1_n_8 ),
        .PROPC(\could_multi_bursts.addr_buf_reg[21]_i_1_n_8 ),
        .PROPD(\could_multi_bursts.addr_buf_reg[22]_i_1_n_8 ),
        .PROPE(\could_multi_bursts.addr_buf_reg[23]_i_1_n_8 ),
        .PROPF(\could_multi_bursts.addr_buf_reg[24]_i_1_n_8 ),
        .PROPG(\could_multi_bursts.addr_buf_reg[25]_i_1_n_8 ),
        .PROPH(\could_multi_bursts.addr_buf_reg[26]_i_1_n_8 ));
  FDRE \could_multi_bursts.addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(push),
        .D(\could_multi_bursts.addr_buf_reg[22]_i_1_n_6 ),
        .Q(in[19]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFC0C000003F3FC0C)) 
    \could_multi_bursts.addr_buf_reg[22]_i_1 
       (.GE(\could_multi_bursts.addr_buf_reg[22]_i_1_n_5 ),
        .I0(1'b1),
        .I1(in[19]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[22]),
        .I4(\could_multi_bursts.addr_buf_reg[21]_i_1_n_7 ),
        .O51(\could_multi_bursts.addr_buf_reg[22]_i_1_n_6 ),
        .O52(\could_multi_bursts.addr_buf_reg[22]_i_1_n_7 ),
        .PROP(\could_multi_bursts.addr_buf_reg[22]_i_1_n_8 ));
  FDRE \could_multi_bursts.addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(push),
        .D(\could_multi_bursts.addr_buf_reg[23]_i_1_n_6 ),
        .Q(in[20]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFC0C000003F3FC0C)) 
    \could_multi_bursts.addr_buf_reg[23]_i_1 
       (.GE(\could_multi_bursts.addr_buf_reg[23]_i_1_n_5 ),
        .I0(1'b1),
        .I1(in[20]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[23]),
        .I4(\could_multi_bursts.addr_buf_reg[21]_i_2_n_6 ),
        .O51(\could_multi_bursts.addr_buf_reg[23]_i_1_n_6 ),
        .O52(\could_multi_bursts.addr_buf_reg[23]_i_1_n_7 ),
        .PROP(\could_multi_bursts.addr_buf_reg[23]_i_1_n_8 ));
  FDRE \could_multi_bursts.addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(push),
        .D(\could_multi_bursts.addr_buf_reg[24]_i_1_n_6 ),
        .Q(in[21]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFC0C000003F3FC0C)) 
    \could_multi_bursts.addr_buf_reg[24]_i_1 
       (.GE(\could_multi_bursts.addr_buf_reg[24]_i_1_n_5 ),
        .I0(1'b1),
        .I1(in[21]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[24]),
        .I4(\could_multi_bursts.addr_buf_reg[23]_i_1_n_7 ),
        .O51(\could_multi_bursts.addr_buf_reg[24]_i_1_n_6 ),
        .O52(\could_multi_bursts.addr_buf_reg[24]_i_1_n_7 ),
        .PROP(\could_multi_bursts.addr_buf_reg[24]_i_1_n_8 ));
  FDRE \could_multi_bursts.addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(push),
        .D(\could_multi_bursts.addr_buf_reg[25]_i_1_n_6 ),
        .Q(in[22]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFC0C000003F3FC0C)) 
    \could_multi_bursts.addr_buf_reg[25]_i_1 
       (.GE(\could_multi_bursts.addr_buf_reg[25]_i_1_n_5 ),
        .I0(1'b1),
        .I1(in[22]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[25]),
        .I4(\could_multi_bursts.addr_buf_reg[21]_i_2_n_7 ),
        .O51(\could_multi_bursts.addr_buf_reg[25]_i_1_n_6 ),
        .O52(\could_multi_bursts.addr_buf_reg[25]_i_1_n_7 ),
        .PROP(\could_multi_bursts.addr_buf_reg[25]_i_1_n_8 ));
  FDRE \could_multi_bursts.addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(push),
        .D(\could_multi_bursts.addr_buf_reg[26]_i_1_n_6 ),
        .Q(in[23]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFC0C000003F3FC0C)) 
    \could_multi_bursts.addr_buf_reg[26]_i_1 
       (.GE(\could_multi_bursts.addr_buf_reg[26]_i_1_n_5 ),
        .I0(1'b1),
        .I1(in[23]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[26]),
        .I4(\could_multi_bursts.addr_buf_reg[25]_i_1_n_7 ),
        .O51(\could_multi_bursts.addr_buf_reg[26]_i_1_n_6 ),
        .O52(\could_multi_bursts.addr_buf_reg[26]_i_1_n_7 ),
        .PROP(\could_multi_bursts.addr_buf_reg[26]_i_1_n_8 ));
  FDRE \could_multi_bursts.addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(push),
        .D(\could_multi_bursts.addr_buf_reg[27]_i_1_n_6 ),
        .Q(in[24]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFC0C000003F3FC0C)) 
    \could_multi_bursts.addr_buf_reg[27]_i_1 
       (.GE(\could_multi_bursts.addr_buf_reg[27]_i_1_n_5 ),
        .I0(1'b1),
        .I1(in[24]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[27]),
        .I4(\could_multi_bursts.addr_buf_reg[21]_i_2_n_8 ),
        .O51(\could_multi_bursts.addr_buf_reg[27]_i_1_n_6 ),
        .O52(\could_multi_bursts.addr_buf_reg[27]_i_1_n_7 ),
        .PROP(\could_multi_bursts.addr_buf_reg[27]_i_1_n_8 ));
  FDRE \could_multi_bursts.addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(push),
        .D(\could_multi_bursts.addr_buf_reg[28]_i_1_n_6 ),
        .Q(in[25]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFC0C000003F3FC0C)) 
    \could_multi_bursts.addr_buf_reg[28]_i_1 
       (.GE(\could_multi_bursts.addr_buf_reg[28]_i_1_n_5 ),
        .I0(1'b1),
        .I1(in[25]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[28]),
        .I4(\could_multi_bursts.addr_buf_reg[27]_i_1_n_7 ),
        .O51(\could_multi_bursts.addr_buf_reg[28]_i_1_n_6 ),
        .O52(\could_multi_bursts.addr_buf_reg[28]_i_1_n_7 ),
        .PROP(\could_multi_bursts.addr_buf_reg[28]_i_1_n_8 ));
  FDRE \could_multi_bursts.addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(push),
        .D(\could_multi_bursts.addr_buf_reg[29]_i_1_n_6 ),
        .Q(in[26]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFC0C000003F3FC0C)) 
    \could_multi_bursts.addr_buf_reg[29]_i_1 
       (.GE(\could_multi_bursts.addr_buf_reg[29]_i_1_n_5 ),
        .I0(1'b1),
        .I1(in[26]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[29]),
        .I4(\could_multi_bursts.addr_buf_reg[29]_i_2_n_5 ),
        .O51(\could_multi_bursts.addr_buf_reg[29]_i_1_n_6 ),
        .O52(\could_multi_bursts.addr_buf_reg[29]_i_1_n_7 ),
        .PROP(\could_multi_bursts.addr_buf_reg[29]_i_1_n_8 ));
  LOOKAHEAD8 #(
    .LOOKB("TRUE"),
    .LOOKD("TRUE"),
    .LOOKF("TRUE"),
    .LOOKH("TRUE")) 
    \could_multi_bursts.addr_buf_reg[29]_i_2 
       (.CIN(\could_multi_bursts.addr_buf_reg[21]_i_2_n_8 ),
        .COUTB(\could_multi_bursts.addr_buf_reg[29]_i_2_n_5 ),
        .COUTD(\could_multi_bursts.addr_buf_reg[29]_i_2_n_6 ),
        .COUTF(\could_multi_bursts.addr_buf_reg[29]_i_2_n_7 ),
        .COUTH(\could_multi_bursts.addr_buf_reg[29]_i_2_n_8 ),
        .CYA(\could_multi_bursts.addr_buf_reg[27]_i_1_n_7 ),
        .CYB(\could_multi_bursts.addr_buf_reg[28]_i_1_n_7 ),
        .CYC(\could_multi_bursts.addr_buf_reg[29]_i_1_n_7 ),
        .CYD(\could_multi_bursts.addr_buf_reg[30]_i_1_n_7 ),
        .CYE(\could_multi_bursts.addr_buf_reg[31]_i_1_n_7 ),
        .CYF(\could_multi_bursts.addr_buf_reg[32]_i_1_n_7 ),
        .CYG(\could_multi_bursts.addr_buf_reg[33]_i_1_n_7 ),
        .CYH(\could_multi_bursts.addr_buf_reg[34]_i_1_n_7 ),
        .GEA(\could_multi_bursts.addr_buf_reg[27]_i_1_n_5 ),
        .GEB(\could_multi_bursts.addr_buf_reg[28]_i_1_n_5 ),
        .GEC(\could_multi_bursts.addr_buf_reg[29]_i_1_n_5 ),
        .GED(\could_multi_bursts.addr_buf_reg[30]_i_1_n_5 ),
        .GEE(\could_multi_bursts.addr_buf_reg[31]_i_1_n_5 ),
        .GEF(\could_multi_bursts.addr_buf_reg[32]_i_1_n_5 ),
        .GEG(\could_multi_bursts.addr_buf_reg[33]_i_1_n_5 ),
        .GEH(\could_multi_bursts.addr_buf_reg[34]_i_1_n_5 ),
        .PROPA(\could_multi_bursts.addr_buf_reg[27]_i_1_n_8 ),
        .PROPB(\could_multi_bursts.addr_buf_reg[28]_i_1_n_8 ),
        .PROPC(\could_multi_bursts.addr_buf_reg[29]_i_1_n_8 ),
        .PROPD(\could_multi_bursts.addr_buf_reg[30]_i_1_n_8 ),
        .PROPE(\could_multi_bursts.addr_buf_reg[31]_i_1_n_8 ),
        .PROPF(\could_multi_bursts.addr_buf_reg[32]_i_1_n_8 ),
        .PROPG(\could_multi_bursts.addr_buf_reg[33]_i_1_n_8 ),
        .PROPH(\could_multi_bursts.addr_buf_reg[34]_i_1_n_8 ));
  FDRE \could_multi_bursts.addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(push),
        .D(\could_multi_bursts.addr_buf_reg[30]_i_1_n_6 ),
        .Q(in[27]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFC0C000003F3FC0C)) 
    \could_multi_bursts.addr_buf_reg[30]_i_1 
       (.GE(\could_multi_bursts.addr_buf_reg[30]_i_1_n_5 ),
        .I0(1'b1),
        .I1(in[27]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[30]),
        .I4(\could_multi_bursts.addr_buf_reg[29]_i_1_n_7 ),
        .O51(\could_multi_bursts.addr_buf_reg[30]_i_1_n_6 ),
        .O52(\could_multi_bursts.addr_buf_reg[30]_i_1_n_7 ),
        .PROP(\could_multi_bursts.addr_buf_reg[30]_i_1_n_8 ));
  FDRE \could_multi_bursts.addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(push),
        .D(\could_multi_bursts.addr_buf_reg[31]_i_1_n_6 ),
        .Q(in[28]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFC0C000003F3FC0C)) 
    \could_multi_bursts.addr_buf_reg[31]_i_1 
       (.GE(\could_multi_bursts.addr_buf_reg[31]_i_1_n_5 ),
        .I0(1'b1),
        .I1(in[28]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[31]),
        .I4(\could_multi_bursts.addr_buf_reg[29]_i_2_n_6 ),
        .O51(\could_multi_bursts.addr_buf_reg[31]_i_1_n_6 ),
        .O52(\could_multi_bursts.addr_buf_reg[31]_i_1_n_7 ),
        .PROP(\could_multi_bursts.addr_buf_reg[31]_i_1_n_8 ));
  FDRE \could_multi_bursts.addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(push),
        .D(\could_multi_bursts.addr_buf_reg[32]_i_1_n_6 ),
        .Q(in[29]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFC0C000003F3FC0C)) 
    \could_multi_bursts.addr_buf_reg[32]_i_1 
       (.GE(\could_multi_bursts.addr_buf_reg[32]_i_1_n_5 ),
        .I0(1'b1),
        .I1(in[29]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[32]),
        .I4(\could_multi_bursts.addr_buf_reg[31]_i_1_n_7 ),
        .O51(\could_multi_bursts.addr_buf_reg[32]_i_1_n_6 ),
        .O52(\could_multi_bursts.addr_buf_reg[32]_i_1_n_7 ),
        .PROP(\could_multi_bursts.addr_buf_reg[32]_i_1_n_8 ));
  FDRE \could_multi_bursts.addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(push),
        .D(\could_multi_bursts.addr_buf_reg[33]_i_1_n_6 ),
        .Q(in[30]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFC0C000003F3FC0C)) 
    \could_multi_bursts.addr_buf_reg[33]_i_1 
       (.GE(\could_multi_bursts.addr_buf_reg[33]_i_1_n_5 ),
        .I0(1'b1),
        .I1(in[30]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[33]),
        .I4(\could_multi_bursts.addr_buf_reg[29]_i_2_n_7 ),
        .O51(\could_multi_bursts.addr_buf_reg[33]_i_1_n_6 ),
        .O52(\could_multi_bursts.addr_buf_reg[33]_i_1_n_7 ),
        .PROP(\could_multi_bursts.addr_buf_reg[33]_i_1_n_8 ));
  FDRE \could_multi_bursts.addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(push),
        .D(\could_multi_bursts.addr_buf_reg[34]_i_1_n_6 ),
        .Q(in[31]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFC0C000003F3FC0C)) 
    \could_multi_bursts.addr_buf_reg[34]_i_1 
       (.GE(\could_multi_bursts.addr_buf_reg[34]_i_1_n_5 ),
        .I0(1'b1),
        .I1(in[31]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[34]),
        .I4(\could_multi_bursts.addr_buf_reg[33]_i_1_n_7 ),
        .O51(\could_multi_bursts.addr_buf_reg[34]_i_1_n_6 ),
        .O52(\could_multi_bursts.addr_buf_reg[34]_i_1_n_7 ),
        .PROP(\could_multi_bursts.addr_buf_reg[34]_i_1_n_8 ));
  FDRE \could_multi_bursts.addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(push),
        .D(\could_multi_bursts.addr_buf_reg[35]_i_1_n_6 ),
        .Q(in[32]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFC0C000003F3FC0C)) 
    \could_multi_bursts.addr_buf_reg[35]_i_1 
       (.GE(\could_multi_bursts.addr_buf_reg[35]_i_1_n_5 ),
        .I0(1'b1),
        .I1(in[32]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[35]),
        .I4(\could_multi_bursts.addr_buf_reg[29]_i_2_n_8 ),
        .O51(\could_multi_bursts.addr_buf_reg[35]_i_1_n_6 ),
        .O52(\could_multi_bursts.addr_buf_reg[35]_i_1_n_7 ),
        .PROP(\could_multi_bursts.addr_buf_reg[35]_i_1_n_8 ));
  FDRE \could_multi_bursts.addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(push),
        .D(\could_multi_bursts.addr_buf_reg[36]_i_1_n_6 ),
        .Q(in[33]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFC0C000003F3FC0C)) 
    \could_multi_bursts.addr_buf_reg[36]_i_1 
       (.GE(\could_multi_bursts.addr_buf_reg[36]_i_1_n_5 ),
        .I0(1'b1),
        .I1(in[33]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[36]),
        .I4(\could_multi_bursts.addr_buf_reg[35]_i_1_n_7 ),
        .O51(\could_multi_bursts.addr_buf_reg[36]_i_1_n_6 ),
        .O52(\could_multi_bursts.addr_buf_reg[36]_i_1_n_7 ),
        .PROP(\could_multi_bursts.addr_buf_reg[36]_i_1_n_8 ));
  FDRE \could_multi_bursts.addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(push),
        .D(\could_multi_bursts.addr_buf_reg[37]_i_1_n_6 ),
        .Q(in[34]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFC0C000003F3FC0C)) 
    \could_multi_bursts.addr_buf_reg[37]_i_1 
       (.GE(\could_multi_bursts.addr_buf_reg[37]_i_1_n_5 ),
        .I0(1'b1),
        .I1(in[34]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[37]),
        .I4(\could_multi_bursts.addr_buf_reg[37]_i_2_n_5 ),
        .O51(\could_multi_bursts.addr_buf_reg[37]_i_1_n_6 ),
        .O52(\could_multi_bursts.addr_buf_reg[37]_i_1_n_7 ),
        .PROP(\could_multi_bursts.addr_buf_reg[37]_i_1_n_8 ));
  LOOKAHEAD8 #(
    .LOOKB("TRUE"),
    .LOOKD("TRUE"),
    .LOOKF("TRUE"),
    .LOOKH("TRUE")) 
    \could_multi_bursts.addr_buf_reg[37]_i_2 
       (.CIN(\could_multi_bursts.addr_buf_reg[29]_i_2_n_8 ),
        .COUTB(\could_multi_bursts.addr_buf_reg[37]_i_2_n_5 ),
        .COUTD(\could_multi_bursts.addr_buf_reg[37]_i_2_n_6 ),
        .COUTF(\could_multi_bursts.addr_buf_reg[37]_i_2_n_7 ),
        .COUTH(\could_multi_bursts.addr_buf_reg[37]_i_2_n_8 ),
        .CYA(\could_multi_bursts.addr_buf_reg[35]_i_1_n_7 ),
        .CYB(\could_multi_bursts.addr_buf_reg[36]_i_1_n_7 ),
        .CYC(\could_multi_bursts.addr_buf_reg[37]_i_1_n_7 ),
        .CYD(\could_multi_bursts.addr_buf_reg[38]_i_1_n_7 ),
        .CYE(\could_multi_bursts.addr_buf_reg[39]_i_1_n_7 ),
        .CYF(\could_multi_bursts.addr_buf_reg[40]_i_1_n_7 ),
        .CYG(\could_multi_bursts.addr_buf_reg[41]_i_1_n_7 ),
        .CYH(\could_multi_bursts.addr_buf_reg[42]_i_1_n_7 ),
        .GEA(\could_multi_bursts.addr_buf_reg[35]_i_1_n_5 ),
        .GEB(\could_multi_bursts.addr_buf_reg[36]_i_1_n_5 ),
        .GEC(\could_multi_bursts.addr_buf_reg[37]_i_1_n_5 ),
        .GED(\could_multi_bursts.addr_buf_reg[38]_i_1_n_5 ),
        .GEE(\could_multi_bursts.addr_buf_reg[39]_i_1_n_5 ),
        .GEF(\could_multi_bursts.addr_buf_reg[40]_i_1_n_5 ),
        .GEG(\could_multi_bursts.addr_buf_reg[41]_i_1_n_5 ),
        .GEH(\could_multi_bursts.addr_buf_reg[42]_i_1_n_5 ),
        .PROPA(\could_multi_bursts.addr_buf_reg[35]_i_1_n_8 ),
        .PROPB(\could_multi_bursts.addr_buf_reg[36]_i_1_n_8 ),
        .PROPC(\could_multi_bursts.addr_buf_reg[37]_i_1_n_8 ),
        .PROPD(\could_multi_bursts.addr_buf_reg[38]_i_1_n_8 ),
        .PROPE(\could_multi_bursts.addr_buf_reg[39]_i_1_n_8 ),
        .PROPF(\could_multi_bursts.addr_buf_reg[40]_i_1_n_8 ),
        .PROPG(\could_multi_bursts.addr_buf_reg[41]_i_1_n_8 ),
        .PROPH(\could_multi_bursts.addr_buf_reg[42]_i_1_n_8 ));
  FDRE \could_multi_bursts.addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(push),
        .D(\could_multi_bursts.addr_buf_reg[38]_i_1_n_6 ),
        .Q(in[35]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFC0C000003F3FC0C)) 
    \could_multi_bursts.addr_buf_reg[38]_i_1 
       (.GE(\could_multi_bursts.addr_buf_reg[38]_i_1_n_5 ),
        .I0(1'b1),
        .I1(in[35]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[38]),
        .I4(\could_multi_bursts.addr_buf_reg[37]_i_1_n_7 ),
        .O51(\could_multi_bursts.addr_buf_reg[38]_i_1_n_6 ),
        .O52(\could_multi_bursts.addr_buf_reg[38]_i_1_n_7 ),
        .PROP(\could_multi_bursts.addr_buf_reg[38]_i_1_n_8 ));
  FDRE \could_multi_bursts.addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(push),
        .D(\could_multi_bursts.addr_buf_reg[39]_i_1_n_6 ),
        .Q(in[36]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFC0C000003F3FC0C)) 
    \could_multi_bursts.addr_buf_reg[39]_i_1 
       (.GE(\could_multi_bursts.addr_buf_reg[39]_i_1_n_5 ),
        .I0(1'b1),
        .I1(in[36]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[39]),
        .I4(\could_multi_bursts.addr_buf_reg[37]_i_2_n_6 ),
        .O51(\could_multi_bursts.addr_buf_reg[39]_i_1_n_6 ),
        .O52(\could_multi_bursts.addr_buf_reg[39]_i_1_n_7 ),
        .PROP(\could_multi_bursts.addr_buf_reg[39]_i_1_n_8 ));
  FDRE \could_multi_bursts.addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\could_multi_bursts.addr_buf_reg[3]_i_1_n_6 ),
        .Q(in[0]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFE0E080809F9F606)) 
    \could_multi_bursts.addr_buf_reg[3]_i_1 
       (.GE(\could_multi_bursts.addr_buf_reg[3]_i_1_n_5 ),
        .I0(\could_multi_bursts.addr_step [3]),
        .I1(in[0]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[3]),
        .I4(1'b0),
        .O51(\could_multi_bursts.addr_buf_reg[3]_i_1_n_6 ),
        .O52(\could_multi_bursts.addr_buf_reg[3]_i_1_n_7 ),
        .PROP(\could_multi_bursts.addr_buf_reg[3]_i_1_n_8 ));
  FDRE \could_multi_bursts.addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(push),
        .D(\could_multi_bursts.addr_buf_reg[40]_i_1_n_6 ),
        .Q(in[37]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFC0C000003F3FC0C)) 
    \could_multi_bursts.addr_buf_reg[40]_i_1 
       (.GE(\could_multi_bursts.addr_buf_reg[40]_i_1_n_5 ),
        .I0(1'b1),
        .I1(in[37]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[40]),
        .I4(\could_multi_bursts.addr_buf_reg[39]_i_1_n_7 ),
        .O51(\could_multi_bursts.addr_buf_reg[40]_i_1_n_6 ),
        .O52(\could_multi_bursts.addr_buf_reg[40]_i_1_n_7 ),
        .PROP(\could_multi_bursts.addr_buf_reg[40]_i_1_n_8 ));
  FDRE \could_multi_bursts.addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(push),
        .D(\could_multi_bursts.addr_buf_reg[41]_i_1_n_6 ),
        .Q(in[38]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFC0C000003F3FC0C)) 
    \could_multi_bursts.addr_buf_reg[41]_i_1 
       (.GE(\could_multi_bursts.addr_buf_reg[41]_i_1_n_5 ),
        .I0(1'b1),
        .I1(in[38]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[41]),
        .I4(\could_multi_bursts.addr_buf_reg[37]_i_2_n_7 ),
        .O51(\could_multi_bursts.addr_buf_reg[41]_i_1_n_6 ),
        .O52(\could_multi_bursts.addr_buf_reg[41]_i_1_n_7 ),
        .PROP(\could_multi_bursts.addr_buf_reg[41]_i_1_n_8 ));
  FDRE \could_multi_bursts.addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(push),
        .D(\could_multi_bursts.addr_buf_reg[42]_i_1_n_6 ),
        .Q(in[39]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFC0C000003F3FC0C)) 
    \could_multi_bursts.addr_buf_reg[42]_i_1 
       (.GE(\could_multi_bursts.addr_buf_reg[42]_i_1_n_5 ),
        .I0(1'b1),
        .I1(in[39]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[42]),
        .I4(\could_multi_bursts.addr_buf_reg[41]_i_1_n_7 ),
        .O51(\could_multi_bursts.addr_buf_reg[42]_i_1_n_6 ),
        .O52(\could_multi_bursts.addr_buf_reg[42]_i_1_n_7 ),
        .PROP(\could_multi_bursts.addr_buf_reg[42]_i_1_n_8 ));
  FDRE \could_multi_bursts.addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(push),
        .D(\could_multi_bursts.addr_buf_reg[43]_i_1_n_6 ),
        .Q(in[40]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFC0C000003F3FC0C)) 
    \could_multi_bursts.addr_buf_reg[43]_i_1 
       (.GE(\could_multi_bursts.addr_buf_reg[43]_i_1_n_5 ),
        .I0(1'b1),
        .I1(in[40]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[43]),
        .I4(\could_multi_bursts.addr_buf_reg[37]_i_2_n_8 ),
        .O51(\could_multi_bursts.addr_buf_reg[43]_i_1_n_6 ),
        .O52(\could_multi_bursts.addr_buf_reg[43]_i_1_n_7 ),
        .PROP(\could_multi_bursts.addr_buf_reg[43]_i_1_n_8 ));
  FDRE \could_multi_bursts.addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(push),
        .D(\could_multi_bursts.addr_buf_reg[44]_i_1_n_6 ),
        .Q(in[41]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFC0C000003F3FC0C)) 
    \could_multi_bursts.addr_buf_reg[44]_i_1 
       (.GE(\could_multi_bursts.addr_buf_reg[44]_i_1_n_5 ),
        .I0(1'b1),
        .I1(in[41]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[44]),
        .I4(\could_multi_bursts.addr_buf_reg[43]_i_1_n_7 ),
        .O51(\could_multi_bursts.addr_buf_reg[44]_i_1_n_6 ),
        .O52(\could_multi_bursts.addr_buf_reg[44]_i_1_n_7 ),
        .PROP(\could_multi_bursts.addr_buf_reg[44]_i_1_n_8 ));
  FDRE \could_multi_bursts.addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(push),
        .D(\could_multi_bursts.addr_buf_reg[45]_i_1_n_6 ),
        .Q(in[42]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFC0C000003F3FC0C)) 
    \could_multi_bursts.addr_buf_reg[45]_i_1 
       (.GE(\could_multi_bursts.addr_buf_reg[45]_i_1_n_5 ),
        .I0(1'b1),
        .I1(in[42]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[45]),
        .I4(\could_multi_bursts.addr_buf_reg[45]_i_2_n_5 ),
        .O51(\could_multi_bursts.addr_buf_reg[45]_i_1_n_6 ),
        .O52(\could_multi_bursts.addr_buf_reg[45]_i_1_n_7 ),
        .PROP(\could_multi_bursts.addr_buf_reg[45]_i_1_n_8 ));
  LOOKAHEAD8 #(
    .LOOKB("TRUE"),
    .LOOKD("TRUE"),
    .LOOKF("TRUE"),
    .LOOKH("TRUE")) 
    \could_multi_bursts.addr_buf_reg[45]_i_2 
       (.CIN(\could_multi_bursts.addr_buf_reg[37]_i_2_n_8 ),
        .COUTB(\could_multi_bursts.addr_buf_reg[45]_i_2_n_5 ),
        .COUTD(\could_multi_bursts.addr_buf_reg[45]_i_2_n_6 ),
        .COUTF(\could_multi_bursts.addr_buf_reg[45]_i_2_n_7 ),
        .COUTH(\could_multi_bursts.addr_buf_reg[45]_i_2_n_8 ),
        .CYA(\could_multi_bursts.addr_buf_reg[43]_i_1_n_7 ),
        .CYB(\could_multi_bursts.addr_buf_reg[44]_i_1_n_7 ),
        .CYC(\could_multi_bursts.addr_buf_reg[45]_i_1_n_7 ),
        .CYD(\could_multi_bursts.addr_buf_reg[46]_i_1_n_7 ),
        .CYE(\could_multi_bursts.addr_buf_reg[47]_i_1_n_7 ),
        .CYF(\could_multi_bursts.addr_buf_reg[48]_i_1_n_7 ),
        .CYG(\could_multi_bursts.addr_buf_reg[49]_i_1_n_7 ),
        .CYH(\could_multi_bursts.addr_buf_reg[50]_i_1_n_7 ),
        .GEA(\could_multi_bursts.addr_buf_reg[43]_i_1_n_5 ),
        .GEB(\could_multi_bursts.addr_buf_reg[44]_i_1_n_5 ),
        .GEC(\could_multi_bursts.addr_buf_reg[45]_i_1_n_5 ),
        .GED(\could_multi_bursts.addr_buf_reg[46]_i_1_n_5 ),
        .GEE(\could_multi_bursts.addr_buf_reg[47]_i_1_n_5 ),
        .GEF(\could_multi_bursts.addr_buf_reg[48]_i_1_n_5 ),
        .GEG(\could_multi_bursts.addr_buf_reg[49]_i_1_n_5 ),
        .GEH(\could_multi_bursts.addr_buf_reg[50]_i_1_n_5 ),
        .PROPA(\could_multi_bursts.addr_buf_reg[43]_i_1_n_8 ),
        .PROPB(\could_multi_bursts.addr_buf_reg[44]_i_1_n_8 ),
        .PROPC(\could_multi_bursts.addr_buf_reg[45]_i_1_n_8 ),
        .PROPD(\could_multi_bursts.addr_buf_reg[46]_i_1_n_8 ),
        .PROPE(\could_multi_bursts.addr_buf_reg[47]_i_1_n_8 ),
        .PROPF(\could_multi_bursts.addr_buf_reg[48]_i_1_n_8 ),
        .PROPG(\could_multi_bursts.addr_buf_reg[49]_i_1_n_8 ),
        .PROPH(\could_multi_bursts.addr_buf_reg[50]_i_1_n_8 ));
  FDRE \could_multi_bursts.addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(push),
        .D(\could_multi_bursts.addr_buf_reg[46]_i_1_n_6 ),
        .Q(in[43]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFC0C000003F3FC0C)) 
    \could_multi_bursts.addr_buf_reg[46]_i_1 
       (.GE(\could_multi_bursts.addr_buf_reg[46]_i_1_n_5 ),
        .I0(1'b1),
        .I1(in[43]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[46]),
        .I4(\could_multi_bursts.addr_buf_reg[45]_i_1_n_7 ),
        .O51(\could_multi_bursts.addr_buf_reg[46]_i_1_n_6 ),
        .O52(\could_multi_bursts.addr_buf_reg[46]_i_1_n_7 ),
        .PROP(\could_multi_bursts.addr_buf_reg[46]_i_1_n_8 ));
  FDRE \could_multi_bursts.addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(push),
        .D(\could_multi_bursts.addr_buf_reg[47]_i_1_n_6 ),
        .Q(in[44]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFC0C000003F3FC0C)) 
    \could_multi_bursts.addr_buf_reg[47]_i_1 
       (.GE(\could_multi_bursts.addr_buf_reg[47]_i_1_n_5 ),
        .I0(1'b1),
        .I1(in[44]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[47]),
        .I4(\could_multi_bursts.addr_buf_reg[45]_i_2_n_6 ),
        .O51(\could_multi_bursts.addr_buf_reg[47]_i_1_n_6 ),
        .O52(\could_multi_bursts.addr_buf_reg[47]_i_1_n_7 ),
        .PROP(\could_multi_bursts.addr_buf_reg[47]_i_1_n_8 ));
  FDRE \could_multi_bursts.addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(push),
        .D(\could_multi_bursts.addr_buf_reg[48]_i_1_n_6 ),
        .Q(in[45]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFC0C000003F3FC0C)) 
    \could_multi_bursts.addr_buf_reg[48]_i_1 
       (.GE(\could_multi_bursts.addr_buf_reg[48]_i_1_n_5 ),
        .I0(1'b1),
        .I1(in[45]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[48]),
        .I4(\could_multi_bursts.addr_buf_reg[47]_i_1_n_7 ),
        .O51(\could_multi_bursts.addr_buf_reg[48]_i_1_n_6 ),
        .O52(\could_multi_bursts.addr_buf_reg[48]_i_1_n_7 ),
        .PROP(\could_multi_bursts.addr_buf_reg[48]_i_1_n_8 ));
  FDRE \could_multi_bursts.addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(push),
        .D(\could_multi_bursts.addr_buf_reg[49]_i_1_n_6 ),
        .Q(in[46]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFC0C000003F3FC0C)) 
    \could_multi_bursts.addr_buf_reg[49]_i_1 
       (.GE(\could_multi_bursts.addr_buf_reg[49]_i_1_n_5 ),
        .I0(1'b1),
        .I1(in[46]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[49]),
        .I4(\could_multi_bursts.addr_buf_reg[45]_i_2_n_7 ),
        .O51(\could_multi_bursts.addr_buf_reg[49]_i_1_n_6 ),
        .O52(\could_multi_bursts.addr_buf_reg[49]_i_1_n_7 ),
        .PROP(\could_multi_bursts.addr_buf_reg[49]_i_1_n_8 ));
  FDRE \could_multi_bursts.addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(\could_multi_bursts.addr_buf_reg[4]_i_1_n_6 ),
        .Q(in[1]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFE0E080809F9F606)) 
    \could_multi_bursts.addr_buf_reg[4]_i_1 
       (.GE(\could_multi_bursts.addr_buf_reg[4]_i_1_n_5 ),
        .I0(\could_multi_bursts.addr_step [4]),
        .I1(in[1]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[4]),
        .I4(\could_multi_bursts.addr_buf_reg[3]_i_1_n_7 ),
        .O51(\could_multi_bursts.addr_buf_reg[4]_i_1_n_6 ),
        .O52(\could_multi_bursts.addr_buf_reg[4]_i_1_n_7 ),
        .PROP(\could_multi_bursts.addr_buf_reg[4]_i_1_n_8 ));
  FDRE \could_multi_bursts.addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(push),
        .D(\could_multi_bursts.addr_buf_reg[50]_i_1_n_6 ),
        .Q(in[47]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFC0C000003F3FC0C)) 
    \could_multi_bursts.addr_buf_reg[50]_i_1 
       (.GE(\could_multi_bursts.addr_buf_reg[50]_i_1_n_5 ),
        .I0(1'b1),
        .I1(in[47]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[50]),
        .I4(\could_multi_bursts.addr_buf_reg[49]_i_1_n_7 ),
        .O51(\could_multi_bursts.addr_buf_reg[50]_i_1_n_6 ),
        .O52(\could_multi_bursts.addr_buf_reg[50]_i_1_n_7 ),
        .PROP(\could_multi_bursts.addr_buf_reg[50]_i_1_n_8 ));
  FDRE \could_multi_bursts.addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(push),
        .D(\could_multi_bursts.addr_buf_reg[51]_i_1_n_6 ),
        .Q(in[48]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFC0C000003F3FC0C)) 
    \could_multi_bursts.addr_buf_reg[51]_i_1 
       (.GE(\could_multi_bursts.addr_buf_reg[51]_i_1_n_5 ),
        .I0(1'b1),
        .I1(in[48]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[51]),
        .I4(\could_multi_bursts.addr_buf_reg[45]_i_2_n_8 ),
        .O51(\could_multi_bursts.addr_buf_reg[51]_i_1_n_6 ),
        .O52(\could_multi_bursts.addr_buf_reg[51]_i_1_n_7 ),
        .PROP(\could_multi_bursts.addr_buf_reg[51]_i_1_n_8 ));
  FDRE \could_multi_bursts.addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(push),
        .D(\could_multi_bursts.addr_buf_reg[52]_i_1_n_6 ),
        .Q(in[49]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFC0C000003F3FC0C)) 
    \could_multi_bursts.addr_buf_reg[52]_i_1 
       (.GE(\could_multi_bursts.addr_buf_reg[52]_i_1_n_5 ),
        .I0(1'b1),
        .I1(in[49]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[52]),
        .I4(\could_multi_bursts.addr_buf_reg[51]_i_1_n_7 ),
        .O51(\could_multi_bursts.addr_buf_reg[52]_i_1_n_6 ),
        .O52(\could_multi_bursts.addr_buf_reg[52]_i_1_n_7 ),
        .PROP(\could_multi_bursts.addr_buf_reg[52]_i_1_n_8 ));
  FDRE \could_multi_bursts.addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(push),
        .D(\could_multi_bursts.addr_buf_reg[53]_i_1_n_6 ),
        .Q(in[50]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFC0C000003F3FC0C)) 
    \could_multi_bursts.addr_buf_reg[53]_i_1 
       (.GE(\could_multi_bursts.addr_buf_reg[53]_i_1_n_5 ),
        .I0(1'b1),
        .I1(in[50]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[53]),
        .I4(\could_multi_bursts.addr_buf_reg[53]_i_2_n_5 ),
        .O51(\could_multi_bursts.addr_buf_reg[53]_i_1_n_6 ),
        .O52(\could_multi_bursts.addr_buf_reg[53]_i_1_n_7 ),
        .PROP(\could_multi_bursts.addr_buf_reg[53]_i_1_n_8 ));
  LOOKAHEAD8 #(
    .LOOKB("TRUE"),
    .LOOKD("TRUE"),
    .LOOKF("TRUE"),
    .LOOKH("TRUE")) 
    \could_multi_bursts.addr_buf_reg[53]_i_2 
       (.CIN(\could_multi_bursts.addr_buf_reg[45]_i_2_n_8 ),
        .COUTB(\could_multi_bursts.addr_buf_reg[53]_i_2_n_5 ),
        .COUTD(\could_multi_bursts.addr_buf_reg[53]_i_2_n_6 ),
        .COUTF(\could_multi_bursts.addr_buf_reg[53]_i_2_n_7 ),
        .COUTH(\could_multi_bursts.addr_buf_reg[53]_i_2_n_8 ),
        .CYA(\could_multi_bursts.addr_buf_reg[51]_i_1_n_7 ),
        .CYB(\could_multi_bursts.addr_buf_reg[52]_i_1_n_7 ),
        .CYC(\could_multi_bursts.addr_buf_reg[53]_i_1_n_7 ),
        .CYD(\could_multi_bursts.addr_buf_reg[54]_i_1_n_7 ),
        .CYE(\could_multi_bursts.addr_buf_reg[55]_i_1_n_7 ),
        .CYF(\could_multi_bursts.addr_buf_reg[56]_i_1_n_7 ),
        .CYG(\could_multi_bursts.addr_buf_reg[57]_i_1_n_7 ),
        .CYH(\could_multi_bursts.addr_buf_reg[58]_i_1_n_7 ),
        .GEA(\could_multi_bursts.addr_buf_reg[51]_i_1_n_5 ),
        .GEB(\could_multi_bursts.addr_buf_reg[52]_i_1_n_5 ),
        .GEC(\could_multi_bursts.addr_buf_reg[53]_i_1_n_5 ),
        .GED(\could_multi_bursts.addr_buf_reg[54]_i_1_n_5 ),
        .GEE(\could_multi_bursts.addr_buf_reg[55]_i_1_n_5 ),
        .GEF(\could_multi_bursts.addr_buf_reg[56]_i_1_n_5 ),
        .GEG(\could_multi_bursts.addr_buf_reg[57]_i_1_n_5 ),
        .GEH(\could_multi_bursts.addr_buf_reg[58]_i_1_n_5 ),
        .PROPA(\could_multi_bursts.addr_buf_reg[51]_i_1_n_8 ),
        .PROPB(\could_multi_bursts.addr_buf_reg[52]_i_1_n_8 ),
        .PROPC(\could_multi_bursts.addr_buf_reg[53]_i_1_n_8 ),
        .PROPD(\could_multi_bursts.addr_buf_reg[54]_i_1_n_8 ),
        .PROPE(\could_multi_bursts.addr_buf_reg[55]_i_1_n_8 ),
        .PROPF(\could_multi_bursts.addr_buf_reg[56]_i_1_n_8 ),
        .PROPG(\could_multi_bursts.addr_buf_reg[57]_i_1_n_8 ),
        .PROPH(\could_multi_bursts.addr_buf_reg[58]_i_1_n_8 ));
  FDRE \could_multi_bursts.addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(push),
        .D(\could_multi_bursts.addr_buf_reg[54]_i_1_n_6 ),
        .Q(in[51]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFC0C000003F3FC0C)) 
    \could_multi_bursts.addr_buf_reg[54]_i_1 
       (.GE(\could_multi_bursts.addr_buf_reg[54]_i_1_n_5 ),
        .I0(1'b1),
        .I1(in[51]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[54]),
        .I4(\could_multi_bursts.addr_buf_reg[53]_i_1_n_7 ),
        .O51(\could_multi_bursts.addr_buf_reg[54]_i_1_n_6 ),
        .O52(\could_multi_bursts.addr_buf_reg[54]_i_1_n_7 ),
        .PROP(\could_multi_bursts.addr_buf_reg[54]_i_1_n_8 ));
  FDRE \could_multi_bursts.addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(push),
        .D(\could_multi_bursts.addr_buf_reg[55]_i_1_n_6 ),
        .Q(in[52]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFC0C000003F3FC0C)) 
    \could_multi_bursts.addr_buf_reg[55]_i_1 
       (.GE(\could_multi_bursts.addr_buf_reg[55]_i_1_n_5 ),
        .I0(1'b1),
        .I1(in[52]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[55]),
        .I4(\could_multi_bursts.addr_buf_reg[53]_i_2_n_6 ),
        .O51(\could_multi_bursts.addr_buf_reg[55]_i_1_n_6 ),
        .O52(\could_multi_bursts.addr_buf_reg[55]_i_1_n_7 ),
        .PROP(\could_multi_bursts.addr_buf_reg[55]_i_1_n_8 ));
  FDRE \could_multi_bursts.addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(push),
        .D(\could_multi_bursts.addr_buf_reg[56]_i_1_n_6 ),
        .Q(in[53]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFC0C000003F3FC0C)) 
    \could_multi_bursts.addr_buf_reg[56]_i_1 
       (.GE(\could_multi_bursts.addr_buf_reg[56]_i_1_n_5 ),
        .I0(1'b1),
        .I1(in[53]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[56]),
        .I4(\could_multi_bursts.addr_buf_reg[55]_i_1_n_7 ),
        .O51(\could_multi_bursts.addr_buf_reg[56]_i_1_n_6 ),
        .O52(\could_multi_bursts.addr_buf_reg[56]_i_1_n_7 ),
        .PROP(\could_multi_bursts.addr_buf_reg[56]_i_1_n_8 ));
  FDRE \could_multi_bursts.addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(push),
        .D(\could_multi_bursts.addr_buf_reg[57]_i_1_n_6 ),
        .Q(in[54]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFC0C000003F3FC0C)) 
    \could_multi_bursts.addr_buf_reg[57]_i_1 
       (.GE(\could_multi_bursts.addr_buf_reg[57]_i_1_n_5 ),
        .I0(1'b1),
        .I1(in[54]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[57]),
        .I4(\could_multi_bursts.addr_buf_reg[53]_i_2_n_7 ),
        .O51(\could_multi_bursts.addr_buf_reg[57]_i_1_n_6 ),
        .O52(\could_multi_bursts.addr_buf_reg[57]_i_1_n_7 ),
        .PROP(\could_multi_bursts.addr_buf_reg[57]_i_1_n_8 ));
  FDRE \could_multi_bursts.addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(push),
        .D(\could_multi_bursts.addr_buf_reg[58]_i_1_n_6 ),
        .Q(in[55]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFC0C000003F3FC0C)) 
    \could_multi_bursts.addr_buf_reg[58]_i_1 
       (.GE(\could_multi_bursts.addr_buf_reg[58]_i_1_n_5 ),
        .I0(1'b1),
        .I1(in[55]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[58]),
        .I4(\could_multi_bursts.addr_buf_reg[57]_i_1_n_7 ),
        .O51(\could_multi_bursts.addr_buf_reg[58]_i_1_n_6 ),
        .O52(\could_multi_bursts.addr_buf_reg[58]_i_1_n_7 ),
        .PROP(\could_multi_bursts.addr_buf_reg[58]_i_1_n_8 ));
  FDRE \could_multi_bursts.addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(push),
        .D(\could_multi_bursts.addr_buf_reg[59]_i_1_n_6 ),
        .Q(in[56]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFC0C000003F3FC0C)) 
    \could_multi_bursts.addr_buf_reg[59]_i_1 
       (.GE(\could_multi_bursts.addr_buf_reg[59]_i_1_n_5 ),
        .I0(1'b1),
        .I1(in[56]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[59]),
        .I4(\could_multi_bursts.addr_buf_reg[53]_i_2_n_8 ),
        .O51(\could_multi_bursts.addr_buf_reg[59]_i_1_n_6 ),
        .O52(\could_multi_bursts.addr_buf_reg[59]_i_1_n_7 ),
        .PROP(\could_multi_bursts.addr_buf_reg[59]_i_1_n_8 ));
  FDRE \could_multi_bursts.addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(\could_multi_bursts.addr_buf_reg[5]_i_1_n_6 ),
        .Q(in[2]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFE0E080809F9F606)) 
    \could_multi_bursts.addr_buf_reg[5]_i_1 
       (.GE(\could_multi_bursts.addr_buf_reg[5]_i_1_n_5 ),
        .I0(\could_multi_bursts.addr_step [5]),
        .I1(in[2]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[5]),
        .I4(\could_multi_bursts.addr_buf_reg[5]_i_2_n_5 ),
        .O51(\could_multi_bursts.addr_buf_reg[5]_i_1_n_6 ),
        .O52(\could_multi_bursts.addr_buf_reg[5]_i_1_n_7 ),
        .PROP(\could_multi_bursts.addr_buf_reg[5]_i_1_n_8 ));
  LOOKAHEAD8 #(
    .LOOKB("FALSE"),
    .LOOKD("TRUE"),
    .LOOKF("TRUE"),
    .LOOKH("TRUE")) 
    \could_multi_bursts.addr_buf_reg[5]_i_2 
       (.CIN(1'b0),
        .COUTB(\could_multi_bursts.addr_buf_reg[5]_i_2_n_5 ),
        .COUTD(\could_multi_bursts.addr_buf_reg[5]_i_2_n_6 ),
        .COUTF(\could_multi_bursts.addr_buf_reg[5]_i_2_n_7 ),
        .COUTH(\could_multi_bursts.addr_buf_reg[5]_i_2_n_8 ),
        .CYA(\could_multi_bursts.addr_buf_reg[3]_i_1_n_7 ),
        .CYB(\could_multi_bursts.addr_buf_reg[4]_i_1_n_7 ),
        .CYC(\could_multi_bursts.addr_buf_reg[5]_i_1_n_7 ),
        .CYD(\could_multi_bursts.addr_buf_reg[6]_i_1_n_7 ),
        .CYE(\could_multi_bursts.addr_buf_reg[7]_i_1_n_7 ),
        .CYF(\could_multi_bursts.addr_buf_reg[8]_i_1_n_7 ),
        .CYG(\could_multi_bursts.addr_buf_reg[9]_i_1_n_7 ),
        .CYH(\could_multi_bursts.addr_buf_reg[10]_i_1_n_7 ),
        .GEA(\could_multi_bursts.addr_buf_reg[3]_i_1_n_5 ),
        .GEB(\could_multi_bursts.addr_buf_reg[4]_i_1_n_5 ),
        .GEC(\could_multi_bursts.addr_buf_reg[5]_i_1_n_5 ),
        .GED(\could_multi_bursts.addr_buf_reg[6]_i_1_n_5 ),
        .GEE(\could_multi_bursts.addr_buf_reg[7]_i_1_n_5 ),
        .GEF(\could_multi_bursts.addr_buf_reg[8]_i_1_n_5 ),
        .GEG(\could_multi_bursts.addr_buf_reg[9]_i_1_n_5 ),
        .GEH(\could_multi_bursts.addr_buf_reg[10]_i_1_n_5 ),
        .PROPA(\could_multi_bursts.addr_buf_reg[3]_i_1_n_8 ),
        .PROPB(\could_multi_bursts.addr_buf_reg[4]_i_1_n_8 ),
        .PROPC(\could_multi_bursts.addr_buf_reg[5]_i_1_n_8 ),
        .PROPD(\could_multi_bursts.addr_buf_reg[6]_i_1_n_8 ),
        .PROPE(\could_multi_bursts.addr_buf_reg[7]_i_1_n_8 ),
        .PROPF(\could_multi_bursts.addr_buf_reg[8]_i_1_n_8 ),
        .PROPG(\could_multi_bursts.addr_buf_reg[9]_i_1_n_8 ),
        .PROPH(\could_multi_bursts.addr_buf_reg[10]_i_1_n_8 ));
  FDRE \could_multi_bursts.addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(push),
        .D(\could_multi_bursts.addr_buf_reg[60]_i_1_n_6 ),
        .Q(in[57]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFC0C000003F3FC0C)) 
    \could_multi_bursts.addr_buf_reg[60]_i_1 
       (.GE(\could_multi_bursts.addr_buf_reg[60]_i_1_n_5 ),
        .I0(1'b1),
        .I1(in[57]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[60]),
        .I4(\could_multi_bursts.addr_buf_reg[59]_i_1_n_7 ),
        .O51(\could_multi_bursts.addr_buf_reg[60]_i_1_n_6 ),
        .O52(\could_multi_bursts.addr_buf_reg[60]_i_1_n_7 ),
        .PROP(\could_multi_bursts.addr_buf_reg[60]_i_1_n_8 ));
  FDRE \could_multi_bursts.addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(push),
        .D(\could_multi_bursts.addr_buf_reg[61]_i_1_n_6 ),
        .Q(in[58]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFC0C000003F3FC0C)) 
    \could_multi_bursts.addr_buf_reg[61]_i_1 
       (.GE(\could_multi_bursts.addr_buf_reg[61]_i_1_n_5 ),
        .I0(1'b1),
        .I1(in[58]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[61]),
        .I4(\could_multi_bursts.addr_buf_reg[61]_i_2_n_5 ),
        .O51(\could_multi_bursts.addr_buf_reg[61]_i_1_n_6 ),
        .O52(\could_multi_bursts.addr_buf_reg[61]_i_1_n_7 ),
        .PROP(\could_multi_bursts.addr_buf_reg[61]_i_1_n_8 ));
  (* KEEP = "yes" *) 
  LOOKAHEAD8 #(
    .LOOKB("TRUE"),
    .LOOKD("TRUE"),
    .LOOKF("TRUE"),
    .LOOKH("FALSE")) 
    \could_multi_bursts.addr_buf_reg[61]_i_2 
       (.CIN(\could_multi_bursts.addr_buf_reg[53]_i_2_n_8 ),
        .COUTB(\could_multi_bursts.addr_buf_reg[61]_i_2_n_5 ),
        .COUTD(\could_multi_bursts.addr_buf_reg[61]_i_2_n_6 ),
        .COUTF(\could_multi_bursts.addr_buf_reg[61]_i_2_n_7 ),
        .COUTH(\NLW_could_multi_bursts.addr_buf_reg[61]_i_2_COUTH_UNCONNECTED ),
        .CYA(\could_multi_bursts.addr_buf_reg[59]_i_1_n_7 ),
        .CYB(\could_multi_bursts.addr_buf_reg[60]_i_1_n_7 ),
        .CYC(\could_multi_bursts.addr_buf_reg[61]_i_1_n_7 ),
        .CYD(\could_multi_bursts.addr_buf_reg[62]_i_1_n_7 ),
        .CYE(\could_multi_bursts.addr_buf_reg[63]_i_1_n_7 ),
        .CYF(\NLW_could_multi_bursts.addr_buf_reg[61]_i_2_CYF_UNCONNECTED ),
        .CYG(\NLW_could_multi_bursts.addr_buf_reg[61]_i_2_CYG_UNCONNECTED ),
        .CYH(\NLW_could_multi_bursts.addr_buf_reg[61]_i_2_CYH_UNCONNECTED ),
        .GEA(\could_multi_bursts.addr_buf_reg[59]_i_1_n_5 ),
        .GEB(\could_multi_bursts.addr_buf_reg[60]_i_1_n_5 ),
        .GEC(\could_multi_bursts.addr_buf_reg[61]_i_1_n_5 ),
        .GED(\could_multi_bursts.addr_buf_reg[62]_i_1_n_5 ),
        .GEE(\could_multi_bursts.addr_buf_reg[63]_i_1_n_5 ),
        .GEF(\NLW_could_multi_bursts.addr_buf_reg[61]_i_2_GEF_UNCONNECTED ),
        .GEG(\NLW_could_multi_bursts.addr_buf_reg[61]_i_2_GEG_UNCONNECTED ),
        .GEH(\NLW_could_multi_bursts.addr_buf_reg[61]_i_2_GEH_UNCONNECTED ),
        .PROPA(\could_multi_bursts.addr_buf_reg[59]_i_1_n_8 ),
        .PROPB(\could_multi_bursts.addr_buf_reg[60]_i_1_n_8 ),
        .PROPC(\could_multi_bursts.addr_buf_reg[61]_i_1_n_8 ),
        .PROPD(\could_multi_bursts.addr_buf_reg[62]_i_1_n_8 ),
        .PROPE(\could_multi_bursts.addr_buf_reg[63]_i_1_n_8 ),
        .PROPF(\NLW_could_multi_bursts.addr_buf_reg[61]_i_2_PROPF_UNCONNECTED ),
        .PROPG(\NLW_could_multi_bursts.addr_buf_reg[61]_i_2_PROPG_UNCONNECTED ),
        .PROPH(\NLW_could_multi_bursts.addr_buf_reg[61]_i_2_PROPH_UNCONNECTED ));
  FDRE \could_multi_bursts.addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(push),
        .D(\could_multi_bursts.addr_buf_reg[62]_i_1_n_6 ),
        .Q(in[59]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFC0C000003F3FC0C)) 
    \could_multi_bursts.addr_buf_reg[62]_i_1 
       (.GE(\could_multi_bursts.addr_buf_reg[62]_i_1_n_5 ),
        .I0(1'b1),
        .I1(in[59]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[62]),
        .I4(\could_multi_bursts.addr_buf_reg[61]_i_1_n_7 ),
        .O51(\could_multi_bursts.addr_buf_reg[62]_i_1_n_6 ),
        .O52(\could_multi_bursts.addr_buf_reg[62]_i_1_n_7 ),
        .PROP(\could_multi_bursts.addr_buf_reg[62]_i_1_n_8 ));
  FDRE \could_multi_bursts.addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(push),
        .D(\could_multi_bursts.addr_buf_reg[63]_i_1_n_6 ),
        .Q(in[60]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hCFC0CFC0303FCFC0)) 
    \could_multi_bursts.addr_buf_reg[63]_i_1 
       (.GE(\could_multi_bursts.addr_buf_reg[63]_i_1_n_5 ),
        .I0(1'b1),
        .I1(sect_addr_buf[63]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(in[60]),
        .I4(\could_multi_bursts.addr_buf_reg[61]_i_2_n_6 ),
        .O51(\could_multi_bursts.addr_buf_reg[63]_i_1_n_6 ),
        .O52(\could_multi_bursts.addr_buf_reg[63]_i_1_n_7 ),
        .PROP(\could_multi_bursts.addr_buf_reg[63]_i_1_n_8 ));
  FDRE \could_multi_bursts.addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(\could_multi_bursts.addr_buf_reg[6]_i_1_n_6 ),
        .Q(in[3]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFE0E080809F9F606)) 
    \could_multi_bursts.addr_buf_reg[6]_i_1 
       (.GE(\could_multi_bursts.addr_buf_reg[6]_i_1_n_5 ),
        .I0(\could_multi_bursts.addr_step [6]),
        .I1(in[3]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[6]),
        .I4(\could_multi_bursts.addr_buf_reg[5]_i_1_n_7 ),
        .O51(\could_multi_bursts.addr_buf_reg[6]_i_1_n_6 ),
        .O52(\could_multi_bursts.addr_buf_reg[6]_i_1_n_7 ),
        .PROP(\could_multi_bursts.addr_buf_reg[6]_i_1_n_8 ));
  FDRE \could_multi_bursts.addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(\could_multi_bursts.addr_buf_reg[7]_i_1_n_6 ),
        .Q(in[4]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFE0E080809F9F606)) 
    \could_multi_bursts.addr_buf_reg[7]_i_1 
       (.GE(\could_multi_bursts.addr_buf_reg[7]_i_1_n_5 ),
        .I0(\could_multi_bursts.addr_step [7]),
        .I1(in[4]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[7]),
        .I4(\could_multi_bursts.addr_buf_reg[5]_i_2_n_6 ),
        .O51(\could_multi_bursts.addr_buf_reg[7]_i_1_n_6 ),
        .O52(\could_multi_bursts.addr_buf_reg[7]_i_1_n_7 ),
        .PROP(\could_multi_bursts.addr_buf_reg[7]_i_1_n_8 ));
  FDRE \could_multi_bursts.addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(\could_multi_bursts.addr_buf_reg[8]_i_1_n_6 ),
        .Q(in[5]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFE0E080809F9F606)) 
    \could_multi_bursts.addr_buf_reg[8]_i_1 
       (.GE(\could_multi_bursts.addr_buf_reg[8]_i_1_n_5 ),
        .I0(\could_multi_bursts.addr_step [8]),
        .I1(in[5]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[8]),
        .I4(\could_multi_bursts.addr_buf_reg[7]_i_1_n_7 ),
        .O51(\could_multi_bursts.addr_buf_reg[8]_i_1_n_6 ),
        .O52(\could_multi_bursts.addr_buf_reg[8]_i_1_n_7 ),
        .PROP(\could_multi_bursts.addr_buf_reg[8]_i_1_n_8 ));
  FDRE \could_multi_bursts.addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(\could_multi_bursts.addr_buf_reg[9]_i_1_n_6 ),
        .Q(in[6]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFE0E080809F9F606)) 
    \could_multi_bursts.addr_buf_reg[9]_i_1 
       (.GE(\could_multi_bursts.addr_buf_reg[9]_i_1_n_5 ),
        .I0(\could_multi_bursts.addr_step [9]),
        .I1(in[6]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[9]),
        .I4(\could_multi_bursts.addr_buf_reg[5]_i_2_n_7 ),
        .O51(\could_multi_bursts.addr_buf_reg[9]_i_1_n_6 ),
        .O52(\could_multi_bursts.addr_buf_reg[9]_i_1_n_7 ),
        .PROP(\could_multi_bursts.addr_buf_reg[9]_i_1_n_8 ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_step[3]_i_1 
       (.I0(\could_multi_bursts.last_loop_reg_n_5 ),
        .I1(\sect_len_buf_reg_n_5_[0] ),
        .O(\could_multi_bursts.addr_step1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \could_multi_bursts.addr_step[4]_i_1 
       (.I0(\could_multi_bursts.last_loop_reg_n_5 ),
        .I1(\sect_len_buf_reg_n_5_[0] ),
        .I2(\sect_len_buf_reg_n_5_[1] ),
        .O(\could_multi_bursts.addr_step1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT4 #(
    .INIT(16'h28A0)) 
    \could_multi_bursts.addr_step[5]_i_1 
       (.I0(\could_multi_bursts.last_loop_reg_n_5 ),
        .I1(\sect_len_buf_reg_n_5_[0] ),
        .I2(\sect_len_buf_reg_n_5_[2] ),
        .I3(\sect_len_buf_reg_n_5_[1] ),
        .O(\could_multi_bursts.addr_step[5]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT5 #(
    .INIT(32'h28A0A0A0)) 
    \could_multi_bursts.addr_step[6]_i_1 
       (.I0(\could_multi_bursts.last_loop_reg_n_5 ),
        .I1(\sect_len_buf_reg_n_5_[0] ),
        .I2(\sect_len_buf_reg_n_5_[3] ),
        .I3(\sect_len_buf_reg_n_5_[2] ),
        .I4(\sect_len_buf_reg_n_5_[1] ),
        .O(\could_multi_bursts.addr_step[6]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h28A0A0A0A0A0A0A0)) 
    \could_multi_bursts.addr_step[7]_i_1 
       (.I0(\could_multi_bursts.last_loop_reg_n_5 ),
        .I1(\sect_len_buf_reg_n_5_[0] ),
        .I2(\sect_len_buf_reg_n_5_[4] ),
        .I3(\sect_len_buf_reg_n_5_[3] ),
        .I4(\sect_len_buf_reg_n_5_[1] ),
        .I5(\sect_len_buf_reg_n_5_[2] ),
        .O(\could_multi_bursts.addr_step[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'h4B)) 
    \could_multi_bursts.addr_step[8]_i_1 
       (.I0(\sect_len_buf_reg_n_5_[5] ),
        .I1(\could_multi_bursts.last_loop_reg_n_5 ),
        .I2(\could_multi_bursts.addr_step[9]_i_2_n_5 ),
        .O(\could_multi_bursts.addr_step1 [5]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hB0)) 
    \could_multi_bursts.addr_step[9]_i_1 
       (.I0(\sect_len_buf_reg_n_5_[5] ),
        .I1(\could_multi_bursts.last_loop_reg_n_5 ),
        .I2(\could_multi_bursts.addr_step[9]_i_2_n_5 ),
        .O(\could_multi_bursts.addr_step1 [6]));
  LUT6 #(
    .INIT(64'hD555555555555555)) 
    \could_multi_bursts.addr_step[9]_i_2 
       (.I0(\could_multi_bursts.last_loop_reg_n_5 ),
        .I1(\sect_len_buf_reg_n_5_[0] ),
        .I2(\sect_len_buf_reg_n_5_[3] ),
        .I3(\sect_len_buf_reg_n_5_[1] ),
        .I4(\sect_len_buf_reg_n_5_[2] ),
        .I5(\sect_len_buf_reg_n_5_[4] ),
        .O(\could_multi_bursts.addr_step[9]_i_2_n_5 ));
  FDRE \could_multi_bursts.addr_step_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\could_multi_bursts.addr_step1 [0]),
        .Q(\could_multi_bursts.addr_step [3]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_step_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(\could_multi_bursts.addr_step1 [1]),
        .Q(\could_multi_bursts.addr_step [4]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_step_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(\could_multi_bursts.addr_step[5]_i_1_n_5 ),
        .Q(\could_multi_bursts.addr_step [5]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_step_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(\could_multi_bursts.addr_step[6]_i_1_n_5 ),
        .Q(\could_multi_bursts.addr_step [6]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_step_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(\could_multi_bursts.addr_step[7]_i_1_n_5 ),
        .Q(\could_multi_bursts.addr_step [7]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_step_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(\could_multi_bursts.addr_step1 [5]),
        .Q(\could_multi_bursts.addr_step [8]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_step_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(\could_multi_bursts.addr_step1 [6]),
        .Q(\could_multi_bursts.addr_step [9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hDC)) 
    \could_multi_bursts.burst_valid_i_1 
       (.I0(AWREADY_Dummy_1),
        .I1(push),
        .I2(AWVALID_Dummy_0),
        .O(\could_multi_bursts.burst_valid_i_1_n_5 ));
  FDRE \could_multi_bursts.burst_valid_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\could_multi_bursts.burst_valid_i_1_n_5 ),
        .Q(AWVALID_Dummy_0),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.first_loop_reg 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(p_15_in),
        .Q(\could_multi_bursts.first_loop ),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h8888888B)) 
    \could_multi_bursts.last_loop_i_1 
       (.I0(\could_multi_bursts.last_loop_i_2_n_5 ),
        .I1(rs_req_n_7),
        .I2(\could_multi_bursts.last_loop_i_3_n_6 ),
        .I3(\could_multi_bursts.last_loop_i_4_n_6 ),
        .I4(\could_multi_bursts.last_loop_i_5_n_6 ),
        .O(\could_multi_bursts.last_loop_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \could_multi_bursts.last_loop_i_2 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_5_[2] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_5_[0] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_5_[1] ),
        .O(\could_multi_bursts.last_loop_i_2_n_5 ));
  LUT6_2 #(
    .INIT(64'hFFFF0000FBCBFBCB)) 
    \could_multi_bursts.last_loop_i_3 
       (.I0(end_from_4k[6]),
        .I1(last_sect_reg_n_5),
        .I2(first_sect_reg_n_5),
        .I3(start_to_4k[6]),
        .I4(beat_len[8]),
        .I5(rs_req_n_131),
        .O5(\could_multi_bursts.last_loop_i_3_n_5 ),
        .O6(\could_multi_bursts.last_loop_i_3_n_6 ));
  LUT6_2 #(
    .INIT(64'hFFFF0000FBCBFBCB)) 
    \could_multi_bursts.last_loop_i_4 
       (.I0(end_from_4k[8]),
        .I1(last_sect_reg_n_5),
        .I2(first_sect_reg_n_5),
        .I3(start_to_4k[8]),
        .I4(beat_len[8]),
        .I5(rs_req_n_131),
        .O5(\could_multi_bursts.last_loop_i_4_n_5 ),
        .O6(\could_multi_bursts.last_loop_i_4_n_6 ));
  LUT6_2 #(
    .INIT(64'hFFFF0000FBCBFBCB)) 
    \could_multi_bursts.last_loop_i_5 
       (.I0(end_from_4k[7]),
        .I1(last_sect_reg_n_5),
        .I2(first_sect_reg_n_5),
        .I3(start_to_4k[7]),
        .I4(beat_len[8]),
        .I5(rs_req_n_131),
        .O5(\could_multi_bursts.last_loop_i_5_n_5 ),
        .O6(\could_multi_bursts.last_loop_i_5_n_6 ));
  FDRE \could_multi_bursts.last_loop_reg 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.last_loop_i_1_n_5 ),
        .Q(\could_multi_bursts.last_loop_reg_n_5 ),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.len_buf_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(D[0]),
        .Q(in[61]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.len_buf_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(D[1]),
        .Q(in[62]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.len_buf_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(D[2]),
        .Q(in[63]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.len_buf_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(D[3]),
        .Q(in[64]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.len_buf_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(D[4]),
        .Q(in[65]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.len_buf_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(D[5]),
        .Q(in[66]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h74777444)) 
    \could_multi_bursts.loop_cnt[0]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_5_[0] ),
        .I1(rs_req_n_7),
        .I2(beat_len[8]),
        .I3(rs_req_n_131),
        .I4(\could_multi_bursts.last_loop_i_3_n_5 ),
        .O(\could_multi_bursts.loop_cnt[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h9F909F9F9F909090)) 
    \could_multi_bursts.loop_cnt[1]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_5_[0] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_5_[1] ),
        .I2(rs_req_n_7),
        .I3(beat_len[8]),
        .I4(rs_req_n_131),
        .I5(\could_multi_bursts.last_loop_i_5_n_5 ),
        .O(\could_multi_bursts.loop_cnt[1]_i_1_n_5 ));
  LUT3 #(
    .INIT(8'hF4)) 
    \could_multi_bursts.loop_cnt[2]_i_1 
       (.I0(\could_multi_bursts.sect_handling_reg_n_5 ),
        .I1(req_handling_reg_n_5),
        .I2(push),
        .O(\could_multi_bursts.last_loop ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \could_multi_bursts.loop_cnt[2]_i_2 
       (.I0(\could_multi_bursts.loop_cnt[2]_i_3_n_5 ),
        .I1(rs_req_n_7),
        .I2(beat_len[8]),
        .I3(rs_req_n_131),
        .I4(\could_multi_bursts.last_loop_i_4_n_5 ),
        .O(\could_multi_bursts.loop_cnt[2]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \could_multi_bursts.loop_cnt[2]_i_3 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_5_[2] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_5_[1] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_5_[0] ),
        .O(\could_multi_bursts.loop_cnt[2]_i_3_n_5 ));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[0]_i_1_n_5 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[1]_i_1_n_5 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[2]_i_2_n_5 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_5_[2] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT4 #(
    .INIT(16'hCEEE)) 
    \could_multi_bursts.sect_handling_i_1 
       (.I0(\could_multi_bursts.sect_handling_reg_n_5 ),
        .I1(req_handling_reg_n_5),
        .I2(\could_multi_bursts.last_loop_reg_n_5 ),
        .I3(push),
        .O(\could_multi_bursts.sect_handling_i_1_n_5 ));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\could_multi_bursts.sect_handling_i_1_n_5 ),
        .Q(\could_multi_bursts.sect_handling_reg_n_5 ),
        .R(ap_rst_n_inv));
  FDRE \end_from_4k_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[3]),
        .Q(end_from_4k[0]),
        .R(ap_rst_n_inv));
  FDRE \end_from_4k_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[4]),
        .Q(end_from_4k[1]),
        .R(ap_rst_n_inv));
  FDRE \end_from_4k_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[5]),
        .Q(end_from_4k[2]),
        .R(ap_rst_n_inv));
  FDRE \end_from_4k_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[6]),
        .Q(end_from_4k[3]),
        .R(ap_rst_n_inv));
  FDRE \end_from_4k_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[7]),
        .Q(end_from_4k[4]),
        .R(ap_rst_n_inv));
  FDRE \end_from_4k_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[8]),
        .Q(end_from_4k[5]),
        .R(ap_rst_n_inv));
  FDRE \end_from_4k_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[9]),
        .Q(end_from_4k[6]),
        .R(ap_rst_n_inv));
  FDRE \end_from_4k_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[10]),
        .Q(end_from_4k[7]),
        .R(ap_rst_n_inv));
  FDRE \end_from_4k_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[11]),
        .Q(end_from_4k[8]),
        .R(ap_rst_n_inv));
  FDRE first_sect_reg
       (.C(ap_clk),
        .CE(first_sect),
        .D(next_req),
        .Q(first_sect_reg_n_5),
        .R(ap_rst_n_inv));
  FDRE last_sect_buf_reg
       (.C(ap_clk),
        .CE(p_15_in),
        .D(last_sect_tmp),
        .Q(last_sect_buf),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    last_sect_i_10
       (.I0(sect_total_buf_reg[3]),
        .I1(sect_total[3]),
        .I2(sect_total_buf_reg[17]),
        .I3(first_sect_reg_n_5),
        .I4(sect_total[17]),
        .O(last_sect_i_10_n_5));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    last_sect_i_11
       (.I0(sect_total_buf_reg[2]),
        .I1(sect_total[2]),
        .I2(sect_total_buf_reg[15]),
        .I3(first_sect_reg_n_5),
        .I4(sect_total[15]),
        .O(last_sect_i_11_n_5));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    last_sect_i_12
       (.I0(sect_total_buf_reg[14]),
        .I1(sect_total[14]),
        .I2(sect_total_buf_reg[16]),
        .I3(first_sect_reg_n_5),
        .I4(sect_total[16]),
        .O(last_sect_i_12_n_5));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    last_sect_i_13
       (.I0(sect_total_buf_reg[9]),
        .I1(sect_total[9]),
        .I2(sect_total_buf_reg[13]),
        .I3(first_sect_reg_n_5),
        .I4(sect_total[13]),
        .O(last_sect_i_13_n_5));
  LUT4 #(
    .INIT(16'h0004)) 
    last_sect_i_2
       (.I0(last_sect_i_4_n_5),
        .I1(last_sect_i_5_n_5),
        .I2(last_sect_i_6_n_5),
        .I3(last_sect_i_7_n_5),
        .O(last_sect_i_2_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    last_sect_i_3
       (.I0(last_sect_i_8_n_5),
        .I1(last_sect_i_9_n_5),
        .I2(last_sect_i_10_n_5),
        .I3(last_sect_i_11_n_5),
        .I4(last_sect_i_12_n_5),
        .I5(last_sect_i_13_n_5),
        .O(last_sect_i_3_n_5));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    last_sect_i_4
       (.I0(sect_total_buf_reg[5]),
        .I1(sect_total[5]),
        .I2(sect_total_buf_reg[18]),
        .I3(first_sect_reg_n_5),
        .I4(sect_total[18]),
        .O(last_sect_i_4_n_5));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT5 #(
    .INIT(32'h00053305)) 
    last_sect_i_5
       (.I0(sect_total_buf_reg[10]),
        .I1(sect_total[10]),
        .I2(sect_total_buf_reg[11]),
        .I3(first_sect_reg_n_5),
        .I4(sect_total[11]),
        .O(last_sect_i_5_n_5));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    last_sect_i_6
       (.I0(sect_total_buf_reg[6]),
        .I1(sect_total[6]),
        .I2(sect_total_buf_reg[8]),
        .I3(first_sect_reg_n_5),
        .I4(sect_total[8]),
        .O(last_sect_i_6_n_5));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    last_sect_i_7
       (.I0(sect_total_buf_reg[7]),
        .I1(sect_total[7]),
        .I2(sect_total_buf_reg[12]),
        .I3(first_sect_reg_n_5),
        .I4(sect_total[12]),
        .O(last_sect_i_7_n_5));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT5 #(
    .INIT(32'hCCAFFFAF)) 
    last_sect_i_8
       (.I0(sect_total_buf_reg[19]),
        .I1(sect_total[19]),
        .I2(sect_total_buf_reg[0]),
        .I3(first_sect_reg_n_5),
        .I4(sect_total[0]),
        .O(last_sect_i_8_n_5));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    last_sect_i_9
       (.I0(sect_total_buf_reg[1]),
        .I1(sect_total[1]),
        .I2(sect_total_buf_reg[4]),
        .I3(first_sect_reg_n_5),
        .I4(sect_total[4]),
        .O(last_sect_i_9_n_5));
  FDRE last_sect_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(rs_req_n_6),
        .Q(last_sect_reg_n_5),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[5]_i_1__3 
       (.I0(push),
        .I1(pop),
        .O(E));
  LUT4 #(
    .INIT(16'hD000)) 
    \mem_reg[30][0]_srl31_i_1__1 
       (.I0(AWVALID_Dummy_0),
        .I1(AWREADY_Dummy_1),
        .I2(\could_multi_bursts.sect_handling_reg_n_5 ),
        .I3(ost_ctrl_ready),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[30][0]_srl31_i_2__0 
       (.I0(last_sect_buf),
        .I1(\could_multi_bursts.last_loop_reg_n_5 ),
        .O(ost_ctrl_info));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT2 #(
    .INIT(4'hD)) 
    \mem_reg[30][0]_srl31_i_2__1 
       (.I0(\could_multi_bursts.last_loop_reg_n_5 ),
        .I1(\sect_len_buf_reg_n_5_[0] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mem_reg[30][1]_srl31_i_1 
       (.I0(\sect_len_buf_reg_n_5_[1] ),
        .I1(\could_multi_bursts.last_loop_reg_n_5 ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mem_reg[30][2]_srl31_i_1 
       (.I0(\sect_len_buf_reg_n_5_[2] ),
        .I1(\could_multi_bursts.last_loop_reg_n_5 ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mem_reg[30][3]_srl31_i_1__0 
       (.I0(\sect_len_buf_reg_n_5_[3] ),
        .I1(\could_multi_bursts.last_loop_reg_n_5 ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mem_reg[30][4]_srl31_i_1 
       (.I0(\sect_len_buf_reg_n_5_[4] ),
        .I1(\could_multi_bursts.last_loop_reg_n_5 ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mem_reg[30][5]_srl31_i_1 
       (.I0(\sect_len_buf_reg_n_5_[5] ),
        .I1(\could_multi_bursts.last_loop_reg_n_5 ),
        .O(D[5]));
  FDRE req_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(rs_req_n_132),
        .Q(req_handling_reg_n_5),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vitis_design_dpa_trace_s2mm_0_gmem_m_axi_reg_slice rs_req
       (.AWREADY_Dummy_1(AWREADY_Dummy_1),
        .AWVALID_Dummy(AWVALID_Dummy),
        .D({rs_req_n_11,rs_req_n_12,rs_req_n_13,rs_req_n_14,rs_req_n_15,rs_req_n_16,rs_req_n_17,rs_req_n_18,rs_req_n_19,rs_req_n_20,rs_req_n_21,rs_req_n_22,rs_req_n_23,rs_req_n_24,rs_req_n_25,rs_req_n_26,rs_req_n_27,rs_req_n_28,rs_req_n_29,rs_req_n_30,rs_req_n_31,rs_req_n_32,rs_req_n_33,rs_req_n_34,rs_req_n_35,rs_req_n_36,rs_req_n_37,rs_req_n_38,rs_req_n_39,rs_req_n_40,rs_req_n_41,rs_req_n_42,rs_req_n_43,rs_req_n_44,rs_req_n_45,rs_req_n_46,rs_req_n_47,rs_req_n_48,rs_req_n_49,rs_req_n_50,rs_req_n_51,rs_req_n_52,rs_req_n_53,rs_req_n_54,rs_req_n_55,rs_req_n_56,rs_req_n_57,rs_req_n_58,rs_req_n_59,rs_req_n_60,rs_req_n_61,rs_req_n_62}),
        .E(first_sect),
        .Q({p_1_in[14],p_1_in[8:3],rs_req_n_70,rs_req_n_71,rs_req_n_72,rs_req_n_73,rs_req_n_74,rs_req_n_75,rs_req_n_76,rs_req_n_77,rs_req_n_78,rs_req_n_79,rs_req_n_80,rs_req_n_81,rs_req_n_82,rs_req_n_83,rs_req_n_84,rs_req_n_85,rs_req_n_86,rs_req_n_87,rs_req_n_88,rs_req_n_89,rs_req_n_90,rs_req_n_91,rs_req_n_92,rs_req_n_93,rs_req_n_94,rs_req_n_95,rs_req_n_96,rs_req_n_97,rs_req_n_98,rs_req_n_99,rs_req_n_100,rs_req_n_101,rs_req_n_102,rs_req_n_103,rs_req_n_104,rs_req_n_105,rs_req_n_106,rs_req_n_107,rs_req_n_108,rs_req_n_109,rs_req_n_110,rs_req_n_111,rs_req_n_112,rs_req_n_113,rs_req_n_114,rs_req_n_115,rs_req_n_116,rs_req_n_117,rs_req_n_118,rs_req_n_119,rs_req_n_120,rs_req_n_121,rs_req_n_122,rs_req_n_123,rs_req_n_124,rs_req_n_125,rs_req_n_126,rs_req_n_127,rs_req_n_128,rs_req_n_129,rs_req_n_130}),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_rst_n_inv_reg(rs_req_n_6),
        .\could_multi_bursts.last_loop_reg (rs_req_n_7),
        .\data_p1_reg[11]_0 (end_from_4k1),
        .\data_p1_reg[78]_0 (sect_total1),
        .\data_p2_reg[78]_0 (\data_p2_reg[78] ),
        .last_sect_buf_reg(sect_total),
        .last_sect_reg(rs_req_n_132),
        .last_sect_reg_0(last_sect_i_2_n_5),
        .last_sect_reg_1(last_sect_i_3_n_5),
        .last_sect_tmp(last_sect_tmp),
        .next_req(next_req),
        .ost_ctrl_ready(ost_ctrl_ready),
        .req_handling_reg(last_sect_reg_n_5),
        .req_handling_reg_0(req_handling_reg_n_5),
        .req_handling_reg_1(\could_multi_bursts.last_loop_reg_n_5 ),
        .req_handling_reg_2(\could_multi_bursts.sect_handling_reg_n_5 ),
        .req_handling_reg_3(AWVALID_Dummy_0),
        .s_ready_t_reg_0(s_ready_t_reg),
        .sect_cnt0(sect_cnt0),
        .\sect_cnt_reg[0] (sect_cnt[0]),
        .\sect_total_reg[19] (rs_req_n_131));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1 
       (.I0(first_sect_reg_n_5),
        .I1(\start_addr_reg_n_5_[10] ),
        .O(sect_addr[10]));
  LUT3 #(
    .INIT(8'hAB)) 
    \sect_addr_buf[11]_i_1 
       (.I0(ap_rst_n_inv),
        .I1(rs_req_n_7),
        .I2(first_sect_reg_n_5),
        .O(\sect_addr_buf[11]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2 
       (.I0(first_sect_reg_n_5),
        .I1(\start_addr_reg_n_5_[11] ),
        .O(sect_addr[11]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1 
       (.I0(\start_addr_reg_n_5_[12] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[0]),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1 
       (.I0(\start_addr_reg_n_5_[13] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[1]),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1 
       (.I0(\start_addr_reg_n_5_[14] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[2]),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1 
       (.I0(\start_addr_reg_n_5_[15] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[3]),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1 
       (.I0(\start_addr_reg_n_5_[16] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[4]),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1 
       (.I0(\start_addr_reg_n_5_[17] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[5]),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1 
       (.I0(\start_addr_reg_n_5_[18] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[6]),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1 
       (.I0(\start_addr_reg_n_5_[19] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[7]),
        .O(sect_addr[19]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1 
       (.I0(\start_addr_reg_n_5_[20] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[8]),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1 
       (.I0(\start_addr_reg_n_5_[21] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[9]),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1 
       (.I0(\start_addr_reg_n_5_[22] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[10]),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1 
       (.I0(\start_addr_reg_n_5_[23] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[11]),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1 
       (.I0(\start_addr_reg_n_5_[24] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[12]),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1 
       (.I0(\start_addr_reg_n_5_[25] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[13]),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1 
       (.I0(\start_addr_reg_n_5_[26] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[14]),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1 
       (.I0(\start_addr_reg_n_5_[27] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[15]),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1 
       (.I0(\start_addr_reg_n_5_[28] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[16]),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1 
       (.I0(\start_addr_reg_n_5_[29] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[17]),
        .O(sect_addr[29]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1 
       (.I0(\start_addr_reg_n_5_[30] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[18]),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1 
       (.I0(\start_addr_reg_n_5_[31] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[19]),
        .O(sect_addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[32]_i_1 
       (.I0(\start_addr_reg_n_5_[32] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[20]),
        .O(sect_addr[32]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[33]_i_1 
       (.I0(\start_addr_reg_n_5_[33] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[21]),
        .O(sect_addr[33]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[34]_i_1 
       (.I0(\start_addr_reg_n_5_[34] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[22]),
        .O(sect_addr[34]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[35]_i_1 
       (.I0(\start_addr_reg_n_5_[35] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[23]),
        .O(sect_addr[35]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[36]_i_1 
       (.I0(\start_addr_reg_n_5_[36] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[24]),
        .O(sect_addr[36]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[37]_i_1 
       (.I0(\start_addr_reg_n_5_[37] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[25]),
        .O(sect_addr[37]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[38]_i_1 
       (.I0(\start_addr_reg_n_5_[38] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[26]),
        .O(sect_addr[38]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[39]_i_1 
       (.I0(\start_addr_reg_n_5_[39] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[27]),
        .O(sect_addr[39]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1 
       (.I0(first_sect_reg_n_5),
        .I1(\start_addr_reg_n_5_[3] ),
        .O(sect_addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[40]_i_1 
       (.I0(\start_addr_reg_n_5_[40] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[28]),
        .O(sect_addr[40]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[41]_i_1 
       (.I0(\start_addr_reg_n_5_[41] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[29]),
        .O(sect_addr[41]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[42]_i_1 
       (.I0(\start_addr_reg_n_5_[42] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[30]),
        .O(sect_addr[42]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[43]_i_1 
       (.I0(\start_addr_reg_n_5_[43] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[31]),
        .O(sect_addr[43]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[44]_i_1 
       (.I0(\start_addr_reg_n_5_[44] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[32]),
        .O(sect_addr[44]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[45]_i_1 
       (.I0(\start_addr_reg_n_5_[45] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[33]),
        .O(sect_addr[45]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[46]_i_1 
       (.I0(\start_addr_reg_n_5_[46] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[34]),
        .O(sect_addr[46]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[47]_i_1 
       (.I0(\start_addr_reg_n_5_[47] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[35]),
        .O(sect_addr[47]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[48]_i_1 
       (.I0(\start_addr_reg_n_5_[48] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[36]),
        .O(sect_addr[48]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[49]_i_1 
       (.I0(\start_addr_reg_n_5_[49] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[37]),
        .O(sect_addr[49]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1 
       (.I0(first_sect_reg_n_5),
        .I1(\start_addr_reg_n_5_[4] ),
        .O(sect_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[50]_i_1 
       (.I0(\start_addr_reg_n_5_[50] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[38]),
        .O(sect_addr[50]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[51]_i_1 
       (.I0(\start_addr_reg_n_5_[51] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[39]),
        .O(sect_addr[51]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[52]_i_1 
       (.I0(\start_addr_reg_n_5_[52] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[40]),
        .O(sect_addr[52]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[53]_i_1 
       (.I0(\start_addr_reg_n_5_[53] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[41]),
        .O(sect_addr[53]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[54]_i_1 
       (.I0(\start_addr_reg_n_5_[54] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[42]),
        .O(sect_addr[54]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[55]_i_1 
       (.I0(\start_addr_reg_n_5_[55] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[43]),
        .O(sect_addr[55]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[56]_i_1 
       (.I0(\start_addr_reg_n_5_[56] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[44]),
        .O(sect_addr[56]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[57]_i_1 
       (.I0(\start_addr_reg_n_5_[57] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[45]),
        .O(sect_addr[57]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[58]_i_1 
       (.I0(\start_addr_reg_n_5_[58] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[46]),
        .O(sect_addr[58]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[59]_i_1 
       (.I0(\start_addr_reg_n_5_[59] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[47]),
        .O(sect_addr[59]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1 
       (.I0(first_sect_reg_n_5),
        .I1(\start_addr_reg_n_5_[5] ),
        .O(sect_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[60]_i_1 
       (.I0(\start_addr_reg_n_5_[60] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[48]),
        .O(sect_addr[60]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[61]_i_1 
       (.I0(\start_addr_reg_n_5_[61] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[49]),
        .O(sect_addr[61]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[62]_i_1 
       (.I0(\start_addr_reg_n_5_[62] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[50]),
        .O(sect_addr[62]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[63]_i_1 
       (.I0(\start_addr_reg_n_5_[63] ),
        .I1(first_sect_reg_n_5),
        .I2(sect_cnt[51]),
        .O(sect_addr[63]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1 
       (.I0(first_sect_reg_n_5),
        .I1(\start_addr_reg_n_5_[6] ),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1 
       (.I0(first_sect_reg_n_5),
        .I1(\start_addr_reg_n_5_[7] ),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1 
       (.I0(first_sect_reg_n_5),
        .I1(\start_addr_reg_n_5_[8] ),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1 
       (.I0(first_sect_reg_n_5),
        .I1(\start_addr_reg_n_5_[9] ),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[10]),
        .Q(sect_addr_buf[10]),
        .R(\sect_addr_buf[11]_i_1_n_5 ));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[11]),
        .Q(sect_addr_buf[11]),
        .R(\sect_addr_buf[11]_i_1_n_5 ));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[12]),
        .Q(sect_addr_buf[12]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[13]),
        .Q(sect_addr_buf[13]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[14]),
        .Q(sect_addr_buf[14]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[15]),
        .Q(sect_addr_buf[15]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[16]),
        .Q(sect_addr_buf[16]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[17]),
        .Q(sect_addr_buf[17]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[18]),
        .Q(sect_addr_buf[18]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[19]),
        .Q(sect_addr_buf[19]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[20]),
        .Q(sect_addr_buf[20]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[21]),
        .Q(sect_addr_buf[21]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[22]),
        .Q(sect_addr_buf[22]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[23]),
        .Q(sect_addr_buf[23]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[24]),
        .Q(sect_addr_buf[24]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[25]),
        .Q(sect_addr_buf[25]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[26]),
        .Q(sect_addr_buf[26]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[27]),
        .Q(sect_addr_buf[27]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[28]),
        .Q(sect_addr_buf[28]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[29]),
        .Q(sect_addr_buf[29]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[30]),
        .Q(sect_addr_buf[30]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[31]),
        .Q(sect_addr_buf[31]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[32]),
        .Q(sect_addr_buf[32]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[33]),
        .Q(sect_addr_buf[33]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[34]),
        .Q(sect_addr_buf[34]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[35]),
        .Q(sect_addr_buf[35]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[36]),
        .Q(sect_addr_buf[36]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[37]),
        .Q(sect_addr_buf[37]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[38]),
        .Q(sect_addr_buf[38]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[39]),
        .Q(sect_addr_buf[39]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[3]),
        .Q(sect_addr_buf[3]),
        .R(\sect_addr_buf[11]_i_1_n_5 ));
  FDRE \sect_addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[40]),
        .Q(sect_addr_buf[40]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[41]),
        .Q(sect_addr_buf[41]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[42]),
        .Q(sect_addr_buf[42]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[43]),
        .Q(sect_addr_buf[43]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[44]),
        .Q(sect_addr_buf[44]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[45]),
        .Q(sect_addr_buf[45]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[46]),
        .Q(sect_addr_buf[46]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[47]),
        .Q(sect_addr_buf[47]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[48]),
        .Q(sect_addr_buf[48]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[49]),
        .Q(sect_addr_buf[49]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[4]),
        .Q(sect_addr_buf[4]),
        .R(\sect_addr_buf[11]_i_1_n_5 ));
  FDRE \sect_addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[50]),
        .Q(sect_addr_buf[50]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[51]),
        .Q(sect_addr_buf[51]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[52]),
        .Q(sect_addr_buf[52]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[53]),
        .Q(sect_addr_buf[53]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[54]),
        .Q(sect_addr_buf[54]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[55]),
        .Q(sect_addr_buf[55]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[56]),
        .Q(sect_addr_buf[56]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[57]),
        .Q(sect_addr_buf[57]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[58]),
        .Q(sect_addr_buf[58]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[59]),
        .Q(sect_addr_buf[59]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[5]),
        .Q(sect_addr_buf[5]),
        .R(\sect_addr_buf[11]_i_1_n_5 ));
  FDRE \sect_addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[60]),
        .Q(sect_addr_buf[60]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[61]),
        .Q(sect_addr_buf[61]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[62]),
        .Q(sect_addr_buf[62]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[63]),
        .Q(sect_addr_buf[63]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[6]),
        .Q(sect_addr_buf[6]),
        .R(\sect_addr_buf[11]_i_1_n_5 ));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[7]),
        .Q(sect_addr_buf[7]),
        .R(\sect_addr_buf[11]_i_1_n_5 ));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[8]),
        .Q(sect_addr_buf[8]),
        .R(\sect_addr_buf[11]_i_1_n_5 ));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[9]),
        .Q(sect_addr_buf[9]),
        .R(\sect_addr_buf[11]_i_1_n_5 ));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_62),
        .Q(sect_cnt[0]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_52),
        .Q(sect_cnt[10]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \sect_cnt_reg[10]_i_2 
       (.GE(\sect_cnt_reg[10]_i_2_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(sect_cnt[10]),
        .I4(\sect_cnt_reg[9]_i_2_n_7 ),
        .O51(sect_cnt0[10]),
        .O52(\sect_cnt_reg[10]_i_2_n_7 ),
        .PROP(\sect_cnt_reg[10]_i_2_n_8 ));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_51),
        .Q(sect_cnt[11]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \sect_cnt_reg[11]_i_2 
       (.GE(\sect_cnt_reg[11]_i_2_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(sect_cnt[11]),
        .I4(\sect_cnt_reg[17]_i_3_n_5 ),
        .O51(sect_cnt0[11]),
        .O52(\sect_cnt_reg[11]_i_2_n_7 ),
        .PROP(\sect_cnt_reg[11]_i_2_n_8 ));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_50),
        .Q(sect_cnt[12]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \sect_cnt_reg[12]_i_2 
       (.GE(\sect_cnt_reg[12]_i_2_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(sect_cnt[12]),
        .I4(\sect_cnt_reg[11]_i_2_n_7 ),
        .O51(sect_cnt0[12]),
        .O52(\sect_cnt_reg[12]_i_2_n_7 ),
        .PROP(\sect_cnt_reg[12]_i_2_n_8 ));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_49),
        .Q(sect_cnt[13]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \sect_cnt_reg[13]_i_2 
       (.GE(\sect_cnt_reg[13]_i_2_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(sect_cnt[13]),
        .I4(\sect_cnt_reg[17]_i_3_n_6 ),
        .O51(sect_cnt0[13]),
        .O52(\sect_cnt_reg[13]_i_2_n_7 ),
        .PROP(\sect_cnt_reg[13]_i_2_n_8 ));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_48),
        .Q(sect_cnt[14]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \sect_cnt_reg[14]_i_2 
       (.GE(\sect_cnt_reg[14]_i_2_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(sect_cnt[14]),
        .I4(\sect_cnt_reg[13]_i_2_n_7 ),
        .O51(sect_cnt0[14]),
        .O52(\sect_cnt_reg[14]_i_2_n_7 ),
        .PROP(\sect_cnt_reg[14]_i_2_n_8 ));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_47),
        .Q(sect_cnt[15]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \sect_cnt_reg[15]_i_2 
       (.GE(\sect_cnt_reg[15]_i_2_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(sect_cnt[15]),
        .I4(\sect_cnt_reg[17]_i_3_n_7 ),
        .O51(sect_cnt0[15]),
        .O52(\sect_cnt_reg[15]_i_2_n_7 ),
        .PROP(\sect_cnt_reg[15]_i_2_n_8 ));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_46),
        .Q(sect_cnt[16]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \sect_cnt_reg[16]_i_2 
       (.GE(\sect_cnt_reg[16]_i_2_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(sect_cnt[16]),
        .I4(\sect_cnt_reg[15]_i_2_n_7 ),
        .O51(sect_cnt0[16]),
        .O52(\sect_cnt_reg[16]_i_2_n_7 ),
        .PROP(\sect_cnt_reg[16]_i_2_n_8 ));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_45),
        .Q(sect_cnt[17]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \sect_cnt_reg[17]_i_2 
       (.GE(\sect_cnt_reg[17]_i_2_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(sect_cnt[17]),
        .I4(\sect_cnt_reg[17]_i_3_n_8 ),
        .O51(sect_cnt0[17]),
        .O52(\sect_cnt_reg[17]_i_2_n_7 ),
        .PROP(\sect_cnt_reg[17]_i_2_n_8 ));
  LOOKAHEAD8 #(
    .LOOKB("TRUE"),
    .LOOKD("TRUE"),
    .LOOKF("TRUE"),
    .LOOKH("TRUE")) 
    \sect_cnt_reg[17]_i_3 
       (.CIN(\sect_cnt_reg[9]_i_3_n_8 ),
        .COUTB(\sect_cnt_reg[17]_i_3_n_5 ),
        .COUTD(\sect_cnt_reg[17]_i_3_n_6 ),
        .COUTF(\sect_cnt_reg[17]_i_3_n_7 ),
        .COUTH(\sect_cnt_reg[17]_i_3_n_8 ),
        .CYA(\sect_cnt_reg[9]_i_2_n_7 ),
        .CYB(\sect_cnt_reg[10]_i_2_n_7 ),
        .CYC(\sect_cnt_reg[11]_i_2_n_7 ),
        .CYD(\sect_cnt_reg[12]_i_2_n_7 ),
        .CYE(\sect_cnt_reg[13]_i_2_n_7 ),
        .CYF(\sect_cnt_reg[14]_i_2_n_7 ),
        .CYG(\sect_cnt_reg[15]_i_2_n_7 ),
        .CYH(\sect_cnt_reg[16]_i_2_n_7 ),
        .GEA(\sect_cnt_reg[9]_i_2_n_5 ),
        .GEB(\sect_cnt_reg[10]_i_2_n_5 ),
        .GEC(\sect_cnt_reg[11]_i_2_n_5 ),
        .GED(\sect_cnt_reg[12]_i_2_n_5 ),
        .GEE(\sect_cnt_reg[13]_i_2_n_5 ),
        .GEF(\sect_cnt_reg[14]_i_2_n_5 ),
        .GEG(\sect_cnt_reg[15]_i_2_n_5 ),
        .GEH(\sect_cnt_reg[16]_i_2_n_5 ),
        .PROPA(\sect_cnt_reg[9]_i_2_n_8 ),
        .PROPB(\sect_cnt_reg[10]_i_2_n_8 ),
        .PROPC(\sect_cnt_reg[11]_i_2_n_8 ),
        .PROPD(\sect_cnt_reg[12]_i_2_n_8 ),
        .PROPE(\sect_cnt_reg[13]_i_2_n_8 ),
        .PROPF(\sect_cnt_reg[14]_i_2_n_8 ),
        .PROPG(\sect_cnt_reg[15]_i_2_n_8 ),
        .PROPH(\sect_cnt_reg[16]_i_2_n_8 ));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_44),
        .Q(sect_cnt[18]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \sect_cnt_reg[18]_i_2 
       (.GE(\sect_cnt_reg[18]_i_2_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(sect_cnt[18]),
        .I4(\sect_cnt_reg[17]_i_2_n_7 ),
        .O51(sect_cnt0[18]),
        .O52(\sect_cnt_reg[18]_i_2_n_7 ),
        .PROP(\sect_cnt_reg[18]_i_2_n_8 ));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_43),
        .Q(sect_cnt[19]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \sect_cnt_reg[19]_i_2 
       (.GE(\sect_cnt_reg[19]_i_2_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(sect_cnt[19]),
        .I4(\sect_cnt_reg[25]_i_3_n_5 ),
        .O51(sect_cnt0[19]),
        .O52(\sect_cnt_reg[19]_i_2_n_7 ),
        .PROP(\sect_cnt_reg[19]_i_2_n_8 ));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_61),
        .Q(sect_cnt[1]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \sect_cnt_reg[1]_i_2 
       (.GE(\sect_cnt_reg[1]_i_2_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(sect_cnt[1]),
        .I4(sect_cnt[0]),
        .O51(sect_cnt0[1]),
        .O52(\sect_cnt_reg[1]_i_2_n_7 ),
        .PROP(\sect_cnt_reg[1]_i_2_n_8 ));
  FDRE \sect_cnt_reg[20] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_42),
        .Q(sect_cnt[20]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \sect_cnt_reg[20]_i_2 
       (.GE(\sect_cnt_reg[20]_i_2_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(sect_cnt[20]),
        .I4(\sect_cnt_reg[19]_i_2_n_7 ),
        .O51(sect_cnt0[20]),
        .O52(\sect_cnt_reg[20]_i_2_n_7 ),
        .PROP(\sect_cnt_reg[20]_i_2_n_8 ));
  FDRE \sect_cnt_reg[21] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_41),
        .Q(sect_cnt[21]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \sect_cnt_reg[21]_i_2 
       (.GE(\sect_cnt_reg[21]_i_2_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(sect_cnt[21]),
        .I4(\sect_cnt_reg[25]_i_3_n_6 ),
        .O51(sect_cnt0[21]),
        .O52(\sect_cnt_reg[21]_i_2_n_7 ),
        .PROP(\sect_cnt_reg[21]_i_2_n_8 ));
  FDRE \sect_cnt_reg[22] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_40),
        .Q(sect_cnt[22]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \sect_cnt_reg[22]_i_2 
       (.GE(\sect_cnt_reg[22]_i_2_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(sect_cnt[22]),
        .I4(\sect_cnt_reg[21]_i_2_n_7 ),
        .O51(sect_cnt0[22]),
        .O52(\sect_cnt_reg[22]_i_2_n_7 ),
        .PROP(\sect_cnt_reg[22]_i_2_n_8 ));
  FDRE \sect_cnt_reg[23] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_39),
        .Q(sect_cnt[23]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \sect_cnt_reg[23]_i_2 
       (.GE(\sect_cnt_reg[23]_i_2_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(sect_cnt[23]),
        .I4(\sect_cnt_reg[25]_i_3_n_7 ),
        .O51(sect_cnt0[23]),
        .O52(\sect_cnt_reg[23]_i_2_n_7 ),
        .PROP(\sect_cnt_reg[23]_i_2_n_8 ));
  FDRE \sect_cnt_reg[24] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_38),
        .Q(sect_cnt[24]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \sect_cnt_reg[24]_i_2 
       (.GE(\sect_cnt_reg[24]_i_2_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(sect_cnt[24]),
        .I4(\sect_cnt_reg[23]_i_2_n_7 ),
        .O51(sect_cnt0[24]),
        .O52(\sect_cnt_reg[24]_i_2_n_7 ),
        .PROP(\sect_cnt_reg[24]_i_2_n_8 ));
  FDRE \sect_cnt_reg[25] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_37),
        .Q(sect_cnt[25]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \sect_cnt_reg[25]_i_2 
       (.GE(\sect_cnt_reg[25]_i_2_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(sect_cnt[25]),
        .I4(\sect_cnt_reg[25]_i_3_n_8 ),
        .O51(sect_cnt0[25]),
        .O52(\sect_cnt_reg[25]_i_2_n_7 ),
        .PROP(\sect_cnt_reg[25]_i_2_n_8 ));
  LOOKAHEAD8 #(
    .LOOKB("TRUE"),
    .LOOKD("TRUE"),
    .LOOKF("TRUE"),
    .LOOKH("TRUE")) 
    \sect_cnt_reg[25]_i_3 
       (.CIN(\sect_cnt_reg[17]_i_3_n_8 ),
        .COUTB(\sect_cnt_reg[25]_i_3_n_5 ),
        .COUTD(\sect_cnt_reg[25]_i_3_n_6 ),
        .COUTF(\sect_cnt_reg[25]_i_3_n_7 ),
        .COUTH(\sect_cnt_reg[25]_i_3_n_8 ),
        .CYA(\sect_cnt_reg[17]_i_2_n_7 ),
        .CYB(\sect_cnt_reg[18]_i_2_n_7 ),
        .CYC(\sect_cnt_reg[19]_i_2_n_7 ),
        .CYD(\sect_cnt_reg[20]_i_2_n_7 ),
        .CYE(\sect_cnt_reg[21]_i_2_n_7 ),
        .CYF(\sect_cnt_reg[22]_i_2_n_7 ),
        .CYG(\sect_cnt_reg[23]_i_2_n_7 ),
        .CYH(\sect_cnt_reg[24]_i_2_n_7 ),
        .GEA(\sect_cnt_reg[17]_i_2_n_5 ),
        .GEB(\sect_cnt_reg[18]_i_2_n_5 ),
        .GEC(\sect_cnt_reg[19]_i_2_n_5 ),
        .GED(\sect_cnt_reg[20]_i_2_n_5 ),
        .GEE(\sect_cnt_reg[21]_i_2_n_5 ),
        .GEF(\sect_cnt_reg[22]_i_2_n_5 ),
        .GEG(\sect_cnt_reg[23]_i_2_n_5 ),
        .GEH(\sect_cnt_reg[24]_i_2_n_5 ),
        .PROPA(\sect_cnt_reg[17]_i_2_n_8 ),
        .PROPB(\sect_cnt_reg[18]_i_2_n_8 ),
        .PROPC(\sect_cnt_reg[19]_i_2_n_8 ),
        .PROPD(\sect_cnt_reg[20]_i_2_n_8 ),
        .PROPE(\sect_cnt_reg[21]_i_2_n_8 ),
        .PROPF(\sect_cnt_reg[22]_i_2_n_8 ),
        .PROPG(\sect_cnt_reg[23]_i_2_n_8 ),
        .PROPH(\sect_cnt_reg[24]_i_2_n_8 ));
  FDRE \sect_cnt_reg[26] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_36),
        .Q(sect_cnt[26]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \sect_cnt_reg[26]_i_2 
       (.GE(\sect_cnt_reg[26]_i_2_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(sect_cnt[26]),
        .I4(\sect_cnt_reg[25]_i_2_n_7 ),
        .O51(sect_cnt0[26]),
        .O52(\sect_cnt_reg[26]_i_2_n_7 ),
        .PROP(\sect_cnt_reg[26]_i_2_n_8 ));
  FDRE \sect_cnt_reg[27] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_35),
        .Q(sect_cnt[27]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \sect_cnt_reg[27]_i_2 
       (.GE(\sect_cnt_reg[27]_i_2_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(sect_cnt[27]),
        .I4(\sect_cnt_reg[33]_i_3_n_5 ),
        .O51(sect_cnt0[27]),
        .O52(\sect_cnt_reg[27]_i_2_n_7 ),
        .PROP(\sect_cnt_reg[27]_i_2_n_8 ));
  FDRE \sect_cnt_reg[28] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_34),
        .Q(sect_cnt[28]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \sect_cnt_reg[28]_i_2 
       (.GE(\sect_cnt_reg[28]_i_2_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(sect_cnt[28]),
        .I4(\sect_cnt_reg[27]_i_2_n_7 ),
        .O51(sect_cnt0[28]),
        .O52(\sect_cnt_reg[28]_i_2_n_7 ),
        .PROP(\sect_cnt_reg[28]_i_2_n_8 ));
  FDRE \sect_cnt_reg[29] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_33),
        .Q(sect_cnt[29]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \sect_cnt_reg[29]_i_2 
       (.GE(\sect_cnt_reg[29]_i_2_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(sect_cnt[29]),
        .I4(\sect_cnt_reg[33]_i_3_n_6 ),
        .O51(sect_cnt0[29]),
        .O52(\sect_cnt_reg[29]_i_2_n_7 ),
        .PROP(\sect_cnt_reg[29]_i_2_n_8 ));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_60),
        .Q(sect_cnt[2]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \sect_cnt_reg[2]_i_2 
       (.GE(\sect_cnt_reg[2]_i_2_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(sect_cnt[2]),
        .I4(\sect_cnt_reg[1]_i_2_n_7 ),
        .O51(sect_cnt0[2]),
        .O52(\sect_cnt_reg[2]_i_2_n_7 ),
        .PROP(\sect_cnt_reg[2]_i_2_n_8 ));
  FDRE \sect_cnt_reg[30] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_32),
        .Q(sect_cnt[30]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \sect_cnt_reg[30]_i_2 
       (.GE(\sect_cnt_reg[30]_i_2_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(sect_cnt[30]),
        .I4(\sect_cnt_reg[29]_i_2_n_7 ),
        .O51(sect_cnt0[30]),
        .O52(\sect_cnt_reg[30]_i_2_n_7 ),
        .PROP(\sect_cnt_reg[30]_i_2_n_8 ));
  FDRE \sect_cnt_reg[31] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_31),
        .Q(sect_cnt[31]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \sect_cnt_reg[31]_i_2 
       (.GE(\sect_cnt_reg[31]_i_2_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(sect_cnt[31]),
        .I4(\sect_cnt_reg[33]_i_3_n_7 ),
        .O51(sect_cnt0[31]),
        .O52(\sect_cnt_reg[31]_i_2_n_7 ),
        .PROP(\sect_cnt_reg[31]_i_2_n_8 ));
  FDRE \sect_cnt_reg[32] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_30),
        .Q(sect_cnt[32]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \sect_cnt_reg[32]_i_2 
       (.GE(\sect_cnt_reg[32]_i_2_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(sect_cnt[32]),
        .I4(\sect_cnt_reg[31]_i_2_n_7 ),
        .O51(sect_cnt0[32]),
        .O52(\sect_cnt_reg[32]_i_2_n_7 ),
        .PROP(\sect_cnt_reg[32]_i_2_n_8 ));
  FDRE \sect_cnt_reg[33] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_29),
        .Q(sect_cnt[33]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \sect_cnt_reg[33]_i_2 
       (.GE(\sect_cnt_reg[33]_i_2_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(sect_cnt[33]),
        .I4(\sect_cnt_reg[33]_i_3_n_8 ),
        .O51(sect_cnt0[33]),
        .O52(\sect_cnt_reg[33]_i_2_n_7 ),
        .PROP(\sect_cnt_reg[33]_i_2_n_8 ));
  LOOKAHEAD8 #(
    .LOOKB("TRUE"),
    .LOOKD("TRUE"),
    .LOOKF("TRUE"),
    .LOOKH("TRUE")) 
    \sect_cnt_reg[33]_i_3 
       (.CIN(\sect_cnt_reg[25]_i_3_n_8 ),
        .COUTB(\sect_cnt_reg[33]_i_3_n_5 ),
        .COUTD(\sect_cnt_reg[33]_i_3_n_6 ),
        .COUTF(\sect_cnt_reg[33]_i_3_n_7 ),
        .COUTH(\sect_cnt_reg[33]_i_3_n_8 ),
        .CYA(\sect_cnt_reg[25]_i_2_n_7 ),
        .CYB(\sect_cnt_reg[26]_i_2_n_7 ),
        .CYC(\sect_cnt_reg[27]_i_2_n_7 ),
        .CYD(\sect_cnt_reg[28]_i_2_n_7 ),
        .CYE(\sect_cnt_reg[29]_i_2_n_7 ),
        .CYF(\sect_cnt_reg[30]_i_2_n_7 ),
        .CYG(\sect_cnt_reg[31]_i_2_n_7 ),
        .CYH(\sect_cnt_reg[32]_i_2_n_7 ),
        .GEA(\sect_cnt_reg[25]_i_2_n_5 ),
        .GEB(\sect_cnt_reg[26]_i_2_n_5 ),
        .GEC(\sect_cnt_reg[27]_i_2_n_5 ),
        .GED(\sect_cnt_reg[28]_i_2_n_5 ),
        .GEE(\sect_cnt_reg[29]_i_2_n_5 ),
        .GEF(\sect_cnt_reg[30]_i_2_n_5 ),
        .GEG(\sect_cnt_reg[31]_i_2_n_5 ),
        .GEH(\sect_cnt_reg[32]_i_2_n_5 ),
        .PROPA(\sect_cnt_reg[25]_i_2_n_8 ),
        .PROPB(\sect_cnt_reg[26]_i_2_n_8 ),
        .PROPC(\sect_cnt_reg[27]_i_2_n_8 ),
        .PROPD(\sect_cnt_reg[28]_i_2_n_8 ),
        .PROPE(\sect_cnt_reg[29]_i_2_n_8 ),
        .PROPF(\sect_cnt_reg[30]_i_2_n_8 ),
        .PROPG(\sect_cnt_reg[31]_i_2_n_8 ),
        .PROPH(\sect_cnt_reg[32]_i_2_n_8 ));
  FDRE \sect_cnt_reg[34] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_28),
        .Q(sect_cnt[34]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \sect_cnt_reg[34]_i_2 
       (.GE(\sect_cnt_reg[34]_i_2_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(sect_cnt[34]),
        .I4(\sect_cnt_reg[33]_i_2_n_7 ),
        .O51(sect_cnt0[34]),
        .O52(\sect_cnt_reg[34]_i_2_n_7 ),
        .PROP(\sect_cnt_reg[34]_i_2_n_8 ));
  FDRE \sect_cnt_reg[35] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_27),
        .Q(sect_cnt[35]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \sect_cnt_reg[35]_i_2 
       (.GE(\sect_cnt_reg[35]_i_2_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(sect_cnt[35]),
        .I4(\sect_cnt_reg[41]_i_3_n_5 ),
        .O51(sect_cnt0[35]),
        .O52(\sect_cnt_reg[35]_i_2_n_7 ),
        .PROP(\sect_cnt_reg[35]_i_2_n_8 ));
  FDRE \sect_cnt_reg[36] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_26),
        .Q(sect_cnt[36]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \sect_cnt_reg[36]_i_2 
       (.GE(\sect_cnt_reg[36]_i_2_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(sect_cnt[36]),
        .I4(\sect_cnt_reg[35]_i_2_n_7 ),
        .O51(sect_cnt0[36]),
        .O52(\sect_cnt_reg[36]_i_2_n_7 ),
        .PROP(\sect_cnt_reg[36]_i_2_n_8 ));
  FDRE \sect_cnt_reg[37] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_25),
        .Q(sect_cnt[37]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \sect_cnt_reg[37]_i_2 
       (.GE(\sect_cnt_reg[37]_i_2_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(sect_cnt[37]),
        .I4(\sect_cnt_reg[41]_i_3_n_6 ),
        .O51(sect_cnt0[37]),
        .O52(\sect_cnt_reg[37]_i_2_n_7 ),
        .PROP(\sect_cnt_reg[37]_i_2_n_8 ));
  FDRE \sect_cnt_reg[38] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_24),
        .Q(sect_cnt[38]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \sect_cnt_reg[38]_i_2 
       (.GE(\sect_cnt_reg[38]_i_2_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(sect_cnt[38]),
        .I4(\sect_cnt_reg[37]_i_2_n_7 ),
        .O51(sect_cnt0[38]),
        .O52(\sect_cnt_reg[38]_i_2_n_7 ),
        .PROP(\sect_cnt_reg[38]_i_2_n_8 ));
  FDRE \sect_cnt_reg[39] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_23),
        .Q(sect_cnt[39]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \sect_cnt_reg[39]_i_2 
       (.GE(\sect_cnt_reg[39]_i_2_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(sect_cnt[39]),
        .I4(\sect_cnt_reg[41]_i_3_n_7 ),
        .O51(sect_cnt0[39]),
        .O52(\sect_cnt_reg[39]_i_2_n_7 ),
        .PROP(\sect_cnt_reg[39]_i_2_n_8 ));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_59),
        .Q(sect_cnt[3]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \sect_cnt_reg[3]_i_2 
       (.GE(\sect_cnt_reg[3]_i_2_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(sect_cnt[3]),
        .I4(\sect_cnt_reg[9]_i_3_n_5 ),
        .O51(sect_cnt0[3]),
        .O52(\sect_cnt_reg[3]_i_2_n_7 ),
        .PROP(\sect_cnt_reg[3]_i_2_n_8 ));
  FDRE \sect_cnt_reg[40] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_22),
        .Q(sect_cnt[40]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \sect_cnt_reg[40]_i_2 
       (.GE(\sect_cnt_reg[40]_i_2_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(sect_cnt[40]),
        .I4(\sect_cnt_reg[39]_i_2_n_7 ),
        .O51(sect_cnt0[40]),
        .O52(\sect_cnt_reg[40]_i_2_n_7 ),
        .PROP(\sect_cnt_reg[40]_i_2_n_8 ));
  FDRE \sect_cnt_reg[41] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_21),
        .Q(sect_cnt[41]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \sect_cnt_reg[41]_i_2 
       (.GE(\sect_cnt_reg[41]_i_2_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(sect_cnt[41]),
        .I4(\sect_cnt_reg[41]_i_3_n_8 ),
        .O51(sect_cnt0[41]),
        .O52(\sect_cnt_reg[41]_i_2_n_7 ),
        .PROP(\sect_cnt_reg[41]_i_2_n_8 ));
  LOOKAHEAD8 #(
    .LOOKB("TRUE"),
    .LOOKD("TRUE"),
    .LOOKF("TRUE"),
    .LOOKH("TRUE")) 
    \sect_cnt_reg[41]_i_3 
       (.CIN(\sect_cnt_reg[33]_i_3_n_8 ),
        .COUTB(\sect_cnt_reg[41]_i_3_n_5 ),
        .COUTD(\sect_cnt_reg[41]_i_3_n_6 ),
        .COUTF(\sect_cnt_reg[41]_i_3_n_7 ),
        .COUTH(\sect_cnt_reg[41]_i_3_n_8 ),
        .CYA(\sect_cnt_reg[33]_i_2_n_7 ),
        .CYB(\sect_cnt_reg[34]_i_2_n_7 ),
        .CYC(\sect_cnt_reg[35]_i_2_n_7 ),
        .CYD(\sect_cnt_reg[36]_i_2_n_7 ),
        .CYE(\sect_cnt_reg[37]_i_2_n_7 ),
        .CYF(\sect_cnt_reg[38]_i_2_n_7 ),
        .CYG(\sect_cnt_reg[39]_i_2_n_7 ),
        .CYH(\sect_cnt_reg[40]_i_2_n_7 ),
        .GEA(\sect_cnt_reg[33]_i_2_n_5 ),
        .GEB(\sect_cnt_reg[34]_i_2_n_5 ),
        .GEC(\sect_cnt_reg[35]_i_2_n_5 ),
        .GED(\sect_cnt_reg[36]_i_2_n_5 ),
        .GEE(\sect_cnt_reg[37]_i_2_n_5 ),
        .GEF(\sect_cnt_reg[38]_i_2_n_5 ),
        .GEG(\sect_cnt_reg[39]_i_2_n_5 ),
        .GEH(\sect_cnt_reg[40]_i_2_n_5 ),
        .PROPA(\sect_cnt_reg[33]_i_2_n_8 ),
        .PROPB(\sect_cnt_reg[34]_i_2_n_8 ),
        .PROPC(\sect_cnt_reg[35]_i_2_n_8 ),
        .PROPD(\sect_cnt_reg[36]_i_2_n_8 ),
        .PROPE(\sect_cnt_reg[37]_i_2_n_8 ),
        .PROPF(\sect_cnt_reg[38]_i_2_n_8 ),
        .PROPG(\sect_cnt_reg[39]_i_2_n_8 ),
        .PROPH(\sect_cnt_reg[40]_i_2_n_8 ));
  FDRE \sect_cnt_reg[42] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_20),
        .Q(sect_cnt[42]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \sect_cnt_reg[42]_i_2 
       (.GE(\sect_cnt_reg[42]_i_2_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(sect_cnt[42]),
        .I4(\sect_cnt_reg[41]_i_2_n_7 ),
        .O51(sect_cnt0[42]),
        .O52(\sect_cnt_reg[42]_i_2_n_7 ),
        .PROP(\sect_cnt_reg[42]_i_2_n_8 ));
  FDRE \sect_cnt_reg[43] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_19),
        .Q(sect_cnt[43]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \sect_cnt_reg[43]_i_2 
       (.GE(\sect_cnt_reg[43]_i_2_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(sect_cnt[43]),
        .I4(\sect_cnt_reg[49]_i_3_n_5 ),
        .O51(sect_cnt0[43]),
        .O52(\sect_cnt_reg[43]_i_2_n_7 ),
        .PROP(\sect_cnt_reg[43]_i_2_n_8 ));
  FDRE \sect_cnt_reg[44] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_18),
        .Q(sect_cnt[44]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \sect_cnt_reg[44]_i_2 
       (.GE(\sect_cnt_reg[44]_i_2_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(sect_cnt[44]),
        .I4(\sect_cnt_reg[43]_i_2_n_7 ),
        .O51(sect_cnt0[44]),
        .O52(\sect_cnt_reg[44]_i_2_n_7 ),
        .PROP(\sect_cnt_reg[44]_i_2_n_8 ));
  FDRE \sect_cnt_reg[45] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_17),
        .Q(sect_cnt[45]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \sect_cnt_reg[45]_i_2 
       (.GE(\sect_cnt_reg[45]_i_2_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(sect_cnt[45]),
        .I4(\sect_cnt_reg[49]_i_3_n_6 ),
        .O51(sect_cnt0[45]),
        .O52(\sect_cnt_reg[45]_i_2_n_7 ),
        .PROP(\sect_cnt_reg[45]_i_2_n_8 ));
  FDRE \sect_cnt_reg[46] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_16),
        .Q(sect_cnt[46]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \sect_cnt_reg[46]_i_2 
       (.GE(\sect_cnt_reg[46]_i_2_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(sect_cnt[46]),
        .I4(\sect_cnt_reg[45]_i_2_n_7 ),
        .O51(sect_cnt0[46]),
        .O52(\sect_cnt_reg[46]_i_2_n_7 ),
        .PROP(\sect_cnt_reg[46]_i_2_n_8 ));
  FDRE \sect_cnt_reg[47] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_15),
        .Q(sect_cnt[47]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \sect_cnt_reg[47]_i_2 
       (.GE(\sect_cnt_reg[47]_i_2_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(sect_cnt[47]),
        .I4(\sect_cnt_reg[49]_i_3_n_7 ),
        .O51(sect_cnt0[47]),
        .O52(\sect_cnt_reg[47]_i_2_n_7 ),
        .PROP(\sect_cnt_reg[47]_i_2_n_8 ));
  FDRE \sect_cnt_reg[48] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_14),
        .Q(sect_cnt[48]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \sect_cnt_reg[48]_i_2 
       (.GE(\sect_cnt_reg[48]_i_2_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(sect_cnt[48]),
        .I4(\sect_cnt_reg[47]_i_2_n_7 ),
        .O51(sect_cnt0[48]),
        .O52(\sect_cnt_reg[48]_i_2_n_7 ),
        .PROP(\sect_cnt_reg[48]_i_2_n_8 ));
  FDRE \sect_cnt_reg[49] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_13),
        .Q(sect_cnt[49]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \sect_cnt_reg[49]_i_2 
       (.GE(\sect_cnt_reg[49]_i_2_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(sect_cnt[49]),
        .I4(\sect_cnt_reg[49]_i_3_n_8 ),
        .O51(sect_cnt0[49]),
        .O52(\sect_cnt_reg[49]_i_2_n_7 ),
        .PROP(\sect_cnt_reg[49]_i_2_n_8 ));
  LOOKAHEAD8 #(
    .LOOKB("TRUE"),
    .LOOKD("TRUE"),
    .LOOKF("TRUE"),
    .LOOKH("TRUE")) 
    \sect_cnt_reg[49]_i_3 
       (.CIN(\sect_cnt_reg[41]_i_3_n_8 ),
        .COUTB(\sect_cnt_reg[49]_i_3_n_5 ),
        .COUTD(\sect_cnt_reg[49]_i_3_n_6 ),
        .COUTF(\sect_cnt_reg[49]_i_3_n_7 ),
        .COUTH(\sect_cnt_reg[49]_i_3_n_8 ),
        .CYA(\sect_cnt_reg[41]_i_2_n_7 ),
        .CYB(\sect_cnt_reg[42]_i_2_n_7 ),
        .CYC(\sect_cnt_reg[43]_i_2_n_7 ),
        .CYD(\sect_cnt_reg[44]_i_2_n_7 ),
        .CYE(\sect_cnt_reg[45]_i_2_n_7 ),
        .CYF(\sect_cnt_reg[46]_i_2_n_7 ),
        .CYG(\sect_cnt_reg[47]_i_2_n_7 ),
        .CYH(\sect_cnt_reg[48]_i_2_n_7 ),
        .GEA(\sect_cnt_reg[41]_i_2_n_5 ),
        .GEB(\sect_cnt_reg[42]_i_2_n_5 ),
        .GEC(\sect_cnt_reg[43]_i_2_n_5 ),
        .GED(\sect_cnt_reg[44]_i_2_n_5 ),
        .GEE(\sect_cnt_reg[45]_i_2_n_5 ),
        .GEF(\sect_cnt_reg[46]_i_2_n_5 ),
        .GEG(\sect_cnt_reg[47]_i_2_n_5 ),
        .GEH(\sect_cnt_reg[48]_i_2_n_5 ),
        .PROPA(\sect_cnt_reg[41]_i_2_n_8 ),
        .PROPB(\sect_cnt_reg[42]_i_2_n_8 ),
        .PROPC(\sect_cnt_reg[43]_i_2_n_8 ),
        .PROPD(\sect_cnt_reg[44]_i_2_n_8 ),
        .PROPE(\sect_cnt_reg[45]_i_2_n_8 ),
        .PROPF(\sect_cnt_reg[46]_i_2_n_8 ),
        .PROPG(\sect_cnt_reg[47]_i_2_n_8 ),
        .PROPH(\sect_cnt_reg[48]_i_2_n_8 ));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_58),
        .Q(sect_cnt[4]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \sect_cnt_reg[4]_i_2 
       (.GE(\sect_cnt_reg[4]_i_2_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(sect_cnt[4]),
        .I4(\sect_cnt_reg[3]_i_2_n_7 ),
        .O51(sect_cnt0[4]),
        .O52(\sect_cnt_reg[4]_i_2_n_7 ),
        .PROP(\sect_cnt_reg[4]_i_2_n_8 ));
  FDRE \sect_cnt_reg[50] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_12),
        .Q(sect_cnt[50]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \sect_cnt_reg[50]_i_2 
       (.GE(\sect_cnt_reg[50]_i_2_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(sect_cnt[50]),
        .I4(\sect_cnt_reg[49]_i_2_n_7 ),
        .O51(sect_cnt0[50]),
        .O52(\sect_cnt_reg[50]_i_2_n_7 ),
        .PROP(\sect_cnt_reg[50]_i_2_n_8 ));
  FDRE \sect_cnt_reg[51] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_11),
        .Q(sect_cnt[51]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00FF0000FFFF00)) 
    \sect_cnt_reg[51]_i_3 
       (.GE(\sect_cnt_reg[51]_i_3_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(sect_cnt[51]),
        .I4(\sect_cnt_reg[51]_i_4_n_5 ),
        .O51(sect_cnt0[51]),
        .O52(\sect_cnt_reg[51]_i_3_n_7 ),
        .PROP(\sect_cnt_reg[51]_i_3_n_8 ));
  (* KEEP = "yes" *) 
  LOOKAHEAD8 #(
    .LOOKB("TRUE"),
    .LOOKD("TRUE"),
    .LOOKF("FALSE"),
    .LOOKH("FALSE")) 
    \sect_cnt_reg[51]_i_4 
       (.CIN(\sect_cnt_reg[49]_i_3_n_8 ),
        .COUTB(\sect_cnt_reg[51]_i_4_n_5 ),
        .COUTD(\sect_cnt_reg[51]_i_4_n_6 ),
        .COUTF(\NLW_sect_cnt_reg[51]_i_4_COUTF_UNCONNECTED ),
        .COUTH(\NLW_sect_cnt_reg[51]_i_4_COUTH_UNCONNECTED ),
        .CYA(\sect_cnt_reg[49]_i_2_n_7 ),
        .CYB(\sect_cnt_reg[50]_i_2_n_7 ),
        .CYC(\sect_cnt_reg[51]_i_3_n_7 ),
        .CYD(\NLW_sect_cnt_reg[51]_i_4_CYD_UNCONNECTED ),
        .CYE(\NLW_sect_cnt_reg[51]_i_4_CYE_UNCONNECTED ),
        .CYF(\NLW_sect_cnt_reg[51]_i_4_CYF_UNCONNECTED ),
        .CYG(\NLW_sect_cnt_reg[51]_i_4_CYG_UNCONNECTED ),
        .CYH(\NLW_sect_cnt_reg[51]_i_4_CYH_UNCONNECTED ),
        .GEA(\sect_cnt_reg[49]_i_2_n_5 ),
        .GEB(\sect_cnt_reg[50]_i_2_n_5 ),
        .GEC(\sect_cnt_reg[51]_i_3_n_5 ),
        .GED(\NLW_sect_cnt_reg[51]_i_4_GED_UNCONNECTED ),
        .GEE(\NLW_sect_cnt_reg[51]_i_4_GEE_UNCONNECTED ),
        .GEF(\NLW_sect_cnt_reg[51]_i_4_GEF_UNCONNECTED ),
        .GEG(\NLW_sect_cnt_reg[51]_i_4_GEG_UNCONNECTED ),
        .GEH(\NLW_sect_cnt_reg[51]_i_4_GEH_UNCONNECTED ),
        .PROPA(\sect_cnt_reg[49]_i_2_n_8 ),
        .PROPB(\sect_cnt_reg[50]_i_2_n_8 ),
        .PROPC(\sect_cnt_reg[51]_i_3_n_8 ),
        .PROPD(\NLW_sect_cnt_reg[51]_i_4_PROPD_UNCONNECTED ),
        .PROPE(\NLW_sect_cnt_reg[51]_i_4_PROPE_UNCONNECTED ),
        .PROPF(\NLW_sect_cnt_reg[51]_i_4_PROPF_UNCONNECTED ),
        .PROPG(\NLW_sect_cnt_reg[51]_i_4_PROPG_UNCONNECTED ),
        .PROPH(\NLW_sect_cnt_reg[51]_i_4_PROPH_UNCONNECTED ));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_57),
        .Q(sect_cnt[5]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \sect_cnt_reg[5]_i_2 
       (.GE(\sect_cnt_reg[5]_i_2_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(sect_cnt[5]),
        .I4(\sect_cnt_reg[9]_i_3_n_6 ),
        .O51(sect_cnt0[5]),
        .O52(\sect_cnt_reg[5]_i_2_n_7 ),
        .PROP(\sect_cnt_reg[5]_i_2_n_8 ));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_56),
        .Q(sect_cnt[6]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \sect_cnt_reg[6]_i_2 
       (.GE(\sect_cnt_reg[6]_i_2_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(sect_cnt[6]),
        .I4(\sect_cnt_reg[5]_i_2_n_7 ),
        .O51(sect_cnt0[6]),
        .O52(\sect_cnt_reg[6]_i_2_n_7 ),
        .PROP(\sect_cnt_reg[6]_i_2_n_8 ));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_55),
        .Q(sect_cnt[7]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \sect_cnt_reg[7]_i_2 
       (.GE(\sect_cnt_reg[7]_i_2_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(sect_cnt[7]),
        .I4(\sect_cnt_reg[9]_i_3_n_7 ),
        .O51(sect_cnt0[7]),
        .O52(\sect_cnt_reg[7]_i_2_n_7 ),
        .PROP(\sect_cnt_reg[7]_i_2_n_8 ));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_54),
        .Q(sect_cnt[8]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \sect_cnt_reg[8]_i_2 
       (.GE(\sect_cnt_reg[8]_i_2_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(sect_cnt[8]),
        .I4(\sect_cnt_reg[7]_i_2_n_7 ),
        .O51(sect_cnt0[8]),
        .O52(\sect_cnt_reg[8]_i_2_n_7 ),
        .PROP(\sect_cnt_reg[8]_i_2_n_8 ));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_53),
        .Q(sect_cnt[9]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \sect_cnt_reg[9]_i_2 
       (.GE(\sect_cnt_reg[9]_i_2_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(sect_cnt[9]),
        .I4(\sect_cnt_reg[9]_i_3_n_8 ),
        .O51(sect_cnt0[9]),
        .O52(\sect_cnt_reg[9]_i_2_n_7 ),
        .PROP(\sect_cnt_reg[9]_i_2_n_8 ));
  LOOKAHEAD8 #(
    .LOOKB("FALSE"),
    .LOOKD("TRUE"),
    .LOOKF("TRUE"),
    .LOOKH("TRUE")) 
    \sect_cnt_reg[9]_i_3 
       (.CIN(sect_cnt[0]),
        .COUTB(\sect_cnt_reg[9]_i_3_n_5 ),
        .COUTD(\sect_cnt_reg[9]_i_3_n_6 ),
        .COUTF(\sect_cnt_reg[9]_i_3_n_7 ),
        .COUTH(\sect_cnt_reg[9]_i_3_n_8 ),
        .CYA(\sect_cnt_reg[1]_i_2_n_7 ),
        .CYB(\sect_cnt_reg[2]_i_2_n_7 ),
        .CYC(\sect_cnt_reg[3]_i_2_n_7 ),
        .CYD(\sect_cnt_reg[4]_i_2_n_7 ),
        .CYE(\sect_cnt_reg[5]_i_2_n_7 ),
        .CYF(\sect_cnt_reg[6]_i_2_n_7 ),
        .CYG(\sect_cnt_reg[7]_i_2_n_7 ),
        .CYH(\sect_cnt_reg[8]_i_2_n_7 ),
        .GEA(\sect_cnt_reg[1]_i_2_n_5 ),
        .GEB(\sect_cnt_reg[2]_i_2_n_5 ),
        .GEC(\sect_cnt_reg[3]_i_2_n_5 ),
        .GED(\sect_cnt_reg[4]_i_2_n_5 ),
        .GEE(\sect_cnt_reg[5]_i_2_n_5 ),
        .GEF(\sect_cnt_reg[6]_i_2_n_5 ),
        .GEG(\sect_cnt_reg[7]_i_2_n_5 ),
        .GEH(\sect_cnt_reg[8]_i_2_n_5 ),
        .PROPA(\sect_cnt_reg[1]_i_2_n_8 ),
        .PROPB(\sect_cnt_reg[2]_i_2_n_8 ),
        .PROPC(\sect_cnt_reg[3]_i_2_n_8 ),
        .PROPD(\sect_cnt_reg[4]_i_2_n_8 ),
        .PROPE(\sect_cnt_reg[5]_i_2_n_8 ),
        .PROPF(\sect_cnt_reg[6]_i_2_n_8 ),
        .PROPG(\sect_cnt_reg[7]_i_2_n_8 ),
        .PROPH(\sect_cnt_reg[8]_i_2_n_8 ));
  LUT6 #(
    .INIT(64'hBBBBB8BBBB88B8BB)) 
    \sect_len_buf[0]_i_1 
       (.I0(beat_len[0]),
        .I1(rs_req_n_131),
        .I2(end_from_4k[0]),
        .I3(last_sect_reg_n_5),
        .I4(first_sect_reg_n_5),
        .I5(start_to_4k[0]),
        .O(\sect_len_buf[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hBBBBB8BBBB88B8BB)) 
    \sect_len_buf[1]_i_1 
       (.I0(beat_len[1]),
        .I1(rs_req_n_131),
        .I2(end_from_4k[1]),
        .I3(last_sect_reg_n_5),
        .I4(first_sect_reg_n_5),
        .I5(start_to_4k[1]),
        .O(\sect_len_buf[1]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hBBBBB8BBBB88B8BB)) 
    \sect_len_buf[2]_i_1 
       (.I0(beat_len[2]),
        .I1(rs_req_n_131),
        .I2(end_from_4k[2]),
        .I3(last_sect_reg_n_5),
        .I4(first_sect_reg_n_5),
        .I5(start_to_4k[2]),
        .O(\sect_len_buf[2]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hBBBBB8BBBB88B8BB)) 
    \sect_len_buf[3]_i_1 
       (.I0(beat_len[3]),
        .I1(rs_req_n_131),
        .I2(end_from_4k[3]),
        .I3(last_sect_reg_n_5),
        .I4(first_sect_reg_n_5),
        .I5(start_to_4k[3]),
        .O(\sect_len_buf[3]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hBBBBB8BBBB88B8BB)) 
    \sect_len_buf[4]_i_1 
       (.I0(beat_len[4]),
        .I1(rs_req_n_131),
        .I2(end_from_4k[4]),
        .I3(last_sect_reg_n_5),
        .I4(first_sect_reg_n_5),
        .I5(start_to_4k[4]),
        .O(\sect_len_buf[4]_i_1_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sect_len_buf[5]_i_1 
       (.I0(rs_req_n_7),
        .O(p_15_in));
  LUT6 #(
    .INIT(64'hBBBBB8BBBB88B8BB)) 
    \sect_len_buf[5]_i_2 
       (.I0(beat_len[5]),
        .I1(rs_req_n_131),
        .I2(end_from_4k[5]),
        .I3(last_sect_reg_n_5),
        .I4(first_sect_reg_n_5),
        .I5(start_to_4k[5]),
        .O(\sect_len_buf[5]_i_2_n_5 ));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_len_buf[0]_i_1_n_5 ),
        .Q(\sect_len_buf_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_len_buf[1]_i_1_n_5 ),
        .Q(\sect_len_buf_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_len_buf[2]_i_1_n_5 ),
        .Q(\sect_len_buf_reg_n_5_[2] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_len_buf[3]_i_1_n_5 ),
        .Q(\sect_len_buf_reg_n_5_[3] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_len_buf[4]_i_1_n_5 ),
        .Q(\sect_len_buf_reg_n_5_[4] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_len_buf[5]_i_2_n_5 ),
        .Q(\sect_len_buf_reg_n_5_[5] ),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1_n_6 ),
        .Q(sect_total_buf_reg[0]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFFFFFC0CFC0C03F3)) 
    \sect_total_buf_reg[0]_i_1 
       (.GE(\sect_total_buf_reg[0]_i_1_n_5 ),
        .I0(1'b1),
        .I1(sect_total_buf_reg[0]),
        .I2(first_sect_reg_n_5),
        .I3(sect_total[0]),
        .I4(1'b0),
        .O51(\sect_total_buf_reg[0]_i_1_n_6 ),
        .O52(\sect_total_buf_reg[0]_i_1_n_7 ),
        .PROP(\sect_total_buf_reg[0]_i_1_n_8 ));
  FDRE \sect_total_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[10]_i_1_n_6 ),
        .Q(sect_total_buf_reg[10]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFFFFFC0CFC0C03F3)) 
    \sect_total_buf_reg[10]_i_1 
       (.GE(\sect_total_buf_reg[10]_i_1_n_5 ),
        .I0(1'b1),
        .I1(sect_total_buf_reg[10]),
        .I2(first_sect_reg_n_5),
        .I3(sect_total[10]),
        .I4(\sect_total_buf_reg[10]_i_2_n_5 ),
        .O51(\sect_total_buf_reg[10]_i_1_n_6 ),
        .O52(\sect_total_buf_reg[10]_i_1_n_7 ),
        .PROP(\sect_total_buf_reg[10]_i_1_n_8 ));
  LOOKAHEAD8 #(
    .LOOKB("TRUE"),
    .LOOKD("TRUE"),
    .LOOKF("TRUE"),
    .LOOKH("TRUE")) 
    \sect_total_buf_reg[10]_i_2 
       (.CIN(\sect_total_buf_reg[2]_i_2_n_8 ),
        .COUTB(\sect_total_buf_reg[10]_i_2_n_5 ),
        .COUTD(\sect_total_buf_reg[10]_i_2_n_6 ),
        .COUTF(\sect_total_buf_reg[10]_i_2_n_7 ),
        .COUTH(\sect_total_buf_reg[10]_i_2_n_8 ),
        .CYA(\sect_total_buf_reg[8]_i_1_n_7 ),
        .CYB(\sect_total_buf_reg[9]_i_1_n_7 ),
        .CYC(\sect_total_buf_reg[10]_i_1_n_7 ),
        .CYD(\sect_total_buf_reg[11]_i_1_n_7 ),
        .CYE(\sect_total_buf_reg[12]_i_1_n_7 ),
        .CYF(\sect_total_buf_reg[13]_i_1_n_7 ),
        .CYG(\sect_total_buf_reg[14]_i_1_n_7 ),
        .CYH(\sect_total_buf_reg[15]_i_1_n_7 ),
        .GEA(\sect_total_buf_reg[8]_i_1_n_5 ),
        .GEB(\sect_total_buf_reg[9]_i_1_n_5 ),
        .GEC(\sect_total_buf_reg[10]_i_1_n_5 ),
        .GED(\sect_total_buf_reg[11]_i_1_n_5 ),
        .GEE(\sect_total_buf_reg[12]_i_1_n_5 ),
        .GEF(\sect_total_buf_reg[13]_i_1_n_5 ),
        .GEG(\sect_total_buf_reg[14]_i_1_n_5 ),
        .GEH(\sect_total_buf_reg[15]_i_1_n_5 ),
        .PROPA(\sect_total_buf_reg[8]_i_1_n_8 ),
        .PROPB(\sect_total_buf_reg[9]_i_1_n_8 ),
        .PROPC(\sect_total_buf_reg[10]_i_1_n_8 ),
        .PROPD(\sect_total_buf_reg[11]_i_1_n_8 ),
        .PROPE(\sect_total_buf_reg[12]_i_1_n_8 ),
        .PROPF(\sect_total_buf_reg[13]_i_1_n_8 ),
        .PROPG(\sect_total_buf_reg[14]_i_1_n_8 ),
        .PROPH(\sect_total_buf_reg[15]_i_1_n_8 ));
  FDRE \sect_total_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[11]_i_1_n_6 ),
        .Q(sect_total_buf_reg[11]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFFFFFC0CFC0C03F3)) 
    \sect_total_buf_reg[11]_i_1 
       (.GE(\sect_total_buf_reg[11]_i_1_n_5 ),
        .I0(1'b1),
        .I1(sect_total_buf_reg[11]),
        .I2(first_sect_reg_n_5),
        .I3(sect_total[11]),
        .I4(\sect_total_buf_reg[10]_i_1_n_7 ),
        .O51(\sect_total_buf_reg[11]_i_1_n_6 ),
        .O52(\sect_total_buf_reg[11]_i_1_n_7 ),
        .PROP(\sect_total_buf_reg[11]_i_1_n_8 ));
  FDRE \sect_total_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[12]_i_1_n_6 ),
        .Q(sect_total_buf_reg[12]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFFFFFC0CFC0C03F3)) 
    \sect_total_buf_reg[12]_i_1 
       (.GE(\sect_total_buf_reg[12]_i_1_n_5 ),
        .I0(1'b1),
        .I1(sect_total_buf_reg[12]),
        .I2(first_sect_reg_n_5),
        .I3(sect_total[12]),
        .I4(\sect_total_buf_reg[10]_i_2_n_6 ),
        .O51(\sect_total_buf_reg[12]_i_1_n_6 ),
        .O52(\sect_total_buf_reg[12]_i_1_n_7 ),
        .PROP(\sect_total_buf_reg[12]_i_1_n_8 ));
  FDRE \sect_total_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[13]_i_1_n_6 ),
        .Q(sect_total_buf_reg[13]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFFFFFC0CFC0C03F3)) 
    \sect_total_buf_reg[13]_i_1 
       (.GE(\sect_total_buf_reg[13]_i_1_n_5 ),
        .I0(1'b1),
        .I1(sect_total_buf_reg[13]),
        .I2(first_sect_reg_n_5),
        .I3(sect_total[13]),
        .I4(\sect_total_buf_reg[12]_i_1_n_7 ),
        .O51(\sect_total_buf_reg[13]_i_1_n_6 ),
        .O52(\sect_total_buf_reg[13]_i_1_n_7 ),
        .PROP(\sect_total_buf_reg[13]_i_1_n_8 ));
  FDRE \sect_total_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[14]_i_1_n_6 ),
        .Q(sect_total_buf_reg[14]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFFFFFC0CFC0C03F3)) 
    \sect_total_buf_reg[14]_i_1 
       (.GE(\sect_total_buf_reg[14]_i_1_n_5 ),
        .I0(1'b1),
        .I1(sect_total_buf_reg[14]),
        .I2(first_sect_reg_n_5),
        .I3(sect_total[14]),
        .I4(\sect_total_buf_reg[10]_i_2_n_7 ),
        .O51(\sect_total_buf_reg[14]_i_1_n_6 ),
        .O52(\sect_total_buf_reg[14]_i_1_n_7 ),
        .PROP(\sect_total_buf_reg[14]_i_1_n_8 ));
  FDRE \sect_total_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[15]_i_1_n_6 ),
        .Q(sect_total_buf_reg[15]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFFFFFC0CFC0C03F3)) 
    \sect_total_buf_reg[15]_i_1 
       (.GE(\sect_total_buf_reg[15]_i_1_n_5 ),
        .I0(1'b1),
        .I1(sect_total_buf_reg[15]),
        .I2(first_sect_reg_n_5),
        .I3(sect_total[15]),
        .I4(\sect_total_buf_reg[14]_i_1_n_7 ),
        .O51(\sect_total_buf_reg[15]_i_1_n_6 ),
        .O52(\sect_total_buf_reg[15]_i_1_n_7 ),
        .PROP(\sect_total_buf_reg[15]_i_1_n_8 ));
  FDRE \sect_total_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[16]_i_1_n_6 ),
        .Q(sect_total_buf_reg[16]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFFFFFC0CFC0C03F3)) 
    \sect_total_buf_reg[16]_i_1 
       (.GE(\sect_total_buf_reg[16]_i_1_n_5 ),
        .I0(1'b1),
        .I1(sect_total_buf_reg[16]),
        .I2(first_sect_reg_n_5),
        .I3(sect_total[16]),
        .I4(\sect_total_buf_reg[10]_i_2_n_8 ),
        .O51(\sect_total_buf_reg[16]_i_1_n_6 ),
        .O52(\sect_total_buf_reg[16]_i_1_n_7 ),
        .PROP(\sect_total_buf_reg[16]_i_1_n_8 ));
  FDRE \sect_total_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[17]_i_1_n_6 ),
        .Q(sect_total_buf_reg[17]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFFFFFC0CFC0C03F3)) 
    \sect_total_buf_reg[17]_i_1 
       (.GE(\sect_total_buf_reg[17]_i_1_n_5 ),
        .I0(1'b1),
        .I1(sect_total_buf_reg[17]),
        .I2(first_sect_reg_n_5),
        .I3(sect_total[17]),
        .I4(\sect_total_buf_reg[16]_i_1_n_7 ),
        .O51(\sect_total_buf_reg[17]_i_1_n_6 ),
        .O52(\sect_total_buf_reg[17]_i_1_n_7 ),
        .PROP(\sect_total_buf_reg[17]_i_1_n_8 ));
  FDRE \sect_total_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[18]_i_1_n_6 ),
        .Q(sect_total_buf_reg[18]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFFFFFC0CFC0C03F3)) 
    \sect_total_buf_reg[18]_i_1 
       (.GE(\sect_total_buf_reg[18]_i_1_n_5 ),
        .I0(1'b1),
        .I1(sect_total_buf_reg[18]),
        .I2(first_sect_reg_n_5),
        .I3(sect_total[18]),
        .I4(\sect_total_buf_reg[18]_i_2_n_5 ),
        .O51(\sect_total_buf_reg[18]_i_1_n_6 ),
        .O52(\sect_total_buf_reg[18]_i_1_n_7 ),
        .PROP(\sect_total_buf_reg[18]_i_1_n_8 ));
  (* KEEP = "yes" *) 
  LOOKAHEAD8 #(
    .LOOKB("TRUE"),
    .LOOKD("TRUE"),
    .LOOKF("FALSE"),
    .LOOKH("FALSE")) 
    \sect_total_buf_reg[18]_i_2 
       (.CIN(\sect_total_buf_reg[10]_i_2_n_8 ),
        .COUTB(\sect_total_buf_reg[18]_i_2_n_5 ),
        .COUTD(\sect_total_buf_reg[18]_i_2_n_6 ),
        .COUTF(\NLW_sect_total_buf_reg[18]_i_2_COUTF_UNCONNECTED ),
        .COUTH(\NLW_sect_total_buf_reg[18]_i_2_COUTH_UNCONNECTED ),
        .CYA(\sect_total_buf_reg[16]_i_1_n_7 ),
        .CYB(\sect_total_buf_reg[17]_i_1_n_7 ),
        .CYC(\sect_total_buf_reg[18]_i_1_n_7 ),
        .CYD(\sect_total_buf_reg[19]_i_1_n_7 ),
        .CYE(\NLW_sect_total_buf_reg[18]_i_2_CYE_UNCONNECTED ),
        .CYF(\NLW_sect_total_buf_reg[18]_i_2_CYF_UNCONNECTED ),
        .CYG(\NLW_sect_total_buf_reg[18]_i_2_CYG_UNCONNECTED ),
        .CYH(\NLW_sect_total_buf_reg[18]_i_2_CYH_UNCONNECTED ),
        .GEA(\sect_total_buf_reg[16]_i_1_n_5 ),
        .GEB(\sect_total_buf_reg[17]_i_1_n_5 ),
        .GEC(\sect_total_buf_reg[18]_i_1_n_5 ),
        .GED(\sect_total_buf_reg[19]_i_1_n_5 ),
        .GEE(\NLW_sect_total_buf_reg[18]_i_2_GEE_UNCONNECTED ),
        .GEF(\NLW_sect_total_buf_reg[18]_i_2_GEF_UNCONNECTED ),
        .GEG(\NLW_sect_total_buf_reg[18]_i_2_GEG_UNCONNECTED ),
        .GEH(\NLW_sect_total_buf_reg[18]_i_2_GEH_UNCONNECTED ),
        .PROPA(\sect_total_buf_reg[16]_i_1_n_8 ),
        .PROPB(\sect_total_buf_reg[17]_i_1_n_8 ),
        .PROPC(\sect_total_buf_reg[18]_i_1_n_8 ),
        .PROPD(\sect_total_buf_reg[19]_i_1_n_8 ),
        .PROPE(\NLW_sect_total_buf_reg[18]_i_2_PROPE_UNCONNECTED ),
        .PROPF(\NLW_sect_total_buf_reg[18]_i_2_PROPF_UNCONNECTED ),
        .PROPG(\NLW_sect_total_buf_reg[18]_i_2_PROPG_UNCONNECTED ),
        .PROPH(\NLW_sect_total_buf_reg[18]_i_2_PROPH_UNCONNECTED ));
  FDRE \sect_total_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[19]_i_1_n_6 ),
        .Q(sect_total_buf_reg[19]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'h03F303F3FC0C03F3)) 
    \sect_total_buf_reg[19]_i_1 
       (.GE(\sect_total_buf_reg[19]_i_1_n_5 ),
        .I0(1'b1),
        .I1(sect_total_buf_reg[19]),
        .I2(first_sect_reg_n_5),
        .I3(sect_total[19]),
        .I4(\sect_total_buf_reg[18]_i_1_n_7 ),
        .O51(\sect_total_buf_reg[19]_i_1_n_6 ),
        .O52(\sect_total_buf_reg[19]_i_1_n_7 ),
        .PROP(\sect_total_buf_reg[19]_i_1_n_8 ));
  FDRE \sect_total_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[1]_i_1_n_6 ),
        .Q(sect_total_buf_reg[1]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFFFFFC0CFC0C03F3)) 
    \sect_total_buf_reg[1]_i_1 
       (.GE(\sect_total_buf_reg[1]_i_1_n_5 ),
        .I0(1'b1),
        .I1(sect_total_buf_reg[1]),
        .I2(first_sect_reg_n_5),
        .I3(sect_total[1]),
        .I4(\sect_total_buf_reg[0]_i_1_n_7 ),
        .O51(\sect_total_buf_reg[1]_i_1_n_6 ),
        .O52(\sect_total_buf_reg[1]_i_1_n_7 ),
        .PROP(\sect_total_buf_reg[1]_i_1_n_8 ));
  FDRE \sect_total_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[2]_i_1_n_6 ),
        .Q(sect_total_buf_reg[2]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFFFFFC0CFC0C03F3)) 
    \sect_total_buf_reg[2]_i_1 
       (.GE(\sect_total_buf_reg[2]_i_1_n_5 ),
        .I0(1'b1),
        .I1(sect_total_buf_reg[2]),
        .I2(first_sect_reg_n_5),
        .I3(sect_total[2]),
        .I4(\sect_total_buf_reg[2]_i_2_n_5 ),
        .O51(\sect_total_buf_reg[2]_i_1_n_6 ),
        .O52(\sect_total_buf_reg[2]_i_1_n_7 ),
        .PROP(\sect_total_buf_reg[2]_i_1_n_8 ));
  LOOKAHEAD8 #(
    .LOOKB("FALSE"),
    .LOOKD("TRUE"),
    .LOOKF("TRUE"),
    .LOOKH("TRUE")) 
    \sect_total_buf_reg[2]_i_2 
       (.CIN(1'b0),
        .COUTB(\sect_total_buf_reg[2]_i_2_n_5 ),
        .COUTD(\sect_total_buf_reg[2]_i_2_n_6 ),
        .COUTF(\sect_total_buf_reg[2]_i_2_n_7 ),
        .COUTH(\sect_total_buf_reg[2]_i_2_n_8 ),
        .CYA(\sect_total_buf_reg[0]_i_1_n_7 ),
        .CYB(\sect_total_buf_reg[1]_i_1_n_7 ),
        .CYC(\sect_total_buf_reg[2]_i_1_n_7 ),
        .CYD(\sect_total_buf_reg[3]_i_1_n_7 ),
        .CYE(\sect_total_buf_reg[4]_i_1_n_7 ),
        .CYF(\sect_total_buf_reg[5]_i_1_n_7 ),
        .CYG(\sect_total_buf_reg[6]_i_1_n_7 ),
        .CYH(\sect_total_buf_reg[7]_i_1_n_7 ),
        .GEA(\sect_total_buf_reg[0]_i_1_n_5 ),
        .GEB(\sect_total_buf_reg[1]_i_1_n_5 ),
        .GEC(\sect_total_buf_reg[2]_i_1_n_5 ),
        .GED(\sect_total_buf_reg[3]_i_1_n_5 ),
        .GEE(\sect_total_buf_reg[4]_i_1_n_5 ),
        .GEF(\sect_total_buf_reg[5]_i_1_n_5 ),
        .GEG(\sect_total_buf_reg[6]_i_1_n_5 ),
        .GEH(\sect_total_buf_reg[7]_i_1_n_5 ),
        .PROPA(\sect_total_buf_reg[0]_i_1_n_8 ),
        .PROPB(\sect_total_buf_reg[1]_i_1_n_8 ),
        .PROPC(\sect_total_buf_reg[2]_i_1_n_8 ),
        .PROPD(\sect_total_buf_reg[3]_i_1_n_8 ),
        .PROPE(\sect_total_buf_reg[4]_i_1_n_8 ),
        .PROPF(\sect_total_buf_reg[5]_i_1_n_8 ),
        .PROPG(\sect_total_buf_reg[6]_i_1_n_8 ),
        .PROPH(\sect_total_buf_reg[7]_i_1_n_8 ));
  FDRE \sect_total_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[3]_i_1_n_6 ),
        .Q(sect_total_buf_reg[3]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFFFFFC0CFC0C03F3)) 
    \sect_total_buf_reg[3]_i_1 
       (.GE(\sect_total_buf_reg[3]_i_1_n_5 ),
        .I0(1'b1),
        .I1(sect_total_buf_reg[3]),
        .I2(first_sect_reg_n_5),
        .I3(sect_total[3]),
        .I4(\sect_total_buf_reg[2]_i_1_n_7 ),
        .O51(\sect_total_buf_reg[3]_i_1_n_6 ),
        .O52(\sect_total_buf_reg[3]_i_1_n_7 ),
        .PROP(\sect_total_buf_reg[3]_i_1_n_8 ));
  FDRE \sect_total_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[4]_i_1_n_6 ),
        .Q(sect_total_buf_reg[4]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFFFFFC0CFC0C03F3)) 
    \sect_total_buf_reg[4]_i_1 
       (.GE(\sect_total_buf_reg[4]_i_1_n_5 ),
        .I0(1'b1),
        .I1(sect_total_buf_reg[4]),
        .I2(first_sect_reg_n_5),
        .I3(sect_total[4]),
        .I4(\sect_total_buf_reg[2]_i_2_n_6 ),
        .O51(\sect_total_buf_reg[4]_i_1_n_6 ),
        .O52(\sect_total_buf_reg[4]_i_1_n_7 ),
        .PROP(\sect_total_buf_reg[4]_i_1_n_8 ));
  FDRE \sect_total_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[5]_i_1_n_6 ),
        .Q(sect_total_buf_reg[5]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFFFFFC0CFC0C03F3)) 
    \sect_total_buf_reg[5]_i_1 
       (.GE(\sect_total_buf_reg[5]_i_1_n_5 ),
        .I0(1'b1),
        .I1(sect_total_buf_reg[5]),
        .I2(first_sect_reg_n_5),
        .I3(sect_total[5]),
        .I4(\sect_total_buf_reg[4]_i_1_n_7 ),
        .O51(\sect_total_buf_reg[5]_i_1_n_6 ),
        .O52(\sect_total_buf_reg[5]_i_1_n_7 ),
        .PROP(\sect_total_buf_reg[5]_i_1_n_8 ));
  FDRE \sect_total_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[6]_i_1_n_6 ),
        .Q(sect_total_buf_reg[6]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFFFFFC0CFC0C03F3)) 
    \sect_total_buf_reg[6]_i_1 
       (.GE(\sect_total_buf_reg[6]_i_1_n_5 ),
        .I0(1'b1),
        .I1(sect_total_buf_reg[6]),
        .I2(first_sect_reg_n_5),
        .I3(sect_total[6]),
        .I4(\sect_total_buf_reg[2]_i_2_n_7 ),
        .O51(\sect_total_buf_reg[6]_i_1_n_6 ),
        .O52(\sect_total_buf_reg[6]_i_1_n_7 ),
        .PROP(\sect_total_buf_reg[6]_i_1_n_8 ));
  FDRE \sect_total_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[7]_i_1_n_6 ),
        .Q(sect_total_buf_reg[7]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFFFFFC0CFC0C03F3)) 
    \sect_total_buf_reg[7]_i_1 
       (.GE(\sect_total_buf_reg[7]_i_1_n_5 ),
        .I0(1'b1),
        .I1(sect_total_buf_reg[7]),
        .I2(first_sect_reg_n_5),
        .I3(sect_total[7]),
        .I4(\sect_total_buf_reg[6]_i_1_n_7 ),
        .O51(\sect_total_buf_reg[7]_i_1_n_6 ),
        .O52(\sect_total_buf_reg[7]_i_1_n_7 ),
        .PROP(\sect_total_buf_reg[7]_i_1_n_8 ));
  FDRE \sect_total_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1_n_6 ),
        .Q(sect_total_buf_reg[8]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFFFFFC0CFC0C03F3)) 
    \sect_total_buf_reg[8]_i_1 
       (.GE(\sect_total_buf_reg[8]_i_1_n_5 ),
        .I0(1'b1),
        .I1(sect_total_buf_reg[8]),
        .I2(first_sect_reg_n_5),
        .I3(sect_total[8]),
        .I4(\sect_total_buf_reg[2]_i_2_n_8 ),
        .O51(\sect_total_buf_reg[8]_i_1_n_6 ),
        .O52(\sect_total_buf_reg[8]_i_1_n_7 ),
        .PROP(\sect_total_buf_reg[8]_i_1_n_8 ));
  FDRE \sect_total_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[9]_i_1_n_6 ),
        .Q(sect_total_buf_reg[9]),
        .R(ap_rst_n_inv));
  LUT6CY #(
    .INIT(64'hFFFFFC0CFC0C03F3)) 
    \sect_total_buf_reg[9]_i_1 
       (.GE(\sect_total_buf_reg[9]_i_1_n_5 ),
        .I0(1'b1),
        .I1(sect_total_buf_reg[9]),
        .I2(first_sect_reg_n_5),
        .I3(sect_total[9]),
        .I4(\sect_total_buf_reg[8]_i_1_n_7 ),
        .O51(\sect_total_buf_reg[9]_i_1_n_6 ),
        .O52(\sect_total_buf_reg[9]_i_1_n_7 ),
        .PROP(\sect_total_buf_reg[9]_i_1_n_8 ));
  FDRE \sect_total_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[12]),
        .Q(sect_total[0]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[10] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[22]),
        .Q(sect_total[10]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[11] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[23]),
        .Q(sect_total[11]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[12] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[24]),
        .Q(sect_total[12]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[13] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[25]),
        .Q(sect_total[13]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[14] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[26]),
        .Q(sect_total[14]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[15] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[27]),
        .Q(sect_total[15]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[16] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[28]),
        .Q(sect_total[16]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[17] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[29]),
        .Q(sect_total[17]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[18] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[30]),
        .Q(sect_total[18]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[19] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[31]),
        .Q(sect_total[19]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[13]),
        .Q(sect_total[1]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[14]),
        .Q(sect_total[2]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[15]),
        .Q(sect_total[3]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[16]),
        .Q(sect_total[4]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[17]),
        .Q(sect_total[5]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[18]),
        .Q(sect_total[6]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[19]),
        .Q(sect_total[7]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[20]),
        .Q(sect_total[8]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[21]),
        .Q(sect_total[9]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_123),
        .Q(\start_addr_reg_n_5_[10] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_122),
        .Q(\start_addr_reg_n_5_[11] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_121),
        .Q(\start_addr_reg_n_5_[12] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_120),
        .Q(\start_addr_reg_n_5_[13] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_119),
        .Q(\start_addr_reg_n_5_[14] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_118),
        .Q(\start_addr_reg_n_5_[15] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_117),
        .Q(\start_addr_reg_n_5_[16] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_116),
        .Q(\start_addr_reg_n_5_[17] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_115),
        .Q(\start_addr_reg_n_5_[18] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_114),
        .Q(\start_addr_reg_n_5_[19] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_113),
        .Q(\start_addr_reg_n_5_[20] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_112),
        .Q(\start_addr_reg_n_5_[21] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_111),
        .Q(\start_addr_reg_n_5_[22] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_110),
        .Q(\start_addr_reg_n_5_[23] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_109),
        .Q(\start_addr_reg_n_5_[24] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_108),
        .Q(\start_addr_reg_n_5_[25] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_107),
        .Q(\start_addr_reg_n_5_[26] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_106),
        .Q(\start_addr_reg_n_5_[27] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_105),
        .Q(\start_addr_reg_n_5_[28] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_104),
        .Q(\start_addr_reg_n_5_[29] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_103),
        .Q(\start_addr_reg_n_5_[30] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_102),
        .Q(\start_addr_reg_n_5_[31] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[32] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_101),
        .Q(\start_addr_reg_n_5_[32] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[33] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_100),
        .Q(\start_addr_reg_n_5_[33] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[34] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_99),
        .Q(\start_addr_reg_n_5_[34] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[35] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_98),
        .Q(\start_addr_reg_n_5_[35] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[36] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_97),
        .Q(\start_addr_reg_n_5_[36] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[37] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_96),
        .Q(\start_addr_reg_n_5_[37] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[38] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_95),
        .Q(\start_addr_reg_n_5_[38] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[39] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_94),
        .Q(\start_addr_reg_n_5_[39] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_130),
        .Q(\start_addr_reg_n_5_[3] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[40] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_93),
        .Q(\start_addr_reg_n_5_[40] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[41] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_92),
        .Q(\start_addr_reg_n_5_[41] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[42] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_91),
        .Q(\start_addr_reg_n_5_[42] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[43] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_90),
        .Q(\start_addr_reg_n_5_[43] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[44] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_89),
        .Q(\start_addr_reg_n_5_[44] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[45] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_88),
        .Q(\start_addr_reg_n_5_[45] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[46] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_87),
        .Q(\start_addr_reg_n_5_[46] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[47] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_86),
        .Q(\start_addr_reg_n_5_[47] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[48] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_85),
        .Q(\start_addr_reg_n_5_[48] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[49] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_84),
        .Q(\start_addr_reg_n_5_[49] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_129),
        .Q(\start_addr_reg_n_5_[4] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[50] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_83),
        .Q(\start_addr_reg_n_5_[50] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[51] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_82),
        .Q(\start_addr_reg_n_5_[51] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[52] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_81),
        .Q(\start_addr_reg_n_5_[52] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[53] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_80),
        .Q(\start_addr_reg_n_5_[53] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[54] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_79),
        .Q(\start_addr_reg_n_5_[54] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[55] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_78),
        .Q(\start_addr_reg_n_5_[55] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[56] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_77),
        .Q(\start_addr_reg_n_5_[56] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[57] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_76),
        .Q(\start_addr_reg_n_5_[57] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[58] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_75),
        .Q(\start_addr_reg_n_5_[58] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[59] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_74),
        .Q(\start_addr_reg_n_5_[59] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_128),
        .Q(\start_addr_reg_n_5_[5] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[60] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_73),
        .Q(\start_addr_reg_n_5_[60] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[61] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_72),
        .Q(\start_addr_reg_n_5_[61] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[62] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_71),
        .Q(\start_addr_reg_n_5_[62] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[63] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_70),
        .Q(\start_addr_reg_n_5_[63] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_127),
        .Q(\start_addr_reg_n_5_[6] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_126),
        .Q(\start_addr_reg_n_5_[7] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_125),
        .Q(\start_addr_reg_n_5_[8] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_124),
        .Q(\start_addr_reg_n_5_[9] ),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[0]_i_1 
       (.I0(rs_req_n_130),
        .O(start_to_4k0[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[1]_i_1 
       (.I0(rs_req_n_129),
        .O(start_to_4k0[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[2]_i_1 
       (.I0(rs_req_n_128),
        .O(start_to_4k0[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[3]_i_1 
       (.I0(rs_req_n_127),
        .O(start_to_4k0[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[4]_i_1 
       (.I0(rs_req_n_126),
        .O(start_to_4k0[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[5]_i_1 
       (.I0(rs_req_n_125),
        .O(start_to_4k0[5]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[6]_i_1 
       (.I0(rs_req_n_124),
        .O(start_to_4k0[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[7]_i_1 
       (.I0(rs_req_n_123),
        .O(start_to_4k0[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[8]_i_1 
       (.I0(rs_req_n_122),
        .O(start_to_4k0[8]));
  FDRE \start_to_4k_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[0]),
        .Q(start_to_4k[0]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[1]),
        .Q(start_to_4k[1]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[2]),
        .Q(start_to_4k[2]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[3]),
        .Q(start_to_4k[3]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[4]),
        .Q(start_to_4k[4]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[5]),
        .Q(start_to_4k[5]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[6]),
        .Q(start_to_4k[6]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[7]),
        .Q(start_to_4k[7]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[8]),
        .Q(start_to_4k[8]),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vitis_design_dpa_trace_s2mm_0_gmem_m_axi_fifo
   (gmem_0_AWREADY,
    D,
    E,
    push_0,
    p_12_in,
    valid_length,
    s_ready_t_reg,
    full_n_reg_0,
    \dout_reg[60] ,
    ap_rst_n_inv,
    ap_clk,
    push,
    pop,
    tmp_valid_reg,
    AWREADY_Dummy,
    wrsp_ready,
    Q,
    \dout_reg[69] );
  output gmem_0_AWREADY;
  output [6:0]D;
  output [0:0]E;
  output push_0;
  output p_12_in;
  output valid_length;
  output s_ready_t_reg;
  output [0:0]full_n_reg_0;
  output [60:0]\dout_reg[60] ;
  input ap_rst_n_inv;
  input ap_clk;
  input push;
  input pop;
  input tmp_valid_reg;
  input AWREADY_Dummy;
  input wrsp_ready;
  input [0:0]Q;
  input [66:0]\dout_reg[69] ;

  wire AWREADY_Dummy;
  wire [6:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [60:0]\dout_reg[60] ;
  wire [66:0]\dout_reg[69] ;
  wire dout_vld_i_1_n_5;
  wire empty_n_i_1_n_5;
  wire empty_n_i_2_n_5;
  wire empty_n_i_3_n_5;
  wire empty_n_reg_n_5;
  wire full_n_i_1_n_5;
  wire full_n_i_2__0_n_5;
  wire full_n_i_3__0_n_5;
  wire [0:0]full_n_reg_0;
  wire gmem_0_AWREADY;
  wire \mOutPtr[0]_i_1__1_n_5 ;
  wire \mOutPtr[1]_i_1__0_n_5 ;
  wire \mOutPtr[2]_i_1_n_5 ;
  wire \mOutPtr[3]_i_1_n_5 ;
  wire \mOutPtr[4]_i_1__0_n_5 ;
  wire \mOutPtr[5]_i_1__0_n_5 ;
  wire \mOutPtr[6]_i_1_n_5 ;
  wire \mOutPtr[6]_i_2_n_5 ;
  wire \mOutPtr[6]_i_3_n_5 ;
  wire \mOutPtr[7]_i_1_n_5 ;
  wire \mOutPtr[7]_i_2_n_5 ;
  wire \mOutPtr[7]_i_3__0_n_5 ;
  wire \mOutPtr[7]_i_5__0_n_5 ;
  wire \mOutPtr_reg_n_5_[0] ;
  wire \mOutPtr_reg_n_5_[1] ;
  wire \mOutPtr_reg_n_5_[2] ;
  wire \mOutPtr_reg_n_5_[3] ;
  wire \mOutPtr_reg_n_5_[4] ;
  wire \mOutPtr_reg_n_5_[5] ;
  wire \mOutPtr_reg_n_5_[6] ;
  wire \mOutPtr_reg_n_5_[7] ;
  wire p_12_in;
  wire p_12_in_0;
  wire pop;
  wire pop_1;
  wire push;
  wire push_0;
  wire \raddr[0]_i_1_n_5 ;
  wire \raddr[0]_rep_i_1_n_5 ;
  wire \raddr[1]_i_1__0_n_5 ;
  wire \raddr[1]_rep_i_1_n_5 ;
  wire \raddr[2]_i_1__0_n_5 ;
  wire \raddr[2]_rep_i_1_n_5 ;
  wire \raddr[3]_i_1__4_n_5 ;
  wire \raddr[3]_rep_i_1_n_5 ;
  wire \raddr[4]_i_1__5_n_5 ;
  wire \raddr[4]_i_2__4_n_5 ;
  wire \raddr[4]_rep_i_1_n_5 ;
  wire \raddr[5]_i_1__1_n_5 ;
  wire \raddr[5]_i_2_n_5 ;
  wire \raddr[6]_i_1_n_5 ;
  wire \raddr[6]_i_2_n_5 ;
  wire \raddr[6]_i_3_n_5 ;
  wire \raddr[6]_i_4_n_5 ;
  wire \raddr_reg[0]_rep_n_5 ;
  wire \raddr_reg[1]_rep_n_5 ;
  wire \raddr_reg[2]_rep_n_5 ;
  wire \raddr_reg[3]_rep_n_5 ;
  wire \raddr_reg[4]_rep_n_5 ;
  wire \raddr_reg_n_5_[0] ;
  wire \raddr_reg_n_5_[1] ;
  wire \raddr_reg_n_5_[2] ;
  wire \raddr_reg_n_5_[3] ;
  wire \raddr_reg_n_5_[4] ;
  wire \raddr_reg_n_5_[5] ;
  wire \raddr_reg_n_5_[6] ;
  wire s_ready_t_reg;
  wire tmp_valid_reg;
  wire valid_length;
  wire wreq_valid;
  wire wrsp_ready;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vitis_design_dpa_trace_s2mm_0_gmem_m_axi_srl U_fifo_srl
       (.A({\raddr_reg[4]_rep_n_5 ,\raddr_reg[3]_rep_n_5 ,\raddr_reg[2]_rep_n_5 ,\raddr_reg[1]_rep_n_5 ,\raddr_reg[0]_rep_n_5 }),
        .AWREADY_Dummy(AWREADY_Dummy),
        .D(D),
        .Q({\raddr_reg_n_5_[6] ,\raddr_reg_n_5_[5] ,\raddr_reg_n_5_[4] ,\raddr_reg_n_5_[3] ,\raddr_reg_n_5_[2] ,\raddr_reg_n_5_[1] ,\raddr_reg_n_5_[0] }),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\dout_reg[0]_0 (empty_n_reg_n_5),
        .\dout_reg[60]_0 (\dout_reg[60] ),
        .\dout_reg[69]_0 (\dout_reg[69] ),
        .dout_vld_reg(push_0),
        .pop_1(pop_1),
        .push(push),
        .s_ready_t_reg(s_ready_t_reg),
        .tmp_valid_reg(tmp_valid_reg),
        .valid_length(valid_length),
        .wreq_valid(wreq_valid),
        .wrsp_ready(wrsp_ready));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[81]_i_1 
       (.I0(gmem_0_AWREADY),
        .I1(Q),
        .O(full_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT3 #(
    .INIT(8'hDC)) 
    dout_vld_i_1
       (.I0(push_0),
        .I1(pop_1),
        .I2(wreq_valid),
        .O(dout_vld_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1_n_5),
        .Q(wreq_valid),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFEF0FE0)) 
    empty_n_i_1
       (.I0(empty_n_i_2_n_5),
        .I1(empty_n_i_3_n_5),
        .I2(pop_1),
        .I3(push),
        .I4(empty_n_reg_n_5),
        .O(empty_n_i_1_n_5));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_2
       (.I0(\mOutPtr_reg_n_5_[7] ),
        .I1(\mOutPtr_reg_n_5_[5] ),
        .I2(\mOutPtr_reg_n_5_[3] ),
        .I3(\mOutPtr_reg_n_5_[2] ),
        .O(empty_n_i_2_n_5));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    empty_n_i_3
       (.I0(\mOutPtr_reg_n_5_[6] ),
        .I1(\mOutPtr_reg_n_5_[4] ),
        .I2(\mOutPtr_reg_n_5_[0] ),
        .I3(\mOutPtr_reg_n_5_[1] ),
        .O(empty_n_i_3_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_5),
        .Q(empty_n_reg_n_5),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEF0FE0)) 
    full_n_i_1
       (.I0(full_n_i_2__0_n_5),
        .I1(full_n_i_3__0_n_5),
        .I2(push),
        .I3(pop_1),
        .I4(gmem_0_AWREADY),
        .I5(ap_rst_n_inv),
        .O(full_n_i_1_n_5));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    full_n_i_2__0
       (.I0(\mOutPtr_reg_n_5_[2] ),
        .I1(\mOutPtr_reg_n_5_[3] ),
        .I2(\mOutPtr_reg_n_5_[6] ),
        .I3(\mOutPtr_reg_n_5_[4] ),
        .O(full_n_i_2__0_n_5));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    full_n_i_3__0
       (.I0(\mOutPtr_reg_n_5_[7] ),
        .I1(\mOutPtr_reg_n_5_[5] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(\mOutPtr_reg_n_5_[0] ),
        .O(full_n_i_3__0_n_5));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1_n_5),
        .Q(gmem_0_AWREADY),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__1 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[0]_i_1__1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__0 
       (.I0(p_12_in_0),
        .I1(\mOutPtr_reg_n_5_[1] ),
        .I2(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[1]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT4 #(
    .INIT(16'h6AA9)) 
    \mOutPtr[2]_i_1 
       (.I0(\mOutPtr_reg_n_5_[2] ),
        .I1(p_12_in_0),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[3]_i_1 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[1] ),
        .I2(\mOutPtr_reg_n_5_[2] ),
        .I3(p_12_in_0),
        .I4(\mOutPtr_reg_n_5_[3] ),
        .O(\mOutPtr[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[4]_i_1__0 
       (.I0(\mOutPtr[6]_i_3_n_5 ),
        .I1(p_12_in_0),
        .I2(\mOutPtr_reg_n_5_[4] ),
        .O(\mOutPtr[4]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[5]_i_1 
       (.I0(push_0),
        .I1(pop),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT5 #(
    .INIT(32'hA9AA696A)) 
    \mOutPtr[5]_i_1__0 
       (.I0(\mOutPtr_reg_n_5_[5] ),
        .I1(\mOutPtr_reg_n_5_[4] ),
        .I2(p_12_in_0),
        .I3(\mOutPtr[6]_i_3_n_5 ),
        .I4(\mOutPtr[6]_i_2_n_5 ),
        .O(\mOutPtr[5]_i_1__0_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \mOutPtr[5]_i_4 
       (.I0(push_0),
        .I1(pop),
        .O(p_12_in));
  LUT6 #(
    .INIT(64'hBFBFFCFF40400300)) 
    \mOutPtr[6]_i_1 
       (.I0(\mOutPtr[6]_i_2_n_5 ),
        .I1(\mOutPtr_reg_n_5_[4] ),
        .I2(\mOutPtr_reg_n_5_[5] ),
        .I3(\mOutPtr[6]_i_3_n_5 ),
        .I4(p_12_in_0),
        .I5(\mOutPtr_reg_n_5_[6] ),
        .O(\mOutPtr[6]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h007011F1FFFFFFFF)) 
    \mOutPtr[6]_i_2 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[1] ),
        .I2(push),
        .I3(pop_1),
        .I4(\mOutPtr_reg_n_5_[2] ),
        .I5(\mOutPtr_reg_n_5_[3] ),
        .O(\mOutPtr[6]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h07000F000F001F11)) 
    \mOutPtr[6]_i_3 
       (.I0(\mOutPtr_reg_n_5_[3] ),
        .I1(\mOutPtr_reg_n_5_[2] ),
        .I2(pop_1),
        .I3(push),
        .I4(\mOutPtr_reg_n_5_[1] ),
        .I5(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[6]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[7]_i_1 
       (.I0(pop_1),
        .I1(push),
        .O(\mOutPtr[7]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hAAAAAAA95AAAAAA9)) 
    \mOutPtr[7]_i_2 
       (.I0(\mOutPtr_reg_n_5_[7] ),
        .I1(\mOutPtr[7]_i_3__0_n_5 ),
        .I2(\mOutPtr_reg_n_5_[5] ),
        .I3(p_12_in_0),
        .I4(\mOutPtr_reg_n_5_[6] ),
        .I5(\mOutPtr[7]_i_5__0_n_5 ),
        .O(\mOutPtr[7]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hEAFFAAFFAAFFAAFE)) 
    \mOutPtr[7]_i_3__0 
       (.I0(\mOutPtr_reg_n_5_[4] ),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(p_12_in_0),
        .I4(\mOutPtr_reg_n_5_[2] ),
        .I5(\mOutPtr_reg_n_5_[3] ),
        .O(\mOutPtr[7]_i_3__0_n_5 ));
  LUT6 #(
    .INIT(64'h00808888AAAAAAAA)) 
    \mOutPtr[7]_i_4 
       (.I0(push),
        .I1(wreq_valid),
        .I2(tmp_valid_reg),
        .I3(AWREADY_Dummy),
        .I4(wrsp_ready),
        .I5(empty_n_reg_n_5),
        .O(p_12_in_0));
  LUT6 #(
    .INIT(64'h75F5F5F7FFFFFFFF)) 
    \mOutPtr[7]_i_5__0 
       (.I0(\mOutPtr_reg_n_5_[3] ),
        .I1(\mOutPtr_reg_n_5_[2] ),
        .I2(p_12_in_0),
        .I3(\mOutPtr_reg_n_5_[1] ),
        .I4(\mOutPtr_reg_n_5_[0] ),
        .I5(\mOutPtr_reg_n_5_[4] ),
        .O(\mOutPtr[7]_i_5__0_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_5 ),
        .D(\mOutPtr[0]_i_1__1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_5 ),
        .D(\mOutPtr[1]_i_1__0_n_5 ),
        .Q(\mOutPtr_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_5 ),
        .D(\mOutPtr[2]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_5 ),
        .D(\mOutPtr[3]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_5 ),
        .D(\mOutPtr[4]_i_1__0_n_5 ),
        .Q(\mOutPtr_reg_n_5_[4] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_5 ),
        .D(\mOutPtr[5]_i_1__0_n_5 ),
        .Q(\mOutPtr_reg_n_5_[5] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[6] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_5 ),
        .D(\mOutPtr[6]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[6] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[7] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_5 ),
        .D(\mOutPtr[7]_i_2_n_5 ),
        .Q(\mOutPtr_reg_n_5_[7] ),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1 
       (.I0(\raddr_reg_n_5_[0] ),
        .O(\raddr[0]_i_1_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_rep_i_1 
       (.I0(\raddr_reg_n_5_[0] ),
        .O(\raddr[0]_rep_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT4 #(
    .INIT(16'h7887)) 
    \raddr[1]_i_1__0 
       (.I0(p_12_in_0),
        .I1(empty_n_reg_n_5),
        .I2(\raddr_reg_n_5_[0] ),
        .I3(\raddr_reg_n_5_[1] ),
        .O(\raddr[1]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'h7887)) 
    \raddr[1]_rep_i_1 
       (.I0(p_12_in_0),
        .I1(empty_n_reg_n_5),
        .I2(\raddr_reg_n_5_[0] ),
        .I3(\raddr_reg_n_5_[1] ),
        .O(\raddr[1]_rep_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT5 #(
    .INIT(32'h6AA9A9A9)) 
    \raddr[2]_i_1__0 
       (.I0(\raddr_reg_n_5_[2] ),
        .I1(\raddr_reg_n_5_[0] ),
        .I2(\raddr_reg_n_5_[1] ),
        .I3(p_12_in_0),
        .I4(empty_n_reg_n_5),
        .O(\raddr[2]_i_1__0_n_5 ));
  LUT5 #(
    .INIT(32'h6AA9A9A9)) 
    \raddr[2]_rep_i_1 
       (.I0(\raddr_reg_n_5_[2] ),
        .I1(\raddr_reg_n_5_[0] ),
        .I2(\raddr_reg_n_5_[1] ),
        .I3(p_12_in_0),
        .I4(empty_n_reg_n_5),
        .O(\raddr[2]_rep_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h6AAAAAA9AAA9AAA9)) 
    \raddr[3]_i_1__4 
       (.I0(\raddr_reg_n_5_[3] ),
        .I1(\raddr_reg_n_5_[1] ),
        .I2(\raddr_reg_n_5_[0] ),
        .I3(\raddr_reg_n_5_[2] ),
        .I4(p_12_in_0),
        .I5(empty_n_reg_n_5),
        .O(\raddr[3]_i_1__4_n_5 ));
  LUT6 #(
    .INIT(64'h6AAAAAA9AAA9AAA9)) 
    \raddr[3]_rep_i_1 
       (.I0(\raddr_reg_n_5_[3] ),
        .I1(\raddr_reg_n_5_[1] ),
        .I2(\raddr_reg_n_5_[0] ),
        .I3(\raddr_reg_n_5_[2] ),
        .I4(p_12_in_0),
        .I5(empty_n_reg_n_5),
        .O(\raddr[3]_rep_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT5 #(
    .INIT(32'h9AAA9555)) 
    \raddr[4]_i_1__5 
       (.I0(\raddr_reg_n_5_[4] ),
        .I1(\raddr[4]_i_2__4_n_5 ),
        .I2(p_12_in_0),
        .I3(empty_n_reg_n_5),
        .I4(\raddr[5]_i_2_n_5 ),
        .O(\raddr[4]_i_1__5_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \raddr[4]_i_2__4 
       (.I0(\raddr_reg_n_5_[1] ),
        .I1(\raddr_reg_n_5_[0] ),
        .I2(\raddr_reg_n_5_[2] ),
        .I3(\raddr_reg_n_5_[3] ),
        .O(\raddr[4]_i_2__4_n_5 ));
  LUT5 #(
    .INIT(32'h9AAA9555)) 
    \raddr[4]_rep_i_1 
       (.I0(\raddr_reg_n_5_[4] ),
        .I1(\raddr[4]_i_2__4_n_5 ),
        .I2(p_12_in_0),
        .I3(empty_n_reg_n_5),
        .I4(\raddr[5]_i_2_n_5 ),
        .O(\raddr[4]_rep_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h9AAA9AAA9AAA9555)) 
    \raddr[5]_i_1__1 
       (.I0(\raddr_reg_n_5_[5] ),
        .I1(\raddr[6]_i_4_n_5 ),
        .I2(p_12_in_0),
        .I3(empty_n_reg_n_5),
        .I4(\raddr[5]_i_2_n_5 ),
        .I5(\raddr_reg_n_5_[4] ),
        .O(\raddr[5]_i_1__1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \raddr[5]_i_2 
       (.I0(\raddr_reg_n_5_[3] ),
        .I1(\raddr_reg_n_5_[1] ),
        .I2(\raddr_reg_n_5_[0] ),
        .I3(\raddr_reg_n_5_[2] ),
        .O(\raddr[5]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h0EF00E00)) 
    \raddr[6]_i_1 
       (.I0(\raddr_reg_n_5_[6] ),
        .I1(\raddr[6]_i_3_n_5 ),
        .I2(push),
        .I3(pop_1),
        .I4(empty_n_reg_n_5),
        .O(\raddr[6]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hA6AAAAAAA6555555)) 
    \raddr[6]_i_2 
       (.I0(\raddr_reg_n_5_[6] ),
        .I1(\raddr_reg_n_5_[5] ),
        .I2(\raddr[6]_i_4_n_5 ),
        .I3(p_12_in_0),
        .I4(empty_n_reg_n_5),
        .I5(\raddr[6]_i_3_n_5 ),
        .O(\raddr[6]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \raddr[6]_i_3 
       (.I0(\raddr_reg_n_5_[5] ),
        .I1(\raddr[5]_i_2_n_5 ),
        .I2(\raddr_reg_n_5_[4] ),
        .O(\raddr[6]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \raddr[6]_i_4 
       (.I0(\raddr[4]_i_2__4_n_5 ),
        .I1(\raddr_reg_n_5_[4] ),
        .O(\raddr[6]_i_4_n_5 ));
  (* ORIG_CELL_NAME = "raddr_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(\raddr[6]_i_1_n_5 ),
        .D(\raddr[0]_i_1_n_5 ),
        .Q(\raddr_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "raddr_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0]_rep 
       (.C(ap_clk),
        .CE(\raddr[6]_i_1_n_5 ),
        .D(\raddr[0]_rep_i_1_n_5 ),
        .Q(\raddr_reg[0]_rep_n_5 ),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "raddr_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(\raddr[6]_i_1_n_5 ),
        .D(\raddr[1]_i_1__0_n_5 ),
        .Q(\raddr_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "raddr_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1]_rep 
       (.C(ap_clk),
        .CE(\raddr[6]_i_1_n_5 ),
        .D(\raddr[1]_rep_i_1_n_5 ),
        .Q(\raddr_reg[1]_rep_n_5 ),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "raddr_reg[2]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(\raddr[6]_i_1_n_5 ),
        .D(\raddr[2]_i_1__0_n_5 ),
        .Q(\raddr_reg_n_5_[2] ),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "raddr_reg[2]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2]_rep 
       (.C(ap_clk),
        .CE(\raddr[6]_i_1_n_5 ),
        .D(\raddr[2]_rep_i_1_n_5 ),
        .Q(\raddr_reg[2]_rep_n_5 ),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "raddr_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(\raddr[6]_i_1_n_5 ),
        .D(\raddr[3]_i_1__4_n_5 ),
        .Q(\raddr_reg_n_5_[3] ),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "raddr_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3]_rep 
       (.C(ap_clk),
        .CE(\raddr[6]_i_1_n_5 ),
        .D(\raddr[3]_rep_i_1_n_5 ),
        .Q(\raddr_reg[3]_rep_n_5 ),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "raddr_reg[4]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(\raddr[6]_i_1_n_5 ),
        .D(\raddr[4]_i_1__5_n_5 ),
        .Q(\raddr_reg_n_5_[4] ),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "raddr_reg[4]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4]_rep 
       (.C(ap_clk),
        .CE(\raddr[6]_i_1_n_5 ),
        .D(\raddr[4]_rep_i_1_n_5 ),
        .Q(\raddr_reg[4]_rep_n_5 ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(\raddr[6]_i_1_n_5 ),
        .D(\raddr[5]_i_1__1_n_5 ),
        .Q(\raddr_reg_n_5_[5] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(\raddr[6]_i_1_n_5 ),
        .D(\raddr[6]_i_2_n_5 ),
        .Q(\raddr_reg_n_5_[6] ),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "vitis_design_dpa_trace_s2mm_0_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vitis_design_dpa_trace_s2mm_0_gmem_m_axi_fifo__parameterized0
   (WVALID_Dummy,
    gmem_0_WREADY,
    in,
    empty_n_reg_0,
    ap_rst_n_inv,
    dout_vld_reg_0,
    ap_clk,
    ENARDEN,
    REGCEB,
    RSTREGARSTREG,
    din,
    push_0,
    mOutPtr18_out,
    \raddr_reg[0]_0 ,
    E);
  output WVALID_Dummy;
  output gmem_0_WREADY;
  output [71:0]in;
  output empty_n_reg_0;
  input ap_rst_n_inv;
  input dout_vld_reg_0;
  input ap_clk;
  input ENARDEN;
  input REGCEB;
  input RSTREGARSTREG;
  input [63:0]din;
  input push_0;
  input mOutPtr18_out;
  input \raddr_reg[0]_0 ;
  input [0:0]E;

  wire [0:0]E;
  wire ENARDEN;
  wire REGCEB;
  wire RSTREGARSTREG;
  wire U_fifo_mem_n_79;
  wire WVALID_Dummy;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [63:0]din;
  wire dout_vld_reg_0;
  wire empty_n_i_1_n_5;
  wire empty_n_i_2__0_n_5;
  wire empty_n_i_3__0_n_5;
  wire empty_n_reg_0;
  wire full_n_i_1__0_n_5;
  wire full_n_i_2_n_5;
  wire full_n_i_3_n_5;
  wire gmem_0_WREADY;
  wire [71:0]in;
  wire mOutPtr18_out;
  wire \mOutPtr[0]_i_1_n_5 ;
  wire \mOutPtr[1]_i_1__2_n_5 ;
  wire \mOutPtr[2]_i_1__8_n_5 ;
  wire \mOutPtr[3]_i_1__0_n_5 ;
  wire \mOutPtr[4]_i_1__2_n_5 ;
  wire \mOutPtr[4]_i_2__0_n_5 ;
  wire \mOutPtr[5]_i_1__6_n_5 ;
  wire \mOutPtr[6]_i_2__0_n_5 ;
  wire \mOutPtr[6]_i_3__1_n_5 ;
  wire \mOutPtr[6]_i_5_n_5 ;
  wire \mOutPtr_reg_n_5_[0] ;
  wire \mOutPtr_reg_n_5_[1] ;
  wire \mOutPtr_reg_n_5_[2] ;
  wire \mOutPtr_reg_n_5_[3] ;
  wire \mOutPtr_reg_n_5_[4] ;
  wire \mOutPtr_reg_n_5_[5] ;
  wire \mOutPtr_reg_n_5_[6] ;
  wire push_0;
  wire [5:0]raddr;
  wire \raddr[0]_i_1__0_n_5 ;
  wire \raddr[1]_i_1__4_n_5 ;
  wire \raddr[2]_i_1__4_n_5 ;
  wire \raddr[3]_i_2__0_n_5 ;
  wire \raddr_reg[0]_0 ;
  wire [5:4]rnext;
  wire \waddr[0]_i_1__0_n_5 ;
  wire \waddr[1]_i_1_n_5 ;
  wire \waddr[2]_i_1_n_5 ;
  wire \waddr[3]_i_1_n_5 ;
  wire \waddr[4]_i_1_n_5 ;
  wire \waddr[5]_i_1_n_5 ;
  wire \waddr_reg_n_5_[0] ;
  wire \waddr_reg_n_5_[1] ;
  wire \waddr_reg_n_5_[2] ;
  wire \waddr_reg_n_5_[3] ;
  wire \waddr_reg_n_5_[4] ;
  wire \waddr_reg_n_5_[5] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vitis_design_dpa_trace_s2mm_0_gmem_m_axi_mem U_fifo_mem
       (.ENARDEN(ENARDEN),
        .Q({\waddr_reg_n_5_[5] ,\waddr_reg_n_5_[4] ,\waddr_reg_n_5_[3] ,\waddr_reg_n_5_[2] ,\waddr_reg_n_5_[1] ,\waddr_reg_n_5_[0] }),
        .REGCEB(REGCEB),
        .RSTREGARSTREG(RSTREGARSTREG),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .din(din),
        .in(in),
        .push_0(push_0),
        .raddr(raddr),
        .\raddr_reg[4] (rnext),
        .\raddr_reg[5] (U_fifo_mem_n_79),
        .\raddr_reg_reg[3]_0 (\raddr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_reg_0),
        .Q(WVALID_Dummy),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFB38)) 
    empty_n_i_1
       (.I0(empty_n_i_2__0_n_5),
        .I1(\raddr_reg[0]_0 ),
        .I2(push_0),
        .I3(empty_n_reg_0),
        .O(empty_n_i_1_n_5));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_2__0
       (.I0(\mOutPtr_reg_n_5_[5] ),
        .I1(\mOutPtr_reg_n_5_[6] ),
        .I2(\mOutPtr_reg_n_5_[2] ),
        .I3(empty_n_i_3__0_n_5),
        .O(empty_n_i_2__0_n_5));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    empty_n_i_3__0
       (.I0(\mOutPtr_reg_n_5_[4] ),
        .I1(\mOutPtr_reg_n_5_[3] ),
        .I2(\mOutPtr_reg_n_5_[0] ),
        .I3(\mOutPtr_reg_n_5_[1] ),
        .O(empty_n_i_3__0_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_5),
        .Q(empty_n_reg_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFFFFB38)) 
    full_n_i_1__0
       (.I0(full_n_i_2_n_5),
        .I1(push_0),
        .I2(\raddr_reg[0]_0 ),
        .I3(gmem_0_WREADY),
        .I4(ap_rst_n_inv),
        .O(full_n_i_1__0_n_5));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT4 #(
    .INIT(16'hFFFB)) 
    full_n_i_2
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[5] ),
        .I2(\mOutPtr_reg_n_5_[6] ),
        .I3(full_n_i_3_n_5),
        .O(full_n_i_2_n_5));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_3
       (.I0(\mOutPtr_reg_n_5_[4] ),
        .I1(\mOutPtr_reg_n_5_[3] ),
        .I2(\mOutPtr_reg_n_5_[2] ),
        .I3(\mOutPtr_reg_n_5_[1] ),
        .O(full_n_i_3_n_5));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__0_n_5),
        .Q(gmem_0_WREADY),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__2 
       (.I0(mOutPtr18_out),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .O(\mOutPtr[1]_i_1__2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT4 #(
    .INIT(16'h6AA9)) 
    \mOutPtr[2]_i_1__8 
       (.I0(\mOutPtr_reg_n_5_[2] ),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(mOutPtr18_out),
        .O(\mOutPtr[2]_i_1__8_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT5 #(
    .INIT(32'h6CCCCCC9)) 
    \mOutPtr[3]_i_1__0 
       (.I0(mOutPtr18_out),
        .I1(\mOutPtr_reg_n_5_[3] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(\mOutPtr_reg_n_5_[0] ),
        .I4(\mOutPtr_reg_n_5_[2] ),
        .O(\mOutPtr[3]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    \mOutPtr[4]_i_1__2 
       (.I0(\mOutPtr_reg_n_5_[4] ),
        .I1(\mOutPtr[6]_i_5_n_5 ),
        .I2(mOutPtr18_out),
        .I3(\mOutPtr[4]_i_2__0_n_5 ),
        .I4(\mOutPtr_reg_n_5_[3] ),
        .O(\mOutPtr[4]_i_1__2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mOutPtr[4]_i_2__0 
       (.I0(\mOutPtr_reg_n_5_[2] ),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .O(\mOutPtr[4]_i_2__0_n_5 ));
  LUT5 #(
    .INIT(32'hAAA655A6)) 
    \mOutPtr[5]_i_1__6 
       (.I0(\mOutPtr_reg_n_5_[5] ),
        .I1(\mOutPtr[6]_i_5_n_5 ),
        .I2(\mOutPtr_reg_n_5_[4] ),
        .I3(mOutPtr18_out),
        .I4(\mOutPtr[6]_i_3__1_n_5 ),
        .O(\mOutPtr[5]_i_1__6_n_5 ));
  LUT6 #(
    .INIT(64'h9A9A9A9AAAA5AAAA)) 
    \mOutPtr[6]_i_2__0 
       (.I0(\mOutPtr_reg_n_5_[6] ),
        .I1(\mOutPtr[6]_i_3__1_n_5 ),
        .I2(mOutPtr18_out),
        .I3(\mOutPtr_reg_n_5_[4] ),
        .I4(\mOutPtr[6]_i_5_n_5 ),
        .I5(\mOutPtr_reg_n_5_[5] ),
        .O(\mOutPtr[6]_i_2__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \mOutPtr[6]_i_3__1 
       (.I0(\mOutPtr_reg_n_5_[4] ),
        .I1(\mOutPtr_reg_n_5_[3] ),
        .I2(\mOutPtr[4]_i_2__0_n_5 ),
        .O(\mOutPtr[6]_i_3__1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \mOutPtr[6]_i_5 
       (.I0(\mOutPtr_reg_n_5_[1] ),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(\mOutPtr_reg_n_5_[2] ),
        .I3(\mOutPtr_reg_n_5_[3] ),
        .O(\mOutPtr[6]_i_5_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__2_n_5 ),
        .Q(\mOutPtr_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__8_n_5 ),
        .Q(\mOutPtr_reg_n_5_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[3]_i_1__0_n_5 ),
        .Q(\mOutPtr_reg_n_5_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[4]_i_1__2_n_5 ),
        .Q(\mOutPtr_reg_n_5_[4] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[5]_i_1__6_n_5 ),
        .Q(\mOutPtr_reg_n_5_[5] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[6]_i_2__0_n_5 ),
        .Q(\mOutPtr_reg_n_5_[6] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \raddr[0]_i_1__0 
       (.I0(raddr[0]),
        .I1(U_fifo_mem_n_79),
        .O(\raddr[0]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \raddr[1]_i_1__4 
       (.I0(raddr[1]),
        .I1(raddr[0]),
        .I2(U_fifo_mem_n_79),
        .O(\raddr[1]_i_1__4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT4 #(
    .INIT(16'h0078)) 
    \raddr[2]_i_1__4 
       (.I0(raddr[0]),
        .I1(raddr[1]),
        .I2(raddr[2]),
        .I3(U_fifo_mem_n_79),
        .O(\raddr[2]_i_1__4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT5 #(
    .INIT(32'h00007F80)) 
    \raddr[3]_i_2__0 
       (.I0(raddr[2]),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(raddr[3]),
        .I4(U_fifo_mem_n_79),
        .O(\raddr[3]_i_2__0_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(\raddr_reg[0]_0 ),
        .D(\raddr[0]_i_1__0_n_5 ),
        .Q(raddr[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(\raddr_reg[0]_0 ),
        .D(\raddr[1]_i_1__4_n_5 ),
        .Q(raddr[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(\raddr_reg[0]_0 ),
        .D(\raddr[2]_i_1__4_n_5 ),
        .Q(raddr[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(\raddr_reg[0]_0 ),
        .D(\raddr[3]_i_2__0_n_5 ),
        .Q(raddr[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(raddr[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr[5]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h000000007FFFFFFF)) 
    \waddr[0]_i_1__0 
       (.I0(\waddr_reg_n_5_[2] ),
        .I1(\waddr_reg_n_5_[3] ),
        .I2(\waddr_reg_n_5_[1] ),
        .I3(\waddr_reg_n_5_[4] ),
        .I4(\waddr_reg_n_5_[5] ),
        .I5(\waddr_reg_n_5_[0] ),
        .O(\waddr[0]_i_1__0_n_5 ));
  LUT6 #(
    .INIT(64'h0F700FF00FF00FF0)) 
    \waddr[1]_i_1 
       (.I0(\waddr_reg_n_5_[2] ),
        .I1(\waddr_reg_n_5_[3] ),
        .I2(\waddr_reg_n_5_[1] ),
        .I3(\waddr_reg_n_5_[0] ),
        .I4(\waddr_reg_n_5_[4] ),
        .I5(\waddr_reg_n_5_[5] ),
        .O(\waddr[1]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h5A2A5AAA5AAA5AAA)) 
    \waddr[2]_i_1 
       (.I0(\waddr_reg_n_5_[2] ),
        .I1(\waddr_reg_n_5_[3] ),
        .I2(\waddr_reg_n_5_[1] ),
        .I3(\waddr_reg_n_5_[0] ),
        .I4(\waddr_reg_n_5_[4] ),
        .I5(\waddr_reg_n_5_[5] ),
        .O(\waddr[2]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h6C4C6CCC6CCC6CCC)) 
    \waddr[3]_i_1 
       (.I0(\waddr_reg_n_5_[2] ),
        .I1(\waddr_reg_n_5_[3] ),
        .I2(\waddr_reg_n_5_[1] ),
        .I3(\waddr_reg_n_5_[0] ),
        .I4(\waddr_reg_n_5_[4] ),
        .I5(\waddr_reg_n_5_[5] ),
        .O(\waddr[3]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h7F7F80007FFF8000)) 
    \waddr[4]_i_1 
       (.I0(\waddr_reg_n_5_[2] ),
        .I1(\waddr_reg_n_5_[3] ),
        .I2(\waddr_reg_n_5_[1] ),
        .I3(\waddr_reg_n_5_[0] ),
        .I4(\waddr_reg_n_5_[4] ),
        .I5(\waddr_reg_n_5_[5] ),
        .O(\waddr[4]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h7F7FFFFF80000000)) 
    \waddr[5]_i_1 
       (.I0(\waddr_reg_n_5_[2] ),
        .I1(\waddr_reg_n_5_[3] ),
        .I2(\waddr_reg_n_5_[1] ),
        .I3(\waddr_reg_n_5_[0] ),
        .I4(\waddr_reg_n_5_[4] ),
        .I5(\waddr_reg_n_5_[5] ),
        .O(\waddr[5]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\waddr[0]_i_1__0_n_5 ),
        .Q(\waddr_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\waddr[1]_i_1_n_5 ),
        .Q(\waddr_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\waddr[2]_i_1_n_5 ),
        .Q(\waddr_reg_n_5_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\waddr[3]_i_1_n_5 ),
        .Q(\waddr_reg_n_5_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\waddr[4]_i_1_n_5 ),
        .Q(\waddr_reg_n_5_[4] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\waddr[5]_i_1_n_5 ),
        .Q(\waddr_reg_n_5_[5] ),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "vitis_design_dpa_trace_s2mm_0_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vitis_design_dpa_trace_s2mm_0_gmem_m_axi_fifo__parameterized1
   (\dout_reg[0] ,
    pop,
    wrsp_valid,
    wrsp_ready,
    E,
    dout_vld_reg_0,
    push,
    valid_length,
    ap_clk,
    ap_rst_n_inv,
    p_12_in,
    pop_0,
    \dout_reg[0]_0 ,
    last_resp,
    \dout_reg[0]_1 ,
    \mOutPtr_reg[5]_0 );
  output \dout_reg[0] ;
  output pop;
  output wrsp_valid;
  output wrsp_ready;
  output [0:0]E;
  output dout_vld_reg_0;
  input push;
  input valid_length;
  input ap_clk;
  input ap_rst_n_inv;
  input p_12_in;
  input pop_0;
  input [0:0]\dout_reg[0]_0 ;
  input last_resp;
  input \dout_reg[0]_1 ;
  input [0:0]\mOutPtr_reg[5]_0 ;

  wire [0:0]E;
  wire U_fifo_srl_n_11;
  wire U_fifo_srl_n_7;
  wire U_fifo_srl_n_8;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \dout_reg[0] ;
  wire [0:0]\dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire dout_vld_reg_0;
  wire empty_n_i_1_n_5;
  wire empty_n_i_2__1_n_5;
  wire empty_n_reg_n_5;
  wire full_n_i_2__1_n_5;
  wire last_resp;
  wire \mOutPtr[0]_i_1__0_n_5 ;
  wire \mOutPtr[1]_i_1_n_5 ;
  wire \mOutPtr[2]_i_1__6_n_5 ;
  wire \mOutPtr[3]_i_1__5_n_5 ;
  wire \mOutPtr[4]_i_1_n_5 ;
  wire \mOutPtr[5]_i_2_n_5 ;
  wire \mOutPtr[5]_i_3__2_n_5 ;
  wire \mOutPtr[5]_i_5_n_5 ;
  wire [0:0]\mOutPtr_reg[5]_0 ;
  wire \mOutPtr_reg_n_5_[0] ;
  wire \mOutPtr_reg_n_5_[1] ;
  wire \mOutPtr_reg_n_5_[2] ;
  wire \mOutPtr_reg_n_5_[3] ;
  wire \mOutPtr_reg_n_5_[4] ;
  wire \mOutPtr_reg_n_5_[5] ;
  wire p_12_in;
  wire pop;
  wire pop_0;
  wire push;
  wire \raddr[0]_i_1__1_n_5 ;
  wire \raddr[1]_i_1_n_5 ;
  wire \raddr[2]_i_1_n_5 ;
  wire \raddr[3]_i_1_n_5 ;
  wire \raddr[4]_i_2_n_5 ;
  wire \raddr[4]_i_3_n_5 ;
  wire \raddr[4]_i_4__0_n_5 ;
  wire \raddr_reg_n_5_[0] ;
  wire \raddr_reg_n_5_[1] ;
  wire \raddr_reg_n_5_[2] ;
  wire \raddr_reg_n_5_[3] ;
  wire \raddr_reg_n_5_[4] ;
  wire valid_length;
  wire wrsp_ready;
  wire wrsp_valid;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vitis_design_dpa_trace_s2mm_0_gmem_m_axi_srl__parameterized0 U_fifo_srl
       (.E(U_fifo_srl_n_8),
        .Q({\raddr_reg_n_5_[4] ,\raddr_reg_n_5_[3] ,\raddr_reg_n_5_[2] ,\raddr_reg_n_5_[1] ,\raddr_reg_n_5_[0] }),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\dout_reg[0]_0 (\dout_reg[0] ),
        .\dout_reg[0]_1 (wrsp_valid),
        .\dout_reg[0]_2 (\dout_reg[0]_0 ),
        .\dout_reg[0]_3 (\dout_reg[0]_1 ),
        .dout_vld_reg(E),
        .dout_vld_reg_0(dout_vld_reg_0),
        .dout_vld_reg_1(U_fifo_srl_n_11),
        .empty_n_reg(pop),
        .full_n_reg(U_fifo_srl_n_7),
        .full_n_reg_0(full_n_i_2__1_n_5),
        .last_resp(last_resp),
        .pop_0(pop_0),
        .push(push),
        .\raddr_reg[0] (\raddr[4]_i_3_n_5 ),
        .\raddr_reg[0]_0 (empty_n_reg_n_5),
        .valid_length(valid_length),
        .wrsp_ready(wrsp_ready));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_11),
        .Q(wrsp_valid),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFB38)) 
    empty_n_i_1
       (.I0(empty_n_i_2__1_n_5),
        .I1(pop),
        .I2(push),
        .I3(empty_n_reg_n_5),
        .O(empty_n_i_1_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    empty_n_i_2__1
       (.I0(\mOutPtr_reg_n_5_[2] ),
        .I1(\mOutPtr_reg_n_5_[1] ),
        .I2(\mOutPtr_reg_n_5_[4] ),
        .I3(\mOutPtr_reg_n_5_[0] ),
        .I4(\mOutPtr_reg_n_5_[3] ),
        .I5(\mOutPtr_reg_n_5_[5] ),
        .O(empty_n_i_2__1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_5),
        .Q(empty_n_reg_n_5),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFBFFFFFFFFFFFFFF)) 
    full_n_i_2__1
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[4] ),
        .I2(\mOutPtr_reg_n_5_[5] ),
        .I3(\mOutPtr_reg_n_5_[3] ),
        .I4(\mOutPtr_reg_n_5_[1] ),
        .I5(\mOutPtr_reg_n_5_[2] ),
        .O(full_n_i_2__1_n_5));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_7),
        .Q(wrsp_ready),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__0 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[0]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .O(\mOutPtr[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT4 #(
    .INIT(16'h6AA9)) 
    \mOutPtr[2]_i_1__6 
       (.I0(\mOutPtr_reg_n_5_[2] ),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(p_12_in),
        .O(\mOutPtr[2]_i_1__6_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT5 #(
    .INIT(32'h6AAAAAA9)) 
    \mOutPtr[3]_i_1__5 
       (.I0(\mOutPtr_reg_n_5_[3] ),
        .I1(\mOutPtr_reg_n_5_[1] ),
        .I2(\mOutPtr_reg_n_5_[0] ),
        .I3(\mOutPtr_reg_n_5_[2] ),
        .I4(p_12_in),
        .O(\mOutPtr[3]_i_1__5_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT4 #(
    .INIT(16'h56A6)) 
    \mOutPtr[4]_i_1 
       (.I0(\mOutPtr_reg_n_5_[4] ),
        .I1(\mOutPtr[5]_i_3__2_n_5 ),
        .I2(p_12_in),
        .I3(\mOutPtr[5]_i_5_n_5 ),
        .O(\mOutPtr[4]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT5 #(
    .INIT(32'h669AAA9A)) 
    \mOutPtr[5]_i_2 
       (.I0(\mOutPtr_reg_n_5_[5] ),
        .I1(\mOutPtr_reg_n_5_[4] ),
        .I2(\mOutPtr[5]_i_3__2_n_5 ),
        .I3(p_12_in),
        .I4(\mOutPtr[5]_i_5_n_5 ),
        .O(\mOutPtr[5]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \mOutPtr[5]_i_3__2 
       (.I0(\mOutPtr_reg_n_5_[3] ),
        .I1(\mOutPtr_reg_n_5_[1] ),
        .I2(\mOutPtr_reg_n_5_[0] ),
        .I3(\mOutPtr_reg_n_5_[2] ),
        .O(\mOutPtr[5]_i_3__2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \mOutPtr[5]_i_5 
       (.I0(\mOutPtr_reg_n_5_[3] ),
        .I1(\mOutPtr_reg_n_5_[2] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[5]_i_5_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[5]_0 ),
        .D(\mOutPtr[0]_i_1__0_n_5 ),
        .Q(\mOutPtr_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[5]_0 ),
        .D(\mOutPtr[1]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[5]_0 ),
        .D(\mOutPtr[2]_i_1__6_n_5 ),
        .Q(\mOutPtr_reg_n_5_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[5]_0 ),
        .D(\mOutPtr[3]_i_1__5_n_5 ),
        .Q(\mOutPtr_reg_n_5_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[5]_0 ),
        .D(\mOutPtr[4]_i_1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[4] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[5]_0 ),
        .D(\mOutPtr[5]_i_2_n_5 ),
        .Q(\mOutPtr_reg_n_5_[5] ),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__1 
       (.I0(\raddr_reg_n_5_[0] ),
        .O(\raddr[0]_i_1__1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT4 #(
    .INIT(16'h7887)) 
    \raddr[1]_i_1 
       (.I0(p_12_in),
        .I1(empty_n_reg_n_5),
        .I2(\raddr_reg_n_5_[0] ),
        .I3(\raddr_reg_n_5_[1] ),
        .O(\raddr[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT5 #(
    .INIT(32'h6AA9A9A9)) 
    \raddr[2]_i_1 
       (.I0(\raddr_reg_n_5_[2] ),
        .I1(\raddr_reg_n_5_[0] ),
        .I2(\raddr_reg_n_5_[1] ),
        .I3(p_12_in),
        .I4(empty_n_reg_n_5),
        .O(\raddr[2]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h6AAAAAA9AAA9AAA9)) 
    \raddr[3]_i_1 
       (.I0(\raddr_reg_n_5_[3] ),
        .I1(\raddr_reg_n_5_[1] ),
        .I2(\raddr_reg_n_5_[0] ),
        .I3(\raddr_reg_n_5_[2] ),
        .I4(p_12_in),
        .I5(empty_n_reg_n_5),
        .O(\raddr[3]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h65556AAA)) 
    \raddr[4]_i_2 
       (.I0(\raddr_reg_n_5_[4] ),
        .I1(\raddr[4]_i_4__0_n_5 ),
        .I2(p_12_in),
        .I3(empty_n_reg_n_5),
        .I4(\raddr[4]_i_3_n_5 ),
        .O(\raddr[4]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \raddr[4]_i_3 
       (.I0(\raddr_reg_n_5_[2] ),
        .I1(\raddr_reg_n_5_[1] ),
        .I2(\raddr_reg_n_5_[0] ),
        .I3(\raddr_reg_n_5_[3] ),
        .O(\raddr[4]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \raddr[4]_i_4__0 
       (.I0(\raddr_reg_n_5_[3] ),
        .I1(\raddr_reg_n_5_[1] ),
        .I2(\raddr_reg_n_5_[0] ),
        .I3(\raddr_reg_n_5_[2] ),
        .O(\raddr[4]_i_4__0_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_8),
        .D(\raddr[0]_i_1__1_n_5 ),
        .Q(\raddr_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_8),
        .D(\raddr[1]_i_1_n_5 ),
        .Q(\raddr_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_8),
        .D(\raddr[2]_i_1_n_5 ),
        .Q(\raddr_reg_n_5_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_8),
        .D(\raddr[3]_i_1_n_5 ),
        .Q(\raddr_reg_n_5_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_8),
        .D(\raddr[4]_i_2_n_5 ),
        .Q(\raddr_reg_n_5_[4] ),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "vitis_design_dpa_trace_s2mm_0_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vitis_design_dpa_trace_s2mm_0_gmem_m_axi_fifo__parameterized1_3
   (last_resp,
    pop,
    ost_ctrl_ready,
    dout_vld_reg_0,
    push,
    ost_ctrl_info,
    ap_clk,
    ap_rst_n_inv,
    Q,
    ursp_ready,
    wrsp_type,
    E);
  output last_resp;
  output pop;
  output ost_ctrl_ready;
  output dout_vld_reg_0;
  input push;
  input ost_ctrl_info;
  input ap_clk;
  input ap_rst_n_inv;
  input [0:0]Q;
  input ursp_ready;
  input wrsp_type;
  input [0:0]E;

  wire [0:0]E;
  wire [0:0]Q;
  wire U_fifo_srl_n_10;
  wire U_fifo_srl_n_11;
  wire U_fifo_srl_n_12;
  wire U_fifo_srl_n_13;
  wire U_fifo_srl_n_14;
  wire U_fifo_srl_n_15;
  wire U_fifo_srl_n_16;
  wire U_fifo_srl_n_17;
  wire U_fifo_srl_n_19;
  wire U_fifo_srl_n_7;
  wire U_fifo_srl_n_8;
  wire U_fifo_srl_n_9;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire dout_vld_reg_0;
  wire empty_n_i_1_n_5;
  wire empty_n_i_2__6_n_5;
  wire empty_n_reg_n_5;
  wire full_n_i_2__6_n_5;
  wire last_resp;
  wire \mOutPtr[0]_i_1__6_n_5 ;
  wire \mOutPtr[5]_i_3__4_n_5 ;
  wire \mOutPtr[5]_i_4__1_n_5 ;
  wire \mOutPtr_reg_n_5_[0] ;
  wire \mOutPtr_reg_n_5_[1] ;
  wire \mOutPtr_reg_n_5_[2] ;
  wire \mOutPtr_reg_n_5_[3] ;
  wire \mOutPtr_reg_n_5_[4] ;
  wire \mOutPtr_reg_n_5_[5] ;
  wire need_wrsp;
  wire ost_ctrl_info;
  wire ost_ctrl_ready;
  wire pop;
  wire push;
  wire \raddr[0]_i_1__5_n_5 ;
  wire \raddr[3]_i_2_n_5 ;
  wire \raddr[3]_i_3__1_n_5 ;
  wire \raddr[4]_i_3__3_n_5 ;
  wire \raddr[4]_i_4__1_n_5 ;
  wire \raddr_reg_n_5_[0] ;
  wire \raddr_reg_n_5_[1] ;
  wire \raddr_reg_n_5_[2] ;
  wire \raddr_reg_n_5_[3] ;
  wire \raddr_reg_n_5_[4] ;
  wire ursp_ready;
  wire wrsp_type;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vitis_design_dpa_trace_s2mm_0_gmem_m_axi_srl__parameterized0_4 U_fifo_srl
       (.D({U_fifo_srl_n_7,U_fifo_srl_n_8,U_fifo_srl_n_9,U_fifo_srl_n_10,U_fifo_srl_n_11}),
        .E(U_fifo_srl_n_13),
        .Q({\raddr_reg_n_5_[4] ,\raddr_reg_n_5_[3] ,\raddr_reg_n_5_[2] ,\raddr_reg_n_5_[1] ,\raddr_reg_n_5_[0] }),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dout_vld_reg(dout_vld_reg_0),
        .dout_vld_reg_0(Q),
        .empty_n_reg(pop),
        .full_n_reg(U_fifo_srl_n_12),
        .full_n_reg_0(full_n_i_2__6_n_5),
        .last_resp(last_resp),
        .\mOutPtr_reg[5] ({\mOutPtr_reg_n_5_[5] ,\mOutPtr_reg_n_5_[4] ,\mOutPtr_reg_n_5_[3] ,\mOutPtr_reg_n_5_[2] ,\mOutPtr_reg_n_5_[1] ,\mOutPtr_reg_n_5_[0] }),
        .\mOutPtr_reg[5]_0 (\mOutPtr[5]_i_3__4_n_5 ),
        .\mOutPtr_reg[5]_1 (\mOutPtr[5]_i_4__1_n_5 ),
        .need_wrsp(need_wrsp),
        .ost_ctrl_info(ost_ctrl_info),
        .ost_ctrl_ready(ost_ctrl_ready),
        .push(push),
        .\raddr_reg[0] (\raddr[4]_i_3__3_n_5 ),
        .\raddr_reg[0]_0 (empty_n_reg_n_5),
        .\raddr_reg[3] (\raddr[3]_i_2_n_5 ),
        .\raddr_reg[3]_0 (\raddr[3]_i_3__1_n_5 ),
        .\raddr_reg[4] ({U_fifo_srl_n_14,U_fifo_srl_n_15,U_fifo_srl_n_16,U_fifo_srl_n_17}),
        .\raddr_reg[4]_0 (\raddr[4]_i_4__1_n_5 ),
        .\state_reg[0] (U_fifo_srl_n_19),
        .ursp_ready(ursp_ready),
        .wrsp_type(wrsp_type));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_19),
        .Q(need_wrsp),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFB38)) 
    empty_n_i_1
       (.I0(empty_n_i_2__6_n_5),
        .I1(pop),
        .I2(push),
        .I3(empty_n_reg_n_5),
        .O(empty_n_i_1_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    empty_n_i_2__6
       (.I0(\mOutPtr_reg_n_5_[2] ),
        .I1(\mOutPtr_reg_n_5_[1] ),
        .I2(\mOutPtr_reg_n_5_[4] ),
        .I3(\mOutPtr_reg_n_5_[0] ),
        .I4(\mOutPtr_reg_n_5_[3] ),
        .I5(\mOutPtr_reg_n_5_[5] ),
        .O(empty_n_i_2__6_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_5),
        .Q(empty_n_reg_n_5),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFBFFFFFFFFFFFFFF)) 
    full_n_i_2__6
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[4] ),
        .I2(\mOutPtr_reg_n_5_[5] ),
        .I3(\mOutPtr_reg_n_5_[3] ),
        .I4(\mOutPtr_reg_n_5_[1] ),
        .I5(\mOutPtr_reg_n_5_[2] ),
        .O(full_n_i_2__6_n_5));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_12),
        .Q(ost_ctrl_ready),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__6 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[0]_i_1__6_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \mOutPtr[5]_i_3__4 
       (.I0(\mOutPtr_reg_n_5_[3] ),
        .I1(\mOutPtr_reg_n_5_[1] ),
        .I2(\mOutPtr_reg_n_5_[0] ),
        .I3(\mOutPtr_reg_n_5_[2] ),
        .O(\mOutPtr[5]_i_3__4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \mOutPtr[5]_i_4__1 
       (.I0(\mOutPtr_reg_n_5_[3] ),
        .I1(\mOutPtr_reg_n_5_[2] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[5]_i_4__1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__6_n_5 ),
        .Q(\mOutPtr_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(U_fifo_srl_n_11),
        .Q(\mOutPtr_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(U_fifo_srl_n_10),
        .Q(\mOutPtr_reg_n_5_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(U_fifo_srl_n_9),
        .Q(\mOutPtr_reg_n_5_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(U_fifo_srl_n_8),
        .Q(\mOutPtr_reg_n_5_[4] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(U_fifo_srl_n_7),
        .Q(\mOutPtr_reg_n_5_[5] ),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__5 
       (.I0(\raddr_reg_n_5_[0] ),
        .O(\raddr[0]_i_1__5_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \raddr[3]_i_2 
       (.I0(\raddr_reg_n_5_[3] ),
        .I1(\raddr_reg_n_5_[2] ),
        .I2(\raddr_reg_n_5_[1] ),
        .I3(\raddr_reg_n_5_[0] ),
        .O(\raddr[3]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \raddr[3]_i_3__1 
       (.I0(\raddr_reg_n_5_[3] ),
        .I1(\raddr_reg_n_5_[1] ),
        .I2(\raddr_reg_n_5_[0] ),
        .I3(\raddr_reg_n_5_[2] ),
        .O(\raddr[3]_i_3__1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \raddr[4]_i_3__3 
       (.I0(\raddr_reg_n_5_[2] ),
        .I1(\raddr_reg_n_5_[1] ),
        .I2(\raddr_reg_n_5_[0] ),
        .I3(\raddr_reg_n_5_[3] ),
        .O(\raddr[4]_i_3__3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \raddr[4]_i_4__1 
       (.I0(\raddr_reg_n_5_[3] ),
        .I1(\raddr_reg_n_5_[1] ),
        .I2(\raddr_reg_n_5_[0] ),
        .I3(\raddr_reg_n_5_[2] ),
        .O(\raddr[4]_i_4__1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_13),
        .D(\raddr[0]_i_1__5_n_5 ),
        .Q(\raddr_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_13),
        .D(U_fifo_srl_n_17),
        .Q(\raddr_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_13),
        .D(U_fifo_srl_n_16),
        .Q(\raddr_reg_n_5_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_13),
        .D(U_fifo_srl_n_15),
        .Q(\raddr_reg_n_5_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_13),
        .D(U_fifo_srl_n_14),
        .Q(\raddr_reg_n_5_[4] ),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "vitis_design_dpa_trace_s2mm_0_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vitis_design_dpa_trace_s2mm_0_gmem_m_axi_fifo__parameterized2
   (gmem_0_BVALID,
    full_n_reg_0,
    pop,
    ap_rst_n_inv,
    ap_clk,
    Q,
    empty_n_reg_0,
    wrsp_type,
    last_resp,
    \mOutPtr_reg[3]_0 ,
    wrsp_valid,
    E);
  output gmem_0_BVALID;
  output full_n_reg_0;
  output pop;
  input ap_rst_n_inv;
  input ap_clk;
  input [1:0]Q;
  input empty_n_reg_0;
  input wrsp_type;
  input last_resp;
  input [0:0]\mOutPtr_reg[3]_0 ;
  input wrsp_valid;
  input [0:0]E;

  wire [0:0]E;
  wire [1:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire dout_vld_i_1__7_n_5;
  wire empty_n_i_1_n_5;
  wire empty_n_i_2__2_n_5;
  wire empty_n_i_3__1_n_5;
  wire empty_n_reg_0;
  wire empty_n_reg_n_5;
  wire full_n_i_1__2_n_5;
  wire full_n_i_2__2_n_5;
  wire full_n_i_3__1_n_5;
  wire full_n_reg_0;
  wire gmem_0_BVALID;
  wire last_resp;
  wire \mOutPtr[0]_i_1__2_n_5 ;
  wire \mOutPtr[1]_i_1__9_n_5 ;
  wire \mOutPtr[2]_i_1__0_n_5 ;
  wire \mOutPtr[3]_i_1__1_n_5 ;
  wire \mOutPtr[4]_i_1__3_n_5 ;
  wire \mOutPtr[5]_i_1__2_n_5 ;
  wire \mOutPtr[6]_i_1__1_n_5 ;
  wire \mOutPtr[6]_i_2__1_n_5 ;
  wire \mOutPtr[6]_i_3__0_n_5 ;
  wire \mOutPtr[7]_i_2__0_n_5 ;
  wire \mOutPtr[7]_i_5_n_5 ;
  wire \mOutPtr[7]_i_7_n_5 ;
  wire [0:0]\mOutPtr_reg[3]_0 ;
  wire \mOutPtr_reg_n_5_[0] ;
  wire \mOutPtr_reg_n_5_[1] ;
  wire \mOutPtr_reg_n_5_[2] ;
  wire \mOutPtr_reg_n_5_[3] ;
  wire \mOutPtr_reg_n_5_[4] ;
  wire \mOutPtr_reg_n_5_[5] ;
  wire \mOutPtr_reg_n_5_[6] ;
  wire \mOutPtr_reg_n_5_[7] ;
  wire p_12_in;
  wire pop;
  wire wrsp_type;
  wire wrsp_valid;

  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT4 #(
    .INIT(16'hFF02)) 
    dout_vld_i_1__7
       (.I0(gmem_0_BVALID),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(pop),
        .O(dout_vld_i_1__7_n_5));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__7_n_5),
        .Q(gmem_0_BVALID),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFB38)) 
    empty_n_i_1
       (.I0(empty_n_i_2__2_n_5),
        .I1(pop),
        .I2(empty_n_reg_0),
        .I3(empty_n_reg_n_5),
        .O(empty_n_i_1_n_5));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    empty_n_i_2__2
       (.I0(\mOutPtr_reg_n_5_[4] ),
        .I1(\mOutPtr_reg_n_5_[6] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(\mOutPtr_reg_n_5_[0] ),
        .I4(empty_n_i_3__1_n_5),
        .O(empty_n_i_2__2_n_5));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_3__1
       (.I0(\mOutPtr_reg_n_5_[7] ),
        .I1(\mOutPtr_reg_n_5_[5] ),
        .I2(\mOutPtr_reg_n_5_[3] ),
        .I3(\mOutPtr_reg_n_5_[2] ),
        .O(empty_n_i_3__1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_5),
        .Q(empty_n_reg_n_5),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEF0FE0)) 
    full_n_i_1__2
       (.I0(full_n_i_2__2_n_5),
        .I1(full_n_i_3__1_n_5),
        .I2(empty_n_reg_0),
        .I3(pop),
        .I4(full_n_reg_0),
        .I5(ap_rst_n_inv),
        .O(full_n_i_1__2_n_5));
  LUT4 #(
    .INIT(16'hFFDF)) 
    full_n_i_2__2
       (.I0(\mOutPtr_reg_n_5_[6] ),
        .I1(\mOutPtr_reg_n_5_[4] ),
        .I2(\mOutPtr_reg_n_5_[2] ),
        .I3(\mOutPtr_reg_n_5_[3] ),
        .O(full_n_i_2__2_n_5));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    full_n_i_3__1
       (.I0(\mOutPtr_reg_n_5_[7] ),
        .I1(\mOutPtr_reg_n_5_[5] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(\mOutPtr_reg_n_5_[0] ),
        .O(full_n_i_3__1_n_5));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__2_n_5),
        .Q(full_n_reg_0),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__2 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[0]_i_1__2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__9 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_5_[1] ),
        .I2(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[1]_i_1__9_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT4 #(
    .INIT(16'h6AA9)) 
    \mOutPtr[2]_i_1__0 
       (.I0(\mOutPtr_reg_n_5_[2] ),
        .I1(p_12_in),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[2]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[3]_i_1__1 
       (.I0(\mOutPtr_reg_n_5_[2] ),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(p_12_in),
        .I4(\mOutPtr_reg_n_5_[3] ),
        .O(\mOutPtr[3]_i_1__1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[4]_i_1__3 
       (.I0(\mOutPtr[6]_i_3__0_n_5 ),
        .I1(p_12_in),
        .I2(\mOutPtr_reg_n_5_[4] ),
        .O(\mOutPtr[4]_i_1__3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT5 #(
    .INIT(32'h69A96AAA)) 
    \mOutPtr[5]_i_1__2 
       (.I0(\mOutPtr_reg_n_5_[5] ),
        .I1(\mOutPtr_reg_n_5_[4] ),
        .I2(p_12_in),
        .I3(\mOutPtr[6]_i_2__1_n_5 ),
        .I4(\mOutPtr[6]_i_3__0_n_5 ),
        .O(\mOutPtr[5]_i_1__2_n_5 ));
  LUT6 #(
    .INIT(64'h7F7FEEFF80801100)) 
    \mOutPtr[6]_i_1__1 
       (.I0(\mOutPtr_reg_n_5_[5] ),
        .I1(\mOutPtr_reg_n_5_[4] ),
        .I2(\mOutPtr[6]_i_2__1_n_5 ),
        .I3(\mOutPtr[6]_i_3__0_n_5 ),
        .I4(p_12_in),
        .I5(\mOutPtr_reg_n_5_[6] ),
        .O(\mOutPtr[6]_i_1__1_n_5 ));
  LUT6 #(
    .INIT(64'hAAA8AAA88000AAA8)) 
    \mOutPtr[6]_i_2__1 
       (.I0(\mOutPtr_reg_n_5_[3] ),
        .I1(\mOutPtr_reg_n_5_[2] ),
        .I2(\mOutPtr_reg_n_5_[0] ),
        .I3(\mOutPtr_reg_n_5_[1] ),
        .I4(empty_n_reg_0),
        .I5(pop),
        .O(\mOutPtr[6]_i_2__1_n_5 ));
  LUT6 #(
    .INIT(64'h044444444444444F)) 
    \mOutPtr[6]_i_3__0 
       (.I0(pop),
        .I1(empty_n_reg_0),
        .I2(\mOutPtr_reg_n_5_[3] ),
        .I3(\mOutPtr_reg_n_5_[2] ),
        .I4(\mOutPtr_reg_n_5_[1] ),
        .I5(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[6]_i_3__0_n_5 ));
  LUT6 #(
    .INIT(64'hA6AAAAAAA6AAAA99)) 
    \mOutPtr[7]_i_2__0 
       (.I0(\mOutPtr_reg_n_5_[7] ),
        .I1(\mOutPtr_reg_n_5_[5] ),
        .I2(\mOutPtr[7]_i_5_n_5 ),
        .I3(p_12_in),
        .I4(\mOutPtr_reg_n_5_[6] ),
        .I5(\mOutPtr[7]_i_7_n_5 ),
        .O(\mOutPtr[7]_i_2__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT4 #(
    .INIT(16'hAA8A)) 
    \mOutPtr[7]_i_4__0 
       (.I0(empty_n_reg_n_5),
        .I1(Q[1]),
        .I2(gmem_0_BVALID),
        .I3(Q[0]),
        .O(pop));
  LUT6 #(
    .INIT(64'h5DDDDDDFFFFFFFFF)) 
    \mOutPtr[7]_i_5 
       (.I0(\mOutPtr_reg_n_5_[4] ),
        .I1(p_12_in),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(\mOutPtr_reg_n_5_[0] ),
        .I4(\mOutPtr_reg_n_5_[2] ),
        .I5(\mOutPtr_reg_n_5_[3] ),
        .O(\mOutPtr[7]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h00000000A2220000)) 
    \mOutPtr[7]_i_6 
       (.I0(full_n_reg_0),
        .I1(wrsp_type),
        .I2(last_resp),
        .I3(\mOutPtr_reg[3]_0 ),
        .I4(wrsp_valid),
        .I5(pop),
        .O(p_12_in));
  LUT6 #(
    .INIT(64'hEAAAAAAAFFFFFFFE)) 
    \mOutPtr[7]_i_7 
       (.I0(\mOutPtr_reg_n_5_[4] ),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(\mOutPtr_reg_n_5_[2] ),
        .I4(\mOutPtr_reg_n_5_[3] ),
        .I5(p_12_in),
        .O(\mOutPtr[7]_i_7_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__2_n_5 ),
        .Q(\mOutPtr_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__9_n_5 ),
        .Q(\mOutPtr_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__0_n_5 ),
        .Q(\mOutPtr_reg_n_5_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[3]_i_1__1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[4]_i_1__3_n_5 ),
        .Q(\mOutPtr_reg_n_5_[4] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[5]_i_1__2_n_5 ),
        .Q(\mOutPtr_reg_n_5_[5] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[6]_i_1__1_n_5 ),
        .Q(\mOutPtr_reg_n_5_[6] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[7]_i_2__0_n_5 ),
        .Q(\mOutPtr_reg_n_5_[7] ),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "vitis_design_dpa_trace_s2mm_0_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vitis_design_dpa_trace_s2mm_0_gmem_m_axi_fifo__parameterized3
   (burst_valid,
    SR,
    next_burst,
    E,
    empty_n_reg_0,
    WVALID_Dummy_reg,
    ENARDEN,
    ap_rst_n_inv,
    ap_clk,
    p_3_in,
    push_0,
    \raddr_reg[0]_0 ,
    WREADY_Dummy,
    dout_vld_reg_0,
    WVALID_Dummy,
    push,
    Q,
    in);
  output burst_valid;
  output [0:0]SR;
  output next_burst;
  output [0:0]E;
  output empty_n_reg_0;
  output WVALID_Dummy_reg;
  output ENARDEN;
  input ap_rst_n_inv;
  input ap_clk;
  input p_3_in;
  input push_0;
  input \raddr_reg[0]_0 ;
  input WREADY_Dummy;
  input dout_vld_reg_0;
  input WVALID_Dummy;
  input push;
  input [7:0]Q;
  input [5:0]in;

  wire [0:0]E;
  wire ENARDEN;
  wire [7:0]Q;
  wire [0:0]SR;
  wire U_fifo_srl_n_12;
  wire U_fifo_srl_n_13;
  wire U_fifo_srl_n_14;
  wire U_fifo_srl_n_15;
  wire U_fifo_srl_n_16;
  wire U_fifo_srl_n_17;
  wire U_fifo_srl_n_18;
  wire U_fifo_srl_n_21;
  wire U_fifo_srl_n_5;
  wire U_fifo_srl_n_6;
  wire U_fifo_srl_n_7;
  wire U_fifo_srl_n_8;
  wire U_fifo_srl_n_9;
  wire WREADY_Dummy;
  wire WVALID_Dummy;
  wire WVALID_Dummy_reg;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire burst_valid;
  wire dout_vld_reg_0;
  wire empty_n_i_1_n_5;
  wire empty_n_i_2__3_n_5;
  wire empty_n_reg_0;
  wire empty_n_reg_n_5;
  wire full_n_i_2__4_n_5;
  wire full_n_reg_n_5;
  wire [5:0]in;
  wire \mOutPtr[0]_i_1__3_n_5 ;
  wire \mOutPtr[5]_i_3_n_5 ;
  wire \mOutPtr[5]_i_4__2_n_5 ;
  wire \mOutPtr_reg_n_5_[0] ;
  wire \mOutPtr_reg_n_5_[1] ;
  wire \mOutPtr_reg_n_5_[2] ;
  wire \mOutPtr_reg_n_5_[3] ;
  wire \mOutPtr_reg_n_5_[4] ;
  wire \mOutPtr_reg_n_5_[5] ;
  wire next_burst;
  wire p_3_in;
  wire pop;
  wire push;
  wire push_0;
  wire push_1;
  wire \raddr[0]_i_1__2_n_5 ;
  wire \raddr[3]_i_2__1_n_5 ;
  wire \raddr[3]_i_3_n_5 ;
  wire \raddr[4]_i_3__0_n_5 ;
  wire \raddr[4]_i_4__2_n_5 ;
  wire \raddr_reg[0]_0 ;
  wire \raddr_reg_n_5_[0] ;
  wire \raddr_reg_n_5_[1] ;
  wire \raddr_reg_n_5_[2] ;
  wire \raddr_reg_n_5_[3] ;
  wire \raddr_reg_n_5_[4] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vitis_design_dpa_trace_s2mm_0_gmem_m_axi_srl__parameterized2 U_fifo_srl
       (.D({U_fifo_srl_n_5,U_fifo_srl_n_6,U_fifo_srl_n_7,U_fifo_srl_n_8,U_fifo_srl_n_9}),
        .E(U_fifo_srl_n_17),
        .Q({\mOutPtr_reg_n_5_[5] ,\mOutPtr_reg_n_5_[4] ,\mOutPtr_reg_n_5_[3] ,\mOutPtr_reg_n_5_[2] ,\mOutPtr_reg_n_5_[1] ,\mOutPtr_reg_n_5_[0] }),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\dout_reg[0]_0 (burst_valid),
        .\dout_reg[0]_1 (Q),
        .\dout_reg[5]_0 ({\raddr_reg_n_5_[4] ,\raddr_reg_n_5_[3] ,\raddr_reg_n_5_[2] ,\raddr_reg_n_5_[1] ,\raddr_reg_n_5_[0] }),
        .dout_vld_reg(U_fifo_srl_n_21),
        .empty_n_reg(U_fifo_srl_n_18),
        .full_n_reg(U_fifo_srl_n_16),
        .full_n_reg_0(full_n_reg_n_5),
        .full_n_reg_1(full_n_i_2__4_n_5),
        .in(in),
        .\mOutPtr_reg[4] (\mOutPtr[5]_i_3_n_5 ),
        .\mOutPtr_reg[4]_0 (\mOutPtr[5]_i_4__2_n_5 ),
        .next_burst(next_burst),
        .p_3_in(p_3_in),
        .pop(pop),
        .push(push),
        .push_1(push_1),
        .\raddr_reg[0] (empty_n_reg_n_5),
        .\raddr_reg[0]_0 (\raddr[4]_i_3__0_n_5 ),
        .\raddr_reg[3] (\raddr[3]_i_2__1_n_5 ),
        .\raddr_reg[3]_0 (\raddr[3]_i_3_n_5 ),
        .\raddr_reg[4] ({U_fifo_srl_n_12,U_fifo_srl_n_13,U_fifo_srl_n_14,U_fifo_srl_n_15}),
        .\raddr_reg[4]_0 (\raddr[4]_i_4__2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT5 #(
    .INIT(32'hFF2FFF00)) 
    dout_vld_i_1__0
       (.I0(dout_vld_reg_0),
        .I1(WREADY_Dummy),
        .I2(burst_valid),
        .I3(empty_n_reg_0),
        .I4(WVALID_Dummy),
        .O(WVALID_Dummy_reg));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_21),
        .Q(burst_valid),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hEF2C)) 
    empty_n_i_1
       (.I0(empty_n_i_2__3_n_5),
        .I1(push_1),
        .I2(pop),
        .I3(empty_n_reg_n_5),
        .O(empty_n_i_1_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    empty_n_i_2__3
       (.I0(\mOutPtr_reg_n_5_[2] ),
        .I1(\mOutPtr_reg_n_5_[1] ),
        .I2(\mOutPtr_reg_n_5_[4] ),
        .I3(\mOutPtr_reg_n_5_[0] ),
        .I4(\mOutPtr_reg_n_5_[3] ),
        .I5(\mOutPtr_reg_n_5_[5] ),
        .O(empty_n_i_2__3_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_5),
        .Q(empty_n_reg_n_5),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFBFFFFFFFFFFFFFF)) 
    full_n_i_2__4
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[4] ),
        .I2(\mOutPtr_reg_n_5_[5] ),
        .I3(\mOutPtr_reg_n_5_[3] ),
        .I4(\mOutPtr_reg_n_5_[1] ),
        .I5(\mOutPtr_reg_n_5_[2] ),
        .O(full_n_i_2__4_n_5));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_16),
        .Q(full_n_reg_n_5),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__3 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[0]_i_1__3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \mOutPtr[5]_i_3 
       (.I0(\mOutPtr_reg_n_5_[3] ),
        .I1(\mOutPtr_reg_n_5_[2] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[5]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \mOutPtr[5]_i_4__2 
       (.I0(\mOutPtr_reg_n_5_[3] ),
        .I1(\mOutPtr_reg_n_5_[1] ),
        .I2(\mOutPtr_reg_n_5_[0] ),
        .I3(\mOutPtr_reg_n_5_[2] ),
        .O(\mOutPtr[5]_i_4__2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[6]_i_1__0 
       (.I0(empty_n_reg_0),
        .I1(push_0),
        .O(E));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_18),
        .D(\mOutPtr[0]_i_1__3_n_5 ),
        .Q(\mOutPtr_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_18),
        .D(U_fifo_srl_n_9),
        .Q(\mOutPtr_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_18),
        .D(U_fifo_srl_n_8),
        .Q(\mOutPtr_reg_n_5_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_18),
        .D(U_fifo_srl_n_7),
        .Q(\mOutPtr_reg_n_5_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_18),
        .D(U_fifo_srl_n_6),
        .Q(\mOutPtr_reg_n_5_[4] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_18),
        .D(U_fifo_srl_n_5),
        .Q(\mOutPtr_reg_n_5_[5] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT2 #(
    .INIT(4'hE)) 
    mem_reg_bram_0_i_1
       (.I0(ap_rst_n_inv),
        .I1(empty_n_reg_0),
        .O(ENARDEN));
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__2 
       (.I0(\raddr_reg_n_5_[0] ),
        .O(\raddr[0]_i_1__2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT5 #(
    .INIT(32'h8088AAAA)) 
    \raddr[3]_i_1__0 
       (.I0(\raddr_reg[0]_0 ),
        .I1(burst_valid),
        .I2(WREADY_Dummy),
        .I3(dout_vld_reg_0),
        .I4(WVALID_Dummy),
        .O(empty_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \raddr[3]_i_2__1 
       (.I0(\raddr_reg_n_5_[2] ),
        .I1(\raddr_reg_n_5_[0] ),
        .I2(\raddr_reg_n_5_[1] ),
        .O(\raddr[3]_i_2__1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \raddr[3]_i_3 
       (.I0(\raddr_reg_n_5_[2] ),
        .I1(\raddr_reg_n_5_[0] ),
        .I2(\raddr_reg_n_5_[1] ),
        .O(\raddr[3]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \raddr[4]_i_3__0 
       (.I0(\raddr_reg_n_5_[3] ),
        .I1(\raddr[3]_i_3_n_5 ),
        .O(\raddr[4]_i_3__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \raddr[4]_i_4__2 
       (.I0(\raddr[3]_i_2__1_n_5 ),
        .I1(\raddr_reg_n_5_[3] ),
        .O(\raddr[4]_i_4__2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_17),
        .D(\raddr[0]_i_1__2_n_5 ),
        .Q(\raddr_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_17),
        .D(U_fifo_srl_n_15),
        .Q(\raddr_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_17),
        .D(U_fifo_srl_n_14),
        .Q(\raddr_reg_n_5_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_17),
        .D(U_fifo_srl_n_13),
        .Q(\raddr_reg_n_5_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_17),
        .D(U_fifo_srl_n_12),
        .Q(\raddr_reg_n_5_[4] ),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "vitis_design_dpa_trace_s2mm_0_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vitis_design_dpa_trace_s2mm_0_gmem_m_axi_fifo__parameterized4
   (req_fifo_valid,
    full_n_reg_0,
    \last_cnt_reg[3] ,
    \dout_reg[69] ,
    ap_rst_n_inv,
    ap_clk,
    AWVALID_Dummy_0,
    rs_req_ready,
    \dout_reg[3] ,
    Q,
    in);
  output req_fifo_valid;
  output full_n_reg_0;
  output \last_cnt_reg[3] ;
  output [66:0]\dout_reg[69] ;
  input ap_rst_n_inv;
  input ap_clk;
  input AWVALID_Dummy_0;
  input rs_req_ready;
  input \dout_reg[3] ;
  input [5:0]Q;
  input [66:0]in;

  wire AWVALID_Dummy_0;
  wire [5:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \dout_reg[3] ;
  wire [66:0]\dout_reg[69] ;
  wire dout_vld_i_1__3_n_5;
  wire empty_n_i_1_n_5;
  wire empty_n_i_2__4_n_5;
  wire empty_n_reg_n_5;
  wire full_n_i_1__4_n_5;
  wire full_n_i_2__5_n_5;
  wire full_n_reg_0;
  wire [66:0]in;
  wire \last_cnt_reg[3] ;
  wire \mOutPtr[0]_i_1__4_n_5 ;
  wire \mOutPtr[1]_i_1__10_n_5 ;
  wire \mOutPtr[1]_i_2_n_5 ;
  wire \mOutPtr[2]_i_1__10_n_5 ;
  wire \mOutPtr[3]_i_1__8_n_5 ;
  wire \mOutPtr[4]_i_1__5_n_5 ;
  wire \mOutPtr[5]_i_1__4_n_5 ;
  wire \mOutPtr[5]_i_2__2_n_5 ;
  wire \mOutPtr[5]_i_3__3_n_5 ;
  wire \mOutPtr[5]_i_4__0_n_5 ;
  wire \mOutPtr_reg_n_5_[0] ;
  wire \mOutPtr_reg_n_5_[1] ;
  wire \mOutPtr_reg_n_5_[2] ;
  wire \mOutPtr_reg_n_5_[3] ;
  wire \mOutPtr_reg_n_5_[4] ;
  wire \mOutPtr_reg_n_5_[5] ;
  wire p_12_in;
  wire pop;
  wire push;
  wire \raddr[0]_i_1__3_n_5 ;
  wire \raddr[1]_i_1__6_n_5 ;
  wire \raddr[2]_i_1__5_n_5 ;
  wire \raddr[3]_i_1__3_n_5 ;
  wire \raddr[4]_i_1__2_n_5 ;
  wire \raddr[4]_i_2__1_n_5 ;
  wire \raddr[4]_i_3__1_n_5 ;
  wire \raddr[4]_i_4_n_5 ;
  wire \raddr_reg_n_5_[0] ;
  wire \raddr_reg_n_5_[1] ;
  wire \raddr_reg_n_5_[2] ;
  wire \raddr_reg_n_5_[3] ;
  wire \raddr_reg_n_5_[4] ;
  wire req_fifo_valid;
  wire rs_req_ready;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vitis_design_dpa_trace_s2mm_0_gmem_m_axi_srl__parameterized3 U_fifo_srl
       (.AWVALID_Dummy_0(AWVALID_Dummy_0),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\dout_reg[3]_0 (empty_n_reg_n_5),
        .\dout_reg[3]_1 (\dout_reg[3] ),
        .\dout_reg[3]_2 (req_fifo_valid),
        .\dout_reg[69]_0 (\dout_reg[69] ),
        .\dout_reg[69]_1 (full_n_reg_0),
        .\dout_reg[69]_2 ({\raddr_reg_n_5_[4] ,\raddr_reg_n_5_[3] ,\raddr_reg_n_5_[2] ,\raddr_reg_n_5_[1] ,\raddr_reg_n_5_[0] }),
        .in(in),
        .\last_cnt_reg[3] (\last_cnt_reg[3] ),
        .pop(pop),
        .push(push),
        .rs_req_ready(rs_req_ready));
  LUT4 #(
    .INIT(16'hFF8A)) 
    dout_vld_i_1__3
       (.I0(req_fifo_valid),
        .I1(\dout_reg[3] ),
        .I2(rs_req_ready),
        .I3(empty_n_reg_n_5),
        .O(dout_vld_i_1__3_n_5));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__3_n_5),
        .Q(req_fifo_valid),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFFCC8C8888)) 
    empty_n_i_1
       (.I0(empty_n_i_2__4_n_5),
        .I1(empty_n_reg_n_5),
        .I2(rs_req_ready),
        .I3(\dout_reg[3] ),
        .I4(req_fifo_valid),
        .I5(push),
        .O(empty_n_i_1_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    empty_n_i_2__4
       (.I0(\mOutPtr_reg_n_5_[2] ),
        .I1(\mOutPtr_reg_n_5_[1] ),
        .I2(\mOutPtr_reg_n_5_[4] ),
        .I3(\mOutPtr_reg_n_5_[0] ),
        .I4(\mOutPtr_reg_n_5_[3] ),
        .I5(\mOutPtr_reg_n_5_[5] ),
        .O(empty_n_i_2__4_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_5),
        .Q(empty_n_reg_n_5),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFFFFFB0)) 
    full_n_i_1__4
       (.I0(full_n_i_2__5_n_5),
        .I1(AWVALID_Dummy_0),
        .I2(full_n_reg_0),
        .I3(pop),
        .I4(ap_rst_n_inv),
        .O(full_n_i_1__4_n_5));
  LUT6 #(
    .INIT(64'hFBFFFFFFFFFFFFFF)) 
    full_n_i_2__5
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[4] ),
        .I2(\mOutPtr_reg_n_5_[5] ),
        .I3(\mOutPtr_reg_n_5_[3] ),
        .I4(\mOutPtr_reg_n_5_[1] ),
        .I5(\mOutPtr_reg_n_5_[2] ),
        .O(full_n_i_2__5_n_5));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__4_n_5),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__4 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[0]_i_1__4_n_5 ));
  LUT6 #(
    .INIT(64'hF755000008AAFFFF)) 
    \mOutPtr[1]_i_1__10 
       (.I0(empty_n_reg_n_5),
        .I1(rs_req_ready),
        .I2(\dout_reg[3] ),
        .I3(req_fifo_valid),
        .I4(push),
        .I5(\mOutPtr[1]_i_2_n_5 ),
        .O(\mOutPtr[1]_i_1__10_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[1]_i_2 
       (.I0(\mOutPtr_reg_n_5_[1] ),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[1]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hA96AA9A9A9A9A9A9)) 
    \mOutPtr[2]_i_1__10 
       (.I0(\mOutPtr_reg_n_5_[2] ),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(pop),
        .I4(full_n_reg_0),
        .I5(AWVALID_Dummy_0),
        .O(\mOutPtr[2]_i_1__10_n_5 ));
  LUT6 #(
    .INIT(64'hAAA96AAAAAA9AAA9)) 
    \mOutPtr[3]_i_1__8 
       (.I0(\mOutPtr_reg_n_5_[3] ),
        .I1(\mOutPtr_reg_n_5_[1] ),
        .I2(\mOutPtr_reg_n_5_[0] ),
        .I3(\mOutPtr_reg_n_5_[2] ),
        .I4(pop),
        .I5(push),
        .O(\mOutPtr[3]_i_1__8_n_5 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAA9)) 
    \mOutPtr[4]_i_1__5 
       (.I0(\mOutPtr_reg_n_5_[4] ),
        .I1(\mOutPtr_reg_n_5_[2] ),
        .I2(\mOutPtr_reg_n_5_[0] ),
        .I3(\mOutPtr_reg_n_5_[1] ),
        .I4(\mOutPtr_reg_n_5_[3] ),
        .I5(p_12_in),
        .O(\mOutPtr[4]_i_1__5_n_5 ));
  LUT6 #(
    .INIT(64'h8000808088888888)) 
    \mOutPtr[4]_i_2 
       (.I0(AWVALID_Dummy_0),
        .I1(full_n_reg_0),
        .I2(req_fifo_valid),
        .I3(\dout_reg[3] ),
        .I4(rs_req_ready),
        .I5(empty_n_reg_n_5),
        .O(p_12_in));
  LUT5 #(
    .INIT(32'h8AFF7500)) 
    \mOutPtr[5]_i_1__4 
       (.I0(req_fifo_valid),
        .I1(\dout_reg[3] ),
        .I2(rs_req_ready),
        .I3(empty_n_reg_n_5),
        .I4(push),
        .O(\mOutPtr[5]_i_1__4_n_5 ));
  LUT6 #(
    .INIT(64'h9A669A9A9AAA9A9A)) 
    \mOutPtr[5]_i_2__2 
       (.I0(\mOutPtr_reg_n_5_[5] ),
        .I1(\mOutPtr_reg_n_5_[4] ),
        .I2(\mOutPtr[5]_i_3__3_n_5 ),
        .I3(pop),
        .I4(push),
        .I5(\mOutPtr[5]_i_4__0_n_5 ),
        .O(\mOutPtr[5]_i_2__2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \mOutPtr[5]_i_3__3 
       (.I0(\mOutPtr_reg_n_5_[3] ),
        .I1(\mOutPtr_reg_n_5_[1] ),
        .I2(\mOutPtr_reg_n_5_[0] ),
        .I3(\mOutPtr_reg_n_5_[2] ),
        .O(\mOutPtr[5]_i_3__3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \mOutPtr[5]_i_4__0 
       (.I0(\mOutPtr_reg_n_5_[3] ),
        .I1(\mOutPtr_reg_n_5_[2] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[5]_i_4__0_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[5]_i_1__4_n_5 ),
        .D(\mOutPtr[0]_i_1__4_n_5 ),
        .Q(\mOutPtr_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[5]_i_1__4_n_5 ),
        .D(\mOutPtr[1]_i_1__10_n_5 ),
        .Q(\mOutPtr_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[5]_i_1__4_n_5 ),
        .D(\mOutPtr[2]_i_1__10_n_5 ),
        .Q(\mOutPtr_reg_n_5_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[5]_i_1__4_n_5 ),
        .D(\mOutPtr[3]_i_1__8_n_5 ),
        .Q(\mOutPtr_reg_n_5_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[5]_i_1__4_n_5 ),
        .D(\mOutPtr[4]_i_1__5_n_5 ),
        .Q(\mOutPtr_reg_n_5_[4] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(\mOutPtr[5]_i_1__4_n_5 ),
        .D(\mOutPtr[5]_i_2__2_n_5 ),
        .Q(\mOutPtr_reg_n_5_[5] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__3 
       (.I0(\raddr_reg_n_5_[0] ),
        .O(\raddr[0]_i_1__3_n_5 ));
  LUT6 #(
    .INIT(64'h6999999969996999)) 
    \raddr[1]_i_1__6 
       (.I0(\raddr_reg_n_5_[1] ),
        .I1(\raddr_reg_n_5_[0] ),
        .I2(push),
        .I3(req_fifo_valid),
        .I4(\dout_reg[3] ),
        .I5(rs_req_ready),
        .O(\raddr[1]_i_1__6_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT5 #(
    .INIT(32'hB4F0F04B)) 
    \raddr[2]_i_1__5 
       (.I0(pop),
        .I1(push),
        .I2(\raddr_reg_n_5_[2] ),
        .I3(\raddr_reg_n_5_[0] ),
        .I4(\raddr_reg_n_5_[1] ),
        .O(\raddr[2]_i_1__5_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT5 #(
    .INIT(32'h6CCCCCC9)) 
    \raddr[3]_i_1__3 
       (.I0(p_12_in),
        .I1(\raddr_reg_n_5_[3] ),
        .I2(\raddr_reg_n_5_[1] ),
        .I3(\raddr_reg_n_5_[0] ),
        .I4(\raddr_reg_n_5_[2] ),
        .O(\raddr[3]_i_1__3_n_5 ));
  LUT6 #(
    .INIT(64'hC111C1C100000000)) 
    \raddr[4]_i_1__2 
       (.I0(\raddr[4]_i_3__1_n_5 ),
        .I1(push),
        .I2(req_fifo_valid),
        .I3(\dout_reg[3] ),
        .I4(rs_req_ready),
        .I5(empty_n_reg_n_5),
        .O(\raddr[4]_i_1__2_n_5 ));
  LUT6 #(
    .INIT(64'h9CCCCCCCCCCCCCC6)) 
    \raddr[4]_i_2__1 
       (.I0(\raddr[4]_i_4_n_5 ),
        .I1(\raddr_reg_n_5_[4] ),
        .I2(\raddr_reg_n_5_[2] ),
        .I3(\raddr_reg_n_5_[0] ),
        .I4(\raddr_reg_n_5_[1] ),
        .I5(\raddr_reg_n_5_[3] ),
        .O(\raddr[4]_i_2__1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \raddr[4]_i_3__1 
       (.I0(\raddr_reg_n_5_[3] ),
        .I1(\raddr_reg_n_5_[0] ),
        .I2(\raddr_reg_n_5_[1] ),
        .I3(\raddr_reg_n_5_[2] ),
        .I4(\raddr_reg_n_5_[4] ),
        .O(\raddr[4]_i_3__1_n_5 ));
  LUT6 #(
    .INIT(64'h5DFFFFFFFFFFFFFF)) 
    \raddr[4]_i_4 
       (.I0(empty_n_reg_n_5),
        .I1(rs_req_ready),
        .I2(\dout_reg[3] ),
        .I3(req_fifo_valid),
        .I4(full_n_reg_0),
        .I5(AWVALID_Dummy_0),
        .O(\raddr[4]_i_4_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(\raddr[4]_i_1__2_n_5 ),
        .D(\raddr[0]_i_1__3_n_5 ),
        .Q(\raddr_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(\raddr[4]_i_1__2_n_5 ),
        .D(\raddr[1]_i_1__6_n_5 ),
        .Q(\raddr_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(\raddr[4]_i_1__2_n_5 ),
        .D(\raddr[2]_i_1__5_n_5 ),
        .Q(\raddr_reg_n_5_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(\raddr[4]_i_1__2_n_5 ),
        .D(\raddr[3]_i_1__3_n_5 ),
        .Q(\raddr_reg_n_5_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(\raddr[4]_i_1__2_n_5 ),
        .D(\raddr[4]_i_2__1_n_5 ),
        .Q(\raddr_reg_n_5_[4] ),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "vitis_design_dpa_trace_s2mm_0_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vitis_design_dpa_trace_s2mm_0_gmem_m_axi_fifo__parameterized5
   (full_n_reg_0,
    D,
    RSTREGARSTREG,
    dout_vld_reg_0,
    REGCEB,
    flying_req_reg,
    E,
    \dout_reg[72] ,
    m_axi_gmem_WVALID,
    dout_vld_reg_1,
    WVALID_Dummy_reg,
    WLAST_Dummy_reg,
    ap_rst_n_inv,
    ap_clk,
    Q,
    \last_cnt_reg[5] ,
    WVALID_Dummy,
    \len_cnt_reg[7] ,
    burst_valid,
    flying_req_reg_0,
    \dout_reg[0] ,
    m_axi_gmem_WREADY,
    in,
    req_fifo_valid,
    rs_req_ready,
    next_burst);
  output full_n_reg_0;
  output [5:0]D;
  output RSTREGARSTREG;
  output dout_vld_reg_0;
  output REGCEB;
  output flying_req_reg;
  output [0:0]E;
  output [72:0]\dout_reg[72] ;
  output m_axi_gmem_WVALID;
  output dout_vld_reg_1;
  output WVALID_Dummy_reg;
  output WLAST_Dummy_reg;
  input ap_rst_n_inv;
  input ap_clk;
  input [6:0]Q;
  input \last_cnt_reg[5] ;
  input WVALID_Dummy;
  input \len_cnt_reg[7] ;
  input burst_valid;
  input flying_req_reg_0;
  input \dout_reg[0] ;
  input m_axi_gmem_WREADY;
  input [72:0]in;
  input req_fifo_valid;
  input rs_req_ready;
  input next_burst;

  wire [5:0]D;
  wire [0:0]E;
  wire [6:0]Q;
  wire REGCEB;
  wire RSTREGARSTREG;
  wire U_fifo_srl_n_11;
  wire U_fifo_srl_n_14;
  wire WLAST_Dummy_reg;
  wire WVALID_Dummy;
  wire WVALID_Dummy_reg;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire burst_valid;
  wire \dout_reg[0] ;
  wire [72:0]\dout_reg[72] ;
  wire dout_vld_i_1__4_n_5;
  wire dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire empty_n_i_1_n_5;
  wire empty_n_i_2__5_n_5;
  wire empty_n_i_3__2_n_5;
  wire empty_n_reg_n_5;
  wire fifo_valid;
  wire flying_req_reg;
  wire flying_req_reg_0;
  wire full_n_i_1__5_n_5;
  wire full_n_i_2__3_n_5;
  wire full_n_i_3__2_n_5;
  wire full_n_reg_0;
  wire [72:0]in;
  wire \last_cnt[6]_i_4_n_5 ;
  wire \last_cnt_reg[5] ;
  wire \len_cnt_reg[7] ;
  wire \mOutPtr[0]_i_1__5_n_5 ;
  wire \mOutPtr[1]_i_1__4_n_5 ;
  wire \mOutPtr[2]_i_1__11_n_5 ;
  wire \mOutPtr[3]_i_1__2_n_5 ;
  wire \mOutPtr[4]_i_1__6_n_5 ;
  wire \mOutPtr[4]_i_2__1_n_5 ;
  wire \mOutPtr[4]_i_3_n_5 ;
  wire \mOutPtr[5]_i_1__7_n_5 ;
  wire \mOutPtr[6]_i_1__2_n_5 ;
  wire \mOutPtr[6]_i_2__2_n_5 ;
  wire \mOutPtr[6]_i_3__2_n_5 ;
  wire \mOutPtr[6]_i_4__0_n_5 ;
  wire \mOutPtr_reg_n_5_[0] ;
  wire \mOutPtr_reg_n_5_[1] ;
  wire \mOutPtr_reg_n_5_[2] ;
  wire \mOutPtr_reg_n_5_[3] ;
  wire \mOutPtr_reg_n_5_[4] ;
  wire \mOutPtr_reg_n_5_[5] ;
  wire \mOutPtr_reg_n_5_[6] ;
  wire m_axi_gmem_WREADY;
  wire m_axi_gmem_WVALID;
  wire next_burst;
  wire pop;
  wire push;
  wire \raddr[0]_i_1__4_n_5 ;
  wire \raddr[1]_i_1__3_n_5 ;
  wire \raddr[2]_i_1__3_n_5 ;
  wire \raddr[3]_i_1__2_n_5 ;
  wire \raddr[3]_i_2__2_n_5 ;
  wire \raddr[3]_i_3__0_n_5 ;
  wire \raddr[4]_i_1__3_n_5 ;
  wire \raddr[4]_i_2__2_n_5 ;
  wire \raddr[4]_i_3__2_n_5 ;
  wire \raddr[5]_i_1_n_5 ;
  wire \raddr[5]_i_2__0_n_5 ;
  wire \raddr[5]_i_3_n_5 ;
  wire \raddr[5]_i_4_n_5 ;
  wire \raddr_reg_n_5_[0] ;
  wire \raddr_reg_n_5_[1] ;
  wire \raddr_reg_n_5_[2] ;
  wire \raddr_reg_n_5_[3] ;
  wire \raddr_reg_n_5_[4] ;
  wire \raddr_reg_n_5_[5] ;
  wire req_fifo_valid;
  wire rs_req_ready;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vitis_design_dpa_trace_s2mm_0_gmem_m_axi_srl__parameterized4 U_fifo_srl
       (.D(D),
        .E(E),
        .Q(Q),
        .WVALID_Dummy(WVALID_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .burst_valid(burst_valid),
        .\dout_reg[0]_0 (\dout_reg[0] ),
        .\dout_reg[0]_1 (empty_n_reg_n_5),
        .\dout_reg[0]_2 ({\raddr_reg_n_5_[5] ,\raddr_reg_n_5_[4] ,\raddr_reg_n_5_[3] ,\raddr_reg_n_5_[2] ,\raddr_reg_n_5_[1] ,\raddr_reg_n_5_[0] }),
        .\dout_reg[72]_0 (\dout_reg[72] ),
        .dout_vld_reg(dout_vld_reg_0),
        .dout_vld_reg_0(dout_vld_reg_1),
        .fifo_valid(fifo_valid),
        .flying_req_reg(flying_req_reg),
        .flying_req_reg_0(flying_req_reg_0),
        .in(in),
        .\last_cnt_reg[1] (\last_cnt[6]_i_4_n_5 ),
        .\last_cnt_reg[2] (U_fifo_srl_n_11),
        .\last_cnt_reg[5] (U_fifo_srl_n_14),
        .\last_cnt_reg[5]_0 (\last_cnt_reg[5] ),
        .\len_cnt_reg[7] (\len_cnt_reg[7] ),
        .\len_cnt_reg[7]_0 (full_n_reg_0),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .pop(pop),
        .push(push),
        .req_fifo_valid(req_fifo_valid),
        .rs_req_ready(rs_req_ready));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    WLAST_Dummy_i_1
       (.I0(in[72]),
        .I1(\len_cnt_reg[7] ),
        .I2(full_n_reg_0),
        .I3(next_burst),
        .O(WLAST_Dummy_reg));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT3 #(
    .INIT(8'hF2)) 
    WVALID_Dummy_i_1
       (.I0(\len_cnt_reg[7] ),
        .I1(full_n_reg_0),
        .I2(dout_vld_reg_0),
        .O(WVALID_Dummy_reg));
  LUT6 #(
    .INIT(64'hFFFF1FFFFFFF0000)) 
    dout_vld_i_1__4
       (.I0(U_fifo_srl_n_11),
        .I1(U_fifo_srl_n_14),
        .I2(\dout_reg[0] ),
        .I3(m_axi_gmem_WREADY),
        .I4(pop),
        .I5(fifo_valid),
        .O(dout_vld_i_1__4_n_5));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__4_n_5),
        .Q(fifo_valid),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hEF2C)) 
    empty_n_i_1
       (.I0(empty_n_i_2__5_n_5),
        .I1(push),
        .I2(pop),
        .I3(empty_n_reg_n_5),
        .O(empty_n_i_1_n_5));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_2__5
       (.I0(\mOutPtr_reg_n_5_[5] ),
        .I1(\mOutPtr_reg_n_5_[6] ),
        .I2(\mOutPtr_reg_n_5_[2] ),
        .I3(empty_n_i_3__2_n_5),
        .O(empty_n_i_2__5_n_5));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    empty_n_i_3__2
       (.I0(\mOutPtr_reg_n_5_[4] ),
        .I1(\mOutPtr_reg_n_5_[3] ),
        .I2(\mOutPtr_reg_n_5_[0] ),
        .I3(\mOutPtr_reg_n_5_[1] ),
        .O(empty_n_i_3__2_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_5),
        .Q(empty_n_reg_n_5),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT5 #(
    .INIT(32'hFFFFBE8E)) 
    full_n_i_1__5
       (.I0(full_n_reg_0),
        .I1(pop),
        .I2(push),
        .I3(full_n_i_2__3_n_5),
        .I4(ap_rst_n_inv),
        .O(full_n_i_1__5_n_5));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT4 #(
    .INIT(16'hFFFB)) 
    full_n_i_2__3
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(\mOutPtr_reg_n_5_[5] ),
        .I2(\mOutPtr_reg_n_5_[6] ),
        .I3(full_n_i_3__2_n_5),
        .O(full_n_i_2__3_n_5));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_3__2
       (.I0(\mOutPtr_reg_n_5_[4] ),
        .I1(\mOutPtr_reg_n_5_[3] ),
        .I2(\mOutPtr_reg_n_5_[2] ),
        .I3(\mOutPtr_reg_n_5_[1] ),
        .O(full_n_i_3__2_n_5));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__5_n_5),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \last_cnt[6]_i_4 
       (.I0(in[72]),
        .I1(push),
        .O(\last_cnt[6]_i_4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__5 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[0]_i_1__5_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT4 #(
    .INIT(16'hD22D)) 
    \mOutPtr[1]_i_1__4 
       (.I0(push),
        .I1(pop),
        .I2(\mOutPtr_reg_n_5_[0] ),
        .I3(\mOutPtr_reg_n_5_[1] ),
        .O(\mOutPtr[1]_i_1__4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT5 #(
    .INIT(32'hA9A96AA9)) 
    \mOutPtr[2]_i_1__11 
       (.I0(\mOutPtr_reg_n_5_[2] ),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(push),
        .I4(pop),
        .O(\mOutPtr[2]_i_1__11_n_5 ));
  LUT6 #(
    .INIT(64'hB4F0F0F0F0F0F04B)) 
    \mOutPtr[3]_i_1__2 
       (.I0(pop),
        .I1(push),
        .I2(\mOutPtr_reg_n_5_[3] ),
        .I3(\mOutPtr_reg_n_5_[1] ),
        .I4(\mOutPtr_reg_n_5_[0] ),
        .I5(\mOutPtr_reg_n_5_[2] ),
        .O(\mOutPtr[3]_i_1__2_n_5 ));
  LUT6 #(
    .INIT(64'h55556A55AAAA6AAA)) 
    \mOutPtr[4]_i_1__6 
       (.I0(\mOutPtr_reg_n_5_[4] ),
        .I1(\mOutPtr[4]_i_2__1_n_5 ),
        .I2(\mOutPtr_reg_n_5_[3] ),
        .I3(push),
        .I4(pop),
        .I5(\mOutPtr[4]_i_3_n_5 ),
        .O(\mOutPtr[4]_i_1__6_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mOutPtr[4]_i_2__1 
       (.I0(\mOutPtr_reg_n_5_[2] ),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .O(\mOutPtr[4]_i_2__1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \mOutPtr[4]_i_3 
       (.I0(\mOutPtr_reg_n_5_[1] ),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(\mOutPtr_reg_n_5_[2] ),
        .I3(\mOutPtr_reg_n_5_[3] ),
        .O(\mOutPtr[4]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT5 #(
    .INIT(32'hAA9A5595)) 
    \mOutPtr[5]_i_1__7 
       (.I0(\mOutPtr_reg_n_5_[5] ),
        .I1(\mOutPtr[6]_i_4__0_n_5 ),
        .I2(push),
        .I3(pop),
        .I4(\mOutPtr[6]_i_3__2_n_5 ),
        .O(\mOutPtr[5]_i_1__7_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[6]_i_1__2 
       (.I0(pop),
        .I1(push),
        .O(\mOutPtr[6]_i_1__2_n_5 ));
  LUT6 #(
    .INIT(64'hAAAAA5AA9A999A99)) 
    \mOutPtr[6]_i_2__2 
       (.I0(\mOutPtr_reg_n_5_[6] ),
        .I1(\mOutPtr[6]_i_3__2_n_5 ),
        .I2(pop),
        .I3(push),
        .I4(\mOutPtr[6]_i_4__0_n_5 ),
        .I5(\mOutPtr_reg_n_5_[5] ),
        .O(\mOutPtr[6]_i_2__2_n_5 ));
  LUT2 #(
    .INIT(4'hB)) 
    \mOutPtr[6]_i_3__2 
       (.I0(\mOutPtr_reg_n_5_[4] ),
        .I1(\mOutPtr[4]_i_3_n_5 ),
        .O(\mOutPtr[6]_i_3__2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \mOutPtr[6]_i_4__0 
       (.I0(\mOutPtr_reg_n_5_[4] ),
        .I1(\mOutPtr_reg_n_5_[3] ),
        .I2(\mOutPtr[4]_i_2__1_n_5 ),
        .O(\mOutPtr[6]_i_4__0_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[6]_i_1__2_n_5 ),
        .D(\mOutPtr[0]_i_1__5_n_5 ),
        .Q(\mOutPtr_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[6]_i_1__2_n_5 ),
        .D(\mOutPtr[1]_i_1__4_n_5 ),
        .Q(\mOutPtr_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[6]_i_1__2_n_5 ),
        .D(\mOutPtr[2]_i_1__11_n_5 ),
        .Q(\mOutPtr_reg_n_5_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[6]_i_1__2_n_5 ),
        .D(\mOutPtr[3]_i_1__2_n_5 ),
        .Q(\mOutPtr_reg_n_5_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[6]_i_1__2_n_5 ),
        .D(\mOutPtr[4]_i_1__6_n_5 ),
        .Q(\mOutPtr_reg_n_5_[4] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(\mOutPtr[6]_i_1__2_n_5 ),
        .D(\mOutPtr[5]_i_1__7_n_5 ),
        .Q(\mOutPtr_reg_n_5_[5] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[6] 
       (.C(ap_clk),
        .CE(\mOutPtr[6]_i_1__2_n_5 ),
        .D(\mOutPtr[6]_i_2__2_n_5 ),
        .Q(\mOutPtr_reg_n_5_[6] ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h8888888888888880)) 
    m_axi_gmem_WVALID_INST_0
       (.I0(fifo_valid),
        .I1(\dout_reg[0] ),
        .I2(U_fifo_srl_n_14),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(m_axi_gmem_WVALID));
  LUT2 #(
    .INIT(4'hE)) 
    mem_reg_bram_0_i_2
       (.I0(ap_rst_n_inv),
        .I1(dout_vld_reg_0),
        .O(REGCEB));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT2 #(
    .INIT(4'h2)) 
    mem_reg_bram_0_i_3__0
       (.I0(ap_rst_n_inv),
        .I1(dout_vld_reg_0),
        .O(RSTREGARSTREG));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__4 
       (.I0(\raddr_reg_n_5_[0] ),
        .O(\raddr[0]_i_1__4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT5 #(
    .INIT(32'hDF2020DF)) 
    \raddr[1]_i_1__3 
       (.I0(empty_n_reg_n_5),
        .I1(pop),
        .I2(push),
        .I3(\raddr_reg_n_5_[0] ),
        .I4(\raddr_reg_n_5_[1] ),
        .O(\raddr[1]_i_1__3_n_5 ));
  LUT6 #(
    .INIT(64'hA9A96AA9A9A9A9A9)) 
    \raddr[2]_i_1__3 
       (.I0(\raddr_reg_n_5_[2] ),
        .I1(\raddr_reg_n_5_[0] ),
        .I2(\raddr_reg_n_5_[1] ),
        .I3(empty_n_reg_n_5),
        .I4(pop),
        .I5(push),
        .O(\raddr[2]_i_1__3_n_5 ));
  LUT6 #(
    .INIT(64'h55655555AA6AAAAA)) 
    \raddr[3]_i_1__2 
       (.I0(\raddr_reg_n_5_[3] ),
        .I1(\raddr[3]_i_2__2_n_5 ),
        .I2(empty_n_reg_n_5),
        .I3(pop),
        .I4(push),
        .I5(\raddr[3]_i_3__0_n_5 ),
        .O(\raddr[3]_i_1__2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \raddr[3]_i_2__2 
       (.I0(\raddr_reg_n_5_[2] ),
        .I1(\raddr_reg_n_5_[0] ),
        .I2(\raddr_reg_n_5_[1] ),
        .O(\raddr[3]_i_2__2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \raddr[3]_i_3__0 
       (.I0(\raddr_reg_n_5_[0] ),
        .I1(\raddr_reg_n_5_[1] ),
        .I2(\raddr_reg_n_5_[2] ),
        .O(\raddr[3]_i_3__0_n_5 ));
  LUT6 #(
    .INIT(64'h55655555AA6AAAAA)) 
    \raddr[4]_i_1__3 
       (.I0(\raddr_reg_n_5_[4] ),
        .I1(\raddr[4]_i_2__2_n_5 ),
        .I2(empty_n_reg_n_5),
        .I3(pop),
        .I4(push),
        .I5(\raddr[4]_i_3__2_n_5 ),
        .O(\raddr[4]_i_1__3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \raddr[4]_i_2__2 
       (.I0(\raddr_reg_n_5_[3] ),
        .I1(\raddr[3]_i_2__2_n_5 ),
        .O(\raddr[4]_i_2__2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \raddr[4]_i_3__2 
       (.I0(\raddr[3]_i_3__0_n_5 ),
        .I1(\raddr_reg_n_5_[3] ),
        .O(\raddr[4]_i_3__2_n_5 ));
  LUT5 #(
    .INIT(32'h00F0DD00)) 
    \raddr[5]_i_1 
       (.I0(\raddr[5]_i_3_n_5 ),
        .I1(\raddr_reg_n_5_[5] ),
        .I2(empty_n_reg_n_5),
        .I3(pop),
        .I4(push),
        .O(\raddr[5]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h55655555AA6AAAAA)) 
    \raddr[5]_i_2__0 
       (.I0(\raddr_reg_n_5_[5] ),
        .I1(\raddr[5]_i_4_n_5 ),
        .I2(empty_n_reg_n_5),
        .I3(pop),
        .I4(push),
        .I5(\raddr[5]_i_3_n_5 ),
        .O(\raddr[5]_i_2__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \raddr[5]_i_3 
       (.I0(\raddr_reg_n_5_[3] ),
        .I1(\raddr[3]_i_3__0_n_5 ),
        .I2(\raddr_reg_n_5_[4] ),
        .O(\raddr[5]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \raddr[5]_i_4 
       (.I0(\raddr_reg_n_5_[4] ),
        .I1(\raddr[3]_i_2__2_n_5 ),
        .I2(\raddr_reg_n_5_[3] ),
        .O(\raddr[5]_i_4_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(\raddr[5]_i_1_n_5 ),
        .D(\raddr[0]_i_1__4_n_5 ),
        .Q(\raddr_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(\raddr[5]_i_1_n_5 ),
        .D(\raddr[1]_i_1__3_n_5 ),
        .Q(\raddr_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(\raddr[5]_i_1_n_5 ),
        .D(\raddr[2]_i_1__3_n_5 ),
        .Q(\raddr_reg_n_5_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(\raddr[5]_i_1_n_5 ),
        .D(\raddr[3]_i_1__2_n_5 ),
        .Q(\raddr_reg_n_5_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(\raddr[5]_i_1_n_5 ),
        .D(\raddr[4]_i_1__3_n_5 ),
        .Q(\raddr_reg_n_5_[4] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(\raddr[5]_i_1_n_5 ),
        .D(\raddr[5]_i_2__0_n_5 ),
        .Q(\raddr_reg_n_5_[5] ),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vitis_design_dpa_trace_s2mm_0_gmem_m_axi_mem
   (in,
    \raddr_reg[4] ,
    \raddr_reg[5] ,
    ap_clk,
    ENARDEN,
    REGCEB,
    ap_rst_n_inv,
    RSTREGARSTREG,
    Q,
    din,
    push_0,
    raddr,
    \raddr_reg_reg[3]_0 );
  output [71:0]in;
  output [1:0]\raddr_reg[4] ;
  output \raddr_reg[5] ;
  input ap_clk;
  input ENARDEN;
  input REGCEB;
  input ap_rst_n_inv;
  input RSTREGARSTREG;
  input [5:0]Q;
  input [63:0]din;
  input push_0;
  input [5:0]raddr;
  input \raddr_reg_reg[3]_0 ;

  wire ENARDEN;
  wire [5:0]Q;
  wire REGCEB;
  wire RSTREGARSTREG;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [63:0]din;
  wire [71:0]in;
  wire push_0;
  wire [5:0]raddr;
  wire [5:0]raddr_reg;
  wire [1:0]\raddr_reg[4] ;
  wire \raddr_reg[5]_i_2_n_5 ;
  wire raddr_reg_5_sn_1;
  wire \raddr_reg_reg[3]_0 ;
  wire [3:0]rnext;
  wire NLW_mem_reg_bram_0_CASOUTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_bram_0_CASOUTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_bram_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_mem_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_mem_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_mem_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_mem_reg_bram_0_CASDOUTPB_UNCONNECTED;

  assign \raddr_reg[5]  = raddr_reg_5_sn_1;
  (* INIT_B = "36'h0" *) 
  (* KEEP_HIERARCHY = "yes" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p4_d32_p4_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p4_d32_p4_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "4536" *) 
  (* RTL_RAM_NAME = "vitis_design_dpa_trace_s2mm_0_gmem_m_axi/store_unit_0/buff_wdata/U_fifo_mem/mem_reg" *) 
  (* RTL_RAM_STYLE = "block" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* XILINX_LEGACY_PRIM = "RAMB36E5" *) 
  (* XILINX_TRANSFORM_PINMAP = "ADDRARDADDR[0]:ADDRARDADDRU[0],ADDRARDADDRL[0] ADDRARDADDR[10]:ADDRARDADDRU[10],ADDRARDADDRL[10] ADDRARDADDR[11]:ADDRARDADDRU[11],ADDRARDADDRL[11] ADDRARDADDR[1]:ADDRARDADDRU[1],ADDRARDADDRL[1] ADDRARDADDR[2]:ADDRARDADDRU[2],ADDRARDADDRL[2] ADDRARDADDR[3]:ADDRARDADDRU[3],ADDRARDADDRL[3] ADDRARDADDR[4]:ADDRARDADDRU[4],ADDRARDADDRL[4] ADDRARDADDR[5]:ADDRARDADDRU[5],ADDRARDADDRL[5] ADDRARDADDR[6]:ADDRARDADDRU[6],ADDRARDADDRL[6] ADDRARDADDR[7]:ADDRARDADDRU[7],ADDRARDADDRL[7] ADDRARDADDR[8]:ADDRARDADDRU[8],ADDRARDADDRL[8] ADDRARDADDR[9]:ADDRARDADDRU[9],ADDRARDADDRL[9] ADDRBWRADDR[0]:ADDRBWRADDRU[0],ADDRBWRADDRL[0] ADDRBWRADDR[10]:ADDRBWRADDRU[10],ADDRBWRADDRL[10] ADDRBWRADDR[11]:ADDRBWRADDRU[11],ADDRBWRADDRL[11] ADDRBWRADDR[1]:ADDRBWRADDRU[1],ADDRBWRADDRL[1] ADDRBWRADDR[2]:ADDRBWRADDRU[2],ADDRBWRADDRL[2] ADDRBWRADDR[3]:ADDRBWRADDRU[3],ADDRBWRADDRL[3] ADDRBWRADDR[4]:ADDRBWRADDRU[4],ADDRBWRADDRL[4] ADDRBWRADDR[5]:ADDRBWRADDRU[5],ADDRBWRADDRL[5] ADDRBWRADDR[6]:ADDRBWRADDRU[6],ADDRBWRADDRL[6] ADDRBWRADDR[7]:ADDRBWRADDRU[7],ADDRBWRADDRL[7] ADDRBWRADDR[8]:ADDRBWRADDRU[8],ADDRBWRADDRL[8] ADDRBWRADDR[9]:ADDRBWRADDRU[9],ADDRBWRADDRL[9] ARST_A:ARST_A_U,ARST_A_L ARST_B:ARST_B_U,ARST_B_L CLKARDCLK:CLKARDCLKU,CLKARDCLKL CLKBWRCLK:CLKBWRCLKU,CLKBWRCLKL ECCPIPECE:ECCPIPECEL ENARDEN:ENARDENU,ENARDENL ENBWREN:ENBWRENU,ENBWRENL REGCEAREGCE:REGCEAREGCEU,REGCEAREGCEL REGCEB:REGCEBU,REGCEBL RSTRAMARSTRAM:RSTRAMARSTRAMU,RSTRAMARSTRAML RSTRAMB:RSTRAMBU,RSTRAMBL RSTREGARSTREG:RSTREGARSTREGU,RSTREGARSTREGL SLEEP:SLEEPU,SLEEPL CASDOMUXA:CASDOMUXBU,CASDOMUXBL,CASDOMUXAU,CASDOMUXAL CASOREGIMUXA:CASOREGIMUXBU,CASOREGIMUXBL,CASOREGIMUXAU,CASOREGIMUXAL CASDOMUXEN_A:CASDOMUXEN_BU,CASDOMUXEN_BL,CASDOMUXEN_AU,CASDOMUXEN_AL CASOREGIMUXEN_A:CASOREGIMUXEN_BU,CASOREGIMUXEN_BL,CASOREGIMUXEN_AU,CASOREGIMUXEN_AL WEBWE[0]:WEBWEU[0],WEBWEL[0] WEBWE[1]:WEBWEU[1],WEBWEL[1] WEBWE[2]:WEBWEU[2],WEBWEL[2] WEBWE[3]:WEBWEU[3],WEBWEL[3] WEBWE[4]:WEAU[0],WEAL[0] WEBWE[5]:WEAU[1],WEAL[1] WEBWE[6]:WEAU[2],WEAL[2] WEBWE[7]:WEAU[3],WEAL[3]" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "62" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "71" *) 
  RAMB36E5_INT #(
    .BWE_MODE_B("PARITY_INTERLEAVED"),
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_FILE("NONE"),
    .PR_SAVE_DATA("FALSE"),
    .READ_WIDTH_A(72),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .RST_MODE_A("SYNC"),
    .RST_MODE_B("SYNC"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(72)) 
    mem_reg_bram_0
       (.ADDRARDADDRL({1'b1,1'b1,1'b1,raddr_reg,1'b1,1'b1,1'b1}),
        .ADDRARDADDRU({1'b1,1'b1,1'b1,raddr_reg,1'b1,1'b1,1'b1}),
        .ADDRBWRADDRL({1'b1,1'b1,1'b1,Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDRU({1'b1,1'b1,1'b1,Q,1'b1,1'b1,1'b1}),
        .ARST_A_L(1'b0),
        .ARST_A_U(1'b0),
        .ARST_B_L(1'b0),
        .ARST_B_U(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXAL(1'b0),
        .CASDOMUXAU(1'b0),
        .CASDOMUXBL(1'b0),
        .CASDOMUXBU(1'b0),
        .CASDOMUXEN_AL(1'b1),
        .CASDOMUXEN_AU(1'b1),
        .CASDOMUXEN_BL(1'b1),
        .CASDOMUXEN_BU(1'b1),
        .CASDOUTA(NLW_mem_reg_bram_0_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_mem_reg_bram_0_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_mem_reg_bram_0_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_mem_reg_bram_0_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXAL(1'b0),
        .CASOREGIMUXAU(1'b0),
        .CASOREGIMUXBL(1'b0),
        .CASOREGIMUXBU(1'b0),
        .CASOREGIMUXEN_AL(1'b1),
        .CASOREGIMUXEN_AU(1'b1),
        .CASOREGIMUXEN_BL(1'b1),
        .CASOREGIMUXEN_BU(1'b1),
        .CASOUTDBITERR(NLW_mem_reg_bram_0_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_mem_reg_bram_0_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLKL(ap_clk),
        .CLKARDCLKU(ap_clk),
        .CLKBWRCLKL(ap_clk),
        .CLKBWRCLKU(ap_clk),
        .DBITERR(NLW_mem_reg_bram_0_DBITERR_UNCONNECTED),
        .DINADIN(din[31:0]),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,din[63:36]}),
        .DINPADINP(din[35:32]),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT(in[31:0]),
        .DOUTBDOUT(in[67:36]),
        .DOUTPADOUTP(in[35:32]),
        .DOUTPBDOUTP(in[71:68]),
        .ECCPIPECEL(1'b1),
        .ENARDENL(ENARDEN),
        .ENARDENU(ENARDEN),
        .ENBWRENL(1'b1),
        .ENBWRENU(1'b1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .REGCEAREGCEL(REGCEB),
        .REGCEAREGCEU(REGCEB),
        .REGCEBL(REGCEB),
        .REGCEBU(REGCEB),
        .RSTRAMARSTRAML(ap_rst_n_inv),
        .RSTRAMARSTRAMU(ap_rst_n_inv),
        .RSTRAMBL(1'b0),
        .RSTRAMBU(1'b0),
        .RSTREGARSTREGL(RSTREGARSTREG),
        .RSTREGARSTREGU(RSTREGARSTREG),
        .RSTREGBL(1'b0),
        .RSTREGBU(1'b0),
        .SBITERR(NLW_mem_reg_bram_0_SBITERR_UNCONNECTED),
        .SLEEPL(1'b0),
        .SLEEPU(1'b0),
        .WEAL({push_0,push_0,push_0,push_0}),
        .WEAU({push_0,push_0,push_0,push_0}),
        .WEBWEL({push_0,push_0,push_0,push_0}),
        .WEBWEU({push_0,push_0,push_0,push_0}),
        .WE_IND_PARITY(1'b1));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT3 #(
    .INIT(8'h1A)) 
    \raddr_reg[0]_i_1 
       (.I0(raddr[0]),
        .I1(raddr_reg_5_sn_1),
        .I2(\raddr_reg_reg[3]_0 ),
        .O(rnext[0]));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT4 #(
    .INIT(16'h06AA)) 
    \raddr_reg[1]_i_1 
       (.I0(raddr[1]),
        .I1(raddr[0]),
        .I2(raddr_reg_5_sn_1),
        .I3(\raddr_reg_reg[3]_0 ),
        .O(rnext[1]));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT5 #(
    .INIT(32'h0078F0F0)) 
    \raddr_reg[2]_i_1 
       (.I0(raddr[0]),
        .I1(raddr[1]),
        .I2(raddr[2]),
        .I3(raddr_reg_5_sn_1),
        .I4(\raddr_reg_reg[3]_0 ),
        .O(rnext[2]));
  LUT6 #(
    .INIT(64'h00007F80FF00FF00)) 
    \raddr_reg[3]_i_1 
       (.I0(raddr[2]),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(raddr[3]),
        .I4(raddr_reg_5_sn_1),
        .I5(\raddr_reg_reg[3]_0 ),
        .O(rnext[3]));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT4 #(
    .INIT(16'h1F20)) 
    \raddr_reg[4]_i_1 
       (.I0(\raddr_reg[5]_i_2_n_5 ),
        .I1(raddr_reg_5_sn_1),
        .I2(\raddr_reg_reg[3]_0 ),
        .I3(raddr[4]),
        .O(\raddr_reg[4] [0]));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT5 #(
    .INIT(32'h07FF0800)) 
    \raddr_reg[5]_i_1 
       (.I0(raddr[4]),
        .I1(\raddr_reg[5]_i_2_n_5 ),
        .I2(raddr_reg_5_sn_1),
        .I3(\raddr_reg_reg[3]_0 ),
        .I4(raddr[5]),
        .O(\raddr_reg[4] [1]));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \raddr_reg[5]_i_2 
       (.I0(raddr[3]),
        .I1(raddr[0]),
        .I2(raddr[1]),
        .I3(raddr[2]),
        .O(\raddr_reg[5]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \raddr_reg[5]_i_3 
       (.I0(raddr[5]),
        .I1(raddr[4]),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .I4(raddr[2]),
        .I5(raddr[3]),
        .O(raddr_reg_5_sn_1));
  FDRE \raddr_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr_reg[0]),
        .R(1'b0));
  FDRE \raddr_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr_reg[1]),
        .R(1'b0));
  FDRE \raddr_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr_reg[2]),
        .R(1'b0));
  FDRE \raddr_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr_reg[3]),
        .R(1'b0));
  FDRE \raddr_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr_reg[4] [0]),
        .Q(raddr_reg[4]),
        .R(1'b0));
  FDRE \raddr_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr_reg[4] [1]),
        .Q(raddr_reg[5]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vitis_design_dpa_trace_s2mm_0_gmem_m_axi_reg_slice
   (s_ready_t_reg_0,
    ap_rst_n_inv_reg,
    \could_multi_bursts.last_loop_reg ,
    next_req,
    E,
    last_sect_tmp,
    D,
    Q,
    \sect_total_reg[19] ,
    last_sect_reg,
    \data_p1_reg[78]_0 ,
    \data_p1_reg[11]_0 ,
    ap_rst_n_inv,
    ap_clk,
    req_handling_reg,
    last_sect_reg_0,
    last_sect_reg_1,
    AWVALID_Dummy,
    req_handling_reg_0,
    sect_cnt0,
    \sect_cnt_reg[0] ,
    req_handling_reg_1,
    ost_ctrl_ready,
    req_handling_reg_2,
    AWREADY_Dummy_1,
    req_handling_reg_3,
    last_sect_buf_reg,
    \data_p2_reg[78]_0 );
  output s_ready_t_reg_0;
  output ap_rst_n_inv_reg;
  output \could_multi_bursts.last_loop_reg ;
  output next_req;
  output [0:0]E;
  output last_sect_tmp;
  output [51:0]D;
  output [67:0]Q;
  output \sect_total_reg[19] ;
  output last_sect_reg;
  output [19:0]\data_p1_reg[78]_0 ;
  output [8:0]\data_p1_reg[11]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input req_handling_reg;
  input last_sect_reg_0;
  input last_sect_reg_1;
  input AWVALID_Dummy;
  input req_handling_reg_0;
  input [50:0]sect_cnt0;
  input [0:0]\sect_cnt_reg[0] ;
  input req_handling_reg_1;
  input ost_ctrl_ready;
  input req_handling_reg_2;
  input AWREADY_Dummy_1;
  input req_handling_reg_3;
  input [19:0]last_sect_buf_reg;
  input [67:0]\data_p2_reg[78]_0 ;

  wire AWREADY_Dummy_1;
  wire AWVALID_Dummy;
  wire [51:0]D;
  wire [0:0]E;
  wire [67:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire ap_rst_n_inv_reg;
  wire \could_multi_bursts.last_loop_reg ;
  wire \data_p1[10]_i_1_n_5 ;
  wire \data_p1[11]_i_1_n_5 ;
  wire \data_p1[12]_i_1_n_5 ;
  wire \data_p1[13]_i_1_n_5 ;
  wire \data_p1[14]_i_1_n_5 ;
  wire \data_p1[15]_i_1_n_5 ;
  wire \data_p1[16]_i_1_n_5 ;
  wire \data_p1[17]_i_1_n_5 ;
  wire \data_p1[18]_i_1_n_5 ;
  wire \data_p1[19]_i_1_n_5 ;
  wire \data_p1[20]_i_1_n_5 ;
  wire \data_p1[21]_i_1_n_5 ;
  wire \data_p1[22]_i_1_n_5 ;
  wire \data_p1[23]_i_1_n_5 ;
  wire \data_p1[24]_i_1_n_5 ;
  wire \data_p1[25]_i_1_n_5 ;
  wire \data_p1[26]_i_1_n_5 ;
  wire \data_p1[27]_i_1_n_5 ;
  wire \data_p1[28]_i_1_n_5 ;
  wire \data_p1[29]_i_1_n_5 ;
  wire \data_p1[30]_i_1_n_5 ;
  wire \data_p1[31]_i_1_n_5 ;
  wire \data_p1[32]_i_1_n_5 ;
  wire \data_p1[33]_i_1_n_5 ;
  wire \data_p1[34]_i_1_n_5 ;
  wire \data_p1[35]_i_1_n_5 ;
  wire \data_p1[36]_i_1_n_5 ;
  wire \data_p1[37]_i_1_n_5 ;
  wire \data_p1[38]_i_1_n_5 ;
  wire \data_p1[39]_i_1_n_5 ;
  wire \data_p1[3]_i_1_n_5 ;
  wire \data_p1[40]_i_1_n_5 ;
  wire \data_p1[41]_i_1_n_5 ;
  wire \data_p1[42]_i_1_n_5 ;
  wire \data_p1[43]_i_1_n_5 ;
  wire \data_p1[44]_i_1_n_5 ;
  wire \data_p1[45]_i_1_n_5 ;
  wire \data_p1[46]_i_1_n_5 ;
  wire \data_p1[47]_i_1_n_5 ;
  wire \data_p1[48]_i_1_n_5 ;
  wire \data_p1[49]_i_1_n_5 ;
  wire \data_p1[4]_i_1_n_5 ;
  wire \data_p1[50]_i_1_n_5 ;
  wire \data_p1[51]_i_1_n_5 ;
  wire \data_p1[52]_i_1_n_5 ;
  wire \data_p1[53]_i_1_n_5 ;
  wire \data_p1[54]_i_1_n_5 ;
  wire \data_p1[55]_i_1_n_5 ;
  wire \data_p1[56]_i_1_n_5 ;
  wire \data_p1[57]_i_1_n_5 ;
  wire \data_p1[58]_i_1_n_5 ;
  wire \data_p1[59]_i_1_n_5 ;
  wire \data_p1[5]_i_1_n_5 ;
  wire \data_p1[60]_i_1_n_5 ;
  wire \data_p1[61]_i_1_n_5 ;
  wire \data_p1[62]_i_1_n_5 ;
  wire \data_p1[63]_i_1__0_n_5 ;
  wire \data_p1[67]_i_1_n_5 ;
  wire \data_p1[68]_i_1_n_5 ;
  wire \data_p1[69]_i_1_n_5 ;
  wire \data_p1[6]_i_1_n_5 ;
  wire \data_p1[70]_i_1_n_5 ;
  wire \data_p1[71]_i_1_n_5 ;
  wire \data_p1[72]_i_1_n_5 ;
  wire \data_p1[78]_i_2_n_5 ;
  wire \data_p1[7]_i_1_n_5 ;
  wire \data_p1[8]_i_1_n_5 ;
  wire \data_p1[9]_i_1_n_5 ;
  wire [8:0]\data_p1_reg[11]_0 ;
  wire [19:0]\data_p1_reg[78]_0 ;
  wire [67:0]\data_p2_reg[78]_0 ;
  wire \data_p2_reg_n_5_[10] ;
  wire \data_p2_reg_n_5_[11] ;
  wire \data_p2_reg_n_5_[12] ;
  wire \data_p2_reg_n_5_[13] ;
  wire \data_p2_reg_n_5_[14] ;
  wire \data_p2_reg_n_5_[15] ;
  wire \data_p2_reg_n_5_[16] ;
  wire \data_p2_reg_n_5_[17] ;
  wire \data_p2_reg_n_5_[18] ;
  wire \data_p2_reg_n_5_[19] ;
  wire \data_p2_reg_n_5_[20] ;
  wire \data_p2_reg_n_5_[21] ;
  wire \data_p2_reg_n_5_[22] ;
  wire \data_p2_reg_n_5_[23] ;
  wire \data_p2_reg_n_5_[24] ;
  wire \data_p2_reg_n_5_[25] ;
  wire \data_p2_reg_n_5_[26] ;
  wire \data_p2_reg_n_5_[27] ;
  wire \data_p2_reg_n_5_[28] ;
  wire \data_p2_reg_n_5_[29] ;
  wire \data_p2_reg_n_5_[30] ;
  wire \data_p2_reg_n_5_[31] ;
  wire \data_p2_reg_n_5_[32] ;
  wire \data_p2_reg_n_5_[33] ;
  wire \data_p2_reg_n_5_[34] ;
  wire \data_p2_reg_n_5_[35] ;
  wire \data_p2_reg_n_5_[36] ;
  wire \data_p2_reg_n_5_[37] ;
  wire \data_p2_reg_n_5_[38] ;
  wire \data_p2_reg_n_5_[39] ;
  wire \data_p2_reg_n_5_[3] ;
  wire \data_p2_reg_n_5_[40] ;
  wire \data_p2_reg_n_5_[41] ;
  wire \data_p2_reg_n_5_[42] ;
  wire \data_p2_reg_n_5_[43] ;
  wire \data_p2_reg_n_5_[44] ;
  wire \data_p2_reg_n_5_[45] ;
  wire \data_p2_reg_n_5_[46] ;
  wire \data_p2_reg_n_5_[47] ;
  wire \data_p2_reg_n_5_[48] ;
  wire \data_p2_reg_n_5_[49] ;
  wire \data_p2_reg_n_5_[4] ;
  wire \data_p2_reg_n_5_[50] ;
  wire \data_p2_reg_n_5_[51] ;
  wire \data_p2_reg_n_5_[52] ;
  wire \data_p2_reg_n_5_[53] ;
  wire \data_p2_reg_n_5_[54] ;
  wire \data_p2_reg_n_5_[55] ;
  wire \data_p2_reg_n_5_[56] ;
  wire \data_p2_reg_n_5_[57] ;
  wire \data_p2_reg_n_5_[58] ;
  wire \data_p2_reg_n_5_[59] ;
  wire \data_p2_reg_n_5_[5] ;
  wire \data_p2_reg_n_5_[60] ;
  wire \data_p2_reg_n_5_[61] ;
  wire \data_p2_reg_n_5_[62] ;
  wire \data_p2_reg_n_5_[63] ;
  wire \data_p2_reg_n_5_[67] ;
  wire \data_p2_reg_n_5_[68] ;
  wire \data_p2_reg_n_5_[69] ;
  wire \data_p2_reg_n_5_[6] ;
  wire \data_p2_reg_n_5_[70] ;
  wire \data_p2_reg_n_5_[71] ;
  wire \data_p2_reg_n_5_[72] ;
  wire \data_p2_reg_n_5_[78] ;
  wire \data_p2_reg_n_5_[7] ;
  wire \data_p2_reg_n_5_[8] ;
  wire \data_p2_reg_n_5_[9] ;
  wire \end_from_4k_reg[0]_i_1_n_5 ;
  wire \end_from_4k_reg[0]_i_1_n_7 ;
  wire \end_from_4k_reg[0]_i_1_n_8 ;
  wire \end_from_4k_reg[1]_i_1_n_5 ;
  wire \end_from_4k_reg[1]_i_1_n_7 ;
  wire \end_from_4k_reg[1]_i_1_n_8 ;
  wire \end_from_4k_reg[2]_i_1_n_5 ;
  wire \end_from_4k_reg[2]_i_1_n_7 ;
  wire \end_from_4k_reg[2]_i_1_n_8 ;
  wire \end_from_4k_reg[3]_i_1_n_5 ;
  wire \end_from_4k_reg[3]_i_1_n_7 ;
  wire \end_from_4k_reg[3]_i_1_n_8 ;
  wire \end_from_4k_reg[4]_i_1_n_5 ;
  wire \end_from_4k_reg[4]_i_1_n_7 ;
  wire \end_from_4k_reg[4]_i_1_n_8 ;
  wire \end_from_4k_reg[5]_i_1_n_5 ;
  wire \end_from_4k_reg[5]_i_1_n_7 ;
  wire \end_from_4k_reg[5]_i_1_n_8 ;
  wire \end_from_4k_reg[6]_i_1_n_5 ;
  wire \end_from_4k_reg[6]_i_1_n_7 ;
  wire \end_from_4k_reg[6]_i_1_n_8 ;
  wire \end_from_4k_reg[7]_i_1_n_5 ;
  wire \end_from_4k_reg[7]_i_1_n_7 ;
  wire \end_from_4k_reg[7]_i_1_n_8 ;
  wire \end_from_4k_reg[8]_i_1_n_5 ;
  wire \end_from_4k_reg[8]_i_1_n_7 ;
  wire \end_from_4k_reg[8]_i_1_n_8 ;
  wire \end_from_4k_reg[8]_i_2_n_5 ;
  wire \end_from_4k_reg[8]_i_2_n_6 ;
  wire \end_from_4k_reg[8]_i_2_n_7 ;
  wire \end_from_4k_reg[8]_i_2_n_8 ;
  wire last_sect_buf_i_2_n_5;
  wire last_sect_buf_i_3_n_5;
  wire last_sect_buf_i_4_n_5;
  wire last_sect_buf_i_5_n_5;
  wire last_sect_buf_i_6_n_5;
  wire [19:0]last_sect_buf_reg;
  wire last_sect_reg;
  wire last_sect_reg_0;
  wire last_sect_reg_1;
  wire last_sect_tmp;
  wire load_p1;
  wire load_p2;
  wire n_5_2613;
  wire [1:0]next__0;
  wire next_req;
  wire ost_ctrl_ready;
  wire req_handling_reg;
  wire req_handling_reg_0;
  wire req_handling_reg_1;
  wire req_handling_reg_2;
  wire req_handling_reg_3;
  wire req_valid;
  wire s_ready_t_i_1_n_5;
  wire s_ready_t_reg_0;
  wire [50:0]sect_cnt0;
  wire [0:0]\sect_cnt_reg[0] ;
  wire \sect_total_reg[0]_i_1_n_5 ;
  wire \sect_total_reg[0]_i_1_n_7 ;
  wire \sect_total_reg[0]_i_1_n_8 ;
  wire \sect_total_reg[0]_i_2_n_5 ;
  wire \sect_total_reg[0]_i_2_n_6 ;
  wire \sect_total_reg[0]_i_2_n_7 ;
  wire \sect_total_reg[0]_i_2_n_8 ;
  wire \sect_total_reg[10]_i_1_n_5 ;
  wire \sect_total_reg[10]_i_1_n_7 ;
  wire \sect_total_reg[10]_i_1_n_8 ;
  wire \sect_total_reg[11]_i_1_n_5 ;
  wire \sect_total_reg[11]_i_1_n_7 ;
  wire \sect_total_reg[11]_i_1_n_8 ;
  wire \sect_total_reg[12]_i_1_n_5 ;
  wire \sect_total_reg[12]_i_1_n_7 ;
  wire \sect_total_reg[12]_i_1_n_8 ;
  wire \sect_total_reg[13]_i_1_n_5 ;
  wire \sect_total_reg[13]_i_1_n_7 ;
  wire \sect_total_reg[13]_i_1_n_8 ;
  wire \sect_total_reg[14]_i_1_n_5 ;
  wire \sect_total_reg[14]_i_1_n_7 ;
  wire \sect_total_reg[14]_i_1_n_8 ;
  wire \sect_total_reg[15]_i_1_n_5 ;
  wire \sect_total_reg[15]_i_1_n_7 ;
  wire \sect_total_reg[15]_i_1_n_8 ;
  wire \sect_total_reg[15]_i_2_n_5 ;
  wire \sect_total_reg[15]_i_2_n_6 ;
  wire \sect_total_reg[15]_i_2_n_7 ;
  wire \sect_total_reg[15]_i_2_n_8 ;
  wire \sect_total_reg[16]_i_1_n_5 ;
  wire \sect_total_reg[16]_i_1_n_7 ;
  wire \sect_total_reg[16]_i_1_n_8 ;
  wire \sect_total_reg[17]_i_1_n_5 ;
  wire \sect_total_reg[17]_i_1_n_7 ;
  wire \sect_total_reg[17]_i_1_n_8 ;
  wire \sect_total_reg[18]_i_1_n_5 ;
  wire \sect_total_reg[18]_i_1_n_7 ;
  wire \sect_total_reg[18]_i_1_n_8 ;
  wire \sect_total_reg[19] ;
  wire \sect_total_reg[19]_i_2_n_5 ;
  wire \sect_total_reg[19]_i_2_n_7 ;
  wire \sect_total_reg[19]_i_2_n_8 ;
  wire \sect_total_reg[19]_i_3_n_5 ;
  wire \sect_total_reg[19]_i_3_n_6 ;
  wire \sect_total_reg[19]_i_3_n_7 ;
  wire \sect_total_reg[1]_i_1_n_5 ;
  wire \sect_total_reg[1]_i_1_n_7 ;
  wire \sect_total_reg[1]_i_1_n_8 ;
  wire \sect_total_reg[2]_i_1_n_5 ;
  wire \sect_total_reg[2]_i_1_n_7 ;
  wire \sect_total_reg[2]_i_1_n_8 ;
  wire \sect_total_reg[3]_i_1_n_5 ;
  wire \sect_total_reg[3]_i_1_n_7 ;
  wire \sect_total_reg[3]_i_1_n_8 ;
  wire \sect_total_reg[4]_i_1_n_5 ;
  wire \sect_total_reg[4]_i_1_n_7 ;
  wire \sect_total_reg[4]_i_1_n_8 ;
  wire \sect_total_reg[5]_i_1_n_5 ;
  wire \sect_total_reg[5]_i_1_n_7 ;
  wire \sect_total_reg[5]_i_1_n_8 ;
  wire \sect_total_reg[6]_i_1_n_5 ;
  wire \sect_total_reg[6]_i_1_n_7 ;
  wire \sect_total_reg[6]_i_1_n_8 ;
  wire \sect_total_reg[7]_i_10_n_5 ;
  wire \sect_total_reg[7]_i_10_n_6 ;
  wire \sect_total_reg[7]_i_10_n_7 ;
  wire \sect_total_reg[7]_i_10_n_8 ;
  wire \sect_total_reg[7]_i_11_n_5 ;
  wire \sect_total_reg[7]_i_11_n_6 ;
  wire \sect_total_reg[7]_i_11_n_7 ;
  wire \sect_total_reg[7]_i_11_n_8 ;
  wire \sect_total_reg[7]_i_1_n_5 ;
  wire \sect_total_reg[7]_i_1_n_7 ;
  wire \sect_total_reg[7]_i_1_n_8 ;
  wire \sect_total_reg[7]_i_2_n_5 ;
  wire \sect_total_reg[7]_i_2_n_6 ;
  wire \sect_total_reg[7]_i_2_n_7 ;
  wire \sect_total_reg[7]_i_2_n_8 ;
  wire \sect_total_reg[7]_i_3_n_5 ;
  wire \sect_total_reg[7]_i_3_n_6 ;
  wire \sect_total_reg[7]_i_3_n_7 ;
  wire \sect_total_reg[7]_i_3_n_8 ;
  wire \sect_total_reg[7]_i_4_n_5 ;
  wire \sect_total_reg[7]_i_4_n_6 ;
  wire \sect_total_reg[7]_i_4_n_7 ;
  wire \sect_total_reg[7]_i_4_n_8 ;
  wire \sect_total_reg[7]_i_5_n_5 ;
  wire \sect_total_reg[7]_i_5_n_6 ;
  wire \sect_total_reg[7]_i_5_n_7 ;
  wire \sect_total_reg[7]_i_5_n_8 ;
  wire \sect_total_reg[7]_i_6_n_5 ;
  wire \sect_total_reg[7]_i_6_n_6 ;
  wire \sect_total_reg[7]_i_6_n_7 ;
  wire \sect_total_reg[7]_i_6_n_8 ;
  wire \sect_total_reg[7]_i_7_n_5 ;
  wire \sect_total_reg[7]_i_7_n_6 ;
  wire \sect_total_reg[7]_i_7_n_7 ;
  wire \sect_total_reg[7]_i_7_n_8 ;
  wire \sect_total_reg[7]_i_8_n_5 ;
  wire \sect_total_reg[7]_i_8_n_6 ;
  wire \sect_total_reg[7]_i_8_n_7 ;
  wire \sect_total_reg[7]_i_8_n_8 ;
  wire \sect_total_reg[7]_i_9_n_5 ;
  wire \sect_total_reg[7]_i_9_n_6 ;
  wire \sect_total_reg[7]_i_9_n_7 ;
  wire \sect_total_reg[7]_i_9_n_8 ;
  wire \sect_total_reg[8]_i_1_n_5 ;
  wire \sect_total_reg[8]_i_1_n_7 ;
  wire \sect_total_reg[8]_i_1_n_8 ;
  wire \sect_total_reg[9]_i_1_n_5 ;
  wire \sect_total_reg[9]_i_1_n_7 ;
  wire \sect_total_reg[9]_i_1_n_8 ;
  wire [1:1]state;
  wire \state[0]_i_1_n_5 ;
  wire \state[1]_i_1_n_5 ;
  wire [1:0]state__0;
  wire NLW_i_5_2613_COUTD_UNCONNECTED;
  wire NLW_i_5_2613_COUTF_UNCONNECTED;
  wire NLW_i_5_2613_COUTH_UNCONNECTED;
  wire NLW_i_5_2613_CYB_UNCONNECTED;
  wire NLW_i_5_2613_CYC_UNCONNECTED;
  wire NLW_i_5_2613_CYD_UNCONNECTED;
  wire NLW_i_5_2613_CYE_UNCONNECTED;
  wire NLW_i_5_2613_CYF_UNCONNECTED;
  wire NLW_i_5_2613_CYG_UNCONNECTED;
  wire NLW_i_5_2613_CYH_UNCONNECTED;
  wire NLW_i_5_2613_GEB_UNCONNECTED;
  wire NLW_i_5_2613_GEC_UNCONNECTED;
  wire NLW_i_5_2613_GED_UNCONNECTED;
  wire NLW_i_5_2613_GEE_UNCONNECTED;
  wire NLW_i_5_2613_GEF_UNCONNECTED;
  wire NLW_i_5_2613_GEG_UNCONNECTED;
  wire NLW_i_5_2613_GEH_UNCONNECTED;
  wire NLW_i_5_2613_PROPB_UNCONNECTED;
  wire NLW_i_5_2613_PROPC_UNCONNECTED;
  wire NLW_i_5_2613_PROPD_UNCONNECTED;
  wire NLW_i_5_2613_PROPE_UNCONNECTED;
  wire NLW_i_5_2613_PROPF_UNCONNECTED;
  wire NLW_i_5_2613_PROPG_UNCONNECTED;
  wire NLW_i_5_2613_PROPH_UNCONNECTED;
  wire \NLW_sect_total_reg[19]_i_3_COUTH_UNCONNECTED ;
  wire \NLW_sect_total_reg[19]_i_3_CYF_UNCONNECTED ;
  wire \NLW_sect_total_reg[19]_i_3_CYG_UNCONNECTED ;
  wire \NLW_sect_total_reg[19]_i_3_CYH_UNCONNECTED ;
  wire \NLW_sect_total_reg[19]_i_3_GEF_UNCONNECTED ;
  wire \NLW_sect_total_reg[19]_i_3_GEG_UNCONNECTED ;
  wire \NLW_sect_total_reg[19]_i_3_GEH_UNCONNECTED ;
  wire \NLW_sect_total_reg[19]_i_3_PROPF_UNCONNECTED ;
  wire \NLW_sect_total_reg[19]_i_3_PROPG_UNCONNECTED ;
  wire \NLW_sect_total_reg[19]_i_3_PROPH_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT4 #(
    .INIT(16'h002C)) 
    \FSM_sequential_state[0]_i_1__1 
       (.I0(AWVALID_Dummy),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(next_req),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT5 #(
    .INIT(32'h0CF80308)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(s_ready_t_reg_0),
        .I1(AWVALID_Dummy),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(next_req),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1 
       (.I0(\data_p2_reg_n_5_[10] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[78]_0 [7]),
        .O(\data_p1[10]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1 
       (.I0(\data_p2_reg_n_5_[11] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[78]_0 [8]),
        .O(\data_p1[11]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1 
       (.I0(\data_p2_reg_n_5_[12] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[78]_0 [9]),
        .O(\data_p1[12]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1 
       (.I0(\data_p2_reg_n_5_[13] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[78]_0 [10]),
        .O(\data_p1[13]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1 
       (.I0(\data_p2_reg_n_5_[14] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[78]_0 [11]),
        .O(\data_p1[14]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1 
       (.I0(\data_p2_reg_n_5_[15] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[78]_0 [12]),
        .O(\data_p1[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1 
       (.I0(\data_p2_reg_n_5_[16] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[78]_0 [13]),
        .O(\data_p1[16]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1 
       (.I0(\data_p2_reg_n_5_[17] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[78]_0 [14]),
        .O(\data_p1[17]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1 
       (.I0(\data_p2_reg_n_5_[18] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[78]_0 [15]),
        .O(\data_p1[18]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1 
       (.I0(\data_p2_reg_n_5_[19] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[78]_0 [16]),
        .O(\data_p1[19]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1 
       (.I0(\data_p2_reg_n_5_[20] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[78]_0 [17]),
        .O(\data_p1[20]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1 
       (.I0(\data_p2_reg_n_5_[21] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[78]_0 [18]),
        .O(\data_p1[21]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1 
       (.I0(\data_p2_reg_n_5_[22] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[78]_0 [19]),
        .O(\data_p1[22]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1 
       (.I0(\data_p2_reg_n_5_[23] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[78]_0 [20]),
        .O(\data_p1[23]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1 
       (.I0(\data_p2_reg_n_5_[24] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[78]_0 [21]),
        .O(\data_p1[24]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1 
       (.I0(\data_p2_reg_n_5_[25] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[78]_0 [22]),
        .O(\data_p1[25]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1 
       (.I0(\data_p2_reg_n_5_[26] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[78]_0 [23]),
        .O(\data_p1[26]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1 
       (.I0(\data_p2_reg_n_5_[27] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[78]_0 [24]),
        .O(\data_p1[27]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1 
       (.I0(\data_p2_reg_n_5_[28] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[78]_0 [25]),
        .O(\data_p1[28]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1 
       (.I0(\data_p2_reg_n_5_[29] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[78]_0 [26]),
        .O(\data_p1[29]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1 
       (.I0(\data_p2_reg_n_5_[30] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[78]_0 [27]),
        .O(\data_p1[30]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_1 
       (.I0(\data_p2_reg_n_5_[31] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[78]_0 [28]),
        .O(\data_p1[31]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[32]_i_1 
       (.I0(\data_p2_reg_n_5_[32] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[78]_0 [29]),
        .O(\data_p1[32]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[33]_i_1 
       (.I0(\data_p2_reg_n_5_[33] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[78]_0 [30]),
        .O(\data_p1[33]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[34]_i_1 
       (.I0(\data_p2_reg_n_5_[34] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[78]_0 [31]),
        .O(\data_p1[34]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[35]_i_1 
       (.I0(\data_p2_reg_n_5_[35] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[78]_0 [32]),
        .O(\data_p1[35]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[36]_i_1 
       (.I0(\data_p2_reg_n_5_[36] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[78]_0 [33]),
        .O(\data_p1[36]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[37]_i_1 
       (.I0(\data_p2_reg_n_5_[37] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[78]_0 [34]),
        .O(\data_p1[37]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[38]_i_1 
       (.I0(\data_p2_reg_n_5_[38] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[78]_0 [35]),
        .O(\data_p1[38]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[39]_i_1 
       (.I0(\data_p2_reg_n_5_[39] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[78]_0 [36]),
        .O(\data_p1[39]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1 
       (.I0(\data_p2_reg_n_5_[3] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[78]_0 [0]),
        .O(\data_p1[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[40]_i_1 
       (.I0(\data_p2_reg_n_5_[40] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[78]_0 [37]),
        .O(\data_p1[40]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[41]_i_1 
       (.I0(\data_p2_reg_n_5_[41] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[78]_0 [38]),
        .O(\data_p1[41]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[42]_i_1 
       (.I0(\data_p2_reg_n_5_[42] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[78]_0 [39]),
        .O(\data_p1[42]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[43]_i_1 
       (.I0(\data_p2_reg_n_5_[43] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[78]_0 [40]),
        .O(\data_p1[43]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[44]_i_1 
       (.I0(\data_p2_reg_n_5_[44] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[78]_0 [41]),
        .O(\data_p1[44]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[45]_i_1 
       (.I0(\data_p2_reg_n_5_[45] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[78]_0 [42]),
        .O(\data_p1[45]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[46]_i_1 
       (.I0(\data_p2_reg_n_5_[46] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[78]_0 [43]),
        .O(\data_p1[46]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[47]_i_1 
       (.I0(\data_p2_reg_n_5_[47] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[78]_0 [44]),
        .O(\data_p1[47]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[48]_i_1 
       (.I0(\data_p2_reg_n_5_[48] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[78]_0 [45]),
        .O(\data_p1[48]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[49]_i_1 
       (.I0(\data_p2_reg_n_5_[49] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[78]_0 [46]),
        .O(\data_p1[49]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1 
       (.I0(\data_p2_reg_n_5_[4] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[78]_0 [1]),
        .O(\data_p1[4]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[50]_i_1 
       (.I0(\data_p2_reg_n_5_[50] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[78]_0 [47]),
        .O(\data_p1[50]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[51]_i_1 
       (.I0(\data_p2_reg_n_5_[51] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[78]_0 [48]),
        .O(\data_p1[51]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[52]_i_1 
       (.I0(\data_p2_reg_n_5_[52] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[78]_0 [49]),
        .O(\data_p1[52]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[53]_i_1 
       (.I0(\data_p2_reg_n_5_[53] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[78]_0 [50]),
        .O(\data_p1[53]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[54]_i_1 
       (.I0(\data_p2_reg_n_5_[54] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[78]_0 [51]),
        .O(\data_p1[54]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[55]_i_1 
       (.I0(\data_p2_reg_n_5_[55] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[78]_0 [52]),
        .O(\data_p1[55]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[56]_i_1 
       (.I0(\data_p2_reg_n_5_[56] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[78]_0 [53]),
        .O(\data_p1[56]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[57]_i_1 
       (.I0(\data_p2_reg_n_5_[57] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[78]_0 [54]),
        .O(\data_p1[57]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[58]_i_1 
       (.I0(\data_p2_reg_n_5_[58] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[78]_0 [55]),
        .O(\data_p1[58]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[59]_i_1 
       (.I0(\data_p2_reg_n_5_[59] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[78]_0 [56]),
        .O(\data_p1[59]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1 
       (.I0(\data_p2_reg_n_5_[5] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[78]_0 [2]),
        .O(\data_p1[5]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[60]_i_1 
       (.I0(\data_p2_reg_n_5_[60] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[78]_0 [57]),
        .O(\data_p1[60]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[61]_i_1 
       (.I0(\data_p2_reg_n_5_[61] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[78]_0 [58]),
        .O(\data_p1[61]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[62]_i_1 
       (.I0(\data_p2_reg_n_5_[62] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[78]_0 [59]),
        .O(\data_p1[62]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[63]_i_1__0 
       (.I0(\data_p2_reg_n_5_[63] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[78]_0 [60]),
        .O(\data_p1[63]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[67]_i_1 
       (.I0(\data_p2_reg_n_5_[67] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[78]_0 [61]),
        .O(\data_p1[67]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[68]_i_1 
       (.I0(\data_p2_reg_n_5_[68] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[78]_0 [62]),
        .O(\data_p1[68]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[69]_i_1 
       (.I0(\data_p2_reg_n_5_[69] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[78]_0 [63]),
        .O(\data_p1[69]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1 
       (.I0(\data_p2_reg_n_5_[6] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[78]_0 [3]),
        .O(\data_p1[6]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[70]_i_1 
       (.I0(\data_p2_reg_n_5_[70] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[78]_0 [64]),
        .O(\data_p1[70]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[71]_i_1 
       (.I0(\data_p2_reg_n_5_[71] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[78]_0 [65]),
        .O(\data_p1[71]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[72]_i_1 
       (.I0(\data_p2_reg_n_5_[72] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[78]_0 [66]),
        .O(\data_p1[72]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h44D0)) 
    \data_p1[78]_i_1 
       (.I0(state__0[1]),
        .I1(next_req),
        .I2(AWVALID_Dummy),
        .I3(state__0[0]),
        .O(load_p1));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[78]_i_2 
       (.I0(\data_p2_reg_n_5_[78] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[78]_0 [67]),
        .O(\data_p1[78]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1 
       (.I0(\data_p2_reg_n_5_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[78]_0 [4]),
        .O(\data_p1[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1 
       (.I0(\data_p2_reg_n_5_[8] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[78]_0 [5]),
        .O(\data_p1[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1 
       (.I0(\data_p2_reg_n_5_[9] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[78]_0 [6]),
        .O(\data_p1[9]_i_1_n_5 ));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1_n_5 ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1_n_5 ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1_n_5 ),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1_n_5 ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1_n_5 ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1_n_5 ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1_n_5 ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1_n_5 ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1_n_5 ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1_n_5 ),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1_n_5 ),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1_n_5 ),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1_n_5 ),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1_n_5 ),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1_n_5 ),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1_n_5 ),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1_n_5 ),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1_n_5 ),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1_n_5 ),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1_n_5 ),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1_n_5 ),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1_n_5 ),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1_n_5 ),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[33]_i_1_n_5 ),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1_n_5 ),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1_n_5 ),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \data_p1_reg[36] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[36]_i_1_n_5 ),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \data_p1_reg[37] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[37]_i_1_n_5 ),
        .Q(Q[34]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[38]_i_1_n_5 ),
        .Q(Q[35]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[39]_i_1_n_5 ),
        .Q(Q[36]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1_n_5 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_p1_reg[40] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[40]_i_1_n_5 ),
        .Q(Q[37]),
        .R(1'b0));
  FDRE \data_p1_reg[41] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[41]_i_1_n_5 ),
        .Q(Q[38]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[42]_i_1_n_5 ),
        .Q(Q[39]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[43]_i_1_n_5 ),
        .Q(Q[40]),
        .R(1'b0));
  FDRE \data_p1_reg[44] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[44]_i_1_n_5 ),
        .Q(Q[41]),
        .R(1'b0));
  FDRE \data_p1_reg[45] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[45]_i_1_n_5 ),
        .Q(Q[42]),
        .R(1'b0));
  FDRE \data_p1_reg[46] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[46]_i_1_n_5 ),
        .Q(Q[43]),
        .R(1'b0));
  FDRE \data_p1_reg[47] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[47]_i_1_n_5 ),
        .Q(Q[44]),
        .R(1'b0));
  FDRE \data_p1_reg[48] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[48]_i_1_n_5 ),
        .Q(Q[45]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_1_n_5 ),
        .Q(Q[46]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1_n_5 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_p1_reg[50] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[50]_i_1_n_5 ),
        .Q(Q[47]),
        .R(1'b0));
  FDRE \data_p1_reg[51] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[51]_i_1_n_5 ),
        .Q(Q[48]),
        .R(1'b0));
  FDRE \data_p1_reg[52] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[52]_i_1_n_5 ),
        .Q(Q[49]),
        .R(1'b0));
  FDRE \data_p1_reg[53] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[53]_i_1_n_5 ),
        .Q(Q[50]),
        .R(1'b0));
  FDRE \data_p1_reg[54] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[54]_i_1_n_5 ),
        .Q(Q[51]),
        .R(1'b0));
  FDRE \data_p1_reg[55] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[55]_i_1_n_5 ),
        .Q(Q[52]),
        .R(1'b0));
  FDRE \data_p1_reg[56] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[56]_i_1_n_5 ),
        .Q(Q[53]),
        .R(1'b0));
  FDRE \data_p1_reg[57] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[57]_i_1_n_5 ),
        .Q(Q[54]),
        .R(1'b0));
  FDRE \data_p1_reg[58] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[58]_i_1_n_5 ),
        .Q(Q[55]),
        .R(1'b0));
  FDRE \data_p1_reg[59] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[59]_i_1_n_5 ),
        .Q(Q[56]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1_n_5 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_p1_reg[60] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[60]_i_1_n_5 ),
        .Q(Q[57]),
        .R(1'b0));
  FDRE \data_p1_reg[61] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[61]_i_1_n_5 ),
        .Q(Q[58]),
        .R(1'b0));
  FDRE \data_p1_reg[62] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[62]_i_1_n_5 ),
        .Q(Q[59]),
        .R(1'b0));
  FDRE \data_p1_reg[63] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[63]_i_1__0_n_5 ),
        .Q(Q[60]),
        .R(1'b0));
  FDRE \data_p1_reg[67] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[67]_i_1_n_5 ),
        .Q(Q[61]),
        .R(1'b0));
  FDRE \data_p1_reg[68] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[68]_i_1_n_5 ),
        .Q(Q[62]),
        .R(1'b0));
  FDRE \data_p1_reg[69] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[69]_i_1_n_5 ),
        .Q(Q[63]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1_n_5 ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_p1_reg[70] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[70]_i_1_n_5 ),
        .Q(Q[64]),
        .R(1'b0));
  FDRE \data_p1_reg[71] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[71]_i_1_n_5 ),
        .Q(Q[65]),
        .R(1'b0));
  FDRE \data_p1_reg[72] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[72]_i_1_n_5 ),
        .Q(Q[66]),
        .R(1'b0));
  FDRE \data_p1_reg[78] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[78]_i_2_n_5 ),
        .Q(Q[67]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1_n_5 ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1_n_5 ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1_n_5 ),
        .Q(Q[6]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[78]_i_1 
       (.I0(s_ready_t_reg_0),
        .I1(AWVALID_Dummy),
        .O(load_p2));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[78]_0 [7]),
        .Q(\data_p2_reg_n_5_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[78]_0 [8]),
        .Q(\data_p2_reg_n_5_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[78]_0 [9]),
        .Q(\data_p2_reg_n_5_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[78]_0 [10]),
        .Q(\data_p2_reg_n_5_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[78]_0 [11]),
        .Q(\data_p2_reg_n_5_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[78]_0 [12]),
        .Q(\data_p2_reg_n_5_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[78]_0 [13]),
        .Q(\data_p2_reg_n_5_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[78]_0 [14]),
        .Q(\data_p2_reg_n_5_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[78]_0 [15]),
        .Q(\data_p2_reg_n_5_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[78]_0 [16]),
        .Q(\data_p2_reg_n_5_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[78]_0 [17]),
        .Q(\data_p2_reg_n_5_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[78]_0 [18]),
        .Q(\data_p2_reg_n_5_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[78]_0 [19]),
        .Q(\data_p2_reg_n_5_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[78]_0 [20]),
        .Q(\data_p2_reg_n_5_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[78]_0 [21]),
        .Q(\data_p2_reg_n_5_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[78]_0 [22]),
        .Q(\data_p2_reg_n_5_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[78]_0 [23]),
        .Q(\data_p2_reg_n_5_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[78]_0 [24]),
        .Q(\data_p2_reg_n_5_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[78]_0 [25]),
        .Q(\data_p2_reg_n_5_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[78]_0 [26]),
        .Q(\data_p2_reg_n_5_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[78]_0 [27]),
        .Q(\data_p2_reg_n_5_[30] ),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[78]_0 [28]),
        .Q(\data_p2_reg_n_5_[31] ),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[78]_0 [29]),
        .Q(\data_p2_reg_n_5_[32] ),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[78]_0 [30]),
        .Q(\data_p2_reg_n_5_[33] ),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[78]_0 [31]),
        .Q(\data_p2_reg_n_5_[34] ),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[78]_0 [32]),
        .Q(\data_p2_reg_n_5_[35] ),
        .R(1'b0));
  FDRE \data_p2_reg[36] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[78]_0 [33]),
        .Q(\data_p2_reg_n_5_[36] ),
        .R(1'b0));
  FDRE \data_p2_reg[37] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[78]_0 [34]),
        .Q(\data_p2_reg_n_5_[37] ),
        .R(1'b0));
  FDRE \data_p2_reg[38] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[78]_0 [35]),
        .Q(\data_p2_reg_n_5_[38] ),
        .R(1'b0));
  FDRE \data_p2_reg[39] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[78]_0 [36]),
        .Q(\data_p2_reg_n_5_[39] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[78]_0 [0]),
        .Q(\data_p2_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[40] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[78]_0 [37]),
        .Q(\data_p2_reg_n_5_[40] ),
        .R(1'b0));
  FDRE \data_p2_reg[41] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[78]_0 [38]),
        .Q(\data_p2_reg_n_5_[41] ),
        .R(1'b0));
  FDRE \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[78]_0 [39]),
        .Q(\data_p2_reg_n_5_[42] ),
        .R(1'b0));
  FDRE \data_p2_reg[43] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[78]_0 [40]),
        .Q(\data_p2_reg_n_5_[43] ),
        .R(1'b0));
  FDRE \data_p2_reg[44] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[78]_0 [41]),
        .Q(\data_p2_reg_n_5_[44] ),
        .R(1'b0));
  FDRE \data_p2_reg[45] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[78]_0 [42]),
        .Q(\data_p2_reg_n_5_[45] ),
        .R(1'b0));
  FDRE \data_p2_reg[46] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[78]_0 [43]),
        .Q(\data_p2_reg_n_5_[46] ),
        .R(1'b0));
  FDRE \data_p2_reg[47] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[78]_0 [44]),
        .Q(\data_p2_reg_n_5_[47] ),
        .R(1'b0));
  FDRE \data_p2_reg[48] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[78]_0 [45]),
        .Q(\data_p2_reg_n_5_[48] ),
        .R(1'b0));
  FDRE \data_p2_reg[49] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[78]_0 [46]),
        .Q(\data_p2_reg_n_5_[49] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[78]_0 [1]),
        .Q(\data_p2_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[50] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[78]_0 [47]),
        .Q(\data_p2_reg_n_5_[50] ),
        .R(1'b0));
  FDRE \data_p2_reg[51] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[78]_0 [48]),
        .Q(\data_p2_reg_n_5_[51] ),
        .R(1'b0));
  FDRE \data_p2_reg[52] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[78]_0 [49]),
        .Q(\data_p2_reg_n_5_[52] ),
        .R(1'b0));
  FDRE \data_p2_reg[53] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[78]_0 [50]),
        .Q(\data_p2_reg_n_5_[53] ),
        .R(1'b0));
  FDRE \data_p2_reg[54] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[78]_0 [51]),
        .Q(\data_p2_reg_n_5_[54] ),
        .R(1'b0));
  FDRE \data_p2_reg[55] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[78]_0 [52]),
        .Q(\data_p2_reg_n_5_[55] ),
        .R(1'b0));
  FDRE \data_p2_reg[56] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[78]_0 [53]),
        .Q(\data_p2_reg_n_5_[56] ),
        .R(1'b0));
  FDRE \data_p2_reg[57] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[78]_0 [54]),
        .Q(\data_p2_reg_n_5_[57] ),
        .R(1'b0));
  FDRE \data_p2_reg[58] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[78]_0 [55]),
        .Q(\data_p2_reg_n_5_[58] ),
        .R(1'b0));
  FDRE \data_p2_reg[59] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[78]_0 [56]),
        .Q(\data_p2_reg_n_5_[59] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[78]_0 [2]),
        .Q(\data_p2_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[60] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[78]_0 [57]),
        .Q(\data_p2_reg_n_5_[60] ),
        .R(1'b0));
  FDRE \data_p2_reg[61] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[78]_0 [58]),
        .Q(\data_p2_reg_n_5_[61] ),
        .R(1'b0));
  FDRE \data_p2_reg[62] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[78]_0 [59]),
        .Q(\data_p2_reg_n_5_[62] ),
        .R(1'b0));
  FDRE \data_p2_reg[63] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[78]_0 [60]),
        .Q(\data_p2_reg_n_5_[63] ),
        .R(1'b0));
  FDRE \data_p2_reg[67] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[78]_0 [61]),
        .Q(\data_p2_reg_n_5_[67] ),
        .R(1'b0));
  FDRE \data_p2_reg[68] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[78]_0 [62]),
        .Q(\data_p2_reg_n_5_[68] ),
        .R(1'b0));
  FDRE \data_p2_reg[69] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[78]_0 [63]),
        .Q(\data_p2_reg_n_5_[69] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[78]_0 [3]),
        .Q(\data_p2_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[70] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[78]_0 [64]),
        .Q(\data_p2_reg_n_5_[70] ),
        .R(1'b0));
  FDRE \data_p2_reg[71] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[78]_0 [65]),
        .Q(\data_p2_reg_n_5_[71] ),
        .R(1'b0));
  FDRE \data_p2_reg[72] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[78]_0 [66]),
        .Q(\data_p2_reg_n_5_[72] ),
        .R(1'b0));
  FDRE \data_p2_reg[78] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[78]_0 [67]),
        .Q(\data_p2_reg_n_5_[78] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[78]_0 [4]),
        .Q(\data_p2_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[78]_0 [5]),
        .Q(\data_p2_reg_n_5_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[78]_0 [6]),
        .Q(\data_p2_reg_n_5_[9] ),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \end_from_4k_reg[0]_i_1 
       (.GE(\end_from_4k_reg[0]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(Q[0]),
        .I3(Q[61]),
        .I4(1'b0),
        .O51(\data_p1_reg[11]_0 [0]),
        .O52(\end_from_4k_reg[0]_i_1_n_7 ),
        .PROP(\end_from_4k_reg[0]_i_1_n_8 ));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \end_from_4k_reg[1]_i_1 
       (.GE(\end_from_4k_reg[1]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(Q[1]),
        .I3(Q[62]),
        .I4(\end_from_4k_reg[0]_i_1_n_7 ),
        .O51(\data_p1_reg[11]_0 [1]),
        .O52(\end_from_4k_reg[1]_i_1_n_7 ),
        .PROP(\end_from_4k_reg[1]_i_1_n_8 ));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \end_from_4k_reg[2]_i_1 
       (.GE(\end_from_4k_reg[2]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(Q[2]),
        .I3(Q[63]),
        .I4(\end_from_4k_reg[8]_i_2_n_5 ),
        .O51(\data_p1_reg[11]_0 [2]),
        .O52(\end_from_4k_reg[2]_i_1_n_7 ),
        .PROP(\end_from_4k_reg[2]_i_1_n_8 ));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \end_from_4k_reg[3]_i_1 
       (.GE(\end_from_4k_reg[3]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(Q[3]),
        .I3(Q[64]),
        .I4(\end_from_4k_reg[2]_i_1_n_7 ),
        .O51(\data_p1_reg[11]_0 [3]),
        .O52(\end_from_4k_reg[3]_i_1_n_7 ),
        .PROP(\end_from_4k_reg[3]_i_1_n_8 ));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \end_from_4k_reg[4]_i_1 
       (.GE(\end_from_4k_reg[4]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(Q[4]),
        .I3(Q[65]),
        .I4(\end_from_4k_reg[8]_i_2_n_6 ),
        .O51(\data_p1_reg[11]_0 [4]),
        .O52(\end_from_4k_reg[4]_i_1_n_7 ),
        .PROP(\end_from_4k_reg[4]_i_1_n_8 ));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \end_from_4k_reg[5]_i_1 
       (.GE(\end_from_4k_reg[5]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(Q[5]),
        .I3(Q[66]),
        .I4(\end_from_4k_reg[4]_i_1_n_7 ),
        .O51(\data_p1_reg[11]_0 [5]),
        .O52(\end_from_4k_reg[5]_i_1_n_7 ),
        .PROP(\end_from_4k_reg[5]_i_1_n_8 ));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \end_from_4k_reg[6]_i_1 
       (.GE(\end_from_4k_reg[6]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(Q[6]),
        .I3(Q[67]),
        .I4(\end_from_4k_reg[8]_i_2_n_7 ),
        .O51(\data_p1_reg[11]_0 [6]),
        .O52(\end_from_4k_reg[6]_i_1_n_7 ),
        .PROP(\end_from_4k_reg[6]_i_1_n_8 ));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \end_from_4k_reg[7]_i_1 
       (.GE(\end_from_4k_reg[7]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(Q[7]),
        .I3(Q[67]),
        .I4(\end_from_4k_reg[6]_i_1_n_7 ),
        .O51(\data_p1_reg[11]_0 [7]),
        .O52(\end_from_4k_reg[7]_i_1_n_7 ),
        .PROP(\end_from_4k_reg[7]_i_1_n_8 ));
  LUT6CY #(
    .INIT(64'h0FF00FF0F00F0FF0)) 
    \end_from_4k_reg[8]_i_1 
       (.GE(\end_from_4k_reg[8]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(Q[8]),
        .I3(Q[67]),
        .I4(\end_from_4k_reg[8]_i_2_n_8 ),
        .O51(\data_p1_reg[11]_0 [8]),
        .O52(\end_from_4k_reg[8]_i_1_n_7 ),
        .PROP(\end_from_4k_reg[8]_i_1_n_8 ));
  LOOKAHEAD8 #(
    .LOOKB("FALSE"),
    .LOOKD("TRUE"),
    .LOOKF("TRUE"),
    .LOOKH("TRUE")) 
    \end_from_4k_reg[8]_i_2 
       (.CIN(1'b0),
        .COUTB(\end_from_4k_reg[8]_i_2_n_5 ),
        .COUTD(\end_from_4k_reg[8]_i_2_n_6 ),
        .COUTF(\end_from_4k_reg[8]_i_2_n_7 ),
        .COUTH(\end_from_4k_reg[8]_i_2_n_8 ),
        .CYA(\end_from_4k_reg[0]_i_1_n_7 ),
        .CYB(\end_from_4k_reg[1]_i_1_n_7 ),
        .CYC(\end_from_4k_reg[2]_i_1_n_7 ),
        .CYD(\end_from_4k_reg[3]_i_1_n_7 ),
        .CYE(\end_from_4k_reg[4]_i_1_n_7 ),
        .CYF(\end_from_4k_reg[5]_i_1_n_7 ),
        .CYG(\end_from_4k_reg[6]_i_1_n_7 ),
        .CYH(\end_from_4k_reg[7]_i_1_n_7 ),
        .GEA(\end_from_4k_reg[0]_i_1_n_5 ),
        .GEB(\end_from_4k_reg[1]_i_1_n_5 ),
        .GEC(\end_from_4k_reg[2]_i_1_n_5 ),
        .GED(\end_from_4k_reg[3]_i_1_n_5 ),
        .GEE(\end_from_4k_reg[4]_i_1_n_5 ),
        .GEF(\end_from_4k_reg[5]_i_1_n_5 ),
        .GEG(\end_from_4k_reg[6]_i_1_n_5 ),
        .GEH(\end_from_4k_reg[7]_i_1_n_5 ),
        .PROPA(\end_from_4k_reg[0]_i_1_n_8 ),
        .PROPB(\end_from_4k_reg[1]_i_1_n_8 ),
        .PROPC(\end_from_4k_reg[2]_i_1_n_8 ),
        .PROPD(\end_from_4k_reg[3]_i_1_n_8 ),
        .PROPE(\end_from_4k_reg[4]_i_1_n_8 ),
        .PROPF(\end_from_4k_reg[5]_i_1_n_8 ),
        .PROPG(\end_from_4k_reg[6]_i_1_n_8 ),
        .PROPH(\end_from_4k_reg[7]_i_1_n_8 ));
  (* KEEP = "yes" *) 
  LOOKAHEAD8 #(
    .LOOKB("TRUE"),
    .LOOKD("FALSE"),
    .LOOKF("FALSE"),
    .LOOKH("FALSE")) 
    i_5_2613
       (.CIN(\end_from_4k_reg[8]_i_2_n_8 ),
        .COUTB(n_5_2613),
        .COUTD(NLW_i_5_2613_COUTD_UNCONNECTED),
        .COUTF(NLW_i_5_2613_COUTF_UNCONNECTED),
        .COUTH(NLW_i_5_2613_COUTH_UNCONNECTED),
        .CYA(\end_from_4k_reg[8]_i_1_n_7 ),
        .CYB(NLW_i_5_2613_CYB_UNCONNECTED),
        .CYC(NLW_i_5_2613_CYC_UNCONNECTED),
        .CYD(NLW_i_5_2613_CYD_UNCONNECTED),
        .CYE(NLW_i_5_2613_CYE_UNCONNECTED),
        .CYF(NLW_i_5_2613_CYF_UNCONNECTED),
        .CYG(NLW_i_5_2613_CYG_UNCONNECTED),
        .CYH(NLW_i_5_2613_CYH_UNCONNECTED),
        .GEA(\end_from_4k_reg[8]_i_1_n_5 ),
        .GEB(NLW_i_5_2613_GEB_UNCONNECTED),
        .GEC(NLW_i_5_2613_GEC_UNCONNECTED),
        .GED(NLW_i_5_2613_GED_UNCONNECTED),
        .GEE(NLW_i_5_2613_GEE_UNCONNECTED),
        .GEF(NLW_i_5_2613_GEF_UNCONNECTED),
        .GEG(NLW_i_5_2613_GEG_UNCONNECTED),
        .GEH(NLW_i_5_2613_GEH_UNCONNECTED),
        .PROPA(\end_from_4k_reg[8]_i_1_n_8 ),
        .PROPB(NLW_i_5_2613_PROPB_UNCONNECTED),
        .PROPC(NLW_i_5_2613_PROPC_UNCONNECTED),
        .PROPD(NLW_i_5_2613_PROPD_UNCONNECTED),
        .PROPE(NLW_i_5_2613_PROPE_UNCONNECTED),
        .PROPF(NLW_i_5_2613_PROPF_UNCONNECTED),
        .PROPG(NLW_i_5_2613_PROPG_UNCONNECTED),
        .PROPH(NLW_i_5_2613_PROPH_UNCONNECTED));
  LUT6_2 #(
    .INIT(64'hFFFFFFFF00000004)) 
    last_sect_buf_i_1
       (.I0(last_sect_buf_i_6_n_5),
        .I1(last_sect_buf_i_5_n_5),
        .I2(last_sect_buf_i_4_n_5),
        .I3(last_sect_buf_i_3_n_5),
        .I4(last_sect_buf_i_2_n_5),
        .I5(req_handling_reg),
        .O5(\sect_total_reg[19] ),
        .O6(last_sect_tmp));
  LUT4 #(
    .INIT(16'hFFFE)) 
    last_sect_buf_i_2
       (.I0(last_sect_buf_reg[2]),
        .I1(last_sect_buf_reg[1]),
        .I2(last_sect_buf_reg[12]),
        .I3(last_sect_buf_reg[11]),
        .O(last_sect_buf_i_2_n_5));
  LUT4 #(
    .INIT(16'hFFFE)) 
    last_sect_buf_i_3
       (.I0(last_sect_buf_reg[13]),
        .I1(last_sect_buf_reg[4]),
        .I2(last_sect_buf_reg[10]),
        .I3(last_sect_buf_reg[3]),
        .O(last_sect_buf_i_3_n_5));
  LUT4 #(
    .INIT(16'hFFFE)) 
    last_sect_buf_i_4
       (.I0(last_sect_buf_reg[18]),
        .I1(last_sect_buf_reg[6]),
        .I2(last_sect_buf_reg[15]),
        .I3(last_sect_buf_reg[8]),
        .O(last_sect_buf_i_4_n_5));
  LUT4 #(
    .INIT(16'h0001)) 
    last_sect_buf_i_5
       (.I0(last_sect_buf_reg[14]),
        .I1(last_sect_buf_reg[5]),
        .I2(last_sect_buf_reg[17]),
        .I3(last_sect_buf_reg[0]),
        .O(last_sect_buf_i_5_n_5));
  LUT4 #(
    .INIT(16'hFFFE)) 
    last_sect_buf_i_6
       (.I0(last_sect_buf_reg[19]),
        .I1(last_sect_buf_reg[7]),
        .I2(last_sect_buf_reg[16]),
        .I3(last_sect_buf_reg[9]),
        .O(last_sect_buf_i_6_n_5));
  LUT6 #(
    .INIT(64'h0000000040404540)) 
    last_sect_i_1
       (.I0(ap_rst_n_inv),
        .I1(req_handling_reg),
        .I2(\could_multi_bursts.last_loop_reg ),
        .I3(last_sect_reg_0),
        .I4(last_sect_reg_1),
        .I5(next_req),
        .O(ap_rst_n_inv_reg));
  LUT6 #(
    .INIT(64'hEEEFAAAAEEEF2220)) 
    req_handling_i_1
       (.I0(next_req),
        .I1(\could_multi_bursts.last_loop_reg ),
        .I2(req_handling_reg),
        .I3(\sect_total_reg[19] ),
        .I4(req_handling_reg_0),
        .I5(req_valid),
        .O(last_sect_reg));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT5 #(
    .INIT(32'hFFDF4455)) 
    s_ready_t_i_1
       (.I0(state__0[1]),
        .I1(next_req),
        .I2(AWVALID_Dummy),
        .I3(state__0[0]),
        .I4(s_ready_t_reg_0),
        .O(s_ready_t_i_1_n_5));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1_n_5),
        .Q(s_ready_t_reg_0),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h8B)) 
    \sect_cnt[0]_i_1 
       (.I0(Q[9]),
        .I1(next_req),
        .I2(\sect_cnt_reg[0] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[10]_i_1 
       (.I0(Q[19]),
        .I1(next_req),
        .I2(sect_cnt0[9]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[11]_i_1 
       (.I0(Q[20]),
        .I1(next_req),
        .I2(sect_cnt0[10]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_1 
       (.I0(Q[21]),
        .I1(next_req),
        .I2(sect_cnt0[11]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[13]_i_1 
       (.I0(Q[22]),
        .I1(next_req),
        .I2(sect_cnt0[12]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[14]_i_1 
       (.I0(Q[23]),
        .I1(next_req),
        .I2(sect_cnt0[13]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[15]_i_1 
       (.I0(Q[24]),
        .I1(next_req),
        .I2(sect_cnt0[14]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_1 
       (.I0(Q[25]),
        .I1(next_req),
        .I2(sect_cnt0[15]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[17]_i_1 
       (.I0(Q[26]),
        .I1(next_req),
        .I2(sect_cnt0[16]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1 
       (.I0(Q[27]),
        .I1(next_req),
        .I2(sect_cnt0[17]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[19]_i_1 
       (.I0(Q[28]),
        .I1(next_req),
        .I2(sect_cnt0[18]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1 
       (.I0(Q[10]),
        .I1(next_req),
        .I2(sect_cnt0[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[20]_i_1 
       (.I0(Q[29]),
        .I1(next_req),
        .I2(sect_cnt0[19]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[21]_i_1 
       (.I0(Q[30]),
        .I1(next_req),
        .I2(sect_cnt0[20]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[22]_i_1 
       (.I0(Q[31]),
        .I1(next_req),
        .I2(sect_cnt0[21]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[23]_i_1 
       (.I0(Q[32]),
        .I1(next_req),
        .I2(sect_cnt0[22]),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[24]_i_1 
       (.I0(Q[33]),
        .I1(next_req),
        .I2(sect_cnt0[23]),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[25]_i_1 
       (.I0(Q[34]),
        .I1(next_req),
        .I2(sect_cnt0[24]),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[26]_i_1 
       (.I0(Q[35]),
        .I1(next_req),
        .I2(sect_cnt0[25]),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[27]_i_1 
       (.I0(Q[36]),
        .I1(next_req),
        .I2(sect_cnt0[26]),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[28]_i_1 
       (.I0(Q[37]),
        .I1(next_req),
        .I2(sect_cnt0[27]),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[29]_i_1 
       (.I0(Q[38]),
        .I1(next_req),
        .I2(sect_cnt0[28]),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1 
       (.I0(Q[11]),
        .I1(next_req),
        .I2(sect_cnt0[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[30]_i_1 
       (.I0(Q[39]),
        .I1(next_req),
        .I2(sect_cnt0[29]),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[31]_i_1 
       (.I0(Q[40]),
        .I1(next_req),
        .I2(sect_cnt0[30]),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[32]_i_1 
       (.I0(Q[41]),
        .I1(next_req),
        .I2(sect_cnt0[31]),
        .O(D[32]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[33]_i_1 
       (.I0(Q[42]),
        .I1(next_req),
        .I2(sect_cnt0[32]),
        .O(D[33]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[34]_i_1 
       (.I0(Q[43]),
        .I1(next_req),
        .I2(sect_cnt0[33]),
        .O(D[34]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[35]_i_1 
       (.I0(Q[44]),
        .I1(next_req),
        .I2(sect_cnt0[34]),
        .O(D[35]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[36]_i_1 
       (.I0(Q[45]),
        .I1(next_req),
        .I2(sect_cnt0[35]),
        .O(D[36]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[37]_i_1 
       (.I0(Q[46]),
        .I1(next_req),
        .I2(sect_cnt0[36]),
        .O(D[37]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[38]_i_1 
       (.I0(Q[47]),
        .I1(next_req),
        .I2(sect_cnt0[37]),
        .O(D[38]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[39]_i_1 
       (.I0(Q[48]),
        .I1(next_req),
        .I2(sect_cnt0[38]),
        .O(D[39]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1 
       (.I0(Q[12]),
        .I1(next_req),
        .I2(sect_cnt0[2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[40]_i_1 
       (.I0(Q[49]),
        .I1(next_req),
        .I2(sect_cnt0[39]),
        .O(D[40]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[41]_i_1 
       (.I0(Q[50]),
        .I1(next_req),
        .I2(sect_cnt0[40]),
        .O(D[41]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[42]_i_1 
       (.I0(Q[51]),
        .I1(next_req),
        .I2(sect_cnt0[41]),
        .O(D[42]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[43]_i_1 
       (.I0(Q[52]),
        .I1(next_req),
        .I2(sect_cnt0[42]),
        .O(D[43]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[44]_i_1 
       (.I0(Q[53]),
        .I1(next_req),
        .I2(sect_cnt0[43]),
        .O(D[44]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[45]_i_1 
       (.I0(Q[54]),
        .I1(next_req),
        .I2(sect_cnt0[44]),
        .O(D[45]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[46]_i_1 
       (.I0(Q[55]),
        .I1(next_req),
        .I2(sect_cnt0[45]),
        .O(D[46]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[47]_i_1 
       (.I0(Q[56]),
        .I1(next_req),
        .I2(sect_cnt0[46]),
        .O(D[47]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[48]_i_1 
       (.I0(Q[57]),
        .I1(next_req),
        .I2(sect_cnt0[47]),
        .O(D[48]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[49]_i_1 
       (.I0(Q[58]),
        .I1(next_req),
        .I2(sect_cnt0[48]),
        .O(D[49]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_1 
       (.I0(Q[13]),
        .I1(next_req),
        .I2(sect_cnt0[3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[50]_i_1 
       (.I0(Q[59]),
        .I1(next_req),
        .I2(sect_cnt0[49]),
        .O(D[50]));
  LUT3 #(
    .INIT(8'h4F)) 
    \sect_cnt[51]_i_1 
       (.I0(req_handling_reg_0),
        .I1(req_valid),
        .I2(\could_multi_bursts.last_loop_reg ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[51]_i_2 
       (.I0(Q[60]),
        .I1(next_req),
        .I2(sect_cnt0[50]),
        .O(D[51]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[5]_i_1 
       (.I0(Q[14]),
        .I1(next_req),
        .I2(sect_cnt0[4]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[6]_i_1 
       (.I0(Q[15]),
        .I1(next_req),
        .I2(sect_cnt0[5]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[7]_i_1 
       (.I0(Q[16]),
        .I1(next_req),
        .I2(sect_cnt0[6]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_1 
       (.I0(Q[17]),
        .I1(next_req),
        .I2(sect_cnt0[7]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[9]_i_1 
       (.I0(Q[18]),
        .I1(next_req),
        .I2(sect_cnt0[8]),
        .O(D[9]));
  LUT5 #(
    .INIT(32'h00A8AAAA)) 
    \sect_total[19]_i_1 
       (.I0(req_valid),
        .I1(\sect_total_reg[19] ),
        .I2(req_handling_reg),
        .I3(\could_multi_bursts.last_loop_reg ),
        .I4(req_handling_reg_0),
        .O(next_req));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \sect_total_reg[0]_i_1 
       (.GE(\sect_total_reg[0]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(Q[67]),
        .I4(\sect_total_reg[0]_i_2_n_7 ),
        .O51(\data_p1_reg[78]_0 [0]),
        .O52(\sect_total_reg[0]_i_1_n_7 ),
        .PROP(\sect_total_reg[0]_i_1_n_8 ));
  LUT6CY #(
    .INIT(64'hFFF0F0000FF00FF0)) 
    \sect_total_reg[0]_i_2 
       (.GE(\sect_total_reg[0]_i_2_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(Q[67]),
        .I3(Q[8]),
        .I4(\sect_total_reg[7]_i_3_n_8 ),
        .O51(\sect_total_reg[0]_i_2_n_6 ),
        .O52(\sect_total_reg[0]_i_2_n_7 ),
        .PROP(\sect_total_reg[0]_i_2_n_8 ));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \sect_total_reg[10]_i_1 
       (.GE(\sect_total_reg[10]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(Q[67]),
        .I4(\sect_total_reg[9]_i_1_n_7 ),
        .O51(\data_p1_reg[78]_0 [10]),
        .O52(\sect_total_reg[10]_i_1_n_7 ),
        .PROP(\sect_total_reg[10]_i_1_n_8 ));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \sect_total_reg[11]_i_1 
       (.GE(\sect_total_reg[11]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(Q[67]),
        .I4(\sect_total_reg[15]_i_2_n_6 ),
        .O51(\data_p1_reg[78]_0 [11]),
        .O52(\sect_total_reg[11]_i_1_n_7 ),
        .PROP(\sect_total_reg[11]_i_1_n_8 ));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \sect_total_reg[12]_i_1 
       (.GE(\sect_total_reg[12]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(Q[67]),
        .I4(\sect_total_reg[11]_i_1_n_7 ),
        .O51(\data_p1_reg[78]_0 [12]),
        .O52(\sect_total_reg[12]_i_1_n_7 ),
        .PROP(\sect_total_reg[12]_i_1_n_8 ));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \sect_total_reg[13]_i_1 
       (.GE(\sect_total_reg[13]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(Q[67]),
        .I4(\sect_total_reg[15]_i_2_n_7 ),
        .O51(\data_p1_reg[78]_0 [13]),
        .O52(\sect_total_reg[13]_i_1_n_7 ),
        .PROP(\sect_total_reg[13]_i_1_n_8 ));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \sect_total_reg[14]_i_1 
       (.GE(\sect_total_reg[14]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(Q[67]),
        .I4(\sect_total_reg[13]_i_1_n_7 ),
        .O51(\data_p1_reg[78]_0 [14]),
        .O52(\sect_total_reg[14]_i_1_n_7 ),
        .PROP(\sect_total_reg[14]_i_1_n_8 ));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \sect_total_reg[15]_i_1 
       (.GE(\sect_total_reg[15]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(Q[67]),
        .I4(\sect_total_reg[15]_i_2_n_8 ),
        .O51(\data_p1_reg[78]_0 [15]),
        .O52(\sect_total_reg[15]_i_1_n_7 ),
        .PROP(\sect_total_reg[15]_i_1_n_8 ));
  LOOKAHEAD8 #(
    .LOOKB("TRUE"),
    .LOOKD("TRUE"),
    .LOOKF("TRUE"),
    .LOOKH("TRUE")) 
    \sect_total_reg[15]_i_2 
       (.CIN(\sect_total_reg[7]_i_2_n_8 ),
        .COUTB(\sect_total_reg[15]_i_2_n_5 ),
        .COUTD(\sect_total_reg[15]_i_2_n_6 ),
        .COUTF(\sect_total_reg[15]_i_2_n_7 ),
        .COUTH(\sect_total_reg[15]_i_2_n_8 ),
        .CYA(\sect_total_reg[7]_i_1_n_7 ),
        .CYB(\sect_total_reg[8]_i_1_n_7 ),
        .CYC(\sect_total_reg[9]_i_1_n_7 ),
        .CYD(\sect_total_reg[10]_i_1_n_7 ),
        .CYE(\sect_total_reg[11]_i_1_n_7 ),
        .CYF(\sect_total_reg[12]_i_1_n_7 ),
        .CYG(\sect_total_reg[13]_i_1_n_7 ),
        .CYH(\sect_total_reg[14]_i_1_n_7 ),
        .GEA(\sect_total_reg[7]_i_1_n_5 ),
        .GEB(\sect_total_reg[8]_i_1_n_5 ),
        .GEC(\sect_total_reg[9]_i_1_n_5 ),
        .GED(\sect_total_reg[10]_i_1_n_5 ),
        .GEE(\sect_total_reg[11]_i_1_n_5 ),
        .GEF(\sect_total_reg[12]_i_1_n_5 ),
        .GEG(\sect_total_reg[13]_i_1_n_5 ),
        .GEH(\sect_total_reg[14]_i_1_n_5 ),
        .PROPA(\sect_total_reg[7]_i_1_n_8 ),
        .PROPB(\sect_total_reg[8]_i_1_n_8 ),
        .PROPC(\sect_total_reg[9]_i_1_n_8 ),
        .PROPD(\sect_total_reg[10]_i_1_n_8 ),
        .PROPE(\sect_total_reg[11]_i_1_n_8 ),
        .PROPF(\sect_total_reg[12]_i_1_n_8 ),
        .PROPG(\sect_total_reg[13]_i_1_n_8 ),
        .PROPH(\sect_total_reg[14]_i_1_n_8 ));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \sect_total_reg[16]_i_1 
       (.GE(\sect_total_reg[16]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(Q[67]),
        .I4(\sect_total_reg[15]_i_1_n_7 ),
        .O51(\data_p1_reg[78]_0 [16]),
        .O52(\sect_total_reg[16]_i_1_n_7 ),
        .PROP(\sect_total_reg[16]_i_1_n_8 ));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \sect_total_reg[17]_i_1 
       (.GE(\sect_total_reg[17]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(Q[67]),
        .I4(\sect_total_reg[19]_i_3_n_5 ),
        .O51(\data_p1_reg[78]_0 [17]),
        .O52(\sect_total_reg[17]_i_1_n_7 ),
        .PROP(\sect_total_reg[17]_i_1_n_8 ));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \sect_total_reg[18]_i_1 
       (.GE(\sect_total_reg[18]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(Q[67]),
        .I4(\sect_total_reg[17]_i_1_n_7 ),
        .O51(\data_p1_reg[78]_0 [18]),
        .O52(\sect_total_reg[18]_i_1_n_7 ),
        .PROP(\sect_total_reg[18]_i_1_n_8 ));
  LUT6CY #(
    .INIT(64'hFF00FF0000FFFF00)) 
    \sect_total_reg[19]_i_2 
       (.GE(\sect_total_reg[19]_i_2_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(Q[67]),
        .I4(\sect_total_reg[19]_i_3_n_6 ),
        .O51(\data_p1_reg[78]_0 [19]),
        .O52(\sect_total_reg[19]_i_2_n_7 ),
        .PROP(\sect_total_reg[19]_i_2_n_8 ));
  (* KEEP = "yes" *) 
  LOOKAHEAD8 #(
    .LOOKB("TRUE"),
    .LOOKD("TRUE"),
    .LOOKF("TRUE"),
    .LOOKH("FALSE")) 
    \sect_total_reg[19]_i_3 
       (.CIN(\sect_total_reg[15]_i_2_n_8 ),
        .COUTB(\sect_total_reg[19]_i_3_n_5 ),
        .COUTD(\sect_total_reg[19]_i_3_n_6 ),
        .COUTF(\sect_total_reg[19]_i_3_n_7 ),
        .COUTH(\NLW_sect_total_reg[19]_i_3_COUTH_UNCONNECTED ),
        .CYA(\sect_total_reg[15]_i_1_n_7 ),
        .CYB(\sect_total_reg[16]_i_1_n_7 ),
        .CYC(\sect_total_reg[17]_i_1_n_7 ),
        .CYD(\sect_total_reg[18]_i_1_n_7 ),
        .CYE(\sect_total_reg[19]_i_2_n_7 ),
        .CYF(\NLW_sect_total_reg[19]_i_3_CYF_UNCONNECTED ),
        .CYG(\NLW_sect_total_reg[19]_i_3_CYG_UNCONNECTED ),
        .CYH(\NLW_sect_total_reg[19]_i_3_CYH_UNCONNECTED ),
        .GEA(\sect_total_reg[15]_i_1_n_5 ),
        .GEB(\sect_total_reg[16]_i_1_n_5 ),
        .GEC(\sect_total_reg[17]_i_1_n_5 ),
        .GED(\sect_total_reg[18]_i_1_n_5 ),
        .GEE(\sect_total_reg[19]_i_2_n_5 ),
        .GEF(\NLW_sect_total_reg[19]_i_3_GEF_UNCONNECTED ),
        .GEG(\NLW_sect_total_reg[19]_i_3_GEG_UNCONNECTED ),
        .GEH(\NLW_sect_total_reg[19]_i_3_GEH_UNCONNECTED ),
        .PROPA(\sect_total_reg[15]_i_1_n_8 ),
        .PROPB(\sect_total_reg[16]_i_1_n_8 ),
        .PROPC(\sect_total_reg[17]_i_1_n_8 ),
        .PROPD(\sect_total_reg[18]_i_1_n_8 ),
        .PROPE(\sect_total_reg[19]_i_2_n_8 ),
        .PROPF(\NLW_sect_total_reg[19]_i_3_PROPF_UNCONNECTED ),
        .PROPG(\NLW_sect_total_reg[19]_i_3_PROPG_UNCONNECTED ),
        .PROPH(\NLW_sect_total_reg[19]_i_3_PROPH_UNCONNECTED ));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \sect_total_reg[1]_i_1 
       (.GE(\sect_total_reg[1]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(Q[67]),
        .I4(\sect_total_reg[7]_i_2_n_5 ),
        .O51(\data_p1_reg[78]_0 [1]),
        .O52(\sect_total_reg[1]_i_1_n_7 ),
        .PROP(\sect_total_reg[1]_i_1_n_8 ));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \sect_total_reg[2]_i_1 
       (.GE(\sect_total_reg[2]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(Q[67]),
        .I4(\sect_total_reg[1]_i_1_n_7 ),
        .O51(\data_p1_reg[78]_0 [2]),
        .O52(\sect_total_reg[2]_i_1_n_7 ),
        .PROP(\sect_total_reg[2]_i_1_n_8 ));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \sect_total_reg[3]_i_1 
       (.GE(\sect_total_reg[3]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(Q[67]),
        .I4(\sect_total_reg[7]_i_2_n_6 ),
        .O51(\data_p1_reg[78]_0 [3]),
        .O52(\sect_total_reg[3]_i_1_n_7 ),
        .PROP(\sect_total_reg[3]_i_1_n_8 ));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \sect_total_reg[4]_i_1 
       (.GE(\sect_total_reg[4]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(Q[67]),
        .I4(\sect_total_reg[3]_i_1_n_7 ),
        .O51(\data_p1_reg[78]_0 [4]),
        .O52(\sect_total_reg[4]_i_1_n_7 ),
        .PROP(\sect_total_reg[4]_i_1_n_8 ));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \sect_total_reg[5]_i_1 
       (.GE(\sect_total_reg[5]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(Q[67]),
        .I4(\sect_total_reg[7]_i_2_n_7 ),
        .O51(\data_p1_reg[78]_0 [5]),
        .O52(\sect_total_reg[5]_i_1_n_7 ),
        .PROP(\sect_total_reg[5]_i_1_n_8 ));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \sect_total_reg[6]_i_1 
       (.GE(\sect_total_reg[6]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(Q[67]),
        .I4(\sect_total_reg[5]_i_1_n_7 ),
        .O51(\data_p1_reg[78]_0 [6]),
        .O52(\sect_total_reg[6]_i_1_n_7 ),
        .PROP(\sect_total_reg[6]_i_1_n_8 ));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \sect_total_reg[7]_i_1 
       (.GE(\sect_total_reg[7]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(Q[67]),
        .I4(\sect_total_reg[7]_i_2_n_8 ),
        .O51(\data_p1_reg[78]_0 [7]),
        .O52(\sect_total_reg[7]_i_1_n_7 ),
        .PROP(\sect_total_reg[7]_i_1_n_8 ));
  LUT6CY #(
    .INIT(64'hFFF0F0000FF00FF0)) 
    \sect_total_reg[7]_i_10 
       (.GE(\sect_total_reg[7]_i_10_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(Q[67]),
        .I3(Q[6]),
        .I4(\sect_total_reg[7]_i_3_n_7 ),
        .O51(\sect_total_reg[7]_i_10_n_6 ),
        .O52(\sect_total_reg[7]_i_10_n_7 ),
        .PROP(\sect_total_reg[7]_i_10_n_8 ));
  LUT6CY #(
    .INIT(64'hFFF0F0000FF00FF0)) 
    \sect_total_reg[7]_i_11 
       (.GE(\sect_total_reg[7]_i_11_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(Q[67]),
        .I3(Q[7]),
        .I4(\sect_total_reg[7]_i_10_n_7 ),
        .O51(\sect_total_reg[7]_i_11_n_6 ),
        .O52(\sect_total_reg[7]_i_11_n_7 ),
        .PROP(\sect_total_reg[7]_i_11_n_8 ));
  LOOKAHEAD8 #(
    .LOOKB("TRUE"),
    .LOOKD("TRUE"),
    .LOOKF("TRUE"),
    .LOOKH("TRUE")) 
    \sect_total_reg[7]_i_2 
       (.CIN(\sect_total_reg[7]_i_3_n_8 ),
        .COUTB(\sect_total_reg[7]_i_2_n_5 ),
        .COUTD(\sect_total_reg[7]_i_2_n_6 ),
        .COUTF(\sect_total_reg[7]_i_2_n_7 ),
        .COUTH(\sect_total_reg[7]_i_2_n_8 ),
        .CYA(\sect_total_reg[0]_i_2_n_7 ),
        .CYB(\sect_total_reg[0]_i_1_n_7 ),
        .CYC(\sect_total_reg[1]_i_1_n_7 ),
        .CYD(\sect_total_reg[2]_i_1_n_7 ),
        .CYE(\sect_total_reg[3]_i_1_n_7 ),
        .CYF(\sect_total_reg[4]_i_1_n_7 ),
        .CYG(\sect_total_reg[5]_i_1_n_7 ),
        .CYH(\sect_total_reg[6]_i_1_n_7 ),
        .GEA(\sect_total_reg[0]_i_2_n_5 ),
        .GEB(\sect_total_reg[0]_i_1_n_5 ),
        .GEC(\sect_total_reg[1]_i_1_n_5 ),
        .GED(\sect_total_reg[2]_i_1_n_5 ),
        .GEE(\sect_total_reg[3]_i_1_n_5 ),
        .GEF(\sect_total_reg[4]_i_1_n_5 ),
        .GEG(\sect_total_reg[5]_i_1_n_5 ),
        .GEH(\sect_total_reg[6]_i_1_n_5 ),
        .PROPA(\sect_total_reg[0]_i_2_n_8 ),
        .PROPB(\sect_total_reg[0]_i_1_n_8 ),
        .PROPC(\sect_total_reg[1]_i_1_n_8 ),
        .PROPD(\sect_total_reg[2]_i_1_n_8 ),
        .PROPE(\sect_total_reg[3]_i_1_n_8 ),
        .PROPF(\sect_total_reg[4]_i_1_n_8 ),
        .PROPG(\sect_total_reg[5]_i_1_n_8 ),
        .PROPH(\sect_total_reg[6]_i_1_n_8 ));
  LOOKAHEAD8 #(
    .LOOKB("FALSE"),
    .LOOKD("TRUE"),
    .LOOKF("TRUE"),
    .LOOKH("TRUE")) 
    \sect_total_reg[7]_i_3 
       (.CIN(1'b0),
        .COUTB(\sect_total_reg[7]_i_3_n_5 ),
        .COUTD(\sect_total_reg[7]_i_3_n_6 ),
        .COUTF(\sect_total_reg[7]_i_3_n_7 ),
        .COUTH(\sect_total_reg[7]_i_3_n_8 ),
        .CYA(\sect_total_reg[7]_i_4_n_7 ),
        .CYB(\sect_total_reg[7]_i_5_n_7 ),
        .CYC(\sect_total_reg[7]_i_6_n_7 ),
        .CYD(\sect_total_reg[7]_i_7_n_7 ),
        .CYE(\sect_total_reg[7]_i_8_n_7 ),
        .CYF(\sect_total_reg[7]_i_9_n_7 ),
        .CYG(\sect_total_reg[7]_i_10_n_7 ),
        .CYH(\sect_total_reg[7]_i_11_n_7 ),
        .GEA(\sect_total_reg[7]_i_4_n_5 ),
        .GEB(\sect_total_reg[7]_i_5_n_5 ),
        .GEC(\sect_total_reg[7]_i_6_n_5 ),
        .GED(\sect_total_reg[7]_i_7_n_5 ),
        .GEE(\sect_total_reg[7]_i_8_n_5 ),
        .GEF(\sect_total_reg[7]_i_9_n_5 ),
        .GEG(\sect_total_reg[7]_i_10_n_5 ),
        .GEH(\sect_total_reg[7]_i_11_n_5 ),
        .PROPA(\sect_total_reg[7]_i_4_n_8 ),
        .PROPB(\sect_total_reg[7]_i_5_n_8 ),
        .PROPC(\sect_total_reg[7]_i_6_n_8 ),
        .PROPD(\sect_total_reg[7]_i_7_n_8 ),
        .PROPE(\sect_total_reg[7]_i_8_n_8 ),
        .PROPF(\sect_total_reg[7]_i_9_n_8 ),
        .PROPG(\sect_total_reg[7]_i_10_n_8 ),
        .PROPH(\sect_total_reg[7]_i_11_n_8 ));
  LUT6CY #(
    .INIT(64'hFFF0F0000FF00FF0)) 
    \sect_total_reg[7]_i_4 
       (.GE(\sect_total_reg[7]_i_4_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(Q[61]),
        .I3(Q[0]),
        .I4(1'b0),
        .O51(\sect_total_reg[7]_i_4_n_6 ),
        .O52(\sect_total_reg[7]_i_4_n_7 ),
        .PROP(\sect_total_reg[7]_i_4_n_8 ));
  LUT6CY #(
    .INIT(64'hFFF0F0000FF00FF0)) 
    \sect_total_reg[7]_i_5 
       (.GE(\sect_total_reg[7]_i_5_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(Q[62]),
        .I3(Q[1]),
        .I4(\sect_total_reg[7]_i_4_n_7 ),
        .O51(\sect_total_reg[7]_i_5_n_6 ),
        .O52(\sect_total_reg[7]_i_5_n_7 ),
        .PROP(\sect_total_reg[7]_i_5_n_8 ));
  LUT6CY #(
    .INIT(64'hFFF0F0000FF00FF0)) 
    \sect_total_reg[7]_i_6 
       (.GE(\sect_total_reg[7]_i_6_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(Q[63]),
        .I3(Q[2]),
        .I4(\sect_total_reg[7]_i_3_n_5 ),
        .O51(\sect_total_reg[7]_i_6_n_6 ),
        .O52(\sect_total_reg[7]_i_6_n_7 ),
        .PROP(\sect_total_reg[7]_i_6_n_8 ));
  LUT6CY #(
    .INIT(64'hFFF0F0000FF00FF0)) 
    \sect_total_reg[7]_i_7 
       (.GE(\sect_total_reg[7]_i_7_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(Q[64]),
        .I3(Q[3]),
        .I4(\sect_total_reg[7]_i_6_n_7 ),
        .O51(\sect_total_reg[7]_i_7_n_6 ),
        .O52(\sect_total_reg[7]_i_7_n_7 ),
        .PROP(\sect_total_reg[7]_i_7_n_8 ));
  LUT6CY #(
    .INIT(64'hFFF0F0000FF00FF0)) 
    \sect_total_reg[7]_i_8 
       (.GE(\sect_total_reg[7]_i_8_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(Q[65]),
        .I3(Q[4]),
        .I4(\sect_total_reg[7]_i_3_n_6 ),
        .O51(\sect_total_reg[7]_i_8_n_6 ),
        .O52(\sect_total_reg[7]_i_8_n_7 ),
        .PROP(\sect_total_reg[7]_i_8_n_8 ));
  LUT6CY #(
    .INIT(64'hFFF0F0000FF00FF0)) 
    \sect_total_reg[7]_i_9 
       (.GE(\sect_total_reg[7]_i_9_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(Q[66]),
        .I3(Q[5]),
        .I4(\sect_total_reg[7]_i_8_n_7 ),
        .O51(\sect_total_reg[7]_i_9_n_6 ),
        .O52(\sect_total_reg[7]_i_9_n_7 ),
        .PROP(\sect_total_reg[7]_i_9_n_8 ));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \sect_total_reg[8]_i_1 
       (.GE(\sect_total_reg[8]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(Q[67]),
        .I4(\sect_total_reg[7]_i_1_n_7 ),
        .O51(\data_p1_reg[78]_0 [8]),
        .O52(\sect_total_reg[8]_i_1_n_7 ),
        .PROP(\sect_total_reg[8]_i_1_n_8 ));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \sect_total_reg[9]_i_1 
       (.GE(\sect_total_reg[9]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(Q[67]),
        .I4(\sect_total_reg[15]_i_2_n_5 ),
        .O51(\data_p1_reg[78]_0 [9]),
        .O52(\sect_total_reg[9]_i_1_n_7 ),
        .PROP(\sect_total_reg[9]_i_1_n_8 ));
  LUT5 #(
    .INIT(32'hF7F7C000)) 
    \state[0]_i_1 
       (.I0(next_req),
        .I1(state),
        .I2(AWVALID_Dummy),
        .I3(s_ready_t_reg_0),
        .I4(req_valid),
        .O(\state[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h5D5DFF5DFFFFFFFF)) 
    \state[1]_i_1 
       (.I0(req_valid),
        .I1(state),
        .I2(AWVALID_Dummy),
        .I3(last_sect_tmp),
        .I4(\could_multi_bursts.last_loop_reg ),
        .I5(req_handling_reg_0),
        .O(\state[1]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h70F07070FFFFFFFF)) 
    \state[1]_i_2 
       (.I0(req_handling_reg_1),
        .I1(ost_ctrl_ready),
        .I2(req_handling_reg_2),
        .I3(AWREADY_Dummy_1),
        .I4(req_handling_reg_3),
        .I5(req_handling_reg_0),
        .O(\could_multi_bursts.last_loop_reg ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1_n_5 ),
        .Q(req_valid),
        .R(ap_rst_n_inv));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1_n_5 ),
        .Q(state),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "vitis_design_dpa_trace_s2mm_0_gmem_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vitis_design_dpa_trace_s2mm_0_gmem_m_axi_reg_slice__parameterized0
   (rs_req_ready,
    m_axi_gmem_AWVALID,
    \data_p1_reg[69]_0 ,
    ap_rst_n_inv,
    ap_clk,
    m_axi_gmem_AWREADY,
    s_ready_t_reg_0,
    req_fifo_valid,
    D);
  output rs_req_ready;
  output m_axi_gmem_AWVALID;
  output [66:0]\data_p1_reg[69]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input m_axi_gmem_AWREADY;
  input s_ready_t_reg_0;
  input req_fifo_valid;
  input [66:0]D;

  wire [66:0]D;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \data_p1[10]_i_1__0_n_5 ;
  wire \data_p1[11]_i_1__0_n_5 ;
  wire \data_p1[12]_i_1__0_n_5 ;
  wire \data_p1[13]_i_1__0_n_5 ;
  wire \data_p1[14]_i_1__0_n_5 ;
  wire \data_p1[15]_i_1__0_n_5 ;
  wire \data_p1[16]_i_1__0_n_5 ;
  wire \data_p1[17]_i_1__0_n_5 ;
  wire \data_p1[18]_i_1__0_n_5 ;
  wire \data_p1[19]_i_1__0_n_5 ;
  wire \data_p1[20]_i_1__0_n_5 ;
  wire \data_p1[21]_i_1__0_n_5 ;
  wire \data_p1[22]_i_1__0_n_5 ;
  wire \data_p1[23]_i_1__0_n_5 ;
  wire \data_p1[24]_i_1__0_n_5 ;
  wire \data_p1[25]_i_1__0_n_5 ;
  wire \data_p1[26]_i_1__0_n_5 ;
  wire \data_p1[27]_i_1__0_n_5 ;
  wire \data_p1[28]_i_1__0_n_5 ;
  wire \data_p1[29]_i_1__0_n_5 ;
  wire \data_p1[30]_i_1__0_n_5 ;
  wire \data_p1[31]_i_1__0_n_5 ;
  wire \data_p1[32]_i_1__0_n_5 ;
  wire \data_p1[33]_i_1__0_n_5 ;
  wire \data_p1[34]_i_1__0_n_5 ;
  wire \data_p1[35]_i_1__0_n_5 ;
  wire \data_p1[36]_i_1__0_n_5 ;
  wire \data_p1[37]_i_1__0_n_5 ;
  wire \data_p1[38]_i_1__0_n_5 ;
  wire \data_p1[39]_i_1__0_n_5 ;
  wire \data_p1[3]_i_1__0_n_5 ;
  wire \data_p1[40]_i_1__0_n_5 ;
  wire \data_p1[41]_i_1__0_n_5 ;
  wire \data_p1[42]_i_1__0_n_5 ;
  wire \data_p1[43]_i_1__0_n_5 ;
  wire \data_p1[44]_i_1__0_n_5 ;
  wire \data_p1[45]_i_1__0_n_5 ;
  wire \data_p1[46]_i_1__0_n_5 ;
  wire \data_p1[47]_i_1__0_n_5 ;
  wire \data_p1[48]_i_1__0_n_5 ;
  wire \data_p1[49]_i_1__0_n_5 ;
  wire \data_p1[4]_i_1__0_n_5 ;
  wire \data_p1[50]_i_1__0_n_5 ;
  wire \data_p1[51]_i_1__0_n_5 ;
  wire \data_p1[52]_i_1__0_n_5 ;
  wire \data_p1[53]_i_1__0_n_5 ;
  wire \data_p1[54]_i_1__0_n_5 ;
  wire \data_p1[55]_i_1__0_n_5 ;
  wire \data_p1[56]_i_1__0_n_5 ;
  wire \data_p1[57]_i_1__0_n_5 ;
  wire \data_p1[58]_i_1__0_n_5 ;
  wire \data_p1[59]_i_1__0_n_5 ;
  wire \data_p1[5]_i_1__0_n_5 ;
  wire \data_p1[60]_i_1__0_n_5 ;
  wire \data_p1[61]_i_1__0_n_5 ;
  wire \data_p1[62]_i_1__0_n_5 ;
  wire \data_p1[63]_i_2_n_5 ;
  wire \data_p1[64]_i_1_n_5 ;
  wire \data_p1[65]_i_1_n_5 ;
  wire \data_p1[66]_i_1_n_5 ;
  wire \data_p1[67]_i_1__0_n_5 ;
  wire \data_p1[68]_i_1__0_n_5 ;
  wire \data_p1[69]_i_1__0_n_5 ;
  wire \data_p1[6]_i_1__0_n_5 ;
  wire \data_p1[7]_i_1__0_n_5 ;
  wire \data_p1[8]_i_1__0_n_5 ;
  wire \data_p1[9]_i_1__0_n_5 ;
  wire [66:0]\data_p1_reg[69]_0 ;
  wire \data_p2_reg_n_5_[10] ;
  wire \data_p2_reg_n_5_[11] ;
  wire \data_p2_reg_n_5_[12] ;
  wire \data_p2_reg_n_5_[13] ;
  wire \data_p2_reg_n_5_[14] ;
  wire \data_p2_reg_n_5_[15] ;
  wire \data_p2_reg_n_5_[16] ;
  wire \data_p2_reg_n_5_[17] ;
  wire \data_p2_reg_n_5_[18] ;
  wire \data_p2_reg_n_5_[19] ;
  wire \data_p2_reg_n_5_[20] ;
  wire \data_p2_reg_n_5_[21] ;
  wire \data_p2_reg_n_5_[22] ;
  wire \data_p2_reg_n_5_[23] ;
  wire \data_p2_reg_n_5_[24] ;
  wire \data_p2_reg_n_5_[25] ;
  wire \data_p2_reg_n_5_[26] ;
  wire \data_p2_reg_n_5_[27] ;
  wire \data_p2_reg_n_5_[28] ;
  wire \data_p2_reg_n_5_[29] ;
  wire \data_p2_reg_n_5_[30] ;
  wire \data_p2_reg_n_5_[31] ;
  wire \data_p2_reg_n_5_[32] ;
  wire \data_p2_reg_n_5_[33] ;
  wire \data_p2_reg_n_5_[34] ;
  wire \data_p2_reg_n_5_[35] ;
  wire \data_p2_reg_n_5_[36] ;
  wire \data_p2_reg_n_5_[37] ;
  wire \data_p2_reg_n_5_[38] ;
  wire \data_p2_reg_n_5_[39] ;
  wire \data_p2_reg_n_5_[3] ;
  wire \data_p2_reg_n_5_[40] ;
  wire \data_p2_reg_n_5_[41] ;
  wire \data_p2_reg_n_5_[42] ;
  wire \data_p2_reg_n_5_[43] ;
  wire \data_p2_reg_n_5_[44] ;
  wire \data_p2_reg_n_5_[45] ;
  wire \data_p2_reg_n_5_[46] ;
  wire \data_p2_reg_n_5_[47] ;
  wire \data_p2_reg_n_5_[48] ;
  wire \data_p2_reg_n_5_[49] ;
  wire \data_p2_reg_n_5_[4] ;
  wire \data_p2_reg_n_5_[50] ;
  wire \data_p2_reg_n_5_[51] ;
  wire \data_p2_reg_n_5_[52] ;
  wire \data_p2_reg_n_5_[53] ;
  wire \data_p2_reg_n_5_[54] ;
  wire \data_p2_reg_n_5_[55] ;
  wire \data_p2_reg_n_5_[56] ;
  wire \data_p2_reg_n_5_[57] ;
  wire \data_p2_reg_n_5_[58] ;
  wire \data_p2_reg_n_5_[59] ;
  wire \data_p2_reg_n_5_[5] ;
  wire \data_p2_reg_n_5_[60] ;
  wire \data_p2_reg_n_5_[61] ;
  wire \data_p2_reg_n_5_[62] ;
  wire \data_p2_reg_n_5_[63] ;
  wire \data_p2_reg_n_5_[64] ;
  wire \data_p2_reg_n_5_[65] ;
  wire \data_p2_reg_n_5_[66] ;
  wire \data_p2_reg_n_5_[67] ;
  wire \data_p2_reg_n_5_[68] ;
  wire \data_p2_reg_n_5_[69] ;
  wire \data_p2_reg_n_5_[6] ;
  wire \data_p2_reg_n_5_[7] ;
  wire \data_p2_reg_n_5_[8] ;
  wire \data_p2_reg_n_5_[9] ;
  wire flying_req0;
  wire load_p1;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire [1:0]next__0;
  wire req_fifo_valid;
  wire rs_req_ready;
  wire s_ready_t_i_1__0_n_5;
  wire s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1__0_n_5 ;
  wire \state[1]_i_1__0_n_5 ;
  wire [1:0]state__0;

  LUT5 #(
    .INIT(32'h000002F0)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(req_fifo_valid),
        .I1(s_ready_t_reg_0),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(m_axi_gmem_AWREADY),
        .O(next__0[0]));
  LUT6 #(
    .INIT(64'h000CFF0800F30008)) 
    \FSM_sequential_state[1]_i_1__0 
       (.I0(rs_req_ready),
        .I1(req_fifo_valid),
        .I2(s_ready_t_reg_0),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .I5(m_axi_gmem_AWREADY),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[10]_i_1__0 
       (.I0(D[7]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_5_[10] ),
        .O(\data_p1[10]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[11]_i_1__0 
       (.I0(D[8]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_5_[11] ),
        .O(\data_p1[11]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[12]_i_1__0 
       (.I0(D[9]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_5_[12] ),
        .O(\data_p1[12]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[13]_i_1__0 
       (.I0(D[10]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_5_[13] ),
        .O(\data_p1[13]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[14]_i_1__0 
       (.I0(D[11]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_5_[14] ),
        .O(\data_p1[14]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[15]_i_1__0 
       (.I0(D[12]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_5_[15] ),
        .O(\data_p1[15]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[16]_i_1__0 
       (.I0(D[13]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_5_[16] ),
        .O(\data_p1[16]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[17]_i_1__0 
       (.I0(D[14]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_5_[17] ),
        .O(\data_p1[17]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[18]_i_1__0 
       (.I0(D[15]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_5_[18] ),
        .O(\data_p1[18]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[19]_i_1__0 
       (.I0(D[16]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_5_[19] ),
        .O(\data_p1[19]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[20]_i_1__0 
       (.I0(D[17]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_5_[20] ),
        .O(\data_p1[20]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[21]_i_1__0 
       (.I0(D[18]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_5_[21] ),
        .O(\data_p1[21]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[22]_i_1__0 
       (.I0(D[19]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_5_[22] ),
        .O(\data_p1[22]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[23]_i_1__0 
       (.I0(D[20]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_5_[23] ),
        .O(\data_p1[23]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[24]_i_1__0 
       (.I0(D[21]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_5_[24] ),
        .O(\data_p1[24]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[25]_i_1__0 
       (.I0(D[22]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_5_[25] ),
        .O(\data_p1[25]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[26]_i_1__0 
       (.I0(D[23]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_5_[26] ),
        .O(\data_p1[26]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[27]_i_1__0 
       (.I0(D[24]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_5_[27] ),
        .O(\data_p1[27]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[28]_i_1__0 
       (.I0(D[25]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_5_[28] ),
        .O(\data_p1[28]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[29]_i_1__0 
       (.I0(D[26]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_5_[29] ),
        .O(\data_p1[29]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[30]_i_1__0 
       (.I0(D[27]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_5_[30] ),
        .O(\data_p1[30]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[31]_i_1__0 
       (.I0(D[28]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_5_[31] ),
        .O(\data_p1[31]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[32]_i_1__0 
       (.I0(D[29]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_5_[32] ),
        .O(\data_p1[32]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[33]_i_1__0 
       (.I0(D[30]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_5_[33] ),
        .O(\data_p1[33]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[34]_i_1__0 
       (.I0(D[31]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_5_[34] ),
        .O(\data_p1[34]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[35]_i_1__0 
       (.I0(D[32]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_5_[35] ),
        .O(\data_p1[35]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[36]_i_1__0 
       (.I0(D[33]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_5_[36] ),
        .O(\data_p1[36]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[37]_i_1__0 
       (.I0(D[34]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_5_[37] ),
        .O(\data_p1[37]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[38]_i_1__0 
       (.I0(D[35]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_5_[38] ),
        .O(\data_p1[38]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[39]_i_1__0 
       (.I0(D[36]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_5_[39] ),
        .O(\data_p1[39]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[3]_i_1__0 
       (.I0(D[0]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_5_[3] ),
        .O(\data_p1[3]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[40]_i_1__0 
       (.I0(D[37]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_5_[40] ),
        .O(\data_p1[40]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[41]_i_1__0 
       (.I0(D[38]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_5_[41] ),
        .O(\data_p1[41]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[42]_i_1__0 
       (.I0(D[39]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_5_[42] ),
        .O(\data_p1[42]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[43]_i_1__0 
       (.I0(D[40]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_5_[43] ),
        .O(\data_p1[43]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[44]_i_1__0 
       (.I0(D[41]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_5_[44] ),
        .O(\data_p1[44]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[45]_i_1__0 
       (.I0(D[42]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_5_[45] ),
        .O(\data_p1[45]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[46]_i_1__0 
       (.I0(D[43]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_5_[46] ),
        .O(\data_p1[46]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[47]_i_1__0 
       (.I0(D[44]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_5_[47] ),
        .O(\data_p1[47]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[48]_i_1__0 
       (.I0(D[45]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_5_[48] ),
        .O(\data_p1[48]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[49]_i_1__0 
       (.I0(D[46]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_5_[49] ),
        .O(\data_p1[49]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[4]_i_1__0 
       (.I0(D[1]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_5_[4] ),
        .O(\data_p1[4]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[50]_i_1__0 
       (.I0(D[47]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_5_[50] ),
        .O(\data_p1[50]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[51]_i_1__0 
       (.I0(D[48]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_5_[51] ),
        .O(\data_p1[51]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[52]_i_1__0 
       (.I0(D[49]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_5_[52] ),
        .O(\data_p1[52]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[53]_i_1__0 
       (.I0(D[50]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_5_[53] ),
        .O(\data_p1[53]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[54]_i_1__0 
       (.I0(D[51]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_5_[54] ),
        .O(\data_p1[54]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[55]_i_1__0 
       (.I0(D[52]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_5_[55] ),
        .O(\data_p1[55]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[56]_i_1__0 
       (.I0(D[53]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_5_[56] ),
        .O(\data_p1[56]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[57]_i_1__0 
       (.I0(D[54]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_5_[57] ),
        .O(\data_p1[57]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[58]_i_1__0 
       (.I0(D[55]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_5_[58] ),
        .O(\data_p1[58]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[59]_i_1__0 
       (.I0(D[56]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_5_[59] ),
        .O(\data_p1[59]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[5]_i_1__0 
       (.I0(D[2]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_5_[5] ),
        .O(\data_p1[5]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[60]_i_1__0 
       (.I0(D[57]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_5_[60] ),
        .O(\data_p1[60]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[61]_i_1__0 
       (.I0(D[58]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_5_[61] ),
        .O(\data_p1[61]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[62]_i_1__0 
       (.I0(D[59]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_5_[62] ),
        .O(\data_p1[62]_i_1__0_n_5 ));
  LUT5 #(
    .INIT(32'h0400AE04)) 
    \data_p1[63]_i_1 
       (.I0(state__0[0]),
        .I1(req_fifo_valid),
        .I2(s_ready_t_reg_0),
        .I3(m_axi_gmem_AWREADY),
        .I4(state__0[1]),
        .O(load_p1));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[63]_i_2 
       (.I0(D[60]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_5_[63] ),
        .O(\data_p1[63]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[64]_i_1 
       (.I0(D[61]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_5_[64] ),
        .O(\data_p1[64]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[65]_i_1 
       (.I0(D[62]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_5_[65] ),
        .O(\data_p1[65]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[66]_i_1 
       (.I0(D[63]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_5_[66] ),
        .O(\data_p1[66]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[67]_i_1__0 
       (.I0(D[64]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_5_[67] ),
        .O(\data_p1[67]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[68]_i_1__0 
       (.I0(D[65]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_5_[68] ),
        .O(\data_p1[68]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[69]_i_1__0 
       (.I0(D[66]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_5_[69] ),
        .O(\data_p1[69]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[6]_i_1__0 
       (.I0(D[3]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_5_[6] ),
        .O(\data_p1[6]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[7]_i_1__0 
       (.I0(D[4]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_5_[7] ),
        .O(\data_p1[7]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[8]_i_1__0 
       (.I0(D[5]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_5_[8] ),
        .O(\data_p1[8]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[9]_i_1__0 
       (.I0(D[6]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_5_[9] ),
        .O(\data_p1[9]_i_1__0_n_5 ));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__0_n_5 ),
        .Q(\data_p1_reg[69]_0 [7]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__0_n_5 ),
        .Q(\data_p1_reg[69]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__0_n_5 ),
        .Q(\data_p1_reg[69]_0 [9]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__0_n_5 ),
        .Q(\data_p1_reg[69]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__0_n_5 ),
        .Q(\data_p1_reg[69]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__0_n_5 ),
        .Q(\data_p1_reg[69]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__0_n_5 ),
        .Q(\data_p1_reg[69]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__0_n_5 ),
        .Q(\data_p1_reg[69]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__0_n_5 ),
        .Q(\data_p1_reg[69]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__0_n_5 ),
        .Q(\data_p1_reg[69]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__0_n_5 ),
        .Q(\data_p1_reg[69]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__0_n_5 ),
        .Q(\data_p1_reg[69]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__0_n_5 ),
        .Q(\data_p1_reg[69]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__0_n_5 ),
        .Q(\data_p1_reg[69]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__0_n_5 ),
        .Q(\data_p1_reg[69]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__0_n_5 ),
        .Q(\data_p1_reg[69]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__0_n_5 ),
        .Q(\data_p1_reg[69]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__0_n_5 ),
        .Q(\data_p1_reg[69]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__0_n_5 ),
        .Q(\data_p1_reg[69]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__0_n_5 ),
        .Q(\data_p1_reg[69]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__0_n_5 ),
        .Q(\data_p1_reg[69]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1__0_n_5 ),
        .Q(\data_p1_reg[69]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1__0_n_5 ),
        .Q(\data_p1_reg[69]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[33]_i_1__0_n_5 ),
        .Q(\data_p1_reg[69]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1__0_n_5 ),
        .Q(\data_p1_reg[69]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1__0_n_5 ),
        .Q(\data_p1_reg[69]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[36] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[36]_i_1__0_n_5 ),
        .Q(\data_p1_reg[69]_0 [33]),
        .R(1'b0));
  FDRE \data_p1_reg[37] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[37]_i_1__0_n_5 ),
        .Q(\data_p1_reg[69]_0 [34]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[38]_i_1__0_n_5 ),
        .Q(\data_p1_reg[69]_0 [35]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[39]_i_1__0_n_5 ),
        .Q(\data_p1_reg[69]_0 [36]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__0_n_5 ),
        .Q(\data_p1_reg[69]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[40] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[40]_i_1__0_n_5 ),
        .Q(\data_p1_reg[69]_0 [37]),
        .R(1'b0));
  FDRE \data_p1_reg[41] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[41]_i_1__0_n_5 ),
        .Q(\data_p1_reg[69]_0 [38]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[42]_i_1__0_n_5 ),
        .Q(\data_p1_reg[69]_0 [39]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[43]_i_1__0_n_5 ),
        .Q(\data_p1_reg[69]_0 [40]),
        .R(1'b0));
  FDRE \data_p1_reg[44] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[44]_i_1__0_n_5 ),
        .Q(\data_p1_reg[69]_0 [41]),
        .R(1'b0));
  FDRE \data_p1_reg[45] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[45]_i_1__0_n_5 ),
        .Q(\data_p1_reg[69]_0 [42]),
        .R(1'b0));
  FDRE \data_p1_reg[46] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[46]_i_1__0_n_5 ),
        .Q(\data_p1_reg[69]_0 [43]),
        .R(1'b0));
  FDRE \data_p1_reg[47] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[47]_i_1__0_n_5 ),
        .Q(\data_p1_reg[69]_0 [44]),
        .R(1'b0));
  FDRE \data_p1_reg[48] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[48]_i_1__0_n_5 ),
        .Q(\data_p1_reg[69]_0 [45]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_1__0_n_5 ),
        .Q(\data_p1_reg[69]_0 [46]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__0_n_5 ),
        .Q(\data_p1_reg[69]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[50] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[50]_i_1__0_n_5 ),
        .Q(\data_p1_reg[69]_0 [47]),
        .R(1'b0));
  FDRE \data_p1_reg[51] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[51]_i_1__0_n_5 ),
        .Q(\data_p1_reg[69]_0 [48]),
        .R(1'b0));
  FDRE \data_p1_reg[52] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[52]_i_1__0_n_5 ),
        .Q(\data_p1_reg[69]_0 [49]),
        .R(1'b0));
  FDRE \data_p1_reg[53] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[53]_i_1__0_n_5 ),
        .Q(\data_p1_reg[69]_0 [50]),
        .R(1'b0));
  FDRE \data_p1_reg[54] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[54]_i_1__0_n_5 ),
        .Q(\data_p1_reg[69]_0 [51]),
        .R(1'b0));
  FDRE \data_p1_reg[55] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[55]_i_1__0_n_5 ),
        .Q(\data_p1_reg[69]_0 [52]),
        .R(1'b0));
  FDRE \data_p1_reg[56] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[56]_i_1__0_n_5 ),
        .Q(\data_p1_reg[69]_0 [53]),
        .R(1'b0));
  FDRE \data_p1_reg[57] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[57]_i_1__0_n_5 ),
        .Q(\data_p1_reg[69]_0 [54]),
        .R(1'b0));
  FDRE \data_p1_reg[58] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[58]_i_1__0_n_5 ),
        .Q(\data_p1_reg[69]_0 [55]),
        .R(1'b0));
  FDRE \data_p1_reg[59] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[59]_i_1__0_n_5 ),
        .Q(\data_p1_reg[69]_0 [56]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__0_n_5 ),
        .Q(\data_p1_reg[69]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[60] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[60]_i_1__0_n_5 ),
        .Q(\data_p1_reg[69]_0 [57]),
        .R(1'b0));
  FDRE \data_p1_reg[61] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[61]_i_1__0_n_5 ),
        .Q(\data_p1_reg[69]_0 [58]),
        .R(1'b0));
  FDRE \data_p1_reg[62] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[62]_i_1__0_n_5 ),
        .Q(\data_p1_reg[69]_0 [59]),
        .R(1'b0));
  FDRE \data_p1_reg[63] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[63]_i_2_n_5 ),
        .Q(\data_p1_reg[69]_0 [60]),
        .R(1'b0));
  FDRE \data_p1_reg[64] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[64]_i_1_n_5 ),
        .Q(\data_p1_reg[69]_0 [61]),
        .R(1'b0));
  FDRE \data_p1_reg[65] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[65]_i_1_n_5 ),
        .Q(\data_p1_reg[69]_0 [62]),
        .R(1'b0));
  FDRE \data_p1_reg[66] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[66]_i_1_n_5 ),
        .Q(\data_p1_reg[69]_0 [63]),
        .R(1'b0));
  FDRE \data_p1_reg[67] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[67]_i_1__0_n_5 ),
        .Q(\data_p1_reg[69]_0 [64]),
        .R(1'b0));
  FDRE \data_p1_reg[68] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[68]_i_1__0_n_5 ),
        .Q(\data_p1_reg[69]_0 [65]),
        .R(1'b0));
  FDRE \data_p1_reg[69] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[69]_i_1__0_n_5 ),
        .Q(\data_p1_reg[69]_0 [66]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__0_n_5 ),
        .Q(\data_p1_reg[69]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__0_n_5 ),
        .Q(\data_p1_reg[69]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__0_n_5 ),
        .Q(\data_p1_reg[69]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__0_n_5 ),
        .Q(\data_p1_reg[69]_0 [6]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h08)) 
    \data_p2[69]_i_1 
       (.I0(rs_req_ready),
        .I1(req_fifo_valid),
        .I2(s_ready_t_reg_0),
        .O(flying_req0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[7]),
        .Q(\data_p2_reg_n_5_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[8]),
        .Q(\data_p2_reg_n_5_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[9]),
        .Q(\data_p2_reg_n_5_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[10]),
        .Q(\data_p2_reg_n_5_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[11]),
        .Q(\data_p2_reg_n_5_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[12]),
        .Q(\data_p2_reg_n_5_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[13]),
        .Q(\data_p2_reg_n_5_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[14]),
        .Q(\data_p2_reg_n_5_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[15]),
        .Q(\data_p2_reg_n_5_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[16]),
        .Q(\data_p2_reg_n_5_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[17]),
        .Q(\data_p2_reg_n_5_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[18]),
        .Q(\data_p2_reg_n_5_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[19]),
        .Q(\data_p2_reg_n_5_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[20]),
        .Q(\data_p2_reg_n_5_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[21]),
        .Q(\data_p2_reg_n_5_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[22]),
        .Q(\data_p2_reg_n_5_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[23]),
        .Q(\data_p2_reg_n_5_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[24]),
        .Q(\data_p2_reg_n_5_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[25]),
        .Q(\data_p2_reg_n_5_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[26]),
        .Q(\data_p2_reg_n_5_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[27]),
        .Q(\data_p2_reg_n_5_[30] ),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[28]),
        .Q(\data_p2_reg_n_5_[31] ),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[29]),
        .Q(\data_p2_reg_n_5_[32] ),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[30]),
        .Q(\data_p2_reg_n_5_[33] ),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[31]),
        .Q(\data_p2_reg_n_5_[34] ),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[32]),
        .Q(\data_p2_reg_n_5_[35] ),
        .R(1'b0));
  FDRE \data_p2_reg[36] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[33]),
        .Q(\data_p2_reg_n_5_[36] ),
        .R(1'b0));
  FDRE \data_p2_reg[37] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[34]),
        .Q(\data_p2_reg_n_5_[37] ),
        .R(1'b0));
  FDRE \data_p2_reg[38] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[35]),
        .Q(\data_p2_reg_n_5_[38] ),
        .R(1'b0));
  FDRE \data_p2_reg[39] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[36]),
        .Q(\data_p2_reg_n_5_[39] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[0]),
        .Q(\data_p2_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[40] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[37]),
        .Q(\data_p2_reg_n_5_[40] ),
        .R(1'b0));
  FDRE \data_p2_reg[41] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[38]),
        .Q(\data_p2_reg_n_5_[41] ),
        .R(1'b0));
  FDRE \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[39]),
        .Q(\data_p2_reg_n_5_[42] ),
        .R(1'b0));
  FDRE \data_p2_reg[43] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[40]),
        .Q(\data_p2_reg_n_5_[43] ),
        .R(1'b0));
  FDRE \data_p2_reg[44] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[41]),
        .Q(\data_p2_reg_n_5_[44] ),
        .R(1'b0));
  FDRE \data_p2_reg[45] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[42]),
        .Q(\data_p2_reg_n_5_[45] ),
        .R(1'b0));
  FDRE \data_p2_reg[46] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[43]),
        .Q(\data_p2_reg_n_5_[46] ),
        .R(1'b0));
  FDRE \data_p2_reg[47] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[44]),
        .Q(\data_p2_reg_n_5_[47] ),
        .R(1'b0));
  FDRE \data_p2_reg[48] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[45]),
        .Q(\data_p2_reg_n_5_[48] ),
        .R(1'b0));
  FDRE \data_p2_reg[49] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[46]),
        .Q(\data_p2_reg_n_5_[49] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[1]),
        .Q(\data_p2_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[50] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[47]),
        .Q(\data_p2_reg_n_5_[50] ),
        .R(1'b0));
  FDRE \data_p2_reg[51] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[48]),
        .Q(\data_p2_reg_n_5_[51] ),
        .R(1'b0));
  FDRE \data_p2_reg[52] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[49]),
        .Q(\data_p2_reg_n_5_[52] ),
        .R(1'b0));
  FDRE \data_p2_reg[53] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[50]),
        .Q(\data_p2_reg_n_5_[53] ),
        .R(1'b0));
  FDRE \data_p2_reg[54] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[51]),
        .Q(\data_p2_reg_n_5_[54] ),
        .R(1'b0));
  FDRE \data_p2_reg[55] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[52]),
        .Q(\data_p2_reg_n_5_[55] ),
        .R(1'b0));
  FDRE \data_p2_reg[56] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[53]),
        .Q(\data_p2_reg_n_5_[56] ),
        .R(1'b0));
  FDRE \data_p2_reg[57] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[54]),
        .Q(\data_p2_reg_n_5_[57] ),
        .R(1'b0));
  FDRE \data_p2_reg[58] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[55]),
        .Q(\data_p2_reg_n_5_[58] ),
        .R(1'b0));
  FDRE \data_p2_reg[59] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[56]),
        .Q(\data_p2_reg_n_5_[59] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[2]),
        .Q(\data_p2_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[60] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[57]),
        .Q(\data_p2_reg_n_5_[60] ),
        .R(1'b0));
  FDRE \data_p2_reg[61] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[58]),
        .Q(\data_p2_reg_n_5_[61] ),
        .R(1'b0));
  FDRE \data_p2_reg[62] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[59]),
        .Q(\data_p2_reg_n_5_[62] ),
        .R(1'b0));
  FDRE \data_p2_reg[63] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[60]),
        .Q(\data_p2_reg_n_5_[63] ),
        .R(1'b0));
  FDRE \data_p2_reg[64] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[61]),
        .Q(\data_p2_reg_n_5_[64] ),
        .R(1'b0));
  FDRE \data_p2_reg[65] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[62]),
        .Q(\data_p2_reg_n_5_[65] ),
        .R(1'b0));
  FDRE \data_p2_reg[66] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[63]),
        .Q(\data_p2_reg_n_5_[66] ),
        .R(1'b0));
  FDRE \data_p2_reg[67] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[64]),
        .Q(\data_p2_reg_n_5_[67] ),
        .R(1'b0));
  FDRE \data_p2_reg[68] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[65]),
        .Q(\data_p2_reg_n_5_[68] ),
        .R(1'b0));
  FDRE \data_p2_reg[69] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[66]),
        .Q(\data_p2_reg_n_5_[69] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[3]),
        .Q(\data_p2_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[4]),
        .Q(\data_p2_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[5]),
        .Q(\data_p2_reg_n_5_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(flying_req0),
        .D(D[6]),
        .Q(\data_p2_reg_n_5_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFDF0F000F0F)) 
    s_ready_t_i_1__0
       (.I0(req_fifo_valid),
        .I1(s_ready_t_reg_0),
        .I2(state__0[1]),
        .I3(m_axi_gmem_AWREADY),
        .I4(state__0[0]),
        .I5(rs_req_ready),
        .O(s_ready_t_i_1__0_n_5));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__0_n_5),
        .Q(rs_req_ready),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h4CFC4C4C4CCC4C4C)) 
    \state[0]_i_1__0 
       (.I0(m_axi_gmem_AWREADY),
        .I1(m_axi_gmem_AWVALID),
        .I2(state),
        .I3(s_ready_t_reg_0),
        .I4(req_fifo_valid),
        .I5(rs_req_ready),
        .O(\state[0]_i_1__0_n_5 ));
  LUT5 #(
    .INIT(32'hFFB0FFFF)) 
    \state[1]_i_1__0 
       (.I0(s_ready_t_reg_0),
        .I1(req_fifo_valid),
        .I2(state),
        .I3(m_axi_gmem_AWREADY),
        .I4(m_axi_gmem_AWVALID),
        .O(\state[1]_i_1__0_n_5 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__0_n_5 ),
        .Q(m_axi_gmem_AWVALID),
        .R(ap_rst_n_inv));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__0_n_5 ),
        .Q(state),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "vitis_design_dpa_trace_s2mm_0_gmem_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vitis_design_dpa_trace_s2mm_0_gmem_m_axi_reg_slice__parameterized1
   (s_ready_t_reg_0,
    Q,
    ap_rst_n_inv,
    ap_clk,
    m_axi_gmem_BVALID,
    s_ready_t_reg_1);
  output s_ready_t_reg_0;
  output [0:0]Q;
  input ap_rst_n_inv;
  input ap_clk;
  input m_axi_gmem_BVALID;
  input s_ready_t_reg_1;

  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire m_axi_gmem_BVALID;
  wire [1:0]next__0;
  wire s_ready_t_i_1__1_n_5;
  wire s_ready_t_reg_0;
  wire s_ready_t_reg_1;
  wire [1:1]state;
  wire \state[0]_i_1__1_n_5 ;
  wire \state[1]_i_1__1_n_5 ;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'h2C00)) 
    \FSM_sequential_state[0]_i_1__0 
       (.I0(m_axi_gmem_BVALID),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(s_ready_t_reg_1),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT5 #(
    .INIT(32'h03080CF8)) 
    \FSM_sequential_state[1]_i_1__1 
       (.I0(s_ready_t_reg_0),
        .I1(m_axi_gmem_BVALID),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(s_ready_t_reg_1),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT5 #(
    .INIT(32'hF7FF003F)) 
    s_ready_t_i_1__1
       (.I0(m_axi_gmem_BVALID),
        .I1(s_ready_t_reg_1),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(s_ready_t_reg_0),
        .O(s_ready_t_i_1__1_n_5));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__1_n_5),
        .Q(s_ready_t_reg_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFBFBC000)) 
    \state[0]_i_1__1 
       (.I0(s_ready_t_reg_1),
        .I1(state),
        .I2(m_axi_gmem_BVALID),
        .I3(s_ready_t_reg_0),
        .I4(Q),
        .O(\state[0]_i_1__1_n_5 ));
  LUT4 #(
    .INIT(16'h5DFF)) 
    \state[1]_i_1__1 
       (.I0(Q),
        .I1(state),
        .I2(m_axi_gmem_BVALID),
        .I3(s_ready_t_reg_1),
        .O(\state[1]_i_1__1_n_5 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__1_n_5 ),
        .Q(Q),
        .R(ap_rst_n_inv));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__1_n_5 ),
        .Q(state),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vitis_design_dpa_trace_s2mm_0_gmem_m_axi_srl
   (D,
    dout_vld_reg,
    pop_1,
    valid_length,
    s_ready_t_reg,
    \dout_reg[60]_0 ,
    wreq_valid,
    tmp_valid_reg,
    AWREADY_Dummy,
    wrsp_ready,
    \dout_reg[0]_0 ,
    push,
    \dout_reg[69]_0 ,
    A,
    ap_clk,
    Q,
    ap_rst_n_inv);
  output [6:0]D;
  output dout_vld_reg;
  output pop_1;
  output valid_length;
  output s_ready_t_reg;
  output [60:0]\dout_reg[60]_0 ;
  input wreq_valid;
  input tmp_valid_reg;
  input AWREADY_Dummy;
  input wrsp_ready;
  input \dout_reg[0]_0 ;
  input push;
  input [66:0]\dout_reg[69]_0 ;
  input [4:0]A;
  input ap_clk;
  input [6:0]Q;
  input ap_rst_n_inv;

  wire [4:0]A;
  wire AWREADY_Dummy;
  wire [6:0]D;
  wire [6:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \dout[0]_i_1_n_5 ;
  wire \dout[10]_i_1_n_5 ;
  wire \dout[11]_i_1_n_5 ;
  wire \dout[12]_i_1_n_5 ;
  wire \dout[13]_i_1_n_5 ;
  wire \dout[14]_i_1_n_5 ;
  wire \dout[15]_i_1_n_5 ;
  wire \dout[16]_i_1_n_5 ;
  wire \dout[17]_i_1_n_5 ;
  wire \dout[18]_i_1_n_5 ;
  wire \dout[19]_i_1_n_5 ;
  wire \dout[1]_i_1_n_5 ;
  wire \dout[20]_i_1_n_5 ;
  wire \dout[21]_i_1_n_5 ;
  wire \dout[22]_i_1_n_5 ;
  wire \dout[23]_i_1_n_5 ;
  wire \dout[24]_i_1_n_5 ;
  wire \dout[25]_i_1_n_5 ;
  wire \dout[26]_i_1_n_5 ;
  wire \dout[27]_i_1_n_5 ;
  wire \dout[28]_i_1_n_5 ;
  wire \dout[29]_i_1_n_5 ;
  wire \dout[2]_i_1_n_5 ;
  wire \dout[30]_i_1_n_5 ;
  wire \dout[31]_i_1_n_5 ;
  wire \dout[32]_i_1_n_5 ;
  wire \dout[33]_i_1_n_5 ;
  wire \dout[34]_i_1_n_5 ;
  wire \dout[35]_i_1_n_5 ;
  wire \dout[36]_i_1_n_5 ;
  wire \dout[37]_i_1_n_5 ;
  wire \dout[38]_i_1_n_5 ;
  wire \dout[39]_i_1_n_5 ;
  wire \dout[3]_i_1_n_5 ;
  wire \dout[40]_i_1_n_5 ;
  wire \dout[41]_i_1_n_5 ;
  wire \dout[42]_i_1_n_5 ;
  wire \dout[43]_i_1_n_5 ;
  wire \dout[44]_i_1_n_5 ;
  wire \dout[45]_i_1_n_5 ;
  wire \dout[46]_i_1_n_5 ;
  wire \dout[47]_i_1_n_5 ;
  wire \dout[48]_i_1_n_5 ;
  wire \dout[49]_i_1_n_5 ;
  wire \dout[4]_i_1_n_5 ;
  wire \dout[50]_i_1_n_5 ;
  wire \dout[51]_i_1_n_5 ;
  wire \dout[52]_i_1_n_5 ;
  wire \dout[53]_i_1_n_5 ;
  wire \dout[54]_i_1_n_5 ;
  wire \dout[55]_i_1_n_5 ;
  wire \dout[56]_i_1_n_5 ;
  wire \dout[57]_i_1_n_5 ;
  wire \dout[58]_i_1_n_5 ;
  wire \dout[59]_i_1_n_5 ;
  wire \dout[5]_i_1_n_5 ;
  wire \dout[60]_i_1_n_5 ;
  wire \dout[64]_i_1_n_5 ;
  wire \dout[65]_i_1_n_5 ;
  wire \dout[66]_i_1_n_5 ;
  wire \dout[67]_i_1_n_5 ;
  wire \dout[68]_i_1_n_5 ;
  wire \dout[69]_i_2_n_5 ;
  wire \dout[6]_i_1_n_5 ;
  wire \dout[7]_i_1_n_5 ;
  wire \dout[8]_i_1_n_5 ;
  wire \dout[9]_i_1_n_5 ;
  wire \dout_reg[0]_0 ;
  wire [60:0]\dout_reg[60]_0 ;
  wire [66:0]\dout_reg[69]_0 ;
  wire dout_vld_reg;
  wire \mem_reg[71][0]_srl32__0_n_5 ;
  wire \mem_reg[71][0]_srl32__0_n_6 ;
  wire \mem_reg[71][0]_srl32__1_n_5 ;
  wire \mem_reg[71][0]_srl32_n_5 ;
  wire \mem_reg[71][0]_srl32_n_6 ;
  wire \mem_reg[71][10]_srl32__0_n_5 ;
  wire \mem_reg[71][10]_srl32__0_n_6 ;
  wire \mem_reg[71][10]_srl32__1_n_5 ;
  wire \mem_reg[71][10]_srl32_n_5 ;
  wire \mem_reg[71][10]_srl32_n_6 ;
  wire \mem_reg[71][11]_srl32__0_n_5 ;
  wire \mem_reg[71][11]_srl32__0_n_6 ;
  wire \mem_reg[71][11]_srl32__1_n_5 ;
  wire \mem_reg[71][11]_srl32_n_5 ;
  wire \mem_reg[71][11]_srl32_n_6 ;
  wire \mem_reg[71][12]_srl32__0_n_5 ;
  wire \mem_reg[71][12]_srl32__0_n_6 ;
  wire \mem_reg[71][12]_srl32__1_n_5 ;
  wire \mem_reg[71][12]_srl32_n_5 ;
  wire \mem_reg[71][12]_srl32_n_6 ;
  wire \mem_reg[71][13]_srl32__0_n_5 ;
  wire \mem_reg[71][13]_srl32__0_n_6 ;
  wire \mem_reg[71][13]_srl32__1_n_5 ;
  wire \mem_reg[71][13]_srl32_n_5 ;
  wire \mem_reg[71][13]_srl32_n_6 ;
  wire \mem_reg[71][14]_srl32__0_n_5 ;
  wire \mem_reg[71][14]_srl32__0_n_6 ;
  wire \mem_reg[71][14]_srl32__1_n_5 ;
  wire \mem_reg[71][14]_srl32_n_5 ;
  wire \mem_reg[71][14]_srl32_n_6 ;
  wire \mem_reg[71][15]_srl32__0_n_5 ;
  wire \mem_reg[71][15]_srl32__0_n_6 ;
  wire \mem_reg[71][15]_srl32__1_n_5 ;
  wire \mem_reg[71][15]_srl32_n_5 ;
  wire \mem_reg[71][15]_srl32_n_6 ;
  wire \mem_reg[71][16]_srl32__0_n_5 ;
  wire \mem_reg[71][16]_srl32__0_n_6 ;
  wire \mem_reg[71][16]_srl32__1_n_5 ;
  wire \mem_reg[71][16]_srl32_n_5 ;
  wire \mem_reg[71][16]_srl32_n_6 ;
  wire \mem_reg[71][17]_srl32__0_n_5 ;
  wire \mem_reg[71][17]_srl32__0_n_6 ;
  wire \mem_reg[71][17]_srl32__1_n_5 ;
  wire \mem_reg[71][17]_srl32_n_5 ;
  wire \mem_reg[71][17]_srl32_n_6 ;
  wire \mem_reg[71][18]_srl32__0_n_5 ;
  wire \mem_reg[71][18]_srl32__0_n_6 ;
  wire \mem_reg[71][18]_srl32__1_n_5 ;
  wire \mem_reg[71][18]_srl32_n_5 ;
  wire \mem_reg[71][18]_srl32_n_6 ;
  wire \mem_reg[71][19]_srl32__0_n_5 ;
  wire \mem_reg[71][19]_srl32__0_n_6 ;
  wire \mem_reg[71][19]_srl32__1_n_5 ;
  wire \mem_reg[71][19]_srl32_n_5 ;
  wire \mem_reg[71][19]_srl32_n_6 ;
  wire \mem_reg[71][1]_srl32__0_n_5 ;
  wire \mem_reg[71][1]_srl32__0_n_6 ;
  wire \mem_reg[71][1]_srl32__1_n_5 ;
  wire \mem_reg[71][1]_srl32_n_5 ;
  wire \mem_reg[71][1]_srl32_n_6 ;
  wire \mem_reg[71][20]_srl32__0_n_5 ;
  wire \mem_reg[71][20]_srl32__0_n_6 ;
  wire \mem_reg[71][20]_srl32__1_n_5 ;
  wire \mem_reg[71][20]_srl32_n_5 ;
  wire \mem_reg[71][20]_srl32_n_6 ;
  wire \mem_reg[71][21]_srl32__0_n_5 ;
  wire \mem_reg[71][21]_srl32__0_n_6 ;
  wire \mem_reg[71][21]_srl32__1_n_5 ;
  wire \mem_reg[71][21]_srl32_n_5 ;
  wire \mem_reg[71][21]_srl32_n_6 ;
  wire \mem_reg[71][22]_srl32__0_n_5 ;
  wire \mem_reg[71][22]_srl32__0_n_6 ;
  wire \mem_reg[71][22]_srl32__1_n_5 ;
  wire \mem_reg[71][22]_srl32_n_5 ;
  wire \mem_reg[71][22]_srl32_n_6 ;
  wire \mem_reg[71][23]_srl32__0_n_5 ;
  wire \mem_reg[71][23]_srl32__0_n_6 ;
  wire \mem_reg[71][23]_srl32__1_n_5 ;
  wire \mem_reg[71][23]_srl32_n_5 ;
  wire \mem_reg[71][23]_srl32_n_6 ;
  wire \mem_reg[71][24]_srl32__0_n_5 ;
  wire \mem_reg[71][24]_srl32__0_n_6 ;
  wire \mem_reg[71][24]_srl32__1_n_5 ;
  wire \mem_reg[71][24]_srl32_n_5 ;
  wire \mem_reg[71][24]_srl32_n_6 ;
  wire \mem_reg[71][25]_srl32__0_n_5 ;
  wire \mem_reg[71][25]_srl32__0_n_6 ;
  wire \mem_reg[71][25]_srl32__1_n_5 ;
  wire \mem_reg[71][25]_srl32_n_5 ;
  wire \mem_reg[71][25]_srl32_n_6 ;
  wire \mem_reg[71][26]_srl32__0_n_5 ;
  wire \mem_reg[71][26]_srl32__0_n_6 ;
  wire \mem_reg[71][26]_srl32__1_n_5 ;
  wire \mem_reg[71][26]_srl32_n_5 ;
  wire \mem_reg[71][26]_srl32_n_6 ;
  wire \mem_reg[71][27]_srl32__0_n_5 ;
  wire \mem_reg[71][27]_srl32__0_n_6 ;
  wire \mem_reg[71][27]_srl32__1_n_5 ;
  wire \mem_reg[71][27]_srl32_n_5 ;
  wire \mem_reg[71][27]_srl32_n_6 ;
  wire \mem_reg[71][28]_srl32__0_n_5 ;
  wire \mem_reg[71][28]_srl32__0_n_6 ;
  wire \mem_reg[71][28]_srl32__1_n_5 ;
  wire \mem_reg[71][28]_srl32_n_5 ;
  wire \mem_reg[71][28]_srl32_n_6 ;
  wire \mem_reg[71][29]_srl32__0_n_5 ;
  wire \mem_reg[71][29]_srl32__0_n_6 ;
  wire \mem_reg[71][29]_srl32__1_n_5 ;
  wire \mem_reg[71][29]_srl32_n_5 ;
  wire \mem_reg[71][29]_srl32_n_6 ;
  wire \mem_reg[71][2]_srl32__0_n_5 ;
  wire \mem_reg[71][2]_srl32__0_n_6 ;
  wire \mem_reg[71][2]_srl32__1_n_5 ;
  wire \mem_reg[71][2]_srl32_n_5 ;
  wire \mem_reg[71][2]_srl32_n_6 ;
  wire \mem_reg[71][30]_srl32__0_n_5 ;
  wire \mem_reg[71][30]_srl32__0_n_6 ;
  wire \mem_reg[71][30]_srl32__1_n_5 ;
  wire \mem_reg[71][30]_srl32_n_5 ;
  wire \mem_reg[71][30]_srl32_n_6 ;
  wire \mem_reg[71][31]_srl32__0_n_5 ;
  wire \mem_reg[71][31]_srl32__0_n_6 ;
  wire \mem_reg[71][31]_srl32__1_n_5 ;
  wire \mem_reg[71][31]_srl32_n_5 ;
  wire \mem_reg[71][31]_srl32_n_6 ;
  wire \mem_reg[71][32]_srl32__0_n_5 ;
  wire \mem_reg[71][32]_srl32__0_n_6 ;
  wire \mem_reg[71][32]_srl32__1_n_5 ;
  wire \mem_reg[71][32]_srl32_n_5 ;
  wire \mem_reg[71][32]_srl32_n_6 ;
  wire \mem_reg[71][33]_srl32__0_n_5 ;
  wire \mem_reg[71][33]_srl32__0_n_6 ;
  wire \mem_reg[71][33]_srl32__1_n_5 ;
  wire \mem_reg[71][33]_srl32_n_5 ;
  wire \mem_reg[71][33]_srl32_n_6 ;
  wire \mem_reg[71][34]_srl32__0_n_5 ;
  wire \mem_reg[71][34]_srl32__0_n_6 ;
  wire \mem_reg[71][34]_srl32__1_n_5 ;
  wire \mem_reg[71][34]_srl32_n_5 ;
  wire \mem_reg[71][34]_srl32_n_6 ;
  wire \mem_reg[71][35]_srl32__0_n_5 ;
  wire \mem_reg[71][35]_srl32__0_n_6 ;
  wire \mem_reg[71][35]_srl32__1_n_5 ;
  wire \mem_reg[71][35]_srl32_n_5 ;
  wire \mem_reg[71][35]_srl32_n_6 ;
  wire \mem_reg[71][36]_srl32__0_n_5 ;
  wire \mem_reg[71][36]_srl32__0_n_6 ;
  wire \mem_reg[71][36]_srl32__1_n_5 ;
  wire \mem_reg[71][36]_srl32_n_5 ;
  wire \mem_reg[71][36]_srl32_n_6 ;
  wire \mem_reg[71][37]_srl32__0_n_5 ;
  wire \mem_reg[71][37]_srl32__0_n_6 ;
  wire \mem_reg[71][37]_srl32__1_n_5 ;
  wire \mem_reg[71][37]_srl32_n_5 ;
  wire \mem_reg[71][37]_srl32_n_6 ;
  wire \mem_reg[71][38]_srl32__0_n_5 ;
  wire \mem_reg[71][38]_srl32__0_n_6 ;
  wire \mem_reg[71][38]_srl32__1_n_5 ;
  wire \mem_reg[71][38]_srl32_n_5 ;
  wire \mem_reg[71][38]_srl32_n_6 ;
  wire \mem_reg[71][39]_srl32__0_n_5 ;
  wire \mem_reg[71][39]_srl32__0_n_6 ;
  wire \mem_reg[71][39]_srl32__1_n_5 ;
  wire \mem_reg[71][39]_srl32_n_5 ;
  wire \mem_reg[71][39]_srl32_n_6 ;
  wire \mem_reg[71][3]_srl32__0_n_5 ;
  wire \mem_reg[71][3]_srl32__0_n_6 ;
  wire \mem_reg[71][3]_srl32__1_n_5 ;
  wire \mem_reg[71][3]_srl32_n_5 ;
  wire \mem_reg[71][3]_srl32_n_6 ;
  wire \mem_reg[71][40]_srl32__0_n_5 ;
  wire \mem_reg[71][40]_srl32__0_n_6 ;
  wire \mem_reg[71][40]_srl32__1_n_5 ;
  wire \mem_reg[71][40]_srl32_n_5 ;
  wire \mem_reg[71][40]_srl32_n_6 ;
  wire \mem_reg[71][41]_srl32__0_n_5 ;
  wire \mem_reg[71][41]_srl32__0_n_6 ;
  wire \mem_reg[71][41]_srl32__1_n_5 ;
  wire \mem_reg[71][41]_srl32_n_5 ;
  wire \mem_reg[71][41]_srl32_n_6 ;
  wire \mem_reg[71][42]_srl32__0_n_5 ;
  wire \mem_reg[71][42]_srl32__0_n_6 ;
  wire \mem_reg[71][42]_srl32__1_n_5 ;
  wire \mem_reg[71][42]_srl32_n_5 ;
  wire \mem_reg[71][42]_srl32_n_6 ;
  wire \mem_reg[71][43]_srl32__0_n_5 ;
  wire \mem_reg[71][43]_srl32__0_n_6 ;
  wire \mem_reg[71][43]_srl32__1_n_5 ;
  wire \mem_reg[71][43]_srl32_n_5 ;
  wire \mem_reg[71][43]_srl32_n_6 ;
  wire \mem_reg[71][44]_srl32__0_n_5 ;
  wire \mem_reg[71][44]_srl32__0_n_6 ;
  wire \mem_reg[71][44]_srl32__1_n_5 ;
  wire \mem_reg[71][44]_srl32_n_5 ;
  wire \mem_reg[71][44]_srl32_n_6 ;
  wire \mem_reg[71][45]_srl32__0_n_5 ;
  wire \mem_reg[71][45]_srl32__0_n_6 ;
  wire \mem_reg[71][45]_srl32__1_n_5 ;
  wire \mem_reg[71][45]_srl32_n_5 ;
  wire \mem_reg[71][45]_srl32_n_6 ;
  wire \mem_reg[71][46]_srl32__0_n_5 ;
  wire \mem_reg[71][46]_srl32__0_n_6 ;
  wire \mem_reg[71][46]_srl32__1_n_5 ;
  wire \mem_reg[71][46]_srl32_n_5 ;
  wire \mem_reg[71][46]_srl32_n_6 ;
  wire \mem_reg[71][47]_srl32__0_n_5 ;
  wire \mem_reg[71][47]_srl32__0_n_6 ;
  wire \mem_reg[71][47]_srl32__1_n_5 ;
  wire \mem_reg[71][47]_srl32_n_5 ;
  wire \mem_reg[71][47]_srl32_n_6 ;
  wire \mem_reg[71][48]_srl32__0_n_5 ;
  wire \mem_reg[71][48]_srl32__0_n_6 ;
  wire \mem_reg[71][48]_srl32__1_n_5 ;
  wire \mem_reg[71][48]_srl32_n_5 ;
  wire \mem_reg[71][48]_srl32_n_6 ;
  wire \mem_reg[71][49]_srl32__0_n_5 ;
  wire \mem_reg[71][49]_srl32__0_n_6 ;
  wire \mem_reg[71][49]_srl32__1_n_5 ;
  wire \mem_reg[71][49]_srl32_n_5 ;
  wire \mem_reg[71][49]_srl32_n_6 ;
  wire \mem_reg[71][4]_srl32__0_n_5 ;
  wire \mem_reg[71][4]_srl32__0_n_6 ;
  wire \mem_reg[71][4]_srl32__1_n_5 ;
  wire \mem_reg[71][4]_srl32_n_5 ;
  wire \mem_reg[71][4]_srl32_n_6 ;
  wire \mem_reg[71][50]_srl32__0_n_5 ;
  wire \mem_reg[71][50]_srl32__0_n_6 ;
  wire \mem_reg[71][50]_srl32__1_n_5 ;
  wire \mem_reg[71][50]_srl32_n_5 ;
  wire \mem_reg[71][50]_srl32_n_6 ;
  wire \mem_reg[71][51]_srl32__0_n_5 ;
  wire \mem_reg[71][51]_srl32__0_n_6 ;
  wire \mem_reg[71][51]_srl32__1_n_5 ;
  wire \mem_reg[71][51]_srl32_n_5 ;
  wire \mem_reg[71][51]_srl32_n_6 ;
  wire \mem_reg[71][52]_srl32__0_n_5 ;
  wire \mem_reg[71][52]_srl32__0_n_6 ;
  wire \mem_reg[71][52]_srl32__1_n_5 ;
  wire \mem_reg[71][52]_srl32_n_5 ;
  wire \mem_reg[71][52]_srl32_n_6 ;
  wire \mem_reg[71][53]_srl32__0_n_5 ;
  wire \mem_reg[71][53]_srl32__0_n_6 ;
  wire \mem_reg[71][53]_srl32__1_n_5 ;
  wire \mem_reg[71][53]_srl32_n_5 ;
  wire \mem_reg[71][53]_srl32_n_6 ;
  wire \mem_reg[71][54]_srl32__0_n_5 ;
  wire \mem_reg[71][54]_srl32__0_n_6 ;
  wire \mem_reg[71][54]_srl32__1_n_5 ;
  wire \mem_reg[71][54]_srl32_n_5 ;
  wire \mem_reg[71][54]_srl32_n_6 ;
  wire \mem_reg[71][55]_srl32__0_n_5 ;
  wire \mem_reg[71][55]_srl32__0_n_6 ;
  wire \mem_reg[71][55]_srl32__1_n_5 ;
  wire \mem_reg[71][55]_srl32_n_5 ;
  wire \mem_reg[71][55]_srl32_n_6 ;
  wire \mem_reg[71][56]_srl32__0_n_5 ;
  wire \mem_reg[71][56]_srl32__0_n_6 ;
  wire \mem_reg[71][56]_srl32__1_n_5 ;
  wire \mem_reg[71][56]_srl32_n_5 ;
  wire \mem_reg[71][56]_srl32_n_6 ;
  wire \mem_reg[71][57]_srl32__0_n_5 ;
  wire \mem_reg[71][57]_srl32__0_n_6 ;
  wire \mem_reg[71][57]_srl32__1_n_5 ;
  wire \mem_reg[71][57]_srl32_n_5 ;
  wire \mem_reg[71][57]_srl32_n_6 ;
  wire \mem_reg[71][58]_srl32__0_n_5 ;
  wire \mem_reg[71][58]_srl32__0_n_6 ;
  wire \mem_reg[71][58]_srl32__1_n_5 ;
  wire \mem_reg[71][58]_srl32_n_5 ;
  wire \mem_reg[71][58]_srl32_n_6 ;
  wire \mem_reg[71][59]_srl32__0_n_5 ;
  wire \mem_reg[71][59]_srl32__0_n_6 ;
  wire \mem_reg[71][59]_srl32__1_n_5 ;
  wire \mem_reg[71][59]_srl32_n_5 ;
  wire \mem_reg[71][59]_srl32_n_6 ;
  wire \mem_reg[71][5]_srl32__0_n_5 ;
  wire \mem_reg[71][5]_srl32__0_n_6 ;
  wire \mem_reg[71][5]_srl32__1_n_5 ;
  wire \mem_reg[71][5]_srl32_n_5 ;
  wire \mem_reg[71][5]_srl32_n_6 ;
  wire \mem_reg[71][60]_srl32__0_n_5 ;
  wire \mem_reg[71][60]_srl32__0_n_6 ;
  wire \mem_reg[71][60]_srl32__1_n_5 ;
  wire \mem_reg[71][60]_srl32_n_5 ;
  wire \mem_reg[71][60]_srl32_n_6 ;
  wire \mem_reg[71][64]_srl32__0_n_5 ;
  wire \mem_reg[71][64]_srl32__0_n_6 ;
  wire \mem_reg[71][64]_srl32__1_n_5 ;
  wire \mem_reg[71][64]_srl32_n_5 ;
  wire \mem_reg[71][64]_srl32_n_6 ;
  wire \mem_reg[71][65]_srl32__0_n_5 ;
  wire \mem_reg[71][65]_srl32__0_n_6 ;
  wire \mem_reg[71][65]_srl32__1_n_5 ;
  wire \mem_reg[71][65]_srl32_n_5 ;
  wire \mem_reg[71][65]_srl32_n_6 ;
  wire \mem_reg[71][66]_srl32__0_n_5 ;
  wire \mem_reg[71][66]_srl32__0_n_6 ;
  wire \mem_reg[71][66]_srl32__1_n_5 ;
  wire \mem_reg[71][66]_srl32_n_5 ;
  wire \mem_reg[71][66]_srl32_n_6 ;
  wire \mem_reg[71][67]_srl32__0_n_5 ;
  wire \mem_reg[71][67]_srl32__0_n_6 ;
  wire \mem_reg[71][67]_srl32__1_n_5 ;
  wire \mem_reg[71][67]_srl32_n_5 ;
  wire \mem_reg[71][67]_srl32_n_6 ;
  wire \mem_reg[71][68]_srl32__0_n_5 ;
  wire \mem_reg[71][68]_srl32__0_n_6 ;
  wire \mem_reg[71][68]_srl32__1_n_5 ;
  wire \mem_reg[71][68]_srl32_n_5 ;
  wire \mem_reg[71][68]_srl32_n_6 ;
  wire \mem_reg[71][69]_srl32__0_n_5 ;
  wire \mem_reg[71][69]_srl32__0_n_6 ;
  wire \mem_reg[71][69]_srl32__1_n_5 ;
  wire \mem_reg[71][69]_srl32_n_5 ;
  wire \mem_reg[71][69]_srl32_n_6 ;
  wire \mem_reg[71][6]_srl32__0_n_5 ;
  wire \mem_reg[71][6]_srl32__0_n_6 ;
  wire \mem_reg[71][6]_srl32__1_n_5 ;
  wire \mem_reg[71][6]_srl32_n_5 ;
  wire \mem_reg[71][6]_srl32_n_6 ;
  wire \mem_reg[71][7]_srl32__0_n_5 ;
  wire \mem_reg[71][7]_srl32__0_n_6 ;
  wire \mem_reg[71][7]_srl32__1_n_5 ;
  wire \mem_reg[71][7]_srl32_n_5 ;
  wire \mem_reg[71][7]_srl32_n_6 ;
  wire \mem_reg[71][8]_srl32__0_n_5 ;
  wire \mem_reg[71][8]_srl32__0_n_6 ;
  wire \mem_reg[71][8]_srl32__1_n_5 ;
  wire \mem_reg[71][8]_srl32_n_5 ;
  wire \mem_reg[71][8]_srl32_n_6 ;
  wire \mem_reg[71][9]_srl32__0_n_5 ;
  wire \mem_reg[71][9]_srl32__0_n_6 ;
  wire \mem_reg[71][9]_srl32__1_n_5 ;
  wire \mem_reg[71][9]_srl32_n_5 ;
  wire \mem_reg[71][9]_srl32_n_6 ;
  wire pop_1;
  wire push;
  wire s_ready_t_reg;
  wire tmp_valid_reg;
  wire valid_length;
  wire [5:0]wreq_len;
  wire wreq_valid;
  wire wrsp_ready;
  wire \NLW_mem_reg[71][0]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[71][10]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[71][11]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[71][12]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[71][13]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[71][14]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[71][15]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[71][16]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[71][17]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[71][18]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[71][19]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[71][1]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[71][20]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[71][21]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[71][22]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[71][23]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[71][24]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[71][25]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[71][26]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[71][27]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[71][28]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[71][29]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[71][2]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[71][30]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[71][31]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[71][32]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[71][33]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[71][34]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[71][35]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[71][36]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[71][37]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[71][38]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[71][39]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[71][3]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[71][40]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[71][41]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[71][42]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[71][43]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[71][44]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[71][45]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[71][46]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[71][47]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[71][48]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[71][49]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[71][4]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[71][50]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[71][51]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[71][52]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[71][53]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[71][54]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[71][55]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[71][56]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[71][57]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[71][58]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[71][59]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[71][5]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[71][60]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[71][64]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[71][65]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[71][66]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[71][67]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[71][68]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[71][69]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[71][6]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[71][7]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[71][8]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[71][9]_srl32__1_Q31_UNCONNECTED ;

  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[0]_i_1 
       (.I0(\mem_reg[71][0]_srl32__1_n_5 ),
        .I1(Q[6]),
        .I2(\mem_reg[71][0]_srl32__0_n_5 ),
        .I3(Q[5]),
        .I4(\mem_reg[71][0]_srl32_n_5 ),
        .O(\dout[0]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[10]_i_1 
       (.I0(\mem_reg[71][10]_srl32__1_n_5 ),
        .I1(Q[6]),
        .I2(\mem_reg[71][10]_srl32__0_n_5 ),
        .I3(Q[5]),
        .I4(\mem_reg[71][10]_srl32_n_5 ),
        .O(\dout[10]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[11]_i_1 
       (.I0(\mem_reg[71][11]_srl32__1_n_5 ),
        .I1(Q[6]),
        .I2(\mem_reg[71][11]_srl32__0_n_5 ),
        .I3(Q[5]),
        .I4(\mem_reg[71][11]_srl32_n_5 ),
        .O(\dout[11]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[12]_i_1 
       (.I0(\mem_reg[71][12]_srl32__1_n_5 ),
        .I1(Q[6]),
        .I2(\mem_reg[71][12]_srl32__0_n_5 ),
        .I3(Q[5]),
        .I4(\mem_reg[71][12]_srl32_n_5 ),
        .O(\dout[12]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[13]_i_1 
       (.I0(\mem_reg[71][13]_srl32__1_n_5 ),
        .I1(Q[6]),
        .I2(\mem_reg[71][13]_srl32__0_n_5 ),
        .I3(Q[5]),
        .I4(\mem_reg[71][13]_srl32_n_5 ),
        .O(\dout[13]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[14]_i_1 
       (.I0(\mem_reg[71][14]_srl32__1_n_5 ),
        .I1(Q[6]),
        .I2(\mem_reg[71][14]_srl32__0_n_5 ),
        .I3(Q[5]),
        .I4(\mem_reg[71][14]_srl32_n_5 ),
        .O(\dout[14]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[15]_i_1 
       (.I0(\mem_reg[71][15]_srl32__1_n_5 ),
        .I1(Q[6]),
        .I2(\mem_reg[71][15]_srl32__0_n_5 ),
        .I3(Q[5]),
        .I4(\mem_reg[71][15]_srl32_n_5 ),
        .O(\dout[15]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[16]_i_1 
       (.I0(\mem_reg[71][16]_srl32__1_n_5 ),
        .I1(Q[6]),
        .I2(\mem_reg[71][16]_srl32__0_n_5 ),
        .I3(Q[5]),
        .I4(\mem_reg[71][16]_srl32_n_5 ),
        .O(\dout[16]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[17]_i_1 
       (.I0(\mem_reg[71][17]_srl32__1_n_5 ),
        .I1(Q[6]),
        .I2(\mem_reg[71][17]_srl32__0_n_5 ),
        .I3(Q[5]),
        .I4(\mem_reg[71][17]_srl32_n_5 ),
        .O(\dout[17]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[18]_i_1 
       (.I0(\mem_reg[71][18]_srl32__1_n_5 ),
        .I1(Q[6]),
        .I2(\mem_reg[71][18]_srl32__0_n_5 ),
        .I3(Q[5]),
        .I4(\mem_reg[71][18]_srl32_n_5 ),
        .O(\dout[18]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[19]_i_1 
       (.I0(\mem_reg[71][19]_srl32__1_n_5 ),
        .I1(Q[6]),
        .I2(\mem_reg[71][19]_srl32__0_n_5 ),
        .I3(Q[5]),
        .I4(\mem_reg[71][19]_srl32_n_5 ),
        .O(\dout[19]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[1]_i_1 
       (.I0(\mem_reg[71][1]_srl32__1_n_5 ),
        .I1(Q[6]),
        .I2(\mem_reg[71][1]_srl32__0_n_5 ),
        .I3(Q[5]),
        .I4(\mem_reg[71][1]_srl32_n_5 ),
        .O(\dout[1]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[20]_i_1 
       (.I0(\mem_reg[71][20]_srl32__1_n_5 ),
        .I1(Q[6]),
        .I2(\mem_reg[71][20]_srl32__0_n_5 ),
        .I3(Q[5]),
        .I4(\mem_reg[71][20]_srl32_n_5 ),
        .O(\dout[20]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[21]_i_1 
       (.I0(\mem_reg[71][21]_srl32__1_n_5 ),
        .I1(Q[6]),
        .I2(\mem_reg[71][21]_srl32__0_n_5 ),
        .I3(Q[5]),
        .I4(\mem_reg[71][21]_srl32_n_5 ),
        .O(\dout[21]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[22]_i_1 
       (.I0(\mem_reg[71][22]_srl32__1_n_5 ),
        .I1(Q[6]),
        .I2(\mem_reg[71][22]_srl32__0_n_5 ),
        .I3(Q[5]),
        .I4(\mem_reg[71][22]_srl32_n_5 ),
        .O(\dout[22]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[23]_i_1 
       (.I0(\mem_reg[71][23]_srl32__1_n_5 ),
        .I1(Q[6]),
        .I2(\mem_reg[71][23]_srl32__0_n_5 ),
        .I3(Q[5]),
        .I4(\mem_reg[71][23]_srl32_n_5 ),
        .O(\dout[23]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[24]_i_1 
       (.I0(\mem_reg[71][24]_srl32__1_n_5 ),
        .I1(Q[6]),
        .I2(\mem_reg[71][24]_srl32__0_n_5 ),
        .I3(Q[5]),
        .I4(\mem_reg[71][24]_srl32_n_5 ),
        .O(\dout[24]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[25]_i_1 
       (.I0(\mem_reg[71][25]_srl32__1_n_5 ),
        .I1(Q[6]),
        .I2(\mem_reg[71][25]_srl32__0_n_5 ),
        .I3(Q[5]),
        .I4(\mem_reg[71][25]_srl32_n_5 ),
        .O(\dout[25]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[26]_i_1 
       (.I0(\mem_reg[71][26]_srl32__1_n_5 ),
        .I1(Q[6]),
        .I2(\mem_reg[71][26]_srl32__0_n_5 ),
        .I3(Q[5]),
        .I4(\mem_reg[71][26]_srl32_n_5 ),
        .O(\dout[26]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[27]_i_1 
       (.I0(\mem_reg[71][27]_srl32__1_n_5 ),
        .I1(Q[6]),
        .I2(\mem_reg[71][27]_srl32__0_n_5 ),
        .I3(Q[5]),
        .I4(\mem_reg[71][27]_srl32_n_5 ),
        .O(\dout[27]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[28]_i_1 
       (.I0(\mem_reg[71][28]_srl32__1_n_5 ),
        .I1(Q[6]),
        .I2(\mem_reg[71][28]_srl32__0_n_5 ),
        .I3(Q[5]),
        .I4(\mem_reg[71][28]_srl32_n_5 ),
        .O(\dout[28]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[29]_i_1 
       (.I0(\mem_reg[71][29]_srl32__1_n_5 ),
        .I1(Q[6]),
        .I2(\mem_reg[71][29]_srl32__0_n_5 ),
        .I3(Q[5]),
        .I4(\mem_reg[71][29]_srl32_n_5 ),
        .O(\dout[29]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[2]_i_1 
       (.I0(\mem_reg[71][2]_srl32__1_n_5 ),
        .I1(Q[6]),
        .I2(\mem_reg[71][2]_srl32__0_n_5 ),
        .I3(Q[5]),
        .I4(\mem_reg[71][2]_srl32_n_5 ),
        .O(\dout[2]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[30]_i_1 
       (.I0(\mem_reg[71][30]_srl32__1_n_5 ),
        .I1(Q[6]),
        .I2(\mem_reg[71][30]_srl32__0_n_5 ),
        .I3(Q[5]),
        .I4(\mem_reg[71][30]_srl32_n_5 ),
        .O(\dout[30]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[31]_i_1 
       (.I0(\mem_reg[71][31]_srl32__1_n_5 ),
        .I1(Q[6]),
        .I2(\mem_reg[71][31]_srl32__0_n_5 ),
        .I3(Q[5]),
        .I4(\mem_reg[71][31]_srl32_n_5 ),
        .O(\dout[31]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[32]_i_1 
       (.I0(\mem_reg[71][32]_srl32__1_n_5 ),
        .I1(Q[6]),
        .I2(\mem_reg[71][32]_srl32__0_n_5 ),
        .I3(Q[5]),
        .I4(\mem_reg[71][32]_srl32_n_5 ),
        .O(\dout[32]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[33]_i_1 
       (.I0(\mem_reg[71][33]_srl32__1_n_5 ),
        .I1(Q[6]),
        .I2(\mem_reg[71][33]_srl32__0_n_5 ),
        .I3(Q[5]),
        .I4(\mem_reg[71][33]_srl32_n_5 ),
        .O(\dout[33]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[34]_i_1 
       (.I0(\mem_reg[71][34]_srl32__1_n_5 ),
        .I1(Q[6]),
        .I2(\mem_reg[71][34]_srl32__0_n_5 ),
        .I3(Q[5]),
        .I4(\mem_reg[71][34]_srl32_n_5 ),
        .O(\dout[34]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[35]_i_1 
       (.I0(\mem_reg[71][35]_srl32__1_n_5 ),
        .I1(Q[6]),
        .I2(\mem_reg[71][35]_srl32__0_n_5 ),
        .I3(Q[5]),
        .I4(\mem_reg[71][35]_srl32_n_5 ),
        .O(\dout[35]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[36]_i_1 
       (.I0(\mem_reg[71][36]_srl32__1_n_5 ),
        .I1(Q[6]),
        .I2(\mem_reg[71][36]_srl32__0_n_5 ),
        .I3(Q[5]),
        .I4(\mem_reg[71][36]_srl32_n_5 ),
        .O(\dout[36]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[37]_i_1 
       (.I0(\mem_reg[71][37]_srl32__1_n_5 ),
        .I1(Q[6]),
        .I2(\mem_reg[71][37]_srl32__0_n_5 ),
        .I3(Q[5]),
        .I4(\mem_reg[71][37]_srl32_n_5 ),
        .O(\dout[37]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[38]_i_1 
       (.I0(\mem_reg[71][38]_srl32__1_n_5 ),
        .I1(Q[6]),
        .I2(\mem_reg[71][38]_srl32__0_n_5 ),
        .I3(Q[5]),
        .I4(\mem_reg[71][38]_srl32_n_5 ),
        .O(\dout[38]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[39]_i_1 
       (.I0(\mem_reg[71][39]_srl32__1_n_5 ),
        .I1(Q[6]),
        .I2(\mem_reg[71][39]_srl32__0_n_5 ),
        .I3(Q[5]),
        .I4(\mem_reg[71][39]_srl32_n_5 ),
        .O(\dout[39]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[3]_i_1 
       (.I0(\mem_reg[71][3]_srl32__1_n_5 ),
        .I1(Q[6]),
        .I2(\mem_reg[71][3]_srl32__0_n_5 ),
        .I3(Q[5]),
        .I4(\mem_reg[71][3]_srl32_n_5 ),
        .O(\dout[3]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[40]_i_1 
       (.I0(\mem_reg[71][40]_srl32__1_n_5 ),
        .I1(Q[6]),
        .I2(\mem_reg[71][40]_srl32__0_n_5 ),
        .I3(Q[5]),
        .I4(\mem_reg[71][40]_srl32_n_5 ),
        .O(\dout[40]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[41]_i_1 
       (.I0(\mem_reg[71][41]_srl32__1_n_5 ),
        .I1(Q[6]),
        .I2(\mem_reg[71][41]_srl32__0_n_5 ),
        .I3(Q[5]),
        .I4(\mem_reg[71][41]_srl32_n_5 ),
        .O(\dout[41]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[42]_i_1 
       (.I0(\mem_reg[71][42]_srl32__1_n_5 ),
        .I1(Q[6]),
        .I2(\mem_reg[71][42]_srl32__0_n_5 ),
        .I3(Q[5]),
        .I4(\mem_reg[71][42]_srl32_n_5 ),
        .O(\dout[42]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[43]_i_1 
       (.I0(\mem_reg[71][43]_srl32__1_n_5 ),
        .I1(Q[6]),
        .I2(\mem_reg[71][43]_srl32__0_n_5 ),
        .I3(Q[5]),
        .I4(\mem_reg[71][43]_srl32_n_5 ),
        .O(\dout[43]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[44]_i_1 
       (.I0(\mem_reg[71][44]_srl32__1_n_5 ),
        .I1(Q[6]),
        .I2(\mem_reg[71][44]_srl32__0_n_5 ),
        .I3(Q[5]),
        .I4(\mem_reg[71][44]_srl32_n_5 ),
        .O(\dout[44]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[45]_i_1 
       (.I0(\mem_reg[71][45]_srl32__1_n_5 ),
        .I1(Q[6]),
        .I2(\mem_reg[71][45]_srl32__0_n_5 ),
        .I3(Q[5]),
        .I4(\mem_reg[71][45]_srl32_n_5 ),
        .O(\dout[45]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[46]_i_1 
       (.I0(\mem_reg[71][46]_srl32__1_n_5 ),
        .I1(Q[6]),
        .I2(\mem_reg[71][46]_srl32__0_n_5 ),
        .I3(Q[5]),
        .I4(\mem_reg[71][46]_srl32_n_5 ),
        .O(\dout[46]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[47]_i_1 
       (.I0(\mem_reg[71][47]_srl32__1_n_5 ),
        .I1(Q[6]),
        .I2(\mem_reg[71][47]_srl32__0_n_5 ),
        .I3(Q[5]),
        .I4(\mem_reg[71][47]_srl32_n_5 ),
        .O(\dout[47]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[48]_i_1 
       (.I0(\mem_reg[71][48]_srl32__1_n_5 ),
        .I1(Q[6]),
        .I2(\mem_reg[71][48]_srl32__0_n_5 ),
        .I3(Q[5]),
        .I4(\mem_reg[71][48]_srl32_n_5 ),
        .O(\dout[48]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[49]_i_1 
       (.I0(\mem_reg[71][49]_srl32__1_n_5 ),
        .I1(Q[6]),
        .I2(\mem_reg[71][49]_srl32__0_n_5 ),
        .I3(Q[5]),
        .I4(\mem_reg[71][49]_srl32_n_5 ),
        .O(\dout[49]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[4]_i_1 
       (.I0(\mem_reg[71][4]_srl32__1_n_5 ),
        .I1(Q[6]),
        .I2(\mem_reg[71][4]_srl32__0_n_5 ),
        .I3(Q[5]),
        .I4(\mem_reg[71][4]_srl32_n_5 ),
        .O(\dout[4]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[50]_i_1 
       (.I0(\mem_reg[71][50]_srl32__1_n_5 ),
        .I1(Q[6]),
        .I2(\mem_reg[71][50]_srl32__0_n_5 ),
        .I3(Q[5]),
        .I4(\mem_reg[71][50]_srl32_n_5 ),
        .O(\dout[50]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[51]_i_1 
       (.I0(\mem_reg[71][51]_srl32__1_n_5 ),
        .I1(Q[6]),
        .I2(\mem_reg[71][51]_srl32__0_n_5 ),
        .I3(Q[5]),
        .I4(\mem_reg[71][51]_srl32_n_5 ),
        .O(\dout[51]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[52]_i_1 
       (.I0(\mem_reg[71][52]_srl32__1_n_5 ),
        .I1(Q[6]),
        .I2(\mem_reg[71][52]_srl32__0_n_5 ),
        .I3(Q[5]),
        .I4(\mem_reg[71][52]_srl32_n_5 ),
        .O(\dout[52]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[53]_i_1 
       (.I0(\mem_reg[71][53]_srl32__1_n_5 ),
        .I1(Q[6]),
        .I2(\mem_reg[71][53]_srl32__0_n_5 ),
        .I3(Q[5]),
        .I4(\mem_reg[71][53]_srl32_n_5 ),
        .O(\dout[53]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[54]_i_1 
       (.I0(\mem_reg[71][54]_srl32__1_n_5 ),
        .I1(Q[6]),
        .I2(\mem_reg[71][54]_srl32__0_n_5 ),
        .I3(Q[5]),
        .I4(\mem_reg[71][54]_srl32_n_5 ),
        .O(\dout[54]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[55]_i_1 
       (.I0(\mem_reg[71][55]_srl32__1_n_5 ),
        .I1(Q[6]),
        .I2(\mem_reg[71][55]_srl32__0_n_5 ),
        .I3(Q[5]),
        .I4(\mem_reg[71][55]_srl32_n_5 ),
        .O(\dout[55]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[56]_i_1 
       (.I0(\mem_reg[71][56]_srl32__1_n_5 ),
        .I1(Q[6]),
        .I2(\mem_reg[71][56]_srl32__0_n_5 ),
        .I3(Q[5]),
        .I4(\mem_reg[71][56]_srl32_n_5 ),
        .O(\dout[56]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[57]_i_1 
       (.I0(\mem_reg[71][57]_srl32__1_n_5 ),
        .I1(Q[6]),
        .I2(\mem_reg[71][57]_srl32__0_n_5 ),
        .I3(Q[5]),
        .I4(\mem_reg[71][57]_srl32_n_5 ),
        .O(\dout[57]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[58]_i_1 
       (.I0(\mem_reg[71][58]_srl32__1_n_5 ),
        .I1(Q[6]),
        .I2(\mem_reg[71][58]_srl32__0_n_5 ),
        .I3(Q[5]),
        .I4(\mem_reg[71][58]_srl32_n_5 ),
        .O(\dout[58]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[59]_i_1 
       (.I0(\mem_reg[71][59]_srl32__1_n_5 ),
        .I1(Q[6]),
        .I2(\mem_reg[71][59]_srl32__0_n_5 ),
        .I3(Q[5]),
        .I4(\mem_reg[71][59]_srl32_n_5 ),
        .O(\dout[59]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[5]_i_1 
       (.I0(\mem_reg[71][5]_srl32__1_n_5 ),
        .I1(Q[6]),
        .I2(\mem_reg[71][5]_srl32__0_n_5 ),
        .I3(Q[5]),
        .I4(\mem_reg[71][5]_srl32_n_5 ),
        .O(\dout[5]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[60]_i_1 
       (.I0(\mem_reg[71][60]_srl32__1_n_5 ),
        .I1(Q[6]),
        .I2(\mem_reg[71][60]_srl32__0_n_5 ),
        .I3(Q[5]),
        .I4(\mem_reg[71][60]_srl32_n_5 ),
        .O(\dout[60]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[64]_i_1 
       (.I0(\mem_reg[71][64]_srl32__1_n_5 ),
        .I1(Q[6]),
        .I2(\mem_reg[71][64]_srl32__0_n_5 ),
        .I3(Q[5]),
        .I4(\mem_reg[71][64]_srl32_n_5 ),
        .O(\dout[64]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[65]_i_1 
       (.I0(\mem_reg[71][65]_srl32__1_n_5 ),
        .I1(Q[6]),
        .I2(\mem_reg[71][65]_srl32__0_n_5 ),
        .I3(Q[5]),
        .I4(\mem_reg[71][65]_srl32_n_5 ),
        .O(\dout[65]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[66]_i_1 
       (.I0(\mem_reg[71][66]_srl32__1_n_5 ),
        .I1(Q[6]),
        .I2(\mem_reg[71][66]_srl32__0_n_5 ),
        .I3(Q[5]),
        .I4(\mem_reg[71][66]_srl32_n_5 ),
        .O(\dout[66]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[67]_i_1 
       (.I0(\mem_reg[71][67]_srl32__1_n_5 ),
        .I1(Q[6]),
        .I2(\mem_reg[71][67]_srl32__0_n_5 ),
        .I3(Q[5]),
        .I4(\mem_reg[71][67]_srl32_n_5 ),
        .O(\dout[67]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[68]_i_1 
       (.I0(\mem_reg[71][68]_srl32__1_n_5 ),
        .I1(Q[6]),
        .I2(\mem_reg[71][68]_srl32__0_n_5 ),
        .I3(Q[5]),
        .I4(\mem_reg[71][68]_srl32_n_5 ),
        .O(\dout[68]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h8088AAAA)) 
    \dout[69]_i_1__0 
       (.I0(\dout_reg[0]_0 ),
        .I1(wrsp_ready),
        .I2(AWREADY_Dummy),
        .I3(tmp_valid_reg),
        .I4(wreq_valid),
        .O(pop_1));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[69]_i_2 
       (.I0(\mem_reg[71][69]_srl32__1_n_5 ),
        .I1(Q[6]),
        .I2(\mem_reg[71][69]_srl32__0_n_5 ),
        .I3(Q[5]),
        .I4(\mem_reg[71][69]_srl32_n_5 ),
        .O(\dout[69]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[6]_i_1 
       (.I0(\mem_reg[71][6]_srl32__1_n_5 ),
        .I1(Q[6]),
        .I2(\mem_reg[71][6]_srl32__0_n_5 ),
        .I3(Q[5]),
        .I4(\mem_reg[71][6]_srl32_n_5 ),
        .O(\dout[6]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[7]_i_1 
       (.I0(\mem_reg[71][7]_srl32__1_n_5 ),
        .I1(Q[6]),
        .I2(\mem_reg[71][7]_srl32__0_n_5 ),
        .I3(Q[5]),
        .I4(\mem_reg[71][7]_srl32_n_5 ),
        .O(\dout[7]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[8]_i_1 
       (.I0(\mem_reg[71][8]_srl32__1_n_5 ),
        .I1(Q[6]),
        .I2(\mem_reg[71][8]_srl32__0_n_5 ),
        .I3(Q[5]),
        .I4(\mem_reg[71][8]_srl32_n_5 ),
        .O(\dout[8]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dout[9]_i_1 
       (.I0(\mem_reg[71][9]_srl32__1_n_5 ),
        .I1(Q[6]),
        .I2(\mem_reg[71][9]_srl32__0_n_5 ),
        .I3(Q[5]),
        .I4(\mem_reg[71][9]_srl32_n_5 ),
        .O(\dout[9]_i_1_n_5 ));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[0]_i_1_n_5 ),
        .Q(\dout_reg[60]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[10]_i_1_n_5 ),
        .Q(\dout_reg[60]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[11]_i_1_n_5 ),
        .Q(\dout_reg[60]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[12]_i_1_n_5 ),
        .Q(\dout_reg[60]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[13]_i_1_n_5 ),
        .Q(\dout_reg[60]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[14]_i_1_n_5 ),
        .Q(\dout_reg[60]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[15]_i_1_n_5 ),
        .Q(\dout_reg[60]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[16]_i_1_n_5 ),
        .Q(\dout_reg[60]_0 [16]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[17] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[17]_i_1_n_5 ),
        .Q(\dout_reg[60]_0 [17]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[18] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[18]_i_1_n_5 ),
        .Q(\dout_reg[60]_0 [18]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[19] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[19]_i_1_n_5 ),
        .Q(\dout_reg[60]_0 [19]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[1]_i_1_n_5 ),
        .Q(\dout_reg[60]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[20] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[20]_i_1_n_5 ),
        .Q(\dout_reg[60]_0 [20]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[21] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[21]_i_1_n_5 ),
        .Q(\dout_reg[60]_0 [21]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[22] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[22]_i_1_n_5 ),
        .Q(\dout_reg[60]_0 [22]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[23] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[23]_i_1_n_5 ),
        .Q(\dout_reg[60]_0 [23]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[24] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[24]_i_1_n_5 ),
        .Q(\dout_reg[60]_0 [24]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[25] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[25]_i_1_n_5 ),
        .Q(\dout_reg[60]_0 [25]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[26] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[26]_i_1_n_5 ),
        .Q(\dout_reg[60]_0 [26]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[27] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[27]_i_1_n_5 ),
        .Q(\dout_reg[60]_0 [27]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[28] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[28]_i_1_n_5 ),
        .Q(\dout_reg[60]_0 [28]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[29] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[29]_i_1_n_5 ),
        .Q(\dout_reg[60]_0 [29]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[2]_i_1_n_5 ),
        .Q(\dout_reg[60]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[30] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[30]_i_1_n_5 ),
        .Q(\dout_reg[60]_0 [30]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[31] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[31]_i_1_n_5 ),
        .Q(\dout_reg[60]_0 [31]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[32] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[32]_i_1_n_5 ),
        .Q(\dout_reg[60]_0 [32]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[33] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[33]_i_1_n_5 ),
        .Q(\dout_reg[60]_0 [33]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[34] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[34]_i_1_n_5 ),
        .Q(\dout_reg[60]_0 [34]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[35] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[35]_i_1_n_5 ),
        .Q(\dout_reg[60]_0 [35]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[36] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[36]_i_1_n_5 ),
        .Q(\dout_reg[60]_0 [36]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[37] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[37]_i_1_n_5 ),
        .Q(\dout_reg[60]_0 [37]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[38] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[38]_i_1_n_5 ),
        .Q(\dout_reg[60]_0 [38]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[39] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[39]_i_1_n_5 ),
        .Q(\dout_reg[60]_0 [39]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[3]_i_1_n_5 ),
        .Q(\dout_reg[60]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[40] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[40]_i_1_n_5 ),
        .Q(\dout_reg[60]_0 [40]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[41] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[41]_i_1_n_5 ),
        .Q(\dout_reg[60]_0 [41]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[42] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[42]_i_1_n_5 ),
        .Q(\dout_reg[60]_0 [42]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[43] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[43]_i_1_n_5 ),
        .Q(\dout_reg[60]_0 [43]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[44] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[44]_i_1_n_5 ),
        .Q(\dout_reg[60]_0 [44]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[45] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[45]_i_1_n_5 ),
        .Q(\dout_reg[60]_0 [45]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[46] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[46]_i_1_n_5 ),
        .Q(\dout_reg[60]_0 [46]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[47] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[47]_i_1_n_5 ),
        .Q(\dout_reg[60]_0 [47]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[48] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[48]_i_1_n_5 ),
        .Q(\dout_reg[60]_0 [48]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[49] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[49]_i_1_n_5 ),
        .Q(\dout_reg[60]_0 [49]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[4]_i_1_n_5 ),
        .Q(\dout_reg[60]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[50] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[50]_i_1_n_5 ),
        .Q(\dout_reg[60]_0 [50]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[51] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[51]_i_1_n_5 ),
        .Q(\dout_reg[60]_0 [51]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[52] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[52]_i_1_n_5 ),
        .Q(\dout_reg[60]_0 [52]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[53] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[53]_i_1_n_5 ),
        .Q(\dout_reg[60]_0 [53]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[54] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[54]_i_1_n_5 ),
        .Q(\dout_reg[60]_0 [54]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[55] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[55]_i_1_n_5 ),
        .Q(\dout_reg[60]_0 [55]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[56] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[56]_i_1_n_5 ),
        .Q(\dout_reg[60]_0 [56]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[57] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[57]_i_1_n_5 ),
        .Q(\dout_reg[60]_0 [57]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[58] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[58]_i_1_n_5 ),
        .Q(\dout_reg[60]_0 [58]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[59] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[59]_i_1_n_5 ),
        .Q(\dout_reg[60]_0 [59]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[5]_i_1_n_5 ),
        .Q(\dout_reg[60]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[60] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[60]_i_1_n_5 ),
        .Q(\dout_reg[60]_0 [60]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[64] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[64]_i_1_n_5 ),
        .Q(wreq_len[0]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[65] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[65]_i_1_n_5 ),
        .Q(wreq_len[1]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[66] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[66]_i_1_n_5 ),
        .Q(wreq_len[2]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[67] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[67]_i_1_n_5 ),
        .Q(wreq_len[3]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[68] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[68]_i_1_n_5 ),
        .Q(wreq_len[4]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[69] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[69]_i_2_n_5 ),
        .Q(wreq_len[5]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[6]_i_1_n_5 ),
        .Q(\dout_reg[60]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[7]_i_1_n_5 ),
        .Q(\dout_reg[60]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[8]_i_1_n_5 ),
        .Q(\dout_reg[60]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(pop_1),
        .D(\dout[9]_i_1_n_5 ),
        .Q(\dout_reg[60]_0 [9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT4 #(
    .INIT(16'hA200)) 
    \mem_reg[30][0]_srl31_i_1 
       (.I0(wreq_valid),
        .I1(tmp_valid_reg),
        .I2(AWREADY_Dummy),
        .I3(wrsp_ready),
        .O(dout_vld_reg));
  LUT1 #(
    .INIT(2'h1)) 
    \mem_reg[30][0]_srl31_i_2 
       (.I0(D[6]),
        .O(valid_length));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][0]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][0]_srl32 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[69]_0 [0]),
        .Q(\mem_reg[71][0]_srl32_n_5 ),
        .Q31(\mem_reg[71][0]_srl32_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][0]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][0]_srl32__0 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[71][0]_srl32_n_6 ),
        .Q(\mem_reg[71][0]_srl32__0_n_5 ),
        .Q31(\mem_reg[71][0]_srl32__0_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][0]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][0]_srl32__1 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[71][0]_srl32__0_n_6 ),
        .Q(\mem_reg[71][0]_srl32__1_n_5 ),
        .Q31(\NLW_mem_reg[71][0]_srl32__1_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][10]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][10]_srl32 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[69]_0 [10]),
        .Q(\mem_reg[71][10]_srl32_n_5 ),
        .Q31(\mem_reg[71][10]_srl32_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][10]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][10]_srl32__0 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[71][10]_srl32_n_6 ),
        .Q(\mem_reg[71][10]_srl32__0_n_5 ),
        .Q31(\mem_reg[71][10]_srl32__0_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][10]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][10]_srl32__1 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[71][10]_srl32__0_n_6 ),
        .Q(\mem_reg[71][10]_srl32__1_n_5 ),
        .Q31(\NLW_mem_reg[71][10]_srl32__1_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][11]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][11]_srl32 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[69]_0 [11]),
        .Q(\mem_reg[71][11]_srl32_n_5 ),
        .Q31(\mem_reg[71][11]_srl32_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][11]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][11]_srl32__0 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[71][11]_srl32_n_6 ),
        .Q(\mem_reg[71][11]_srl32__0_n_5 ),
        .Q31(\mem_reg[71][11]_srl32__0_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][11]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][11]_srl32__1 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[71][11]_srl32__0_n_6 ),
        .Q(\mem_reg[71][11]_srl32__1_n_5 ),
        .Q31(\NLW_mem_reg[71][11]_srl32__1_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][12]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][12]_srl32 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[69]_0 [12]),
        .Q(\mem_reg[71][12]_srl32_n_5 ),
        .Q31(\mem_reg[71][12]_srl32_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][12]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][12]_srl32__0 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[71][12]_srl32_n_6 ),
        .Q(\mem_reg[71][12]_srl32__0_n_5 ),
        .Q31(\mem_reg[71][12]_srl32__0_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][12]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][12]_srl32__1 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[71][12]_srl32__0_n_6 ),
        .Q(\mem_reg[71][12]_srl32__1_n_5 ),
        .Q31(\NLW_mem_reg[71][12]_srl32__1_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][13]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][13]_srl32 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[69]_0 [13]),
        .Q(\mem_reg[71][13]_srl32_n_5 ),
        .Q31(\mem_reg[71][13]_srl32_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][13]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][13]_srl32__0 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[71][13]_srl32_n_6 ),
        .Q(\mem_reg[71][13]_srl32__0_n_5 ),
        .Q31(\mem_reg[71][13]_srl32__0_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][13]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][13]_srl32__1 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[71][13]_srl32__0_n_6 ),
        .Q(\mem_reg[71][13]_srl32__1_n_5 ),
        .Q31(\NLW_mem_reg[71][13]_srl32__1_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][14]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][14]_srl32 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[69]_0 [14]),
        .Q(\mem_reg[71][14]_srl32_n_5 ),
        .Q31(\mem_reg[71][14]_srl32_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][14]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][14]_srl32__0 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[71][14]_srl32_n_6 ),
        .Q(\mem_reg[71][14]_srl32__0_n_5 ),
        .Q31(\mem_reg[71][14]_srl32__0_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][14]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][14]_srl32__1 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[71][14]_srl32__0_n_6 ),
        .Q(\mem_reg[71][14]_srl32__1_n_5 ),
        .Q31(\NLW_mem_reg[71][14]_srl32__1_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][15]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][15]_srl32 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[69]_0 [15]),
        .Q(\mem_reg[71][15]_srl32_n_5 ),
        .Q31(\mem_reg[71][15]_srl32_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][15]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][15]_srl32__0 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[71][15]_srl32_n_6 ),
        .Q(\mem_reg[71][15]_srl32__0_n_5 ),
        .Q31(\mem_reg[71][15]_srl32__0_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][15]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][15]_srl32__1 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[71][15]_srl32__0_n_6 ),
        .Q(\mem_reg[71][15]_srl32__1_n_5 ),
        .Q31(\NLW_mem_reg[71][15]_srl32__1_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][16]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][16]_srl32 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[69]_0 [16]),
        .Q(\mem_reg[71][16]_srl32_n_5 ),
        .Q31(\mem_reg[71][16]_srl32_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][16]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][16]_srl32__0 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[71][16]_srl32_n_6 ),
        .Q(\mem_reg[71][16]_srl32__0_n_5 ),
        .Q31(\mem_reg[71][16]_srl32__0_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][16]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][16]_srl32__1 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[71][16]_srl32__0_n_6 ),
        .Q(\mem_reg[71][16]_srl32__1_n_5 ),
        .Q31(\NLW_mem_reg[71][16]_srl32__1_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][17]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][17]_srl32 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[69]_0 [17]),
        .Q(\mem_reg[71][17]_srl32_n_5 ),
        .Q31(\mem_reg[71][17]_srl32_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][17]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][17]_srl32__0 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[71][17]_srl32_n_6 ),
        .Q(\mem_reg[71][17]_srl32__0_n_5 ),
        .Q31(\mem_reg[71][17]_srl32__0_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][17]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][17]_srl32__1 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[71][17]_srl32__0_n_6 ),
        .Q(\mem_reg[71][17]_srl32__1_n_5 ),
        .Q31(\NLW_mem_reg[71][17]_srl32__1_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][18]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][18]_srl32 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[69]_0 [18]),
        .Q(\mem_reg[71][18]_srl32_n_5 ),
        .Q31(\mem_reg[71][18]_srl32_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][18]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][18]_srl32__0 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[71][18]_srl32_n_6 ),
        .Q(\mem_reg[71][18]_srl32__0_n_5 ),
        .Q31(\mem_reg[71][18]_srl32__0_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][18]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][18]_srl32__1 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[71][18]_srl32__0_n_6 ),
        .Q(\mem_reg[71][18]_srl32__1_n_5 ),
        .Q31(\NLW_mem_reg[71][18]_srl32__1_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][19]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][19]_srl32 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[69]_0 [19]),
        .Q(\mem_reg[71][19]_srl32_n_5 ),
        .Q31(\mem_reg[71][19]_srl32_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][19]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][19]_srl32__0 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[71][19]_srl32_n_6 ),
        .Q(\mem_reg[71][19]_srl32__0_n_5 ),
        .Q31(\mem_reg[71][19]_srl32__0_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][19]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][19]_srl32__1 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[71][19]_srl32__0_n_6 ),
        .Q(\mem_reg[71][19]_srl32__1_n_5 ),
        .Q31(\NLW_mem_reg[71][19]_srl32__1_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][1]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][1]_srl32 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[69]_0 [1]),
        .Q(\mem_reg[71][1]_srl32_n_5 ),
        .Q31(\mem_reg[71][1]_srl32_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][1]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][1]_srl32__0 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[71][1]_srl32_n_6 ),
        .Q(\mem_reg[71][1]_srl32__0_n_5 ),
        .Q31(\mem_reg[71][1]_srl32__0_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][1]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][1]_srl32__1 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[71][1]_srl32__0_n_6 ),
        .Q(\mem_reg[71][1]_srl32__1_n_5 ),
        .Q31(\NLW_mem_reg[71][1]_srl32__1_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][20]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][20]_srl32 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[69]_0 [20]),
        .Q(\mem_reg[71][20]_srl32_n_5 ),
        .Q31(\mem_reg[71][20]_srl32_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][20]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][20]_srl32__0 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[71][20]_srl32_n_6 ),
        .Q(\mem_reg[71][20]_srl32__0_n_5 ),
        .Q31(\mem_reg[71][20]_srl32__0_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][20]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][20]_srl32__1 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[71][20]_srl32__0_n_6 ),
        .Q(\mem_reg[71][20]_srl32__1_n_5 ),
        .Q31(\NLW_mem_reg[71][20]_srl32__1_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][21]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][21]_srl32 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[69]_0 [21]),
        .Q(\mem_reg[71][21]_srl32_n_5 ),
        .Q31(\mem_reg[71][21]_srl32_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][21]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][21]_srl32__0 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[71][21]_srl32_n_6 ),
        .Q(\mem_reg[71][21]_srl32__0_n_5 ),
        .Q31(\mem_reg[71][21]_srl32__0_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][21]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][21]_srl32__1 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[71][21]_srl32__0_n_6 ),
        .Q(\mem_reg[71][21]_srl32__1_n_5 ),
        .Q31(\NLW_mem_reg[71][21]_srl32__1_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][22]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][22]_srl32 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[69]_0 [22]),
        .Q(\mem_reg[71][22]_srl32_n_5 ),
        .Q31(\mem_reg[71][22]_srl32_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][22]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][22]_srl32__0 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[71][22]_srl32_n_6 ),
        .Q(\mem_reg[71][22]_srl32__0_n_5 ),
        .Q31(\mem_reg[71][22]_srl32__0_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][22]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][22]_srl32__1 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[71][22]_srl32__0_n_6 ),
        .Q(\mem_reg[71][22]_srl32__1_n_5 ),
        .Q31(\NLW_mem_reg[71][22]_srl32__1_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][23]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][23]_srl32 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[69]_0 [23]),
        .Q(\mem_reg[71][23]_srl32_n_5 ),
        .Q31(\mem_reg[71][23]_srl32_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][23]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][23]_srl32__0 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[71][23]_srl32_n_6 ),
        .Q(\mem_reg[71][23]_srl32__0_n_5 ),
        .Q31(\mem_reg[71][23]_srl32__0_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][23]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][23]_srl32__1 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[71][23]_srl32__0_n_6 ),
        .Q(\mem_reg[71][23]_srl32__1_n_5 ),
        .Q31(\NLW_mem_reg[71][23]_srl32__1_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][24]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][24]_srl32 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[69]_0 [24]),
        .Q(\mem_reg[71][24]_srl32_n_5 ),
        .Q31(\mem_reg[71][24]_srl32_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][24]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][24]_srl32__0 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[71][24]_srl32_n_6 ),
        .Q(\mem_reg[71][24]_srl32__0_n_5 ),
        .Q31(\mem_reg[71][24]_srl32__0_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][24]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][24]_srl32__1 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[71][24]_srl32__0_n_6 ),
        .Q(\mem_reg[71][24]_srl32__1_n_5 ),
        .Q31(\NLW_mem_reg[71][24]_srl32__1_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][25]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][25]_srl32 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[69]_0 [25]),
        .Q(\mem_reg[71][25]_srl32_n_5 ),
        .Q31(\mem_reg[71][25]_srl32_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][25]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][25]_srl32__0 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[71][25]_srl32_n_6 ),
        .Q(\mem_reg[71][25]_srl32__0_n_5 ),
        .Q31(\mem_reg[71][25]_srl32__0_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][25]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][25]_srl32__1 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[71][25]_srl32__0_n_6 ),
        .Q(\mem_reg[71][25]_srl32__1_n_5 ),
        .Q31(\NLW_mem_reg[71][25]_srl32__1_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][26]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][26]_srl32 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[69]_0 [26]),
        .Q(\mem_reg[71][26]_srl32_n_5 ),
        .Q31(\mem_reg[71][26]_srl32_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][26]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][26]_srl32__0 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[71][26]_srl32_n_6 ),
        .Q(\mem_reg[71][26]_srl32__0_n_5 ),
        .Q31(\mem_reg[71][26]_srl32__0_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][26]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][26]_srl32__1 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[71][26]_srl32__0_n_6 ),
        .Q(\mem_reg[71][26]_srl32__1_n_5 ),
        .Q31(\NLW_mem_reg[71][26]_srl32__1_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][27]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][27]_srl32 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[69]_0 [27]),
        .Q(\mem_reg[71][27]_srl32_n_5 ),
        .Q31(\mem_reg[71][27]_srl32_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][27]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][27]_srl32__0 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[71][27]_srl32_n_6 ),
        .Q(\mem_reg[71][27]_srl32__0_n_5 ),
        .Q31(\mem_reg[71][27]_srl32__0_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][27]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][27]_srl32__1 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[71][27]_srl32__0_n_6 ),
        .Q(\mem_reg[71][27]_srl32__1_n_5 ),
        .Q31(\NLW_mem_reg[71][27]_srl32__1_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][28]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][28]_srl32 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[69]_0 [28]),
        .Q(\mem_reg[71][28]_srl32_n_5 ),
        .Q31(\mem_reg[71][28]_srl32_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][28]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][28]_srl32__0 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[71][28]_srl32_n_6 ),
        .Q(\mem_reg[71][28]_srl32__0_n_5 ),
        .Q31(\mem_reg[71][28]_srl32__0_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][28]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][28]_srl32__1 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[71][28]_srl32__0_n_6 ),
        .Q(\mem_reg[71][28]_srl32__1_n_5 ),
        .Q31(\NLW_mem_reg[71][28]_srl32__1_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][29]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][29]_srl32 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[69]_0 [29]),
        .Q(\mem_reg[71][29]_srl32_n_5 ),
        .Q31(\mem_reg[71][29]_srl32_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][29]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][29]_srl32__0 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[71][29]_srl32_n_6 ),
        .Q(\mem_reg[71][29]_srl32__0_n_5 ),
        .Q31(\mem_reg[71][29]_srl32__0_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][29]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][29]_srl32__1 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[71][29]_srl32__0_n_6 ),
        .Q(\mem_reg[71][29]_srl32__1_n_5 ),
        .Q31(\NLW_mem_reg[71][29]_srl32__1_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][2]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][2]_srl32 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[69]_0 [2]),
        .Q(\mem_reg[71][2]_srl32_n_5 ),
        .Q31(\mem_reg[71][2]_srl32_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][2]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][2]_srl32__0 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[71][2]_srl32_n_6 ),
        .Q(\mem_reg[71][2]_srl32__0_n_5 ),
        .Q31(\mem_reg[71][2]_srl32__0_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][2]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][2]_srl32__1 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[71][2]_srl32__0_n_6 ),
        .Q(\mem_reg[71][2]_srl32__1_n_5 ),
        .Q31(\NLW_mem_reg[71][2]_srl32__1_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][30]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][30]_srl32 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[69]_0 [30]),
        .Q(\mem_reg[71][30]_srl32_n_5 ),
        .Q31(\mem_reg[71][30]_srl32_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][30]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][30]_srl32__0 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[71][30]_srl32_n_6 ),
        .Q(\mem_reg[71][30]_srl32__0_n_5 ),
        .Q31(\mem_reg[71][30]_srl32__0_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][30]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][30]_srl32__1 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[71][30]_srl32__0_n_6 ),
        .Q(\mem_reg[71][30]_srl32__1_n_5 ),
        .Q31(\NLW_mem_reg[71][30]_srl32__1_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][31]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][31]_srl32 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[69]_0 [31]),
        .Q(\mem_reg[71][31]_srl32_n_5 ),
        .Q31(\mem_reg[71][31]_srl32_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][31]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][31]_srl32__0 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[71][31]_srl32_n_6 ),
        .Q(\mem_reg[71][31]_srl32__0_n_5 ),
        .Q31(\mem_reg[71][31]_srl32__0_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][31]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][31]_srl32__1 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[71][31]_srl32__0_n_6 ),
        .Q(\mem_reg[71][31]_srl32__1_n_5 ),
        .Q31(\NLW_mem_reg[71][31]_srl32__1_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][32]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][32]_srl32 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[69]_0 [32]),
        .Q(\mem_reg[71][32]_srl32_n_5 ),
        .Q31(\mem_reg[71][32]_srl32_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][32]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][32]_srl32__0 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[71][32]_srl32_n_6 ),
        .Q(\mem_reg[71][32]_srl32__0_n_5 ),
        .Q31(\mem_reg[71][32]_srl32__0_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][32]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][32]_srl32__1 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[71][32]_srl32__0_n_6 ),
        .Q(\mem_reg[71][32]_srl32__1_n_5 ),
        .Q31(\NLW_mem_reg[71][32]_srl32__1_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][33]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][33]_srl32 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[69]_0 [33]),
        .Q(\mem_reg[71][33]_srl32_n_5 ),
        .Q31(\mem_reg[71][33]_srl32_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][33]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][33]_srl32__0 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[71][33]_srl32_n_6 ),
        .Q(\mem_reg[71][33]_srl32__0_n_5 ),
        .Q31(\mem_reg[71][33]_srl32__0_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][33]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][33]_srl32__1 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[71][33]_srl32__0_n_6 ),
        .Q(\mem_reg[71][33]_srl32__1_n_5 ),
        .Q31(\NLW_mem_reg[71][33]_srl32__1_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][34]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][34]_srl32 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[69]_0 [34]),
        .Q(\mem_reg[71][34]_srl32_n_5 ),
        .Q31(\mem_reg[71][34]_srl32_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][34]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][34]_srl32__0 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[71][34]_srl32_n_6 ),
        .Q(\mem_reg[71][34]_srl32__0_n_5 ),
        .Q31(\mem_reg[71][34]_srl32__0_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][34]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][34]_srl32__1 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[71][34]_srl32__0_n_6 ),
        .Q(\mem_reg[71][34]_srl32__1_n_5 ),
        .Q31(\NLW_mem_reg[71][34]_srl32__1_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][35]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][35]_srl32 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[69]_0 [35]),
        .Q(\mem_reg[71][35]_srl32_n_5 ),
        .Q31(\mem_reg[71][35]_srl32_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][35]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][35]_srl32__0 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[71][35]_srl32_n_6 ),
        .Q(\mem_reg[71][35]_srl32__0_n_5 ),
        .Q31(\mem_reg[71][35]_srl32__0_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][35]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][35]_srl32__1 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[71][35]_srl32__0_n_6 ),
        .Q(\mem_reg[71][35]_srl32__1_n_5 ),
        .Q31(\NLW_mem_reg[71][35]_srl32__1_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][36]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][36]_srl32 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[69]_0 [36]),
        .Q(\mem_reg[71][36]_srl32_n_5 ),
        .Q31(\mem_reg[71][36]_srl32_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][36]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][36]_srl32__0 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[71][36]_srl32_n_6 ),
        .Q(\mem_reg[71][36]_srl32__0_n_5 ),
        .Q31(\mem_reg[71][36]_srl32__0_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][36]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][36]_srl32__1 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[71][36]_srl32__0_n_6 ),
        .Q(\mem_reg[71][36]_srl32__1_n_5 ),
        .Q31(\NLW_mem_reg[71][36]_srl32__1_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][37]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][37]_srl32 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[69]_0 [37]),
        .Q(\mem_reg[71][37]_srl32_n_5 ),
        .Q31(\mem_reg[71][37]_srl32_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][37]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][37]_srl32__0 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[71][37]_srl32_n_6 ),
        .Q(\mem_reg[71][37]_srl32__0_n_5 ),
        .Q31(\mem_reg[71][37]_srl32__0_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][37]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][37]_srl32__1 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[71][37]_srl32__0_n_6 ),
        .Q(\mem_reg[71][37]_srl32__1_n_5 ),
        .Q31(\NLW_mem_reg[71][37]_srl32__1_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][38]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][38]_srl32 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[69]_0 [38]),
        .Q(\mem_reg[71][38]_srl32_n_5 ),
        .Q31(\mem_reg[71][38]_srl32_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][38]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][38]_srl32__0 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[71][38]_srl32_n_6 ),
        .Q(\mem_reg[71][38]_srl32__0_n_5 ),
        .Q31(\mem_reg[71][38]_srl32__0_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][38]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][38]_srl32__1 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[71][38]_srl32__0_n_6 ),
        .Q(\mem_reg[71][38]_srl32__1_n_5 ),
        .Q31(\NLW_mem_reg[71][38]_srl32__1_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][39]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][39]_srl32 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[69]_0 [39]),
        .Q(\mem_reg[71][39]_srl32_n_5 ),
        .Q31(\mem_reg[71][39]_srl32_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][39]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][39]_srl32__0 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[71][39]_srl32_n_6 ),
        .Q(\mem_reg[71][39]_srl32__0_n_5 ),
        .Q31(\mem_reg[71][39]_srl32__0_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][39]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][39]_srl32__1 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[71][39]_srl32__0_n_6 ),
        .Q(\mem_reg[71][39]_srl32__1_n_5 ),
        .Q31(\NLW_mem_reg[71][39]_srl32__1_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][3]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][3]_srl32 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[69]_0 [3]),
        .Q(\mem_reg[71][3]_srl32_n_5 ),
        .Q31(\mem_reg[71][3]_srl32_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][3]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][3]_srl32__0 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[71][3]_srl32_n_6 ),
        .Q(\mem_reg[71][3]_srl32__0_n_5 ),
        .Q31(\mem_reg[71][3]_srl32__0_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][3]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][3]_srl32__1 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[71][3]_srl32__0_n_6 ),
        .Q(\mem_reg[71][3]_srl32__1_n_5 ),
        .Q31(\NLW_mem_reg[71][3]_srl32__1_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][40]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][40]_srl32 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[69]_0 [40]),
        .Q(\mem_reg[71][40]_srl32_n_5 ),
        .Q31(\mem_reg[71][40]_srl32_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][40]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][40]_srl32__0 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[71][40]_srl32_n_6 ),
        .Q(\mem_reg[71][40]_srl32__0_n_5 ),
        .Q31(\mem_reg[71][40]_srl32__0_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][40]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][40]_srl32__1 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[71][40]_srl32__0_n_6 ),
        .Q(\mem_reg[71][40]_srl32__1_n_5 ),
        .Q31(\NLW_mem_reg[71][40]_srl32__1_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][41]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][41]_srl32 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[69]_0 [41]),
        .Q(\mem_reg[71][41]_srl32_n_5 ),
        .Q31(\mem_reg[71][41]_srl32_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][41]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][41]_srl32__0 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[71][41]_srl32_n_6 ),
        .Q(\mem_reg[71][41]_srl32__0_n_5 ),
        .Q31(\mem_reg[71][41]_srl32__0_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][41]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][41]_srl32__1 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[71][41]_srl32__0_n_6 ),
        .Q(\mem_reg[71][41]_srl32__1_n_5 ),
        .Q31(\NLW_mem_reg[71][41]_srl32__1_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][42]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][42]_srl32 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[69]_0 [42]),
        .Q(\mem_reg[71][42]_srl32_n_5 ),
        .Q31(\mem_reg[71][42]_srl32_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][42]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][42]_srl32__0 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[71][42]_srl32_n_6 ),
        .Q(\mem_reg[71][42]_srl32__0_n_5 ),
        .Q31(\mem_reg[71][42]_srl32__0_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][42]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][42]_srl32__1 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[71][42]_srl32__0_n_6 ),
        .Q(\mem_reg[71][42]_srl32__1_n_5 ),
        .Q31(\NLW_mem_reg[71][42]_srl32__1_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][43]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][43]_srl32 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[69]_0 [43]),
        .Q(\mem_reg[71][43]_srl32_n_5 ),
        .Q31(\mem_reg[71][43]_srl32_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][43]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][43]_srl32__0 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[71][43]_srl32_n_6 ),
        .Q(\mem_reg[71][43]_srl32__0_n_5 ),
        .Q31(\mem_reg[71][43]_srl32__0_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][43]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][43]_srl32__1 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[71][43]_srl32__0_n_6 ),
        .Q(\mem_reg[71][43]_srl32__1_n_5 ),
        .Q31(\NLW_mem_reg[71][43]_srl32__1_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][44]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][44]_srl32 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[69]_0 [44]),
        .Q(\mem_reg[71][44]_srl32_n_5 ),
        .Q31(\mem_reg[71][44]_srl32_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][44]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][44]_srl32__0 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[71][44]_srl32_n_6 ),
        .Q(\mem_reg[71][44]_srl32__0_n_5 ),
        .Q31(\mem_reg[71][44]_srl32__0_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][44]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][44]_srl32__1 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[71][44]_srl32__0_n_6 ),
        .Q(\mem_reg[71][44]_srl32__1_n_5 ),
        .Q31(\NLW_mem_reg[71][44]_srl32__1_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][45]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][45]_srl32 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[69]_0 [45]),
        .Q(\mem_reg[71][45]_srl32_n_5 ),
        .Q31(\mem_reg[71][45]_srl32_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][45]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][45]_srl32__0 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[71][45]_srl32_n_6 ),
        .Q(\mem_reg[71][45]_srl32__0_n_5 ),
        .Q31(\mem_reg[71][45]_srl32__0_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][45]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][45]_srl32__1 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[71][45]_srl32__0_n_6 ),
        .Q(\mem_reg[71][45]_srl32__1_n_5 ),
        .Q31(\NLW_mem_reg[71][45]_srl32__1_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][46]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][46]_srl32 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[69]_0 [46]),
        .Q(\mem_reg[71][46]_srl32_n_5 ),
        .Q31(\mem_reg[71][46]_srl32_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][46]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][46]_srl32__0 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[71][46]_srl32_n_6 ),
        .Q(\mem_reg[71][46]_srl32__0_n_5 ),
        .Q31(\mem_reg[71][46]_srl32__0_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][46]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][46]_srl32__1 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[71][46]_srl32__0_n_6 ),
        .Q(\mem_reg[71][46]_srl32__1_n_5 ),
        .Q31(\NLW_mem_reg[71][46]_srl32__1_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][47]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][47]_srl32 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[69]_0 [47]),
        .Q(\mem_reg[71][47]_srl32_n_5 ),
        .Q31(\mem_reg[71][47]_srl32_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][47]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][47]_srl32__0 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[71][47]_srl32_n_6 ),
        .Q(\mem_reg[71][47]_srl32__0_n_5 ),
        .Q31(\mem_reg[71][47]_srl32__0_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][47]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][47]_srl32__1 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[71][47]_srl32__0_n_6 ),
        .Q(\mem_reg[71][47]_srl32__1_n_5 ),
        .Q31(\NLW_mem_reg[71][47]_srl32__1_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][48]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][48]_srl32 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[69]_0 [48]),
        .Q(\mem_reg[71][48]_srl32_n_5 ),
        .Q31(\mem_reg[71][48]_srl32_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][48]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][48]_srl32__0 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[71][48]_srl32_n_6 ),
        .Q(\mem_reg[71][48]_srl32__0_n_5 ),
        .Q31(\mem_reg[71][48]_srl32__0_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][48]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][48]_srl32__1 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[71][48]_srl32__0_n_6 ),
        .Q(\mem_reg[71][48]_srl32__1_n_5 ),
        .Q31(\NLW_mem_reg[71][48]_srl32__1_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][49]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][49]_srl32 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[69]_0 [49]),
        .Q(\mem_reg[71][49]_srl32_n_5 ),
        .Q31(\mem_reg[71][49]_srl32_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][49]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][49]_srl32__0 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[71][49]_srl32_n_6 ),
        .Q(\mem_reg[71][49]_srl32__0_n_5 ),
        .Q31(\mem_reg[71][49]_srl32__0_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][49]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][49]_srl32__1 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[71][49]_srl32__0_n_6 ),
        .Q(\mem_reg[71][49]_srl32__1_n_5 ),
        .Q31(\NLW_mem_reg[71][49]_srl32__1_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][4]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][4]_srl32 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[69]_0 [4]),
        .Q(\mem_reg[71][4]_srl32_n_5 ),
        .Q31(\mem_reg[71][4]_srl32_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][4]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][4]_srl32__0 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[71][4]_srl32_n_6 ),
        .Q(\mem_reg[71][4]_srl32__0_n_5 ),
        .Q31(\mem_reg[71][4]_srl32__0_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][4]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][4]_srl32__1 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[71][4]_srl32__0_n_6 ),
        .Q(\mem_reg[71][4]_srl32__1_n_5 ),
        .Q31(\NLW_mem_reg[71][4]_srl32__1_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][50]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][50]_srl32 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[69]_0 [50]),
        .Q(\mem_reg[71][50]_srl32_n_5 ),
        .Q31(\mem_reg[71][50]_srl32_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][50]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][50]_srl32__0 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[71][50]_srl32_n_6 ),
        .Q(\mem_reg[71][50]_srl32__0_n_5 ),
        .Q31(\mem_reg[71][50]_srl32__0_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][50]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][50]_srl32__1 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[71][50]_srl32__0_n_6 ),
        .Q(\mem_reg[71][50]_srl32__1_n_5 ),
        .Q31(\NLW_mem_reg[71][50]_srl32__1_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][51]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][51]_srl32 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[69]_0 [51]),
        .Q(\mem_reg[71][51]_srl32_n_5 ),
        .Q31(\mem_reg[71][51]_srl32_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][51]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][51]_srl32__0 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[71][51]_srl32_n_6 ),
        .Q(\mem_reg[71][51]_srl32__0_n_5 ),
        .Q31(\mem_reg[71][51]_srl32__0_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][51]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][51]_srl32__1 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[71][51]_srl32__0_n_6 ),
        .Q(\mem_reg[71][51]_srl32__1_n_5 ),
        .Q31(\NLW_mem_reg[71][51]_srl32__1_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][52]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][52]_srl32 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[69]_0 [52]),
        .Q(\mem_reg[71][52]_srl32_n_5 ),
        .Q31(\mem_reg[71][52]_srl32_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][52]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][52]_srl32__0 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[71][52]_srl32_n_6 ),
        .Q(\mem_reg[71][52]_srl32__0_n_5 ),
        .Q31(\mem_reg[71][52]_srl32__0_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][52]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][52]_srl32__1 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[71][52]_srl32__0_n_6 ),
        .Q(\mem_reg[71][52]_srl32__1_n_5 ),
        .Q31(\NLW_mem_reg[71][52]_srl32__1_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][53]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][53]_srl32 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[69]_0 [53]),
        .Q(\mem_reg[71][53]_srl32_n_5 ),
        .Q31(\mem_reg[71][53]_srl32_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][53]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][53]_srl32__0 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[71][53]_srl32_n_6 ),
        .Q(\mem_reg[71][53]_srl32__0_n_5 ),
        .Q31(\mem_reg[71][53]_srl32__0_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][53]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][53]_srl32__1 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[71][53]_srl32__0_n_6 ),
        .Q(\mem_reg[71][53]_srl32__1_n_5 ),
        .Q31(\NLW_mem_reg[71][53]_srl32__1_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][54]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][54]_srl32 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[69]_0 [54]),
        .Q(\mem_reg[71][54]_srl32_n_5 ),
        .Q31(\mem_reg[71][54]_srl32_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][54]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][54]_srl32__0 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[71][54]_srl32_n_6 ),
        .Q(\mem_reg[71][54]_srl32__0_n_5 ),
        .Q31(\mem_reg[71][54]_srl32__0_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][54]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][54]_srl32__1 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[71][54]_srl32__0_n_6 ),
        .Q(\mem_reg[71][54]_srl32__1_n_5 ),
        .Q31(\NLW_mem_reg[71][54]_srl32__1_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][55]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][55]_srl32 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[69]_0 [55]),
        .Q(\mem_reg[71][55]_srl32_n_5 ),
        .Q31(\mem_reg[71][55]_srl32_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][55]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][55]_srl32__0 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[71][55]_srl32_n_6 ),
        .Q(\mem_reg[71][55]_srl32__0_n_5 ),
        .Q31(\mem_reg[71][55]_srl32__0_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][55]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][55]_srl32__1 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[71][55]_srl32__0_n_6 ),
        .Q(\mem_reg[71][55]_srl32__1_n_5 ),
        .Q31(\NLW_mem_reg[71][55]_srl32__1_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][56]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][56]_srl32 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[69]_0 [56]),
        .Q(\mem_reg[71][56]_srl32_n_5 ),
        .Q31(\mem_reg[71][56]_srl32_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][56]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][56]_srl32__0 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[71][56]_srl32_n_6 ),
        .Q(\mem_reg[71][56]_srl32__0_n_5 ),
        .Q31(\mem_reg[71][56]_srl32__0_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][56]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][56]_srl32__1 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[71][56]_srl32__0_n_6 ),
        .Q(\mem_reg[71][56]_srl32__1_n_5 ),
        .Q31(\NLW_mem_reg[71][56]_srl32__1_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][57]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][57]_srl32 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[69]_0 [57]),
        .Q(\mem_reg[71][57]_srl32_n_5 ),
        .Q31(\mem_reg[71][57]_srl32_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][57]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][57]_srl32__0 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[71][57]_srl32_n_6 ),
        .Q(\mem_reg[71][57]_srl32__0_n_5 ),
        .Q31(\mem_reg[71][57]_srl32__0_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][57]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][57]_srl32__1 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[71][57]_srl32__0_n_6 ),
        .Q(\mem_reg[71][57]_srl32__1_n_5 ),
        .Q31(\NLW_mem_reg[71][57]_srl32__1_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][58]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][58]_srl32 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[69]_0 [58]),
        .Q(\mem_reg[71][58]_srl32_n_5 ),
        .Q31(\mem_reg[71][58]_srl32_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][58]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][58]_srl32__0 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[71][58]_srl32_n_6 ),
        .Q(\mem_reg[71][58]_srl32__0_n_5 ),
        .Q31(\mem_reg[71][58]_srl32__0_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][58]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][58]_srl32__1 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[71][58]_srl32__0_n_6 ),
        .Q(\mem_reg[71][58]_srl32__1_n_5 ),
        .Q31(\NLW_mem_reg[71][58]_srl32__1_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][59]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][59]_srl32 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[69]_0 [59]),
        .Q(\mem_reg[71][59]_srl32_n_5 ),
        .Q31(\mem_reg[71][59]_srl32_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][59]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][59]_srl32__0 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[71][59]_srl32_n_6 ),
        .Q(\mem_reg[71][59]_srl32__0_n_5 ),
        .Q31(\mem_reg[71][59]_srl32__0_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][59]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][59]_srl32__1 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[71][59]_srl32__0_n_6 ),
        .Q(\mem_reg[71][59]_srl32__1_n_5 ),
        .Q31(\NLW_mem_reg[71][59]_srl32__1_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][5]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][5]_srl32 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[69]_0 [5]),
        .Q(\mem_reg[71][5]_srl32_n_5 ),
        .Q31(\mem_reg[71][5]_srl32_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][5]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][5]_srl32__0 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[71][5]_srl32_n_6 ),
        .Q(\mem_reg[71][5]_srl32__0_n_5 ),
        .Q31(\mem_reg[71][5]_srl32__0_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][5]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][5]_srl32__1 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[71][5]_srl32__0_n_6 ),
        .Q(\mem_reg[71][5]_srl32__1_n_5 ),
        .Q31(\NLW_mem_reg[71][5]_srl32__1_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][60]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][60]_srl32 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[69]_0 [60]),
        .Q(\mem_reg[71][60]_srl32_n_5 ),
        .Q31(\mem_reg[71][60]_srl32_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][60]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][60]_srl32__0 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[71][60]_srl32_n_6 ),
        .Q(\mem_reg[71][60]_srl32__0_n_5 ),
        .Q31(\mem_reg[71][60]_srl32__0_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][60]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][60]_srl32__1 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[71][60]_srl32__0_n_6 ),
        .Q(\mem_reg[71][60]_srl32__1_n_5 ),
        .Q31(\NLW_mem_reg[71][60]_srl32__1_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][64]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][64]_srl32 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[69]_0 [61]),
        .Q(\mem_reg[71][64]_srl32_n_5 ),
        .Q31(\mem_reg[71][64]_srl32_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][64]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][64]_srl32__0 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[71][64]_srl32_n_6 ),
        .Q(\mem_reg[71][64]_srl32__0_n_5 ),
        .Q31(\mem_reg[71][64]_srl32__0_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][64]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][64]_srl32__1 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[71][64]_srl32__0_n_6 ),
        .Q(\mem_reg[71][64]_srl32__1_n_5 ),
        .Q31(\NLW_mem_reg[71][64]_srl32__1_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][65]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][65]_srl32 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[69]_0 [62]),
        .Q(\mem_reg[71][65]_srl32_n_5 ),
        .Q31(\mem_reg[71][65]_srl32_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][65]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][65]_srl32__0 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[71][65]_srl32_n_6 ),
        .Q(\mem_reg[71][65]_srl32__0_n_5 ),
        .Q31(\mem_reg[71][65]_srl32__0_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][65]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][65]_srl32__1 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[71][65]_srl32__0_n_6 ),
        .Q(\mem_reg[71][65]_srl32__1_n_5 ),
        .Q31(\NLW_mem_reg[71][65]_srl32__1_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][66]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][66]_srl32 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[69]_0 [63]),
        .Q(\mem_reg[71][66]_srl32_n_5 ),
        .Q31(\mem_reg[71][66]_srl32_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][66]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][66]_srl32__0 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[71][66]_srl32_n_6 ),
        .Q(\mem_reg[71][66]_srl32__0_n_5 ),
        .Q31(\mem_reg[71][66]_srl32__0_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][66]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][66]_srl32__1 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[71][66]_srl32__0_n_6 ),
        .Q(\mem_reg[71][66]_srl32__1_n_5 ),
        .Q31(\NLW_mem_reg[71][66]_srl32__1_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][67]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][67]_srl32 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[69]_0 [64]),
        .Q(\mem_reg[71][67]_srl32_n_5 ),
        .Q31(\mem_reg[71][67]_srl32_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][67]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][67]_srl32__0 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[71][67]_srl32_n_6 ),
        .Q(\mem_reg[71][67]_srl32__0_n_5 ),
        .Q31(\mem_reg[71][67]_srl32__0_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][67]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][67]_srl32__1 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[71][67]_srl32__0_n_6 ),
        .Q(\mem_reg[71][67]_srl32__1_n_5 ),
        .Q31(\NLW_mem_reg[71][67]_srl32__1_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][68]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][68]_srl32 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[69]_0 [65]),
        .Q(\mem_reg[71][68]_srl32_n_5 ),
        .Q31(\mem_reg[71][68]_srl32_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][68]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][68]_srl32__0 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[71][68]_srl32_n_6 ),
        .Q(\mem_reg[71][68]_srl32__0_n_5 ),
        .Q31(\mem_reg[71][68]_srl32__0_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][68]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][68]_srl32__1 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[71][68]_srl32__0_n_6 ),
        .Q(\mem_reg[71][68]_srl32__1_n_5 ),
        .Q31(\NLW_mem_reg[71][68]_srl32__1_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][69]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][69]_srl32 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[69]_0 [66]),
        .Q(\mem_reg[71][69]_srl32_n_5 ),
        .Q31(\mem_reg[71][69]_srl32_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][69]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][69]_srl32__0 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[71][69]_srl32_n_6 ),
        .Q(\mem_reg[71][69]_srl32__0_n_5 ),
        .Q31(\mem_reg[71][69]_srl32__0_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][69]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][69]_srl32__1 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[71][69]_srl32__0_n_6 ),
        .Q(\mem_reg[71][69]_srl32__1_n_5 ),
        .Q31(\NLW_mem_reg[71][69]_srl32__1_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][6]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][6]_srl32 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[69]_0 [6]),
        .Q(\mem_reg[71][6]_srl32_n_5 ),
        .Q31(\mem_reg[71][6]_srl32_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][6]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][6]_srl32__0 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[71][6]_srl32_n_6 ),
        .Q(\mem_reg[71][6]_srl32__0_n_5 ),
        .Q31(\mem_reg[71][6]_srl32__0_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][6]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][6]_srl32__1 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[71][6]_srl32__0_n_6 ),
        .Q(\mem_reg[71][6]_srl32__1_n_5 ),
        .Q31(\NLW_mem_reg[71][6]_srl32__1_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][7]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][7]_srl32 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[69]_0 [7]),
        .Q(\mem_reg[71][7]_srl32_n_5 ),
        .Q31(\mem_reg[71][7]_srl32_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][7]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][7]_srl32__0 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[71][7]_srl32_n_6 ),
        .Q(\mem_reg[71][7]_srl32__0_n_5 ),
        .Q31(\mem_reg[71][7]_srl32__0_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][7]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][7]_srl32__1 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[71][7]_srl32__0_n_6 ),
        .Q(\mem_reg[71][7]_srl32__1_n_5 ),
        .Q31(\NLW_mem_reg[71][7]_srl32__1_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][8]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][8]_srl32 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[69]_0 [8]),
        .Q(\mem_reg[71][8]_srl32_n_5 ),
        .Q31(\mem_reg[71][8]_srl32_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][8]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][8]_srl32__0 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[71][8]_srl32_n_6 ),
        .Q(\mem_reg[71][8]_srl32__0_n_5 ),
        .Q31(\mem_reg[71][8]_srl32__0_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][8]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][8]_srl32__1 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[71][8]_srl32__0_n_6 ),
        .Q(\mem_reg[71][8]_srl32__1_n_5 ),
        .Q31(\NLW_mem_reg[71][8]_srl32__1_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][9]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][9]_srl32 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[69]_0 [9]),
        .Q(\mem_reg[71][9]_srl32_n_5 ),
        .Q31(\mem_reg[71][9]_srl32_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][9]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][9]_srl32__0 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[71][9]_srl32_n_6 ),
        .Q(\mem_reg[71][9]_srl32__0_n_5 ),
        .Q31(\mem_reg[71][9]_srl32__0_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[71][9]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[71][9]_srl32__1 
       (.A(A),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[71][9]_srl32__0_n_6 ),
        .Q(\mem_reg[71][9]_srl32__1_n_5 ),
        .Q31(\NLW_mem_reg[71][9]_srl32__1_Q31_UNCONNECTED ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \tmp_len[14]_i_1 
       (.I0(wreq_len[3]),
        .I1(wreq_len[2]),
        .I2(wreq_len[0]),
        .I3(wreq_len[1]),
        .I4(wreq_len[4]),
        .I5(wreq_len[5]),
        .O(D[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_len[3]_i_1 
       (.I0(wreq_len[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_len[4]_i_1 
       (.I0(wreq_len[0]),
        .I1(wreq_len[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \tmp_len[5]_i_1 
       (.I0(wreq_len[2]),
        .I1(wreq_len[1]),
        .I2(wreq_len[0]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \tmp_len[6]_i_1 
       (.I0(wreq_len[3]),
        .I1(wreq_len[2]),
        .I2(wreq_len[0]),
        .I3(wreq_len[1]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \tmp_len[7]_i_1 
       (.I0(wreq_len[4]),
        .I1(wreq_len[1]),
        .I2(wreq_len[0]),
        .I3(wreq_len[2]),
        .I4(wreq_len[3]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \tmp_len[8]_i_1 
       (.I0(wreq_len[5]),
        .I1(wreq_len[3]),
        .I2(wreq_len[2]),
        .I3(wreq_len[0]),
        .I4(wreq_len[1]),
        .I5(wreq_len[4]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT4 #(
    .INIT(16'h7530)) 
    tmp_valid_i_1
       (.I0(AWREADY_Dummy),
        .I1(D[6]),
        .I2(dout_vld_reg),
        .I3(tmp_valid_reg),
        .O(s_ready_t_reg));
endmodule

(* ORIG_REF_NAME = "vitis_design_dpa_trace_s2mm_0_gmem_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vitis_design_dpa_trace_s2mm_0_gmem_m_axi_srl__parameterized0
   (\dout_reg[0]_0 ,
    empty_n_reg,
    full_n_reg,
    E,
    dout_vld_reg,
    dout_vld_reg_0,
    dout_vld_reg_1,
    push,
    valid_length,
    Q,
    ap_clk,
    ap_rst_n_inv,
    full_n_reg_0,
    wrsp_ready,
    \raddr_reg[0] ,
    \raddr_reg[0]_0 ,
    pop_0,
    \dout_reg[0]_1 ,
    \dout_reg[0]_2 ,
    last_resp,
    \dout_reg[0]_3 );
  output \dout_reg[0]_0 ;
  output empty_n_reg;
  output full_n_reg;
  output [0:0]E;
  output [0:0]dout_vld_reg;
  output dout_vld_reg_0;
  output dout_vld_reg_1;
  input push;
  input valid_length;
  input [4:0]Q;
  input ap_clk;
  input ap_rst_n_inv;
  input full_n_reg_0;
  input wrsp_ready;
  input \raddr_reg[0] ;
  input \raddr_reg[0]_0 ;
  input pop_0;
  input \dout_reg[0]_1 ;
  input [0:0]\dout_reg[0]_2 ;
  input last_resp;
  input \dout_reg[0]_3 ;

  wire [0:0]E;
  wire [4:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire [0:0]\dout_reg[0]_2 ;
  wire \dout_reg[0]_3 ;
  wire [0:0]dout_vld_reg;
  wire dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire empty_n_reg;
  wire full_n_reg;
  wire full_n_reg_0;
  wire last_resp;
  wire \mem_reg[30][0]_srl31_n_5 ;
  wire pop_0;
  wire push;
  wire \raddr_reg[0] ;
  wire \raddr_reg[0]_0 ;
  wire valid_length;
  wire wrsp_ready;
  wire \NLW_mem_reg[30][0]_srl31_Q31_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h88080808AAAAAAAA)) 
    \dout[0]_i_1__1 
       (.I0(\raddr_reg[0]_0 ),
        .I1(\dout_reg[0]_3 ),
        .I2(\dout_reg[0]_0 ),
        .I3(last_resp),
        .I4(\dout_reg[0]_2 ),
        .I5(\dout_reg[0]_1 ),
        .O(empty_n_reg));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(empty_n_reg),
        .D(\mem_reg[30][0]_srl31_n_5 ),
        .Q(\dout_reg[0]_0 ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT3 #(
    .INIT(8'hDC)) 
    dout_vld_i_1__1
       (.I0(dout_vld_reg_0),
        .I1(empty_n_reg),
        .I2(\dout_reg[0]_1 ),
        .O(dout_vld_reg_1));
  LUT5 #(
    .INIT(32'hFFFFFB38)) 
    full_n_i_1__1
       (.I0(full_n_reg_0),
        .I1(push),
        .I2(empty_n_reg),
        .I3(wrsp_ready),
        .I4(ap_rst_n_inv),
        .O(full_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[7]_i_1__0 
       (.I0(dout_vld_reg_0),
        .I1(pop_0),
        .O(dout_vld_reg));
  LUT5 #(
    .INIT(32'h80AA0000)) 
    \mOutPtr[7]_i_3 
       (.I0(\dout_reg[0]_1 ),
        .I1(\dout_reg[0]_2 ),
        .I2(last_resp),
        .I3(\dout_reg[0]_0 ),
        .I4(\dout_reg[0]_3 ),
        .O(dout_vld_reg_0));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wrsp/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/store_unit_0/fifo_wrsp/U_fifo_srl/mem_reg[30][0]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][0]_srl31 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(valid_length),
        .Q(\mem_reg[30][0]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][0]_srl31_Q31_UNCONNECTED ));
  LUT5 #(
    .INIT(32'h0DF00D00)) 
    \raddr[4]_i_1 
       (.I0(\raddr_reg[0] ),
        .I1(Q[4]),
        .I2(push),
        .I3(empty_n_reg),
        .I4(\raddr_reg[0]_0 ),
        .O(E));
endmodule

(* ORIG_REF_NAME = "vitis_design_dpa_trace_s2mm_0_gmem_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vitis_design_dpa_trace_s2mm_0_gmem_m_axi_srl__parameterized0_4
   (last_resp,
    empty_n_reg,
    D,
    full_n_reg,
    E,
    \raddr_reg[4] ,
    dout_vld_reg,
    \state_reg[0] ,
    push,
    ost_ctrl_info,
    Q,
    ap_clk,
    ap_rst_n_inv,
    \mOutPtr_reg[5] ,
    full_n_reg_0,
    ost_ctrl_ready,
    \raddr_reg[0] ,
    \raddr_reg[0]_0 ,
    \raddr_reg[3] ,
    \raddr_reg[3]_0 ,
    \raddr_reg[4]_0 ,
    \mOutPtr_reg[5]_0 ,
    \mOutPtr_reg[5]_1 ,
    dout_vld_reg_0,
    need_wrsp,
    ursp_ready,
    wrsp_type);
  output last_resp;
  output empty_n_reg;
  output [4:0]D;
  output full_n_reg;
  output [0:0]E;
  output [3:0]\raddr_reg[4] ;
  output dout_vld_reg;
  output \state_reg[0] ;
  input push;
  input ost_ctrl_info;
  input [4:0]Q;
  input ap_clk;
  input ap_rst_n_inv;
  input [5:0]\mOutPtr_reg[5] ;
  input full_n_reg_0;
  input ost_ctrl_ready;
  input \raddr_reg[0] ;
  input \raddr_reg[0]_0 ;
  input \raddr_reg[3] ;
  input \raddr_reg[3]_0 ;
  input \raddr_reg[4]_0 ;
  input \mOutPtr_reg[5]_0 ;
  input \mOutPtr_reg[5]_1 ;
  input [0:0]dout_vld_reg_0;
  input need_wrsp;
  input ursp_ready;
  input wrsp_type;

  wire [4:0]D;
  wire [0:0]E;
  wire [4:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire dout_vld_reg;
  wire [0:0]dout_vld_reg_0;
  wire empty_n_reg;
  wire full_n_reg;
  wire full_n_reg_0;
  wire last_resp;
  wire [5:0]\mOutPtr_reg[5] ;
  wire \mOutPtr_reg[5]_0 ;
  wire \mOutPtr_reg[5]_1 ;
  wire \mem_reg[30][0]_srl31_n_5 ;
  wire need_wrsp;
  wire ost_ctrl_info;
  wire ost_ctrl_ready;
  wire push;
  wire \raddr_reg[0] ;
  wire \raddr_reg[0]_0 ;
  wire \raddr_reg[3] ;
  wire \raddr_reg[3]_0 ;
  wire [3:0]\raddr_reg[4] ;
  wire \raddr_reg[4]_0 ;
  wire \state_reg[0] ;
  wire ursp_ready;
  wire wrsp_type;
  wire \NLW_mem_reg[30][0]_srl31_Q31_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h08AA)) 
    \dout[0]_i_1__2 
       (.I0(\raddr_reg[0]_0 ),
        .I1(dout_vld_reg_0),
        .I2(dout_vld_reg),
        .I3(need_wrsp),
        .O(empty_n_reg));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(empty_n_reg),
        .D(\mem_reg[30][0]_srl31_n_5 ),
        .Q(last_resp),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFBF0)) 
    dout_vld_i_1__5
       (.I0(dout_vld_reg),
        .I1(dout_vld_reg_0),
        .I2(empty_n_reg),
        .I3(need_wrsp),
        .O(\state_reg[0] ));
  LUT5 #(
    .INIT(32'hFFFFFB38)) 
    full_n_i_1__6
       (.I0(full_n_reg_0),
        .I1(push),
        .I2(empty_n_reg),
        .I3(ost_ctrl_ready),
        .I4(ap_rst_n_inv),
        .O(full_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT4 #(
    .INIT(16'hB44B)) 
    \mOutPtr[1]_i_1__3 
       (.I0(empty_n_reg),
        .I1(push),
        .I2(\mOutPtr_reg[5] [0]),
        .I3(\mOutPtr_reg[5] [1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT5 #(
    .INIT(32'hA96AA9A9)) 
    \mOutPtr[2]_i_1__9 
       (.I0(\mOutPtr_reg[5] [2]),
        .I1(\mOutPtr_reg[5] [0]),
        .I2(\mOutPtr_reg[5] [1]),
        .I3(empty_n_reg),
        .I4(push),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hAAA96AAAAAA9AAA9)) 
    \mOutPtr[3]_i_1__7 
       (.I0(\mOutPtr_reg[5] [3]),
        .I1(\mOutPtr_reg[5] [1]),
        .I2(\mOutPtr_reg[5] [0]),
        .I3(\mOutPtr_reg[5] [2]),
        .I4(empty_n_reg),
        .I5(push),
        .O(D[2]));
  LUT5 #(
    .INIT(32'h65666A66)) 
    \mOutPtr[4]_i_1__4 
       (.I0(\mOutPtr_reg[5] [4]),
        .I1(\mOutPtr_reg[5]_0 ),
        .I2(empty_n_reg),
        .I3(push),
        .I4(\mOutPtr_reg[5]_1 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h9A669A9A9AAA9A9A)) 
    \mOutPtr[5]_i_2__1 
       (.I0(\mOutPtr_reg[5] [5]),
        .I1(\mOutPtr_reg[5] [4]),
        .I2(\mOutPtr_reg[5]_0 ),
        .I3(empty_n_reg),
        .I4(push),
        .I5(\mOutPtr_reg[5]_1 ),
        .O(D[4]));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/fifo_resp/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/fifo_resp/U_fifo_srl/mem_reg[30][0]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][0]_srl31 
       (.A(Q),
        .CE(push),
        .CLK(ap_clk),
        .D(ost_ctrl_info),
        .Q(\mem_reg[30][0]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][0]_srl31_Q31_UNCONNECTED ));
  LUT5 #(
    .INIT(32'hDF2020DF)) 
    \raddr[1]_i_1__2 
       (.I0(push),
        .I1(empty_n_reg),
        .I2(\raddr_reg[0]_0 ),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\raddr_reg[4] [0]));
  LUT6 #(
    .INIT(64'hA9A96AA9A9A9A9A9)) 
    \raddr[2]_i_1__2 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(push),
        .I4(empty_n_reg),
        .I5(\raddr_reg[0]_0 ),
        .O(\raddr_reg[4] [1]));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \raddr[3]_i_1__1 
       (.I0(\raddr_reg[3] ),
        .I1(\raddr_reg[0]_0 ),
        .I2(empty_n_reg),
        .I3(push),
        .I4(\raddr_reg[3]_0 ),
        .O(\raddr_reg[4] [2]));
  LUT5 #(
    .INIT(32'h0DF00D00)) 
    \raddr[4]_i_1__1 
       (.I0(\raddr_reg[0] ),
        .I1(Q[4]),
        .I2(push),
        .I3(empty_n_reg),
        .I4(\raddr_reg[0]_0 ),
        .O(E));
  LUT6 #(
    .INIT(64'h55655555AA6AAAAA)) 
    \raddr[4]_i_2__0 
       (.I0(Q[4]),
        .I1(\raddr_reg[4]_0 ),
        .I2(push),
        .I3(empty_n_reg),
        .I4(\raddr_reg[0]_0 ),
        .I5(\raddr_reg[0] ),
        .O(\raddr_reg[4] [3]));
  LUT4 #(
    .INIT(16'h5DDD)) 
    s_ready_t_i_2
       (.I0(need_wrsp),
        .I1(last_resp),
        .I2(ursp_ready),
        .I3(wrsp_type),
        .O(dout_vld_reg));
endmodule

(* ORIG_REF_NAME = "vitis_design_dpa_trace_s2mm_0_gmem_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vitis_design_dpa_trace_s2mm_0_gmem_m_axi_srl__parameterized2
   (D,
    push_1,
    pop,
    \raddr_reg[4] ,
    full_n_reg,
    E,
    empty_n_reg,
    SR,
    next_burst,
    dout_vld_reg,
    Q,
    \dout_reg[5]_0 ,
    \raddr_reg[3] ,
    \raddr_reg[0] ,
    \raddr_reg[3]_0 ,
    \raddr_reg[4]_0 ,
    \raddr_reg[0]_0 ,
    full_n_reg_0,
    full_n_reg_1,
    ap_rst_n_inv,
    \mOutPtr_reg[4] ,
    \mOutPtr_reg[4]_0 ,
    p_3_in,
    \dout_reg[0]_0 ,
    push,
    \dout_reg[0]_1 ,
    in,
    ap_clk);
  output [4:0]D;
  output push_1;
  output pop;
  output [3:0]\raddr_reg[4] ;
  output full_n_reg;
  output [0:0]E;
  output [0:0]empty_n_reg;
  output [0:0]SR;
  output next_burst;
  output dout_vld_reg;
  input [5:0]Q;
  input [4:0]\dout_reg[5]_0 ;
  input \raddr_reg[3] ;
  input \raddr_reg[0] ;
  input \raddr_reg[3]_0 ;
  input \raddr_reg[4]_0 ;
  input \raddr_reg[0]_0 ;
  input full_n_reg_0;
  input full_n_reg_1;
  input ap_rst_n_inv;
  input \mOutPtr_reg[4] ;
  input \mOutPtr_reg[4]_0 ;
  input p_3_in;
  input \dout_reg[0]_0 ;
  input push;
  input [7:0]\dout_reg[0]_1 ;
  input [5:0]in;
  input ap_clk;

  wire [4:0]D;
  wire [0:0]E;
  wire [5:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \dout[5]_i_2_n_5 ;
  wire \dout[5]_i_3_n_5 ;
  wire \dout[5]_i_4_n_5 ;
  wire \dout_reg[0]_0 ;
  wire [7:0]\dout_reg[0]_1 ;
  wire [4:0]\dout_reg[5]_0 ;
  wire \dout_reg_n_5_[0] ;
  wire \dout_reg_n_5_[1] ;
  wire \dout_reg_n_5_[2] ;
  wire \dout_reg_n_5_[3] ;
  wire \dout_reg_n_5_[4] ;
  wire \dout_reg_n_5_[5] ;
  wire dout_vld_reg;
  wire [0:0]empty_n_reg;
  wire full_n_reg;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire [5:0]in;
  wire \mOutPtr_reg[4] ;
  wire \mOutPtr_reg[4]_0 ;
  wire \mem_reg[30][0]_srl31_n_5 ;
  wire \mem_reg[30][1]_srl31_n_5 ;
  wire \mem_reg[30][2]_srl31_n_5 ;
  wire \mem_reg[30][3]_srl31_n_5 ;
  wire \mem_reg[30][4]_srl31_n_5 ;
  wire \mem_reg[30][5]_srl31_n_5 ;
  wire next_burst;
  wire p_3_in;
  wire pop;
  wire push;
  wire push_1;
  wire \raddr_reg[0] ;
  wire \raddr_reg[0]_0 ;
  wire \raddr_reg[3] ;
  wire \raddr_reg[3]_0 ;
  wire [3:0]\raddr_reg[4] ;
  wire \raddr_reg[4]_0 ;
  wire \NLW_mem_reg[30][0]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][1]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][2]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][3]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][4]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][5]_srl31_Q31_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h00000008AAAAAAAA)) 
    \dout[5]_i_1__1 
       (.I0(\raddr_reg[0] ),
        .I1(p_3_in),
        .I2(\dout[5]_i_2_n_5 ),
        .I3(\dout[5]_i_3_n_5 ),
        .I4(\dout[5]_i_4_n_5 ),
        .I5(\dout_reg[0]_0 ),
        .O(pop));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \dout[5]_i_2 
       (.I0(\dout_reg_n_5_[3] ),
        .I1(\dout_reg[0]_1 [3]),
        .I2(\dout_reg[0]_1 [5]),
        .I3(\dout_reg_n_5_[5] ),
        .I4(\dout_reg[0]_1 [4]),
        .I5(\dout_reg_n_5_[4] ),
        .O(\dout[5]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \dout[5]_i_3 
       (.I0(\dout_reg_n_5_[0] ),
        .I1(\dout_reg[0]_1 [0]),
        .I2(\dout_reg[0]_1 [1]),
        .I3(\dout_reg_n_5_[1] ),
        .I4(\dout_reg[0]_1 [2]),
        .I5(\dout_reg_n_5_[2] ),
        .O(\dout[5]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'hE)) 
    \dout[5]_i_4 
       (.I0(\dout_reg[0]_1 [6]),
        .I1(\dout_reg[0]_1 [7]),
        .O(\dout[5]_i_4_n_5 ));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][0]_srl31_n_5 ),
        .Q(\dout_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][1]_srl31_n_5 ),
        .Q(\dout_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][2]_srl31_n_5 ),
        .Q(\dout_reg_n_5_[2] ),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][3]_srl31_n_5 ),
        .Q(\dout_reg_n_5_[3] ),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][4]_srl31_n_5 ),
        .Q(\dout_reg_n_5_[4] ),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][5]_srl31_n_5 ),
        .Q(\dout_reg_n_5_[5] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hDC)) 
    dout_vld_i_1__2
       (.I0(next_burst),
        .I1(pop),
        .I2(\dout_reg[0]_0 ),
        .O(dout_vld_reg));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT5 #(
    .INIT(32'hFFFFBE8E)) 
    full_n_i_1__3
       (.I0(full_n_reg_0),
        .I1(pop),
        .I2(push_1),
        .I3(full_n_reg_1),
        .I4(ap_rst_n_inv),
        .O(full_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \len_cnt[7]_i_1 
       (.I0(ap_rst_n_inv),
        .I1(next_burst),
        .O(SR));
  LUT4 #(
    .INIT(16'h0002)) 
    \len_cnt[7]_i_4 
       (.I0(p_3_in),
        .I1(\dout[5]_i_2_n_5 ),
        .I2(\dout[5]_i_3_n_5 ),
        .I3(\dout[5]_i_4_n_5 ),
        .O(next_burst));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT4 #(
    .INIT(16'hD22D)) 
    \mOutPtr[1]_i_1__1 
       (.I0(push_1),
        .I1(pop),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT5 #(
    .INIT(32'hA9A96AA9)) 
    \mOutPtr[2]_i_1__7 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(push_1),
        .I4(pop),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hAAA9AAA96AAAAAA9)) 
    \mOutPtr[3]_i_1__6 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(push_1),
        .I5(pop),
        .O(D[2]));
  LUT5 #(
    .INIT(32'h5565AA6A)) 
    \mOutPtr[4]_i_1__1 
       (.I0(Q[4]),
        .I1(\mOutPtr_reg[4] ),
        .I2(push_1),
        .I3(pop),
        .I4(\mOutPtr_reg[4]_0 ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[5]_i_1__1 
       (.I0(pop),
        .I1(push_1),
        .O(empty_n_reg));
  LUT6 #(
    .INIT(64'hA5A56AA5AAAA6AAA)) 
    \mOutPtr[5]_i_2__0 
       (.I0(Q[5]),
        .I1(\mOutPtr_reg[4] ),
        .I2(Q[4]),
        .I3(push_1),
        .I4(pop),
        .I5(\mOutPtr_reg[4]_0 ),
        .O(D[4]));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[30][0]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][0]_srl31 
       (.A(\dout_reg[5]_0 ),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[30][0]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][0]_srl31_Q31_UNCONNECTED ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[30][0]_srl31_i_1__0 
       (.I0(full_n_reg_0),
        .I1(push),
        .O(push_1));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[30][1]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][1]_srl31 
       (.A(\dout_reg[5]_0 ),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[30][1]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][1]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[30][2]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][2]_srl31 
       (.A(\dout_reg[5]_0 ),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[30][2]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][2]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[30][3]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][3]_srl31 
       (.A(\dout_reg[5]_0 ),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[30][3]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][3]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[30][4]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][4]_srl31 
       (.A(\dout_reg[5]_0 ),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\mem_reg[30][4]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][4]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[30][5]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][5]_srl31 
       (.A(\dout_reg[5]_0 ),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\mem_reg[30][5]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][5]_srl31_Q31_UNCONNECTED ));
  LUT5 #(
    .INIT(32'hDF2020DF)) 
    \raddr[1]_i_1__1 
       (.I0(\raddr_reg[0] ),
        .I1(pop),
        .I2(push_1),
        .I3(\dout_reg[5]_0 [0]),
        .I4(\dout_reg[5]_0 [1]),
        .O(\raddr_reg[4] [0]));
  LUT6 #(
    .INIT(64'hA9A96AA9A9A9A9A9)) 
    \raddr[2]_i_1__1 
       (.I0(\dout_reg[5]_0 [2]),
        .I1(\dout_reg[5]_0 [0]),
        .I2(\dout_reg[5]_0 [1]),
        .I3(\raddr_reg[0] ),
        .I4(pop),
        .I5(push_1),
        .O(\raddr_reg[4] [1]));
  LUT6 #(
    .INIT(64'hAA9AAAAA55955555)) 
    \raddr[3]_i_1__5 
       (.I0(\dout_reg[5]_0 [3]),
        .I1(\raddr_reg[3] ),
        .I2(\raddr_reg[0] ),
        .I3(pop),
        .I4(push_1),
        .I5(\raddr_reg[3]_0 ),
        .O(\raddr_reg[4] [2]));
  LUT5 #(
    .INIT(32'h00F0EE00)) 
    \raddr[4]_i_1__0 
       (.I0(\dout_reg[5]_0 [4]),
        .I1(\raddr_reg[0]_0 ),
        .I2(\raddr_reg[0] ),
        .I3(pop),
        .I4(push_1),
        .O(E));
  LUT6 #(
    .INIT(64'hAA9AAAAA55955555)) 
    \raddr[4]_i_2__3 
       (.I0(\dout_reg[5]_0 [4]),
        .I1(\raddr_reg[4]_0 ),
        .I2(\raddr_reg[0] ),
        .I3(pop),
        .I4(push_1),
        .I5(\raddr_reg[0]_0 ),
        .O(\raddr_reg[4] [3]));
endmodule

(* ORIG_REF_NAME = "vitis_design_dpa_trace_s2mm_0_gmem_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vitis_design_dpa_trace_s2mm_0_gmem_m_axi_srl__parameterized3
   (pop,
    \last_cnt_reg[3] ,
    push,
    \dout_reg[69]_0 ,
    \dout_reg[3]_0 ,
    rs_req_ready,
    \dout_reg[3]_1 ,
    \dout_reg[3]_2 ,
    Q,
    \dout_reg[69]_1 ,
    AWVALID_Dummy_0,
    in,
    \dout_reg[69]_2 ,
    ap_clk,
    ap_rst_n_inv);
  output pop;
  output \last_cnt_reg[3] ;
  output push;
  output [66:0]\dout_reg[69]_0 ;
  input \dout_reg[3]_0 ;
  input rs_req_ready;
  input \dout_reg[3]_1 ;
  input \dout_reg[3]_2 ;
  input [5:0]Q;
  input \dout_reg[69]_1 ;
  input AWVALID_Dummy_0;
  input [66:0]in;
  input [4:0]\dout_reg[69]_2 ;
  input ap_clk;
  input ap_rst_n_inv;

  wire AWVALID_Dummy_0;
  wire [5:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \dout_reg[3]_0 ;
  wire \dout_reg[3]_1 ;
  wire \dout_reg[3]_2 ;
  wire [66:0]\dout_reg[69]_0 ;
  wire \dout_reg[69]_1 ;
  wire [4:0]\dout_reg[69]_2 ;
  wire [66:0]in;
  wire \last_cnt_reg[3] ;
  wire \mem_reg[30][10]_srl31_n_5 ;
  wire \mem_reg[30][11]_srl31_n_5 ;
  wire \mem_reg[30][12]_srl31_n_5 ;
  wire \mem_reg[30][13]_srl31_n_5 ;
  wire \mem_reg[30][14]_srl31_n_5 ;
  wire \mem_reg[30][15]_srl31_n_5 ;
  wire \mem_reg[30][16]_srl31_n_5 ;
  wire \mem_reg[30][17]_srl31_n_5 ;
  wire \mem_reg[30][18]_srl31_n_5 ;
  wire \mem_reg[30][19]_srl31_n_5 ;
  wire \mem_reg[30][20]_srl31_n_5 ;
  wire \mem_reg[30][21]_srl31_n_5 ;
  wire \mem_reg[30][22]_srl31_n_5 ;
  wire \mem_reg[30][23]_srl31_n_5 ;
  wire \mem_reg[30][24]_srl31_n_5 ;
  wire \mem_reg[30][25]_srl31_n_5 ;
  wire \mem_reg[30][26]_srl31_n_5 ;
  wire \mem_reg[30][27]_srl31_n_5 ;
  wire \mem_reg[30][28]_srl31_n_5 ;
  wire \mem_reg[30][29]_srl31_n_5 ;
  wire \mem_reg[30][30]_srl31_n_5 ;
  wire \mem_reg[30][31]_srl31_n_5 ;
  wire \mem_reg[30][32]_srl31_n_5 ;
  wire \mem_reg[30][33]_srl31_n_5 ;
  wire \mem_reg[30][34]_srl31_n_5 ;
  wire \mem_reg[30][35]_srl31_n_5 ;
  wire \mem_reg[30][36]_srl31_n_5 ;
  wire \mem_reg[30][37]_srl31_n_5 ;
  wire \mem_reg[30][38]_srl31_n_5 ;
  wire \mem_reg[30][39]_srl31_n_5 ;
  wire \mem_reg[30][3]_srl31_n_5 ;
  wire \mem_reg[30][40]_srl31_n_5 ;
  wire \mem_reg[30][41]_srl31_n_5 ;
  wire \mem_reg[30][42]_srl31_n_5 ;
  wire \mem_reg[30][43]_srl31_n_5 ;
  wire \mem_reg[30][44]_srl31_n_5 ;
  wire \mem_reg[30][45]_srl31_n_5 ;
  wire \mem_reg[30][46]_srl31_n_5 ;
  wire \mem_reg[30][47]_srl31_n_5 ;
  wire \mem_reg[30][48]_srl31_n_5 ;
  wire \mem_reg[30][49]_srl31_n_5 ;
  wire \mem_reg[30][4]_srl31_n_5 ;
  wire \mem_reg[30][50]_srl31_n_5 ;
  wire \mem_reg[30][51]_srl31_n_5 ;
  wire \mem_reg[30][52]_srl31_n_5 ;
  wire \mem_reg[30][53]_srl31_n_5 ;
  wire \mem_reg[30][54]_srl31_n_5 ;
  wire \mem_reg[30][55]_srl31_n_5 ;
  wire \mem_reg[30][56]_srl31_n_5 ;
  wire \mem_reg[30][57]_srl31_n_5 ;
  wire \mem_reg[30][58]_srl31_n_5 ;
  wire \mem_reg[30][59]_srl31_n_5 ;
  wire \mem_reg[30][5]_srl31_n_5 ;
  wire \mem_reg[30][60]_srl31_n_5 ;
  wire \mem_reg[30][61]_srl31_n_5 ;
  wire \mem_reg[30][62]_srl31_n_5 ;
  wire \mem_reg[30][63]_srl31_n_5 ;
  wire \mem_reg[30][64]_srl31_n_5 ;
  wire \mem_reg[30][65]_srl31_n_5 ;
  wire \mem_reg[30][66]_srl31_n_5 ;
  wire \mem_reg[30][67]_srl31_n_5 ;
  wire \mem_reg[30][68]_srl31_n_5 ;
  wire \mem_reg[30][69]_srl31_n_5 ;
  wire \mem_reg[30][6]_srl31_n_5 ;
  wire \mem_reg[30][7]_srl31_n_5 ;
  wire \mem_reg[30][8]_srl31_n_5 ;
  wire \mem_reg[30][9]_srl31_n_5 ;
  wire pop;
  wire push;
  wire rs_req_ready;
  wire \NLW_mem_reg[30][10]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][11]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][12]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][13]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][14]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][15]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][16]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][17]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][18]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][19]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][20]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][21]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][22]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][23]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][24]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][25]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][26]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][27]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][28]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][29]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][30]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][31]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][32]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][33]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][34]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][35]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][36]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][37]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][38]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][39]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][3]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][40]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][41]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][42]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][43]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][44]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][45]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][46]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][47]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][48]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][49]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][4]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][50]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][51]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][52]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][53]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][54]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][55]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][56]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][57]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][58]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][59]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][5]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][60]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][61]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][62]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][63]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][64]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][65]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][66]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][67]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][68]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][69]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][6]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][7]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][8]_srl31_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[30][9]_srl31_Q31_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h08AA)) 
    \dout[69]_i_1__1 
       (.I0(\dout_reg[3]_0 ),
        .I1(rs_req_ready),
        .I2(\dout_reg[3]_1 ),
        .I3(\dout_reg[3]_2 ),
        .O(pop));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][10]_srl31_n_5 ),
        .Q(\dout_reg[69]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][11]_srl31_n_5 ),
        .Q(\dout_reg[69]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][12]_srl31_n_5 ),
        .Q(\dout_reg[69]_0 [9]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][13]_srl31_n_5 ),
        .Q(\dout_reg[69]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][14]_srl31_n_5 ),
        .Q(\dout_reg[69]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][15]_srl31_n_5 ),
        .Q(\dout_reg[69]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][16]_srl31_n_5 ),
        .Q(\dout_reg[69]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][17]_srl31_n_5 ),
        .Q(\dout_reg[69]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][18]_srl31_n_5 ),
        .Q(\dout_reg[69]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][19]_srl31_n_5 ),
        .Q(\dout_reg[69]_0 [16]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][20]_srl31_n_5 ),
        .Q(\dout_reg[69]_0 [17]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][21]_srl31_n_5 ),
        .Q(\dout_reg[69]_0 [18]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][22]_srl31_n_5 ),
        .Q(\dout_reg[69]_0 [19]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][23]_srl31_n_5 ),
        .Q(\dout_reg[69]_0 [20]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][24]_srl31_n_5 ),
        .Q(\dout_reg[69]_0 [21]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][25]_srl31_n_5 ),
        .Q(\dout_reg[69]_0 [22]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][26]_srl31_n_5 ),
        .Q(\dout_reg[69]_0 [23]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][27]_srl31_n_5 ),
        .Q(\dout_reg[69]_0 [24]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][28]_srl31_n_5 ),
        .Q(\dout_reg[69]_0 [25]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][29]_srl31_n_5 ),
        .Q(\dout_reg[69]_0 [26]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][30]_srl31_n_5 ),
        .Q(\dout_reg[69]_0 [27]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][31]_srl31_n_5 ),
        .Q(\dout_reg[69]_0 [28]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][32]_srl31_n_5 ),
        .Q(\dout_reg[69]_0 [29]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[33] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][33]_srl31_n_5 ),
        .Q(\dout_reg[69]_0 [30]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][34]_srl31_n_5 ),
        .Q(\dout_reg[69]_0 [31]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[35] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][35]_srl31_n_5 ),
        .Q(\dout_reg[69]_0 [32]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[36] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][36]_srl31_n_5 ),
        .Q(\dout_reg[69]_0 [33]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[37] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][37]_srl31_n_5 ),
        .Q(\dout_reg[69]_0 [34]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[38] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][38]_srl31_n_5 ),
        .Q(\dout_reg[69]_0 [35]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[39] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][39]_srl31_n_5 ),
        .Q(\dout_reg[69]_0 [36]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][3]_srl31_n_5 ),
        .Q(\dout_reg[69]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[40] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][40]_srl31_n_5 ),
        .Q(\dout_reg[69]_0 [37]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[41] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][41]_srl31_n_5 ),
        .Q(\dout_reg[69]_0 [38]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[42] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][42]_srl31_n_5 ),
        .Q(\dout_reg[69]_0 [39]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[43] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][43]_srl31_n_5 ),
        .Q(\dout_reg[69]_0 [40]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[44] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][44]_srl31_n_5 ),
        .Q(\dout_reg[69]_0 [41]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[45] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][45]_srl31_n_5 ),
        .Q(\dout_reg[69]_0 [42]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[46] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][46]_srl31_n_5 ),
        .Q(\dout_reg[69]_0 [43]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[47] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][47]_srl31_n_5 ),
        .Q(\dout_reg[69]_0 [44]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[48] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][48]_srl31_n_5 ),
        .Q(\dout_reg[69]_0 [45]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[49] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][49]_srl31_n_5 ),
        .Q(\dout_reg[69]_0 [46]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][4]_srl31_n_5 ),
        .Q(\dout_reg[69]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[50] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][50]_srl31_n_5 ),
        .Q(\dout_reg[69]_0 [47]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[51] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][51]_srl31_n_5 ),
        .Q(\dout_reg[69]_0 [48]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[52] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][52]_srl31_n_5 ),
        .Q(\dout_reg[69]_0 [49]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[53] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][53]_srl31_n_5 ),
        .Q(\dout_reg[69]_0 [50]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[54] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][54]_srl31_n_5 ),
        .Q(\dout_reg[69]_0 [51]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[55] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][55]_srl31_n_5 ),
        .Q(\dout_reg[69]_0 [52]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[56] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][56]_srl31_n_5 ),
        .Q(\dout_reg[69]_0 [53]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[57] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][57]_srl31_n_5 ),
        .Q(\dout_reg[69]_0 [54]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[58] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][58]_srl31_n_5 ),
        .Q(\dout_reg[69]_0 [55]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[59] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][59]_srl31_n_5 ),
        .Q(\dout_reg[69]_0 [56]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][5]_srl31_n_5 ),
        .Q(\dout_reg[69]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[60] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][60]_srl31_n_5 ),
        .Q(\dout_reg[69]_0 [57]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[61] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][61]_srl31_n_5 ),
        .Q(\dout_reg[69]_0 [58]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[62] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][62]_srl31_n_5 ),
        .Q(\dout_reg[69]_0 [59]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[63] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][63]_srl31_n_5 ),
        .Q(\dout_reg[69]_0 [60]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[64] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][64]_srl31_n_5 ),
        .Q(\dout_reg[69]_0 [61]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[65] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][65]_srl31_n_5 ),
        .Q(\dout_reg[69]_0 [62]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[66] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][66]_srl31_n_5 ),
        .Q(\dout_reg[69]_0 [63]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[67] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][67]_srl31_n_5 ),
        .Q(\dout_reg[69]_0 [64]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[68] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][68]_srl31_n_5 ),
        .Q(\dout_reg[69]_0 [65]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[69] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][69]_srl31_n_5 ),
        .Q(\dout_reg[69]_0 [66]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][6]_srl31_n_5 ),
        .Q(\dout_reg[69]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][7]_srl31_n_5 ),
        .Q(\dout_reg[69]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][8]_srl31_n_5 ),
        .Q(\dout_reg[69]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[30][9]_srl31_n_5 ),
        .Q(\dout_reg[69]_0 [6]),
        .R(ap_rst_n_inv));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30][10]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][10]_srl31 
       (.A(\dout_reg[69]_2 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\mem_reg[30][10]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][10]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30][11]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][11]_srl31 
       (.A(\dout_reg[69]_2 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(\mem_reg[30][11]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][11]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30][12]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][12]_srl31 
       (.A(\dout_reg[69]_2 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(\mem_reg[30][12]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][12]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30][13]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][13]_srl31 
       (.A(\dout_reg[69]_2 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(\mem_reg[30][13]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][13]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30][14]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][14]_srl31 
       (.A(\dout_reg[69]_2 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(\mem_reg[30][14]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][14]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30][15]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][15]_srl31 
       (.A(\dout_reg[69]_2 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(\mem_reg[30][15]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][15]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30][16]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][16]_srl31 
       (.A(\dout_reg[69]_2 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(\mem_reg[30][16]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][16]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30][17]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][17]_srl31 
       (.A(\dout_reg[69]_2 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(\mem_reg[30][17]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][17]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30][18]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][18]_srl31 
       (.A(\dout_reg[69]_2 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(\mem_reg[30][18]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][18]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30][19]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][19]_srl31 
       (.A(\dout_reg[69]_2 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(\mem_reg[30][19]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][19]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30][20]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][20]_srl31 
       (.A(\dout_reg[69]_2 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(\mem_reg[30][20]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][20]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30][21]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][21]_srl31 
       (.A(\dout_reg[69]_2 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(\mem_reg[30][21]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][21]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30][22]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][22]_srl31 
       (.A(\dout_reg[69]_2 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(\mem_reg[30][22]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][22]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30][23]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][23]_srl31 
       (.A(\dout_reg[69]_2 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(\mem_reg[30][23]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][23]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30][24]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][24]_srl31 
       (.A(\dout_reg[69]_2 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(\mem_reg[30][24]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][24]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30][25]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][25]_srl31 
       (.A(\dout_reg[69]_2 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(\mem_reg[30][25]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][25]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30][26]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][26]_srl31 
       (.A(\dout_reg[69]_2 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(\mem_reg[30][26]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][26]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30][27]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][27]_srl31 
       (.A(\dout_reg[69]_2 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(\mem_reg[30][27]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][27]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30][28]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][28]_srl31 
       (.A(\dout_reg[69]_2 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(\mem_reg[30][28]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][28]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30][29]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][29]_srl31 
       (.A(\dout_reg[69]_2 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(\mem_reg[30][29]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][29]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30][30]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][30]_srl31 
       (.A(\dout_reg[69]_2 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(\mem_reg[30][30]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][30]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30][31]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][31]_srl31 
       (.A(\dout_reg[69]_2 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(\mem_reg[30][31]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][31]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30][32]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][32]_srl31 
       (.A(\dout_reg[69]_2 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(\mem_reg[30][32]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][32]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30][33]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][33]_srl31 
       (.A(\dout_reg[69]_2 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(\mem_reg[30][33]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][33]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30][34]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][34]_srl31 
       (.A(\dout_reg[69]_2 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(\mem_reg[30][34]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][34]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30][35]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][35]_srl31 
       (.A(\dout_reg[69]_2 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[32]),
        .Q(\mem_reg[30][35]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][35]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30][36]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][36]_srl31 
       (.A(\dout_reg[69]_2 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[33]),
        .Q(\mem_reg[30][36]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][36]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30][37]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][37]_srl31 
       (.A(\dout_reg[69]_2 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[34]),
        .Q(\mem_reg[30][37]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][37]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30][38]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][38]_srl31 
       (.A(\dout_reg[69]_2 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[35]),
        .Q(\mem_reg[30][38]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][38]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30][39]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][39]_srl31 
       (.A(\dout_reg[69]_2 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[36]),
        .Q(\mem_reg[30][39]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][39]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30][3]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][3]_srl31 
       (.A(\dout_reg[69]_2 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[30][3]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][3]_srl31_Q31_UNCONNECTED ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[30][3]_srl31_i_1 
       (.I0(\dout_reg[69]_1 ),
        .I1(AWVALID_Dummy_0),
        .O(push));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30][40]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][40]_srl31 
       (.A(\dout_reg[69]_2 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[37]),
        .Q(\mem_reg[30][40]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][40]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30][41]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][41]_srl31 
       (.A(\dout_reg[69]_2 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[38]),
        .Q(\mem_reg[30][41]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][41]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30][42]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][42]_srl31 
       (.A(\dout_reg[69]_2 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[39]),
        .Q(\mem_reg[30][42]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][42]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30][43]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][43]_srl31 
       (.A(\dout_reg[69]_2 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[40]),
        .Q(\mem_reg[30][43]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][43]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30][44]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][44]_srl31 
       (.A(\dout_reg[69]_2 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[41]),
        .Q(\mem_reg[30][44]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][44]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30][45]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][45]_srl31 
       (.A(\dout_reg[69]_2 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[42]),
        .Q(\mem_reg[30][45]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][45]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30][46]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][46]_srl31 
       (.A(\dout_reg[69]_2 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[43]),
        .Q(\mem_reg[30][46]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][46]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30][47]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][47]_srl31 
       (.A(\dout_reg[69]_2 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[44]),
        .Q(\mem_reg[30][47]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][47]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30][48]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][48]_srl31 
       (.A(\dout_reg[69]_2 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[45]),
        .Q(\mem_reg[30][48]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][48]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30][49]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][49]_srl31 
       (.A(\dout_reg[69]_2 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[46]),
        .Q(\mem_reg[30][49]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][49]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30][4]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][4]_srl31 
       (.A(\dout_reg[69]_2 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[30][4]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][4]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30][50]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][50]_srl31 
       (.A(\dout_reg[69]_2 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[47]),
        .Q(\mem_reg[30][50]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][50]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30][51]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][51]_srl31 
       (.A(\dout_reg[69]_2 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[48]),
        .Q(\mem_reg[30][51]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][51]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30][52]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][52]_srl31 
       (.A(\dout_reg[69]_2 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[49]),
        .Q(\mem_reg[30][52]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][52]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30][53]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][53]_srl31 
       (.A(\dout_reg[69]_2 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[50]),
        .Q(\mem_reg[30][53]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][53]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30][54]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][54]_srl31 
       (.A(\dout_reg[69]_2 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[51]),
        .Q(\mem_reg[30][54]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][54]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30][55]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][55]_srl31 
       (.A(\dout_reg[69]_2 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[52]),
        .Q(\mem_reg[30][55]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][55]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30][56]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][56]_srl31 
       (.A(\dout_reg[69]_2 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[53]),
        .Q(\mem_reg[30][56]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][56]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30][57]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][57]_srl31 
       (.A(\dout_reg[69]_2 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[54]),
        .Q(\mem_reg[30][57]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][57]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30][58]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][58]_srl31 
       (.A(\dout_reg[69]_2 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[55]),
        .Q(\mem_reg[30][58]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][58]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30][59]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][59]_srl31 
       (.A(\dout_reg[69]_2 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[56]),
        .Q(\mem_reg[30][59]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][59]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30][5]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][5]_srl31 
       (.A(\dout_reg[69]_2 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[30][5]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][5]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30][60]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][60]_srl31 
       (.A(\dout_reg[69]_2 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[57]),
        .Q(\mem_reg[30][60]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][60]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30][61]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][61]_srl31 
       (.A(\dout_reg[69]_2 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[58]),
        .Q(\mem_reg[30][61]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][61]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30][62]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][62]_srl31 
       (.A(\dout_reg[69]_2 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[59]),
        .Q(\mem_reg[30][62]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][62]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30][63]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][63]_srl31 
       (.A(\dout_reg[69]_2 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[60]),
        .Q(\mem_reg[30][63]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][63]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30][64]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][64]_srl31 
       (.A(\dout_reg[69]_2 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[61]),
        .Q(\mem_reg[30][64]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][64]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30][65]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][65]_srl31 
       (.A(\dout_reg[69]_2 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[62]),
        .Q(\mem_reg[30][65]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][65]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30][66]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][66]_srl31 
       (.A(\dout_reg[69]_2 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[63]),
        .Q(\mem_reg[30][66]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][66]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30][67]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][67]_srl31 
       (.A(\dout_reg[69]_2 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[64]),
        .Q(\mem_reg[30][67]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][67]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30][68]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][68]_srl31 
       (.A(\dout_reg[69]_2 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[65]),
        .Q(\mem_reg[30][68]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][68]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30][69]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][69]_srl31 
       (.A(\dout_reg[69]_2 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[66]),
        .Q(\mem_reg[30][69]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][69]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30][6]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][6]_srl31 
       (.A(\dout_reg[69]_2 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[30][6]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][6]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30][7]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][7]_srl31 
       (.A(\dout_reg[69]_2 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\mem_reg[30][7]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][7]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30][8]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][8]_srl31 
       (.A(\dout_reg[69]_2 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\mem_reg[30][8]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][8]_srl31_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[30][9]_srl31 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[30][9]_srl31 
       (.A(\dout_reg[69]_2 ),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\mem_reg[30][9]_srl31_n_5 ),
        .Q31(\NLW_mem_reg[30][9]_srl31_Q31_UNCONNECTED ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \state[0]_i_3 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\last_cnt_reg[3] ));
endmodule

(* ORIG_REF_NAME = "vitis_design_dpa_trace_s2mm_0_gmem_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vitis_design_dpa_trace_s2mm_0_gmem_m_axi_srl__parameterized4
   (D,
    \last_cnt_reg[2] ,
    dout_vld_reg,
    flying_req_reg,
    \last_cnt_reg[5] ,
    pop,
    push,
    E,
    \dout_reg[72]_0 ,
    dout_vld_reg_0,
    Q,
    \last_cnt_reg[1] ,
    \last_cnt_reg[5]_0 ,
    WVALID_Dummy,
    \len_cnt_reg[7] ,
    \len_cnt_reg[7]_0 ,
    burst_valid,
    flying_req_reg_0,
    \dout_reg[0]_0 ,
    fifo_valid,
    \dout_reg[0]_1 ,
    m_axi_gmem_WREADY,
    in,
    req_fifo_valid,
    rs_req_ready,
    \dout_reg[0]_2 ,
    ap_clk,
    ap_rst_n_inv);
  output [5:0]D;
  output \last_cnt_reg[2] ;
  output dout_vld_reg;
  output flying_req_reg;
  output \last_cnt_reg[5] ;
  output pop;
  output push;
  output [0:0]E;
  output [72:0]\dout_reg[72]_0 ;
  output dout_vld_reg_0;
  input [6:0]Q;
  input \last_cnt_reg[1] ;
  input \last_cnt_reg[5]_0 ;
  input WVALID_Dummy;
  input \len_cnt_reg[7] ;
  input \len_cnt_reg[7]_0 ;
  input burst_valid;
  input flying_req_reg_0;
  input \dout_reg[0]_0 ;
  input fifo_valid;
  input \dout_reg[0]_1 ;
  input m_axi_gmem_WREADY;
  input [72:0]in;
  input req_fifo_valid;
  input rs_req_ready;
  input [5:0]\dout_reg[0]_2 ;
  input ap_clk;
  input ap_rst_n_inv;

  wire [5:0]D;
  wire [0:0]E;
  wire [6:0]Q;
  wire WVALID_Dummy;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire burst_valid;
  wire \dout[0]_i_1__0_n_5 ;
  wire \dout[10]_i_1__0_n_5 ;
  wire \dout[11]_i_1__0_n_5 ;
  wire \dout[12]_i_1__0_n_5 ;
  wire \dout[13]_i_1__0_n_5 ;
  wire \dout[14]_i_1__0_n_5 ;
  wire \dout[15]_i_1__0_n_5 ;
  wire \dout[16]_i_1__0_n_5 ;
  wire \dout[17]_i_1__0_n_5 ;
  wire \dout[18]_i_1__0_n_5 ;
  wire \dout[19]_i_1__0_n_5 ;
  wire \dout[1]_i_1__0_n_5 ;
  wire \dout[20]_i_1__0_n_5 ;
  wire \dout[21]_i_1__0_n_5 ;
  wire \dout[22]_i_1__0_n_5 ;
  wire \dout[23]_i_1__0_n_5 ;
  wire \dout[24]_i_1__0_n_5 ;
  wire \dout[25]_i_1__0_n_5 ;
  wire \dout[26]_i_1__0_n_5 ;
  wire \dout[27]_i_1__0_n_5 ;
  wire \dout[28]_i_1__0_n_5 ;
  wire \dout[29]_i_1__0_n_5 ;
  wire \dout[2]_i_1__0_n_5 ;
  wire \dout[30]_i_1__0_n_5 ;
  wire \dout[31]_i_1__0_n_5 ;
  wire \dout[32]_i_1__0_n_5 ;
  wire \dout[33]_i_1__0_n_5 ;
  wire \dout[34]_i_1__0_n_5 ;
  wire \dout[35]_i_1__0_n_5 ;
  wire \dout[36]_i_1__0_n_5 ;
  wire \dout[37]_i_1__0_n_5 ;
  wire \dout[38]_i_1__0_n_5 ;
  wire \dout[39]_i_1__0_n_5 ;
  wire \dout[3]_i_1__0_n_5 ;
  wire \dout[40]_i_1__0_n_5 ;
  wire \dout[41]_i_1__0_n_5 ;
  wire \dout[42]_i_1__0_n_5 ;
  wire \dout[43]_i_1__0_n_5 ;
  wire \dout[44]_i_1__0_n_5 ;
  wire \dout[45]_i_1__0_n_5 ;
  wire \dout[46]_i_1__0_n_5 ;
  wire \dout[47]_i_1__0_n_5 ;
  wire \dout[48]_i_1__0_n_5 ;
  wire \dout[49]_i_1__0_n_5 ;
  wire \dout[4]_i_1__0_n_5 ;
  wire \dout[50]_i_1__0_n_5 ;
  wire \dout[51]_i_1__0_n_5 ;
  wire \dout[52]_i_1__0_n_5 ;
  wire \dout[53]_i_1__0_n_5 ;
  wire \dout[54]_i_1__0_n_5 ;
  wire \dout[55]_i_1__0_n_5 ;
  wire \dout[56]_i_1__0_n_5 ;
  wire \dout[57]_i_1__0_n_5 ;
  wire \dout[58]_i_1__0_n_5 ;
  wire \dout[59]_i_1__0_n_5 ;
  wire \dout[5]_i_1__0_n_5 ;
  wire \dout[60]_i_1__0_n_5 ;
  wire \dout[61]_i_1_n_5 ;
  wire \dout[62]_i_1_n_5 ;
  wire \dout[63]_i_2_n_5 ;
  wire \dout[64]_i_1__0_n_5 ;
  wire \dout[65]_i_1__0_n_5 ;
  wire \dout[66]_i_1__0_n_5 ;
  wire \dout[67]_i_1__0_n_5 ;
  wire \dout[68]_i_1__0_n_5 ;
  wire \dout[69]_i_1_n_5 ;
  wire \dout[6]_i_1__0_n_5 ;
  wire \dout[70]_i_1_n_5 ;
  wire \dout[71]_i_1_n_5 ;
  wire \dout[72]_i_1_n_5 ;
  wire \dout[7]_i_1__0_n_5 ;
  wire \dout[8]_i_1__0_n_5 ;
  wire \dout[9]_i_1__0_n_5 ;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire [5:0]\dout_reg[0]_2 ;
  wire [72:0]\dout_reg[72]_0 ;
  wire dout_vld_reg;
  wire dout_vld_reg_0;
  wire fifo_valid;
  wire flying_req_reg;
  wire flying_req_reg_0;
  wire [72:0]in;
  wire \last_cnt[6]_i_3_n_5 ;
  wire \last_cnt[6]_i_5_n_5 ;
  wire \last_cnt[6]_i_6_n_5 ;
  wire \last_cnt_reg[1] ;
  wire \last_cnt_reg[2] ;
  wire \last_cnt_reg[5] ;
  wire \last_cnt_reg[5]_0 ;
  wire \len_cnt_reg[7] ;
  wire \len_cnt_reg[7]_0 ;
  wire m_axi_gmem_WREADY;
  wire \mem_reg[62][0]_srl32__0_n_5 ;
  wire \mem_reg[62][0]_srl32_n_5 ;
  wire \mem_reg[62][0]_srl32_n_6 ;
  wire \mem_reg[62][10]_srl32__0_n_5 ;
  wire \mem_reg[62][10]_srl32_n_5 ;
  wire \mem_reg[62][10]_srl32_n_6 ;
  wire \mem_reg[62][11]_srl32__0_n_5 ;
  wire \mem_reg[62][11]_srl32_n_5 ;
  wire \mem_reg[62][11]_srl32_n_6 ;
  wire \mem_reg[62][12]_srl32__0_n_5 ;
  wire \mem_reg[62][12]_srl32_n_5 ;
  wire \mem_reg[62][12]_srl32_n_6 ;
  wire \mem_reg[62][13]_srl32__0_n_5 ;
  wire \mem_reg[62][13]_srl32_n_5 ;
  wire \mem_reg[62][13]_srl32_n_6 ;
  wire \mem_reg[62][14]_srl32__0_n_5 ;
  wire \mem_reg[62][14]_srl32_n_5 ;
  wire \mem_reg[62][14]_srl32_n_6 ;
  wire \mem_reg[62][15]_srl32__0_n_5 ;
  wire \mem_reg[62][15]_srl32_n_5 ;
  wire \mem_reg[62][15]_srl32_n_6 ;
  wire \mem_reg[62][16]_srl32__0_n_5 ;
  wire \mem_reg[62][16]_srl32_n_5 ;
  wire \mem_reg[62][16]_srl32_n_6 ;
  wire \mem_reg[62][17]_srl32__0_n_5 ;
  wire \mem_reg[62][17]_srl32_n_5 ;
  wire \mem_reg[62][17]_srl32_n_6 ;
  wire \mem_reg[62][18]_srl32__0_n_5 ;
  wire \mem_reg[62][18]_srl32_n_5 ;
  wire \mem_reg[62][18]_srl32_n_6 ;
  wire \mem_reg[62][19]_srl32__0_n_5 ;
  wire \mem_reg[62][19]_srl32_n_5 ;
  wire \mem_reg[62][19]_srl32_n_6 ;
  wire \mem_reg[62][1]_srl32__0_n_5 ;
  wire \mem_reg[62][1]_srl32_n_5 ;
  wire \mem_reg[62][1]_srl32_n_6 ;
  wire \mem_reg[62][20]_srl32__0_n_5 ;
  wire \mem_reg[62][20]_srl32_n_5 ;
  wire \mem_reg[62][20]_srl32_n_6 ;
  wire \mem_reg[62][21]_srl32__0_n_5 ;
  wire \mem_reg[62][21]_srl32_n_5 ;
  wire \mem_reg[62][21]_srl32_n_6 ;
  wire \mem_reg[62][22]_srl32__0_n_5 ;
  wire \mem_reg[62][22]_srl32_n_5 ;
  wire \mem_reg[62][22]_srl32_n_6 ;
  wire \mem_reg[62][23]_srl32__0_n_5 ;
  wire \mem_reg[62][23]_srl32_n_5 ;
  wire \mem_reg[62][23]_srl32_n_6 ;
  wire \mem_reg[62][24]_srl32__0_n_5 ;
  wire \mem_reg[62][24]_srl32_n_5 ;
  wire \mem_reg[62][24]_srl32_n_6 ;
  wire \mem_reg[62][25]_srl32__0_n_5 ;
  wire \mem_reg[62][25]_srl32_n_5 ;
  wire \mem_reg[62][25]_srl32_n_6 ;
  wire \mem_reg[62][26]_srl32__0_n_5 ;
  wire \mem_reg[62][26]_srl32_n_5 ;
  wire \mem_reg[62][26]_srl32_n_6 ;
  wire \mem_reg[62][27]_srl32__0_n_5 ;
  wire \mem_reg[62][27]_srl32_n_5 ;
  wire \mem_reg[62][27]_srl32_n_6 ;
  wire \mem_reg[62][28]_srl32__0_n_5 ;
  wire \mem_reg[62][28]_srl32_n_5 ;
  wire \mem_reg[62][28]_srl32_n_6 ;
  wire \mem_reg[62][29]_srl32__0_n_5 ;
  wire \mem_reg[62][29]_srl32_n_5 ;
  wire \mem_reg[62][29]_srl32_n_6 ;
  wire \mem_reg[62][2]_srl32__0_n_5 ;
  wire \mem_reg[62][2]_srl32_n_5 ;
  wire \mem_reg[62][2]_srl32_n_6 ;
  wire \mem_reg[62][30]_srl32__0_n_5 ;
  wire \mem_reg[62][30]_srl32_n_5 ;
  wire \mem_reg[62][30]_srl32_n_6 ;
  wire \mem_reg[62][31]_srl32__0_n_5 ;
  wire \mem_reg[62][31]_srl32_n_5 ;
  wire \mem_reg[62][31]_srl32_n_6 ;
  wire \mem_reg[62][32]_srl32__0_n_5 ;
  wire \mem_reg[62][32]_srl32_n_5 ;
  wire \mem_reg[62][32]_srl32_n_6 ;
  wire \mem_reg[62][33]_srl32__0_n_5 ;
  wire \mem_reg[62][33]_srl32_n_5 ;
  wire \mem_reg[62][33]_srl32_n_6 ;
  wire \mem_reg[62][34]_srl32__0_n_5 ;
  wire \mem_reg[62][34]_srl32_n_5 ;
  wire \mem_reg[62][34]_srl32_n_6 ;
  wire \mem_reg[62][35]_srl32__0_n_5 ;
  wire \mem_reg[62][35]_srl32_n_5 ;
  wire \mem_reg[62][35]_srl32_n_6 ;
  wire \mem_reg[62][36]_srl32__0_n_5 ;
  wire \mem_reg[62][36]_srl32_n_5 ;
  wire \mem_reg[62][36]_srl32_n_6 ;
  wire \mem_reg[62][37]_srl32__0_n_5 ;
  wire \mem_reg[62][37]_srl32_n_5 ;
  wire \mem_reg[62][37]_srl32_n_6 ;
  wire \mem_reg[62][38]_srl32__0_n_5 ;
  wire \mem_reg[62][38]_srl32_n_5 ;
  wire \mem_reg[62][38]_srl32_n_6 ;
  wire \mem_reg[62][39]_srl32__0_n_5 ;
  wire \mem_reg[62][39]_srl32_n_5 ;
  wire \mem_reg[62][39]_srl32_n_6 ;
  wire \mem_reg[62][3]_srl32__0_n_5 ;
  wire \mem_reg[62][3]_srl32_n_5 ;
  wire \mem_reg[62][3]_srl32_n_6 ;
  wire \mem_reg[62][40]_srl32__0_n_5 ;
  wire \mem_reg[62][40]_srl32_n_5 ;
  wire \mem_reg[62][40]_srl32_n_6 ;
  wire \mem_reg[62][41]_srl32__0_n_5 ;
  wire \mem_reg[62][41]_srl32_n_5 ;
  wire \mem_reg[62][41]_srl32_n_6 ;
  wire \mem_reg[62][42]_srl32__0_n_5 ;
  wire \mem_reg[62][42]_srl32_n_5 ;
  wire \mem_reg[62][42]_srl32_n_6 ;
  wire \mem_reg[62][43]_srl32__0_n_5 ;
  wire \mem_reg[62][43]_srl32_n_5 ;
  wire \mem_reg[62][43]_srl32_n_6 ;
  wire \mem_reg[62][44]_srl32__0_n_5 ;
  wire \mem_reg[62][44]_srl32_n_5 ;
  wire \mem_reg[62][44]_srl32_n_6 ;
  wire \mem_reg[62][45]_srl32__0_n_5 ;
  wire \mem_reg[62][45]_srl32_n_5 ;
  wire \mem_reg[62][45]_srl32_n_6 ;
  wire \mem_reg[62][46]_srl32__0_n_5 ;
  wire \mem_reg[62][46]_srl32_n_5 ;
  wire \mem_reg[62][46]_srl32_n_6 ;
  wire \mem_reg[62][47]_srl32__0_n_5 ;
  wire \mem_reg[62][47]_srl32_n_5 ;
  wire \mem_reg[62][47]_srl32_n_6 ;
  wire \mem_reg[62][48]_srl32__0_n_5 ;
  wire \mem_reg[62][48]_srl32_n_5 ;
  wire \mem_reg[62][48]_srl32_n_6 ;
  wire \mem_reg[62][49]_srl32__0_n_5 ;
  wire \mem_reg[62][49]_srl32_n_5 ;
  wire \mem_reg[62][49]_srl32_n_6 ;
  wire \mem_reg[62][4]_srl32__0_n_5 ;
  wire \mem_reg[62][4]_srl32_n_5 ;
  wire \mem_reg[62][4]_srl32_n_6 ;
  wire \mem_reg[62][50]_srl32__0_n_5 ;
  wire \mem_reg[62][50]_srl32_n_5 ;
  wire \mem_reg[62][50]_srl32_n_6 ;
  wire \mem_reg[62][51]_srl32__0_n_5 ;
  wire \mem_reg[62][51]_srl32_n_5 ;
  wire \mem_reg[62][51]_srl32_n_6 ;
  wire \mem_reg[62][52]_srl32__0_n_5 ;
  wire \mem_reg[62][52]_srl32_n_5 ;
  wire \mem_reg[62][52]_srl32_n_6 ;
  wire \mem_reg[62][53]_srl32__0_n_5 ;
  wire \mem_reg[62][53]_srl32_n_5 ;
  wire \mem_reg[62][53]_srl32_n_6 ;
  wire \mem_reg[62][54]_srl32__0_n_5 ;
  wire \mem_reg[62][54]_srl32_n_5 ;
  wire \mem_reg[62][54]_srl32_n_6 ;
  wire \mem_reg[62][55]_srl32__0_n_5 ;
  wire \mem_reg[62][55]_srl32_n_5 ;
  wire \mem_reg[62][55]_srl32_n_6 ;
  wire \mem_reg[62][56]_srl32__0_n_5 ;
  wire \mem_reg[62][56]_srl32_n_5 ;
  wire \mem_reg[62][56]_srl32_n_6 ;
  wire \mem_reg[62][57]_srl32__0_n_5 ;
  wire \mem_reg[62][57]_srl32_n_5 ;
  wire \mem_reg[62][57]_srl32_n_6 ;
  wire \mem_reg[62][58]_srl32__0_n_5 ;
  wire \mem_reg[62][58]_srl32_n_5 ;
  wire \mem_reg[62][58]_srl32_n_6 ;
  wire \mem_reg[62][59]_srl32__0_n_5 ;
  wire \mem_reg[62][59]_srl32_n_5 ;
  wire \mem_reg[62][59]_srl32_n_6 ;
  wire \mem_reg[62][5]_srl32__0_n_5 ;
  wire \mem_reg[62][5]_srl32_n_5 ;
  wire \mem_reg[62][5]_srl32_n_6 ;
  wire \mem_reg[62][60]_srl32__0_n_5 ;
  wire \mem_reg[62][60]_srl32_n_5 ;
  wire \mem_reg[62][60]_srl32_n_6 ;
  wire \mem_reg[62][61]_srl32__0_n_5 ;
  wire \mem_reg[62][61]_srl32_n_5 ;
  wire \mem_reg[62][61]_srl32_n_6 ;
  wire \mem_reg[62][62]_srl32__0_n_5 ;
  wire \mem_reg[62][62]_srl32_n_5 ;
  wire \mem_reg[62][62]_srl32_n_6 ;
  wire \mem_reg[62][63]_srl32__0_n_5 ;
  wire \mem_reg[62][63]_srl32_n_5 ;
  wire \mem_reg[62][63]_srl32_n_6 ;
  wire \mem_reg[62][64]_srl32__0_n_5 ;
  wire \mem_reg[62][64]_srl32_n_5 ;
  wire \mem_reg[62][64]_srl32_n_6 ;
  wire \mem_reg[62][65]_srl32__0_n_5 ;
  wire \mem_reg[62][65]_srl32_n_5 ;
  wire \mem_reg[62][65]_srl32_n_6 ;
  wire \mem_reg[62][66]_srl32__0_n_5 ;
  wire \mem_reg[62][66]_srl32_n_5 ;
  wire \mem_reg[62][66]_srl32_n_6 ;
  wire \mem_reg[62][67]_srl32__0_n_5 ;
  wire \mem_reg[62][67]_srl32_n_5 ;
  wire \mem_reg[62][67]_srl32_n_6 ;
  wire \mem_reg[62][68]_srl32__0_n_5 ;
  wire \mem_reg[62][68]_srl32_n_5 ;
  wire \mem_reg[62][68]_srl32_n_6 ;
  wire \mem_reg[62][69]_srl32__0_n_5 ;
  wire \mem_reg[62][69]_srl32_n_5 ;
  wire \mem_reg[62][69]_srl32_n_6 ;
  wire \mem_reg[62][6]_srl32__0_n_5 ;
  wire \mem_reg[62][6]_srl32_n_5 ;
  wire \mem_reg[62][6]_srl32_n_6 ;
  wire \mem_reg[62][70]_srl32__0_n_5 ;
  wire \mem_reg[62][70]_srl32_n_5 ;
  wire \mem_reg[62][70]_srl32_n_6 ;
  wire \mem_reg[62][71]_srl32__0_n_5 ;
  wire \mem_reg[62][71]_srl32_n_5 ;
  wire \mem_reg[62][71]_srl32_n_6 ;
  wire \mem_reg[62][72]_srl32__0_n_5 ;
  wire \mem_reg[62][72]_srl32_n_5 ;
  wire \mem_reg[62][72]_srl32_n_6 ;
  wire \mem_reg[62][7]_srl32__0_n_5 ;
  wire \mem_reg[62][7]_srl32_n_5 ;
  wire \mem_reg[62][7]_srl32_n_6 ;
  wire \mem_reg[62][8]_srl32__0_n_5 ;
  wire \mem_reg[62][8]_srl32_n_5 ;
  wire \mem_reg[62][8]_srl32_n_6 ;
  wire \mem_reg[62][9]_srl32__0_n_5 ;
  wire \mem_reg[62][9]_srl32_n_5 ;
  wire \mem_reg[62][9]_srl32_n_6 ;
  wire pop;
  wire push;
  wire req_fifo_valid;
  wire rs_req_ready;
  wire \state[0]_i_4_n_5 ;
  wire \NLW_mem_reg[62][0]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][10]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][11]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][12]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][13]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][14]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][15]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][16]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][17]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][18]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][19]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][1]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][20]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][21]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][22]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][23]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][24]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][25]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][26]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][27]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][28]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][29]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][2]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][30]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][31]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][32]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][33]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][34]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][35]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][36]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][37]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][38]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][39]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][3]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][40]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][41]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][42]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][43]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][44]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][45]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][46]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][47]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][48]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][49]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][4]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][50]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][51]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][52]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][53]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][54]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][55]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][56]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][57]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][58]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][59]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][5]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][60]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][61]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][62]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][63]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][64]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][65]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][66]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][67]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][68]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][69]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][6]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][70]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][71]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][72]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][7]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][8]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][9]_srl32__0_Q31_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dout[0]_i_1__0 
       (.I0(\mem_reg[62][0]_srl32__0_n_5 ),
        .I1(\dout_reg[0]_2 [5]),
        .I2(\mem_reg[62][0]_srl32_n_5 ),
        .O(\dout[0]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dout[10]_i_1__0 
       (.I0(\mem_reg[62][10]_srl32__0_n_5 ),
        .I1(\dout_reg[0]_2 [5]),
        .I2(\mem_reg[62][10]_srl32_n_5 ),
        .O(\dout[10]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dout[11]_i_1__0 
       (.I0(\mem_reg[62][11]_srl32__0_n_5 ),
        .I1(\dout_reg[0]_2 [5]),
        .I2(\mem_reg[62][11]_srl32_n_5 ),
        .O(\dout[11]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dout[12]_i_1__0 
       (.I0(\mem_reg[62][12]_srl32__0_n_5 ),
        .I1(\dout_reg[0]_2 [5]),
        .I2(\mem_reg[62][12]_srl32_n_5 ),
        .O(\dout[12]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dout[13]_i_1__0 
       (.I0(\mem_reg[62][13]_srl32__0_n_5 ),
        .I1(\dout_reg[0]_2 [5]),
        .I2(\mem_reg[62][13]_srl32_n_5 ),
        .O(\dout[13]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dout[14]_i_1__0 
       (.I0(\mem_reg[62][14]_srl32__0_n_5 ),
        .I1(\dout_reg[0]_2 [5]),
        .I2(\mem_reg[62][14]_srl32_n_5 ),
        .O(\dout[14]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dout[15]_i_1__0 
       (.I0(\mem_reg[62][15]_srl32__0_n_5 ),
        .I1(\dout_reg[0]_2 [5]),
        .I2(\mem_reg[62][15]_srl32_n_5 ),
        .O(\dout[15]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dout[16]_i_1__0 
       (.I0(\mem_reg[62][16]_srl32__0_n_5 ),
        .I1(\dout_reg[0]_2 [5]),
        .I2(\mem_reg[62][16]_srl32_n_5 ),
        .O(\dout[16]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dout[17]_i_1__0 
       (.I0(\mem_reg[62][17]_srl32__0_n_5 ),
        .I1(\dout_reg[0]_2 [5]),
        .I2(\mem_reg[62][17]_srl32_n_5 ),
        .O(\dout[17]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dout[18]_i_1__0 
       (.I0(\mem_reg[62][18]_srl32__0_n_5 ),
        .I1(\dout_reg[0]_2 [5]),
        .I2(\mem_reg[62][18]_srl32_n_5 ),
        .O(\dout[18]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dout[19]_i_1__0 
       (.I0(\mem_reg[62][19]_srl32__0_n_5 ),
        .I1(\dout_reg[0]_2 [5]),
        .I2(\mem_reg[62][19]_srl32_n_5 ),
        .O(\dout[19]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dout[1]_i_1__0 
       (.I0(\mem_reg[62][1]_srl32__0_n_5 ),
        .I1(\dout_reg[0]_2 [5]),
        .I2(\mem_reg[62][1]_srl32_n_5 ),
        .O(\dout[1]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dout[20]_i_1__0 
       (.I0(\mem_reg[62][20]_srl32__0_n_5 ),
        .I1(\dout_reg[0]_2 [5]),
        .I2(\mem_reg[62][20]_srl32_n_5 ),
        .O(\dout[20]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dout[21]_i_1__0 
       (.I0(\mem_reg[62][21]_srl32__0_n_5 ),
        .I1(\dout_reg[0]_2 [5]),
        .I2(\mem_reg[62][21]_srl32_n_5 ),
        .O(\dout[21]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dout[22]_i_1__0 
       (.I0(\mem_reg[62][22]_srl32__0_n_5 ),
        .I1(\dout_reg[0]_2 [5]),
        .I2(\mem_reg[62][22]_srl32_n_5 ),
        .O(\dout[22]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dout[23]_i_1__0 
       (.I0(\mem_reg[62][23]_srl32__0_n_5 ),
        .I1(\dout_reg[0]_2 [5]),
        .I2(\mem_reg[62][23]_srl32_n_5 ),
        .O(\dout[23]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dout[24]_i_1__0 
       (.I0(\mem_reg[62][24]_srl32__0_n_5 ),
        .I1(\dout_reg[0]_2 [5]),
        .I2(\mem_reg[62][24]_srl32_n_5 ),
        .O(\dout[24]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dout[25]_i_1__0 
       (.I0(\mem_reg[62][25]_srl32__0_n_5 ),
        .I1(\dout_reg[0]_2 [5]),
        .I2(\mem_reg[62][25]_srl32_n_5 ),
        .O(\dout[25]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dout[26]_i_1__0 
       (.I0(\mem_reg[62][26]_srl32__0_n_5 ),
        .I1(\dout_reg[0]_2 [5]),
        .I2(\mem_reg[62][26]_srl32_n_5 ),
        .O(\dout[26]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dout[27]_i_1__0 
       (.I0(\mem_reg[62][27]_srl32__0_n_5 ),
        .I1(\dout_reg[0]_2 [5]),
        .I2(\mem_reg[62][27]_srl32_n_5 ),
        .O(\dout[27]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dout[28]_i_1__0 
       (.I0(\mem_reg[62][28]_srl32__0_n_5 ),
        .I1(\dout_reg[0]_2 [5]),
        .I2(\mem_reg[62][28]_srl32_n_5 ),
        .O(\dout[28]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dout[29]_i_1__0 
       (.I0(\mem_reg[62][29]_srl32__0_n_5 ),
        .I1(\dout_reg[0]_2 [5]),
        .I2(\mem_reg[62][29]_srl32_n_5 ),
        .O(\dout[29]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dout[2]_i_1__0 
       (.I0(\mem_reg[62][2]_srl32__0_n_5 ),
        .I1(\dout_reg[0]_2 [5]),
        .I2(\mem_reg[62][2]_srl32_n_5 ),
        .O(\dout[2]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dout[30]_i_1__0 
       (.I0(\mem_reg[62][30]_srl32__0_n_5 ),
        .I1(\dout_reg[0]_2 [5]),
        .I2(\mem_reg[62][30]_srl32_n_5 ),
        .O(\dout[30]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dout[31]_i_1__0 
       (.I0(\mem_reg[62][31]_srl32__0_n_5 ),
        .I1(\dout_reg[0]_2 [5]),
        .I2(\mem_reg[62][31]_srl32_n_5 ),
        .O(\dout[31]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dout[32]_i_1__0 
       (.I0(\mem_reg[62][32]_srl32__0_n_5 ),
        .I1(\dout_reg[0]_2 [5]),
        .I2(\mem_reg[62][32]_srl32_n_5 ),
        .O(\dout[32]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dout[33]_i_1__0 
       (.I0(\mem_reg[62][33]_srl32__0_n_5 ),
        .I1(\dout_reg[0]_2 [5]),
        .I2(\mem_reg[62][33]_srl32_n_5 ),
        .O(\dout[33]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dout[34]_i_1__0 
       (.I0(\mem_reg[62][34]_srl32__0_n_5 ),
        .I1(\dout_reg[0]_2 [5]),
        .I2(\mem_reg[62][34]_srl32_n_5 ),
        .O(\dout[34]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dout[35]_i_1__0 
       (.I0(\mem_reg[62][35]_srl32__0_n_5 ),
        .I1(\dout_reg[0]_2 [5]),
        .I2(\mem_reg[62][35]_srl32_n_5 ),
        .O(\dout[35]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dout[36]_i_1__0 
       (.I0(\mem_reg[62][36]_srl32__0_n_5 ),
        .I1(\dout_reg[0]_2 [5]),
        .I2(\mem_reg[62][36]_srl32_n_5 ),
        .O(\dout[36]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dout[37]_i_1__0 
       (.I0(\mem_reg[62][37]_srl32__0_n_5 ),
        .I1(\dout_reg[0]_2 [5]),
        .I2(\mem_reg[62][37]_srl32_n_5 ),
        .O(\dout[37]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dout[38]_i_1__0 
       (.I0(\mem_reg[62][38]_srl32__0_n_5 ),
        .I1(\dout_reg[0]_2 [5]),
        .I2(\mem_reg[62][38]_srl32_n_5 ),
        .O(\dout[38]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dout[39]_i_1__0 
       (.I0(\mem_reg[62][39]_srl32__0_n_5 ),
        .I1(\dout_reg[0]_2 [5]),
        .I2(\mem_reg[62][39]_srl32_n_5 ),
        .O(\dout[39]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dout[3]_i_1__0 
       (.I0(\mem_reg[62][3]_srl32__0_n_5 ),
        .I1(\dout_reg[0]_2 [5]),
        .I2(\mem_reg[62][3]_srl32_n_5 ),
        .O(\dout[3]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dout[40]_i_1__0 
       (.I0(\mem_reg[62][40]_srl32__0_n_5 ),
        .I1(\dout_reg[0]_2 [5]),
        .I2(\mem_reg[62][40]_srl32_n_5 ),
        .O(\dout[40]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dout[41]_i_1__0 
       (.I0(\mem_reg[62][41]_srl32__0_n_5 ),
        .I1(\dout_reg[0]_2 [5]),
        .I2(\mem_reg[62][41]_srl32_n_5 ),
        .O(\dout[41]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dout[42]_i_1__0 
       (.I0(\mem_reg[62][42]_srl32__0_n_5 ),
        .I1(\dout_reg[0]_2 [5]),
        .I2(\mem_reg[62][42]_srl32_n_5 ),
        .O(\dout[42]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dout[43]_i_1__0 
       (.I0(\mem_reg[62][43]_srl32__0_n_5 ),
        .I1(\dout_reg[0]_2 [5]),
        .I2(\mem_reg[62][43]_srl32_n_5 ),
        .O(\dout[43]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dout[44]_i_1__0 
       (.I0(\mem_reg[62][44]_srl32__0_n_5 ),
        .I1(\dout_reg[0]_2 [5]),
        .I2(\mem_reg[62][44]_srl32_n_5 ),
        .O(\dout[44]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dout[45]_i_1__0 
       (.I0(\mem_reg[62][45]_srl32__0_n_5 ),
        .I1(\dout_reg[0]_2 [5]),
        .I2(\mem_reg[62][45]_srl32_n_5 ),
        .O(\dout[45]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dout[46]_i_1__0 
       (.I0(\mem_reg[62][46]_srl32__0_n_5 ),
        .I1(\dout_reg[0]_2 [5]),
        .I2(\mem_reg[62][46]_srl32_n_5 ),
        .O(\dout[46]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dout[47]_i_1__0 
       (.I0(\mem_reg[62][47]_srl32__0_n_5 ),
        .I1(\dout_reg[0]_2 [5]),
        .I2(\mem_reg[62][47]_srl32_n_5 ),
        .O(\dout[47]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dout[48]_i_1__0 
       (.I0(\mem_reg[62][48]_srl32__0_n_5 ),
        .I1(\dout_reg[0]_2 [5]),
        .I2(\mem_reg[62][48]_srl32_n_5 ),
        .O(\dout[48]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dout[49]_i_1__0 
       (.I0(\mem_reg[62][49]_srl32__0_n_5 ),
        .I1(\dout_reg[0]_2 [5]),
        .I2(\mem_reg[62][49]_srl32_n_5 ),
        .O(\dout[49]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dout[4]_i_1__0 
       (.I0(\mem_reg[62][4]_srl32__0_n_5 ),
        .I1(\dout_reg[0]_2 [5]),
        .I2(\mem_reg[62][4]_srl32_n_5 ),
        .O(\dout[4]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dout[50]_i_1__0 
       (.I0(\mem_reg[62][50]_srl32__0_n_5 ),
        .I1(\dout_reg[0]_2 [5]),
        .I2(\mem_reg[62][50]_srl32_n_5 ),
        .O(\dout[50]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dout[51]_i_1__0 
       (.I0(\mem_reg[62][51]_srl32__0_n_5 ),
        .I1(\dout_reg[0]_2 [5]),
        .I2(\mem_reg[62][51]_srl32_n_5 ),
        .O(\dout[51]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dout[52]_i_1__0 
       (.I0(\mem_reg[62][52]_srl32__0_n_5 ),
        .I1(\dout_reg[0]_2 [5]),
        .I2(\mem_reg[62][52]_srl32_n_5 ),
        .O(\dout[52]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dout[53]_i_1__0 
       (.I0(\mem_reg[62][53]_srl32__0_n_5 ),
        .I1(\dout_reg[0]_2 [5]),
        .I2(\mem_reg[62][53]_srl32_n_5 ),
        .O(\dout[53]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dout[54]_i_1__0 
       (.I0(\mem_reg[62][54]_srl32__0_n_5 ),
        .I1(\dout_reg[0]_2 [5]),
        .I2(\mem_reg[62][54]_srl32_n_5 ),
        .O(\dout[54]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dout[55]_i_1__0 
       (.I0(\mem_reg[62][55]_srl32__0_n_5 ),
        .I1(\dout_reg[0]_2 [5]),
        .I2(\mem_reg[62][55]_srl32_n_5 ),
        .O(\dout[55]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dout[56]_i_1__0 
       (.I0(\mem_reg[62][56]_srl32__0_n_5 ),
        .I1(\dout_reg[0]_2 [5]),
        .I2(\mem_reg[62][56]_srl32_n_5 ),
        .O(\dout[56]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dout[57]_i_1__0 
       (.I0(\mem_reg[62][57]_srl32__0_n_5 ),
        .I1(\dout_reg[0]_2 [5]),
        .I2(\mem_reg[62][57]_srl32_n_5 ),
        .O(\dout[57]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dout[58]_i_1__0 
       (.I0(\mem_reg[62][58]_srl32__0_n_5 ),
        .I1(\dout_reg[0]_2 [5]),
        .I2(\mem_reg[62][58]_srl32_n_5 ),
        .O(\dout[58]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dout[59]_i_1__0 
       (.I0(\mem_reg[62][59]_srl32__0_n_5 ),
        .I1(\dout_reg[0]_2 [5]),
        .I2(\mem_reg[62][59]_srl32_n_5 ),
        .O(\dout[59]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dout[5]_i_1__0 
       (.I0(\mem_reg[62][5]_srl32__0_n_5 ),
        .I1(\dout_reg[0]_2 [5]),
        .I2(\mem_reg[62][5]_srl32_n_5 ),
        .O(\dout[5]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dout[60]_i_1__0 
       (.I0(\mem_reg[62][60]_srl32__0_n_5 ),
        .I1(\dout_reg[0]_2 [5]),
        .I2(\mem_reg[62][60]_srl32_n_5 ),
        .O(\dout[60]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dout[61]_i_1 
       (.I0(\mem_reg[62][61]_srl32__0_n_5 ),
        .I1(\dout_reg[0]_2 [5]),
        .I2(\mem_reg[62][61]_srl32_n_5 ),
        .O(\dout[61]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dout[62]_i_1 
       (.I0(\mem_reg[62][62]_srl32__0_n_5 ),
        .I1(\dout_reg[0]_2 [5]),
        .I2(\mem_reg[62][62]_srl32_n_5 ),
        .O(\dout[62]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h80808000AAAAAAAA)) 
    \dout[63]_i_1 
       (.I0(\dout_reg[0]_1 ),
        .I1(m_axi_gmem_WREADY),
        .I2(\dout_reg[0]_0 ),
        .I3(\last_cnt_reg[5] ),
        .I4(\last_cnt_reg[2] ),
        .I5(fifo_valid),
        .O(pop));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dout[63]_i_2 
       (.I0(\mem_reg[62][63]_srl32__0_n_5 ),
        .I1(\dout_reg[0]_2 [5]),
        .I2(\mem_reg[62][63]_srl32_n_5 ),
        .O(\dout[63]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \dout[63]_i_3 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\last_cnt_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dout[64]_i_1__0 
       (.I0(\mem_reg[62][64]_srl32__0_n_5 ),
        .I1(\dout_reg[0]_2 [5]),
        .I2(\mem_reg[62][64]_srl32_n_5 ),
        .O(\dout[64]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dout[65]_i_1__0 
       (.I0(\mem_reg[62][65]_srl32__0_n_5 ),
        .I1(\dout_reg[0]_2 [5]),
        .I2(\mem_reg[62][65]_srl32_n_5 ),
        .O(\dout[65]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dout[66]_i_1__0 
       (.I0(\mem_reg[62][66]_srl32__0_n_5 ),
        .I1(\dout_reg[0]_2 [5]),
        .I2(\mem_reg[62][66]_srl32_n_5 ),
        .O(\dout[66]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dout[67]_i_1__0 
       (.I0(\mem_reg[62][67]_srl32__0_n_5 ),
        .I1(\dout_reg[0]_2 [5]),
        .I2(\mem_reg[62][67]_srl32_n_5 ),
        .O(\dout[67]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dout[68]_i_1__0 
       (.I0(\mem_reg[62][68]_srl32__0_n_5 ),
        .I1(\dout_reg[0]_2 [5]),
        .I2(\mem_reg[62][68]_srl32_n_5 ),
        .O(\dout[68]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dout[69]_i_1 
       (.I0(\mem_reg[62][69]_srl32__0_n_5 ),
        .I1(\dout_reg[0]_2 [5]),
        .I2(\mem_reg[62][69]_srl32_n_5 ),
        .O(\dout[69]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dout[6]_i_1__0 
       (.I0(\mem_reg[62][6]_srl32__0_n_5 ),
        .I1(\dout_reg[0]_2 [5]),
        .I2(\mem_reg[62][6]_srl32_n_5 ),
        .O(\dout[6]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dout[70]_i_1 
       (.I0(\mem_reg[62][70]_srl32__0_n_5 ),
        .I1(\dout_reg[0]_2 [5]),
        .I2(\mem_reg[62][70]_srl32_n_5 ),
        .O(\dout[70]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dout[71]_i_1 
       (.I0(\mem_reg[62][71]_srl32__0_n_5 ),
        .I1(\dout_reg[0]_2 [5]),
        .I2(\mem_reg[62][71]_srl32_n_5 ),
        .O(\dout[71]_i_1_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dout[72]_i_1 
       (.I0(\mem_reg[62][72]_srl32__0_n_5 ),
        .I1(\dout_reg[0]_2 [5]),
        .I2(\mem_reg[62][72]_srl32_n_5 ),
        .O(\dout[72]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dout[7]_i_1__0 
       (.I0(\mem_reg[62][7]_srl32__0_n_5 ),
        .I1(\dout_reg[0]_2 [5]),
        .I2(\mem_reg[62][7]_srl32_n_5 ),
        .O(\dout[7]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dout[8]_i_1__0 
       (.I0(\mem_reg[62][8]_srl32__0_n_5 ),
        .I1(\dout_reg[0]_2 [5]),
        .I2(\mem_reg[62][8]_srl32_n_5 ),
        .O(\dout[8]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dout[9]_i_1__0 
       (.I0(\mem_reg[62][9]_srl32__0_n_5 ),
        .I1(\dout_reg[0]_2 [5]),
        .I2(\mem_reg[62][9]_srl32_n_5 ),
        .O(\dout[9]_i_1__0_n_5 ));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[0]_i_1__0_n_5 ),
        .Q(\dout_reg[72]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[10]_i_1__0_n_5 ),
        .Q(\dout_reg[72]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[11]_i_1__0_n_5 ),
        .Q(\dout_reg[72]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[12]_i_1__0_n_5 ),
        .Q(\dout_reg[72]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[13]_i_1__0_n_5 ),
        .Q(\dout_reg[72]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[14]_i_1__0_n_5 ),
        .Q(\dout_reg[72]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[15]_i_1__0_n_5 ),
        .Q(\dout_reg[72]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[16]_i_1__0_n_5 ),
        .Q(\dout_reg[72]_0 [16]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[17]_i_1__0_n_5 ),
        .Q(\dout_reg[72]_0 [17]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[18]_i_1__0_n_5 ),
        .Q(\dout_reg[72]_0 [18]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[19]_i_1__0_n_5 ),
        .Q(\dout_reg[72]_0 [19]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[1]_i_1__0_n_5 ),
        .Q(\dout_reg[72]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[20]_i_1__0_n_5 ),
        .Q(\dout_reg[72]_0 [20]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[21]_i_1__0_n_5 ),
        .Q(\dout_reg[72]_0 [21]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[22]_i_1__0_n_5 ),
        .Q(\dout_reg[72]_0 [22]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[23]_i_1__0_n_5 ),
        .Q(\dout_reg[72]_0 [23]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[24]_i_1__0_n_5 ),
        .Q(\dout_reg[72]_0 [24]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[25]_i_1__0_n_5 ),
        .Q(\dout_reg[72]_0 [25]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[26]_i_1__0_n_5 ),
        .Q(\dout_reg[72]_0 [26]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[27]_i_1__0_n_5 ),
        .Q(\dout_reg[72]_0 [27]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[28]_i_1__0_n_5 ),
        .Q(\dout_reg[72]_0 [28]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[29]_i_1__0_n_5 ),
        .Q(\dout_reg[72]_0 [29]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[2]_i_1__0_n_5 ),
        .Q(\dout_reg[72]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[30]_i_1__0_n_5 ),
        .Q(\dout_reg[72]_0 [30]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[31]_i_1__0_n_5 ),
        .Q(\dout_reg[72]_0 [31]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[32]_i_1__0_n_5 ),
        .Q(\dout_reg[72]_0 [32]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[33] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[33]_i_1__0_n_5 ),
        .Q(\dout_reg[72]_0 [33]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[34]_i_1__0_n_5 ),
        .Q(\dout_reg[72]_0 [34]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[35] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[35]_i_1__0_n_5 ),
        .Q(\dout_reg[72]_0 [35]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[36] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[36]_i_1__0_n_5 ),
        .Q(\dout_reg[72]_0 [36]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[37] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[37]_i_1__0_n_5 ),
        .Q(\dout_reg[72]_0 [37]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[38] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[38]_i_1__0_n_5 ),
        .Q(\dout_reg[72]_0 [38]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[39] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[39]_i_1__0_n_5 ),
        .Q(\dout_reg[72]_0 [39]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[3]_i_1__0_n_5 ),
        .Q(\dout_reg[72]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[40] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[40]_i_1__0_n_5 ),
        .Q(\dout_reg[72]_0 [40]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[41] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[41]_i_1__0_n_5 ),
        .Q(\dout_reg[72]_0 [41]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[42] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[42]_i_1__0_n_5 ),
        .Q(\dout_reg[72]_0 [42]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[43] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[43]_i_1__0_n_5 ),
        .Q(\dout_reg[72]_0 [43]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[44] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[44]_i_1__0_n_5 ),
        .Q(\dout_reg[72]_0 [44]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[45] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[45]_i_1__0_n_5 ),
        .Q(\dout_reg[72]_0 [45]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[46] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[46]_i_1__0_n_5 ),
        .Q(\dout_reg[72]_0 [46]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[47] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[47]_i_1__0_n_5 ),
        .Q(\dout_reg[72]_0 [47]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[48] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[48]_i_1__0_n_5 ),
        .Q(\dout_reg[72]_0 [48]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[49] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[49]_i_1__0_n_5 ),
        .Q(\dout_reg[72]_0 [49]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[4]_i_1__0_n_5 ),
        .Q(\dout_reg[72]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[50] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[50]_i_1__0_n_5 ),
        .Q(\dout_reg[72]_0 [50]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[51] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[51]_i_1__0_n_5 ),
        .Q(\dout_reg[72]_0 [51]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[52] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[52]_i_1__0_n_5 ),
        .Q(\dout_reg[72]_0 [52]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[53] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[53]_i_1__0_n_5 ),
        .Q(\dout_reg[72]_0 [53]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[54] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[54]_i_1__0_n_5 ),
        .Q(\dout_reg[72]_0 [54]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[55] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[55]_i_1__0_n_5 ),
        .Q(\dout_reg[72]_0 [55]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[56] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[56]_i_1__0_n_5 ),
        .Q(\dout_reg[72]_0 [56]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[57] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[57]_i_1__0_n_5 ),
        .Q(\dout_reg[72]_0 [57]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[58] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[58]_i_1__0_n_5 ),
        .Q(\dout_reg[72]_0 [58]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[59] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[59]_i_1__0_n_5 ),
        .Q(\dout_reg[72]_0 [59]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[5]_i_1__0_n_5 ),
        .Q(\dout_reg[72]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[60] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[60]_i_1__0_n_5 ),
        .Q(\dout_reg[72]_0 [60]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[61] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[61]_i_1_n_5 ),
        .Q(\dout_reg[72]_0 [61]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[62] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[62]_i_1_n_5 ),
        .Q(\dout_reg[72]_0 [62]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[63] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[63]_i_2_n_5 ),
        .Q(\dout_reg[72]_0 [63]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[64] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[64]_i_1__0_n_5 ),
        .Q(\dout_reg[72]_0 [64]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[65] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[65]_i_1__0_n_5 ),
        .Q(\dout_reg[72]_0 [65]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[66] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[66]_i_1__0_n_5 ),
        .Q(\dout_reg[72]_0 [66]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[67] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[67]_i_1__0_n_5 ),
        .Q(\dout_reg[72]_0 [67]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[68] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[68]_i_1__0_n_5 ),
        .Q(\dout_reg[72]_0 [68]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[69] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[69]_i_1_n_5 ),
        .Q(\dout_reg[72]_0 [69]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[6]_i_1__0_n_5 ),
        .Q(\dout_reg[72]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[70] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[70]_i_1_n_5 ),
        .Q(\dout_reg[72]_0 [70]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[71] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[71]_i_1_n_5 ),
        .Q(\dout_reg[72]_0 [71]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[72] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[72]_i_1_n_5 ),
        .Q(\dout_reg[72]_0 [72]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[7]_i_1__0_n_5 ),
        .Q(\dout_reg[72]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[8]_i_1__0_n_5 ),
        .Q(\dout_reg[72]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout[9]_i_1__0_n_5 ),
        .Q(\dout_reg[72]_0 [9]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h75553000)) 
    flying_req_i_1
       (.I0(\last_cnt[6]_i_3_n_5 ),
        .I1(flying_req_reg),
        .I2(req_fifo_valid),
        .I3(rs_req_ready),
        .I4(\dout_reg[0]_0 ),
        .O(dout_vld_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT4 #(
    .INIT(16'hB44B)) 
    \last_cnt[1]_i_1 
       (.I0(\last_cnt[6]_i_3_n_5 ),
        .I1(\last_cnt_reg[1] ),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT5 #(
    .INIT(32'hA96AA9A9)) 
    \last_cnt[2]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\last_cnt[6]_i_3_n_5 ),
        .I4(\last_cnt_reg[1] ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT5 #(
    .INIT(32'h9A999599)) 
    \last_cnt[3]_i_1 
       (.I0(Q[3]),
        .I1(\last_cnt_reg[2] ),
        .I2(\last_cnt[6]_i_3_n_5 ),
        .I3(\last_cnt_reg[1] ),
        .I4(\last_cnt_reg[5]_0 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hAAAA99A9AA6A9969)) 
    \last_cnt[4]_i_1 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(\last_cnt_reg[1] ),
        .I3(\last_cnt[6]_i_3_n_5 ),
        .I4(\last_cnt_reg[2] ),
        .I5(\last_cnt_reg[5]_0 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hAAAAAAA95AAAAAA9)) 
    \last_cnt[5]_i_1 
       (.I0(Q[5]),
        .I1(\last_cnt_reg[2] ),
        .I2(\last_cnt[6]_i_5_n_5 ),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(\last_cnt_reg[5]_0 ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \last_cnt[6]_i_1 
       (.I0(\last_cnt[6]_i_3_n_5 ),
        .I1(\last_cnt_reg[1] ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT4 #(
    .INIT(16'h69AA)) 
    \last_cnt[6]_i_2 
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(\last_cnt[6]_i_5_n_5 ),
        .I3(\last_cnt[6]_i_6_n_5 ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hE000000000000000)) 
    \last_cnt[6]_i_3 
       (.I0(\last_cnt_reg[2] ),
        .I1(\last_cnt_reg[5] ),
        .I2(\dout_reg[0]_0 ),
        .I3(fifo_valid),
        .I4(\dout_reg[72]_0 [72]),
        .I5(m_axi_gmem_WREADY),
        .O(\last_cnt[6]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'h08)) 
    \last_cnt[6]_i_5 
       (.I0(push),
        .I1(in[72]),
        .I2(\last_cnt[6]_i_3_n_5 ),
        .O(\last_cnt[6]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h0000400003034003)) 
    \last_cnt[6]_i_6 
       (.I0(\last_cnt_reg[5]_0 ),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(\last_cnt_reg[1] ),
        .I4(\last_cnt[6]_i_3_n_5 ),
        .I5(\last_cnt_reg[2] ),
        .O(\last_cnt[6]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'hA200)) 
    \len_cnt[7]_i_2 
       (.I0(WVALID_Dummy),
        .I1(\len_cnt_reg[7] ),
        .I2(\len_cnt_reg[7]_0 ),
        .I3(burst_valid),
        .O(dout_vld_reg));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    m_axi_gmem_WVALID_INST_0_i_1
       (.I0(Q[5]),
        .I1(Q[6]),
        .I2(Q[4]),
        .I3(Q[3]),
        .O(\last_cnt_reg[5] ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][0]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][0]_srl32 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[62][0]_srl32_n_5 ),
        .Q31(\mem_reg[62][0]_srl32_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][0]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][0]_srl32__0 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][0]_srl32_n_6 ),
        .Q(\mem_reg[62][0]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][0]_srl32__0_Q31_UNCONNECTED ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[62][0]_srl32_i_1 
       (.I0(\len_cnt_reg[7] ),
        .I1(\len_cnt_reg[7]_0 ),
        .O(push));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][10]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][10]_srl32 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(\mem_reg[62][10]_srl32_n_5 ),
        .Q31(\mem_reg[62][10]_srl32_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][10]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][10]_srl32__0 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][10]_srl32_n_6 ),
        .Q(\mem_reg[62][10]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][10]_srl32__0_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][11]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][11]_srl32 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(\mem_reg[62][11]_srl32_n_5 ),
        .Q31(\mem_reg[62][11]_srl32_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][11]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][11]_srl32__0 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][11]_srl32_n_6 ),
        .Q(\mem_reg[62][11]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][11]_srl32__0_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][12]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][12]_srl32 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(\mem_reg[62][12]_srl32_n_5 ),
        .Q31(\mem_reg[62][12]_srl32_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][12]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][12]_srl32__0 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][12]_srl32_n_6 ),
        .Q(\mem_reg[62][12]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][12]_srl32__0_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][13]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][13]_srl32 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(\mem_reg[62][13]_srl32_n_5 ),
        .Q31(\mem_reg[62][13]_srl32_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][13]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][13]_srl32__0 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][13]_srl32_n_6 ),
        .Q(\mem_reg[62][13]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][13]_srl32__0_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][14]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][14]_srl32 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(\mem_reg[62][14]_srl32_n_5 ),
        .Q31(\mem_reg[62][14]_srl32_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][14]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][14]_srl32__0 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][14]_srl32_n_6 ),
        .Q(\mem_reg[62][14]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][14]_srl32__0_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][15]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][15]_srl32 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(\mem_reg[62][15]_srl32_n_5 ),
        .Q31(\mem_reg[62][15]_srl32_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][15]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][15]_srl32__0 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][15]_srl32_n_6 ),
        .Q(\mem_reg[62][15]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][15]_srl32__0_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][16]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][16]_srl32 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(\mem_reg[62][16]_srl32_n_5 ),
        .Q31(\mem_reg[62][16]_srl32_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][16]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][16]_srl32__0 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][16]_srl32_n_6 ),
        .Q(\mem_reg[62][16]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][16]_srl32__0_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][17]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][17]_srl32 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(\mem_reg[62][17]_srl32_n_5 ),
        .Q31(\mem_reg[62][17]_srl32_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][17]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][17]_srl32__0 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][17]_srl32_n_6 ),
        .Q(\mem_reg[62][17]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][17]_srl32__0_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][18]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][18]_srl32 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(\mem_reg[62][18]_srl32_n_5 ),
        .Q31(\mem_reg[62][18]_srl32_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][18]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][18]_srl32__0 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][18]_srl32_n_6 ),
        .Q(\mem_reg[62][18]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][18]_srl32__0_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][19]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][19]_srl32 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(\mem_reg[62][19]_srl32_n_5 ),
        .Q31(\mem_reg[62][19]_srl32_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][19]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][19]_srl32__0 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][19]_srl32_n_6 ),
        .Q(\mem_reg[62][19]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][19]_srl32__0_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][1]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][1]_srl32 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[62][1]_srl32_n_5 ),
        .Q31(\mem_reg[62][1]_srl32_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][1]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][1]_srl32__0 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][1]_srl32_n_6 ),
        .Q(\mem_reg[62][1]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][1]_srl32__0_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][20]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][20]_srl32 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(\mem_reg[62][20]_srl32_n_5 ),
        .Q31(\mem_reg[62][20]_srl32_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][20]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][20]_srl32__0 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][20]_srl32_n_6 ),
        .Q(\mem_reg[62][20]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][20]_srl32__0_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][21]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][21]_srl32 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(\mem_reg[62][21]_srl32_n_5 ),
        .Q31(\mem_reg[62][21]_srl32_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][21]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][21]_srl32__0 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][21]_srl32_n_6 ),
        .Q(\mem_reg[62][21]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][21]_srl32__0_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][22]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][22]_srl32 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(\mem_reg[62][22]_srl32_n_5 ),
        .Q31(\mem_reg[62][22]_srl32_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][22]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][22]_srl32__0 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][22]_srl32_n_6 ),
        .Q(\mem_reg[62][22]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][22]_srl32__0_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][23]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][23]_srl32 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(\mem_reg[62][23]_srl32_n_5 ),
        .Q31(\mem_reg[62][23]_srl32_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][23]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][23]_srl32__0 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][23]_srl32_n_6 ),
        .Q(\mem_reg[62][23]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][23]_srl32__0_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][24]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][24]_srl32 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(\mem_reg[62][24]_srl32_n_5 ),
        .Q31(\mem_reg[62][24]_srl32_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][24]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][24]_srl32__0 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][24]_srl32_n_6 ),
        .Q(\mem_reg[62][24]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][24]_srl32__0_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][25]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][25]_srl32 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(\mem_reg[62][25]_srl32_n_5 ),
        .Q31(\mem_reg[62][25]_srl32_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][25]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][25]_srl32__0 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][25]_srl32_n_6 ),
        .Q(\mem_reg[62][25]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][25]_srl32__0_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][26]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][26]_srl32 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(\mem_reg[62][26]_srl32_n_5 ),
        .Q31(\mem_reg[62][26]_srl32_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][26]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][26]_srl32__0 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][26]_srl32_n_6 ),
        .Q(\mem_reg[62][26]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][26]_srl32__0_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][27]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][27]_srl32 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(\mem_reg[62][27]_srl32_n_5 ),
        .Q31(\mem_reg[62][27]_srl32_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][27]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][27]_srl32__0 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][27]_srl32_n_6 ),
        .Q(\mem_reg[62][27]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][27]_srl32__0_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][28]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][28]_srl32 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(\mem_reg[62][28]_srl32_n_5 ),
        .Q31(\mem_reg[62][28]_srl32_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][28]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][28]_srl32__0 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][28]_srl32_n_6 ),
        .Q(\mem_reg[62][28]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][28]_srl32__0_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][29]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][29]_srl32 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(\mem_reg[62][29]_srl32_n_5 ),
        .Q31(\mem_reg[62][29]_srl32_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][29]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][29]_srl32__0 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][29]_srl32_n_6 ),
        .Q(\mem_reg[62][29]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][29]_srl32__0_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][2]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][2]_srl32 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[62][2]_srl32_n_5 ),
        .Q31(\mem_reg[62][2]_srl32_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][2]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][2]_srl32__0 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][2]_srl32_n_6 ),
        .Q(\mem_reg[62][2]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][2]_srl32__0_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][30]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][30]_srl32 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(\mem_reg[62][30]_srl32_n_5 ),
        .Q31(\mem_reg[62][30]_srl32_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][30]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][30]_srl32__0 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][30]_srl32_n_6 ),
        .Q(\mem_reg[62][30]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][30]_srl32__0_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][31]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][31]_srl32 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(\mem_reg[62][31]_srl32_n_5 ),
        .Q31(\mem_reg[62][31]_srl32_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][31]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][31]_srl32__0 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][31]_srl32_n_6 ),
        .Q(\mem_reg[62][31]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][31]_srl32__0_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][32]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][32]_srl32 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[32]),
        .Q(\mem_reg[62][32]_srl32_n_5 ),
        .Q31(\mem_reg[62][32]_srl32_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][32]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][32]_srl32__0 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][32]_srl32_n_6 ),
        .Q(\mem_reg[62][32]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][32]_srl32__0_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][33]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][33]_srl32 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[33]),
        .Q(\mem_reg[62][33]_srl32_n_5 ),
        .Q31(\mem_reg[62][33]_srl32_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][33]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][33]_srl32__0 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][33]_srl32_n_6 ),
        .Q(\mem_reg[62][33]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][33]_srl32__0_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][34]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][34]_srl32 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[34]),
        .Q(\mem_reg[62][34]_srl32_n_5 ),
        .Q31(\mem_reg[62][34]_srl32_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][34]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][34]_srl32__0 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][34]_srl32_n_6 ),
        .Q(\mem_reg[62][34]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][34]_srl32__0_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][35]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][35]_srl32 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[35]),
        .Q(\mem_reg[62][35]_srl32_n_5 ),
        .Q31(\mem_reg[62][35]_srl32_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][35]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][35]_srl32__0 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][35]_srl32_n_6 ),
        .Q(\mem_reg[62][35]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][35]_srl32__0_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][36]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][36]_srl32 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[36]),
        .Q(\mem_reg[62][36]_srl32_n_5 ),
        .Q31(\mem_reg[62][36]_srl32_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][36]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][36]_srl32__0 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][36]_srl32_n_6 ),
        .Q(\mem_reg[62][36]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][36]_srl32__0_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][37]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][37]_srl32 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[37]),
        .Q(\mem_reg[62][37]_srl32_n_5 ),
        .Q31(\mem_reg[62][37]_srl32_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][37]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][37]_srl32__0 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][37]_srl32_n_6 ),
        .Q(\mem_reg[62][37]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][37]_srl32__0_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][38]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][38]_srl32 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[38]),
        .Q(\mem_reg[62][38]_srl32_n_5 ),
        .Q31(\mem_reg[62][38]_srl32_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][38]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][38]_srl32__0 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][38]_srl32_n_6 ),
        .Q(\mem_reg[62][38]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][38]_srl32__0_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][39]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][39]_srl32 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[39]),
        .Q(\mem_reg[62][39]_srl32_n_5 ),
        .Q31(\mem_reg[62][39]_srl32_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][39]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][39]_srl32__0 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][39]_srl32_n_6 ),
        .Q(\mem_reg[62][39]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][39]_srl32__0_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][3]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][3]_srl32 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[62][3]_srl32_n_5 ),
        .Q31(\mem_reg[62][3]_srl32_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][3]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][3]_srl32__0 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][3]_srl32_n_6 ),
        .Q(\mem_reg[62][3]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][3]_srl32__0_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][40]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][40]_srl32 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[40]),
        .Q(\mem_reg[62][40]_srl32_n_5 ),
        .Q31(\mem_reg[62][40]_srl32_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][40]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][40]_srl32__0 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][40]_srl32_n_6 ),
        .Q(\mem_reg[62][40]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][40]_srl32__0_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][41]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][41]_srl32 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[41]),
        .Q(\mem_reg[62][41]_srl32_n_5 ),
        .Q31(\mem_reg[62][41]_srl32_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][41]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][41]_srl32__0 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][41]_srl32_n_6 ),
        .Q(\mem_reg[62][41]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][41]_srl32__0_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][42]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][42]_srl32 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[42]),
        .Q(\mem_reg[62][42]_srl32_n_5 ),
        .Q31(\mem_reg[62][42]_srl32_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][42]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][42]_srl32__0 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][42]_srl32_n_6 ),
        .Q(\mem_reg[62][42]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][42]_srl32__0_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][43]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][43]_srl32 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[43]),
        .Q(\mem_reg[62][43]_srl32_n_5 ),
        .Q31(\mem_reg[62][43]_srl32_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][43]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][43]_srl32__0 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][43]_srl32_n_6 ),
        .Q(\mem_reg[62][43]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][43]_srl32__0_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][44]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][44]_srl32 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[44]),
        .Q(\mem_reg[62][44]_srl32_n_5 ),
        .Q31(\mem_reg[62][44]_srl32_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][44]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][44]_srl32__0 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][44]_srl32_n_6 ),
        .Q(\mem_reg[62][44]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][44]_srl32__0_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][45]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][45]_srl32 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[45]),
        .Q(\mem_reg[62][45]_srl32_n_5 ),
        .Q31(\mem_reg[62][45]_srl32_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][45]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][45]_srl32__0 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][45]_srl32_n_6 ),
        .Q(\mem_reg[62][45]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][45]_srl32__0_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][46]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][46]_srl32 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[46]),
        .Q(\mem_reg[62][46]_srl32_n_5 ),
        .Q31(\mem_reg[62][46]_srl32_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][46]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][46]_srl32__0 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][46]_srl32_n_6 ),
        .Q(\mem_reg[62][46]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][46]_srl32__0_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][47]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][47]_srl32 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[47]),
        .Q(\mem_reg[62][47]_srl32_n_5 ),
        .Q31(\mem_reg[62][47]_srl32_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][47]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][47]_srl32__0 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][47]_srl32_n_6 ),
        .Q(\mem_reg[62][47]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][47]_srl32__0_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][48]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][48]_srl32 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[48]),
        .Q(\mem_reg[62][48]_srl32_n_5 ),
        .Q31(\mem_reg[62][48]_srl32_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][48]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][48]_srl32__0 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][48]_srl32_n_6 ),
        .Q(\mem_reg[62][48]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][48]_srl32__0_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][49]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][49]_srl32 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[49]),
        .Q(\mem_reg[62][49]_srl32_n_5 ),
        .Q31(\mem_reg[62][49]_srl32_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][49]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][49]_srl32__0 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][49]_srl32_n_6 ),
        .Q(\mem_reg[62][49]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][49]_srl32__0_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][4]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][4]_srl32 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\mem_reg[62][4]_srl32_n_5 ),
        .Q31(\mem_reg[62][4]_srl32_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][4]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][4]_srl32__0 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][4]_srl32_n_6 ),
        .Q(\mem_reg[62][4]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][4]_srl32__0_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][50]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][50]_srl32 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[50]),
        .Q(\mem_reg[62][50]_srl32_n_5 ),
        .Q31(\mem_reg[62][50]_srl32_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][50]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][50]_srl32__0 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][50]_srl32_n_6 ),
        .Q(\mem_reg[62][50]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][50]_srl32__0_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][51]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][51]_srl32 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[51]),
        .Q(\mem_reg[62][51]_srl32_n_5 ),
        .Q31(\mem_reg[62][51]_srl32_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][51]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][51]_srl32__0 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][51]_srl32_n_6 ),
        .Q(\mem_reg[62][51]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][51]_srl32__0_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][52]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][52]_srl32 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[52]),
        .Q(\mem_reg[62][52]_srl32_n_5 ),
        .Q31(\mem_reg[62][52]_srl32_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][52]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][52]_srl32__0 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][52]_srl32_n_6 ),
        .Q(\mem_reg[62][52]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][52]_srl32__0_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][53]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][53]_srl32 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[53]),
        .Q(\mem_reg[62][53]_srl32_n_5 ),
        .Q31(\mem_reg[62][53]_srl32_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][53]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][53]_srl32__0 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][53]_srl32_n_6 ),
        .Q(\mem_reg[62][53]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][53]_srl32__0_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][54]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][54]_srl32 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[54]),
        .Q(\mem_reg[62][54]_srl32_n_5 ),
        .Q31(\mem_reg[62][54]_srl32_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][54]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][54]_srl32__0 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][54]_srl32_n_6 ),
        .Q(\mem_reg[62][54]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][54]_srl32__0_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][55]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][55]_srl32 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[55]),
        .Q(\mem_reg[62][55]_srl32_n_5 ),
        .Q31(\mem_reg[62][55]_srl32_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][55]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][55]_srl32__0 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][55]_srl32_n_6 ),
        .Q(\mem_reg[62][55]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][55]_srl32__0_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][56]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][56]_srl32 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[56]),
        .Q(\mem_reg[62][56]_srl32_n_5 ),
        .Q31(\mem_reg[62][56]_srl32_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][56]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][56]_srl32__0 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][56]_srl32_n_6 ),
        .Q(\mem_reg[62][56]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][56]_srl32__0_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][57]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][57]_srl32 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[57]),
        .Q(\mem_reg[62][57]_srl32_n_5 ),
        .Q31(\mem_reg[62][57]_srl32_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][57]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][57]_srl32__0 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][57]_srl32_n_6 ),
        .Q(\mem_reg[62][57]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][57]_srl32__0_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][58]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][58]_srl32 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[58]),
        .Q(\mem_reg[62][58]_srl32_n_5 ),
        .Q31(\mem_reg[62][58]_srl32_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][58]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][58]_srl32__0 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][58]_srl32_n_6 ),
        .Q(\mem_reg[62][58]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][58]_srl32__0_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][59]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][59]_srl32 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[59]),
        .Q(\mem_reg[62][59]_srl32_n_5 ),
        .Q31(\mem_reg[62][59]_srl32_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][59]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][59]_srl32__0 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][59]_srl32_n_6 ),
        .Q(\mem_reg[62][59]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][59]_srl32__0_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][5]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][5]_srl32 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\mem_reg[62][5]_srl32_n_5 ),
        .Q31(\mem_reg[62][5]_srl32_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][5]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][5]_srl32__0 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][5]_srl32_n_6 ),
        .Q(\mem_reg[62][5]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][5]_srl32__0_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][60]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][60]_srl32 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[60]),
        .Q(\mem_reg[62][60]_srl32_n_5 ),
        .Q31(\mem_reg[62][60]_srl32_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][60]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][60]_srl32__0 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][60]_srl32_n_6 ),
        .Q(\mem_reg[62][60]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][60]_srl32__0_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][61]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][61]_srl32 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[61]),
        .Q(\mem_reg[62][61]_srl32_n_5 ),
        .Q31(\mem_reg[62][61]_srl32_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][61]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][61]_srl32__0 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][61]_srl32_n_6 ),
        .Q(\mem_reg[62][61]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][61]_srl32__0_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][62]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][62]_srl32 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[62]),
        .Q(\mem_reg[62][62]_srl32_n_5 ),
        .Q31(\mem_reg[62][62]_srl32_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][62]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][62]_srl32__0 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][62]_srl32_n_6 ),
        .Q(\mem_reg[62][62]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][62]_srl32__0_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][63]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][63]_srl32 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[63]),
        .Q(\mem_reg[62][63]_srl32_n_5 ),
        .Q31(\mem_reg[62][63]_srl32_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][63]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][63]_srl32__0 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][63]_srl32_n_6 ),
        .Q(\mem_reg[62][63]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][63]_srl32__0_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][64]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][64]_srl32 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[64]),
        .Q(\mem_reg[62][64]_srl32_n_5 ),
        .Q31(\mem_reg[62][64]_srl32_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][64]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][64]_srl32__0 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][64]_srl32_n_6 ),
        .Q(\mem_reg[62][64]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][64]_srl32__0_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][65]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][65]_srl32 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[65]),
        .Q(\mem_reg[62][65]_srl32_n_5 ),
        .Q31(\mem_reg[62][65]_srl32_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][65]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][65]_srl32__0 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][65]_srl32_n_6 ),
        .Q(\mem_reg[62][65]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][65]_srl32__0_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][66]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][66]_srl32 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[66]),
        .Q(\mem_reg[62][66]_srl32_n_5 ),
        .Q31(\mem_reg[62][66]_srl32_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][66]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][66]_srl32__0 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][66]_srl32_n_6 ),
        .Q(\mem_reg[62][66]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][66]_srl32__0_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][67]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][67]_srl32 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[67]),
        .Q(\mem_reg[62][67]_srl32_n_5 ),
        .Q31(\mem_reg[62][67]_srl32_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][67]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][67]_srl32__0 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][67]_srl32_n_6 ),
        .Q(\mem_reg[62][67]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][67]_srl32__0_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][68]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][68]_srl32 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[68]),
        .Q(\mem_reg[62][68]_srl32_n_5 ),
        .Q31(\mem_reg[62][68]_srl32_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][68]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][68]_srl32__0 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][68]_srl32_n_6 ),
        .Q(\mem_reg[62][68]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][68]_srl32__0_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][69]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][69]_srl32 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[69]),
        .Q(\mem_reg[62][69]_srl32_n_5 ),
        .Q31(\mem_reg[62][69]_srl32_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][69]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][69]_srl32__0 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][69]_srl32_n_6 ),
        .Q(\mem_reg[62][69]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][69]_srl32__0_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][6]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][6]_srl32 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\mem_reg[62][6]_srl32_n_5 ),
        .Q31(\mem_reg[62][6]_srl32_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][6]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][6]_srl32__0 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][6]_srl32_n_6 ),
        .Q(\mem_reg[62][6]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][6]_srl32__0_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][70]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][70]_srl32 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[70]),
        .Q(\mem_reg[62][70]_srl32_n_5 ),
        .Q31(\mem_reg[62][70]_srl32_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][70]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][70]_srl32__0 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][70]_srl32_n_6 ),
        .Q(\mem_reg[62][70]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][70]_srl32__0_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][71]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][71]_srl32 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[71]),
        .Q(\mem_reg[62][71]_srl32_n_5 ),
        .Q31(\mem_reg[62][71]_srl32_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][71]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][71]_srl32__0 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][71]_srl32_n_6 ),
        .Q(\mem_reg[62][71]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][71]_srl32__0_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][72]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][72]_srl32 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[72]),
        .Q(\mem_reg[62][72]_srl32_n_5 ),
        .Q31(\mem_reg[62][72]_srl32_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][72]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][72]_srl32__0 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][72]_srl32_n_6 ),
        .Q(\mem_reg[62][72]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][72]_srl32__0_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][7]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][7]_srl32 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\mem_reg[62][7]_srl32_n_5 ),
        .Q31(\mem_reg[62][7]_srl32_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][7]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][7]_srl32__0 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][7]_srl32_n_6 ),
        .Q(\mem_reg[62][7]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][7]_srl32__0_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][8]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][8]_srl32 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(\mem_reg[62][8]_srl32_n_5 ),
        .Q31(\mem_reg[62][8]_srl32_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][8]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][8]_srl32__0 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][8]_srl32_n_6 ),
        .Q(\mem_reg[62][8]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][8]_srl32__0_Q31_UNCONNECTED ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][9]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][9]_srl32 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(\mem_reg[62][9]_srl32_n_5 ),
        .Q31(\mem_reg[62][9]_srl32_n_6 ));
  (* srl_bus_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][9]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][9]_srl32__0 
       (.A(\dout_reg[0]_2 [4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][9]_srl32_n_6 ),
        .Q(\mem_reg[62][9]_srl32__0_n_5 ),
        .Q31(\NLW_mem_reg[62][9]_srl32__0_Q31_UNCONNECTED ));
  LUT6 #(
    .INIT(64'hFF03FF03AB03FF03)) 
    \state[0]_i_2 
       (.I0(flying_req_reg_0),
        .I1(\last_cnt_reg[2] ),
        .I2(\last_cnt_reg[5] ),
        .I3(\dout_reg[0]_0 ),
        .I4(fifo_valid),
        .I5(\state[0]_i_4_n_5 ),
        .O(flying_req_reg));
  LUT2 #(
    .INIT(4'h7)) 
    \state[0]_i_4 
       (.I0(m_axi_gmem_WREADY),
        .I1(\dout_reg[72]_0 [72]),
        .O(\state[0]_i_4_n_5 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vitis_design_dpa_trace_s2mm_0_gmem_m_axi_store
   (wrsp_type,
    gmem_0_AWREADY,
    WVALID_Dummy,
    gmem_0_WREADY,
    gmem_0_BVALID,
    ursp_ready,
    AWVALID_Dummy,
    in,
    D,
    empty_n_reg,
    \tmp_len_reg[14]_0 ,
    ap_clk,
    ap_rst_n_inv,
    dout_vld_reg,
    ENARDEN,
    REGCEB,
    RSTREGARSTREG,
    din,
    push_0,
    mOutPtr18_out,
    \raddr_reg[0] ,
    Q,
    push,
    AWREADY_Dummy,
    last_resp,
    \dout_reg[0] ,
    \dout_reg[69] ,
    E);
  output wrsp_type;
  output gmem_0_AWREADY;
  output WVALID_Dummy;
  output gmem_0_WREADY;
  output gmem_0_BVALID;
  output ursp_ready;
  output AWVALID_Dummy;
  output [71:0]in;
  output [0:0]D;
  output empty_n_reg;
  output [67:0]\tmp_len_reg[14]_0 ;
  input ap_clk;
  input ap_rst_n_inv;
  input dout_vld_reg;
  input ENARDEN;
  input REGCEB;
  input RSTREGARSTREG;
  input [63:0]din;
  input push_0;
  input mOutPtr18_out;
  input \raddr_reg[0] ;
  input [2:0]Q;
  input push;
  input AWREADY_Dummy;
  input last_resp;
  input [0:0]\dout_reg[0] ;
  input [66:0]\dout_reg[69] ;
  input [0:0]E;

  wire AWREADY_Dummy;
  wire AWVALID_Dummy;
  wire [0:0]D;
  wire [0:0]E;
  wire ENARDEN;
  wire [2:0]Q;
  wire REGCEB;
  wire RSTREGARSTREG;
  wire WVALID_Dummy;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [63:0]din;
  wire [0:0]\dout_reg[0] ;
  wire [66:0]\dout_reg[69] ;
  wire dout_vld_reg;
  wire empty_n_reg;
  wire fifo_wreq_n_11;
  wire fifo_wreq_n_13;
  wire fifo_wreq_n_17;
  wire fifo_wreq_n_19;
  wire fifo_wreq_n_20;
  wire fifo_wreq_n_21;
  wire fifo_wreq_n_22;
  wire fifo_wreq_n_23;
  wire fifo_wreq_n_24;
  wire fifo_wreq_n_25;
  wire fifo_wreq_n_26;
  wire fifo_wreq_n_27;
  wire fifo_wreq_n_28;
  wire fifo_wreq_n_29;
  wire fifo_wreq_n_30;
  wire fifo_wreq_n_31;
  wire fifo_wreq_n_32;
  wire fifo_wreq_n_33;
  wire fifo_wreq_n_34;
  wire fifo_wreq_n_35;
  wire fifo_wreq_n_36;
  wire fifo_wreq_n_37;
  wire fifo_wreq_n_38;
  wire fifo_wreq_n_39;
  wire fifo_wreq_n_40;
  wire fifo_wreq_n_41;
  wire fifo_wreq_n_42;
  wire fifo_wreq_n_43;
  wire fifo_wreq_n_44;
  wire fifo_wreq_n_45;
  wire fifo_wreq_n_46;
  wire fifo_wreq_n_47;
  wire fifo_wreq_n_48;
  wire fifo_wreq_n_49;
  wire fifo_wreq_n_50;
  wire fifo_wreq_n_51;
  wire fifo_wreq_n_52;
  wire fifo_wreq_n_53;
  wire fifo_wreq_n_54;
  wire fifo_wreq_n_55;
  wire fifo_wreq_n_56;
  wire fifo_wreq_n_57;
  wire fifo_wreq_n_58;
  wire fifo_wreq_n_59;
  wire fifo_wreq_n_60;
  wire fifo_wreq_n_61;
  wire fifo_wreq_n_62;
  wire fifo_wreq_n_63;
  wire fifo_wreq_n_64;
  wire fifo_wreq_n_65;
  wire fifo_wreq_n_66;
  wire fifo_wreq_n_67;
  wire fifo_wreq_n_68;
  wire fifo_wreq_n_69;
  wire fifo_wreq_n_70;
  wire fifo_wreq_n_71;
  wire fifo_wreq_n_72;
  wire fifo_wreq_n_73;
  wire fifo_wreq_n_74;
  wire fifo_wreq_n_75;
  wire fifo_wreq_n_76;
  wire fifo_wreq_n_77;
  wire fifo_wreq_n_78;
  wire fifo_wreq_n_79;
  wire fifo_wreq_n_8;
  wire fifo_wrsp_n_10;
  wire fifo_wrsp_n_9;
  wire gmem_0_AWREADY;
  wire gmem_0_BVALID;
  wire gmem_0_WREADY;
  wire [71:0]in;
  wire last_resp;
  wire mOutPtr18_out;
  wire p_12_in;
  wire pop;
  wire pop_2;
  wire push;
  wire push_0;
  wire push_1;
  wire \raddr_reg[0] ;
  wire [14:3]tmp_len0;
  wire [67:0]\tmp_len_reg[14]_0 ;
  wire ursp_ready;
  wire valid_length;
  wire wrsp_ready;
  wire wrsp_type;
  wire wrsp_valid;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vitis_design_dpa_trace_s2mm_0_gmem_m_axi_fifo__parameterized0 buff_wdata
       (.E(E),
        .ENARDEN(ENARDEN),
        .REGCEB(REGCEB),
        .RSTREGARSTREG(RSTREGARSTREG),
        .WVALID_Dummy(WVALID_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .din(din),
        .dout_vld_reg_0(dout_vld_reg),
        .empty_n_reg_0(empty_n_reg),
        .gmem_0_WREADY(gmem_0_WREADY),
        .in(in),
        .mOutPtr18_out(mOutPtr18_out),
        .push_0(push_0),
        .\raddr_reg[0]_0 (\raddr_reg[0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vitis_design_dpa_trace_s2mm_0_gmem_m_axi_fifo fifo_wreq
       (.AWREADY_Dummy(AWREADY_Dummy),
        .D({tmp_len0[14],tmp_len0[8],fifo_wreq_n_8,tmp_len0[6:5],fifo_wreq_n_11,tmp_len0[3]}),
        .E(fifo_wreq_n_13),
        .Q(Q[1]),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\dout_reg[60] ({fifo_wreq_n_19,fifo_wreq_n_20,fifo_wreq_n_21,fifo_wreq_n_22,fifo_wreq_n_23,fifo_wreq_n_24,fifo_wreq_n_25,fifo_wreq_n_26,fifo_wreq_n_27,fifo_wreq_n_28,fifo_wreq_n_29,fifo_wreq_n_30,fifo_wreq_n_31,fifo_wreq_n_32,fifo_wreq_n_33,fifo_wreq_n_34,fifo_wreq_n_35,fifo_wreq_n_36,fifo_wreq_n_37,fifo_wreq_n_38,fifo_wreq_n_39,fifo_wreq_n_40,fifo_wreq_n_41,fifo_wreq_n_42,fifo_wreq_n_43,fifo_wreq_n_44,fifo_wreq_n_45,fifo_wreq_n_46,fifo_wreq_n_47,fifo_wreq_n_48,fifo_wreq_n_49,fifo_wreq_n_50,fifo_wreq_n_51,fifo_wreq_n_52,fifo_wreq_n_53,fifo_wreq_n_54,fifo_wreq_n_55,fifo_wreq_n_56,fifo_wreq_n_57,fifo_wreq_n_58,fifo_wreq_n_59,fifo_wreq_n_60,fifo_wreq_n_61,fifo_wreq_n_62,fifo_wreq_n_63,fifo_wreq_n_64,fifo_wreq_n_65,fifo_wreq_n_66,fifo_wreq_n_67,fifo_wreq_n_68,fifo_wreq_n_69,fifo_wreq_n_70,fifo_wreq_n_71,fifo_wreq_n_72,fifo_wreq_n_73,fifo_wreq_n_74,fifo_wreq_n_75,fifo_wreq_n_76,fifo_wreq_n_77,fifo_wreq_n_78,fifo_wreq_n_79}),
        .\dout_reg[69] (\dout_reg[69] ),
        .full_n_reg_0(D),
        .gmem_0_AWREADY(gmem_0_AWREADY),
        .p_12_in(p_12_in),
        .pop(pop),
        .push(push),
        .push_0(push_1),
        .s_ready_t_reg(fifo_wreq_n_17),
        .tmp_valid_reg(AWVALID_Dummy),
        .valid_length(valid_length),
        .wrsp_ready(wrsp_ready));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vitis_design_dpa_trace_s2mm_0_gmem_m_axi_fifo__parameterized1 fifo_wrsp
       (.E(fifo_wrsp_n_9),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\dout_reg[0] (wrsp_type),
        .\dout_reg[0]_0 (\dout_reg[0] ),
        .\dout_reg[0]_1 (ursp_ready),
        .dout_vld_reg_0(fifo_wrsp_n_10),
        .last_resp(last_resp),
        .\mOutPtr_reg[5]_0 (fifo_wreq_n_13),
        .p_12_in(p_12_in),
        .pop(pop),
        .pop_0(pop_2),
        .push(push_1),
        .valid_length(valid_length),
        .wrsp_ready(wrsp_ready),
        .wrsp_valid(wrsp_valid));
  FDRE \tmp_addr_reg[10] 
       (.C(ap_clk),
        .CE(push_1),
        .D(fifo_wreq_n_72),
        .Q(\tmp_len_reg[14]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[11] 
       (.C(ap_clk),
        .CE(push_1),
        .D(fifo_wreq_n_71),
        .Q(\tmp_len_reg[14]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[12] 
       (.C(ap_clk),
        .CE(push_1),
        .D(fifo_wreq_n_70),
        .Q(\tmp_len_reg[14]_0 [9]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[13] 
       (.C(ap_clk),
        .CE(push_1),
        .D(fifo_wreq_n_69),
        .Q(\tmp_len_reg[14]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[14] 
       (.C(ap_clk),
        .CE(push_1),
        .D(fifo_wreq_n_68),
        .Q(\tmp_len_reg[14]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[15] 
       (.C(ap_clk),
        .CE(push_1),
        .D(fifo_wreq_n_67),
        .Q(\tmp_len_reg[14]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[16] 
       (.C(ap_clk),
        .CE(push_1),
        .D(fifo_wreq_n_66),
        .Q(\tmp_len_reg[14]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[17] 
       (.C(ap_clk),
        .CE(push_1),
        .D(fifo_wreq_n_65),
        .Q(\tmp_len_reg[14]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[18] 
       (.C(ap_clk),
        .CE(push_1),
        .D(fifo_wreq_n_64),
        .Q(\tmp_len_reg[14]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[19] 
       (.C(ap_clk),
        .CE(push_1),
        .D(fifo_wreq_n_63),
        .Q(\tmp_len_reg[14]_0 [16]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[20] 
       (.C(ap_clk),
        .CE(push_1),
        .D(fifo_wreq_n_62),
        .Q(\tmp_len_reg[14]_0 [17]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[21] 
       (.C(ap_clk),
        .CE(push_1),
        .D(fifo_wreq_n_61),
        .Q(\tmp_len_reg[14]_0 [18]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[22] 
       (.C(ap_clk),
        .CE(push_1),
        .D(fifo_wreq_n_60),
        .Q(\tmp_len_reg[14]_0 [19]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[23] 
       (.C(ap_clk),
        .CE(push_1),
        .D(fifo_wreq_n_59),
        .Q(\tmp_len_reg[14]_0 [20]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[24] 
       (.C(ap_clk),
        .CE(push_1),
        .D(fifo_wreq_n_58),
        .Q(\tmp_len_reg[14]_0 [21]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[25] 
       (.C(ap_clk),
        .CE(push_1),
        .D(fifo_wreq_n_57),
        .Q(\tmp_len_reg[14]_0 [22]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[26] 
       (.C(ap_clk),
        .CE(push_1),
        .D(fifo_wreq_n_56),
        .Q(\tmp_len_reg[14]_0 [23]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[27] 
       (.C(ap_clk),
        .CE(push_1),
        .D(fifo_wreq_n_55),
        .Q(\tmp_len_reg[14]_0 [24]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[28] 
       (.C(ap_clk),
        .CE(push_1),
        .D(fifo_wreq_n_54),
        .Q(\tmp_len_reg[14]_0 [25]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[29] 
       (.C(ap_clk),
        .CE(push_1),
        .D(fifo_wreq_n_53),
        .Q(\tmp_len_reg[14]_0 [26]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[30] 
       (.C(ap_clk),
        .CE(push_1),
        .D(fifo_wreq_n_52),
        .Q(\tmp_len_reg[14]_0 [27]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[31] 
       (.C(ap_clk),
        .CE(push_1),
        .D(fifo_wreq_n_51),
        .Q(\tmp_len_reg[14]_0 [28]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[32] 
       (.C(ap_clk),
        .CE(push_1),
        .D(fifo_wreq_n_50),
        .Q(\tmp_len_reg[14]_0 [29]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[33] 
       (.C(ap_clk),
        .CE(push_1),
        .D(fifo_wreq_n_49),
        .Q(\tmp_len_reg[14]_0 [30]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[34] 
       (.C(ap_clk),
        .CE(push_1),
        .D(fifo_wreq_n_48),
        .Q(\tmp_len_reg[14]_0 [31]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[35] 
       (.C(ap_clk),
        .CE(push_1),
        .D(fifo_wreq_n_47),
        .Q(\tmp_len_reg[14]_0 [32]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[36] 
       (.C(ap_clk),
        .CE(push_1),
        .D(fifo_wreq_n_46),
        .Q(\tmp_len_reg[14]_0 [33]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[37] 
       (.C(ap_clk),
        .CE(push_1),
        .D(fifo_wreq_n_45),
        .Q(\tmp_len_reg[14]_0 [34]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[38] 
       (.C(ap_clk),
        .CE(push_1),
        .D(fifo_wreq_n_44),
        .Q(\tmp_len_reg[14]_0 [35]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[39] 
       (.C(ap_clk),
        .CE(push_1),
        .D(fifo_wreq_n_43),
        .Q(\tmp_len_reg[14]_0 [36]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[3] 
       (.C(ap_clk),
        .CE(push_1),
        .D(fifo_wreq_n_79),
        .Q(\tmp_len_reg[14]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[40] 
       (.C(ap_clk),
        .CE(push_1),
        .D(fifo_wreq_n_42),
        .Q(\tmp_len_reg[14]_0 [37]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[41] 
       (.C(ap_clk),
        .CE(push_1),
        .D(fifo_wreq_n_41),
        .Q(\tmp_len_reg[14]_0 [38]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[42] 
       (.C(ap_clk),
        .CE(push_1),
        .D(fifo_wreq_n_40),
        .Q(\tmp_len_reg[14]_0 [39]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[43] 
       (.C(ap_clk),
        .CE(push_1),
        .D(fifo_wreq_n_39),
        .Q(\tmp_len_reg[14]_0 [40]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[44] 
       (.C(ap_clk),
        .CE(push_1),
        .D(fifo_wreq_n_38),
        .Q(\tmp_len_reg[14]_0 [41]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[45] 
       (.C(ap_clk),
        .CE(push_1),
        .D(fifo_wreq_n_37),
        .Q(\tmp_len_reg[14]_0 [42]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[46] 
       (.C(ap_clk),
        .CE(push_1),
        .D(fifo_wreq_n_36),
        .Q(\tmp_len_reg[14]_0 [43]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[47] 
       (.C(ap_clk),
        .CE(push_1),
        .D(fifo_wreq_n_35),
        .Q(\tmp_len_reg[14]_0 [44]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[48] 
       (.C(ap_clk),
        .CE(push_1),
        .D(fifo_wreq_n_34),
        .Q(\tmp_len_reg[14]_0 [45]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[49] 
       (.C(ap_clk),
        .CE(push_1),
        .D(fifo_wreq_n_33),
        .Q(\tmp_len_reg[14]_0 [46]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[4] 
       (.C(ap_clk),
        .CE(push_1),
        .D(fifo_wreq_n_78),
        .Q(\tmp_len_reg[14]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[50] 
       (.C(ap_clk),
        .CE(push_1),
        .D(fifo_wreq_n_32),
        .Q(\tmp_len_reg[14]_0 [47]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[51] 
       (.C(ap_clk),
        .CE(push_1),
        .D(fifo_wreq_n_31),
        .Q(\tmp_len_reg[14]_0 [48]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[52] 
       (.C(ap_clk),
        .CE(push_1),
        .D(fifo_wreq_n_30),
        .Q(\tmp_len_reg[14]_0 [49]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[53] 
       (.C(ap_clk),
        .CE(push_1),
        .D(fifo_wreq_n_29),
        .Q(\tmp_len_reg[14]_0 [50]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[54] 
       (.C(ap_clk),
        .CE(push_1),
        .D(fifo_wreq_n_28),
        .Q(\tmp_len_reg[14]_0 [51]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[55] 
       (.C(ap_clk),
        .CE(push_1),
        .D(fifo_wreq_n_27),
        .Q(\tmp_len_reg[14]_0 [52]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[56] 
       (.C(ap_clk),
        .CE(push_1),
        .D(fifo_wreq_n_26),
        .Q(\tmp_len_reg[14]_0 [53]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[57] 
       (.C(ap_clk),
        .CE(push_1),
        .D(fifo_wreq_n_25),
        .Q(\tmp_len_reg[14]_0 [54]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[58] 
       (.C(ap_clk),
        .CE(push_1),
        .D(fifo_wreq_n_24),
        .Q(\tmp_len_reg[14]_0 [55]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[59] 
       (.C(ap_clk),
        .CE(push_1),
        .D(fifo_wreq_n_23),
        .Q(\tmp_len_reg[14]_0 [56]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[5] 
       (.C(ap_clk),
        .CE(push_1),
        .D(fifo_wreq_n_77),
        .Q(\tmp_len_reg[14]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[60] 
       (.C(ap_clk),
        .CE(push_1),
        .D(fifo_wreq_n_22),
        .Q(\tmp_len_reg[14]_0 [57]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[61] 
       (.C(ap_clk),
        .CE(push_1),
        .D(fifo_wreq_n_21),
        .Q(\tmp_len_reg[14]_0 [58]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[62] 
       (.C(ap_clk),
        .CE(push_1),
        .D(fifo_wreq_n_20),
        .Q(\tmp_len_reg[14]_0 [59]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[63] 
       (.C(ap_clk),
        .CE(push_1),
        .D(fifo_wreq_n_19),
        .Q(\tmp_len_reg[14]_0 [60]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[6] 
       (.C(ap_clk),
        .CE(push_1),
        .D(fifo_wreq_n_76),
        .Q(\tmp_len_reg[14]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[7] 
       (.C(ap_clk),
        .CE(push_1),
        .D(fifo_wreq_n_75),
        .Q(\tmp_len_reg[14]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[8] 
       (.C(ap_clk),
        .CE(push_1),
        .D(fifo_wreq_n_74),
        .Q(\tmp_len_reg[14]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[9] 
       (.C(ap_clk),
        .CE(push_1),
        .D(fifo_wreq_n_73),
        .Q(\tmp_len_reg[14]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[14] 
       (.C(ap_clk),
        .CE(push_1),
        .D(tmp_len0[14]),
        .Q(\tmp_len_reg[14]_0 [67]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[3] 
       (.C(ap_clk),
        .CE(push_1),
        .D(tmp_len0[3]),
        .Q(\tmp_len_reg[14]_0 [61]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[4] 
       (.C(ap_clk),
        .CE(push_1),
        .D(fifo_wreq_n_11),
        .Q(\tmp_len_reg[14]_0 [62]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[5] 
       (.C(ap_clk),
        .CE(push_1),
        .D(tmp_len0[5]),
        .Q(\tmp_len_reg[14]_0 [63]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[6] 
       (.C(ap_clk),
        .CE(push_1),
        .D(tmp_len0[6]),
        .Q(\tmp_len_reg[14]_0 [64]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[7] 
       (.C(ap_clk),
        .CE(push_1),
        .D(fifo_wreq_n_8),
        .Q(\tmp_len_reg[14]_0 [65]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[8] 
       (.C(ap_clk),
        .CE(push_1),
        .D(tmp_len0[8]),
        .Q(\tmp_len_reg[14]_0 [66]),
        .R(ap_rst_n_inv));
  FDRE tmp_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_wreq_n_17),
        .Q(AWVALID_Dummy),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vitis_design_dpa_trace_s2mm_0_gmem_m_axi_fifo__parameterized2 user_resp
       (.E(fifo_wrsp_n_9),
        .Q({Q[2],Q[0]}),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .empty_n_reg_0(fifo_wrsp_n_10),
        .full_n_reg_0(ursp_ready),
        .gmem_0_BVALID(gmem_0_BVALID),
        .last_resp(last_resp),
        .\mOutPtr_reg[3]_0 (\dout_reg[0] ),
        .pop(pop_2),
        .wrsp_type(wrsp_type),
        .wrsp_valid(wrsp_valid));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vitis_design_dpa_trace_s2mm_0_gmem_m_axi_throttle
   (AWREADY_Dummy_1,
    WREADY_Dummy,
    RSTREGARSTREG,
    p_3_in,
    REGCEB,
    m_axi_gmem_AWVALID,
    \dout_reg[72] ,
    m_axi_gmem_WVALID,
    WVALID_Dummy_reg,
    WLAST_Dummy_reg,
    \data_p1_reg[69] ,
    ap_rst_n_inv,
    ap_clk,
    AWVALID_Dummy_0,
    WVALID_Dummy,
    \len_cnt_reg[7] ,
    burst_valid,
    m_axi_gmem_AWREADY,
    m_axi_gmem_WREADY,
    WLAST_Dummy_reg_0,
    next_burst,
    in,
    \dout_reg[71] );
  output AWREADY_Dummy_1;
  output WREADY_Dummy;
  output RSTREGARSTREG;
  output p_3_in;
  output REGCEB;
  output m_axi_gmem_AWVALID;
  output [72:0]\dout_reg[72] ;
  output m_axi_gmem_WVALID;
  output WVALID_Dummy_reg;
  output WLAST_Dummy_reg;
  output [66:0]\data_p1_reg[69] ;
  input ap_rst_n_inv;
  input ap_clk;
  input AWVALID_Dummy_0;
  input WVALID_Dummy;
  input \len_cnt_reg[7] ;
  input burst_valid;
  input m_axi_gmem_AWREADY;
  input m_axi_gmem_WREADY;
  input WLAST_Dummy_reg_0;
  input next_burst;
  input [66:0]in;
  input [71:0]\dout_reg[71] ;

  wire AWREADY_Dummy_1;
  wire AWVALID_Dummy_0;
  wire REGCEB;
  wire RSTREGARSTREG;
  wire WLAST_Dummy_reg;
  wire WLAST_Dummy_reg_0;
  wire WREADY_Dummy;
  wire WVALID_Dummy;
  wire WVALID_Dummy_reg;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire burst_valid;
  wire data_fifo_n_10;
  wire data_fifo_n_11;
  wire data_fifo_n_15;
  wire data_fifo_n_16;
  wire data_fifo_n_6;
  wire data_fifo_n_7;
  wire data_fifo_n_8;
  wire data_fifo_n_9;
  wire data_fifo_n_91;
  wire [66:0]\data_p1_reg[69] ;
  wire [71:0]\dout_reg[71] ;
  wire [72:0]\dout_reg[72] ;
  wire flying_req_reg_n_5;
  wire [66:0]in;
  wire \last_cnt[0]_i_1_n_5 ;
  wire \last_cnt[5]_i_2_n_5 ;
  wire \last_cnt_reg_n_5_[0] ;
  wire \len_cnt_reg[7] ;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_WREADY;
  wire m_axi_gmem_WVALID;
  wire next_burst;
  wire [5:0]p_0_in;
  wire p_3_in;
  wire req_fifo_n_10;
  wire req_fifo_n_11;
  wire req_fifo_n_12;
  wire req_fifo_n_13;
  wire req_fifo_n_14;
  wire req_fifo_n_15;
  wire req_fifo_n_16;
  wire req_fifo_n_17;
  wire req_fifo_n_18;
  wire req_fifo_n_19;
  wire req_fifo_n_20;
  wire req_fifo_n_21;
  wire req_fifo_n_22;
  wire req_fifo_n_23;
  wire req_fifo_n_24;
  wire req_fifo_n_25;
  wire req_fifo_n_26;
  wire req_fifo_n_27;
  wire req_fifo_n_28;
  wire req_fifo_n_29;
  wire req_fifo_n_30;
  wire req_fifo_n_31;
  wire req_fifo_n_32;
  wire req_fifo_n_33;
  wire req_fifo_n_34;
  wire req_fifo_n_35;
  wire req_fifo_n_36;
  wire req_fifo_n_37;
  wire req_fifo_n_38;
  wire req_fifo_n_39;
  wire req_fifo_n_40;
  wire req_fifo_n_41;
  wire req_fifo_n_42;
  wire req_fifo_n_43;
  wire req_fifo_n_44;
  wire req_fifo_n_45;
  wire req_fifo_n_46;
  wire req_fifo_n_47;
  wire req_fifo_n_48;
  wire req_fifo_n_49;
  wire req_fifo_n_50;
  wire req_fifo_n_51;
  wire req_fifo_n_52;
  wire req_fifo_n_53;
  wire req_fifo_n_54;
  wire req_fifo_n_55;
  wire req_fifo_n_56;
  wire req_fifo_n_57;
  wire req_fifo_n_58;
  wire req_fifo_n_59;
  wire req_fifo_n_60;
  wire req_fifo_n_61;
  wire req_fifo_n_62;
  wire req_fifo_n_63;
  wire req_fifo_n_64;
  wire req_fifo_n_65;
  wire req_fifo_n_66;
  wire req_fifo_n_67;
  wire req_fifo_n_68;
  wire req_fifo_n_69;
  wire req_fifo_n_7;
  wire req_fifo_n_70;
  wire req_fifo_n_71;
  wire req_fifo_n_72;
  wire req_fifo_n_73;
  wire req_fifo_n_74;
  wire req_fifo_n_8;
  wire req_fifo_n_9;
  wire req_fifo_valid;
  wire rs_req_ready;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vitis_design_dpa_trace_s2mm_0_gmem_m_axi_fifo__parameterized5 data_fifo
       (.D({data_fifo_n_6,data_fifo_n_7,data_fifo_n_8,data_fifo_n_9,data_fifo_n_10,data_fifo_n_11}),
        .E(data_fifo_n_16),
        .Q({p_0_in,\last_cnt_reg_n_5_[0] }),
        .REGCEB(REGCEB),
        .RSTREGARSTREG(RSTREGARSTREG),
        .WLAST_Dummy_reg(WLAST_Dummy_reg),
        .WVALID_Dummy(WVALID_Dummy),
        .WVALID_Dummy_reg(WVALID_Dummy_reg),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .burst_valid(burst_valid),
        .\dout_reg[0] (flying_req_reg_n_5),
        .\dout_reg[72] (\dout_reg[72] ),
        .dout_vld_reg_0(p_3_in),
        .dout_vld_reg_1(data_fifo_n_91),
        .flying_req_reg(data_fifo_n_15),
        .flying_req_reg_0(req_fifo_n_7),
        .full_n_reg_0(WREADY_Dummy),
        .in({WLAST_Dummy_reg_0,\dout_reg[71] }),
        .\last_cnt_reg[5] (\last_cnt[5]_i_2_n_5 ),
        .\len_cnt_reg[7] (\len_cnt_reg[7] ),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WVALID(m_axi_gmem_WVALID),
        .next_burst(next_burst),
        .req_fifo_valid(req_fifo_valid),
        .rs_req_ready(rs_req_ready));
  FDRE flying_req_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_fifo_n_91),
        .Q(flying_req_reg_n_5),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \last_cnt[0]_i_1 
       (.I0(\last_cnt_reg_n_5_[0] ),
        .O(\last_cnt[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \last_cnt[5]_i_2 
       (.I0(\last_cnt_reg_n_5_[0] ),
        .I1(p_0_in[0]),
        .I2(p_0_in[1]),
        .O(\last_cnt[5]_i_2_n_5 ));
  FDRE \last_cnt_reg[0] 
       (.C(ap_clk),
        .CE(data_fifo_n_16),
        .D(\last_cnt[0]_i_1_n_5 ),
        .Q(\last_cnt_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE \last_cnt_reg[1] 
       (.C(ap_clk),
        .CE(data_fifo_n_16),
        .D(data_fifo_n_11),
        .Q(p_0_in[0]),
        .R(ap_rst_n_inv));
  FDRE \last_cnt_reg[2] 
       (.C(ap_clk),
        .CE(data_fifo_n_16),
        .D(data_fifo_n_10),
        .Q(p_0_in[1]),
        .R(ap_rst_n_inv));
  FDRE \last_cnt_reg[3] 
       (.C(ap_clk),
        .CE(data_fifo_n_16),
        .D(data_fifo_n_9),
        .Q(p_0_in[2]),
        .R(ap_rst_n_inv));
  FDRE \last_cnt_reg[4] 
       (.C(ap_clk),
        .CE(data_fifo_n_16),
        .D(data_fifo_n_8),
        .Q(p_0_in[3]),
        .R(ap_rst_n_inv));
  FDRE \last_cnt_reg[5] 
       (.C(ap_clk),
        .CE(data_fifo_n_16),
        .D(data_fifo_n_7),
        .Q(p_0_in[4]),
        .R(ap_rst_n_inv));
  FDRE \last_cnt_reg[6] 
       (.C(ap_clk),
        .CE(data_fifo_n_16),
        .D(data_fifo_n_6),
        .Q(p_0_in[5]),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vitis_design_dpa_trace_s2mm_0_gmem_m_axi_fifo__parameterized4 req_fifo
       (.AWVALID_Dummy_0(AWVALID_Dummy_0),
        .Q(p_0_in),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\dout_reg[3] (data_fifo_n_15),
        .\dout_reg[69] ({req_fifo_n_8,req_fifo_n_9,req_fifo_n_10,req_fifo_n_11,req_fifo_n_12,req_fifo_n_13,req_fifo_n_14,req_fifo_n_15,req_fifo_n_16,req_fifo_n_17,req_fifo_n_18,req_fifo_n_19,req_fifo_n_20,req_fifo_n_21,req_fifo_n_22,req_fifo_n_23,req_fifo_n_24,req_fifo_n_25,req_fifo_n_26,req_fifo_n_27,req_fifo_n_28,req_fifo_n_29,req_fifo_n_30,req_fifo_n_31,req_fifo_n_32,req_fifo_n_33,req_fifo_n_34,req_fifo_n_35,req_fifo_n_36,req_fifo_n_37,req_fifo_n_38,req_fifo_n_39,req_fifo_n_40,req_fifo_n_41,req_fifo_n_42,req_fifo_n_43,req_fifo_n_44,req_fifo_n_45,req_fifo_n_46,req_fifo_n_47,req_fifo_n_48,req_fifo_n_49,req_fifo_n_50,req_fifo_n_51,req_fifo_n_52,req_fifo_n_53,req_fifo_n_54,req_fifo_n_55,req_fifo_n_56,req_fifo_n_57,req_fifo_n_58,req_fifo_n_59,req_fifo_n_60,req_fifo_n_61,req_fifo_n_62,req_fifo_n_63,req_fifo_n_64,req_fifo_n_65,req_fifo_n_66,req_fifo_n_67,req_fifo_n_68,req_fifo_n_69,req_fifo_n_70,req_fifo_n_71,req_fifo_n_72,req_fifo_n_73,req_fifo_n_74}),
        .full_n_reg_0(AWREADY_Dummy_1),
        .in(in),
        .\last_cnt_reg[3] (req_fifo_n_7),
        .req_fifo_valid(req_fifo_valid),
        .rs_req_ready(rs_req_ready));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vitis_design_dpa_trace_s2mm_0_gmem_m_axi_reg_slice__parameterized0 rs_req
       (.D({req_fifo_n_8,req_fifo_n_9,req_fifo_n_10,req_fifo_n_11,req_fifo_n_12,req_fifo_n_13,req_fifo_n_14,req_fifo_n_15,req_fifo_n_16,req_fifo_n_17,req_fifo_n_18,req_fifo_n_19,req_fifo_n_20,req_fifo_n_21,req_fifo_n_22,req_fifo_n_23,req_fifo_n_24,req_fifo_n_25,req_fifo_n_26,req_fifo_n_27,req_fifo_n_28,req_fifo_n_29,req_fifo_n_30,req_fifo_n_31,req_fifo_n_32,req_fifo_n_33,req_fifo_n_34,req_fifo_n_35,req_fifo_n_36,req_fifo_n_37,req_fifo_n_38,req_fifo_n_39,req_fifo_n_40,req_fifo_n_41,req_fifo_n_42,req_fifo_n_43,req_fifo_n_44,req_fifo_n_45,req_fifo_n_46,req_fifo_n_47,req_fifo_n_48,req_fifo_n_49,req_fifo_n_50,req_fifo_n_51,req_fifo_n_52,req_fifo_n_53,req_fifo_n_54,req_fifo_n_55,req_fifo_n_56,req_fifo_n_57,req_fifo_n_58,req_fifo_n_59,req_fifo_n_60,req_fifo_n_61,req_fifo_n_62,req_fifo_n_63,req_fifo_n_64,req_fifo_n_65,req_fifo_n_66,req_fifo_n_67,req_fifo_n_68,req_fifo_n_69,req_fifo_n_70,req_fifo_n_71,req_fifo_n_72,req_fifo_n_73,req_fifo_n_74}),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\data_p1_reg[69]_0 (\data_p1_reg[69] ),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .req_fifo_valid(req_fifo_valid),
        .rs_req_ready(rs_req_ready),
        .s_ready_t_reg_0(data_fifo_n_15));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vitis_design_dpa_trace_s2mm_0_gmem_m_axi_write
   (last_resp,
    AWREADY_Dummy,
    s_ready_t_reg,
    RSTREGARSTREG,
    REGCEB,
    E,
    empty_n_reg,
    m_axi_gmem_AWVALID,
    \dout_reg[72] ,
    m_axi_gmem_WVALID,
    Q,
    WVALID_Dummy_reg_0,
    ENARDEN,
    \data_p1_reg[69] ,
    ap_clk,
    ap_rst_n_inv,
    WVALID_Dummy,
    push_0,
    \raddr_reg[0] ,
    AWVALID_Dummy,
    m_axi_gmem_AWREADY,
    m_axi_gmem_WREADY,
    m_axi_gmem_BVALID,
    ursp_ready,
    wrsp_type,
    D,
    in);
  output last_resp;
  output AWREADY_Dummy;
  output s_ready_t_reg;
  output RSTREGARSTREG;
  output REGCEB;
  output [0:0]E;
  output empty_n_reg;
  output m_axi_gmem_AWVALID;
  output [72:0]\dout_reg[72] ;
  output m_axi_gmem_WVALID;
  output [0:0]Q;
  output WVALID_Dummy_reg_0;
  output ENARDEN;
  output [66:0]\data_p1_reg[69] ;
  input ap_clk;
  input ap_rst_n_inv;
  input WVALID_Dummy;
  input push_0;
  input \raddr_reg[0] ;
  input AWVALID_Dummy;
  input m_axi_gmem_AWREADY;
  input m_axi_gmem_WREADY;
  input m_axi_gmem_BVALID;
  input ursp_ready;
  input wrsp_type;
  input [67:0]D;
  input [71:0]in;

  wire [63:3]AWADDR_Dummy;
  wire [5:0]AWLEN_Dummy;
  wire AWREADY_Dummy;
  wire AWREADY_Dummy_1;
  wire AWVALID_Dummy;
  wire AWVALID_Dummy_0;
  wire [67:0]D;
  wire [0:0]E;
  wire ENARDEN;
  wire [0:0]Q;
  wire REGCEB;
  wire RSTREGARSTREG;
  wire WLAST_Dummy_reg_n_5;
  wire WREADY_Dummy;
  wire WVALID_Dummy;
  wire WVALID_Dummy_reg_0;
  wire WVALID_Dummy_reg_n_5;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire burst_valid;
  wire [66:0]\data_p1_reg[69] ;
  wire [72:0]\dout_reg[72] ;
  wire empty_n_reg;
  wire fifo_burst_n_6;
  wire fifo_resp_n_8;
  wire [71:0]in;
  wire last_resp;
  wire \len_cnt[7]_i_5_n_5 ;
  wire [7:0]len_cnt_reg;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_BVALID;
  wire m_axi_gmem_WREADY;
  wire m_axi_gmem_WVALID;
  wire next_burst;
  wire ost_ctrl_info;
  wire [5:0]ost_ctrl_len;
  wire ost_ctrl_ready;
  wire [7:0]p_0_in;
  wire p_3_in;
  wire pop;
  wire push;
  wire push_0;
  wire \raddr_reg[0] ;
  wire s_ready_t_reg;
  wire ursp_ready;
  wire wreq_burst_conv_n_81;
  wire wreq_throttle_n_85;
  wire wreq_throttle_n_86;
  wire wrsp_type;

  FDRE WLAST_Dummy_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(wreq_throttle_n_86),
        .Q(WLAST_Dummy_reg_n_5),
        .R(ap_rst_n_inv));
  FDRE WVALID_Dummy_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(wreq_throttle_n_85),
        .Q(WVALID_Dummy_reg_n_5),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vitis_design_dpa_trace_s2mm_0_gmem_m_axi_fifo__parameterized3 fifo_burst
       (.E(E),
        .ENARDEN(ENARDEN),
        .Q(len_cnt_reg),
        .SR(fifo_burst_n_6),
        .WREADY_Dummy(WREADY_Dummy),
        .WVALID_Dummy(WVALID_Dummy),
        .WVALID_Dummy_reg(WVALID_Dummy_reg_0),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .burst_valid(burst_valid),
        .dout_vld_reg_0(WVALID_Dummy_reg_n_5),
        .empty_n_reg_0(empty_n_reg),
        .in(ost_ctrl_len),
        .next_burst(next_burst),
        .p_3_in(p_3_in),
        .push(push),
        .push_0(push_0),
        .\raddr_reg[0]_0 (\raddr_reg[0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vitis_design_dpa_trace_s2mm_0_gmem_m_axi_fifo__parameterized1_3 fifo_resp
       (.E(wreq_burst_conv_n_81),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dout_vld_reg_0(fifo_resp_n_8),
        .last_resp(last_resp),
        .ost_ctrl_info(ost_ctrl_info),
        .ost_ctrl_ready(ost_ctrl_ready),
        .pop(pop),
        .push(push),
        .ursp_ready(ursp_ready),
        .wrsp_type(wrsp_type));
  LUT1 #(
    .INIT(2'h1)) 
    \len_cnt[0]_i_1 
       (.I0(len_cnt_reg[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \len_cnt[1]_i_1 
       (.I0(len_cnt_reg[0]),
        .I1(len_cnt_reg[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \len_cnt[2]_i_1 
       (.I0(len_cnt_reg[2]),
        .I1(len_cnt_reg[1]),
        .I2(len_cnt_reg[0]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \len_cnt[3]_i_1 
       (.I0(len_cnt_reg[3]),
        .I1(len_cnt_reg[0]),
        .I2(len_cnt_reg[1]),
        .I3(len_cnt_reg[2]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \len_cnt[4]_i_1 
       (.I0(len_cnt_reg[4]),
        .I1(len_cnt_reg[2]),
        .I2(len_cnt_reg[1]),
        .I3(len_cnt_reg[0]),
        .I4(len_cnt_reg[3]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \len_cnt[5]_i_1 
       (.I0(len_cnt_reg[5]),
        .I1(len_cnt_reg[3]),
        .I2(len_cnt_reg[0]),
        .I3(len_cnt_reg[1]),
        .I4(len_cnt_reg[2]),
        .I5(len_cnt_reg[4]),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \len_cnt[6]_i_1 
       (.I0(len_cnt_reg[6]),
        .I1(\len_cnt[7]_i_5_n_5 ),
        .O(p_0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \len_cnt[7]_i_3 
       (.I0(len_cnt_reg[7]),
        .I1(\len_cnt[7]_i_5_n_5 ),
        .I2(len_cnt_reg[6]),
        .O(p_0_in[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \len_cnt[7]_i_5 
       (.I0(len_cnt_reg[5]),
        .I1(len_cnt_reg[3]),
        .I2(len_cnt_reg[0]),
        .I3(len_cnt_reg[1]),
        .I4(len_cnt_reg[2]),
        .I5(len_cnt_reg[4]),
        .O(\len_cnt[7]_i_5_n_5 ));
  FDRE \len_cnt_reg[0] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(p_0_in[0]),
        .Q(len_cnt_reg[0]),
        .R(fifo_burst_n_6));
  FDRE \len_cnt_reg[1] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(p_0_in[1]),
        .Q(len_cnt_reg[1]),
        .R(fifo_burst_n_6));
  FDRE \len_cnt_reg[2] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(p_0_in[2]),
        .Q(len_cnt_reg[2]),
        .R(fifo_burst_n_6));
  FDRE \len_cnt_reg[3] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(p_0_in[3]),
        .Q(len_cnt_reg[3]),
        .R(fifo_burst_n_6));
  FDRE \len_cnt_reg[4] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(p_0_in[4]),
        .Q(len_cnt_reg[4]),
        .R(fifo_burst_n_6));
  FDRE \len_cnt_reg[5] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(p_0_in[5]),
        .Q(len_cnt_reg[5]),
        .R(fifo_burst_n_6));
  FDRE \len_cnt_reg[6] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(p_0_in[6]),
        .Q(len_cnt_reg[6]),
        .R(fifo_burst_n_6));
  FDRE \len_cnt_reg[7] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(p_0_in[7]),
        .Q(len_cnt_reg[7]),
        .R(fifo_burst_n_6));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vitis_design_dpa_trace_s2mm_0_gmem_m_axi_reg_slice__parameterized1 rs_resp
       (.Q(Q),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .s_ready_t_reg_0(s_ready_t_reg),
        .s_ready_t_reg_1(fifo_resp_n_8));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vitis_design_dpa_trace_s2mm_0_gmem_m_axi_burst_converter wreq_burst_conv
       (.AWREADY_Dummy_1(AWREADY_Dummy_1),
        .AWVALID_Dummy(AWVALID_Dummy),
        .AWVALID_Dummy_0(AWVALID_Dummy_0),
        .D(ost_ctrl_len),
        .E(wreq_burst_conv_n_81),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\data_p2_reg[78] (D),
        .in({AWLEN_Dummy,AWADDR_Dummy}),
        .ost_ctrl_info(ost_ctrl_info),
        .ost_ctrl_ready(ost_ctrl_ready),
        .pop(pop),
        .push(push),
        .s_ready_t_reg(AWREADY_Dummy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vitis_design_dpa_trace_s2mm_0_gmem_m_axi_throttle wreq_throttle
       (.AWREADY_Dummy_1(AWREADY_Dummy_1),
        .AWVALID_Dummy_0(AWVALID_Dummy_0),
        .REGCEB(REGCEB),
        .RSTREGARSTREG(RSTREGARSTREG),
        .WLAST_Dummy_reg(wreq_throttle_n_86),
        .WLAST_Dummy_reg_0(WLAST_Dummy_reg_n_5),
        .WREADY_Dummy(WREADY_Dummy),
        .WVALID_Dummy(WVALID_Dummy),
        .WVALID_Dummy_reg(wreq_throttle_n_85),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .burst_valid(burst_valid),
        .\data_p1_reg[69] (\data_p1_reg[69] ),
        .\dout_reg[71] (in),
        .\dout_reg[72] (\dout_reg[72] ),
        .in({AWLEN_Dummy,AWADDR_Dummy}),
        .\len_cnt_reg[7] (WVALID_Dummy_reg_n_5),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WVALID(m_axi_gmem_WVALID),
        .next_burst(next_burst),
        .p_3_in(p_3_in));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vitis_design_dpa_trace_s2mm_0_read_stream
   (grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0,
    icmp_ln31_reg_313,
    ack_in_t_reg,
    ap_done_reg,
    in,
    grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg_reg_0,
    ap_sync_read_stream_U0_ap_ready,
    Q,
    D,
    \state_reg[0] ,
    ap_ready_int,
    \ap_CS_fsm_reg[0]_0 ,
    push,
    E,
    push_0,
    \local_data_data_2_reg_325_reg[63] ,
    ap_clk,
    icmp_ln31_1_fu_171_p2,
    ap_rst_n_inv,
    if_din,
    \select_ln28_reg_247_reg[4]_0 ,
    ap_enable_reg_pp0_iter1_reg,
    \state_reg[1] ,
    fifo_count_full_n,
    \ap_CS_fsm_reg[1]_0 ,
    ap_sync_done,
    \ap_CS_fsm_reg[0]_1 ,
    s_axis_TVALID,
    ap_done_reg1,
    fifo_data_out_full_n,
    circular_c_full_n,
    ap_start,
    count_c_full_n,
    s_axis_TDATA,
    pop_dout,
    pop,
    \circular_2_reg_242_reg[63]_0 ,
    sel);
  output grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0;
  output icmp_ln31_reg_313;
  output ack_in_t_reg;
  output ap_done_reg;
  output [5:0]in;
  output grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg_reg_0;
  output ap_sync_read_stream_U0_ap_ready;
  output [1:0]Q;
  output [63:0]D;
  output \state_reg[0] ;
  output ap_ready_int;
  output [0:0]\ap_CS_fsm_reg[0]_0 ;
  output push;
  output [0:0]E;
  output push_0;
  output [63:0]\local_data_data_2_reg_325_reg[63] ;
  input ap_clk;
  input icmp_ln31_1_fu_171_p2;
  input ap_rst_n_inv;
  input [63:0]if_din;
  input \select_ln28_reg_247_reg[4]_0 ;
  input ap_enable_reg_pp0_iter1_reg;
  input \state_reg[1] ;
  input fifo_count_full_n;
  input \ap_CS_fsm_reg[1]_0 ;
  input ap_sync_done;
  input \ap_CS_fsm_reg[0]_1 ;
  input s_axis_TVALID;
  input ap_done_reg1;
  input fifo_data_out_full_n;
  input circular_c_full_n;
  input ap_start;
  input count_c_full_n;
  input [63:0]s_axis_TDATA;
  input pop_dout;
  input pop;
  input [63:0]\circular_2_reg_242_reg[63]_0 ;
  input sel;

  wire [63:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire ack_in_t_reg;
  wire [0:0]\ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[0]_1 ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg_n_5_[1] ;
  wire [3:0]ap_NS_fsm__0;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg1;
  wire ap_done_reg_i_1_n_5;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_ready_int;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_done;
  wire ap_sync_read_stream_U0_ap_ready;
  wire [63:0]circular_2_reg_242;
  wire [63:0]\circular_2_reg_242_reg[63]_0 ;
  wire circular_c_full_n;
  wire count_c_full_n;
  wire fifo_count_full_n;
  wire fifo_data_out_full_n;
  wire grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg;
  wire grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0;
  wire grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg_i_1_n_5;
  wire grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg_reg_0;
  wire grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_100;
  wire grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_101;
  wire grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_102;
  wire grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_103;
  wire grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_104;
  wire grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_105;
  wire grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_106;
  wire grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_107;
  wire grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_108;
  wire grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_109;
  wire grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_110;
  wire grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_111;
  wire grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_112;
  wire grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_113;
  wire grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_114;
  wire grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_115;
  wire grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_116;
  wire grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_117;
  wire grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_118;
  wire grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_119;
  wire grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_120;
  wire grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_121;
  wire grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_122;
  wire grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_123;
  wire grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_124;
  wire grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_125;
  wire grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_126;
  wire grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_127;
  wire grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_128;
  wire grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_129;
  wire grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_130;
  wire grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_131;
  wire grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_132;
  wire grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_133;
  wire grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_138;
  wire grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_71;
  wire grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_72;
  wire grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_73;
  wire grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_74;
  wire grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_75;
  wire grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_76;
  wire grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_77;
  wire grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_78;
  wire grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_79;
  wire grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_80;
  wire grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_81;
  wire grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_82;
  wire grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_83;
  wire grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_84;
  wire grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_85;
  wire grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_86;
  wire grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_87;
  wire grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_88;
  wire grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_89;
  wire grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_90;
  wire grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_91;
  wire grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_92;
  wire grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_93;
  wire grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_94;
  wire grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_95;
  wire grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_96;
  wire grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_97;
  wire grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_98;
  wire grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_99;
  wire icmp_ln31_1_fu_171_p2;
  wire icmp_ln31_reg_313;
  wire [63:0]if_din;
  wire [5:0]in;
  wire [63:0]local_data_data_2_fu_188_p3;
  wire [63:0]\local_data_data_2_reg_325_reg[63] ;
  wire [63:0]local_data_data_fu_72;
  wire pop;
  wire pop_dout;
  wire push;
  wire push_0;
  wire [63:0]s_axis_TDATA;
  wire s_axis_TVALID;
  wire s_axis_TVALID_int_regslice;
  wire sel;
  wire [63:0]select_ln28_reg_247;
  wire \select_ln28_reg_247_reg[4]_0 ;
  wire \state_reg[0] ;
  wire \state_reg[1] ;
  wire [63:0]written_reg;
  wire \written_reg[63]_i_1_n_5 ;

  LUT4 #(
    .INIT(16'hF888)) 
    \ap_CS_fsm[0]_i_1__1 
       (.I0(Q[1]),
        .I1(fifo_count_full_n),
        .I2(\ap_CS_fsm_reg[0]_1 ),
        .I3(Q[0]),
        .O(ap_NS_fsm__0[0]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[0]),
        .Q(Q[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0),
        .Q(\ap_CS_fsm_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[2]),
        .Q(in[5]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[3]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair568" *) 
  LUT5 #(
    .INIT(32'h000000F8)) 
    ap_done_reg_i_1
       (.I0(Q[1]),
        .I1(fifo_count_full_n),
        .I2(ap_done_reg),
        .I3(ap_sync_done),
        .I4(ap_rst_n_inv),
        .O(ap_done_reg_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_i_1_n_5),
        .Q(ap_done_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair568" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    ap_sync_reg_read_stream_U0_ap_ready_i_1
       (.I0(Q[1]),
        .I1(fifo_count_full_n),
        .I2(\ap_CS_fsm_reg[1]_0 ),
        .O(ap_sync_read_stream_U0_ap_ready));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    \circular_2_reg_242[63]_i_1 
       (.I0(Q[0]),
        .I1(ap_done_reg),
        .I2(circular_c_full_n),
        .I3(\ap_CS_fsm_reg[1]_0 ),
        .I4(ap_start),
        .I5(count_c_full_n),
        .O(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0));
  FDRE \circular_2_reg_242_reg[0] 
       (.C(ap_clk),
        .CE(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0),
        .D(\circular_2_reg_242_reg[63]_0 [0]),
        .Q(circular_2_reg_242[0]),
        .R(1'b0));
  FDRE \circular_2_reg_242_reg[10] 
       (.C(ap_clk),
        .CE(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0),
        .D(\circular_2_reg_242_reg[63]_0 [10]),
        .Q(circular_2_reg_242[10]),
        .R(1'b0));
  FDRE \circular_2_reg_242_reg[11] 
       (.C(ap_clk),
        .CE(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0),
        .D(\circular_2_reg_242_reg[63]_0 [11]),
        .Q(circular_2_reg_242[11]),
        .R(1'b0));
  FDRE \circular_2_reg_242_reg[12] 
       (.C(ap_clk),
        .CE(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0),
        .D(\circular_2_reg_242_reg[63]_0 [12]),
        .Q(circular_2_reg_242[12]),
        .R(1'b0));
  FDRE \circular_2_reg_242_reg[13] 
       (.C(ap_clk),
        .CE(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0),
        .D(\circular_2_reg_242_reg[63]_0 [13]),
        .Q(circular_2_reg_242[13]),
        .R(1'b0));
  FDRE \circular_2_reg_242_reg[14] 
       (.C(ap_clk),
        .CE(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0),
        .D(\circular_2_reg_242_reg[63]_0 [14]),
        .Q(circular_2_reg_242[14]),
        .R(1'b0));
  FDRE \circular_2_reg_242_reg[15] 
       (.C(ap_clk),
        .CE(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0),
        .D(\circular_2_reg_242_reg[63]_0 [15]),
        .Q(circular_2_reg_242[15]),
        .R(1'b0));
  FDRE \circular_2_reg_242_reg[16] 
       (.C(ap_clk),
        .CE(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0),
        .D(\circular_2_reg_242_reg[63]_0 [16]),
        .Q(circular_2_reg_242[16]),
        .R(1'b0));
  FDRE \circular_2_reg_242_reg[17] 
       (.C(ap_clk),
        .CE(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0),
        .D(\circular_2_reg_242_reg[63]_0 [17]),
        .Q(circular_2_reg_242[17]),
        .R(1'b0));
  FDRE \circular_2_reg_242_reg[18] 
       (.C(ap_clk),
        .CE(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0),
        .D(\circular_2_reg_242_reg[63]_0 [18]),
        .Q(circular_2_reg_242[18]),
        .R(1'b0));
  FDRE \circular_2_reg_242_reg[19] 
       (.C(ap_clk),
        .CE(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0),
        .D(\circular_2_reg_242_reg[63]_0 [19]),
        .Q(circular_2_reg_242[19]),
        .R(1'b0));
  FDRE \circular_2_reg_242_reg[1] 
       (.C(ap_clk),
        .CE(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0),
        .D(\circular_2_reg_242_reg[63]_0 [1]),
        .Q(circular_2_reg_242[1]),
        .R(1'b0));
  FDRE \circular_2_reg_242_reg[20] 
       (.C(ap_clk),
        .CE(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0),
        .D(\circular_2_reg_242_reg[63]_0 [20]),
        .Q(circular_2_reg_242[20]),
        .R(1'b0));
  FDRE \circular_2_reg_242_reg[21] 
       (.C(ap_clk),
        .CE(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0),
        .D(\circular_2_reg_242_reg[63]_0 [21]),
        .Q(circular_2_reg_242[21]),
        .R(1'b0));
  FDRE \circular_2_reg_242_reg[22] 
       (.C(ap_clk),
        .CE(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0),
        .D(\circular_2_reg_242_reg[63]_0 [22]),
        .Q(circular_2_reg_242[22]),
        .R(1'b0));
  FDRE \circular_2_reg_242_reg[23] 
       (.C(ap_clk),
        .CE(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0),
        .D(\circular_2_reg_242_reg[63]_0 [23]),
        .Q(circular_2_reg_242[23]),
        .R(1'b0));
  FDRE \circular_2_reg_242_reg[24] 
       (.C(ap_clk),
        .CE(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0),
        .D(\circular_2_reg_242_reg[63]_0 [24]),
        .Q(circular_2_reg_242[24]),
        .R(1'b0));
  FDRE \circular_2_reg_242_reg[25] 
       (.C(ap_clk),
        .CE(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0),
        .D(\circular_2_reg_242_reg[63]_0 [25]),
        .Q(circular_2_reg_242[25]),
        .R(1'b0));
  FDRE \circular_2_reg_242_reg[26] 
       (.C(ap_clk),
        .CE(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0),
        .D(\circular_2_reg_242_reg[63]_0 [26]),
        .Q(circular_2_reg_242[26]),
        .R(1'b0));
  FDRE \circular_2_reg_242_reg[27] 
       (.C(ap_clk),
        .CE(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0),
        .D(\circular_2_reg_242_reg[63]_0 [27]),
        .Q(circular_2_reg_242[27]),
        .R(1'b0));
  FDRE \circular_2_reg_242_reg[28] 
       (.C(ap_clk),
        .CE(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0),
        .D(\circular_2_reg_242_reg[63]_0 [28]),
        .Q(circular_2_reg_242[28]),
        .R(1'b0));
  FDRE \circular_2_reg_242_reg[29] 
       (.C(ap_clk),
        .CE(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0),
        .D(\circular_2_reg_242_reg[63]_0 [29]),
        .Q(circular_2_reg_242[29]),
        .R(1'b0));
  FDRE \circular_2_reg_242_reg[2] 
       (.C(ap_clk),
        .CE(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0),
        .D(\circular_2_reg_242_reg[63]_0 [2]),
        .Q(circular_2_reg_242[2]),
        .R(1'b0));
  FDRE \circular_2_reg_242_reg[30] 
       (.C(ap_clk),
        .CE(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0),
        .D(\circular_2_reg_242_reg[63]_0 [30]),
        .Q(circular_2_reg_242[30]),
        .R(1'b0));
  FDRE \circular_2_reg_242_reg[31] 
       (.C(ap_clk),
        .CE(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0),
        .D(\circular_2_reg_242_reg[63]_0 [31]),
        .Q(circular_2_reg_242[31]),
        .R(1'b0));
  FDRE \circular_2_reg_242_reg[32] 
       (.C(ap_clk),
        .CE(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0),
        .D(\circular_2_reg_242_reg[63]_0 [32]),
        .Q(circular_2_reg_242[32]),
        .R(1'b0));
  FDRE \circular_2_reg_242_reg[33] 
       (.C(ap_clk),
        .CE(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0),
        .D(\circular_2_reg_242_reg[63]_0 [33]),
        .Q(circular_2_reg_242[33]),
        .R(1'b0));
  FDRE \circular_2_reg_242_reg[34] 
       (.C(ap_clk),
        .CE(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0),
        .D(\circular_2_reg_242_reg[63]_0 [34]),
        .Q(circular_2_reg_242[34]),
        .R(1'b0));
  FDRE \circular_2_reg_242_reg[35] 
       (.C(ap_clk),
        .CE(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0),
        .D(\circular_2_reg_242_reg[63]_0 [35]),
        .Q(circular_2_reg_242[35]),
        .R(1'b0));
  FDRE \circular_2_reg_242_reg[36] 
       (.C(ap_clk),
        .CE(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0),
        .D(\circular_2_reg_242_reg[63]_0 [36]),
        .Q(circular_2_reg_242[36]),
        .R(1'b0));
  FDRE \circular_2_reg_242_reg[37] 
       (.C(ap_clk),
        .CE(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0),
        .D(\circular_2_reg_242_reg[63]_0 [37]),
        .Q(circular_2_reg_242[37]),
        .R(1'b0));
  FDRE \circular_2_reg_242_reg[38] 
       (.C(ap_clk),
        .CE(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0),
        .D(\circular_2_reg_242_reg[63]_0 [38]),
        .Q(circular_2_reg_242[38]),
        .R(1'b0));
  FDRE \circular_2_reg_242_reg[39] 
       (.C(ap_clk),
        .CE(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0),
        .D(\circular_2_reg_242_reg[63]_0 [39]),
        .Q(circular_2_reg_242[39]),
        .R(1'b0));
  FDRE \circular_2_reg_242_reg[3] 
       (.C(ap_clk),
        .CE(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0),
        .D(\circular_2_reg_242_reg[63]_0 [3]),
        .Q(circular_2_reg_242[3]),
        .R(1'b0));
  FDRE \circular_2_reg_242_reg[40] 
       (.C(ap_clk),
        .CE(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0),
        .D(\circular_2_reg_242_reg[63]_0 [40]),
        .Q(circular_2_reg_242[40]),
        .R(1'b0));
  FDRE \circular_2_reg_242_reg[41] 
       (.C(ap_clk),
        .CE(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0),
        .D(\circular_2_reg_242_reg[63]_0 [41]),
        .Q(circular_2_reg_242[41]),
        .R(1'b0));
  FDRE \circular_2_reg_242_reg[42] 
       (.C(ap_clk),
        .CE(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0),
        .D(\circular_2_reg_242_reg[63]_0 [42]),
        .Q(circular_2_reg_242[42]),
        .R(1'b0));
  FDRE \circular_2_reg_242_reg[43] 
       (.C(ap_clk),
        .CE(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0),
        .D(\circular_2_reg_242_reg[63]_0 [43]),
        .Q(circular_2_reg_242[43]),
        .R(1'b0));
  FDRE \circular_2_reg_242_reg[44] 
       (.C(ap_clk),
        .CE(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0),
        .D(\circular_2_reg_242_reg[63]_0 [44]),
        .Q(circular_2_reg_242[44]),
        .R(1'b0));
  FDRE \circular_2_reg_242_reg[45] 
       (.C(ap_clk),
        .CE(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0),
        .D(\circular_2_reg_242_reg[63]_0 [45]),
        .Q(circular_2_reg_242[45]),
        .R(1'b0));
  FDRE \circular_2_reg_242_reg[46] 
       (.C(ap_clk),
        .CE(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0),
        .D(\circular_2_reg_242_reg[63]_0 [46]),
        .Q(circular_2_reg_242[46]),
        .R(1'b0));
  FDRE \circular_2_reg_242_reg[47] 
       (.C(ap_clk),
        .CE(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0),
        .D(\circular_2_reg_242_reg[63]_0 [47]),
        .Q(circular_2_reg_242[47]),
        .R(1'b0));
  FDRE \circular_2_reg_242_reg[48] 
       (.C(ap_clk),
        .CE(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0),
        .D(\circular_2_reg_242_reg[63]_0 [48]),
        .Q(circular_2_reg_242[48]),
        .R(1'b0));
  FDRE \circular_2_reg_242_reg[49] 
       (.C(ap_clk),
        .CE(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0),
        .D(\circular_2_reg_242_reg[63]_0 [49]),
        .Q(circular_2_reg_242[49]),
        .R(1'b0));
  FDRE \circular_2_reg_242_reg[4] 
       (.C(ap_clk),
        .CE(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0),
        .D(\circular_2_reg_242_reg[63]_0 [4]),
        .Q(circular_2_reg_242[4]),
        .R(1'b0));
  FDRE \circular_2_reg_242_reg[50] 
       (.C(ap_clk),
        .CE(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0),
        .D(\circular_2_reg_242_reg[63]_0 [50]),
        .Q(circular_2_reg_242[50]),
        .R(1'b0));
  FDRE \circular_2_reg_242_reg[51] 
       (.C(ap_clk),
        .CE(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0),
        .D(\circular_2_reg_242_reg[63]_0 [51]),
        .Q(circular_2_reg_242[51]),
        .R(1'b0));
  FDRE \circular_2_reg_242_reg[52] 
       (.C(ap_clk),
        .CE(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0),
        .D(\circular_2_reg_242_reg[63]_0 [52]),
        .Q(circular_2_reg_242[52]),
        .R(1'b0));
  FDRE \circular_2_reg_242_reg[53] 
       (.C(ap_clk),
        .CE(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0),
        .D(\circular_2_reg_242_reg[63]_0 [53]),
        .Q(circular_2_reg_242[53]),
        .R(1'b0));
  FDRE \circular_2_reg_242_reg[54] 
       (.C(ap_clk),
        .CE(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0),
        .D(\circular_2_reg_242_reg[63]_0 [54]),
        .Q(circular_2_reg_242[54]),
        .R(1'b0));
  FDRE \circular_2_reg_242_reg[55] 
       (.C(ap_clk),
        .CE(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0),
        .D(\circular_2_reg_242_reg[63]_0 [55]),
        .Q(circular_2_reg_242[55]),
        .R(1'b0));
  FDRE \circular_2_reg_242_reg[56] 
       (.C(ap_clk),
        .CE(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0),
        .D(\circular_2_reg_242_reg[63]_0 [56]),
        .Q(circular_2_reg_242[56]),
        .R(1'b0));
  FDRE \circular_2_reg_242_reg[57] 
       (.C(ap_clk),
        .CE(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0),
        .D(\circular_2_reg_242_reg[63]_0 [57]),
        .Q(circular_2_reg_242[57]),
        .R(1'b0));
  FDRE \circular_2_reg_242_reg[58] 
       (.C(ap_clk),
        .CE(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0),
        .D(\circular_2_reg_242_reg[63]_0 [58]),
        .Q(circular_2_reg_242[58]),
        .R(1'b0));
  FDRE \circular_2_reg_242_reg[59] 
       (.C(ap_clk),
        .CE(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0),
        .D(\circular_2_reg_242_reg[63]_0 [59]),
        .Q(circular_2_reg_242[59]),
        .R(1'b0));
  FDRE \circular_2_reg_242_reg[5] 
       (.C(ap_clk),
        .CE(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0),
        .D(\circular_2_reg_242_reg[63]_0 [5]),
        .Q(circular_2_reg_242[5]),
        .R(1'b0));
  FDRE \circular_2_reg_242_reg[60] 
       (.C(ap_clk),
        .CE(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0),
        .D(\circular_2_reg_242_reg[63]_0 [60]),
        .Q(circular_2_reg_242[60]),
        .R(1'b0));
  FDRE \circular_2_reg_242_reg[61] 
       (.C(ap_clk),
        .CE(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0),
        .D(\circular_2_reg_242_reg[63]_0 [61]),
        .Q(circular_2_reg_242[61]),
        .R(1'b0));
  FDRE \circular_2_reg_242_reg[62] 
       (.C(ap_clk),
        .CE(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0),
        .D(\circular_2_reg_242_reg[63]_0 [62]),
        .Q(circular_2_reg_242[62]),
        .R(1'b0));
  FDRE \circular_2_reg_242_reg[63] 
       (.C(ap_clk),
        .CE(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0),
        .D(\circular_2_reg_242_reg[63]_0 [63]),
        .Q(circular_2_reg_242[63]),
        .R(1'b0));
  FDRE \circular_2_reg_242_reg[6] 
       (.C(ap_clk),
        .CE(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0),
        .D(\circular_2_reg_242_reg[63]_0 [6]),
        .Q(circular_2_reg_242[6]),
        .R(1'b0));
  FDRE \circular_2_reg_242_reg[7] 
       (.C(ap_clk),
        .CE(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0),
        .D(\circular_2_reg_242_reg[63]_0 [7]),
        .Q(circular_2_reg_242[7]),
        .R(1'b0));
  FDRE \circular_2_reg_242_reg[8] 
       (.C(ap_clk),
        .CE(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0),
        .D(\circular_2_reg_242_reg[63]_0 [8]),
        .Q(circular_2_reg_242[8]),
        .R(1'b0));
  FDRE \circular_2_reg_242_reg[9] 
       (.C(ap_clk),
        .CE(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0),
        .D(\circular_2_reg_242_reg[63]_0 [9]),
        .Q(circular_2_reg_242[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vitis_design_dpa_trace_s2mm_0_read_stream_Pipeline_VITIS_LOOP_31_1 grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119
       (.D(D),
        .E(E),
        .Q(s_axis_TVALID_int_regslice),
        .\ap_CS_fsm_reg[0]_0 (\ap_CS_fsm_reg[0]_0 ),
        .\ap_CS_fsm_reg[3] ({Q[1],in[5],\ap_CS_fsm_reg_n_5_[1] }),
        .ap_clk(ap_clk),
        .ap_done_reg1(ap_done_reg1),
        .ap_enable_reg_pp0_iter1_reg_0(ap_enable_reg_pp0_iter1_reg),
        .ap_ready_int(ap_ready_int),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\burst_ctr_fu_76_reg[0]_0 (\state_reg[1] ),
        .fifo_count_full_n(fifo_count_full_n),
        .fifo_data_out_full_n(fifo_data_out_full_n),
        .grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg),
        .grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg_reg(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg_reg_0),
        .grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg_reg_0(ap_NS_fsm__0[3:2]),
        .\icmp_ln28_reg_298_reg[0]_i_2_0 (circular_2_reg_242),
        .icmp_ln31_1_fu_171_p2(icmp_ln31_1_fu_171_p2),
        .\icmp_ln31_reg_313_reg[0]_0 (icmp_ln31_reg_313),
        .in(in[4:0]),
        .\local_data_data_2_reg_325_reg[63]_0 (\local_data_data_2_reg_325_reg[63] ),
        .\local_data_data_2_reg_325_reg[63]_1 (local_data_data_2_fu_188_p3),
        .\local_data_data_fu_72_reg[63]_0 (local_data_data_fu_72),
        .pop(pop),
        .pop_dout(pop_dout),
        .push(push),
        .push_0(push_0),
        .sel(sel),
        .select_ln28_reg_247(select_ln28_reg_247),
        .\state_reg[0] (\state_reg[0] ),
        .\written_local_fu_80_reg[0]_0 (grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_138),
        .\written_local_fu_80_reg[10]_0 (grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_124),
        .\written_local_fu_80_reg[11]_0 (grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_123),
        .\written_local_fu_80_reg[12]_0 (grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_122),
        .\written_local_fu_80_reg[13]_0 (grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_121),
        .\written_local_fu_80_reg[14]_0 (grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_120),
        .\written_local_fu_80_reg[15]_0 (grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_119),
        .\written_local_fu_80_reg[16]_0 (grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_118),
        .\written_local_fu_80_reg[17]_0 (grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_117),
        .\written_local_fu_80_reg[18]_0 (grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_116),
        .\written_local_fu_80_reg[19]_0 (grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_115),
        .\written_local_fu_80_reg[1]_0 (grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_133),
        .\written_local_fu_80_reg[20]_0 (grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_114),
        .\written_local_fu_80_reg[21]_0 (grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_113),
        .\written_local_fu_80_reg[22]_0 (grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_112),
        .\written_local_fu_80_reg[23]_0 (grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_111),
        .\written_local_fu_80_reg[24]_0 (grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_110),
        .\written_local_fu_80_reg[25]_0 (grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_109),
        .\written_local_fu_80_reg[26]_0 (grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_108),
        .\written_local_fu_80_reg[27]_0 (grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_107),
        .\written_local_fu_80_reg[28]_0 (grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_106),
        .\written_local_fu_80_reg[29]_0 (grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_105),
        .\written_local_fu_80_reg[2]_0 (grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_132),
        .\written_local_fu_80_reg[30]_0 (grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_104),
        .\written_local_fu_80_reg[31]_0 (grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_103),
        .\written_local_fu_80_reg[32]_0 (grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_102),
        .\written_local_fu_80_reg[33]_0 (grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_101),
        .\written_local_fu_80_reg[34]_0 (grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_100),
        .\written_local_fu_80_reg[35]_0 (grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_99),
        .\written_local_fu_80_reg[36]_0 (grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_98),
        .\written_local_fu_80_reg[37]_0 (grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_97),
        .\written_local_fu_80_reg[38]_0 (grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_96),
        .\written_local_fu_80_reg[39]_0 (grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_95),
        .\written_local_fu_80_reg[3]_0 (grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_131),
        .\written_local_fu_80_reg[40]_0 (grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_94),
        .\written_local_fu_80_reg[41]_0 (grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_93),
        .\written_local_fu_80_reg[42]_0 (grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_92),
        .\written_local_fu_80_reg[43]_0 (grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_91),
        .\written_local_fu_80_reg[44]_0 (grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_90),
        .\written_local_fu_80_reg[45]_0 (grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_89),
        .\written_local_fu_80_reg[46]_0 (grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_88),
        .\written_local_fu_80_reg[47]_0 (grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_87),
        .\written_local_fu_80_reg[48]_0 (grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_86),
        .\written_local_fu_80_reg[49]_0 (grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_85),
        .\written_local_fu_80_reg[4]_0 (grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_130),
        .\written_local_fu_80_reg[50]_0 (grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_84),
        .\written_local_fu_80_reg[51]_0 (grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_83),
        .\written_local_fu_80_reg[52]_0 (grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_82),
        .\written_local_fu_80_reg[53]_0 (grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_81),
        .\written_local_fu_80_reg[54]_0 (grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_80),
        .\written_local_fu_80_reg[55]_0 (grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_79),
        .\written_local_fu_80_reg[56]_0 (grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_78),
        .\written_local_fu_80_reg[57]_0 (grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_77),
        .\written_local_fu_80_reg[58]_0 (grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_76),
        .\written_local_fu_80_reg[59]_0 (grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_75),
        .\written_local_fu_80_reg[5]_0 (grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_129),
        .\written_local_fu_80_reg[60]_0 (grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_74),
        .\written_local_fu_80_reg[61]_0 (grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_73),
        .\written_local_fu_80_reg[62]_0 (grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_72),
        .\written_local_fu_80_reg[63]_0 (grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_71),
        .\written_local_fu_80_reg[6]_0 (grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_128),
        .\written_local_fu_80_reg[7]_0 (grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_127),
        .\written_local_fu_80_reg[8]_0 (grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_126),
        .\written_local_fu_80_reg[9]_0 (grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_125),
        .written_reg(written_reg));
  LUT3 #(
    .INIT(8'hDC)) 
    grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg_i_1
       (.I0(ap_done_reg1),
        .I1(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0),
        .I2(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg),
        .O(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg_i_1_n_5),
        .Q(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vitis_design_dpa_trace_s2mm_0_regslice_both regslice_both_s_axis_V_data_V_U
       (.Q(in[5]),
        .ack_in_t_reg_0(ack_in_t_reg),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\data_p1_reg[63]_0 (local_data_data_2_fu_188_p3),
        .\local_data_data_2_reg_325_reg[63] (local_data_data_fu_72),
        .s_axis_TDATA(s_axis_TDATA),
        .s_axis_TVALID(s_axis_TVALID),
        .\state_reg[0]_0 (s_axis_TVALID_int_regslice),
        .\state_reg[1]_0 (\state_reg[1] ));
  FDRE \select_ln28_reg_247_reg[0] 
       (.C(ap_clk),
        .CE(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0),
        .D(if_din[0]),
        .Q(select_ln28_reg_247[0]),
        .R(\select_ln28_reg_247_reg[4]_0 ));
  FDRE \select_ln28_reg_247_reg[10] 
       (.C(ap_clk),
        .CE(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0),
        .D(if_din[10]),
        .Q(select_ln28_reg_247[10]),
        .R(1'b0));
  FDRE \select_ln28_reg_247_reg[11] 
       (.C(ap_clk),
        .CE(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0),
        .D(if_din[11]),
        .Q(select_ln28_reg_247[11]),
        .R(1'b0));
  FDRE \select_ln28_reg_247_reg[12] 
       (.C(ap_clk),
        .CE(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0),
        .D(if_din[12]),
        .Q(select_ln28_reg_247[12]),
        .R(1'b0));
  FDRE \select_ln28_reg_247_reg[13] 
       (.C(ap_clk),
        .CE(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0),
        .D(if_din[13]),
        .Q(select_ln28_reg_247[13]),
        .R(1'b0));
  FDRE \select_ln28_reg_247_reg[14] 
       (.C(ap_clk),
        .CE(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0),
        .D(if_din[14]),
        .Q(select_ln28_reg_247[14]),
        .R(1'b0));
  FDRE \select_ln28_reg_247_reg[15] 
       (.C(ap_clk),
        .CE(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0),
        .D(if_din[15]),
        .Q(select_ln28_reg_247[15]),
        .R(1'b0));
  FDRE \select_ln28_reg_247_reg[16] 
       (.C(ap_clk),
        .CE(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0),
        .D(if_din[16]),
        .Q(select_ln28_reg_247[16]),
        .R(1'b0));
  FDRE \select_ln28_reg_247_reg[17] 
       (.C(ap_clk),
        .CE(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0),
        .D(if_din[17]),
        .Q(select_ln28_reg_247[17]),
        .R(1'b0));
  FDRE \select_ln28_reg_247_reg[18] 
       (.C(ap_clk),
        .CE(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0),
        .D(if_din[18]),
        .Q(select_ln28_reg_247[18]),
        .R(1'b0));
  FDRE \select_ln28_reg_247_reg[19] 
       (.C(ap_clk),
        .CE(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0),
        .D(if_din[19]),
        .Q(select_ln28_reg_247[19]),
        .R(1'b0));
  FDRE \select_ln28_reg_247_reg[1] 
       (.C(ap_clk),
        .CE(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0),
        .D(if_din[1]),
        .Q(select_ln28_reg_247[1]),
        .R(\select_ln28_reg_247_reg[4]_0 ));
  FDRE \select_ln28_reg_247_reg[20] 
       (.C(ap_clk),
        .CE(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0),
        .D(if_din[20]),
        .Q(select_ln28_reg_247[20]),
        .R(1'b0));
  FDRE \select_ln28_reg_247_reg[21] 
       (.C(ap_clk),
        .CE(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0),
        .D(if_din[21]),
        .Q(select_ln28_reg_247[21]),
        .R(1'b0));
  FDRE \select_ln28_reg_247_reg[22] 
       (.C(ap_clk),
        .CE(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0),
        .D(if_din[22]),
        .Q(select_ln28_reg_247[22]),
        .R(1'b0));
  FDRE \select_ln28_reg_247_reg[23] 
       (.C(ap_clk),
        .CE(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0),
        .D(if_din[23]),
        .Q(select_ln28_reg_247[23]),
        .R(1'b0));
  FDRE \select_ln28_reg_247_reg[24] 
       (.C(ap_clk),
        .CE(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0),
        .D(if_din[24]),
        .Q(select_ln28_reg_247[24]),
        .R(1'b0));
  FDRE \select_ln28_reg_247_reg[25] 
       (.C(ap_clk),
        .CE(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0),
        .D(if_din[25]),
        .Q(select_ln28_reg_247[25]),
        .R(1'b0));
  FDRE \select_ln28_reg_247_reg[26] 
       (.C(ap_clk),
        .CE(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0),
        .D(if_din[26]),
        .Q(select_ln28_reg_247[26]),
        .R(1'b0));
  FDRE \select_ln28_reg_247_reg[27] 
       (.C(ap_clk),
        .CE(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0),
        .D(if_din[27]),
        .Q(select_ln28_reg_247[27]),
        .R(1'b0));
  FDRE \select_ln28_reg_247_reg[28] 
       (.C(ap_clk),
        .CE(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0),
        .D(if_din[28]),
        .Q(select_ln28_reg_247[28]),
        .R(1'b0));
  FDRE \select_ln28_reg_247_reg[29] 
       (.C(ap_clk),
        .CE(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0),
        .D(if_din[29]),
        .Q(select_ln28_reg_247[29]),
        .R(1'b0));
  FDRE \select_ln28_reg_247_reg[2] 
       (.C(ap_clk),
        .CE(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0),
        .D(if_din[2]),
        .Q(select_ln28_reg_247[2]),
        .R(\select_ln28_reg_247_reg[4]_0 ));
  FDRE \select_ln28_reg_247_reg[30] 
       (.C(ap_clk),
        .CE(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0),
        .D(if_din[30]),
        .Q(select_ln28_reg_247[30]),
        .R(1'b0));
  FDRE \select_ln28_reg_247_reg[31] 
       (.C(ap_clk),
        .CE(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0),
        .D(if_din[31]),
        .Q(select_ln28_reg_247[31]),
        .R(1'b0));
  FDRE \select_ln28_reg_247_reg[32] 
       (.C(ap_clk),
        .CE(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0),
        .D(if_din[32]),
        .Q(select_ln28_reg_247[32]),
        .R(1'b0));
  FDRE \select_ln28_reg_247_reg[33] 
       (.C(ap_clk),
        .CE(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0),
        .D(if_din[33]),
        .Q(select_ln28_reg_247[33]),
        .R(1'b0));
  FDRE \select_ln28_reg_247_reg[34] 
       (.C(ap_clk),
        .CE(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0),
        .D(if_din[34]),
        .Q(select_ln28_reg_247[34]),
        .R(1'b0));
  FDRE \select_ln28_reg_247_reg[35] 
       (.C(ap_clk),
        .CE(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0),
        .D(if_din[35]),
        .Q(select_ln28_reg_247[35]),
        .R(1'b0));
  FDRE \select_ln28_reg_247_reg[36] 
       (.C(ap_clk),
        .CE(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0),
        .D(if_din[36]),
        .Q(select_ln28_reg_247[36]),
        .R(1'b0));
  FDRE \select_ln28_reg_247_reg[37] 
       (.C(ap_clk),
        .CE(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0),
        .D(if_din[37]),
        .Q(select_ln28_reg_247[37]),
        .R(1'b0));
  FDRE \select_ln28_reg_247_reg[38] 
       (.C(ap_clk),
        .CE(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0),
        .D(if_din[38]),
        .Q(select_ln28_reg_247[38]),
        .R(1'b0));
  FDRE \select_ln28_reg_247_reg[39] 
       (.C(ap_clk),
        .CE(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0),
        .D(if_din[39]),
        .Q(select_ln28_reg_247[39]),
        .R(1'b0));
  FDRE \select_ln28_reg_247_reg[3] 
       (.C(ap_clk),
        .CE(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0),
        .D(if_din[3]),
        .Q(select_ln28_reg_247[3]),
        .R(\select_ln28_reg_247_reg[4]_0 ));
  FDRE \select_ln28_reg_247_reg[40] 
       (.C(ap_clk),
        .CE(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0),
        .D(if_din[40]),
        .Q(select_ln28_reg_247[40]),
        .R(1'b0));
  FDRE \select_ln28_reg_247_reg[41] 
       (.C(ap_clk),
        .CE(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0),
        .D(if_din[41]),
        .Q(select_ln28_reg_247[41]),
        .R(1'b0));
  FDRE \select_ln28_reg_247_reg[42] 
       (.C(ap_clk),
        .CE(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0),
        .D(if_din[42]),
        .Q(select_ln28_reg_247[42]),
        .R(1'b0));
  FDRE \select_ln28_reg_247_reg[43] 
       (.C(ap_clk),
        .CE(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0),
        .D(if_din[43]),
        .Q(select_ln28_reg_247[43]),
        .R(1'b0));
  FDRE \select_ln28_reg_247_reg[44] 
       (.C(ap_clk),
        .CE(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0),
        .D(if_din[44]),
        .Q(select_ln28_reg_247[44]),
        .R(1'b0));
  FDRE \select_ln28_reg_247_reg[45] 
       (.C(ap_clk),
        .CE(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0),
        .D(if_din[45]),
        .Q(select_ln28_reg_247[45]),
        .R(1'b0));
  FDRE \select_ln28_reg_247_reg[46] 
       (.C(ap_clk),
        .CE(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0),
        .D(if_din[46]),
        .Q(select_ln28_reg_247[46]),
        .R(1'b0));
  FDRE \select_ln28_reg_247_reg[47] 
       (.C(ap_clk),
        .CE(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0),
        .D(if_din[47]),
        .Q(select_ln28_reg_247[47]),
        .R(1'b0));
  FDRE \select_ln28_reg_247_reg[48] 
       (.C(ap_clk),
        .CE(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0),
        .D(if_din[48]),
        .Q(select_ln28_reg_247[48]),
        .R(1'b0));
  FDRE \select_ln28_reg_247_reg[49] 
       (.C(ap_clk),
        .CE(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0),
        .D(if_din[49]),
        .Q(select_ln28_reg_247[49]),
        .R(1'b0));
  FDRE \select_ln28_reg_247_reg[4] 
       (.C(ap_clk),
        .CE(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0),
        .D(if_din[4]),
        .Q(select_ln28_reg_247[4]),
        .R(\select_ln28_reg_247_reg[4]_0 ));
  FDRE \select_ln28_reg_247_reg[50] 
       (.C(ap_clk),
        .CE(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0),
        .D(if_din[50]),
        .Q(select_ln28_reg_247[50]),
        .R(1'b0));
  FDRE \select_ln28_reg_247_reg[51] 
       (.C(ap_clk),
        .CE(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0),
        .D(if_din[51]),
        .Q(select_ln28_reg_247[51]),
        .R(1'b0));
  FDRE \select_ln28_reg_247_reg[52] 
       (.C(ap_clk),
        .CE(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0),
        .D(if_din[52]),
        .Q(select_ln28_reg_247[52]),
        .R(1'b0));
  FDRE \select_ln28_reg_247_reg[53] 
       (.C(ap_clk),
        .CE(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0),
        .D(if_din[53]),
        .Q(select_ln28_reg_247[53]),
        .R(1'b0));
  FDRE \select_ln28_reg_247_reg[54] 
       (.C(ap_clk),
        .CE(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0),
        .D(if_din[54]),
        .Q(select_ln28_reg_247[54]),
        .R(1'b0));
  FDRE \select_ln28_reg_247_reg[55] 
       (.C(ap_clk),
        .CE(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0),
        .D(if_din[55]),
        .Q(select_ln28_reg_247[55]),
        .R(1'b0));
  FDRE \select_ln28_reg_247_reg[56] 
       (.C(ap_clk),
        .CE(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0),
        .D(if_din[56]),
        .Q(select_ln28_reg_247[56]),
        .R(1'b0));
  FDRE \select_ln28_reg_247_reg[57] 
       (.C(ap_clk),
        .CE(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0),
        .D(if_din[57]),
        .Q(select_ln28_reg_247[57]),
        .R(1'b0));
  FDRE \select_ln28_reg_247_reg[58] 
       (.C(ap_clk),
        .CE(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0),
        .D(if_din[58]),
        .Q(select_ln28_reg_247[58]),
        .R(1'b0));
  FDRE \select_ln28_reg_247_reg[59] 
       (.C(ap_clk),
        .CE(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0),
        .D(if_din[59]),
        .Q(select_ln28_reg_247[59]),
        .R(1'b0));
  FDRE \select_ln28_reg_247_reg[5] 
       (.C(ap_clk),
        .CE(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0),
        .D(if_din[5]),
        .Q(select_ln28_reg_247[5]),
        .R(1'b0));
  FDRE \select_ln28_reg_247_reg[60] 
       (.C(ap_clk),
        .CE(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0),
        .D(if_din[60]),
        .Q(select_ln28_reg_247[60]),
        .R(1'b0));
  FDRE \select_ln28_reg_247_reg[61] 
       (.C(ap_clk),
        .CE(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0),
        .D(if_din[61]),
        .Q(select_ln28_reg_247[61]),
        .R(1'b0));
  FDRE \select_ln28_reg_247_reg[62] 
       (.C(ap_clk),
        .CE(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0),
        .D(if_din[62]),
        .Q(select_ln28_reg_247[62]),
        .R(1'b0));
  FDRE \select_ln28_reg_247_reg[63] 
       (.C(ap_clk),
        .CE(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0),
        .D(if_din[63]),
        .Q(select_ln28_reg_247[63]),
        .R(1'b0));
  FDRE \select_ln28_reg_247_reg[6] 
       (.C(ap_clk),
        .CE(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0),
        .D(if_din[6]),
        .Q(select_ln28_reg_247[6]),
        .R(1'b0));
  FDRE \select_ln28_reg_247_reg[7] 
       (.C(ap_clk),
        .CE(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0),
        .D(if_din[7]),
        .Q(select_ln28_reg_247[7]),
        .R(1'b0));
  FDRE \select_ln28_reg_247_reg[8] 
       (.C(ap_clk),
        .CE(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0),
        .D(if_din[8]),
        .Q(select_ln28_reg_247[8]),
        .R(1'b0));
  FDRE \select_ln28_reg_247_reg[9] 
       (.C(ap_clk),
        .CE(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0),
        .D(if_din[9]),
        .Q(select_ln28_reg_247[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \written_reg[63]_i_1 
       (.I0(in[5]),
        .I1(\state_reg[1] ),
        .O(\written_reg[63]_i_1_n_5 ));
  FDRE \written_reg_reg[0] 
       (.C(ap_clk),
        .CE(\written_reg[63]_i_1_n_5 ),
        .D(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_138),
        .Q(written_reg[0]),
        .R(1'b0));
  FDRE \written_reg_reg[10] 
       (.C(ap_clk),
        .CE(\written_reg[63]_i_1_n_5 ),
        .D(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_124),
        .Q(written_reg[10]),
        .R(1'b0));
  FDRE \written_reg_reg[11] 
       (.C(ap_clk),
        .CE(\written_reg[63]_i_1_n_5 ),
        .D(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_123),
        .Q(written_reg[11]),
        .R(1'b0));
  FDRE \written_reg_reg[12] 
       (.C(ap_clk),
        .CE(\written_reg[63]_i_1_n_5 ),
        .D(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_122),
        .Q(written_reg[12]),
        .R(1'b0));
  FDRE \written_reg_reg[13] 
       (.C(ap_clk),
        .CE(\written_reg[63]_i_1_n_5 ),
        .D(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_121),
        .Q(written_reg[13]),
        .R(1'b0));
  FDRE \written_reg_reg[14] 
       (.C(ap_clk),
        .CE(\written_reg[63]_i_1_n_5 ),
        .D(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_120),
        .Q(written_reg[14]),
        .R(1'b0));
  FDRE \written_reg_reg[15] 
       (.C(ap_clk),
        .CE(\written_reg[63]_i_1_n_5 ),
        .D(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_119),
        .Q(written_reg[15]),
        .R(1'b0));
  FDRE \written_reg_reg[16] 
       (.C(ap_clk),
        .CE(\written_reg[63]_i_1_n_5 ),
        .D(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_118),
        .Q(written_reg[16]),
        .R(1'b0));
  FDRE \written_reg_reg[17] 
       (.C(ap_clk),
        .CE(\written_reg[63]_i_1_n_5 ),
        .D(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_117),
        .Q(written_reg[17]),
        .R(1'b0));
  FDRE \written_reg_reg[18] 
       (.C(ap_clk),
        .CE(\written_reg[63]_i_1_n_5 ),
        .D(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_116),
        .Q(written_reg[18]),
        .R(1'b0));
  FDRE \written_reg_reg[19] 
       (.C(ap_clk),
        .CE(\written_reg[63]_i_1_n_5 ),
        .D(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_115),
        .Q(written_reg[19]),
        .R(1'b0));
  FDRE \written_reg_reg[1] 
       (.C(ap_clk),
        .CE(\written_reg[63]_i_1_n_5 ),
        .D(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_133),
        .Q(written_reg[1]),
        .R(1'b0));
  FDRE \written_reg_reg[20] 
       (.C(ap_clk),
        .CE(\written_reg[63]_i_1_n_5 ),
        .D(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_114),
        .Q(written_reg[20]),
        .R(1'b0));
  FDRE \written_reg_reg[21] 
       (.C(ap_clk),
        .CE(\written_reg[63]_i_1_n_5 ),
        .D(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_113),
        .Q(written_reg[21]),
        .R(1'b0));
  FDRE \written_reg_reg[22] 
       (.C(ap_clk),
        .CE(\written_reg[63]_i_1_n_5 ),
        .D(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_112),
        .Q(written_reg[22]),
        .R(1'b0));
  FDRE \written_reg_reg[23] 
       (.C(ap_clk),
        .CE(\written_reg[63]_i_1_n_5 ),
        .D(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_111),
        .Q(written_reg[23]),
        .R(1'b0));
  FDRE \written_reg_reg[24] 
       (.C(ap_clk),
        .CE(\written_reg[63]_i_1_n_5 ),
        .D(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_110),
        .Q(written_reg[24]),
        .R(1'b0));
  FDRE \written_reg_reg[25] 
       (.C(ap_clk),
        .CE(\written_reg[63]_i_1_n_5 ),
        .D(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_109),
        .Q(written_reg[25]),
        .R(1'b0));
  FDRE \written_reg_reg[26] 
       (.C(ap_clk),
        .CE(\written_reg[63]_i_1_n_5 ),
        .D(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_108),
        .Q(written_reg[26]),
        .R(1'b0));
  FDRE \written_reg_reg[27] 
       (.C(ap_clk),
        .CE(\written_reg[63]_i_1_n_5 ),
        .D(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_107),
        .Q(written_reg[27]),
        .R(1'b0));
  FDRE \written_reg_reg[28] 
       (.C(ap_clk),
        .CE(\written_reg[63]_i_1_n_5 ),
        .D(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_106),
        .Q(written_reg[28]),
        .R(1'b0));
  FDRE \written_reg_reg[29] 
       (.C(ap_clk),
        .CE(\written_reg[63]_i_1_n_5 ),
        .D(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_105),
        .Q(written_reg[29]),
        .R(1'b0));
  FDRE \written_reg_reg[2] 
       (.C(ap_clk),
        .CE(\written_reg[63]_i_1_n_5 ),
        .D(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_132),
        .Q(written_reg[2]),
        .R(1'b0));
  FDRE \written_reg_reg[30] 
       (.C(ap_clk),
        .CE(\written_reg[63]_i_1_n_5 ),
        .D(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_104),
        .Q(written_reg[30]),
        .R(1'b0));
  FDRE \written_reg_reg[31] 
       (.C(ap_clk),
        .CE(\written_reg[63]_i_1_n_5 ),
        .D(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_103),
        .Q(written_reg[31]),
        .R(1'b0));
  FDRE \written_reg_reg[32] 
       (.C(ap_clk),
        .CE(\written_reg[63]_i_1_n_5 ),
        .D(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_102),
        .Q(written_reg[32]),
        .R(1'b0));
  FDRE \written_reg_reg[33] 
       (.C(ap_clk),
        .CE(\written_reg[63]_i_1_n_5 ),
        .D(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_101),
        .Q(written_reg[33]),
        .R(1'b0));
  FDRE \written_reg_reg[34] 
       (.C(ap_clk),
        .CE(\written_reg[63]_i_1_n_5 ),
        .D(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_100),
        .Q(written_reg[34]),
        .R(1'b0));
  FDRE \written_reg_reg[35] 
       (.C(ap_clk),
        .CE(\written_reg[63]_i_1_n_5 ),
        .D(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_99),
        .Q(written_reg[35]),
        .R(1'b0));
  FDRE \written_reg_reg[36] 
       (.C(ap_clk),
        .CE(\written_reg[63]_i_1_n_5 ),
        .D(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_98),
        .Q(written_reg[36]),
        .R(1'b0));
  FDRE \written_reg_reg[37] 
       (.C(ap_clk),
        .CE(\written_reg[63]_i_1_n_5 ),
        .D(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_97),
        .Q(written_reg[37]),
        .R(1'b0));
  FDRE \written_reg_reg[38] 
       (.C(ap_clk),
        .CE(\written_reg[63]_i_1_n_5 ),
        .D(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_96),
        .Q(written_reg[38]),
        .R(1'b0));
  FDRE \written_reg_reg[39] 
       (.C(ap_clk),
        .CE(\written_reg[63]_i_1_n_5 ),
        .D(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_95),
        .Q(written_reg[39]),
        .R(1'b0));
  FDRE \written_reg_reg[3] 
       (.C(ap_clk),
        .CE(\written_reg[63]_i_1_n_5 ),
        .D(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_131),
        .Q(written_reg[3]),
        .R(1'b0));
  FDRE \written_reg_reg[40] 
       (.C(ap_clk),
        .CE(\written_reg[63]_i_1_n_5 ),
        .D(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_94),
        .Q(written_reg[40]),
        .R(1'b0));
  FDRE \written_reg_reg[41] 
       (.C(ap_clk),
        .CE(\written_reg[63]_i_1_n_5 ),
        .D(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_93),
        .Q(written_reg[41]),
        .R(1'b0));
  FDRE \written_reg_reg[42] 
       (.C(ap_clk),
        .CE(\written_reg[63]_i_1_n_5 ),
        .D(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_92),
        .Q(written_reg[42]),
        .R(1'b0));
  FDRE \written_reg_reg[43] 
       (.C(ap_clk),
        .CE(\written_reg[63]_i_1_n_5 ),
        .D(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_91),
        .Q(written_reg[43]),
        .R(1'b0));
  FDRE \written_reg_reg[44] 
       (.C(ap_clk),
        .CE(\written_reg[63]_i_1_n_5 ),
        .D(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_90),
        .Q(written_reg[44]),
        .R(1'b0));
  FDRE \written_reg_reg[45] 
       (.C(ap_clk),
        .CE(\written_reg[63]_i_1_n_5 ),
        .D(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_89),
        .Q(written_reg[45]),
        .R(1'b0));
  FDRE \written_reg_reg[46] 
       (.C(ap_clk),
        .CE(\written_reg[63]_i_1_n_5 ),
        .D(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_88),
        .Q(written_reg[46]),
        .R(1'b0));
  FDRE \written_reg_reg[47] 
       (.C(ap_clk),
        .CE(\written_reg[63]_i_1_n_5 ),
        .D(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_87),
        .Q(written_reg[47]),
        .R(1'b0));
  FDRE \written_reg_reg[48] 
       (.C(ap_clk),
        .CE(\written_reg[63]_i_1_n_5 ),
        .D(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_86),
        .Q(written_reg[48]),
        .R(1'b0));
  FDRE \written_reg_reg[49] 
       (.C(ap_clk),
        .CE(\written_reg[63]_i_1_n_5 ),
        .D(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_85),
        .Q(written_reg[49]),
        .R(1'b0));
  FDRE \written_reg_reg[4] 
       (.C(ap_clk),
        .CE(\written_reg[63]_i_1_n_5 ),
        .D(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_130),
        .Q(written_reg[4]),
        .R(1'b0));
  FDRE \written_reg_reg[50] 
       (.C(ap_clk),
        .CE(\written_reg[63]_i_1_n_5 ),
        .D(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_84),
        .Q(written_reg[50]),
        .R(1'b0));
  FDRE \written_reg_reg[51] 
       (.C(ap_clk),
        .CE(\written_reg[63]_i_1_n_5 ),
        .D(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_83),
        .Q(written_reg[51]),
        .R(1'b0));
  FDRE \written_reg_reg[52] 
       (.C(ap_clk),
        .CE(\written_reg[63]_i_1_n_5 ),
        .D(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_82),
        .Q(written_reg[52]),
        .R(1'b0));
  FDRE \written_reg_reg[53] 
       (.C(ap_clk),
        .CE(\written_reg[63]_i_1_n_5 ),
        .D(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_81),
        .Q(written_reg[53]),
        .R(1'b0));
  FDRE \written_reg_reg[54] 
       (.C(ap_clk),
        .CE(\written_reg[63]_i_1_n_5 ),
        .D(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_80),
        .Q(written_reg[54]),
        .R(1'b0));
  FDRE \written_reg_reg[55] 
       (.C(ap_clk),
        .CE(\written_reg[63]_i_1_n_5 ),
        .D(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_79),
        .Q(written_reg[55]),
        .R(1'b0));
  FDRE \written_reg_reg[56] 
       (.C(ap_clk),
        .CE(\written_reg[63]_i_1_n_5 ),
        .D(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_78),
        .Q(written_reg[56]),
        .R(1'b0));
  FDRE \written_reg_reg[57] 
       (.C(ap_clk),
        .CE(\written_reg[63]_i_1_n_5 ),
        .D(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_77),
        .Q(written_reg[57]),
        .R(1'b0));
  FDRE \written_reg_reg[58] 
       (.C(ap_clk),
        .CE(\written_reg[63]_i_1_n_5 ),
        .D(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_76),
        .Q(written_reg[58]),
        .R(1'b0));
  FDRE \written_reg_reg[59] 
       (.C(ap_clk),
        .CE(\written_reg[63]_i_1_n_5 ),
        .D(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_75),
        .Q(written_reg[59]),
        .R(1'b0));
  FDRE \written_reg_reg[5] 
       (.C(ap_clk),
        .CE(\written_reg[63]_i_1_n_5 ),
        .D(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_129),
        .Q(written_reg[5]),
        .R(1'b0));
  FDRE \written_reg_reg[60] 
       (.C(ap_clk),
        .CE(\written_reg[63]_i_1_n_5 ),
        .D(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_74),
        .Q(written_reg[60]),
        .R(1'b0));
  FDRE \written_reg_reg[61] 
       (.C(ap_clk),
        .CE(\written_reg[63]_i_1_n_5 ),
        .D(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_73),
        .Q(written_reg[61]),
        .R(1'b0));
  FDRE \written_reg_reg[62] 
       (.C(ap_clk),
        .CE(\written_reg[63]_i_1_n_5 ),
        .D(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_72),
        .Q(written_reg[62]),
        .R(1'b0));
  FDRE \written_reg_reg[63] 
       (.C(ap_clk),
        .CE(\written_reg[63]_i_1_n_5 ),
        .D(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_71),
        .Q(written_reg[63]),
        .R(1'b0));
  FDRE \written_reg_reg[6] 
       (.C(ap_clk),
        .CE(\written_reg[63]_i_1_n_5 ),
        .D(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_128),
        .Q(written_reg[6]),
        .R(1'b0));
  FDRE \written_reg_reg[7] 
       (.C(ap_clk),
        .CE(\written_reg[63]_i_1_n_5 ),
        .D(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_127),
        .Q(written_reg[7]),
        .R(1'b0));
  FDRE \written_reg_reg[8] 
       (.C(ap_clk),
        .CE(\written_reg[63]_i_1_n_5 ),
        .D(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_126),
        .Q(written_reg[8]),
        .R(1'b0));
  FDRE \written_reg_reg[9] 
       (.C(ap_clk),
        .CE(\written_reg[63]_i_1_n_5 ),
        .D(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_n_125),
        .Q(written_reg[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vitis_design_dpa_trace_s2mm_0_read_stream_Pipeline_VITIS_LOOP_31_1
   (\icmp_ln31_reg_313_reg[0]_0 ,
    grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg_reg,
    D,
    \written_local_fu_80_reg[63]_0 ,
    \written_local_fu_80_reg[62]_0 ,
    \written_local_fu_80_reg[61]_0 ,
    \written_local_fu_80_reg[60]_0 ,
    \written_local_fu_80_reg[59]_0 ,
    \written_local_fu_80_reg[58]_0 ,
    \written_local_fu_80_reg[57]_0 ,
    \written_local_fu_80_reg[56]_0 ,
    \written_local_fu_80_reg[55]_0 ,
    \written_local_fu_80_reg[54]_0 ,
    \written_local_fu_80_reg[53]_0 ,
    \written_local_fu_80_reg[52]_0 ,
    \written_local_fu_80_reg[51]_0 ,
    \written_local_fu_80_reg[50]_0 ,
    \written_local_fu_80_reg[49]_0 ,
    \written_local_fu_80_reg[48]_0 ,
    \written_local_fu_80_reg[47]_0 ,
    \written_local_fu_80_reg[46]_0 ,
    \written_local_fu_80_reg[45]_0 ,
    \written_local_fu_80_reg[44]_0 ,
    \written_local_fu_80_reg[43]_0 ,
    \written_local_fu_80_reg[42]_0 ,
    \written_local_fu_80_reg[41]_0 ,
    \written_local_fu_80_reg[40]_0 ,
    \written_local_fu_80_reg[39]_0 ,
    \written_local_fu_80_reg[38]_0 ,
    \written_local_fu_80_reg[37]_0 ,
    \written_local_fu_80_reg[36]_0 ,
    \written_local_fu_80_reg[35]_0 ,
    \written_local_fu_80_reg[34]_0 ,
    \written_local_fu_80_reg[33]_0 ,
    \written_local_fu_80_reg[32]_0 ,
    \written_local_fu_80_reg[31]_0 ,
    \written_local_fu_80_reg[30]_0 ,
    \written_local_fu_80_reg[29]_0 ,
    \written_local_fu_80_reg[28]_0 ,
    \written_local_fu_80_reg[27]_0 ,
    \written_local_fu_80_reg[26]_0 ,
    \written_local_fu_80_reg[25]_0 ,
    \written_local_fu_80_reg[24]_0 ,
    \written_local_fu_80_reg[23]_0 ,
    \written_local_fu_80_reg[22]_0 ,
    \written_local_fu_80_reg[21]_0 ,
    \written_local_fu_80_reg[20]_0 ,
    \written_local_fu_80_reg[19]_0 ,
    \written_local_fu_80_reg[18]_0 ,
    \written_local_fu_80_reg[17]_0 ,
    \written_local_fu_80_reg[16]_0 ,
    \written_local_fu_80_reg[15]_0 ,
    \written_local_fu_80_reg[14]_0 ,
    \written_local_fu_80_reg[13]_0 ,
    \written_local_fu_80_reg[12]_0 ,
    \written_local_fu_80_reg[11]_0 ,
    \written_local_fu_80_reg[10]_0 ,
    \written_local_fu_80_reg[9]_0 ,
    \written_local_fu_80_reg[8]_0 ,
    \written_local_fu_80_reg[7]_0 ,
    \written_local_fu_80_reg[6]_0 ,
    \written_local_fu_80_reg[5]_0 ,
    \written_local_fu_80_reg[4]_0 ,
    \written_local_fu_80_reg[3]_0 ,
    \written_local_fu_80_reg[2]_0 ,
    \written_local_fu_80_reg[1]_0 ,
    grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg_reg_0,
    \state_reg[0] ,
    ap_ready_int,
    \written_local_fu_80_reg[0]_0 ,
    in,
    \ap_CS_fsm_reg[0]_0 ,
    push,
    E,
    push_0,
    \local_data_data_fu_72_reg[63]_0 ,
    \local_data_data_2_reg_325_reg[63]_0 ,
    Q,
    ap_clk,
    icmp_ln31_1_fu_171_p2,
    ap_rst_n_inv,
    ap_enable_reg_pp0_iter1_reg_0,
    grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg,
    written_reg,
    \burst_ctr_fu_76_reg[0]_0 ,
    \ap_CS_fsm_reg[3] ,
    ap_done_reg1,
    fifo_count_full_n,
    fifo_data_out_full_n,
    select_ln28_reg_247,
    pop_dout,
    pop,
    sel,
    \local_data_data_2_reg_325_reg[63]_1 ,
    \icmp_ln28_reg_298_reg[0]_i_2_0 );
  output \icmp_ln31_reg_313_reg[0]_0 ;
  output grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg_reg;
  output [63:0]D;
  output \written_local_fu_80_reg[63]_0 ;
  output \written_local_fu_80_reg[62]_0 ;
  output \written_local_fu_80_reg[61]_0 ;
  output \written_local_fu_80_reg[60]_0 ;
  output \written_local_fu_80_reg[59]_0 ;
  output \written_local_fu_80_reg[58]_0 ;
  output \written_local_fu_80_reg[57]_0 ;
  output \written_local_fu_80_reg[56]_0 ;
  output \written_local_fu_80_reg[55]_0 ;
  output \written_local_fu_80_reg[54]_0 ;
  output \written_local_fu_80_reg[53]_0 ;
  output \written_local_fu_80_reg[52]_0 ;
  output \written_local_fu_80_reg[51]_0 ;
  output \written_local_fu_80_reg[50]_0 ;
  output \written_local_fu_80_reg[49]_0 ;
  output \written_local_fu_80_reg[48]_0 ;
  output \written_local_fu_80_reg[47]_0 ;
  output \written_local_fu_80_reg[46]_0 ;
  output \written_local_fu_80_reg[45]_0 ;
  output \written_local_fu_80_reg[44]_0 ;
  output \written_local_fu_80_reg[43]_0 ;
  output \written_local_fu_80_reg[42]_0 ;
  output \written_local_fu_80_reg[41]_0 ;
  output \written_local_fu_80_reg[40]_0 ;
  output \written_local_fu_80_reg[39]_0 ;
  output \written_local_fu_80_reg[38]_0 ;
  output \written_local_fu_80_reg[37]_0 ;
  output \written_local_fu_80_reg[36]_0 ;
  output \written_local_fu_80_reg[35]_0 ;
  output \written_local_fu_80_reg[34]_0 ;
  output \written_local_fu_80_reg[33]_0 ;
  output \written_local_fu_80_reg[32]_0 ;
  output \written_local_fu_80_reg[31]_0 ;
  output \written_local_fu_80_reg[30]_0 ;
  output \written_local_fu_80_reg[29]_0 ;
  output \written_local_fu_80_reg[28]_0 ;
  output \written_local_fu_80_reg[27]_0 ;
  output \written_local_fu_80_reg[26]_0 ;
  output \written_local_fu_80_reg[25]_0 ;
  output \written_local_fu_80_reg[24]_0 ;
  output \written_local_fu_80_reg[23]_0 ;
  output \written_local_fu_80_reg[22]_0 ;
  output \written_local_fu_80_reg[21]_0 ;
  output \written_local_fu_80_reg[20]_0 ;
  output \written_local_fu_80_reg[19]_0 ;
  output \written_local_fu_80_reg[18]_0 ;
  output \written_local_fu_80_reg[17]_0 ;
  output \written_local_fu_80_reg[16]_0 ;
  output \written_local_fu_80_reg[15]_0 ;
  output \written_local_fu_80_reg[14]_0 ;
  output \written_local_fu_80_reg[13]_0 ;
  output \written_local_fu_80_reg[12]_0 ;
  output \written_local_fu_80_reg[11]_0 ;
  output \written_local_fu_80_reg[10]_0 ;
  output \written_local_fu_80_reg[9]_0 ;
  output \written_local_fu_80_reg[8]_0 ;
  output \written_local_fu_80_reg[7]_0 ;
  output \written_local_fu_80_reg[6]_0 ;
  output \written_local_fu_80_reg[5]_0 ;
  output \written_local_fu_80_reg[4]_0 ;
  output \written_local_fu_80_reg[3]_0 ;
  output \written_local_fu_80_reg[2]_0 ;
  output \written_local_fu_80_reg[1]_0 ;
  output [1:0]grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg_reg_0;
  output \state_reg[0] ;
  output ap_ready_int;
  output \written_local_fu_80_reg[0]_0 ;
  output [4:0]in;
  output [0:0]\ap_CS_fsm_reg[0]_0 ;
  output push;
  output [0:0]E;
  output push_0;
  output [63:0]\local_data_data_fu_72_reg[63]_0 ;
  output [63:0]\local_data_data_2_reg_325_reg[63]_0 ;
  input [0:0]Q;
  input ap_clk;
  input icmp_ln31_1_fu_171_p2;
  input ap_rst_n_inv;
  input ap_enable_reg_pp0_iter1_reg_0;
  input grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg;
  input [63:0]written_reg;
  input \burst_ctr_fu_76_reg[0]_0 ;
  input [2:0]\ap_CS_fsm_reg[3] ;
  input ap_done_reg1;
  input fifo_count_full_n;
  input fifo_data_out_full_n;
  input [63:0]select_ln28_reg_247;
  input pop_dout;
  input pop;
  input sel;
  input [63:0]\local_data_data_2_reg_325_reg[63]_1 ;
  input [63:0]\icmp_ln28_reg_298_reg[0]_i_2_0 ;

  wire [63:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire \SRL_SIG_reg[31][0]_srl32_i_3_n_5 ;
  wire ap_CS_fsm_pp0_stage1;
  wire ap_CS_fsm_pp0_stage2;
  wire [0:0]\ap_CS_fsm_reg[0]_0 ;
  wire [2:0]\ap_CS_fsm_reg[3] ;
  wire \ap_CS_fsm_reg_n_5_[0] ;
  wire [1:0]ap_NS_fsm;
  wire ap_block_pp0_stage0_subdone;
  wire ap_block_pp0_stage0_subdone_grp0_done_reg_i_1_n_5;
  wire ap_block_pp0_stage0_subdone_grp0_done_reg_reg_n_5;
  wire ap_block_pp0_stage0_subdone_grp1_done_reg;
  wire ap_block_pp0_stage0_subdone_grp1_done_reg_i_2_n_5;
  wire ap_block_pp0_stage0_subdone_grp1_done_reg_i_3_n_5;
  wire ap_block_pp0_stage0_subdone_grp2_done_reg;
  wire ap_block_pp0_stage0_subdone_grp2_done_reg_i_1_n_5;
  wire ap_block_pp0_stage0_subdone_grp2_done_reg_i_2_n_5;
  wire ap_block_pp0_stage0_subdone_grp2_done_reg_reg_n_5;
  wire ap_clk;
  wire ap_done_reg1;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_ready_int;
  wire ap_rst_n_inv;
  wire \burst_ctr_2_reg_303_reg_n_5_[0] ;
  wire \burst_ctr_2_reg_303_reg_n_5_[10] ;
  wire \burst_ctr_2_reg_303_reg_n_5_[11] ;
  wire \burst_ctr_2_reg_303_reg_n_5_[12] ;
  wire \burst_ctr_2_reg_303_reg_n_5_[13] ;
  wire \burst_ctr_2_reg_303_reg_n_5_[14] ;
  wire \burst_ctr_2_reg_303_reg_n_5_[15] ;
  wire \burst_ctr_2_reg_303_reg_n_5_[16] ;
  wire \burst_ctr_2_reg_303_reg_n_5_[17] ;
  wire \burst_ctr_2_reg_303_reg_n_5_[18] ;
  wire \burst_ctr_2_reg_303_reg_n_5_[19] ;
  wire \burst_ctr_2_reg_303_reg_n_5_[1] ;
  wire \burst_ctr_2_reg_303_reg_n_5_[20] ;
  wire \burst_ctr_2_reg_303_reg_n_5_[21] ;
  wire \burst_ctr_2_reg_303_reg_n_5_[22] ;
  wire \burst_ctr_2_reg_303_reg_n_5_[23] ;
  wire \burst_ctr_2_reg_303_reg_n_5_[24] ;
  wire \burst_ctr_2_reg_303_reg_n_5_[25] ;
  wire \burst_ctr_2_reg_303_reg_n_5_[26] ;
  wire \burst_ctr_2_reg_303_reg_n_5_[27] ;
  wire \burst_ctr_2_reg_303_reg_n_5_[28] ;
  wire \burst_ctr_2_reg_303_reg_n_5_[29] ;
  wire \burst_ctr_2_reg_303_reg_n_5_[2] ;
  wire \burst_ctr_2_reg_303_reg_n_5_[30] ;
  wire \burst_ctr_2_reg_303_reg_n_5_[31] ;
  wire \burst_ctr_2_reg_303_reg_n_5_[32] ;
  wire \burst_ctr_2_reg_303_reg_n_5_[33] ;
  wire \burst_ctr_2_reg_303_reg_n_5_[34] ;
  wire \burst_ctr_2_reg_303_reg_n_5_[35] ;
  wire \burst_ctr_2_reg_303_reg_n_5_[36] ;
  wire \burst_ctr_2_reg_303_reg_n_5_[37] ;
  wire \burst_ctr_2_reg_303_reg_n_5_[38] ;
  wire \burst_ctr_2_reg_303_reg_n_5_[39] ;
  wire \burst_ctr_2_reg_303_reg_n_5_[3] ;
  wire \burst_ctr_2_reg_303_reg_n_5_[40] ;
  wire \burst_ctr_2_reg_303_reg_n_5_[41] ;
  wire \burst_ctr_2_reg_303_reg_n_5_[42] ;
  wire \burst_ctr_2_reg_303_reg_n_5_[43] ;
  wire \burst_ctr_2_reg_303_reg_n_5_[44] ;
  wire \burst_ctr_2_reg_303_reg_n_5_[45] ;
  wire \burst_ctr_2_reg_303_reg_n_5_[46] ;
  wire \burst_ctr_2_reg_303_reg_n_5_[47] ;
  wire \burst_ctr_2_reg_303_reg_n_5_[48] ;
  wire \burst_ctr_2_reg_303_reg_n_5_[49] ;
  wire \burst_ctr_2_reg_303_reg_n_5_[4] ;
  wire \burst_ctr_2_reg_303_reg_n_5_[50] ;
  wire \burst_ctr_2_reg_303_reg_n_5_[51] ;
  wire \burst_ctr_2_reg_303_reg_n_5_[52] ;
  wire \burst_ctr_2_reg_303_reg_n_5_[53] ;
  wire \burst_ctr_2_reg_303_reg_n_5_[54] ;
  wire \burst_ctr_2_reg_303_reg_n_5_[55] ;
  wire \burst_ctr_2_reg_303_reg_n_5_[56] ;
  wire \burst_ctr_2_reg_303_reg_n_5_[57] ;
  wire \burst_ctr_2_reg_303_reg_n_5_[58] ;
  wire \burst_ctr_2_reg_303_reg_n_5_[59] ;
  wire \burst_ctr_2_reg_303_reg_n_5_[5] ;
  wire \burst_ctr_2_reg_303_reg_n_5_[60] ;
  wire \burst_ctr_2_reg_303_reg_n_5_[61] ;
  wire \burst_ctr_2_reg_303_reg_n_5_[62] ;
  wire \burst_ctr_2_reg_303_reg_n_5_[63] ;
  wire \burst_ctr_2_reg_303_reg_n_5_[6] ;
  wire \burst_ctr_2_reg_303_reg_n_5_[7] ;
  wire \burst_ctr_2_reg_303_reg_n_5_[8] ;
  wire \burst_ctr_2_reg_303_reg_n_5_[9] ;
  wire burst_ctr_fu_761;
  wire burst_ctr_fu_7614_out;
  wire \burst_ctr_fu_76_reg[0]_0 ;
  wire \burst_ctr_fu_76_reg[10]_i_1_n_5 ;
  wire \burst_ctr_fu_76_reg[10]_i_1_n_7 ;
  wire \burst_ctr_fu_76_reg[10]_i_1_n_8 ;
  wire \burst_ctr_fu_76_reg[11]_i_1_n_5 ;
  wire \burst_ctr_fu_76_reg[11]_i_1_n_7 ;
  wire \burst_ctr_fu_76_reg[11]_i_1_n_8 ;
  wire \burst_ctr_fu_76_reg[12]_i_1_n_5 ;
  wire \burst_ctr_fu_76_reg[12]_i_1_n_7 ;
  wire \burst_ctr_fu_76_reg[12]_i_1_n_8 ;
  wire \burst_ctr_fu_76_reg[13]_i_1_n_5 ;
  wire \burst_ctr_fu_76_reg[13]_i_1_n_7 ;
  wire \burst_ctr_fu_76_reg[13]_i_1_n_8 ;
  wire \burst_ctr_fu_76_reg[14]_i_1_n_5 ;
  wire \burst_ctr_fu_76_reg[14]_i_1_n_7 ;
  wire \burst_ctr_fu_76_reg[14]_i_1_n_8 ;
  wire \burst_ctr_fu_76_reg[15]_i_1_n_5 ;
  wire \burst_ctr_fu_76_reg[15]_i_1_n_7 ;
  wire \burst_ctr_fu_76_reg[15]_i_1_n_8 ;
  wire \burst_ctr_fu_76_reg[16]_i_1_n_5 ;
  wire \burst_ctr_fu_76_reg[16]_i_1_n_7 ;
  wire \burst_ctr_fu_76_reg[16]_i_1_n_8 ;
  wire \burst_ctr_fu_76_reg[17]_i_1_n_5 ;
  wire \burst_ctr_fu_76_reg[17]_i_1_n_7 ;
  wire \burst_ctr_fu_76_reg[17]_i_1_n_8 ;
  wire \burst_ctr_fu_76_reg[17]_i_2_n_5 ;
  wire \burst_ctr_fu_76_reg[17]_i_2_n_6 ;
  wire \burst_ctr_fu_76_reg[17]_i_2_n_7 ;
  wire \burst_ctr_fu_76_reg[17]_i_2_n_8 ;
  wire \burst_ctr_fu_76_reg[18]_i_1_n_5 ;
  wire \burst_ctr_fu_76_reg[18]_i_1_n_7 ;
  wire \burst_ctr_fu_76_reg[18]_i_1_n_8 ;
  wire \burst_ctr_fu_76_reg[19]_i_1_n_5 ;
  wire \burst_ctr_fu_76_reg[19]_i_1_n_7 ;
  wire \burst_ctr_fu_76_reg[19]_i_1_n_8 ;
  wire \burst_ctr_fu_76_reg[1]_i_1_n_5 ;
  wire \burst_ctr_fu_76_reg[1]_i_1_n_7 ;
  wire \burst_ctr_fu_76_reg[1]_i_1_n_8 ;
  wire \burst_ctr_fu_76_reg[20]_i_1_n_5 ;
  wire \burst_ctr_fu_76_reg[20]_i_1_n_7 ;
  wire \burst_ctr_fu_76_reg[20]_i_1_n_8 ;
  wire \burst_ctr_fu_76_reg[21]_i_1_n_5 ;
  wire \burst_ctr_fu_76_reg[21]_i_1_n_7 ;
  wire \burst_ctr_fu_76_reg[21]_i_1_n_8 ;
  wire \burst_ctr_fu_76_reg[22]_i_1_n_5 ;
  wire \burst_ctr_fu_76_reg[22]_i_1_n_7 ;
  wire \burst_ctr_fu_76_reg[22]_i_1_n_8 ;
  wire \burst_ctr_fu_76_reg[23]_i_1_n_5 ;
  wire \burst_ctr_fu_76_reg[23]_i_1_n_7 ;
  wire \burst_ctr_fu_76_reg[23]_i_1_n_8 ;
  wire \burst_ctr_fu_76_reg[24]_i_1_n_5 ;
  wire \burst_ctr_fu_76_reg[24]_i_1_n_7 ;
  wire \burst_ctr_fu_76_reg[24]_i_1_n_8 ;
  wire \burst_ctr_fu_76_reg[25]_i_1_n_5 ;
  wire \burst_ctr_fu_76_reg[25]_i_1_n_7 ;
  wire \burst_ctr_fu_76_reg[25]_i_1_n_8 ;
  wire \burst_ctr_fu_76_reg[25]_i_2_n_5 ;
  wire \burst_ctr_fu_76_reg[25]_i_2_n_6 ;
  wire \burst_ctr_fu_76_reg[25]_i_2_n_7 ;
  wire \burst_ctr_fu_76_reg[25]_i_2_n_8 ;
  wire \burst_ctr_fu_76_reg[26]_i_1_n_5 ;
  wire \burst_ctr_fu_76_reg[26]_i_1_n_7 ;
  wire \burst_ctr_fu_76_reg[26]_i_1_n_8 ;
  wire \burst_ctr_fu_76_reg[27]_i_1_n_5 ;
  wire \burst_ctr_fu_76_reg[27]_i_1_n_7 ;
  wire \burst_ctr_fu_76_reg[27]_i_1_n_8 ;
  wire \burst_ctr_fu_76_reg[28]_i_1_n_5 ;
  wire \burst_ctr_fu_76_reg[28]_i_1_n_7 ;
  wire \burst_ctr_fu_76_reg[28]_i_1_n_8 ;
  wire \burst_ctr_fu_76_reg[29]_i_1_n_5 ;
  wire \burst_ctr_fu_76_reg[29]_i_1_n_7 ;
  wire \burst_ctr_fu_76_reg[29]_i_1_n_8 ;
  wire \burst_ctr_fu_76_reg[2]_i_1_n_5 ;
  wire \burst_ctr_fu_76_reg[2]_i_1_n_7 ;
  wire \burst_ctr_fu_76_reg[2]_i_1_n_8 ;
  wire \burst_ctr_fu_76_reg[30]_i_1_n_5 ;
  wire \burst_ctr_fu_76_reg[30]_i_1_n_7 ;
  wire \burst_ctr_fu_76_reg[30]_i_1_n_8 ;
  wire \burst_ctr_fu_76_reg[31]_i_1_n_5 ;
  wire \burst_ctr_fu_76_reg[31]_i_1_n_7 ;
  wire \burst_ctr_fu_76_reg[31]_i_1_n_8 ;
  wire \burst_ctr_fu_76_reg[32]_i_1_n_5 ;
  wire \burst_ctr_fu_76_reg[32]_i_1_n_7 ;
  wire \burst_ctr_fu_76_reg[32]_i_1_n_8 ;
  wire \burst_ctr_fu_76_reg[33]_i_1_n_5 ;
  wire \burst_ctr_fu_76_reg[33]_i_1_n_7 ;
  wire \burst_ctr_fu_76_reg[33]_i_1_n_8 ;
  wire \burst_ctr_fu_76_reg[33]_i_2_n_5 ;
  wire \burst_ctr_fu_76_reg[33]_i_2_n_6 ;
  wire \burst_ctr_fu_76_reg[33]_i_2_n_7 ;
  wire \burst_ctr_fu_76_reg[33]_i_2_n_8 ;
  wire \burst_ctr_fu_76_reg[34]_i_1_n_5 ;
  wire \burst_ctr_fu_76_reg[34]_i_1_n_7 ;
  wire \burst_ctr_fu_76_reg[34]_i_1_n_8 ;
  wire \burst_ctr_fu_76_reg[35]_i_1_n_5 ;
  wire \burst_ctr_fu_76_reg[35]_i_1_n_7 ;
  wire \burst_ctr_fu_76_reg[35]_i_1_n_8 ;
  wire \burst_ctr_fu_76_reg[36]_i_1_n_5 ;
  wire \burst_ctr_fu_76_reg[36]_i_1_n_7 ;
  wire \burst_ctr_fu_76_reg[36]_i_1_n_8 ;
  wire \burst_ctr_fu_76_reg[37]_i_1_n_5 ;
  wire \burst_ctr_fu_76_reg[37]_i_1_n_7 ;
  wire \burst_ctr_fu_76_reg[37]_i_1_n_8 ;
  wire \burst_ctr_fu_76_reg[38]_i_1_n_5 ;
  wire \burst_ctr_fu_76_reg[38]_i_1_n_7 ;
  wire \burst_ctr_fu_76_reg[38]_i_1_n_8 ;
  wire \burst_ctr_fu_76_reg[39]_i_1_n_5 ;
  wire \burst_ctr_fu_76_reg[39]_i_1_n_7 ;
  wire \burst_ctr_fu_76_reg[39]_i_1_n_8 ;
  wire \burst_ctr_fu_76_reg[3]_i_1_n_5 ;
  wire \burst_ctr_fu_76_reg[3]_i_1_n_7 ;
  wire \burst_ctr_fu_76_reg[3]_i_1_n_8 ;
  wire \burst_ctr_fu_76_reg[40]_i_1_n_5 ;
  wire \burst_ctr_fu_76_reg[40]_i_1_n_7 ;
  wire \burst_ctr_fu_76_reg[40]_i_1_n_8 ;
  wire \burst_ctr_fu_76_reg[41]_i_1_n_5 ;
  wire \burst_ctr_fu_76_reg[41]_i_1_n_7 ;
  wire \burst_ctr_fu_76_reg[41]_i_1_n_8 ;
  wire \burst_ctr_fu_76_reg[41]_i_2_n_5 ;
  wire \burst_ctr_fu_76_reg[41]_i_2_n_6 ;
  wire \burst_ctr_fu_76_reg[41]_i_2_n_7 ;
  wire \burst_ctr_fu_76_reg[41]_i_2_n_8 ;
  wire \burst_ctr_fu_76_reg[42]_i_1_n_5 ;
  wire \burst_ctr_fu_76_reg[42]_i_1_n_7 ;
  wire \burst_ctr_fu_76_reg[42]_i_1_n_8 ;
  wire \burst_ctr_fu_76_reg[43]_i_1_n_5 ;
  wire \burst_ctr_fu_76_reg[43]_i_1_n_7 ;
  wire \burst_ctr_fu_76_reg[43]_i_1_n_8 ;
  wire \burst_ctr_fu_76_reg[44]_i_1_n_5 ;
  wire \burst_ctr_fu_76_reg[44]_i_1_n_7 ;
  wire \burst_ctr_fu_76_reg[44]_i_1_n_8 ;
  wire \burst_ctr_fu_76_reg[45]_i_1_n_5 ;
  wire \burst_ctr_fu_76_reg[45]_i_1_n_7 ;
  wire \burst_ctr_fu_76_reg[45]_i_1_n_8 ;
  wire \burst_ctr_fu_76_reg[46]_i_1_n_5 ;
  wire \burst_ctr_fu_76_reg[46]_i_1_n_7 ;
  wire \burst_ctr_fu_76_reg[46]_i_1_n_8 ;
  wire \burst_ctr_fu_76_reg[47]_i_1_n_5 ;
  wire \burst_ctr_fu_76_reg[47]_i_1_n_7 ;
  wire \burst_ctr_fu_76_reg[47]_i_1_n_8 ;
  wire \burst_ctr_fu_76_reg[48]_i_1_n_5 ;
  wire \burst_ctr_fu_76_reg[48]_i_1_n_7 ;
  wire \burst_ctr_fu_76_reg[48]_i_1_n_8 ;
  wire \burst_ctr_fu_76_reg[49]_i_1_n_5 ;
  wire \burst_ctr_fu_76_reg[49]_i_1_n_7 ;
  wire \burst_ctr_fu_76_reg[49]_i_1_n_8 ;
  wire \burst_ctr_fu_76_reg[49]_i_2_n_5 ;
  wire \burst_ctr_fu_76_reg[49]_i_2_n_6 ;
  wire \burst_ctr_fu_76_reg[49]_i_2_n_7 ;
  wire \burst_ctr_fu_76_reg[49]_i_2_n_8 ;
  wire \burst_ctr_fu_76_reg[4]_i_1_n_5 ;
  wire \burst_ctr_fu_76_reg[4]_i_1_n_7 ;
  wire \burst_ctr_fu_76_reg[4]_i_1_n_8 ;
  wire \burst_ctr_fu_76_reg[50]_i_1_n_5 ;
  wire \burst_ctr_fu_76_reg[50]_i_1_n_7 ;
  wire \burst_ctr_fu_76_reg[50]_i_1_n_8 ;
  wire \burst_ctr_fu_76_reg[51]_i_1_n_5 ;
  wire \burst_ctr_fu_76_reg[51]_i_1_n_7 ;
  wire \burst_ctr_fu_76_reg[51]_i_1_n_8 ;
  wire \burst_ctr_fu_76_reg[52]_i_1_n_5 ;
  wire \burst_ctr_fu_76_reg[52]_i_1_n_7 ;
  wire \burst_ctr_fu_76_reg[52]_i_1_n_8 ;
  wire \burst_ctr_fu_76_reg[53]_i_1_n_5 ;
  wire \burst_ctr_fu_76_reg[53]_i_1_n_7 ;
  wire \burst_ctr_fu_76_reg[53]_i_1_n_8 ;
  wire \burst_ctr_fu_76_reg[54]_i_1_n_5 ;
  wire \burst_ctr_fu_76_reg[54]_i_1_n_7 ;
  wire \burst_ctr_fu_76_reg[54]_i_1_n_8 ;
  wire \burst_ctr_fu_76_reg[55]_i_1_n_5 ;
  wire \burst_ctr_fu_76_reg[55]_i_1_n_7 ;
  wire \burst_ctr_fu_76_reg[55]_i_1_n_8 ;
  wire \burst_ctr_fu_76_reg[56]_i_1_n_5 ;
  wire \burst_ctr_fu_76_reg[56]_i_1_n_7 ;
  wire \burst_ctr_fu_76_reg[56]_i_1_n_8 ;
  wire \burst_ctr_fu_76_reg[57]_i_1_n_5 ;
  wire \burst_ctr_fu_76_reg[57]_i_1_n_7 ;
  wire \burst_ctr_fu_76_reg[57]_i_1_n_8 ;
  wire \burst_ctr_fu_76_reg[57]_i_2_n_5 ;
  wire \burst_ctr_fu_76_reg[57]_i_2_n_6 ;
  wire \burst_ctr_fu_76_reg[57]_i_2_n_7 ;
  wire \burst_ctr_fu_76_reg[57]_i_2_n_8 ;
  wire \burst_ctr_fu_76_reg[58]_i_1_n_5 ;
  wire \burst_ctr_fu_76_reg[58]_i_1_n_7 ;
  wire \burst_ctr_fu_76_reg[58]_i_1_n_8 ;
  wire \burst_ctr_fu_76_reg[59]_i_1_n_5 ;
  wire \burst_ctr_fu_76_reg[59]_i_1_n_7 ;
  wire \burst_ctr_fu_76_reg[59]_i_1_n_8 ;
  wire \burst_ctr_fu_76_reg[5]_i_1_n_5 ;
  wire \burst_ctr_fu_76_reg[5]_i_1_n_7 ;
  wire \burst_ctr_fu_76_reg[5]_i_1_n_8 ;
  wire \burst_ctr_fu_76_reg[60]_i_1_n_5 ;
  wire \burst_ctr_fu_76_reg[60]_i_1_n_7 ;
  wire \burst_ctr_fu_76_reg[60]_i_1_n_8 ;
  wire \burst_ctr_fu_76_reg[61]_i_1_n_5 ;
  wire \burst_ctr_fu_76_reg[61]_i_1_n_7 ;
  wire \burst_ctr_fu_76_reg[61]_i_1_n_8 ;
  wire \burst_ctr_fu_76_reg[62]_i_1_n_5 ;
  wire \burst_ctr_fu_76_reg[62]_i_1_n_7 ;
  wire \burst_ctr_fu_76_reg[62]_i_1_n_8 ;
  wire \burst_ctr_fu_76_reg[63]_i_10_n_5 ;
  wire \burst_ctr_fu_76_reg[63]_i_10_n_6 ;
  wire \burst_ctr_fu_76_reg[63]_i_10_n_7 ;
  wire \burst_ctr_fu_76_reg[63]_i_10_n_8 ;
  wire \burst_ctr_fu_76_reg[63]_i_11_n_5 ;
  wire \burst_ctr_fu_76_reg[63]_i_11_n_6 ;
  wire \burst_ctr_fu_76_reg[63]_i_11_n_7 ;
  wire \burst_ctr_fu_76_reg[63]_i_11_n_8 ;
  wire \burst_ctr_fu_76_reg[63]_i_12_n_5 ;
  wire \burst_ctr_fu_76_reg[63]_i_12_n_6 ;
  wire \burst_ctr_fu_76_reg[63]_i_12_n_7 ;
  wire \burst_ctr_fu_76_reg[63]_i_12_n_8 ;
  wire \burst_ctr_fu_76_reg[63]_i_13_n_5 ;
  wire \burst_ctr_fu_76_reg[63]_i_13_n_6 ;
  wire \burst_ctr_fu_76_reg[63]_i_13_n_7 ;
  wire \burst_ctr_fu_76_reg[63]_i_13_n_8 ;
  wire \burst_ctr_fu_76_reg[63]_i_14_n_5 ;
  wire \burst_ctr_fu_76_reg[63]_i_14_n_6 ;
  wire \burst_ctr_fu_76_reg[63]_i_14_n_7 ;
  wire \burst_ctr_fu_76_reg[63]_i_14_n_8 ;
  wire \burst_ctr_fu_76_reg[63]_i_15_n_5 ;
  wire \burst_ctr_fu_76_reg[63]_i_15_n_6 ;
  wire \burst_ctr_fu_76_reg[63]_i_15_n_7 ;
  wire \burst_ctr_fu_76_reg[63]_i_15_n_8 ;
  wire \burst_ctr_fu_76_reg[63]_i_16_n_5 ;
  wire \burst_ctr_fu_76_reg[63]_i_16_n_6 ;
  wire \burst_ctr_fu_76_reg[63]_i_16_n_7 ;
  wire \burst_ctr_fu_76_reg[63]_i_16_n_8 ;
  wire \burst_ctr_fu_76_reg[63]_i_17_n_5 ;
  wire \burst_ctr_fu_76_reg[63]_i_17_n_6 ;
  wire \burst_ctr_fu_76_reg[63]_i_17_n_7 ;
  wire \burst_ctr_fu_76_reg[63]_i_17_n_8 ;
  wire \burst_ctr_fu_76_reg[63]_i_18_n_5 ;
  wire \burst_ctr_fu_76_reg[63]_i_18_n_6 ;
  wire \burst_ctr_fu_76_reg[63]_i_18_n_7 ;
  wire \burst_ctr_fu_76_reg[63]_i_18_n_8 ;
  wire \burst_ctr_fu_76_reg[63]_i_19_n_5 ;
  wire \burst_ctr_fu_76_reg[63]_i_19_n_6 ;
  wire \burst_ctr_fu_76_reg[63]_i_19_n_7 ;
  wire \burst_ctr_fu_76_reg[63]_i_19_n_8 ;
  wire \burst_ctr_fu_76_reg[63]_i_20_n_5 ;
  wire \burst_ctr_fu_76_reg[63]_i_20_n_6 ;
  wire \burst_ctr_fu_76_reg[63]_i_20_n_7 ;
  wire \burst_ctr_fu_76_reg[63]_i_20_n_8 ;
  wire \burst_ctr_fu_76_reg[63]_i_21_n_5 ;
  wire \burst_ctr_fu_76_reg[63]_i_21_n_6 ;
  wire \burst_ctr_fu_76_reg[63]_i_21_n_7 ;
  wire \burst_ctr_fu_76_reg[63]_i_21_n_8 ;
  wire \burst_ctr_fu_76_reg[63]_i_22_n_5 ;
  wire \burst_ctr_fu_76_reg[63]_i_22_n_6 ;
  wire \burst_ctr_fu_76_reg[63]_i_22_n_7 ;
  wire \burst_ctr_fu_76_reg[63]_i_22_n_8 ;
  wire \burst_ctr_fu_76_reg[63]_i_23_n_5 ;
  wire \burst_ctr_fu_76_reg[63]_i_23_n_6 ;
  wire \burst_ctr_fu_76_reg[63]_i_23_n_7 ;
  wire \burst_ctr_fu_76_reg[63]_i_23_n_8 ;
  wire \burst_ctr_fu_76_reg[63]_i_24_n_5 ;
  wire \burst_ctr_fu_76_reg[63]_i_24_n_6 ;
  wire \burst_ctr_fu_76_reg[63]_i_24_n_7 ;
  wire \burst_ctr_fu_76_reg[63]_i_24_n_8 ;
  wire \burst_ctr_fu_76_reg[63]_i_25_n_5 ;
  wire \burst_ctr_fu_76_reg[63]_i_25_n_6 ;
  wire \burst_ctr_fu_76_reg[63]_i_25_n_7 ;
  wire \burst_ctr_fu_76_reg[63]_i_25_n_8 ;
  wire \burst_ctr_fu_76_reg[63]_i_26_n_5 ;
  wire \burst_ctr_fu_76_reg[63]_i_26_n_6 ;
  wire \burst_ctr_fu_76_reg[63]_i_26_n_7 ;
  wire \burst_ctr_fu_76_reg[63]_i_26_n_8 ;
  wire \burst_ctr_fu_76_reg[63]_i_27_n_5 ;
  wire \burst_ctr_fu_76_reg[63]_i_27_n_6 ;
  wire \burst_ctr_fu_76_reg[63]_i_27_n_7 ;
  wire \burst_ctr_fu_76_reg[63]_i_27_n_8 ;
  wire \burst_ctr_fu_76_reg[63]_i_28_n_5 ;
  wire \burst_ctr_fu_76_reg[63]_i_28_n_6 ;
  wire \burst_ctr_fu_76_reg[63]_i_28_n_7 ;
  wire \burst_ctr_fu_76_reg[63]_i_28_n_8 ;
  wire \burst_ctr_fu_76_reg[63]_i_29_n_5 ;
  wire \burst_ctr_fu_76_reg[63]_i_29_n_6 ;
  wire \burst_ctr_fu_76_reg[63]_i_29_n_7 ;
  wire \burst_ctr_fu_76_reg[63]_i_29_n_8 ;
  wire \burst_ctr_fu_76_reg[63]_i_2_n_5 ;
  wire \burst_ctr_fu_76_reg[63]_i_2_n_7 ;
  wire \burst_ctr_fu_76_reg[63]_i_2_n_8 ;
  wire \burst_ctr_fu_76_reg[63]_i_30_n_5 ;
  wire \burst_ctr_fu_76_reg[63]_i_30_n_6 ;
  wire \burst_ctr_fu_76_reg[63]_i_30_n_7 ;
  wire \burst_ctr_fu_76_reg[63]_i_30_n_8 ;
  wire \burst_ctr_fu_76_reg[63]_i_31_n_5 ;
  wire \burst_ctr_fu_76_reg[63]_i_31_n_6 ;
  wire \burst_ctr_fu_76_reg[63]_i_31_n_7 ;
  wire \burst_ctr_fu_76_reg[63]_i_31_n_8 ;
  wire \burst_ctr_fu_76_reg[63]_i_32_n_5 ;
  wire \burst_ctr_fu_76_reg[63]_i_32_n_6 ;
  wire \burst_ctr_fu_76_reg[63]_i_32_n_7 ;
  wire \burst_ctr_fu_76_reg[63]_i_32_n_8 ;
  wire \burst_ctr_fu_76_reg[63]_i_33_n_5 ;
  wire \burst_ctr_fu_76_reg[63]_i_33_n_6 ;
  wire \burst_ctr_fu_76_reg[63]_i_33_n_7 ;
  wire \burst_ctr_fu_76_reg[63]_i_33_n_8 ;
  wire \burst_ctr_fu_76_reg[63]_i_34_n_5 ;
  wire \burst_ctr_fu_76_reg[63]_i_34_n_6 ;
  wire \burst_ctr_fu_76_reg[63]_i_34_n_7 ;
  wire \burst_ctr_fu_76_reg[63]_i_34_n_8 ;
  wire \burst_ctr_fu_76_reg[63]_i_35_n_5 ;
  wire \burst_ctr_fu_76_reg[63]_i_35_n_6 ;
  wire \burst_ctr_fu_76_reg[63]_i_35_n_7 ;
  wire \burst_ctr_fu_76_reg[63]_i_35_n_8 ;
  wire \burst_ctr_fu_76_reg[63]_i_36_n_5 ;
  wire \burst_ctr_fu_76_reg[63]_i_36_n_6 ;
  wire \burst_ctr_fu_76_reg[63]_i_36_n_7 ;
  wire \burst_ctr_fu_76_reg[63]_i_36_n_8 ;
  wire \burst_ctr_fu_76_reg[63]_i_37_n_5 ;
  wire \burst_ctr_fu_76_reg[63]_i_37_n_6 ;
  wire \burst_ctr_fu_76_reg[63]_i_37_n_7 ;
  wire \burst_ctr_fu_76_reg[63]_i_37_n_8 ;
  wire \burst_ctr_fu_76_reg[63]_i_38_n_5 ;
  wire \burst_ctr_fu_76_reg[63]_i_38_n_6 ;
  wire \burst_ctr_fu_76_reg[63]_i_38_n_7 ;
  wire \burst_ctr_fu_76_reg[63]_i_38_n_8 ;
  wire \burst_ctr_fu_76_reg[63]_i_39_n_5 ;
  wire \burst_ctr_fu_76_reg[63]_i_39_n_6 ;
  wire \burst_ctr_fu_76_reg[63]_i_39_n_7 ;
  wire \burst_ctr_fu_76_reg[63]_i_39_n_8 ;
  wire \burst_ctr_fu_76_reg[63]_i_3_n_5 ;
  wire \burst_ctr_fu_76_reg[63]_i_3_n_6 ;
  wire \burst_ctr_fu_76_reg[63]_i_3_n_7 ;
  wire \burst_ctr_fu_76_reg[63]_i_40_n_5 ;
  wire \burst_ctr_fu_76_reg[63]_i_40_n_6 ;
  wire \burst_ctr_fu_76_reg[63]_i_40_n_7 ;
  wire \burst_ctr_fu_76_reg[63]_i_40_n_8 ;
  wire \burst_ctr_fu_76_reg[63]_i_4_n_5 ;
  wire \burst_ctr_fu_76_reg[63]_i_4_n_6 ;
  wire \burst_ctr_fu_76_reg[63]_i_4_n_7 ;
  wire \burst_ctr_fu_76_reg[63]_i_4_n_8 ;
  wire \burst_ctr_fu_76_reg[63]_i_5_n_5 ;
  wire \burst_ctr_fu_76_reg[63]_i_5_n_6 ;
  wire \burst_ctr_fu_76_reg[63]_i_5_n_7 ;
  wire \burst_ctr_fu_76_reg[63]_i_5_n_8 ;
  wire \burst_ctr_fu_76_reg[63]_i_6_n_5 ;
  wire \burst_ctr_fu_76_reg[63]_i_6_n_6 ;
  wire \burst_ctr_fu_76_reg[63]_i_6_n_7 ;
  wire \burst_ctr_fu_76_reg[63]_i_6_n_8 ;
  wire \burst_ctr_fu_76_reg[63]_i_7_n_5 ;
  wire \burst_ctr_fu_76_reg[63]_i_7_n_6 ;
  wire \burst_ctr_fu_76_reg[63]_i_7_n_7 ;
  wire \burst_ctr_fu_76_reg[63]_i_7_n_8 ;
  wire \burst_ctr_fu_76_reg[63]_i_8_n_5 ;
  wire \burst_ctr_fu_76_reg[63]_i_8_n_6 ;
  wire \burst_ctr_fu_76_reg[63]_i_8_n_7 ;
  wire \burst_ctr_fu_76_reg[63]_i_8_n_8 ;
  wire \burst_ctr_fu_76_reg[63]_i_9_n_5 ;
  wire \burst_ctr_fu_76_reg[63]_i_9_n_6 ;
  wire \burst_ctr_fu_76_reg[63]_i_9_n_7 ;
  wire \burst_ctr_fu_76_reg[63]_i_9_n_8 ;
  wire \burst_ctr_fu_76_reg[6]_i_1_n_5 ;
  wire \burst_ctr_fu_76_reg[6]_i_1_n_7 ;
  wire \burst_ctr_fu_76_reg[6]_i_1_n_8 ;
  wire \burst_ctr_fu_76_reg[7]_i_1_n_5 ;
  wire \burst_ctr_fu_76_reg[7]_i_1_n_7 ;
  wire \burst_ctr_fu_76_reg[7]_i_1_n_8 ;
  wire \burst_ctr_fu_76_reg[8]_i_1_n_5 ;
  wire \burst_ctr_fu_76_reg[8]_i_1_n_7 ;
  wire \burst_ctr_fu_76_reg[8]_i_1_n_8 ;
  wire \burst_ctr_fu_76_reg[9]_i_1_n_5 ;
  wire \burst_ctr_fu_76_reg[9]_i_1_n_7 ;
  wire \burst_ctr_fu_76_reg[9]_i_1_n_8 ;
  wire \burst_ctr_fu_76_reg[9]_i_2_n_5 ;
  wire \burst_ctr_fu_76_reg[9]_i_2_n_6 ;
  wire \burst_ctr_fu_76_reg[9]_i_2_n_7 ;
  wire \burst_ctr_fu_76_reg[9]_i_2_n_8 ;
  wire \burst_ctr_fu_76_reg_n_5_[0] ;
  wire \burst_ctr_fu_76_reg_n_5_[10] ;
  wire \burst_ctr_fu_76_reg_n_5_[11] ;
  wire \burst_ctr_fu_76_reg_n_5_[12] ;
  wire \burst_ctr_fu_76_reg_n_5_[13] ;
  wire \burst_ctr_fu_76_reg_n_5_[14] ;
  wire \burst_ctr_fu_76_reg_n_5_[15] ;
  wire \burst_ctr_fu_76_reg_n_5_[16] ;
  wire \burst_ctr_fu_76_reg_n_5_[17] ;
  wire \burst_ctr_fu_76_reg_n_5_[18] ;
  wire \burst_ctr_fu_76_reg_n_5_[19] ;
  wire \burst_ctr_fu_76_reg_n_5_[1] ;
  wire \burst_ctr_fu_76_reg_n_5_[20] ;
  wire \burst_ctr_fu_76_reg_n_5_[21] ;
  wire \burst_ctr_fu_76_reg_n_5_[22] ;
  wire \burst_ctr_fu_76_reg_n_5_[23] ;
  wire \burst_ctr_fu_76_reg_n_5_[24] ;
  wire \burst_ctr_fu_76_reg_n_5_[25] ;
  wire \burst_ctr_fu_76_reg_n_5_[26] ;
  wire \burst_ctr_fu_76_reg_n_5_[27] ;
  wire \burst_ctr_fu_76_reg_n_5_[28] ;
  wire \burst_ctr_fu_76_reg_n_5_[29] ;
  wire \burst_ctr_fu_76_reg_n_5_[2] ;
  wire \burst_ctr_fu_76_reg_n_5_[30] ;
  wire \burst_ctr_fu_76_reg_n_5_[31] ;
  wire \burst_ctr_fu_76_reg_n_5_[32] ;
  wire \burst_ctr_fu_76_reg_n_5_[33] ;
  wire \burst_ctr_fu_76_reg_n_5_[34] ;
  wire \burst_ctr_fu_76_reg_n_5_[35] ;
  wire \burst_ctr_fu_76_reg_n_5_[36] ;
  wire \burst_ctr_fu_76_reg_n_5_[37] ;
  wire \burst_ctr_fu_76_reg_n_5_[38] ;
  wire \burst_ctr_fu_76_reg_n_5_[39] ;
  wire \burst_ctr_fu_76_reg_n_5_[3] ;
  wire \burst_ctr_fu_76_reg_n_5_[40] ;
  wire \burst_ctr_fu_76_reg_n_5_[41] ;
  wire \burst_ctr_fu_76_reg_n_5_[42] ;
  wire \burst_ctr_fu_76_reg_n_5_[43] ;
  wire \burst_ctr_fu_76_reg_n_5_[44] ;
  wire \burst_ctr_fu_76_reg_n_5_[45] ;
  wire \burst_ctr_fu_76_reg_n_5_[46] ;
  wire \burst_ctr_fu_76_reg_n_5_[47] ;
  wire \burst_ctr_fu_76_reg_n_5_[48] ;
  wire \burst_ctr_fu_76_reg_n_5_[49] ;
  wire \burst_ctr_fu_76_reg_n_5_[4] ;
  wire \burst_ctr_fu_76_reg_n_5_[50] ;
  wire \burst_ctr_fu_76_reg_n_5_[51] ;
  wire \burst_ctr_fu_76_reg_n_5_[52] ;
  wire \burst_ctr_fu_76_reg_n_5_[53] ;
  wire \burst_ctr_fu_76_reg_n_5_[54] ;
  wire \burst_ctr_fu_76_reg_n_5_[55] ;
  wire \burst_ctr_fu_76_reg_n_5_[56] ;
  wire \burst_ctr_fu_76_reg_n_5_[57] ;
  wire \burst_ctr_fu_76_reg_n_5_[58] ;
  wire \burst_ctr_fu_76_reg_n_5_[59] ;
  wire \burst_ctr_fu_76_reg_n_5_[5] ;
  wire \burst_ctr_fu_76_reg_n_5_[60] ;
  wire \burst_ctr_fu_76_reg_n_5_[61] ;
  wire \burst_ctr_fu_76_reg_n_5_[62] ;
  wire \burst_ctr_fu_76_reg_n_5_[63] ;
  wire \burst_ctr_fu_76_reg_n_5_[6] ;
  wire \burst_ctr_fu_76_reg_n_5_[7] ;
  wire \burst_ctr_fu_76_reg_n_5_[8] ;
  wire \burst_ctr_fu_76_reg_n_5_[9] ;
  wire [4:0]empty_reg_308;
  wire empty_reg_3080;
  wire fifo_count_full_n;
  wire fifo_data_out_full_n;
  wire flow_control_loop_pipe_sequential_init_U_n_5;
  wire grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg;
  wire grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg_reg;
  wire [1:0]grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg_reg_0;
  wire icmp_ln28_fu_143_p2;
  wire icmp_ln28_reg_298;
  wire \icmp_ln28_reg_298[0]_i_1_n_5 ;
  wire \icmp_ln28_reg_298_reg[0]_i_10_n_5 ;
  wire \icmp_ln28_reg_298_reg[0]_i_10_n_6 ;
  wire \icmp_ln28_reg_298_reg[0]_i_10_n_7 ;
  wire \icmp_ln28_reg_298_reg[0]_i_10_n_8 ;
  wire \icmp_ln28_reg_298_reg[0]_i_11_n_5 ;
  wire \icmp_ln28_reg_298_reg[0]_i_11_n_6 ;
  wire \icmp_ln28_reg_298_reg[0]_i_11_n_7 ;
  wire \icmp_ln28_reg_298_reg[0]_i_11_n_8 ;
  wire \icmp_ln28_reg_298_reg[0]_i_12_n_5 ;
  wire \icmp_ln28_reg_298_reg[0]_i_12_n_6 ;
  wire \icmp_ln28_reg_298_reg[0]_i_12_n_7 ;
  wire \icmp_ln28_reg_298_reg[0]_i_12_n_8 ;
  wire \icmp_ln28_reg_298_reg[0]_i_13_n_5 ;
  wire \icmp_ln28_reg_298_reg[0]_i_13_n_6 ;
  wire \icmp_ln28_reg_298_reg[0]_i_13_n_7 ;
  wire \icmp_ln28_reg_298_reg[0]_i_13_n_8 ;
  wire \icmp_ln28_reg_298_reg[0]_i_14_n_5 ;
  wire \icmp_ln28_reg_298_reg[0]_i_14_n_6 ;
  wire \icmp_ln28_reg_298_reg[0]_i_14_n_7 ;
  wire \icmp_ln28_reg_298_reg[0]_i_14_n_8 ;
  wire \icmp_ln28_reg_298_reg[0]_i_15_n_5 ;
  wire \icmp_ln28_reg_298_reg[0]_i_15_n_6 ;
  wire \icmp_ln28_reg_298_reg[0]_i_15_n_7 ;
  wire \icmp_ln28_reg_298_reg[0]_i_15_n_8 ;
  wire \icmp_ln28_reg_298_reg[0]_i_16_n_5 ;
  wire \icmp_ln28_reg_298_reg[0]_i_16_n_6 ;
  wire \icmp_ln28_reg_298_reg[0]_i_16_n_7 ;
  wire \icmp_ln28_reg_298_reg[0]_i_16_n_8 ;
  wire \icmp_ln28_reg_298_reg[0]_i_17_n_5 ;
  wire \icmp_ln28_reg_298_reg[0]_i_17_n_6 ;
  wire \icmp_ln28_reg_298_reg[0]_i_17_n_7 ;
  wire \icmp_ln28_reg_298_reg[0]_i_17_n_8 ;
  wire \icmp_ln28_reg_298_reg[0]_i_18_n_5 ;
  wire \icmp_ln28_reg_298_reg[0]_i_18_n_6 ;
  wire \icmp_ln28_reg_298_reg[0]_i_18_n_7 ;
  wire \icmp_ln28_reg_298_reg[0]_i_18_n_8 ;
  wire \icmp_ln28_reg_298_reg[0]_i_19_n_5 ;
  wire \icmp_ln28_reg_298_reg[0]_i_19_n_6 ;
  wire \icmp_ln28_reg_298_reg[0]_i_19_n_7 ;
  wire \icmp_ln28_reg_298_reg[0]_i_19_n_8 ;
  wire \icmp_ln28_reg_298_reg[0]_i_20_n_5 ;
  wire \icmp_ln28_reg_298_reg[0]_i_20_n_6 ;
  wire \icmp_ln28_reg_298_reg[0]_i_20_n_7 ;
  wire \icmp_ln28_reg_298_reg[0]_i_20_n_8 ;
  wire \icmp_ln28_reg_298_reg[0]_i_21_n_5 ;
  wire \icmp_ln28_reg_298_reg[0]_i_21_n_6 ;
  wire \icmp_ln28_reg_298_reg[0]_i_21_n_7 ;
  wire \icmp_ln28_reg_298_reg[0]_i_21_n_8 ;
  wire \icmp_ln28_reg_298_reg[0]_i_22_n_5 ;
  wire \icmp_ln28_reg_298_reg[0]_i_22_n_6 ;
  wire \icmp_ln28_reg_298_reg[0]_i_22_n_7 ;
  wire \icmp_ln28_reg_298_reg[0]_i_22_n_8 ;
  wire \icmp_ln28_reg_298_reg[0]_i_23_n_5 ;
  wire \icmp_ln28_reg_298_reg[0]_i_23_n_6 ;
  wire \icmp_ln28_reg_298_reg[0]_i_23_n_7 ;
  wire \icmp_ln28_reg_298_reg[0]_i_23_n_8 ;
  wire \icmp_ln28_reg_298_reg[0]_i_24_n_5 ;
  wire \icmp_ln28_reg_298_reg[0]_i_24_n_6 ;
  wire \icmp_ln28_reg_298_reg[0]_i_24_n_7 ;
  wire \icmp_ln28_reg_298_reg[0]_i_24_n_8 ;
  wire \icmp_ln28_reg_298_reg[0]_i_25_n_5 ;
  wire \icmp_ln28_reg_298_reg[0]_i_25_n_6 ;
  wire \icmp_ln28_reg_298_reg[0]_i_25_n_7 ;
  wire \icmp_ln28_reg_298_reg[0]_i_25_n_8 ;
  wire \icmp_ln28_reg_298_reg[0]_i_26_n_5 ;
  wire \icmp_ln28_reg_298_reg[0]_i_26_n_6 ;
  wire \icmp_ln28_reg_298_reg[0]_i_26_n_7 ;
  wire \icmp_ln28_reg_298_reg[0]_i_26_n_8 ;
  wire \icmp_ln28_reg_298_reg[0]_i_27_n_5 ;
  wire \icmp_ln28_reg_298_reg[0]_i_27_n_6 ;
  wire \icmp_ln28_reg_298_reg[0]_i_27_n_7 ;
  wire \icmp_ln28_reg_298_reg[0]_i_27_n_8 ;
  wire \icmp_ln28_reg_298_reg[0]_i_28_n_5 ;
  wire \icmp_ln28_reg_298_reg[0]_i_28_n_6 ;
  wire \icmp_ln28_reg_298_reg[0]_i_28_n_7 ;
  wire \icmp_ln28_reg_298_reg[0]_i_28_n_8 ;
  wire \icmp_ln28_reg_298_reg[0]_i_29_n_5 ;
  wire \icmp_ln28_reg_298_reg[0]_i_29_n_6 ;
  wire \icmp_ln28_reg_298_reg[0]_i_29_n_7 ;
  wire \icmp_ln28_reg_298_reg[0]_i_29_n_8 ;
  wire [63:0]\icmp_ln28_reg_298_reg[0]_i_2_0 ;
  wire \icmp_ln28_reg_298_reg[0]_i_2_n_5 ;
  wire \icmp_ln28_reg_298_reg[0]_i_2_n_6 ;
  wire \icmp_ln28_reg_298_reg[0]_i_2_n_7 ;
  wire \icmp_ln28_reg_298_reg[0]_i_30_n_5 ;
  wire \icmp_ln28_reg_298_reg[0]_i_30_n_6 ;
  wire \icmp_ln28_reg_298_reg[0]_i_30_n_7 ;
  wire \icmp_ln28_reg_298_reg[0]_i_30_n_8 ;
  wire \icmp_ln28_reg_298_reg[0]_i_31_n_5 ;
  wire \icmp_ln28_reg_298_reg[0]_i_31_n_6 ;
  wire \icmp_ln28_reg_298_reg[0]_i_31_n_7 ;
  wire \icmp_ln28_reg_298_reg[0]_i_31_n_8 ;
  wire \icmp_ln28_reg_298_reg[0]_i_32_n_5 ;
  wire \icmp_ln28_reg_298_reg[0]_i_32_n_6 ;
  wire \icmp_ln28_reg_298_reg[0]_i_32_n_7 ;
  wire \icmp_ln28_reg_298_reg[0]_i_32_n_8 ;
  wire \icmp_ln28_reg_298_reg[0]_i_33_n_5 ;
  wire \icmp_ln28_reg_298_reg[0]_i_33_n_6 ;
  wire \icmp_ln28_reg_298_reg[0]_i_33_n_7 ;
  wire \icmp_ln28_reg_298_reg[0]_i_33_n_8 ;
  wire \icmp_ln28_reg_298_reg[0]_i_34_n_5 ;
  wire \icmp_ln28_reg_298_reg[0]_i_34_n_6 ;
  wire \icmp_ln28_reg_298_reg[0]_i_34_n_7 ;
  wire \icmp_ln28_reg_298_reg[0]_i_34_n_8 ;
  wire \icmp_ln28_reg_298_reg[0]_i_35_n_5 ;
  wire \icmp_ln28_reg_298_reg[0]_i_35_n_6 ;
  wire \icmp_ln28_reg_298_reg[0]_i_35_n_7 ;
  wire \icmp_ln28_reg_298_reg[0]_i_35_n_8 ;
  wire \icmp_ln28_reg_298_reg[0]_i_36_n_5 ;
  wire \icmp_ln28_reg_298_reg[0]_i_36_n_6 ;
  wire \icmp_ln28_reg_298_reg[0]_i_36_n_7 ;
  wire \icmp_ln28_reg_298_reg[0]_i_36_n_8 ;
  wire \icmp_ln28_reg_298_reg[0]_i_37_n_5 ;
  wire \icmp_ln28_reg_298_reg[0]_i_37_n_6 ;
  wire \icmp_ln28_reg_298_reg[0]_i_37_n_7 ;
  wire \icmp_ln28_reg_298_reg[0]_i_37_n_8 ;
  wire \icmp_ln28_reg_298_reg[0]_i_3_n_5 ;
  wire \icmp_ln28_reg_298_reg[0]_i_3_n_6 ;
  wire \icmp_ln28_reg_298_reg[0]_i_3_n_7 ;
  wire \icmp_ln28_reg_298_reg[0]_i_3_n_8 ;
  wire \icmp_ln28_reg_298_reg[0]_i_4_n_5 ;
  wire \icmp_ln28_reg_298_reg[0]_i_4_n_6 ;
  wire \icmp_ln28_reg_298_reg[0]_i_4_n_7 ;
  wire \icmp_ln28_reg_298_reg[0]_i_4_n_8 ;
  wire \icmp_ln28_reg_298_reg[0]_i_5_n_5 ;
  wire \icmp_ln28_reg_298_reg[0]_i_5_n_6 ;
  wire \icmp_ln28_reg_298_reg[0]_i_5_n_7 ;
  wire \icmp_ln28_reg_298_reg[0]_i_5_n_8 ;
  wire \icmp_ln28_reg_298_reg[0]_i_6_n_5 ;
  wire \icmp_ln28_reg_298_reg[0]_i_6_n_6 ;
  wire \icmp_ln28_reg_298_reg[0]_i_6_n_7 ;
  wire \icmp_ln28_reg_298_reg[0]_i_6_n_8 ;
  wire \icmp_ln28_reg_298_reg[0]_i_7_n_5 ;
  wire \icmp_ln28_reg_298_reg[0]_i_7_n_6 ;
  wire \icmp_ln28_reg_298_reg[0]_i_7_n_7 ;
  wire \icmp_ln28_reg_298_reg[0]_i_7_n_8 ;
  wire \icmp_ln28_reg_298_reg[0]_i_8_n_5 ;
  wire \icmp_ln28_reg_298_reg[0]_i_8_n_6 ;
  wire \icmp_ln28_reg_298_reg[0]_i_8_n_7 ;
  wire \icmp_ln28_reg_298_reg[0]_i_8_n_8 ;
  wire \icmp_ln28_reg_298_reg[0]_i_9_n_5 ;
  wire \icmp_ln28_reg_298_reg[0]_i_9_n_6 ;
  wire \icmp_ln28_reg_298_reg[0]_i_9_n_7 ;
  wire \icmp_ln28_reg_298_reg[0]_i_9_n_8 ;
  wire icmp_ln31_1_fu_171_p2;
  wire icmp_ln31_1_reg_317;
  wire icmp_ln31_fu_166_p2;
  wire \icmp_ln31_reg_313_reg[0]_0 ;
  wire \icmp_ln31_reg_313_reg[0]_i_10_n_5 ;
  wire \icmp_ln31_reg_313_reg[0]_i_10_n_6 ;
  wire \icmp_ln31_reg_313_reg[0]_i_10_n_7 ;
  wire \icmp_ln31_reg_313_reg[0]_i_10_n_8 ;
  wire \icmp_ln31_reg_313_reg[0]_i_11_n_5 ;
  wire \icmp_ln31_reg_313_reg[0]_i_11_n_6 ;
  wire \icmp_ln31_reg_313_reg[0]_i_11_n_7 ;
  wire \icmp_ln31_reg_313_reg[0]_i_11_n_8 ;
  wire \icmp_ln31_reg_313_reg[0]_i_12_n_5 ;
  wire \icmp_ln31_reg_313_reg[0]_i_12_n_6 ;
  wire \icmp_ln31_reg_313_reg[0]_i_12_n_7 ;
  wire \icmp_ln31_reg_313_reg[0]_i_12_n_8 ;
  wire \icmp_ln31_reg_313_reg[0]_i_13_n_5 ;
  wire \icmp_ln31_reg_313_reg[0]_i_13_n_6 ;
  wire \icmp_ln31_reg_313_reg[0]_i_13_n_7 ;
  wire \icmp_ln31_reg_313_reg[0]_i_13_n_8 ;
  wire \icmp_ln31_reg_313_reg[0]_i_14_n_5 ;
  wire \icmp_ln31_reg_313_reg[0]_i_14_n_6 ;
  wire \icmp_ln31_reg_313_reg[0]_i_14_n_7 ;
  wire \icmp_ln31_reg_313_reg[0]_i_14_n_8 ;
  wire \icmp_ln31_reg_313_reg[0]_i_15_n_5 ;
  wire \icmp_ln31_reg_313_reg[0]_i_15_n_6 ;
  wire \icmp_ln31_reg_313_reg[0]_i_15_n_7 ;
  wire \icmp_ln31_reg_313_reg[0]_i_15_n_8 ;
  wire \icmp_ln31_reg_313_reg[0]_i_16_n_5 ;
  wire \icmp_ln31_reg_313_reg[0]_i_16_n_6 ;
  wire \icmp_ln31_reg_313_reg[0]_i_16_n_7 ;
  wire \icmp_ln31_reg_313_reg[0]_i_16_n_8 ;
  wire \icmp_ln31_reg_313_reg[0]_i_17_n_5 ;
  wire \icmp_ln31_reg_313_reg[0]_i_17_n_6 ;
  wire \icmp_ln31_reg_313_reg[0]_i_17_n_7 ;
  wire \icmp_ln31_reg_313_reg[0]_i_17_n_8 ;
  wire \icmp_ln31_reg_313_reg[0]_i_18_n_5 ;
  wire \icmp_ln31_reg_313_reg[0]_i_18_n_6 ;
  wire \icmp_ln31_reg_313_reg[0]_i_18_n_7 ;
  wire \icmp_ln31_reg_313_reg[0]_i_18_n_8 ;
  wire \icmp_ln31_reg_313_reg[0]_i_19_n_5 ;
  wire \icmp_ln31_reg_313_reg[0]_i_19_n_6 ;
  wire \icmp_ln31_reg_313_reg[0]_i_19_n_7 ;
  wire \icmp_ln31_reg_313_reg[0]_i_19_n_8 ;
  wire \icmp_ln31_reg_313_reg[0]_i_1_n_5 ;
  wire \icmp_ln31_reg_313_reg[0]_i_1_n_6 ;
  wire \icmp_ln31_reg_313_reg[0]_i_1_n_7 ;
  wire \icmp_ln31_reg_313_reg[0]_i_20_n_5 ;
  wire \icmp_ln31_reg_313_reg[0]_i_20_n_6 ;
  wire \icmp_ln31_reg_313_reg[0]_i_20_n_7 ;
  wire \icmp_ln31_reg_313_reg[0]_i_20_n_8 ;
  wire \icmp_ln31_reg_313_reg[0]_i_21_n_5 ;
  wire \icmp_ln31_reg_313_reg[0]_i_21_n_6 ;
  wire \icmp_ln31_reg_313_reg[0]_i_21_n_7 ;
  wire \icmp_ln31_reg_313_reg[0]_i_21_n_8 ;
  wire \icmp_ln31_reg_313_reg[0]_i_22_n_5 ;
  wire \icmp_ln31_reg_313_reg[0]_i_22_n_6 ;
  wire \icmp_ln31_reg_313_reg[0]_i_22_n_7 ;
  wire \icmp_ln31_reg_313_reg[0]_i_22_n_8 ;
  wire \icmp_ln31_reg_313_reg[0]_i_23_n_5 ;
  wire \icmp_ln31_reg_313_reg[0]_i_23_n_6 ;
  wire \icmp_ln31_reg_313_reg[0]_i_23_n_7 ;
  wire \icmp_ln31_reg_313_reg[0]_i_23_n_8 ;
  wire \icmp_ln31_reg_313_reg[0]_i_24_n_5 ;
  wire \icmp_ln31_reg_313_reg[0]_i_24_n_6 ;
  wire \icmp_ln31_reg_313_reg[0]_i_24_n_7 ;
  wire \icmp_ln31_reg_313_reg[0]_i_24_n_8 ;
  wire \icmp_ln31_reg_313_reg[0]_i_25_n_5 ;
  wire \icmp_ln31_reg_313_reg[0]_i_25_n_6 ;
  wire \icmp_ln31_reg_313_reg[0]_i_25_n_7 ;
  wire \icmp_ln31_reg_313_reg[0]_i_25_n_8 ;
  wire \icmp_ln31_reg_313_reg[0]_i_26_n_5 ;
  wire \icmp_ln31_reg_313_reg[0]_i_26_n_6 ;
  wire \icmp_ln31_reg_313_reg[0]_i_26_n_7 ;
  wire \icmp_ln31_reg_313_reg[0]_i_26_n_8 ;
  wire \icmp_ln31_reg_313_reg[0]_i_27_n_5 ;
  wire \icmp_ln31_reg_313_reg[0]_i_27_n_6 ;
  wire \icmp_ln31_reg_313_reg[0]_i_27_n_7 ;
  wire \icmp_ln31_reg_313_reg[0]_i_27_n_8 ;
  wire \icmp_ln31_reg_313_reg[0]_i_28_n_5 ;
  wire \icmp_ln31_reg_313_reg[0]_i_28_n_6 ;
  wire \icmp_ln31_reg_313_reg[0]_i_28_n_7 ;
  wire \icmp_ln31_reg_313_reg[0]_i_28_n_8 ;
  wire \icmp_ln31_reg_313_reg[0]_i_29_n_5 ;
  wire \icmp_ln31_reg_313_reg[0]_i_29_n_6 ;
  wire \icmp_ln31_reg_313_reg[0]_i_29_n_7 ;
  wire \icmp_ln31_reg_313_reg[0]_i_29_n_8 ;
  wire \icmp_ln31_reg_313_reg[0]_i_2_n_5 ;
  wire \icmp_ln31_reg_313_reg[0]_i_2_n_6 ;
  wire \icmp_ln31_reg_313_reg[0]_i_2_n_7 ;
  wire \icmp_ln31_reg_313_reg[0]_i_2_n_8 ;
  wire \icmp_ln31_reg_313_reg[0]_i_30_n_5 ;
  wire \icmp_ln31_reg_313_reg[0]_i_30_n_6 ;
  wire \icmp_ln31_reg_313_reg[0]_i_30_n_7 ;
  wire \icmp_ln31_reg_313_reg[0]_i_30_n_8 ;
  wire \icmp_ln31_reg_313_reg[0]_i_31_n_5 ;
  wire \icmp_ln31_reg_313_reg[0]_i_31_n_6 ;
  wire \icmp_ln31_reg_313_reg[0]_i_31_n_7 ;
  wire \icmp_ln31_reg_313_reg[0]_i_31_n_8 ;
  wire \icmp_ln31_reg_313_reg[0]_i_32_n_5 ;
  wire \icmp_ln31_reg_313_reg[0]_i_32_n_6 ;
  wire \icmp_ln31_reg_313_reg[0]_i_32_n_7 ;
  wire \icmp_ln31_reg_313_reg[0]_i_32_n_8 ;
  wire \icmp_ln31_reg_313_reg[0]_i_33_n_5 ;
  wire \icmp_ln31_reg_313_reg[0]_i_33_n_6 ;
  wire \icmp_ln31_reg_313_reg[0]_i_33_n_7 ;
  wire \icmp_ln31_reg_313_reg[0]_i_33_n_8 ;
  wire \icmp_ln31_reg_313_reg[0]_i_34_n_5 ;
  wire \icmp_ln31_reg_313_reg[0]_i_34_n_6 ;
  wire \icmp_ln31_reg_313_reg[0]_i_34_n_7 ;
  wire \icmp_ln31_reg_313_reg[0]_i_34_n_8 ;
  wire \icmp_ln31_reg_313_reg[0]_i_35_n_5 ;
  wire \icmp_ln31_reg_313_reg[0]_i_35_n_6 ;
  wire \icmp_ln31_reg_313_reg[0]_i_35_n_7 ;
  wire \icmp_ln31_reg_313_reg[0]_i_35_n_8 ;
  wire \icmp_ln31_reg_313_reg[0]_i_36_n_5 ;
  wire \icmp_ln31_reg_313_reg[0]_i_36_n_6 ;
  wire \icmp_ln31_reg_313_reg[0]_i_36_n_7 ;
  wire \icmp_ln31_reg_313_reg[0]_i_36_n_8 ;
  wire \icmp_ln31_reg_313_reg[0]_i_3_n_5 ;
  wire \icmp_ln31_reg_313_reg[0]_i_3_n_6 ;
  wire \icmp_ln31_reg_313_reg[0]_i_3_n_7 ;
  wire \icmp_ln31_reg_313_reg[0]_i_3_n_8 ;
  wire \icmp_ln31_reg_313_reg[0]_i_4_n_5 ;
  wire \icmp_ln31_reg_313_reg[0]_i_4_n_6 ;
  wire \icmp_ln31_reg_313_reg[0]_i_4_n_7 ;
  wire \icmp_ln31_reg_313_reg[0]_i_4_n_8 ;
  wire \icmp_ln31_reg_313_reg[0]_i_5_n_5 ;
  wire \icmp_ln31_reg_313_reg[0]_i_5_n_6 ;
  wire \icmp_ln31_reg_313_reg[0]_i_5_n_7 ;
  wire \icmp_ln31_reg_313_reg[0]_i_5_n_8 ;
  wire \icmp_ln31_reg_313_reg[0]_i_6_n_5 ;
  wire \icmp_ln31_reg_313_reg[0]_i_6_n_6 ;
  wire \icmp_ln31_reg_313_reg[0]_i_6_n_7 ;
  wire \icmp_ln31_reg_313_reg[0]_i_6_n_8 ;
  wire \icmp_ln31_reg_313_reg[0]_i_7_n_5 ;
  wire \icmp_ln31_reg_313_reg[0]_i_7_n_6 ;
  wire \icmp_ln31_reg_313_reg[0]_i_7_n_7 ;
  wire \icmp_ln31_reg_313_reg[0]_i_7_n_8 ;
  wire \icmp_ln31_reg_313_reg[0]_i_8_n_5 ;
  wire \icmp_ln31_reg_313_reg[0]_i_8_n_6 ;
  wire \icmp_ln31_reg_313_reg[0]_i_8_n_7 ;
  wire \icmp_ln31_reg_313_reg[0]_i_8_n_8 ;
  wire \icmp_ln31_reg_313_reg[0]_i_9_n_5 ;
  wire \icmp_ln31_reg_313_reg[0]_i_9_n_6 ;
  wire \icmp_ln31_reg_313_reg[0]_i_9_n_7 ;
  wire \icmp_ln31_reg_313_reg[0]_i_9_n_8 ;
  wire \icmp_ln37_reg_332[0]_i_1_n_5 ;
  wire \icmp_ln37_reg_332[0]_i_2_n_5 ;
  wire \icmp_ln37_reg_332_reg_n_5_[0] ;
  wire [4:0]in;
  wire [63:0]\local_data_data_2_reg_325_reg[63]_0 ;
  wire [63:0]\local_data_data_2_reg_325_reg[63]_1 ;
  wire [63:0]\local_data_data_fu_72_reg[63]_0 ;
  wire mem_reg_bram_0_i_3_n_5;
  wire p_0_in;
  wire p_vld_reg_321;
  wire pop;
  wire pop_dout;
  wire push;
  wire push_0;
  wire sel;
  wire [63:0]select_ln28_reg_247;
  wire \state_reg[0] ;
  wire [63:0]trunc_ln25_fu_201_p1;
  wire [63:0]written_local_fu_80_reg;
  wire \written_local_fu_80_reg[0]_0 ;
  wire \written_local_fu_80_reg[0]_i_2_n_5 ;
  wire \written_local_fu_80_reg[0]_i_2_n_6 ;
  wire \written_local_fu_80_reg[0]_i_2_n_7 ;
  wire \written_local_fu_80_reg[0]_i_2_n_8 ;
  wire \written_local_fu_80_reg[10]_0 ;
  wire \written_local_fu_80_reg[10]_i_1_n_5 ;
  wire \written_local_fu_80_reg[10]_i_1_n_6 ;
  wire \written_local_fu_80_reg[10]_i_1_n_7 ;
  wire \written_local_fu_80_reg[10]_i_1_n_8 ;
  wire \written_local_fu_80_reg[10]_i_2_n_5 ;
  wire \written_local_fu_80_reg[10]_i_2_n_6 ;
  wire \written_local_fu_80_reg[10]_i_2_n_7 ;
  wire \written_local_fu_80_reg[10]_i_2_n_8 ;
  wire \written_local_fu_80_reg[11]_0 ;
  wire \written_local_fu_80_reg[11]_i_1_n_5 ;
  wire \written_local_fu_80_reg[11]_i_1_n_6 ;
  wire \written_local_fu_80_reg[11]_i_1_n_7 ;
  wire \written_local_fu_80_reg[11]_i_1_n_8 ;
  wire \written_local_fu_80_reg[12]_0 ;
  wire \written_local_fu_80_reg[12]_i_1_n_5 ;
  wire \written_local_fu_80_reg[12]_i_1_n_6 ;
  wire \written_local_fu_80_reg[12]_i_1_n_7 ;
  wire \written_local_fu_80_reg[12]_i_1_n_8 ;
  wire \written_local_fu_80_reg[13]_0 ;
  wire \written_local_fu_80_reg[13]_i_1_n_5 ;
  wire \written_local_fu_80_reg[13]_i_1_n_6 ;
  wire \written_local_fu_80_reg[13]_i_1_n_7 ;
  wire \written_local_fu_80_reg[13]_i_1_n_8 ;
  wire \written_local_fu_80_reg[14]_0 ;
  wire \written_local_fu_80_reg[14]_i_1_n_5 ;
  wire \written_local_fu_80_reg[14]_i_1_n_6 ;
  wire \written_local_fu_80_reg[14]_i_1_n_7 ;
  wire \written_local_fu_80_reg[14]_i_1_n_8 ;
  wire \written_local_fu_80_reg[15]_0 ;
  wire \written_local_fu_80_reg[15]_i_1_n_5 ;
  wire \written_local_fu_80_reg[15]_i_1_n_6 ;
  wire \written_local_fu_80_reg[15]_i_1_n_7 ;
  wire \written_local_fu_80_reg[15]_i_1_n_8 ;
  wire \written_local_fu_80_reg[16]_0 ;
  wire \written_local_fu_80_reg[16]_i_1_n_5 ;
  wire \written_local_fu_80_reg[16]_i_1_n_6 ;
  wire \written_local_fu_80_reg[16]_i_1_n_7 ;
  wire \written_local_fu_80_reg[16]_i_1_n_8 ;
  wire \written_local_fu_80_reg[17]_0 ;
  wire \written_local_fu_80_reg[17]_i_1_n_5 ;
  wire \written_local_fu_80_reg[17]_i_1_n_6 ;
  wire \written_local_fu_80_reg[17]_i_1_n_7 ;
  wire \written_local_fu_80_reg[17]_i_1_n_8 ;
  wire \written_local_fu_80_reg[18]_0 ;
  wire \written_local_fu_80_reg[18]_i_1_n_5 ;
  wire \written_local_fu_80_reg[18]_i_1_n_6 ;
  wire \written_local_fu_80_reg[18]_i_1_n_7 ;
  wire \written_local_fu_80_reg[18]_i_1_n_8 ;
  wire \written_local_fu_80_reg[18]_i_2_n_5 ;
  wire \written_local_fu_80_reg[18]_i_2_n_6 ;
  wire \written_local_fu_80_reg[18]_i_2_n_7 ;
  wire \written_local_fu_80_reg[18]_i_2_n_8 ;
  wire \written_local_fu_80_reg[19]_0 ;
  wire \written_local_fu_80_reg[19]_i_1_n_5 ;
  wire \written_local_fu_80_reg[19]_i_1_n_6 ;
  wire \written_local_fu_80_reg[19]_i_1_n_7 ;
  wire \written_local_fu_80_reg[19]_i_1_n_8 ;
  wire \written_local_fu_80_reg[1]_0 ;
  wire \written_local_fu_80_reg[1]_i_1_n_5 ;
  wire \written_local_fu_80_reg[1]_i_1_n_6 ;
  wire \written_local_fu_80_reg[1]_i_1_n_7 ;
  wire \written_local_fu_80_reg[1]_i_1_n_8 ;
  wire \written_local_fu_80_reg[20]_0 ;
  wire \written_local_fu_80_reg[20]_i_1_n_5 ;
  wire \written_local_fu_80_reg[20]_i_1_n_6 ;
  wire \written_local_fu_80_reg[20]_i_1_n_7 ;
  wire \written_local_fu_80_reg[20]_i_1_n_8 ;
  wire \written_local_fu_80_reg[21]_0 ;
  wire \written_local_fu_80_reg[21]_i_1_n_5 ;
  wire \written_local_fu_80_reg[21]_i_1_n_6 ;
  wire \written_local_fu_80_reg[21]_i_1_n_7 ;
  wire \written_local_fu_80_reg[21]_i_1_n_8 ;
  wire \written_local_fu_80_reg[22]_0 ;
  wire \written_local_fu_80_reg[22]_i_1_n_5 ;
  wire \written_local_fu_80_reg[22]_i_1_n_6 ;
  wire \written_local_fu_80_reg[22]_i_1_n_7 ;
  wire \written_local_fu_80_reg[22]_i_1_n_8 ;
  wire \written_local_fu_80_reg[23]_0 ;
  wire \written_local_fu_80_reg[23]_i_1_n_5 ;
  wire \written_local_fu_80_reg[23]_i_1_n_6 ;
  wire \written_local_fu_80_reg[23]_i_1_n_7 ;
  wire \written_local_fu_80_reg[23]_i_1_n_8 ;
  wire \written_local_fu_80_reg[24]_0 ;
  wire \written_local_fu_80_reg[24]_i_1_n_5 ;
  wire \written_local_fu_80_reg[24]_i_1_n_6 ;
  wire \written_local_fu_80_reg[24]_i_1_n_7 ;
  wire \written_local_fu_80_reg[24]_i_1_n_8 ;
  wire \written_local_fu_80_reg[25]_0 ;
  wire \written_local_fu_80_reg[25]_i_1_n_5 ;
  wire \written_local_fu_80_reg[25]_i_1_n_6 ;
  wire \written_local_fu_80_reg[25]_i_1_n_7 ;
  wire \written_local_fu_80_reg[25]_i_1_n_8 ;
  wire \written_local_fu_80_reg[26]_0 ;
  wire \written_local_fu_80_reg[26]_i_1_n_5 ;
  wire \written_local_fu_80_reg[26]_i_1_n_6 ;
  wire \written_local_fu_80_reg[26]_i_1_n_7 ;
  wire \written_local_fu_80_reg[26]_i_1_n_8 ;
  wire \written_local_fu_80_reg[26]_i_2_n_5 ;
  wire \written_local_fu_80_reg[26]_i_2_n_6 ;
  wire \written_local_fu_80_reg[26]_i_2_n_7 ;
  wire \written_local_fu_80_reg[26]_i_2_n_8 ;
  wire \written_local_fu_80_reg[27]_0 ;
  wire \written_local_fu_80_reg[27]_i_1_n_5 ;
  wire \written_local_fu_80_reg[27]_i_1_n_6 ;
  wire \written_local_fu_80_reg[27]_i_1_n_7 ;
  wire \written_local_fu_80_reg[27]_i_1_n_8 ;
  wire \written_local_fu_80_reg[28]_0 ;
  wire \written_local_fu_80_reg[28]_i_1_n_5 ;
  wire \written_local_fu_80_reg[28]_i_1_n_6 ;
  wire \written_local_fu_80_reg[28]_i_1_n_7 ;
  wire \written_local_fu_80_reg[28]_i_1_n_8 ;
  wire \written_local_fu_80_reg[29]_0 ;
  wire \written_local_fu_80_reg[29]_i_1_n_5 ;
  wire \written_local_fu_80_reg[29]_i_1_n_6 ;
  wire \written_local_fu_80_reg[29]_i_1_n_7 ;
  wire \written_local_fu_80_reg[29]_i_1_n_8 ;
  wire \written_local_fu_80_reg[2]_0 ;
  wire \written_local_fu_80_reg[2]_i_1_n_5 ;
  wire \written_local_fu_80_reg[2]_i_1_n_6 ;
  wire \written_local_fu_80_reg[2]_i_1_n_7 ;
  wire \written_local_fu_80_reg[2]_i_1_n_8 ;
  wire \written_local_fu_80_reg[2]_i_2_n_5 ;
  wire \written_local_fu_80_reg[2]_i_2_n_6 ;
  wire \written_local_fu_80_reg[2]_i_2_n_7 ;
  wire \written_local_fu_80_reg[2]_i_2_n_8 ;
  wire \written_local_fu_80_reg[30]_0 ;
  wire \written_local_fu_80_reg[30]_i_1_n_5 ;
  wire \written_local_fu_80_reg[30]_i_1_n_6 ;
  wire \written_local_fu_80_reg[30]_i_1_n_7 ;
  wire \written_local_fu_80_reg[30]_i_1_n_8 ;
  wire \written_local_fu_80_reg[31]_0 ;
  wire \written_local_fu_80_reg[31]_i_1_n_5 ;
  wire \written_local_fu_80_reg[31]_i_1_n_6 ;
  wire \written_local_fu_80_reg[31]_i_1_n_7 ;
  wire \written_local_fu_80_reg[31]_i_1_n_8 ;
  wire \written_local_fu_80_reg[32]_0 ;
  wire \written_local_fu_80_reg[32]_i_1_n_5 ;
  wire \written_local_fu_80_reg[32]_i_1_n_6 ;
  wire \written_local_fu_80_reg[32]_i_1_n_7 ;
  wire \written_local_fu_80_reg[32]_i_1_n_8 ;
  wire \written_local_fu_80_reg[33]_0 ;
  wire \written_local_fu_80_reg[33]_i_1_n_5 ;
  wire \written_local_fu_80_reg[33]_i_1_n_6 ;
  wire \written_local_fu_80_reg[33]_i_1_n_7 ;
  wire \written_local_fu_80_reg[33]_i_1_n_8 ;
  wire \written_local_fu_80_reg[34]_0 ;
  wire \written_local_fu_80_reg[34]_i_1_n_5 ;
  wire \written_local_fu_80_reg[34]_i_1_n_6 ;
  wire \written_local_fu_80_reg[34]_i_1_n_7 ;
  wire \written_local_fu_80_reg[34]_i_1_n_8 ;
  wire \written_local_fu_80_reg[34]_i_2_n_5 ;
  wire \written_local_fu_80_reg[34]_i_2_n_6 ;
  wire \written_local_fu_80_reg[34]_i_2_n_7 ;
  wire \written_local_fu_80_reg[34]_i_2_n_8 ;
  wire \written_local_fu_80_reg[35]_0 ;
  wire \written_local_fu_80_reg[35]_i_1_n_5 ;
  wire \written_local_fu_80_reg[35]_i_1_n_6 ;
  wire \written_local_fu_80_reg[35]_i_1_n_7 ;
  wire \written_local_fu_80_reg[35]_i_1_n_8 ;
  wire \written_local_fu_80_reg[36]_0 ;
  wire \written_local_fu_80_reg[36]_i_1_n_5 ;
  wire \written_local_fu_80_reg[36]_i_1_n_6 ;
  wire \written_local_fu_80_reg[36]_i_1_n_7 ;
  wire \written_local_fu_80_reg[36]_i_1_n_8 ;
  wire \written_local_fu_80_reg[37]_0 ;
  wire \written_local_fu_80_reg[37]_i_1_n_5 ;
  wire \written_local_fu_80_reg[37]_i_1_n_6 ;
  wire \written_local_fu_80_reg[37]_i_1_n_7 ;
  wire \written_local_fu_80_reg[37]_i_1_n_8 ;
  wire \written_local_fu_80_reg[38]_0 ;
  wire \written_local_fu_80_reg[38]_i_1_n_5 ;
  wire \written_local_fu_80_reg[38]_i_1_n_6 ;
  wire \written_local_fu_80_reg[38]_i_1_n_7 ;
  wire \written_local_fu_80_reg[38]_i_1_n_8 ;
  wire \written_local_fu_80_reg[39]_0 ;
  wire \written_local_fu_80_reg[39]_i_1_n_5 ;
  wire \written_local_fu_80_reg[39]_i_1_n_6 ;
  wire \written_local_fu_80_reg[39]_i_1_n_7 ;
  wire \written_local_fu_80_reg[39]_i_1_n_8 ;
  wire \written_local_fu_80_reg[3]_0 ;
  wire \written_local_fu_80_reg[3]_i_1_n_5 ;
  wire \written_local_fu_80_reg[3]_i_1_n_6 ;
  wire \written_local_fu_80_reg[3]_i_1_n_7 ;
  wire \written_local_fu_80_reg[3]_i_1_n_8 ;
  wire \written_local_fu_80_reg[40]_0 ;
  wire \written_local_fu_80_reg[40]_i_1_n_5 ;
  wire \written_local_fu_80_reg[40]_i_1_n_6 ;
  wire \written_local_fu_80_reg[40]_i_1_n_7 ;
  wire \written_local_fu_80_reg[40]_i_1_n_8 ;
  wire \written_local_fu_80_reg[41]_0 ;
  wire \written_local_fu_80_reg[41]_i_1_n_5 ;
  wire \written_local_fu_80_reg[41]_i_1_n_6 ;
  wire \written_local_fu_80_reg[41]_i_1_n_7 ;
  wire \written_local_fu_80_reg[41]_i_1_n_8 ;
  wire \written_local_fu_80_reg[42]_0 ;
  wire \written_local_fu_80_reg[42]_i_1_n_5 ;
  wire \written_local_fu_80_reg[42]_i_1_n_6 ;
  wire \written_local_fu_80_reg[42]_i_1_n_7 ;
  wire \written_local_fu_80_reg[42]_i_1_n_8 ;
  wire \written_local_fu_80_reg[42]_i_2_n_5 ;
  wire \written_local_fu_80_reg[42]_i_2_n_6 ;
  wire \written_local_fu_80_reg[42]_i_2_n_7 ;
  wire \written_local_fu_80_reg[42]_i_2_n_8 ;
  wire \written_local_fu_80_reg[43]_0 ;
  wire \written_local_fu_80_reg[43]_i_1_n_5 ;
  wire \written_local_fu_80_reg[43]_i_1_n_6 ;
  wire \written_local_fu_80_reg[43]_i_1_n_7 ;
  wire \written_local_fu_80_reg[43]_i_1_n_8 ;
  wire \written_local_fu_80_reg[44]_0 ;
  wire \written_local_fu_80_reg[44]_i_1_n_5 ;
  wire \written_local_fu_80_reg[44]_i_1_n_6 ;
  wire \written_local_fu_80_reg[44]_i_1_n_7 ;
  wire \written_local_fu_80_reg[44]_i_1_n_8 ;
  wire \written_local_fu_80_reg[45]_0 ;
  wire \written_local_fu_80_reg[45]_i_1_n_5 ;
  wire \written_local_fu_80_reg[45]_i_1_n_6 ;
  wire \written_local_fu_80_reg[45]_i_1_n_7 ;
  wire \written_local_fu_80_reg[45]_i_1_n_8 ;
  wire \written_local_fu_80_reg[46]_0 ;
  wire \written_local_fu_80_reg[46]_i_1_n_5 ;
  wire \written_local_fu_80_reg[46]_i_1_n_6 ;
  wire \written_local_fu_80_reg[46]_i_1_n_7 ;
  wire \written_local_fu_80_reg[46]_i_1_n_8 ;
  wire \written_local_fu_80_reg[47]_0 ;
  wire \written_local_fu_80_reg[47]_i_1_n_5 ;
  wire \written_local_fu_80_reg[47]_i_1_n_6 ;
  wire \written_local_fu_80_reg[47]_i_1_n_7 ;
  wire \written_local_fu_80_reg[47]_i_1_n_8 ;
  wire \written_local_fu_80_reg[48]_0 ;
  wire \written_local_fu_80_reg[48]_i_1_n_5 ;
  wire \written_local_fu_80_reg[48]_i_1_n_6 ;
  wire \written_local_fu_80_reg[48]_i_1_n_7 ;
  wire \written_local_fu_80_reg[48]_i_1_n_8 ;
  wire \written_local_fu_80_reg[49]_0 ;
  wire \written_local_fu_80_reg[49]_i_1_n_5 ;
  wire \written_local_fu_80_reg[49]_i_1_n_6 ;
  wire \written_local_fu_80_reg[49]_i_1_n_7 ;
  wire \written_local_fu_80_reg[49]_i_1_n_8 ;
  wire \written_local_fu_80_reg[4]_0 ;
  wire \written_local_fu_80_reg[4]_i_1_n_5 ;
  wire \written_local_fu_80_reg[4]_i_1_n_6 ;
  wire \written_local_fu_80_reg[4]_i_1_n_7 ;
  wire \written_local_fu_80_reg[4]_i_1_n_8 ;
  wire \written_local_fu_80_reg[50]_0 ;
  wire \written_local_fu_80_reg[50]_i_1_n_5 ;
  wire \written_local_fu_80_reg[50]_i_1_n_6 ;
  wire \written_local_fu_80_reg[50]_i_1_n_7 ;
  wire \written_local_fu_80_reg[50]_i_1_n_8 ;
  wire \written_local_fu_80_reg[50]_i_2_n_5 ;
  wire \written_local_fu_80_reg[50]_i_2_n_6 ;
  wire \written_local_fu_80_reg[50]_i_2_n_7 ;
  wire \written_local_fu_80_reg[50]_i_2_n_8 ;
  wire \written_local_fu_80_reg[51]_0 ;
  wire \written_local_fu_80_reg[51]_i_1_n_5 ;
  wire \written_local_fu_80_reg[51]_i_1_n_6 ;
  wire \written_local_fu_80_reg[51]_i_1_n_7 ;
  wire \written_local_fu_80_reg[51]_i_1_n_8 ;
  wire \written_local_fu_80_reg[52]_0 ;
  wire \written_local_fu_80_reg[52]_i_1_n_5 ;
  wire \written_local_fu_80_reg[52]_i_1_n_6 ;
  wire \written_local_fu_80_reg[52]_i_1_n_7 ;
  wire \written_local_fu_80_reg[52]_i_1_n_8 ;
  wire \written_local_fu_80_reg[53]_0 ;
  wire \written_local_fu_80_reg[53]_i_1_n_5 ;
  wire \written_local_fu_80_reg[53]_i_1_n_6 ;
  wire \written_local_fu_80_reg[53]_i_1_n_7 ;
  wire \written_local_fu_80_reg[53]_i_1_n_8 ;
  wire \written_local_fu_80_reg[54]_0 ;
  wire \written_local_fu_80_reg[54]_i_1_n_5 ;
  wire \written_local_fu_80_reg[54]_i_1_n_6 ;
  wire \written_local_fu_80_reg[54]_i_1_n_7 ;
  wire \written_local_fu_80_reg[54]_i_1_n_8 ;
  wire \written_local_fu_80_reg[55]_0 ;
  wire \written_local_fu_80_reg[55]_i_1_n_5 ;
  wire \written_local_fu_80_reg[55]_i_1_n_6 ;
  wire \written_local_fu_80_reg[55]_i_1_n_7 ;
  wire \written_local_fu_80_reg[55]_i_1_n_8 ;
  wire \written_local_fu_80_reg[56]_0 ;
  wire \written_local_fu_80_reg[56]_i_1_n_5 ;
  wire \written_local_fu_80_reg[56]_i_1_n_6 ;
  wire \written_local_fu_80_reg[56]_i_1_n_7 ;
  wire \written_local_fu_80_reg[56]_i_1_n_8 ;
  wire \written_local_fu_80_reg[57]_0 ;
  wire \written_local_fu_80_reg[57]_i_1_n_5 ;
  wire \written_local_fu_80_reg[57]_i_1_n_6 ;
  wire \written_local_fu_80_reg[57]_i_1_n_7 ;
  wire \written_local_fu_80_reg[57]_i_1_n_8 ;
  wire \written_local_fu_80_reg[58]_0 ;
  wire \written_local_fu_80_reg[58]_i_1_n_5 ;
  wire \written_local_fu_80_reg[58]_i_1_n_6 ;
  wire \written_local_fu_80_reg[58]_i_1_n_7 ;
  wire \written_local_fu_80_reg[58]_i_1_n_8 ;
  wire \written_local_fu_80_reg[58]_i_2_n_5 ;
  wire \written_local_fu_80_reg[58]_i_2_n_6 ;
  wire \written_local_fu_80_reg[58]_i_2_n_7 ;
  wire \written_local_fu_80_reg[58]_i_2_n_8 ;
  wire \written_local_fu_80_reg[59]_0 ;
  wire \written_local_fu_80_reg[59]_i_1_n_5 ;
  wire \written_local_fu_80_reg[59]_i_1_n_6 ;
  wire \written_local_fu_80_reg[59]_i_1_n_7 ;
  wire \written_local_fu_80_reg[59]_i_1_n_8 ;
  wire \written_local_fu_80_reg[5]_0 ;
  wire \written_local_fu_80_reg[5]_i_1_n_5 ;
  wire \written_local_fu_80_reg[5]_i_1_n_6 ;
  wire \written_local_fu_80_reg[5]_i_1_n_7 ;
  wire \written_local_fu_80_reg[5]_i_1_n_8 ;
  wire \written_local_fu_80_reg[60]_0 ;
  wire \written_local_fu_80_reg[60]_i_1_n_5 ;
  wire \written_local_fu_80_reg[60]_i_1_n_6 ;
  wire \written_local_fu_80_reg[60]_i_1_n_7 ;
  wire \written_local_fu_80_reg[60]_i_1_n_8 ;
  wire \written_local_fu_80_reg[61]_0 ;
  wire \written_local_fu_80_reg[61]_i_1_n_5 ;
  wire \written_local_fu_80_reg[61]_i_1_n_6 ;
  wire \written_local_fu_80_reg[61]_i_1_n_7 ;
  wire \written_local_fu_80_reg[61]_i_1_n_8 ;
  wire \written_local_fu_80_reg[62]_0 ;
  wire \written_local_fu_80_reg[62]_i_1_n_5 ;
  wire \written_local_fu_80_reg[62]_i_1_n_6 ;
  wire \written_local_fu_80_reg[62]_i_1_n_7 ;
  wire \written_local_fu_80_reg[62]_i_1_n_8 ;
  wire \written_local_fu_80_reg[63]_0 ;
  wire \written_local_fu_80_reg[63]_i_1_n_5 ;
  wire \written_local_fu_80_reg[63]_i_1_n_6 ;
  wire \written_local_fu_80_reg[63]_i_1_n_7 ;
  wire \written_local_fu_80_reg[63]_i_1_n_8 ;
  wire \written_local_fu_80_reg[6]_0 ;
  wire \written_local_fu_80_reg[6]_i_1_n_5 ;
  wire \written_local_fu_80_reg[6]_i_1_n_6 ;
  wire \written_local_fu_80_reg[6]_i_1_n_7 ;
  wire \written_local_fu_80_reg[6]_i_1_n_8 ;
  wire \written_local_fu_80_reg[7]_0 ;
  wire \written_local_fu_80_reg[7]_i_1_n_5 ;
  wire \written_local_fu_80_reg[7]_i_1_n_6 ;
  wire \written_local_fu_80_reg[7]_i_1_n_7 ;
  wire \written_local_fu_80_reg[7]_i_1_n_8 ;
  wire \written_local_fu_80_reg[8]_0 ;
  wire \written_local_fu_80_reg[8]_i_1_n_5 ;
  wire \written_local_fu_80_reg[8]_i_1_n_6 ;
  wire \written_local_fu_80_reg[8]_i_1_n_7 ;
  wire \written_local_fu_80_reg[8]_i_1_n_8 ;
  wire \written_local_fu_80_reg[9]_0 ;
  wire \written_local_fu_80_reg[9]_i_1_n_5 ;
  wire \written_local_fu_80_reg[9]_i_1_n_6 ;
  wire \written_local_fu_80_reg[9]_i_1_n_7 ;
  wire \written_local_fu_80_reg[9]_i_1_n_8 ;
  wire [63:0]written_reg;
  wire \written_reg_reg[10]_i_1_n_5 ;
  wire \written_reg_reg[10]_i_1_n_7 ;
  wire \written_reg_reg[10]_i_1_n_8 ;
  wire \written_reg_reg[11]_i_1_n_5 ;
  wire \written_reg_reg[11]_i_1_n_7 ;
  wire \written_reg_reg[11]_i_1_n_8 ;
  wire \written_reg_reg[12]_i_1_n_5 ;
  wire \written_reg_reg[12]_i_1_n_7 ;
  wire \written_reg_reg[12]_i_1_n_8 ;
  wire \written_reg_reg[13]_i_1_n_5 ;
  wire \written_reg_reg[13]_i_1_n_7 ;
  wire \written_reg_reg[13]_i_1_n_8 ;
  wire \written_reg_reg[14]_i_1_n_5 ;
  wire \written_reg_reg[14]_i_1_n_7 ;
  wire \written_reg_reg[14]_i_1_n_8 ;
  wire \written_reg_reg[15]_i_1_n_5 ;
  wire \written_reg_reg[15]_i_1_n_7 ;
  wire \written_reg_reg[15]_i_1_n_8 ;
  wire \written_reg_reg[16]_i_1_n_5 ;
  wire \written_reg_reg[16]_i_1_n_7 ;
  wire \written_reg_reg[16]_i_1_n_8 ;
  wire \written_reg_reg[17]_i_1_n_5 ;
  wire \written_reg_reg[17]_i_1_n_7 ;
  wire \written_reg_reg[17]_i_1_n_8 ;
  wire \written_reg_reg[17]_i_2_n_5 ;
  wire \written_reg_reg[17]_i_2_n_6 ;
  wire \written_reg_reg[17]_i_2_n_7 ;
  wire \written_reg_reg[17]_i_2_n_8 ;
  wire \written_reg_reg[18]_i_1_n_5 ;
  wire \written_reg_reg[18]_i_1_n_7 ;
  wire \written_reg_reg[18]_i_1_n_8 ;
  wire \written_reg_reg[19]_i_1_n_5 ;
  wire \written_reg_reg[19]_i_1_n_7 ;
  wire \written_reg_reg[19]_i_1_n_8 ;
  wire \written_reg_reg[1]_i_1_n_5 ;
  wire \written_reg_reg[1]_i_1_n_7 ;
  wire \written_reg_reg[1]_i_1_n_8 ;
  wire \written_reg_reg[20]_i_1_n_5 ;
  wire \written_reg_reg[20]_i_1_n_7 ;
  wire \written_reg_reg[20]_i_1_n_8 ;
  wire \written_reg_reg[21]_i_1_n_5 ;
  wire \written_reg_reg[21]_i_1_n_7 ;
  wire \written_reg_reg[21]_i_1_n_8 ;
  wire \written_reg_reg[22]_i_1_n_5 ;
  wire \written_reg_reg[22]_i_1_n_7 ;
  wire \written_reg_reg[22]_i_1_n_8 ;
  wire \written_reg_reg[23]_i_1_n_5 ;
  wire \written_reg_reg[23]_i_1_n_7 ;
  wire \written_reg_reg[23]_i_1_n_8 ;
  wire \written_reg_reg[24]_i_1_n_5 ;
  wire \written_reg_reg[24]_i_1_n_7 ;
  wire \written_reg_reg[24]_i_1_n_8 ;
  wire \written_reg_reg[25]_i_1_n_5 ;
  wire \written_reg_reg[25]_i_1_n_7 ;
  wire \written_reg_reg[25]_i_1_n_8 ;
  wire \written_reg_reg[25]_i_2_n_5 ;
  wire \written_reg_reg[25]_i_2_n_6 ;
  wire \written_reg_reg[25]_i_2_n_7 ;
  wire \written_reg_reg[25]_i_2_n_8 ;
  wire \written_reg_reg[26]_i_1_n_5 ;
  wire \written_reg_reg[26]_i_1_n_7 ;
  wire \written_reg_reg[26]_i_1_n_8 ;
  wire \written_reg_reg[27]_i_1_n_5 ;
  wire \written_reg_reg[27]_i_1_n_7 ;
  wire \written_reg_reg[27]_i_1_n_8 ;
  wire \written_reg_reg[28]_i_1_n_5 ;
  wire \written_reg_reg[28]_i_1_n_7 ;
  wire \written_reg_reg[28]_i_1_n_8 ;
  wire \written_reg_reg[29]_i_1_n_5 ;
  wire \written_reg_reg[29]_i_1_n_7 ;
  wire \written_reg_reg[29]_i_1_n_8 ;
  wire \written_reg_reg[2]_i_1_n_5 ;
  wire \written_reg_reg[2]_i_1_n_7 ;
  wire \written_reg_reg[2]_i_1_n_8 ;
  wire \written_reg_reg[30]_i_1_n_5 ;
  wire \written_reg_reg[30]_i_1_n_7 ;
  wire \written_reg_reg[30]_i_1_n_8 ;
  wire \written_reg_reg[31]_i_1_n_5 ;
  wire \written_reg_reg[31]_i_1_n_7 ;
  wire \written_reg_reg[31]_i_1_n_8 ;
  wire \written_reg_reg[32]_i_1_n_5 ;
  wire \written_reg_reg[32]_i_1_n_7 ;
  wire \written_reg_reg[32]_i_1_n_8 ;
  wire \written_reg_reg[33]_i_1_n_5 ;
  wire \written_reg_reg[33]_i_1_n_7 ;
  wire \written_reg_reg[33]_i_1_n_8 ;
  wire \written_reg_reg[33]_i_2_n_5 ;
  wire \written_reg_reg[33]_i_2_n_6 ;
  wire \written_reg_reg[33]_i_2_n_7 ;
  wire \written_reg_reg[33]_i_2_n_8 ;
  wire \written_reg_reg[34]_i_1_n_5 ;
  wire \written_reg_reg[34]_i_1_n_7 ;
  wire \written_reg_reg[34]_i_1_n_8 ;
  wire \written_reg_reg[35]_i_1_n_5 ;
  wire \written_reg_reg[35]_i_1_n_7 ;
  wire \written_reg_reg[35]_i_1_n_8 ;
  wire \written_reg_reg[36]_i_1_n_5 ;
  wire \written_reg_reg[36]_i_1_n_7 ;
  wire \written_reg_reg[36]_i_1_n_8 ;
  wire \written_reg_reg[37]_i_1_n_5 ;
  wire \written_reg_reg[37]_i_1_n_7 ;
  wire \written_reg_reg[37]_i_1_n_8 ;
  wire \written_reg_reg[38]_i_1_n_5 ;
  wire \written_reg_reg[38]_i_1_n_7 ;
  wire \written_reg_reg[38]_i_1_n_8 ;
  wire \written_reg_reg[39]_i_1_n_5 ;
  wire \written_reg_reg[39]_i_1_n_7 ;
  wire \written_reg_reg[39]_i_1_n_8 ;
  wire \written_reg_reg[3]_i_1_n_5 ;
  wire \written_reg_reg[3]_i_1_n_7 ;
  wire \written_reg_reg[3]_i_1_n_8 ;
  wire \written_reg_reg[40]_i_1_n_5 ;
  wire \written_reg_reg[40]_i_1_n_7 ;
  wire \written_reg_reg[40]_i_1_n_8 ;
  wire \written_reg_reg[41]_i_1_n_5 ;
  wire \written_reg_reg[41]_i_1_n_7 ;
  wire \written_reg_reg[41]_i_1_n_8 ;
  wire \written_reg_reg[41]_i_2_n_5 ;
  wire \written_reg_reg[41]_i_2_n_6 ;
  wire \written_reg_reg[41]_i_2_n_7 ;
  wire \written_reg_reg[41]_i_2_n_8 ;
  wire \written_reg_reg[42]_i_1_n_5 ;
  wire \written_reg_reg[42]_i_1_n_7 ;
  wire \written_reg_reg[42]_i_1_n_8 ;
  wire \written_reg_reg[43]_i_1_n_5 ;
  wire \written_reg_reg[43]_i_1_n_7 ;
  wire \written_reg_reg[43]_i_1_n_8 ;
  wire \written_reg_reg[44]_i_1_n_5 ;
  wire \written_reg_reg[44]_i_1_n_7 ;
  wire \written_reg_reg[44]_i_1_n_8 ;
  wire \written_reg_reg[45]_i_1_n_5 ;
  wire \written_reg_reg[45]_i_1_n_7 ;
  wire \written_reg_reg[45]_i_1_n_8 ;
  wire \written_reg_reg[46]_i_1_n_5 ;
  wire \written_reg_reg[46]_i_1_n_7 ;
  wire \written_reg_reg[46]_i_1_n_8 ;
  wire \written_reg_reg[47]_i_1_n_5 ;
  wire \written_reg_reg[47]_i_1_n_7 ;
  wire \written_reg_reg[47]_i_1_n_8 ;
  wire \written_reg_reg[48]_i_1_n_5 ;
  wire \written_reg_reg[48]_i_1_n_7 ;
  wire \written_reg_reg[48]_i_1_n_8 ;
  wire \written_reg_reg[49]_i_1_n_5 ;
  wire \written_reg_reg[49]_i_1_n_7 ;
  wire \written_reg_reg[49]_i_1_n_8 ;
  wire \written_reg_reg[49]_i_2_n_5 ;
  wire \written_reg_reg[49]_i_2_n_6 ;
  wire \written_reg_reg[49]_i_2_n_7 ;
  wire \written_reg_reg[49]_i_2_n_8 ;
  wire \written_reg_reg[4]_i_1_n_5 ;
  wire \written_reg_reg[4]_i_1_n_7 ;
  wire \written_reg_reg[4]_i_1_n_8 ;
  wire \written_reg_reg[50]_i_1_n_5 ;
  wire \written_reg_reg[50]_i_1_n_7 ;
  wire \written_reg_reg[50]_i_1_n_8 ;
  wire \written_reg_reg[51]_i_1_n_5 ;
  wire \written_reg_reg[51]_i_1_n_7 ;
  wire \written_reg_reg[51]_i_1_n_8 ;
  wire \written_reg_reg[52]_i_1_n_5 ;
  wire \written_reg_reg[52]_i_1_n_7 ;
  wire \written_reg_reg[52]_i_1_n_8 ;
  wire \written_reg_reg[53]_i_1_n_5 ;
  wire \written_reg_reg[53]_i_1_n_7 ;
  wire \written_reg_reg[53]_i_1_n_8 ;
  wire \written_reg_reg[54]_i_1_n_5 ;
  wire \written_reg_reg[54]_i_1_n_7 ;
  wire \written_reg_reg[54]_i_1_n_8 ;
  wire \written_reg_reg[55]_i_1_n_5 ;
  wire \written_reg_reg[55]_i_1_n_7 ;
  wire \written_reg_reg[55]_i_1_n_8 ;
  wire \written_reg_reg[56]_i_1_n_5 ;
  wire \written_reg_reg[56]_i_1_n_7 ;
  wire \written_reg_reg[56]_i_1_n_8 ;
  wire \written_reg_reg[57]_i_1_n_5 ;
  wire \written_reg_reg[57]_i_1_n_7 ;
  wire \written_reg_reg[57]_i_1_n_8 ;
  wire \written_reg_reg[57]_i_2_n_5 ;
  wire \written_reg_reg[57]_i_2_n_6 ;
  wire \written_reg_reg[57]_i_2_n_7 ;
  wire \written_reg_reg[57]_i_2_n_8 ;
  wire \written_reg_reg[58]_i_1_n_5 ;
  wire \written_reg_reg[58]_i_1_n_7 ;
  wire \written_reg_reg[58]_i_1_n_8 ;
  wire \written_reg_reg[59]_i_1_n_5 ;
  wire \written_reg_reg[59]_i_1_n_7 ;
  wire \written_reg_reg[59]_i_1_n_8 ;
  wire \written_reg_reg[5]_i_1_n_5 ;
  wire \written_reg_reg[5]_i_1_n_7 ;
  wire \written_reg_reg[5]_i_1_n_8 ;
  wire \written_reg_reg[60]_i_1_n_5 ;
  wire \written_reg_reg[60]_i_1_n_7 ;
  wire \written_reg_reg[60]_i_1_n_8 ;
  wire \written_reg_reg[61]_i_1_n_5 ;
  wire \written_reg_reg[61]_i_1_n_7 ;
  wire \written_reg_reg[61]_i_1_n_8 ;
  wire \written_reg_reg[62]_i_1_n_5 ;
  wire \written_reg_reg[62]_i_1_n_7 ;
  wire \written_reg_reg[62]_i_1_n_8 ;
  wire \written_reg_reg[63]_i_2_n_5 ;
  wire \written_reg_reg[63]_i_2_n_7 ;
  wire \written_reg_reg[63]_i_2_n_8 ;
  wire \written_reg_reg[63]_i_3_n_5 ;
  wire \written_reg_reg[63]_i_3_n_6 ;
  wire \written_reg_reg[63]_i_3_n_7 ;
  wire \written_reg_reg[63]_i_3_n_8 ;
  wire \written_reg_reg[63]_i_4_n_5 ;
  wire \written_reg_reg[63]_i_4_n_6 ;
  wire \written_reg_reg[63]_i_4_n_7 ;
  wire \written_reg_reg[63]_i_4_n_8 ;
  wire \written_reg_reg[6]_i_1_n_5 ;
  wire \written_reg_reg[6]_i_1_n_7 ;
  wire \written_reg_reg[6]_i_1_n_8 ;
  wire \written_reg_reg[7]_i_1_n_5 ;
  wire \written_reg_reg[7]_i_1_n_7 ;
  wire \written_reg_reg[7]_i_1_n_8 ;
  wire \written_reg_reg[8]_i_1_n_5 ;
  wire \written_reg_reg[8]_i_1_n_7 ;
  wire \written_reg_reg[8]_i_1_n_8 ;
  wire \written_reg_reg[9]_i_1_n_5 ;
  wire \written_reg_reg[9]_i_1_n_7 ;
  wire \written_reg_reg[9]_i_1_n_8 ;
  wire \written_reg_reg[9]_i_2_n_5 ;
  wire \written_reg_reg[9]_i_2_n_6 ;
  wire \written_reg_reg[9]_i_2_n_7 ;
  wire \written_reg_reg[9]_i_2_n_8 ;

  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT5 #(
    .INIT(32'h2020F020)) 
    \SRL_SIG_reg[31][0]_srl32_i_1 
       (.I0(ap_block_pp0_stage0_subdone_grp2_done_reg_i_2_n_5),
        .I1(\SRL_SIG_reg[31][0]_srl32_i_3_n_5 ),
        .I2(fifo_count_full_n),
        .I3(\ap_CS_fsm_reg[3] [2]),
        .I4(\ap_CS_fsm_reg[3] [1]),
        .O(push_0));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[31][0]_srl32_i_2 
       (.I0(empty_reg_308[0]),
        .I1(\ap_CS_fsm_reg[3] [1]),
        .O(in[0]));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT5 #(
    .INIT(32'hDFFFFFFF)) 
    \SRL_SIG_reg[31][0]_srl32_i_3 
       (.I0(fifo_count_full_n),
        .I1(ap_block_pp0_stage0_subdone_grp2_done_reg_reg_n_5),
        .I2(\ap_CS_fsm_reg[3] [1]),
        .I3(\ap_CS_fsm_reg_n_5_[0] ),
        .I4(ap_enable_reg_pp0_iter1),
        .O(\SRL_SIG_reg[31][0]_srl32_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[31][1]_srl32_i_1 
       (.I0(empty_reg_308[1]),
        .I1(\ap_CS_fsm_reg[3] [1]),
        .O(in[1]));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[31][2]_srl32_i_1 
       (.I0(empty_reg_308[2]),
        .I1(\ap_CS_fsm_reg[3] [1]),
        .O(in[2]));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[31][3]_srl32_i_1 
       (.I0(empty_reg_308[3]),
        .I1(\ap_CS_fsm_reg[3] [1]),
        .O(in[3]));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[31][4]_srl32_i_1 
       (.I0(empty_reg_308[4]),
        .I1(\ap_CS_fsm_reg[3] [1]),
        .O(in[4]));
  LUT5 #(
    .INIT(32'h55554445)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg),
        .I4(ap_block_pp0_stage0_subdone),
        .O(ap_NS_fsm[0]));
  LUT5 #(
    .INIT(32'h00000054)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(ap_CS_fsm_pp0_stage1),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT5 #(
    .INIT(32'hAABAAAAA)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(ap_block_pp0_stage0_subdone_grp1_done_reg_i_3_n_5),
        .I1(ap_block_pp0_stage0_subdone_grp2_done_reg_reg_n_5),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(fifo_count_full_n),
        .I4(ap_block_pp0_stage0_subdone_grp2_done_reg_i_2_n_5),
        .O(ap_block_pp0_stage0_subdone));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_5_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage1),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage1),
        .Q(ap_CS_fsm_pp0_stage2),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hB8)) 
    ap_block_pp0_stage0_subdone_grp0_done_reg_i_1
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(ap_block_pp0_stage0_subdone_grp0_done_reg_reg_n_5),
        .O(ap_block_pp0_stage0_subdone_grp0_done_reg_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_block_pp0_stage0_subdone_grp0_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_block_pp0_stage0_subdone_grp0_done_reg_i_1_n_5),
        .Q(ap_block_pp0_stage0_subdone_grp0_done_reg_reg_n_5),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hBA)) 
    ap_block_pp0_stage0_subdone_grp1_done_reg_i_1
       (.I0(ap_rst_n_inv),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(\ap_CS_fsm_reg_n_5_[0] ),
        .O(ap_block_pp0_stage0_subdone_grp2_done_reg));
  LUT3 #(
    .INIT(8'hF4)) 
    ap_block_pp0_stage0_subdone_grp1_done_reg_i_2
       (.I0(ap_block_pp0_stage0_subdone_grp1_done_reg_i_3_n_5),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(ap_block_pp0_stage0_subdone_grp1_done_reg),
        .O(ap_block_pp0_stage0_subdone_grp1_done_reg_i_2_n_5));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    ap_block_pp0_stage0_subdone_grp1_done_reg_i_3
       (.I0(fifo_data_out_full_n),
        .I1(ap_block_pp0_stage0_subdone_grp1_done_reg),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\icmp_ln31_reg_313_reg[0]_0 ),
        .I4(icmp_ln31_1_reg_317),
        .I5(p_vld_reg_321),
        .O(ap_block_pp0_stage0_subdone_grp1_done_reg_i_3_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_block_pp0_stage0_subdone_grp1_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_block_pp0_stage0_subdone_grp1_done_reg_i_2_n_5),
        .Q(ap_block_pp0_stage0_subdone_grp1_done_reg),
        .R(ap_block_pp0_stage0_subdone_grp2_done_reg));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT5 #(
    .INIT(32'hFFFFDF00)) 
    ap_block_pp0_stage0_subdone_grp2_done_reg_i_1
       (.I0(ap_block_pp0_stage0_subdone_grp2_done_reg_i_2_n_5),
        .I1(fifo_count_full_n),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\ap_CS_fsm_reg_n_5_[0] ),
        .I4(ap_block_pp0_stage0_subdone_grp2_done_reg_reg_n_5),
        .O(ap_block_pp0_stage0_subdone_grp2_done_reg_i_1_n_5));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    ap_block_pp0_stage0_subdone_grp2_done_reg_i_2
       (.I0(\icmp_ln37_reg_332_reg_n_5_[0] ),
        .I1(p_vld_reg_321),
        .I2(icmp_ln31_1_reg_317),
        .I3(\icmp_ln31_reg_313_reg[0]_0 ),
        .O(ap_block_pp0_stage0_subdone_grp2_done_reg_i_2_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_block_pp0_stage0_subdone_grp2_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_block_pp0_stage0_subdone_grp2_done_reg_i_1_n_5),
        .Q(ap_block_pp0_stage0_subdone_grp2_done_reg_reg_n_5),
        .R(ap_block_pp0_stage0_subdone_grp2_done_reg));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter0_reg_i_1
       (.I0(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .O(ap_enable_reg_pp0_iter0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0),
        .Q(ap_enable_reg_pp0_iter0_reg),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h470047FFCFCC47FF)) 
    ap_enable_reg_pp0_iter1_i_2__0
       (.I0(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(ap_block_pp0_stage0_subdone),
        .O(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg_reg));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_reg_0),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  FDRE \burst_ctr_2_reg_303_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\burst_ctr_fu_76_reg_n_5_[0] ),
        .Q(\burst_ctr_2_reg_303_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \burst_ctr_2_reg_303_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\burst_ctr_fu_76_reg_n_5_[10] ),
        .Q(\burst_ctr_2_reg_303_reg_n_5_[10] ),
        .R(1'b0));
  FDRE \burst_ctr_2_reg_303_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\burst_ctr_fu_76_reg_n_5_[11] ),
        .Q(\burst_ctr_2_reg_303_reg_n_5_[11] ),
        .R(1'b0));
  FDRE \burst_ctr_2_reg_303_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\burst_ctr_fu_76_reg_n_5_[12] ),
        .Q(\burst_ctr_2_reg_303_reg_n_5_[12] ),
        .R(1'b0));
  FDRE \burst_ctr_2_reg_303_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\burst_ctr_fu_76_reg_n_5_[13] ),
        .Q(\burst_ctr_2_reg_303_reg_n_5_[13] ),
        .R(1'b0));
  FDRE \burst_ctr_2_reg_303_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\burst_ctr_fu_76_reg_n_5_[14] ),
        .Q(\burst_ctr_2_reg_303_reg_n_5_[14] ),
        .R(1'b0));
  FDRE \burst_ctr_2_reg_303_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\burst_ctr_fu_76_reg_n_5_[15] ),
        .Q(\burst_ctr_2_reg_303_reg_n_5_[15] ),
        .R(1'b0));
  FDRE \burst_ctr_2_reg_303_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\burst_ctr_fu_76_reg_n_5_[16] ),
        .Q(\burst_ctr_2_reg_303_reg_n_5_[16] ),
        .R(1'b0));
  FDRE \burst_ctr_2_reg_303_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\burst_ctr_fu_76_reg_n_5_[17] ),
        .Q(\burst_ctr_2_reg_303_reg_n_5_[17] ),
        .R(1'b0));
  FDRE \burst_ctr_2_reg_303_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\burst_ctr_fu_76_reg_n_5_[18] ),
        .Q(\burst_ctr_2_reg_303_reg_n_5_[18] ),
        .R(1'b0));
  FDRE \burst_ctr_2_reg_303_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\burst_ctr_fu_76_reg_n_5_[19] ),
        .Q(\burst_ctr_2_reg_303_reg_n_5_[19] ),
        .R(1'b0));
  FDRE \burst_ctr_2_reg_303_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\burst_ctr_fu_76_reg_n_5_[1] ),
        .Q(\burst_ctr_2_reg_303_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \burst_ctr_2_reg_303_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\burst_ctr_fu_76_reg_n_5_[20] ),
        .Q(\burst_ctr_2_reg_303_reg_n_5_[20] ),
        .R(1'b0));
  FDRE \burst_ctr_2_reg_303_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\burst_ctr_fu_76_reg_n_5_[21] ),
        .Q(\burst_ctr_2_reg_303_reg_n_5_[21] ),
        .R(1'b0));
  FDRE \burst_ctr_2_reg_303_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\burst_ctr_fu_76_reg_n_5_[22] ),
        .Q(\burst_ctr_2_reg_303_reg_n_5_[22] ),
        .R(1'b0));
  FDRE \burst_ctr_2_reg_303_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\burst_ctr_fu_76_reg_n_5_[23] ),
        .Q(\burst_ctr_2_reg_303_reg_n_5_[23] ),
        .R(1'b0));
  FDRE \burst_ctr_2_reg_303_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\burst_ctr_fu_76_reg_n_5_[24] ),
        .Q(\burst_ctr_2_reg_303_reg_n_5_[24] ),
        .R(1'b0));
  FDRE \burst_ctr_2_reg_303_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\burst_ctr_fu_76_reg_n_5_[25] ),
        .Q(\burst_ctr_2_reg_303_reg_n_5_[25] ),
        .R(1'b0));
  FDRE \burst_ctr_2_reg_303_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\burst_ctr_fu_76_reg_n_5_[26] ),
        .Q(\burst_ctr_2_reg_303_reg_n_5_[26] ),
        .R(1'b0));
  FDRE \burst_ctr_2_reg_303_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\burst_ctr_fu_76_reg_n_5_[27] ),
        .Q(\burst_ctr_2_reg_303_reg_n_5_[27] ),
        .R(1'b0));
  FDRE \burst_ctr_2_reg_303_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\burst_ctr_fu_76_reg_n_5_[28] ),
        .Q(\burst_ctr_2_reg_303_reg_n_5_[28] ),
        .R(1'b0));
  FDRE \burst_ctr_2_reg_303_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\burst_ctr_fu_76_reg_n_5_[29] ),
        .Q(\burst_ctr_2_reg_303_reg_n_5_[29] ),
        .R(1'b0));
  FDRE \burst_ctr_2_reg_303_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\burst_ctr_fu_76_reg_n_5_[2] ),
        .Q(\burst_ctr_2_reg_303_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \burst_ctr_2_reg_303_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\burst_ctr_fu_76_reg_n_5_[30] ),
        .Q(\burst_ctr_2_reg_303_reg_n_5_[30] ),
        .R(1'b0));
  FDRE \burst_ctr_2_reg_303_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\burst_ctr_fu_76_reg_n_5_[31] ),
        .Q(\burst_ctr_2_reg_303_reg_n_5_[31] ),
        .R(1'b0));
  FDRE \burst_ctr_2_reg_303_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\burst_ctr_fu_76_reg_n_5_[32] ),
        .Q(\burst_ctr_2_reg_303_reg_n_5_[32] ),
        .R(1'b0));
  FDRE \burst_ctr_2_reg_303_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\burst_ctr_fu_76_reg_n_5_[33] ),
        .Q(\burst_ctr_2_reg_303_reg_n_5_[33] ),
        .R(1'b0));
  FDRE \burst_ctr_2_reg_303_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\burst_ctr_fu_76_reg_n_5_[34] ),
        .Q(\burst_ctr_2_reg_303_reg_n_5_[34] ),
        .R(1'b0));
  FDRE \burst_ctr_2_reg_303_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\burst_ctr_fu_76_reg_n_5_[35] ),
        .Q(\burst_ctr_2_reg_303_reg_n_5_[35] ),
        .R(1'b0));
  FDRE \burst_ctr_2_reg_303_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\burst_ctr_fu_76_reg_n_5_[36] ),
        .Q(\burst_ctr_2_reg_303_reg_n_5_[36] ),
        .R(1'b0));
  FDRE \burst_ctr_2_reg_303_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\burst_ctr_fu_76_reg_n_5_[37] ),
        .Q(\burst_ctr_2_reg_303_reg_n_5_[37] ),
        .R(1'b0));
  FDRE \burst_ctr_2_reg_303_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\burst_ctr_fu_76_reg_n_5_[38] ),
        .Q(\burst_ctr_2_reg_303_reg_n_5_[38] ),
        .R(1'b0));
  FDRE \burst_ctr_2_reg_303_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\burst_ctr_fu_76_reg_n_5_[39] ),
        .Q(\burst_ctr_2_reg_303_reg_n_5_[39] ),
        .R(1'b0));
  FDRE \burst_ctr_2_reg_303_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\burst_ctr_fu_76_reg_n_5_[3] ),
        .Q(\burst_ctr_2_reg_303_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \burst_ctr_2_reg_303_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\burst_ctr_fu_76_reg_n_5_[40] ),
        .Q(\burst_ctr_2_reg_303_reg_n_5_[40] ),
        .R(1'b0));
  FDRE \burst_ctr_2_reg_303_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\burst_ctr_fu_76_reg_n_5_[41] ),
        .Q(\burst_ctr_2_reg_303_reg_n_5_[41] ),
        .R(1'b0));
  FDRE \burst_ctr_2_reg_303_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\burst_ctr_fu_76_reg_n_5_[42] ),
        .Q(\burst_ctr_2_reg_303_reg_n_5_[42] ),
        .R(1'b0));
  FDRE \burst_ctr_2_reg_303_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\burst_ctr_fu_76_reg_n_5_[43] ),
        .Q(\burst_ctr_2_reg_303_reg_n_5_[43] ),
        .R(1'b0));
  FDRE \burst_ctr_2_reg_303_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\burst_ctr_fu_76_reg_n_5_[44] ),
        .Q(\burst_ctr_2_reg_303_reg_n_5_[44] ),
        .R(1'b0));
  FDRE \burst_ctr_2_reg_303_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\burst_ctr_fu_76_reg_n_5_[45] ),
        .Q(\burst_ctr_2_reg_303_reg_n_5_[45] ),
        .R(1'b0));
  FDRE \burst_ctr_2_reg_303_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\burst_ctr_fu_76_reg_n_5_[46] ),
        .Q(\burst_ctr_2_reg_303_reg_n_5_[46] ),
        .R(1'b0));
  FDRE \burst_ctr_2_reg_303_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\burst_ctr_fu_76_reg_n_5_[47] ),
        .Q(\burst_ctr_2_reg_303_reg_n_5_[47] ),
        .R(1'b0));
  FDRE \burst_ctr_2_reg_303_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\burst_ctr_fu_76_reg_n_5_[48] ),
        .Q(\burst_ctr_2_reg_303_reg_n_5_[48] ),
        .R(1'b0));
  FDRE \burst_ctr_2_reg_303_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\burst_ctr_fu_76_reg_n_5_[49] ),
        .Q(\burst_ctr_2_reg_303_reg_n_5_[49] ),
        .R(1'b0));
  FDRE \burst_ctr_2_reg_303_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\burst_ctr_fu_76_reg_n_5_[4] ),
        .Q(\burst_ctr_2_reg_303_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \burst_ctr_2_reg_303_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\burst_ctr_fu_76_reg_n_5_[50] ),
        .Q(\burst_ctr_2_reg_303_reg_n_5_[50] ),
        .R(1'b0));
  FDRE \burst_ctr_2_reg_303_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\burst_ctr_fu_76_reg_n_5_[51] ),
        .Q(\burst_ctr_2_reg_303_reg_n_5_[51] ),
        .R(1'b0));
  FDRE \burst_ctr_2_reg_303_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\burst_ctr_fu_76_reg_n_5_[52] ),
        .Q(\burst_ctr_2_reg_303_reg_n_5_[52] ),
        .R(1'b0));
  FDRE \burst_ctr_2_reg_303_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\burst_ctr_fu_76_reg_n_5_[53] ),
        .Q(\burst_ctr_2_reg_303_reg_n_5_[53] ),
        .R(1'b0));
  FDRE \burst_ctr_2_reg_303_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\burst_ctr_fu_76_reg_n_5_[54] ),
        .Q(\burst_ctr_2_reg_303_reg_n_5_[54] ),
        .R(1'b0));
  FDRE \burst_ctr_2_reg_303_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\burst_ctr_fu_76_reg_n_5_[55] ),
        .Q(\burst_ctr_2_reg_303_reg_n_5_[55] ),
        .R(1'b0));
  FDRE \burst_ctr_2_reg_303_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\burst_ctr_fu_76_reg_n_5_[56] ),
        .Q(\burst_ctr_2_reg_303_reg_n_5_[56] ),
        .R(1'b0));
  FDRE \burst_ctr_2_reg_303_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\burst_ctr_fu_76_reg_n_5_[57] ),
        .Q(\burst_ctr_2_reg_303_reg_n_5_[57] ),
        .R(1'b0));
  FDRE \burst_ctr_2_reg_303_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\burst_ctr_fu_76_reg_n_5_[58] ),
        .Q(\burst_ctr_2_reg_303_reg_n_5_[58] ),
        .R(1'b0));
  FDRE \burst_ctr_2_reg_303_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\burst_ctr_fu_76_reg_n_5_[59] ),
        .Q(\burst_ctr_2_reg_303_reg_n_5_[59] ),
        .R(1'b0));
  FDRE \burst_ctr_2_reg_303_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\burst_ctr_fu_76_reg_n_5_[5] ),
        .Q(\burst_ctr_2_reg_303_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \burst_ctr_2_reg_303_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\burst_ctr_fu_76_reg_n_5_[60] ),
        .Q(\burst_ctr_2_reg_303_reg_n_5_[60] ),
        .R(1'b0));
  FDRE \burst_ctr_2_reg_303_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\burst_ctr_fu_76_reg_n_5_[61] ),
        .Q(\burst_ctr_2_reg_303_reg_n_5_[61] ),
        .R(1'b0));
  FDRE \burst_ctr_2_reg_303_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\burst_ctr_fu_76_reg_n_5_[62] ),
        .Q(\burst_ctr_2_reg_303_reg_n_5_[62] ),
        .R(1'b0));
  FDRE \burst_ctr_2_reg_303_reg[63] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\burst_ctr_fu_76_reg_n_5_[63] ),
        .Q(\burst_ctr_2_reg_303_reg_n_5_[63] ),
        .R(1'b0));
  FDRE \burst_ctr_2_reg_303_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\burst_ctr_fu_76_reg_n_5_[6] ),
        .Q(\burst_ctr_2_reg_303_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \burst_ctr_2_reg_303_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\burst_ctr_fu_76_reg_n_5_[7] ),
        .Q(\burst_ctr_2_reg_303_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \burst_ctr_2_reg_303_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\burst_ctr_fu_76_reg_n_5_[8] ),
        .Q(\burst_ctr_2_reg_303_reg_n_5_[8] ),
        .R(1'b0));
  FDRE \burst_ctr_2_reg_303_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\burst_ctr_fu_76_reg_n_5_[9] ),
        .Q(\burst_ctr_2_reg_303_reg_n_5_[9] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \burst_ctr_fu_76[0]_i_1 
       (.I0(\burst_ctr_2_reg_303_reg_n_5_[0] ),
        .O(trunc_ln25_fu_201_p1[0]));
  FDRE #(
    .INIT(1'b0)) 
    \burst_ctr_fu_76_reg[0] 
       (.C(ap_clk),
        .CE(sel),
        .D(trunc_ln25_fu_201_p1[0]),
        .Q(\burst_ctr_fu_76_reg_n_5_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE #(
    .INIT(1'b0)) 
    \burst_ctr_fu_76_reg[10] 
       (.C(ap_clk),
        .CE(sel),
        .D(trunc_ln25_fu_201_p1[10]),
        .Q(\burst_ctr_fu_76_reg_n_5_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \burst_ctr_fu_76_reg[10]_i_1 
       (.GE(\burst_ctr_fu_76_reg[10]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\burst_ctr_2_reg_303_reg_n_5_[10] ),
        .I4(\burst_ctr_fu_76_reg[9]_i_1_n_7 ),
        .O51(trunc_ln25_fu_201_p1[10]),
        .O52(\burst_ctr_fu_76_reg[10]_i_1_n_7 ),
        .PROP(\burst_ctr_fu_76_reg[10]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \burst_ctr_fu_76_reg[11] 
       (.C(ap_clk),
        .CE(sel),
        .D(trunc_ln25_fu_201_p1[11]),
        .Q(\burst_ctr_fu_76_reg_n_5_[11] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \burst_ctr_fu_76_reg[11]_i_1 
       (.GE(\burst_ctr_fu_76_reg[11]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\burst_ctr_2_reg_303_reg_n_5_[11] ),
        .I4(\burst_ctr_fu_76_reg[17]_i_2_n_5 ),
        .O51(trunc_ln25_fu_201_p1[11]),
        .O52(\burst_ctr_fu_76_reg[11]_i_1_n_7 ),
        .PROP(\burst_ctr_fu_76_reg[11]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \burst_ctr_fu_76_reg[12] 
       (.C(ap_clk),
        .CE(sel),
        .D(trunc_ln25_fu_201_p1[12]),
        .Q(\burst_ctr_fu_76_reg_n_5_[12] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \burst_ctr_fu_76_reg[12]_i_1 
       (.GE(\burst_ctr_fu_76_reg[12]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\burst_ctr_2_reg_303_reg_n_5_[12] ),
        .I4(\burst_ctr_fu_76_reg[11]_i_1_n_7 ),
        .O51(trunc_ln25_fu_201_p1[12]),
        .O52(\burst_ctr_fu_76_reg[12]_i_1_n_7 ),
        .PROP(\burst_ctr_fu_76_reg[12]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \burst_ctr_fu_76_reg[13] 
       (.C(ap_clk),
        .CE(sel),
        .D(trunc_ln25_fu_201_p1[13]),
        .Q(\burst_ctr_fu_76_reg_n_5_[13] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \burst_ctr_fu_76_reg[13]_i_1 
       (.GE(\burst_ctr_fu_76_reg[13]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\burst_ctr_2_reg_303_reg_n_5_[13] ),
        .I4(\burst_ctr_fu_76_reg[17]_i_2_n_6 ),
        .O51(trunc_ln25_fu_201_p1[13]),
        .O52(\burst_ctr_fu_76_reg[13]_i_1_n_7 ),
        .PROP(\burst_ctr_fu_76_reg[13]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \burst_ctr_fu_76_reg[14] 
       (.C(ap_clk),
        .CE(sel),
        .D(trunc_ln25_fu_201_p1[14]),
        .Q(\burst_ctr_fu_76_reg_n_5_[14] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \burst_ctr_fu_76_reg[14]_i_1 
       (.GE(\burst_ctr_fu_76_reg[14]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\burst_ctr_2_reg_303_reg_n_5_[14] ),
        .I4(\burst_ctr_fu_76_reg[13]_i_1_n_7 ),
        .O51(trunc_ln25_fu_201_p1[14]),
        .O52(\burst_ctr_fu_76_reg[14]_i_1_n_7 ),
        .PROP(\burst_ctr_fu_76_reg[14]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \burst_ctr_fu_76_reg[15] 
       (.C(ap_clk),
        .CE(sel),
        .D(trunc_ln25_fu_201_p1[15]),
        .Q(\burst_ctr_fu_76_reg_n_5_[15] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \burst_ctr_fu_76_reg[15]_i_1 
       (.GE(\burst_ctr_fu_76_reg[15]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\burst_ctr_2_reg_303_reg_n_5_[15] ),
        .I4(\burst_ctr_fu_76_reg[17]_i_2_n_7 ),
        .O51(trunc_ln25_fu_201_p1[15]),
        .O52(\burst_ctr_fu_76_reg[15]_i_1_n_7 ),
        .PROP(\burst_ctr_fu_76_reg[15]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \burst_ctr_fu_76_reg[16] 
       (.C(ap_clk),
        .CE(sel),
        .D(trunc_ln25_fu_201_p1[16]),
        .Q(\burst_ctr_fu_76_reg_n_5_[16] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \burst_ctr_fu_76_reg[16]_i_1 
       (.GE(\burst_ctr_fu_76_reg[16]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\burst_ctr_2_reg_303_reg_n_5_[16] ),
        .I4(\burst_ctr_fu_76_reg[15]_i_1_n_7 ),
        .O51(trunc_ln25_fu_201_p1[16]),
        .O52(\burst_ctr_fu_76_reg[16]_i_1_n_7 ),
        .PROP(\burst_ctr_fu_76_reg[16]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \burst_ctr_fu_76_reg[17] 
       (.C(ap_clk),
        .CE(sel),
        .D(trunc_ln25_fu_201_p1[17]),
        .Q(\burst_ctr_fu_76_reg_n_5_[17] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \burst_ctr_fu_76_reg[17]_i_1 
       (.GE(\burst_ctr_fu_76_reg[17]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\burst_ctr_2_reg_303_reg_n_5_[17] ),
        .I4(\burst_ctr_fu_76_reg[17]_i_2_n_8 ),
        .O51(trunc_ln25_fu_201_p1[17]),
        .O52(\burst_ctr_fu_76_reg[17]_i_1_n_7 ),
        .PROP(\burst_ctr_fu_76_reg[17]_i_1_n_8 ));
  LOOKAHEAD8 #(
    .LOOKB("TRUE"),
    .LOOKD("TRUE"),
    .LOOKF("TRUE"),
    .LOOKH("TRUE")) 
    \burst_ctr_fu_76_reg[17]_i_2 
       (.CIN(\burst_ctr_fu_76_reg[9]_i_2_n_8 ),
        .COUTB(\burst_ctr_fu_76_reg[17]_i_2_n_5 ),
        .COUTD(\burst_ctr_fu_76_reg[17]_i_2_n_6 ),
        .COUTF(\burst_ctr_fu_76_reg[17]_i_2_n_7 ),
        .COUTH(\burst_ctr_fu_76_reg[17]_i_2_n_8 ),
        .CYA(\burst_ctr_fu_76_reg[9]_i_1_n_7 ),
        .CYB(\burst_ctr_fu_76_reg[10]_i_1_n_7 ),
        .CYC(\burst_ctr_fu_76_reg[11]_i_1_n_7 ),
        .CYD(\burst_ctr_fu_76_reg[12]_i_1_n_7 ),
        .CYE(\burst_ctr_fu_76_reg[13]_i_1_n_7 ),
        .CYF(\burst_ctr_fu_76_reg[14]_i_1_n_7 ),
        .CYG(\burst_ctr_fu_76_reg[15]_i_1_n_7 ),
        .CYH(\burst_ctr_fu_76_reg[16]_i_1_n_7 ),
        .GEA(\burst_ctr_fu_76_reg[9]_i_1_n_5 ),
        .GEB(\burst_ctr_fu_76_reg[10]_i_1_n_5 ),
        .GEC(\burst_ctr_fu_76_reg[11]_i_1_n_5 ),
        .GED(\burst_ctr_fu_76_reg[12]_i_1_n_5 ),
        .GEE(\burst_ctr_fu_76_reg[13]_i_1_n_5 ),
        .GEF(\burst_ctr_fu_76_reg[14]_i_1_n_5 ),
        .GEG(\burst_ctr_fu_76_reg[15]_i_1_n_5 ),
        .GEH(\burst_ctr_fu_76_reg[16]_i_1_n_5 ),
        .PROPA(\burst_ctr_fu_76_reg[9]_i_1_n_8 ),
        .PROPB(\burst_ctr_fu_76_reg[10]_i_1_n_8 ),
        .PROPC(\burst_ctr_fu_76_reg[11]_i_1_n_8 ),
        .PROPD(\burst_ctr_fu_76_reg[12]_i_1_n_8 ),
        .PROPE(\burst_ctr_fu_76_reg[13]_i_1_n_8 ),
        .PROPF(\burst_ctr_fu_76_reg[14]_i_1_n_8 ),
        .PROPG(\burst_ctr_fu_76_reg[15]_i_1_n_8 ),
        .PROPH(\burst_ctr_fu_76_reg[16]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \burst_ctr_fu_76_reg[18] 
       (.C(ap_clk),
        .CE(sel),
        .D(trunc_ln25_fu_201_p1[18]),
        .Q(\burst_ctr_fu_76_reg_n_5_[18] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \burst_ctr_fu_76_reg[18]_i_1 
       (.GE(\burst_ctr_fu_76_reg[18]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\burst_ctr_2_reg_303_reg_n_5_[18] ),
        .I4(\burst_ctr_fu_76_reg[17]_i_1_n_7 ),
        .O51(trunc_ln25_fu_201_p1[18]),
        .O52(\burst_ctr_fu_76_reg[18]_i_1_n_7 ),
        .PROP(\burst_ctr_fu_76_reg[18]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \burst_ctr_fu_76_reg[19] 
       (.C(ap_clk),
        .CE(sel),
        .D(trunc_ln25_fu_201_p1[19]),
        .Q(\burst_ctr_fu_76_reg_n_5_[19] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \burst_ctr_fu_76_reg[19]_i_1 
       (.GE(\burst_ctr_fu_76_reg[19]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\burst_ctr_2_reg_303_reg_n_5_[19] ),
        .I4(\burst_ctr_fu_76_reg[25]_i_2_n_5 ),
        .O51(trunc_ln25_fu_201_p1[19]),
        .O52(\burst_ctr_fu_76_reg[19]_i_1_n_7 ),
        .PROP(\burst_ctr_fu_76_reg[19]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \burst_ctr_fu_76_reg[1] 
       (.C(ap_clk),
        .CE(sel),
        .D(trunc_ln25_fu_201_p1[1]),
        .Q(\burst_ctr_fu_76_reg_n_5_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \burst_ctr_fu_76_reg[1]_i_1 
       (.GE(\burst_ctr_fu_76_reg[1]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\burst_ctr_2_reg_303_reg_n_5_[1] ),
        .I4(\burst_ctr_2_reg_303_reg_n_5_[0] ),
        .O51(trunc_ln25_fu_201_p1[1]),
        .O52(\burst_ctr_fu_76_reg[1]_i_1_n_7 ),
        .PROP(\burst_ctr_fu_76_reg[1]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \burst_ctr_fu_76_reg[20] 
       (.C(ap_clk),
        .CE(sel),
        .D(trunc_ln25_fu_201_p1[20]),
        .Q(\burst_ctr_fu_76_reg_n_5_[20] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \burst_ctr_fu_76_reg[20]_i_1 
       (.GE(\burst_ctr_fu_76_reg[20]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\burst_ctr_2_reg_303_reg_n_5_[20] ),
        .I4(\burst_ctr_fu_76_reg[19]_i_1_n_7 ),
        .O51(trunc_ln25_fu_201_p1[20]),
        .O52(\burst_ctr_fu_76_reg[20]_i_1_n_7 ),
        .PROP(\burst_ctr_fu_76_reg[20]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \burst_ctr_fu_76_reg[21] 
       (.C(ap_clk),
        .CE(sel),
        .D(trunc_ln25_fu_201_p1[21]),
        .Q(\burst_ctr_fu_76_reg_n_5_[21] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \burst_ctr_fu_76_reg[21]_i_1 
       (.GE(\burst_ctr_fu_76_reg[21]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\burst_ctr_2_reg_303_reg_n_5_[21] ),
        .I4(\burst_ctr_fu_76_reg[25]_i_2_n_6 ),
        .O51(trunc_ln25_fu_201_p1[21]),
        .O52(\burst_ctr_fu_76_reg[21]_i_1_n_7 ),
        .PROP(\burst_ctr_fu_76_reg[21]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \burst_ctr_fu_76_reg[22] 
       (.C(ap_clk),
        .CE(sel),
        .D(trunc_ln25_fu_201_p1[22]),
        .Q(\burst_ctr_fu_76_reg_n_5_[22] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \burst_ctr_fu_76_reg[22]_i_1 
       (.GE(\burst_ctr_fu_76_reg[22]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\burst_ctr_2_reg_303_reg_n_5_[22] ),
        .I4(\burst_ctr_fu_76_reg[21]_i_1_n_7 ),
        .O51(trunc_ln25_fu_201_p1[22]),
        .O52(\burst_ctr_fu_76_reg[22]_i_1_n_7 ),
        .PROP(\burst_ctr_fu_76_reg[22]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \burst_ctr_fu_76_reg[23] 
       (.C(ap_clk),
        .CE(sel),
        .D(trunc_ln25_fu_201_p1[23]),
        .Q(\burst_ctr_fu_76_reg_n_5_[23] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \burst_ctr_fu_76_reg[23]_i_1 
       (.GE(\burst_ctr_fu_76_reg[23]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\burst_ctr_2_reg_303_reg_n_5_[23] ),
        .I4(\burst_ctr_fu_76_reg[25]_i_2_n_7 ),
        .O51(trunc_ln25_fu_201_p1[23]),
        .O52(\burst_ctr_fu_76_reg[23]_i_1_n_7 ),
        .PROP(\burst_ctr_fu_76_reg[23]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \burst_ctr_fu_76_reg[24] 
       (.C(ap_clk),
        .CE(sel),
        .D(trunc_ln25_fu_201_p1[24]),
        .Q(\burst_ctr_fu_76_reg_n_5_[24] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \burst_ctr_fu_76_reg[24]_i_1 
       (.GE(\burst_ctr_fu_76_reg[24]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\burst_ctr_2_reg_303_reg_n_5_[24] ),
        .I4(\burst_ctr_fu_76_reg[23]_i_1_n_7 ),
        .O51(trunc_ln25_fu_201_p1[24]),
        .O52(\burst_ctr_fu_76_reg[24]_i_1_n_7 ),
        .PROP(\burst_ctr_fu_76_reg[24]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \burst_ctr_fu_76_reg[25] 
       (.C(ap_clk),
        .CE(sel),
        .D(trunc_ln25_fu_201_p1[25]),
        .Q(\burst_ctr_fu_76_reg_n_5_[25] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \burst_ctr_fu_76_reg[25]_i_1 
       (.GE(\burst_ctr_fu_76_reg[25]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\burst_ctr_2_reg_303_reg_n_5_[25] ),
        .I4(\burst_ctr_fu_76_reg[25]_i_2_n_8 ),
        .O51(trunc_ln25_fu_201_p1[25]),
        .O52(\burst_ctr_fu_76_reg[25]_i_1_n_7 ),
        .PROP(\burst_ctr_fu_76_reg[25]_i_1_n_8 ));
  LOOKAHEAD8 #(
    .LOOKB("TRUE"),
    .LOOKD("TRUE"),
    .LOOKF("TRUE"),
    .LOOKH("TRUE")) 
    \burst_ctr_fu_76_reg[25]_i_2 
       (.CIN(\burst_ctr_fu_76_reg[17]_i_2_n_8 ),
        .COUTB(\burst_ctr_fu_76_reg[25]_i_2_n_5 ),
        .COUTD(\burst_ctr_fu_76_reg[25]_i_2_n_6 ),
        .COUTF(\burst_ctr_fu_76_reg[25]_i_2_n_7 ),
        .COUTH(\burst_ctr_fu_76_reg[25]_i_2_n_8 ),
        .CYA(\burst_ctr_fu_76_reg[17]_i_1_n_7 ),
        .CYB(\burst_ctr_fu_76_reg[18]_i_1_n_7 ),
        .CYC(\burst_ctr_fu_76_reg[19]_i_1_n_7 ),
        .CYD(\burst_ctr_fu_76_reg[20]_i_1_n_7 ),
        .CYE(\burst_ctr_fu_76_reg[21]_i_1_n_7 ),
        .CYF(\burst_ctr_fu_76_reg[22]_i_1_n_7 ),
        .CYG(\burst_ctr_fu_76_reg[23]_i_1_n_7 ),
        .CYH(\burst_ctr_fu_76_reg[24]_i_1_n_7 ),
        .GEA(\burst_ctr_fu_76_reg[17]_i_1_n_5 ),
        .GEB(\burst_ctr_fu_76_reg[18]_i_1_n_5 ),
        .GEC(\burst_ctr_fu_76_reg[19]_i_1_n_5 ),
        .GED(\burst_ctr_fu_76_reg[20]_i_1_n_5 ),
        .GEE(\burst_ctr_fu_76_reg[21]_i_1_n_5 ),
        .GEF(\burst_ctr_fu_76_reg[22]_i_1_n_5 ),
        .GEG(\burst_ctr_fu_76_reg[23]_i_1_n_5 ),
        .GEH(\burst_ctr_fu_76_reg[24]_i_1_n_5 ),
        .PROPA(\burst_ctr_fu_76_reg[17]_i_1_n_8 ),
        .PROPB(\burst_ctr_fu_76_reg[18]_i_1_n_8 ),
        .PROPC(\burst_ctr_fu_76_reg[19]_i_1_n_8 ),
        .PROPD(\burst_ctr_fu_76_reg[20]_i_1_n_8 ),
        .PROPE(\burst_ctr_fu_76_reg[21]_i_1_n_8 ),
        .PROPF(\burst_ctr_fu_76_reg[22]_i_1_n_8 ),
        .PROPG(\burst_ctr_fu_76_reg[23]_i_1_n_8 ),
        .PROPH(\burst_ctr_fu_76_reg[24]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \burst_ctr_fu_76_reg[26] 
       (.C(ap_clk),
        .CE(sel),
        .D(trunc_ln25_fu_201_p1[26]),
        .Q(\burst_ctr_fu_76_reg_n_5_[26] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \burst_ctr_fu_76_reg[26]_i_1 
       (.GE(\burst_ctr_fu_76_reg[26]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\burst_ctr_2_reg_303_reg_n_5_[26] ),
        .I4(\burst_ctr_fu_76_reg[25]_i_1_n_7 ),
        .O51(trunc_ln25_fu_201_p1[26]),
        .O52(\burst_ctr_fu_76_reg[26]_i_1_n_7 ),
        .PROP(\burst_ctr_fu_76_reg[26]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \burst_ctr_fu_76_reg[27] 
       (.C(ap_clk),
        .CE(sel),
        .D(trunc_ln25_fu_201_p1[27]),
        .Q(\burst_ctr_fu_76_reg_n_5_[27] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \burst_ctr_fu_76_reg[27]_i_1 
       (.GE(\burst_ctr_fu_76_reg[27]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\burst_ctr_2_reg_303_reg_n_5_[27] ),
        .I4(\burst_ctr_fu_76_reg[33]_i_2_n_5 ),
        .O51(trunc_ln25_fu_201_p1[27]),
        .O52(\burst_ctr_fu_76_reg[27]_i_1_n_7 ),
        .PROP(\burst_ctr_fu_76_reg[27]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \burst_ctr_fu_76_reg[28] 
       (.C(ap_clk),
        .CE(sel),
        .D(trunc_ln25_fu_201_p1[28]),
        .Q(\burst_ctr_fu_76_reg_n_5_[28] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \burst_ctr_fu_76_reg[28]_i_1 
       (.GE(\burst_ctr_fu_76_reg[28]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\burst_ctr_2_reg_303_reg_n_5_[28] ),
        .I4(\burst_ctr_fu_76_reg[27]_i_1_n_7 ),
        .O51(trunc_ln25_fu_201_p1[28]),
        .O52(\burst_ctr_fu_76_reg[28]_i_1_n_7 ),
        .PROP(\burst_ctr_fu_76_reg[28]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \burst_ctr_fu_76_reg[29] 
       (.C(ap_clk),
        .CE(sel),
        .D(trunc_ln25_fu_201_p1[29]),
        .Q(\burst_ctr_fu_76_reg_n_5_[29] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \burst_ctr_fu_76_reg[29]_i_1 
       (.GE(\burst_ctr_fu_76_reg[29]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\burst_ctr_2_reg_303_reg_n_5_[29] ),
        .I4(\burst_ctr_fu_76_reg[33]_i_2_n_6 ),
        .O51(trunc_ln25_fu_201_p1[29]),
        .O52(\burst_ctr_fu_76_reg[29]_i_1_n_7 ),
        .PROP(\burst_ctr_fu_76_reg[29]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \burst_ctr_fu_76_reg[2] 
       (.C(ap_clk),
        .CE(sel),
        .D(trunc_ln25_fu_201_p1[2]),
        .Q(\burst_ctr_fu_76_reg_n_5_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \burst_ctr_fu_76_reg[2]_i_1 
       (.GE(\burst_ctr_fu_76_reg[2]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\burst_ctr_2_reg_303_reg_n_5_[2] ),
        .I4(\burst_ctr_fu_76_reg[1]_i_1_n_7 ),
        .O51(trunc_ln25_fu_201_p1[2]),
        .O52(\burst_ctr_fu_76_reg[2]_i_1_n_7 ),
        .PROP(\burst_ctr_fu_76_reg[2]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \burst_ctr_fu_76_reg[30] 
       (.C(ap_clk),
        .CE(sel),
        .D(trunc_ln25_fu_201_p1[30]),
        .Q(\burst_ctr_fu_76_reg_n_5_[30] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \burst_ctr_fu_76_reg[30]_i_1 
       (.GE(\burst_ctr_fu_76_reg[30]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\burst_ctr_2_reg_303_reg_n_5_[30] ),
        .I4(\burst_ctr_fu_76_reg[29]_i_1_n_7 ),
        .O51(trunc_ln25_fu_201_p1[30]),
        .O52(\burst_ctr_fu_76_reg[30]_i_1_n_7 ),
        .PROP(\burst_ctr_fu_76_reg[30]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \burst_ctr_fu_76_reg[31] 
       (.C(ap_clk),
        .CE(sel),
        .D(trunc_ln25_fu_201_p1[31]),
        .Q(\burst_ctr_fu_76_reg_n_5_[31] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \burst_ctr_fu_76_reg[31]_i_1 
       (.GE(\burst_ctr_fu_76_reg[31]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\burst_ctr_2_reg_303_reg_n_5_[31] ),
        .I4(\burst_ctr_fu_76_reg[33]_i_2_n_7 ),
        .O51(trunc_ln25_fu_201_p1[31]),
        .O52(\burst_ctr_fu_76_reg[31]_i_1_n_7 ),
        .PROP(\burst_ctr_fu_76_reg[31]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \burst_ctr_fu_76_reg[32] 
       (.C(ap_clk),
        .CE(sel),
        .D(trunc_ln25_fu_201_p1[32]),
        .Q(\burst_ctr_fu_76_reg_n_5_[32] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \burst_ctr_fu_76_reg[32]_i_1 
       (.GE(\burst_ctr_fu_76_reg[32]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\burst_ctr_2_reg_303_reg_n_5_[32] ),
        .I4(\burst_ctr_fu_76_reg[31]_i_1_n_7 ),
        .O51(trunc_ln25_fu_201_p1[32]),
        .O52(\burst_ctr_fu_76_reg[32]_i_1_n_7 ),
        .PROP(\burst_ctr_fu_76_reg[32]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \burst_ctr_fu_76_reg[33] 
       (.C(ap_clk),
        .CE(sel),
        .D(trunc_ln25_fu_201_p1[33]),
        .Q(\burst_ctr_fu_76_reg_n_5_[33] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \burst_ctr_fu_76_reg[33]_i_1 
       (.GE(\burst_ctr_fu_76_reg[33]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\burst_ctr_2_reg_303_reg_n_5_[33] ),
        .I4(\burst_ctr_fu_76_reg[33]_i_2_n_8 ),
        .O51(trunc_ln25_fu_201_p1[33]),
        .O52(\burst_ctr_fu_76_reg[33]_i_1_n_7 ),
        .PROP(\burst_ctr_fu_76_reg[33]_i_1_n_8 ));
  LOOKAHEAD8 #(
    .LOOKB("TRUE"),
    .LOOKD("TRUE"),
    .LOOKF("TRUE"),
    .LOOKH("TRUE")) 
    \burst_ctr_fu_76_reg[33]_i_2 
       (.CIN(\burst_ctr_fu_76_reg[25]_i_2_n_8 ),
        .COUTB(\burst_ctr_fu_76_reg[33]_i_2_n_5 ),
        .COUTD(\burst_ctr_fu_76_reg[33]_i_2_n_6 ),
        .COUTF(\burst_ctr_fu_76_reg[33]_i_2_n_7 ),
        .COUTH(\burst_ctr_fu_76_reg[33]_i_2_n_8 ),
        .CYA(\burst_ctr_fu_76_reg[25]_i_1_n_7 ),
        .CYB(\burst_ctr_fu_76_reg[26]_i_1_n_7 ),
        .CYC(\burst_ctr_fu_76_reg[27]_i_1_n_7 ),
        .CYD(\burst_ctr_fu_76_reg[28]_i_1_n_7 ),
        .CYE(\burst_ctr_fu_76_reg[29]_i_1_n_7 ),
        .CYF(\burst_ctr_fu_76_reg[30]_i_1_n_7 ),
        .CYG(\burst_ctr_fu_76_reg[31]_i_1_n_7 ),
        .CYH(\burst_ctr_fu_76_reg[32]_i_1_n_7 ),
        .GEA(\burst_ctr_fu_76_reg[25]_i_1_n_5 ),
        .GEB(\burst_ctr_fu_76_reg[26]_i_1_n_5 ),
        .GEC(\burst_ctr_fu_76_reg[27]_i_1_n_5 ),
        .GED(\burst_ctr_fu_76_reg[28]_i_1_n_5 ),
        .GEE(\burst_ctr_fu_76_reg[29]_i_1_n_5 ),
        .GEF(\burst_ctr_fu_76_reg[30]_i_1_n_5 ),
        .GEG(\burst_ctr_fu_76_reg[31]_i_1_n_5 ),
        .GEH(\burst_ctr_fu_76_reg[32]_i_1_n_5 ),
        .PROPA(\burst_ctr_fu_76_reg[25]_i_1_n_8 ),
        .PROPB(\burst_ctr_fu_76_reg[26]_i_1_n_8 ),
        .PROPC(\burst_ctr_fu_76_reg[27]_i_1_n_8 ),
        .PROPD(\burst_ctr_fu_76_reg[28]_i_1_n_8 ),
        .PROPE(\burst_ctr_fu_76_reg[29]_i_1_n_8 ),
        .PROPF(\burst_ctr_fu_76_reg[30]_i_1_n_8 ),
        .PROPG(\burst_ctr_fu_76_reg[31]_i_1_n_8 ),
        .PROPH(\burst_ctr_fu_76_reg[32]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \burst_ctr_fu_76_reg[34] 
       (.C(ap_clk),
        .CE(sel),
        .D(trunc_ln25_fu_201_p1[34]),
        .Q(\burst_ctr_fu_76_reg_n_5_[34] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \burst_ctr_fu_76_reg[34]_i_1 
       (.GE(\burst_ctr_fu_76_reg[34]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\burst_ctr_2_reg_303_reg_n_5_[34] ),
        .I4(\burst_ctr_fu_76_reg[33]_i_1_n_7 ),
        .O51(trunc_ln25_fu_201_p1[34]),
        .O52(\burst_ctr_fu_76_reg[34]_i_1_n_7 ),
        .PROP(\burst_ctr_fu_76_reg[34]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \burst_ctr_fu_76_reg[35] 
       (.C(ap_clk),
        .CE(sel),
        .D(trunc_ln25_fu_201_p1[35]),
        .Q(\burst_ctr_fu_76_reg_n_5_[35] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \burst_ctr_fu_76_reg[35]_i_1 
       (.GE(\burst_ctr_fu_76_reg[35]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\burst_ctr_2_reg_303_reg_n_5_[35] ),
        .I4(\burst_ctr_fu_76_reg[41]_i_2_n_5 ),
        .O51(trunc_ln25_fu_201_p1[35]),
        .O52(\burst_ctr_fu_76_reg[35]_i_1_n_7 ),
        .PROP(\burst_ctr_fu_76_reg[35]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \burst_ctr_fu_76_reg[36] 
       (.C(ap_clk),
        .CE(sel),
        .D(trunc_ln25_fu_201_p1[36]),
        .Q(\burst_ctr_fu_76_reg_n_5_[36] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \burst_ctr_fu_76_reg[36]_i_1 
       (.GE(\burst_ctr_fu_76_reg[36]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\burst_ctr_2_reg_303_reg_n_5_[36] ),
        .I4(\burst_ctr_fu_76_reg[35]_i_1_n_7 ),
        .O51(trunc_ln25_fu_201_p1[36]),
        .O52(\burst_ctr_fu_76_reg[36]_i_1_n_7 ),
        .PROP(\burst_ctr_fu_76_reg[36]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \burst_ctr_fu_76_reg[37] 
       (.C(ap_clk),
        .CE(sel),
        .D(trunc_ln25_fu_201_p1[37]),
        .Q(\burst_ctr_fu_76_reg_n_5_[37] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \burst_ctr_fu_76_reg[37]_i_1 
       (.GE(\burst_ctr_fu_76_reg[37]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\burst_ctr_2_reg_303_reg_n_5_[37] ),
        .I4(\burst_ctr_fu_76_reg[41]_i_2_n_6 ),
        .O51(trunc_ln25_fu_201_p1[37]),
        .O52(\burst_ctr_fu_76_reg[37]_i_1_n_7 ),
        .PROP(\burst_ctr_fu_76_reg[37]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \burst_ctr_fu_76_reg[38] 
       (.C(ap_clk),
        .CE(sel),
        .D(trunc_ln25_fu_201_p1[38]),
        .Q(\burst_ctr_fu_76_reg_n_5_[38] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \burst_ctr_fu_76_reg[38]_i_1 
       (.GE(\burst_ctr_fu_76_reg[38]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\burst_ctr_2_reg_303_reg_n_5_[38] ),
        .I4(\burst_ctr_fu_76_reg[37]_i_1_n_7 ),
        .O51(trunc_ln25_fu_201_p1[38]),
        .O52(\burst_ctr_fu_76_reg[38]_i_1_n_7 ),
        .PROP(\burst_ctr_fu_76_reg[38]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \burst_ctr_fu_76_reg[39] 
       (.C(ap_clk),
        .CE(sel),
        .D(trunc_ln25_fu_201_p1[39]),
        .Q(\burst_ctr_fu_76_reg_n_5_[39] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \burst_ctr_fu_76_reg[39]_i_1 
       (.GE(\burst_ctr_fu_76_reg[39]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\burst_ctr_2_reg_303_reg_n_5_[39] ),
        .I4(\burst_ctr_fu_76_reg[41]_i_2_n_7 ),
        .O51(trunc_ln25_fu_201_p1[39]),
        .O52(\burst_ctr_fu_76_reg[39]_i_1_n_7 ),
        .PROP(\burst_ctr_fu_76_reg[39]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \burst_ctr_fu_76_reg[3] 
       (.C(ap_clk),
        .CE(sel),
        .D(trunc_ln25_fu_201_p1[3]),
        .Q(\burst_ctr_fu_76_reg_n_5_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \burst_ctr_fu_76_reg[3]_i_1 
       (.GE(\burst_ctr_fu_76_reg[3]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\burst_ctr_2_reg_303_reg_n_5_[3] ),
        .I4(\burst_ctr_fu_76_reg[9]_i_2_n_5 ),
        .O51(trunc_ln25_fu_201_p1[3]),
        .O52(\burst_ctr_fu_76_reg[3]_i_1_n_7 ),
        .PROP(\burst_ctr_fu_76_reg[3]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \burst_ctr_fu_76_reg[40] 
       (.C(ap_clk),
        .CE(sel),
        .D(trunc_ln25_fu_201_p1[40]),
        .Q(\burst_ctr_fu_76_reg_n_5_[40] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \burst_ctr_fu_76_reg[40]_i_1 
       (.GE(\burst_ctr_fu_76_reg[40]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\burst_ctr_2_reg_303_reg_n_5_[40] ),
        .I4(\burst_ctr_fu_76_reg[39]_i_1_n_7 ),
        .O51(trunc_ln25_fu_201_p1[40]),
        .O52(\burst_ctr_fu_76_reg[40]_i_1_n_7 ),
        .PROP(\burst_ctr_fu_76_reg[40]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \burst_ctr_fu_76_reg[41] 
       (.C(ap_clk),
        .CE(sel),
        .D(trunc_ln25_fu_201_p1[41]),
        .Q(\burst_ctr_fu_76_reg_n_5_[41] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \burst_ctr_fu_76_reg[41]_i_1 
       (.GE(\burst_ctr_fu_76_reg[41]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\burst_ctr_2_reg_303_reg_n_5_[41] ),
        .I4(\burst_ctr_fu_76_reg[41]_i_2_n_8 ),
        .O51(trunc_ln25_fu_201_p1[41]),
        .O52(\burst_ctr_fu_76_reg[41]_i_1_n_7 ),
        .PROP(\burst_ctr_fu_76_reg[41]_i_1_n_8 ));
  LOOKAHEAD8 #(
    .LOOKB("TRUE"),
    .LOOKD("TRUE"),
    .LOOKF("TRUE"),
    .LOOKH("TRUE")) 
    \burst_ctr_fu_76_reg[41]_i_2 
       (.CIN(\burst_ctr_fu_76_reg[33]_i_2_n_8 ),
        .COUTB(\burst_ctr_fu_76_reg[41]_i_2_n_5 ),
        .COUTD(\burst_ctr_fu_76_reg[41]_i_2_n_6 ),
        .COUTF(\burst_ctr_fu_76_reg[41]_i_2_n_7 ),
        .COUTH(\burst_ctr_fu_76_reg[41]_i_2_n_8 ),
        .CYA(\burst_ctr_fu_76_reg[33]_i_1_n_7 ),
        .CYB(\burst_ctr_fu_76_reg[34]_i_1_n_7 ),
        .CYC(\burst_ctr_fu_76_reg[35]_i_1_n_7 ),
        .CYD(\burst_ctr_fu_76_reg[36]_i_1_n_7 ),
        .CYE(\burst_ctr_fu_76_reg[37]_i_1_n_7 ),
        .CYF(\burst_ctr_fu_76_reg[38]_i_1_n_7 ),
        .CYG(\burst_ctr_fu_76_reg[39]_i_1_n_7 ),
        .CYH(\burst_ctr_fu_76_reg[40]_i_1_n_7 ),
        .GEA(\burst_ctr_fu_76_reg[33]_i_1_n_5 ),
        .GEB(\burst_ctr_fu_76_reg[34]_i_1_n_5 ),
        .GEC(\burst_ctr_fu_76_reg[35]_i_1_n_5 ),
        .GED(\burst_ctr_fu_76_reg[36]_i_1_n_5 ),
        .GEE(\burst_ctr_fu_76_reg[37]_i_1_n_5 ),
        .GEF(\burst_ctr_fu_76_reg[38]_i_1_n_5 ),
        .GEG(\burst_ctr_fu_76_reg[39]_i_1_n_5 ),
        .GEH(\burst_ctr_fu_76_reg[40]_i_1_n_5 ),
        .PROPA(\burst_ctr_fu_76_reg[33]_i_1_n_8 ),
        .PROPB(\burst_ctr_fu_76_reg[34]_i_1_n_8 ),
        .PROPC(\burst_ctr_fu_76_reg[35]_i_1_n_8 ),
        .PROPD(\burst_ctr_fu_76_reg[36]_i_1_n_8 ),
        .PROPE(\burst_ctr_fu_76_reg[37]_i_1_n_8 ),
        .PROPF(\burst_ctr_fu_76_reg[38]_i_1_n_8 ),
        .PROPG(\burst_ctr_fu_76_reg[39]_i_1_n_8 ),
        .PROPH(\burst_ctr_fu_76_reg[40]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \burst_ctr_fu_76_reg[42] 
       (.C(ap_clk),
        .CE(sel),
        .D(trunc_ln25_fu_201_p1[42]),
        .Q(\burst_ctr_fu_76_reg_n_5_[42] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \burst_ctr_fu_76_reg[42]_i_1 
       (.GE(\burst_ctr_fu_76_reg[42]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\burst_ctr_2_reg_303_reg_n_5_[42] ),
        .I4(\burst_ctr_fu_76_reg[41]_i_1_n_7 ),
        .O51(trunc_ln25_fu_201_p1[42]),
        .O52(\burst_ctr_fu_76_reg[42]_i_1_n_7 ),
        .PROP(\burst_ctr_fu_76_reg[42]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \burst_ctr_fu_76_reg[43] 
       (.C(ap_clk),
        .CE(sel),
        .D(trunc_ln25_fu_201_p1[43]),
        .Q(\burst_ctr_fu_76_reg_n_5_[43] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \burst_ctr_fu_76_reg[43]_i_1 
       (.GE(\burst_ctr_fu_76_reg[43]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\burst_ctr_2_reg_303_reg_n_5_[43] ),
        .I4(\burst_ctr_fu_76_reg[49]_i_2_n_5 ),
        .O51(trunc_ln25_fu_201_p1[43]),
        .O52(\burst_ctr_fu_76_reg[43]_i_1_n_7 ),
        .PROP(\burst_ctr_fu_76_reg[43]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \burst_ctr_fu_76_reg[44] 
       (.C(ap_clk),
        .CE(sel),
        .D(trunc_ln25_fu_201_p1[44]),
        .Q(\burst_ctr_fu_76_reg_n_5_[44] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \burst_ctr_fu_76_reg[44]_i_1 
       (.GE(\burst_ctr_fu_76_reg[44]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\burst_ctr_2_reg_303_reg_n_5_[44] ),
        .I4(\burst_ctr_fu_76_reg[43]_i_1_n_7 ),
        .O51(trunc_ln25_fu_201_p1[44]),
        .O52(\burst_ctr_fu_76_reg[44]_i_1_n_7 ),
        .PROP(\burst_ctr_fu_76_reg[44]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \burst_ctr_fu_76_reg[45] 
       (.C(ap_clk),
        .CE(sel),
        .D(trunc_ln25_fu_201_p1[45]),
        .Q(\burst_ctr_fu_76_reg_n_5_[45] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \burst_ctr_fu_76_reg[45]_i_1 
       (.GE(\burst_ctr_fu_76_reg[45]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\burst_ctr_2_reg_303_reg_n_5_[45] ),
        .I4(\burst_ctr_fu_76_reg[49]_i_2_n_6 ),
        .O51(trunc_ln25_fu_201_p1[45]),
        .O52(\burst_ctr_fu_76_reg[45]_i_1_n_7 ),
        .PROP(\burst_ctr_fu_76_reg[45]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \burst_ctr_fu_76_reg[46] 
       (.C(ap_clk),
        .CE(sel),
        .D(trunc_ln25_fu_201_p1[46]),
        .Q(\burst_ctr_fu_76_reg_n_5_[46] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \burst_ctr_fu_76_reg[46]_i_1 
       (.GE(\burst_ctr_fu_76_reg[46]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\burst_ctr_2_reg_303_reg_n_5_[46] ),
        .I4(\burst_ctr_fu_76_reg[45]_i_1_n_7 ),
        .O51(trunc_ln25_fu_201_p1[46]),
        .O52(\burst_ctr_fu_76_reg[46]_i_1_n_7 ),
        .PROP(\burst_ctr_fu_76_reg[46]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \burst_ctr_fu_76_reg[47] 
       (.C(ap_clk),
        .CE(sel),
        .D(trunc_ln25_fu_201_p1[47]),
        .Q(\burst_ctr_fu_76_reg_n_5_[47] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \burst_ctr_fu_76_reg[47]_i_1 
       (.GE(\burst_ctr_fu_76_reg[47]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\burst_ctr_2_reg_303_reg_n_5_[47] ),
        .I4(\burst_ctr_fu_76_reg[49]_i_2_n_7 ),
        .O51(trunc_ln25_fu_201_p1[47]),
        .O52(\burst_ctr_fu_76_reg[47]_i_1_n_7 ),
        .PROP(\burst_ctr_fu_76_reg[47]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \burst_ctr_fu_76_reg[48] 
       (.C(ap_clk),
        .CE(sel),
        .D(trunc_ln25_fu_201_p1[48]),
        .Q(\burst_ctr_fu_76_reg_n_5_[48] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \burst_ctr_fu_76_reg[48]_i_1 
       (.GE(\burst_ctr_fu_76_reg[48]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\burst_ctr_2_reg_303_reg_n_5_[48] ),
        .I4(\burst_ctr_fu_76_reg[47]_i_1_n_7 ),
        .O51(trunc_ln25_fu_201_p1[48]),
        .O52(\burst_ctr_fu_76_reg[48]_i_1_n_7 ),
        .PROP(\burst_ctr_fu_76_reg[48]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \burst_ctr_fu_76_reg[49] 
       (.C(ap_clk),
        .CE(sel),
        .D(trunc_ln25_fu_201_p1[49]),
        .Q(\burst_ctr_fu_76_reg_n_5_[49] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \burst_ctr_fu_76_reg[49]_i_1 
       (.GE(\burst_ctr_fu_76_reg[49]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\burst_ctr_2_reg_303_reg_n_5_[49] ),
        .I4(\burst_ctr_fu_76_reg[49]_i_2_n_8 ),
        .O51(trunc_ln25_fu_201_p1[49]),
        .O52(\burst_ctr_fu_76_reg[49]_i_1_n_7 ),
        .PROP(\burst_ctr_fu_76_reg[49]_i_1_n_8 ));
  LOOKAHEAD8 #(
    .LOOKB("TRUE"),
    .LOOKD("TRUE"),
    .LOOKF("TRUE"),
    .LOOKH("TRUE")) 
    \burst_ctr_fu_76_reg[49]_i_2 
       (.CIN(\burst_ctr_fu_76_reg[41]_i_2_n_8 ),
        .COUTB(\burst_ctr_fu_76_reg[49]_i_2_n_5 ),
        .COUTD(\burst_ctr_fu_76_reg[49]_i_2_n_6 ),
        .COUTF(\burst_ctr_fu_76_reg[49]_i_2_n_7 ),
        .COUTH(\burst_ctr_fu_76_reg[49]_i_2_n_8 ),
        .CYA(\burst_ctr_fu_76_reg[41]_i_1_n_7 ),
        .CYB(\burst_ctr_fu_76_reg[42]_i_1_n_7 ),
        .CYC(\burst_ctr_fu_76_reg[43]_i_1_n_7 ),
        .CYD(\burst_ctr_fu_76_reg[44]_i_1_n_7 ),
        .CYE(\burst_ctr_fu_76_reg[45]_i_1_n_7 ),
        .CYF(\burst_ctr_fu_76_reg[46]_i_1_n_7 ),
        .CYG(\burst_ctr_fu_76_reg[47]_i_1_n_7 ),
        .CYH(\burst_ctr_fu_76_reg[48]_i_1_n_7 ),
        .GEA(\burst_ctr_fu_76_reg[41]_i_1_n_5 ),
        .GEB(\burst_ctr_fu_76_reg[42]_i_1_n_5 ),
        .GEC(\burst_ctr_fu_76_reg[43]_i_1_n_5 ),
        .GED(\burst_ctr_fu_76_reg[44]_i_1_n_5 ),
        .GEE(\burst_ctr_fu_76_reg[45]_i_1_n_5 ),
        .GEF(\burst_ctr_fu_76_reg[46]_i_1_n_5 ),
        .GEG(\burst_ctr_fu_76_reg[47]_i_1_n_5 ),
        .GEH(\burst_ctr_fu_76_reg[48]_i_1_n_5 ),
        .PROPA(\burst_ctr_fu_76_reg[41]_i_1_n_8 ),
        .PROPB(\burst_ctr_fu_76_reg[42]_i_1_n_8 ),
        .PROPC(\burst_ctr_fu_76_reg[43]_i_1_n_8 ),
        .PROPD(\burst_ctr_fu_76_reg[44]_i_1_n_8 ),
        .PROPE(\burst_ctr_fu_76_reg[45]_i_1_n_8 ),
        .PROPF(\burst_ctr_fu_76_reg[46]_i_1_n_8 ),
        .PROPG(\burst_ctr_fu_76_reg[47]_i_1_n_8 ),
        .PROPH(\burst_ctr_fu_76_reg[48]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \burst_ctr_fu_76_reg[4] 
       (.C(ap_clk),
        .CE(sel),
        .D(trunc_ln25_fu_201_p1[4]),
        .Q(\burst_ctr_fu_76_reg_n_5_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \burst_ctr_fu_76_reg[4]_i_1 
       (.GE(\burst_ctr_fu_76_reg[4]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\burst_ctr_2_reg_303_reg_n_5_[4] ),
        .I4(\burst_ctr_fu_76_reg[3]_i_1_n_7 ),
        .O51(trunc_ln25_fu_201_p1[4]),
        .O52(\burst_ctr_fu_76_reg[4]_i_1_n_7 ),
        .PROP(\burst_ctr_fu_76_reg[4]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \burst_ctr_fu_76_reg[50] 
       (.C(ap_clk),
        .CE(sel),
        .D(trunc_ln25_fu_201_p1[50]),
        .Q(\burst_ctr_fu_76_reg_n_5_[50] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \burst_ctr_fu_76_reg[50]_i_1 
       (.GE(\burst_ctr_fu_76_reg[50]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\burst_ctr_2_reg_303_reg_n_5_[50] ),
        .I4(\burst_ctr_fu_76_reg[49]_i_1_n_7 ),
        .O51(trunc_ln25_fu_201_p1[50]),
        .O52(\burst_ctr_fu_76_reg[50]_i_1_n_7 ),
        .PROP(\burst_ctr_fu_76_reg[50]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \burst_ctr_fu_76_reg[51] 
       (.C(ap_clk),
        .CE(sel),
        .D(trunc_ln25_fu_201_p1[51]),
        .Q(\burst_ctr_fu_76_reg_n_5_[51] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \burst_ctr_fu_76_reg[51]_i_1 
       (.GE(\burst_ctr_fu_76_reg[51]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\burst_ctr_2_reg_303_reg_n_5_[51] ),
        .I4(\burst_ctr_fu_76_reg[57]_i_2_n_5 ),
        .O51(trunc_ln25_fu_201_p1[51]),
        .O52(\burst_ctr_fu_76_reg[51]_i_1_n_7 ),
        .PROP(\burst_ctr_fu_76_reg[51]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \burst_ctr_fu_76_reg[52] 
       (.C(ap_clk),
        .CE(sel),
        .D(trunc_ln25_fu_201_p1[52]),
        .Q(\burst_ctr_fu_76_reg_n_5_[52] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \burst_ctr_fu_76_reg[52]_i_1 
       (.GE(\burst_ctr_fu_76_reg[52]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\burst_ctr_2_reg_303_reg_n_5_[52] ),
        .I4(\burst_ctr_fu_76_reg[51]_i_1_n_7 ),
        .O51(trunc_ln25_fu_201_p1[52]),
        .O52(\burst_ctr_fu_76_reg[52]_i_1_n_7 ),
        .PROP(\burst_ctr_fu_76_reg[52]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \burst_ctr_fu_76_reg[53] 
       (.C(ap_clk),
        .CE(sel),
        .D(trunc_ln25_fu_201_p1[53]),
        .Q(\burst_ctr_fu_76_reg_n_5_[53] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \burst_ctr_fu_76_reg[53]_i_1 
       (.GE(\burst_ctr_fu_76_reg[53]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\burst_ctr_2_reg_303_reg_n_5_[53] ),
        .I4(\burst_ctr_fu_76_reg[57]_i_2_n_6 ),
        .O51(trunc_ln25_fu_201_p1[53]),
        .O52(\burst_ctr_fu_76_reg[53]_i_1_n_7 ),
        .PROP(\burst_ctr_fu_76_reg[53]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \burst_ctr_fu_76_reg[54] 
       (.C(ap_clk),
        .CE(sel),
        .D(trunc_ln25_fu_201_p1[54]),
        .Q(\burst_ctr_fu_76_reg_n_5_[54] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \burst_ctr_fu_76_reg[54]_i_1 
       (.GE(\burst_ctr_fu_76_reg[54]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\burst_ctr_2_reg_303_reg_n_5_[54] ),
        .I4(\burst_ctr_fu_76_reg[53]_i_1_n_7 ),
        .O51(trunc_ln25_fu_201_p1[54]),
        .O52(\burst_ctr_fu_76_reg[54]_i_1_n_7 ),
        .PROP(\burst_ctr_fu_76_reg[54]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \burst_ctr_fu_76_reg[55] 
       (.C(ap_clk),
        .CE(sel),
        .D(trunc_ln25_fu_201_p1[55]),
        .Q(\burst_ctr_fu_76_reg_n_5_[55] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \burst_ctr_fu_76_reg[55]_i_1 
       (.GE(\burst_ctr_fu_76_reg[55]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\burst_ctr_2_reg_303_reg_n_5_[55] ),
        .I4(\burst_ctr_fu_76_reg[57]_i_2_n_7 ),
        .O51(trunc_ln25_fu_201_p1[55]),
        .O52(\burst_ctr_fu_76_reg[55]_i_1_n_7 ),
        .PROP(\burst_ctr_fu_76_reg[55]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \burst_ctr_fu_76_reg[56] 
       (.C(ap_clk),
        .CE(sel),
        .D(trunc_ln25_fu_201_p1[56]),
        .Q(\burst_ctr_fu_76_reg_n_5_[56] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \burst_ctr_fu_76_reg[56]_i_1 
       (.GE(\burst_ctr_fu_76_reg[56]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\burst_ctr_2_reg_303_reg_n_5_[56] ),
        .I4(\burst_ctr_fu_76_reg[55]_i_1_n_7 ),
        .O51(trunc_ln25_fu_201_p1[56]),
        .O52(\burst_ctr_fu_76_reg[56]_i_1_n_7 ),
        .PROP(\burst_ctr_fu_76_reg[56]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \burst_ctr_fu_76_reg[57] 
       (.C(ap_clk),
        .CE(sel),
        .D(trunc_ln25_fu_201_p1[57]),
        .Q(\burst_ctr_fu_76_reg_n_5_[57] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \burst_ctr_fu_76_reg[57]_i_1 
       (.GE(\burst_ctr_fu_76_reg[57]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\burst_ctr_2_reg_303_reg_n_5_[57] ),
        .I4(\burst_ctr_fu_76_reg[57]_i_2_n_8 ),
        .O51(trunc_ln25_fu_201_p1[57]),
        .O52(\burst_ctr_fu_76_reg[57]_i_1_n_7 ),
        .PROP(\burst_ctr_fu_76_reg[57]_i_1_n_8 ));
  LOOKAHEAD8 #(
    .LOOKB("TRUE"),
    .LOOKD("TRUE"),
    .LOOKF("TRUE"),
    .LOOKH("TRUE")) 
    \burst_ctr_fu_76_reg[57]_i_2 
       (.CIN(\burst_ctr_fu_76_reg[49]_i_2_n_8 ),
        .COUTB(\burst_ctr_fu_76_reg[57]_i_2_n_5 ),
        .COUTD(\burst_ctr_fu_76_reg[57]_i_2_n_6 ),
        .COUTF(\burst_ctr_fu_76_reg[57]_i_2_n_7 ),
        .COUTH(\burst_ctr_fu_76_reg[57]_i_2_n_8 ),
        .CYA(\burst_ctr_fu_76_reg[49]_i_1_n_7 ),
        .CYB(\burst_ctr_fu_76_reg[50]_i_1_n_7 ),
        .CYC(\burst_ctr_fu_76_reg[51]_i_1_n_7 ),
        .CYD(\burst_ctr_fu_76_reg[52]_i_1_n_7 ),
        .CYE(\burst_ctr_fu_76_reg[53]_i_1_n_7 ),
        .CYF(\burst_ctr_fu_76_reg[54]_i_1_n_7 ),
        .CYG(\burst_ctr_fu_76_reg[55]_i_1_n_7 ),
        .CYH(\burst_ctr_fu_76_reg[56]_i_1_n_7 ),
        .GEA(\burst_ctr_fu_76_reg[49]_i_1_n_5 ),
        .GEB(\burst_ctr_fu_76_reg[50]_i_1_n_5 ),
        .GEC(\burst_ctr_fu_76_reg[51]_i_1_n_5 ),
        .GED(\burst_ctr_fu_76_reg[52]_i_1_n_5 ),
        .GEE(\burst_ctr_fu_76_reg[53]_i_1_n_5 ),
        .GEF(\burst_ctr_fu_76_reg[54]_i_1_n_5 ),
        .GEG(\burst_ctr_fu_76_reg[55]_i_1_n_5 ),
        .GEH(\burst_ctr_fu_76_reg[56]_i_1_n_5 ),
        .PROPA(\burst_ctr_fu_76_reg[49]_i_1_n_8 ),
        .PROPB(\burst_ctr_fu_76_reg[50]_i_1_n_8 ),
        .PROPC(\burst_ctr_fu_76_reg[51]_i_1_n_8 ),
        .PROPD(\burst_ctr_fu_76_reg[52]_i_1_n_8 ),
        .PROPE(\burst_ctr_fu_76_reg[53]_i_1_n_8 ),
        .PROPF(\burst_ctr_fu_76_reg[54]_i_1_n_8 ),
        .PROPG(\burst_ctr_fu_76_reg[55]_i_1_n_8 ),
        .PROPH(\burst_ctr_fu_76_reg[56]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \burst_ctr_fu_76_reg[58] 
       (.C(ap_clk),
        .CE(sel),
        .D(trunc_ln25_fu_201_p1[58]),
        .Q(\burst_ctr_fu_76_reg_n_5_[58] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \burst_ctr_fu_76_reg[58]_i_1 
       (.GE(\burst_ctr_fu_76_reg[58]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\burst_ctr_2_reg_303_reg_n_5_[58] ),
        .I4(\burst_ctr_fu_76_reg[57]_i_1_n_7 ),
        .O51(trunc_ln25_fu_201_p1[58]),
        .O52(\burst_ctr_fu_76_reg[58]_i_1_n_7 ),
        .PROP(\burst_ctr_fu_76_reg[58]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \burst_ctr_fu_76_reg[59] 
       (.C(ap_clk),
        .CE(sel),
        .D(trunc_ln25_fu_201_p1[59]),
        .Q(\burst_ctr_fu_76_reg_n_5_[59] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \burst_ctr_fu_76_reg[59]_i_1 
       (.GE(\burst_ctr_fu_76_reg[59]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\burst_ctr_2_reg_303_reg_n_5_[59] ),
        .I4(\burst_ctr_fu_76_reg[63]_i_4_n_5 ),
        .O51(trunc_ln25_fu_201_p1[59]),
        .O52(\burst_ctr_fu_76_reg[59]_i_1_n_7 ),
        .PROP(\burst_ctr_fu_76_reg[59]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \burst_ctr_fu_76_reg[5] 
       (.C(ap_clk),
        .CE(sel),
        .D(trunc_ln25_fu_201_p1[5]),
        .Q(\burst_ctr_fu_76_reg_n_5_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \burst_ctr_fu_76_reg[5]_i_1 
       (.GE(\burst_ctr_fu_76_reg[5]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\burst_ctr_2_reg_303_reg_n_5_[5] ),
        .I4(\burst_ctr_fu_76_reg[9]_i_2_n_6 ),
        .O51(trunc_ln25_fu_201_p1[5]),
        .O52(\burst_ctr_fu_76_reg[5]_i_1_n_7 ),
        .PROP(\burst_ctr_fu_76_reg[5]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \burst_ctr_fu_76_reg[60] 
       (.C(ap_clk),
        .CE(sel),
        .D(trunc_ln25_fu_201_p1[60]),
        .Q(\burst_ctr_fu_76_reg_n_5_[60] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \burst_ctr_fu_76_reg[60]_i_1 
       (.GE(\burst_ctr_fu_76_reg[60]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\burst_ctr_2_reg_303_reg_n_5_[60] ),
        .I4(\burst_ctr_fu_76_reg[59]_i_1_n_7 ),
        .O51(trunc_ln25_fu_201_p1[60]),
        .O52(\burst_ctr_fu_76_reg[60]_i_1_n_7 ),
        .PROP(\burst_ctr_fu_76_reg[60]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \burst_ctr_fu_76_reg[61] 
       (.C(ap_clk),
        .CE(sel),
        .D(trunc_ln25_fu_201_p1[61]),
        .Q(\burst_ctr_fu_76_reg_n_5_[61] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \burst_ctr_fu_76_reg[61]_i_1 
       (.GE(\burst_ctr_fu_76_reg[61]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\burst_ctr_2_reg_303_reg_n_5_[61] ),
        .I4(\burst_ctr_fu_76_reg[63]_i_4_n_6 ),
        .O51(trunc_ln25_fu_201_p1[61]),
        .O52(\burst_ctr_fu_76_reg[61]_i_1_n_7 ),
        .PROP(\burst_ctr_fu_76_reg[61]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \burst_ctr_fu_76_reg[62] 
       (.C(ap_clk),
        .CE(sel),
        .D(trunc_ln25_fu_201_p1[62]),
        .Q(\burst_ctr_fu_76_reg_n_5_[62] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \burst_ctr_fu_76_reg[62]_i_1 
       (.GE(\burst_ctr_fu_76_reg[62]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\burst_ctr_2_reg_303_reg_n_5_[62] ),
        .I4(\burst_ctr_fu_76_reg[61]_i_1_n_7 ),
        .O51(trunc_ln25_fu_201_p1[62]),
        .O52(\burst_ctr_fu_76_reg[62]_i_1_n_7 ),
        .PROP(\burst_ctr_fu_76_reg[62]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \burst_ctr_fu_76_reg[63] 
       (.C(ap_clk),
        .CE(sel),
        .D(trunc_ln25_fu_201_p1[63]),
        .Q(\burst_ctr_fu_76_reg_n_5_[63] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  LUT6CY #(
    .INIT(64'h9009000090099009)) 
    \burst_ctr_fu_76_reg[63]_i_10 
       (.GE(\burst_ctr_fu_76_reg[63]_i_10_n_5 ),
        .I0(\burst_ctr_fu_76_reg_n_5_[56] ),
        .I1(select_ln28_reg_247[56]),
        .I2(\burst_ctr_fu_76_reg_n_5_[57] ),
        .I3(select_ln28_reg_247[57]),
        .I4(\burst_ctr_fu_76_reg[63]_i_3_n_6 ),
        .O51(\burst_ctr_fu_76_reg[63]_i_10_n_6 ),
        .O52(\burst_ctr_fu_76_reg[63]_i_10_n_7 ),
        .PROP(\burst_ctr_fu_76_reg[63]_i_10_n_8 ));
  LUT6CY #(
    .INIT(64'h9009000090099009)) 
    \burst_ctr_fu_76_reg[63]_i_11 
       (.GE(\burst_ctr_fu_76_reg[63]_i_11_n_5 ),
        .I0(\burst_ctr_fu_76_reg_n_5_[58] ),
        .I1(select_ln28_reg_247[58]),
        .I2(\burst_ctr_fu_76_reg_n_5_[59] ),
        .I3(select_ln28_reg_247[59]),
        .I4(\burst_ctr_fu_76_reg[63]_i_10_n_7 ),
        .O51(\burst_ctr_fu_76_reg[63]_i_11_n_6 ),
        .O52(\burst_ctr_fu_76_reg[63]_i_11_n_7 ),
        .PROP(\burst_ctr_fu_76_reg[63]_i_11_n_8 ));
  LUT6CY #(
    .INIT(64'h9009000090099009)) 
    \burst_ctr_fu_76_reg[63]_i_12 
       (.GE(\burst_ctr_fu_76_reg[63]_i_12_n_5 ),
        .I0(\burst_ctr_fu_76_reg_n_5_[60] ),
        .I1(select_ln28_reg_247[60]),
        .I2(\burst_ctr_fu_76_reg_n_5_[61] ),
        .I3(select_ln28_reg_247[61]),
        .I4(\burst_ctr_fu_76_reg[63]_i_3_n_7 ),
        .O51(\burst_ctr_fu_76_reg[63]_i_12_n_6 ),
        .O52(\burst_ctr_fu_76_reg[63]_i_12_n_7 ),
        .PROP(\burst_ctr_fu_76_reg[63]_i_12_n_8 ));
  LUT6CY #(
    .INIT(64'h9009000090099009)) 
    \burst_ctr_fu_76_reg[63]_i_13 
       (.GE(\burst_ctr_fu_76_reg[63]_i_13_n_5 ),
        .I0(\burst_ctr_fu_76_reg_n_5_[62] ),
        .I1(select_ln28_reg_247[62]),
        .I2(\burst_ctr_fu_76_reg_n_5_[63] ),
        .I3(select_ln28_reg_247[63]),
        .I4(\burst_ctr_fu_76_reg[63]_i_12_n_7 ),
        .O51(\burst_ctr_fu_76_reg[63]_i_13_n_6 ),
        .O52(\burst_ctr_fu_76_reg[63]_i_13_n_7 ),
        .PROP(\burst_ctr_fu_76_reg[63]_i_13_n_8 ));
  LUT6CY #(
    .INIT(64'h00000000FF000000)) 
    \burst_ctr_fu_76_reg[63]_i_14 
       (.GE(\burst_ctr_fu_76_reg[63]_i_14_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(1'b0),
        .I4(1'b0),
        .O51(\burst_ctr_fu_76_reg[63]_i_14_n_6 ),
        .O52(\burst_ctr_fu_76_reg[63]_i_14_n_7 ),
        .PROP(\burst_ctr_fu_76_reg[63]_i_14_n_8 ));
  LOOKAHEAD8 #(
    .LOOKB("TRUE"),
    .LOOKD("TRUE"),
    .LOOKF("TRUE"),
    .LOOKH("TRUE")) 
    \burst_ctr_fu_76_reg[63]_i_15 
       (.CIN(\burst_ctr_fu_76_reg[63]_i_24_n_8 ),
        .COUTB(\burst_ctr_fu_76_reg[63]_i_15_n_5 ),
        .COUTD(\burst_ctr_fu_76_reg[63]_i_15_n_6 ),
        .COUTF(\burst_ctr_fu_76_reg[63]_i_15_n_7 ),
        .COUTH(\burst_ctr_fu_76_reg[63]_i_15_n_8 ),
        .CYA(\burst_ctr_fu_76_reg[63]_i_25_n_7 ),
        .CYB(\burst_ctr_fu_76_reg[63]_i_26_n_7 ),
        .CYC(\burst_ctr_fu_76_reg[63]_i_27_n_7 ),
        .CYD(\burst_ctr_fu_76_reg[63]_i_28_n_7 ),
        .CYE(\burst_ctr_fu_76_reg[63]_i_29_n_7 ),
        .CYF(\burst_ctr_fu_76_reg[63]_i_30_n_7 ),
        .CYG(\burst_ctr_fu_76_reg[63]_i_31_n_7 ),
        .CYH(\burst_ctr_fu_76_reg[63]_i_32_n_7 ),
        .GEA(\burst_ctr_fu_76_reg[63]_i_25_n_5 ),
        .GEB(\burst_ctr_fu_76_reg[63]_i_26_n_5 ),
        .GEC(\burst_ctr_fu_76_reg[63]_i_27_n_5 ),
        .GED(\burst_ctr_fu_76_reg[63]_i_28_n_5 ),
        .GEE(\burst_ctr_fu_76_reg[63]_i_29_n_5 ),
        .GEF(\burst_ctr_fu_76_reg[63]_i_30_n_5 ),
        .GEG(\burst_ctr_fu_76_reg[63]_i_31_n_5 ),
        .GEH(\burst_ctr_fu_76_reg[63]_i_32_n_5 ),
        .PROPA(\burst_ctr_fu_76_reg[63]_i_25_n_8 ),
        .PROPB(\burst_ctr_fu_76_reg[63]_i_26_n_8 ),
        .PROPC(\burst_ctr_fu_76_reg[63]_i_27_n_8 ),
        .PROPD(\burst_ctr_fu_76_reg[63]_i_28_n_8 ),
        .PROPE(\burst_ctr_fu_76_reg[63]_i_29_n_8 ),
        .PROPF(\burst_ctr_fu_76_reg[63]_i_30_n_8 ),
        .PROPG(\burst_ctr_fu_76_reg[63]_i_31_n_8 ),
        .PROPH(\burst_ctr_fu_76_reg[63]_i_32_n_8 ));
  LUT6CY #(
    .INIT(64'h9009000090099009)) 
    \burst_ctr_fu_76_reg[63]_i_16 
       (.GE(\burst_ctr_fu_76_reg[63]_i_16_n_5 ),
        .I0(\burst_ctr_fu_76_reg_n_5_[32] ),
        .I1(select_ln28_reg_247[32]),
        .I2(\burst_ctr_fu_76_reg_n_5_[33] ),
        .I3(select_ln28_reg_247[33]),
        .I4(\burst_ctr_fu_76_reg[63]_i_15_n_8 ),
        .O51(\burst_ctr_fu_76_reg[63]_i_16_n_6 ),
        .O52(\burst_ctr_fu_76_reg[63]_i_16_n_7 ),
        .PROP(\burst_ctr_fu_76_reg[63]_i_16_n_8 ));
  LUT6CY #(
    .INIT(64'h9009000090099009)) 
    \burst_ctr_fu_76_reg[63]_i_17 
       (.GE(\burst_ctr_fu_76_reg[63]_i_17_n_5 ),
        .I0(\burst_ctr_fu_76_reg_n_5_[34] ),
        .I1(select_ln28_reg_247[34]),
        .I2(\burst_ctr_fu_76_reg_n_5_[35] ),
        .I3(select_ln28_reg_247[35]),
        .I4(\burst_ctr_fu_76_reg[63]_i_16_n_7 ),
        .O51(\burst_ctr_fu_76_reg[63]_i_17_n_6 ),
        .O52(\burst_ctr_fu_76_reg[63]_i_17_n_7 ),
        .PROP(\burst_ctr_fu_76_reg[63]_i_17_n_8 ));
  LUT6CY #(
    .INIT(64'h9009000090099009)) 
    \burst_ctr_fu_76_reg[63]_i_18 
       (.GE(\burst_ctr_fu_76_reg[63]_i_18_n_5 ),
        .I0(\burst_ctr_fu_76_reg_n_5_[36] ),
        .I1(select_ln28_reg_247[36]),
        .I2(\burst_ctr_fu_76_reg_n_5_[37] ),
        .I3(select_ln28_reg_247[37]),
        .I4(\burst_ctr_fu_76_reg[63]_i_5_n_5 ),
        .O51(\burst_ctr_fu_76_reg[63]_i_18_n_6 ),
        .O52(\burst_ctr_fu_76_reg[63]_i_18_n_7 ),
        .PROP(\burst_ctr_fu_76_reg[63]_i_18_n_8 ));
  LUT6CY #(
    .INIT(64'h9009000090099009)) 
    \burst_ctr_fu_76_reg[63]_i_19 
       (.GE(\burst_ctr_fu_76_reg[63]_i_19_n_5 ),
        .I0(\burst_ctr_fu_76_reg_n_5_[38] ),
        .I1(select_ln28_reg_247[38]),
        .I2(\burst_ctr_fu_76_reg_n_5_[39] ),
        .I3(select_ln28_reg_247[39]),
        .I4(\burst_ctr_fu_76_reg[63]_i_18_n_7 ),
        .O51(\burst_ctr_fu_76_reg[63]_i_19_n_6 ),
        .O52(\burst_ctr_fu_76_reg[63]_i_19_n_7 ),
        .PROP(\burst_ctr_fu_76_reg[63]_i_19_n_8 ));
  LUT6CY #(
    .INIT(64'hFF00FF0000FFFF00)) 
    \burst_ctr_fu_76_reg[63]_i_2 
       (.GE(\burst_ctr_fu_76_reg[63]_i_2_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\burst_ctr_2_reg_303_reg_n_5_[63] ),
        .I4(\burst_ctr_fu_76_reg[63]_i_4_n_7 ),
        .O51(trunc_ln25_fu_201_p1[63]),
        .O52(\burst_ctr_fu_76_reg[63]_i_2_n_7 ),
        .PROP(\burst_ctr_fu_76_reg[63]_i_2_n_8 ));
  LUT6CY #(
    .INIT(64'h9009000090099009)) 
    \burst_ctr_fu_76_reg[63]_i_20 
       (.GE(\burst_ctr_fu_76_reg[63]_i_20_n_5 ),
        .I0(\burst_ctr_fu_76_reg_n_5_[40] ),
        .I1(select_ln28_reg_247[40]),
        .I2(\burst_ctr_fu_76_reg_n_5_[41] ),
        .I3(select_ln28_reg_247[41]),
        .I4(\burst_ctr_fu_76_reg[63]_i_5_n_6 ),
        .O51(\burst_ctr_fu_76_reg[63]_i_20_n_6 ),
        .O52(\burst_ctr_fu_76_reg[63]_i_20_n_7 ),
        .PROP(\burst_ctr_fu_76_reg[63]_i_20_n_8 ));
  LUT6CY #(
    .INIT(64'h9009000090099009)) 
    \burst_ctr_fu_76_reg[63]_i_21 
       (.GE(\burst_ctr_fu_76_reg[63]_i_21_n_5 ),
        .I0(\burst_ctr_fu_76_reg_n_5_[42] ),
        .I1(select_ln28_reg_247[42]),
        .I2(\burst_ctr_fu_76_reg_n_5_[43] ),
        .I3(select_ln28_reg_247[43]),
        .I4(\burst_ctr_fu_76_reg[63]_i_20_n_7 ),
        .O51(\burst_ctr_fu_76_reg[63]_i_21_n_6 ),
        .O52(\burst_ctr_fu_76_reg[63]_i_21_n_7 ),
        .PROP(\burst_ctr_fu_76_reg[63]_i_21_n_8 ));
  LUT6CY #(
    .INIT(64'h9009000090099009)) 
    \burst_ctr_fu_76_reg[63]_i_22 
       (.GE(\burst_ctr_fu_76_reg[63]_i_22_n_5 ),
        .I0(\burst_ctr_fu_76_reg_n_5_[44] ),
        .I1(select_ln28_reg_247[44]),
        .I2(\burst_ctr_fu_76_reg_n_5_[45] ),
        .I3(select_ln28_reg_247[45]),
        .I4(\burst_ctr_fu_76_reg[63]_i_5_n_7 ),
        .O51(\burst_ctr_fu_76_reg[63]_i_22_n_6 ),
        .O52(\burst_ctr_fu_76_reg[63]_i_22_n_7 ),
        .PROP(\burst_ctr_fu_76_reg[63]_i_22_n_8 ));
  LUT6CY #(
    .INIT(64'h9009000090099009)) 
    \burst_ctr_fu_76_reg[63]_i_23 
       (.GE(\burst_ctr_fu_76_reg[63]_i_23_n_5 ),
        .I0(\burst_ctr_fu_76_reg_n_5_[46] ),
        .I1(select_ln28_reg_247[46]),
        .I2(\burst_ctr_fu_76_reg_n_5_[47] ),
        .I3(select_ln28_reg_247[47]),
        .I4(\burst_ctr_fu_76_reg[63]_i_22_n_7 ),
        .O51(\burst_ctr_fu_76_reg[63]_i_23_n_6 ),
        .O52(\burst_ctr_fu_76_reg[63]_i_23_n_7 ),
        .PROP(\burst_ctr_fu_76_reg[63]_i_23_n_8 ));
  LOOKAHEAD8 #(
    .LOOKB("FALSE"),
    .LOOKD("TRUE"),
    .LOOKF("TRUE"),
    .LOOKH("TRUE")) 
    \burst_ctr_fu_76_reg[63]_i_24 
       (.CIN(1'b1),
        .COUTB(\burst_ctr_fu_76_reg[63]_i_24_n_5 ),
        .COUTD(\burst_ctr_fu_76_reg[63]_i_24_n_6 ),
        .COUTF(\burst_ctr_fu_76_reg[63]_i_24_n_7 ),
        .COUTH(\burst_ctr_fu_76_reg[63]_i_24_n_8 ),
        .CYA(\burst_ctr_fu_76_reg[63]_i_33_n_7 ),
        .CYB(\burst_ctr_fu_76_reg[63]_i_34_n_7 ),
        .CYC(\burst_ctr_fu_76_reg[63]_i_35_n_7 ),
        .CYD(\burst_ctr_fu_76_reg[63]_i_36_n_7 ),
        .CYE(\burst_ctr_fu_76_reg[63]_i_37_n_7 ),
        .CYF(\burst_ctr_fu_76_reg[63]_i_38_n_7 ),
        .CYG(\burst_ctr_fu_76_reg[63]_i_39_n_7 ),
        .CYH(\burst_ctr_fu_76_reg[63]_i_40_n_7 ),
        .GEA(\burst_ctr_fu_76_reg[63]_i_33_n_5 ),
        .GEB(\burst_ctr_fu_76_reg[63]_i_34_n_5 ),
        .GEC(\burst_ctr_fu_76_reg[63]_i_35_n_5 ),
        .GED(\burst_ctr_fu_76_reg[63]_i_36_n_5 ),
        .GEE(\burst_ctr_fu_76_reg[63]_i_37_n_5 ),
        .GEF(\burst_ctr_fu_76_reg[63]_i_38_n_5 ),
        .GEG(\burst_ctr_fu_76_reg[63]_i_39_n_5 ),
        .GEH(\burst_ctr_fu_76_reg[63]_i_40_n_5 ),
        .PROPA(\burst_ctr_fu_76_reg[63]_i_33_n_8 ),
        .PROPB(\burst_ctr_fu_76_reg[63]_i_34_n_8 ),
        .PROPC(\burst_ctr_fu_76_reg[63]_i_35_n_8 ),
        .PROPD(\burst_ctr_fu_76_reg[63]_i_36_n_8 ),
        .PROPE(\burst_ctr_fu_76_reg[63]_i_37_n_8 ),
        .PROPF(\burst_ctr_fu_76_reg[63]_i_38_n_8 ),
        .PROPG(\burst_ctr_fu_76_reg[63]_i_39_n_8 ),
        .PROPH(\burst_ctr_fu_76_reg[63]_i_40_n_8 ));
  LUT6CY #(
    .INIT(64'h9009000090099009)) 
    \burst_ctr_fu_76_reg[63]_i_25 
       (.GE(\burst_ctr_fu_76_reg[63]_i_25_n_5 ),
        .I0(\burst_ctr_fu_76_reg_n_5_[16] ),
        .I1(select_ln28_reg_247[16]),
        .I2(\burst_ctr_fu_76_reg_n_5_[17] ),
        .I3(select_ln28_reg_247[17]),
        .I4(\burst_ctr_fu_76_reg[63]_i_24_n_8 ),
        .O51(\burst_ctr_fu_76_reg[63]_i_25_n_6 ),
        .O52(\burst_ctr_fu_76_reg[63]_i_25_n_7 ),
        .PROP(\burst_ctr_fu_76_reg[63]_i_25_n_8 ));
  LUT6CY #(
    .INIT(64'h9009000090099009)) 
    \burst_ctr_fu_76_reg[63]_i_26 
       (.GE(\burst_ctr_fu_76_reg[63]_i_26_n_5 ),
        .I0(\burst_ctr_fu_76_reg_n_5_[18] ),
        .I1(select_ln28_reg_247[18]),
        .I2(\burst_ctr_fu_76_reg_n_5_[19] ),
        .I3(select_ln28_reg_247[19]),
        .I4(\burst_ctr_fu_76_reg[63]_i_25_n_7 ),
        .O51(\burst_ctr_fu_76_reg[63]_i_26_n_6 ),
        .O52(\burst_ctr_fu_76_reg[63]_i_26_n_7 ),
        .PROP(\burst_ctr_fu_76_reg[63]_i_26_n_8 ));
  LUT6CY #(
    .INIT(64'h9009000090099009)) 
    \burst_ctr_fu_76_reg[63]_i_27 
       (.GE(\burst_ctr_fu_76_reg[63]_i_27_n_5 ),
        .I0(\burst_ctr_fu_76_reg_n_5_[20] ),
        .I1(select_ln28_reg_247[20]),
        .I2(\burst_ctr_fu_76_reg_n_5_[21] ),
        .I3(select_ln28_reg_247[21]),
        .I4(\burst_ctr_fu_76_reg[63]_i_15_n_5 ),
        .O51(\burst_ctr_fu_76_reg[63]_i_27_n_6 ),
        .O52(\burst_ctr_fu_76_reg[63]_i_27_n_7 ),
        .PROP(\burst_ctr_fu_76_reg[63]_i_27_n_8 ));
  LUT6CY #(
    .INIT(64'h9009000090099009)) 
    \burst_ctr_fu_76_reg[63]_i_28 
       (.GE(\burst_ctr_fu_76_reg[63]_i_28_n_5 ),
        .I0(\burst_ctr_fu_76_reg_n_5_[22] ),
        .I1(select_ln28_reg_247[22]),
        .I2(\burst_ctr_fu_76_reg_n_5_[23] ),
        .I3(select_ln28_reg_247[23]),
        .I4(\burst_ctr_fu_76_reg[63]_i_27_n_7 ),
        .O51(\burst_ctr_fu_76_reg[63]_i_28_n_6 ),
        .O52(\burst_ctr_fu_76_reg[63]_i_28_n_7 ),
        .PROP(\burst_ctr_fu_76_reg[63]_i_28_n_8 ));
  LUT6CY #(
    .INIT(64'h9009000090099009)) 
    \burst_ctr_fu_76_reg[63]_i_29 
       (.GE(\burst_ctr_fu_76_reg[63]_i_29_n_5 ),
        .I0(\burst_ctr_fu_76_reg_n_5_[24] ),
        .I1(select_ln28_reg_247[24]),
        .I2(\burst_ctr_fu_76_reg_n_5_[25] ),
        .I3(select_ln28_reg_247[25]),
        .I4(\burst_ctr_fu_76_reg[63]_i_15_n_6 ),
        .O51(\burst_ctr_fu_76_reg[63]_i_29_n_6 ),
        .O52(\burst_ctr_fu_76_reg[63]_i_29_n_7 ),
        .PROP(\burst_ctr_fu_76_reg[63]_i_29_n_8 ));
  LOOKAHEAD8 #(
    .LOOKB("TRUE"),
    .LOOKD("TRUE"),
    .LOOKF("TRUE"),
    .LOOKH("TRUE")) 
    \burst_ctr_fu_76_reg[63]_i_3 
       (.CIN(\burst_ctr_fu_76_reg[63]_i_5_n_8 ),
        .COUTB(\burst_ctr_fu_76_reg[63]_i_3_n_5 ),
        .COUTD(\burst_ctr_fu_76_reg[63]_i_3_n_6 ),
        .COUTF(\burst_ctr_fu_76_reg[63]_i_3_n_7 ),
        .COUTH(p_0_in),
        .CYA(\burst_ctr_fu_76_reg[63]_i_6_n_7 ),
        .CYB(\burst_ctr_fu_76_reg[63]_i_7_n_7 ),
        .CYC(\burst_ctr_fu_76_reg[63]_i_8_n_7 ),
        .CYD(\burst_ctr_fu_76_reg[63]_i_9_n_7 ),
        .CYE(\burst_ctr_fu_76_reg[63]_i_10_n_7 ),
        .CYF(\burst_ctr_fu_76_reg[63]_i_11_n_7 ),
        .CYG(\burst_ctr_fu_76_reg[63]_i_12_n_7 ),
        .CYH(\burst_ctr_fu_76_reg[63]_i_13_n_7 ),
        .GEA(\burst_ctr_fu_76_reg[63]_i_6_n_5 ),
        .GEB(\burst_ctr_fu_76_reg[63]_i_7_n_5 ),
        .GEC(\burst_ctr_fu_76_reg[63]_i_8_n_5 ),
        .GED(\burst_ctr_fu_76_reg[63]_i_9_n_5 ),
        .GEE(\burst_ctr_fu_76_reg[63]_i_10_n_5 ),
        .GEF(\burst_ctr_fu_76_reg[63]_i_11_n_5 ),
        .GEG(\burst_ctr_fu_76_reg[63]_i_12_n_5 ),
        .GEH(\burst_ctr_fu_76_reg[63]_i_13_n_5 ),
        .PROPA(\burst_ctr_fu_76_reg[63]_i_6_n_8 ),
        .PROPB(\burst_ctr_fu_76_reg[63]_i_7_n_8 ),
        .PROPC(\burst_ctr_fu_76_reg[63]_i_8_n_8 ),
        .PROPD(\burst_ctr_fu_76_reg[63]_i_9_n_8 ),
        .PROPE(\burst_ctr_fu_76_reg[63]_i_10_n_8 ),
        .PROPF(\burst_ctr_fu_76_reg[63]_i_11_n_8 ),
        .PROPG(\burst_ctr_fu_76_reg[63]_i_12_n_8 ),
        .PROPH(\burst_ctr_fu_76_reg[63]_i_13_n_8 ));
  LUT6CY #(
    .INIT(64'h9009000090099009)) 
    \burst_ctr_fu_76_reg[63]_i_30 
       (.GE(\burst_ctr_fu_76_reg[63]_i_30_n_5 ),
        .I0(\burst_ctr_fu_76_reg_n_5_[26] ),
        .I1(select_ln28_reg_247[26]),
        .I2(\burst_ctr_fu_76_reg_n_5_[27] ),
        .I3(select_ln28_reg_247[27]),
        .I4(\burst_ctr_fu_76_reg[63]_i_29_n_7 ),
        .O51(\burst_ctr_fu_76_reg[63]_i_30_n_6 ),
        .O52(\burst_ctr_fu_76_reg[63]_i_30_n_7 ),
        .PROP(\burst_ctr_fu_76_reg[63]_i_30_n_8 ));
  LUT6CY #(
    .INIT(64'h9009000090099009)) 
    \burst_ctr_fu_76_reg[63]_i_31 
       (.GE(\burst_ctr_fu_76_reg[63]_i_31_n_5 ),
        .I0(\burst_ctr_fu_76_reg_n_5_[28] ),
        .I1(select_ln28_reg_247[28]),
        .I2(\burst_ctr_fu_76_reg_n_5_[29] ),
        .I3(select_ln28_reg_247[29]),
        .I4(\burst_ctr_fu_76_reg[63]_i_15_n_7 ),
        .O51(\burst_ctr_fu_76_reg[63]_i_31_n_6 ),
        .O52(\burst_ctr_fu_76_reg[63]_i_31_n_7 ),
        .PROP(\burst_ctr_fu_76_reg[63]_i_31_n_8 ));
  LUT6CY #(
    .INIT(64'h9009000090099009)) 
    \burst_ctr_fu_76_reg[63]_i_32 
       (.GE(\burst_ctr_fu_76_reg[63]_i_32_n_5 ),
        .I0(\burst_ctr_fu_76_reg_n_5_[30] ),
        .I1(select_ln28_reg_247[30]),
        .I2(\burst_ctr_fu_76_reg_n_5_[31] ),
        .I3(select_ln28_reg_247[31]),
        .I4(\burst_ctr_fu_76_reg[63]_i_31_n_7 ),
        .O51(\burst_ctr_fu_76_reg[63]_i_32_n_6 ),
        .O52(\burst_ctr_fu_76_reg[63]_i_32_n_7 ),
        .PROP(\burst_ctr_fu_76_reg[63]_i_32_n_8 ));
  LUT6CY #(
    .INIT(64'h9009000090099009)) 
    \burst_ctr_fu_76_reg[63]_i_33 
       (.GE(\burst_ctr_fu_76_reg[63]_i_33_n_5 ),
        .I0(\burst_ctr_fu_76_reg_n_5_[0] ),
        .I1(select_ln28_reg_247[0]),
        .I2(\burst_ctr_fu_76_reg_n_5_[1] ),
        .I3(select_ln28_reg_247[1]),
        .I4(1'b1),
        .O51(\burst_ctr_fu_76_reg[63]_i_33_n_6 ),
        .O52(\burst_ctr_fu_76_reg[63]_i_33_n_7 ),
        .PROP(\burst_ctr_fu_76_reg[63]_i_33_n_8 ));
  LUT6CY #(
    .INIT(64'h9009000090099009)) 
    \burst_ctr_fu_76_reg[63]_i_34 
       (.GE(\burst_ctr_fu_76_reg[63]_i_34_n_5 ),
        .I0(\burst_ctr_fu_76_reg_n_5_[2] ),
        .I1(select_ln28_reg_247[2]),
        .I2(\burst_ctr_fu_76_reg_n_5_[3] ),
        .I3(select_ln28_reg_247[3]),
        .I4(\burst_ctr_fu_76_reg[63]_i_33_n_7 ),
        .O51(\burst_ctr_fu_76_reg[63]_i_34_n_6 ),
        .O52(\burst_ctr_fu_76_reg[63]_i_34_n_7 ),
        .PROP(\burst_ctr_fu_76_reg[63]_i_34_n_8 ));
  LUT6CY #(
    .INIT(64'h9009000090099009)) 
    \burst_ctr_fu_76_reg[63]_i_35 
       (.GE(\burst_ctr_fu_76_reg[63]_i_35_n_5 ),
        .I0(\burst_ctr_fu_76_reg_n_5_[4] ),
        .I1(select_ln28_reg_247[4]),
        .I2(\burst_ctr_fu_76_reg_n_5_[5] ),
        .I3(select_ln28_reg_247[5]),
        .I4(\burst_ctr_fu_76_reg[63]_i_24_n_5 ),
        .O51(\burst_ctr_fu_76_reg[63]_i_35_n_6 ),
        .O52(\burst_ctr_fu_76_reg[63]_i_35_n_7 ),
        .PROP(\burst_ctr_fu_76_reg[63]_i_35_n_8 ));
  LUT6CY #(
    .INIT(64'h9009000090099009)) 
    \burst_ctr_fu_76_reg[63]_i_36 
       (.GE(\burst_ctr_fu_76_reg[63]_i_36_n_5 ),
        .I0(\burst_ctr_fu_76_reg_n_5_[6] ),
        .I1(select_ln28_reg_247[6]),
        .I2(\burst_ctr_fu_76_reg_n_5_[7] ),
        .I3(select_ln28_reg_247[7]),
        .I4(\burst_ctr_fu_76_reg[63]_i_35_n_7 ),
        .O51(\burst_ctr_fu_76_reg[63]_i_36_n_6 ),
        .O52(\burst_ctr_fu_76_reg[63]_i_36_n_7 ),
        .PROP(\burst_ctr_fu_76_reg[63]_i_36_n_8 ));
  LUT6CY #(
    .INIT(64'h9009000090099009)) 
    \burst_ctr_fu_76_reg[63]_i_37 
       (.GE(\burst_ctr_fu_76_reg[63]_i_37_n_5 ),
        .I0(\burst_ctr_fu_76_reg_n_5_[8] ),
        .I1(select_ln28_reg_247[8]),
        .I2(\burst_ctr_fu_76_reg_n_5_[9] ),
        .I3(select_ln28_reg_247[9]),
        .I4(\burst_ctr_fu_76_reg[63]_i_24_n_6 ),
        .O51(\burst_ctr_fu_76_reg[63]_i_37_n_6 ),
        .O52(\burst_ctr_fu_76_reg[63]_i_37_n_7 ),
        .PROP(\burst_ctr_fu_76_reg[63]_i_37_n_8 ));
  LUT6CY #(
    .INIT(64'h9009000090099009)) 
    \burst_ctr_fu_76_reg[63]_i_38 
       (.GE(\burst_ctr_fu_76_reg[63]_i_38_n_5 ),
        .I0(\burst_ctr_fu_76_reg_n_5_[10] ),
        .I1(select_ln28_reg_247[10]),
        .I2(\burst_ctr_fu_76_reg_n_5_[11] ),
        .I3(select_ln28_reg_247[11]),
        .I4(\burst_ctr_fu_76_reg[63]_i_37_n_7 ),
        .O51(\burst_ctr_fu_76_reg[63]_i_38_n_6 ),
        .O52(\burst_ctr_fu_76_reg[63]_i_38_n_7 ),
        .PROP(\burst_ctr_fu_76_reg[63]_i_38_n_8 ));
  LUT6CY #(
    .INIT(64'h9009000090099009)) 
    \burst_ctr_fu_76_reg[63]_i_39 
       (.GE(\burst_ctr_fu_76_reg[63]_i_39_n_5 ),
        .I0(\burst_ctr_fu_76_reg_n_5_[12] ),
        .I1(select_ln28_reg_247[12]),
        .I2(\burst_ctr_fu_76_reg_n_5_[13] ),
        .I3(select_ln28_reg_247[13]),
        .I4(\burst_ctr_fu_76_reg[63]_i_24_n_7 ),
        .O51(\burst_ctr_fu_76_reg[63]_i_39_n_6 ),
        .O52(\burst_ctr_fu_76_reg[63]_i_39_n_7 ),
        .PROP(\burst_ctr_fu_76_reg[63]_i_39_n_8 ));
  LOOKAHEAD8 #(
    .LOOKB("TRUE"),
    .LOOKD("TRUE"),
    .LOOKF("TRUE"),
    .LOOKH("TRUE")) 
    \burst_ctr_fu_76_reg[63]_i_4 
       (.CIN(\burst_ctr_fu_76_reg[57]_i_2_n_8 ),
        .COUTB(\burst_ctr_fu_76_reg[63]_i_4_n_5 ),
        .COUTD(\burst_ctr_fu_76_reg[63]_i_4_n_6 ),
        .COUTF(\burst_ctr_fu_76_reg[63]_i_4_n_7 ),
        .COUTH(\burst_ctr_fu_76_reg[63]_i_4_n_8 ),
        .CYA(\burst_ctr_fu_76_reg[57]_i_1_n_7 ),
        .CYB(\burst_ctr_fu_76_reg[58]_i_1_n_7 ),
        .CYC(\burst_ctr_fu_76_reg[59]_i_1_n_7 ),
        .CYD(\burst_ctr_fu_76_reg[60]_i_1_n_7 ),
        .CYE(\burst_ctr_fu_76_reg[61]_i_1_n_7 ),
        .CYF(\burst_ctr_fu_76_reg[62]_i_1_n_7 ),
        .CYG(\burst_ctr_fu_76_reg[63]_i_2_n_7 ),
        .CYH(\burst_ctr_fu_76_reg[63]_i_14_n_7 ),
        .GEA(\burst_ctr_fu_76_reg[57]_i_1_n_5 ),
        .GEB(\burst_ctr_fu_76_reg[58]_i_1_n_5 ),
        .GEC(\burst_ctr_fu_76_reg[59]_i_1_n_5 ),
        .GED(\burst_ctr_fu_76_reg[60]_i_1_n_5 ),
        .GEE(\burst_ctr_fu_76_reg[61]_i_1_n_5 ),
        .GEF(\burst_ctr_fu_76_reg[62]_i_1_n_5 ),
        .GEG(\burst_ctr_fu_76_reg[63]_i_2_n_5 ),
        .GEH(\burst_ctr_fu_76_reg[63]_i_14_n_5 ),
        .PROPA(\burst_ctr_fu_76_reg[57]_i_1_n_8 ),
        .PROPB(\burst_ctr_fu_76_reg[58]_i_1_n_8 ),
        .PROPC(\burst_ctr_fu_76_reg[59]_i_1_n_8 ),
        .PROPD(\burst_ctr_fu_76_reg[60]_i_1_n_8 ),
        .PROPE(\burst_ctr_fu_76_reg[61]_i_1_n_8 ),
        .PROPF(\burst_ctr_fu_76_reg[62]_i_1_n_8 ),
        .PROPG(\burst_ctr_fu_76_reg[63]_i_2_n_8 ),
        .PROPH(\burst_ctr_fu_76_reg[63]_i_14_n_8 ));
  LUT6CY #(
    .INIT(64'h9009000090099009)) 
    \burst_ctr_fu_76_reg[63]_i_40 
       (.GE(\burst_ctr_fu_76_reg[63]_i_40_n_5 ),
        .I0(\burst_ctr_fu_76_reg_n_5_[14] ),
        .I1(select_ln28_reg_247[14]),
        .I2(\burst_ctr_fu_76_reg_n_5_[15] ),
        .I3(select_ln28_reg_247[15]),
        .I4(\burst_ctr_fu_76_reg[63]_i_39_n_7 ),
        .O51(\burst_ctr_fu_76_reg[63]_i_40_n_6 ),
        .O52(\burst_ctr_fu_76_reg[63]_i_40_n_7 ),
        .PROP(\burst_ctr_fu_76_reg[63]_i_40_n_8 ));
  LOOKAHEAD8 #(
    .LOOKB("TRUE"),
    .LOOKD("TRUE"),
    .LOOKF("TRUE"),
    .LOOKH("TRUE")) 
    \burst_ctr_fu_76_reg[63]_i_5 
       (.CIN(\burst_ctr_fu_76_reg[63]_i_15_n_8 ),
        .COUTB(\burst_ctr_fu_76_reg[63]_i_5_n_5 ),
        .COUTD(\burst_ctr_fu_76_reg[63]_i_5_n_6 ),
        .COUTF(\burst_ctr_fu_76_reg[63]_i_5_n_7 ),
        .COUTH(\burst_ctr_fu_76_reg[63]_i_5_n_8 ),
        .CYA(\burst_ctr_fu_76_reg[63]_i_16_n_7 ),
        .CYB(\burst_ctr_fu_76_reg[63]_i_17_n_7 ),
        .CYC(\burst_ctr_fu_76_reg[63]_i_18_n_7 ),
        .CYD(\burst_ctr_fu_76_reg[63]_i_19_n_7 ),
        .CYE(\burst_ctr_fu_76_reg[63]_i_20_n_7 ),
        .CYF(\burst_ctr_fu_76_reg[63]_i_21_n_7 ),
        .CYG(\burst_ctr_fu_76_reg[63]_i_22_n_7 ),
        .CYH(\burst_ctr_fu_76_reg[63]_i_23_n_7 ),
        .GEA(\burst_ctr_fu_76_reg[63]_i_16_n_5 ),
        .GEB(\burst_ctr_fu_76_reg[63]_i_17_n_5 ),
        .GEC(\burst_ctr_fu_76_reg[63]_i_18_n_5 ),
        .GED(\burst_ctr_fu_76_reg[63]_i_19_n_5 ),
        .GEE(\burst_ctr_fu_76_reg[63]_i_20_n_5 ),
        .GEF(\burst_ctr_fu_76_reg[63]_i_21_n_5 ),
        .GEG(\burst_ctr_fu_76_reg[63]_i_22_n_5 ),
        .GEH(\burst_ctr_fu_76_reg[63]_i_23_n_5 ),
        .PROPA(\burst_ctr_fu_76_reg[63]_i_16_n_8 ),
        .PROPB(\burst_ctr_fu_76_reg[63]_i_17_n_8 ),
        .PROPC(\burst_ctr_fu_76_reg[63]_i_18_n_8 ),
        .PROPD(\burst_ctr_fu_76_reg[63]_i_19_n_8 ),
        .PROPE(\burst_ctr_fu_76_reg[63]_i_20_n_8 ),
        .PROPF(\burst_ctr_fu_76_reg[63]_i_21_n_8 ),
        .PROPG(\burst_ctr_fu_76_reg[63]_i_22_n_8 ),
        .PROPH(\burst_ctr_fu_76_reg[63]_i_23_n_8 ));
  LUT6CY #(
    .INIT(64'h9009000090099009)) 
    \burst_ctr_fu_76_reg[63]_i_6 
       (.GE(\burst_ctr_fu_76_reg[63]_i_6_n_5 ),
        .I0(\burst_ctr_fu_76_reg_n_5_[48] ),
        .I1(select_ln28_reg_247[48]),
        .I2(\burst_ctr_fu_76_reg_n_5_[49] ),
        .I3(select_ln28_reg_247[49]),
        .I4(\burst_ctr_fu_76_reg[63]_i_5_n_8 ),
        .O51(\burst_ctr_fu_76_reg[63]_i_6_n_6 ),
        .O52(\burst_ctr_fu_76_reg[63]_i_6_n_7 ),
        .PROP(\burst_ctr_fu_76_reg[63]_i_6_n_8 ));
  LUT6CY #(
    .INIT(64'h9009000090099009)) 
    \burst_ctr_fu_76_reg[63]_i_7 
       (.GE(\burst_ctr_fu_76_reg[63]_i_7_n_5 ),
        .I0(\burst_ctr_fu_76_reg_n_5_[50] ),
        .I1(select_ln28_reg_247[50]),
        .I2(\burst_ctr_fu_76_reg_n_5_[51] ),
        .I3(select_ln28_reg_247[51]),
        .I4(\burst_ctr_fu_76_reg[63]_i_6_n_7 ),
        .O51(\burst_ctr_fu_76_reg[63]_i_7_n_6 ),
        .O52(\burst_ctr_fu_76_reg[63]_i_7_n_7 ),
        .PROP(\burst_ctr_fu_76_reg[63]_i_7_n_8 ));
  LUT6CY #(
    .INIT(64'h9009000090099009)) 
    \burst_ctr_fu_76_reg[63]_i_8 
       (.GE(\burst_ctr_fu_76_reg[63]_i_8_n_5 ),
        .I0(\burst_ctr_fu_76_reg_n_5_[52] ),
        .I1(select_ln28_reg_247[52]),
        .I2(\burst_ctr_fu_76_reg_n_5_[53] ),
        .I3(select_ln28_reg_247[53]),
        .I4(\burst_ctr_fu_76_reg[63]_i_3_n_5 ),
        .O51(\burst_ctr_fu_76_reg[63]_i_8_n_6 ),
        .O52(\burst_ctr_fu_76_reg[63]_i_8_n_7 ),
        .PROP(\burst_ctr_fu_76_reg[63]_i_8_n_8 ));
  LUT6CY #(
    .INIT(64'h9009000090099009)) 
    \burst_ctr_fu_76_reg[63]_i_9 
       (.GE(\burst_ctr_fu_76_reg[63]_i_9_n_5 ),
        .I0(\burst_ctr_fu_76_reg_n_5_[54] ),
        .I1(select_ln28_reg_247[54]),
        .I2(\burst_ctr_fu_76_reg_n_5_[55] ),
        .I3(select_ln28_reg_247[55]),
        .I4(\burst_ctr_fu_76_reg[63]_i_8_n_7 ),
        .O51(\burst_ctr_fu_76_reg[63]_i_9_n_6 ),
        .O52(\burst_ctr_fu_76_reg[63]_i_9_n_7 ),
        .PROP(\burst_ctr_fu_76_reg[63]_i_9_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \burst_ctr_fu_76_reg[6] 
       (.C(ap_clk),
        .CE(sel),
        .D(trunc_ln25_fu_201_p1[6]),
        .Q(\burst_ctr_fu_76_reg_n_5_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \burst_ctr_fu_76_reg[6]_i_1 
       (.GE(\burst_ctr_fu_76_reg[6]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\burst_ctr_2_reg_303_reg_n_5_[6] ),
        .I4(\burst_ctr_fu_76_reg[5]_i_1_n_7 ),
        .O51(trunc_ln25_fu_201_p1[6]),
        .O52(\burst_ctr_fu_76_reg[6]_i_1_n_7 ),
        .PROP(\burst_ctr_fu_76_reg[6]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \burst_ctr_fu_76_reg[7] 
       (.C(ap_clk),
        .CE(sel),
        .D(trunc_ln25_fu_201_p1[7]),
        .Q(\burst_ctr_fu_76_reg_n_5_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \burst_ctr_fu_76_reg[7]_i_1 
       (.GE(\burst_ctr_fu_76_reg[7]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\burst_ctr_2_reg_303_reg_n_5_[7] ),
        .I4(\burst_ctr_fu_76_reg[9]_i_2_n_7 ),
        .O51(trunc_ln25_fu_201_p1[7]),
        .O52(\burst_ctr_fu_76_reg[7]_i_1_n_7 ),
        .PROP(\burst_ctr_fu_76_reg[7]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \burst_ctr_fu_76_reg[8] 
       (.C(ap_clk),
        .CE(sel),
        .D(trunc_ln25_fu_201_p1[8]),
        .Q(\burst_ctr_fu_76_reg_n_5_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \burst_ctr_fu_76_reg[8]_i_1 
       (.GE(\burst_ctr_fu_76_reg[8]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\burst_ctr_2_reg_303_reg_n_5_[8] ),
        .I4(\burst_ctr_fu_76_reg[7]_i_1_n_7 ),
        .O51(trunc_ln25_fu_201_p1[8]),
        .O52(\burst_ctr_fu_76_reg[8]_i_1_n_7 ),
        .PROP(\burst_ctr_fu_76_reg[8]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \burst_ctr_fu_76_reg[9] 
       (.C(ap_clk),
        .CE(sel),
        .D(trunc_ln25_fu_201_p1[9]),
        .Q(\burst_ctr_fu_76_reg_n_5_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \burst_ctr_fu_76_reg[9]_i_1 
       (.GE(\burst_ctr_fu_76_reg[9]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\burst_ctr_2_reg_303_reg_n_5_[9] ),
        .I4(\burst_ctr_fu_76_reg[9]_i_2_n_8 ),
        .O51(trunc_ln25_fu_201_p1[9]),
        .O52(\burst_ctr_fu_76_reg[9]_i_1_n_7 ),
        .PROP(\burst_ctr_fu_76_reg[9]_i_1_n_8 ));
  LOOKAHEAD8 #(
    .LOOKB("FALSE"),
    .LOOKD("TRUE"),
    .LOOKF("TRUE"),
    .LOOKH("TRUE")) 
    \burst_ctr_fu_76_reg[9]_i_2 
       (.CIN(\burst_ctr_2_reg_303_reg_n_5_[0] ),
        .COUTB(\burst_ctr_fu_76_reg[9]_i_2_n_5 ),
        .COUTD(\burst_ctr_fu_76_reg[9]_i_2_n_6 ),
        .COUTF(\burst_ctr_fu_76_reg[9]_i_2_n_7 ),
        .COUTH(\burst_ctr_fu_76_reg[9]_i_2_n_8 ),
        .CYA(\burst_ctr_fu_76_reg[1]_i_1_n_7 ),
        .CYB(\burst_ctr_fu_76_reg[2]_i_1_n_7 ),
        .CYC(\burst_ctr_fu_76_reg[3]_i_1_n_7 ),
        .CYD(\burst_ctr_fu_76_reg[4]_i_1_n_7 ),
        .CYE(\burst_ctr_fu_76_reg[5]_i_1_n_7 ),
        .CYF(\burst_ctr_fu_76_reg[6]_i_1_n_7 ),
        .CYG(\burst_ctr_fu_76_reg[7]_i_1_n_7 ),
        .CYH(\burst_ctr_fu_76_reg[8]_i_1_n_7 ),
        .GEA(\burst_ctr_fu_76_reg[1]_i_1_n_5 ),
        .GEB(\burst_ctr_fu_76_reg[2]_i_1_n_5 ),
        .GEC(\burst_ctr_fu_76_reg[3]_i_1_n_5 ),
        .GED(\burst_ctr_fu_76_reg[4]_i_1_n_5 ),
        .GEE(\burst_ctr_fu_76_reg[5]_i_1_n_5 ),
        .GEF(\burst_ctr_fu_76_reg[6]_i_1_n_5 ),
        .GEG(\burst_ctr_fu_76_reg[7]_i_1_n_5 ),
        .GEH(\burst_ctr_fu_76_reg[8]_i_1_n_5 ),
        .PROPA(\burst_ctr_fu_76_reg[1]_i_1_n_8 ),
        .PROPB(\burst_ctr_fu_76_reg[2]_i_1_n_8 ),
        .PROPC(\burst_ctr_fu_76_reg[3]_i_1_n_8 ),
        .PROPD(\burst_ctr_fu_76_reg[4]_i_1_n_8 ),
        .PROPE(\burst_ctr_fu_76_reg[5]_i_1_n_8 ),
        .PROPF(\burst_ctr_fu_76_reg[6]_i_1_n_8 ),
        .PROPG(\burst_ctr_fu_76_reg[7]_i_1_n_8 ),
        .PROPH(\burst_ctr_fu_76_reg[8]_i_1_n_8 ));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_reg_308[4]_i_1 
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(ap_CS_fsm_pp0_stage1),
        .O(empty_reg_3080));
  FDRE \empty_reg_308_reg[0] 
       (.C(ap_clk),
        .CE(empty_reg_3080),
        .D(\burst_ctr_fu_76_reg_n_5_[0] ),
        .Q(empty_reg_308[0]),
        .R(1'b0));
  FDRE \empty_reg_308_reg[1] 
       (.C(ap_clk),
        .CE(empty_reg_3080),
        .D(\burst_ctr_fu_76_reg_n_5_[1] ),
        .Q(empty_reg_308[1]),
        .R(1'b0));
  FDRE \empty_reg_308_reg[2] 
       (.C(ap_clk),
        .CE(empty_reg_3080),
        .D(\burst_ctr_fu_76_reg_n_5_[2] ),
        .Q(empty_reg_308[2]),
        .R(1'b0));
  FDRE \empty_reg_308_reg[3] 
       (.C(ap_clk),
        .CE(empty_reg_3080),
        .D(\burst_ctr_fu_76_reg_n_5_[3] ),
        .Q(empty_reg_308[3]),
        .R(1'b0));
  FDRE \empty_reg_308_reg[4] 
       (.C(ap_clk),
        .CE(empty_reg_3080),
        .D(\burst_ctr_fu_76_reg_n_5_[4] ),
        .Q(empty_reg_308[4]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vitis_design_dpa_trace_s2mm_0_flow_control_loop_pipe_sequential_init_2 flow_control_loop_pipe_sequential_init_U
       (.E(burst_ctr_fu_761),
        .Q({ap_CS_fsm_pp0_stage2,\ap_CS_fsm_reg_n_5_[0] }),
        .SR(flow_control_loop_pipe_sequential_init_U_n_5),
        .\ap_CS_fsm_reg[3] (\ap_CS_fsm_reg[3] ),
        .ap_clk(ap_clk),
        .ap_done_reg1(ap_done_reg1),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_ready_int(ap_ready_int),
        .ap_rst_n_inv(ap_rst_n_inv),
        .burst_ctr_fu_7614_out(burst_ctr_fu_7614_out),
        .\burst_ctr_fu_76_reg[0] (\burst_ctr_fu_76_reg[0]_0 ),
        .fifo_count_full_n(fifo_count_full_n),
        .grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg),
        .grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg_reg(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg_reg_0),
        .icmp_ln28_reg_298(icmp_ln28_reg_298),
        .p_0_in(p_0_in),
        .\written_local_fu_80_reg[0] (ap_block_pp0_stage0_subdone_grp0_done_reg_reg_n_5));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln28_reg_298[0]_i_1 
       (.I0(icmp_ln28_fu_143_p2),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(ap_block_pp0_stage0_subdone_grp0_done_reg_reg_n_5),
        .I3(icmp_ln28_reg_298),
        .O(\icmp_ln28_reg_298[0]_i_1_n_5 ));
  FDRE \icmp_ln28_reg_298_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln28_reg_298[0]_i_1_n_5 ),
        .Q(icmp_ln28_reg_298),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFFFFFFF0000F000F)) 
    \icmp_ln28_reg_298_reg[0]_i_10 
       (.GE(\icmp_ln28_reg_298_reg[0]_i_10_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(\icmp_ln28_reg_298_reg[0]_i_2_0 [61]),
        .I3(\icmp_ln28_reg_298_reg[0]_i_2_0 [60]),
        .I4(\icmp_ln28_reg_298_reg[0]_i_2_n_7 ),
        .O51(\icmp_ln28_reg_298_reg[0]_i_10_n_6 ),
        .O52(\icmp_ln28_reg_298_reg[0]_i_10_n_7 ),
        .PROP(\icmp_ln28_reg_298_reg[0]_i_10_n_8 ));
  LUT6CY #(
    .INIT(64'hFFFFFFF0000F000F)) 
    \icmp_ln28_reg_298_reg[0]_i_11 
       (.GE(\icmp_ln28_reg_298_reg[0]_i_11_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(\icmp_ln28_reg_298_reg[0]_i_2_0 [63]),
        .I3(\icmp_ln28_reg_298_reg[0]_i_2_0 [62]),
        .I4(\icmp_ln28_reg_298_reg[0]_i_10_n_7 ),
        .O51(\icmp_ln28_reg_298_reg[0]_i_11_n_6 ),
        .O52(\icmp_ln28_reg_298_reg[0]_i_11_n_7 ),
        .PROP(\icmp_ln28_reg_298_reg[0]_i_11_n_8 ));
  LOOKAHEAD8 #(
    .LOOKB("TRUE"),
    .LOOKD("TRUE"),
    .LOOKF("TRUE"),
    .LOOKH("TRUE")) 
    \icmp_ln28_reg_298_reg[0]_i_12 
       (.CIN(\icmp_ln28_reg_298_reg[0]_i_21_n_8 ),
        .COUTB(\icmp_ln28_reg_298_reg[0]_i_12_n_5 ),
        .COUTD(\icmp_ln28_reg_298_reg[0]_i_12_n_6 ),
        .COUTF(\icmp_ln28_reg_298_reg[0]_i_12_n_7 ),
        .COUTH(\icmp_ln28_reg_298_reg[0]_i_12_n_8 ),
        .CYA(\icmp_ln28_reg_298_reg[0]_i_22_n_7 ),
        .CYB(\icmp_ln28_reg_298_reg[0]_i_23_n_7 ),
        .CYC(\icmp_ln28_reg_298_reg[0]_i_24_n_7 ),
        .CYD(\icmp_ln28_reg_298_reg[0]_i_25_n_7 ),
        .CYE(\icmp_ln28_reg_298_reg[0]_i_26_n_7 ),
        .CYF(\icmp_ln28_reg_298_reg[0]_i_27_n_7 ),
        .CYG(\icmp_ln28_reg_298_reg[0]_i_28_n_7 ),
        .CYH(\icmp_ln28_reg_298_reg[0]_i_29_n_7 ),
        .GEA(\icmp_ln28_reg_298_reg[0]_i_22_n_5 ),
        .GEB(\icmp_ln28_reg_298_reg[0]_i_23_n_5 ),
        .GEC(\icmp_ln28_reg_298_reg[0]_i_24_n_5 ),
        .GED(\icmp_ln28_reg_298_reg[0]_i_25_n_5 ),
        .GEE(\icmp_ln28_reg_298_reg[0]_i_26_n_5 ),
        .GEF(\icmp_ln28_reg_298_reg[0]_i_27_n_5 ),
        .GEG(\icmp_ln28_reg_298_reg[0]_i_28_n_5 ),
        .GEH(\icmp_ln28_reg_298_reg[0]_i_29_n_5 ),
        .PROPA(\icmp_ln28_reg_298_reg[0]_i_22_n_8 ),
        .PROPB(\icmp_ln28_reg_298_reg[0]_i_23_n_8 ),
        .PROPC(\icmp_ln28_reg_298_reg[0]_i_24_n_8 ),
        .PROPD(\icmp_ln28_reg_298_reg[0]_i_25_n_8 ),
        .PROPE(\icmp_ln28_reg_298_reg[0]_i_26_n_8 ),
        .PROPF(\icmp_ln28_reg_298_reg[0]_i_27_n_8 ),
        .PROPG(\icmp_ln28_reg_298_reg[0]_i_28_n_8 ),
        .PROPH(\icmp_ln28_reg_298_reg[0]_i_29_n_8 ));
  LUT6CY #(
    .INIT(64'hFFFFFFF0000F000F)) 
    \icmp_ln28_reg_298_reg[0]_i_13 
       (.GE(\icmp_ln28_reg_298_reg[0]_i_13_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(\icmp_ln28_reg_298_reg[0]_i_2_0 [33]),
        .I3(\icmp_ln28_reg_298_reg[0]_i_2_0 [32]),
        .I4(\icmp_ln28_reg_298_reg[0]_i_12_n_8 ),
        .O51(\icmp_ln28_reg_298_reg[0]_i_13_n_6 ),
        .O52(\icmp_ln28_reg_298_reg[0]_i_13_n_7 ),
        .PROP(\icmp_ln28_reg_298_reg[0]_i_13_n_8 ));
  LUT6CY #(
    .INIT(64'hFFFFFFF0000F000F)) 
    \icmp_ln28_reg_298_reg[0]_i_14 
       (.GE(\icmp_ln28_reg_298_reg[0]_i_14_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(\icmp_ln28_reg_298_reg[0]_i_2_0 [35]),
        .I3(\icmp_ln28_reg_298_reg[0]_i_2_0 [34]),
        .I4(\icmp_ln28_reg_298_reg[0]_i_13_n_7 ),
        .O51(\icmp_ln28_reg_298_reg[0]_i_14_n_6 ),
        .O52(\icmp_ln28_reg_298_reg[0]_i_14_n_7 ),
        .PROP(\icmp_ln28_reg_298_reg[0]_i_14_n_8 ));
  LUT6CY #(
    .INIT(64'hFFFFFFF0000F000F)) 
    \icmp_ln28_reg_298_reg[0]_i_15 
       (.GE(\icmp_ln28_reg_298_reg[0]_i_15_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(\icmp_ln28_reg_298_reg[0]_i_2_0 [37]),
        .I3(\icmp_ln28_reg_298_reg[0]_i_2_0 [36]),
        .I4(\icmp_ln28_reg_298_reg[0]_i_3_n_5 ),
        .O51(\icmp_ln28_reg_298_reg[0]_i_15_n_6 ),
        .O52(\icmp_ln28_reg_298_reg[0]_i_15_n_7 ),
        .PROP(\icmp_ln28_reg_298_reg[0]_i_15_n_8 ));
  LUT6CY #(
    .INIT(64'hFFFFFFF0000F000F)) 
    \icmp_ln28_reg_298_reg[0]_i_16 
       (.GE(\icmp_ln28_reg_298_reg[0]_i_16_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(\icmp_ln28_reg_298_reg[0]_i_2_0 [39]),
        .I3(\icmp_ln28_reg_298_reg[0]_i_2_0 [38]),
        .I4(\icmp_ln28_reg_298_reg[0]_i_15_n_7 ),
        .O51(\icmp_ln28_reg_298_reg[0]_i_16_n_6 ),
        .O52(\icmp_ln28_reg_298_reg[0]_i_16_n_7 ),
        .PROP(\icmp_ln28_reg_298_reg[0]_i_16_n_8 ));
  LUT6CY #(
    .INIT(64'hFFFFFFF0000F000F)) 
    \icmp_ln28_reg_298_reg[0]_i_17 
       (.GE(\icmp_ln28_reg_298_reg[0]_i_17_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(\icmp_ln28_reg_298_reg[0]_i_2_0 [41]),
        .I3(\icmp_ln28_reg_298_reg[0]_i_2_0 [40]),
        .I4(\icmp_ln28_reg_298_reg[0]_i_3_n_6 ),
        .O51(\icmp_ln28_reg_298_reg[0]_i_17_n_6 ),
        .O52(\icmp_ln28_reg_298_reg[0]_i_17_n_7 ),
        .PROP(\icmp_ln28_reg_298_reg[0]_i_17_n_8 ));
  LUT6CY #(
    .INIT(64'hFFFFFFF0000F000F)) 
    \icmp_ln28_reg_298_reg[0]_i_18 
       (.GE(\icmp_ln28_reg_298_reg[0]_i_18_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(\icmp_ln28_reg_298_reg[0]_i_2_0 [43]),
        .I3(\icmp_ln28_reg_298_reg[0]_i_2_0 [42]),
        .I4(\icmp_ln28_reg_298_reg[0]_i_17_n_7 ),
        .O51(\icmp_ln28_reg_298_reg[0]_i_18_n_6 ),
        .O52(\icmp_ln28_reg_298_reg[0]_i_18_n_7 ),
        .PROP(\icmp_ln28_reg_298_reg[0]_i_18_n_8 ));
  LUT6CY #(
    .INIT(64'hFFFFFFF0000F000F)) 
    \icmp_ln28_reg_298_reg[0]_i_19 
       (.GE(\icmp_ln28_reg_298_reg[0]_i_19_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(\icmp_ln28_reg_298_reg[0]_i_2_0 [45]),
        .I3(\icmp_ln28_reg_298_reg[0]_i_2_0 [44]),
        .I4(\icmp_ln28_reg_298_reg[0]_i_3_n_7 ),
        .O51(\icmp_ln28_reg_298_reg[0]_i_19_n_6 ),
        .O52(\icmp_ln28_reg_298_reg[0]_i_19_n_7 ),
        .PROP(\icmp_ln28_reg_298_reg[0]_i_19_n_8 ));
  LOOKAHEAD8 #(
    .LOOKB("TRUE"),
    .LOOKD("TRUE"),
    .LOOKF("TRUE"),
    .LOOKH("TRUE")) 
    \icmp_ln28_reg_298_reg[0]_i_2 
       (.CIN(\icmp_ln28_reg_298_reg[0]_i_3_n_8 ),
        .COUTB(\icmp_ln28_reg_298_reg[0]_i_2_n_5 ),
        .COUTD(\icmp_ln28_reg_298_reg[0]_i_2_n_6 ),
        .COUTF(\icmp_ln28_reg_298_reg[0]_i_2_n_7 ),
        .COUTH(icmp_ln28_fu_143_p2),
        .CYA(\icmp_ln28_reg_298_reg[0]_i_4_n_7 ),
        .CYB(\icmp_ln28_reg_298_reg[0]_i_5_n_7 ),
        .CYC(\icmp_ln28_reg_298_reg[0]_i_6_n_7 ),
        .CYD(\icmp_ln28_reg_298_reg[0]_i_7_n_7 ),
        .CYE(\icmp_ln28_reg_298_reg[0]_i_8_n_7 ),
        .CYF(\icmp_ln28_reg_298_reg[0]_i_9_n_7 ),
        .CYG(\icmp_ln28_reg_298_reg[0]_i_10_n_7 ),
        .CYH(\icmp_ln28_reg_298_reg[0]_i_11_n_7 ),
        .GEA(\icmp_ln28_reg_298_reg[0]_i_4_n_5 ),
        .GEB(\icmp_ln28_reg_298_reg[0]_i_5_n_5 ),
        .GEC(\icmp_ln28_reg_298_reg[0]_i_6_n_5 ),
        .GED(\icmp_ln28_reg_298_reg[0]_i_7_n_5 ),
        .GEE(\icmp_ln28_reg_298_reg[0]_i_8_n_5 ),
        .GEF(\icmp_ln28_reg_298_reg[0]_i_9_n_5 ),
        .GEG(\icmp_ln28_reg_298_reg[0]_i_10_n_5 ),
        .GEH(\icmp_ln28_reg_298_reg[0]_i_11_n_5 ),
        .PROPA(\icmp_ln28_reg_298_reg[0]_i_4_n_8 ),
        .PROPB(\icmp_ln28_reg_298_reg[0]_i_5_n_8 ),
        .PROPC(\icmp_ln28_reg_298_reg[0]_i_6_n_8 ),
        .PROPD(\icmp_ln28_reg_298_reg[0]_i_7_n_8 ),
        .PROPE(\icmp_ln28_reg_298_reg[0]_i_8_n_8 ),
        .PROPF(\icmp_ln28_reg_298_reg[0]_i_9_n_8 ),
        .PROPG(\icmp_ln28_reg_298_reg[0]_i_10_n_8 ),
        .PROPH(\icmp_ln28_reg_298_reg[0]_i_11_n_8 ));
  LUT6CY #(
    .INIT(64'hFFFFFFF0000F000F)) 
    \icmp_ln28_reg_298_reg[0]_i_20 
       (.GE(\icmp_ln28_reg_298_reg[0]_i_20_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(\icmp_ln28_reg_298_reg[0]_i_2_0 [47]),
        .I3(\icmp_ln28_reg_298_reg[0]_i_2_0 [46]),
        .I4(\icmp_ln28_reg_298_reg[0]_i_19_n_7 ),
        .O51(\icmp_ln28_reg_298_reg[0]_i_20_n_6 ),
        .O52(\icmp_ln28_reg_298_reg[0]_i_20_n_7 ),
        .PROP(\icmp_ln28_reg_298_reg[0]_i_20_n_8 ));
  LOOKAHEAD8 #(
    .LOOKB("FALSE"),
    .LOOKD("TRUE"),
    .LOOKF("TRUE"),
    .LOOKH("TRUE")) 
    \icmp_ln28_reg_298_reg[0]_i_21 
       (.CIN(1'b0),
        .COUTB(\icmp_ln28_reg_298_reg[0]_i_21_n_5 ),
        .COUTD(\icmp_ln28_reg_298_reg[0]_i_21_n_6 ),
        .COUTF(\icmp_ln28_reg_298_reg[0]_i_21_n_7 ),
        .COUTH(\icmp_ln28_reg_298_reg[0]_i_21_n_8 ),
        .CYA(\icmp_ln28_reg_298_reg[0]_i_30_n_7 ),
        .CYB(\icmp_ln28_reg_298_reg[0]_i_31_n_7 ),
        .CYC(\icmp_ln28_reg_298_reg[0]_i_32_n_7 ),
        .CYD(\icmp_ln28_reg_298_reg[0]_i_33_n_7 ),
        .CYE(\icmp_ln28_reg_298_reg[0]_i_34_n_7 ),
        .CYF(\icmp_ln28_reg_298_reg[0]_i_35_n_7 ),
        .CYG(\icmp_ln28_reg_298_reg[0]_i_36_n_7 ),
        .CYH(\icmp_ln28_reg_298_reg[0]_i_37_n_7 ),
        .GEA(\icmp_ln28_reg_298_reg[0]_i_30_n_5 ),
        .GEB(\icmp_ln28_reg_298_reg[0]_i_31_n_5 ),
        .GEC(\icmp_ln28_reg_298_reg[0]_i_32_n_5 ),
        .GED(\icmp_ln28_reg_298_reg[0]_i_33_n_5 ),
        .GEE(\icmp_ln28_reg_298_reg[0]_i_34_n_5 ),
        .GEF(\icmp_ln28_reg_298_reg[0]_i_35_n_5 ),
        .GEG(\icmp_ln28_reg_298_reg[0]_i_36_n_5 ),
        .GEH(\icmp_ln28_reg_298_reg[0]_i_37_n_5 ),
        .PROPA(\icmp_ln28_reg_298_reg[0]_i_30_n_8 ),
        .PROPB(\icmp_ln28_reg_298_reg[0]_i_31_n_8 ),
        .PROPC(\icmp_ln28_reg_298_reg[0]_i_32_n_8 ),
        .PROPD(\icmp_ln28_reg_298_reg[0]_i_33_n_8 ),
        .PROPE(\icmp_ln28_reg_298_reg[0]_i_34_n_8 ),
        .PROPF(\icmp_ln28_reg_298_reg[0]_i_35_n_8 ),
        .PROPG(\icmp_ln28_reg_298_reg[0]_i_36_n_8 ),
        .PROPH(\icmp_ln28_reg_298_reg[0]_i_37_n_8 ));
  LUT6CY #(
    .INIT(64'hFFFFFFF0000F000F)) 
    \icmp_ln28_reg_298_reg[0]_i_22 
       (.GE(\icmp_ln28_reg_298_reg[0]_i_22_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(\icmp_ln28_reg_298_reg[0]_i_2_0 [17]),
        .I3(\icmp_ln28_reg_298_reg[0]_i_2_0 [16]),
        .I4(\icmp_ln28_reg_298_reg[0]_i_21_n_8 ),
        .O51(\icmp_ln28_reg_298_reg[0]_i_22_n_6 ),
        .O52(\icmp_ln28_reg_298_reg[0]_i_22_n_7 ),
        .PROP(\icmp_ln28_reg_298_reg[0]_i_22_n_8 ));
  LUT6CY #(
    .INIT(64'hFFFFFFF0000F000F)) 
    \icmp_ln28_reg_298_reg[0]_i_23 
       (.GE(\icmp_ln28_reg_298_reg[0]_i_23_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(\icmp_ln28_reg_298_reg[0]_i_2_0 [19]),
        .I3(\icmp_ln28_reg_298_reg[0]_i_2_0 [18]),
        .I4(\icmp_ln28_reg_298_reg[0]_i_22_n_7 ),
        .O51(\icmp_ln28_reg_298_reg[0]_i_23_n_6 ),
        .O52(\icmp_ln28_reg_298_reg[0]_i_23_n_7 ),
        .PROP(\icmp_ln28_reg_298_reg[0]_i_23_n_8 ));
  LUT6CY #(
    .INIT(64'hFFFFFFF0000F000F)) 
    \icmp_ln28_reg_298_reg[0]_i_24 
       (.GE(\icmp_ln28_reg_298_reg[0]_i_24_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(\icmp_ln28_reg_298_reg[0]_i_2_0 [21]),
        .I3(\icmp_ln28_reg_298_reg[0]_i_2_0 [20]),
        .I4(\icmp_ln28_reg_298_reg[0]_i_12_n_5 ),
        .O51(\icmp_ln28_reg_298_reg[0]_i_24_n_6 ),
        .O52(\icmp_ln28_reg_298_reg[0]_i_24_n_7 ),
        .PROP(\icmp_ln28_reg_298_reg[0]_i_24_n_8 ));
  LUT6CY #(
    .INIT(64'hFFFFFFF0000F000F)) 
    \icmp_ln28_reg_298_reg[0]_i_25 
       (.GE(\icmp_ln28_reg_298_reg[0]_i_25_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(\icmp_ln28_reg_298_reg[0]_i_2_0 [23]),
        .I3(\icmp_ln28_reg_298_reg[0]_i_2_0 [22]),
        .I4(\icmp_ln28_reg_298_reg[0]_i_24_n_7 ),
        .O51(\icmp_ln28_reg_298_reg[0]_i_25_n_6 ),
        .O52(\icmp_ln28_reg_298_reg[0]_i_25_n_7 ),
        .PROP(\icmp_ln28_reg_298_reg[0]_i_25_n_8 ));
  LUT6CY #(
    .INIT(64'hFFFFFFF0000F000F)) 
    \icmp_ln28_reg_298_reg[0]_i_26 
       (.GE(\icmp_ln28_reg_298_reg[0]_i_26_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(\icmp_ln28_reg_298_reg[0]_i_2_0 [25]),
        .I3(\icmp_ln28_reg_298_reg[0]_i_2_0 [24]),
        .I4(\icmp_ln28_reg_298_reg[0]_i_12_n_6 ),
        .O51(\icmp_ln28_reg_298_reg[0]_i_26_n_6 ),
        .O52(\icmp_ln28_reg_298_reg[0]_i_26_n_7 ),
        .PROP(\icmp_ln28_reg_298_reg[0]_i_26_n_8 ));
  LUT6CY #(
    .INIT(64'hFFFFFFF0000F000F)) 
    \icmp_ln28_reg_298_reg[0]_i_27 
       (.GE(\icmp_ln28_reg_298_reg[0]_i_27_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(\icmp_ln28_reg_298_reg[0]_i_2_0 [27]),
        .I3(\icmp_ln28_reg_298_reg[0]_i_2_0 [26]),
        .I4(\icmp_ln28_reg_298_reg[0]_i_26_n_7 ),
        .O51(\icmp_ln28_reg_298_reg[0]_i_27_n_6 ),
        .O52(\icmp_ln28_reg_298_reg[0]_i_27_n_7 ),
        .PROP(\icmp_ln28_reg_298_reg[0]_i_27_n_8 ));
  LUT6CY #(
    .INIT(64'hFFFFFFF0000F000F)) 
    \icmp_ln28_reg_298_reg[0]_i_28 
       (.GE(\icmp_ln28_reg_298_reg[0]_i_28_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(\icmp_ln28_reg_298_reg[0]_i_2_0 [29]),
        .I3(\icmp_ln28_reg_298_reg[0]_i_2_0 [28]),
        .I4(\icmp_ln28_reg_298_reg[0]_i_12_n_7 ),
        .O51(\icmp_ln28_reg_298_reg[0]_i_28_n_6 ),
        .O52(\icmp_ln28_reg_298_reg[0]_i_28_n_7 ),
        .PROP(\icmp_ln28_reg_298_reg[0]_i_28_n_8 ));
  LUT6CY #(
    .INIT(64'hFFFFFFF0000F000F)) 
    \icmp_ln28_reg_298_reg[0]_i_29 
       (.GE(\icmp_ln28_reg_298_reg[0]_i_29_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(\icmp_ln28_reg_298_reg[0]_i_2_0 [31]),
        .I3(\icmp_ln28_reg_298_reg[0]_i_2_0 [30]),
        .I4(\icmp_ln28_reg_298_reg[0]_i_28_n_7 ),
        .O51(\icmp_ln28_reg_298_reg[0]_i_29_n_6 ),
        .O52(\icmp_ln28_reg_298_reg[0]_i_29_n_7 ),
        .PROP(\icmp_ln28_reg_298_reg[0]_i_29_n_8 ));
  LOOKAHEAD8 #(
    .LOOKB("TRUE"),
    .LOOKD("TRUE"),
    .LOOKF("TRUE"),
    .LOOKH("TRUE")) 
    \icmp_ln28_reg_298_reg[0]_i_3 
       (.CIN(\icmp_ln28_reg_298_reg[0]_i_12_n_8 ),
        .COUTB(\icmp_ln28_reg_298_reg[0]_i_3_n_5 ),
        .COUTD(\icmp_ln28_reg_298_reg[0]_i_3_n_6 ),
        .COUTF(\icmp_ln28_reg_298_reg[0]_i_3_n_7 ),
        .COUTH(\icmp_ln28_reg_298_reg[0]_i_3_n_8 ),
        .CYA(\icmp_ln28_reg_298_reg[0]_i_13_n_7 ),
        .CYB(\icmp_ln28_reg_298_reg[0]_i_14_n_7 ),
        .CYC(\icmp_ln28_reg_298_reg[0]_i_15_n_7 ),
        .CYD(\icmp_ln28_reg_298_reg[0]_i_16_n_7 ),
        .CYE(\icmp_ln28_reg_298_reg[0]_i_17_n_7 ),
        .CYF(\icmp_ln28_reg_298_reg[0]_i_18_n_7 ),
        .CYG(\icmp_ln28_reg_298_reg[0]_i_19_n_7 ),
        .CYH(\icmp_ln28_reg_298_reg[0]_i_20_n_7 ),
        .GEA(\icmp_ln28_reg_298_reg[0]_i_13_n_5 ),
        .GEB(\icmp_ln28_reg_298_reg[0]_i_14_n_5 ),
        .GEC(\icmp_ln28_reg_298_reg[0]_i_15_n_5 ),
        .GED(\icmp_ln28_reg_298_reg[0]_i_16_n_5 ),
        .GEE(\icmp_ln28_reg_298_reg[0]_i_17_n_5 ),
        .GEF(\icmp_ln28_reg_298_reg[0]_i_18_n_5 ),
        .GEG(\icmp_ln28_reg_298_reg[0]_i_19_n_5 ),
        .GEH(\icmp_ln28_reg_298_reg[0]_i_20_n_5 ),
        .PROPA(\icmp_ln28_reg_298_reg[0]_i_13_n_8 ),
        .PROPB(\icmp_ln28_reg_298_reg[0]_i_14_n_8 ),
        .PROPC(\icmp_ln28_reg_298_reg[0]_i_15_n_8 ),
        .PROPD(\icmp_ln28_reg_298_reg[0]_i_16_n_8 ),
        .PROPE(\icmp_ln28_reg_298_reg[0]_i_17_n_8 ),
        .PROPF(\icmp_ln28_reg_298_reg[0]_i_18_n_8 ),
        .PROPG(\icmp_ln28_reg_298_reg[0]_i_19_n_8 ),
        .PROPH(\icmp_ln28_reg_298_reg[0]_i_20_n_8 ));
  LUT6CY #(
    .INIT(64'hFFFFFFF0000F000F)) 
    \icmp_ln28_reg_298_reg[0]_i_30 
       (.GE(\icmp_ln28_reg_298_reg[0]_i_30_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(\icmp_ln28_reg_298_reg[0]_i_2_0 [1]),
        .I3(\icmp_ln28_reg_298_reg[0]_i_2_0 [0]),
        .I4(1'b0),
        .O51(\icmp_ln28_reg_298_reg[0]_i_30_n_6 ),
        .O52(\icmp_ln28_reg_298_reg[0]_i_30_n_7 ),
        .PROP(\icmp_ln28_reg_298_reg[0]_i_30_n_8 ));
  LUT6CY #(
    .INIT(64'hFFFFFFF0000F000F)) 
    \icmp_ln28_reg_298_reg[0]_i_31 
       (.GE(\icmp_ln28_reg_298_reg[0]_i_31_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(\icmp_ln28_reg_298_reg[0]_i_2_0 [3]),
        .I3(\icmp_ln28_reg_298_reg[0]_i_2_0 [2]),
        .I4(\icmp_ln28_reg_298_reg[0]_i_30_n_7 ),
        .O51(\icmp_ln28_reg_298_reg[0]_i_31_n_6 ),
        .O52(\icmp_ln28_reg_298_reg[0]_i_31_n_7 ),
        .PROP(\icmp_ln28_reg_298_reg[0]_i_31_n_8 ));
  LUT6CY #(
    .INIT(64'hFFFFFFF0000F000F)) 
    \icmp_ln28_reg_298_reg[0]_i_32 
       (.GE(\icmp_ln28_reg_298_reg[0]_i_32_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(\icmp_ln28_reg_298_reg[0]_i_2_0 [5]),
        .I3(\icmp_ln28_reg_298_reg[0]_i_2_0 [4]),
        .I4(\icmp_ln28_reg_298_reg[0]_i_21_n_5 ),
        .O51(\icmp_ln28_reg_298_reg[0]_i_32_n_6 ),
        .O52(\icmp_ln28_reg_298_reg[0]_i_32_n_7 ),
        .PROP(\icmp_ln28_reg_298_reg[0]_i_32_n_8 ));
  LUT6CY #(
    .INIT(64'hFFFFFFF0000F000F)) 
    \icmp_ln28_reg_298_reg[0]_i_33 
       (.GE(\icmp_ln28_reg_298_reg[0]_i_33_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(\icmp_ln28_reg_298_reg[0]_i_2_0 [7]),
        .I3(\icmp_ln28_reg_298_reg[0]_i_2_0 [6]),
        .I4(\icmp_ln28_reg_298_reg[0]_i_32_n_7 ),
        .O51(\icmp_ln28_reg_298_reg[0]_i_33_n_6 ),
        .O52(\icmp_ln28_reg_298_reg[0]_i_33_n_7 ),
        .PROP(\icmp_ln28_reg_298_reg[0]_i_33_n_8 ));
  LUT6CY #(
    .INIT(64'hFFFFFFF0000F000F)) 
    \icmp_ln28_reg_298_reg[0]_i_34 
       (.GE(\icmp_ln28_reg_298_reg[0]_i_34_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(\icmp_ln28_reg_298_reg[0]_i_2_0 [9]),
        .I3(\icmp_ln28_reg_298_reg[0]_i_2_0 [8]),
        .I4(\icmp_ln28_reg_298_reg[0]_i_21_n_6 ),
        .O51(\icmp_ln28_reg_298_reg[0]_i_34_n_6 ),
        .O52(\icmp_ln28_reg_298_reg[0]_i_34_n_7 ),
        .PROP(\icmp_ln28_reg_298_reg[0]_i_34_n_8 ));
  LUT6CY #(
    .INIT(64'hFFFFFFF0000F000F)) 
    \icmp_ln28_reg_298_reg[0]_i_35 
       (.GE(\icmp_ln28_reg_298_reg[0]_i_35_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(\icmp_ln28_reg_298_reg[0]_i_2_0 [11]),
        .I3(\icmp_ln28_reg_298_reg[0]_i_2_0 [10]),
        .I4(\icmp_ln28_reg_298_reg[0]_i_34_n_7 ),
        .O51(\icmp_ln28_reg_298_reg[0]_i_35_n_6 ),
        .O52(\icmp_ln28_reg_298_reg[0]_i_35_n_7 ),
        .PROP(\icmp_ln28_reg_298_reg[0]_i_35_n_8 ));
  LUT6CY #(
    .INIT(64'hFFFFFFF0000F000F)) 
    \icmp_ln28_reg_298_reg[0]_i_36 
       (.GE(\icmp_ln28_reg_298_reg[0]_i_36_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(\icmp_ln28_reg_298_reg[0]_i_2_0 [13]),
        .I3(\icmp_ln28_reg_298_reg[0]_i_2_0 [12]),
        .I4(\icmp_ln28_reg_298_reg[0]_i_21_n_7 ),
        .O51(\icmp_ln28_reg_298_reg[0]_i_36_n_6 ),
        .O52(\icmp_ln28_reg_298_reg[0]_i_36_n_7 ),
        .PROP(\icmp_ln28_reg_298_reg[0]_i_36_n_8 ));
  LUT6CY #(
    .INIT(64'hFFFFFFF0000F000F)) 
    \icmp_ln28_reg_298_reg[0]_i_37 
       (.GE(\icmp_ln28_reg_298_reg[0]_i_37_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(\icmp_ln28_reg_298_reg[0]_i_2_0 [15]),
        .I3(\icmp_ln28_reg_298_reg[0]_i_2_0 [14]),
        .I4(\icmp_ln28_reg_298_reg[0]_i_36_n_7 ),
        .O51(\icmp_ln28_reg_298_reg[0]_i_37_n_6 ),
        .O52(\icmp_ln28_reg_298_reg[0]_i_37_n_7 ),
        .PROP(\icmp_ln28_reg_298_reg[0]_i_37_n_8 ));
  LUT6CY #(
    .INIT(64'hFFFFFFF0000F000F)) 
    \icmp_ln28_reg_298_reg[0]_i_4 
       (.GE(\icmp_ln28_reg_298_reg[0]_i_4_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(\icmp_ln28_reg_298_reg[0]_i_2_0 [49]),
        .I3(\icmp_ln28_reg_298_reg[0]_i_2_0 [48]),
        .I4(\icmp_ln28_reg_298_reg[0]_i_3_n_8 ),
        .O51(\icmp_ln28_reg_298_reg[0]_i_4_n_6 ),
        .O52(\icmp_ln28_reg_298_reg[0]_i_4_n_7 ),
        .PROP(\icmp_ln28_reg_298_reg[0]_i_4_n_8 ));
  LUT6CY #(
    .INIT(64'hFFFFFFF0000F000F)) 
    \icmp_ln28_reg_298_reg[0]_i_5 
       (.GE(\icmp_ln28_reg_298_reg[0]_i_5_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(\icmp_ln28_reg_298_reg[0]_i_2_0 [51]),
        .I3(\icmp_ln28_reg_298_reg[0]_i_2_0 [50]),
        .I4(\icmp_ln28_reg_298_reg[0]_i_4_n_7 ),
        .O51(\icmp_ln28_reg_298_reg[0]_i_5_n_6 ),
        .O52(\icmp_ln28_reg_298_reg[0]_i_5_n_7 ),
        .PROP(\icmp_ln28_reg_298_reg[0]_i_5_n_8 ));
  LUT6CY #(
    .INIT(64'hFFFFFFF0000F000F)) 
    \icmp_ln28_reg_298_reg[0]_i_6 
       (.GE(\icmp_ln28_reg_298_reg[0]_i_6_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(\icmp_ln28_reg_298_reg[0]_i_2_0 [53]),
        .I3(\icmp_ln28_reg_298_reg[0]_i_2_0 [52]),
        .I4(\icmp_ln28_reg_298_reg[0]_i_2_n_5 ),
        .O51(\icmp_ln28_reg_298_reg[0]_i_6_n_6 ),
        .O52(\icmp_ln28_reg_298_reg[0]_i_6_n_7 ),
        .PROP(\icmp_ln28_reg_298_reg[0]_i_6_n_8 ));
  LUT6CY #(
    .INIT(64'hFFFFFFF0000F000F)) 
    \icmp_ln28_reg_298_reg[0]_i_7 
       (.GE(\icmp_ln28_reg_298_reg[0]_i_7_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(\icmp_ln28_reg_298_reg[0]_i_2_0 [55]),
        .I3(\icmp_ln28_reg_298_reg[0]_i_2_0 [54]),
        .I4(\icmp_ln28_reg_298_reg[0]_i_6_n_7 ),
        .O51(\icmp_ln28_reg_298_reg[0]_i_7_n_6 ),
        .O52(\icmp_ln28_reg_298_reg[0]_i_7_n_7 ),
        .PROP(\icmp_ln28_reg_298_reg[0]_i_7_n_8 ));
  LUT6CY #(
    .INIT(64'hFFFFFFF0000F000F)) 
    \icmp_ln28_reg_298_reg[0]_i_8 
       (.GE(\icmp_ln28_reg_298_reg[0]_i_8_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(\icmp_ln28_reg_298_reg[0]_i_2_0 [57]),
        .I3(\icmp_ln28_reg_298_reg[0]_i_2_0 [56]),
        .I4(\icmp_ln28_reg_298_reg[0]_i_2_n_6 ),
        .O51(\icmp_ln28_reg_298_reg[0]_i_8_n_6 ),
        .O52(\icmp_ln28_reg_298_reg[0]_i_8_n_7 ),
        .PROP(\icmp_ln28_reg_298_reg[0]_i_8_n_8 ));
  LUT6CY #(
    .INIT(64'hFFFFFFF0000F000F)) 
    \icmp_ln28_reg_298_reg[0]_i_9 
       (.GE(\icmp_ln28_reg_298_reg[0]_i_9_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(\icmp_ln28_reg_298_reg[0]_i_2_0 [59]),
        .I3(\icmp_ln28_reg_298_reg[0]_i_2_0 [58]),
        .I4(\icmp_ln28_reg_298_reg[0]_i_8_n_7 ),
        .O51(\icmp_ln28_reg_298_reg[0]_i_9_n_6 ),
        .O52(\icmp_ln28_reg_298_reg[0]_i_9_n_7 ),
        .PROP(\icmp_ln28_reg_298_reg[0]_i_9_n_8 ));
  FDRE \icmp_ln31_1_reg_317_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(icmp_ln31_1_fu_171_p2),
        .Q(icmp_ln31_1_reg_317),
        .R(1'b0));
  FDRE \icmp_ln31_reg_313_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(icmp_ln31_fu_166_p2),
        .Q(\icmp_ln31_reg_313_reg[0]_0 ),
        .R(1'b0));
  LOOKAHEAD8 #(
    .LOOKB("TRUE"),
    .LOOKD("TRUE"),
    .LOOKF("TRUE"),
    .LOOKH("TRUE")) 
    \icmp_ln31_reg_313_reg[0]_i_1 
       (.CIN(\icmp_ln31_reg_313_reg[0]_i_2_n_8 ),
        .COUTB(\icmp_ln31_reg_313_reg[0]_i_1_n_5 ),
        .COUTD(\icmp_ln31_reg_313_reg[0]_i_1_n_6 ),
        .COUTF(\icmp_ln31_reg_313_reg[0]_i_1_n_7 ),
        .COUTH(icmp_ln31_fu_166_p2),
        .CYA(\icmp_ln31_reg_313_reg[0]_i_3_n_7 ),
        .CYB(\icmp_ln31_reg_313_reg[0]_i_4_n_7 ),
        .CYC(\icmp_ln31_reg_313_reg[0]_i_5_n_7 ),
        .CYD(\icmp_ln31_reg_313_reg[0]_i_6_n_7 ),
        .CYE(\icmp_ln31_reg_313_reg[0]_i_7_n_7 ),
        .CYF(\icmp_ln31_reg_313_reg[0]_i_8_n_7 ),
        .CYG(\icmp_ln31_reg_313_reg[0]_i_9_n_7 ),
        .CYH(\icmp_ln31_reg_313_reg[0]_i_10_n_7 ),
        .GEA(\icmp_ln31_reg_313_reg[0]_i_3_n_5 ),
        .GEB(\icmp_ln31_reg_313_reg[0]_i_4_n_5 ),
        .GEC(\icmp_ln31_reg_313_reg[0]_i_5_n_5 ),
        .GED(\icmp_ln31_reg_313_reg[0]_i_6_n_5 ),
        .GEE(\icmp_ln31_reg_313_reg[0]_i_7_n_5 ),
        .GEF(\icmp_ln31_reg_313_reg[0]_i_8_n_5 ),
        .GEG(\icmp_ln31_reg_313_reg[0]_i_9_n_5 ),
        .GEH(\icmp_ln31_reg_313_reg[0]_i_10_n_5 ),
        .PROPA(\icmp_ln31_reg_313_reg[0]_i_3_n_8 ),
        .PROPB(\icmp_ln31_reg_313_reg[0]_i_4_n_8 ),
        .PROPC(\icmp_ln31_reg_313_reg[0]_i_5_n_8 ),
        .PROPD(\icmp_ln31_reg_313_reg[0]_i_6_n_8 ),
        .PROPE(\icmp_ln31_reg_313_reg[0]_i_7_n_8 ),
        .PROPF(\icmp_ln31_reg_313_reg[0]_i_8_n_8 ),
        .PROPG(\icmp_ln31_reg_313_reg[0]_i_9_n_8 ),
        .PROPH(\icmp_ln31_reg_313_reg[0]_i_10_n_8 ));
  LUT6CY #(
    .INIT(64'hB2BB22B290099009)) 
    \icmp_ln31_reg_313_reg[0]_i_10 
       (.GE(\icmp_ln31_reg_313_reg[0]_i_10_n_5 ),
        .I0(select_ln28_reg_247[63]),
        .I1(\burst_ctr_fu_76_reg_n_5_[63] ),
        .I2(select_ln28_reg_247[62]),
        .I3(\burst_ctr_fu_76_reg_n_5_[62] ),
        .I4(\icmp_ln31_reg_313_reg[0]_i_9_n_7 ),
        .O51(\icmp_ln31_reg_313_reg[0]_i_10_n_6 ),
        .O52(\icmp_ln31_reg_313_reg[0]_i_10_n_7 ),
        .PROP(\icmp_ln31_reg_313_reg[0]_i_10_n_8 ));
  LOOKAHEAD8 #(
    .LOOKB("TRUE"),
    .LOOKD("TRUE"),
    .LOOKF("TRUE"),
    .LOOKH("TRUE")) 
    \icmp_ln31_reg_313_reg[0]_i_11 
       (.CIN(\icmp_ln31_reg_313_reg[0]_i_20_n_8 ),
        .COUTB(\icmp_ln31_reg_313_reg[0]_i_11_n_5 ),
        .COUTD(\icmp_ln31_reg_313_reg[0]_i_11_n_6 ),
        .COUTF(\icmp_ln31_reg_313_reg[0]_i_11_n_7 ),
        .COUTH(\icmp_ln31_reg_313_reg[0]_i_11_n_8 ),
        .CYA(\icmp_ln31_reg_313_reg[0]_i_21_n_7 ),
        .CYB(\icmp_ln31_reg_313_reg[0]_i_22_n_7 ),
        .CYC(\icmp_ln31_reg_313_reg[0]_i_23_n_7 ),
        .CYD(\icmp_ln31_reg_313_reg[0]_i_24_n_7 ),
        .CYE(\icmp_ln31_reg_313_reg[0]_i_25_n_7 ),
        .CYF(\icmp_ln31_reg_313_reg[0]_i_26_n_7 ),
        .CYG(\icmp_ln31_reg_313_reg[0]_i_27_n_7 ),
        .CYH(\icmp_ln31_reg_313_reg[0]_i_28_n_7 ),
        .GEA(\icmp_ln31_reg_313_reg[0]_i_21_n_5 ),
        .GEB(\icmp_ln31_reg_313_reg[0]_i_22_n_5 ),
        .GEC(\icmp_ln31_reg_313_reg[0]_i_23_n_5 ),
        .GED(\icmp_ln31_reg_313_reg[0]_i_24_n_5 ),
        .GEE(\icmp_ln31_reg_313_reg[0]_i_25_n_5 ),
        .GEF(\icmp_ln31_reg_313_reg[0]_i_26_n_5 ),
        .GEG(\icmp_ln31_reg_313_reg[0]_i_27_n_5 ),
        .GEH(\icmp_ln31_reg_313_reg[0]_i_28_n_5 ),
        .PROPA(\icmp_ln31_reg_313_reg[0]_i_21_n_8 ),
        .PROPB(\icmp_ln31_reg_313_reg[0]_i_22_n_8 ),
        .PROPC(\icmp_ln31_reg_313_reg[0]_i_23_n_8 ),
        .PROPD(\icmp_ln31_reg_313_reg[0]_i_24_n_8 ),
        .PROPE(\icmp_ln31_reg_313_reg[0]_i_25_n_8 ),
        .PROPF(\icmp_ln31_reg_313_reg[0]_i_26_n_8 ),
        .PROPG(\icmp_ln31_reg_313_reg[0]_i_27_n_8 ),
        .PROPH(\icmp_ln31_reg_313_reg[0]_i_28_n_8 ));
  LUT6CY #(
    .INIT(64'hB2BB22B290099009)) 
    \icmp_ln31_reg_313_reg[0]_i_12 
       (.GE(\icmp_ln31_reg_313_reg[0]_i_12_n_5 ),
        .I0(select_ln28_reg_247[33]),
        .I1(\burst_ctr_fu_76_reg_n_5_[33] ),
        .I2(select_ln28_reg_247[32]),
        .I3(\burst_ctr_fu_76_reg_n_5_[32] ),
        .I4(\icmp_ln31_reg_313_reg[0]_i_11_n_8 ),
        .O51(\icmp_ln31_reg_313_reg[0]_i_12_n_6 ),
        .O52(\icmp_ln31_reg_313_reg[0]_i_12_n_7 ),
        .PROP(\icmp_ln31_reg_313_reg[0]_i_12_n_8 ));
  LUT6CY #(
    .INIT(64'hB2BB22B290099009)) 
    \icmp_ln31_reg_313_reg[0]_i_13 
       (.GE(\icmp_ln31_reg_313_reg[0]_i_13_n_5 ),
        .I0(select_ln28_reg_247[35]),
        .I1(\burst_ctr_fu_76_reg_n_5_[35] ),
        .I2(select_ln28_reg_247[34]),
        .I3(\burst_ctr_fu_76_reg_n_5_[34] ),
        .I4(\icmp_ln31_reg_313_reg[0]_i_12_n_7 ),
        .O51(\icmp_ln31_reg_313_reg[0]_i_13_n_6 ),
        .O52(\icmp_ln31_reg_313_reg[0]_i_13_n_7 ),
        .PROP(\icmp_ln31_reg_313_reg[0]_i_13_n_8 ));
  LUT6CY #(
    .INIT(64'hB2BB22B290099009)) 
    \icmp_ln31_reg_313_reg[0]_i_14 
       (.GE(\icmp_ln31_reg_313_reg[0]_i_14_n_5 ),
        .I0(select_ln28_reg_247[37]),
        .I1(\burst_ctr_fu_76_reg_n_5_[37] ),
        .I2(select_ln28_reg_247[36]),
        .I3(\burst_ctr_fu_76_reg_n_5_[36] ),
        .I4(\icmp_ln31_reg_313_reg[0]_i_2_n_5 ),
        .O51(\icmp_ln31_reg_313_reg[0]_i_14_n_6 ),
        .O52(\icmp_ln31_reg_313_reg[0]_i_14_n_7 ),
        .PROP(\icmp_ln31_reg_313_reg[0]_i_14_n_8 ));
  LUT6CY #(
    .INIT(64'hB2BB22B290099009)) 
    \icmp_ln31_reg_313_reg[0]_i_15 
       (.GE(\icmp_ln31_reg_313_reg[0]_i_15_n_5 ),
        .I0(select_ln28_reg_247[39]),
        .I1(\burst_ctr_fu_76_reg_n_5_[39] ),
        .I2(select_ln28_reg_247[38]),
        .I3(\burst_ctr_fu_76_reg_n_5_[38] ),
        .I4(\icmp_ln31_reg_313_reg[0]_i_14_n_7 ),
        .O51(\icmp_ln31_reg_313_reg[0]_i_15_n_6 ),
        .O52(\icmp_ln31_reg_313_reg[0]_i_15_n_7 ),
        .PROP(\icmp_ln31_reg_313_reg[0]_i_15_n_8 ));
  LUT6CY #(
    .INIT(64'hB2BB22B290099009)) 
    \icmp_ln31_reg_313_reg[0]_i_16 
       (.GE(\icmp_ln31_reg_313_reg[0]_i_16_n_5 ),
        .I0(select_ln28_reg_247[41]),
        .I1(\burst_ctr_fu_76_reg_n_5_[41] ),
        .I2(select_ln28_reg_247[40]),
        .I3(\burst_ctr_fu_76_reg_n_5_[40] ),
        .I4(\icmp_ln31_reg_313_reg[0]_i_2_n_6 ),
        .O51(\icmp_ln31_reg_313_reg[0]_i_16_n_6 ),
        .O52(\icmp_ln31_reg_313_reg[0]_i_16_n_7 ),
        .PROP(\icmp_ln31_reg_313_reg[0]_i_16_n_8 ));
  LUT6CY #(
    .INIT(64'hB2BB22B290099009)) 
    \icmp_ln31_reg_313_reg[0]_i_17 
       (.GE(\icmp_ln31_reg_313_reg[0]_i_17_n_5 ),
        .I0(select_ln28_reg_247[43]),
        .I1(\burst_ctr_fu_76_reg_n_5_[43] ),
        .I2(select_ln28_reg_247[42]),
        .I3(\burst_ctr_fu_76_reg_n_5_[42] ),
        .I4(\icmp_ln31_reg_313_reg[0]_i_16_n_7 ),
        .O51(\icmp_ln31_reg_313_reg[0]_i_17_n_6 ),
        .O52(\icmp_ln31_reg_313_reg[0]_i_17_n_7 ),
        .PROP(\icmp_ln31_reg_313_reg[0]_i_17_n_8 ));
  LUT6CY #(
    .INIT(64'hB2BB22B290099009)) 
    \icmp_ln31_reg_313_reg[0]_i_18 
       (.GE(\icmp_ln31_reg_313_reg[0]_i_18_n_5 ),
        .I0(select_ln28_reg_247[45]),
        .I1(\burst_ctr_fu_76_reg_n_5_[45] ),
        .I2(select_ln28_reg_247[44]),
        .I3(\burst_ctr_fu_76_reg_n_5_[44] ),
        .I4(\icmp_ln31_reg_313_reg[0]_i_2_n_7 ),
        .O51(\icmp_ln31_reg_313_reg[0]_i_18_n_6 ),
        .O52(\icmp_ln31_reg_313_reg[0]_i_18_n_7 ),
        .PROP(\icmp_ln31_reg_313_reg[0]_i_18_n_8 ));
  LUT6CY #(
    .INIT(64'hB2BB22B290099009)) 
    \icmp_ln31_reg_313_reg[0]_i_19 
       (.GE(\icmp_ln31_reg_313_reg[0]_i_19_n_5 ),
        .I0(select_ln28_reg_247[47]),
        .I1(\burst_ctr_fu_76_reg_n_5_[47] ),
        .I2(select_ln28_reg_247[46]),
        .I3(\burst_ctr_fu_76_reg_n_5_[46] ),
        .I4(\icmp_ln31_reg_313_reg[0]_i_18_n_7 ),
        .O51(\icmp_ln31_reg_313_reg[0]_i_19_n_6 ),
        .O52(\icmp_ln31_reg_313_reg[0]_i_19_n_7 ),
        .PROP(\icmp_ln31_reg_313_reg[0]_i_19_n_8 ));
  LOOKAHEAD8 #(
    .LOOKB("TRUE"),
    .LOOKD("TRUE"),
    .LOOKF("TRUE"),
    .LOOKH("TRUE")) 
    \icmp_ln31_reg_313_reg[0]_i_2 
       (.CIN(\icmp_ln31_reg_313_reg[0]_i_11_n_8 ),
        .COUTB(\icmp_ln31_reg_313_reg[0]_i_2_n_5 ),
        .COUTD(\icmp_ln31_reg_313_reg[0]_i_2_n_6 ),
        .COUTF(\icmp_ln31_reg_313_reg[0]_i_2_n_7 ),
        .COUTH(\icmp_ln31_reg_313_reg[0]_i_2_n_8 ),
        .CYA(\icmp_ln31_reg_313_reg[0]_i_12_n_7 ),
        .CYB(\icmp_ln31_reg_313_reg[0]_i_13_n_7 ),
        .CYC(\icmp_ln31_reg_313_reg[0]_i_14_n_7 ),
        .CYD(\icmp_ln31_reg_313_reg[0]_i_15_n_7 ),
        .CYE(\icmp_ln31_reg_313_reg[0]_i_16_n_7 ),
        .CYF(\icmp_ln31_reg_313_reg[0]_i_17_n_7 ),
        .CYG(\icmp_ln31_reg_313_reg[0]_i_18_n_7 ),
        .CYH(\icmp_ln31_reg_313_reg[0]_i_19_n_7 ),
        .GEA(\icmp_ln31_reg_313_reg[0]_i_12_n_5 ),
        .GEB(\icmp_ln31_reg_313_reg[0]_i_13_n_5 ),
        .GEC(\icmp_ln31_reg_313_reg[0]_i_14_n_5 ),
        .GED(\icmp_ln31_reg_313_reg[0]_i_15_n_5 ),
        .GEE(\icmp_ln31_reg_313_reg[0]_i_16_n_5 ),
        .GEF(\icmp_ln31_reg_313_reg[0]_i_17_n_5 ),
        .GEG(\icmp_ln31_reg_313_reg[0]_i_18_n_5 ),
        .GEH(\icmp_ln31_reg_313_reg[0]_i_19_n_5 ),
        .PROPA(\icmp_ln31_reg_313_reg[0]_i_12_n_8 ),
        .PROPB(\icmp_ln31_reg_313_reg[0]_i_13_n_8 ),
        .PROPC(\icmp_ln31_reg_313_reg[0]_i_14_n_8 ),
        .PROPD(\icmp_ln31_reg_313_reg[0]_i_15_n_8 ),
        .PROPE(\icmp_ln31_reg_313_reg[0]_i_16_n_8 ),
        .PROPF(\icmp_ln31_reg_313_reg[0]_i_17_n_8 ),
        .PROPG(\icmp_ln31_reg_313_reg[0]_i_18_n_8 ),
        .PROPH(\icmp_ln31_reg_313_reg[0]_i_19_n_8 ));
  LOOKAHEAD8 #(
    .LOOKB("FALSE"),
    .LOOKD("TRUE"),
    .LOOKF("TRUE"),
    .LOOKH("TRUE")) 
    \icmp_ln31_reg_313_reg[0]_i_20 
       (.CIN(1'b0),
        .COUTB(\icmp_ln31_reg_313_reg[0]_i_20_n_5 ),
        .COUTD(\icmp_ln31_reg_313_reg[0]_i_20_n_6 ),
        .COUTF(\icmp_ln31_reg_313_reg[0]_i_20_n_7 ),
        .COUTH(\icmp_ln31_reg_313_reg[0]_i_20_n_8 ),
        .CYA(\icmp_ln31_reg_313_reg[0]_i_29_n_7 ),
        .CYB(\icmp_ln31_reg_313_reg[0]_i_30_n_7 ),
        .CYC(\icmp_ln31_reg_313_reg[0]_i_31_n_7 ),
        .CYD(\icmp_ln31_reg_313_reg[0]_i_32_n_7 ),
        .CYE(\icmp_ln31_reg_313_reg[0]_i_33_n_7 ),
        .CYF(\icmp_ln31_reg_313_reg[0]_i_34_n_7 ),
        .CYG(\icmp_ln31_reg_313_reg[0]_i_35_n_7 ),
        .CYH(\icmp_ln31_reg_313_reg[0]_i_36_n_7 ),
        .GEA(\icmp_ln31_reg_313_reg[0]_i_29_n_5 ),
        .GEB(\icmp_ln31_reg_313_reg[0]_i_30_n_5 ),
        .GEC(\icmp_ln31_reg_313_reg[0]_i_31_n_5 ),
        .GED(\icmp_ln31_reg_313_reg[0]_i_32_n_5 ),
        .GEE(\icmp_ln31_reg_313_reg[0]_i_33_n_5 ),
        .GEF(\icmp_ln31_reg_313_reg[0]_i_34_n_5 ),
        .GEG(\icmp_ln31_reg_313_reg[0]_i_35_n_5 ),
        .GEH(\icmp_ln31_reg_313_reg[0]_i_36_n_5 ),
        .PROPA(\icmp_ln31_reg_313_reg[0]_i_29_n_8 ),
        .PROPB(\icmp_ln31_reg_313_reg[0]_i_30_n_8 ),
        .PROPC(\icmp_ln31_reg_313_reg[0]_i_31_n_8 ),
        .PROPD(\icmp_ln31_reg_313_reg[0]_i_32_n_8 ),
        .PROPE(\icmp_ln31_reg_313_reg[0]_i_33_n_8 ),
        .PROPF(\icmp_ln31_reg_313_reg[0]_i_34_n_8 ),
        .PROPG(\icmp_ln31_reg_313_reg[0]_i_35_n_8 ),
        .PROPH(\icmp_ln31_reg_313_reg[0]_i_36_n_8 ));
  LUT6CY #(
    .INIT(64'hB2BB22B290099009)) 
    \icmp_ln31_reg_313_reg[0]_i_21 
       (.GE(\icmp_ln31_reg_313_reg[0]_i_21_n_5 ),
        .I0(select_ln28_reg_247[17]),
        .I1(\burst_ctr_fu_76_reg_n_5_[17] ),
        .I2(select_ln28_reg_247[16]),
        .I3(\burst_ctr_fu_76_reg_n_5_[16] ),
        .I4(\icmp_ln31_reg_313_reg[0]_i_20_n_8 ),
        .O51(\icmp_ln31_reg_313_reg[0]_i_21_n_6 ),
        .O52(\icmp_ln31_reg_313_reg[0]_i_21_n_7 ),
        .PROP(\icmp_ln31_reg_313_reg[0]_i_21_n_8 ));
  LUT6CY #(
    .INIT(64'hB2BB22B290099009)) 
    \icmp_ln31_reg_313_reg[0]_i_22 
       (.GE(\icmp_ln31_reg_313_reg[0]_i_22_n_5 ),
        .I0(select_ln28_reg_247[19]),
        .I1(\burst_ctr_fu_76_reg_n_5_[19] ),
        .I2(select_ln28_reg_247[18]),
        .I3(\burst_ctr_fu_76_reg_n_5_[18] ),
        .I4(\icmp_ln31_reg_313_reg[0]_i_21_n_7 ),
        .O51(\icmp_ln31_reg_313_reg[0]_i_22_n_6 ),
        .O52(\icmp_ln31_reg_313_reg[0]_i_22_n_7 ),
        .PROP(\icmp_ln31_reg_313_reg[0]_i_22_n_8 ));
  LUT6CY #(
    .INIT(64'hB2BB22B290099009)) 
    \icmp_ln31_reg_313_reg[0]_i_23 
       (.GE(\icmp_ln31_reg_313_reg[0]_i_23_n_5 ),
        .I0(select_ln28_reg_247[21]),
        .I1(\burst_ctr_fu_76_reg_n_5_[21] ),
        .I2(select_ln28_reg_247[20]),
        .I3(\burst_ctr_fu_76_reg_n_5_[20] ),
        .I4(\icmp_ln31_reg_313_reg[0]_i_11_n_5 ),
        .O51(\icmp_ln31_reg_313_reg[0]_i_23_n_6 ),
        .O52(\icmp_ln31_reg_313_reg[0]_i_23_n_7 ),
        .PROP(\icmp_ln31_reg_313_reg[0]_i_23_n_8 ));
  LUT6CY #(
    .INIT(64'hB2BB22B290099009)) 
    \icmp_ln31_reg_313_reg[0]_i_24 
       (.GE(\icmp_ln31_reg_313_reg[0]_i_24_n_5 ),
        .I0(select_ln28_reg_247[23]),
        .I1(\burst_ctr_fu_76_reg_n_5_[23] ),
        .I2(select_ln28_reg_247[22]),
        .I3(\burst_ctr_fu_76_reg_n_5_[22] ),
        .I4(\icmp_ln31_reg_313_reg[0]_i_23_n_7 ),
        .O51(\icmp_ln31_reg_313_reg[0]_i_24_n_6 ),
        .O52(\icmp_ln31_reg_313_reg[0]_i_24_n_7 ),
        .PROP(\icmp_ln31_reg_313_reg[0]_i_24_n_8 ));
  LUT6CY #(
    .INIT(64'hB2BB22B290099009)) 
    \icmp_ln31_reg_313_reg[0]_i_25 
       (.GE(\icmp_ln31_reg_313_reg[0]_i_25_n_5 ),
        .I0(select_ln28_reg_247[25]),
        .I1(\burst_ctr_fu_76_reg_n_5_[25] ),
        .I2(select_ln28_reg_247[24]),
        .I3(\burst_ctr_fu_76_reg_n_5_[24] ),
        .I4(\icmp_ln31_reg_313_reg[0]_i_11_n_6 ),
        .O51(\icmp_ln31_reg_313_reg[0]_i_25_n_6 ),
        .O52(\icmp_ln31_reg_313_reg[0]_i_25_n_7 ),
        .PROP(\icmp_ln31_reg_313_reg[0]_i_25_n_8 ));
  LUT6CY #(
    .INIT(64'hB2BB22B290099009)) 
    \icmp_ln31_reg_313_reg[0]_i_26 
       (.GE(\icmp_ln31_reg_313_reg[0]_i_26_n_5 ),
        .I0(select_ln28_reg_247[27]),
        .I1(\burst_ctr_fu_76_reg_n_5_[27] ),
        .I2(select_ln28_reg_247[26]),
        .I3(\burst_ctr_fu_76_reg_n_5_[26] ),
        .I4(\icmp_ln31_reg_313_reg[0]_i_25_n_7 ),
        .O51(\icmp_ln31_reg_313_reg[0]_i_26_n_6 ),
        .O52(\icmp_ln31_reg_313_reg[0]_i_26_n_7 ),
        .PROP(\icmp_ln31_reg_313_reg[0]_i_26_n_8 ));
  LUT6CY #(
    .INIT(64'hB2BB22B290099009)) 
    \icmp_ln31_reg_313_reg[0]_i_27 
       (.GE(\icmp_ln31_reg_313_reg[0]_i_27_n_5 ),
        .I0(select_ln28_reg_247[29]),
        .I1(\burst_ctr_fu_76_reg_n_5_[29] ),
        .I2(select_ln28_reg_247[28]),
        .I3(\burst_ctr_fu_76_reg_n_5_[28] ),
        .I4(\icmp_ln31_reg_313_reg[0]_i_11_n_7 ),
        .O51(\icmp_ln31_reg_313_reg[0]_i_27_n_6 ),
        .O52(\icmp_ln31_reg_313_reg[0]_i_27_n_7 ),
        .PROP(\icmp_ln31_reg_313_reg[0]_i_27_n_8 ));
  LUT6CY #(
    .INIT(64'hB2BB22B290099009)) 
    \icmp_ln31_reg_313_reg[0]_i_28 
       (.GE(\icmp_ln31_reg_313_reg[0]_i_28_n_5 ),
        .I0(select_ln28_reg_247[31]),
        .I1(\burst_ctr_fu_76_reg_n_5_[31] ),
        .I2(select_ln28_reg_247[30]),
        .I3(\burst_ctr_fu_76_reg_n_5_[30] ),
        .I4(\icmp_ln31_reg_313_reg[0]_i_27_n_7 ),
        .O51(\icmp_ln31_reg_313_reg[0]_i_28_n_6 ),
        .O52(\icmp_ln31_reg_313_reg[0]_i_28_n_7 ),
        .PROP(\icmp_ln31_reg_313_reg[0]_i_28_n_8 ));
  LUT6CY #(
    .INIT(64'hB2BB22B290099009)) 
    \icmp_ln31_reg_313_reg[0]_i_29 
       (.GE(\icmp_ln31_reg_313_reg[0]_i_29_n_5 ),
        .I0(select_ln28_reg_247[1]),
        .I1(\burst_ctr_fu_76_reg_n_5_[1] ),
        .I2(select_ln28_reg_247[0]),
        .I3(\burst_ctr_fu_76_reg_n_5_[0] ),
        .I4(1'b0),
        .O51(\icmp_ln31_reg_313_reg[0]_i_29_n_6 ),
        .O52(\icmp_ln31_reg_313_reg[0]_i_29_n_7 ),
        .PROP(\icmp_ln31_reg_313_reg[0]_i_29_n_8 ));
  LUT6CY #(
    .INIT(64'hB2BB22B290099009)) 
    \icmp_ln31_reg_313_reg[0]_i_3 
       (.GE(\icmp_ln31_reg_313_reg[0]_i_3_n_5 ),
        .I0(select_ln28_reg_247[49]),
        .I1(\burst_ctr_fu_76_reg_n_5_[49] ),
        .I2(select_ln28_reg_247[48]),
        .I3(\burst_ctr_fu_76_reg_n_5_[48] ),
        .I4(\icmp_ln31_reg_313_reg[0]_i_2_n_8 ),
        .O51(\icmp_ln31_reg_313_reg[0]_i_3_n_6 ),
        .O52(\icmp_ln31_reg_313_reg[0]_i_3_n_7 ),
        .PROP(\icmp_ln31_reg_313_reg[0]_i_3_n_8 ));
  LUT6CY #(
    .INIT(64'hB2BB22B290099009)) 
    \icmp_ln31_reg_313_reg[0]_i_30 
       (.GE(\icmp_ln31_reg_313_reg[0]_i_30_n_5 ),
        .I0(select_ln28_reg_247[3]),
        .I1(\burst_ctr_fu_76_reg_n_5_[3] ),
        .I2(select_ln28_reg_247[2]),
        .I3(\burst_ctr_fu_76_reg_n_5_[2] ),
        .I4(\icmp_ln31_reg_313_reg[0]_i_29_n_7 ),
        .O51(\icmp_ln31_reg_313_reg[0]_i_30_n_6 ),
        .O52(\icmp_ln31_reg_313_reg[0]_i_30_n_7 ),
        .PROP(\icmp_ln31_reg_313_reg[0]_i_30_n_8 ));
  LUT6CY #(
    .INIT(64'hB2BB22B290099009)) 
    \icmp_ln31_reg_313_reg[0]_i_31 
       (.GE(\icmp_ln31_reg_313_reg[0]_i_31_n_5 ),
        .I0(select_ln28_reg_247[5]),
        .I1(\burst_ctr_fu_76_reg_n_5_[5] ),
        .I2(select_ln28_reg_247[4]),
        .I3(\burst_ctr_fu_76_reg_n_5_[4] ),
        .I4(\icmp_ln31_reg_313_reg[0]_i_20_n_5 ),
        .O51(\icmp_ln31_reg_313_reg[0]_i_31_n_6 ),
        .O52(\icmp_ln31_reg_313_reg[0]_i_31_n_7 ),
        .PROP(\icmp_ln31_reg_313_reg[0]_i_31_n_8 ));
  LUT6CY #(
    .INIT(64'hB2BB22B290099009)) 
    \icmp_ln31_reg_313_reg[0]_i_32 
       (.GE(\icmp_ln31_reg_313_reg[0]_i_32_n_5 ),
        .I0(select_ln28_reg_247[7]),
        .I1(\burst_ctr_fu_76_reg_n_5_[7] ),
        .I2(select_ln28_reg_247[6]),
        .I3(\burst_ctr_fu_76_reg_n_5_[6] ),
        .I4(\icmp_ln31_reg_313_reg[0]_i_31_n_7 ),
        .O51(\icmp_ln31_reg_313_reg[0]_i_32_n_6 ),
        .O52(\icmp_ln31_reg_313_reg[0]_i_32_n_7 ),
        .PROP(\icmp_ln31_reg_313_reg[0]_i_32_n_8 ));
  LUT6CY #(
    .INIT(64'hB2BB22B290099009)) 
    \icmp_ln31_reg_313_reg[0]_i_33 
       (.GE(\icmp_ln31_reg_313_reg[0]_i_33_n_5 ),
        .I0(select_ln28_reg_247[9]),
        .I1(\burst_ctr_fu_76_reg_n_5_[9] ),
        .I2(select_ln28_reg_247[8]),
        .I3(\burst_ctr_fu_76_reg_n_5_[8] ),
        .I4(\icmp_ln31_reg_313_reg[0]_i_20_n_6 ),
        .O51(\icmp_ln31_reg_313_reg[0]_i_33_n_6 ),
        .O52(\icmp_ln31_reg_313_reg[0]_i_33_n_7 ),
        .PROP(\icmp_ln31_reg_313_reg[0]_i_33_n_8 ));
  LUT6CY #(
    .INIT(64'hB2BB22B290099009)) 
    \icmp_ln31_reg_313_reg[0]_i_34 
       (.GE(\icmp_ln31_reg_313_reg[0]_i_34_n_5 ),
        .I0(select_ln28_reg_247[11]),
        .I1(\burst_ctr_fu_76_reg_n_5_[11] ),
        .I2(select_ln28_reg_247[10]),
        .I3(\burst_ctr_fu_76_reg_n_5_[10] ),
        .I4(\icmp_ln31_reg_313_reg[0]_i_33_n_7 ),
        .O51(\icmp_ln31_reg_313_reg[0]_i_34_n_6 ),
        .O52(\icmp_ln31_reg_313_reg[0]_i_34_n_7 ),
        .PROP(\icmp_ln31_reg_313_reg[0]_i_34_n_8 ));
  LUT6CY #(
    .INIT(64'hB2BB22B290099009)) 
    \icmp_ln31_reg_313_reg[0]_i_35 
       (.GE(\icmp_ln31_reg_313_reg[0]_i_35_n_5 ),
        .I0(select_ln28_reg_247[13]),
        .I1(\burst_ctr_fu_76_reg_n_5_[13] ),
        .I2(select_ln28_reg_247[12]),
        .I3(\burst_ctr_fu_76_reg_n_5_[12] ),
        .I4(\icmp_ln31_reg_313_reg[0]_i_20_n_7 ),
        .O51(\icmp_ln31_reg_313_reg[0]_i_35_n_6 ),
        .O52(\icmp_ln31_reg_313_reg[0]_i_35_n_7 ),
        .PROP(\icmp_ln31_reg_313_reg[0]_i_35_n_8 ));
  LUT6CY #(
    .INIT(64'hB2BB22B290099009)) 
    \icmp_ln31_reg_313_reg[0]_i_36 
       (.GE(\icmp_ln31_reg_313_reg[0]_i_36_n_5 ),
        .I0(select_ln28_reg_247[15]),
        .I1(\burst_ctr_fu_76_reg_n_5_[15] ),
        .I2(select_ln28_reg_247[14]),
        .I3(\burst_ctr_fu_76_reg_n_5_[14] ),
        .I4(\icmp_ln31_reg_313_reg[0]_i_35_n_7 ),
        .O51(\icmp_ln31_reg_313_reg[0]_i_36_n_6 ),
        .O52(\icmp_ln31_reg_313_reg[0]_i_36_n_7 ),
        .PROP(\icmp_ln31_reg_313_reg[0]_i_36_n_8 ));
  LUT6CY #(
    .INIT(64'hB2BB22B290099009)) 
    \icmp_ln31_reg_313_reg[0]_i_4 
       (.GE(\icmp_ln31_reg_313_reg[0]_i_4_n_5 ),
        .I0(select_ln28_reg_247[51]),
        .I1(\burst_ctr_fu_76_reg_n_5_[51] ),
        .I2(select_ln28_reg_247[50]),
        .I3(\burst_ctr_fu_76_reg_n_5_[50] ),
        .I4(\icmp_ln31_reg_313_reg[0]_i_3_n_7 ),
        .O51(\icmp_ln31_reg_313_reg[0]_i_4_n_6 ),
        .O52(\icmp_ln31_reg_313_reg[0]_i_4_n_7 ),
        .PROP(\icmp_ln31_reg_313_reg[0]_i_4_n_8 ));
  LUT6CY #(
    .INIT(64'hB2BB22B290099009)) 
    \icmp_ln31_reg_313_reg[0]_i_5 
       (.GE(\icmp_ln31_reg_313_reg[0]_i_5_n_5 ),
        .I0(select_ln28_reg_247[53]),
        .I1(\burst_ctr_fu_76_reg_n_5_[53] ),
        .I2(select_ln28_reg_247[52]),
        .I3(\burst_ctr_fu_76_reg_n_5_[52] ),
        .I4(\icmp_ln31_reg_313_reg[0]_i_1_n_5 ),
        .O51(\icmp_ln31_reg_313_reg[0]_i_5_n_6 ),
        .O52(\icmp_ln31_reg_313_reg[0]_i_5_n_7 ),
        .PROP(\icmp_ln31_reg_313_reg[0]_i_5_n_8 ));
  LUT6CY #(
    .INIT(64'hB2BB22B290099009)) 
    \icmp_ln31_reg_313_reg[0]_i_6 
       (.GE(\icmp_ln31_reg_313_reg[0]_i_6_n_5 ),
        .I0(select_ln28_reg_247[55]),
        .I1(\burst_ctr_fu_76_reg_n_5_[55] ),
        .I2(select_ln28_reg_247[54]),
        .I3(\burst_ctr_fu_76_reg_n_5_[54] ),
        .I4(\icmp_ln31_reg_313_reg[0]_i_5_n_7 ),
        .O51(\icmp_ln31_reg_313_reg[0]_i_6_n_6 ),
        .O52(\icmp_ln31_reg_313_reg[0]_i_6_n_7 ),
        .PROP(\icmp_ln31_reg_313_reg[0]_i_6_n_8 ));
  LUT6CY #(
    .INIT(64'hB2BB22B290099009)) 
    \icmp_ln31_reg_313_reg[0]_i_7 
       (.GE(\icmp_ln31_reg_313_reg[0]_i_7_n_5 ),
        .I0(select_ln28_reg_247[57]),
        .I1(\burst_ctr_fu_76_reg_n_5_[57] ),
        .I2(select_ln28_reg_247[56]),
        .I3(\burst_ctr_fu_76_reg_n_5_[56] ),
        .I4(\icmp_ln31_reg_313_reg[0]_i_1_n_6 ),
        .O51(\icmp_ln31_reg_313_reg[0]_i_7_n_6 ),
        .O52(\icmp_ln31_reg_313_reg[0]_i_7_n_7 ),
        .PROP(\icmp_ln31_reg_313_reg[0]_i_7_n_8 ));
  LUT6CY #(
    .INIT(64'hB2BB22B290099009)) 
    \icmp_ln31_reg_313_reg[0]_i_8 
       (.GE(\icmp_ln31_reg_313_reg[0]_i_8_n_5 ),
        .I0(select_ln28_reg_247[59]),
        .I1(\burst_ctr_fu_76_reg_n_5_[59] ),
        .I2(select_ln28_reg_247[58]),
        .I3(\burst_ctr_fu_76_reg_n_5_[58] ),
        .I4(\icmp_ln31_reg_313_reg[0]_i_7_n_7 ),
        .O51(\icmp_ln31_reg_313_reg[0]_i_8_n_6 ),
        .O52(\icmp_ln31_reg_313_reg[0]_i_8_n_7 ),
        .PROP(\icmp_ln31_reg_313_reg[0]_i_8_n_8 ));
  LUT6CY #(
    .INIT(64'hB2BB22B290099009)) 
    \icmp_ln31_reg_313_reg[0]_i_9 
       (.GE(\icmp_ln31_reg_313_reg[0]_i_9_n_5 ),
        .I0(select_ln28_reg_247[61]),
        .I1(\burst_ctr_fu_76_reg_n_5_[61] ),
        .I2(select_ln28_reg_247[60]),
        .I3(\burst_ctr_fu_76_reg_n_5_[60] ),
        .I4(\icmp_ln31_reg_313_reg[0]_i_1_n_7 ),
        .O51(\icmp_ln31_reg_313_reg[0]_i_9_n_6 ),
        .O52(\icmp_ln31_reg_313_reg[0]_i_9_n_7 ),
        .PROP(\icmp_ln31_reg_313_reg[0]_i_9_n_8 ));
  LUT3 #(
    .INIT(8'hF4)) 
    \icmp_ln37_reg_332[0]_i_1 
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(\icmp_ln37_reg_332_reg_n_5_[0] ),
        .I2(\icmp_ln37_reg_332[0]_i_2_n_5 ),
        .O(\icmp_ln37_reg_332[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \icmp_ln37_reg_332[0]_i_2 
       (.I0(\burst_ctr_2_reg_303_reg_n_5_[0] ),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(\burst_ctr_2_reg_303_reg_n_5_[1] ),
        .I3(\burst_ctr_2_reg_303_reg_n_5_[2] ),
        .I4(\burst_ctr_2_reg_303_reg_n_5_[3] ),
        .I5(\burst_ctr_2_reg_303_reg_n_5_[4] ),
        .O(\icmp_ln37_reg_332[0]_i_2_n_5 ));
  FDRE \icmp_ln37_reg_332_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln37_reg_332[0]_i_1_n_5 ),
        .Q(\icmp_ln37_reg_332_reg_n_5_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT4 #(
    .INIT(16'h8ABA)) 
    \int_written[0]_i_1 
       (.I0(written_reg[0]),
        .I1(\burst_ctr_fu_76_reg[0]_0 ),
        .I2(\ap_CS_fsm_reg[3] [1]),
        .I3(written_local_fu_80_reg[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \int_written[10]_i_1 
       (.I0(written_reg[10]),
        .I1(\burst_ctr_fu_76_reg[0]_0 ),
        .I2(\ap_CS_fsm_reg[3] [1]),
        .I3(\written_local_fu_80_reg[10]_0 ),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \int_written[11]_i_1 
       (.I0(written_reg[11]),
        .I1(\burst_ctr_fu_76_reg[0]_0 ),
        .I2(\ap_CS_fsm_reg[3] [1]),
        .I3(\written_local_fu_80_reg[11]_0 ),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \int_written[12]_i_1 
       (.I0(written_reg[12]),
        .I1(\burst_ctr_fu_76_reg[0]_0 ),
        .I2(\ap_CS_fsm_reg[3] [1]),
        .I3(\written_local_fu_80_reg[12]_0 ),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \int_written[13]_i_1 
       (.I0(written_reg[13]),
        .I1(\burst_ctr_fu_76_reg[0]_0 ),
        .I2(\ap_CS_fsm_reg[3] [1]),
        .I3(\written_local_fu_80_reg[13]_0 ),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \int_written[14]_i_1 
       (.I0(written_reg[14]),
        .I1(\burst_ctr_fu_76_reg[0]_0 ),
        .I2(\ap_CS_fsm_reg[3] [1]),
        .I3(\written_local_fu_80_reg[14]_0 ),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \int_written[15]_i_1 
       (.I0(written_reg[15]),
        .I1(\burst_ctr_fu_76_reg[0]_0 ),
        .I2(\ap_CS_fsm_reg[3] [1]),
        .I3(\written_local_fu_80_reg[15]_0 ),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \int_written[16]_i_1 
       (.I0(written_reg[16]),
        .I1(\burst_ctr_fu_76_reg[0]_0 ),
        .I2(\ap_CS_fsm_reg[3] [1]),
        .I3(\written_local_fu_80_reg[16]_0 ),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \int_written[17]_i_1 
       (.I0(written_reg[17]),
        .I1(\burst_ctr_fu_76_reg[0]_0 ),
        .I2(\ap_CS_fsm_reg[3] [1]),
        .I3(\written_local_fu_80_reg[17]_0 ),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \int_written[18]_i_1 
       (.I0(written_reg[18]),
        .I1(\burst_ctr_fu_76_reg[0]_0 ),
        .I2(\ap_CS_fsm_reg[3] [1]),
        .I3(\written_local_fu_80_reg[18]_0 ),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \int_written[19]_i_1 
       (.I0(written_reg[19]),
        .I1(\burst_ctr_fu_76_reg[0]_0 ),
        .I2(\ap_CS_fsm_reg[3] [1]),
        .I3(\written_local_fu_80_reg[19]_0 ),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \int_written[1]_i_1 
       (.I0(written_reg[1]),
        .I1(\burst_ctr_fu_76_reg[0]_0 ),
        .I2(\ap_CS_fsm_reg[3] [1]),
        .I3(\written_local_fu_80_reg[1]_0 ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \int_written[20]_i_1 
       (.I0(written_reg[20]),
        .I1(\burst_ctr_fu_76_reg[0]_0 ),
        .I2(\ap_CS_fsm_reg[3] [1]),
        .I3(\written_local_fu_80_reg[20]_0 ),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \int_written[21]_i_1 
       (.I0(written_reg[21]),
        .I1(\burst_ctr_fu_76_reg[0]_0 ),
        .I2(\ap_CS_fsm_reg[3] [1]),
        .I3(\written_local_fu_80_reg[21]_0 ),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \int_written[22]_i_1 
       (.I0(written_reg[22]),
        .I1(\burst_ctr_fu_76_reg[0]_0 ),
        .I2(\ap_CS_fsm_reg[3] [1]),
        .I3(\written_local_fu_80_reg[22]_0 ),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \int_written[23]_i_1 
       (.I0(written_reg[23]),
        .I1(\burst_ctr_fu_76_reg[0]_0 ),
        .I2(\ap_CS_fsm_reg[3] [1]),
        .I3(\written_local_fu_80_reg[23]_0 ),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \int_written[24]_i_1 
       (.I0(written_reg[24]),
        .I1(\burst_ctr_fu_76_reg[0]_0 ),
        .I2(\ap_CS_fsm_reg[3] [1]),
        .I3(\written_local_fu_80_reg[24]_0 ),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \int_written[25]_i_1 
       (.I0(written_reg[25]),
        .I1(\burst_ctr_fu_76_reg[0]_0 ),
        .I2(\ap_CS_fsm_reg[3] [1]),
        .I3(\written_local_fu_80_reg[25]_0 ),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \int_written[26]_i_1 
       (.I0(written_reg[26]),
        .I1(\burst_ctr_fu_76_reg[0]_0 ),
        .I2(\ap_CS_fsm_reg[3] [1]),
        .I3(\written_local_fu_80_reg[26]_0 ),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \int_written[27]_i_1 
       (.I0(written_reg[27]),
        .I1(\burst_ctr_fu_76_reg[0]_0 ),
        .I2(\ap_CS_fsm_reg[3] [1]),
        .I3(\written_local_fu_80_reg[27]_0 ),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \int_written[28]_i_1 
       (.I0(written_reg[28]),
        .I1(\burst_ctr_fu_76_reg[0]_0 ),
        .I2(\ap_CS_fsm_reg[3] [1]),
        .I3(\written_local_fu_80_reg[28]_0 ),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \int_written[29]_i_1 
       (.I0(written_reg[29]),
        .I1(\burst_ctr_fu_76_reg[0]_0 ),
        .I2(\ap_CS_fsm_reg[3] [1]),
        .I3(\written_local_fu_80_reg[29]_0 ),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \int_written[2]_i_1 
       (.I0(written_reg[2]),
        .I1(\burst_ctr_fu_76_reg[0]_0 ),
        .I2(\ap_CS_fsm_reg[3] [1]),
        .I3(\written_local_fu_80_reg[2]_0 ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \int_written[30]_i_1 
       (.I0(written_reg[30]),
        .I1(\burst_ctr_fu_76_reg[0]_0 ),
        .I2(\ap_CS_fsm_reg[3] [1]),
        .I3(\written_local_fu_80_reg[30]_0 ),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \int_written[31]_i_1 
       (.I0(written_reg[31]),
        .I1(\burst_ctr_fu_76_reg[0]_0 ),
        .I2(\ap_CS_fsm_reg[3] [1]),
        .I3(\written_local_fu_80_reg[31]_0 ),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \int_written[32]_i_1 
       (.I0(written_reg[32]),
        .I1(\burst_ctr_fu_76_reg[0]_0 ),
        .I2(\ap_CS_fsm_reg[3] [1]),
        .I3(\written_local_fu_80_reg[32]_0 ),
        .O(D[32]));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \int_written[33]_i_1 
       (.I0(written_reg[33]),
        .I1(\burst_ctr_fu_76_reg[0]_0 ),
        .I2(\ap_CS_fsm_reg[3] [1]),
        .I3(\written_local_fu_80_reg[33]_0 ),
        .O(D[33]));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \int_written[34]_i_1 
       (.I0(written_reg[34]),
        .I1(\burst_ctr_fu_76_reg[0]_0 ),
        .I2(\ap_CS_fsm_reg[3] [1]),
        .I3(\written_local_fu_80_reg[34]_0 ),
        .O(D[34]));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \int_written[35]_i_1 
       (.I0(written_reg[35]),
        .I1(\burst_ctr_fu_76_reg[0]_0 ),
        .I2(\ap_CS_fsm_reg[3] [1]),
        .I3(\written_local_fu_80_reg[35]_0 ),
        .O(D[35]));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \int_written[36]_i_1 
       (.I0(written_reg[36]),
        .I1(\burst_ctr_fu_76_reg[0]_0 ),
        .I2(\ap_CS_fsm_reg[3] [1]),
        .I3(\written_local_fu_80_reg[36]_0 ),
        .O(D[36]));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \int_written[37]_i_1 
       (.I0(written_reg[37]),
        .I1(\burst_ctr_fu_76_reg[0]_0 ),
        .I2(\ap_CS_fsm_reg[3] [1]),
        .I3(\written_local_fu_80_reg[37]_0 ),
        .O(D[37]));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \int_written[38]_i_1 
       (.I0(written_reg[38]),
        .I1(\burst_ctr_fu_76_reg[0]_0 ),
        .I2(\ap_CS_fsm_reg[3] [1]),
        .I3(\written_local_fu_80_reg[38]_0 ),
        .O(D[38]));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \int_written[39]_i_1 
       (.I0(written_reg[39]),
        .I1(\burst_ctr_fu_76_reg[0]_0 ),
        .I2(\ap_CS_fsm_reg[3] [1]),
        .I3(\written_local_fu_80_reg[39]_0 ),
        .O(D[39]));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \int_written[3]_i_1 
       (.I0(written_reg[3]),
        .I1(\burst_ctr_fu_76_reg[0]_0 ),
        .I2(\ap_CS_fsm_reg[3] [1]),
        .I3(\written_local_fu_80_reg[3]_0 ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \int_written[40]_i_1 
       (.I0(written_reg[40]),
        .I1(\burst_ctr_fu_76_reg[0]_0 ),
        .I2(\ap_CS_fsm_reg[3] [1]),
        .I3(\written_local_fu_80_reg[40]_0 ),
        .O(D[40]));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \int_written[41]_i_1 
       (.I0(written_reg[41]),
        .I1(\burst_ctr_fu_76_reg[0]_0 ),
        .I2(\ap_CS_fsm_reg[3] [1]),
        .I3(\written_local_fu_80_reg[41]_0 ),
        .O(D[41]));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \int_written[42]_i_1 
       (.I0(written_reg[42]),
        .I1(\burst_ctr_fu_76_reg[0]_0 ),
        .I2(\ap_CS_fsm_reg[3] [1]),
        .I3(\written_local_fu_80_reg[42]_0 ),
        .O(D[42]));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \int_written[43]_i_1 
       (.I0(written_reg[43]),
        .I1(\burst_ctr_fu_76_reg[0]_0 ),
        .I2(\ap_CS_fsm_reg[3] [1]),
        .I3(\written_local_fu_80_reg[43]_0 ),
        .O(D[43]));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \int_written[44]_i_1 
       (.I0(written_reg[44]),
        .I1(\burst_ctr_fu_76_reg[0]_0 ),
        .I2(\ap_CS_fsm_reg[3] [1]),
        .I3(\written_local_fu_80_reg[44]_0 ),
        .O(D[44]));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \int_written[45]_i_1 
       (.I0(written_reg[45]),
        .I1(\burst_ctr_fu_76_reg[0]_0 ),
        .I2(\ap_CS_fsm_reg[3] [1]),
        .I3(\written_local_fu_80_reg[45]_0 ),
        .O(D[45]));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \int_written[46]_i_1 
       (.I0(written_reg[46]),
        .I1(\burst_ctr_fu_76_reg[0]_0 ),
        .I2(\ap_CS_fsm_reg[3] [1]),
        .I3(\written_local_fu_80_reg[46]_0 ),
        .O(D[46]));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \int_written[47]_i_1 
       (.I0(written_reg[47]),
        .I1(\burst_ctr_fu_76_reg[0]_0 ),
        .I2(\ap_CS_fsm_reg[3] [1]),
        .I3(\written_local_fu_80_reg[47]_0 ),
        .O(D[47]));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \int_written[48]_i_1 
       (.I0(written_reg[48]),
        .I1(\burst_ctr_fu_76_reg[0]_0 ),
        .I2(\ap_CS_fsm_reg[3] [1]),
        .I3(\written_local_fu_80_reg[48]_0 ),
        .O(D[48]));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \int_written[49]_i_1 
       (.I0(written_reg[49]),
        .I1(\burst_ctr_fu_76_reg[0]_0 ),
        .I2(\ap_CS_fsm_reg[3] [1]),
        .I3(\written_local_fu_80_reg[49]_0 ),
        .O(D[49]));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \int_written[4]_i_1 
       (.I0(written_reg[4]),
        .I1(\burst_ctr_fu_76_reg[0]_0 ),
        .I2(\ap_CS_fsm_reg[3] [1]),
        .I3(\written_local_fu_80_reg[4]_0 ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \int_written[50]_i_1 
       (.I0(written_reg[50]),
        .I1(\burst_ctr_fu_76_reg[0]_0 ),
        .I2(\ap_CS_fsm_reg[3] [1]),
        .I3(\written_local_fu_80_reg[50]_0 ),
        .O(D[50]));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \int_written[51]_i_1 
       (.I0(written_reg[51]),
        .I1(\burst_ctr_fu_76_reg[0]_0 ),
        .I2(\ap_CS_fsm_reg[3] [1]),
        .I3(\written_local_fu_80_reg[51]_0 ),
        .O(D[51]));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \int_written[52]_i_1 
       (.I0(written_reg[52]),
        .I1(\burst_ctr_fu_76_reg[0]_0 ),
        .I2(\ap_CS_fsm_reg[3] [1]),
        .I3(\written_local_fu_80_reg[52]_0 ),
        .O(D[52]));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \int_written[53]_i_1 
       (.I0(written_reg[53]),
        .I1(\burst_ctr_fu_76_reg[0]_0 ),
        .I2(\ap_CS_fsm_reg[3] [1]),
        .I3(\written_local_fu_80_reg[53]_0 ),
        .O(D[53]));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \int_written[54]_i_1 
       (.I0(written_reg[54]),
        .I1(\burst_ctr_fu_76_reg[0]_0 ),
        .I2(\ap_CS_fsm_reg[3] [1]),
        .I3(\written_local_fu_80_reg[54]_0 ),
        .O(D[54]));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \int_written[55]_i_1 
       (.I0(written_reg[55]),
        .I1(\burst_ctr_fu_76_reg[0]_0 ),
        .I2(\ap_CS_fsm_reg[3] [1]),
        .I3(\written_local_fu_80_reg[55]_0 ),
        .O(D[55]));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \int_written[56]_i_1 
       (.I0(written_reg[56]),
        .I1(\burst_ctr_fu_76_reg[0]_0 ),
        .I2(\ap_CS_fsm_reg[3] [1]),
        .I3(\written_local_fu_80_reg[56]_0 ),
        .O(D[56]));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \int_written[57]_i_1 
       (.I0(written_reg[57]),
        .I1(\burst_ctr_fu_76_reg[0]_0 ),
        .I2(\ap_CS_fsm_reg[3] [1]),
        .I3(\written_local_fu_80_reg[57]_0 ),
        .O(D[57]));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \int_written[58]_i_1 
       (.I0(written_reg[58]),
        .I1(\burst_ctr_fu_76_reg[0]_0 ),
        .I2(\ap_CS_fsm_reg[3] [1]),
        .I3(\written_local_fu_80_reg[58]_0 ),
        .O(D[58]));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \int_written[59]_i_1 
       (.I0(written_reg[59]),
        .I1(\burst_ctr_fu_76_reg[0]_0 ),
        .I2(\ap_CS_fsm_reg[3] [1]),
        .I3(\written_local_fu_80_reg[59]_0 ),
        .O(D[59]));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \int_written[5]_i_1 
       (.I0(written_reg[5]),
        .I1(\burst_ctr_fu_76_reg[0]_0 ),
        .I2(\ap_CS_fsm_reg[3] [1]),
        .I3(\written_local_fu_80_reg[5]_0 ),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \int_written[60]_i_1 
       (.I0(written_reg[60]),
        .I1(\burst_ctr_fu_76_reg[0]_0 ),
        .I2(\ap_CS_fsm_reg[3] [1]),
        .I3(\written_local_fu_80_reg[60]_0 ),
        .O(D[60]));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \int_written[61]_i_1 
       (.I0(written_reg[61]),
        .I1(\burst_ctr_fu_76_reg[0]_0 ),
        .I2(\ap_CS_fsm_reg[3] [1]),
        .I3(\written_local_fu_80_reg[61]_0 ),
        .O(D[61]));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \int_written[62]_i_1 
       (.I0(written_reg[62]),
        .I1(\burst_ctr_fu_76_reg[0]_0 ),
        .I2(\ap_CS_fsm_reg[3] [1]),
        .I3(\written_local_fu_80_reg[62]_0 ),
        .O(D[62]));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \int_written[63]_i_2 
       (.I0(written_reg[63]),
        .I1(\burst_ctr_fu_76_reg[0]_0 ),
        .I2(\ap_CS_fsm_reg[3] [1]),
        .I3(\written_local_fu_80_reg[63]_0 ),
        .O(D[63]));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \int_written[63]_i_7 
       (.I0(Q),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(ap_CS_fsm_pp0_stage2),
        .O(\state_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \int_written[6]_i_1 
       (.I0(written_reg[6]),
        .I1(\burst_ctr_fu_76_reg[0]_0 ),
        .I2(\ap_CS_fsm_reg[3] [1]),
        .I3(\written_local_fu_80_reg[6]_0 ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \int_written[7]_i_1 
       (.I0(written_reg[7]),
        .I1(\burst_ctr_fu_76_reg[0]_0 ),
        .I2(\ap_CS_fsm_reg[3] [1]),
        .I3(\written_local_fu_80_reg[7]_0 ),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \int_written[8]_i_1 
       (.I0(written_reg[8]),
        .I1(\burst_ctr_fu_76_reg[0]_0 ),
        .I2(\ap_CS_fsm_reg[3] [1]),
        .I3(\written_local_fu_80_reg[8]_0 ),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \int_written[9]_i_1 
       (.I0(written_reg[9]),
        .I1(\burst_ctr_fu_76_reg[0]_0 ),
        .I2(\ap_CS_fsm_reg[3] [1]),
        .I3(\written_local_fu_80_reg[9]_0 ),
        .O(D[9]));
  FDRE \local_data_data_2_reg_325_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\local_data_data_2_reg_325_reg[63]_1 [0]),
        .Q(\local_data_data_2_reg_325_reg[63]_0 [0]),
        .R(1'b0));
  FDRE \local_data_data_2_reg_325_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\local_data_data_2_reg_325_reg[63]_1 [10]),
        .Q(\local_data_data_2_reg_325_reg[63]_0 [10]),
        .R(1'b0));
  FDRE \local_data_data_2_reg_325_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\local_data_data_2_reg_325_reg[63]_1 [11]),
        .Q(\local_data_data_2_reg_325_reg[63]_0 [11]),
        .R(1'b0));
  FDRE \local_data_data_2_reg_325_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\local_data_data_2_reg_325_reg[63]_1 [12]),
        .Q(\local_data_data_2_reg_325_reg[63]_0 [12]),
        .R(1'b0));
  FDRE \local_data_data_2_reg_325_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\local_data_data_2_reg_325_reg[63]_1 [13]),
        .Q(\local_data_data_2_reg_325_reg[63]_0 [13]),
        .R(1'b0));
  FDRE \local_data_data_2_reg_325_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\local_data_data_2_reg_325_reg[63]_1 [14]),
        .Q(\local_data_data_2_reg_325_reg[63]_0 [14]),
        .R(1'b0));
  FDRE \local_data_data_2_reg_325_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\local_data_data_2_reg_325_reg[63]_1 [15]),
        .Q(\local_data_data_2_reg_325_reg[63]_0 [15]),
        .R(1'b0));
  FDRE \local_data_data_2_reg_325_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\local_data_data_2_reg_325_reg[63]_1 [16]),
        .Q(\local_data_data_2_reg_325_reg[63]_0 [16]),
        .R(1'b0));
  FDRE \local_data_data_2_reg_325_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\local_data_data_2_reg_325_reg[63]_1 [17]),
        .Q(\local_data_data_2_reg_325_reg[63]_0 [17]),
        .R(1'b0));
  FDRE \local_data_data_2_reg_325_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\local_data_data_2_reg_325_reg[63]_1 [18]),
        .Q(\local_data_data_2_reg_325_reg[63]_0 [18]),
        .R(1'b0));
  FDRE \local_data_data_2_reg_325_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\local_data_data_2_reg_325_reg[63]_1 [19]),
        .Q(\local_data_data_2_reg_325_reg[63]_0 [19]),
        .R(1'b0));
  FDRE \local_data_data_2_reg_325_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\local_data_data_2_reg_325_reg[63]_1 [1]),
        .Q(\local_data_data_2_reg_325_reg[63]_0 [1]),
        .R(1'b0));
  FDRE \local_data_data_2_reg_325_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\local_data_data_2_reg_325_reg[63]_1 [20]),
        .Q(\local_data_data_2_reg_325_reg[63]_0 [20]),
        .R(1'b0));
  FDRE \local_data_data_2_reg_325_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\local_data_data_2_reg_325_reg[63]_1 [21]),
        .Q(\local_data_data_2_reg_325_reg[63]_0 [21]),
        .R(1'b0));
  FDRE \local_data_data_2_reg_325_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\local_data_data_2_reg_325_reg[63]_1 [22]),
        .Q(\local_data_data_2_reg_325_reg[63]_0 [22]),
        .R(1'b0));
  FDRE \local_data_data_2_reg_325_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\local_data_data_2_reg_325_reg[63]_1 [23]),
        .Q(\local_data_data_2_reg_325_reg[63]_0 [23]),
        .R(1'b0));
  FDRE \local_data_data_2_reg_325_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\local_data_data_2_reg_325_reg[63]_1 [24]),
        .Q(\local_data_data_2_reg_325_reg[63]_0 [24]),
        .R(1'b0));
  FDRE \local_data_data_2_reg_325_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\local_data_data_2_reg_325_reg[63]_1 [25]),
        .Q(\local_data_data_2_reg_325_reg[63]_0 [25]),
        .R(1'b0));
  FDRE \local_data_data_2_reg_325_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\local_data_data_2_reg_325_reg[63]_1 [26]),
        .Q(\local_data_data_2_reg_325_reg[63]_0 [26]),
        .R(1'b0));
  FDRE \local_data_data_2_reg_325_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\local_data_data_2_reg_325_reg[63]_1 [27]),
        .Q(\local_data_data_2_reg_325_reg[63]_0 [27]),
        .R(1'b0));
  FDRE \local_data_data_2_reg_325_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\local_data_data_2_reg_325_reg[63]_1 [28]),
        .Q(\local_data_data_2_reg_325_reg[63]_0 [28]),
        .R(1'b0));
  FDRE \local_data_data_2_reg_325_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\local_data_data_2_reg_325_reg[63]_1 [29]),
        .Q(\local_data_data_2_reg_325_reg[63]_0 [29]),
        .R(1'b0));
  FDRE \local_data_data_2_reg_325_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\local_data_data_2_reg_325_reg[63]_1 [2]),
        .Q(\local_data_data_2_reg_325_reg[63]_0 [2]),
        .R(1'b0));
  FDRE \local_data_data_2_reg_325_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\local_data_data_2_reg_325_reg[63]_1 [30]),
        .Q(\local_data_data_2_reg_325_reg[63]_0 [30]),
        .R(1'b0));
  FDRE \local_data_data_2_reg_325_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\local_data_data_2_reg_325_reg[63]_1 [31]),
        .Q(\local_data_data_2_reg_325_reg[63]_0 [31]),
        .R(1'b0));
  FDRE \local_data_data_2_reg_325_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\local_data_data_2_reg_325_reg[63]_1 [32]),
        .Q(\local_data_data_2_reg_325_reg[63]_0 [32]),
        .R(1'b0));
  FDRE \local_data_data_2_reg_325_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\local_data_data_2_reg_325_reg[63]_1 [33]),
        .Q(\local_data_data_2_reg_325_reg[63]_0 [33]),
        .R(1'b0));
  FDRE \local_data_data_2_reg_325_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\local_data_data_2_reg_325_reg[63]_1 [34]),
        .Q(\local_data_data_2_reg_325_reg[63]_0 [34]),
        .R(1'b0));
  FDRE \local_data_data_2_reg_325_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\local_data_data_2_reg_325_reg[63]_1 [35]),
        .Q(\local_data_data_2_reg_325_reg[63]_0 [35]),
        .R(1'b0));
  FDRE \local_data_data_2_reg_325_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\local_data_data_2_reg_325_reg[63]_1 [36]),
        .Q(\local_data_data_2_reg_325_reg[63]_0 [36]),
        .R(1'b0));
  FDRE \local_data_data_2_reg_325_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\local_data_data_2_reg_325_reg[63]_1 [37]),
        .Q(\local_data_data_2_reg_325_reg[63]_0 [37]),
        .R(1'b0));
  FDRE \local_data_data_2_reg_325_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\local_data_data_2_reg_325_reg[63]_1 [38]),
        .Q(\local_data_data_2_reg_325_reg[63]_0 [38]),
        .R(1'b0));
  FDRE \local_data_data_2_reg_325_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\local_data_data_2_reg_325_reg[63]_1 [39]),
        .Q(\local_data_data_2_reg_325_reg[63]_0 [39]),
        .R(1'b0));
  FDRE \local_data_data_2_reg_325_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\local_data_data_2_reg_325_reg[63]_1 [3]),
        .Q(\local_data_data_2_reg_325_reg[63]_0 [3]),
        .R(1'b0));
  FDRE \local_data_data_2_reg_325_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\local_data_data_2_reg_325_reg[63]_1 [40]),
        .Q(\local_data_data_2_reg_325_reg[63]_0 [40]),
        .R(1'b0));
  FDRE \local_data_data_2_reg_325_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\local_data_data_2_reg_325_reg[63]_1 [41]),
        .Q(\local_data_data_2_reg_325_reg[63]_0 [41]),
        .R(1'b0));
  FDRE \local_data_data_2_reg_325_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\local_data_data_2_reg_325_reg[63]_1 [42]),
        .Q(\local_data_data_2_reg_325_reg[63]_0 [42]),
        .R(1'b0));
  FDRE \local_data_data_2_reg_325_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\local_data_data_2_reg_325_reg[63]_1 [43]),
        .Q(\local_data_data_2_reg_325_reg[63]_0 [43]),
        .R(1'b0));
  FDRE \local_data_data_2_reg_325_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\local_data_data_2_reg_325_reg[63]_1 [44]),
        .Q(\local_data_data_2_reg_325_reg[63]_0 [44]),
        .R(1'b0));
  FDRE \local_data_data_2_reg_325_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\local_data_data_2_reg_325_reg[63]_1 [45]),
        .Q(\local_data_data_2_reg_325_reg[63]_0 [45]),
        .R(1'b0));
  FDRE \local_data_data_2_reg_325_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\local_data_data_2_reg_325_reg[63]_1 [46]),
        .Q(\local_data_data_2_reg_325_reg[63]_0 [46]),
        .R(1'b0));
  FDRE \local_data_data_2_reg_325_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\local_data_data_2_reg_325_reg[63]_1 [47]),
        .Q(\local_data_data_2_reg_325_reg[63]_0 [47]),
        .R(1'b0));
  FDRE \local_data_data_2_reg_325_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\local_data_data_2_reg_325_reg[63]_1 [48]),
        .Q(\local_data_data_2_reg_325_reg[63]_0 [48]),
        .R(1'b0));
  FDRE \local_data_data_2_reg_325_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\local_data_data_2_reg_325_reg[63]_1 [49]),
        .Q(\local_data_data_2_reg_325_reg[63]_0 [49]),
        .R(1'b0));
  FDRE \local_data_data_2_reg_325_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\local_data_data_2_reg_325_reg[63]_1 [4]),
        .Q(\local_data_data_2_reg_325_reg[63]_0 [4]),
        .R(1'b0));
  FDRE \local_data_data_2_reg_325_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\local_data_data_2_reg_325_reg[63]_1 [50]),
        .Q(\local_data_data_2_reg_325_reg[63]_0 [50]),
        .R(1'b0));
  FDRE \local_data_data_2_reg_325_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\local_data_data_2_reg_325_reg[63]_1 [51]),
        .Q(\local_data_data_2_reg_325_reg[63]_0 [51]),
        .R(1'b0));
  FDRE \local_data_data_2_reg_325_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\local_data_data_2_reg_325_reg[63]_1 [52]),
        .Q(\local_data_data_2_reg_325_reg[63]_0 [52]),
        .R(1'b0));
  FDRE \local_data_data_2_reg_325_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\local_data_data_2_reg_325_reg[63]_1 [53]),
        .Q(\local_data_data_2_reg_325_reg[63]_0 [53]),
        .R(1'b0));
  FDRE \local_data_data_2_reg_325_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\local_data_data_2_reg_325_reg[63]_1 [54]),
        .Q(\local_data_data_2_reg_325_reg[63]_0 [54]),
        .R(1'b0));
  FDRE \local_data_data_2_reg_325_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\local_data_data_2_reg_325_reg[63]_1 [55]),
        .Q(\local_data_data_2_reg_325_reg[63]_0 [55]),
        .R(1'b0));
  FDRE \local_data_data_2_reg_325_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\local_data_data_2_reg_325_reg[63]_1 [56]),
        .Q(\local_data_data_2_reg_325_reg[63]_0 [56]),
        .R(1'b0));
  FDRE \local_data_data_2_reg_325_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\local_data_data_2_reg_325_reg[63]_1 [57]),
        .Q(\local_data_data_2_reg_325_reg[63]_0 [57]),
        .R(1'b0));
  FDRE \local_data_data_2_reg_325_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\local_data_data_2_reg_325_reg[63]_1 [58]),
        .Q(\local_data_data_2_reg_325_reg[63]_0 [58]),
        .R(1'b0));
  FDRE \local_data_data_2_reg_325_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\local_data_data_2_reg_325_reg[63]_1 [59]),
        .Q(\local_data_data_2_reg_325_reg[63]_0 [59]),
        .R(1'b0));
  FDRE \local_data_data_2_reg_325_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\local_data_data_2_reg_325_reg[63]_1 [5]),
        .Q(\local_data_data_2_reg_325_reg[63]_0 [5]),
        .R(1'b0));
  FDRE \local_data_data_2_reg_325_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\local_data_data_2_reg_325_reg[63]_1 [60]),
        .Q(\local_data_data_2_reg_325_reg[63]_0 [60]),
        .R(1'b0));
  FDRE \local_data_data_2_reg_325_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\local_data_data_2_reg_325_reg[63]_1 [61]),
        .Q(\local_data_data_2_reg_325_reg[63]_0 [61]),
        .R(1'b0));
  FDRE \local_data_data_2_reg_325_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\local_data_data_2_reg_325_reg[63]_1 [62]),
        .Q(\local_data_data_2_reg_325_reg[63]_0 [62]),
        .R(1'b0));
  FDRE \local_data_data_2_reg_325_reg[63] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\local_data_data_2_reg_325_reg[63]_1 [63]),
        .Q(\local_data_data_2_reg_325_reg[63]_0 [63]),
        .R(1'b0));
  FDRE \local_data_data_2_reg_325_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\local_data_data_2_reg_325_reg[63]_1 [6]),
        .Q(\local_data_data_2_reg_325_reg[63]_0 [6]),
        .R(1'b0));
  FDRE \local_data_data_2_reg_325_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\local_data_data_2_reg_325_reg[63]_1 [7]),
        .Q(\local_data_data_2_reg_325_reg[63]_0 [7]),
        .R(1'b0));
  FDRE \local_data_data_2_reg_325_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\local_data_data_2_reg_325_reg[63]_1 [8]),
        .Q(\local_data_data_2_reg_325_reg[63]_0 [8]),
        .R(1'b0));
  FDRE \local_data_data_2_reg_325_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\local_data_data_2_reg_325_reg[63]_1 [9]),
        .Q(\local_data_data_2_reg_325_reg[63]_0 [9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h40000000)) 
    \local_data_data_fu_72[63]_i_1 
       (.I0(ap_block_pp0_stage0_subdone_grp0_done_reg_reg_n_5),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(icmp_ln31_1_reg_317),
        .I4(\icmp_ln31_reg_313_reg[0]_0 ),
        .O(burst_ctr_fu_761));
  FDRE #(
    .INIT(1'b0)) 
    \local_data_data_fu_72_reg[0] 
       (.C(ap_clk),
        .CE(burst_ctr_fu_761),
        .D(\local_data_data_2_reg_325_reg[63]_0 [0]),
        .Q(\local_data_data_fu_72_reg[63]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \local_data_data_fu_72_reg[10] 
       (.C(ap_clk),
        .CE(burst_ctr_fu_761),
        .D(\local_data_data_2_reg_325_reg[63]_0 [10]),
        .Q(\local_data_data_fu_72_reg[63]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \local_data_data_fu_72_reg[11] 
       (.C(ap_clk),
        .CE(burst_ctr_fu_761),
        .D(\local_data_data_2_reg_325_reg[63]_0 [11]),
        .Q(\local_data_data_fu_72_reg[63]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \local_data_data_fu_72_reg[12] 
       (.C(ap_clk),
        .CE(burst_ctr_fu_761),
        .D(\local_data_data_2_reg_325_reg[63]_0 [12]),
        .Q(\local_data_data_fu_72_reg[63]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \local_data_data_fu_72_reg[13] 
       (.C(ap_clk),
        .CE(burst_ctr_fu_761),
        .D(\local_data_data_2_reg_325_reg[63]_0 [13]),
        .Q(\local_data_data_fu_72_reg[63]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \local_data_data_fu_72_reg[14] 
       (.C(ap_clk),
        .CE(burst_ctr_fu_761),
        .D(\local_data_data_2_reg_325_reg[63]_0 [14]),
        .Q(\local_data_data_fu_72_reg[63]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \local_data_data_fu_72_reg[15] 
       (.C(ap_clk),
        .CE(burst_ctr_fu_761),
        .D(\local_data_data_2_reg_325_reg[63]_0 [15]),
        .Q(\local_data_data_fu_72_reg[63]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \local_data_data_fu_72_reg[16] 
       (.C(ap_clk),
        .CE(burst_ctr_fu_761),
        .D(\local_data_data_2_reg_325_reg[63]_0 [16]),
        .Q(\local_data_data_fu_72_reg[63]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \local_data_data_fu_72_reg[17] 
       (.C(ap_clk),
        .CE(burst_ctr_fu_761),
        .D(\local_data_data_2_reg_325_reg[63]_0 [17]),
        .Q(\local_data_data_fu_72_reg[63]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \local_data_data_fu_72_reg[18] 
       (.C(ap_clk),
        .CE(burst_ctr_fu_761),
        .D(\local_data_data_2_reg_325_reg[63]_0 [18]),
        .Q(\local_data_data_fu_72_reg[63]_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \local_data_data_fu_72_reg[19] 
       (.C(ap_clk),
        .CE(burst_ctr_fu_761),
        .D(\local_data_data_2_reg_325_reg[63]_0 [19]),
        .Q(\local_data_data_fu_72_reg[63]_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \local_data_data_fu_72_reg[1] 
       (.C(ap_clk),
        .CE(burst_ctr_fu_761),
        .D(\local_data_data_2_reg_325_reg[63]_0 [1]),
        .Q(\local_data_data_fu_72_reg[63]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \local_data_data_fu_72_reg[20] 
       (.C(ap_clk),
        .CE(burst_ctr_fu_761),
        .D(\local_data_data_2_reg_325_reg[63]_0 [20]),
        .Q(\local_data_data_fu_72_reg[63]_0 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \local_data_data_fu_72_reg[21] 
       (.C(ap_clk),
        .CE(burst_ctr_fu_761),
        .D(\local_data_data_2_reg_325_reg[63]_0 [21]),
        .Q(\local_data_data_fu_72_reg[63]_0 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \local_data_data_fu_72_reg[22] 
       (.C(ap_clk),
        .CE(burst_ctr_fu_761),
        .D(\local_data_data_2_reg_325_reg[63]_0 [22]),
        .Q(\local_data_data_fu_72_reg[63]_0 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \local_data_data_fu_72_reg[23] 
       (.C(ap_clk),
        .CE(burst_ctr_fu_761),
        .D(\local_data_data_2_reg_325_reg[63]_0 [23]),
        .Q(\local_data_data_fu_72_reg[63]_0 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \local_data_data_fu_72_reg[24] 
       (.C(ap_clk),
        .CE(burst_ctr_fu_761),
        .D(\local_data_data_2_reg_325_reg[63]_0 [24]),
        .Q(\local_data_data_fu_72_reg[63]_0 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \local_data_data_fu_72_reg[25] 
       (.C(ap_clk),
        .CE(burst_ctr_fu_761),
        .D(\local_data_data_2_reg_325_reg[63]_0 [25]),
        .Q(\local_data_data_fu_72_reg[63]_0 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \local_data_data_fu_72_reg[26] 
       (.C(ap_clk),
        .CE(burst_ctr_fu_761),
        .D(\local_data_data_2_reg_325_reg[63]_0 [26]),
        .Q(\local_data_data_fu_72_reg[63]_0 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \local_data_data_fu_72_reg[27] 
       (.C(ap_clk),
        .CE(burst_ctr_fu_761),
        .D(\local_data_data_2_reg_325_reg[63]_0 [27]),
        .Q(\local_data_data_fu_72_reg[63]_0 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \local_data_data_fu_72_reg[28] 
       (.C(ap_clk),
        .CE(burst_ctr_fu_761),
        .D(\local_data_data_2_reg_325_reg[63]_0 [28]),
        .Q(\local_data_data_fu_72_reg[63]_0 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \local_data_data_fu_72_reg[29] 
       (.C(ap_clk),
        .CE(burst_ctr_fu_761),
        .D(\local_data_data_2_reg_325_reg[63]_0 [29]),
        .Q(\local_data_data_fu_72_reg[63]_0 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \local_data_data_fu_72_reg[2] 
       (.C(ap_clk),
        .CE(burst_ctr_fu_761),
        .D(\local_data_data_2_reg_325_reg[63]_0 [2]),
        .Q(\local_data_data_fu_72_reg[63]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \local_data_data_fu_72_reg[30] 
       (.C(ap_clk),
        .CE(burst_ctr_fu_761),
        .D(\local_data_data_2_reg_325_reg[63]_0 [30]),
        .Q(\local_data_data_fu_72_reg[63]_0 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \local_data_data_fu_72_reg[31] 
       (.C(ap_clk),
        .CE(burst_ctr_fu_761),
        .D(\local_data_data_2_reg_325_reg[63]_0 [31]),
        .Q(\local_data_data_fu_72_reg[63]_0 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \local_data_data_fu_72_reg[32] 
       (.C(ap_clk),
        .CE(burst_ctr_fu_761),
        .D(\local_data_data_2_reg_325_reg[63]_0 [32]),
        .Q(\local_data_data_fu_72_reg[63]_0 [32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \local_data_data_fu_72_reg[33] 
       (.C(ap_clk),
        .CE(burst_ctr_fu_761),
        .D(\local_data_data_2_reg_325_reg[63]_0 [33]),
        .Q(\local_data_data_fu_72_reg[63]_0 [33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \local_data_data_fu_72_reg[34] 
       (.C(ap_clk),
        .CE(burst_ctr_fu_761),
        .D(\local_data_data_2_reg_325_reg[63]_0 [34]),
        .Q(\local_data_data_fu_72_reg[63]_0 [34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \local_data_data_fu_72_reg[35] 
       (.C(ap_clk),
        .CE(burst_ctr_fu_761),
        .D(\local_data_data_2_reg_325_reg[63]_0 [35]),
        .Q(\local_data_data_fu_72_reg[63]_0 [35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \local_data_data_fu_72_reg[36] 
       (.C(ap_clk),
        .CE(burst_ctr_fu_761),
        .D(\local_data_data_2_reg_325_reg[63]_0 [36]),
        .Q(\local_data_data_fu_72_reg[63]_0 [36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \local_data_data_fu_72_reg[37] 
       (.C(ap_clk),
        .CE(burst_ctr_fu_761),
        .D(\local_data_data_2_reg_325_reg[63]_0 [37]),
        .Q(\local_data_data_fu_72_reg[63]_0 [37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \local_data_data_fu_72_reg[38] 
       (.C(ap_clk),
        .CE(burst_ctr_fu_761),
        .D(\local_data_data_2_reg_325_reg[63]_0 [38]),
        .Q(\local_data_data_fu_72_reg[63]_0 [38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \local_data_data_fu_72_reg[39] 
       (.C(ap_clk),
        .CE(burst_ctr_fu_761),
        .D(\local_data_data_2_reg_325_reg[63]_0 [39]),
        .Q(\local_data_data_fu_72_reg[63]_0 [39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \local_data_data_fu_72_reg[3] 
       (.C(ap_clk),
        .CE(burst_ctr_fu_761),
        .D(\local_data_data_2_reg_325_reg[63]_0 [3]),
        .Q(\local_data_data_fu_72_reg[63]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \local_data_data_fu_72_reg[40] 
       (.C(ap_clk),
        .CE(burst_ctr_fu_761),
        .D(\local_data_data_2_reg_325_reg[63]_0 [40]),
        .Q(\local_data_data_fu_72_reg[63]_0 [40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \local_data_data_fu_72_reg[41] 
       (.C(ap_clk),
        .CE(burst_ctr_fu_761),
        .D(\local_data_data_2_reg_325_reg[63]_0 [41]),
        .Q(\local_data_data_fu_72_reg[63]_0 [41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \local_data_data_fu_72_reg[42] 
       (.C(ap_clk),
        .CE(burst_ctr_fu_761),
        .D(\local_data_data_2_reg_325_reg[63]_0 [42]),
        .Q(\local_data_data_fu_72_reg[63]_0 [42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \local_data_data_fu_72_reg[43] 
       (.C(ap_clk),
        .CE(burst_ctr_fu_761),
        .D(\local_data_data_2_reg_325_reg[63]_0 [43]),
        .Q(\local_data_data_fu_72_reg[63]_0 [43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \local_data_data_fu_72_reg[44] 
       (.C(ap_clk),
        .CE(burst_ctr_fu_761),
        .D(\local_data_data_2_reg_325_reg[63]_0 [44]),
        .Q(\local_data_data_fu_72_reg[63]_0 [44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \local_data_data_fu_72_reg[45] 
       (.C(ap_clk),
        .CE(burst_ctr_fu_761),
        .D(\local_data_data_2_reg_325_reg[63]_0 [45]),
        .Q(\local_data_data_fu_72_reg[63]_0 [45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \local_data_data_fu_72_reg[46] 
       (.C(ap_clk),
        .CE(burst_ctr_fu_761),
        .D(\local_data_data_2_reg_325_reg[63]_0 [46]),
        .Q(\local_data_data_fu_72_reg[63]_0 [46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \local_data_data_fu_72_reg[47] 
       (.C(ap_clk),
        .CE(burst_ctr_fu_761),
        .D(\local_data_data_2_reg_325_reg[63]_0 [47]),
        .Q(\local_data_data_fu_72_reg[63]_0 [47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \local_data_data_fu_72_reg[48] 
       (.C(ap_clk),
        .CE(burst_ctr_fu_761),
        .D(\local_data_data_2_reg_325_reg[63]_0 [48]),
        .Q(\local_data_data_fu_72_reg[63]_0 [48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \local_data_data_fu_72_reg[49] 
       (.C(ap_clk),
        .CE(burst_ctr_fu_761),
        .D(\local_data_data_2_reg_325_reg[63]_0 [49]),
        .Q(\local_data_data_fu_72_reg[63]_0 [49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \local_data_data_fu_72_reg[4] 
       (.C(ap_clk),
        .CE(burst_ctr_fu_761),
        .D(\local_data_data_2_reg_325_reg[63]_0 [4]),
        .Q(\local_data_data_fu_72_reg[63]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \local_data_data_fu_72_reg[50] 
       (.C(ap_clk),
        .CE(burst_ctr_fu_761),
        .D(\local_data_data_2_reg_325_reg[63]_0 [50]),
        .Q(\local_data_data_fu_72_reg[63]_0 [50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \local_data_data_fu_72_reg[51] 
       (.C(ap_clk),
        .CE(burst_ctr_fu_761),
        .D(\local_data_data_2_reg_325_reg[63]_0 [51]),
        .Q(\local_data_data_fu_72_reg[63]_0 [51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \local_data_data_fu_72_reg[52] 
       (.C(ap_clk),
        .CE(burst_ctr_fu_761),
        .D(\local_data_data_2_reg_325_reg[63]_0 [52]),
        .Q(\local_data_data_fu_72_reg[63]_0 [52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \local_data_data_fu_72_reg[53] 
       (.C(ap_clk),
        .CE(burst_ctr_fu_761),
        .D(\local_data_data_2_reg_325_reg[63]_0 [53]),
        .Q(\local_data_data_fu_72_reg[63]_0 [53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \local_data_data_fu_72_reg[54] 
       (.C(ap_clk),
        .CE(burst_ctr_fu_761),
        .D(\local_data_data_2_reg_325_reg[63]_0 [54]),
        .Q(\local_data_data_fu_72_reg[63]_0 [54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \local_data_data_fu_72_reg[55] 
       (.C(ap_clk),
        .CE(burst_ctr_fu_761),
        .D(\local_data_data_2_reg_325_reg[63]_0 [55]),
        .Q(\local_data_data_fu_72_reg[63]_0 [55]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \local_data_data_fu_72_reg[56] 
       (.C(ap_clk),
        .CE(burst_ctr_fu_761),
        .D(\local_data_data_2_reg_325_reg[63]_0 [56]),
        .Q(\local_data_data_fu_72_reg[63]_0 [56]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \local_data_data_fu_72_reg[57] 
       (.C(ap_clk),
        .CE(burst_ctr_fu_761),
        .D(\local_data_data_2_reg_325_reg[63]_0 [57]),
        .Q(\local_data_data_fu_72_reg[63]_0 [57]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \local_data_data_fu_72_reg[58] 
       (.C(ap_clk),
        .CE(burst_ctr_fu_761),
        .D(\local_data_data_2_reg_325_reg[63]_0 [58]),
        .Q(\local_data_data_fu_72_reg[63]_0 [58]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \local_data_data_fu_72_reg[59] 
       (.C(ap_clk),
        .CE(burst_ctr_fu_761),
        .D(\local_data_data_2_reg_325_reg[63]_0 [59]),
        .Q(\local_data_data_fu_72_reg[63]_0 [59]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \local_data_data_fu_72_reg[5] 
       (.C(ap_clk),
        .CE(burst_ctr_fu_761),
        .D(\local_data_data_2_reg_325_reg[63]_0 [5]),
        .Q(\local_data_data_fu_72_reg[63]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \local_data_data_fu_72_reg[60] 
       (.C(ap_clk),
        .CE(burst_ctr_fu_761),
        .D(\local_data_data_2_reg_325_reg[63]_0 [60]),
        .Q(\local_data_data_fu_72_reg[63]_0 [60]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \local_data_data_fu_72_reg[61] 
       (.C(ap_clk),
        .CE(burst_ctr_fu_761),
        .D(\local_data_data_2_reg_325_reg[63]_0 [61]),
        .Q(\local_data_data_fu_72_reg[63]_0 [61]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \local_data_data_fu_72_reg[62] 
       (.C(ap_clk),
        .CE(burst_ctr_fu_761),
        .D(\local_data_data_2_reg_325_reg[63]_0 [62]),
        .Q(\local_data_data_fu_72_reg[63]_0 [62]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \local_data_data_fu_72_reg[63] 
       (.C(ap_clk),
        .CE(burst_ctr_fu_761),
        .D(\local_data_data_2_reg_325_reg[63]_0 [63]),
        .Q(\local_data_data_fu_72_reg[63]_0 [63]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \local_data_data_fu_72_reg[6] 
       (.C(ap_clk),
        .CE(burst_ctr_fu_761),
        .D(\local_data_data_2_reg_325_reg[63]_0 [6]),
        .Q(\local_data_data_fu_72_reg[63]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \local_data_data_fu_72_reg[7] 
       (.C(ap_clk),
        .CE(burst_ctr_fu_761),
        .D(\local_data_data_2_reg_325_reg[63]_0 [7]),
        .Q(\local_data_data_fu_72_reg[63]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \local_data_data_fu_72_reg[8] 
       (.C(ap_clk),
        .CE(burst_ctr_fu_761),
        .D(\local_data_data_2_reg_325_reg[63]_0 [8]),
        .Q(\local_data_data_fu_72_reg[63]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \local_data_data_fu_72_reg[9] 
       (.C(ap_clk),
        .CE(burst_ctr_fu_761),
        .D(\local_data_data_2_reg_325_reg[63]_0 [9]),
        .Q(\local_data_data_fu_72_reg[63]_0 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[8]_i_1 
       (.I0(push),
        .I1(pop),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT3 #(
    .INIT(8'h40)) 
    mem_reg_bram_0_i_2__0
       (.I0(mem_reg_bram_0_i_3_n_5),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(fifo_data_out_full_n),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    mem_reg_bram_0_i_3
       (.I0(p_vld_reg_321),
        .I1(icmp_ln31_1_reg_317),
        .I2(\icmp_ln31_reg_313_reg[0]_0 ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ap_block_pp0_stage0_subdone_grp1_done_reg),
        .O(mem_reg_bram_0_i_3_n_5));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \num_data_cnt[8]_i_1 
       (.I0(push),
        .I1(pop_dout),
        .O(\ap_CS_fsm_reg[0]_0 ));
  FDRE \p_vld_reg_321_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(Q),
        .Q(p_vld_reg_321),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \written_local_fu_80_reg[0] 
       (.C(ap_clk),
        .CE(sel),
        .D(\written_local_fu_80_reg[0]_i_2_n_6 ),
        .Q(written_local_fu_80_reg[0]),
        .R(burst_ctr_fu_7614_out));
  LUT6CY #(
    .INIT(64'hFFFFFF00FF0000FF)) 
    \written_local_fu_80_reg[0]_i_2 
       (.GE(\written_local_fu_80_reg[0]_i_2_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(written_local_fu_80_reg[0]),
        .I4(1'b0),
        .O51(\written_local_fu_80_reg[0]_i_2_n_6 ),
        .O52(\written_local_fu_80_reg[0]_i_2_n_7 ),
        .PROP(\written_local_fu_80_reg[0]_i_2_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \written_local_fu_80_reg[10] 
       (.C(ap_clk),
        .CE(sel),
        .D(\written_local_fu_80_reg[10]_i_1_n_6 ),
        .Q(written_local_fu_80_reg[10]),
        .R(burst_ctr_fu_7614_out));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \written_local_fu_80_reg[10]_i_1 
       (.GE(\written_local_fu_80_reg[10]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(written_local_fu_80_reg[10]),
        .I4(\written_local_fu_80_reg[10]_i_2_n_5 ),
        .O51(\written_local_fu_80_reg[10]_i_1_n_6 ),
        .O52(\written_local_fu_80_reg[10]_i_1_n_7 ),
        .PROP(\written_local_fu_80_reg[10]_i_1_n_8 ));
  LOOKAHEAD8 #(
    .LOOKB("TRUE"),
    .LOOKD("TRUE"),
    .LOOKF("TRUE"),
    .LOOKH("TRUE")) 
    \written_local_fu_80_reg[10]_i_2 
       (.CIN(\written_local_fu_80_reg[2]_i_2_n_8 ),
        .COUTB(\written_local_fu_80_reg[10]_i_2_n_5 ),
        .COUTD(\written_local_fu_80_reg[10]_i_2_n_6 ),
        .COUTF(\written_local_fu_80_reg[10]_i_2_n_7 ),
        .COUTH(\written_local_fu_80_reg[10]_i_2_n_8 ),
        .CYA(\written_local_fu_80_reg[8]_i_1_n_7 ),
        .CYB(\written_local_fu_80_reg[9]_i_1_n_7 ),
        .CYC(\written_local_fu_80_reg[10]_i_1_n_7 ),
        .CYD(\written_local_fu_80_reg[11]_i_1_n_7 ),
        .CYE(\written_local_fu_80_reg[12]_i_1_n_7 ),
        .CYF(\written_local_fu_80_reg[13]_i_1_n_7 ),
        .CYG(\written_local_fu_80_reg[14]_i_1_n_7 ),
        .CYH(\written_local_fu_80_reg[15]_i_1_n_7 ),
        .GEA(\written_local_fu_80_reg[8]_i_1_n_5 ),
        .GEB(\written_local_fu_80_reg[9]_i_1_n_5 ),
        .GEC(\written_local_fu_80_reg[10]_i_1_n_5 ),
        .GED(\written_local_fu_80_reg[11]_i_1_n_5 ),
        .GEE(\written_local_fu_80_reg[12]_i_1_n_5 ),
        .GEF(\written_local_fu_80_reg[13]_i_1_n_5 ),
        .GEG(\written_local_fu_80_reg[14]_i_1_n_5 ),
        .GEH(\written_local_fu_80_reg[15]_i_1_n_5 ),
        .PROPA(\written_local_fu_80_reg[8]_i_1_n_8 ),
        .PROPB(\written_local_fu_80_reg[9]_i_1_n_8 ),
        .PROPC(\written_local_fu_80_reg[10]_i_1_n_8 ),
        .PROPD(\written_local_fu_80_reg[11]_i_1_n_8 ),
        .PROPE(\written_local_fu_80_reg[12]_i_1_n_8 ),
        .PROPF(\written_local_fu_80_reg[13]_i_1_n_8 ),
        .PROPG(\written_local_fu_80_reg[14]_i_1_n_8 ),
        .PROPH(\written_local_fu_80_reg[15]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \written_local_fu_80_reg[11] 
       (.C(ap_clk),
        .CE(sel),
        .D(\written_local_fu_80_reg[11]_i_1_n_6 ),
        .Q(written_local_fu_80_reg[11]),
        .R(burst_ctr_fu_7614_out));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \written_local_fu_80_reg[11]_i_1 
       (.GE(\written_local_fu_80_reg[11]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(written_local_fu_80_reg[11]),
        .I4(\written_local_fu_80_reg[10]_i_1_n_7 ),
        .O51(\written_local_fu_80_reg[11]_i_1_n_6 ),
        .O52(\written_local_fu_80_reg[11]_i_1_n_7 ),
        .PROP(\written_local_fu_80_reg[11]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \written_local_fu_80_reg[12] 
       (.C(ap_clk),
        .CE(sel),
        .D(\written_local_fu_80_reg[12]_i_1_n_6 ),
        .Q(written_local_fu_80_reg[12]),
        .R(burst_ctr_fu_7614_out));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \written_local_fu_80_reg[12]_i_1 
       (.GE(\written_local_fu_80_reg[12]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(written_local_fu_80_reg[12]),
        .I4(\written_local_fu_80_reg[10]_i_2_n_6 ),
        .O51(\written_local_fu_80_reg[12]_i_1_n_6 ),
        .O52(\written_local_fu_80_reg[12]_i_1_n_7 ),
        .PROP(\written_local_fu_80_reg[12]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \written_local_fu_80_reg[13] 
       (.C(ap_clk),
        .CE(sel),
        .D(\written_local_fu_80_reg[13]_i_1_n_6 ),
        .Q(written_local_fu_80_reg[13]),
        .R(burst_ctr_fu_7614_out));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \written_local_fu_80_reg[13]_i_1 
       (.GE(\written_local_fu_80_reg[13]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(written_local_fu_80_reg[13]),
        .I4(\written_local_fu_80_reg[12]_i_1_n_7 ),
        .O51(\written_local_fu_80_reg[13]_i_1_n_6 ),
        .O52(\written_local_fu_80_reg[13]_i_1_n_7 ),
        .PROP(\written_local_fu_80_reg[13]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \written_local_fu_80_reg[14] 
       (.C(ap_clk),
        .CE(sel),
        .D(\written_local_fu_80_reg[14]_i_1_n_6 ),
        .Q(written_local_fu_80_reg[14]),
        .R(burst_ctr_fu_7614_out));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \written_local_fu_80_reg[14]_i_1 
       (.GE(\written_local_fu_80_reg[14]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(written_local_fu_80_reg[14]),
        .I4(\written_local_fu_80_reg[10]_i_2_n_7 ),
        .O51(\written_local_fu_80_reg[14]_i_1_n_6 ),
        .O52(\written_local_fu_80_reg[14]_i_1_n_7 ),
        .PROP(\written_local_fu_80_reg[14]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \written_local_fu_80_reg[15] 
       (.C(ap_clk),
        .CE(sel),
        .D(\written_local_fu_80_reg[15]_i_1_n_6 ),
        .Q(written_local_fu_80_reg[15]),
        .R(burst_ctr_fu_7614_out));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \written_local_fu_80_reg[15]_i_1 
       (.GE(\written_local_fu_80_reg[15]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(written_local_fu_80_reg[15]),
        .I4(\written_local_fu_80_reg[14]_i_1_n_7 ),
        .O51(\written_local_fu_80_reg[15]_i_1_n_6 ),
        .O52(\written_local_fu_80_reg[15]_i_1_n_7 ),
        .PROP(\written_local_fu_80_reg[15]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \written_local_fu_80_reg[16] 
       (.C(ap_clk),
        .CE(sel),
        .D(\written_local_fu_80_reg[16]_i_1_n_6 ),
        .Q(written_local_fu_80_reg[16]),
        .R(burst_ctr_fu_7614_out));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \written_local_fu_80_reg[16]_i_1 
       (.GE(\written_local_fu_80_reg[16]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(written_local_fu_80_reg[16]),
        .I4(\written_local_fu_80_reg[10]_i_2_n_8 ),
        .O51(\written_local_fu_80_reg[16]_i_1_n_6 ),
        .O52(\written_local_fu_80_reg[16]_i_1_n_7 ),
        .PROP(\written_local_fu_80_reg[16]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \written_local_fu_80_reg[17] 
       (.C(ap_clk),
        .CE(sel),
        .D(\written_local_fu_80_reg[17]_i_1_n_6 ),
        .Q(written_local_fu_80_reg[17]),
        .R(burst_ctr_fu_7614_out));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \written_local_fu_80_reg[17]_i_1 
       (.GE(\written_local_fu_80_reg[17]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(written_local_fu_80_reg[17]),
        .I4(\written_local_fu_80_reg[16]_i_1_n_7 ),
        .O51(\written_local_fu_80_reg[17]_i_1_n_6 ),
        .O52(\written_local_fu_80_reg[17]_i_1_n_7 ),
        .PROP(\written_local_fu_80_reg[17]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \written_local_fu_80_reg[18] 
       (.C(ap_clk),
        .CE(sel),
        .D(\written_local_fu_80_reg[18]_i_1_n_6 ),
        .Q(written_local_fu_80_reg[18]),
        .R(burst_ctr_fu_7614_out));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \written_local_fu_80_reg[18]_i_1 
       (.GE(\written_local_fu_80_reg[18]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(written_local_fu_80_reg[18]),
        .I4(\written_local_fu_80_reg[18]_i_2_n_5 ),
        .O51(\written_local_fu_80_reg[18]_i_1_n_6 ),
        .O52(\written_local_fu_80_reg[18]_i_1_n_7 ),
        .PROP(\written_local_fu_80_reg[18]_i_1_n_8 ));
  LOOKAHEAD8 #(
    .LOOKB("TRUE"),
    .LOOKD("TRUE"),
    .LOOKF("TRUE"),
    .LOOKH("TRUE")) 
    \written_local_fu_80_reg[18]_i_2 
       (.CIN(\written_local_fu_80_reg[10]_i_2_n_8 ),
        .COUTB(\written_local_fu_80_reg[18]_i_2_n_5 ),
        .COUTD(\written_local_fu_80_reg[18]_i_2_n_6 ),
        .COUTF(\written_local_fu_80_reg[18]_i_2_n_7 ),
        .COUTH(\written_local_fu_80_reg[18]_i_2_n_8 ),
        .CYA(\written_local_fu_80_reg[16]_i_1_n_7 ),
        .CYB(\written_local_fu_80_reg[17]_i_1_n_7 ),
        .CYC(\written_local_fu_80_reg[18]_i_1_n_7 ),
        .CYD(\written_local_fu_80_reg[19]_i_1_n_7 ),
        .CYE(\written_local_fu_80_reg[20]_i_1_n_7 ),
        .CYF(\written_local_fu_80_reg[21]_i_1_n_7 ),
        .CYG(\written_local_fu_80_reg[22]_i_1_n_7 ),
        .CYH(\written_local_fu_80_reg[23]_i_1_n_7 ),
        .GEA(\written_local_fu_80_reg[16]_i_1_n_5 ),
        .GEB(\written_local_fu_80_reg[17]_i_1_n_5 ),
        .GEC(\written_local_fu_80_reg[18]_i_1_n_5 ),
        .GED(\written_local_fu_80_reg[19]_i_1_n_5 ),
        .GEE(\written_local_fu_80_reg[20]_i_1_n_5 ),
        .GEF(\written_local_fu_80_reg[21]_i_1_n_5 ),
        .GEG(\written_local_fu_80_reg[22]_i_1_n_5 ),
        .GEH(\written_local_fu_80_reg[23]_i_1_n_5 ),
        .PROPA(\written_local_fu_80_reg[16]_i_1_n_8 ),
        .PROPB(\written_local_fu_80_reg[17]_i_1_n_8 ),
        .PROPC(\written_local_fu_80_reg[18]_i_1_n_8 ),
        .PROPD(\written_local_fu_80_reg[19]_i_1_n_8 ),
        .PROPE(\written_local_fu_80_reg[20]_i_1_n_8 ),
        .PROPF(\written_local_fu_80_reg[21]_i_1_n_8 ),
        .PROPG(\written_local_fu_80_reg[22]_i_1_n_8 ),
        .PROPH(\written_local_fu_80_reg[23]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \written_local_fu_80_reg[19] 
       (.C(ap_clk),
        .CE(sel),
        .D(\written_local_fu_80_reg[19]_i_1_n_6 ),
        .Q(written_local_fu_80_reg[19]),
        .R(burst_ctr_fu_7614_out));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \written_local_fu_80_reg[19]_i_1 
       (.GE(\written_local_fu_80_reg[19]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(written_local_fu_80_reg[19]),
        .I4(\written_local_fu_80_reg[18]_i_1_n_7 ),
        .O51(\written_local_fu_80_reg[19]_i_1_n_6 ),
        .O52(\written_local_fu_80_reg[19]_i_1_n_7 ),
        .PROP(\written_local_fu_80_reg[19]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \written_local_fu_80_reg[1] 
       (.C(ap_clk),
        .CE(sel),
        .D(\written_local_fu_80_reg[1]_i_1_n_6 ),
        .Q(written_local_fu_80_reg[1]),
        .R(burst_ctr_fu_7614_out));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \written_local_fu_80_reg[1]_i_1 
       (.GE(\written_local_fu_80_reg[1]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(written_local_fu_80_reg[1]),
        .I4(\written_local_fu_80_reg[0]_i_2_n_7 ),
        .O51(\written_local_fu_80_reg[1]_i_1_n_6 ),
        .O52(\written_local_fu_80_reg[1]_i_1_n_7 ),
        .PROP(\written_local_fu_80_reg[1]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \written_local_fu_80_reg[20] 
       (.C(ap_clk),
        .CE(sel),
        .D(\written_local_fu_80_reg[20]_i_1_n_6 ),
        .Q(written_local_fu_80_reg[20]),
        .R(burst_ctr_fu_7614_out));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \written_local_fu_80_reg[20]_i_1 
       (.GE(\written_local_fu_80_reg[20]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(written_local_fu_80_reg[20]),
        .I4(\written_local_fu_80_reg[18]_i_2_n_6 ),
        .O51(\written_local_fu_80_reg[20]_i_1_n_6 ),
        .O52(\written_local_fu_80_reg[20]_i_1_n_7 ),
        .PROP(\written_local_fu_80_reg[20]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \written_local_fu_80_reg[21] 
       (.C(ap_clk),
        .CE(sel),
        .D(\written_local_fu_80_reg[21]_i_1_n_6 ),
        .Q(written_local_fu_80_reg[21]),
        .R(burst_ctr_fu_7614_out));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \written_local_fu_80_reg[21]_i_1 
       (.GE(\written_local_fu_80_reg[21]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(written_local_fu_80_reg[21]),
        .I4(\written_local_fu_80_reg[20]_i_1_n_7 ),
        .O51(\written_local_fu_80_reg[21]_i_1_n_6 ),
        .O52(\written_local_fu_80_reg[21]_i_1_n_7 ),
        .PROP(\written_local_fu_80_reg[21]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \written_local_fu_80_reg[22] 
       (.C(ap_clk),
        .CE(sel),
        .D(\written_local_fu_80_reg[22]_i_1_n_6 ),
        .Q(written_local_fu_80_reg[22]),
        .R(burst_ctr_fu_7614_out));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \written_local_fu_80_reg[22]_i_1 
       (.GE(\written_local_fu_80_reg[22]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(written_local_fu_80_reg[22]),
        .I4(\written_local_fu_80_reg[18]_i_2_n_7 ),
        .O51(\written_local_fu_80_reg[22]_i_1_n_6 ),
        .O52(\written_local_fu_80_reg[22]_i_1_n_7 ),
        .PROP(\written_local_fu_80_reg[22]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \written_local_fu_80_reg[23] 
       (.C(ap_clk),
        .CE(sel),
        .D(\written_local_fu_80_reg[23]_i_1_n_6 ),
        .Q(written_local_fu_80_reg[23]),
        .R(burst_ctr_fu_7614_out));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \written_local_fu_80_reg[23]_i_1 
       (.GE(\written_local_fu_80_reg[23]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(written_local_fu_80_reg[23]),
        .I4(\written_local_fu_80_reg[22]_i_1_n_7 ),
        .O51(\written_local_fu_80_reg[23]_i_1_n_6 ),
        .O52(\written_local_fu_80_reg[23]_i_1_n_7 ),
        .PROP(\written_local_fu_80_reg[23]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \written_local_fu_80_reg[24] 
       (.C(ap_clk),
        .CE(sel),
        .D(\written_local_fu_80_reg[24]_i_1_n_6 ),
        .Q(written_local_fu_80_reg[24]),
        .R(burst_ctr_fu_7614_out));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \written_local_fu_80_reg[24]_i_1 
       (.GE(\written_local_fu_80_reg[24]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(written_local_fu_80_reg[24]),
        .I4(\written_local_fu_80_reg[18]_i_2_n_8 ),
        .O51(\written_local_fu_80_reg[24]_i_1_n_6 ),
        .O52(\written_local_fu_80_reg[24]_i_1_n_7 ),
        .PROP(\written_local_fu_80_reg[24]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \written_local_fu_80_reg[25] 
       (.C(ap_clk),
        .CE(sel),
        .D(\written_local_fu_80_reg[25]_i_1_n_6 ),
        .Q(written_local_fu_80_reg[25]),
        .R(burst_ctr_fu_7614_out));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \written_local_fu_80_reg[25]_i_1 
       (.GE(\written_local_fu_80_reg[25]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(written_local_fu_80_reg[25]),
        .I4(\written_local_fu_80_reg[24]_i_1_n_7 ),
        .O51(\written_local_fu_80_reg[25]_i_1_n_6 ),
        .O52(\written_local_fu_80_reg[25]_i_1_n_7 ),
        .PROP(\written_local_fu_80_reg[25]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \written_local_fu_80_reg[26] 
       (.C(ap_clk),
        .CE(sel),
        .D(\written_local_fu_80_reg[26]_i_1_n_6 ),
        .Q(written_local_fu_80_reg[26]),
        .R(burst_ctr_fu_7614_out));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \written_local_fu_80_reg[26]_i_1 
       (.GE(\written_local_fu_80_reg[26]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(written_local_fu_80_reg[26]),
        .I4(\written_local_fu_80_reg[26]_i_2_n_5 ),
        .O51(\written_local_fu_80_reg[26]_i_1_n_6 ),
        .O52(\written_local_fu_80_reg[26]_i_1_n_7 ),
        .PROP(\written_local_fu_80_reg[26]_i_1_n_8 ));
  LOOKAHEAD8 #(
    .LOOKB("TRUE"),
    .LOOKD("TRUE"),
    .LOOKF("TRUE"),
    .LOOKH("TRUE")) 
    \written_local_fu_80_reg[26]_i_2 
       (.CIN(\written_local_fu_80_reg[18]_i_2_n_8 ),
        .COUTB(\written_local_fu_80_reg[26]_i_2_n_5 ),
        .COUTD(\written_local_fu_80_reg[26]_i_2_n_6 ),
        .COUTF(\written_local_fu_80_reg[26]_i_2_n_7 ),
        .COUTH(\written_local_fu_80_reg[26]_i_2_n_8 ),
        .CYA(\written_local_fu_80_reg[24]_i_1_n_7 ),
        .CYB(\written_local_fu_80_reg[25]_i_1_n_7 ),
        .CYC(\written_local_fu_80_reg[26]_i_1_n_7 ),
        .CYD(\written_local_fu_80_reg[27]_i_1_n_7 ),
        .CYE(\written_local_fu_80_reg[28]_i_1_n_7 ),
        .CYF(\written_local_fu_80_reg[29]_i_1_n_7 ),
        .CYG(\written_local_fu_80_reg[30]_i_1_n_7 ),
        .CYH(\written_local_fu_80_reg[31]_i_1_n_7 ),
        .GEA(\written_local_fu_80_reg[24]_i_1_n_5 ),
        .GEB(\written_local_fu_80_reg[25]_i_1_n_5 ),
        .GEC(\written_local_fu_80_reg[26]_i_1_n_5 ),
        .GED(\written_local_fu_80_reg[27]_i_1_n_5 ),
        .GEE(\written_local_fu_80_reg[28]_i_1_n_5 ),
        .GEF(\written_local_fu_80_reg[29]_i_1_n_5 ),
        .GEG(\written_local_fu_80_reg[30]_i_1_n_5 ),
        .GEH(\written_local_fu_80_reg[31]_i_1_n_5 ),
        .PROPA(\written_local_fu_80_reg[24]_i_1_n_8 ),
        .PROPB(\written_local_fu_80_reg[25]_i_1_n_8 ),
        .PROPC(\written_local_fu_80_reg[26]_i_1_n_8 ),
        .PROPD(\written_local_fu_80_reg[27]_i_1_n_8 ),
        .PROPE(\written_local_fu_80_reg[28]_i_1_n_8 ),
        .PROPF(\written_local_fu_80_reg[29]_i_1_n_8 ),
        .PROPG(\written_local_fu_80_reg[30]_i_1_n_8 ),
        .PROPH(\written_local_fu_80_reg[31]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \written_local_fu_80_reg[27] 
       (.C(ap_clk),
        .CE(sel),
        .D(\written_local_fu_80_reg[27]_i_1_n_6 ),
        .Q(written_local_fu_80_reg[27]),
        .R(burst_ctr_fu_7614_out));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \written_local_fu_80_reg[27]_i_1 
       (.GE(\written_local_fu_80_reg[27]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(written_local_fu_80_reg[27]),
        .I4(\written_local_fu_80_reg[26]_i_1_n_7 ),
        .O51(\written_local_fu_80_reg[27]_i_1_n_6 ),
        .O52(\written_local_fu_80_reg[27]_i_1_n_7 ),
        .PROP(\written_local_fu_80_reg[27]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \written_local_fu_80_reg[28] 
       (.C(ap_clk),
        .CE(sel),
        .D(\written_local_fu_80_reg[28]_i_1_n_6 ),
        .Q(written_local_fu_80_reg[28]),
        .R(burst_ctr_fu_7614_out));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \written_local_fu_80_reg[28]_i_1 
       (.GE(\written_local_fu_80_reg[28]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(written_local_fu_80_reg[28]),
        .I4(\written_local_fu_80_reg[26]_i_2_n_6 ),
        .O51(\written_local_fu_80_reg[28]_i_1_n_6 ),
        .O52(\written_local_fu_80_reg[28]_i_1_n_7 ),
        .PROP(\written_local_fu_80_reg[28]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \written_local_fu_80_reg[29] 
       (.C(ap_clk),
        .CE(sel),
        .D(\written_local_fu_80_reg[29]_i_1_n_6 ),
        .Q(written_local_fu_80_reg[29]),
        .R(burst_ctr_fu_7614_out));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \written_local_fu_80_reg[29]_i_1 
       (.GE(\written_local_fu_80_reg[29]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(written_local_fu_80_reg[29]),
        .I4(\written_local_fu_80_reg[28]_i_1_n_7 ),
        .O51(\written_local_fu_80_reg[29]_i_1_n_6 ),
        .O52(\written_local_fu_80_reg[29]_i_1_n_7 ),
        .PROP(\written_local_fu_80_reg[29]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \written_local_fu_80_reg[2] 
       (.C(ap_clk),
        .CE(sel),
        .D(\written_local_fu_80_reg[2]_i_1_n_6 ),
        .Q(written_local_fu_80_reg[2]),
        .R(burst_ctr_fu_7614_out));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \written_local_fu_80_reg[2]_i_1 
       (.GE(\written_local_fu_80_reg[2]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(written_local_fu_80_reg[2]),
        .I4(\written_local_fu_80_reg[2]_i_2_n_5 ),
        .O51(\written_local_fu_80_reg[2]_i_1_n_6 ),
        .O52(\written_local_fu_80_reg[2]_i_1_n_7 ),
        .PROP(\written_local_fu_80_reg[2]_i_1_n_8 ));
  LOOKAHEAD8 #(
    .LOOKB("FALSE"),
    .LOOKD("TRUE"),
    .LOOKF("TRUE"),
    .LOOKH("TRUE")) 
    \written_local_fu_80_reg[2]_i_2 
       (.CIN(1'b0),
        .COUTB(\written_local_fu_80_reg[2]_i_2_n_5 ),
        .COUTD(\written_local_fu_80_reg[2]_i_2_n_6 ),
        .COUTF(\written_local_fu_80_reg[2]_i_2_n_7 ),
        .COUTH(\written_local_fu_80_reg[2]_i_2_n_8 ),
        .CYA(\written_local_fu_80_reg[0]_i_2_n_7 ),
        .CYB(\written_local_fu_80_reg[1]_i_1_n_7 ),
        .CYC(\written_local_fu_80_reg[2]_i_1_n_7 ),
        .CYD(\written_local_fu_80_reg[3]_i_1_n_7 ),
        .CYE(\written_local_fu_80_reg[4]_i_1_n_7 ),
        .CYF(\written_local_fu_80_reg[5]_i_1_n_7 ),
        .CYG(\written_local_fu_80_reg[6]_i_1_n_7 ),
        .CYH(\written_local_fu_80_reg[7]_i_1_n_7 ),
        .GEA(\written_local_fu_80_reg[0]_i_2_n_5 ),
        .GEB(\written_local_fu_80_reg[1]_i_1_n_5 ),
        .GEC(\written_local_fu_80_reg[2]_i_1_n_5 ),
        .GED(\written_local_fu_80_reg[3]_i_1_n_5 ),
        .GEE(\written_local_fu_80_reg[4]_i_1_n_5 ),
        .GEF(\written_local_fu_80_reg[5]_i_1_n_5 ),
        .GEG(\written_local_fu_80_reg[6]_i_1_n_5 ),
        .GEH(\written_local_fu_80_reg[7]_i_1_n_5 ),
        .PROPA(\written_local_fu_80_reg[0]_i_2_n_8 ),
        .PROPB(\written_local_fu_80_reg[1]_i_1_n_8 ),
        .PROPC(\written_local_fu_80_reg[2]_i_1_n_8 ),
        .PROPD(\written_local_fu_80_reg[3]_i_1_n_8 ),
        .PROPE(\written_local_fu_80_reg[4]_i_1_n_8 ),
        .PROPF(\written_local_fu_80_reg[5]_i_1_n_8 ),
        .PROPG(\written_local_fu_80_reg[6]_i_1_n_8 ),
        .PROPH(\written_local_fu_80_reg[7]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \written_local_fu_80_reg[30] 
       (.C(ap_clk),
        .CE(sel),
        .D(\written_local_fu_80_reg[30]_i_1_n_6 ),
        .Q(written_local_fu_80_reg[30]),
        .R(burst_ctr_fu_7614_out));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \written_local_fu_80_reg[30]_i_1 
       (.GE(\written_local_fu_80_reg[30]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(written_local_fu_80_reg[30]),
        .I4(\written_local_fu_80_reg[26]_i_2_n_7 ),
        .O51(\written_local_fu_80_reg[30]_i_1_n_6 ),
        .O52(\written_local_fu_80_reg[30]_i_1_n_7 ),
        .PROP(\written_local_fu_80_reg[30]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \written_local_fu_80_reg[31] 
       (.C(ap_clk),
        .CE(sel),
        .D(\written_local_fu_80_reg[31]_i_1_n_6 ),
        .Q(written_local_fu_80_reg[31]),
        .R(burst_ctr_fu_7614_out));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \written_local_fu_80_reg[31]_i_1 
       (.GE(\written_local_fu_80_reg[31]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(written_local_fu_80_reg[31]),
        .I4(\written_local_fu_80_reg[30]_i_1_n_7 ),
        .O51(\written_local_fu_80_reg[31]_i_1_n_6 ),
        .O52(\written_local_fu_80_reg[31]_i_1_n_7 ),
        .PROP(\written_local_fu_80_reg[31]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \written_local_fu_80_reg[32] 
       (.C(ap_clk),
        .CE(sel),
        .D(\written_local_fu_80_reg[32]_i_1_n_6 ),
        .Q(written_local_fu_80_reg[32]),
        .R(burst_ctr_fu_7614_out));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \written_local_fu_80_reg[32]_i_1 
       (.GE(\written_local_fu_80_reg[32]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(written_local_fu_80_reg[32]),
        .I4(\written_local_fu_80_reg[26]_i_2_n_8 ),
        .O51(\written_local_fu_80_reg[32]_i_1_n_6 ),
        .O52(\written_local_fu_80_reg[32]_i_1_n_7 ),
        .PROP(\written_local_fu_80_reg[32]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \written_local_fu_80_reg[33] 
       (.C(ap_clk),
        .CE(sel),
        .D(\written_local_fu_80_reg[33]_i_1_n_6 ),
        .Q(written_local_fu_80_reg[33]),
        .R(burst_ctr_fu_7614_out));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \written_local_fu_80_reg[33]_i_1 
       (.GE(\written_local_fu_80_reg[33]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(written_local_fu_80_reg[33]),
        .I4(\written_local_fu_80_reg[32]_i_1_n_7 ),
        .O51(\written_local_fu_80_reg[33]_i_1_n_6 ),
        .O52(\written_local_fu_80_reg[33]_i_1_n_7 ),
        .PROP(\written_local_fu_80_reg[33]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \written_local_fu_80_reg[34] 
       (.C(ap_clk),
        .CE(sel),
        .D(\written_local_fu_80_reg[34]_i_1_n_6 ),
        .Q(written_local_fu_80_reg[34]),
        .R(burst_ctr_fu_7614_out));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \written_local_fu_80_reg[34]_i_1 
       (.GE(\written_local_fu_80_reg[34]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(written_local_fu_80_reg[34]),
        .I4(\written_local_fu_80_reg[34]_i_2_n_5 ),
        .O51(\written_local_fu_80_reg[34]_i_1_n_6 ),
        .O52(\written_local_fu_80_reg[34]_i_1_n_7 ),
        .PROP(\written_local_fu_80_reg[34]_i_1_n_8 ));
  LOOKAHEAD8 #(
    .LOOKB("TRUE"),
    .LOOKD("TRUE"),
    .LOOKF("TRUE"),
    .LOOKH("TRUE")) 
    \written_local_fu_80_reg[34]_i_2 
       (.CIN(\written_local_fu_80_reg[26]_i_2_n_8 ),
        .COUTB(\written_local_fu_80_reg[34]_i_2_n_5 ),
        .COUTD(\written_local_fu_80_reg[34]_i_2_n_6 ),
        .COUTF(\written_local_fu_80_reg[34]_i_2_n_7 ),
        .COUTH(\written_local_fu_80_reg[34]_i_2_n_8 ),
        .CYA(\written_local_fu_80_reg[32]_i_1_n_7 ),
        .CYB(\written_local_fu_80_reg[33]_i_1_n_7 ),
        .CYC(\written_local_fu_80_reg[34]_i_1_n_7 ),
        .CYD(\written_local_fu_80_reg[35]_i_1_n_7 ),
        .CYE(\written_local_fu_80_reg[36]_i_1_n_7 ),
        .CYF(\written_local_fu_80_reg[37]_i_1_n_7 ),
        .CYG(\written_local_fu_80_reg[38]_i_1_n_7 ),
        .CYH(\written_local_fu_80_reg[39]_i_1_n_7 ),
        .GEA(\written_local_fu_80_reg[32]_i_1_n_5 ),
        .GEB(\written_local_fu_80_reg[33]_i_1_n_5 ),
        .GEC(\written_local_fu_80_reg[34]_i_1_n_5 ),
        .GED(\written_local_fu_80_reg[35]_i_1_n_5 ),
        .GEE(\written_local_fu_80_reg[36]_i_1_n_5 ),
        .GEF(\written_local_fu_80_reg[37]_i_1_n_5 ),
        .GEG(\written_local_fu_80_reg[38]_i_1_n_5 ),
        .GEH(\written_local_fu_80_reg[39]_i_1_n_5 ),
        .PROPA(\written_local_fu_80_reg[32]_i_1_n_8 ),
        .PROPB(\written_local_fu_80_reg[33]_i_1_n_8 ),
        .PROPC(\written_local_fu_80_reg[34]_i_1_n_8 ),
        .PROPD(\written_local_fu_80_reg[35]_i_1_n_8 ),
        .PROPE(\written_local_fu_80_reg[36]_i_1_n_8 ),
        .PROPF(\written_local_fu_80_reg[37]_i_1_n_8 ),
        .PROPG(\written_local_fu_80_reg[38]_i_1_n_8 ),
        .PROPH(\written_local_fu_80_reg[39]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \written_local_fu_80_reg[35] 
       (.C(ap_clk),
        .CE(sel),
        .D(\written_local_fu_80_reg[35]_i_1_n_6 ),
        .Q(written_local_fu_80_reg[35]),
        .R(burst_ctr_fu_7614_out));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \written_local_fu_80_reg[35]_i_1 
       (.GE(\written_local_fu_80_reg[35]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(written_local_fu_80_reg[35]),
        .I4(\written_local_fu_80_reg[34]_i_1_n_7 ),
        .O51(\written_local_fu_80_reg[35]_i_1_n_6 ),
        .O52(\written_local_fu_80_reg[35]_i_1_n_7 ),
        .PROP(\written_local_fu_80_reg[35]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \written_local_fu_80_reg[36] 
       (.C(ap_clk),
        .CE(sel),
        .D(\written_local_fu_80_reg[36]_i_1_n_6 ),
        .Q(written_local_fu_80_reg[36]),
        .R(burst_ctr_fu_7614_out));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \written_local_fu_80_reg[36]_i_1 
       (.GE(\written_local_fu_80_reg[36]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(written_local_fu_80_reg[36]),
        .I4(\written_local_fu_80_reg[34]_i_2_n_6 ),
        .O51(\written_local_fu_80_reg[36]_i_1_n_6 ),
        .O52(\written_local_fu_80_reg[36]_i_1_n_7 ),
        .PROP(\written_local_fu_80_reg[36]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \written_local_fu_80_reg[37] 
       (.C(ap_clk),
        .CE(sel),
        .D(\written_local_fu_80_reg[37]_i_1_n_6 ),
        .Q(written_local_fu_80_reg[37]),
        .R(burst_ctr_fu_7614_out));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \written_local_fu_80_reg[37]_i_1 
       (.GE(\written_local_fu_80_reg[37]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(written_local_fu_80_reg[37]),
        .I4(\written_local_fu_80_reg[36]_i_1_n_7 ),
        .O51(\written_local_fu_80_reg[37]_i_1_n_6 ),
        .O52(\written_local_fu_80_reg[37]_i_1_n_7 ),
        .PROP(\written_local_fu_80_reg[37]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \written_local_fu_80_reg[38] 
       (.C(ap_clk),
        .CE(sel),
        .D(\written_local_fu_80_reg[38]_i_1_n_6 ),
        .Q(written_local_fu_80_reg[38]),
        .R(burst_ctr_fu_7614_out));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \written_local_fu_80_reg[38]_i_1 
       (.GE(\written_local_fu_80_reg[38]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(written_local_fu_80_reg[38]),
        .I4(\written_local_fu_80_reg[34]_i_2_n_7 ),
        .O51(\written_local_fu_80_reg[38]_i_1_n_6 ),
        .O52(\written_local_fu_80_reg[38]_i_1_n_7 ),
        .PROP(\written_local_fu_80_reg[38]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \written_local_fu_80_reg[39] 
       (.C(ap_clk),
        .CE(sel),
        .D(\written_local_fu_80_reg[39]_i_1_n_6 ),
        .Q(written_local_fu_80_reg[39]),
        .R(burst_ctr_fu_7614_out));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \written_local_fu_80_reg[39]_i_1 
       (.GE(\written_local_fu_80_reg[39]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(written_local_fu_80_reg[39]),
        .I4(\written_local_fu_80_reg[38]_i_1_n_7 ),
        .O51(\written_local_fu_80_reg[39]_i_1_n_6 ),
        .O52(\written_local_fu_80_reg[39]_i_1_n_7 ),
        .PROP(\written_local_fu_80_reg[39]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \written_local_fu_80_reg[3] 
       (.C(ap_clk),
        .CE(sel),
        .D(\written_local_fu_80_reg[3]_i_1_n_6 ),
        .Q(written_local_fu_80_reg[3]),
        .R(burst_ctr_fu_7614_out));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \written_local_fu_80_reg[3]_i_1 
       (.GE(\written_local_fu_80_reg[3]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(written_local_fu_80_reg[3]),
        .I4(\written_local_fu_80_reg[2]_i_1_n_7 ),
        .O51(\written_local_fu_80_reg[3]_i_1_n_6 ),
        .O52(\written_local_fu_80_reg[3]_i_1_n_7 ),
        .PROP(\written_local_fu_80_reg[3]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \written_local_fu_80_reg[40] 
       (.C(ap_clk),
        .CE(sel),
        .D(\written_local_fu_80_reg[40]_i_1_n_6 ),
        .Q(written_local_fu_80_reg[40]),
        .R(burst_ctr_fu_7614_out));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \written_local_fu_80_reg[40]_i_1 
       (.GE(\written_local_fu_80_reg[40]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(written_local_fu_80_reg[40]),
        .I4(\written_local_fu_80_reg[34]_i_2_n_8 ),
        .O51(\written_local_fu_80_reg[40]_i_1_n_6 ),
        .O52(\written_local_fu_80_reg[40]_i_1_n_7 ),
        .PROP(\written_local_fu_80_reg[40]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \written_local_fu_80_reg[41] 
       (.C(ap_clk),
        .CE(sel),
        .D(\written_local_fu_80_reg[41]_i_1_n_6 ),
        .Q(written_local_fu_80_reg[41]),
        .R(burst_ctr_fu_7614_out));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \written_local_fu_80_reg[41]_i_1 
       (.GE(\written_local_fu_80_reg[41]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(written_local_fu_80_reg[41]),
        .I4(\written_local_fu_80_reg[40]_i_1_n_7 ),
        .O51(\written_local_fu_80_reg[41]_i_1_n_6 ),
        .O52(\written_local_fu_80_reg[41]_i_1_n_7 ),
        .PROP(\written_local_fu_80_reg[41]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \written_local_fu_80_reg[42] 
       (.C(ap_clk),
        .CE(sel),
        .D(\written_local_fu_80_reg[42]_i_1_n_6 ),
        .Q(written_local_fu_80_reg[42]),
        .R(burst_ctr_fu_7614_out));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \written_local_fu_80_reg[42]_i_1 
       (.GE(\written_local_fu_80_reg[42]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(written_local_fu_80_reg[42]),
        .I4(\written_local_fu_80_reg[42]_i_2_n_5 ),
        .O51(\written_local_fu_80_reg[42]_i_1_n_6 ),
        .O52(\written_local_fu_80_reg[42]_i_1_n_7 ),
        .PROP(\written_local_fu_80_reg[42]_i_1_n_8 ));
  LOOKAHEAD8 #(
    .LOOKB("TRUE"),
    .LOOKD("TRUE"),
    .LOOKF("TRUE"),
    .LOOKH("TRUE")) 
    \written_local_fu_80_reg[42]_i_2 
       (.CIN(\written_local_fu_80_reg[34]_i_2_n_8 ),
        .COUTB(\written_local_fu_80_reg[42]_i_2_n_5 ),
        .COUTD(\written_local_fu_80_reg[42]_i_2_n_6 ),
        .COUTF(\written_local_fu_80_reg[42]_i_2_n_7 ),
        .COUTH(\written_local_fu_80_reg[42]_i_2_n_8 ),
        .CYA(\written_local_fu_80_reg[40]_i_1_n_7 ),
        .CYB(\written_local_fu_80_reg[41]_i_1_n_7 ),
        .CYC(\written_local_fu_80_reg[42]_i_1_n_7 ),
        .CYD(\written_local_fu_80_reg[43]_i_1_n_7 ),
        .CYE(\written_local_fu_80_reg[44]_i_1_n_7 ),
        .CYF(\written_local_fu_80_reg[45]_i_1_n_7 ),
        .CYG(\written_local_fu_80_reg[46]_i_1_n_7 ),
        .CYH(\written_local_fu_80_reg[47]_i_1_n_7 ),
        .GEA(\written_local_fu_80_reg[40]_i_1_n_5 ),
        .GEB(\written_local_fu_80_reg[41]_i_1_n_5 ),
        .GEC(\written_local_fu_80_reg[42]_i_1_n_5 ),
        .GED(\written_local_fu_80_reg[43]_i_1_n_5 ),
        .GEE(\written_local_fu_80_reg[44]_i_1_n_5 ),
        .GEF(\written_local_fu_80_reg[45]_i_1_n_5 ),
        .GEG(\written_local_fu_80_reg[46]_i_1_n_5 ),
        .GEH(\written_local_fu_80_reg[47]_i_1_n_5 ),
        .PROPA(\written_local_fu_80_reg[40]_i_1_n_8 ),
        .PROPB(\written_local_fu_80_reg[41]_i_1_n_8 ),
        .PROPC(\written_local_fu_80_reg[42]_i_1_n_8 ),
        .PROPD(\written_local_fu_80_reg[43]_i_1_n_8 ),
        .PROPE(\written_local_fu_80_reg[44]_i_1_n_8 ),
        .PROPF(\written_local_fu_80_reg[45]_i_1_n_8 ),
        .PROPG(\written_local_fu_80_reg[46]_i_1_n_8 ),
        .PROPH(\written_local_fu_80_reg[47]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \written_local_fu_80_reg[43] 
       (.C(ap_clk),
        .CE(sel),
        .D(\written_local_fu_80_reg[43]_i_1_n_6 ),
        .Q(written_local_fu_80_reg[43]),
        .R(burst_ctr_fu_7614_out));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \written_local_fu_80_reg[43]_i_1 
       (.GE(\written_local_fu_80_reg[43]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(written_local_fu_80_reg[43]),
        .I4(\written_local_fu_80_reg[42]_i_1_n_7 ),
        .O51(\written_local_fu_80_reg[43]_i_1_n_6 ),
        .O52(\written_local_fu_80_reg[43]_i_1_n_7 ),
        .PROP(\written_local_fu_80_reg[43]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \written_local_fu_80_reg[44] 
       (.C(ap_clk),
        .CE(sel),
        .D(\written_local_fu_80_reg[44]_i_1_n_6 ),
        .Q(written_local_fu_80_reg[44]),
        .R(burst_ctr_fu_7614_out));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \written_local_fu_80_reg[44]_i_1 
       (.GE(\written_local_fu_80_reg[44]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(written_local_fu_80_reg[44]),
        .I4(\written_local_fu_80_reg[42]_i_2_n_6 ),
        .O51(\written_local_fu_80_reg[44]_i_1_n_6 ),
        .O52(\written_local_fu_80_reg[44]_i_1_n_7 ),
        .PROP(\written_local_fu_80_reg[44]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \written_local_fu_80_reg[45] 
       (.C(ap_clk),
        .CE(sel),
        .D(\written_local_fu_80_reg[45]_i_1_n_6 ),
        .Q(written_local_fu_80_reg[45]),
        .R(burst_ctr_fu_7614_out));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \written_local_fu_80_reg[45]_i_1 
       (.GE(\written_local_fu_80_reg[45]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(written_local_fu_80_reg[45]),
        .I4(\written_local_fu_80_reg[44]_i_1_n_7 ),
        .O51(\written_local_fu_80_reg[45]_i_1_n_6 ),
        .O52(\written_local_fu_80_reg[45]_i_1_n_7 ),
        .PROP(\written_local_fu_80_reg[45]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \written_local_fu_80_reg[46] 
       (.C(ap_clk),
        .CE(sel),
        .D(\written_local_fu_80_reg[46]_i_1_n_6 ),
        .Q(written_local_fu_80_reg[46]),
        .R(burst_ctr_fu_7614_out));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \written_local_fu_80_reg[46]_i_1 
       (.GE(\written_local_fu_80_reg[46]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(written_local_fu_80_reg[46]),
        .I4(\written_local_fu_80_reg[42]_i_2_n_7 ),
        .O51(\written_local_fu_80_reg[46]_i_1_n_6 ),
        .O52(\written_local_fu_80_reg[46]_i_1_n_7 ),
        .PROP(\written_local_fu_80_reg[46]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \written_local_fu_80_reg[47] 
       (.C(ap_clk),
        .CE(sel),
        .D(\written_local_fu_80_reg[47]_i_1_n_6 ),
        .Q(written_local_fu_80_reg[47]),
        .R(burst_ctr_fu_7614_out));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \written_local_fu_80_reg[47]_i_1 
       (.GE(\written_local_fu_80_reg[47]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(written_local_fu_80_reg[47]),
        .I4(\written_local_fu_80_reg[46]_i_1_n_7 ),
        .O51(\written_local_fu_80_reg[47]_i_1_n_6 ),
        .O52(\written_local_fu_80_reg[47]_i_1_n_7 ),
        .PROP(\written_local_fu_80_reg[47]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \written_local_fu_80_reg[48] 
       (.C(ap_clk),
        .CE(sel),
        .D(\written_local_fu_80_reg[48]_i_1_n_6 ),
        .Q(written_local_fu_80_reg[48]),
        .R(burst_ctr_fu_7614_out));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \written_local_fu_80_reg[48]_i_1 
       (.GE(\written_local_fu_80_reg[48]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(written_local_fu_80_reg[48]),
        .I4(\written_local_fu_80_reg[42]_i_2_n_8 ),
        .O51(\written_local_fu_80_reg[48]_i_1_n_6 ),
        .O52(\written_local_fu_80_reg[48]_i_1_n_7 ),
        .PROP(\written_local_fu_80_reg[48]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \written_local_fu_80_reg[49] 
       (.C(ap_clk),
        .CE(sel),
        .D(\written_local_fu_80_reg[49]_i_1_n_6 ),
        .Q(written_local_fu_80_reg[49]),
        .R(burst_ctr_fu_7614_out));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \written_local_fu_80_reg[49]_i_1 
       (.GE(\written_local_fu_80_reg[49]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(written_local_fu_80_reg[49]),
        .I4(\written_local_fu_80_reg[48]_i_1_n_7 ),
        .O51(\written_local_fu_80_reg[49]_i_1_n_6 ),
        .O52(\written_local_fu_80_reg[49]_i_1_n_7 ),
        .PROP(\written_local_fu_80_reg[49]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \written_local_fu_80_reg[4] 
       (.C(ap_clk),
        .CE(sel),
        .D(\written_local_fu_80_reg[4]_i_1_n_6 ),
        .Q(written_local_fu_80_reg[4]),
        .R(burst_ctr_fu_7614_out));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \written_local_fu_80_reg[4]_i_1 
       (.GE(\written_local_fu_80_reg[4]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(written_local_fu_80_reg[4]),
        .I4(\written_local_fu_80_reg[2]_i_2_n_6 ),
        .O51(\written_local_fu_80_reg[4]_i_1_n_6 ),
        .O52(\written_local_fu_80_reg[4]_i_1_n_7 ),
        .PROP(\written_local_fu_80_reg[4]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \written_local_fu_80_reg[50] 
       (.C(ap_clk),
        .CE(sel),
        .D(\written_local_fu_80_reg[50]_i_1_n_6 ),
        .Q(written_local_fu_80_reg[50]),
        .R(burst_ctr_fu_7614_out));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \written_local_fu_80_reg[50]_i_1 
       (.GE(\written_local_fu_80_reg[50]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(written_local_fu_80_reg[50]),
        .I4(\written_local_fu_80_reg[50]_i_2_n_5 ),
        .O51(\written_local_fu_80_reg[50]_i_1_n_6 ),
        .O52(\written_local_fu_80_reg[50]_i_1_n_7 ),
        .PROP(\written_local_fu_80_reg[50]_i_1_n_8 ));
  LOOKAHEAD8 #(
    .LOOKB("TRUE"),
    .LOOKD("TRUE"),
    .LOOKF("TRUE"),
    .LOOKH("TRUE")) 
    \written_local_fu_80_reg[50]_i_2 
       (.CIN(\written_local_fu_80_reg[42]_i_2_n_8 ),
        .COUTB(\written_local_fu_80_reg[50]_i_2_n_5 ),
        .COUTD(\written_local_fu_80_reg[50]_i_2_n_6 ),
        .COUTF(\written_local_fu_80_reg[50]_i_2_n_7 ),
        .COUTH(\written_local_fu_80_reg[50]_i_2_n_8 ),
        .CYA(\written_local_fu_80_reg[48]_i_1_n_7 ),
        .CYB(\written_local_fu_80_reg[49]_i_1_n_7 ),
        .CYC(\written_local_fu_80_reg[50]_i_1_n_7 ),
        .CYD(\written_local_fu_80_reg[51]_i_1_n_7 ),
        .CYE(\written_local_fu_80_reg[52]_i_1_n_7 ),
        .CYF(\written_local_fu_80_reg[53]_i_1_n_7 ),
        .CYG(\written_local_fu_80_reg[54]_i_1_n_7 ),
        .CYH(\written_local_fu_80_reg[55]_i_1_n_7 ),
        .GEA(\written_local_fu_80_reg[48]_i_1_n_5 ),
        .GEB(\written_local_fu_80_reg[49]_i_1_n_5 ),
        .GEC(\written_local_fu_80_reg[50]_i_1_n_5 ),
        .GED(\written_local_fu_80_reg[51]_i_1_n_5 ),
        .GEE(\written_local_fu_80_reg[52]_i_1_n_5 ),
        .GEF(\written_local_fu_80_reg[53]_i_1_n_5 ),
        .GEG(\written_local_fu_80_reg[54]_i_1_n_5 ),
        .GEH(\written_local_fu_80_reg[55]_i_1_n_5 ),
        .PROPA(\written_local_fu_80_reg[48]_i_1_n_8 ),
        .PROPB(\written_local_fu_80_reg[49]_i_1_n_8 ),
        .PROPC(\written_local_fu_80_reg[50]_i_1_n_8 ),
        .PROPD(\written_local_fu_80_reg[51]_i_1_n_8 ),
        .PROPE(\written_local_fu_80_reg[52]_i_1_n_8 ),
        .PROPF(\written_local_fu_80_reg[53]_i_1_n_8 ),
        .PROPG(\written_local_fu_80_reg[54]_i_1_n_8 ),
        .PROPH(\written_local_fu_80_reg[55]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \written_local_fu_80_reg[51] 
       (.C(ap_clk),
        .CE(sel),
        .D(\written_local_fu_80_reg[51]_i_1_n_6 ),
        .Q(written_local_fu_80_reg[51]),
        .R(burst_ctr_fu_7614_out));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \written_local_fu_80_reg[51]_i_1 
       (.GE(\written_local_fu_80_reg[51]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(written_local_fu_80_reg[51]),
        .I4(\written_local_fu_80_reg[50]_i_1_n_7 ),
        .O51(\written_local_fu_80_reg[51]_i_1_n_6 ),
        .O52(\written_local_fu_80_reg[51]_i_1_n_7 ),
        .PROP(\written_local_fu_80_reg[51]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \written_local_fu_80_reg[52] 
       (.C(ap_clk),
        .CE(sel),
        .D(\written_local_fu_80_reg[52]_i_1_n_6 ),
        .Q(written_local_fu_80_reg[52]),
        .R(burst_ctr_fu_7614_out));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \written_local_fu_80_reg[52]_i_1 
       (.GE(\written_local_fu_80_reg[52]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(written_local_fu_80_reg[52]),
        .I4(\written_local_fu_80_reg[50]_i_2_n_6 ),
        .O51(\written_local_fu_80_reg[52]_i_1_n_6 ),
        .O52(\written_local_fu_80_reg[52]_i_1_n_7 ),
        .PROP(\written_local_fu_80_reg[52]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \written_local_fu_80_reg[53] 
       (.C(ap_clk),
        .CE(sel),
        .D(\written_local_fu_80_reg[53]_i_1_n_6 ),
        .Q(written_local_fu_80_reg[53]),
        .R(burst_ctr_fu_7614_out));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \written_local_fu_80_reg[53]_i_1 
       (.GE(\written_local_fu_80_reg[53]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(written_local_fu_80_reg[53]),
        .I4(\written_local_fu_80_reg[52]_i_1_n_7 ),
        .O51(\written_local_fu_80_reg[53]_i_1_n_6 ),
        .O52(\written_local_fu_80_reg[53]_i_1_n_7 ),
        .PROP(\written_local_fu_80_reg[53]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \written_local_fu_80_reg[54] 
       (.C(ap_clk),
        .CE(sel),
        .D(\written_local_fu_80_reg[54]_i_1_n_6 ),
        .Q(written_local_fu_80_reg[54]),
        .R(burst_ctr_fu_7614_out));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \written_local_fu_80_reg[54]_i_1 
       (.GE(\written_local_fu_80_reg[54]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(written_local_fu_80_reg[54]),
        .I4(\written_local_fu_80_reg[50]_i_2_n_7 ),
        .O51(\written_local_fu_80_reg[54]_i_1_n_6 ),
        .O52(\written_local_fu_80_reg[54]_i_1_n_7 ),
        .PROP(\written_local_fu_80_reg[54]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \written_local_fu_80_reg[55] 
       (.C(ap_clk),
        .CE(sel),
        .D(\written_local_fu_80_reg[55]_i_1_n_6 ),
        .Q(written_local_fu_80_reg[55]),
        .R(burst_ctr_fu_7614_out));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \written_local_fu_80_reg[55]_i_1 
       (.GE(\written_local_fu_80_reg[55]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(written_local_fu_80_reg[55]),
        .I4(\written_local_fu_80_reg[54]_i_1_n_7 ),
        .O51(\written_local_fu_80_reg[55]_i_1_n_6 ),
        .O52(\written_local_fu_80_reg[55]_i_1_n_7 ),
        .PROP(\written_local_fu_80_reg[55]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \written_local_fu_80_reg[56] 
       (.C(ap_clk),
        .CE(sel),
        .D(\written_local_fu_80_reg[56]_i_1_n_6 ),
        .Q(written_local_fu_80_reg[56]),
        .R(burst_ctr_fu_7614_out));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \written_local_fu_80_reg[56]_i_1 
       (.GE(\written_local_fu_80_reg[56]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(written_local_fu_80_reg[56]),
        .I4(\written_local_fu_80_reg[50]_i_2_n_8 ),
        .O51(\written_local_fu_80_reg[56]_i_1_n_6 ),
        .O52(\written_local_fu_80_reg[56]_i_1_n_7 ),
        .PROP(\written_local_fu_80_reg[56]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \written_local_fu_80_reg[57] 
       (.C(ap_clk),
        .CE(sel),
        .D(\written_local_fu_80_reg[57]_i_1_n_6 ),
        .Q(written_local_fu_80_reg[57]),
        .R(burst_ctr_fu_7614_out));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \written_local_fu_80_reg[57]_i_1 
       (.GE(\written_local_fu_80_reg[57]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(written_local_fu_80_reg[57]),
        .I4(\written_local_fu_80_reg[56]_i_1_n_7 ),
        .O51(\written_local_fu_80_reg[57]_i_1_n_6 ),
        .O52(\written_local_fu_80_reg[57]_i_1_n_7 ),
        .PROP(\written_local_fu_80_reg[57]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \written_local_fu_80_reg[58] 
       (.C(ap_clk),
        .CE(sel),
        .D(\written_local_fu_80_reg[58]_i_1_n_6 ),
        .Q(written_local_fu_80_reg[58]),
        .R(burst_ctr_fu_7614_out));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \written_local_fu_80_reg[58]_i_1 
       (.GE(\written_local_fu_80_reg[58]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(written_local_fu_80_reg[58]),
        .I4(\written_local_fu_80_reg[58]_i_2_n_5 ),
        .O51(\written_local_fu_80_reg[58]_i_1_n_6 ),
        .O52(\written_local_fu_80_reg[58]_i_1_n_7 ),
        .PROP(\written_local_fu_80_reg[58]_i_1_n_8 ));
  LOOKAHEAD8 #(
    .LOOKB("TRUE"),
    .LOOKD("TRUE"),
    .LOOKF("TRUE"),
    .LOOKH("TRUE")) 
    \written_local_fu_80_reg[58]_i_2 
       (.CIN(\written_local_fu_80_reg[50]_i_2_n_8 ),
        .COUTB(\written_local_fu_80_reg[58]_i_2_n_5 ),
        .COUTD(\written_local_fu_80_reg[58]_i_2_n_6 ),
        .COUTF(\written_local_fu_80_reg[58]_i_2_n_7 ),
        .COUTH(\written_local_fu_80_reg[58]_i_2_n_8 ),
        .CYA(\written_local_fu_80_reg[56]_i_1_n_7 ),
        .CYB(\written_local_fu_80_reg[57]_i_1_n_7 ),
        .CYC(\written_local_fu_80_reg[58]_i_1_n_7 ),
        .CYD(\written_local_fu_80_reg[59]_i_1_n_7 ),
        .CYE(\written_local_fu_80_reg[60]_i_1_n_7 ),
        .CYF(\written_local_fu_80_reg[61]_i_1_n_7 ),
        .CYG(\written_local_fu_80_reg[62]_i_1_n_7 ),
        .CYH(\written_local_fu_80_reg[63]_i_1_n_7 ),
        .GEA(\written_local_fu_80_reg[56]_i_1_n_5 ),
        .GEB(\written_local_fu_80_reg[57]_i_1_n_5 ),
        .GEC(\written_local_fu_80_reg[58]_i_1_n_5 ),
        .GED(\written_local_fu_80_reg[59]_i_1_n_5 ),
        .GEE(\written_local_fu_80_reg[60]_i_1_n_5 ),
        .GEF(\written_local_fu_80_reg[61]_i_1_n_5 ),
        .GEG(\written_local_fu_80_reg[62]_i_1_n_5 ),
        .GEH(\written_local_fu_80_reg[63]_i_1_n_5 ),
        .PROPA(\written_local_fu_80_reg[56]_i_1_n_8 ),
        .PROPB(\written_local_fu_80_reg[57]_i_1_n_8 ),
        .PROPC(\written_local_fu_80_reg[58]_i_1_n_8 ),
        .PROPD(\written_local_fu_80_reg[59]_i_1_n_8 ),
        .PROPE(\written_local_fu_80_reg[60]_i_1_n_8 ),
        .PROPF(\written_local_fu_80_reg[61]_i_1_n_8 ),
        .PROPG(\written_local_fu_80_reg[62]_i_1_n_8 ),
        .PROPH(\written_local_fu_80_reg[63]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \written_local_fu_80_reg[59] 
       (.C(ap_clk),
        .CE(sel),
        .D(\written_local_fu_80_reg[59]_i_1_n_6 ),
        .Q(written_local_fu_80_reg[59]),
        .R(burst_ctr_fu_7614_out));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \written_local_fu_80_reg[59]_i_1 
       (.GE(\written_local_fu_80_reg[59]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(written_local_fu_80_reg[59]),
        .I4(\written_local_fu_80_reg[58]_i_1_n_7 ),
        .O51(\written_local_fu_80_reg[59]_i_1_n_6 ),
        .O52(\written_local_fu_80_reg[59]_i_1_n_7 ),
        .PROP(\written_local_fu_80_reg[59]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \written_local_fu_80_reg[5] 
       (.C(ap_clk),
        .CE(sel),
        .D(\written_local_fu_80_reg[5]_i_1_n_6 ),
        .Q(written_local_fu_80_reg[5]),
        .R(burst_ctr_fu_7614_out));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \written_local_fu_80_reg[5]_i_1 
       (.GE(\written_local_fu_80_reg[5]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(written_local_fu_80_reg[5]),
        .I4(\written_local_fu_80_reg[4]_i_1_n_7 ),
        .O51(\written_local_fu_80_reg[5]_i_1_n_6 ),
        .O52(\written_local_fu_80_reg[5]_i_1_n_7 ),
        .PROP(\written_local_fu_80_reg[5]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \written_local_fu_80_reg[60] 
       (.C(ap_clk),
        .CE(sel),
        .D(\written_local_fu_80_reg[60]_i_1_n_6 ),
        .Q(written_local_fu_80_reg[60]),
        .R(burst_ctr_fu_7614_out));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \written_local_fu_80_reg[60]_i_1 
       (.GE(\written_local_fu_80_reg[60]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(written_local_fu_80_reg[60]),
        .I4(\written_local_fu_80_reg[58]_i_2_n_6 ),
        .O51(\written_local_fu_80_reg[60]_i_1_n_6 ),
        .O52(\written_local_fu_80_reg[60]_i_1_n_7 ),
        .PROP(\written_local_fu_80_reg[60]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \written_local_fu_80_reg[61] 
       (.C(ap_clk),
        .CE(sel),
        .D(\written_local_fu_80_reg[61]_i_1_n_6 ),
        .Q(written_local_fu_80_reg[61]),
        .R(burst_ctr_fu_7614_out));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \written_local_fu_80_reg[61]_i_1 
       (.GE(\written_local_fu_80_reg[61]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(written_local_fu_80_reg[61]),
        .I4(\written_local_fu_80_reg[60]_i_1_n_7 ),
        .O51(\written_local_fu_80_reg[61]_i_1_n_6 ),
        .O52(\written_local_fu_80_reg[61]_i_1_n_7 ),
        .PROP(\written_local_fu_80_reg[61]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \written_local_fu_80_reg[62] 
       (.C(ap_clk),
        .CE(sel),
        .D(\written_local_fu_80_reg[62]_i_1_n_6 ),
        .Q(written_local_fu_80_reg[62]),
        .R(burst_ctr_fu_7614_out));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \written_local_fu_80_reg[62]_i_1 
       (.GE(\written_local_fu_80_reg[62]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(written_local_fu_80_reg[62]),
        .I4(\written_local_fu_80_reg[58]_i_2_n_7 ),
        .O51(\written_local_fu_80_reg[62]_i_1_n_6 ),
        .O52(\written_local_fu_80_reg[62]_i_1_n_7 ),
        .PROP(\written_local_fu_80_reg[62]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \written_local_fu_80_reg[63] 
       (.C(ap_clk),
        .CE(sel),
        .D(\written_local_fu_80_reg[63]_i_1_n_6 ),
        .Q(written_local_fu_80_reg[63]),
        .R(burst_ctr_fu_7614_out));
  LUT6CY #(
    .INIT(64'hFF00FF0000FFFF00)) 
    \written_local_fu_80_reg[63]_i_1 
       (.GE(\written_local_fu_80_reg[63]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(written_local_fu_80_reg[63]),
        .I4(\written_local_fu_80_reg[62]_i_1_n_7 ),
        .O51(\written_local_fu_80_reg[63]_i_1_n_6 ),
        .O52(\written_local_fu_80_reg[63]_i_1_n_7 ),
        .PROP(\written_local_fu_80_reg[63]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \written_local_fu_80_reg[6] 
       (.C(ap_clk),
        .CE(sel),
        .D(\written_local_fu_80_reg[6]_i_1_n_6 ),
        .Q(written_local_fu_80_reg[6]),
        .R(burst_ctr_fu_7614_out));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \written_local_fu_80_reg[6]_i_1 
       (.GE(\written_local_fu_80_reg[6]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(written_local_fu_80_reg[6]),
        .I4(\written_local_fu_80_reg[2]_i_2_n_7 ),
        .O51(\written_local_fu_80_reg[6]_i_1_n_6 ),
        .O52(\written_local_fu_80_reg[6]_i_1_n_7 ),
        .PROP(\written_local_fu_80_reg[6]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \written_local_fu_80_reg[7] 
       (.C(ap_clk),
        .CE(sel),
        .D(\written_local_fu_80_reg[7]_i_1_n_6 ),
        .Q(written_local_fu_80_reg[7]),
        .R(burst_ctr_fu_7614_out));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \written_local_fu_80_reg[7]_i_1 
       (.GE(\written_local_fu_80_reg[7]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(written_local_fu_80_reg[7]),
        .I4(\written_local_fu_80_reg[6]_i_1_n_7 ),
        .O51(\written_local_fu_80_reg[7]_i_1_n_6 ),
        .O52(\written_local_fu_80_reg[7]_i_1_n_7 ),
        .PROP(\written_local_fu_80_reg[7]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \written_local_fu_80_reg[8] 
       (.C(ap_clk),
        .CE(sel),
        .D(\written_local_fu_80_reg[8]_i_1_n_6 ),
        .Q(written_local_fu_80_reg[8]),
        .R(burst_ctr_fu_7614_out));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \written_local_fu_80_reg[8]_i_1 
       (.GE(\written_local_fu_80_reg[8]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(written_local_fu_80_reg[8]),
        .I4(\written_local_fu_80_reg[2]_i_2_n_8 ),
        .O51(\written_local_fu_80_reg[8]_i_1_n_6 ),
        .O52(\written_local_fu_80_reg[8]_i_1_n_7 ),
        .PROP(\written_local_fu_80_reg[8]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \written_local_fu_80_reg[9] 
       (.C(ap_clk),
        .CE(sel),
        .D(\written_local_fu_80_reg[9]_i_1_n_6 ),
        .Q(written_local_fu_80_reg[9]),
        .R(burst_ctr_fu_7614_out));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \written_local_fu_80_reg[9]_i_1 
       (.GE(\written_local_fu_80_reg[9]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(written_local_fu_80_reg[9]),
        .I4(\written_local_fu_80_reg[8]_i_1_n_7 ),
        .O51(\written_local_fu_80_reg[9]_i_1_n_6 ),
        .O52(\written_local_fu_80_reg[9]_i_1_n_7 ),
        .PROP(\written_local_fu_80_reg[9]_i_1_n_8 ));
  LUT1 #(
    .INIT(2'h1)) 
    \written_reg[0]_i_1 
       (.I0(written_local_fu_80_reg[0]),
        .O(\written_local_fu_80_reg[0]_0 ));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \written_reg_reg[10]_i_1 
       (.GE(\written_reg_reg[10]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(written_local_fu_80_reg[10]),
        .I4(\written_reg_reg[9]_i_1_n_7 ),
        .O51(\written_local_fu_80_reg[10]_0 ),
        .O52(\written_reg_reg[10]_i_1_n_7 ),
        .PROP(\written_reg_reg[10]_i_1_n_8 ));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \written_reg_reg[11]_i_1 
       (.GE(\written_reg_reg[11]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(written_local_fu_80_reg[11]),
        .I4(\written_reg_reg[17]_i_2_n_5 ),
        .O51(\written_local_fu_80_reg[11]_0 ),
        .O52(\written_reg_reg[11]_i_1_n_7 ),
        .PROP(\written_reg_reg[11]_i_1_n_8 ));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \written_reg_reg[12]_i_1 
       (.GE(\written_reg_reg[12]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(written_local_fu_80_reg[12]),
        .I4(\written_reg_reg[11]_i_1_n_7 ),
        .O51(\written_local_fu_80_reg[12]_0 ),
        .O52(\written_reg_reg[12]_i_1_n_7 ),
        .PROP(\written_reg_reg[12]_i_1_n_8 ));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \written_reg_reg[13]_i_1 
       (.GE(\written_reg_reg[13]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(written_local_fu_80_reg[13]),
        .I4(\written_reg_reg[17]_i_2_n_6 ),
        .O51(\written_local_fu_80_reg[13]_0 ),
        .O52(\written_reg_reg[13]_i_1_n_7 ),
        .PROP(\written_reg_reg[13]_i_1_n_8 ));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \written_reg_reg[14]_i_1 
       (.GE(\written_reg_reg[14]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(written_local_fu_80_reg[14]),
        .I4(\written_reg_reg[13]_i_1_n_7 ),
        .O51(\written_local_fu_80_reg[14]_0 ),
        .O52(\written_reg_reg[14]_i_1_n_7 ),
        .PROP(\written_reg_reg[14]_i_1_n_8 ));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \written_reg_reg[15]_i_1 
       (.GE(\written_reg_reg[15]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(written_local_fu_80_reg[15]),
        .I4(\written_reg_reg[17]_i_2_n_7 ),
        .O51(\written_local_fu_80_reg[15]_0 ),
        .O52(\written_reg_reg[15]_i_1_n_7 ),
        .PROP(\written_reg_reg[15]_i_1_n_8 ));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \written_reg_reg[16]_i_1 
       (.GE(\written_reg_reg[16]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(written_local_fu_80_reg[16]),
        .I4(\written_reg_reg[15]_i_1_n_7 ),
        .O51(\written_local_fu_80_reg[16]_0 ),
        .O52(\written_reg_reg[16]_i_1_n_7 ),
        .PROP(\written_reg_reg[16]_i_1_n_8 ));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \written_reg_reg[17]_i_1 
       (.GE(\written_reg_reg[17]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(written_local_fu_80_reg[17]),
        .I4(\written_reg_reg[17]_i_2_n_8 ),
        .O51(\written_local_fu_80_reg[17]_0 ),
        .O52(\written_reg_reg[17]_i_1_n_7 ),
        .PROP(\written_reg_reg[17]_i_1_n_8 ));
  LOOKAHEAD8 #(
    .LOOKB("TRUE"),
    .LOOKD("TRUE"),
    .LOOKF("TRUE"),
    .LOOKH("TRUE")) 
    \written_reg_reg[17]_i_2 
       (.CIN(\written_reg_reg[9]_i_2_n_8 ),
        .COUTB(\written_reg_reg[17]_i_2_n_5 ),
        .COUTD(\written_reg_reg[17]_i_2_n_6 ),
        .COUTF(\written_reg_reg[17]_i_2_n_7 ),
        .COUTH(\written_reg_reg[17]_i_2_n_8 ),
        .CYA(\written_reg_reg[9]_i_1_n_7 ),
        .CYB(\written_reg_reg[10]_i_1_n_7 ),
        .CYC(\written_reg_reg[11]_i_1_n_7 ),
        .CYD(\written_reg_reg[12]_i_1_n_7 ),
        .CYE(\written_reg_reg[13]_i_1_n_7 ),
        .CYF(\written_reg_reg[14]_i_1_n_7 ),
        .CYG(\written_reg_reg[15]_i_1_n_7 ),
        .CYH(\written_reg_reg[16]_i_1_n_7 ),
        .GEA(\written_reg_reg[9]_i_1_n_5 ),
        .GEB(\written_reg_reg[10]_i_1_n_5 ),
        .GEC(\written_reg_reg[11]_i_1_n_5 ),
        .GED(\written_reg_reg[12]_i_1_n_5 ),
        .GEE(\written_reg_reg[13]_i_1_n_5 ),
        .GEF(\written_reg_reg[14]_i_1_n_5 ),
        .GEG(\written_reg_reg[15]_i_1_n_5 ),
        .GEH(\written_reg_reg[16]_i_1_n_5 ),
        .PROPA(\written_reg_reg[9]_i_1_n_8 ),
        .PROPB(\written_reg_reg[10]_i_1_n_8 ),
        .PROPC(\written_reg_reg[11]_i_1_n_8 ),
        .PROPD(\written_reg_reg[12]_i_1_n_8 ),
        .PROPE(\written_reg_reg[13]_i_1_n_8 ),
        .PROPF(\written_reg_reg[14]_i_1_n_8 ),
        .PROPG(\written_reg_reg[15]_i_1_n_8 ),
        .PROPH(\written_reg_reg[16]_i_1_n_8 ));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \written_reg_reg[18]_i_1 
       (.GE(\written_reg_reg[18]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(written_local_fu_80_reg[18]),
        .I4(\written_reg_reg[17]_i_1_n_7 ),
        .O51(\written_local_fu_80_reg[18]_0 ),
        .O52(\written_reg_reg[18]_i_1_n_7 ),
        .PROP(\written_reg_reg[18]_i_1_n_8 ));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \written_reg_reg[19]_i_1 
       (.GE(\written_reg_reg[19]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(written_local_fu_80_reg[19]),
        .I4(\written_reg_reg[25]_i_2_n_5 ),
        .O51(\written_local_fu_80_reg[19]_0 ),
        .O52(\written_reg_reg[19]_i_1_n_7 ),
        .PROP(\written_reg_reg[19]_i_1_n_8 ));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \written_reg_reg[1]_i_1 
       (.GE(\written_reg_reg[1]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(written_local_fu_80_reg[1]),
        .I4(written_local_fu_80_reg[0]),
        .O51(\written_local_fu_80_reg[1]_0 ),
        .O52(\written_reg_reg[1]_i_1_n_7 ),
        .PROP(\written_reg_reg[1]_i_1_n_8 ));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \written_reg_reg[20]_i_1 
       (.GE(\written_reg_reg[20]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(written_local_fu_80_reg[20]),
        .I4(\written_reg_reg[19]_i_1_n_7 ),
        .O51(\written_local_fu_80_reg[20]_0 ),
        .O52(\written_reg_reg[20]_i_1_n_7 ),
        .PROP(\written_reg_reg[20]_i_1_n_8 ));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \written_reg_reg[21]_i_1 
       (.GE(\written_reg_reg[21]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(written_local_fu_80_reg[21]),
        .I4(\written_reg_reg[25]_i_2_n_6 ),
        .O51(\written_local_fu_80_reg[21]_0 ),
        .O52(\written_reg_reg[21]_i_1_n_7 ),
        .PROP(\written_reg_reg[21]_i_1_n_8 ));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \written_reg_reg[22]_i_1 
       (.GE(\written_reg_reg[22]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(written_local_fu_80_reg[22]),
        .I4(\written_reg_reg[21]_i_1_n_7 ),
        .O51(\written_local_fu_80_reg[22]_0 ),
        .O52(\written_reg_reg[22]_i_1_n_7 ),
        .PROP(\written_reg_reg[22]_i_1_n_8 ));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \written_reg_reg[23]_i_1 
       (.GE(\written_reg_reg[23]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(written_local_fu_80_reg[23]),
        .I4(\written_reg_reg[25]_i_2_n_7 ),
        .O51(\written_local_fu_80_reg[23]_0 ),
        .O52(\written_reg_reg[23]_i_1_n_7 ),
        .PROP(\written_reg_reg[23]_i_1_n_8 ));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \written_reg_reg[24]_i_1 
       (.GE(\written_reg_reg[24]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(written_local_fu_80_reg[24]),
        .I4(\written_reg_reg[23]_i_1_n_7 ),
        .O51(\written_local_fu_80_reg[24]_0 ),
        .O52(\written_reg_reg[24]_i_1_n_7 ),
        .PROP(\written_reg_reg[24]_i_1_n_8 ));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \written_reg_reg[25]_i_1 
       (.GE(\written_reg_reg[25]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(written_local_fu_80_reg[25]),
        .I4(\written_reg_reg[25]_i_2_n_8 ),
        .O51(\written_local_fu_80_reg[25]_0 ),
        .O52(\written_reg_reg[25]_i_1_n_7 ),
        .PROP(\written_reg_reg[25]_i_1_n_8 ));
  LOOKAHEAD8 #(
    .LOOKB("TRUE"),
    .LOOKD("TRUE"),
    .LOOKF("TRUE"),
    .LOOKH("TRUE")) 
    \written_reg_reg[25]_i_2 
       (.CIN(\written_reg_reg[17]_i_2_n_8 ),
        .COUTB(\written_reg_reg[25]_i_2_n_5 ),
        .COUTD(\written_reg_reg[25]_i_2_n_6 ),
        .COUTF(\written_reg_reg[25]_i_2_n_7 ),
        .COUTH(\written_reg_reg[25]_i_2_n_8 ),
        .CYA(\written_reg_reg[17]_i_1_n_7 ),
        .CYB(\written_reg_reg[18]_i_1_n_7 ),
        .CYC(\written_reg_reg[19]_i_1_n_7 ),
        .CYD(\written_reg_reg[20]_i_1_n_7 ),
        .CYE(\written_reg_reg[21]_i_1_n_7 ),
        .CYF(\written_reg_reg[22]_i_1_n_7 ),
        .CYG(\written_reg_reg[23]_i_1_n_7 ),
        .CYH(\written_reg_reg[24]_i_1_n_7 ),
        .GEA(\written_reg_reg[17]_i_1_n_5 ),
        .GEB(\written_reg_reg[18]_i_1_n_5 ),
        .GEC(\written_reg_reg[19]_i_1_n_5 ),
        .GED(\written_reg_reg[20]_i_1_n_5 ),
        .GEE(\written_reg_reg[21]_i_1_n_5 ),
        .GEF(\written_reg_reg[22]_i_1_n_5 ),
        .GEG(\written_reg_reg[23]_i_1_n_5 ),
        .GEH(\written_reg_reg[24]_i_1_n_5 ),
        .PROPA(\written_reg_reg[17]_i_1_n_8 ),
        .PROPB(\written_reg_reg[18]_i_1_n_8 ),
        .PROPC(\written_reg_reg[19]_i_1_n_8 ),
        .PROPD(\written_reg_reg[20]_i_1_n_8 ),
        .PROPE(\written_reg_reg[21]_i_1_n_8 ),
        .PROPF(\written_reg_reg[22]_i_1_n_8 ),
        .PROPG(\written_reg_reg[23]_i_1_n_8 ),
        .PROPH(\written_reg_reg[24]_i_1_n_8 ));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \written_reg_reg[26]_i_1 
       (.GE(\written_reg_reg[26]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(written_local_fu_80_reg[26]),
        .I4(\written_reg_reg[25]_i_1_n_7 ),
        .O51(\written_local_fu_80_reg[26]_0 ),
        .O52(\written_reg_reg[26]_i_1_n_7 ),
        .PROP(\written_reg_reg[26]_i_1_n_8 ));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \written_reg_reg[27]_i_1 
       (.GE(\written_reg_reg[27]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(written_local_fu_80_reg[27]),
        .I4(\written_reg_reg[33]_i_2_n_5 ),
        .O51(\written_local_fu_80_reg[27]_0 ),
        .O52(\written_reg_reg[27]_i_1_n_7 ),
        .PROP(\written_reg_reg[27]_i_1_n_8 ));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \written_reg_reg[28]_i_1 
       (.GE(\written_reg_reg[28]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(written_local_fu_80_reg[28]),
        .I4(\written_reg_reg[27]_i_1_n_7 ),
        .O51(\written_local_fu_80_reg[28]_0 ),
        .O52(\written_reg_reg[28]_i_1_n_7 ),
        .PROP(\written_reg_reg[28]_i_1_n_8 ));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \written_reg_reg[29]_i_1 
       (.GE(\written_reg_reg[29]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(written_local_fu_80_reg[29]),
        .I4(\written_reg_reg[33]_i_2_n_6 ),
        .O51(\written_local_fu_80_reg[29]_0 ),
        .O52(\written_reg_reg[29]_i_1_n_7 ),
        .PROP(\written_reg_reg[29]_i_1_n_8 ));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \written_reg_reg[2]_i_1 
       (.GE(\written_reg_reg[2]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(written_local_fu_80_reg[2]),
        .I4(\written_reg_reg[1]_i_1_n_7 ),
        .O51(\written_local_fu_80_reg[2]_0 ),
        .O52(\written_reg_reg[2]_i_1_n_7 ),
        .PROP(\written_reg_reg[2]_i_1_n_8 ));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \written_reg_reg[30]_i_1 
       (.GE(\written_reg_reg[30]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(written_local_fu_80_reg[30]),
        .I4(\written_reg_reg[29]_i_1_n_7 ),
        .O51(\written_local_fu_80_reg[30]_0 ),
        .O52(\written_reg_reg[30]_i_1_n_7 ),
        .PROP(\written_reg_reg[30]_i_1_n_8 ));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \written_reg_reg[31]_i_1 
       (.GE(\written_reg_reg[31]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(written_local_fu_80_reg[31]),
        .I4(\written_reg_reg[33]_i_2_n_7 ),
        .O51(\written_local_fu_80_reg[31]_0 ),
        .O52(\written_reg_reg[31]_i_1_n_7 ),
        .PROP(\written_reg_reg[31]_i_1_n_8 ));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \written_reg_reg[32]_i_1 
       (.GE(\written_reg_reg[32]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(written_local_fu_80_reg[32]),
        .I4(\written_reg_reg[31]_i_1_n_7 ),
        .O51(\written_local_fu_80_reg[32]_0 ),
        .O52(\written_reg_reg[32]_i_1_n_7 ),
        .PROP(\written_reg_reg[32]_i_1_n_8 ));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \written_reg_reg[33]_i_1 
       (.GE(\written_reg_reg[33]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(written_local_fu_80_reg[33]),
        .I4(\written_reg_reg[33]_i_2_n_8 ),
        .O51(\written_local_fu_80_reg[33]_0 ),
        .O52(\written_reg_reg[33]_i_1_n_7 ),
        .PROP(\written_reg_reg[33]_i_1_n_8 ));
  LOOKAHEAD8 #(
    .LOOKB("TRUE"),
    .LOOKD("TRUE"),
    .LOOKF("TRUE"),
    .LOOKH("TRUE")) 
    \written_reg_reg[33]_i_2 
       (.CIN(\written_reg_reg[25]_i_2_n_8 ),
        .COUTB(\written_reg_reg[33]_i_2_n_5 ),
        .COUTD(\written_reg_reg[33]_i_2_n_6 ),
        .COUTF(\written_reg_reg[33]_i_2_n_7 ),
        .COUTH(\written_reg_reg[33]_i_2_n_8 ),
        .CYA(\written_reg_reg[25]_i_1_n_7 ),
        .CYB(\written_reg_reg[26]_i_1_n_7 ),
        .CYC(\written_reg_reg[27]_i_1_n_7 ),
        .CYD(\written_reg_reg[28]_i_1_n_7 ),
        .CYE(\written_reg_reg[29]_i_1_n_7 ),
        .CYF(\written_reg_reg[30]_i_1_n_7 ),
        .CYG(\written_reg_reg[31]_i_1_n_7 ),
        .CYH(\written_reg_reg[32]_i_1_n_7 ),
        .GEA(\written_reg_reg[25]_i_1_n_5 ),
        .GEB(\written_reg_reg[26]_i_1_n_5 ),
        .GEC(\written_reg_reg[27]_i_1_n_5 ),
        .GED(\written_reg_reg[28]_i_1_n_5 ),
        .GEE(\written_reg_reg[29]_i_1_n_5 ),
        .GEF(\written_reg_reg[30]_i_1_n_5 ),
        .GEG(\written_reg_reg[31]_i_1_n_5 ),
        .GEH(\written_reg_reg[32]_i_1_n_5 ),
        .PROPA(\written_reg_reg[25]_i_1_n_8 ),
        .PROPB(\written_reg_reg[26]_i_1_n_8 ),
        .PROPC(\written_reg_reg[27]_i_1_n_8 ),
        .PROPD(\written_reg_reg[28]_i_1_n_8 ),
        .PROPE(\written_reg_reg[29]_i_1_n_8 ),
        .PROPF(\written_reg_reg[30]_i_1_n_8 ),
        .PROPG(\written_reg_reg[31]_i_1_n_8 ),
        .PROPH(\written_reg_reg[32]_i_1_n_8 ));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \written_reg_reg[34]_i_1 
       (.GE(\written_reg_reg[34]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(written_local_fu_80_reg[34]),
        .I4(\written_reg_reg[33]_i_1_n_7 ),
        .O51(\written_local_fu_80_reg[34]_0 ),
        .O52(\written_reg_reg[34]_i_1_n_7 ),
        .PROP(\written_reg_reg[34]_i_1_n_8 ));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \written_reg_reg[35]_i_1 
       (.GE(\written_reg_reg[35]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(written_local_fu_80_reg[35]),
        .I4(\written_reg_reg[41]_i_2_n_5 ),
        .O51(\written_local_fu_80_reg[35]_0 ),
        .O52(\written_reg_reg[35]_i_1_n_7 ),
        .PROP(\written_reg_reg[35]_i_1_n_8 ));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \written_reg_reg[36]_i_1 
       (.GE(\written_reg_reg[36]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(written_local_fu_80_reg[36]),
        .I4(\written_reg_reg[35]_i_1_n_7 ),
        .O51(\written_local_fu_80_reg[36]_0 ),
        .O52(\written_reg_reg[36]_i_1_n_7 ),
        .PROP(\written_reg_reg[36]_i_1_n_8 ));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \written_reg_reg[37]_i_1 
       (.GE(\written_reg_reg[37]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(written_local_fu_80_reg[37]),
        .I4(\written_reg_reg[41]_i_2_n_6 ),
        .O51(\written_local_fu_80_reg[37]_0 ),
        .O52(\written_reg_reg[37]_i_1_n_7 ),
        .PROP(\written_reg_reg[37]_i_1_n_8 ));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \written_reg_reg[38]_i_1 
       (.GE(\written_reg_reg[38]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(written_local_fu_80_reg[38]),
        .I4(\written_reg_reg[37]_i_1_n_7 ),
        .O51(\written_local_fu_80_reg[38]_0 ),
        .O52(\written_reg_reg[38]_i_1_n_7 ),
        .PROP(\written_reg_reg[38]_i_1_n_8 ));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \written_reg_reg[39]_i_1 
       (.GE(\written_reg_reg[39]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(written_local_fu_80_reg[39]),
        .I4(\written_reg_reg[41]_i_2_n_7 ),
        .O51(\written_local_fu_80_reg[39]_0 ),
        .O52(\written_reg_reg[39]_i_1_n_7 ),
        .PROP(\written_reg_reg[39]_i_1_n_8 ));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \written_reg_reg[3]_i_1 
       (.GE(\written_reg_reg[3]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(written_local_fu_80_reg[3]),
        .I4(\written_reg_reg[9]_i_2_n_5 ),
        .O51(\written_local_fu_80_reg[3]_0 ),
        .O52(\written_reg_reg[3]_i_1_n_7 ),
        .PROP(\written_reg_reg[3]_i_1_n_8 ));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \written_reg_reg[40]_i_1 
       (.GE(\written_reg_reg[40]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(written_local_fu_80_reg[40]),
        .I4(\written_reg_reg[39]_i_1_n_7 ),
        .O51(\written_local_fu_80_reg[40]_0 ),
        .O52(\written_reg_reg[40]_i_1_n_7 ),
        .PROP(\written_reg_reg[40]_i_1_n_8 ));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \written_reg_reg[41]_i_1 
       (.GE(\written_reg_reg[41]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(written_local_fu_80_reg[41]),
        .I4(\written_reg_reg[41]_i_2_n_8 ),
        .O51(\written_local_fu_80_reg[41]_0 ),
        .O52(\written_reg_reg[41]_i_1_n_7 ),
        .PROP(\written_reg_reg[41]_i_1_n_8 ));
  LOOKAHEAD8 #(
    .LOOKB("TRUE"),
    .LOOKD("TRUE"),
    .LOOKF("TRUE"),
    .LOOKH("TRUE")) 
    \written_reg_reg[41]_i_2 
       (.CIN(\written_reg_reg[33]_i_2_n_8 ),
        .COUTB(\written_reg_reg[41]_i_2_n_5 ),
        .COUTD(\written_reg_reg[41]_i_2_n_6 ),
        .COUTF(\written_reg_reg[41]_i_2_n_7 ),
        .COUTH(\written_reg_reg[41]_i_2_n_8 ),
        .CYA(\written_reg_reg[33]_i_1_n_7 ),
        .CYB(\written_reg_reg[34]_i_1_n_7 ),
        .CYC(\written_reg_reg[35]_i_1_n_7 ),
        .CYD(\written_reg_reg[36]_i_1_n_7 ),
        .CYE(\written_reg_reg[37]_i_1_n_7 ),
        .CYF(\written_reg_reg[38]_i_1_n_7 ),
        .CYG(\written_reg_reg[39]_i_1_n_7 ),
        .CYH(\written_reg_reg[40]_i_1_n_7 ),
        .GEA(\written_reg_reg[33]_i_1_n_5 ),
        .GEB(\written_reg_reg[34]_i_1_n_5 ),
        .GEC(\written_reg_reg[35]_i_1_n_5 ),
        .GED(\written_reg_reg[36]_i_1_n_5 ),
        .GEE(\written_reg_reg[37]_i_1_n_5 ),
        .GEF(\written_reg_reg[38]_i_1_n_5 ),
        .GEG(\written_reg_reg[39]_i_1_n_5 ),
        .GEH(\written_reg_reg[40]_i_1_n_5 ),
        .PROPA(\written_reg_reg[33]_i_1_n_8 ),
        .PROPB(\written_reg_reg[34]_i_1_n_8 ),
        .PROPC(\written_reg_reg[35]_i_1_n_8 ),
        .PROPD(\written_reg_reg[36]_i_1_n_8 ),
        .PROPE(\written_reg_reg[37]_i_1_n_8 ),
        .PROPF(\written_reg_reg[38]_i_1_n_8 ),
        .PROPG(\written_reg_reg[39]_i_1_n_8 ),
        .PROPH(\written_reg_reg[40]_i_1_n_8 ));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \written_reg_reg[42]_i_1 
       (.GE(\written_reg_reg[42]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(written_local_fu_80_reg[42]),
        .I4(\written_reg_reg[41]_i_1_n_7 ),
        .O51(\written_local_fu_80_reg[42]_0 ),
        .O52(\written_reg_reg[42]_i_1_n_7 ),
        .PROP(\written_reg_reg[42]_i_1_n_8 ));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \written_reg_reg[43]_i_1 
       (.GE(\written_reg_reg[43]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(written_local_fu_80_reg[43]),
        .I4(\written_reg_reg[49]_i_2_n_5 ),
        .O51(\written_local_fu_80_reg[43]_0 ),
        .O52(\written_reg_reg[43]_i_1_n_7 ),
        .PROP(\written_reg_reg[43]_i_1_n_8 ));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \written_reg_reg[44]_i_1 
       (.GE(\written_reg_reg[44]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(written_local_fu_80_reg[44]),
        .I4(\written_reg_reg[43]_i_1_n_7 ),
        .O51(\written_local_fu_80_reg[44]_0 ),
        .O52(\written_reg_reg[44]_i_1_n_7 ),
        .PROP(\written_reg_reg[44]_i_1_n_8 ));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \written_reg_reg[45]_i_1 
       (.GE(\written_reg_reg[45]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(written_local_fu_80_reg[45]),
        .I4(\written_reg_reg[49]_i_2_n_6 ),
        .O51(\written_local_fu_80_reg[45]_0 ),
        .O52(\written_reg_reg[45]_i_1_n_7 ),
        .PROP(\written_reg_reg[45]_i_1_n_8 ));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \written_reg_reg[46]_i_1 
       (.GE(\written_reg_reg[46]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(written_local_fu_80_reg[46]),
        .I4(\written_reg_reg[45]_i_1_n_7 ),
        .O51(\written_local_fu_80_reg[46]_0 ),
        .O52(\written_reg_reg[46]_i_1_n_7 ),
        .PROP(\written_reg_reg[46]_i_1_n_8 ));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \written_reg_reg[47]_i_1 
       (.GE(\written_reg_reg[47]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(written_local_fu_80_reg[47]),
        .I4(\written_reg_reg[49]_i_2_n_7 ),
        .O51(\written_local_fu_80_reg[47]_0 ),
        .O52(\written_reg_reg[47]_i_1_n_7 ),
        .PROP(\written_reg_reg[47]_i_1_n_8 ));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \written_reg_reg[48]_i_1 
       (.GE(\written_reg_reg[48]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(written_local_fu_80_reg[48]),
        .I4(\written_reg_reg[47]_i_1_n_7 ),
        .O51(\written_local_fu_80_reg[48]_0 ),
        .O52(\written_reg_reg[48]_i_1_n_7 ),
        .PROP(\written_reg_reg[48]_i_1_n_8 ));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \written_reg_reg[49]_i_1 
       (.GE(\written_reg_reg[49]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(written_local_fu_80_reg[49]),
        .I4(\written_reg_reg[49]_i_2_n_8 ),
        .O51(\written_local_fu_80_reg[49]_0 ),
        .O52(\written_reg_reg[49]_i_1_n_7 ),
        .PROP(\written_reg_reg[49]_i_1_n_8 ));
  LOOKAHEAD8 #(
    .LOOKB("TRUE"),
    .LOOKD("TRUE"),
    .LOOKF("TRUE"),
    .LOOKH("TRUE")) 
    \written_reg_reg[49]_i_2 
       (.CIN(\written_reg_reg[41]_i_2_n_8 ),
        .COUTB(\written_reg_reg[49]_i_2_n_5 ),
        .COUTD(\written_reg_reg[49]_i_2_n_6 ),
        .COUTF(\written_reg_reg[49]_i_2_n_7 ),
        .COUTH(\written_reg_reg[49]_i_2_n_8 ),
        .CYA(\written_reg_reg[41]_i_1_n_7 ),
        .CYB(\written_reg_reg[42]_i_1_n_7 ),
        .CYC(\written_reg_reg[43]_i_1_n_7 ),
        .CYD(\written_reg_reg[44]_i_1_n_7 ),
        .CYE(\written_reg_reg[45]_i_1_n_7 ),
        .CYF(\written_reg_reg[46]_i_1_n_7 ),
        .CYG(\written_reg_reg[47]_i_1_n_7 ),
        .CYH(\written_reg_reg[48]_i_1_n_7 ),
        .GEA(\written_reg_reg[41]_i_1_n_5 ),
        .GEB(\written_reg_reg[42]_i_1_n_5 ),
        .GEC(\written_reg_reg[43]_i_1_n_5 ),
        .GED(\written_reg_reg[44]_i_1_n_5 ),
        .GEE(\written_reg_reg[45]_i_1_n_5 ),
        .GEF(\written_reg_reg[46]_i_1_n_5 ),
        .GEG(\written_reg_reg[47]_i_1_n_5 ),
        .GEH(\written_reg_reg[48]_i_1_n_5 ),
        .PROPA(\written_reg_reg[41]_i_1_n_8 ),
        .PROPB(\written_reg_reg[42]_i_1_n_8 ),
        .PROPC(\written_reg_reg[43]_i_1_n_8 ),
        .PROPD(\written_reg_reg[44]_i_1_n_8 ),
        .PROPE(\written_reg_reg[45]_i_1_n_8 ),
        .PROPF(\written_reg_reg[46]_i_1_n_8 ),
        .PROPG(\written_reg_reg[47]_i_1_n_8 ),
        .PROPH(\written_reg_reg[48]_i_1_n_8 ));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \written_reg_reg[4]_i_1 
       (.GE(\written_reg_reg[4]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(written_local_fu_80_reg[4]),
        .I4(\written_reg_reg[3]_i_1_n_7 ),
        .O51(\written_local_fu_80_reg[4]_0 ),
        .O52(\written_reg_reg[4]_i_1_n_7 ),
        .PROP(\written_reg_reg[4]_i_1_n_8 ));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \written_reg_reg[50]_i_1 
       (.GE(\written_reg_reg[50]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(written_local_fu_80_reg[50]),
        .I4(\written_reg_reg[49]_i_1_n_7 ),
        .O51(\written_local_fu_80_reg[50]_0 ),
        .O52(\written_reg_reg[50]_i_1_n_7 ),
        .PROP(\written_reg_reg[50]_i_1_n_8 ));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \written_reg_reg[51]_i_1 
       (.GE(\written_reg_reg[51]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(written_local_fu_80_reg[51]),
        .I4(\written_reg_reg[57]_i_2_n_5 ),
        .O51(\written_local_fu_80_reg[51]_0 ),
        .O52(\written_reg_reg[51]_i_1_n_7 ),
        .PROP(\written_reg_reg[51]_i_1_n_8 ));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \written_reg_reg[52]_i_1 
       (.GE(\written_reg_reg[52]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(written_local_fu_80_reg[52]),
        .I4(\written_reg_reg[51]_i_1_n_7 ),
        .O51(\written_local_fu_80_reg[52]_0 ),
        .O52(\written_reg_reg[52]_i_1_n_7 ),
        .PROP(\written_reg_reg[52]_i_1_n_8 ));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \written_reg_reg[53]_i_1 
       (.GE(\written_reg_reg[53]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(written_local_fu_80_reg[53]),
        .I4(\written_reg_reg[57]_i_2_n_6 ),
        .O51(\written_local_fu_80_reg[53]_0 ),
        .O52(\written_reg_reg[53]_i_1_n_7 ),
        .PROP(\written_reg_reg[53]_i_1_n_8 ));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \written_reg_reg[54]_i_1 
       (.GE(\written_reg_reg[54]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(written_local_fu_80_reg[54]),
        .I4(\written_reg_reg[53]_i_1_n_7 ),
        .O51(\written_local_fu_80_reg[54]_0 ),
        .O52(\written_reg_reg[54]_i_1_n_7 ),
        .PROP(\written_reg_reg[54]_i_1_n_8 ));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \written_reg_reg[55]_i_1 
       (.GE(\written_reg_reg[55]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(written_local_fu_80_reg[55]),
        .I4(\written_reg_reg[57]_i_2_n_7 ),
        .O51(\written_local_fu_80_reg[55]_0 ),
        .O52(\written_reg_reg[55]_i_1_n_7 ),
        .PROP(\written_reg_reg[55]_i_1_n_8 ));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \written_reg_reg[56]_i_1 
       (.GE(\written_reg_reg[56]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(written_local_fu_80_reg[56]),
        .I4(\written_reg_reg[55]_i_1_n_7 ),
        .O51(\written_local_fu_80_reg[56]_0 ),
        .O52(\written_reg_reg[56]_i_1_n_7 ),
        .PROP(\written_reg_reg[56]_i_1_n_8 ));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \written_reg_reg[57]_i_1 
       (.GE(\written_reg_reg[57]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(written_local_fu_80_reg[57]),
        .I4(\written_reg_reg[57]_i_2_n_8 ),
        .O51(\written_local_fu_80_reg[57]_0 ),
        .O52(\written_reg_reg[57]_i_1_n_7 ),
        .PROP(\written_reg_reg[57]_i_1_n_8 ));
  LOOKAHEAD8 #(
    .LOOKB("TRUE"),
    .LOOKD("TRUE"),
    .LOOKF("TRUE"),
    .LOOKH("TRUE")) 
    \written_reg_reg[57]_i_2 
       (.CIN(\written_reg_reg[49]_i_2_n_8 ),
        .COUTB(\written_reg_reg[57]_i_2_n_5 ),
        .COUTD(\written_reg_reg[57]_i_2_n_6 ),
        .COUTF(\written_reg_reg[57]_i_2_n_7 ),
        .COUTH(\written_reg_reg[57]_i_2_n_8 ),
        .CYA(\written_reg_reg[49]_i_1_n_7 ),
        .CYB(\written_reg_reg[50]_i_1_n_7 ),
        .CYC(\written_reg_reg[51]_i_1_n_7 ),
        .CYD(\written_reg_reg[52]_i_1_n_7 ),
        .CYE(\written_reg_reg[53]_i_1_n_7 ),
        .CYF(\written_reg_reg[54]_i_1_n_7 ),
        .CYG(\written_reg_reg[55]_i_1_n_7 ),
        .CYH(\written_reg_reg[56]_i_1_n_7 ),
        .GEA(\written_reg_reg[49]_i_1_n_5 ),
        .GEB(\written_reg_reg[50]_i_1_n_5 ),
        .GEC(\written_reg_reg[51]_i_1_n_5 ),
        .GED(\written_reg_reg[52]_i_1_n_5 ),
        .GEE(\written_reg_reg[53]_i_1_n_5 ),
        .GEF(\written_reg_reg[54]_i_1_n_5 ),
        .GEG(\written_reg_reg[55]_i_1_n_5 ),
        .GEH(\written_reg_reg[56]_i_1_n_5 ),
        .PROPA(\written_reg_reg[49]_i_1_n_8 ),
        .PROPB(\written_reg_reg[50]_i_1_n_8 ),
        .PROPC(\written_reg_reg[51]_i_1_n_8 ),
        .PROPD(\written_reg_reg[52]_i_1_n_8 ),
        .PROPE(\written_reg_reg[53]_i_1_n_8 ),
        .PROPF(\written_reg_reg[54]_i_1_n_8 ),
        .PROPG(\written_reg_reg[55]_i_1_n_8 ),
        .PROPH(\written_reg_reg[56]_i_1_n_8 ));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \written_reg_reg[58]_i_1 
       (.GE(\written_reg_reg[58]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(written_local_fu_80_reg[58]),
        .I4(\written_reg_reg[57]_i_1_n_7 ),
        .O51(\written_local_fu_80_reg[58]_0 ),
        .O52(\written_reg_reg[58]_i_1_n_7 ),
        .PROP(\written_reg_reg[58]_i_1_n_8 ));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \written_reg_reg[59]_i_1 
       (.GE(\written_reg_reg[59]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(written_local_fu_80_reg[59]),
        .I4(\written_reg_reg[63]_i_3_n_5 ),
        .O51(\written_local_fu_80_reg[59]_0 ),
        .O52(\written_reg_reg[59]_i_1_n_7 ),
        .PROP(\written_reg_reg[59]_i_1_n_8 ));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \written_reg_reg[5]_i_1 
       (.GE(\written_reg_reg[5]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(written_local_fu_80_reg[5]),
        .I4(\written_reg_reg[9]_i_2_n_6 ),
        .O51(\written_local_fu_80_reg[5]_0 ),
        .O52(\written_reg_reg[5]_i_1_n_7 ),
        .PROP(\written_reg_reg[5]_i_1_n_8 ));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \written_reg_reg[60]_i_1 
       (.GE(\written_reg_reg[60]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(written_local_fu_80_reg[60]),
        .I4(\written_reg_reg[59]_i_1_n_7 ),
        .O51(\written_local_fu_80_reg[60]_0 ),
        .O52(\written_reg_reg[60]_i_1_n_7 ),
        .PROP(\written_reg_reg[60]_i_1_n_8 ));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \written_reg_reg[61]_i_1 
       (.GE(\written_reg_reg[61]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(written_local_fu_80_reg[61]),
        .I4(\written_reg_reg[63]_i_3_n_6 ),
        .O51(\written_local_fu_80_reg[61]_0 ),
        .O52(\written_reg_reg[61]_i_1_n_7 ),
        .PROP(\written_reg_reg[61]_i_1_n_8 ));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \written_reg_reg[62]_i_1 
       (.GE(\written_reg_reg[62]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(written_local_fu_80_reg[62]),
        .I4(\written_reg_reg[61]_i_1_n_7 ),
        .O51(\written_local_fu_80_reg[62]_0 ),
        .O52(\written_reg_reg[62]_i_1_n_7 ),
        .PROP(\written_reg_reg[62]_i_1_n_8 ));
  LUT6CY #(
    .INIT(64'hFF00FF0000FFFF00)) 
    \written_reg_reg[63]_i_2 
       (.GE(\written_reg_reg[63]_i_2_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(written_local_fu_80_reg[63]),
        .I4(\written_reg_reg[63]_i_3_n_7 ),
        .O51(\written_local_fu_80_reg[63]_0 ),
        .O52(\written_reg_reg[63]_i_2_n_7 ),
        .PROP(\written_reg_reg[63]_i_2_n_8 ));
  LOOKAHEAD8 #(
    .LOOKB("TRUE"),
    .LOOKD("TRUE"),
    .LOOKF("TRUE"),
    .LOOKH("TRUE")) 
    \written_reg_reg[63]_i_3 
       (.CIN(\written_reg_reg[57]_i_2_n_8 ),
        .COUTB(\written_reg_reg[63]_i_3_n_5 ),
        .COUTD(\written_reg_reg[63]_i_3_n_6 ),
        .COUTF(\written_reg_reg[63]_i_3_n_7 ),
        .COUTH(\written_reg_reg[63]_i_3_n_8 ),
        .CYA(\written_reg_reg[57]_i_1_n_7 ),
        .CYB(\written_reg_reg[58]_i_1_n_7 ),
        .CYC(\written_reg_reg[59]_i_1_n_7 ),
        .CYD(\written_reg_reg[60]_i_1_n_7 ),
        .CYE(\written_reg_reg[61]_i_1_n_7 ),
        .CYF(\written_reg_reg[62]_i_1_n_7 ),
        .CYG(\written_reg_reg[63]_i_2_n_7 ),
        .CYH(\written_reg_reg[63]_i_4_n_7 ),
        .GEA(\written_reg_reg[57]_i_1_n_5 ),
        .GEB(\written_reg_reg[58]_i_1_n_5 ),
        .GEC(\written_reg_reg[59]_i_1_n_5 ),
        .GED(\written_reg_reg[60]_i_1_n_5 ),
        .GEE(\written_reg_reg[61]_i_1_n_5 ),
        .GEF(\written_reg_reg[62]_i_1_n_5 ),
        .GEG(\written_reg_reg[63]_i_2_n_5 ),
        .GEH(\written_reg_reg[63]_i_4_n_5 ),
        .PROPA(\written_reg_reg[57]_i_1_n_8 ),
        .PROPB(\written_reg_reg[58]_i_1_n_8 ),
        .PROPC(\written_reg_reg[59]_i_1_n_8 ),
        .PROPD(\written_reg_reg[60]_i_1_n_8 ),
        .PROPE(\written_reg_reg[61]_i_1_n_8 ),
        .PROPF(\written_reg_reg[62]_i_1_n_8 ),
        .PROPG(\written_reg_reg[63]_i_2_n_8 ),
        .PROPH(\written_reg_reg[63]_i_4_n_8 ));
  LUT6CY #(
    .INIT(64'h00000000FF000000)) 
    \written_reg_reg[63]_i_4 
       (.GE(\written_reg_reg[63]_i_4_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(1'b0),
        .I4(1'b0),
        .O51(\written_reg_reg[63]_i_4_n_6 ),
        .O52(\written_reg_reg[63]_i_4_n_7 ),
        .PROP(\written_reg_reg[63]_i_4_n_8 ));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \written_reg_reg[6]_i_1 
       (.GE(\written_reg_reg[6]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(written_local_fu_80_reg[6]),
        .I4(\written_reg_reg[5]_i_1_n_7 ),
        .O51(\written_local_fu_80_reg[6]_0 ),
        .O52(\written_reg_reg[6]_i_1_n_7 ),
        .PROP(\written_reg_reg[6]_i_1_n_8 ));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \written_reg_reg[7]_i_1 
       (.GE(\written_reg_reg[7]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(written_local_fu_80_reg[7]),
        .I4(\written_reg_reg[9]_i_2_n_7 ),
        .O51(\written_local_fu_80_reg[7]_0 ),
        .O52(\written_reg_reg[7]_i_1_n_7 ),
        .PROP(\written_reg_reg[7]_i_1_n_8 ));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \written_reg_reg[8]_i_1 
       (.GE(\written_reg_reg[8]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(written_local_fu_80_reg[8]),
        .I4(\written_reg_reg[7]_i_1_n_7 ),
        .O51(\written_local_fu_80_reg[8]_0 ),
        .O52(\written_reg_reg[8]_i_1_n_7 ),
        .PROP(\written_reg_reg[8]_i_1_n_8 ));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \written_reg_reg[9]_i_1 
       (.GE(\written_reg_reg[9]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(written_local_fu_80_reg[9]),
        .I4(\written_reg_reg[9]_i_2_n_8 ),
        .O51(\written_local_fu_80_reg[9]_0 ),
        .O52(\written_reg_reg[9]_i_1_n_7 ),
        .PROP(\written_reg_reg[9]_i_1_n_8 ));
  LOOKAHEAD8 #(
    .LOOKB("FALSE"),
    .LOOKD("TRUE"),
    .LOOKF("TRUE"),
    .LOOKH("TRUE")) 
    \written_reg_reg[9]_i_2 
       (.CIN(written_local_fu_80_reg[0]),
        .COUTB(\written_reg_reg[9]_i_2_n_5 ),
        .COUTD(\written_reg_reg[9]_i_2_n_6 ),
        .COUTF(\written_reg_reg[9]_i_2_n_7 ),
        .COUTH(\written_reg_reg[9]_i_2_n_8 ),
        .CYA(\written_reg_reg[1]_i_1_n_7 ),
        .CYB(\written_reg_reg[2]_i_1_n_7 ),
        .CYC(\written_reg_reg[3]_i_1_n_7 ),
        .CYD(\written_reg_reg[4]_i_1_n_7 ),
        .CYE(\written_reg_reg[5]_i_1_n_7 ),
        .CYF(\written_reg_reg[6]_i_1_n_7 ),
        .CYG(\written_reg_reg[7]_i_1_n_7 ),
        .CYH(\written_reg_reg[8]_i_1_n_7 ),
        .GEA(\written_reg_reg[1]_i_1_n_5 ),
        .GEB(\written_reg_reg[2]_i_1_n_5 ),
        .GEC(\written_reg_reg[3]_i_1_n_5 ),
        .GED(\written_reg_reg[4]_i_1_n_5 ),
        .GEE(\written_reg_reg[5]_i_1_n_5 ),
        .GEF(\written_reg_reg[6]_i_1_n_5 ),
        .GEG(\written_reg_reg[7]_i_1_n_5 ),
        .GEH(\written_reg_reg[8]_i_1_n_5 ),
        .PROPA(\written_reg_reg[1]_i_1_n_8 ),
        .PROPB(\written_reg_reg[2]_i_1_n_8 ),
        .PROPC(\written_reg_reg[3]_i_1_n_8 ),
        .PROPD(\written_reg_reg[4]_i_1_n_8 ),
        .PROPE(\written_reg_reg[5]_i_1_n_8 ),
        .PROPF(\written_reg_reg[6]_i_1_n_8 ),
        .PROPG(\written_reg_reg[7]_i_1_n_8 ),
        .PROPH(\written_reg_reg[8]_i_1_n_8 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vitis_design_dpa_trace_s2mm_0_regslice_both
   (ack_in_t_reg_0,
    \state_reg[0]_0 ,
    \data_p1_reg[63]_0 ,
    ap_rst_n_inv,
    ap_clk,
    Q,
    \state_reg[1]_0 ,
    s_axis_TVALID,
    s_axis_TDATA,
    \local_data_data_2_reg_325_reg[63] );
  output ack_in_t_reg_0;
  output [0:0]\state_reg[0]_0 ;
  output [63:0]\data_p1_reg[63]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input [0:0]Q;
  input \state_reg[1]_0 ;
  input s_axis_TVALID;
  input [63:0]s_axis_TDATA;
  input [63:0]\local_data_data_2_reg_325_reg[63] ;

  wire [0:0]Q;
  wire ack_in_t_i_1_n_5;
  wire ack_in_t_reg_0;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [63:0]data_p1;
  wire [63:0]\data_p1_reg[63]_0 ;
  wire \data_p2_reg_n_5_[0] ;
  wire \data_p2_reg_n_5_[10] ;
  wire \data_p2_reg_n_5_[11] ;
  wire \data_p2_reg_n_5_[12] ;
  wire \data_p2_reg_n_5_[13] ;
  wire \data_p2_reg_n_5_[14] ;
  wire \data_p2_reg_n_5_[15] ;
  wire \data_p2_reg_n_5_[16] ;
  wire \data_p2_reg_n_5_[17] ;
  wire \data_p2_reg_n_5_[18] ;
  wire \data_p2_reg_n_5_[19] ;
  wire \data_p2_reg_n_5_[1] ;
  wire \data_p2_reg_n_5_[20] ;
  wire \data_p2_reg_n_5_[21] ;
  wire \data_p2_reg_n_5_[22] ;
  wire \data_p2_reg_n_5_[23] ;
  wire \data_p2_reg_n_5_[24] ;
  wire \data_p2_reg_n_5_[25] ;
  wire \data_p2_reg_n_5_[26] ;
  wire \data_p2_reg_n_5_[27] ;
  wire \data_p2_reg_n_5_[28] ;
  wire \data_p2_reg_n_5_[29] ;
  wire \data_p2_reg_n_5_[2] ;
  wire \data_p2_reg_n_5_[30] ;
  wire \data_p2_reg_n_5_[31] ;
  wire \data_p2_reg_n_5_[32] ;
  wire \data_p2_reg_n_5_[33] ;
  wire \data_p2_reg_n_5_[34] ;
  wire \data_p2_reg_n_5_[35] ;
  wire \data_p2_reg_n_5_[36] ;
  wire \data_p2_reg_n_5_[37] ;
  wire \data_p2_reg_n_5_[38] ;
  wire \data_p2_reg_n_5_[39] ;
  wire \data_p2_reg_n_5_[3] ;
  wire \data_p2_reg_n_5_[40] ;
  wire \data_p2_reg_n_5_[41] ;
  wire \data_p2_reg_n_5_[42] ;
  wire \data_p2_reg_n_5_[43] ;
  wire \data_p2_reg_n_5_[44] ;
  wire \data_p2_reg_n_5_[45] ;
  wire \data_p2_reg_n_5_[46] ;
  wire \data_p2_reg_n_5_[47] ;
  wire \data_p2_reg_n_5_[48] ;
  wire \data_p2_reg_n_5_[49] ;
  wire \data_p2_reg_n_5_[4] ;
  wire \data_p2_reg_n_5_[50] ;
  wire \data_p2_reg_n_5_[51] ;
  wire \data_p2_reg_n_5_[52] ;
  wire \data_p2_reg_n_5_[53] ;
  wire \data_p2_reg_n_5_[54] ;
  wire \data_p2_reg_n_5_[55] ;
  wire \data_p2_reg_n_5_[56] ;
  wire \data_p2_reg_n_5_[57] ;
  wire \data_p2_reg_n_5_[58] ;
  wire \data_p2_reg_n_5_[59] ;
  wire \data_p2_reg_n_5_[5] ;
  wire \data_p2_reg_n_5_[60] ;
  wire \data_p2_reg_n_5_[61] ;
  wire \data_p2_reg_n_5_[62] ;
  wire \data_p2_reg_n_5_[63] ;
  wire \data_p2_reg_n_5_[6] ;
  wire \data_p2_reg_n_5_[7] ;
  wire \data_p2_reg_n_5_[8] ;
  wire \data_p2_reg_n_5_[9] ;
  wire load_p1;
  wire load_p2;
  wire [63:0]\local_data_data_2_reg_325_reg[63] ;
  wire [1:0]next__0;
  wire [63:0]p_0_in;
  wire [63:0]s_axis_TDATA;
  wire s_axis_TVALID;
  wire [1:1]state;
  wire \state[0]_i_1__2_n_5 ;
  wire \state[1]_i_1__2_n_5 ;
  wire [1:0]state__0;
  wire [0:0]\state_reg[0]_0 ;
  wire \state_reg[1]_0 ;

  LUT5 #(
    .INIT(32'h4F4FFF4F)) 
    \FSM_sequential_state[0]_i_1__2 
       (.I0(\state_reg[1]_0 ),
        .I1(Q),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(s_axis_TVALID),
        .O(next__0[0]));
  LUT6 #(
    .INIT(64'hFFFFF000DDFF0000)) 
    \FSM_sequential_state[1]_i_1__2 
       (.I0(Q),
        .I1(\state_reg[1]_0 ),
        .I2(ack_in_t_reg_0),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .I5(s_axis_TVALID),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDSE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h7F7FFF7F0C0C3C0C)) 
    ack_in_t_i_1
       (.I0(s_axis_TVALID),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(Q),
        .I4(\state_reg[1]_0 ),
        .I5(ack_in_t_reg_0),
        .O(ack_in_t_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ack_in_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ack_in_t_i_1_n_5),
        .Q(ack_in_t_reg_0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[0]_i_1 
       (.I0(\data_p2_reg_n_5_[0] ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(s_axis_TDATA[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair509" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1__1 
       (.I0(\data_p2_reg_n_5_[10] ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(s_axis_TDATA[10]),
        .O(p_0_in[10]));
  (* SOFT_HLUTNM = "soft_lutpair509" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1__1 
       (.I0(\data_p2_reg_n_5_[11] ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(s_axis_TDATA[11]),
        .O(p_0_in[11]));
  (* SOFT_HLUTNM = "soft_lutpair510" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1__1 
       (.I0(\data_p2_reg_n_5_[12] ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(s_axis_TDATA[12]),
        .O(p_0_in[12]));
  (* SOFT_HLUTNM = "soft_lutpair510" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1__1 
       (.I0(\data_p2_reg_n_5_[13] ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(s_axis_TDATA[13]),
        .O(p_0_in[13]));
  (* SOFT_HLUTNM = "soft_lutpair511" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1__1 
       (.I0(\data_p2_reg_n_5_[14] ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(s_axis_TDATA[14]),
        .O(p_0_in[14]));
  (* SOFT_HLUTNM = "soft_lutpair511" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1__1 
       (.I0(\data_p2_reg_n_5_[15] ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(s_axis_TDATA[15]),
        .O(p_0_in[15]));
  (* SOFT_HLUTNM = "soft_lutpair512" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1__1 
       (.I0(\data_p2_reg_n_5_[16] ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(s_axis_TDATA[16]),
        .O(p_0_in[16]));
  (* SOFT_HLUTNM = "soft_lutpair512" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1__1 
       (.I0(\data_p2_reg_n_5_[17] ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(s_axis_TDATA[17]),
        .O(p_0_in[17]));
  (* SOFT_HLUTNM = "soft_lutpair513" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1__1 
       (.I0(\data_p2_reg_n_5_[18] ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(s_axis_TDATA[18]),
        .O(p_0_in[18]));
  (* SOFT_HLUTNM = "soft_lutpair513" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1__1 
       (.I0(\data_p2_reg_n_5_[19] ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(s_axis_TDATA[19]),
        .O(p_0_in[19]));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[1]_i_1 
       (.I0(\data_p2_reg_n_5_[1] ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(s_axis_TDATA[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair514" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1__1 
       (.I0(\data_p2_reg_n_5_[20] ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(s_axis_TDATA[20]),
        .O(p_0_in[20]));
  (* SOFT_HLUTNM = "soft_lutpair514" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1__1 
       (.I0(\data_p2_reg_n_5_[21] ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(s_axis_TDATA[21]),
        .O(p_0_in[21]));
  (* SOFT_HLUTNM = "soft_lutpair515" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1__1 
       (.I0(\data_p2_reg_n_5_[22] ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(s_axis_TDATA[22]),
        .O(p_0_in[22]));
  (* SOFT_HLUTNM = "soft_lutpair515" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1__1 
       (.I0(\data_p2_reg_n_5_[23] ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(s_axis_TDATA[23]),
        .O(p_0_in[23]));
  (* SOFT_HLUTNM = "soft_lutpair516" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1__1 
       (.I0(\data_p2_reg_n_5_[24] ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(s_axis_TDATA[24]),
        .O(p_0_in[24]));
  (* SOFT_HLUTNM = "soft_lutpair516" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1__1 
       (.I0(\data_p2_reg_n_5_[25] ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(s_axis_TDATA[25]),
        .O(p_0_in[25]));
  (* SOFT_HLUTNM = "soft_lutpair517" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1__1 
       (.I0(\data_p2_reg_n_5_[26] ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(s_axis_TDATA[26]),
        .O(p_0_in[26]));
  (* SOFT_HLUTNM = "soft_lutpair517" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1__1 
       (.I0(\data_p2_reg_n_5_[27] ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(s_axis_TDATA[27]),
        .O(p_0_in[27]));
  (* SOFT_HLUTNM = "soft_lutpair518" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1__1 
       (.I0(\data_p2_reg_n_5_[28] ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(s_axis_TDATA[28]),
        .O(p_0_in[28]));
  (* SOFT_HLUTNM = "soft_lutpair518" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1__1 
       (.I0(\data_p2_reg_n_5_[29] ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(s_axis_TDATA[29]),
        .O(p_0_in[29]));
  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1 
       (.I0(\data_p2_reg_n_5_[2] ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(s_axis_TDATA[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair519" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1__1 
       (.I0(\data_p2_reg_n_5_[30] ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(s_axis_TDATA[30]),
        .O(p_0_in[30]));
  (* SOFT_HLUTNM = "soft_lutpair519" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_1__1 
       (.I0(\data_p2_reg_n_5_[31] ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(s_axis_TDATA[31]),
        .O(p_0_in[31]));
  (* SOFT_HLUTNM = "soft_lutpair520" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[32]_i_1__1 
       (.I0(\data_p2_reg_n_5_[32] ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(s_axis_TDATA[32]),
        .O(p_0_in[32]));
  (* SOFT_HLUTNM = "soft_lutpair520" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[33]_i_1__1 
       (.I0(\data_p2_reg_n_5_[33] ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(s_axis_TDATA[33]),
        .O(p_0_in[33]));
  (* SOFT_HLUTNM = "soft_lutpair521" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[34]_i_1__1 
       (.I0(\data_p2_reg_n_5_[34] ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(s_axis_TDATA[34]),
        .O(p_0_in[34]));
  (* SOFT_HLUTNM = "soft_lutpair521" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[35]_i_1__1 
       (.I0(\data_p2_reg_n_5_[35] ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(s_axis_TDATA[35]),
        .O(p_0_in[35]));
  (* SOFT_HLUTNM = "soft_lutpair522" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[36]_i_1__1 
       (.I0(\data_p2_reg_n_5_[36] ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(s_axis_TDATA[36]),
        .O(p_0_in[36]));
  (* SOFT_HLUTNM = "soft_lutpair522" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[37]_i_1__1 
       (.I0(\data_p2_reg_n_5_[37] ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(s_axis_TDATA[37]),
        .O(p_0_in[37]));
  (* SOFT_HLUTNM = "soft_lutpair523" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[38]_i_1__1 
       (.I0(\data_p2_reg_n_5_[38] ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(s_axis_TDATA[38]),
        .O(p_0_in[38]));
  (* SOFT_HLUTNM = "soft_lutpair523" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[39]_i_1__1 
       (.I0(\data_p2_reg_n_5_[39] ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(s_axis_TDATA[39]),
        .O(p_0_in[39]));
  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1__1 
       (.I0(\data_p2_reg_n_5_[3] ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(s_axis_TDATA[3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair524" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[40]_i_1__1 
       (.I0(\data_p2_reg_n_5_[40] ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(s_axis_TDATA[40]),
        .O(p_0_in[40]));
  (* SOFT_HLUTNM = "soft_lutpair524" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[41]_i_1__1 
       (.I0(\data_p2_reg_n_5_[41] ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(s_axis_TDATA[41]),
        .O(p_0_in[41]));
  (* SOFT_HLUTNM = "soft_lutpair525" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[42]_i_1__1 
       (.I0(\data_p2_reg_n_5_[42] ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(s_axis_TDATA[42]),
        .O(p_0_in[42]));
  (* SOFT_HLUTNM = "soft_lutpair525" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[43]_i_1__1 
       (.I0(\data_p2_reg_n_5_[43] ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(s_axis_TDATA[43]),
        .O(p_0_in[43]));
  (* SOFT_HLUTNM = "soft_lutpair526" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[44]_i_1__1 
       (.I0(\data_p2_reg_n_5_[44] ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(s_axis_TDATA[44]),
        .O(p_0_in[44]));
  (* SOFT_HLUTNM = "soft_lutpair526" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[45]_i_1__1 
       (.I0(\data_p2_reg_n_5_[45] ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(s_axis_TDATA[45]),
        .O(p_0_in[45]));
  (* SOFT_HLUTNM = "soft_lutpair527" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[46]_i_1__1 
       (.I0(\data_p2_reg_n_5_[46] ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(s_axis_TDATA[46]),
        .O(p_0_in[46]));
  (* SOFT_HLUTNM = "soft_lutpair527" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[47]_i_1__1 
       (.I0(\data_p2_reg_n_5_[47] ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(s_axis_TDATA[47]),
        .O(p_0_in[47]));
  (* SOFT_HLUTNM = "soft_lutpair528" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[48]_i_1__1 
       (.I0(\data_p2_reg_n_5_[48] ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(s_axis_TDATA[48]),
        .O(p_0_in[48]));
  (* SOFT_HLUTNM = "soft_lutpair528" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[49]_i_1__1 
       (.I0(\data_p2_reg_n_5_[49] ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(s_axis_TDATA[49]),
        .O(p_0_in[49]));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1__1 
       (.I0(\data_p2_reg_n_5_[4] ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(s_axis_TDATA[4]),
        .O(p_0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair529" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[50]_i_1__1 
       (.I0(\data_p2_reg_n_5_[50] ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(s_axis_TDATA[50]),
        .O(p_0_in[50]));
  (* SOFT_HLUTNM = "soft_lutpair529" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[51]_i_1__1 
       (.I0(\data_p2_reg_n_5_[51] ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(s_axis_TDATA[51]),
        .O(p_0_in[51]));
  (* SOFT_HLUTNM = "soft_lutpair530" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[52]_i_1__1 
       (.I0(\data_p2_reg_n_5_[52] ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(s_axis_TDATA[52]),
        .O(p_0_in[52]));
  (* SOFT_HLUTNM = "soft_lutpair530" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[53]_i_1__1 
       (.I0(\data_p2_reg_n_5_[53] ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(s_axis_TDATA[53]),
        .O(p_0_in[53]));
  (* SOFT_HLUTNM = "soft_lutpair531" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[54]_i_1__1 
       (.I0(\data_p2_reg_n_5_[54] ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(s_axis_TDATA[54]),
        .O(p_0_in[54]));
  (* SOFT_HLUTNM = "soft_lutpair531" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[55]_i_1__1 
       (.I0(\data_p2_reg_n_5_[55] ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(s_axis_TDATA[55]),
        .O(p_0_in[55]));
  (* SOFT_HLUTNM = "soft_lutpair532" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[56]_i_1__1 
       (.I0(\data_p2_reg_n_5_[56] ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(s_axis_TDATA[56]),
        .O(p_0_in[56]));
  (* SOFT_HLUTNM = "soft_lutpair532" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[57]_i_1__1 
       (.I0(\data_p2_reg_n_5_[57] ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(s_axis_TDATA[57]),
        .O(p_0_in[57]));
  (* SOFT_HLUTNM = "soft_lutpair533" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[58]_i_1__1 
       (.I0(\data_p2_reg_n_5_[58] ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(s_axis_TDATA[58]),
        .O(p_0_in[58]));
  (* SOFT_HLUTNM = "soft_lutpair533" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[59]_i_1__1 
       (.I0(\data_p2_reg_n_5_[59] ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(s_axis_TDATA[59]),
        .O(p_0_in[59]));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1__1 
       (.I0(\data_p2_reg_n_5_[5] ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(s_axis_TDATA[5]),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair534" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[60]_i_1__1 
       (.I0(\data_p2_reg_n_5_[60] ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(s_axis_TDATA[60]),
        .O(p_0_in[60]));
  (* SOFT_HLUTNM = "soft_lutpair534" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[61]_i_1__1 
       (.I0(\data_p2_reg_n_5_[61] ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(s_axis_TDATA[61]),
        .O(p_0_in[61]));
  (* SOFT_HLUTNM = "soft_lutpair535" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[62]_i_1__1 
       (.I0(\data_p2_reg_n_5_[62] ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(s_axis_TDATA[62]),
        .O(p_0_in[62]));
  LUT5 #(
    .INIT(32'h0808B808)) 
    \data_p1[63]_i_1__1 
       (.I0(s_axis_TVALID),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(Q),
        .I4(\state_reg[1]_0 ),
        .O(load_p1));
  (* SOFT_HLUTNM = "soft_lutpair535" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[63]_i_2__0 
       (.I0(\data_p2_reg_n_5_[63] ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(s_axis_TDATA[63]),
        .O(p_0_in[63]));
  (* SOFT_HLUTNM = "soft_lutpair507" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1__1 
       (.I0(\data_p2_reg_n_5_[6] ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(s_axis_TDATA[6]),
        .O(p_0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair507" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1__1 
       (.I0(\data_p2_reg_n_5_[7] ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(s_axis_TDATA[7]),
        .O(p_0_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair508" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1__1 
       (.I0(\data_p2_reg_n_5_[8] ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(s_axis_TDATA[8]),
        .O(p_0_in[8]));
  (* SOFT_HLUTNM = "soft_lutpair508" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1__1 
       (.I0(\data_p2_reg_n_5_[9] ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(s_axis_TDATA[9]),
        .O(p_0_in[9]));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[0]),
        .Q(data_p1[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[10]),
        .Q(data_p1[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[11]),
        .Q(data_p1[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[12]),
        .Q(data_p1[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[13]),
        .Q(data_p1[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[14]),
        .Q(data_p1[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[15]),
        .Q(data_p1[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[16]),
        .Q(data_p1[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[17]),
        .Q(data_p1[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[18]),
        .Q(data_p1[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[19]),
        .Q(data_p1[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[1]),
        .Q(data_p1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[20]),
        .Q(data_p1[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[21]),
        .Q(data_p1[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[22]),
        .Q(data_p1[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[23]),
        .Q(data_p1[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[24]),
        .Q(data_p1[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[25]),
        .Q(data_p1[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[26]),
        .Q(data_p1[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[27]),
        .Q(data_p1[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[28]),
        .Q(data_p1[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[29]),
        .Q(data_p1[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[2]),
        .Q(data_p1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[30]),
        .Q(data_p1[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[31]),
        .Q(data_p1[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[32]),
        .Q(data_p1[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[33]),
        .Q(data_p1[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[34]),
        .Q(data_p1[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[35]),
        .Q(data_p1[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[36] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[36]),
        .Q(data_p1[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[37] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[37]),
        .Q(data_p1[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[38] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[38]),
        .Q(data_p1[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[39]),
        .Q(data_p1[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[3]),
        .Q(data_p1[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[40] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[40]),
        .Q(data_p1[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[41] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[41]),
        .Q(data_p1[41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[42]),
        .Q(data_p1[42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[43]),
        .Q(data_p1[43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[44] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[44]),
        .Q(data_p1[44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[45] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[45]),
        .Q(data_p1[45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[46] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[46]),
        .Q(data_p1[46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[47] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[47]),
        .Q(data_p1[47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[48] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[48]),
        .Q(data_p1[48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[49]),
        .Q(data_p1[49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[4]),
        .Q(data_p1[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[50] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[50]),
        .Q(data_p1[50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[51] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[51]),
        .Q(data_p1[51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[52] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[52]),
        .Q(data_p1[52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[53] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[53]),
        .Q(data_p1[53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[54] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[54]),
        .Q(data_p1[54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[55] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[55]),
        .Q(data_p1[55]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[56] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[56]),
        .Q(data_p1[56]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[57] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[57]),
        .Q(data_p1[57]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[58] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[58]),
        .Q(data_p1[58]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[59] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[59]),
        .Q(data_p1[59]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[5]),
        .Q(data_p1[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[60] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[60]),
        .Q(data_p1[60]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[61] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[61]),
        .Q(data_p1[61]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[62] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[62]),
        .Q(data_p1[62]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[63] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[63]),
        .Q(data_p1[63]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[6]),
        .Q(data_p1[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[7]),
        .Q(data_p1[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[8]),
        .Q(data_p1[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[9]),
        .Q(data_p1[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[63]_i_1 
       (.I0(ack_in_t_reg_0),
        .I1(s_axis_TVALID),
        .O(load_p2));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_TDATA[0]),
        .Q(\data_p2_reg_n_5_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_TDATA[10]),
        .Q(\data_p2_reg_n_5_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_TDATA[11]),
        .Q(\data_p2_reg_n_5_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_TDATA[12]),
        .Q(\data_p2_reg_n_5_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_TDATA[13]),
        .Q(\data_p2_reg_n_5_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_TDATA[14]),
        .Q(\data_p2_reg_n_5_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_TDATA[15]),
        .Q(\data_p2_reg_n_5_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_TDATA[16]),
        .Q(\data_p2_reg_n_5_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_TDATA[17]),
        .Q(\data_p2_reg_n_5_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_TDATA[18]),
        .Q(\data_p2_reg_n_5_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_TDATA[19]),
        .Q(\data_p2_reg_n_5_[19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_TDATA[1]),
        .Q(\data_p2_reg_n_5_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_TDATA[20]),
        .Q(\data_p2_reg_n_5_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_TDATA[21]),
        .Q(\data_p2_reg_n_5_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_TDATA[22]),
        .Q(\data_p2_reg_n_5_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_TDATA[23]),
        .Q(\data_p2_reg_n_5_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_TDATA[24]),
        .Q(\data_p2_reg_n_5_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_TDATA[25]),
        .Q(\data_p2_reg_n_5_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_TDATA[26]),
        .Q(\data_p2_reg_n_5_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_TDATA[27]),
        .Q(\data_p2_reg_n_5_[27] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_TDATA[28]),
        .Q(\data_p2_reg_n_5_[28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_TDATA[29]),
        .Q(\data_p2_reg_n_5_[29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_TDATA[2]),
        .Q(\data_p2_reg_n_5_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_TDATA[30]),
        .Q(\data_p2_reg_n_5_[30] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_TDATA[31]),
        .Q(\data_p2_reg_n_5_[31] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_TDATA[32]),
        .Q(\data_p2_reg_n_5_[32] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_TDATA[33]),
        .Q(\data_p2_reg_n_5_[33] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_TDATA[34]),
        .Q(\data_p2_reg_n_5_[34] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_TDATA[35]),
        .Q(\data_p2_reg_n_5_[35] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[36] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_TDATA[36]),
        .Q(\data_p2_reg_n_5_[36] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[37] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_TDATA[37]),
        .Q(\data_p2_reg_n_5_[37] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[38] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_TDATA[38]),
        .Q(\data_p2_reg_n_5_[38] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[39] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_TDATA[39]),
        .Q(\data_p2_reg_n_5_[39] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_TDATA[3]),
        .Q(\data_p2_reg_n_5_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[40] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_TDATA[40]),
        .Q(\data_p2_reg_n_5_[40] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[41] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_TDATA[41]),
        .Q(\data_p2_reg_n_5_[41] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_TDATA[42]),
        .Q(\data_p2_reg_n_5_[42] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[43] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_TDATA[43]),
        .Q(\data_p2_reg_n_5_[43] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[44] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_TDATA[44]),
        .Q(\data_p2_reg_n_5_[44] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[45] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_TDATA[45]),
        .Q(\data_p2_reg_n_5_[45] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[46] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_TDATA[46]),
        .Q(\data_p2_reg_n_5_[46] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[47] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_TDATA[47]),
        .Q(\data_p2_reg_n_5_[47] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[48] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_TDATA[48]),
        .Q(\data_p2_reg_n_5_[48] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[49] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_TDATA[49]),
        .Q(\data_p2_reg_n_5_[49] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_TDATA[4]),
        .Q(\data_p2_reg_n_5_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[50] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_TDATA[50]),
        .Q(\data_p2_reg_n_5_[50] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[51] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_TDATA[51]),
        .Q(\data_p2_reg_n_5_[51] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[52] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_TDATA[52]),
        .Q(\data_p2_reg_n_5_[52] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[53] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_TDATA[53]),
        .Q(\data_p2_reg_n_5_[53] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[54] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_TDATA[54]),
        .Q(\data_p2_reg_n_5_[54] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[55] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_TDATA[55]),
        .Q(\data_p2_reg_n_5_[55] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[56] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_TDATA[56]),
        .Q(\data_p2_reg_n_5_[56] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[57] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_TDATA[57]),
        .Q(\data_p2_reg_n_5_[57] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[58] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_TDATA[58]),
        .Q(\data_p2_reg_n_5_[58] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[59] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_TDATA[59]),
        .Q(\data_p2_reg_n_5_[59] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_TDATA[5]),
        .Q(\data_p2_reg_n_5_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[60] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_TDATA[60]),
        .Q(\data_p2_reg_n_5_[60] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[61] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_TDATA[61]),
        .Q(\data_p2_reg_n_5_[61] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[62] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_TDATA[62]),
        .Q(\data_p2_reg_n_5_[62] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[63] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_TDATA[63]),
        .Q(\data_p2_reg_n_5_[63] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_TDATA[6]),
        .Q(\data_p2_reg_n_5_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_TDATA[7]),
        .Q(\data_p2_reg_n_5_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_TDATA[8]),
        .Q(\data_p2_reg_n_5_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_TDATA[9]),
        .Q(\data_p2_reg_n_5_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair567" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \local_data_data_2_reg_325[0]_i_1 
       (.I0(data_p1[0]),
        .I1(\state_reg[0]_0 ),
        .I2(\local_data_data_2_reg_325_reg[63] [0]),
        .O(\data_p1_reg[63]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair562" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \local_data_data_2_reg_325[10]_i_1 
       (.I0(data_p1[10]),
        .I1(\state_reg[0]_0 ),
        .I2(\local_data_data_2_reg_325_reg[63] [10]),
        .O(\data_p1_reg[63]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair562" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \local_data_data_2_reg_325[11]_i_1 
       (.I0(data_p1[11]),
        .I1(\state_reg[0]_0 ),
        .I2(\local_data_data_2_reg_325_reg[63] [11]),
        .O(\data_p1_reg[63]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair561" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \local_data_data_2_reg_325[12]_i_1 
       (.I0(data_p1[12]),
        .I1(\state_reg[0]_0 ),
        .I2(\local_data_data_2_reg_325_reg[63] [12]),
        .O(\data_p1_reg[63]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair561" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \local_data_data_2_reg_325[13]_i_1 
       (.I0(data_p1[13]),
        .I1(\state_reg[0]_0 ),
        .I2(\local_data_data_2_reg_325_reg[63] [13]),
        .O(\data_p1_reg[63]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair560" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \local_data_data_2_reg_325[14]_i_1 
       (.I0(data_p1[14]),
        .I1(\state_reg[0]_0 ),
        .I2(\local_data_data_2_reg_325_reg[63] [14]),
        .O(\data_p1_reg[63]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair560" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \local_data_data_2_reg_325[15]_i_1 
       (.I0(data_p1[15]),
        .I1(\state_reg[0]_0 ),
        .I2(\local_data_data_2_reg_325_reg[63] [15]),
        .O(\data_p1_reg[63]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair559" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \local_data_data_2_reg_325[16]_i_1 
       (.I0(data_p1[16]),
        .I1(\state_reg[0]_0 ),
        .I2(\local_data_data_2_reg_325_reg[63] [16]),
        .O(\data_p1_reg[63]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair559" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \local_data_data_2_reg_325[17]_i_1 
       (.I0(data_p1[17]),
        .I1(\state_reg[0]_0 ),
        .I2(\local_data_data_2_reg_325_reg[63] [17]),
        .O(\data_p1_reg[63]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair558" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \local_data_data_2_reg_325[18]_i_1 
       (.I0(data_p1[18]),
        .I1(\state_reg[0]_0 ),
        .I2(\local_data_data_2_reg_325_reg[63] [18]),
        .O(\data_p1_reg[63]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair558" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \local_data_data_2_reg_325[19]_i_1 
       (.I0(data_p1[19]),
        .I1(\state_reg[0]_0 ),
        .I2(\local_data_data_2_reg_325_reg[63] [19]),
        .O(\data_p1_reg[63]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair567" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \local_data_data_2_reg_325[1]_i_1 
       (.I0(data_p1[1]),
        .I1(\state_reg[0]_0 ),
        .I2(\local_data_data_2_reg_325_reg[63] [1]),
        .O(\data_p1_reg[63]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair557" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \local_data_data_2_reg_325[20]_i_1 
       (.I0(data_p1[20]),
        .I1(\state_reg[0]_0 ),
        .I2(\local_data_data_2_reg_325_reg[63] [20]),
        .O(\data_p1_reg[63]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair557" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \local_data_data_2_reg_325[21]_i_1 
       (.I0(data_p1[21]),
        .I1(\state_reg[0]_0 ),
        .I2(\local_data_data_2_reg_325_reg[63] [21]),
        .O(\data_p1_reg[63]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair556" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \local_data_data_2_reg_325[22]_i_1 
       (.I0(data_p1[22]),
        .I1(\state_reg[0]_0 ),
        .I2(\local_data_data_2_reg_325_reg[63] [22]),
        .O(\data_p1_reg[63]_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair556" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \local_data_data_2_reg_325[23]_i_1 
       (.I0(data_p1[23]),
        .I1(\state_reg[0]_0 ),
        .I2(\local_data_data_2_reg_325_reg[63] [23]),
        .O(\data_p1_reg[63]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair555" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \local_data_data_2_reg_325[24]_i_1 
       (.I0(data_p1[24]),
        .I1(\state_reg[0]_0 ),
        .I2(\local_data_data_2_reg_325_reg[63] [24]),
        .O(\data_p1_reg[63]_0 [24]));
  (* SOFT_HLUTNM = "soft_lutpair555" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \local_data_data_2_reg_325[25]_i_1 
       (.I0(data_p1[25]),
        .I1(\state_reg[0]_0 ),
        .I2(\local_data_data_2_reg_325_reg[63] [25]),
        .O(\data_p1_reg[63]_0 [25]));
  (* SOFT_HLUTNM = "soft_lutpair554" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \local_data_data_2_reg_325[26]_i_1 
       (.I0(data_p1[26]),
        .I1(\state_reg[0]_0 ),
        .I2(\local_data_data_2_reg_325_reg[63] [26]),
        .O(\data_p1_reg[63]_0 [26]));
  (* SOFT_HLUTNM = "soft_lutpair554" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \local_data_data_2_reg_325[27]_i_1 
       (.I0(data_p1[27]),
        .I1(\state_reg[0]_0 ),
        .I2(\local_data_data_2_reg_325_reg[63] [27]),
        .O(\data_p1_reg[63]_0 [27]));
  (* SOFT_HLUTNM = "soft_lutpair553" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \local_data_data_2_reg_325[28]_i_1 
       (.I0(data_p1[28]),
        .I1(\state_reg[0]_0 ),
        .I2(\local_data_data_2_reg_325_reg[63] [28]),
        .O(\data_p1_reg[63]_0 [28]));
  (* SOFT_HLUTNM = "soft_lutpair553" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \local_data_data_2_reg_325[29]_i_1 
       (.I0(data_p1[29]),
        .I1(\state_reg[0]_0 ),
        .I2(\local_data_data_2_reg_325_reg[63] [29]),
        .O(\data_p1_reg[63]_0 [29]));
  (* SOFT_HLUTNM = "soft_lutpair566" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \local_data_data_2_reg_325[2]_i_1 
       (.I0(data_p1[2]),
        .I1(\state_reg[0]_0 ),
        .I2(\local_data_data_2_reg_325_reg[63] [2]),
        .O(\data_p1_reg[63]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair552" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \local_data_data_2_reg_325[30]_i_1 
       (.I0(data_p1[30]),
        .I1(\state_reg[0]_0 ),
        .I2(\local_data_data_2_reg_325_reg[63] [30]),
        .O(\data_p1_reg[63]_0 [30]));
  (* SOFT_HLUTNM = "soft_lutpair552" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \local_data_data_2_reg_325[31]_i_1 
       (.I0(data_p1[31]),
        .I1(\state_reg[0]_0 ),
        .I2(\local_data_data_2_reg_325_reg[63] [31]),
        .O(\data_p1_reg[63]_0 [31]));
  (* SOFT_HLUTNM = "soft_lutpair551" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \local_data_data_2_reg_325[32]_i_1 
       (.I0(data_p1[32]),
        .I1(\state_reg[0]_0 ),
        .I2(\local_data_data_2_reg_325_reg[63] [32]),
        .O(\data_p1_reg[63]_0 [32]));
  (* SOFT_HLUTNM = "soft_lutpair551" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \local_data_data_2_reg_325[33]_i_1 
       (.I0(data_p1[33]),
        .I1(\state_reg[0]_0 ),
        .I2(\local_data_data_2_reg_325_reg[63] [33]),
        .O(\data_p1_reg[63]_0 [33]));
  (* SOFT_HLUTNM = "soft_lutpair550" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \local_data_data_2_reg_325[34]_i_1 
       (.I0(data_p1[34]),
        .I1(\state_reg[0]_0 ),
        .I2(\local_data_data_2_reg_325_reg[63] [34]),
        .O(\data_p1_reg[63]_0 [34]));
  (* SOFT_HLUTNM = "soft_lutpair550" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \local_data_data_2_reg_325[35]_i_1 
       (.I0(data_p1[35]),
        .I1(\state_reg[0]_0 ),
        .I2(\local_data_data_2_reg_325_reg[63] [35]),
        .O(\data_p1_reg[63]_0 [35]));
  (* SOFT_HLUTNM = "soft_lutpair549" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \local_data_data_2_reg_325[36]_i_1 
       (.I0(data_p1[36]),
        .I1(\state_reg[0]_0 ),
        .I2(\local_data_data_2_reg_325_reg[63] [36]),
        .O(\data_p1_reg[63]_0 [36]));
  (* SOFT_HLUTNM = "soft_lutpair549" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \local_data_data_2_reg_325[37]_i_1 
       (.I0(data_p1[37]),
        .I1(\state_reg[0]_0 ),
        .I2(\local_data_data_2_reg_325_reg[63] [37]),
        .O(\data_p1_reg[63]_0 [37]));
  (* SOFT_HLUTNM = "soft_lutpair548" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \local_data_data_2_reg_325[38]_i_1 
       (.I0(data_p1[38]),
        .I1(\state_reg[0]_0 ),
        .I2(\local_data_data_2_reg_325_reg[63] [38]),
        .O(\data_p1_reg[63]_0 [38]));
  (* SOFT_HLUTNM = "soft_lutpair548" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \local_data_data_2_reg_325[39]_i_1 
       (.I0(data_p1[39]),
        .I1(\state_reg[0]_0 ),
        .I2(\local_data_data_2_reg_325_reg[63] [39]),
        .O(\data_p1_reg[63]_0 [39]));
  (* SOFT_HLUTNM = "soft_lutpair566" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \local_data_data_2_reg_325[3]_i_1 
       (.I0(data_p1[3]),
        .I1(\state_reg[0]_0 ),
        .I2(\local_data_data_2_reg_325_reg[63] [3]),
        .O(\data_p1_reg[63]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair547" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \local_data_data_2_reg_325[40]_i_1 
       (.I0(data_p1[40]),
        .I1(\state_reg[0]_0 ),
        .I2(\local_data_data_2_reg_325_reg[63] [40]),
        .O(\data_p1_reg[63]_0 [40]));
  (* SOFT_HLUTNM = "soft_lutpair547" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \local_data_data_2_reg_325[41]_i_1 
       (.I0(data_p1[41]),
        .I1(\state_reg[0]_0 ),
        .I2(\local_data_data_2_reg_325_reg[63] [41]),
        .O(\data_p1_reg[63]_0 [41]));
  (* SOFT_HLUTNM = "soft_lutpair546" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \local_data_data_2_reg_325[42]_i_1 
       (.I0(data_p1[42]),
        .I1(\state_reg[0]_0 ),
        .I2(\local_data_data_2_reg_325_reg[63] [42]),
        .O(\data_p1_reg[63]_0 [42]));
  (* SOFT_HLUTNM = "soft_lutpair546" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \local_data_data_2_reg_325[43]_i_1 
       (.I0(data_p1[43]),
        .I1(\state_reg[0]_0 ),
        .I2(\local_data_data_2_reg_325_reg[63] [43]),
        .O(\data_p1_reg[63]_0 [43]));
  (* SOFT_HLUTNM = "soft_lutpair545" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \local_data_data_2_reg_325[44]_i_1 
       (.I0(data_p1[44]),
        .I1(\state_reg[0]_0 ),
        .I2(\local_data_data_2_reg_325_reg[63] [44]),
        .O(\data_p1_reg[63]_0 [44]));
  (* SOFT_HLUTNM = "soft_lutpair545" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \local_data_data_2_reg_325[45]_i_1 
       (.I0(data_p1[45]),
        .I1(\state_reg[0]_0 ),
        .I2(\local_data_data_2_reg_325_reg[63] [45]),
        .O(\data_p1_reg[63]_0 [45]));
  (* SOFT_HLUTNM = "soft_lutpair544" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \local_data_data_2_reg_325[46]_i_1 
       (.I0(data_p1[46]),
        .I1(\state_reg[0]_0 ),
        .I2(\local_data_data_2_reg_325_reg[63] [46]),
        .O(\data_p1_reg[63]_0 [46]));
  (* SOFT_HLUTNM = "soft_lutpair544" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \local_data_data_2_reg_325[47]_i_1 
       (.I0(data_p1[47]),
        .I1(\state_reg[0]_0 ),
        .I2(\local_data_data_2_reg_325_reg[63] [47]),
        .O(\data_p1_reg[63]_0 [47]));
  (* SOFT_HLUTNM = "soft_lutpair543" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \local_data_data_2_reg_325[48]_i_1 
       (.I0(data_p1[48]),
        .I1(\state_reg[0]_0 ),
        .I2(\local_data_data_2_reg_325_reg[63] [48]),
        .O(\data_p1_reg[63]_0 [48]));
  (* SOFT_HLUTNM = "soft_lutpair543" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \local_data_data_2_reg_325[49]_i_1 
       (.I0(data_p1[49]),
        .I1(\state_reg[0]_0 ),
        .I2(\local_data_data_2_reg_325_reg[63] [49]),
        .O(\data_p1_reg[63]_0 [49]));
  (* SOFT_HLUTNM = "soft_lutpair565" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \local_data_data_2_reg_325[4]_i_1 
       (.I0(data_p1[4]),
        .I1(\state_reg[0]_0 ),
        .I2(\local_data_data_2_reg_325_reg[63] [4]),
        .O(\data_p1_reg[63]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair542" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \local_data_data_2_reg_325[50]_i_1 
       (.I0(data_p1[50]),
        .I1(\state_reg[0]_0 ),
        .I2(\local_data_data_2_reg_325_reg[63] [50]),
        .O(\data_p1_reg[63]_0 [50]));
  (* SOFT_HLUTNM = "soft_lutpair542" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \local_data_data_2_reg_325[51]_i_1 
       (.I0(data_p1[51]),
        .I1(\state_reg[0]_0 ),
        .I2(\local_data_data_2_reg_325_reg[63] [51]),
        .O(\data_p1_reg[63]_0 [51]));
  (* SOFT_HLUTNM = "soft_lutpair541" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \local_data_data_2_reg_325[52]_i_1 
       (.I0(data_p1[52]),
        .I1(\state_reg[0]_0 ),
        .I2(\local_data_data_2_reg_325_reg[63] [52]),
        .O(\data_p1_reg[63]_0 [52]));
  (* SOFT_HLUTNM = "soft_lutpair541" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \local_data_data_2_reg_325[53]_i_1 
       (.I0(data_p1[53]),
        .I1(\state_reg[0]_0 ),
        .I2(\local_data_data_2_reg_325_reg[63] [53]),
        .O(\data_p1_reg[63]_0 [53]));
  (* SOFT_HLUTNM = "soft_lutpair540" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \local_data_data_2_reg_325[54]_i_1 
       (.I0(data_p1[54]),
        .I1(\state_reg[0]_0 ),
        .I2(\local_data_data_2_reg_325_reg[63] [54]),
        .O(\data_p1_reg[63]_0 [54]));
  (* SOFT_HLUTNM = "soft_lutpair540" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \local_data_data_2_reg_325[55]_i_1 
       (.I0(data_p1[55]),
        .I1(\state_reg[0]_0 ),
        .I2(\local_data_data_2_reg_325_reg[63] [55]),
        .O(\data_p1_reg[63]_0 [55]));
  (* SOFT_HLUTNM = "soft_lutpair539" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \local_data_data_2_reg_325[56]_i_1 
       (.I0(data_p1[56]),
        .I1(\state_reg[0]_0 ),
        .I2(\local_data_data_2_reg_325_reg[63] [56]),
        .O(\data_p1_reg[63]_0 [56]));
  (* SOFT_HLUTNM = "soft_lutpair539" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \local_data_data_2_reg_325[57]_i_1 
       (.I0(data_p1[57]),
        .I1(\state_reg[0]_0 ),
        .I2(\local_data_data_2_reg_325_reg[63] [57]),
        .O(\data_p1_reg[63]_0 [57]));
  (* SOFT_HLUTNM = "soft_lutpair538" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \local_data_data_2_reg_325[58]_i_1 
       (.I0(data_p1[58]),
        .I1(\state_reg[0]_0 ),
        .I2(\local_data_data_2_reg_325_reg[63] [58]),
        .O(\data_p1_reg[63]_0 [58]));
  (* SOFT_HLUTNM = "soft_lutpair538" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \local_data_data_2_reg_325[59]_i_1 
       (.I0(data_p1[59]),
        .I1(\state_reg[0]_0 ),
        .I2(\local_data_data_2_reg_325_reg[63] [59]),
        .O(\data_p1_reg[63]_0 [59]));
  (* SOFT_HLUTNM = "soft_lutpair565" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \local_data_data_2_reg_325[5]_i_1 
       (.I0(data_p1[5]),
        .I1(\state_reg[0]_0 ),
        .I2(\local_data_data_2_reg_325_reg[63] [5]),
        .O(\data_p1_reg[63]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair537" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \local_data_data_2_reg_325[60]_i_1 
       (.I0(data_p1[60]),
        .I1(\state_reg[0]_0 ),
        .I2(\local_data_data_2_reg_325_reg[63] [60]),
        .O(\data_p1_reg[63]_0 [60]));
  (* SOFT_HLUTNM = "soft_lutpair537" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \local_data_data_2_reg_325[61]_i_1 
       (.I0(data_p1[61]),
        .I1(\state_reg[0]_0 ),
        .I2(\local_data_data_2_reg_325_reg[63] [61]),
        .O(\data_p1_reg[63]_0 [61]));
  (* SOFT_HLUTNM = "soft_lutpair536" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \local_data_data_2_reg_325[62]_i_1 
       (.I0(data_p1[62]),
        .I1(\state_reg[0]_0 ),
        .I2(\local_data_data_2_reg_325_reg[63] [62]),
        .O(\data_p1_reg[63]_0 [62]));
  (* SOFT_HLUTNM = "soft_lutpair536" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \local_data_data_2_reg_325[63]_i_1 
       (.I0(data_p1[63]),
        .I1(\state_reg[0]_0 ),
        .I2(\local_data_data_2_reg_325_reg[63] [63]),
        .O(\data_p1_reg[63]_0 [63]));
  (* SOFT_HLUTNM = "soft_lutpair564" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \local_data_data_2_reg_325[6]_i_1 
       (.I0(data_p1[6]),
        .I1(\state_reg[0]_0 ),
        .I2(\local_data_data_2_reg_325_reg[63] [6]),
        .O(\data_p1_reg[63]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair564" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \local_data_data_2_reg_325[7]_i_1 
       (.I0(data_p1[7]),
        .I1(\state_reg[0]_0 ),
        .I2(\local_data_data_2_reg_325_reg[63] [7]),
        .O(\data_p1_reg[63]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair563" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \local_data_data_2_reg_325[8]_i_1 
       (.I0(data_p1[8]),
        .I1(\state_reg[0]_0 ),
        .I2(\local_data_data_2_reg_325_reg[63] [8]),
        .O(\data_p1_reg[63]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair563" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \local_data_data_2_reg_325[9]_i_1 
       (.I0(data_p1[9]),
        .I1(\state_reg[0]_0 ),
        .I2(\local_data_data_2_reg_325_reg[63] [9]),
        .O(\data_p1_reg[63]_0 [9]));
  LUT6 #(
    .INIT(64'hFDFDFFFFF0000000)) 
    \state[0]_i_1__2 
       (.I0(Q),
        .I1(\state_reg[1]_0 ),
        .I2(s_axis_TVALID),
        .I3(ack_in_t_reg_0),
        .I4(state),
        .I5(\state_reg[0]_0 ),
        .O(\state[0]_i_1__2_n_5 ));
  LUT5 #(
    .INIT(32'h22F2FFFF)) 
    \state[1]_i_1__2 
       (.I0(Q),
        .I1(\state_reg[1]_0 ),
        .I2(state),
        .I3(s_axis_TVALID),
        .I4(\state_reg[0]_0 ),
        .O(\state[1]_i_1__2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__2_n_5 ),
        .Q(\state_reg[0]_0 ),
        .R(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b0)) 
    \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__2_n_5 ),
        .Q(state),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vitis_design_dpa_trace_s2mm_0_trace_s2mm
   (\FSM_onehot_rstate_reg[1] ,
    s_axi_control_RVALID,
    \FSM_onehot_wstate_reg[1] ,
    s_axi_control_BVALID,
    \FSM_onehot_wstate_reg[2] ,
    s_axi_control_RDATA,
    interrupt,
    m_axi_gmem_AWLEN,
    m_axi_gmem_AWADDR,
    m_axi_gmem_AWVALID,
    m_axi_gmem_WLAST,
    m_axi_gmem_WSTRB,
    m_axi_gmem_WDATA,
    m_axi_gmem_WVALID,
    s_ready_t_reg,
    ack_in_t_reg,
    s_axi_control_ARADDR,
    s_axi_control_ARVALID,
    s_axi_control_RREADY,
    s_axi_control_AWVALID,
    s_axi_control_BREADY,
    s_axi_control_WVALID,
    ap_clk,
    s_axi_control_AWADDR,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    m_axi_gmem_AWREADY,
    m_axi_gmem_WREADY,
    m_axi_gmem_BVALID,
    s_axis_TDATA,
    s_axis_TVALID,
    ap_rst_n);
  output \FSM_onehot_rstate_reg[1] ;
  output s_axi_control_RVALID;
  output \FSM_onehot_wstate_reg[1] ;
  output s_axi_control_BVALID;
  output \FSM_onehot_wstate_reg[2] ;
  output [31:0]s_axi_control_RDATA;
  output interrupt;
  output [5:0]m_axi_gmem_AWLEN;
  output [60:0]m_axi_gmem_AWADDR;
  output m_axi_gmem_AWVALID;
  output m_axi_gmem_WLAST;
  output [7:0]m_axi_gmem_WSTRB;
  output [63:0]m_axi_gmem_WDATA;
  output m_axi_gmem_WVALID;
  output s_ready_t_reg;
  output ack_in_t_reg;
  input [6:0]s_axi_control_ARADDR;
  input s_axi_control_ARVALID;
  input s_axi_control_RREADY;
  input s_axi_control_AWVALID;
  input s_axi_control_BREADY;
  input s_axi_control_WVALID;
  input ap_clk;
  input [4:0]s_axi_control_AWADDR;
  input [31:0]s_axi_control_WDATA;
  input [3:0]s_axi_control_WSTRB;
  input m_axi_gmem_AWREADY;
  input m_axi_gmem_WREADY;
  input m_axi_gmem_BVALID;
  input [63:0]s_axis_TDATA;
  input s_axis_TVALID;
  input ap_rst_n;

  wire \FSM_onehot_rstate_reg[1] ;
  wire \FSM_onehot_wstate_reg[1] ;
  wire \FSM_onehot_wstate_reg[2] ;
  wire [63:0]\SRL_SIG_reg[0]_2 ;
  wire [63:0]\SRL_SIG_reg[1]_3 ;
  wire ack_in_t_reg;
  wire addr110_out;
  wire ap_CS_fsm_state157;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state80;
  wire ap_CS_fsm_state81;
  wire [81:7]ap_NS_fsm;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_idle;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_rst_reg_1;
  wire ap_rst_reg_2;
  wire ap_start;
  wire ap_sync_done;
  wire ap_sync_read_stream_U0_ap_ready;
  wire ap_sync_ready;
  wire ap_sync_reg_entry_proc_U0_ap_ready;
  wire ap_sync_reg_read_stream_U0_ap_ready;
  wire ap_sync_reg_read_stream_U0_ap_ready_reg_n_5;
  wire ap_sync_reg_write_memory_U0_ap_start;
  wire [63:0]circular;
  wire circular_c_U_n_5;
  wire circular_c_U_n_7;
  wire circular_c_empty_n;
  wire circular_c_full_n;
  wire control_s_axi_U_n_204;
  wire control_s_axi_U_n_205;
  wire control_s_axi_U_n_206;
  wire control_s_axi_U_n_210;
  wire control_s_axi_U_n_7;
  wire [63:0]count;
  wire count_c_U_n_5;
  wire [63:0]count_c_dout;
  wire count_c_empty_n;
  wire count_c_full_n;
  wire empty_n;
  wire [5:0]fifo_count_dout;
  wire fifo_count_empty_n;
  wire fifo_count_full_n;
  wire [63:0]fifo_data_out_dout;
  wire fifo_data_out_empty_n;
  wire fifo_data_out_full_n;
  wire gmem_0_AWREADY;
  wire gmem_0_BVALID;
  wire gmem_0_WREADY;
  wire \grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119/ap_done_reg1 ;
  wire \grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119/ap_ready_int ;
  wire \grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119/icmp_ln31_1_fu_171_p2 ;
  wire \grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119/icmp_ln31_reg_313 ;
  wire grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0;
  wire interrupt;
  wire [60:0]m_axi_gmem_AWADDR;
  wire [5:0]m_axi_gmem_AWLEN;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_BVALID;
  wire [63:0]m_axi_gmem_WDATA;
  wire m_axi_gmem_WLAST;
  wire m_axi_gmem_WREADY;
  wire [7:0]m_axi_gmem_WSTRB;
  wire m_axi_gmem_WVALID;
  wire [63:2]out_r;
  wire out_r_c_U_n_5;
  wire out_r_c_U_n_7;
  wire [63:2]out_r_c_dout;
  wire p_0_in;
  wire [2:2]p_10_in;
  wire p_9_in;
  wire pop;
  wire pop_dout;
  wire push;
  wire push_0;
  wire [5:0]read_stream_U0_fifo_count_din;
  wire [63:0]read_stream_U0_fifo_data_out_din;
  wire read_stream_U0_n_15;
  wire read_stream_U0_n_18;
  wire read_stream_U0_n_83;
  wire read_stream_U0_n_85;
  wire read_stream_U0_n_87;
  wire [63:0]read_stream_U0_written;
  wire read_stream_U0_written_ap_vld;
  wire [6:0]s_axi_control_ARADDR;
  wire s_axi_control_ARVALID;
  wire [4:0]s_axi_control_AWADDR;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [63:0]s_axis_TDATA;
  wire s_axis_TVALID;
  wire s_ready_t_reg;
  wire \store_unit_0/buff_wdata/mOutPtr18_out ;
  wire \store_unit_0/buff_wdata/pop ;
  wire \store_unit_0/buff_wdata/push ;
  wire \store_unit_0/fifo_wreq/push ;
  wire task_ap_done;
  wire [60:0]write_memory_U0_m_axi_gmem_0_AWADDR;
  wire [5:0]write_memory_U0_m_axi_gmem_0_AWLEN;
  wire [63:0]write_memory_U0_m_axi_gmem_0_WDATA;
  wire write_memory_U0_n_148;
  wire write_memory_U0_n_151;
  wire write_memory_U0_n_154;
  wire write_memory_U0_n_155;
  wire write_memory_U0_n_156;
  wire write_memory_U0_n_157;
  wire write_memory_U0_n_158;
  wire write_memory_U0_n_5;
  wire write_memory_U0_out_r_read;

  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ap_rst_n_inv_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_rst_reg_1),
        .Q(ap_rst_n_inv),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ap_rst_reg_1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_rst_reg_2),
        .Q(ap_rst_reg_1),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    ap_rst_reg_2_i_1
       (.I0(ap_rst_n),
        .O(p_0_in));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ap_rst_reg_2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_0_in),
        .Q(ap_rst_reg_2),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_entry_proc_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_r_c_U_n_5),
        .Q(ap_sync_reg_entry_proc_U0_ap_ready),
        .R(ap_sync_reg_read_stream_U0_ap_ready));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_read_stream_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_read_stream_U0_ap_ready),
        .Q(ap_sync_reg_read_stream_U0_ap_ready_reg_n_5),
        .R(ap_sync_reg_read_stream_U0_ap_ready));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_write_memory_U0_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(control_s_axi_U_n_210),
        .Q(ap_sync_reg_write_memory_U0_ap_start),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vitis_design_dpa_trace_s2mm_0_fifo_w64_d2_S circular_c_U
       (.Q(\SRL_SIG_reg[0]_2 ),
        .\SRL_SIG_reg[1][63] (\SRL_SIG_reg[1]_3 ),
        .\addr_reg[0]_0 (circular_c_U_n_7),
        .ap_clk(ap_clk),
        .ap_done_reg_reg(circular_c_U_n_5),
        .ap_rst_n_inv(ap_rst_n_inv),
        .circular(circular),
        .circular_c_empty_n(circular_c_empty_n),
        .circular_c_full_n(circular_c_full_n),
        .grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0),
        .\select_ln60_reg_377_reg[0] (write_memory_U0_n_155),
        .\select_ln60_reg_377_reg[0]_0 (write_memory_U0_n_156),
        .\select_ln60_reg_377_reg[0]_1 (write_memory_U0_n_154),
        .\select_ln60_reg_377_reg[0]_2 (write_memory_U0_n_158),
        .\select_ln60_reg_377_reg[0]_3 (write_memory_U0_n_157),
        .write_memory_U0_out_r_read(write_memory_U0_out_r_read));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vitis_design_dpa_trace_s2mm_0_control_s_axi control_s_axi_U
       (.D(read_stream_U0_written),
        .\FSM_onehot_rstate_reg[1]_0 (\FSM_onehot_rstate_reg[1] ),
        .\FSM_onehot_wstate_reg[1]_0 (\FSM_onehot_wstate_reg[1] ),
        .\FSM_onehot_wstate_reg[2]_0 (\FSM_onehot_wstate_reg[2] ),
        .\ap_CS_fsm_reg[0] (control_s_axi_U_n_205),
        .ap_clk(ap_clk),
        .ap_done_reg1(\grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119/ap_done_reg1 ),
        .ap_enable_reg_pp0_iter1_reg(read_stream_U0_n_15),
        .ap_idle(ap_idle),
        .ap_ready_int(\grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119/ap_ready_int ),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_rst_n_inv_reg(control_s_axi_U_n_206),
        .ap_start(ap_start),
        .ap_sync_done(ap_sync_done),
        .ap_sync_ready(ap_sync_ready),
        .ap_sync_reg_read_stream_U0_ap_ready(ap_sync_reg_read_stream_U0_ap_ready),
        .ap_sync_reg_write_memory_U0_ap_start(ap_sync_reg_write_memory_U0_ap_start),
        .auto_restart_status_reg_0(control_s_axi_U_n_7),
        .circular(circular),
        .grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0),
        .icmp_ln31_1_fu_171_p2(\grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119/icmp_ln31_1_fu_171_p2 ),
        .icmp_ln31_reg_313(\grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119/icmp_ln31_reg_313 ),
        .\icmp_ln31_reg_313_reg[0] (control_s_axi_U_n_204),
        .if_din(count),
        .in(out_r),
        .int_ap_idle_reg_0(p_10_in),
        .int_ap_start_reg_0(control_s_axi_U_n_210),
        .\int_written_reg[63]_0 (read_stream_U0_n_83),
        .interrupt(interrupt),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .sel(read_stream_U0_written_ap_vld),
        .task_ap_done(task_ap_done));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vitis_design_dpa_trace_s2mm_0_fifo_w64_d2_S_0 count_c_U
       (.D(count),
        .\ap_CS_fsm_reg[0] (ap_sync_reg_read_stream_U0_ap_ready_reg_n_5),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .circular_c_full_n(circular_c_full_n),
        .count_c_dout(count_c_dout),
        .count_c_empty_n(count_c_empty_n),
        .count_c_full_n(count_c_full_n),
        .full_n_reg_0(count_c_U_n_5),
        .grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0),
        .write_memory_U0_out_r_read(write_memory_U0_out_r_read));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vitis_design_dpa_trace_s2mm_0_fifo_w16_d32_S fifo_count_U
       (.D(ap_NS_fsm[7]),
        .E(write_memory_U0_n_5),
        .Q(ap_CS_fsm_state7),
        .addr110_out(addr110_out),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .fifo_count_empty_n(fifo_count_empty_n),
        .fifo_count_full_n(fifo_count_full_n),
        .in(read_stream_U0_fifo_count_din),
        .out(fifo_count_dout),
        .p_9_in(p_9_in),
        .push(push),
        .write_memory_U0_out_r_read(write_memory_U0_out_r_read));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vitis_design_dpa_trace_s2mm_0_fifo_w64_d256_A fifo_data_out_U
       (.D(fifo_data_out_dout),
        .E(read_stream_U0_n_87),
        .ENARDEN(write_memory_U0_n_148),
        .Q(read_stream_U0_fifo_data_out_din),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dout_vld_reg_0(write_memory_U0_n_151),
        .empty_n(empty_n),
        .fifo_data_out_empty_n(fifo_data_out_empty_n),
        .fifo_data_out_full_n(fifo_data_out_full_n),
        .\num_data_cnt_reg[8]_0 (read_stream_U0_n_85),
        .pop(pop),
        .pop_dout(pop_dout),
        .push(push_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vitis_design_dpa_trace_s2mm_0_gmem_m_axi gmem_m_axi_U
       (.D(ap_NS_fsm[81]),
        .Q({ap_CS_fsm_state157,ap_CS_fsm_state81,ap_CS_fsm_state80}),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\data_p1_reg[69] ({m_axi_gmem_AWLEN,m_axi_gmem_AWADDR}),
        .din(write_memory_U0_m_axi_gmem_0_WDATA),
        .\dout_reg[72] ({m_axi_gmem_WLAST,m_axi_gmem_WSTRB,m_axi_gmem_WDATA}),
        .gmem_0_AWREADY(gmem_0_AWREADY),
        .gmem_0_BVALID(gmem_0_BVALID),
        .gmem_0_WREADY(gmem_0_WREADY),
        .in({write_memory_U0_m_axi_gmem_0_AWLEN,write_memory_U0_m_axi_gmem_0_AWADDR}),
        .mOutPtr18_out(\store_unit_0/buff_wdata/mOutPtr18_out ),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WVALID(m_axi_gmem_WVALID),
        .pop(\store_unit_0/buff_wdata/pop ),
        .push(\store_unit_0/fifo_wreq/push ),
        .push_0(\store_unit_0/buff_wdata/push ),
        .s_ready_t_reg(s_ready_t_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vitis_design_dpa_trace_s2mm_0_fifo_w64_d3_S out_r_c_U
       (.Q(ap_CS_fsm_state4),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ap_sync_ready(ap_sync_ready),
        .ap_sync_reg_entry_proc_U0_ap_ready(ap_sync_reg_entry_proc_U0_ap_ready),
        .ap_sync_reg_write_memory_U0_ap_start(ap_sync_reg_write_memory_U0_ap_start),
        .circular_c_empty_n(circular_c_empty_n),
        .empty_n_reg_0(out_r_c_U_n_7),
        .fifo_count_empty_n(fifo_count_empty_n),
        .fifo_count_full_n(fifo_count_full_n),
        .full_n_reg_0(out_r_c_U_n_5),
        .in(out_r),
        .int_ap_start_reg(ap_sync_reg_read_stream_U0_ap_ready_reg_n_5),
        .out(out_r_c_dout),
        .write_memory_U0_out_r_read(write_memory_U0_out_r_read));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vitis_design_dpa_trace_s2mm_0_read_stream read_stream_U0
       (.D(read_stream_U0_written),
        .E(read_stream_U0_n_87),
        .Q({ap_CS_fsm_state4,read_stream_U0_n_18}),
        .ack_in_t_reg(ack_in_t_reg),
        .\ap_CS_fsm_reg[0]_0 (read_stream_U0_n_85),
        .\ap_CS_fsm_reg[0]_1 (count_c_U_n_5),
        .\ap_CS_fsm_reg[1]_0 (ap_sync_reg_read_stream_U0_ap_ready_reg_n_5),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_done_reg1(\grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119/ap_done_reg1 ),
        .ap_enable_reg_pp0_iter1_reg(control_s_axi_U_n_206),
        .ap_ready_int(\grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119/ap_ready_int ),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ap_sync_done(ap_sync_done),
        .ap_sync_read_stream_U0_ap_ready(ap_sync_read_stream_U0_ap_ready),
        .\circular_2_reg_242_reg[63]_0 (circular),
        .circular_c_full_n(circular_c_full_n),
        .count_c_full_n(count_c_full_n),
        .fifo_count_full_n(fifo_count_full_n),
        .fifo_data_out_full_n(fifo_data_out_full_n),
        .grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0(grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0),
        .grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg_reg_0(read_stream_U0_n_15),
        .icmp_ln31_1_fu_171_p2(\grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119/icmp_ln31_1_fu_171_p2 ),
        .icmp_ln31_reg_313(\grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119/icmp_ln31_reg_313 ),
        .if_din(count),
        .in(read_stream_U0_fifo_count_din),
        .\local_data_data_2_reg_325_reg[63] (read_stream_U0_fifo_data_out_din),
        .pop(pop),
        .pop_dout(pop_dout),
        .push(push_0),
        .push_0(push),
        .s_axis_TDATA(s_axis_TDATA),
        .s_axis_TVALID(s_axis_TVALID),
        .sel(read_stream_U0_written_ap_vld),
        .\select_ln28_reg_247_reg[4]_0 (control_s_axi_U_n_205),
        .\state_reg[0] (read_stream_U0_n_83),
        .\state_reg[1] (control_s_axi_U_n_204));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vitis_design_dpa_trace_s2mm_0_write_memory write_memory_U0
       (.D({ap_NS_fsm[81],ap_NS_fsm[7]}),
        .E(write_memory_U0_n_5),
        .ENARDEN(write_memory_U0_n_148),
        .Q({ap_CS_fsm_state157,ap_CS_fsm_state81,ap_CS_fsm_state80,ap_CS_fsm_state7}),
        .\SRL_SIG_reg[0][45] (write_memory_U0_n_156),
        .\SRL_SIG_reg[1][20] (write_memory_U0_n_157),
        .\SRL_SIG_reg[1][34] (write_memory_U0_n_155),
        .\SRL_SIG_reg[1][38] (write_memory_U0_n_154),
        .\SRL_SIG_reg[1][7] (write_memory_U0_n_158),
        .addr110_out(addr110_out),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_done_reg_reg_0({ap_CS_fsm_state4,read_stream_U0_n_18}),
        .ap_idle(ap_idle),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ap_sync_done(ap_sync_done),
        .ap_sync_reg_write_memory_U0_ap_start(ap_sync_reg_write_memory_U0_ap_start),
        .\burst_count_fu_86_reg[5]_0 (fifo_count_dout),
        .count_c_dout(count_c_dout),
        .count_c_empty_n(count_c_empty_n),
        .din(write_memory_U0_m_axi_gmem_0_WDATA),
        .dout_vld_reg(write_memory_U0_n_151),
        .empty_n(empty_n),
        .fifo_count_empty_n(fifo_count_empty_n),
        .fifo_count_full_n(fifo_count_full_n),
        .fifo_data_out_empty_n(fifo_data_out_empty_n),
        .\fifo_data_out_read_reg_142_reg[63] (fifo_data_out_dout),
        .gmem_0_AWREADY(gmem_0_AWREADY),
        .gmem_0_BVALID(gmem_0_BVALID),
        .gmem_0_WREADY(gmem_0_WREADY),
        .in({write_memory_U0_m_axi_gmem_0_AWLEN,write_memory_U0_m_axi_gmem_0_AWADDR}),
        .int_task_ap_done_reg(p_10_in),
        .int_task_ap_done_reg_0(control_s_axi_U_n_7),
        .mOutPtr18_out(\store_unit_0/buff_wdata/mOutPtr18_out ),
        .\out_reg_371_reg[2]_0 (out_r_c_U_n_7),
        .\out_reg_371_reg[63]_0 (out_r_c_dout),
        .p_9_in(p_9_in),
        .pop(pop),
        .pop_2(\store_unit_0/buff_wdata/pop ),
        .pop_dout(pop_dout),
        .push(\store_unit_0/fifo_wreq/push ),
        .push_0(\store_unit_0/buff_wdata/push ),
        .push_1(push),
        .\select_ln60_reg_377[4]_i_15_0 (\SRL_SIG_reg[1]_3 ),
        .\select_ln60_reg_377[4]_i_15_1 (\SRL_SIG_reg[0]_2 ),
        .\select_ln60_reg_377_reg[0]_0 (circular_c_U_n_7),
        .\select_ln60_reg_377_reg[0]_1 (circular_c_U_n_5),
        .task_ap_done(task_ap_done),
        .write_memory_U0_out_r_read(write_memory_U0_out_r_read));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vitis_design_dpa_trace_s2mm_0_write_memory
   (E,
    Q,
    write_memory_U0_out_r_read,
    ap_sync_done,
    in,
    task_ap_done,
    ap_idle,
    push,
    mOutPtr18_out,
    push_0,
    din,
    ENARDEN,
    pop,
    pop_dout,
    dout_vld_reg,
    addr110_out,
    p_9_in,
    \SRL_SIG_reg[1][38] ,
    \SRL_SIG_reg[1][34] ,
    \SRL_SIG_reg[0][45] ,
    \SRL_SIG_reg[1][20] ,
    \SRL_SIG_reg[1][7] ,
    ap_clk,
    ap_rst_n_inv,
    fifo_count_empty_n,
    push_1,
    D,
    gmem_0_BVALID,
    gmem_0_AWREADY,
    int_task_ap_done_reg,
    int_task_ap_done_reg_0,
    gmem_0_WREADY,
    pop_2,
    fifo_data_out_empty_n,
    count_c_empty_n,
    \out_reg_371_reg[2]_0 ,
    empty_n,
    ap_sync_reg_write_memory_U0_ap_start,
    ap_start,
    ap_done_reg_reg_0,
    fifo_count_full_n,
    ap_done_reg,
    \burst_count_fu_86_reg[5]_0 ,
    \select_ln60_reg_377[4]_i_15_0 ,
    \select_ln60_reg_377[4]_i_15_1 ,
    \select_ln60_reg_377_reg[0]_0 ,
    count_c_dout,
    \select_ln60_reg_377_reg[0]_1 ,
    \out_reg_371_reg[63]_0 ,
    \fifo_data_out_read_reg_142_reg[63] );
  output [0:0]E;
  output [3:0]Q;
  output write_memory_U0_out_r_read;
  output ap_sync_done;
  output [66:0]in;
  output task_ap_done;
  output ap_idle;
  output push;
  output mOutPtr18_out;
  output push_0;
  output [63:0]din;
  output ENARDEN;
  output pop;
  output pop_dout;
  output dout_vld_reg;
  output addr110_out;
  output p_9_in;
  output \SRL_SIG_reg[1][38] ;
  output \SRL_SIG_reg[1][34] ;
  output \SRL_SIG_reg[0][45] ;
  output \SRL_SIG_reg[1][20] ;
  output \SRL_SIG_reg[1][7] ;
  input ap_clk;
  input ap_rst_n_inv;
  input fifo_count_empty_n;
  input push_1;
  input [1:0]D;
  input gmem_0_BVALID;
  input gmem_0_AWREADY;
  input [0:0]int_task_ap_done_reg;
  input int_task_ap_done_reg_0;
  input gmem_0_WREADY;
  input pop_2;
  input fifo_data_out_empty_n;
  input count_c_empty_n;
  input \out_reg_371_reg[2]_0 ;
  input empty_n;
  input ap_sync_reg_write_memory_U0_ap_start;
  input ap_start;
  input [1:0]ap_done_reg_reg_0;
  input fifo_count_full_n;
  input ap_done_reg;
  input [5:0]\burst_count_fu_86_reg[5]_0 ;
  input [63:0]\select_ln60_reg_377[4]_i_15_0 ;
  input [63:0]\select_ln60_reg_377[4]_i_15_1 ;
  input \select_ln60_reg_377_reg[0]_0 ;
  input [63:0]count_c_dout;
  input \select_ln60_reg_377_reg[0]_1 ;
  input [61:0]\out_reg_371_reg[63]_0 ;
  input [63:0]\fifo_data_out_read_reg_142_reg[63] ;

  wire [1:0]D;
  wire [0:0]E;
  wire ENARDEN;
  wire [3:0]Q;
  wire \SRL_SIG_reg[0][45] ;
  wire \SRL_SIG_reg[1][20] ;
  wire \SRL_SIG_reg[1][34] ;
  wire \SRL_SIG_reg[1][38] ;
  wire \SRL_SIG_reg[1][7] ;
  wire [63:4]add_ln69_1_fu_292_p2;
  wire [63:3]add_ln77_fu_239_p2;
  wire addr110_out;
  wire \ap_CS_fsm[0]_i_2__0_n_5 ;
  wire \ap_CS_fsm[0]_i_3_n_5 ;
  wire \ap_CS_fsm[0]_i_4_n_5 ;
  wire \ap_CS_fsm[110]_i_10_n_5 ;
  wire \ap_CS_fsm[110]_i_11_n_5 ;
  wire \ap_CS_fsm[110]_i_12_n_5 ;
  wire \ap_CS_fsm[110]_i_13_n_5 ;
  wire \ap_CS_fsm[110]_i_14_n_5 ;
  wire \ap_CS_fsm[110]_i_15_n_5 ;
  wire \ap_CS_fsm[110]_i_16_n_5 ;
  wire \ap_CS_fsm[110]_i_17_n_5 ;
  wire \ap_CS_fsm[110]_i_18_n_5 ;
  wire \ap_CS_fsm[110]_i_19_n_5 ;
  wire \ap_CS_fsm[110]_i_20_n_5 ;
  wire \ap_CS_fsm[110]_i_21_n_5 ;
  wire \ap_CS_fsm[110]_i_22_n_5 ;
  wire \ap_CS_fsm[110]_i_23_n_5 ;
  wire \ap_CS_fsm[110]_i_24_n_5 ;
  wire \ap_CS_fsm[110]_i_25_n_5 ;
  wire \ap_CS_fsm[110]_i_26_n_5 ;
  wire \ap_CS_fsm[110]_i_27_n_5 ;
  wire \ap_CS_fsm[110]_i_28_n_5 ;
  wire \ap_CS_fsm[110]_i_29_n_5 ;
  wire \ap_CS_fsm[110]_i_2_n_5 ;
  wire \ap_CS_fsm[110]_i_30_n_5 ;
  wire \ap_CS_fsm[110]_i_31_n_5 ;
  wire \ap_CS_fsm[110]_i_32_n_5 ;
  wire \ap_CS_fsm[110]_i_33_n_5 ;
  wire \ap_CS_fsm[110]_i_34_n_5 ;
  wire \ap_CS_fsm[110]_i_35_n_5 ;
  wire \ap_CS_fsm[110]_i_36_n_5 ;
  wire \ap_CS_fsm[110]_i_37_n_5 ;
  wire \ap_CS_fsm[110]_i_38_n_5 ;
  wire \ap_CS_fsm[110]_i_39_n_5 ;
  wire \ap_CS_fsm[110]_i_3_n_5 ;
  wire \ap_CS_fsm[110]_i_40_n_5 ;
  wire \ap_CS_fsm[110]_i_41_n_5 ;
  wire \ap_CS_fsm[110]_i_42_n_5 ;
  wire \ap_CS_fsm[110]_i_43_n_5 ;
  wire \ap_CS_fsm[110]_i_44_n_5 ;
  wire \ap_CS_fsm[110]_i_45_n_5 ;
  wire \ap_CS_fsm[110]_i_46_n_5 ;
  wire \ap_CS_fsm[110]_i_4_n_5 ;
  wire \ap_CS_fsm[110]_i_5_n_5 ;
  wire \ap_CS_fsm[110]_i_6_n_5 ;
  wire \ap_CS_fsm[110]_i_7_n_5 ;
  wire \ap_CS_fsm[110]_i_8_n_5 ;
  wire \ap_CS_fsm[110]_i_9_n_5 ;
  wire \ap_CS_fsm[1]_i_10_n_5 ;
  wire \ap_CS_fsm[1]_i_11_n_5 ;
  wire \ap_CS_fsm[1]_i_12_n_5 ;
  wire \ap_CS_fsm[1]_i_13_n_5 ;
  wire \ap_CS_fsm[1]_i_14_n_5 ;
  wire \ap_CS_fsm[1]_i_15_n_5 ;
  wire \ap_CS_fsm[1]_i_16_n_5 ;
  wire \ap_CS_fsm[1]_i_17_n_5 ;
  wire \ap_CS_fsm[1]_i_18_n_5 ;
  wire \ap_CS_fsm[1]_i_19_n_5 ;
  wire \ap_CS_fsm[1]_i_20_n_5 ;
  wire \ap_CS_fsm[1]_i_21_n_5 ;
  wire \ap_CS_fsm[1]_i_22_n_5 ;
  wire \ap_CS_fsm[1]_i_23_n_5 ;
  wire \ap_CS_fsm[1]_i_24_n_5 ;
  wire \ap_CS_fsm[1]_i_25_n_5 ;
  wire \ap_CS_fsm[1]_i_26_n_5 ;
  wire \ap_CS_fsm[1]_i_27_n_5 ;
  wire \ap_CS_fsm[1]_i_28_n_5 ;
  wire \ap_CS_fsm[1]_i_29_n_5 ;
  wire \ap_CS_fsm[1]_i_2__0_n_5 ;
  wire \ap_CS_fsm[1]_i_3_n_5 ;
  wire \ap_CS_fsm[1]_i_4_n_5 ;
  wire \ap_CS_fsm[1]_i_5_n_5 ;
  wire \ap_CS_fsm[1]_i_6_n_5 ;
  wire \ap_CS_fsm[1]_i_7_n_5 ;
  wire \ap_CS_fsm[1]_i_8_n_5 ;
  wire \ap_CS_fsm[1]_i_9_n_5 ;
  wire \ap_CS_fsm[2]_i_2_n_5 ;
  wire \ap_CS_fsm_reg_n_5_[0] ;
  wire \ap_CS_fsm_reg_n_5_[100] ;
  wire \ap_CS_fsm_reg_n_5_[101] ;
  wire \ap_CS_fsm_reg_n_5_[102] ;
  wire \ap_CS_fsm_reg_n_5_[103] ;
  wire \ap_CS_fsm_reg_n_5_[104] ;
  wire \ap_CS_fsm_reg_n_5_[105] ;
  wire \ap_CS_fsm_reg_n_5_[106] ;
  wire \ap_CS_fsm_reg_n_5_[107] ;
  wire \ap_CS_fsm_reg_n_5_[108] ;
  wire \ap_CS_fsm_reg_n_5_[109] ;
  wire \ap_CS_fsm_reg_n_5_[10] ;
  wire \ap_CS_fsm_reg_n_5_[110] ;
  wire \ap_CS_fsm_reg_n_5_[111] ;
  wire \ap_CS_fsm_reg_n_5_[112] ;
  wire \ap_CS_fsm_reg_n_5_[113] ;
  wire \ap_CS_fsm_reg_n_5_[114] ;
  wire \ap_CS_fsm_reg_n_5_[115] ;
  wire \ap_CS_fsm_reg_n_5_[116] ;
  wire \ap_CS_fsm_reg_n_5_[117] ;
  wire \ap_CS_fsm_reg_n_5_[118] ;
  wire \ap_CS_fsm_reg_n_5_[119] ;
  wire \ap_CS_fsm_reg_n_5_[11] ;
  wire \ap_CS_fsm_reg_n_5_[120] ;
  wire \ap_CS_fsm_reg_n_5_[121] ;
  wire \ap_CS_fsm_reg_n_5_[122] ;
  wire \ap_CS_fsm_reg_n_5_[123] ;
  wire \ap_CS_fsm_reg_n_5_[124] ;
  wire \ap_CS_fsm_reg_n_5_[125] ;
  wire \ap_CS_fsm_reg_n_5_[126] ;
  wire \ap_CS_fsm_reg_n_5_[127] ;
  wire \ap_CS_fsm_reg_n_5_[128] ;
  wire \ap_CS_fsm_reg_n_5_[129] ;
  wire \ap_CS_fsm_reg_n_5_[12] ;
  wire \ap_CS_fsm_reg_n_5_[130] ;
  wire \ap_CS_fsm_reg_n_5_[131] ;
  wire \ap_CS_fsm_reg_n_5_[132] ;
  wire \ap_CS_fsm_reg_n_5_[133] ;
  wire \ap_CS_fsm_reg_n_5_[134] ;
  wire \ap_CS_fsm_reg_n_5_[135] ;
  wire \ap_CS_fsm_reg_n_5_[136] ;
  wire \ap_CS_fsm_reg_n_5_[137] ;
  wire \ap_CS_fsm_reg_n_5_[138] ;
  wire \ap_CS_fsm_reg_n_5_[139] ;
  wire \ap_CS_fsm_reg_n_5_[13] ;
  wire \ap_CS_fsm_reg_n_5_[140] ;
  wire \ap_CS_fsm_reg_n_5_[141] ;
  wire \ap_CS_fsm_reg_n_5_[142] ;
  wire \ap_CS_fsm_reg_n_5_[143] ;
  wire \ap_CS_fsm_reg_n_5_[144] ;
  wire \ap_CS_fsm_reg_n_5_[145] ;
  wire \ap_CS_fsm_reg_n_5_[146] ;
  wire \ap_CS_fsm_reg_n_5_[147] ;
  wire \ap_CS_fsm_reg_n_5_[148] ;
  wire \ap_CS_fsm_reg_n_5_[149] ;
  wire \ap_CS_fsm_reg_n_5_[14] ;
  wire \ap_CS_fsm_reg_n_5_[150] ;
  wire \ap_CS_fsm_reg_n_5_[151] ;
  wire \ap_CS_fsm_reg_n_5_[152] ;
  wire \ap_CS_fsm_reg_n_5_[153] ;
  wire \ap_CS_fsm_reg_n_5_[154] ;
  wire \ap_CS_fsm_reg_n_5_[155] ;
  wire \ap_CS_fsm_reg_n_5_[15] ;
  wire \ap_CS_fsm_reg_n_5_[16] ;
  wire \ap_CS_fsm_reg_n_5_[17] ;
  wire \ap_CS_fsm_reg_n_5_[18] ;
  wire \ap_CS_fsm_reg_n_5_[19] ;
  wire \ap_CS_fsm_reg_n_5_[20] ;
  wire \ap_CS_fsm_reg_n_5_[21] ;
  wire \ap_CS_fsm_reg_n_5_[22] ;
  wire \ap_CS_fsm_reg_n_5_[23] ;
  wire \ap_CS_fsm_reg_n_5_[24] ;
  wire \ap_CS_fsm_reg_n_5_[25] ;
  wire \ap_CS_fsm_reg_n_5_[26] ;
  wire \ap_CS_fsm_reg_n_5_[27] ;
  wire \ap_CS_fsm_reg_n_5_[28] ;
  wire \ap_CS_fsm_reg_n_5_[29] ;
  wire \ap_CS_fsm_reg_n_5_[30] ;
  wire \ap_CS_fsm_reg_n_5_[31] ;
  wire \ap_CS_fsm_reg_n_5_[32] ;
  wire \ap_CS_fsm_reg_n_5_[33] ;
  wire \ap_CS_fsm_reg_n_5_[34] ;
  wire \ap_CS_fsm_reg_n_5_[35] ;
  wire \ap_CS_fsm_reg_n_5_[36] ;
  wire \ap_CS_fsm_reg_n_5_[37] ;
  wire \ap_CS_fsm_reg_n_5_[38] ;
  wire \ap_CS_fsm_reg_n_5_[39] ;
  wire \ap_CS_fsm_reg_n_5_[40] ;
  wire \ap_CS_fsm_reg_n_5_[41] ;
  wire \ap_CS_fsm_reg_n_5_[42] ;
  wire \ap_CS_fsm_reg_n_5_[43] ;
  wire \ap_CS_fsm_reg_n_5_[44] ;
  wire \ap_CS_fsm_reg_n_5_[45] ;
  wire \ap_CS_fsm_reg_n_5_[46] ;
  wire \ap_CS_fsm_reg_n_5_[47] ;
  wire \ap_CS_fsm_reg_n_5_[48] ;
  wire \ap_CS_fsm_reg_n_5_[49] ;
  wire \ap_CS_fsm_reg_n_5_[50] ;
  wire \ap_CS_fsm_reg_n_5_[51] ;
  wire \ap_CS_fsm_reg_n_5_[52] ;
  wire \ap_CS_fsm_reg_n_5_[53] ;
  wire \ap_CS_fsm_reg_n_5_[54] ;
  wire \ap_CS_fsm_reg_n_5_[55] ;
  wire \ap_CS_fsm_reg_n_5_[56] ;
  wire \ap_CS_fsm_reg_n_5_[57] ;
  wire \ap_CS_fsm_reg_n_5_[58] ;
  wire \ap_CS_fsm_reg_n_5_[59] ;
  wire \ap_CS_fsm_reg_n_5_[60] ;
  wire \ap_CS_fsm_reg_n_5_[61] ;
  wire \ap_CS_fsm_reg_n_5_[62] ;
  wire \ap_CS_fsm_reg_n_5_[63] ;
  wire \ap_CS_fsm_reg_n_5_[64] ;
  wire \ap_CS_fsm_reg_n_5_[65] ;
  wire \ap_CS_fsm_reg_n_5_[66] ;
  wire \ap_CS_fsm_reg_n_5_[67] ;
  wire \ap_CS_fsm_reg_n_5_[68] ;
  wire \ap_CS_fsm_reg_n_5_[69] ;
  wire \ap_CS_fsm_reg_n_5_[70] ;
  wire \ap_CS_fsm_reg_n_5_[71] ;
  wire \ap_CS_fsm_reg_n_5_[72] ;
  wire \ap_CS_fsm_reg_n_5_[73] ;
  wire \ap_CS_fsm_reg_n_5_[74] ;
  wire \ap_CS_fsm_reg_n_5_[75] ;
  wire \ap_CS_fsm_reg_n_5_[76] ;
  wire \ap_CS_fsm_reg_n_5_[77] ;
  wire \ap_CS_fsm_reg_n_5_[78] ;
  wire \ap_CS_fsm_reg_n_5_[7] ;
  wire \ap_CS_fsm_reg_n_5_[83] ;
  wire \ap_CS_fsm_reg_n_5_[84] ;
  wire \ap_CS_fsm_reg_n_5_[85] ;
  wire \ap_CS_fsm_reg_n_5_[86] ;
  wire \ap_CS_fsm_reg_n_5_[87] ;
  wire \ap_CS_fsm_reg_n_5_[88] ;
  wire \ap_CS_fsm_reg_n_5_[89] ;
  wire \ap_CS_fsm_reg_n_5_[8] ;
  wire \ap_CS_fsm_reg_n_5_[90] ;
  wire \ap_CS_fsm_reg_n_5_[91] ;
  wire \ap_CS_fsm_reg_n_5_[92] ;
  wire \ap_CS_fsm_reg_n_5_[93] ;
  wire \ap_CS_fsm_reg_n_5_[94] ;
  wire \ap_CS_fsm_reg_n_5_[95] ;
  wire \ap_CS_fsm_reg_n_5_[96] ;
  wire \ap_CS_fsm_reg_n_5_[97] ;
  wire \ap_CS_fsm_reg_n_5_[98] ;
  wire \ap_CS_fsm_reg_n_5_[99] ;
  wire \ap_CS_fsm_reg_n_5_[9] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state82;
  wire ap_CS_fsm_state83;
  wire [156:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_0;
  wire ap_done_reg_i_1__0_n_5;
  wire [1:0]ap_done_reg_reg_0;
  wire ap_idle;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_done;
  wire ap_sync_reg_write_memory_U0_ap_start;
  wire [5:0]burst_count_1_reg_382;
  wire [5:0]burst_count_fu_86;
  wire [5:0]\burst_count_fu_86_reg[5]_0 ;
  wire [63:0]count_c_dout;
  wire count_c_empty_n;
  wire [63:0]din;
  wire dout_vld_reg;
  wire empty_n;
  wire fifo_count_empty_n;
  wire fifo_count_full_n;
  wire fifo_data_out_empty_n;
  wire [63:0]fifo_data_out_read_reg_138;
  wire [63:0]\fifo_data_out_read_reg_142_reg[63] ;
  wire gmem_0_AWREADY;
  wire gmem_0_BVALID;
  wire gmem_0_WREADY;
  wire grp_write_memory_Pipeline_Burst_fu_133_ap_start_reg;
  wire grp_write_memory_Pipeline_Burst_fu_133_n_5;
  wire grp_write_memory_Pipeline_Burst_fu_133_n_6;
  wire grp_write_memory_Pipeline_Burst_fu_133_n_9;
  wire grp_write_memory_Pipeline_Flush_fu_142_ap_start_reg;
  wire grp_write_memory_Pipeline_Flush_fu_142_n_5;
  wire icmp_ln65_fu_214_p2;
  wire [66:0]in;
  wire [0:0]int_task_ap_done_reg;
  wire int_task_ap_done_reg_0;
  wire mOutPtr18_out;
  wire mem_reg_bram_0_i_69_n_5;
  wire offset_1_reg_391;
  wire \offset_1_reg_391_reg[63]_i_10_n_5 ;
  wire \offset_1_reg_391_reg[63]_i_10_n_6 ;
  wire \offset_1_reg_391_reg[63]_i_10_n_7 ;
  wire \offset_1_reg_391_reg[63]_i_10_n_8 ;
  wire \offset_1_reg_391_reg[63]_i_11_n_5 ;
  wire \offset_1_reg_391_reg[63]_i_11_n_6 ;
  wire \offset_1_reg_391_reg[63]_i_11_n_7 ;
  wire \offset_1_reg_391_reg[63]_i_11_n_8 ;
  wire \offset_1_reg_391_reg[63]_i_12_n_5 ;
  wire \offset_1_reg_391_reg[63]_i_12_n_6 ;
  wire \offset_1_reg_391_reg[63]_i_12_n_7 ;
  wire \offset_1_reg_391_reg[63]_i_12_n_8 ;
  wire \offset_1_reg_391_reg[63]_i_13_n_5 ;
  wire \offset_1_reg_391_reg[63]_i_13_n_6 ;
  wire \offset_1_reg_391_reg[63]_i_13_n_7 ;
  wire \offset_1_reg_391_reg[63]_i_13_n_8 ;
  wire \offset_1_reg_391_reg[63]_i_14_n_5 ;
  wire \offset_1_reg_391_reg[63]_i_14_n_6 ;
  wire \offset_1_reg_391_reg[63]_i_14_n_7 ;
  wire \offset_1_reg_391_reg[63]_i_14_n_8 ;
  wire \offset_1_reg_391_reg[63]_i_15_n_5 ;
  wire \offset_1_reg_391_reg[63]_i_15_n_6 ;
  wire \offset_1_reg_391_reg[63]_i_15_n_7 ;
  wire \offset_1_reg_391_reg[63]_i_15_n_8 ;
  wire \offset_1_reg_391_reg[63]_i_16_n_5 ;
  wire \offset_1_reg_391_reg[63]_i_16_n_6 ;
  wire \offset_1_reg_391_reg[63]_i_16_n_7 ;
  wire \offset_1_reg_391_reg[63]_i_16_n_8 ;
  wire \offset_1_reg_391_reg[63]_i_17_n_5 ;
  wire \offset_1_reg_391_reg[63]_i_17_n_6 ;
  wire \offset_1_reg_391_reg[63]_i_17_n_7 ;
  wire \offset_1_reg_391_reg[63]_i_17_n_8 ;
  wire \offset_1_reg_391_reg[63]_i_18_n_5 ;
  wire \offset_1_reg_391_reg[63]_i_18_n_6 ;
  wire \offset_1_reg_391_reg[63]_i_18_n_7 ;
  wire \offset_1_reg_391_reg[63]_i_18_n_8 ;
  wire \offset_1_reg_391_reg[63]_i_19_n_5 ;
  wire \offset_1_reg_391_reg[63]_i_19_n_6 ;
  wire \offset_1_reg_391_reg[63]_i_19_n_7 ;
  wire \offset_1_reg_391_reg[63]_i_19_n_8 ;
  wire \offset_1_reg_391_reg[63]_i_20_n_5 ;
  wire \offset_1_reg_391_reg[63]_i_20_n_6 ;
  wire \offset_1_reg_391_reg[63]_i_20_n_7 ;
  wire \offset_1_reg_391_reg[63]_i_20_n_8 ;
  wire \offset_1_reg_391_reg[63]_i_21_n_5 ;
  wire \offset_1_reg_391_reg[63]_i_21_n_6 ;
  wire \offset_1_reg_391_reg[63]_i_21_n_7 ;
  wire \offset_1_reg_391_reg[63]_i_21_n_8 ;
  wire \offset_1_reg_391_reg[63]_i_22_n_5 ;
  wire \offset_1_reg_391_reg[63]_i_22_n_6 ;
  wire \offset_1_reg_391_reg[63]_i_22_n_7 ;
  wire \offset_1_reg_391_reg[63]_i_22_n_8 ;
  wire \offset_1_reg_391_reg[63]_i_23_n_5 ;
  wire \offset_1_reg_391_reg[63]_i_23_n_6 ;
  wire \offset_1_reg_391_reg[63]_i_23_n_7 ;
  wire \offset_1_reg_391_reg[63]_i_23_n_8 ;
  wire \offset_1_reg_391_reg[63]_i_24_n_5 ;
  wire \offset_1_reg_391_reg[63]_i_24_n_6 ;
  wire \offset_1_reg_391_reg[63]_i_24_n_7 ;
  wire \offset_1_reg_391_reg[63]_i_24_n_8 ;
  wire \offset_1_reg_391_reg[63]_i_25_n_5 ;
  wire \offset_1_reg_391_reg[63]_i_25_n_6 ;
  wire \offset_1_reg_391_reg[63]_i_25_n_7 ;
  wire \offset_1_reg_391_reg[63]_i_25_n_8 ;
  wire \offset_1_reg_391_reg[63]_i_26_n_5 ;
  wire \offset_1_reg_391_reg[63]_i_26_n_6 ;
  wire \offset_1_reg_391_reg[63]_i_26_n_7 ;
  wire \offset_1_reg_391_reg[63]_i_26_n_8 ;
  wire \offset_1_reg_391_reg[63]_i_27_n_5 ;
  wire \offset_1_reg_391_reg[63]_i_27_n_6 ;
  wire \offset_1_reg_391_reg[63]_i_27_n_7 ;
  wire \offset_1_reg_391_reg[63]_i_27_n_8 ;
  wire \offset_1_reg_391_reg[63]_i_28_n_5 ;
  wire \offset_1_reg_391_reg[63]_i_28_n_6 ;
  wire \offset_1_reg_391_reg[63]_i_28_n_7 ;
  wire \offset_1_reg_391_reg[63]_i_28_n_8 ;
  wire \offset_1_reg_391_reg[63]_i_29_n_5 ;
  wire \offset_1_reg_391_reg[63]_i_29_n_6 ;
  wire \offset_1_reg_391_reg[63]_i_29_n_7 ;
  wire \offset_1_reg_391_reg[63]_i_29_n_8 ;
  wire \offset_1_reg_391_reg[63]_i_2_n_5 ;
  wire \offset_1_reg_391_reg[63]_i_2_n_6 ;
  wire \offset_1_reg_391_reg[63]_i_2_n_7 ;
  wire \offset_1_reg_391_reg[63]_i_30_n_5 ;
  wire \offset_1_reg_391_reg[63]_i_30_n_6 ;
  wire \offset_1_reg_391_reg[63]_i_30_n_7 ;
  wire \offset_1_reg_391_reg[63]_i_30_n_8 ;
  wire \offset_1_reg_391_reg[63]_i_31_n_5 ;
  wire \offset_1_reg_391_reg[63]_i_31_n_6 ;
  wire \offset_1_reg_391_reg[63]_i_31_n_7 ;
  wire \offset_1_reg_391_reg[63]_i_31_n_8 ;
  wire \offset_1_reg_391_reg[63]_i_32_n_5 ;
  wire \offset_1_reg_391_reg[63]_i_32_n_6 ;
  wire \offset_1_reg_391_reg[63]_i_32_n_7 ;
  wire \offset_1_reg_391_reg[63]_i_32_n_8 ;
  wire \offset_1_reg_391_reg[63]_i_33_n_5 ;
  wire \offset_1_reg_391_reg[63]_i_33_n_6 ;
  wire \offset_1_reg_391_reg[63]_i_33_n_7 ;
  wire \offset_1_reg_391_reg[63]_i_33_n_8 ;
  wire \offset_1_reg_391_reg[63]_i_34_n_5 ;
  wire \offset_1_reg_391_reg[63]_i_34_n_6 ;
  wire \offset_1_reg_391_reg[63]_i_34_n_7 ;
  wire \offset_1_reg_391_reg[63]_i_34_n_8 ;
  wire \offset_1_reg_391_reg[63]_i_35_n_5 ;
  wire \offset_1_reg_391_reg[63]_i_35_n_6 ;
  wire \offset_1_reg_391_reg[63]_i_35_n_7 ;
  wire \offset_1_reg_391_reg[63]_i_35_n_8 ;
  wire \offset_1_reg_391_reg[63]_i_36_n_5 ;
  wire \offset_1_reg_391_reg[63]_i_36_n_6 ;
  wire \offset_1_reg_391_reg[63]_i_36_n_7 ;
  wire \offset_1_reg_391_reg[63]_i_36_n_8 ;
  wire \offset_1_reg_391_reg[63]_i_37_n_5 ;
  wire \offset_1_reg_391_reg[63]_i_37_n_6 ;
  wire \offset_1_reg_391_reg[63]_i_37_n_7 ;
  wire \offset_1_reg_391_reg[63]_i_37_n_8 ;
  wire \offset_1_reg_391_reg[63]_i_3_n_5 ;
  wire \offset_1_reg_391_reg[63]_i_3_n_6 ;
  wire \offset_1_reg_391_reg[63]_i_3_n_7 ;
  wire \offset_1_reg_391_reg[63]_i_3_n_8 ;
  wire \offset_1_reg_391_reg[63]_i_4_n_5 ;
  wire \offset_1_reg_391_reg[63]_i_4_n_6 ;
  wire \offset_1_reg_391_reg[63]_i_4_n_7 ;
  wire \offset_1_reg_391_reg[63]_i_4_n_8 ;
  wire \offset_1_reg_391_reg[63]_i_5_n_5 ;
  wire \offset_1_reg_391_reg[63]_i_5_n_6 ;
  wire \offset_1_reg_391_reg[63]_i_5_n_7 ;
  wire \offset_1_reg_391_reg[63]_i_5_n_8 ;
  wire \offset_1_reg_391_reg[63]_i_6_n_5 ;
  wire \offset_1_reg_391_reg[63]_i_6_n_6 ;
  wire \offset_1_reg_391_reg[63]_i_6_n_7 ;
  wire \offset_1_reg_391_reg[63]_i_6_n_8 ;
  wire \offset_1_reg_391_reg[63]_i_7_n_5 ;
  wire \offset_1_reg_391_reg[63]_i_7_n_6 ;
  wire \offset_1_reg_391_reg[63]_i_7_n_7 ;
  wire \offset_1_reg_391_reg[63]_i_7_n_8 ;
  wire \offset_1_reg_391_reg[63]_i_8_n_5 ;
  wire \offset_1_reg_391_reg[63]_i_8_n_6 ;
  wire \offset_1_reg_391_reg[63]_i_8_n_7 ;
  wire \offset_1_reg_391_reg[63]_i_8_n_8 ;
  wire \offset_1_reg_391_reg[63]_i_9_n_5 ;
  wire \offset_1_reg_391_reg[63]_i_9_n_6 ;
  wire \offset_1_reg_391_reg[63]_i_9_n_7 ;
  wire \offset_1_reg_391_reg[63]_i_9_n_8 ;
  wire \offset_1_reg_391_reg_n_5_[61] ;
  wire \offset_1_reg_391_reg_n_5_[62] ;
  wire \offset_1_reg_391_reg_n_5_[63] ;
  wire \offset_fu_90_reg[10]_i_1_n_5 ;
  wire \offset_fu_90_reg[10]_i_1_n_7 ;
  wire \offset_fu_90_reg[10]_i_1_n_8 ;
  wire \offset_fu_90_reg[11]_i_1_n_5 ;
  wire \offset_fu_90_reg[11]_i_1_n_7 ;
  wire \offset_fu_90_reg[11]_i_1_n_8 ;
  wire \offset_fu_90_reg[12]_i_1_n_5 ;
  wire \offset_fu_90_reg[12]_i_1_n_7 ;
  wire \offset_fu_90_reg[12]_i_1_n_8 ;
  wire \offset_fu_90_reg[12]_i_2_n_5 ;
  wire \offset_fu_90_reg[12]_i_2_n_6 ;
  wire \offset_fu_90_reg[12]_i_2_n_7 ;
  wire \offset_fu_90_reg[12]_i_2_n_8 ;
  wire \offset_fu_90_reg[13]_i_1_n_5 ;
  wire \offset_fu_90_reg[13]_i_1_n_7 ;
  wire \offset_fu_90_reg[13]_i_1_n_8 ;
  wire \offset_fu_90_reg[14]_i_1_n_5 ;
  wire \offset_fu_90_reg[14]_i_1_n_7 ;
  wire \offset_fu_90_reg[14]_i_1_n_8 ;
  wire \offset_fu_90_reg[15]_i_1_n_5 ;
  wire \offset_fu_90_reg[15]_i_1_n_7 ;
  wire \offset_fu_90_reg[15]_i_1_n_8 ;
  wire \offset_fu_90_reg[16]_i_1_n_5 ;
  wire \offset_fu_90_reg[16]_i_1_n_7 ;
  wire \offset_fu_90_reg[16]_i_1_n_8 ;
  wire \offset_fu_90_reg[17]_i_1_n_5 ;
  wire \offset_fu_90_reg[17]_i_1_n_7 ;
  wire \offset_fu_90_reg[17]_i_1_n_8 ;
  wire \offset_fu_90_reg[18]_i_1_n_5 ;
  wire \offset_fu_90_reg[18]_i_1_n_7 ;
  wire \offset_fu_90_reg[18]_i_1_n_8 ;
  wire \offset_fu_90_reg[19]_i_1_n_5 ;
  wire \offset_fu_90_reg[19]_i_1_n_7 ;
  wire \offset_fu_90_reg[19]_i_1_n_8 ;
  wire \offset_fu_90_reg[20]_i_1_n_5 ;
  wire \offset_fu_90_reg[20]_i_1_n_7 ;
  wire \offset_fu_90_reg[20]_i_1_n_8 ;
  wire \offset_fu_90_reg[20]_i_2_n_5 ;
  wire \offset_fu_90_reg[20]_i_2_n_6 ;
  wire \offset_fu_90_reg[20]_i_2_n_7 ;
  wire \offset_fu_90_reg[20]_i_2_n_8 ;
  wire \offset_fu_90_reg[21]_i_1_n_5 ;
  wire \offset_fu_90_reg[21]_i_1_n_7 ;
  wire \offset_fu_90_reg[21]_i_1_n_8 ;
  wire \offset_fu_90_reg[22]_i_1_n_5 ;
  wire \offset_fu_90_reg[22]_i_1_n_7 ;
  wire \offset_fu_90_reg[22]_i_1_n_8 ;
  wire \offset_fu_90_reg[23]_i_1_n_5 ;
  wire \offset_fu_90_reg[23]_i_1_n_7 ;
  wire \offset_fu_90_reg[23]_i_1_n_8 ;
  wire \offset_fu_90_reg[24]_i_1_n_5 ;
  wire \offset_fu_90_reg[24]_i_1_n_7 ;
  wire \offset_fu_90_reg[24]_i_1_n_8 ;
  wire \offset_fu_90_reg[25]_i_1_n_5 ;
  wire \offset_fu_90_reg[25]_i_1_n_7 ;
  wire \offset_fu_90_reg[25]_i_1_n_8 ;
  wire \offset_fu_90_reg[26]_i_1_n_5 ;
  wire \offset_fu_90_reg[26]_i_1_n_7 ;
  wire \offset_fu_90_reg[26]_i_1_n_8 ;
  wire \offset_fu_90_reg[27]_i_1_n_5 ;
  wire \offset_fu_90_reg[27]_i_1_n_7 ;
  wire \offset_fu_90_reg[27]_i_1_n_8 ;
  wire \offset_fu_90_reg[28]_i_1_n_5 ;
  wire \offset_fu_90_reg[28]_i_1_n_7 ;
  wire \offset_fu_90_reg[28]_i_1_n_8 ;
  wire \offset_fu_90_reg[28]_i_2_n_5 ;
  wire \offset_fu_90_reg[28]_i_2_n_6 ;
  wire \offset_fu_90_reg[28]_i_2_n_7 ;
  wire \offset_fu_90_reg[28]_i_2_n_8 ;
  wire \offset_fu_90_reg[29]_i_1_n_5 ;
  wire \offset_fu_90_reg[29]_i_1_n_7 ;
  wire \offset_fu_90_reg[29]_i_1_n_8 ;
  wire \offset_fu_90_reg[30]_i_1_n_5 ;
  wire \offset_fu_90_reg[30]_i_1_n_7 ;
  wire \offset_fu_90_reg[30]_i_1_n_8 ;
  wire \offset_fu_90_reg[31]_i_1_n_5 ;
  wire \offset_fu_90_reg[31]_i_1_n_7 ;
  wire \offset_fu_90_reg[31]_i_1_n_8 ;
  wire \offset_fu_90_reg[32]_i_1_n_5 ;
  wire \offset_fu_90_reg[32]_i_1_n_7 ;
  wire \offset_fu_90_reg[32]_i_1_n_8 ;
  wire \offset_fu_90_reg[33]_i_1_n_5 ;
  wire \offset_fu_90_reg[33]_i_1_n_7 ;
  wire \offset_fu_90_reg[33]_i_1_n_8 ;
  wire \offset_fu_90_reg[34]_i_1_n_5 ;
  wire \offset_fu_90_reg[34]_i_1_n_7 ;
  wire \offset_fu_90_reg[34]_i_1_n_8 ;
  wire \offset_fu_90_reg[35]_i_1_n_5 ;
  wire \offset_fu_90_reg[35]_i_1_n_7 ;
  wire \offset_fu_90_reg[35]_i_1_n_8 ;
  wire \offset_fu_90_reg[36]_i_1_n_5 ;
  wire \offset_fu_90_reg[36]_i_1_n_7 ;
  wire \offset_fu_90_reg[36]_i_1_n_8 ;
  wire \offset_fu_90_reg[36]_i_2_n_5 ;
  wire \offset_fu_90_reg[36]_i_2_n_6 ;
  wire \offset_fu_90_reg[36]_i_2_n_7 ;
  wire \offset_fu_90_reg[36]_i_2_n_8 ;
  wire \offset_fu_90_reg[37]_i_1_n_5 ;
  wire \offset_fu_90_reg[37]_i_1_n_7 ;
  wire \offset_fu_90_reg[37]_i_1_n_8 ;
  wire \offset_fu_90_reg[38]_i_1_n_5 ;
  wire \offset_fu_90_reg[38]_i_1_n_7 ;
  wire \offset_fu_90_reg[38]_i_1_n_8 ;
  wire \offset_fu_90_reg[39]_i_1_n_5 ;
  wire \offset_fu_90_reg[39]_i_1_n_7 ;
  wire \offset_fu_90_reg[39]_i_1_n_8 ;
  wire \offset_fu_90_reg[40]_i_1_n_5 ;
  wire \offset_fu_90_reg[40]_i_1_n_7 ;
  wire \offset_fu_90_reg[40]_i_1_n_8 ;
  wire \offset_fu_90_reg[41]_i_1_n_5 ;
  wire \offset_fu_90_reg[41]_i_1_n_7 ;
  wire \offset_fu_90_reg[41]_i_1_n_8 ;
  wire \offset_fu_90_reg[42]_i_1_n_5 ;
  wire \offset_fu_90_reg[42]_i_1_n_7 ;
  wire \offset_fu_90_reg[42]_i_1_n_8 ;
  wire \offset_fu_90_reg[43]_i_1_n_5 ;
  wire \offset_fu_90_reg[43]_i_1_n_7 ;
  wire \offset_fu_90_reg[43]_i_1_n_8 ;
  wire \offset_fu_90_reg[44]_i_1_n_5 ;
  wire \offset_fu_90_reg[44]_i_1_n_7 ;
  wire \offset_fu_90_reg[44]_i_1_n_8 ;
  wire \offset_fu_90_reg[44]_i_2_n_5 ;
  wire \offset_fu_90_reg[44]_i_2_n_6 ;
  wire \offset_fu_90_reg[44]_i_2_n_7 ;
  wire \offset_fu_90_reg[44]_i_2_n_8 ;
  wire \offset_fu_90_reg[45]_i_1_n_5 ;
  wire \offset_fu_90_reg[45]_i_1_n_7 ;
  wire \offset_fu_90_reg[45]_i_1_n_8 ;
  wire \offset_fu_90_reg[46]_i_1_n_5 ;
  wire \offset_fu_90_reg[46]_i_1_n_7 ;
  wire \offset_fu_90_reg[46]_i_1_n_8 ;
  wire \offset_fu_90_reg[47]_i_1_n_5 ;
  wire \offset_fu_90_reg[47]_i_1_n_7 ;
  wire \offset_fu_90_reg[47]_i_1_n_8 ;
  wire \offset_fu_90_reg[48]_i_1_n_5 ;
  wire \offset_fu_90_reg[48]_i_1_n_7 ;
  wire \offset_fu_90_reg[48]_i_1_n_8 ;
  wire \offset_fu_90_reg[49]_i_1_n_5 ;
  wire \offset_fu_90_reg[49]_i_1_n_7 ;
  wire \offset_fu_90_reg[49]_i_1_n_8 ;
  wire \offset_fu_90_reg[4]_i_1_n_5 ;
  wire \offset_fu_90_reg[4]_i_1_n_7 ;
  wire \offset_fu_90_reg[4]_i_1_n_8 ;
  wire \offset_fu_90_reg[50]_i_1_n_5 ;
  wire \offset_fu_90_reg[50]_i_1_n_7 ;
  wire \offset_fu_90_reg[50]_i_1_n_8 ;
  wire \offset_fu_90_reg[51]_i_1_n_5 ;
  wire \offset_fu_90_reg[51]_i_1_n_7 ;
  wire \offset_fu_90_reg[51]_i_1_n_8 ;
  wire \offset_fu_90_reg[52]_i_1_n_5 ;
  wire \offset_fu_90_reg[52]_i_1_n_7 ;
  wire \offset_fu_90_reg[52]_i_1_n_8 ;
  wire \offset_fu_90_reg[52]_i_2_n_5 ;
  wire \offset_fu_90_reg[52]_i_2_n_6 ;
  wire \offset_fu_90_reg[52]_i_2_n_7 ;
  wire \offset_fu_90_reg[52]_i_2_n_8 ;
  wire \offset_fu_90_reg[53]_i_1_n_5 ;
  wire \offset_fu_90_reg[53]_i_1_n_7 ;
  wire \offset_fu_90_reg[53]_i_1_n_8 ;
  wire \offset_fu_90_reg[54]_i_1_n_5 ;
  wire \offset_fu_90_reg[54]_i_1_n_7 ;
  wire \offset_fu_90_reg[54]_i_1_n_8 ;
  wire \offset_fu_90_reg[55]_i_1_n_5 ;
  wire \offset_fu_90_reg[55]_i_1_n_7 ;
  wire \offset_fu_90_reg[55]_i_1_n_8 ;
  wire \offset_fu_90_reg[56]_i_1_n_5 ;
  wire \offset_fu_90_reg[56]_i_1_n_7 ;
  wire \offset_fu_90_reg[56]_i_1_n_8 ;
  wire \offset_fu_90_reg[57]_i_1_n_5 ;
  wire \offset_fu_90_reg[57]_i_1_n_7 ;
  wire \offset_fu_90_reg[57]_i_1_n_8 ;
  wire \offset_fu_90_reg[58]_i_1_n_5 ;
  wire \offset_fu_90_reg[58]_i_1_n_7 ;
  wire \offset_fu_90_reg[58]_i_1_n_8 ;
  wire \offset_fu_90_reg[59]_i_1_n_5 ;
  wire \offset_fu_90_reg[59]_i_1_n_7 ;
  wire \offset_fu_90_reg[59]_i_1_n_8 ;
  wire \offset_fu_90_reg[5]_i_1_n_5 ;
  wire \offset_fu_90_reg[5]_i_1_n_7 ;
  wire \offset_fu_90_reg[5]_i_1_n_8 ;
  wire \offset_fu_90_reg[60]_i_1_n_5 ;
  wire \offset_fu_90_reg[60]_i_1_n_7 ;
  wire \offset_fu_90_reg[60]_i_1_n_8 ;
  wire \offset_fu_90_reg[60]_i_2_n_5 ;
  wire \offset_fu_90_reg[60]_i_2_n_6 ;
  wire \offset_fu_90_reg[60]_i_2_n_7 ;
  wire \offset_fu_90_reg[60]_i_2_n_8 ;
  wire \offset_fu_90_reg[61]_i_1_n_5 ;
  wire \offset_fu_90_reg[61]_i_1_n_7 ;
  wire \offset_fu_90_reg[61]_i_1_n_8 ;
  wire \offset_fu_90_reg[62]_i_1_n_5 ;
  wire \offset_fu_90_reg[62]_i_1_n_7 ;
  wire \offset_fu_90_reg[62]_i_1_n_8 ;
  wire \offset_fu_90_reg[62]_i_2_n_5 ;
  wire \offset_fu_90_reg[62]_i_2_n_6 ;
  wire \offset_fu_90_reg[63]_i_1_n_5 ;
  wire \offset_fu_90_reg[63]_i_1_n_7 ;
  wire \offset_fu_90_reg[63]_i_1_n_8 ;
  wire \offset_fu_90_reg[6]_i_1_n_5 ;
  wire \offset_fu_90_reg[6]_i_1_n_7 ;
  wire \offset_fu_90_reg[6]_i_1_n_8 ;
  wire \offset_fu_90_reg[7]_i_1_n_5 ;
  wire \offset_fu_90_reg[7]_i_1_n_7 ;
  wire \offset_fu_90_reg[7]_i_1_n_8 ;
  wire \offset_fu_90_reg[8]_i_1_n_5 ;
  wire \offset_fu_90_reg[8]_i_1_n_7 ;
  wire \offset_fu_90_reg[8]_i_1_n_8 ;
  wire \offset_fu_90_reg[9]_i_1_n_5 ;
  wire \offset_fu_90_reg[9]_i_1_n_7 ;
  wire \offset_fu_90_reg[9]_i_1_n_8 ;
  wire \offset_fu_90_reg_n_5_[61] ;
  wire \offset_fu_90_reg_n_5_[62] ;
  wire \offset_fu_90_reg_n_5_[63] ;
  wire [63:2]out_reg_371;
  wire \out_reg_371_reg[2]_0 ;
  wire [61:0]\out_reg_371_reg[63]_0 ;
  wire [60:0]p_0_in;
  wire p_9_in;
  wire pop;
  wire pop_2;
  wire pop_dout;
  wire push;
  wire push_0;
  wire push_1;
  wire [63:0]select_ln60_reg_377;
  wire \select_ln60_reg_377[4]_i_10_n_5 ;
  wire \select_ln60_reg_377[4]_i_11_n_5 ;
  wire \select_ln60_reg_377[4]_i_12_n_5 ;
  wire \select_ln60_reg_377[4]_i_13_n_5 ;
  wire \select_ln60_reg_377[4]_i_14_n_5 ;
  wire [63:0]\select_ln60_reg_377[4]_i_15_0 ;
  wire [63:0]\select_ln60_reg_377[4]_i_15_1 ;
  wire \select_ln60_reg_377[4]_i_15_n_5 ;
  wire \select_ln60_reg_377[4]_i_16_n_5 ;
  wire \select_ln60_reg_377[4]_i_17_n_5 ;
  wire \select_ln60_reg_377[4]_i_18_n_5 ;
  wire \select_ln60_reg_377[4]_i_19_n_5 ;
  wire \select_ln60_reg_377[4]_i_20_n_5 ;
  wire \select_ln60_reg_377[4]_i_21_n_5 ;
  wire \select_ln60_reg_377[4]_i_22_n_5 ;
  wire \select_ln60_reg_377[4]_i_23_n_5 ;
  wire \select_ln60_reg_377[4]_i_24_n_5 ;
  wire \select_ln60_reg_377[4]_i_25_n_5 ;
  wire \select_ln60_reg_377[4]_i_26_n_5 ;
  wire \select_ln60_reg_377[4]_i_27_n_5 ;
  wire \select_ln60_reg_377[4]_i_28_n_5 ;
  wire \select_ln60_reg_377[4]_i_29_n_5 ;
  wire \select_ln60_reg_377[4]_i_30_n_5 ;
  wire \select_ln60_reg_377[4]_i_31_n_5 ;
  wire \select_ln60_reg_377[4]_i_32_n_5 ;
  wire \select_ln60_reg_377[4]_i_33_n_5 ;
  wire \select_ln60_reg_377[4]_i_34_n_5 ;
  wire \select_ln60_reg_377[4]_i_35_n_5 ;
  wire \select_ln60_reg_377[4]_i_36_n_5 ;
  wire \select_ln60_reg_377[4]_i_37_n_5 ;
  wire \select_ln60_reg_377[4]_i_38_n_5 ;
  wire \select_ln60_reg_377[4]_i_8_n_5 ;
  wire \select_ln60_reg_377[4]_i_9_n_5 ;
  wire \select_ln60_reg_377_reg[0]_0 ;
  wire \select_ln60_reg_377_reg[0]_1 ;
  wire [63:3]shl_ln69_fu_272_p2;
  wire [63:3]shl_ln77_fu_233_p2;
  wire task_ap_done;
  wire [60:0]trunc_ln1_reg_397;
  wire \trunc_ln1_reg_397_reg[0]_i_1_n_5 ;
  wire \trunc_ln1_reg_397_reg[0]_i_1_n_7 ;
  wire \trunc_ln1_reg_397_reg[0]_i_1_n_8 ;
  wire \trunc_ln1_reg_397_reg[0]_i_2_n_5 ;
  wire \trunc_ln1_reg_397_reg[0]_i_2_n_6 ;
  wire \trunc_ln1_reg_397_reg[0]_i_2_n_7 ;
  wire \trunc_ln1_reg_397_reg[0]_i_2_n_8 ;
  wire \trunc_ln1_reg_397_reg[10]_i_1_n_5 ;
  wire \trunc_ln1_reg_397_reg[10]_i_1_n_7 ;
  wire \trunc_ln1_reg_397_reg[10]_i_1_n_8 ;
  wire \trunc_ln1_reg_397_reg[11]_i_1_n_5 ;
  wire \trunc_ln1_reg_397_reg[11]_i_1_n_7 ;
  wire \trunc_ln1_reg_397_reg[11]_i_1_n_8 ;
  wire \trunc_ln1_reg_397_reg[12]_i_1_n_5 ;
  wire \trunc_ln1_reg_397_reg[12]_i_1_n_7 ;
  wire \trunc_ln1_reg_397_reg[12]_i_1_n_8 ;
  wire \trunc_ln1_reg_397_reg[13]_i_1_n_5 ;
  wire \trunc_ln1_reg_397_reg[13]_i_1_n_7 ;
  wire \trunc_ln1_reg_397_reg[13]_i_1_n_8 ;
  wire \trunc_ln1_reg_397_reg[14]_i_1_n_5 ;
  wire \trunc_ln1_reg_397_reg[14]_i_1_n_7 ;
  wire \trunc_ln1_reg_397_reg[14]_i_1_n_8 ;
  wire \trunc_ln1_reg_397_reg[15]_i_1_n_5 ;
  wire \trunc_ln1_reg_397_reg[15]_i_1_n_7 ;
  wire \trunc_ln1_reg_397_reg[15]_i_1_n_8 ;
  wire \trunc_ln1_reg_397_reg[15]_i_2_n_5 ;
  wire \trunc_ln1_reg_397_reg[15]_i_2_n_6 ;
  wire \trunc_ln1_reg_397_reg[15]_i_2_n_7 ;
  wire \trunc_ln1_reg_397_reg[15]_i_2_n_8 ;
  wire \trunc_ln1_reg_397_reg[16]_i_1_n_5 ;
  wire \trunc_ln1_reg_397_reg[16]_i_1_n_7 ;
  wire \trunc_ln1_reg_397_reg[16]_i_1_n_8 ;
  wire \trunc_ln1_reg_397_reg[17]_i_1_n_5 ;
  wire \trunc_ln1_reg_397_reg[17]_i_1_n_7 ;
  wire \trunc_ln1_reg_397_reg[17]_i_1_n_8 ;
  wire \trunc_ln1_reg_397_reg[18]_i_1_n_5 ;
  wire \trunc_ln1_reg_397_reg[18]_i_1_n_7 ;
  wire \trunc_ln1_reg_397_reg[18]_i_1_n_8 ;
  wire \trunc_ln1_reg_397_reg[19]_i_1_n_5 ;
  wire \trunc_ln1_reg_397_reg[19]_i_1_n_7 ;
  wire \trunc_ln1_reg_397_reg[19]_i_1_n_8 ;
  wire \trunc_ln1_reg_397_reg[1]_i_1_n_5 ;
  wire \trunc_ln1_reg_397_reg[1]_i_1_n_7 ;
  wire \trunc_ln1_reg_397_reg[1]_i_1_n_8 ;
  wire \trunc_ln1_reg_397_reg[20]_i_1_n_5 ;
  wire \trunc_ln1_reg_397_reg[20]_i_1_n_7 ;
  wire \trunc_ln1_reg_397_reg[20]_i_1_n_8 ;
  wire \trunc_ln1_reg_397_reg[21]_i_1_n_5 ;
  wire \trunc_ln1_reg_397_reg[21]_i_1_n_7 ;
  wire \trunc_ln1_reg_397_reg[21]_i_1_n_8 ;
  wire \trunc_ln1_reg_397_reg[22]_i_1_n_5 ;
  wire \trunc_ln1_reg_397_reg[22]_i_1_n_7 ;
  wire \trunc_ln1_reg_397_reg[22]_i_1_n_8 ;
  wire \trunc_ln1_reg_397_reg[23]_i_1_n_5 ;
  wire \trunc_ln1_reg_397_reg[23]_i_1_n_7 ;
  wire \trunc_ln1_reg_397_reg[23]_i_1_n_8 ;
  wire \trunc_ln1_reg_397_reg[23]_i_2_n_5 ;
  wire \trunc_ln1_reg_397_reg[23]_i_2_n_6 ;
  wire \trunc_ln1_reg_397_reg[23]_i_2_n_7 ;
  wire \trunc_ln1_reg_397_reg[23]_i_2_n_8 ;
  wire \trunc_ln1_reg_397_reg[24]_i_1_n_5 ;
  wire \trunc_ln1_reg_397_reg[24]_i_1_n_7 ;
  wire \trunc_ln1_reg_397_reg[24]_i_1_n_8 ;
  wire \trunc_ln1_reg_397_reg[25]_i_1_n_5 ;
  wire \trunc_ln1_reg_397_reg[25]_i_1_n_7 ;
  wire \trunc_ln1_reg_397_reg[25]_i_1_n_8 ;
  wire \trunc_ln1_reg_397_reg[26]_i_1_n_5 ;
  wire \trunc_ln1_reg_397_reg[26]_i_1_n_7 ;
  wire \trunc_ln1_reg_397_reg[26]_i_1_n_8 ;
  wire \trunc_ln1_reg_397_reg[27]_i_1_n_5 ;
  wire \trunc_ln1_reg_397_reg[27]_i_1_n_7 ;
  wire \trunc_ln1_reg_397_reg[27]_i_1_n_8 ;
  wire \trunc_ln1_reg_397_reg[28]_i_1_n_5 ;
  wire \trunc_ln1_reg_397_reg[28]_i_1_n_7 ;
  wire \trunc_ln1_reg_397_reg[28]_i_1_n_8 ;
  wire \trunc_ln1_reg_397_reg[29]_i_1_n_5 ;
  wire \trunc_ln1_reg_397_reg[29]_i_1_n_7 ;
  wire \trunc_ln1_reg_397_reg[29]_i_1_n_8 ;
  wire \trunc_ln1_reg_397_reg[2]_i_1_n_5 ;
  wire \trunc_ln1_reg_397_reg[2]_i_1_n_7 ;
  wire \trunc_ln1_reg_397_reg[2]_i_1_n_8 ;
  wire \trunc_ln1_reg_397_reg[30]_i_1_n_5 ;
  wire \trunc_ln1_reg_397_reg[30]_i_1_n_7 ;
  wire \trunc_ln1_reg_397_reg[30]_i_1_n_8 ;
  wire \trunc_ln1_reg_397_reg[31]_i_1_n_5 ;
  wire \trunc_ln1_reg_397_reg[31]_i_1_n_7 ;
  wire \trunc_ln1_reg_397_reg[31]_i_1_n_8 ;
  wire \trunc_ln1_reg_397_reg[31]_i_2_n_5 ;
  wire \trunc_ln1_reg_397_reg[31]_i_2_n_6 ;
  wire \trunc_ln1_reg_397_reg[31]_i_2_n_7 ;
  wire \trunc_ln1_reg_397_reg[31]_i_2_n_8 ;
  wire \trunc_ln1_reg_397_reg[32]_i_1_n_5 ;
  wire \trunc_ln1_reg_397_reg[32]_i_1_n_7 ;
  wire \trunc_ln1_reg_397_reg[32]_i_1_n_8 ;
  wire \trunc_ln1_reg_397_reg[33]_i_1_n_5 ;
  wire \trunc_ln1_reg_397_reg[33]_i_1_n_7 ;
  wire \trunc_ln1_reg_397_reg[33]_i_1_n_8 ;
  wire \trunc_ln1_reg_397_reg[34]_i_1_n_5 ;
  wire \trunc_ln1_reg_397_reg[34]_i_1_n_7 ;
  wire \trunc_ln1_reg_397_reg[34]_i_1_n_8 ;
  wire \trunc_ln1_reg_397_reg[35]_i_1_n_5 ;
  wire \trunc_ln1_reg_397_reg[35]_i_1_n_7 ;
  wire \trunc_ln1_reg_397_reg[35]_i_1_n_8 ;
  wire \trunc_ln1_reg_397_reg[36]_i_1_n_5 ;
  wire \trunc_ln1_reg_397_reg[36]_i_1_n_7 ;
  wire \trunc_ln1_reg_397_reg[36]_i_1_n_8 ;
  wire \trunc_ln1_reg_397_reg[37]_i_1_n_5 ;
  wire \trunc_ln1_reg_397_reg[37]_i_1_n_7 ;
  wire \trunc_ln1_reg_397_reg[37]_i_1_n_8 ;
  wire \trunc_ln1_reg_397_reg[38]_i_1_n_5 ;
  wire \trunc_ln1_reg_397_reg[38]_i_1_n_7 ;
  wire \trunc_ln1_reg_397_reg[38]_i_1_n_8 ;
  wire \trunc_ln1_reg_397_reg[39]_i_1_n_5 ;
  wire \trunc_ln1_reg_397_reg[39]_i_1_n_7 ;
  wire \trunc_ln1_reg_397_reg[39]_i_1_n_8 ;
  wire \trunc_ln1_reg_397_reg[39]_i_2_n_5 ;
  wire \trunc_ln1_reg_397_reg[39]_i_2_n_6 ;
  wire \trunc_ln1_reg_397_reg[39]_i_2_n_7 ;
  wire \trunc_ln1_reg_397_reg[39]_i_2_n_8 ;
  wire \trunc_ln1_reg_397_reg[3]_i_1_n_5 ;
  wire \trunc_ln1_reg_397_reg[3]_i_1_n_7 ;
  wire \trunc_ln1_reg_397_reg[3]_i_1_n_8 ;
  wire \trunc_ln1_reg_397_reg[40]_i_1_n_5 ;
  wire \trunc_ln1_reg_397_reg[40]_i_1_n_7 ;
  wire \trunc_ln1_reg_397_reg[40]_i_1_n_8 ;
  wire \trunc_ln1_reg_397_reg[41]_i_1_n_5 ;
  wire \trunc_ln1_reg_397_reg[41]_i_1_n_7 ;
  wire \trunc_ln1_reg_397_reg[41]_i_1_n_8 ;
  wire \trunc_ln1_reg_397_reg[42]_i_1_n_5 ;
  wire \trunc_ln1_reg_397_reg[42]_i_1_n_7 ;
  wire \trunc_ln1_reg_397_reg[42]_i_1_n_8 ;
  wire \trunc_ln1_reg_397_reg[43]_i_1_n_5 ;
  wire \trunc_ln1_reg_397_reg[43]_i_1_n_7 ;
  wire \trunc_ln1_reg_397_reg[43]_i_1_n_8 ;
  wire \trunc_ln1_reg_397_reg[44]_i_1_n_5 ;
  wire \trunc_ln1_reg_397_reg[44]_i_1_n_7 ;
  wire \trunc_ln1_reg_397_reg[44]_i_1_n_8 ;
  wire \trunc_ln1_reg_397_reg[45]_i_1_n_5 ;
  wire \trunc_ln1_reg_397_reg[45]_i_1_n_7 ;
  wire \trunc_ln1_reg_397_reg[45]_i_1_n_8 ;
  wire \trunc_ln1_reg_397_reg[46]_i_1_n_5 ;
  wire \trunc_ln1_reg_397_reg[46]_i_1_n_7 ;
  wire \trunc_ln1_reg_397_reg[46]_i_1_n_8 ;
  wire \trunc_ln1_reg_397_reg[47]_i_1_n_5 ;
  wire \trunc_ln1_reg_397_reg[47]_i_1_n_7 ;
  wire \trunc_ln1_reg_397_reg[47]_i_1_n_8 ;
  wire \trunc_ln1_reg_397_reg[47]_i_2_n_5 ;
  wire \trunc_ln1_reg_397_reg[47]_i_2_n_6 ;
  wire \trunc_ln1_reg_397_reg[47]_i_2_n_7 ;
  wire \trunc_ln1_reg_397_reg[47]_i_2_n_8 ;
  wire \trunc_ln1_reg_397_reg[48]_i_1_n_5 ;
  wire \trunc_ln1_reg_397_reg[48]_i_1_n_7 ;
  wire \trunc_ln1_reg_397_reg[48]_i_1_n_8 ;
  wire \trunc_ln1_reg_397_reg[49]_i_1_n_5 ;
  wire \trunc_ln1_reg_397_reg[49]_i_1_n_7 ;
  wire \trunc_ln1_reg_397_reg[49]_i_1_n_8 ;
  wire \trunc_ln1_reg_397_reg[4]_i_1_n_5 ;
  wire \trunc_ln1_reg_397_reg[4]_i_1_n_7 ;
  wire \trunc_ln1_reg_397_reg[4]_i_1_n_8 ;
  wire \trunc_ln1_reg_397_reg[50]_i_1_n_5 ;
  wire \trunc_ln1_reg_397_reg[50]_i_1_n_7 ;
  wire \trunc_ln1_reg_397_reg[50]_i_1_n_8 ;
  wire \trunc_ln1_reg_397_reg[51]_i_1_n_5 ;
  wire \trunc_ln1_reg_397_reg[51]_i_1_n_7 ;
  wire \trunc_ln1_reg_397_reg[51]_i_1_n_8 ;
  wire \trunc_ln1_reg_397_reg[52]_i_1_n_5 ;
  wire \trunc_ln1_reg_397_reg[52]_i_1_n_7 ;
  wire \trunc_ln1_reg_397_reg[52]_i_1_n_8 ;
  wire \trunc_ln1_reg_397_reg[53]_i_1_n_5 ;
  wire \trunc_ln1_reg_397_reg[53]_i_1_n_7 ;
  wire \trunc_ln1_reg_397_reg[53]_i_1_n_8 ;
  wire \trunc_ln1_reg_397_reg[54]_i_1_n_5 ;
  wire \trunc_ln1_reg_397_reg[54]_i_1_n_7 ;
  wire \trunc_ln1_reg_397_reg[54]_i_1_n_8 ;
  wire \trunc_ln1_reg_397_reg[55]_i_1_n_5 ;
  wire \trunc_ln1_reg_397_reg[55]_i_1_n_7 ;
  wire \trunc_ln1_reg_397_reg[55]_i_1_n_8 ;
  wire \trunc_ln1_reg_397_reg[55]_i_2_n_5 ;
  wire \trunc_ln1_reg_397_reg[55]_i_2_n_6 ;
  wire \trunc_ln1_reg_397_reg[55]_i_2_n_7 ;
  wire \trunc_ln1_reg_397_reg[55]_i_2_n_8 ;
  wire \trunc_ln1_reg_397_reg[56]_i_1_n_5 ;
  wire \trunc_ln1_reg_397_reg[56]_i_1_n_7 ;
  wire \trunc_ln1_reg_397_reg[56]_i_1_n_8 ;
  wire \trunc_ln1_reg_397_reg[57]_i_1_n_5 ;
  wire \trunc_ln1_reg_397_reg[57]_i_1_n_7 ;
  wire \trunc_ln1_reg_397_reg[57]_i_1_n_8 ;
  wire \trunc_ln1_reg_397_reg[58]_i_1_n_5 ;
  wire \trunc_ln1_reg_397_reg[58]_i_1_n_7 ;
  wire \trunc_ln1_reg_397_reg[58]_i_1_n_8 ;
  wire \trunc_ln1_reg_397_reg[59]_i_1_n_5 ;
  wire \trunc_ln1_reg_397_reg[59]_i_1_n_7 ;
  wire \trunc_ln1_reg_397_reg[59]_i_1_n_8 ;
  wire \trunc_ln1_reg_397_reg[59]_i_2_n_5 ;
  wire \trunc_ln1_reg_397_reg[59]_i_2_n_6 ;
  wire \trunc_ln1_reg_397_reg[59]_i_2_n_7 ;
  wire \trunc_ln1_reg_397_reg[5]_i_1_n_5 ;
  wire \trunc_ln1_reg_397_reg[5]_i_1_n_7 ;
  wire \trunc_ln1_reg_397_reg[5]_i_1_n_8 ;
  wire \trunc_ln1_reg_397_reg[60]_i_1_n_5 ;
  wire \trunc_ln1_reg_397_reg[60]_i_1_n_7 ;
  wire \trunc_ln1_reg_397_reg[60]_i_1_n_8 ;
  wire \trunc_ln1_reg_397_reg[6]_i_1_n_5 ;
  wire \trunc_ln1_reg_397_reg[6]_i_1_n_7 ;
  wire \trunc_ln1_reg_397_reg[6]_i_1_n_8 ;
  wire \trunc_ln1_reg_397_reg[7]_i_1_n_5 ;
  wire \trunc_ln1_reg_397_reg[7]_i_1_n_7 ;
  wire \trunc_ln1_reg_397_reg[7]_i_1_n_8 ;
  wire \trunc_ln1_reg_397_reg[7]_i_2_n_5 ;
  wire \trunc_ln1_reg_397_reg[7]_i_2_n_6 ;
  wire \trunc_ln1_reg_397_reg[7]_i_2_n_7 ;
  wire \trunc_ln1_reg_397_reg[7]_i_2_n_8 ;
  wire \trunc_ln1_reg_397_reg[8]_i_1_n_5 ;
  wire \trunc_ln1_reg_397_reg[8]_i_1_n_7 ;
  wire \trunc_ln1_reg_397_reg[8]_i_1_n_8 ;
  wire \trunc_ln1_reg_397_reg[9]_i_1_n_5 ;
  wire \trunc_ln1_reg_397_reg[9]_i_1_n_7 ;
  wire \trunc_ln1_reg_397_reg[9]_i_1_n_8 ;
  wire [60:0]trunc_ln_reg_403;
  wire \trunc_ln_reg_403_reg[0]_i_1_n_5 ;
  wire \trunc_ln_reg_403_reg[0]_i_1_n_7 ;
  wire \trunc_ln_reg_403_reg[0]_i_1_n_8 ;
  wire \trunc_ln_reg_403_reg[0]_i_2_n_5 ;
  wire \trunc_ln_reg_403_reg[0]_i_2_n_6 ;
  wire \trunc_ln_reg_403_reg[0]_i_2_n_7 ;
  wire \trunc_ln_reg_403_reg[0]_i_2_n_8 ;
  wire \trunc_ln_reg_403_reg[10]_i_1_n_5 ;
  wire \trunc_ln_reg_403_reg[10]_i_1_n_7 ;
  wire \trunc_ln_reg_403_reg[10]_i_1_n_8 ;
  wire \trunc_ln_reg_403_reg[11]_i_1_n_5 ;
  wire \trunc_ln_reg_403_reg[11]_i_1_n_7 ;
  wire \trunc_ln_reg_403_reg[11]_i_1_n_8 ;
  wire \trunc_ln_reg_403_reg[12]_i_1_n_5 ;
  wire \trunc_ln_reg_403_reg[12]_i_1_n_7 ;
  wire \trunc_ln_reg_403_reg[12]_i_1_n_8 ;
  wire \trunc_ln_reg_403_reg[13]_i_1_n_5 ;
  wire \trunc_ln_reg_403_reg[13]_i_1_n_7 ;
  wire \trunc_ln_reg_403_reg[13]_i_1_n_8 ;
  wire \trunc_ln_reg_403_reg[14]_i_1_n_5 ;
  wire \trunc_ln_reg_403_reg[14]_i_1_n_7 ;
  wire \trunc_ln_reg_403_reg[14]_i_1_n_8 ;
  wire \trunc_ln_reg_403_reg[15]_i_1_n_5 ;
  wire \trunc_ln_reg_403_reg[15]_i_1_n_7 ;
  wire \trunc_ln_reg_403_reg[15]_i_1_n_8 ;
  wire \trunc_ln_reg_403_reg[15]_i_2_n_5 ;
  wire \trunc_ln_reg_403_reg[15]_i_2_n_6 ;
  wire \trunc_ln_reg_403_reg[15]_i_2_n_7 ;
  wire \trunc_ln_reg_403_reg[15]_i_2_n_8 ;
  wire \trunc_ln_reg_403_reg[16]_i_1_n_5 ;
  wire \trunc_ln_reg_403_reg[16]_i_1_n_7 ;
  wire \trunc_ln_reg_403_reg[16]_i_1_n_8 ;
  wire \trunc_ln_reg_403_reg[17]_i_1_n_5 ;
  wire \trunc_ln_reg_403_reg[17]_i_1_n_7 ;
  wire \trunc_ln_reg_403_reg[17]_i_1_n_8 ;
  wire \trunc_ln_reg_403_reg[18]_i_1_n_5 ;
  wire \trunc_ln_reg_403_reg[18]_i_1_n_7 ;
  wire \trunc_ln_reg_403_reg[18]_i_1_n_8 ;
  wire \trunc_ln_reg_403_reg[19]_i_1_n_5 ;
  wire \trunc_ln_reg_403_reg[19]_i_1_n_7 ;
  wire \trunc_ln_reg_403_reg[19]_i_1_n_8 ;
  wire \trunc_ln_reg_403_reg[1]_i_1_n_5 ;
  wire \trunc_ln_reg_403_reg[1]_i_1_n_7 ;
  wire \trunc_ln_reg_403_reg[1]_i_1_n_8 ;
  wire \trunc_ln_reg_403_reg[20]_i_1_n_5 ;
  wire \trunc_ln_reg_403_reg[20]_i_1_n_7 ;
  wire \trunc_ln_reg_403_reg[20]_i_1_n_8 ;
  wire \trunc_ln_reg_403_reg[21]_i_1_n_5 ;
  wire \trunc_ln_reg_403_reg[21]_i_1_n_7 ;
  wire \trunc_ln_reg_403_reg[21]_i_1_n_8 ;
  wire \trunc_ln_reg_403_reg[22]_i_1_n_5 ;
  wire \trunc_ln_reg_403_reg[22]_i_1_n_7 ;
  wire \trunc_ln_reg_403_reg[22]_i_1_n_8 ;
  wire \trunc_ln_reg_403_reg[23]_i_1_n_5 ;
  wire \trunc_ln_reg_403_reg[23]_i_1_n_7 ;
  wire \trunc_ln_reg_403_reg[23]_i_1_n_8 ;
  wire \trunc_ln_reg_403_reg[23]_i_2_n_5 ;
  wire \trunc_ln_reg_403_reg[23]_i_2_n_6 ;
  wire \trunc_ln_reg_403_reg[23]_i_2_n_7 ;
  wire \trunc_ln_reg_403_reg[23]_i_2_n_8 ;
  wire \trunc_ln_reg_403_reg[24]_i_1_n_5 ;
  wire \trunc_ln_reg_403_reg[24]_i_1_n_7 ;
  wire \trunc_ln_reg_403_reg[24]_i_1_n_8 ;
  wire \trunc_ln_reg_403_reg[25]_i_1_n_5 ;
  wire \trunc_ln_reg_403_reg[25]_i_1_n_7 ;
  wire \trunc_ln_reg_403_reg[25]_i_1_n_8 ;
  wire \trunc_ln_reg_403_reg[26]_i_1_n_5 ;
  wire \trunc_ln_reg_403_reg[26]_i_1_n_7 ;
  wire \trunc_ln_reg_403_reg[26]_i_1_n_8 ;
  wire \trunc_ln_reg_403_reg[27]_i_1_n_5 ;
  wire \trunc_ln_reg_403_reg[27]_i_1_n_7 ;
  wire \trunc_ln_reg_403_reg[27]_i_1_n_8 ;
  wire \trunc_ln_reg_403_reg[28]_i_1_n_5 ;
  wire \trunc_ln_reg_403_reg[28]_i_1_n_7 ;
  wire \trunc_ln_reg_403_reg[28]_i_1_n_8 ;
  wire \trunc_ln_reg_403_reg[29]_i_1_n_5 ;
  wire \trunc_ln_reg_403_reg[29]_i_1_n_7 ;
  wire \trunc_ln_reg_403_reg[29]_i_1_n_8 ;
  wire \trunc_ln_reg_403_reg[2]_i_1_n_5 ;
  wire \trunc_ln_reg_403_reg[2]_i_1_n_7 ;
  wire \trunc_ln_reg_403_reg[2]_i_1_n_8 ;
  wire \trunc_ln_reg_403_reg[30]_i_1_n_5 ;
  wire \trunc_ln_reg_403_reg[30]_i_1_n_7 ;
  wire \trunc_ln_reg_403_reg[30]_i_1_n_8 ;
  wire \trunc_ln_reg_403_reg[31]_i_1_n_5 ;
  wire \trunc_ln_reg_403_reg[31]_i_1_n_7 ;
  wire \trunc_ln_reg_403_reg[31]_i_1_n_8 ;
  wire \trunc_ln_reg_403_reg[31]_i_2_n_5 ;
  wire \trunc_ln_reg_403_reg[31]_i_2_n_6 ;
  wire \trunc_ln_reg_403_reg[31]_i_2_n_7 ;
  wire \trunc_ln_reg_403_reg[31]_i_2_n_8 ;
  wire \trunc_ln_reg_403_reg[32]_i_1_n_5 ;
  wire \trunc_ln_reg_403_reg[32]_i_1_n_7 ;
  wire \trunc_ln_reg_403_reg[32]_i_1_n_8 ;
  wire \trunc_ln_reg_403_reg[33]_i_1_n_5 ;
  wire \trunc_ln_reg_403_reg[33]_i_1_n_7 ;
  wire \trunc_ln_reg_403_reg[33]_i_1_n_8 ;
  wire \trunc_ln_reg_403_reg[34]_i_1_n_5 ;
  wire \trunc_ln_reg_403_reg[34]_i_1_n_7 ;
  wire \trunc_ln_reg_403_reg[34]_i_1_n_8 ;
  wire \trunc_ln_reg_403_reg[35]_i_1_n_5 ;
  wire \trunc_ln_reg_403_reg[35]_i_1_n_7 ;
  wire \trunc_ln_reg_403_reg[35]_i_1_n_8 ;
  wire \trunc_ln_reg_403_reg[36]_i_1_n_5 ;
  wire \trunc_ln_reg_403_reg[36]_i_1_n_7 ;
  wire \trunc_ln_reg_403_reg[36]_i_1_n_8 ;
  wire \trunc_ln_reg_403_reg[37]_i_1_n_5 ;
  wire \trunc_ln_reg_403_reg[37]_i_1_n_7 ;
  wire \trunc_ln_reg_403_reg[37]_i_1_n_8 ;
  wire \trunc_ln_reg_403_reg[38]_i_1_n_5 ;
  wire \trunc_ln_reg_403_reg[38]_i_1_n_7 ;
  wire \trunc_ln_reg_403_reg[38]_i_1_n_8 ;
  wire \trunc_ln_reg_403_reg[39]_i_1_n_5 ;
  wire \trunc_ln_reg_403_reg[39]_i_1_n_7 ;
  wire \trunc_ln_reg_403_reg[39]_i_1_n_8 ;
  wire \trunc_ln_reg_403_reg[39]_i_2_n_5 ;
  wire \trunc_ln_reg_403_reg[39]_i_2_n_6 ;
  wire \trunc_ln_reg_403_reg[39]_i_2_n_7 ;
  wire \trunc_ln_reg_403_reg[39]_i_2_n_8 ;
  wire \trunc_ln_reg_403_reg[3]_i_1_n_5 ;
  wire \trunc_ln_reg_403_reg[3]_i_1_n_7 ;
  wire \trunc_ln_reg_403_reg[3]_i_1_n_8 ;
  wire \trunc_ln_reg_403_reg[40]_i_1_n_5 ;
  wire \trunc_ln_reg_403_reg[40]_i_1_n_7 ;
  wire \trunc_ln_reg_403_reg[40]_i_1_n_8 ;
  wire \trunc_ln_reg_403_reg[41]_i_1_n_5 ;
  wire \trunc_ln_reg_403_reg[41]_i_1_n_7 ;
  wire \trunc_ln_reg_403_reg[41]_i_1_n_8 ;
  wire \trunc_ln_reg_403_reg[42]_i_1_n_5 ;
  wire \trunc_ln_reg_403_reg[42]_i_1_n_7 ;
  wire \trunc_ln_reg_403_reg[42]_i_1_n_8 ;
  wire \trunc_ln_reg_403_reg[43]_i_1_n_5 ;
  wire \trunc_ln_reg_403_reg[43]_i_1_n_7 ;
  wire \trunc_ln_reg_403_reg[43]_i_1_n_8 ;
  wire \trunc_ln_reg_403_reg[44]_i_1_n_5 ;
  wire \trunc_ln_reg_403_reg[44]_i_1_n_7 ;
  wire \trunc_ln_reg_403_reg[44]_i_1_n_8 ;
  wire \trunc_ln_reg_403_reg[45]_i_1_n_5 ;
  wire \trunc_ln_reg_403_reg[45]_i_1_n_7 ;
  wire \trunc_ln_reg_403_reg[45]_i_1_n_8 ;
  wire \trunc_ln_reg_403_reg[46]_i_1_n_5 ;
  wire \trunc_ln_reg_403_reg[46]_i_1_n_7 ;
  wire \trunc_ln_reg_403_reg[46]_i_1_n_8 ;
  wire \trunc_ln_reg_403_reg[47]_i_1_n_5 ;
  wire \trunc_ln_reg_403_reg[47]_i_1_n_7 ;
  wire \trunc_ln_reg_403_reg[47]_i_1_n_8 ;
  wire \trunc_ln_reg_403_reg[47]_i_2_n_5 ;
  wire \trunc_ln_reg_403_reg[47]_i_2_n_6 ;
  wire \trunc_ln_reg_403_reg[47]_i_2_n_7 ;
  wire \trunc_ln_reg_403_reg[47]_i_2_n_8 ;
  wire \trunc_ln_reg_403_reg[48]_i_1_n_5 ;
  wire \trunc_ln_reg_403_reg[48]_i_1_n_7 ;
  wire \trunc_ln_reg_403_reg[48]_i_1_n_8 ;
  wire \trunc_ln_reg_403_reg[49]_i_1_n_5 ;
  wire \trunc_ln_reg_403_reg[49]_i_1_n_7 ;
  wire \trunc_ln_reg_403_reg[49]_i_1_n_8 ;
  wire \trunc_ln_reg_403_reg[4]_i_1_n_5 ;
  wire \trunc_ln_reg_403_reg[4]_i_1_n_7 ;
  wire \trunc_ln_reg_403_reg[4]_i_1_n_8 ;
  wire \trunc_ln_reg_403_reg[50]_i_1_n_5 ;
  wire \trunc_ln_reg_403_reg[50]_i_1_n_7 ;
  wire \trunc_ln_reg_403_reg[50]_i_1_n_8 ;
  wire \trunc_ln_reg_403_reg[51]_i_1_n_5 ;
  wire \trunc_ln_reg_403_reg[51]_i_1_n_7 ;
  wire \trunc_ln_reg_403_reg[51]_i_1_n_8 ;
  wire \trunc_ln_reg_403_reg[52]_i_1_n_5 ;
  wire \trunc_ln_reg_403_reg[52]_i_1_n_7 ;
  wire \trunc_ln_reg_403_reg[52]_i_1_n_8 ;
  wire \trunc_ln_reg_403_reg[53]_i_1_n_5 ;
  wire \trunc_ln_reg_403_reg[53]_i_1_n_7 ;
  wire \trunc_ln_reg_403_reg[53]_i_1_n_8 ;
  wire \trunc_ln_reg_403_reg[54]_i_1_n_5 ;
  wire \trunc_ln_reg_403_reg[54]_i_1_n_7 ;
  wire \trunc_ln_reg_403_reg[54]_i_1_n_8 ;
  wire \trunc_ln_reg_403_reg[55]_i_1_n_5 ;
  wire \trunc_ln_reg_403_reg[55]_i_1_n_7 ;
  wire \trunc_ln_reg_403_reg[55]_i_1_n_8 ;
  wire \trunc_ln_reg_403_reg[55]_i_2_n_5 ;
  wire \trunc_ln_reg_403_reg[55]_i_2_n_6 ;
  wire \trunc_ln_reg_403_reg[55]_i_2_n_7 ;
  wire \trunc_ln_reg_403_reg[55]_i_2_n_8 ;
  wire \trunc_ln_reg_403_reg[56]_i_1_n_5 ;
  wire \trunc_ln_reg_403_reg[56]_i_1_n_7 ;
  wire \trunc_ln_reg_403_reg[56]_i_1_n_8 ;
  wire \trunc_ln_reg_403_reg[57]_i_1_n_5 ;
  wire \trunc_ln_reg_403_reg[57]_i_1_n_7 ;
  wire \trunc_ln_reg_403_reg[57]_i_1_n_8 ;
  wire \trunc_ln_reg_403_reg[58]_i_1_n_5 ;
  wire \trunc_ln_reg_403_reg[58]_i_1_n_7 ;
  wire \trunc_ln_reg_403_reg[58]_i_1_n_8 ;
  wire \trunc_ln_reg_403_reg[59]_i_1_n_5 ;
  wire \trunc_ln_reg_403_reg[59]_i_1_n_7 ;
  wire \trunc_ln_reg_403_reg[59]_i_1_n_8 ;
  wire \trunc_ln_reg_403_reg[59]_i_2_n_5 ;
  wire \trunc_ln_reg_403_reg[59]_i_2_n_6 ;
  wire \trunc_ln_reg_403_reg[59]_i_2_n_7 ;
  wire \trunc_ln_reg_403_reg[5]_i_1_n_5 ;
  wire \trunc_ln_reg_403_reg[5]_i_1_n_7 ;
  wire \trunc_ln_reg_403_reg[5]_i_1_n_8 ;
  wire \trunc_ln_reg_403_reg[60]_i_1_n_5 ;
  wire \trunc_ln_reg_403_reg[60]_i_1_n_7 ;
  wire \trunc_ln_reg_403_reg[60]_i_1_n_8 ;
  wire \trunc_ln_reg_403_reg[6]_i_1_n_5 ;
  wire \trunc_ln_reg_403_reg[6]_i_1_n_7 ;
  wire \trunc_ln_reg_403_reg[6]_i_1_n_8 ;
  wire \trunc_ln_reg_403_reg[7]_i_1_n_5 ;
  wire \trunc_ln_reg_403_reg[7]_i_1_n_7 ;
  wire \trunc_ln_reg_403_reg[7]_i_1_n_8 ;
  wire \trunc_ln_reg_403_reg[7]_i_2_n_5 ;
  wire \trunc_ln_reg_403_reg[7]_i_2_n_6 ;
  wire \trunc_ln_reg_403_reg[7]_i_2_n_7 ;
  wire \trunc_ln_reg_403_reg[7]_i_2_n_8 ;
  wire \trunc_ln_reg_403_reg[8]_i_1_n_5 ;
  wire \trunc_ln_reg_403_reg[8]_i_1_n_7 ;
  wire \trunc_ln_reg_403_reg[8]_i_1_n_8 ;
  wire \trunc_ln_reg_403_reg[9]_i_1_n_5 ;
  wire \trunc_ln_reg_403_reg[9]_i_1_n_7 ;
  wire \trunc_ln_reg_403_reg[9]_i_1_n_8 ;
  wire write_memory_U0_fifo_count_read;
  wire write_memory_U0_out_r_read;
  wire \NLW_offset_fu_90_reg[62]_i_2_COUTF_UNCONNECTED ;
  wire \NLW_offset_fu_90_reg[62]_i_2_COUTH_UNCONNECTED ;
  wire \NLW_offset_fu_90_reg[62]_i_2_CYE_UNCONNECTED ;
  wire \NLW_offset_fu_90_reg[62]_i_2_CYF_UNCONNECTED ;
  wire \NLW_offset_fu_90_reg[62]_i_2_CYG_UNCONNECTED ;
  wire \NLW_offset_fu_90_reg[62]_i_2_CYH_UNCONNECTED ;
  wire \NLW_offset_fu_90_reg[62]_i_2_GEE_UNCONNECTED ;
  wire \NLW_offset_fu_90_reg[62]_i_2_GEF_UNCONNECTED ;
  wire \NLW_offset_fu_90_reg[62]_i_2_GEG_UNCONNECTED ;
  wire \NLW_offset_fu_90_reg[62]_i_2_GEH_UNCONNECTED ;
  wire \NLW_offset_fu_90_reg[62]_i_2_PROPE_UNCONNECTED ;
  wire \NLW_offset_fu_90_reg[62]_i_2_PROPF_UNCONNECTED ;
  wire \NLW_offset_fu_90_reg[62]_i_2_PROPG_UNCONNECTED ;
  wire \NLW_offset_fu_90_reg[62]_i_2_PROPH_UNCONNECTED ;
  wire \NLW_trunc_ln1_reg_397_reg[59]_i_2_COUTH_UNCONNECTED ;
  wire \NLW_trunc_ln1_reg_397_reg[59]_i_2_CYG_UNCONNECTED ;
  wire \NLW_trunc_ln1_reg_397_reg[59]_i_2_CYH_UNCONNECTED ;
  wire \NLW_trunc_ln1_reg_397_reg[59]_i_2_GEG_UNCONNECTED ;
  wire \NLW_trunc_ln1_reg_397_reg[59]_i_2_GEH_UNCONNECTED ;
  wire \NLW_trunc_ln1_reg_397_reg[59]_i_2_PROPG_UNCONNECTED ;
  wire \NLW_trunc_ln1_reg_397_reg[59]_i_2_PROPH_UNCONNECTED ;
  wire \NLW_trunc_ln_reg_403_reg[59]_i_2_COUTH_UNCONNECTED ;
  wire \NLW_trunc_ln_reg_403_reg[59]_i_2_CYG_UNCONNECTED ;
  wire \NLW_trunc_ln_reg_403_reg[59]_i_2_CYH_UNCONNECTED ;
  wire \NLW_trunc_ln_reg_403_reg[59]_i_2_GEG_UNCONNECTED ;
  wire \NLW_trunc_ln_reg_403_reg[59]_i_2_GEH_UNCONNECTED ;
  wire \NLW_trunc_ln_reg_403_reg[59]_i_2_PROPG_UNCONNECTED ;
  wire \NLW_trunc_ln_reg_403_reg[59]_i_2_PROPH_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair635" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \addr[4]_i_4 
       (.I0(Q[0]),
        .I1(write_memory_U0_out_r_read),
        .I2(push_1),
        .I3(fifo_count_empty_n),
        .O(addr110_out));
  LUT6 #(
    .INIT(64'h000000000000808A)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(\ap_CS_fsm[1]_i_2__0_n_5 ),
        .I1(gmem_0_BVALID),
        .I2(Q[3]),
        .I3(write_memory_U0_out_r_read),
        .I4(\ap_CS_fsm[0]_i_2__0_n_5 ),
        .I5(\ap_CS_fsm[1]_i_5_n_5 ),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[0]_i_2__0 
       (.I0(\ap_CS_fsm[0]_i_3_n_5 ),
        .I1(\ap_CS_fsm[1]_i_15_n_5 ),
        .I2(\ap_CS_fsm[0]_i_4_n_5 ),
        .I3(\ap_CS_fsm[1]_i_14_n_5 ),
        .I4(\ap_CS_fsm[1]_i_13_n_5 ),
        .I5(\ap_CS_fsm[1]_i_11_n_5 ),
        .O(\ap_CS_fsm[0]_i_2__0_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[0]_i_3 
       (.I0(ap_CS_fsm_state6),
        .I1(ap_CS_fsm_state5),
        .I2(ap_CS_fsm_state4),
        .I3(\ap_CS_fsm_reg_n_5_[83] ),
        .I4(\ap_CS_fsm_reg_n_5_[84] ),
        .I5(\ap_CS_fsm_reg_n_5_[94] ),
        .O(\ap_CS_fsm[0]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair640" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[0]_i_4 
       (.I0(ap_CS_fsm_state2),
        .I1(Q[1]),
        .O(\ap_CS_fsm[0]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'h00000004)) 
    \ap_CS_fsm[110]_i_1 
       (.I0(\ap_CS_fsm[110]_i_2_n_5 ),
        .I1(\ap_CS_fsm[110]_i_3_n_5 ),
        .I2(\ap_CS_fsm[110]_i_4_n_5 ),
        .I3(\ap_CS_fsm[110]_i_5_n_5 ),
        .I4(\ap_CS_fsm[110]_i_6_n_5 ),
        .O(ap_NS_fsm[110]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[110]_i_10 
       (.I0(\ap_CS_fsm_reg_n_5_[138] ),
        .I1(\ap_CS_fsm_reg_n_5_[153] ),
        .I2(\ap_CS_fsm_reg_n_5_[139] ),
        .I3(\ap_CS_fsm_reg_n_5_[142] ),
        .O(\ap_CS_fsm[110]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[110]_i_11 
       (.I0(\ap_CS_fsm[110]_i_28_n_5 ),
        .I1(\ap_CS_fsm[110]_i_29_n_5 ),
        .I2(ap_CS_fsm_state4),
        .I3(ap_CS_fsm_state5),
        .I4(ap_CS_fsm_state6),
        .I5(\ap_CS_fsm[110]_i_30_n_5 ),
        .O(\ap_CS_fsm[110]_i_11_n_5 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[110]_i_12 
       (.I0(\ap_CS_fsm_reg_n_5_[127] ),
        .I1(\ap_CS_fsm_reg_n_5_[88] ),
        .I2(\ap_CS_fsm_reg_n_5_[15] ),
        .I3(ap_CS_fsm_state3),
        .O(\ap_CS_fsm[110]_i_12_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair646" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \ap_CS_fsm[110]_i_13 
       (.I0(\ap_CS_fsm_reg_n_5_[75] ),
        .I1(\ap_CS_fsm_reg_n_5_[27] ),
        .I2(\ap_CS_fsm_reg_n_5_[133] ),
        .I3(\ap_CS_fsm_reg_n_5_[12] ),
        .O(\ap_CS_fsm[110]_i_13_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair642" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[110]_i_14 
       (.I0(\ap_CS_fsm_reg_n_5_[128] ),
        .I1(\ap_CS_fsm_reg_n_5_[8] ),
        .I2(\ap_CS_fsm_reg_n_5_[95] ),
        .I3(\ap_CS_fsm_reg_n_5_[119] ),
        .O(\ap_CS_fsm[110]_i_14_n_5 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[110]_i_15 
       (.I0(\ap_CS_fsm_reg_n_5_[44] ),
        .I1(\ap_CS_fsm_reg_n_5_[91] ),
        .I2(\ap_CS_fsm_reg_n_5_[143] ),
        .I3(\ap_CS_fsm_reg_n_5_[47] ),
        .O(\ap_CS_fsm[110]_i_15_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair645" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[110]_i_16 
       (.I0(\ap_CS_fsm_reg_n_5_[43] ),
        .I1(Q[2]),
        .I2(\ap_CS_fsm_reg_n_5_[124] ),
        .I3(\ap_CS_fsm_reg_n_5_[28] ),
        .O(\ap_CS_fsm[110]_i_16_n_5 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[110]_i_17 
       (.I0(\ap_CS_fsm_reg_n_5_[68] ),
        .I1(\ap_CS_fsm_reg_n_5_[55] ),
        .I2(\ap_CS_fsm_reg_n_5_[137] ),
        .I3(\ap_CS_fsm_reg_n_5_[83] ),
        .O(\ap_CS_fsm[110]_i_17_n_5 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[110]_i_18 
       (.I0(\ap_CS_fsm_reg_n_5_[129] ),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(Q[3]),
        .I3(Q[0]),
        .O(\ap_CS_fsm[110]_i_18_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair634" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[110]_i_19 
       (.I0(\ap_CS_fsm_reg_n_5_[147] ),
        .I1(\ap_CS_fsm_reg_n_5_[146] ),
        .I2(\ap_CS_fsm_reg_n_5_[148] ),
        .I3(\ap_CS_fsm_reg_n_5_[145] ),
        .I4(\ap_CS_fsm[110]_i_31_n_5 ),
        .O(\ap_CS_fsm[110]_i_19_n_5 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[110]_i_2 
       (.I0(\ap_CS_fsm[110]_i_7_n_5 ),
        .I1(\ap_CS_fsm[110]_i_8_n_5 ),
        .I2(\ap_CS_fsm[110]_i_9_n_5 ),
        .I3(\ap_CS_fsm[110]_i_10_n_5 ),
        .I4(\ap_CS_fsm[110]_i_11_n_5 ),
        .O(\ap_CS_fsm[110]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[110]_i_20 
       (.I0(\ap_CS_fsm_reg_n_5_[48] ),
        .I1(\ap_CS_fsm_reg_n_5_[52] ),
        .I2(\ap_CS_fsm_reg_n_5_[13] ),
        .I3(\ap_CS_fsm_reg_n_5_[14] ),
        .I4(\ap_CS_fsm[110]_i_32_n_5 ),
        .O(\ap_CS_fsm[110]_i_20_n_5 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[110]_i_21 
       (.I0(\ap_CS_fsm_reg_n_5_[103] ),
        .I1(\ap_CS_fsm_reg_n_5_[102] ),
        .I2(\ap_CS_fsm_reg_n_5_[92] ),
        .I3(\ap_CS_fsm_reg_n_5_[93] ),
        .I4(\ap_CS_fsm[110]_i_33_n_5 ),
        .O(\ap_CS_fsm[110]_i_21_n_5 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[110]_i_22 
       (.I0(\ap_CS_fsm_reg_n_5_[107] ),
        .I1(\ap_CS_fsm_reg_n_5_[106] ),
        .I2(\ap_CS_fsm_reg_n_5_[69] ),
        .I3(\ap_CS_fsm_reg_n_5_[70] ),
        .I4(\ap_CS_fsm[110]_i_34_n_5 ),
        .O(\ap_CS_fsm[110]_i_22_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[110]_i_23 
       (.I0(\ap_CS_fsm[110]_i_35_n_5 ),
        .I1(\ap_CS_fsm_reg_n_5_[64] ),
        .I2(\ap_CS_fsm_reg_n_5_[63] ),
        .I3(\ap_CS_fsm[110]_i_36_n_5 ),
        .I4(\ap_CS_fsm[110]_i_37_n_5 ),
        .I5(\ap_CS_fsm[110]_i_38_n_5 ),
        .O(\ap_CS_fsm[110]_i_23_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[110]_i_24 
       (.I0(\ap_CS_fsm[110]_i_39_n_5 ),
        .I1(\ap_CS_fsm[110]_i_40_n_5 ),
        .I2(\ap_CS_fsm[110]_i_41_n_5 ),
        .I3(mem_reg_bram_0_i_69_n_5),
        .I4(\ap_CS_fsm_reg_n_5_[87] ),
        .I5(\ap_CS_fsm_reg_n_5_[84] ),
        .O(\ap_CS_fsm[110]_i_24_n_5 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[110]_i_25 
       (.I0(\ap_CS_fsm[110]_i_42_n_5 ),
        .I1(\ap_CS_fsm[110]_i_43_n_5 ),
        .I2(\ap_CS_fsm[110]_i_44_n_5 ),
        .I3(\ap_CS_fsm[110]_i_45_n_5 ),
        .O(\ap_CS_fsm[110]_i_25_n_5 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \ap_CS_fsm[110]_i_26 
       (.I0(\ap_CS_fsm_reg_n_5_[26] ),
        .I1(\ap_CS_fsm_reg_n_5_[29] ),
        .I2(\ap_CS_fsm_reg_n_5_[30] ),
        .I3(\ap_CS_fsm[110]_i_46_n_5 ),
        .O(\ap_CS_fsm[110]_i_26_n_5 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[110]_i_27 
       (.I0(\ap_CS_fsm_reg_n_5_[34] ),
        .I1(\ap_CS_fsm_reg_n_5_[33] ),
        .I2(\ap_CS_fsm_reg_n_5_[40] ),
        .I3(\ap_CS_fsm_reg_n_5_[32] ),
        .O(\ap_CS_fsm[110]_i_27_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair644" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[110]_i_28 
       (.I0(\ap_CS_fsm_reg_n_5_[155] ),
        .I1(\ap_CS_fsm_reg_n_5_[135] ),
        .I2(\ap_CS_fsm_reg_n_5_[115] ),
        .I3(\ap_CS_fsm_reg_n_5_[134] ),
        .O(\ap_CS_fsm[110]_i_28_n_5 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[110]_i_29 
       (.I0(\ap_CS_fsm_reg_n_5_[77] ),
        .I1(\ap_CS_fsm_reg_n_5_[73] ),
        .I2(\ap_CS_fsm_reg_n_5_[76] ),
        .I3(\ap_CS_fsm_reg_n_5_[74] ),
        .O(\ap_CS_fsm[110]_i_29_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \ap_CS_fsm[110]_i_3 
       (.I0(\ap_CS_fsm[110]_i_12_n_5 ),
        .I1(\ap_CS_fsm[110]_i_13_n_5 ),
        .I2(\ap_CS_fsm[110]_i_14_n_5 ),
        .I3(\ap_CS_fsm_reg_n_5_[71] ),
        .I4(\ap_CS_fsm_reg_n_5_[94] ),
        .I5(\ap_CS_fsm_reg_n_5_[67] ),
        .O(\ap_CS_fsm[110]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[110]_i_30 
       (.I0(\ap_CS_fsm_reg_n_5_[42] ),
        .I1(\ap_CS_fsm_reg_n_5_[41] ),
        .I2(\ap_CS_fsm_reg_n_5_[110] ),
        .I3(\ap_CS_fsm_reg_n_5_[131] ),
        .O(\ap_CS_fsm[110]_i_30_n_5 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[110]_i_31 
       (.I0(\ap_CS_fsm_reg_n_5_[141] ),
        .I1(\ap_CS_fsm_reg_n_5_[144] ),
        .I2(\ap_CS_fsm_reg_n_5_[150] ),
        .I3(\ap_CS_fsm_reg_n_5_[151] ),
        .O(\ap_CS_fsm[110]_i_31_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair643" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[110]_i_32 
       (.I0(\ap_CS_fsm_reg_n_5_[46] ),
        .I1(\ap_CS_fsm_reg_n_5_[45] ),
        .I2(\ap_CS_fsm_reg_n_5_[11] ),
        .I3(\ap_CS_fsm_reg_n_5_[7] ),
        .O(\ap_CS_fsm[110]_i_32_n_5 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[110]_i_33 
       (.I0(\ap_CS_fsm_reg_n_5_[54] ),
        .I1(\ap_CS_fsm_reg_n_5_[53] ),
        .I2(\ap_CS_fsm_reg_n_5_[60] ),
        .I3(\ap_CS_fsm_reg_n_5_[31] ),
        .O(\ap_CS_fsm[110]_i_33_n_5 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[110]_i_34 
       (.I0(\ap_CS_fsm_reg_n_5_[118] ),
        .I1(\ap_CS_fsm_reg_n_5_[120] ),
        .I2(\ap_CS_fsm_reg_n_5_[86] ),
        .I3(\ap_CS_fsm_reg_n_5_[85] ),
        .O(\ap_CS_fsm[110]_i_34_n_5 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[110]_i_35 
       (.I0(\ap_CS_fsm_reg_n_5_[58] ),
        .I1(\ap_CS_fsm_reg_n_5_[57] ),
        .I2(\ap_CS_fsm_reg_n_5_[136] ),
        .I3(\ap_CS_fsm_reg_n_5_[51] ),
        .O(\ap_CS_fsm[110]_i_35_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair639" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[110]_i_36 
       (.I0(\ap_CS_fsm_reg_n_5_[89] ),
        .I1(\ap_CS_fsm_reg_n_5_[90] ),
        .O(\ap_CS_fsm[110]_i_36_n_5 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[110]_i_37 
       (.I0(\ap_CS_fsm_reg_n_5_[62] ),
        .I1(\ap_CS_fsm_reg_n_5_[61] ),
        .I2(\ap_CS_fsm_reg_n_5_[66] ),
        .I3(\ap_CS_fsm_reg_n_5_[65] ),
        .O(\ap_CS_fsm[110]_i_37_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair638" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[110]_i_38 
       (.I0(\ap_CS_fsm_reg_n_5_[111] ),
        .I1(\ap_CS_fsm_reg_n_5_[132] ),
        .I2(\ap_CS_fsm_reg_n_5_[23] ),
        .I3(\ap_CS_fsm_reg_n_5_[19] ),
        .O(\ap_CS_fsm[110]_i_38_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair640" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[110]_i_39 
       (.I0(\ap_CS_fsm_reg_n_5_[149] ),
        .I1(\ap_CS_fsm_reg_n_5_[152] ),
        .I2(Q[1]),
        .I3(ap_CS_fsm_state2),
        .O(\ap_CS_fsm[110]_i_39_n_5 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[110]_i_4 
       (.I0(\ap_CS_fsm[110]_i_15_n_5 ),
        .I1(\ap_CS_fsm[110]_i_16_n_5 ),
        .I2(\ap_CS_fsm[110]_i_17_n_5 ),
        .I3(\ap_CS_fsm[110]_i_18_n_5 ),
        .O(\ap_CS_fsm[110]_i_4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair641" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[110]_i_40 
       (.I0(\ap_CS_fsm_reg_n_5_[123] ),
        .I1(\ap_CS_fsm_reg_n_5_[154] ),
        .I2(\ap_CS_fsm_reg_n_5_[112] ),
        .I3(\ap_CS_fsm_reg_n_5_[140] ),
        .O(\ap_CS_fsm[110]_i_40_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair637" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[110]_i_41 
       (.I0(\ap_CS_fsm_reg_n_5_[59] ),
        .I1(\ap_CS_fsm_reg_n_5_[56] ),
        .I2(\ap_CS_fsm_reg_n_5_[78] ),
        .I3(\ap_CS_fsm_reg_n_5_[72] ),
        .O(\ap_CS_fsm[110]_i_41_n_5 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[110]_i_42 
       (.I0(\ap_CS_fsm_reg_n_5_[97] ),
        .I1(\ap_CS_fsm_reg_n_5_[100] ),
        .I2(\ap_CS_fsm_reg_n_5_[98] ),
        .I3(\ap_CS_fsm_reg_n_5_[9] ),
        .O(\ap_CS_fsm[110]_i_42_n_5 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[110]_i_43 
       (.I0(\ap_CS_fsm_reg_n_5_[96] ),
        .I1(\ap_CS_fsm_reg_n_5_[101] ),
        .I2(\ap_CS_fsm_reg_n_5_[99] ),
        .I3(\ap_CS_fsm_reg_n_5_[10] ),
        .O(\ap_CS_fsm[110]_i_43_n_5 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[110]_i_44 
       (.I0(\ap_CS_fsm_reg_n_5_[108] ),
        .I1(\ap_CS_fsm_reg_n_5_[116] ),
        .I2(\ap_CS_fsm_reg_n_5_[104] ),
        .I3(\ap_CS_fsm_reg_n_5_[105] ),
        .O(\ap_CS_fsm[110]_i_44_n_5 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[110]_i_45 
       (.I0(\ap_CS_fsm_reg_n_5_[122] ),
        .I1(\ap_CS_fsm_reg_n_5_[121] ),
        .I2(\ap_CS_fsm_reg_n_5_[126] ),
        .I3(\ap_CS_fsm_reg_n_5_[125] ),
        .O(\ap_CS_fsm[110]_i_45_n_5 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[110]_i_46 
       (.I0(\ap_CS_fsm_reg_n_5_[25] ),
        .I1(\ap_CS_fsm_reg_n_5_[20] ),
        .I2(\ap_CS_fsm_reg_n_5_[24] ),
        .I3(\ap_CS_fsm_reg_n_5_[16] ),
        .O(\ap_CS_fsm[110]_i_46_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[110]_i_5 
       (.I0(\ap_CS_fsm[110]_i_19_n_5 ),
        .I1(\ap_CS_fsm[110]_i_20_n_5 ),
        .I2(\ap_CS_fsm[110]_i_21_n_5 ),
        .I3(\ap_CS_fsm[110]_i_22_n_5 ),
        .I4(\ap_CS_fsm[110]_i_23_n_5 ),
        .I5(\ap_CS_fsm[110]_i_24_n_5 ),
        .O(\ap_CS_fsm[110]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \ap_CS_fsm[110]_i_6 
       (.I0(\ap_CS_fsm[110]_i_25_n_5 ),
        .I1(\ap_CS_fsm[110]_i_26_n_5 ),
        .I2(\ap_CS_fsm_reg_n_5_[36] ),
        .I3(\ap_CS_fsm_reg_n_5_[37] ),
        .I4(\ap_CS_fsm_reg_n_5_[38] ),
        .I5(\ap_CS_fsm[110]_i_27_n_5 ),
        .O(\ap_CS_fsm[110]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[110]_i_7 
       (.I0(\ap_CS_fsm_reg_n_5_[130] ),
        .I1(\ap_CS_fsm_reg_n_5_[113] ),
        .I2(\ap_CS_fsm_reg_n_5_[117] ),
        .I3(\ap_CS_fsm_reg_n_5_[114] ),
        .O(\ap_CS_fsm[110]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[110]_i_8 
       (.I0(\ap_CS_fsm_reg_n_5_[50] ),
        .I1(\ap_CS_fsm_reg_n_5_[35] ),
        .I2(\ap_CS_fsm_reg_n_5_[49] ),
        .I3(\ap_CS_fsm_reg_n_5_[39] ),
        .O(\ap_CS_fsm[110]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[110]_i_9 
       (.I0(\ap_CS_fsm_reg_n_5_[18] ),
        .I1(\ap_CS_fsm_reg_n_5_[17] ),
        .I2(\ap_CS_fsm_reg_n_5_[22] ),
        .I3(\ap_CS_fsm_reg_n_5_[21] ),
        .O(\ap_CS_fsm[110]_i_9_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair644" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \ap_CS_fsm[156]_i_1 
       (.I0(gmem_0_BVALID),
        .I1(Q[3]),
        .I2(\ap_CS_fsm_reg_n_5_[155] ),
        .O(ap_NS_fsm[156]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[1]_i_10 
       (.I0(\ap_CS_fsm[1]_i_25_n_5 ),
        .I1(\ap_CS_fsm[1]_i_26_n_5 ),
        .I2(\ap_CS_fsm_reg_n_5_[23] ),
        .I3(\ap_CS_fsm_reg_n_5_[19] ),
        .I4(\ap_CS_fsm_reg_n_5_[62] ),
        .I5(\ap_CS_fsm_reg_n_5_[61] ),
        .O(\ap_CS_fsm[1]_i_10_n_5 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[1]_i_11 
       (.I0(ap_CS_fsm_state3),
        .I1(\ap_CS_fsm_reg_n_5_[91] ),
        .I2(\ap_CS_fsm_reg_n_5_[143] ),
        .I3(\ap_CS_fsm_reg_n_5_[109] ),
        .I4(Q[2]),
        .O(\ap_CS_fsm[1]_i_11_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair647" *) 
  LUT4 #(
    .INIT(16'hFFF4)) 
    \ap_CS_fsm[1]_i_12 
       (.I0(gmem_0_BVALID),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(ap_CS_fsm_state2),
        .O(\ap_CS_fsm[1]_i_12_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair639" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_13 
       (.I0(\ap_CS_fsm_reg_n_5_[90] ),
        .I1(\ap_CS_fsm_reg_n_5_[89] ),
        .I2(\ap_CS_fsm_reg_n_5_[88] ),
        .I3(\ap_CS_fsm_reg_n_5_[87] ),
        .O(\ap_CS_fsm[1]_i_13_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair636" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_14 
       (.I0(ap_CS_fsm_state82),
        .I1(ap_CS_fsm_state83),
        .I2(\ap_CS_fsm_reg_n_5_[118] ),
        .I3(\ap_CS_fsm_reg_n_5_[120] ),
        .O(\ap_CS_fsm[1]_i_14_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[1]_i_15 
       (.I0(\ap_CS_fsm_reg_n_5_[93] ),
        .I1(\ap_CS_fsm_reg_n_5_[92] ),
        .I2(Q[0]),
        .I3(\ap_CS_fsm_reg_n_5_[95] ),
        .I4(\ap_CS_fsm_reg_n_5_[85] ),
        .I5(\ap_CS_fsm_reg_n_5_[86] ),
        .O(\ap_CS_fsm[1]_i_15_n_5 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \ap_CS_fsm[1]_i_16 
       (.I0(ap_CS_fsm_state4),
        .I1(ap_CS_fsm_state5),
        .I2(ap_CS_fsm_state6),
        .O(\ap_CS_fsm[1]_i_16_n_5 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[1]_i_17 
       (.I0(\ap_CS_fsm[110]_i_29_n_5 ),
        .I1(\ap_CS_fsm_reg_n_5_[71] ),
        .I2(\ap_CS_fsm_reg_n_5_[75] ),
        .I3(\ap_CS_fsm_reg_n_5_[68] ),
        .I4(\ap_CS_fsm_reg_n_5_[127] ),
        .O(\ap_CS_fsm[1]_i_17_n_5 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[1]_i_18 
       (.I0(\ap_CS_fsm_reg_n_5_[12] ),
        .I1(\ap_CS_fsm_reg_n_5_[124] ),
        .I2(\ap_CS_fsm_reg_n_5_[67] ),
        .I3(\ap_CS_fsm_reg_n_5_[129] ),
        .I4(\ap_CS_fsm[1]_i_27_n_5 ),
        .O(\ap_CS_fsm[1]_i_18_n_5 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[1]_i_19 
       (.I0(\ap_CS_fsm_reg_n_5_[13] ),
        .I1(\ap_CS_fsm_reg_n_5_[14] ),
        .I2(\ap_CS_fsm_reg_n_5_[69] ),
        .I3(\ap_CS_fsm_reg_n_5_[70] ),
        .I4(\ap_CS_fsm[1]_i_28_n_5 ),
        .O(\ap_CS_fsm[1]_i_19_n_5 ));
  LUT6 #(
    .INIT(64'h0000000002020200)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(\ap_CS_fsm[1]_i_2__0_n_5 ),
        .I1(\ap_CS_fsm[1]_i_3_n_5 ),
        .I2(\ap_CS_fsm[1]_i_4_n_5 ),
        .I3(Q[1]),
        .I4(write_memory_U0_out_r_read),
        .I5(\ap_CS_fsm[1]_i_5_n_5 ),
        .O(ap_NS_fsm[1]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[1]_i_20 
       (.I0(\ap_CS_fsm_reg_n_5_[63] ),
        .I1(\ap_CS_fsm_reg_n_5_[64] ),
        .I2(\ap_CS_fsm_reg_n_5_[103] ),
        .I3(\ap_CS_fsm_reg_n_5_[102] ),
        .I4(\ap_CS_fsm[1]_i_29_n_5 ),
        .O(\ap_CS_fsm[1]_i_20_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair634" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_21 
       (.I0(\ap_CS_fsm_reg_n_5_[145] ),
        .I1(\ap_CS_fsm_reg_n_5_[148] ),
        .I2(\ap_CS_fsm_reg_n_5_[146] ),
        .I3(\ap_CS_fsm_reg_n_5_[147] ),
        .O(\ap_CS_fsm[1]_i_21_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair646" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_22 
       (.I0(\ap_CS_fsm_reg_n_5_[119] ),
        .I1(\ap_CS_fsm_reg_n_5_[27] ),
        .I2(\ap_CS_fsm_reg_n_5_[133] ),
        .I3(\ap_CS_fsm_reg_n_5_[44] ),
        .O(\ap_CS_fsm[1]_i_22_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair643" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[1]_i_23 
       (.I0(\ap_CS_fsm_reg_n_5_[45] ),
        .I1(\ap_CS_fsm_reg_n_5_[46] ),
        .O(\ap_CS_fsm[1]_i_23_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair645" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_24 
       (.I0(\ap_CS_fsm_reg_n_5_[137] ),
        .I1(\ap_CS_fsm_reg_n_5_[43] ),
        .I2(\ap_CS_fsm_reg_n_5_[47] ),
        .I3(\ap_CS_fsm_reg_n_5_[28] ),
        .O(\ap_CS_fsm[1]_i_24_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[1]_i_25 
       (.I0(\ap_CS_fsm_reg_n_5_[149] ),
        .I1(\ap_CS_fsm_reg_n_5_[152] ),
        .I2(\ap_CS_fsm_reg_n_5_[140] ),
        .I3(\ap_CS_fsm_reg_n_5_[112] ),
        .I4(\ap_CS_fsm_reg_n_5_[48] ),
        .I5(\ap_CS_fsm_reg_n_5_[52] ),
        .O(\ap_CS_fsm[1]_i_25_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair638" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_26 
       (.I0(\ap_CS_fsm_reg_n_5_[59] ),
        .I1(\ap_CS_fsm_reg_n_5_[56] ),
        .I2(\ap_CS_fsm_reg_n_5_[111] ),
        .I3(\ap_CS_fsm_reg_n_5_[132] ),
        .O(\ap_CS_fsm[1]_i_26_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair642" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_27 
       (.I0(\ap_CS_fsm_reg_n_5_[128] ),
        .I1(\ap_CS_fsm_reg_n_5_[8] ),
        .I2(\ap_CS_fsm_reg_n_5_[11] ),
        .I3(\ap_CS_fsm_reg_n_5_[7] ),
        .O(\ap_CS_fsm[1]_i_27_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair641" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_28 
       (.I0(\ap_CS_fsm_reg_n_5_[106] ),
        .I1(\ap_CS_fsm_reg_n_5_[107] ),
        .I2(\ap_CS_fsm_reg_n_5_[123] ),
        .I3(\ap_CS_fsm_reg_n_5_[154] ),
        .O(\ap_CS_fsm[1]_i_28_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair637" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_29 
       (.I0(\ap_CS_fsm_reg_n_5_[78] ),
        .I1(\ap_CS_fsm_reg_n_5_[72] ),
        .I2(\ap_CS_fsm_reg_n_5_[66] ),
        .I3(\ap_CS_fsm_reg_n_5_[65] ),
        .O(\ap_CS_fsm[1]_i_29_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \ap_CS_fsm[1]_i_2__0 
       (.I0(\ap_CS_fsm[1]_i_6_n_5 ),
        .I1(\ap_CS_fsm[110]_i_26_n_5 ),
        .I2(\ap_CS_fsm[1]_i_7_n_5 ),
        .I3(\ap_CS_fsm[1]_i_8_n_5 ),
        .I4(\ap_CS_fsm[1]_i_9_n_5 ),
        .I5(\ap_CS_fsm[1]_i_10_n_5 ),
        .O(\ap_CS_fsm[1]_i_2__0_n_5 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_3 
       (.I0(\ap_CS_fsm[1]_i_11_n_5 ),
        .I1(\ap_CS_fsm[1]_i_12_n_5 ),
        .I2(\ap_CS_fsm[1]_i_13_n_5 ),
        .I3(\ap_CS_fsm[1]_i_14_n_5 ),
        .O(\ap_CS_fsm[1]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[1]_i_4 
       (.I0(\ap_CS_fsm[1]_i_15_n_5 ),
        .I1(\ap_CS_fsm_reg_n_5_[94] ),
        .I2(\ap_CS_fsm_reg_n_5_[84] ),
        .I3(\ap_CS_fsm_reg_n_5_[83] ),
        .I4(\ap_CS_fsm[1]_i_16_n_5 ),
        .O(\ap_CS_fsm[1]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[1]_i_5 
       (.I0(\ap_CS_fsm[1]_i_17_n_5 ),
        .I1(\ap_CS_fsm[1]_i_18_n_5 ),
        .I2(\ap_CS_fsm[1]_i_19_n_5 ),
        .I3(\ap_CS_fsm[1]_i_20_n_5 ),
        .I4(\ap_CS_fsm[110]_i_25_n_5 ),
        .O(\ap_CS_fsm[1]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[1]_i_6 
       (.I0(\ap_CS_fsm[110]_i_27_n_5 ),
        .I1(\ap_CS_fsm_reg_n_5_[38] ),
        .I2(\ap_CS_fsm_reg_n_5_[37] ),
        .I3(\ap_CS_fsm_reg_n_5_[36] ),
        .I4(\ap_CS_fsm[110]_i_31_n_5 ),
        .I5(\ap_CS_fsm[1]_i_21_n_5 ),
        .O(\ap_CS_fsm[1]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[1]_i_7 
       (.I0(\ap_CS_fsm_reg_n_5_[131] ),
        .I1(\ap_CS_fsm_reg_n_5_[110] ),
        .I2(\ap_CS_fsm_reg_n_5_[41] ),
        .I3(\ap_CS_fsm_reg_n_5_[42] ),
        .I4(\ap_CS_fsm[110]_i_8_n_5 ),
        .I5(\ap_CS_fsm[110]_i_9_n_5 ),
        .O(\ap_CS_fsm[1]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_8 
       (.I0(\ap_CS_fsm[1]_i_22_n_5 ),
        .I1(\ap_CS_fsm[110]_i_10_n_5 ),
        .I2(\ap_CS_fsm[110]_i_28_n_5 ),
        .I3(\ap_CS_fsm[110]_i_7_n_5 ),
        .O(\ap_CS_fsm[1]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[1]_i_9 
       (.I0(\ap_CS_fsm[110]_i_35_n_5 ),
        .I1(\ap_CS_fsm[110]_i_33_n_5 ),
        .I2(\ap_CS_fsm[1]_i_23_n_5 ),
        .I3(\ap_CS_fsm_reg_n_5_[55] ),
        .I4(\ap_CS_fsm_reg_n_5_[15] ),
        .I5(\ap_CS_fsm[1]_i_24_n_5 ),
        .O(\ap_CS_fsm[1]_i_9_n_5 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \ap_CS_fsm[2]_i_1__0 
       (.I0(burst_count_fu_86[2]),
        .I1(burst_count_fu_86[0]),
        .I2(burst_count_fu_86[3]),
        .I3(\ap_CS_fsm[2]_i_2_n_5 ),
        .O(ap_NS_fsm[2]));
  LUT4 #(
    .INIT(16'hFFF7)) 
    \ap_CS_fsm[2]_i_2 
       (.I0(burst_count_fu_86[5]),
        .I1(ap_CS_fsm_state2),
        .I2(burst_count_fu_86[4]),
        .I3(burst_count_fu_86[1]),
        .O(\ap_CS_fsm[2]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair628" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[3]_i_1__0 
       (.I0(ap_CS_fsm_state3),
        .I1(gmem_0_AWREADY),
        .I2(ap_CS_fsm_state4),
        .O(ap_NS_fsm[3]));
  (* SOFT_HLUTNM = "soft_lutpair627" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(gmem_0_AWREADY),
        .O(ap_NS_fsm[4]));
  (* SOFT_HLUTNM = "soft_lutpair647" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[79]_i_1 
       (.I0(\ap_CS_fsm_reg_n_5_[78] ),
        .I1(gmem_0_BVALID),
        .I2(Q[1]),
        .O(ap_NS_fsm[79]));
  LUT4 #(
    .INIT(16'h00F2)) 
    \ap_CS_fsm[80]_i_1 
       (.I0(Q[2]),
        .I1(gmem_0_AWREADY),
        .I2(ap_CS_fsm_state2),
        .I3(ap_NS_fsm[2]),
        .O(ap_NS_fsm[80]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_5_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[100] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[99] ),
        .Q(\ap_CS_fsm_reg_n_5_[100] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[101] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[100] ),
        .Q(\ap_CS_fsm_reg_n_5_[101] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[102] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[101] ),
        .Q(\ap_CS_fsm_reg_n_5_[102] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[103] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[102] ),
        .Q(\ap_CS_fsm_reg_n_5_[103] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[104] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[103] ),
        .Q(\ap_CS_fsm_reg_n_5_[104] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[105] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[104] ),
        .Q(\ap_CS_fsm_reg_n_5_[105] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[106] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[105] ),
        .Q(\ap_CS_fsm_reg_n_5_[106] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[107] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[106] ),
        .Q(\ap_CS_fsm_reg_n_5_[107] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[108] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[107] ),
        .Q(\ap_CS_fsm_reg_n_5_[108] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[109] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[108] ),
        .Q(\ap_CS_fsm_reg_n_5_[109] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[9] ),
        .Q(\ap_CS_fsm_reg_n_5_[10] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[110] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[110]),
        .Q(\ap_CS_fsm_reg_n_5_[110] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[111] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[110] ),
        .Q(\ap_CS_fsm_reg_n_5_[111] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[112] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[111] ),
        .Q(\ap_CS_fsm_reg_n_5_[112] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[113] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[112] ),
        .Q(\ap_CS_fsm_reg_n_5_[113] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[114] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[113] ),
        .Q(\ap_CS_fsm_reg_n_5_[114] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[115] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[114] ),
        .Q(\ap_CS_fsm_reg_n_5_[115] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[116] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[115] ),
        .Q(\ap_CS_fsm_reg_n_5_[116] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[117] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[116] ),
        .Q(\ap_CS_fsm_reg_n_5_[117] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[118] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[117] ),
        .Q(\ap_CS_fsm_reg_n_5_[118] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[119] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[118] ),
        .Q(\ap_CS_fsm_reg_n_5_[119] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[10] ),
        .Q(\ap_CS_fsm_reg_n_5_[11] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[120] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[119] ),
        .Q(\ap_CS_fsm_reg_n_5_[120] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[121] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[120] ),
        .Q(\ap_CS_fsm_reg_n_5_[121] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[122] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[121] ),
        .Q(\ap_CS_fsm_reg_n_5_[122] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[123] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[122] ),
        .Q(\ap_CS_fsm_reg_n_5_[123] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[124] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[123] ),
        .Q(\ap_CS_fsm_reg_n_5_[124] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[125] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[124] ),
        .Q(\ap_CS_fsm_reg_n_5_[125] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[126] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[125] ),
        .Q(\ap_CS_fsm_reg_n_5_[126] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[127] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[126] ),
        .Q(\ap_CS_fsm_reg_n_5_[127] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[128] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[127] ),
        .Q(\ap_CS_fsm_reg_n_5_[128] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[129] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[128] ),
        .Q(\ap_CS_fsm_reg_n_5_[129] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[11] ),
        .Q(\ap_CS_fsm_reg_n_5_[12] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[130] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[129] ),
        .Q(\ap_CS_fsm_reg_n_5_[130] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[131] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[130] ),
        .Q(\ap_CS_fsm_reg_n_5_[131] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[132] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[131] ),
        .Q(\ap_CS_fsm_reg_n_5_[132] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[133] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[132] ),
        .Q(\ap_CS_fsm_reg_n_5_[133] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[134] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[133] ),
        .Q(\ap_CS_fsm_reg_n_5_[134] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[135] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[134] ),
        .Q(\ap_CS_fsm_reg_n_5_[135] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[136] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[135] ),
        .Q(\ap_CS_fsm_reg_n_5_[136] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[137] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[136] ),
        .Q(\ap_CS_fsm_reg_n_5_[137] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[138] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[137] ),
        .Q(\ap_CS_fsm_reg_n_5_[138] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[139] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[138] ),
        .Q(\ap_CS_fsm_reg_n_5_[139] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[12] ),
        .Q(\ap_CS_fsm_reg_n_5_[13] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[140] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[139] ),
        .Q(\ap_CS_fsm_reg_n_5_[140] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[141] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[140] ),
        .Q(\ap_CS_fsm_reg_n_5_[141] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[142] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[141] ),
        .Q(\ap_CS_fsm_reg_n_5_[142] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[143] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[142] ),
        .Q(\ap_CS_fsm_reg_n_5_[143] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[144] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[143] ),
        .Q(\ap_CS_fsm_reg_n_5_[144] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[145] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[144] ),
        .Q(\ap_CS_fsm_reg_n_5_[145] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[146] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[145] ),
        .Q(\ap_CS_fsm_reg_n_5_[146] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[147] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[146] ),
        .Q(\ap_CS_fsm_reg_n_5_[147] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[148] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[147] ),
        .Q(\ap_CS_fsm_reg_n_5_[148] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[149] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[148] ),
        .Q(\ap_CS_fsm_reg_n_5_[149] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[13] ),
        .Q(\ap_CS_fsm_reg_n_5_[14] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[150] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[149] ),
        .Q(\ap_CS_fsm_reg_n_5_[150] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[151] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[150] ),
        .Q(\ap_CS_fsm_reg_n_5_[151] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[152] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[151] ),
        .Q(\ap_CS_fsm_reg_n_5_[152] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[153] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[152] ),
        .Q(\ap_CS_fsm_reg_n_5_[153] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[154] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[153] ),
        .Q(\ap_CS_fsm_reg_n_5_[154] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[155] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[154] ),
        .Q(\ap_CS_fsm_reg_n_5_[155] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[156] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[156]),
        .Q(Q[3]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[14] ),
        .Q(\ap_CS_fsm_reg_n_5_[15] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[15] ),
        .Q(\ap_CS_fsm_reg_n_5_[16] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[16] ),
        .Q(\ap_CS_fsm_reg_n_5_[17] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[17] ),
        .Q(\ap_CS_fsm_reg_n_5_[18] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[18] ),
        .Q(\ap_CS_fsm_reg_n_5_[19] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[19] ),
        .Q(\ap_CS_fsm_reg_n_5_[20] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[20] ),
        .Q(\ap_CS_fsm_reg_n_5_[21] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[21] ),
        .Q(\ap_CS_fsm_reg_n_5_[22] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[22] ),
        .Q(\ap_CS_fsm_reg_n_5_[23] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[23] ),
        .Q(\ap_CS_fsm_reg_n_5_[24] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[24] ),
        .Q(\ap_CS_fsm_reg_n_5_[25] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[25] ),
        .Q(\ap_CS_fsm_reg_n_5_[26] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[26] ),
        .Q(\ap_CS_fsm_reg_n_5_[27] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[27] ),
        .Q(\ap_CS_fsm_reg_n_5_[28] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[28] ),
        .Q(\ap_CS_fsm_reg_n_5_[29] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[29] ),
        .Q(\ap_CS_fsm_reg_n_5_[30] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[30] ),
        .Q(\ap_CS_fsm_reg_n_5_[31] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[31] ),
        .Q(\ap_CS_fsm_reg_n_5_[32] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[33] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[32] ),
        .Q(\ap_CS_fsm_reg_n_5_[33] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[34] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[33] ),
        .Q(\ap_CS_fsm_reg_n_5_[34] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[35] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[34] ),
        .Q(\ap_CS_fsm_reg_n_5_[35] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[36] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[35] ),
        .Q(\ap_CS_fsm_reg_n_5_[36] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[37] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[36] ),
        .Q(\ap_CS_fsm_reg_n_5_[37] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[38] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[37] ),
        .Q(\ap_CS_fsm_reg_n_5_[38] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[39] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[38] ),
        .Q(\ap_CS_fsm_reg_n_5_[39] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[40] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[39] ),
        .Q(\ap_CS_fsm_reg_n_5_[40] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[41] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[40] ),
        .Q(\ap_CS_fsm_reg_n_5_[41] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[42] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[41] ),
        .Q(\ap_CS_fsm_reg_n_5_[42] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[43] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[42] ),
        .Q(\ap_CS_fsm_reg_n_5_[43] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[44] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[43] ),
        .Q(\ap_CS_fsm_reg_n_5_[44] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[45] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[44] ),
        .Q(\ap_CS_fsm_reg_n_5_[45] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[46] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[45] ),
        .Q(\ap_CS_fsm_reg_n_5_[46] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[47] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[46] ),
        .Q(\ap_CS_fsm_reg_n_5_[47] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[48] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[47] ),
        .Q(\ap_CS_fsm_reg_n_5_[48] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[49] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[48] ),
        .Q(\ap_CS_fsm_reg_n_5_[49] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[50] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[49] ),
        .Q(\ap_CS_fsm_reg_n_5_[50] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[51] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[50] ),
        .Q(\ap_CS_fsm_reg_n_5_[51] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[52] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[51] ),
        .Q(\ap_CS_fsm_reg_n_5_[52] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[53] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[52] ),
        .Q(\ap_CS_fsm_reg_n_5_[53] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[54] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[53] ),
        .Q(\ap_CS_fsm_reg_n_5_[54] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[55] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[54] ),
        .Q(\ap_CS_fsm_reg_n_5_[55] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[56] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[55] ),
        .Q(\ap_CS_fsm_reg_n_5_[56] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[57] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[56] ),
        .Q(\ap_CS_fsm_reg_n_5_[57] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[58] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[57] ),
        .Q(\ap_CS_fsm_reg_n_5_[58] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[59] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[58] ),
        .Q(\ap_CS_fsm_reg_n_5_[59] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[60] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[59] ),
        .Q(\ap_CS_fsm_reg_n_5_[60] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[61] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[60] ),
        .Q(\ap_CS_fsm_reg_n_5_[61] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[62] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[61] ),
        .Q(\ap_CS_fsm_reg_n_5_[62] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[63] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[62] ),
        .Q(\ap_CS_fsm_reg_n_5_[63] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[64] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[63] ),
        .Q(\ap_CS_fsm_reg_n_5_[64] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[65] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[64] ),
        .Q(\ap_CS_fsm_reg_n_5_[65] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[66] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[65] ),
        .Q(\ap_CS_fsm_reg_n_5_[66] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[67] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[66] ),
        .Q(\ap_CS_fsm_reg_n_5_[67] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[68] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[67] ),
        .Q(\ap_CS_fsm_reg_n_5_[68] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[69] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[68] ),
        .Q(\ap_CS_fsm_reg_n_5_[69] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[70] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[69] ),
        .Q(\ap_CS_fsm_reg_n_5_[70] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[71] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[70] ),
        .Q(\ap_CS_fsm_reg_n_5_[71] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[72] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[71] ),
        .Q(\ap_CS_fsm_reg_n_5_[72] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[73] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[72] ),
        .Q(\ap_CS_fsm_reg_n_5_[73] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[74] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[73] ),
        .Q(\ap_CS_fsm_reg_n_5_[74] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[75] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[74] ),
        .Q(\ap_CS_fsm_reg_n_5_[75] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[76] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[75] ),
        .Q(\ap_CS_fsm_reg_n_5_[76] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[77] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[76] ),
        .Q(\ap_CS_fsm_reg_n_5_[77] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[78] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[77] ),
        .Q(\ap_CS_fsm_reg_n_5_[78] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[79] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[79]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(\ap_CS_fsm_reg_n_5_[7] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[80] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[80]),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[81] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(ap_CS_fsm_state82),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[82] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[82]),
        .Q(ap_CS_fsm_state83),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[83] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[83]),
        .Q(\ap_CS_fsm_reg_n_5_[83] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[84] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[83] ),
        .Q(\ap_CS_fsm_reg_n_5_[84] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[85] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[84] ),
        .Q(\ap_CS_fsm_reg_n_5_[85] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[86] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[85] ),
        .Q(\ap_CS_fsm_reg_n_5_[86] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[87] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[86] ),
        .Q(\ap_CS_fsm_reg_n_5_[87] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[88] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[87] ),
        .Q(\ap_CS_fsm_reg_n_5_[88] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[89] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[88] ),
        .Q(\ap_CS_fsm_reg_n_5_[89] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[7] ),
        .Q(\ap_CS_fsm_reg_n_5_[8] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[90] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[89] ),
        .Q(\ap_CS_fsm_reg_n_5_[90] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[91] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[90] ),
        .Q(\ap_CS_fsm_reg_n_5_[91] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[92] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[91] ),
        .Q(\ap_CS_fsm_reg_n_5_[92] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[93] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[92] ),
        .Q(\ap_CS_fsm_reg_n_5_[93] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[94] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[93] ),
        .Q(\ap_CS_fsm_reg_n_5_[94] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[95] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[94] ),
        .Q(\ap_CS_fsm_reg_n_5_[95] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[96] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[95] ),
        .Q(\ap_CS_fsm_reg_n_5_[96] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[97] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[96] ),
        .Q(\ap_CS_fsm_reg_n_5_[97] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[98] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[97] ),
        .Q(\ap_CS_fsm_reg_n_5_[98] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[99] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[98] ),
        .Q(\ap_CS_fsm_reg_n_5_[99] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[8] ),
        .Q(\ap_CS_fsm_reg_n_5_[9] ),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h000000F8)) 
    ap_done_reg_i_1__0
       (.I0(gmem_0_BVALID),
        .I1(Q[3]),
        .I2(ap_done_reg_0),
        .I3(ap_sync_done),
        .I4(ap_rst_n_inv),
        .O(ap_done_reg_i_1__0_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_i_1__0_n_5),
        .Q(ap_done_reg_0),
        .R(1'b0));
  FDRE \burst_count_1_reg_382_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(burst_count_fu_86[0]),
        .Q(burst_count_1_reg_382[0]),
        .R(1'b0));
  FDRE \burst_count_1_reg_382_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(burst_count_fu_86[1]),
        .Q(burst_count_1_reg_382[1]),
        .R(1'b0));
  FDRE \burst_count_1_reg_382_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(burst_count_fu_86[2]),
        .Q(burst_count_1_reg_382[2]),
        .R(1'b0));
  FDRE \burst_count_1_reg_382_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(burst_count_fu_86[3]),
        .Q(burst_count_1_reg_382[3]),
        .R(1'b0));
  FDRE \burst_count_1_reg_382_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(burst_count_fu_86[4]),
        .Q(burst_count_1_reg_382[4]),
        .R(1'b0));
  FDRE \burst_count_1_reg_382_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(burst_count_fu_86[5]),
        .Q(burst_count_1_reg_382[5]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hEA)) 
    \burst_count_fu_86[5]_i_1 
       (.I0(write_memory_U0_out_r_read),
        .I1(Q[0]),
        .I2(fifo_count_empty_n),
        .O(write_memory_U0_fifo_count_read));
  FDRE #(
    .INIT(1'b0)) 
    \burst_count_fu_86_reg[0] 
       (.C(ap_clk),
        .CE(write_memory_U0_fifo_count_read),
        .D(\burst_count_fu_86_reg[5]_0 [0]),
        .Q(burst_count_fu_86[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \burst_count_fu_86_reg[1] 
       (.C(ap_clk),
        .CE(write_memory_U0_fifo_count_read),
        .D(\burst_count_fu_86_reg[5]_0 [1]),
        .Q(burst_count_fu_86[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \burst_count_fu_86_reg[2] 
       (.C(ap_clk),
        .CE(write_memory_U0_fifo_count_read),
        .D(\burst_count_fu_86_reg[5]_0 [2]),
        .Q(burst_count_fu_86[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \burst_count_fu_86_reg[3] 
       (.C(ap_clk),
        .CE(write_memory_U0_fifo_count_read),
        .D(\burst_count_fu_86_reg[5]_0 [3]),
        .Q(burst_count_fu_86[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \burst_count_fu_86_reg[4] 
       (.C(ap_clk),
        .CE(write_memory_U0_fifo_count_read),
        .D(\burst_count_fu_86_reg[5]_0 [4]),
        .Q(burst_count_fu_86[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \burst_count_fu_86_reg[5] 
       (.C(ap_clk),
        .CE(write_memory_U0_fifo_count_read),
        .D(\burst_count_fu_86_reg[5]_0 [5]),
        .Q(burst_count_fu_86[5]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vitis_design_dpa_trace_s2mm_0_write_memory_Pipeline_Burst grp_write_memory_Pipeline_Burst_fu_133
       (.D(ap_NS_fsm[6:5]),
        .Q({Q[0],ap_CS_fsm_state6,ap_CS_fsm_state5}),
        .\ap_CS_fsm_reg[4] (grp_write_memory_Pipeline_Burst_fu_133_n_5),
        .\ap_CS_fsm_reg[4]_0 (grp_write_memory_Pipeline_Burst_fu_133_n_9),
        .\ap_CS_fsm_reg[5] (grp_write_memory_Pipeline_Burst_fu_133_n_6),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .fifo_count_empty_n(fifo_count_empty_n),
        .fifo_data_out_empty_n(fifo_data_out_empty_n),
        .\fifo_data_out_read_reg_138_reg[63]_0 (fifo_data_out_read_reg_138),
        .\fifo_data_out_read_reg_138_reg[63]_1 (\fifo_data_out_read_reg_142_reg[63] ),
        .gmem_0_WREADY(gmem_0_WREADY),
        .grp_write_memory_Pipeline_Burst_fu_133_ap_start_reg(grp_write_memory_Pipeline_Burst_fu_133_ap_start_reg));
  FDRE #(
    .INIT(1'b0)) 
    grp_write_memory_Pipeline_Burst_fu_133_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_write_memory_Pipeline_Burst_fu_133_n_9),
        .Q(grp_write_memory_Pipeline_Burst_fu_133_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vitis_design_dpa_trace_s2mm_0_write_memory_Pipeline_Flush grp_write_memory_Pipeline_Flush_fu_142
       (.D(ap_NS_fsm[83:82]),
        .ENARDEN(ENARDEN),
        .Q({ap_CS_fsm_state83,ap_CS_fsm_state82}),
        .RAMB36E5_INT_INST(fifo_data_out_read_reg_138),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .din(din),
        .dout_vld_reg(dout_vld_reg),
        .empty_n(empty_n),
        .fifo_data_out_empty_n(fifo_data_out_empty_n),
        .\fifo_data_out_read_reg_142_reg[63]_0 (\fifo_data_out_read_reg_142_reg[63] ),
        .gmem_0_WREADY(gmem_0_WREADY),
        .grp_write_memory_Pipeline_Flush_fu_142_ap_start_reg(grp_write_memory_Pipeline_Flush_fu_142_ap_start_reg),
        .grp_write_memory_Pipeline_Flush_fu_142_ap_start_reg_reg(grp_write_memory_Pipeline_Flush_fu_142_n_5),
        .grp_write_memory_Pipeline_Flush_fu_142_ap_start_reg_reg_0(burst_count_1_reg_382),
        .mOutPtr18_out(mOutPtr18_out),
        .pop(pop),
        .pop_2(pop_2),
        .pop_dout(pop_dout),
        .push_0(push_0),
        .\raddr_reg[7] (grp_write_memory_Pipeline_Burst_fu_133_n_6),
        .\waddr_reg[0] (mem_reg_bram_0_i_69_n_5),
        .\waddr_reg[0]_0 (grp_write_memory_Pipeline_Burst_fu_133_n_5));
  FDRE #(
    .INIT(1'b0)) 
    grp_write_memory_Pipeline_Flush_fu_142_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_write_memory_Pipeline_Flush_fu_142_n_5),
        .Q(grp_write_memory_Pipeline_Flush_fu_142_ap_start_reg),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h0400)) 
    int_ap_idle_i_1
       (.I0(ap_sync_reg_write_memory_U0_ap_start),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(ap_start),
        .I3(ap_done_reg_reg_0[0]),
        .O(ap_idle));
  LUT6 #(
    .INIT(64'hF8F8F8F8F8000000)) 
    \int_isr[0]_i_3 
       (.I0(gmem_0_BVALID),
        .I1(Q[3]),
        .I2(ap_done_reg_0),
        .I3(ap_done_reg_reg_0[1]),
        .I4(fifo_count_full_n),
        .I5(ap_done_reg),
        .O(ap_sync_done));
  LUT4 #(
    .INIT(16'h2F20)) 
    int_task_ap_done_i_2
       (.I0(ap_idle),
        .I1(int_task_ap_done_reg),
        .I2(int_task_ap_done_reg_0),
        .I3(ap_sync_done),
        .O(task_ap_done));
  LUT4 #(
    .INIT(16'h02AA)) 
    \mOutPtr[4]_i_2__2 
       (.I0(push_1),
        .I1(write_memory_U0_out_r_read),
        .I2(Q[0]),
        .I3(fifo_count_empty_n),
        .O(p_9_in));
  (* SOFT_HLUTNM = "soft_lutpair635" *) 
  LUT4 #(
    .INIT(16'h5A78)) 
    \mOutPtr[5]_i_1__8 
       (.I0(fifo_count_empty_n),
        .I1(Q[0]),
        .I2(push_1),
        .I3(write_memory_U0_out_r_read),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair626" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \mem_reg[71][0]_srl32_i_1 
       (.I0(Q[2]),
        .I1(ap_CS_fsm_state4),
        .I2(gmem_0_AWREADY),
        .O(push));
  LUT5 #(
    .INIT(32'hC808C000)) 
    \mem_reg[71][0]_srl32_i_2 
       (.I0(ap_CS_fsm_state4),
        .I1(gmem_0_AWREADY),
        .I2(Q[2]),
        .I3(trunc_ln1_reg_397[0]),
        .I4(trunc_ln_reg_403[0]),
        .O(in[0]));
  LUT5 #(
    .INIT(32'hC808C000)) 
    \mem_reg[71][10]_srl32_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(gmem_0_AWREADY),
        .I2(Q[2]),
        .I3(trunc_ln1_reg_397[10]),
        .I4(trunc_ln_reg_403[10]),
        .O(in[10]));
  LUT5 #(
    .INIT(32'hC808C000)) 
    \mem_reg[71][11]_srl32_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(gmem_0_AWREADY),
        .I2(Q[2]),
        .I3(trunc_ln1_reg_397[11]),
        .I4(trunc_ln_reg_403[11]),
        .O(in[11]));
  LUT5 #(
    .INIT(32'hC808C000)) 
    \mem_reg[71][12]_srl32_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(gmem_0_AWREADY),
        .I2(Q[2]),
        .I3(trunc_ln1_reg_397[12]),
        .I4(trunc_ln_reg_403[12]),
        .O(in[12]));
  LUT5 #(
    .INIT(32'hC808C000)) 
    \mem_reg[71][13]_srl32_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(gmem_0_AWREADY),
        .I2(Q[2]),
        .I3(trunc_ln1_reg_397[13]),
        .I4(trunc_ln_reg_403[13]),
        .O(in[13]));
  LUT5 #(
    .INIT(32'hC808C000)) 
    \mem_reg[71][14]_srl32_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(gmem_0_AWREADY),
        .I2(Q[2]),
        .I3(trunc_ln1_reg_397[14]),
        .I4(trunc_ln_reg_403[14]),
        .O(in[14]));
  LUT5 #(
    .INIT(32'hC808C000)) 
    \mem_reg[71][15]_srl32_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(gmem_0_AWREADY),
        .I2(Q[2]),
        .I3(trunc_ln1_reg_397[15]),
        .I4(trunc_ln_reg_403[15]),
        .O(in[15]));
  LUT5 #(
    .INIT(32'hC808C000)) 
    \mem_reg[71][16]_srl32_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(gmem_0_AWREADY),
        .I2(Q[2]),
        .I3(trunc_ln1_reg_397[16]),
        .I4(trunc_ln_reg_403[16]),
        .O(in[16]));
  LUT5 #(
    .INIT(32'hC808C000)) 
    \mem_reg[71][17]_srl32_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(gmem_0_AWREADY),
        .I2(Q[2]),
        .I3(trunc_ln1_reg_397[17]),
        .I4(trunc_ln_reg_403[17]),
        .O(in[17]));
  LUT5 #(
    .INIT(32'hC808C000)) 
    \mem_reg[71][18]_srl32_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(gmem_0_AWREADY),
        .I2(Q[2]),
        .I3(trunc_ln1_reg_397[18]),
        .I4(trunc_ln_reg_403[18]),
        .O(in[18]));
  LUT5 #(
    .INIT(32'hC808C000)) 
    \mem_reg[71][19]_srl32_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(gmem_0_AWREADY),
        .I2(Q[2]),
        .I3(trunc_ln1_reg_397[19]),
        .I4(trunc_ln_reg_403[19]),
        .O(in[19]));
  LUT5 #(
    .INIT(32'hC808C000)) 
    \mem_reg[71][1]_srl32_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(gmem_0_AWREADY),
        .I2(Q[2]),
        .I3(trunc_ln1_reg_397[1]),
        .I4(trunc_ln_reg_403[1]),
        .O(in[1]));
  LUT5 #(
    .INIT(32'hC808C000)) 
    \mem_reg[71][20]_srl32_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(gmem_0_AWREADY),
        .I2(Q[2]),
        .I3(trunc_ln1_reg_397[20]),
        .I4(trunc_ln_reg_403[20]),
        .O(in[20]));
  LUT5 #(
    .INIT(32'hC808C000)) 
    \mem_reg[71][21]_srl32_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(gmem_0_AWREADY),
        .I2(Q[2]),
        .I3(trunc_ln1_reg_397[21]),
        .I4(trunc_ln_reg_403[21]),
        .O(in[21]));
  LUT5 #(
    .INIT(32'hC808C000)) 
    \mem_reg[71][22]_srl32_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(gmem_0_AWREADY),
        .I2(Q[2]),
        .I3(trunc_ln1_reg_397[22]),
        .I4(trunc_ln_reg_403[22]),
        .O(in[22]));
  LUT5 #(
    .INIT(32'hC808C000)) 
    \mem_reg[71][23]_srl32_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(gmem_0_AWREADY),
        .I2(Q[2]),
        .I3(trunc_ln1_reg_397[23]),
        .I4(trunc_ln_reg_403[23]),
        .O(in[23]));
  LUT5 #(
    .INIT(32'hC808C000)) 
    \mem_reg[71][24]_srl32_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(gmem_0_AWREADY),
        .I2(Q[2]),
        .I3(trunc_ln1_reg_397[24]),
        .I4(trunc_ln_reg_403[24]),
        .O(in[24]));
  LUT5 #(
    .INIT(32'hC808C000)) 
    \mem_reg[71][25]_srl32_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(gmem_0_AWREADY),
        .I2(Q[2]),
        .I3(trunc_ln1_reg_397[25]),
        .I4(trunc_ln_reg_403[25]),
        .O(in[25]));
  LUT5 #(
    .INIT(32'hC808C000)) 
    \mem_reg[71][26]_srl32_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(gmem_0_AWREADY),
        .I2(Q[2]),
        .I3(trunc_ln1_reg_397[26]),
        .I4(trunc_ln_reg_403[26]),
        .O(in[26]));
  LUT5 #(
    .INIT(32'hC808C000)) 
    \mem_reg[71][27]_srl32_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(gmem_0_AWREADY),
        .I2(Q[2]),
        .I3(trunc_ln1_reg_397[27]),
        .I4(trunc_ln_reg_403[27]),
        .O(in[27]));
  LUT5 #(
    .INIT(32'hC808C000)) 
    \mem_reg[71][28]_srl32_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(gmem_0_AWREADY),
        .I2(Q[2]),
        .I3(trunc_ln1_reg_397[28]),
        .I4(trunc_ln_reg_403[28]),
        .O(in[28]));
  LUT5 #(
    .INIT(32'hC808C000)) 
    \mem_reg[71][29]_srl32_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(gmem_0_AWREADY),
        .I2(Q[2]),
        .I3(trunc_ln1_reg_397[29]),
        .I4(trunc_ln_reg_403[29]),
        .O(in[29]));
  LUT5 #(
    .INIT(32'hC808C000)) 
    \mem_reg[71][2]_srl32_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(gmem_0_AWREADY),
        .I2(Q[2]),
        .I3(trunc_ln1_reg_397[2]),
        .I4(trunc_ln_reg_403[2]),
        .O(in[2]));
  LUT5 #(
    .INIT(32'hC808C000)) 
    \mem_reg[71][30]_srl32_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(gmem_0_AWREADY),
        .I2(Q[2]),
        .I3(trunc_ln1_reg_397[30]),
        .I4(trunc_ln_reg_403[30]),
        .O(in[30]));
  LUT5 #(
    .INIT(32'hC808C000)) 
    \mem_reg[71][31]_srl32_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(gmem_0_AWREADY),
        .I2(Q[2]),
        .I3(trunc_ln1_reg_397[31]),
        .I4(trunc_ln_reg_403[31]),
        .O(in[31]));
  LUT5 #(
    .INIT(32'hC808C000)) 
    \mem_reg[71][32]_srl32_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(gmem_0_AWREADY),
        .I2(Q[2]),
        .I3(trunc_ln1_reg_397[32]),
        .I4(trunc_ln_reg_403[32]),
        .O(in[32]));
  LUT5 #(
    .INIT(32'hC808C000)) 
    \mem_reg[71][33]_srl32_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(gmem_0_AWREADY),
        .I2(Q[2]),
        .I3(trunc_ln1_reg_397[33]),
        .I4(trunc_ln_reg_403[33]),
        .O(in[33]));
  LUT5 #(
    .INIT(32'hC808C000)) 
    \mem_reg[71][34]_srl32_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(gmem_0_AWREADY),
        .I2(Q[2]),
        .I3(trunc_ln1_reg_397[34]),
        .I4(trunc_ln_reg_403[34]),
        .O(in[34]));
  LUT5 #(
    .INIT(32'hC808C000)) 
    \mem_reg[71][35]_srl32_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(gmem_0_AWREADY),
        .I2(Q[2]),
        .I3(trunc_ln1_reg_397[35]),
        .I4(trunc_ln_reg_403[35]),
        .O(in[35]));
  LUT5 #(
    .INIT(32'hC808C000)) 
    \mem_reg[71][36]_srl32_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(gmem_0_AWREADY),
        .I2(Q[2]),
        .I3(trunc_ln1_reg_397[36]),
        .I4(trunc_ln_reg_403[36]),
        .O(in[36]));
  LUT5 #(
    .INIT(32'hC808C000)) 
    \mem_reg[71][37]_srl32_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(gmem_0_AWREADY),
        .I2(Q[2]),
        .I3(trunc_ln1_reg_397[37]),
        .I4(trunc_ln_reg_403[37]),
        .O(in[37]));
  LUT5 #(
    .INIT(32'hC808C000)) 
    \mem_reg[71][38]_srl32_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(gmem_0_AWREADY),
        .I2(Q[2]),
        .I3(trunc_ln1_reg_397[38]),
        .I4(trunc_ln_reg_403[38]),
        .O(in[38]));
  LUT5 #(
    .INIT(32'hC808C000)) 
    \mem_reg[71][39]_srl32_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(gmem_0_AWREADY),
        .I2(Q[2]),
        .I3(trunc_ln1_reg_397[39]),
        .I4(trunc_ln_reg_403[39]),
        .O(in[39]));
  LUT5 #(
    .INIT(32'hC808C000)) 
    \mem_reg[71][3]_srl32_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(gmem_0_AWREADY),
        .I2(Q[2]),
        .I3(trunc_ln1_reg_397[3]),
        .I4(trunc_ln_reg_403[3]),
        .O(in[3]));
  LUT5 #(
    .INIT(32'hC808C000)) 
    \mem_reg[71][40]_srl32_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(gmem_0_AWREADY),
        .I2(Q[2]),
        .I3(trunc_ln1_reg_397[40]),
        .I4(trunc_ln_reg_403[40]),
        .O(in[40]));
  LUT5 #(
    .INIT(32'hC808C000)) 
    \mem_reg[71][41]_srl32_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(gmem_0_AWREADY),
        .I2(Q[2]),
        .I3(trunc_ln1_reg_397[41]),
        .I4(trunc_ln_reg_403[41]),
        .O(in[41]));
  LUT5 #(
    .INIT(32'hC808C000)) 
    \mem_reg[71][42]_srl32_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(gmem_0_AWREADY),
        .I2(Q[2]),
        .I3(trunc_ln1_reg_397[42]),
        .I4(trunc_ln_reg_403[42]),
        .O(in[42]));
  LUT5 #(
    .INIT(32'hC808C000)) 
    \mem_reg[71][43]_srl32_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(gmem_0_AWREADY),
        .I2(Q[2]),
        .I3(trunc_ln1_reg_397[43]),
        .I4(trunc_ln_reg_403[43]),
        .O(in[43]));
  LUT5 #(
    .INIT(32'hC808C000)) 
    \mem_reg[71][44]_srl32_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(gmem_0_AWREADY),
        .I2(Q[2]),
        .I3(trunc_ln1_reg_397[44]),
        .I4(trunc_ln_reg_403[44]),
        .O(in[44]));
  LUT5 #(
    .INIT(32'hC808C000)) 
    \mem_reg[71][45]_srl32_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(gmem_0_AWREADY),
        .I2(Q[2]),
        .I3(trunc_ln1_reg_397[45]),
        .I4(trunc_ln_reg_403[45]),
        .O(in[45]));
  LUT5 #(
    .INIT(32'hC808C000)) 
    \mem_reg[71][46]_srl32_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(gmem_0_AWREADY),
        .I2(Q[2]),
        .I3(trunc_ln1_reg_397[46]),
        .I4(trunc_ln_reg_403[46]),
        .O(in[46]));
  LUT5 #(
    .INIT(32'hC808C000)) 
    \mem_reg[71][47]_srl32_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(gmem_0_AWREADY),
        .I2(Q[2]),
        .I3(trunc_ln1_reg_397[47]),
        .I4(trunc_ln_reg_403[47]),
        .O(in[47]));
  LUT5 #(
    .INIT(32'hC808C000)) 
    \mem_reg[71][48]_srl32_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(gmem_0_AWREADY),
        .I2(Q[2]),
        .I3(trunc_ln1_reg_397[48]),
        .I4(trunc_ln_reg_403[48]),
        .O(in[48]));
  LUT5 #(
    .INIT(32'hC808C000)) 
    \mem_reg[71][49]_srl32_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(gmem_0_AWREADY),
        .I2(Q[2]),
        .I3(trunc_ln1_reg_397[49]),
        .I4(trunc_ln_reg_403[49]),
        .O(in[49]));
  LUT5 #(
    .INIT(32'hC808C000)) 
    \mem_reg[71][4]_srl32_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(gmem_0_AWREADY),
        .I2(Q[2]),
        .I3(trunc_ln1_reg_397[4]),
        .I4(trunc_ln_reg_403[4]),
        .O(in[4]));
  LUT5 #(
    .INIT(32'hC808C000)) 
    \mem_reg[71][50]_srl32_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(gmem_0_AWREADY),
        .I2(Q[2]),
        .I3(trunc_ln1_reg_397[50]),
        .I4(trunc_ln_reg_403[50]),
        .O(in[50]));
  LUT5 #(
    .INIT(32'hC808C000)) 
    \mem_reg[71][51]_srl32_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(gmem_0_AWREADY),
        .I2(Q[2]),
        .I3(trunc_ln1_reg_397[51]),
        .I4(trunc_ln_reg_403[51]),
        .O(in[51]));
  (* SOFT_HLUTNM = "soft_lutpair633" *) 
  LUT5 #(
    .INIT(32'hC808C000)) 
    \mem_reg[71][52]_srl32_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(gmem_0_AWREADY),
        .I2(Q[2]),
        .I3(trunc_ln1_reg_397[52]),
        .I4(trunc_ln_reg_403[52]),
        .O(in[52]));
  (* SOFT_HLUTNM = "soft_lutpair632" *) 
  LUT5 #(
    .INIT(32'hC808C000)) 
    \mem_reg[71][53]_srl32_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(gmem_0_AWREADY),
        .I2(Q[2]),
        .I3(trunc_ln1_reg_397[53]),
        .I4(trunc_ln_reg_403[53]),
        .O(in[53]));
  (* SOFT_HLUTNM = "soft_lutpair631" *) 
  LUT5 #(
    .INIT(32'hC808C000)) 
    \mem_reg[71][54]_srl32_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(gmem_0_AWREADY),
        .I2(Q[2]),
        .I3(trunc_ln1_reg_397[54]),
        .I4(trunc_ln_reg_403[54]),
        .O(in[54]));
  (* SOFT_HLUTNM = "soft_lutpair630" *) 
  LUT5 #(
    .INIT(32'hC808C000)) 
    \mem_reg[71][55]_srl32_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(gmem_0_AWREADY),
        .I2(Q[2]),
        .I3(trunc_ln1_reg_397[55]),
        .I4(trunc_ln_reg_403[55]),
        .O(in[55]));
  (* SOFT_HLUTNM = "soft_lutpair629" *) 
  LUT5 #(
    .INIT(32'hC808C000)) 
    \mem_reg[71][56]_srl32_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(gmem_0_AWREADY),
        .I2(Q[2]),
        .I3(trunc_ln1_reg_397[56]),
        .I4(trunc_ln_reg_403[56]),
        .O(in[56]));
  (* SOFT_HLUTNM = "soft_lutpair628" *) 
  LUT5 #(
    .INIT(32'hC808C000)) 
    \mem_reg[71][57]_srl32_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(gmem_0_AWREADY),
        .I2(Q[2]),
        .I3(trunc_ln1_reg_397[57]),
        .I4(trunc_ln_reg_403[57]),
        .O(in[57]));
  (* SOFT_HLUTNM = "soft_lutpair627" *) 
  LUT5 #(
    .INIT(32'hC808C000)) 
    \mem_reg[71][58]_srl32_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(gmem_0_AWREADY),
        .I2(Q[2]),
        .I3(trunc_ln1_reg_397[58]),
        .I4(trunc_ln_reg_403[58]),
        .O(in[58]));
  (* SOFT_HLUTNM = "soft_lutpair626" *) 
  LUT5 #(
    .INIT(32'hC808C000)) 
    \mem_reg[71][59]_srl32_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(gmem_0_AWREADY),
        .I2(Q[2]),
        .I3(trunc_ln1_reg_397[59]),
        .I4(trunc_ln_reg_403[59]),
        .O(in[59]));
  LUT5 #(
    .INIT(32'hC808C000)) 
    \mem_reg[71][5]_srl32_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(gmem_0_AWREADY),
        .I2(Q[2]),
        .I3(trunc_ln1_reg_397[5]),
        .I4(trunc_ln_reg_403[5]),
        .O(in[5]));
  (* SOFT_HLUTNM = "soft_lutpair625" *) 
  LUT5 #(
    .INIT(32'hC808C000)) 
    \mem_reg[71][60]_srl32_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(gmem_0_AWREADY),
        .I2(Q[2]),
        .I3(trunc_ln1_reg_397[60]),
        .I4(trunc_ln_reg_403[60]),
        .O(in[60]));
  (* SOFT_HLUTNM = "soft_lutpair629" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[71][64]_srl32_i_1 
       (.I0(gmem_0_AWREADY),
        .I1(Q[2]),
        .I2(burst_count_1_reg_382[0]),
        .O(in[61]));
  (* SOFT_HLUTNM = "soft_lutpair630" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[71][65]_srl32_i_1 
       (.I0(gmem_0_AWREADY),
        .I1(Q[2]),
        .I2(burst_count_1_reg_382[1]),
        .O(in[62]));
  (* SOFT_HLUTNM = "soft_lutpair631" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[71][66]_srl32_i_1 
       (.I0(gmem_0_AWREADY),
        .I1(Q[2]),
        .I2(burst_count_1_reg_382[2]),
        .O(in[63]));
  (* SOFT_HLUTNM = "soft_lutpair632" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[71][67]_srl32_i_1 
       (.I0(gmem_0_AWREADY),
        .I1(Q[2]),
        .I2(burst_count_1_reg_382[3]),
        .O(in[64]));
  (* SOFT_HLUTNM = "soft_lutpair633" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[71][68]_srl32_i_1 
       (.I0(gmem_0_AWREADY),
        .I1(Q[2]),
        .I2(burst_count_1_reg_382[4]),
        .O(in[65]));
  (* SOFT_HLUTNM = "soft_lutpair625" *) 
  LUT4 #(
    .INIT(16'hC808)) 
    \mem_reg[71][69]_srl32_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(gmem_0_AWREADY),
        .I2(Q[2]),
        .I3(burst_count_1_reg_382[5]),
        .O(in[66]));
  LUT5 #(
    .INIT(32'hC808C000)) 
    \mem_reg[71][6]_srl32_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(gmem_0_AWREADY),
        .I2(Q[2]),
        .I3(trunc_ln1_reg_397[6]),
        .I4(trunc_ln_reg_403[6]),
        .O(in[6]));
  LUT5 #(
    .INIT(32'hC808C000)) 
    \mem_reg[71][7]_srl32_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(gmem_0_AWREADY),
        .I2(Q[2]),
        .I3(trunc_ln1_reg_397[7]),
        .I4(trunc_ln_reg_403[7]),
        .O(in[7]));
  LUT5 #(
    .INIT(32'hC808C000)) 
    \mem_reg[71][8]_srl32_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(gmem_0_AWREADY),
        .I2(Q[2]),
        .I3(trunc_ln1_reg_397[8]),
        .I4(trunc_ln_reg_403[8]),
        .O(in[8]));
  LUT5 #(
    .INIT(32'hC808C000)) 
    \mem_reg[71][9]_srl32_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(gmem_0_AWREADY),
        .I2(Q[2]),
        .I3(trunc_ln1_reg_397[9]),
        .I4(trunc_ln_reg_403[9]),
        .O(in[9]));
  (* SOFT_HLUTNM = "soft_lutpair636" *) 
  LUT2 #(
    .INIT(4'hE)) 
    mem_reg_bram_0_i_69
       (.I0(ap_CS_fsm_state83),
        .I1(ap_CS_fsm_state82),
        .O(mem_reg_bram_0_i_69_n_5));
  LUT2 #(
    .INIT(4'h2)) 
    \offset_1_reg_391[63]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(icmp_ln65_fu_214_p2),
        .O(offset_1_reg_391));
  FDRE \offset_1_reg_391_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(shl_ln77_fu_233_p2[3]),
        .Q(shl_ln69_fu_272_p2[3]),
        .R(offset_1_reg_391));
  FDRE \offset_1_reg_391_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(shl_ln77_fu_233_p2[13]),
        .Q(shl_ln69_fu_272_p2[13]),
        .R(offset_1_reg_391));
  FDRE \offset_1_reg_391_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(shl_ln77_fu_233_p2[14]),
        .Q(shl_ln69_fu_272_p2[14]),
        .R(offset_1_reg_391));
  FDRE \offset_1_reg_391_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(shl_ln77_fu_233_p2[15]),
        .Q(shl_ln69_fu_272_p2[15]),
        .R(offset_1_reg_391));
  FDRE \offset_1_reg_391_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(shl_ln77_fu_233_p2[16]),
        .Q(shl_ln69_fu_272_p2[16]),
        .R(offset_1_reg_391));
  FDRE \offset_1_reg_391_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(shl_ln77_fu_233_p2[17]),
        .Q(shl_ln69_fu_272_p2[17]),
        .R(offset_1_reg_391));
  FDRE \offset_1_reg_391_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(shl_ln77_fu_233_p2[18]),
        .Q(shl_ln69_fu_272_p2[18]),
        .R(offset_1_reg_391));
  FDRE \offset_1_reg_391_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(shl_ln77_fu_233_p2[19]),
        .Q(shl_ln69_fu_272_p2[19]),
        .R(offset_1_reg_391));
  FDRE \offset_1_reg_391_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(shl_ln77_fu_233_p2[20]),
        .Q(shl_ln69_fu_272_p2[20]),
        .R(offset_1_reg_391));
  FDRE \offset_1_reg_391_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(shl_ln77_fu_233_p2[21]),
        .Q(shl_ln69_fu_272_p2[21]),
        .R(offset_1_reg_391));
  FDRE \offset_1_reg_391_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(shl_ln77_fu_233_p2[22]),
        .Q(shl_ln69_fu_272_p2[22]),
        .R(offset_1_reg_391));
  FDRE \offset_1_reg_391_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(shl_ln77_fu_233_p2[4]),
        .Q(shl_ln69_fu_272_p2[4]),
        .R(offset_1_reg_391));
  FDRE \offset_1_reg_391_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(shl_ln77_fu_233_p2[23]),
        .Q(shl_ln69_fu_272_p2[23]),
        .R(offset_1_reg_391));
  FDRE \offset_1_reg_391_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(shl_ln77_fu_233_p2[24]),
        .Q(shl_ln69_fu_272_p2[24]),
        .R(offset_1_reg_391));
  FDRE \offset_1_reg_391_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(shl_ln77_fu_233_p2[25]),
        .Q(shl_ln69_fu_272_p2[25]),
        .R(offset_1_reg_391));
  FDRE \offset_1_reg_391_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(shl_ln77_fu_233_p2[26]),
        .Q(shl_ln69_fu_272_p2[26]),
        .R(offset_1_reg_391));
  FDRE \offset_1_reg_391_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(shl_ln77_fu_233_p2[27]),
        .Q(shl_ln69_fu_272_p2[27]),
        .R(offset_1_reg_391));
  FDRE \offset_1_reg_391_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(shl_ln77_fu_233_p2[28]),
        .Q(shl_ln69_fu_272_p2[28]),
        .R(offset_1_reg_391));
  FDRE \offset_1_reg_391_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(shl_ln77_fu_233_p2[29]),
        .Q(shl_ln69_fu_272_p2[29]),
        .R(offset_1_reg_391));
  FDRE \offset_1_reg_391_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(shl_ln77_fu_233_p2[30]),
        .Q(shl_ln69_fu_272_p2[30]),
        .R(offset_1_reg_391));
  FDRE \offset_1_reg_391_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(shl_ln77_fu_233_p2[31]),
        .Q(shl_ln69_fu_272_p2[31]),
        .R(offset_1_reg_391));
  FDRE \offset_1_reg_391_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(shl_ln77_fu_233_p2[32]),
        .Q(shl_ln69_fu_272_p2[32]),
        .R(offset_1_reg_391));
  FDRE \offset_1_reg_391_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(shl_ln77_fu_233_p2[5]),
        .Q(shl_ln69_fu_272_p2[5]),
        .R(offset_1_reg_391));
  FDRE \offset_1_reg_391_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(shl_ln77_fu_233_p2[33]),
        .Q(shl_ln69_fu_272_p2[33]),
        .R(offset_1_reg_391));
  FDRE \offset_1_reg_391_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(shl_ln77_fu_233_p2[34]),
        .Q(shl_ln69_fu_272_p2[34]),
        .R(offset_1_reg_391));
  FDRE \offset_1_reg_391_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(shl_ln77_fu_233_p2[35]),
        .Q(shl_ln69_fu_272_p2[35]),
        .R(offset_1_reg_391));
  FDRE \offset_1_reg_391_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(shl_ln77_fu_233_p2[36]),
        .Q(shl_ln69_fu_272_p2[36]),
        .R(offset_1_reg_391));
  FDRE \offset_1_reg_391_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(shl_ln77_fu_233_p2[37]),
        .Q(shl_ln69_fu_272_p2[37]),
        .R(offset_1_reg_391));
  FDRE \offset_1_reg_391_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(shl_ln77_fu_233_p2[38]),
        .Q(shl_ln69_fu_272_p2[38]),
        .R(offset_1_reg_391));
  FDRE \offset_1_reg_391_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(shl_ln77_fu_233_p2[39]),
        .Q(shl_ln69_fu_272_p2[39]),
        .R(offset_1_reg_391));
  FDRE \offset_1_reg_391_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(shl_ln77_fu_233_p2[40]),
        .Q(shl_ln69_fu_272_p2[40]),
        .R(offset_1_reg_391));
  FDRE \offset_1_reg_391_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(shl_ln77_fu_233_p2[41]),
        .Q(shl_ln69_fu_272_p2[41]),
        .R(offset_1_reg_391));
  FDRE \offset_1_reg_391_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(shl_ln77_fu_233_p2[42]),
        .Q(shl_ln69_fu_272_p2[42]),
        .R(offset_1_reg_391));
  FDRE \offset_1_reg_391_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(shl_ln77_fu_233_p2[6]),
        .Q(shl_ln69_fu_272_p2[6]),
        .R(offset_1_reg_391));
  FDRE \offset_1_reg_391_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(shl_ln77_fu_233_p2[43]),
        .Q(shl_ln69_fu_272_p2[43]),
        .R(offset_1_reg_391));
  FDRE \offset_1_reg_391_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(shl_ln77_fu_233_p2[44]),
        .Q(shl_ln69_fu_272_p2[44]),
        .R(offset_1_reg_391));
  FDRE \offset_1_reg_391_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(shl_ln77_fu_233_p2[45]),
        .Q(shl_ln69_fu_272_p2[45]),
        .R(offset_1_reg_391));
  FDRE \offset_1_reg_391_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(shl_ln77_fu_233_p2[46]),
        .Q(shl_ln69_fu_272_p2[46]),
        .R(offset_1_reg_391));
  FDRE \offset_1_reg_391_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(shl_ln77_fu_233_p2[47]),
        .Q(shl_ln69_fu_272_p2[47]),
        .R(offset_1_reg_391));
  FDRE \offset_1_reg_391_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(shl_ln77_fu_233_p2[48]),
        .Q(shl_ln69_fu_272_p2[48]),
        .R(offset_1_reg_391));
  FDRE \offset_1_reg_391_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(shl_ln77_fu_233_p2[49]),
        .Q(shl_ln69_fu_272_p2[49]),
        .R(offset_1_reg_391));
  FDRE \offset_1_reg_391_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(shl_ln77_fu_233_p2[50]),
        .Q(shl_ln69_fu_272_p2[50]),
        .R(offset_1_reg_391));
  FDRE \offset_1_reg_391_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(shl_ln77_fu_233_p2[51]),
        .Q(shl_ln69_fu_272_p2[51]),
        .R(offset_1_reg_391));
  FDRE \offset_1_reg_391_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(shl_ln77_fu_233_p2[52]),
        .Q(shl_ln69_fu_272_p2[52]),
        .R(offset_1_reg_391));
  FDRE \offset_1_reg_391_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(shl_ln77_fu_233_p2[7]),
        .Q(shl_ln69_fu_272_p2[7]),
        .R(offset_1_reg_391));
  FDRE \offset_1_reg_391_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(shl_ln77_fu_233_p2[53]),
        .Q(shl_ln69_fu_272_p2[53]),
        .R(offset_1_reg_391));
  FDRE \offset_1_reg_391_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(shl_ln77_fu_233_p2[54]),
        .Q(shl_ln69_fu_272_p2[54]),
        .R(offset_1_reg_391));
  FDRE \offset_1_reg_391_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(shl_ln77_fu_233_p2[55]),
        .Q(shl_ln69_fu_272_p2[55]),
        .R(offset_1_reg_391));
  FDRE \offset_1_reg_391_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(shl_ln77_fu_233_p2[56]),
        .Q(shl_ln69_fu_272_p2[56]),
        .R(offset_1_reg_391));
  FDRE \offset_1_reg_391_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(shl_ln77_fu_233_p2[57]),
        .Q(shl_ln69_fu_272_p2[57]),
        .R(offset_1_reg_391));
  FDRE \offset_1_reg_391_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(shl_ln77_fu_233_p2[58]),
        .Q(shl_ln69_fu_272_p2[58]),
        .R(offset_1_reg_391));
  FDRE \offset_1_reg_391_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(shl_ln77_fu_233_p2[59]),
        .Q(shl_ln69_fu_272_p2[59]),
        .R(offset_1_reg_391));
  FDRE \offset_1_reg_391_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(shl_ln77_fu_233_p2[60]),
        .Q(shl_ln69_fu_272_p2[60]),
        .R(offset_1_reg_391));
  FDRE \offset_1_reg_391_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(shl_ln77_fu_233_p2[61]),
        .Q(shl_ln69_fu_272_p2[61]),
        .R(offset_1_reg_391));
  FDRE \offset_1_reg_391_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(shl_ln77_fu_233_p2[62]),
        .Q(shl_ln69_fu_272_p2[62]),
        .R(offset_1_reg_391));
  FDRE \offset_1_reg_391_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(shl_ln77_fu_233_p2[8]),
        .Q(shl_ln69_fu_272_p2[8]),
        .R(offset_1_reg_391));
  FDRE \offset_1_reg_391_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(shl_ln77_fu_233_p2[63]),
        .Q(shl_ln69_fu_272_p2[63]),
        .R(offset_1_reg_391));
  FDRE \offset_1_reg_391_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\offset_fu_90_reg_n_5_[61] ),
        .Q(\offset_1_reg_391_reg_n_5_[61] ),
        .R(offset_1_reg_391));
  FDRE \offset_1_reg_391_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\offset_fu_90_reg_n_5_[62] ),
        .Q(\offset_1_reg_391_reg_n_5_[62] ),
        .R(offset_1_reg_391));
  FDRE \offset_1_reg_391_reg[63] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\offset_fu_90_reg_n_5_[63] ),
        .Q(\offset_1_reg_391_reg_n_5_[63] ),
        .R(offset_1_reg_391));
  LUT6CY #(
    .INIT(64'hDD4D4D4490099009)) 
    \offset_1_reg_391_reg[63]_i_10 
       (.GE(\offset_1_reg_391_reg[63]_i_10_n_5 ),
        .I0(\offset_fu_90_reg_n_5_[61] ),
        .I1(select_ln60_reg_377[61]),
        .I2(shl_ln77_fu_233_p2[63]),
        .I3(select_ln60_reg_377[60]),
        .I4(\offset_1_reg_391_reg[63]_i_2_n_7 ),
        .O51(\offset_1_reg_391_reg[63]_i_10_n_6 ),
        .O52(\offset_1_reg_391_reg[63]_i_10_n_7 ),
        .PROP(\offset_1_reg_391_reg[63]_i_10_n_8 ));
  LUT6CY #(
    .INIT(64'hDD4D4D4490099009)) 
    \offset_1_reg_391_reg[63]_i_11 
       (.GE(\offset_1_reg_391_reg[63]_i_11_n_5 ),
        .I0(\offset_fu_90_reg_n_5_[63] ),
        .I1(select_ln60_reg_377[63]),
        .I2(\offset_fu_90_reg_n_5_[62] ),
        .I3(select_ln60_reg_377[62]),
        .I4(\offset_1_reg_391_reg[63]_i_10_n_7 ),
        .O51(\offset_1_reg_391_reg[63]_i_11_n_6 ),
        .O52(\offset_1_reg_391_reg[63]_i_11_n_7 ),
        .PROP(\offset_1_reg_391_reg[63]_i_11_n_8 ));
  LOOKAHEAD8 #(
    .LOOKB("TRUE"),
    .LOOKD("TRUE"),
    .LOOKF("TRUE"),
    .LOOKH("TRUE")) 
    \offset_1_reg_391_reg[63]_i_12 
       (.CIN(\offset_1_reg_391_reg[63]_i_21_n_8 ),
        .COUTB(\offset_1_reg_391_reg[63]_i_12_n_5 ),
        .COUTD(\offset_1_reg_391_reg[63]_i_12_n_6 ),
        .COUTF(\offset_1_reg_391_reg[63]_i_12_n_7 ),
        .COUTH(\offset_1_reg_391_reg[63]_i_12_n_8 ),
        .CYA(\offset_1_reg_391_reg[63]_i_22_n_7 ),
        .CYB(\offset_1_reg_391_reg[63]_i_23_n_7 ),
        .CYC(\offset_1_reg_391_reg[63]_i_24_n_7 ),
        .CYD(\offset_1_reg_391_reg[63]_i_25_n_7 ),
        .CYE(\offset_1_reg_391_reg[63]_i_26_n_7 ),
        .CYF(\offset_1_reg_391_reg[63]_i_27_n_7 ),
        .CYG(\offset_1_reg_391_reg[63]_i_28_n_7 ),
        .CYH(\offset_1_reg_391_reg[63]_i_29_n_7 ),
        .GEA(\offset_1_reg_391_reg[63]_i_22_n_5 ),
        .GEB(\offset_1_reg_391_reg[63]_i_23_n_5 ),
        .GEC(\offset_1_reg_391_reg[63]_i_24_n_5 ),
        .GED(\offset_1_reg_391_reg[63]_i_25_n_5 ),
        .GEE(\offset_1_reg_391_reg[63]_i_26_n_5 ),
        .GEF(\offset_1_reg_391_reg[63]_i_27_n_5 ),
        .GEG(\offset_1_reg_391_reg[63]_i_28_n_5 ),
        .GEH(\offset_1_reg_391_reg[63]_i_29_n_5 ),
        .PROPA(\offset_1_reg_391_reg[63]_i_22_n_8 ),
        .PROPB(\offset_1_reg_391_reg[63]_i_23_n_8 ),
        .PROPC(\offset_1_reg_391_reg[63]_i_24_n_8 ),
        .PROPD(\offset_1_reg_391_reg[63]_i_25_n_8 ),
        .PROPE(\offset_1_reg_391_reg[63]_i_26_n_8 ),
        .PROPF(\offset_1_reg_391_reg[63]_i_27_n_8 ),
        .PROPG(\offset_1_reg_391_reg[63]_i_28_n_8 ),
        .PROPH(\offset_1_reg_391_reg[63]_i_29_n_8 ));
  LUT6CY #(
    .INIT(64'hDD4D4D4490099009)) 
    \offset_1_reg_391_reg[63]_i_13 
       (.GE(\offset_1_reg_391_reg[63]_i_13_n_5 ),
        .I0(shl_ln77_fu_233_p2[36]),
        .I1(select_ln60_reg_377[33]),
        .I2(shl_ln77_fu_233_p2[35]),
        .I3(select_ln60_reg_377[32]),
        .I4(\offset_1_reg_391_reg[63]_i_12_n_8 ),
        .O51(\offset_1_reg_391_reg[63]_i_13_n_6 ),
        .O52(\offset_1_reg_391_reg[63]_i_13_n_7 ),
        .PROP(\offset_1_reg_391_reg[63]_i_13_n_8 ));
  LUT6CY #(
    .INIT(64'hDD4D4D4490099009)) 
    \offset_1_reg_391_reg[63]_i_14 
       (.GE(\offset_1_reg_391_reg[63]_i_14_n_5 ),
        .I0(shl_ln77_fu_233_p2[38]),
        .I1(select_ln60_reg_377[35]),
        .I2(shl_ln77_fu_233_p2[37]),
        .I3(select_ln60_reg_377[34]),
        .I4(\offset_1_reg_391_reg[63]_i_13_n_7 ),
        .O51(\offset_1_reg_391_reg[63]_i_14_n_6 ),
        .O52(\offset_1_reg_391_reg[63]_i_14_n_7 ),
        .PROP(\offset_1_reg_391_reg[63]_i_14_n_8 ));
  LUT6CY #(
    .INIT(64'hDD4D4D4490099009)) 
    \offset_1_reg_391_reg[63]_i_15 
       (.GE(\offset_1_reg_391_reg[63]_i_15_n_5 ),
        .I0(shl_ln77_fu_233_p2[40]),
        .I1(select_ln60_reg_377[37]),
        .I2(shl_ln77_fu_233_p2[39]),
        .I3(select_ln60_reg_377[36]),
        .I4(\offset_1_reg_391_reg[63]_i_3_n_5 ),
        .O51(\offset_1_reg_391_reg[63]_i_15_n_6 ),
        .O52(\offset_1_reg_391_reg[63]_i_15_n_7 ),
        .PROP(\offset_1_reg_391_reg[63]_i_15_n_8 ));
  LUT6CY #(
    .INIT(64'hDD4D4D4490099009)) 
    \offset_1_reg_391_reg[63]_i_16 
       (.GE(\offset_1_reg_391_reg[63]_i_16_n_5 ),
        .I0(shl_ln77_fu_233_p2[42]),
        .I1(select_ln60_reg_377[39]),
        .I2(shl_ln77_fu_233_p2[41]),
        .I3(select_ln60_reg_377[38]),
        .I4(\offset_1_reg_391_reg[63]_i_15_n_7 ),
        .O51(\offset_1_reg_391_reg[63]_i_16_n_6 ),
        .O52(\offset_1_reg_391_reg[63]_i_16_n_7 ),
        .PROP(\offset_1_reg_391_reg[63]_i_16_n_8 ));
  LUT6CY #(
    .INIT(64'hDD4D4D4490099009)) 
    \offset_1_reg_391_reg[63]_i_17 
       (.GE(\offset_1_reg_391_reg[63]_i_17_n_5 ),
        .I0(shl_ln77_fu_233_p2[44]),
        .I1(select_ln60_reg_377[41]),
        .I2(shl_ln77_fu_233_p2[43]),
        .I3(select_ln60_reg_377[40]),
        .I4(\offset_1_reg_391_reg[63]_i_3_n_6 ),
        .O51(\offset_1_reg_391_reg[63]_i_17_n_6 ),
        .O52(\offset_1_reg_391_reg[63]_i_17_n_7 ),
        .PROP(\offset_1_reg_391_reg[63]_i_17_n_8 ));
  LUT6CY #(
    .INIT(64'hDD4D4D4490099009)) 
    \offset_1_reg_391_reg[63]_i_18 
       (.GE(\offset_1_reg_391_reg[63]_i_18_n_5 ),
        .I0(shl_ln77_fu_233_p2[46]),
        .I1(select_ln60_reg_377[43]),
        .I2(shl_ln77_fu_233_p2[45]),
        .I3(select_ln60_reg_377[42]),
        .I4(\offset_1_reg_391_reg[63]_i_17_n_7 ),
        .O51(\offset_1_reg_391_reg[63]_i_18_n_6 ),
        .O52(\offset_1_reg_391_reg[63]_i_18_n_7 ),
        .PROP(\offset_1_reg_391_reg[63]_i_18_n_8 ));
  LUT6CY #(
    .INIT(64'hDD4D4D4490099009)) 
    \offset_1_reg_391_reg[63]_i_19 
       (.GE(\offset_1_reg_391_reg[63]_i_19_n_5 ),
        .I0(shl_ln77_fu_233_p2[48]),
        .I1(select_ln60_reg_377[45]),
        .I2(shl_ln77_fu_233_p2[47]),
        .I3(select_ln60_reg_377[44]),
        .I4(\offset_1_reg_391_reg[63]_i_3_n_7 ),
        .O51(\offset_1_reg_391_reg[63]_i_19_n_6 ),
        .O52(\offset_1_reg_391_reg[63]_i_19_n_7 ),
        .PROP(\offset_1_reg_391_reg[63]_i_19_n_8 ));
  LOOKAHEAD8 #(
    .LOOKB("TRUE"),
    .LOOKD("TRUE"),
    .LOOKF("TRUE"),
    .LOOKH("TRUE")) 
    \offset_1_reg_391_reg[63]_i_2 
       (.CIN(\offset_1_reg_391_reg[63]_i_3_n_8 ),
        .COUTB(\offset_1_reg_391_reg[63]_i_2_n_5 ),
        .COUTD(\offset_1_reg_391_reg[63]_i_2_n_6 ),
        .COUTF(\offset_1_reg_391_reg[63]_i_2_n_7 ),
        .COUTH(icmp_ln65_fu_214_p2),
        .CYA(\offset_1_reg_391_reg[63]_i_4_n_7 ),
        .CYB(\offset_1_reg_391_reg[63]_i_5_n_7 ),
        .CYC(\offset_1_reg_391_reg[63]_i_6_n_7 ),
        .CYD(\offset_1_reg_391_reg[63]_i_7_n_7 ),
        .CYE(\offset_1_reg_391_reg[63]_i_8_n_7 ),
        .CYF(\offset_1_reg_391_reg[63]_i_9_n_7 ),
        .CYG(\offset_1_reg_391_reg[63]_i_10_n_7 ),
        .CYH(\offset_1_reg_391_reg[63]_i_11_n_7 ),
        .GEA(\offset_1_reg_391_reg[63]_i_4_n_5 ),
        .GEB(\offset_1_reg_391_reg[63]_i_5_n_5 ),
        .GEC(\offset_1_reg_391_reg[63]_i_6_n_5 ),
        .GED(\offset_1_reg_391_reg[63]_i_7_n_5 ),
        .GEE(\offset_1_reg_391_reg[63]_i_8_n_5 ),
        .GEF(\offset_1_reg_391_reg[63]_i_9_n_5 ),
        .GEG(\offset_1_reg_391_reg[63]_i_10_n_5 ),
        .GEH(\offset_1_reg_391_reg[63]_i_11_n_5 ),
        .PROPA(\offset_1_reg_391_reg[63]_i_4_n_8 ),
        .PROPB(\offset_1_reg_391_reg[63]_i_5_n_8 ),
        .PROPC(\offset_1_reg_391_reg[63]_i_6_n_8 ),
        .PROPD(\offset_1_reg_391_reg[63]_i_7_n_8 ),
        .PROPE(\offset_1_reg_391_reg[63]_i_8_n_8 ),
        .PROPF(\offset_1_reg_391_reg[63]_i_9_n_8 ),
        .PROPG(\offset_1_reg_391_reg[63]_i_10_n_8 ),
        .PROPH(\offset_1_reg_391_reg[63]_i_11_n_8 ));
  LUT6CY #(
    .INIT(64'hDD4D4D4490099009)) 
    \offset_1_reg_391_reg[63]_i_20 
       (.GE(\offset_1_reg_391_reg[63]_i_20_n_5 ),
        .I0(shl_ln77_fu_233_p2[50]),
        .I1(select_ln60_reg_377[47]),
        .I2(shl_ln77_fu_233_p2[49]),
        .I3(select_ln60_reg_377[46]),
        .I4(\offset_1_reg_391_reg[63]_i_19_n_7 ),
        .O51(\offset_1_reg_391_reg[63]_i_20_n_6 ),
        .O52(\offset_1_reg_391_reg[63]_i_20_n_7 ),
        .PROP(\offset_1_reg_391_reg[63]_i_20_n_8 ));
  LOOKAHEAD8 #(
    .LOOKB("FALSE"),
    .LOOKD("TRUE"),
    .LOOKF("TRUE"),
    .LOOKH("TRUE")) 
    \offset_1_reg_391_reg[63]_i_21 
       (.CIN(1'b0),
        .COUTB(\offset_1_reg_391_reg[63]_i_21_n_5 ),
        .COUTD(\offset_1_reg_391_reg[63]_i_21_n_6 ),
        .COUTF(\offset_1_reg_391_reg[63]_i_21_n_7 ),
        .COUTH(\offset_1_reg_391_reg[63]_i_21_n_8 ),
        .CYA(\offset_1_reg_391_reg[63]_i_30_n_7 ),
        .CYB(\offset_1_reg_391_reg[63]_i_31_n_7 ),
        .CYC(\offset_1_reg_391_reg[63]_i_32_n_7 ),
        .CYD(\offset_1_reg_391_reg[63]_i_33_n_7 ),
        .CYE(\offset_1_reg_391_reg[63]_i_34_n_7 ),
        .CYF(\offset_1_reg_391_reg[63]_i_35_n_7 ),
        .CYG(\offset_1_reg_391_reg[63]_i_36_n_7 ),
        .CYH(\offset_1_reg_391_reg[63]_i_37_n_7 ),
        .GEA(\offset_1_reg_391_reg[63]_i_30_n_5 ),
        .GEB(\offset_1_reg_391_reg[63]_i_31_n_5 ),
        .GEC(\offset_1_reg_391_reg[63]_i_32_n_5 ),
        .GED(\offset_1_reg_391_reg[63]_i_33_n_5 ),
        .GEE(\offset_1_reg_391_reg[63]_i_34_n_5 ),
        .GEF(\offset_1_reg_391_reg[63]_i_35_n_5 ),
        .GEG(\offset_1_reg_391_reg[63]_i_36_n_5 ),
        .GEH(\offset_1_reg_391_reg[63]_i_37_n_5 ),
        .PROPA(\offset_1_reg_391_reg[63]_i_30_n_8 ),
        .PROPB(\offset_1_reg_391_reg[63]_i_31_n_8 ),
        .PROPC(\offset_1_reg_391_reg[63]_i_32_n_8 ),
        .PROPD(\offset_1_reg_391_reg[63]_i_33_n_8 ),
        .PROPE(\offset_1_reg_391_reg[63]_i_34_n_8 ),
        .PROPF(\offset_1_reg_391_reg[63]_i_35_n_8 ),
        .PROPG(\offset_1_reg_391_reg[63]_i_36_n_8 ),
        .PROPH(\offset_1_reg_391_reg[63]_i_37_n_8 ));
  LUT6CY #(
    .INIT(64'hDD4D4D4490099009)) 
    \offset_1_reg_391_reg[63]_i_22 
       (.GE(\offset_1_reg_391_reg[63]_i_22_n_5 ),
        .I0(shl_ln77_fu_233_p2[20]),
        .I1(select_ln60_reg_377[17]),
        .I2(shl_ln77_fu_233_p2[19]),
        .I3(select_ln60_reg_377[16]),
        .I4(\offset_1_reg_391_reg[63]_i_21_n_8 ),
        .O51(\offset_1_reg_391_reg[63]_i_22_n_6 ),
        .O52(\offset_1_reg_391_reg[63]_i_22_n_7 ),
        .PROP(\offset_1_reg_391_reg[63]_i_22_n_8 ));
  LUT6CY #(
    .INIT(64'hDD4D4D4490099009)) 
    \offset_1_reg_391_reg[63]_i_23 
       (.GE(\offset_1_reg_391_reg[63]_i_23_n_5 ),
        .I0(shl_ln77_fu_233_p2[22]),
        .I1(select_ln60_reg_377[19]),
        .I2(shl_ln77_fu_233_p2[21]),
        .I3(select_ln60_reg_377[18]),
        .I4(\offset_1_reg_391_reg[63]_i_22_n_7 ),
        .O51(\offset_1_reg_391_reg[63]_i_23_n_6 ),
        .O52(\offset_1_reg_391_reg[63]_i_23_n_7 ),
        .PROP(\offset_1_reg_391_reg[63]_i_23_n_8 ));
  LUT6CY #(
    .INIT(64'hDD4D4D4490099009)) 
    \offset_1_reg_391_reg[63]_i_24 
       (.GE(\offset_1_reg_391_reg[63]_i_24_n_5 ),
        .I0(shl_ln77_fu_233_p2[24]),
        .I1(select_ln60_reg_377[21]),
        .I2(shl_ln77_fu_233_p2[23]),
        .I3(select_ln60_reg_377[20]),
        .I4(\offset_1_reg_391_reg[63]_i_12_n_5 ),
        .O51(\offset_1_reg_391_reg[63]_i_24_n_6 ),
        .O52(\offset_1_reg_391_reg[63]_i_24_n_7 ),
        .PROP(\offset_1_reg_391_reg[63]_i_24_n_8 ));
  LUT6CY #(
    .INIT(64'hDD4D4D4490099009)) 
    \offset_1_reg_391_reg[63]_i_25 
       (.GE(\offset_1_reg_391_reg[63]_i_25_n_5 ),
        .I0(shl_ln77_fu_233_p2[26]),
        .I1(select_ln60_reg_377[23]),
        .I2(shl_ln77_fu_233_p2[25]),
        .I3(select_ln60_reg_377[22]),
        .I4(\offset_1_reg_391_reg[63]_i_24_n_7 ),
        .O51(\offset_1_reg_391_reg[63]_i_25_n_6 ),
        .O52(\offset_1_reg_391_reg[63]_i_25_n_7 ),
        .PROP(\offset_1_reg_391_reg[63]_i_25_n_8 ));
  LUT6CY #(
    .INIT(64'hDD4D4D4490099009)) 
    \offset_1_reg_391_reg[63]_i_26 
       (.GE(\offset_1_reg_391_reg[63]_i_26_n_5 ),
        .I0(shl_ln77_fu_233_p2[28]),
        .I1(select_ln60_reg_377[25]),
        .I2(shl_ln77_fu_233_p2[27]),
        .I3(select_ln60_reg_377[24]),
        .I4(\offset_1_reg_391_reg[63]_i_12_n_6 ),
        .O51(\offset_1_reg_391_reg[63]_i_26_n_6 ),
        .O52(\offset_1_reg_391_reg[63]_i_26_n_7 ),
        .PROP(\offset_1_reg_391_reg[63]_i_26_n_8 ));
  LUT6CY #(
    .INIT(64'hDD4D4D4490099009)) 
    \offset_1_reg_391_reg[63]_i_27 
       (.GE(\offset_1_reg_391_reg[63]_i_27_n_5 ),
        .I0(shl_ln77_fu_233_p2[30]),
        .I1(select_ln60_reg_377[27]),
        .I2(shl_ln77_fu_233_p2[29]),
        .I3(select_ln60_reg_377[26]),
        .I4(\offset_1_reg_391_reg[63]_i_26_n_7 ),
        .O51(\offset_1_reg_391_reg[63]_i_27_n_6 ),
        .O52(\offset_1_reg_391_reg[63]_i_27_n_7 ),
        .PROP(\offset_1_reg_391_reg[63]_i_27_n_8 ));
  LUT6CY #(
    .INIT(64'hDD4D4D4490099009)) 
    \offset_1_reg_391_reg[63]_i_28 
       (.GE(\offset_1_reg_391_reg[63]_i_28_n_5 ),
        .I0(shl_ln77_fu_233_p2[32]),
        .I1(select_ln60_reg_377[29]),
        .I2(shl_ln77_fu_233_p2[31]),
        .I3(select_ln60_reg_377[28]),
        .I4(\offset_1_reg_391_reg[63]_i_12_n_7 ),
        .O51(\offset_1_reg_391_reg[63]_i_28_n_6 ),
        .O52(\offset_1_reg_391_reg[63]_i_28_n_7 ),
        .PROP(\offset_1_reg_391_reg[63]_i_28_n_8 ));
  LUT6CY #(
    .INIT(64'hDD4D4D4490099009)) 
    \offset_1_reg_391_reg[63]_i_29 
       (.GE(\offset_1_reg_391_reg[63]_i_29_n_5 ),
        .I0(shl_ln77_fu_233_p2[34]),
        .I1(select_ln60_reg_377[31]),
        .I2(shl_ln77_fu_233_p2[33]),
        .I3(select_ln60_reg_377[30]),
        .I4(\offset_1_reg_391_reg[63]_i_28_n_7 ),
        .O51(\offset_1_reg_391_reg[63]_i_29_n_6 ),
        .O52(\offset_1_reg_391_reg[63]_i_29_n_7 ),
        .PROP(\offset_1_reg_391_reg[63]_i_29_n_8 ));
  LOOKAHEAD8 #(
    .LOOKB("TRUE"),
    .LOOKD("TRUE"),
    .LOOKF("TRUE"),
    .LOOKH("TRUE")) 
    \offset_1_reg_391_reg[63]_i_3 
       (.CIN(\offset_1_reg_391_reg[63]_i_12_n_8 ),
        .COUTB(\offset_1_reg_391_reg[63]_i_3_n_5 ),
        .COUTD(\offset_1_reg_391_reg[63]_i_3_n_6 ),
        .COUTF(\offset_1_reg_391_reg[63]_i_3_n_7 ),
        .COUTH(\offset_1_reg_391_reg[63]_i_3_n_8 ),
        .CYA(\offset_1_reg_391_reg[63]_i_13_n_7 ),
        .CYB(\offset_1_reg_391_reg[63]_i_14_n_7 ),
        .CYC(\offset_1_reg_391_reg[63]_i_15_n_7 ),
        .CYD(\offset_1_reg_391_reg[63]_i_16_n_7 ),
        .CYE(\offset_1_reg_391_reg[63]_i_17_n_7 ),
        .CYF(\offset_1_reg_391_reg[63]_i_18_n_7 ),
        .CYG(\offset_1_reg_391_reg[63]_i_19_n_7 ),
        .CYH(\offset_1_reg_391_reg[63]_i_20_n_7 ),
        .GEA(\offset_1_reg_391_reg[63]_i_13_n_5 ),
        .GEB(\offset_1_reg_391_reg[63]_i_14_n_5 ),
        .GEC(\offset_1_reg_391_reg[63]_i_15_n_5 ),
        .GED(\offset_1_reg_391_reg[63]_i_16_n_5 ),
        .GEE(\offset_1_reg_391_reg[63]_i_17_n_5 ),
        .GEF(\offset_1_reg_391_reg[63]_i_18_n_5 ),
        .GEG(\offset_1_reg_391_reg[63]_i_19_n_5 ),
        .GEH(\offset_1_reg_391_reg[63]_i_20_n_5 ),
        .PROPA(\offset_1_reg_391_reg[63]_i_13_n_8 ),
        .PROPB(\offset_1_reg_391_reg[63]_i_14_n_8 ),
        .PROPC(\offset_1_reg_391_reg[63]_i_15_n_8 ),
        .PROPD(\offset_1_reg_391_reg[63]_i_16_n_8 ),
        .PROPE(\offset_1_reg_391_reg[63]_i_17_n_8 ),
        .PROPF(\offset_1_reg_391_reg[63]_i_18_n_8 ),
        .PROPG(\offset_1_reg_391_reg[63]_i_19_n_8 ),
        .PROPH(\offset_1_reg_391_reg[63]_i_20_n_8 ));
  LUT6CY #(
    .INIT(64'hDD4D4D4490099009)) 
    \offset_1_reg_391_reg[63]_i_30 
       (.GE(\offset_1_reg_391_reg[63]_i_30_n_5 ),
        .I0(shl_ln77_fu_233_p2[4]),
        .I1(select_ln60_reg_377[1]),
        .I2(shl_ln77_fu_233_p2[3]),
        .I3(select_ln60_reg_377[0]),
        .I4(1'b0),
        .O51(\offset_1_reg_391_reg[63]_i_30_n_6 ),
        .O52(\offset_1_reg_391_reg[63]_i_30_n_7 ),
        .PROP(\offset_1_reg_391_reg[63]_i_30_n_8 ));
  LUT6CY #(
    .INIT(64'hDD4D4D4490099009)) 
    \offset_1_reg_391_reg[63]_i_31 
       (.GE(\offset_1_reg_391_reg[63]_i_31_n_5 ),
        .I0(shl_ln77_fu_233_p2[6]),
        .I1(select_ln60_reg_377[3]),
        .I2(shl_ln77_fu_233_p2[5]),
        .I3(select_ln60_reg_377[2]),
        .I4(\offset_1_reg_391_reg[63]_i_30_n_7 ),
        .O51(\offset_1_reg_391_reg[63]_i_31_n_6 ),
        .O52(\offset_1_reg_391_reg[63]_i_31_n_7 ),
        .PROP(\offset_1_reg_391_reg[63]_i_31_n_8 ));
  LUT6CY #(
    .INIT(64'hDD4D4D4490099009)) 
    \offset_1_reg_391_reg[63]_i_32 
       (.GE(\offset_1_reg_391_reg[63]_i_32_n_5 ),
        .I0(shl_ln77_fu_233_p2[8]),
        .I1(select_ln60_reg_377[5]),
        .I2(shl_ln77_fu_233_p2[7]),
        .I3(select_ln60_reg_377[4]),
        .I4(\offset_1_reg_391_reg[63]_i_21_n_5 ),
        .O51(\offset_1_reg_391_reg[63]_i_32_n_6 ),
        .O52(\offset_1_reg_391_reg[63]_i_32_n_7 ),
        .PROP(\offset_1_reg_391_reg[63]_i_32_n_8 ));
  LUT6CY #(
    .INIT(64'hDD4D4D4490099009)) 
    \offset_1_reg_391_reg[63]_i_33 
       (.GE(\offset_1_reg_391_reg[63]_i_33_n_5 ),
        .I0(shl_ln77_fu_233_p2[10]),
        .I1(select_ln60_reg_377[7]),
        .I2(shl_ln77_fu_233_p2[9]),
        .I3(select_ln60_reg_377[6]),
        .I4(\offset_1_reg_391_reg[63]_i_32_n_7 ),
        .O51(\offset_1_reg_391_reg[63]_i_33_n_6 ),
        .O52(\offset_1_reg_391_reg[63]_i_33_n_7 ),
        .PROP(\offset_1_reg_391_reg[63]_i_33_n_8 ));
  LUT6CY #(
    .INIT(64'hDD4D4D4490099009)) 
    \offset_1_reg_391_reg[63]_i_34 
       (.GE(\offset_1_reg_391_reg[63]_i_34_n_5 ),
        .I0(shl_ln77_fu_233_p2[12]),
        .I1(select_ln60_reg_377[9]),
        .I2(shl_ln77_fu_233_p2[11]),
        .I3(select_ln60_reg_377[8]),
        .I4(\offset_1_reg_391_reg[63]_i_21_n_6 ),
        .O51(\offset_1_reg_391_reg[63]_i_34_n_6 ),
        .O52(\offset_1_reg_391_reg[63]_i_34_n_7 ),
        .PROP(\offset_1_reg_391_reg[63]_i_34_n_8 ));
  LUT6CY #(
    .INIT(64'hDD4D4D4490099009)) 
    \offset_1_reg_391_reg[63]_i_35 
       (.GE(\offset_1_reg_391_reg[63]_i_35_n_5 ),
        .I0(shl_ln77_fu_233_p2[14]),
        .I1(select_ln60_reg_377[11]),
        .I2(shl_ln77_fu_233_p2[13]),
        .I3(select_ln60_reg_377[10]),
        .I4(\offset_1_reg_391_reg[63]_i_34_n_7 ),
        .O51(\offset_1_reg_391_reg[63]_i_35_n_6 ),
        .O52(\offset_1_reg_391_reg[63]_i_35_n_7 ),
        .PROP(\offset_1_reg_391_reg[63]_i_35_n_8 ));
  LUT6CY #(
    .INIT(64'hDD4D4D4490099009)) 
    \offset_1_reg_391_reg[63]_i_36 
       (.GE(\offset_1_reg_391_reg[63]_i_36_n_5 ),
        .I0(shl_ln77_fu_233_p2[16]),
        .I1(select_ln60_reg_377[13]),
        .I2(shl_ln77_fu_233_p2[15]),
        .I3(select_ln60_reg_377[12]),
        .I4(\offset_1_reg_391_reg[63]_i_21_n_7 ),
        .O51(\offset_1_reg_391_reg[63]_i_36_n_6 ),
        .O52(\offset_1_reg_391_reg[63]_i_36_n_7 ),
        .PROP(\offset_1_reg_391_reg[63]_i_36_n_8 ));
  LUT6CY #(
    .INIT(64'hDD4D4D4490099009)) 
    \offset_1_reg_391_reg[63]_i_37 
       (.GE(\offset_1_reg_391_reg[63]_i_37_n_5 ),
        .I0(shl_ln77_fu_233_p2[18]),
        .I1(select_ln60_reg_377[15]),
        .I2(shl_ln77_fu_233_p2[17]),
        .I3(select_ln60_reg_377[14]),
        .I4(\offset_1_reg_391_reg[63]_i_36_n_7 ),
        .O51(\offset_1_reg_391_reg[63]_i_37_n_6 ),
        .O52(\offset_1_reg_391_reg[63]_i_37_n_7 ),
        .PROP(\offset_1_reg_391_reg[63]_i_37_n_8 ));
  LUT6CY #(
    .INIT(64'hDD4D4D4490099009)) 
    \offset_1_reg_391_reg[63]_i_4 
       (.GE(\offset_1_reg_391_reg[63]_i_4_n_5 ),
        .I0(shl_ln77_fu_233_p2[52]),
        .I1(select_ln60_reg_377[49]),
        .I2(shl_ln77_fu_233_p2[51]),
        .I3(select_ln60_reg_377[48]),
        .I4(\offset_1_reg_391_reg[63]_i_3_n_8 ),
        .O51(\offset_1_reg_391_reg[63]_i_4_n_6 ),
        .O52(\offset_1_reg_391_reg[63]_i_4_n_7 ),
        .PROP(\offset_1_reg_391_reg[63]_i_4_n_8 ));
  LUT6CY #(
    .INIT(64'hDD4D4D4490099009)) 
    \offset_1_reg_391_reg[63]_i_5 
       (.GE(\offset_1_reg_391_reg[63]_i_5_n_5 ),
        .I0(shl_ln77_fu_233_p2[54]),
        .I1(select_ln60_reg_377[51]),
        .I2(shl_ln77_fu_233_p2[53]),
        .I3(select_ln60_reg_377[50]),
        .I4(\offset_1_reg_391_reg[63]_i_4_n_7 ),
        .O51(\offset_1_reg_391_reg[63]_i_5_n_6 ),
        .O52(\offset_1_reg_391_reg[63]_i_5_n_7 ),
        .PROP(\offset_1_reg_391_reg[63]_i_5_n_8 ));
  LUT6CY #(
    .INIT(64'hDD4D4D4490099009)) 
    \offset_1_reg_391_reg[63]_i_6 
       (.GE(\offset_1_reg_391_reg[63]_i_6_n_5 ),
        .I0(shl_ln77_fu_233_p2[56]),
        .I1(select_ln60_reg_377[53]),
        .I2(shl_ln77_fu_233_p2[55]),
        .I3(select_ln60_reg_377[52]),
        .I4(\offset_1_reg_391_reg[63]_i_2_n_5 ),
        .O51(\offset_1_reg_391_reg[63]_i_6_n_6 ),
        .O52(\offset_1_reg_391_reg[63]_i_6_n_7 ),
        .PROP(\offset_1_reg_391_reg[63]_i_6_n_8 ));
  LUT6CY #(
    .INIT(64'hDD4D4D4490099009)) 
    \offset_1_reg_391_reg[63]_i_7 
       (.GE(\offset_1_reg_391_reg[63]_i_7_n_5 ),
        .I0(shl_ln77_fu_233_p2[58]),
        .I1(select_ln60_reg_377[55]),
        .I2(shl_ln77_fu_233_p2[57]),
        .I3(select_ln60_reg_377[54]),
        .I4(\offset_1_reg_391_reg[63]_i_6_n_7 ),
        .O51(\offset_1_reg_391_reg[63]_i_7_n_6 ),
        .O52(\offset_1_reg_391_reg[63]_i_7_n_7 ),
        .PROP(\offset_1_reg_391_reg[63]_i_7_n_8 ));
  LUT6CY #(
    .INIT(64'hDD4D4D4490099009)) 
    \offset_1_reg_391_reg[63]_i_8 
       (.GE(\offset_1_reg_391_reg[63]_i_8_n_5 ),
        .I0(shl_ln77_fu_233_p2[60]),
        .I1(select_ln60_reg_377[57]),
        .I2(shl_ln77_fu_233_p2[59]),
        .I3(select_ln60_reg_377[56]),
        .I4(\offset_1_reg_391_reg[63]_i_2_n_6 ),
        .O51(\offset_1_reg_391_reg[63]_i_8_n_6 ),
        .O52(\offset_1_reg_391_reg[63]_i_8_n_7 ),
        .PROP(\offset_1_reg_391_reg[63]_i_8_n_8 ));
  LUT6CY #(
    .INIT(64'hDD4D4D4490099009)) 
    \offset_1_reg_391_reg[63]_i_9 
       (.GE(\offset_1_reg_391_reg[63]_i_9_n_5 ),
        .I0(shl_ln77_fu_233_p2[62]),
        .I1(select_ln60_reg_377[59]),
        .I2(shl_ln77_fu_233_p2[61]),
        .I3(select_ln60_reg_377[58]),
        .I4(\offset_1_reg_391_reg[63]_i_8_n_7 ),
        .O51(\offset_1_reg_391_reg[63]_i_9_n_6 ),
        .O52(\offset_1_reg_391_reg[63]_i_9_n_7 ),
        .PROP(\offset_1_reg_391_reg[63]_i_9_n_8 ));
  FDRE \offset_1_reg_391_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(shl_ln77_fu_233_p2[9]),
        .Q(shl_ln69_fu_272_p2[9]),
        .R(offset_1_reg_391));
  FDRE \offset_1_reg_391_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(shl_ln77_fu_233_p2[10]),
        .Q(shl_ln69_fu_272_p2[10]),
        .R(offset_1_reg_391));
  FDRE \offset_1_reg_391_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(shl_ln77_fu_233_p2[11]),
        .Q(shl_ln69_fu_272_p2[11]),
        .R(offset_1_reg_391));
  FDRE \offset_1_reg_391_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(shl_ln77_fu_233_p2[12]),
        .Q(shl_ln69_fu_272_p2[12]),
        .R(offset_1_reg_391));
  FDRE #(
    .INIT(1'b0)) 
    \offset_fu_90_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(shl_ln69_fu_272_p2[3]),
        .Q(shl_ln77_fu_233_p2[3]),
        .R(write_memory_U0_out_r_read));
  FDRE #(
    .INIT(1'b0)) 
    \offset_fu_90_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln69_1_fu_292_p2[10]),
        .Q(shl_ln77_fu_233_p2[13]),
        .R(write_memory_U0_out_r_read));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \offset_fu_90_reg[10]_i_1 
       (.GE(\offset_fu_90_reg[10]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(shl_ln69_fu_272_p2[13]),
        .I4(\offset_fu_90_reg[12]_i_2_n_7 ),
        .O51(add_ln69_1_fu_292_p2[10]),
        .O52(\offset_fu_90_reg[10]_i_1_n_7 ),
        .PROP(\offset_fu_90_reg[10]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \offset_fu_90_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln69_1_fu_292_p2[11]),
        .Q(shl_ln77_fu_233_p2[14]),
        .R(write_memory_U0_out_r_read));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \offset_fu_90_reg[11]_i_1 
       (.GE(\offset_fu_90_reg[11]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(shl_ln69_fu_272_p2[14]),
        .I4(\offset_fu_90_reg[10]_i_1_n_7 ),
        .O51(add_ln69_1_fu_292_p2[11]),
        .O52(\offset_fu_90_reg[11]_i_1_n_7 ),
        .PROP(\offset_fu_90_reg[11]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \offset_fu_90_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln69_1_fu_292_p2[12]),
        .Q(shl_ln77_fu_233_p2[15]),
        .R(write_memory_U0_out_r_read));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \offset_fu_90_reg[12]_i_1 
       (.GE(\offset_fu_90_reg[12]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(shl_ln69_fu_272_p2[15]),
        .I4(\offset_fu_90_reg[12]_i_2_n_8 ),
        .O51(add_ln69_1_fu_292_p2[12]),
        .O52(\offset_fu_90_reg[12]_i_1_n_7 ),
        .PROP(\offset_fu_90_reg[12]_i_1_n_8 ));
  LOOKAHEAD8 #(
    .LOOKB("FALSE"),
    .LOOKD("TRUE"),
    .LOOKF("TRUE"),
    .LOOKH("TRUE")) 
    \offset_fu_90_reg[12]_i_2 
       (.CIN(1'b0),
        .COUTB(\offset_fu_90_reg[12]_i_2_n_5 ),
        .COUTD(\offset_fu_90_reg[12]_i_2_n_6 ),
        .COUTF(\offset_fu_90_reg[12]_i_2_n_7 ),
        .COUTH(\offset_fu_90_reg[12]_i_2_n_8 ),
        .CYA(\offset_fu_90_reg[4]_i_1_n_7 ),
        .CYB(\offset_fu_90_reg[5]_i_1_n_7 ),
        .CYC(\offset_fu_90_reg[6]_i_1_n_7 ),
        .CYD(\offset_fu_90_reg[7]_i_1_n_7 ),
        .CYE(\offset_fu_90_reg[8]_i_1_n_7 ),
        .CYF(\offset_fu_90_reg[9]_i_1_n_7 ),
        .CYG(\offset_fu_90_reg[10]_i_1_n_7 ),
        .CYH(\offset_fu_90_reg[11]_i_1_n_7 ),
        .GEA(\offset_fu_90_reg[4]_i_1_n_5 ),
        .GEB(\offset_fu_90_reg[5]_i_1_n_5 ),
        .GEC(\offset_fu_90_reg[6]_i_1_n_5 ),
        .GED(\offset_fu_90_reg[7]_i_1_n_5 ),
        .GEE(\offset_fu_90_reg[8]_i_1_n_5 ),
        .GEF(\offset_fu_90_reg[9]_i_1_n_5 ),
        .GEG(\offset_fu_90_reg[10]_i_1_n_5 ),
        .GEH(\offset_fu_90_reg[11]_i_1_n_5 ),
        .PROPA(\offset_fu_90_reg[4]_i_1_n_8 ),
        .PROPB(\offset_fu_90_reg[5]_i_1_n_8 ),
        .PROPC(\offset_fu_90_reg[6]_i_1_n_8 ),
        .PROPD(\offset_fu_90_reg[7]_i_1_n_8 ),
        .PROPE(\offset_fu_90_reg[8]_i_1_n_8 ),
        .PROPF(\offset_fu_90_reg[9]_i_1_n_8 ),
        .PROPG(\offset_fu_90_reg[10]_i_1_n_8 ),
        .PROPH(\offset_fu_90_reg[11]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \offset_fu_90_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln69_1_fu_292_p2[13]),
        .Q(shl_ln77_fu_233_p2[16]),
        .R(write_memory_U0_out_r_read));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \offset_fu_90_reg[13]_i_1 
       (.GE(\offset_fu_90_reg[13]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(shl_ln69_fu_272_p2[16]),
        .I4(\offset_fu_90_reg[12]_i_1_n_7 ),
        .O51(add_ln69_1_fu_292_p2[13]),
        .O52(\offset_fu_90_reg[13]_i_1_n_7 ),
        .PROP(\offset_fu_90_reg[13]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \offset_fu_90_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln69_1_fu_292_p2[14]),
        .Q(shl_ln77_fu_233_p2[17]),
        .R(write_memory_U0_out_r_read));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \offset_fu_90_reg[14]_i_1 
       (.GE(\offset_fu_90_reg[14]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(shl_ln69_fu_272_p2[17]),
        .I4(\offset_fu_90_reg[20]_i_2_n_5 ),
        .O51(add_ln69_1_fu_292_p2[14]),
        .O52(\offset_fu_90_reg[14]_i_1_n_7 ),
        .PROP(\offset_fu_90_reg[14]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \offset_fu_90_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln69_1_fu_292_p2[15]),
        .Q(shl_ln77_fu_233_p2[18]),
        .R(write_memory_U0_out_r_read));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \offset_fu_90_reg[15]_i_1 
       (.GE(\offset_fu_90_reg[15]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(shl_ln69_fu_272_p2[18]),
        .I4(\offset_fu_90_reg[14]_i_1_n_7 ),
        .O51(add_ln69_1_fu_292_p2[15]),
        .O52(\offset_fu_90_reg[15]_i_1_n_7 ),
        .PROP(\offset_fu_90_reg[15]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \offset_fu_90_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln69_1_fu_292_p2[16]),
        .Q(shl_ln77_fu_233_p2[19]),
        .R(write_memory_U0_out_r_read));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \offset_fu_90_reg[16]_i_1 
       (.GE(\offset_fu_90_reg[16]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(shl_ln69_fu_272_p2[19]),
        .I4(\offset_fu_90_reg[20]_i_2_n_6 ),
        .O51(add_ln69_1_fu_292_p2[16]),
        .O52(\offset_fu_90_reg[16]_i_1_n_7 ),
        .PROP(\offset_fu_90_reg[16]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \offset_fu_90_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln69_1_fu_292_p2[17]),
        .Q(shl_ln77_fu_233_p2[20]),
        .R(write_memory_U0_out_r_read));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \offset_fu_90_reg[17]_i_1 
       (.GE(\offset_fu_90_reg[17]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(shl_ln69_fu_272_p2[20]),
        .I4(\offset_fu_90_reg[16]_i_1_n_7 ),
        .O51(add_ln69_1_fu_292_p2[17]),
        .O52(\offset_fu_90_reg[17]_i_1_n_7 ),
        .PROP(\offset_fu_90_reg[17]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \offset_fu_90_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln69_1_fu_292_p2[18]),
        .Q(shl_ln77_fu_233_p2[21]),
        .R(write_memory_U0_out_r_read));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \offset_fu_90_reg[18]_i_1 
       (.GE(\offset_fu_90_reg[18]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(shl_ln69_fu_272_p2[21]),
        .I4(\offset_fu_90_reg[20]_i_2_n_7 ),
        .O51(add_ln69_1_fu_292_p2[18]),
        .O52(\offset_fu_90_reg[18]_i_1_n_7 ),
        .PROP(\offset_fu_90_reg[18]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \offset_fu_90_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln69_1_fu_292_p2[19]),
        .Q(shl_ln77_fu_233_p2[22]),
        .R(write_memory_U0_out_r_read));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \offset_fu_90_reg[19]_i_1 
       (.GE(\offset_fu_90_reg[19]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(shl_ln69_fu_272_p2[22]),
        .I4(\offset_fu_90_reg[18]_i_1_n_7 ),
        .O51(add_ln69_1_fu_292_p2[19]),
        .O52(\offset_fu_90_reg[19]_i_1_n_7 ),
        .PROP(\offset_fu_90_reg[19]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \offset_fu_90_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(shl_ln69_fu_272_p2[4]),
        .Q(shl_ln77_fu_233_p2[4]),
        .R(write_memory_U0_out_r_read));
  FDRE #(
    .INIT(1'b0)) 
    \offset_fu_90_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln69_1_fu_292_p2[20]),
        .Q(shl_ln77_fu_233_p2[23]),
        .R(write_memory_U0_out_r_read));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \offset_fu_90_reg[20]_i_1 
       (.GE(\offset_fu_90_reg[20]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(shl_ln69_fu_272_p2[23]),
        .I4(\offset_fu_90_reg[20]_i_2_n_8 ),
        .O51(add_ln69_1_fu_292_p2[20]),
        .O52(\offset_fu_90_reg[20]_i_1_n_7 ),
        .PROP(\offset_fu_90_reg[20]_i_1_n_8 ));
  LOOKAHEAD8 #(
    .LOOKB("TRUE"),
    .LOOKD("TRUE"),
    .LOOKF("TRUE"),
    .LOOKH("TRUE")) 
    \offset_fu_90_reg[20]_i_2 
       (.CIN(\offset_fu_90_reg[12]_i_2_n_8 ),
        .COUTB(\offset_fu_90_reg[20]_i_2_n_5 ),
        .COUTD(\offset_fu_90_reg[20]_i_2_n_6 ),
        .COUTF(\offset_fu_90_reg[20]_i_2_n_7 ),
        .COUTH(\offset_fu_90_reg[20]_i_2_n_8 ),
        .CYA(\offset_fu_90_reg[12]_i_1_n_7 ),
        .CYB(\offset_fu_90_reg[13]_i_1_n_7 ),
        .CYC(\offset_fu_90_reg[14]_i_1_n_7 ),
        .CYD(\offset_fu_90_reg[15]_i_1_n_7 ),
        .CYE(\offset_fu_90_reg[16]_i_1_n_7 ),
        .CYF(\offset_fu_90_reg[17]_i_1_n_7 ),
        .CYG(\offset_fu_90_reg[18]_i_1_n_7 ),
        .CYH(\offset_fu_90_reg[19]_i_1_n_7 ),
        .GEA(\offset_fu_90_reg[12]_i_1_n_5 ),
        .GEB(\offset_fu_90_reg[13]_i_1_n_5 ),
        .GEC(\offset_fu_90_reg[14]_i_1_n_5 ),
        .GED(\offset_fu_90_reg[15]_i_1_n_5 ),
        .GEE(\offset_fu_90_reg[16]_i_1_n_5 ),
        .GEF(\offset_fu_90_reg[17]_i_1_n_5 ),
        .GEG(\offset_fu_90_reg[18]_i_1_n_5 ),
        .GEH(\offset_fu_90_reg[19]_i_1_n_5 ),
        .PROPA(\offset_fu_90_reg[12]_i_1_n_8 ),
        .PROPB(\offset_fu_90_reg[13]_i_1_n_8 ),
        .PROPC(\offset_fu_90_reg[14]_i_1_n_8 ),
        .PROPD(\offset_fu_90_reg[15]_i_1_n_8 ),
        .PROPE(\offset_fu_90_reg[16]_i_1_n_8 ),
        .PROPF(\offset_fu_90_reg[17]_i_1_n_8 ),
        .PROPG(\offset_fu_90_reg[18]_i_1_n_8 ),
        .PROPH(\offset_fu_90_reg[19]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \offset_fu_90_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln69_1_fu_292_p2[21]),
        .Q(shl_ln77_fu_233_p2[24]),
        .R(write_memory_U0_out_r_read));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \offset_fu_90_reg[21]_i_1 
       (.GE(\offset_fu_90_reg[21]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(shl_ln69_fu_272_p2[24]),
        .I4(\offset_fu_90_reg[20]_i_1_n_7 ),
        .O51(add_ln69_1_fu_292_p2[21]),
        .O52(\offset_fu_90_reg[21]_i_1_n_7 ),
        .PROP(\offset_fu_90_reg[21]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \offset_fu_90_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln69_1_fu_292_p2[22]),
        .Q(shl_ln77_fu_233_p2[25]),
        .R(write_memory_U0_out_r_read));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \offset_fu_90_reg[22]_i_1 
       (.GE(\offset_fu_90_reg[22]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(shl_ln69_fu_272_p2[25]),
        .I4(\offset_fu_90_reg[28]_i_2_n_5 ),
        .O51(add_ln69_1_fu_292_p2[22]),
        .O52(\offset_fu_90_reg[22]_i_1_n_7 ),
        .PROP(\offset_fu_90_reg[22]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \offset_fu_90_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln69_1_fu_292_p2[23]),
        .Q(shl_ln77_fu_233_p2[26]),
        .R(write_memory_U0_out_r_read));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \offset_fu_90_reg[23]_i_1 
       (.GE(\offset_fu_90_reg[23]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(shl_ln69_fu_272_p2[26]),
        .I4(\offset_fu_90_reg[22]_i_1_n_7 ),
        .O51(add_ln69_1_fu_292_p2[23]),
        .O52(\offset_fu_90_reg[23]_i_1_n_7 ),
        .PROP(\offset_fu_90_reg[23]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \offset_fu_90_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln69_1_fu_292_p2[24]),
        .Q(shl_ln77_fu_233_p2[27]),
        .R(write_memory_U0_out_r_read));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \offset_fu_90_reg[24]_i_1 
       (.GE(\offset_fu_90_reg[24]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(shl_ln69_fu_272_p2[27]),
        .I4(\offset_fu_90_reg[28]_i_2_n_6 ),
        .O51(add_ln69_1_fu_292_p2[24]),
        .O52(\offset_fu_90_reg[24]_i_1_n_7 ),
        .PROP(\offset_fu_90_reg[24]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \offset_fu_90_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln69_1_fu_292_p2[25]),
        .Q(shl_ln77_fu_233_p2[28]),
        .R(write_memory_U0_out_r_read));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \offset_fu_90_reg[25]_i_1 
       (.GE(\offset_fu_90_reg[25]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(shl_ln69_fu_272_p2[28]),
        .I4(\offset_fu_90_reg[24]_i_1_n_7 ),
        .O51(add_ln69_1_fu_292_p2[25]),
        .O52(\offset_fu_90_reg[25]_i_1_n_7 ),
        .PROP(\offset_fu_90_reg[25]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \offset_fu_90_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln69_1_fu_292_p2[26]),
        .Q(shl_ln77_fu_233_p2[29]),
        .R(write_memory_U0_out_r_read));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \offset_fu_90_reg[26]_i_1 
       (.GE(\offset_fu_90_reg[26]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(shl_ln69_fu_272_p2[29]),
        .I4(\offset_fu_90_reg[28]_i_2_n_7 ),
        .O51(add_ln69_1_fu_292_p2[26]),
        .O52(\offset_fu_90_reg[26]_i_1_n_7 ),
        .PROP(\offset_fu_90_reg[26]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \offset_fu_90_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln69_1_fu_292_p2[27]),
        .Q(shl_ln77_fu_233_p2[30]),
        .R(write_memory_U0_out_r_read));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \offset_fu_90_reg[27]_i_1 
       (.GE(\offset_fu_90_reg[27]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(shl_ln69_fu_272_p2[30]),
        .I4(\offset_fu_90_reg[26]_i_1_n_7 ),
        .O51(add_ln69_1_fu_292_p2[27]),
        .O52(\offset_fu_90_reg[27]_i_1_n_7 ),
        .PROP(\offset_fu_90_reg[27]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \offset_fu_90_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln69_1_fu_292_p2[28]),
        .Q(shl_ln77_fu_233_p2[31]),
        .R(write_memory_U0_out_r_read));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \offset_fu_90_reg[28]_i_1 
       (.GE(\offset_fu_90_reg[28]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(shl_ln69_fu_272_p2[31]),
        .I4(\offset_fu_90_reg[28]_i_2_n_8 ),
        .O51(add_ln69_1_fu_292_p2[28]),
        .O52(\offset_fu_90_reg[28]_i_1_n_7 ),
        .PROP(\offset_fu_90_reg[28]_i_1_n_8 ));
  LOOKAHEAD8 #(
    .LOOKB("TRUE"),
    .LOOKD("TRUE"),
    .LOOKF("TRUE"),
    .LOOKH("TRUE")) 
    \offset_fu_90_reg[28]_i_2 
       (.CIN(\offset_fu_90_reg[20]_i_2_n_8 ),
        .COUTB(\offset_fu_90_reg[28]_i_2_n_5 ),
        .COUTD(\offset_fu_90_reg[28]_i_2_n_6 ),
        .COUTF(\offset_fu_90_reg[28]_i_2_n_7 ),
        .COUTH(\offset_fu_90_reg[28]_i_2_n_8 ),
        .CYA(\offset_fu_90_reg[20]_i_1_n_7 ),
        .CYB(\offset_fu_90_reg[21]_i_1_n_7 ),
        .CYC(\offset_fu_90_reg[22]_i_1_n_7 ),
        .CYD(\offset_fu_90_reg[23]_i_1_n_7 ),
        .CYE(\offset_fu_90_reg[24]_i_1_n_7 ),
        .CYF(\offset_fu_90_reg[25]_i_1_n_7 ),
        .CYG(\offset_fu_90_reg[26]_i_1_n_7 ),
        .CYH(\offset_fu_90_reg[27]_i_1_n_7 ),
        .GEA(\offset_fu_90_reg[20]_i_1_n_5 ),
        .GEB(\offset_fu_90_reg[21]_i_1_n_5 ),
        .GEC(\offset_fu_90_reg[22]_i_1_n_5 ),
        .GED(\offset_fu_90_reg[23]_i_1_n_5 ),
        .GEE(\offset_fu_90_reg[24]_i_1_n_5 ),
        .GEF(\offset_fu_90_reg[25]_i_1_n_5 ),
        .GEG(\offset_fu_90_reg[26]_i_1_n_5 ),
        .GEH(\offset_fu_90_reg[27]_i_1_n_5 ),
        .PROPA(\offset_fu_90_reg[20]_i_1_n_8 ),
        .PROPB(\offset_fu_90_reg[21]_i_1_n_8 ),
        .PROPC(\offset_fu_90_reg[22]_i_1_n_8 ),
        .PROPD(\offset_fu_90_reg[23]_i_1_n_8 ),
        .PROPE(\offset_fu_90_reg[24]_i_1_n_8 ),
        .PROPF(\offset_fu_90_reg[25]_i_1_n_8 ),
        .PROPG(\offset_fu_90_reg[26]_i_1_n_8 ),
        .PROPH(\offset_fu_90_reg[27]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \offset_fu_90_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln69_1_fu_292_p2[29]),
        .Q(shl_ln77_fu_233_p2[32]),
        .R(write_memory_U0_out_r_read));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \offset_fu_90_reg[29]_i_1 
       (.GE(\offset_fu_90_reg[29]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(shl_ln69_fu_272_p2[32]),
        .I4(\offset_fu_90_reg[28]_i_1_n_7 ),
        .O51(add_ln69_1_fu_292_p2[29]),
        .O52(\offset_fu_90_reg[29]_i_1_n_7 ),
        .PROP(\offset_fu_90_reg[29]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \offset_fu_90_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(shl_ln69_fu_272_p2[5]),
        .Q(shl_ln77_fu_233_p2[5]),
        .R(write_memory_U0_out_r_read));
  FDRE #(
    .INIT(1'b0)) 
    \offset_fu_90_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln69_1_fu_292_p2[30]),
        .Q(shl_ln77_fu_233_p2[33]),
        .R(write_memory_U0_out_r_read));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \offset_fu_90_reg[30]_i_1 
       (.GE(\offset_fu_90_reg[30]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(shl_ln69_fu_272_p2[33]),
        .I4(\offset_fu_90_reg[36]_i_2_n_5 ),
        .O51(add_ln69_1_fu_292_p2[30]),
        .O52(\offset_fu_90_reg[30]_i_1_n_7 ),
        .PROP(\offset_fu_90_reg[30]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \offset_fu_90_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln69_1_fu_292_p2[31]),
        .Q(shl_ln77_fu_233_p2[34]),
        .R(write_memory_U0_out_r_read));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \offset_fu_90_reg[31]_i_1 
       (.GE(\offset_fu_90_reg[31]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(shl_ln69_fu_272_p2[34]),
        .I4(\offset_fu_90_reg[30]_i_1_n_7 ),
        .O51(add_ln69_1_fu_292_p2[31]),
        .O52(\offset_fu_90_reg[31]_i_1_n_7 ),
        .PROP(\offset_fu_90_reg[31]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \offset_fu_90_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln69_1_fu_292_p2[32]),
        .Q(shl_ln77_fu_233_p2[35]),
        .R(write_memory_U0_out_r_read));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \offset_fu_90_reg[32]_i_1 
       (.GE(\offset_fu_90_reg[32]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(shl_ln69_fu_272_p2[35]),
        .I4(\offset_fu_90_reg[36]_i_2_n_6 ),
        .O51(add_ln69_1_fu_292_p2[32]),
        .O52(\offset_fu_90_reg[32]_i_1_n_7 ),
        .PROP(\offset_fu_90_reg[32]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \offset_fu_90_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln69_1_fu_292_p2[33]),
        .Q(shl_ln77_fu_233_p2[36]),
        .R(write_memory_U0_out_r_read));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \offset_fu_90_reg[33]_i_1 
       (.GE(\offset_fu_90_reg[33]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(shl_ln69_fu_272_p2[36]),
        .I4(\offset_fu_90_reg[32]_i_1_n_7 ),
        .O51(add_ln69_1_fu_292_p2[33]),
        .O52(\offset_fu_90_reg[33]_i_1_n_7 ),
        .PROP(\offset_fu_90_reg[33]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \offset_fu_90_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln69_1_fu_292_p2[34]),
        .Q(shl_ln77_fu_233_p2[37]),
        .R(write_memory_U0_out_r_read));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \offset_fu_90_reg[34]_i_1 
       (.GE(\offset_fu_90_reg[34]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(shl_ln69_fu_272_p2[37]),
        .I4(\offset_fu_90_reg[36]_i_2_n_7 ),
        .O51(add_ln69_1_fu_292_p2[34]),
        .O52(\offset_fu_90_reg[34]_i_1_n_7 ),
        .PROP(\offset_fu_90_reg[34]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \offset_fu_90_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln69_1_fu_292_p2[35]),
        .Q(shl_ln77_fu_233_p2[38]),
        .R(write_memory_U0_out_r_read));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \offset_fu_90_reg[35]_i_1 
       (.GE(\offset_fu_90_reg[35]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(shl_ln69_fu_272_p2[38]),
        .I4(\offset_fu_90_reg[34]_i_1_n_7 ),
        .O51(add_ln69_1_fu_292_p2[35]),
        .O52(\offset_fu_90_reg[35]_i_1_n_7 ),
        .PROP(\offset_fu_90_reg[35]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \offset_fu_90_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln69_1_fu_292_p2[36]),
        .Q(shl_ln77_fu_233_p2[39]),
        .R(write_memory_U0_out_r_read));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \offset_fu_90_reg[36]_i_1 
       (.GE(\offset_fu_90_reg[36]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(shl_ln69_fu_272_p2[39]),
        .I4(\offset_fu_90_reg[36]_i_2_n_8 ),
        .O51(add_ln69_1_fu_292_p2[36]),
        .O52(\offset_fu_90_reg[36]_i_1_n_7 ),
        .PROP(\offset_fu_90_reg[36]_i_1_n_8 ));
  LOOKAHEAD8 #(
    .LOOKB("TRUE"),
    .LOOKD("TRUE"),
    .LOOKF("TRUE"),
    .LOOKH("TRUE")) 
    \offset_fu_90_reg[36]_i_2 
       (.CIN(\offset_fu_90_reg[28]_i_2_n_8 ),
        .COUTB(\offset_fu_90_reg[36]_i_2_n_5 ),
        .COUTD(\offset_fu_90_reg[36]_i_2_n_6 ),
        .COUTF(\offset_fu_90_reg[36]_i_2_n_7 ),
        .COUTH(\offset_fu_90_reg[36]_i_2_n_8 ),
        .CYA(\offset_fu_90_reg[28]_i_1_n_7 ),
        .CYB(\offset_fu_90_reg[29]_i_1_n_7 ),
        .CYC(\offset_fu_90_reg[30]_i_1_n_7 ),
        .CYD(\offset_fu_90_reg[31]_i_1_n_7 ),
        .CYE(\offset_fu_90_reg[32]_i_1_n_7 ),
        .CYF(\offset_fu_90_reg[33]_i_1_n_7 ),
        .CYG(\offset_fu_90_reg[34]_i_1_n_7 ),
        .CYH(\offset_fu_90_reg[35]_i_1_n_7 ),
        .GEA(\offset_fu_90_reg[28]_i_1_n_5 ),
        .GEB(\offset_fu_90_reg[29]_i_1_n_5 ),
        .GEC(\offset_fu_90_reg[30]_i_1_n_5 ),
        .GED(\offset_fu_90_reg[31]_i_1_n_5 ),
        .GEE(\offset_fu_90_reg[32]_i_1_n_5 ),
        .GEF(\offset_fu_90_reg[33]_i_1_n_5 ),
        .GEG(\offset_fu_90_reg[34]_i_1_n_5 ),
        .GEH(\offset_fu_90_reg[35]_i_1_n_5 ),
        .PROPA(\offset_fu_90_reg[28]_i_1_n_8 ),
        .PROPB(\offset_fu_90_reg[29]_i_1_n_8 ),
        .PROPC(\offset_fu_90_reg[30]_i_1_n_8 ),
        .PROPD(\offset_fu_90_reg[31]_i_1_n_8 ),
        .PROPE(\offset_fu_90_reg[32]_i_1_n_8 ),
        .PROPF(\offset_fu_90_reg[33]_i_1_n_8 ),
        .PROPG(\offset_fu_90_reg[34]_i_1_n_8 ),
        .PROPH(\offset_fu_90_reg[35]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \offset_fu_90_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln69_1_fu_292_p2[37]),
        .Q(shl_ln77_fu_233_p2[40]),
        .R(write_memory_U0_out_r_read));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \offset_fu_90_reg[37]_i_1 
       (.GE(\offset_fu_90_reg[37]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(shl_ln69_fu_272_p2[40]),
        .I4(\offset_fu_90_reg[36]_i_1_n_7 ),
        .O51(add_ln69_1_fu_292_p2[37]),
        .O52(\offset_fu_90_reg[37]_i_1_n_7 ),
        .PROP(\offset_fu_90_reg[37]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \offset_fu_90_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln69_1_fu_292_p2[38]),
        .Q(shl_ln77_fu_233_p2[41]),
        .R(write_memory_U0_out_r_read));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \offset_fu_90_reg[38]_i_1 
       (.GE(\offset_fu_90_reg[38]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(shl_ln69_fu_272_p2[41]),
        .I4(\offset_fu_90_reg[44]_i_2_n_5 ),
        .O51(add_ln69_1_fu_292_p2[38]),
        .O52(\offset_fu_90_reg[38]_i_1_n_7 ),
        .PROP(\offset_fu_90_reg[38]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \offset_fu_90_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln69_1_fu_292_p2[39]),
        .Q(shl_ln77_fu_233_p2[42]),
        .R(write_memory_U0_out_r_read));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \offset_fu_90_reg[39]_i_1 
       (.GE(\offset_fu_90_reg[39]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(shl_ln69_fu_272_p2[42]),
        .I4(\offset_fu_90_reg[38]_i_1_n_7 ),
        .O51(add_ln69_1_fu_292_p2[39]),
        .O52(\offset_fu_90_reg[39]_i_1_n_7 ),
        .PROP(\offset_fu_90_reg[39]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \offset_fu_90_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(shl_ln69_fu_272_p2[6]),
        .Q(shl_ln77_fu_233_p2[6]),
        .R(write_memory_U0_out_r_read));
  FDRE #(
    .INIT(1'b0)) 
    \offset_fu_90_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln69_1_fu_292_p2[40]),
        .Q(shl_ln77_fu_233_p2[43]),
        .R(write_memory_U0_out_r_read));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \offset_fu_90_reg[40]_i_1 
       (.GE(\offset_fu_90_reg[40]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(shl_ln69_fu_272_p2[43]),
        .I4(\offset_fu_90_reg[44]_i_2_n_6 ),
        .O51(add_ln69_1_fu_292_p2[40]),
        .O52(\offset_fu_90_reg[40]_i_1_n_7 ),
        .PROP(\offset_fu_90_reg[40]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \offset_fu_90_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln69_1_fu_292_p2[41]),
        .Q(shl_ln77_fu_233_p2[44]),
        .R(write_memory_U0_out_r_read));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \offset_fu_90_reg[41]_i_1 
       (.GE(\offset_fu_90_reg[41]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(shl_ln69_fu_272_p2[44]),
        .I4(\offset_fu_90_reg[40]_i_1_n_7 ),
        .O51(add_ln69_1_fu_292_p2[41]),
        .O52(\offset_fu_90_reg[41]_i_1_n_7 ),
        .PROP(\offset_fu_90_reg[41]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \offset_fu_90_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln69_1_fu_292_p2[42]),
        .Q(shl_ln77_fu_233_p2[45]),
        .R(write_memory_U0_out_r_read));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \offset_fu_90_reg[42]_i_1 
       (.GE(\offset_fu_90_reg[42]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(shl_ln69_fu_272_p2[45]),
        .I4(\offset_fu_90_reg[44]_i_2_n_7 ),
        .O51(add_ln69_1_fu_292_p2[42]),
        .O52(\offset_fu_90_reg[42]_i_1_n_7 ),
        .PROP(\offset_fu_90_reg[42]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \offset_fu_90_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln69_1_fu_292_p2[43]),
        .Q(shl_ln77_fu_233_p2[46]),
        .R(write_memory_U0_out_r_read));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \offset_fu_90_reg[43]_i_1 
       (.GE(\offset_fu_90_reg[43]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(shl_ln69_fu_272_p2[46]),
        .I4(\offset_fu_90_reg[42]_i_1_n_7 ),
        .O51(add_ln69_1_fu_292_p2[43]),
        .O52(\offset_fu_90_reg[43]_i_1_n_7 ),
        .PROP(\offset_fu_90_reg[43]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \offset_fu_90_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln69_1_fu_292_p2[44]),
        .Q(shl_ln77_fu_233_p2[47]),
        .R(write_memory_U0_out_r_read));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \offset_fu_90_reg[44]_i_1 
       (.GE(\offset_fu_90_reg[44]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(shl_ln69_fu_272_p2[47]),
        .I4(\offset_fu_90_reg[44]_i_2_n_8 ),
        .O51(add_ln69_1_fu_292_p2[44]),
        .O52(\offset_fu_90_reg[44]_i_1_n_7 ),
        .PROP(\offset_fu_90_reg[44]_i_1_n_8 ));
  LOOKAHEAD8 #(
    .LOOKB("TRUE"),
    .LOOKD("TRUE"),
    .LOOKF("TRUE"),
    .LOOKH("TRUE")) 
    \offset_fu_90_reg[44]_i_2 
       (.CIN(\offset_fu_90_reg[36]_i_2_n_8 ),
        .COUTB(\offset_fu_90_reg[44]_i_2_n_5 ),
        .COUTD(\offset_fu_90_reg[44]_i_2_n_6 ),
        .COUTF(\offset_fu_90_reg[44]_i_2_n_7 ),
        .COUTH(\offset_fu_90_reg[44]_i_2_n_8 ),
        .CYA(\offset_fu_90_reg[36]_i_1_n_7 ),
        .CYB(\offset_fu_90_reg[37]_i_1_n_7 ),
        .CYC(\offset_fu_90_reg[38]_i_1_n_7 ),
        .CYD(\offset_fu_90_reg[39]_i_1_n_7 ),
        .CYE(\offset_fu_90_reg[40]_i_1_n_7 ),
        .CYF(\offset_fu_90_reg[41]_i_1_n_7 ),
        .CYG(\offset_fu_90_reg[42]_i_1_n_7 ),
        .CYH(\offset_fu_90_reg[43]_i_1_n_7 ),
        .GEA(\offset_fu_90_reg[36]_i_1_n_5 ),
        .GEB(\offset_fu_90_reg[37]_i_1_n_5 ),
        .GEC(\offset_fu_90_reg[38]_i_1_n_5 ),
        .GED(\offset_fu_90_reg[39]_i_1_n_5 ),
        .GEE(\offset_fu_90_reg[40]_i_1_n_5 ),
        .GEF(\offset_fu_90_reg[41]_i_1_n_5 ),
        .GEG(\offset_fu_90_reg[42]_i_1_n_5 ),
        .GEH(\offset_fu_90_reg[43]_i_1_n_5 ),
        .PROPA(\offset_fu_90_reg[36]_i_1_n_8 ),
        .PROPB(\offset_fu_90_reg[37]_i_1_n_8 ),
        .PROPC(\offset_fu_90_reg[38]_i_1_n_8 ),
        .PROPD(\offset_fu_90_reg[39]_i_1_n_8 ),
        .PROPE(\offset_fu_90_reg[40]_i_1_n_8 ),
        .PROPF(\offset_fu_90_reg[41]_i_1_n_8 ),
        .PROPG(\offset_fu_90_reg[42]_i_1_n_8 ),
        .PROPH(\offset_fu_90_reg[43]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \offset_fu_90_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln69_1_fu_292_p2[45]),
        .Q(shl_ln77_fu_233_p2[48]),
        .R(write_memory_U0_out_r_read));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \offset_fu_90_reg[45]_i_1 
       (.GE(\offset_fu_90_reg[45]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(shl_ln69_fu_272_p2[48]),
        .I4(\offset_fu_90_reg[44]_i_1_n_7 ),
        .O51(add_ln69_1_fu_292_p2[45]),
        .O52(\offset_fu_90_reg[45]_i_1_n_7 ),
        .PROP(\offset_fu_90_reg[45]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \offset_fu_90_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln69_1_fu_292_p2[46]),
        .Q(shl_ln77_fu_233_p2[49]),
        .R(write_memory_U0_out_r_read));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \offset_fu_90_reg[46]_i_1 
       (.GE(\offset_fu_90_reg[46]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(shl_ln69_fu_272_p2[49]),
        .I4(\offset_fu_90_reg[52]_i_2_n_5 ),
        .O51(add_ln69_1_fu_292_p2[46]),
        .O52(\offset_fu_90_reg[46]_i_1_n_7 ),
        .PROP(\offset_fu_90_reg[46]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \offset_fu_90_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln69_1_fu_292_p2[47]),
        .Q(shl_ln77_fu_233_p2[50]),
        .R(write_memory_U0_out_r_read));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \offset_fu_90_reg[47]_i_1 
       (.GE(\offset_fu_90_reg[47]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(shl_ln69_fu_272_p2[50]),
        .I4(\offset_fu_90_reg[46]_i_1_n_7 ),
        .O51(add_ln69_1_fu_292_p2[47]),
        .O52(\offset_fu_90_reg[47]_i_1_n_7 ),
        .PROP(\offset_fu_90_reg[47]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \offset_fu_90_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln69_1_fu_292_p2[48]),
        .Q(shl_ln77_fu_233_p2[51]),
        .R(write_memory_U0_out_r_read));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \offset_fu_90_reg[48]_i_1 
       (.GE(\offset_fu_90_reg[48]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(shl_ln69_fu_272_p2[51]),
        .I4(\offset_fu_90_reg[52]_i_2_n_6 ),
        .O51(add_ln69_1_fu_292_p2[48]),
        .O52(\offset_fu_90_reg[48]_i_1_n_7 ),
        .PROP(\offset_fu_90_reg[48]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \offset_fu_90_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln69_1_fu_292_p2[49]),
        .Q(shl_ln77_fu_233_p2[52]),
        .R(write_memory_U0_out_r_read));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \offset_fu_90_reg[49]_i_1 
       (.GE(\offset_fu_90_reg[49]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(shl_ln69_fu_272_p2[52]),
        .I4(\offset_fu_90_reg[48]_i_1_n_7 ),
        .O51(add_ln69_1_fu_292_p2[49]),
        .O52(\offset_fu_90_reg[49]_i_1_n_7 ),
        .PROP(\offset_fu_90_reg[49]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \offset_fu_90_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln69_1_fu_292_p2[4]),
        .Q(shl_ln77_fu_233_p2[7]),
        .R(write_memory_U0_out_r_read));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \offset_fu_90_reg[4]_i_1 
       (.GE(\offset_fu_90_reg[4]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(shl_ln69_fu_272_p2[7]),
        .I4(1'b0),
        .O51(add_ln69_1_fu_292_p2[4]),
        .O52(\offset_fu_90_reg[4]_i_1_n_7 ),
        .PROP(\offset_fu_90_reg[4]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \offset_fu_90_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln69_1_fu_292_p2[50]),
        .Q(shl_ln77_fu_233_p2[53]),
        .R(write_memory_U0_out_r_read));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \offset_fu_90_reg[50]_i_1 
       (.GE(\offset_fu_90_reg[50]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(shl_ln69_fu_272_p2[53]),
        .I4(\offset_fu_90_reg[52]_i_2_n_7 ),
        .O51(add_ln69_1_fu_292_p2[50]),
        .O52(\offset_fu_90_reg[50]_i_1_n_7 ),
        .PROP(\offset_fu_90_reg[50]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \offset_fu_90_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln69_1_fu_292_p2[51]),
        .Q(shl_ln77_fu_233_p2[54]),
        .R(write_memory_U0_out_r_read));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \offset_fu_90_reg[51]_i_1 
       (.GE(\offset_fu_90_reg[51]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(shl_ln69_fu_272_p2[54]),
        .I4(\offset_fu_90_reg[50]_i_1_n_7 ),
        .O51(add_ln69_1_fu_292_p2[51]),
        .O52(\offset_fu_90_reg[51]_i_1_n_7 ),
        .PROP(\offset_fu_90_reg[51]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \offset_fu_90_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln69_1_fu_292_p2[52]),
        .Q(shl_ln77_fu_233_p2[55]),
        .R(write_memory_U0_out_r_read));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \offset_fu_90_reg[52]_i_1 
       (.GE(\offset_fu_90_reg[52]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(shl_ln69_fu_272_p2[55]),
        .I4(\offset_fu_90_reg[52]_i_2_n_8 ),
        .O51(add_ln69_1_fu_292_p2[52]),
        .O52(\offset_fu_90_reg[52]_i_1_n_7 ),
        .PROP(\offset_fu_90_reg[52]_i_1_n_8 ));
  LOOKAHEAD8 #(
    .LOOKB("TRUE"),
    .LOOKD("TRUE"),
    .LOOKF("TRUE"),
    .LOOKH("TRUE")) 
    \offset_fu_90_reg[52]_i_2 
       (.CIN(\offset_fu_90_reg[44]_i_2_n_8 ),
        .COUTB(\offset_fu_90_reg[52]_i_2_n_5 ),
        .COUTD(\offset_fu_90_reg[52]_i_2_n_6 ),
        .COUTF(\offset_fu_90_reg[52]_i_2_n_7 ),
        .COUTH(\offset_fu_90_reg[52]_i_2_n_8 ),
        .CYA(\offset_fu_90_reg[44]_i_1_n_7 ),
        .CYB(\offset_fu_90_reg[45]_i_1_n_7 ),
        .CYC(\offset_fu_90_reg[46]_i_1_n_7 ),
        .CYD(\offset_fu_90_reg[47]_i_1_n_7 ),
        .CYE(\offset_fu_90_reg[48]_i_1_n_7 ),
        .CYF(\offset_fu_90_reg[49]_i_1_n_7 ),
        .CYG(\offset_fu_90_reg[50]_i_1_n_7 ),
        .CYH(\offset_fu_90_reg[51]_i_1_n_7 ),
        .GEA(\offset_fu_90_reg[44]_i_1_n_5 ),
        .GEB(\offset_fu_90_reg[45]_i_1_n_5 ),
        .GEC(\offset_fu_90_reg[46]_i_1_n_5 ),
        .GED(\offset_fu_90_reg[47]_i_1_n_5 ),
        .GEE(\offset_fu_90_reg[48]_i_1_n_5 ),
        .GEF(\offset_fu_90_reg[49]_i_1_n_5 ),
        .GEG(\offset_fu_90_reg[50]_i_1_n_5 ),
        .GEH(\offset_fu_90_reg[51]_i_1_n_5 ),
        .PROPA(\offset_fu_90_reg[44]_i_1_n_8 ),
        .PROPB(\offset_fu_90_reg[45]_i_1_n_8 ),
        .PROPC(\offset_fu_90_reg[46]_i_1_n_8 ),
        .PROPD(\offset_fu_90_reg[47]_i_1_n_8 ),
        .PROPE(\offset_fu_90_reg[48]_i_1_n_8 ),
        .PROPF(\offset_fu_90_reg[49]_i_1_n_8 ),
        .PROPG(\offset_fu_90_reg[50]_i_1_n_8 ),
        .PROPH(\offset_fu_90_reg[51]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \offset_fu_90_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln69_1_fu_292_p2[53]),
        .Q(shl_ln77_fu_233_p2[56]),
        .R(write_memory_U0_out_r_read));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \offset_fu_90_reg[53]_i_1 
       (.GE(\offset_fu_90_reg[53]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(shl_ln69_fu_272_p2[56]),
        .I4(\offset_fu_90_reg[52]_i_1_n_7 ),
        .O51(add_ln69_1_fu_292_p2[53]),
        .O52(\offset_fu_90_reg[53]_i_1_n_7 ),
        .PROP(\offset_fu_90_reg[53]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \offset_fu_90_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln69_1_fu_292_p2[54]),
        .Q(shl_ln77_fu_233_p2[57]),
        .R(write_memory_U0_out_r_read));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \offset_fu_90_reg[54]_i_1 
       (.GE(\offset_fu_90_reg[54]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(shl_ln69_fu_272_p2[57]),
        .I4(\offset_fu_90_reg[60]_i_2_n_5 ),
        .O51(add_ln69_1_fu_292_p2[54]),
        .O52(\offset_fu_90_reg[54]_i_1_n_7 ),
        .PROP(\offset_fu_90_reg[54]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \offset_fu_90_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln69_1_fu_292_p2[55]),
        .Q(shl_ln77_fu_233_p2[58]),
        .R(write_memory_U0_out_r_read));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \offset_fu_90_reg[55]_i_1 
       (.GE(\offset_fu_90_reg[55]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(shl_ln69_fu_272_p2[58]),
        .I4(\offset_fu_90_reg[54]_i_1_n_7 ),
        .O51(add_ln69_1_fu_292_p2[55]),
        .O52(\offset_fu_90_reg[55]_i_1_n_7 ),
        .PROP(\offset_fu_90_reg[55]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \offset_fu_90_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln69_1_fu_292_p2[56]),
        .Q(shl_ln77_fu_233_p2[59]),
        .R(write_memory_U0_out_r_read));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \offset_fu_90_reg[56]_i_1 
       (.GE(\offset_fu_90_reg[56]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(shl_ln69_fu_272_p2[59]),
        .I4(\offset_fu_90_reg[60]_i_2_n_6 ),
        .O51(add_ln69_1_fu_292_p2[56]),
        .O52(\offset_fu_90_reg[56]_i_1_n_7 ),
        .PROP(\offset_fu_90_reg[56]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \offset_fu_90_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln69_1_fu_292_p2[57]),
        .Q(shl_ln77_fu_233_p2[60]),
        .R(write_memory_U0_out_r_read));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \offset_fu_90_reg[57]_i_1 
       (.GE(\offset_fu_90_reg[57]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(shl_ln69_fu_272_p2[60]),
        .I4(\offset_fu_90_reg[56]_i_1_n_7 ),
        .O51(add_ln69_1_fu_292_p2[57]),
        .O52(\offset_fu_90_reg[57]_i_1_n_7 ),
        .PROP(\offset_fu_90_reg[57]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \offset_fu_90_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln69_1_fu_292_p2[58]),
        .Q(shl_ln77_fu_233_p2[61]),
        .R(write_memory_U0_out_r_read));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \offset_fu_90_reg[58]_i_1 
       (.GE(\offset_fu_90_reg[58]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(shl_ln69_fu_272_p2[61]),
        .I4(\offset_fu_90_reg[60]_i_2_n_7 ),
        .O51(add_ln69_1_fu_292_p2[58]),
        .O52(\offset_fu_90_reg[58]_i_1_n_7 ),
        .PROP(\offset_fu_90_reg[58]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \offset_fu_90_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln69_1_fu_292_p2[59]),
        .Q(shl_ln77_fu_233_p2[62]),
        .R(write_memory_U0_out_r_read));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \offset_fu_90_reg[59]_i_1 
       (.GE(\offset_fu_90_reg[59]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(shl_ln69_fu_272_p2[62]),
        .I4(\offset_fu_90_reg[58]_i_1_n_7 ),
        .O51(add_ln69_1_fu_292_p2[59]),
        .O52(\offset_fu_90_reg[59]_i_1_n_7 ),
        .PROP(\offset_fu_90_reg[59]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \offset_fu_90_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln69_1_fu_292_p2[5]),
        .Q(shl_ln77_fu_233_p2[8]),
        .R(write_memory_U0_out_r_read));
  LUT6CY #(
    .INIT(64'hFFFFFF00FF0000FF)) 
    \offset_fu_90_reg[5]_i_1 
       (.GE(\offset_fu_90_reg[5]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(shl_ln69_fu_272_p2[8]),
        .I4(\offset_fu_90_reg[4]_i_1_n_7 ),
        .O51(add_ln69_1_fu_292_p2[5]),
        .O52(\offset_fu_90_reg[5]_i_1_n_7 ),
        .PROP(\offset_fu_90_reg[5]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \offset_fu_90_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln69_1_fu_292_p2[60]),
        .Q(shl_ln77_fu_233_p2[63]),
        .R(write_memory_U0_out_r_read));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \offset_fu_90_reg[60]_i_1 
       (.GE(\offset_fu_90_reg[60]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(shl_ln69_fu_272_p2[63]),
        .I4(\offset_fu_90_reg[60]_i_2_n_8 ),
        .O51(add_ln69_1_fu_292_p2[60]),
        .O52(\offset_fu_90_reg[60]_i_1_n_7 ),
        .PROP(\offset_fu_90_reg[60]_i_1_n_8 ));
  LOOKAHEAD8 #(
    .LOOKB("TRUE"),
    .LOOKD("TRUE"),
    .LOOKF("TRUE"),
    .LOOKH("TRUE")) 
    \offset_fu_90_reg[60]_i_2 
       (.CIN(\offset_fu_90_reg[52]_i_2_n_8 ),
        .COUTB(\offset_fu_90_reg[60]_i_2_n_5 ),
        .COUTD(\offset_fu_90_reg[60]_i_2_n_6 ),
        .COUTF(\offset_fu_90_reg[60]_i_2_n_7 ),
        .COUTH(\offset_fu_90_reg[60]_i_2_n_8 ),
        .CYA(\offset_fu_90_reg[52]_i_1_n_7 ),
        .CYB(\offset_fu_90_reg[53]_i_1_n_7 ),
        .CYC(\offset_fu_90_reg[54]_i_1_n_7 ),
        .CYD(\offset_fu_90_reg[55]_i_1_n_7 ),
        .CYE(\offset_fu_90_reg[56]_i_1_n_7 ),
        .CYF(\offset_fu_90_reg[57]_i_1_n_7 ),
        .CYG(\offset_fu_90_reg[58]_i_1_n_7 ),
        .CYH(\offset_fu_90_reg[59]_i_1_n_7 ),
        .GEA(\offset_fu_90_reg[52]_i_1_n_5 ),
        .GEB(\offset_fu_90_reg[53]_i_1_n_5 ),
        .GEC(\offset_fu_90_reg[54]_i_1_n_5 ),
        .GED(\offset_fu_90_reg[55]_i_1_n_5 ),
        .GEE(\offset_fu_90_reg[56]_i_1_n_5 ),
        .GEF(\offset_fu_90_reg[57]_i_1_n_5 ),
        .GEG(\offset_fu_90_reg[58]_i_1_n_5 ),
        .GEH(\offset_fu_90_reg[59]_i_1_n_5 ),
        .PROPA(\offset_fu_90_reg[52]_i_1_n_8 ),
        .PROPB(\offset_fu_90_reg[53]_i_1_n_8 ),
        .PROPC(\offset_fu_90_reg[54]_i_1_n_8 ),
        .PROPD(\offset_fu_90_reg[55]_i_1_n_8 ),
        .PROPE(\offset_fu_90_reg[56]_i_1_n_8 ),
        .PROPF(\offset_fu_90_reg[57]_i_1_n_8 ),
        .PROPG(\offset_fu_90_reg[58]_i_1_n_8 ),
        .PROPH(\offset_fu_90_reg[59]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \offset_fu_90_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln69_1_fu_292_p2[61]),
        .Q(\offset_fu_90_reg_n_5_[61] ),
        .R(write_memory_U0_out_r_read));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \offset_fu_90_reg[61]_i_1 
       (.GE(\offset_fu_90_reg[61]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\offset_1_reg_391_reg_n_5_[61] ),
        .I4(\offset_fu_90_reg[60]_i_1_n_7 ),
        .O51(add_ln69_1_fu_292_p2[61]),
        .O52(\offset_fu_90_reg[61]_i_1_n_7 ),
        .PROP(\offset_fu_90_reg[61]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \offset_fu_90_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln69_1_fu_292_p2[62]),
        .Q(\offset_fu_90_reg_n_5_[62] ),
        .R(write_memory_U0_out_r_read));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \offset_fu_90_reg[62]_i_1 
       (.GE(\offset_fu_90_reg[62]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\offset_1_reg_391_reg_n_5_[62] ),
        .I4(\offset_fu_90_reg[62]_i_2_n_5 ),
        .O51(add_ln69_1_fu_292_p2[62]),
        .O52(\offset_fu_90_reg[62]_i_1_n_7 ),
        .PROP(\offset_fu_90_reg[62]_i_1_n_8 ));
  (* KEEP = "yes" *) 
  LOOKAHEAD8 #(
    .LOOKB("TRUE"),
    .LOOKD("TRUE"),
    .LOOKF("FALSE"),
    .LOOKH("FALSE")) 
    \offset_fu_90_reg[62]_i_2 
       (.CIN(\offset_fu_90_reg[60]_i_2_n_8 ),
        .COUTB(\offset_fu_90_reg[62]_i_2_n_5 ),
        .COUTD(\offset_fu_90_reg[62]_i_2_n_6 ),
        .COUTF(\NLW_offset_fu_90_reg[62]_i_2_COUTF_UNCONNECTED ),
        .COUTH(\NLW_offset_fu_90_reg[62]_i_2_COUTH_UNCONNECTED ),
        .CYA(\offset_fu_90_reg[60]_i_1_n_7 ),
        .CYB(\offset_fu_90_reg[61]_i_1_n_7 ),
        .CYC(\offset_fu_90_reg[62]_i_1_n_7 ),
        .CYD(\offset_fu_90_reg[63]_i_1_n_7 ),
        .CYE(\NLW_offset_fu_90_reg[62]_i_2_CYE_UNCONNECTED ),
        .CYF(\NLW_offset_fu_90_reg[62]_i_2_CYF_UNCONNECTED ),
        .CYG(\NLW_offset_fu_90_reg[62]_i_2_CYG_UNCONNECTED ),
        .CYH(\NLW_offset_fu_90_reg[62]_i_2_CYH_UNCONNECTED ),
        .GEA(\offset_fu_90_reg[60]_i_1_n_5 ),
        .GEB(\offset_fu_90_reg[61]_i_1_n_5 ),
        .GEC(\offset_fu_90_reg[62]_i_1_n_5 ),
        .GED(\offset_fu_90_reg[63]_i_1_n_5 ),
        .GEE(\NLW_offset_fu_90_reg[62]_i_2_GEE_UNCONNECTED ),
        .GEF(\NLW_offset_fu_90_reg[62]_i_2_GEF_UNCONNECTED ),
        .GEG(\NLW_offset_fu_90_reg[62]_i_2_GEG_UNCONNECTED ),
        .GEH(\NLW_offset_fu_90_reg[62]_i_2_GEH_UNCONNECTED ),
        .PROPA(\offset_fu_90_reg[60]_i_1_n_8 ),
        .PROPB(\offset_fu_90_reg[61]_i_1_n_8 ),
        .PROPC(\offset_fu_90_reg[62]_i_1_n_8 ),
        .PROPD(\offset_fu_90_reg[63]_i_1_n_8 ),
        .PROPE(\NLW_offset_fu_90_reg[62]_i_2_PROPE_UNCONNECTED ),
        .PROPF(\NLW_offset_fu_90_reg[62]_i_2_PROPF_UNCONNECTED ),
        .PROPG(\NLW_offset_fu_90_reg[62]_i_2_PROPG_UNCONNECTED ),
        .PROPH(\NLW_offset_fu_90_reg[62]_i_2_PROPH_UNCONNECTED ));
  FDRE #(
    .INIT(1'b0)) 
    \offset_fu_90_reg[63] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln69_1_fu_292_p2[63]),
        .Q(\offset_fu_90_reg_n_5_[63] ),
        .R(write_memory_U0_out_r_read));
  LUT6CY #(
    .INIT(64'hFF00FF0000FFFF00)) 
    \offset_fu_90_reg[63]_i_1 
       (.GE(\offset_fu_90_reg[63]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\offset_1_reg_391_reg_n_5_[63] ),
        .I4(\offset_fu_90_reg[62]_i_1_n_7 ),
        .O51(add_ln69_1_fu_292_p2[63]),
        .O52(\offset_fu_90_reg[63]_i_1_n_7 ),
        .PROP(\offset_fu_90_reg[63]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \offset_fu_90_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln69_1_fu_292_p2[6]),
        .Q(shl_ln77_fu_233_p2[9]),
        .R(write_memory_U0_out_r_read));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \offset_fu_90_reg[6]_i_1 
       (.GE(\offset_fu_90_reg[6]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(shl_ln69_fu_272_p2[9]),
        .I4(\offset_fu_90_reg[12]_i_2_n_5 ),
        .O51(add_ln69_1_fu_292_p2[6]),
        .O52(\offset_fu_90_reg[6]_i_1_n_7 ),
        .PROP(\offset_fu_90_reg[6]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \offset_fu_90_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln69_1_fu_292_p2[7]),
        .Q(shl_ln77_fu_233_p2[10]),
        .R(write_memory_U0_out_r_read));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \offset_fu_90_reg[7]_i_1 
       (.GE(\offset_fu_90_reg[7]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(shl_ln69_fu_272_p2[10]),
        .I4(\offset_fu_90_reg[6]_i_1_n_7 ),
        .O51(add_ln69_1_fu_292_p2[7]),
        .O52(\offset_fu_90_reg[7]_i_1_n_7 ),
        .PROP(\offset_fu_90_reg[7]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \offset_fu_90_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln69_1_fu_292_p2[8]),
        .Q(shl_ln77_fu_233_p2[11]),
        .R(write_memory_U0_out_r_read));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \offset_fu_90_reg[8]_i_1 
       (.GE(\offset_fu_90_reg[8]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(shl_ln69_fu_272_p2[11]),
        .I4(\offset_fu_90_reg[12]_i_2_n_6 ),
        .O51(add_ln69_1_fu_292_p2[8]),
        .O52(\offset_fu_90_reg[8]_i_1_n_7 ),
        .PROP(\offset_fu_90_reg[8]_i_1_n_8 ));
  FDRE #(
    .INIT(1'b0)) 
    \offset_fu_90_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln69_1_fu_292_p2[9]),
        .Q(shl_ln77_fu_233_p2[12]),
        .R(write_memory_U0_out_r_read));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \offset_fu_90_reg[9]_i_1 
       (.GE(\offset_fu_90_reg[9]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(shl_ln69_fu_272_p2[12]),
        .I4(\offset_fu_90_reg[8]_i_1_n_7 ),
        .O51(add_ln69_1_fu_292_p2[9]),
        .O52(\offset_fu_90_reg[9]_i_1_n_7 ),
        .PROP(\offset_fu_90_reg[9]_i_1_n_8 ));
  FDRE \out_reg_371_reg[10] 
       (.C(ap_clk),
        .CE(write_memory_U0_out_r_read),
        .D(\out_reg_371_reg[63]_0 [8]),
        .Q(out_reg_371[10]),
        .R(1'b0));
  FDRE \out_reg_371_reg[11] 
       (.C(ap_clk),
        .CE(write_memory_U0_out_r_read),
        .D(\out_reg_371_reg[63]_0 [9]),
        .Q(out_reg_371[11]),
        .R(1'b0));
  FDRE \out_reg_371_reg[12] 
       (.C(ap_clk),
        .CE(write_memory_U0_out_r_read),
        .D(\out_reg_371_reg[63]_0 [10]),
        .Q(out_reg_371[12]),
        .R(1'b0));
  FDRE \out_reg_371_reg[13] 
       (.C(ap_clk),
        .CE(write_memory_U0_out_r_read),
        .D(\out_reg_371_reg[63]_0 [11]),
        .Q(out_reg_371[13]),
        .R(1'b0));
  FDRE \out_reg_371_reg[14] 
       (.C(ap_clk),
        .CE(write_memory_U0_out_r_read),
        .D(\out_reg_371_reg[63]_0 [12]),
        .Q(out_reg_371[14]),
        .R(1'b0));
  FDRE \out_reg_371_reg[15] 
       (.C(ap_clk),
        .CE(write_memory_U0_out_r_read),
        .D(\out_reg_371_reg[63]_0 [13]),
        .Q(out_reg_371[15]),
        .R(1'b0));
  FDRE \out_reg_371_reg[16] 
       (.C(ap_clk),
        .CE(write_memory_U0_out_r_read),
        .D(\out_reg_371_reg[63]_0 [14]),
        .Q(out_reg_371[16]),
        .R(1'b0));
  FDRE \out_reg_371_reg[17] 
       (.C(ap_clk),
        .CE(write_memory_U0_out_r_read),
        .D(\out_reg_371_reg[63]_0 [15]),
        .Q(out_reg_371[17]),
        .R(1'b0));
  FDRE \out_reg_371_reg[18] 
       (.C(ap_clk),
        .CE(write_memory_U0_out_r_read),
        .D(\out_reg_371_reg[63]_0 [16]),
        .Q(out_reg_371[18]),
        .R(1'b0));
  FDRE \out_reg_371_reg[19] 
       (.C(ap_clk),
        .CE(write_memory_U0_out_r_read),
        .D(\out_reg_371_reg[63]_0 [17]),
        .Q(out_reg_371[19]),
        .R(1'b0));
  FDRE \out_reg_371_reg[20] 
       (.C(ap_clk),
        .CE(write_memory_U0_out_r_read),
        .D(\out_reg_371_reg[63]_0 [18]),
        .Q(out_reg_371[20]),
        .R(1'b0));
  FDRE \out_reg_371_reg[21] 
       (.C(ap_clk),
        .CE(write_memory_U0_out_r_read),
        .D(\out_reg_371_reg[63]_0 [19]),
        .Q(out_reg_371[21]),
        .R(1'b0));
  FDRE \out_reg_371_reg[22] 
       (.C(ap_clk),
        .CE(write_memory_U0_out_r_read),
        .D(\out_reg_371_reg[63]_0 [20]),
        .Q(out_reg_371[22]),
        .R(1'b0));
  FDRE \out_reg_371_reg[23] 
       (.C(ap_clk),
        .CE(write_memory_U0_out_r_read),
        .D(\out_reg_371_reg[63]_0 [21]),
        .Q(out_reg_371[23]),
        .R(1'b0));
  FDRE \out_reg_371_reg[24] 
       (.C(ap_clk),
        .CE(write_memory_U0_out_r_read),
        .D(\out_reg_371_reg[63]_0 [22]),
        .Q(out_reg_371[24]),
        .R(1'b0));
  FDRE \out_reg_371_reg[25] 
       (.C(ap_clk),
        .CE(write_memory_U0_out_r_read),
        .D(\out_reg_371_reg[63]_0 [23]),
        .Q(out_reg_371[25]),
        .R(1'b0));
  FDRE \out_reg_371_reg[26] 
       (.C(ap_clk),
        .CE(write_memory_U0_out_r_read),
        .D(\out_reg_371_reg[63]_0 [24]),
        .Q(out_reg_371[26]),
        .R(1'b0));
  FDRE \out_reg_371_reg[27] 
       (.C(ap_clk),
        .CE(write_memory_U0_out_r_read),
        .D(\out_reg_371_reg[63]_0 [25]),
        .Q(out_reg_371[27]),
        .R(1'b0));
  FDRE \out_reg_371_reg[28] 
       (.C(ap_clk),
        .CE(write_memory_U0_out_r_read),
        .D(\out_reg_371_reg[63]_0 [26]),
        .Q(out_reg_371[28]),
        .R(1'b0));
  FDRE \out_reg_371_reg[29] 
       (.C(ap_clk),
        .CE(write_memory_U0_out_r_read),
        .D(\out_reg_371_reg[63]_0 [27]),
        .Q(out_reg_371[29]),
        .R(1'b0));
  FDRE \out_reg_371_reg[2] 
       (.C(ap_clk),
        .CE(write_memory_U0_out_r_read),
        .D(\out_reg_371_reg[63]_0 [0]),
        .Q(out_reg_371[2]),
        .R(1'b0));
  FDRE \out_reg_371_reg[30] 
       (.C(ap_clk),
        .CE(write_memory_U0_out_r_read),
        .D(\out_reg_371_reg[63]_0 [28]),
        .Q(out_reg_371[30]),
        .R(1'b0));
  FDRE \out_reg_371_reg[31] 
       (.C(ap_clk),
        .CE(write_memory_U0_out_r_read),
        .D(\out_reg_371_reg[63]_0 [29]),
        .Q(out_reg_371[31]),
        .R(1'b0));
  FDRE \out_reg_371_reg[32] 
       (.C(ap_clk),
        .CE(write_memory_U0_out_r_read),
        .D(\out_reg_371_reg[63]_0 [30]),
        .Q(out_reg_371[32]),
        .R(1'b0));
  FDRE \out_reg_371_reg[33] 
       (.C(ap_clk),
        .CE(write_memory_U0_out_r_read),
        .D(\out_reg_371_reg[63]_0 [31]),
        .Q(out_reg_371[33]),
        .R(1'b0));
  FDRE \out_reg_371_reg[34] 
       (.C(ap_clk),
        .CE(write_memory_U0_out_r_read),
        .D(\out_reg_371_reg[63]_0 [32]),
        .Q(out_reg_371[34]),
        .R(1'b0));
  FDRE \out_reg_371_reg[35] 
       (.C(ap_clk),
        .CE(write_memory_U0_out_r_read),
        .D(\out_reg_371_reg[63]_0 [33]),
        .Q(out_reg_371[35]),
        .R(1'b0));
  FDRE \out_reg_371_reg[36] 
       (.C(ap_clk),
        .CE(write_memory_U0_out_r_read),
        .D(\out_reg_371_reg[63]_0 [34]),
        .Q(out_reg_371[36]),
        .R(1'b0));
  FDRE \out_reg_371_reg[37] 
       (.C(ap_clk),
        .CE(write_memory_U0_out_r_read),
        .D(\out_reg_371_reg[63]_0 [35]),
        .Q(out_reg_371[37]),
        .R(1'b0));
  FDRE \out_reg_371_reg[38] 
       (.C(ap_clk),
        .CE(write_memory_U0_out_r_read),
        .D(\out_reg_371_reg[63]_0 [36]),
        .Q(out_reg_371[38]),
        .R(1'b0));
  FDRE \out_reg_371_reg[39] 
       (.C(ap_clk),
        .CE(write_memory_U0_out_r_read),
        .D(\out_reg_371_reg[63]_0 [37]),
        .Q(out_reg_371[39]),
        .R(1'b0));
  FDRE \out_reg_371_reg[3] 
       (.C(ap_clk),
        .CE(write_memory_U0_out_r_read),
        .D(\out_reg_371_reg[63]_0 [1]),
        .Q(out_reg_371[3]),
        .R(1'b0));
  FDRE \out_reg_371_reg[40] 
       (.C(ap_clk),
        .CE(write_memory_U0_out_r_read),
        .D(\out_reg_371_reg[63]_0 [38]),
        .Q(out_reg_371[40]),
        .R(1'b0));
  FDRE \out_reg_371_reg[41] 
       (.C(ap_clk),
        .CE(write_memory_U0_out_r_read),
        .D(\out_reg_371_reg[63]_0 [39]),
        .Q(out_reg_371[41]),
        .R(1'b0));
  FDRE \out_reg_371_reg[42] 
       (.C(ap_clk),
        .CE(write_memory_U0_out_r_read),
        .D(\out_reg_371_reg[63]_0 [40]),
        .Q(out_reg_371[42]),
        .R(1'b0));
  FDRE \out_reg_371_reg[43] 
       (.C(ap_clk),
        .CE(write_memory_U0_out_r_read),
        .D(\out_reg_371_reg[63]_0 [41]),
        .Q(out_reg_371[43]),
        .R(1'b0));
  FDRE \out_reg_371_reg[44] 
       (.C(ap_clk),
        .CE(write_memory_U0_out_r_read),
        .D(\out_reg_371_reg[63]_0 [42]),
        .Q(out_reg_371[44]),
        .R(1'b0));
  FDRE \out_reg_371_reg[45] 
       (.C(ap_clk),
        .CE(write_memory_U0_out_r_read),
        .D(\out_reg_371_reg[63]_0 [43]),
        .Q(out_reg_371[45]),
        .R(1'b0));
  FDRE \out_reg_371_reg[46] 
       (.C(ap_clk),
        .CE(write_memory_U0_out_r_read),
        .D(\out_reg_371_reg[63]_0 [44]),
        .Q(out_reg_371[46]),
        .R(1'b0));
  FDRE \out_reg_371_reg[47] 
       (.C(ap_clk),
        .CE(write_memory_U0_out_r_read),
        .D(\out_reg_371_reg[63]_0 [45]),
        .Q(out_reg_371[47]),
        .R(1'b0));
  FDRE \out_reg_371_reg[48] 
       (.C(ap_clk),
        .CE(write_memory_U0_out_r_read),
        .D(\out_reg_371_reg[63]_0 [46]),
        .Q(out_reg_371[48]),
        .R(1'b0));
  FDRE \out_reg_371_reg[49] 
       (.C(ap_clk),
        .CE(write_memory_U0_out_r_read),
        .D(\out_reg_371_reg[63]_0 [47]),
        .Q(out_reg_371[49]),
        .R(1'b0));
  FDRE \out_reg_371_reg[4] 
       (.C(ap_clk),
        .CE(write_memory_U0_out_r_read),
        .D(\out_reg_371_reg[63]_0 [2]),
        .Q(out_reg_371[4]),
        .R(1'b0));
  FDRE \out_reg_371_reg[50] 
       (.C(ap_clk),
        .CE(write_memory_U0_out_r_read),
        .D(\out_reg_371_reg[63]_0 [48]),
        .Q(out_reg_371[50]),
        .R(1'b0));
  FDRE \out_reg_371_reg[51] 
       (.C(ap_clk),
        .CE(write_memory_U0_out_r_read),
        .D(\out_reg_371_reg[63]_0 [49]),
        .Q(out_reg_371[51]),
        .R(1'b0));
  FDRE \out_reg_371_reg[52] 
       (.C(ap_clk),
        .CE(write_memory_U0_out_r_read),
        .D(\out_reg_371_reg[63]_0 [50]),
        .Q(out_reg_371[52]),
        .R(1'b0));
  FDRE \out_reg_371_reg[53] 
       (.C(ap_clk),
        .CE(write_memory_U0_out_r_read),
        .D(\out_reg_371_reg[63]_0 [51]),
        .Q(out_reg_371[53]),
        .R(1'b0));
  FDRE \out_reg_371_reg[54] 
       (.C(ap_clk),
        .CE(write_memory_U0_out_r_read),
        .D(\out_reg_371_reg[63]_0 [52]),
        .Q(out_reg_371[54]),
        .R(1'b0));
  FDRE \out_reg_371_reg[55] 
       (.C(ap_clk),
        .CE(write_memory_U0_out_r_read),
        .D(\out_reg_371_reg[63]_0 [53]),
        .Q(out_reg_371[55]),
        .R(1'b0));
  FDRE \out_reg_371_reg[56] 
       (.C(ap_clk),
        .CE(write_memory_U0_out_r_read),
        .D(\out_reg_371_reg[63]_0 [54]),
        .Q(out_reg_371[56]),
        .R(1'b0));
  FDRE \out_reg_371_reg[57] 
       (.C(ap_clk),
        .CE(write_memory_U0_out_r_read),
        .D(\out_reg_371_reg[63]_0 [55]),
        .Q(out_reg_371[57]),
        .R(1'b0));
  FDRE \out_reg_371_reg[58] 
       (.C(ap_clk),
        .CE(write_memory_U0_out_r_read),
        .D(\out_reg_371_reg[63]_0 [56]),
        .Q(out_reg_371[58]),
        .R(1'b0));
  FDRE \out_reg_371_reg[59] 
       (.C(ap_clk),
        .CE(write_memory_U0_out_r_read),
        .D(\out_reg_371_reg[63]_0 [57]),
        .Q(out_reg_371[59]),
        .R(1'b0));
  FDRE \out_reg_371_reg[5] 
       (.C(ap_clk),
        .CE(write_memory_U0_out_r_read),
        .D(\out_reg_371_reg[63]_0 [3]),
        .Q(out_reg_371[5]),
        .R(1'b0));
  FDRE \out_reg_371_reg[60] 
       (.C(ap_clk),
        .CE(write_memory_U0_out_r_read),
        .D(\out_reg_371_reg[63]_0 [58]),
        .Q(out_reg_371[60]),
        .R(1'b0));
  FDRE \out_reg_371_reg[61] 
       (.C(ap_clk),
        .CE(write_memory_U0_out_r_read),
        .D(\out_reg_371_reg[63]_0 [59]),
        .Q(out_reg_371[61]),
        .R(1'b0));
  FDRE \out_reg_371_reg[62] 
       (.C(ap_clk),
        .CE(write_memory_U0_out_r_read),
        .D(\out_reg_371_reg[63]_0 [60]),
        .Q(out_reg_371[62]),
        .R(1'b0));
  FDRE \out_reg_371_reg[63] 
       (.C(ap_clk),
        .CE(write_memory_U0_out_r_read),
        .D(\out_reg_371_reg[63]_0 [61]),
        .Q(out_reg_371[63]),
        .R(1'b0));
  FDRE \out_reg_371_reg[6] 
       (.C(ap_clk),
        .CE(write_memory_U0_out_r_read),
        .D(\out_reg_371_reg[63]_0 [4]),
        .Q(out_reg_371[6]),
        .R(1'b0));
  FDRE \out_reg_371_reg[7] 
       (.C(ap_clk),
        .CE(write_memory_U0_out_r_read),
        .D(\out_reg_371_reg[63]_0 [5]),
        .Q(out_reg_371[7]),
        .R(1'b0));
  FDRE \out_reg_371_reg[8] 
       (.C(ap_clk),
        .CE(write_memory_U0_out_r_read),
        .D(\out_reg_371_reg[63]_0 [6]),
        .Q(out_reg_371[8]),
        .R(1'b0));
  FDRE \out_reg_371_reg[9] 
       (.C(ap_clk),
        .CE(write_memory_U0_out_r_read),
        .D(\out_reg_371_reg[63]_0 [7]),
        .Q(out_reg_371[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFACFCA)) 
    \select_ln60_reg_377[4]_i_10 
       (.I0(\select_ln60_reg_377[4]_i_15_1 [43]),
        .I1(\select_ln60_reg_377[4]_i_15_0 [43]),
        .I2(\select_ln60_reg_377_reg[0]_0 ),
        .I3(\select_ln60_reg_377[4]_i_15_1 [42]),
        .I4(\select_ln60_reg_377[4]_i_15_0 [42]),
        .O(\select_ln60_reg_377[4]_i_10_n_5 ));
  LUT5 #(
    .INIT(32'hFFFACFCA)) 
    \select_ln60_reg_377[4]_i_11 
       (.I0(\select_ln60_reg_377[4]_i_15_1 [33]),
        .I1(\select_ln60_reg_377[4]_i_15_0 [33]),
        .I2(\select_ln60_reg_377_reg[0]_0 ),
        .I3(\select_ln60_reg_377[4]_i_15_1 [32]),
        .I4(\select_ln60_reg_377[4]_i_15_0 [32]),
        .O(\select_ln60_reg_377[4]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFAFFCAC)) 
    \select_ln60_reg_377[4]_i_12 
       (.I0(\select_ln60_reg_377[4]_i_15_0 [38]),
        .I1(\select_ln60_reg_377[4]_i_15_1 [38]),
        .I2(\select_ln60_reg_377_reg[0]_0 ),
        .I3(\select_ln60_reg_377[4]_i_15_0 [39]),
        .I4(\select_ln60_reg_377[4]_i_15_1 [39]),
        .I5(\select_ln60_reg_377[4]_i_26_n_5 ),
        .O(\select_ln60_reg_377[4]_i_12_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFAFFCAC)) 
    \select_ln60_reg_377[4]_i_13 
       (.I0(\select_ln60_reg_377[4]_i_15_0 [52]),
        .I1(\select_ln60_reg_377[4]_i_15_1 [52]),
        .I2(\select_ln60_reg_377_reg[0]_0 ),
        .I3(\select_ln60_reg_377[4]_i_15_0 [53]),
        .I4(\select_ln60_reg_377[4]_i_15_1 [53]),
        .I5(\select_ln60_reg_377[4]_i_27_n_5 ),
        .O(\select_ln60_reg_377[4]_i_13_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFAFFCAC)) 
    \select_ln60_reg_377[4]_i_14 
       (.I0(\select_ln60_reg_377[4]_i_15_0 [48]),
        .I1(\select_ln60_reg_377[4]_i_15_1 [48]),
        .I2(\select_ln60_reg_377_reg[0]_0 ),
        .I3(\select_ln60_reg_377[4]_i_15_0 [49]),
        .I4(\select_ln60_reg_377[4]_i_15_1 [49]),
        .I5(\select_ln60_reg_377[4]_i_28_n_5 ),
        .O(\select_ln60_reg_377[4]_i_14_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFAFFCAC)) 
    \select_ln60_reg_377[4]_i_15 
       (.I0(\select_ln60_reg_377[4]_i_15_0 [60]),
        .I1(\select_ln60_reg_377[4]_i_15_1 [60]),
        .I2(\select_ln60_reg_377_reg[0]_0 ),
        .I3(\select_ln60_reg_377[4]_i_15_0 [61]),
        .I4(\select_ln60_reg_377[4]_i_15_1 [61]),
        .I5(\select_ln60_reg_377[4]_i_29_n_5 ),
        .O(\select_ln60_reg_377[4]_i_15_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFAFFCAC)) 
    \select_ln60_reg_377[4]_i_16 
       (.I0(\select_ln60_reg_377[4]_i_15_0 [56]),
        .I1(\select_ln60_reg_377[4]_i_15_1 [56]),
        .I2(\select_ln60_reg_377_reg[0]_0 ),
        .I3(\select_ln60_reg_377[4]_i_15_0 [57]),
        .I4(\select_ln60_reg_377[4]_i_15_1 [57]),
        .I5(\select_ln60_reg_377[4]_i_30_n_5 ),
        .O(\select_ln60_reg_377[4]_i_16_n_5 ));
  LUT5 #(
    .INIT(32'hFFFACFCA)) 
    \select_ln60_reg_377[4]_i_17 
       (.I0(\select_ln60_reg_377[4]_i_15_1 [47]),
        .I1(\select_ln60_reg_377[4]_i_15_0 [47]),
        .I2(\select_ln60_reg_377_reg[0]_0 ),
        .I3(\select_ln60_reg_377[4]_i_15_1 [46]),
        .I4(\select_ln60_reg_377[4]_i_15_0 [46]),
        .O(\select_ln60_reg_377[4]_i_17_n_5 ));
  LUT6 #(
    .INIT(64'h0050035300000000)) 
    \select_ln60_reg_377[4]_i_18 
       (.I0(\select_ln60_reg_377[4]_i_15_0 [7]),
        .I1(\select_ln60_reg_377[4]_i_15_1 [7]),
        .I2(\select_ln60_reg_377_reg[0]_0 ),
        .I3(\select_ln60_reg_377[4]_i_15_0 [6]),
        .I4(\select_ln60_reg_377[4]_i_15_1 [6]),
        .I5(\select_ln60_reg_377[4]_i_31_n_5 ),
        .O(\select_ln60_reg_377[4]_i_18_n_5 ));
  LUT6 #(
    .INIT(64'h0050035300000000)) 
    \select_ln60_reg_377[4]_i_19 
       (.I0(\select_ln60_reg_377[4]_i_15_0 [1]),
        .I1(\select_ln60_reg_377[4]_i_15_1 [1]),
        .I2(\select_ln60_reg_377_reg[0]_0 ),
        .I3(\select_ln60_reg_377[4]_i_15_0 [0]),
        .I4(\select_ln60_reg_377[4]_i_15_1 [0]),
        .I5(\select_ln60_reg_377[4]_i_32_n_5 ),
        .O(\select_ln60_reg_377[4]_i_19_n_5 ));
  LUT6 #(
    .INIT(64'h0050035300000000)) 
    \select_ln60_reg_377[4]_i_20 
       (.I0(\select_ln60_reg_377[4]_i_15_0 [11]),
        .I1(\select_ln60_reg_377[4]_i_15_1 [11]),
        .I2(\select_ln60_reg_377_reg[0]_0 ),
        .I3(\select_ln60_reg_377[4]_i_15_0 [10]),
        .I4(\select_ln60_reg_377[4]_i_15_1 [10]),
        .I5(\select_ln60_reg_377[4]_i_33_n_5 ),
        .O(\select_ln60_reg_377[4]_i_20_n_5 ));
  LUT6 #(
    .INIT(64'h0050035300000000)) 
    \select_ln60_reg_377[4]_i_21 
       (.I0(\select_ln60_reg_377[4]_i_15_0 [15]),
        .I1(\select_ln60_reg_377[4]_i_15_1 [15]),
        .I2(\select_ln60_reg_377_reg[0]_0 ),
        .I3(\select_ln60_reg_377[4]_i_15_0 [14]),
        .I4(\select_ln60_reg_377[4]_i_15_1 [14]),
        .I5(\select_ln60_reg_377[4]_i_34_n_5 ),
        .O(\select_ln60_reg_377[4]_i_21_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFAFFCAC)) 
    \select_ln60_reg_377[4]_i_22 
       (.I0(\select_ln60_reg_377[4]_i_15_0 [20]),
        .I1(\select_ln60_reg_377[4]_i_15_1 [20]),
        .I2(\select_ln60_reg_377_reg[0]_0 ),
        .I3(\select_ln60_reg_377[4]_i_15_0 [21]),
        .I4(\select_ln60_reg_377[4]_i_15_1 [21]),
        .I5(\select_ln60_reg_377[4]_i_35_n_5 ),
        .O(\select_ln60_reg_377[4]_i_22_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFAFFCAC)) 
    \select_ln60_reg_377[4]_i_23 
       (.I0(\select_ln60_reg_377[4]_i_15_0 [16]),
        .I1(\select_ln60_reg_377[4]_i_15_1 [16]),
        .I2(\select_ln60_reg_377_reg[0]_0 ),
        .I3(\select_ln60_reg_377[4]_i_15_0 [17]),
        .I4(\select_ln60_reg_377[4]_i_15_1 [17]),
        .I5(\select_ln60_reg_377[4]_i_36_n_5 ),
        .O(\select_ln60_reg_377[4]_i_23_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFAFFCAC)) 
    \select_ln60_reg_377[4]_i_24 
       (.I0(\select_ln60_reg_377[4]_i_15_0 [28]),
        .I1(\select_ln60_reg_377[4]_i_15_1 [28]),
        .I2(\select_ln60_reg_377_reg[0]_0 ),
        .I3(\select_ln60_reg_377[4]_i_15_0 [29]),
        .I4(\select_ln60_reg_377[4]_i_15_1 [29]),
        .I5(\select_ln60_reg_377[4]_i_37_n_5 ),
        .O(\select_ln60_reg_377[4]_i_24_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFAFFCAC)) 
    \select_ln60_reg_377[4]_i_25 
       (.I0(\select_ln60_reg_377[4]_i_15_0 [24]),
        .I1(\select_ln60_reg_377[4]_i_15_1 [24]),
        .I2(\select_ln60_reg_377_reg[0]_0 ),
        .I3(\select_ln60_reg_377[4]_i_15_0 [25]),
        .I4(\select_ln60_reg_377[4]_i_15_1 [25]),
        .I5(\select_ln60_reg_377[4]_i_38_n_5 ),
        .O(\select_ln60_reg_377[4]_i_25_n_5 ));
  LUT5 #(
    .INIT(32'hFFFACFCA)) 
    \select_ln60_reg_377[4]_i_26 
       (.I0(\select_ln60_reg_377[4]_i_15_1 [41]),
        .I1(\select_ln60_reg_377[4]_i_15_0 [41]),
        .I2(\select_ln60_reg_377_reg[0]_0 ),
        .I3(\select_ln60_reg_377[4]_i_15_1 [40]),
        .I4(\select_ln60_reg_377[4]_i_15_0 [40]),
        .O(\select_ln60_reg_377[4]_i_26_n_5 ));
  LUT5 #(
    .INIT(32'hFFFACFCA)) 
    \select_ln60_reg_377[4]_i_27 
       (.I0(\select_ln60_reg_377[4]_i_15_1 [55]),
        .I1(\select_ln60_reg_377[4]_i_15_0 [55]),
        .I2(\select_ln60_reg_377_reg[0]_0 ),
        .I3(\select_ln60_reg_377[4]_i_15_1 [54]),
        .I4(\select_ln60_reg_377[4]_i_15_0 [54]),
        .O(\select_ln60_reg_377[4]_i_27_n_5 ));
  LUT5 #(
    .INIT(32'hFFFACFCA)) 
    \select_ln60_reg_377[4]_i_28 
       (.I0(\select_ln60_reg_377[4]_i_15_1 [51]),
        .I1(\select_ln60_reg_377[4]_i_15_0 [51]),
        .I2(\select_ln60_reg_377_reg[0]_0 ),
        .I3(\select_ln60_reg_377[4]_i_15_1 [50]),
        .I4(\select_ln60_reg_377[4]_i_15_0 [50]),
        .O(\select_ln60_reg_377[4]_i_28_n_5 ));
  LUT5 #(
    .INIT(32'hFFFACFCA)) 
    \select_ln60_reg_377[4]_i_29 
       (.I0(\select_ln60_reg_377[4]_i_15_1 [62]),
        .I1(\select_ln60_reg_377[4]_i_15_0 [62]),
        .I2(\select_ln60_reg_377_reg[0]_0 ),
        .I3(\select_ln60_reg_377[4]_i_15_1 [63]),
        .I4(\select_ln60_reg_377[4]_i_15_0 [63]),
        .O(\select_ln60_reg_377[4]_i_29_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFAFFCAC)) 
    \select_ln60_reg_377[4]_i_3 
       (.I0(\select_ln60_reg_377[4]_i_15_0 [34]),
        .I1(\select_ln60_reg_377[4]_i_15_1 [34]),
        .I2(\select_ln60_reg_377_reg[0]_0 ),
        .I3(\select_ln60_reg_377[4]_i_15_0 [35]),
        .I4(\select_ln60_reg_377[4]_i_15_1 [35]),
        .I5(\select_ln60_reg_377[4]_i_8_n_5 ),
        .O(\SRL_SIG_reg[1][34] ));
  LUT5 #(
    .INIT(32'hFFFACFCA)) 
    \select_ln60_reg_377[4]_i_30 
       (.I0(\select_ln60_reg_377[4]_i_15_1 [59]),
        .I1(\select_ln60_reg_377[4]_i_15_0 [59]),
        .I2(\select_ln60_reg_377_reg[0]_0 ),
        .I3(\select_ln60_reg_377[4]_i_15_1 [58]),
        .I4(\select_ln60_reg_377[4]_i_15_0 [58]),
        .O(\select_ln60_reg_377[4]_i_30_n_5 ));
  LUT5 #(
    .INIT(32'h00053035)) 
    \select_ln60_reg_377[4]_i_31 
       (.I0(\select_ln60_reg_377[4]_i_15_1 [4]),
        .I1(\select_ln60_reg_377[4]_i_15_0 [4]),
        .I2(\select_ln60_reg_377_reg[0]_0 ),
        .I3(\select_ln60_reg_377[4]_i_15_1 [5]),
        .I4(\select_ln60_reg_377[4]_i_15_0 [5]),
        .O(\select_ln60_reg_377[4]_i_31_n_5 ));
  LUT5 #(
    .INIT(32'h00053035)) 
    \select_ln60_reg_377[4]_i_32 
       (.I0(\select_ln60_reg_377[4]_i_15_1 [2]),
        .I1(\select_ln60_reg_377[4]_i_15_0 [2]),
        .I2(\select_ln60_reg_377_reg[0]_0 ),
        .I3(\select_ln60_reg_377[4]_i_15_1 [3]),
        .I4(\select_ln60_reg_377[4]_i_15_0 [3]),
        .O(\select_ln60_reg_377[4]_i_32_n_5 ));
  LUT5 #(
    .INIT(32'h00053035)) 
    \select_ln60_reg_377[4]_i_33 
       (.I0(\select_ln60_reg_377[4]_i_15_1 [8]),
        .I1(\select_ln60_reg_377[4]_i_15_0 [8]),
        .I2(\select_ln60_reg_377_reg[0]_0 ),
        .I3(\select_ln60_reg_377[4]_i_15_1 [9]),
        .I4(\select_ln60_reg_377[4]_i_15_0 [9]),
        .O(\select_ln60_reg_377[4]_i_33_n_5 ));
  LUT5 #(
    .INIT(32'h00053035)) 
    \select_ln60_reg_377[4]_i_34 
       (.I0(\select_ln60_reg_377[4]_i_15_1 [12]),
        .I1(\select_ln60_reg_377[4]_i_15_0 [12]),
        .I2(\select_ln60_reg_377_reg[0]_0 ),
        .I3(\select_ln60_reg_377[4]_i_15_1 [13]),
        .I4(\select_ln60_reg_377[4]_i_15_0 [13]),
        .O(\select_ln60_reg_377[4]_i_34_n_5 ));
  LUT5 #(
    .INIT(32'hFFFACFCA)) 
    \select_ln60_reg_377[4]_i_35 
       (.I0(\select_ln60_reg_377[4]_i_15_1 [23]),
        .I1(\select_ln60_reg_377[4]_i_15_0 [23]),
        .I2(\select_ln60_reg_377_reg[0]_0 ),
        .I3(\select_ln60_reg_377[4]_i_15_1 [22]),
        .I4(\select_ln60_reg_377[4]_i_15_0 [22]),
        .O(\select_ln60_reg_377[4]_i_35_n_5 ));
  LUT5 #(
    .INIT(32'hFFFACFCA)) 
    \select_ln60_reg_377[4]_i_36 
       (.I0(\select_ln60_reg_377[4]_i_15_1 [19]),
        .I1(\select_ln60_reg_377[4]_i_15_0 [19]),
        .I2(\select_ln60_reg_377_reg[0]_0 ),
        .I3(\select_ln60_reg_377[4]_i_15_1 [18]),
        .I4(\select_ln60_reg_377[4]_i_15_0 [18]),
        .O(\select_ln60_reg_377[4]_i_36_n_5 ));
  LUT5 #(
    .INIT(32'hFFFACFCA)) 
    \select_ln60_reg_377[4]_i_37 
       (.I0(\select_ln60_reg_377[4]_i_15_1 [31]),
        .I1(\select_ln60_reg_377[4]_i_15_0 [31]),
        .I2(\select_ln60_reg_377_reg[0]_0 ),
        .I3(\select_ln60_reg_377[4]_i_15_1 [30]),
        .I4(\select_ln60_reg_377[4]_i_15_0 [30]),
        .O(\select_ln60_reg_377[4]_i_37_n_5 ));
  LUT5 #(
    .INIT(32'hFFFACFCA)) 
    \select_ln60_reg_377[4]_i_38 
       (.I0(\select_ln60_reg_377[4]_i_15_1 [27]),
        .I1(\select_ln60_reg_377[4]_i_15_0 [27]),
        .I2(\select_ln60_reg_377_reg[0]_0 ),
        .I3(\select_ln60_reg_377[4]_i_15_1 [26]),
        .I4(\select_ln60_reg_377[4]_i_15_0 [26]),
        .O(\select_ln60_reg_377[4]_i_38_n_5 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \select_ln60_reg_377[4]_i_4 
       (.I0(\select_ln60_reg_377[4]_i_9_n_5 ),
        .I1(\select_ln60_reg_377[4]_i_10_n_5 ),
        .I2(\select_ln60_reg_377[4]_i_11_n_5 ),
        .O(\SRL_SIG_reg[0][45] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \select_ln60_reg_377[4]_i_5 
       (.I0(\select_ln60_reg_377[4]_i_12_n_5 ),
        .I1(\select_ln60_reg_377[4]_i_13_n_5 ),
        .I2(\select_ln60_reg_377[4]_i_14_n_5 ),
        .I3(\select_ln60_reg_377[4]_i_15_n_5 ),
        .I4(\select_ln60_reg_377[4]_i_16_n_5 ),
        .I5(\select_ln60_reg_377[4]_i_17_n_5 ),
        .O(\SRL_SIG_reg[1][38] ));
  LUT4 #(
    .INIT(16'h8000)) 
    \select_ln60_reg_377[4]_i_6 
       (.I0(\select_ln60_reg_377[4]_i_18_n_5 ),
        .I1(\select_ln60_reg_377[4]_i_19_n_5 ),
        .I2(\select_ln60_reg_377[4]_i_20_n_5 ),
        .I3(\select_ln60_reg_377[4]_i_21_n_5 ),
        .O(\SRL_SIG_reg[1][7] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \select_ln60_reg_377[4]_i_7 
       (.I0(\select_ln60_reg_377[4]_i_22_n_5 ),
        .I1(\select_ln60_reg_377[4]_i_23_n_5 ),
        .I2(\select_ln60_reg_377[4]_i_24_n_5 ),
        .I3(\select_ln60_reg_377[4]_i_25_n_5 ),
        .O(\SRL_SIG_reg[1][20] ));
  LUT5 #(
    .INIT(32'hFFFACFCA)) 
    \select_ln60_reg_377[4]_i_8 
       (.I0(\select_ln60_reg_377[4]_i_15_1 [37]),
        .I1(\select_ln60_reg_377[4]_i_15_0 [37]),
        .I2(\select_ln60_reg_377_reg[0]_0 ),
        .I3(\select_ln60_reg_377[4]_i_15_1 [36]),
        .I4(\select_ln60_reg_377[4]_i_15_0 [36]),
        .O(\select_ln60_reg_377[4]_i_8_n_5 ));
  LUT5 #(
    .INIT(32'hFFFACFCA)) 
    \select_ln60_reg_377[4]_i_9 
       (.I0(\select_ln60_reg_377[4]_i_15_1 [45]),
        .I1(\select_ln60_reg_377[4]_i_15_0 [45]),
        .I2(\select_ln60_reg_377_reg[0]_0 ),
        .I3(\select_ln60_reg_377[4]_i_15_1 [44]),
        .I4(\select_ln60_reg_377[4]_i_15_0 [44]),
        .O(\select_ln60_reg_377[4]_i_9_n_5 ));
  LUT4 #(
    .INIT(16'h0040)) 
    \select_ln60_reg_377[63]_i_1 
       (.I0(ap_done_reg_0),
        .I1(count_c_empty_n),
        .I2(\ap_CS_fsm_reg_n_5_[0] ),
        .I3(\out_reg_371_reg[2]_0 ),
        .O(write_memory_U0_out_r_read));
  FDRE \select_ln60_reg_377_reg[0] 
       (.C(ap_clk),
        .CE(write_memory_U0_out_r_read),
        .D(count_c_dout[0]),
        .Q(select_ln60_reg_377[0]),
        .R(\select_ln60_reg_377_reg[0]_1 ));
  FDRE \select_ln60_reg_377_reg[10] 
       (.C(ap_clk),
        .CE(write_memory_U0_out_r_read),
        .D(count_c_dout[10]),
        .Q(select_ln60_reg_377[10]),
        .R(1'b0));
  FDRE \select_ln60_reg_377_reg[11] 
       (.C(ap_clk),
        .CE(write_memory_U0_out_r_read),
        .D(count_c_dout[11]),
        .Q(select_ln60_reg_377[11]),
        .R(1'b0));
  FDRE \select_ln60_reg_377_reg[12] 
       (.C(ap_clk),
        .CE(write_memory_U0_out_r_read),
        .D(count_c_dout[12]),
        .Q(select_ln60_reg_377[12]),
        .R(1'b0));
  FDRE \select_ln60_reg_377_reg[13] 
       (.C(ap_clk),
        .CE(write_memory_U0_out_r_read),
        .D(count_c_dout[13]),
        .Q(select_ln60_reg_377[13]),
        .R(1'b0));
  FDRE \select_ln60_reg_377_reg[14] 
       (.C(ap_clk),
        .CE(write_memory_U0_out_r_read),
        .D(count_c_dout[14]),
        .Q(select_ln60_reg_377[14]),
        .R(1'b0));
  FDRE \select_ln60_reg_377_reg[15] 
       (.C(ap_clk),
        .CE(write_memory_U0_out_r_read),
        .D(count_c_dout[15]),
        .Q(select_ln60_reg_377[15]),
        .R(1'b0));
  FDRE \select_ln60_reg_377_reg[16] 
       (.C(ap_clk),
        .CE(write_memory_U0_out_r_read),
        .D(count_c_dout[16]),
        .Q(select_ln60_reg_377[16]),
        .R(1'b0));
  FDRE \select_ln60_reg_377_reg[17] 
       (.C(ap_clk),
        .CE(write_memory_U0_out_r_read),
        .D(count_c_dout[17]),
        .Q(select_ln60_reg_377[17]),
        .R(1'b0));
  FDRE \select_ln60_reg_377_reg[18] 
       (.C(ap_clk),
        .CE(write_memory_U0_out_r_read),
        .D(count_c_dout[18]),
        .Q(select_ln60_reg_377[18]),
        .R(1'b0));
  FDRE \select_ln60_reg_377_reg[19] 
       (.C(ap_clk),
        .CE(write_memory_U0_out_r_read),
        .D(count_c_dout[19]),
        .Q(select_ln60_reg_377[19]),
        .R(1'b0));
  FDRE \select_ln60_reg_377_reg[1] 
       (.C(ap_clk),
        .CE(write_memory_U0_out_r_read),
        .D(count_c_dout[1]),
        .Q(select_ln60_reg_377[1]),
        .R(\select_ln60_reg_377_reg[0]_1 ));
  FDRE \select_ln60_reg_377_reg[20] 
       (.C(ap_clk),
        .CE(write_memory_U0_out_r_read),
        .D(count_c_dout[20]),
        .Q(select_ln60_reg_377[20]),
        .R(1'b0));
  FDRE \select_ln60_reg_377_reg[21] 
       (.C(ap_clk),
        .CE(write_memory_U0_out_r_read),
        .D(count_c_dout[21]),
        .Q(select_ln60_reg_377[21]),
        .R(1'b0));
  FDRE \select_ln60_reg_377_reg[22] 
       (.C(ap_clk),
        .CE(write_memory_U0_out_r_read),
        .D(count_c_dout[22]),
        .Q(select_ln60_reg_377[22]),
        .R(1'b0));
  FDRE \select_ln60_reg_377_reg[23] 
       (.C(ap_clk),
        .CE(write_memory_U0_out_r_read),
        .D(count_c_dout[23]),
        .Q(select_ln60_reg_377[23]),
        .R(1'b0));
  FDRE \select_ln60_reg_377_reg[24] 
       (.C(ap_clk),
        .CE(write_memory_U0_out_r_read),
        .D(count_c_dout[24]),
        .Q(select_ln60_reg_377[24]),
        .R(1'b0));
  FDRE \select_ln60_reg_377_reg[25] 
       (.C(ap_clk),
        .CE(write_memory_U0_out_r_read),
        .D(count_c_dout[25]),
        .Q(select_ln60_reg_377[25]),
        .R(1'b0));
  FDRE \select_ln60_reg_377_reg[26] 
       (.C(ap_clk),
        .CE(write_memory_U0_out_r_read),
        .D(count_c_dout[26]),
        .Q(select_ln60_reg_377[26]),
        .R(1'b0));
  FDRE \select_ln60_reg_377_reg[27] 
       (.C(ap_clk),
        .CE(write_memory_U0_out_r_read),
        .D(count_c_dout[27]),
        .Q(select_ln60_reg_377[27]),
        .R(1'b0));
  FDRE \select_ln60_reg_377_reg[28] 
       (.C(ap_clk),
        .CE(write_memory_U0_out_r_read),
        .D(count_c_dout[28]),
        .Q(select_ln60_reg_377[28]),
        .R(1'b0));
  FDRE \select_ln60_reg_377_reg[29] 
       (.C(ap_clk),
        .CE(write_memory_U0_out_r_read),
        .D(count_c_dout[29]),
        .Q(select_ln60_reg_377[29]),
        .R(1'b0));
  FDRE \select_ln60_reg_377_reg[2] 
       (.C(ap_clk),
        .CE(write_memory_U0_out_r_read),
        .D(count_c_dout[2]),
        .Q(select_ln60_reg_377[2]),
        .R(\select_ln60_reg_377_reg[0]_1 ));
  FDRE \select_ln60_reg_377_reg[30] 
       (.C(ap_clk),
        .CE(write_memory_U0_out_r_read),
        .D(count_c_dout[30]),
        .Q(select_ln60_reg_377[30]),
        .R(1'b0));
  FDRE \select_ln60_reg_377_reg[31] 
       (.C(ap_clk),
        .CE(write_memory_U0_out_r_read),
        .D(count_c_dout[31]),
        .Q(select_ln60_reg_377[31]),
        .R(1'b0));
  FDRE \select_ln60_reg_377_reg[32] 
       (.C(ap_clk),
        .CE(write_memory_U0_out_r_read),
        .D(count_c_dout[32]),
        .Q(select_ln60_reg_377[32]),
        .R(1'b0));
  FDRE \select_ln60_reg_377_reg[33] 
       (.C(ap_clk),
        .CE(write_memory_U0_out_r_read),
        .D(count_c_dout[33]),
        .Q(select_ln60_reg_377[33]),
        .R(1'b0));
  FDRE \select_ln60_reg_377_reg[34] 
       (.C(ap_clk),
        .CE(write_memory_U0_out_r_read),
        .D(count_c_dout[34]),
        .Q(select_ln60_reg_377[34]),
        .R(1'b0));
  FDRE \select_ln60_reg_377_reg[35] 
       (.C(ap_clk),
        .CE(write_memory_U0_out_r_read),
        .D(count_c_dout[35]),
        .Q(select_ln60_reg_377[35]),
        .R(1'b0));
  FDRE \select_ln60_reg_377_reg[36] 
       (.C(ap_clk),
        .CE(write_memory_U0_out_r_read),
        .D(count_c_dout[36]),
        .Q(select_ln60_reg_377[36]),
        .R(1'b0));
  FDRE \select_ln60_reg_377_reg[37] 
       (.C(ap_clk),
        .CE(write_memory_U0_out_r_read),
        .D(count_c_dout[37]),
        .Q(select_ln60_reg_377[37]),
        .R(1'b0));
  FDRE \select_ln60_reg_377_reg[38] 
       (.C(ap_clk),
        .CE(write_memory_U0_out_r_read),
        .D(count_c_dout[38]),
        .Q(select_ln60_reg_377[38]),
        .R(1'b0));
  FDRE \select_ln60_reg_377_reg[39] 
       (.C(ap_clk),
        .CE(write_memory_U0_out_r_read),
        .D(count_c_dout[39]),
        .Q(select_ln60_reg_377[39]),
        .R(1'b0));
  FDRE \select_ln60_reg_377_reg[3] 
       (.C(ap_clk),
        .CE(write_memory_U0_out_r_read),
        .D(count_c_dout[3]),
        .Q(select_ln60_reg_377[3]),
        .R(\select_ln60_reg_377_reg[0]_1 ));
  FDRE \select_ln60_reg_377_reg[40] 
       (.C(ap_clk),
        .CE(write_memory_U0_out_r_read),
        .D(count_c_dout[40]),
        .Q(select_ln60_reg_377[40]),
        .R(1'b0));
  FDRE \select_ln60_reg_377_reg[41] 
       (.C(ap_clk),
        .CE(write_memory_U0_out_r_read),
        .D(count_c_dout[41]),
        .Q(select_ln60_reg_377[41]),
        .R(1'b0));
  FDRE \select_ln60_reg_377_reg[42] 
       (.C(ap_clk),
        .CE(write_memory_U0_out_r_read),
        .D(count_c_dout[42]),
        .Q(select_ln60_reg_377[42]),
        .R(1'b0));
  FDRE \select_ln60_reg_377_reg[43] 
       (.C(ap_clk),
        .CE(write_memory_U0_out_r_read),
        .D(count_c_dout[43]),
        .Q(select_ln60_reg_377[43]),
        .R(1'b0));
  FDRE \select_ln60_reg_377_reg[44] 
       (.C(ap_clk),
        .CE(write_memory_U0_out_r_read),
        .D(count_c_dout[44]),
        .Q(select_ln60_reg_377[44]),
        .R(1'b0));
  FDRE \select_ln60_reg_377_reg[45] 
       (.C(ap_clk),
        .CE(write_memory_U0_out_r_read),
        .D(count_c_dout[45]),
        .Q(select_ln60_reg_377[45]),
        .R(1'b0));
  FDRE \select_ln60_reg_377_reg[46] 
       (.C(ap_clk),
        .CE(write_memory_U0_out_r_read),
        .D(count_c_dout[46]),
        .Q(select_ln60_reg_377[46]),
        .R(1'b0));
  FDRE \select_ln60_reg_377_reg[47] 
       (.C(ap_clk),
        .CE(write_memory_U0_out_r_read),
        .D(count_c_dout[47]),
        .Q(select_ln60_reg_377[47]),
        .R(1'b0));
  FDRE \select_ln60_reg_377_reg[48] 
       (.C(ap_clk),
        .CE(write_memory_U0_out_r_read),
        .D(count_c_dout[48]),
        .Q(select_ln60_reg_377[48]),
        .R(1'b0));
  FDRE \select_ln60_reg_377_reg[49] 
       (.C(ap_clk),
        .CE(write_memory_U0_out_r_read),
        .D(count_c_dout[49]),
        .Q(select_ln60_reg_377[49]),
        .R(1'b0));
  FDRE \select_ln60_reg_377_reg[4] 
       (.C(ap_clk),
        .CE(write_memory_U0_out_r_read),
        .D(count_c_dout[4]),
        .Q(select_ln60_reg_377[4]),
        .R(\select_ln60_reg_377_reg[0]_1 ));
  FDRE \select_ln60_reg_377_reg[50] 
       (.C(ap_clk),
        .CE(write_memory_U0_out_r_read),
        .D(count_c_dout[50]),
        .Q(select_ln60_reg_377[50]),
        .R(1'b0));
  FDRE \select_ln60_reg_377_reg[51] 
       (.C(ap_clk),
        .CE(write_memory_U0_out_r_read),
        .D(count_c_dout[51]),
        .Q(select_ln60_reg_377[51]),
        .R(1'b0));
  FDRE \select_ln60_reg_377_reg[52] 
       (.C(ap_clk),
        .CE(write_memory_U0_out_r_read),
        .D(count_c_dout[52]),
        .Q(select_ln60_reg_377[52]),
        .R(1'b0));
  FDRE \select_ln60_reg_377_reg[53] 
       (.C(ap_clk),
        .CE(write_memory_U0_out_r_read),
        .D(count_c_dout[53]),
        .Q(select_ln60_reg_377[53]),
        .R(1'b0));
  FDRE \select_ln60_reg_377_reg[54] 
       (.C(ap_clk),
        .CE(write_memory_U0_out_r_read),
        .D(count_c_dout[54]),
        .Q(select_ln60_reg_377[54]),
        .R(1'b0));
  FDRE \select_ln60_reg_377_reg[55] 
       (.C(ap_clk),
        .CE(write_memory_U0_out_r_read),
        .D(count_c_dout[55]),
        .Q(select_ln60_reg_377[55]),
        .R(1'b0));
  FDRE \select_ln60_reg_377_reg[56] 
       (.C(ap_clk),
        .CE(write_memory_U0_out_r_read),
        .D(count_c_dout[56]),
        .Q(select_ln60_reg_377[56]),
        .R(1'b0));
  FDRE \select_ln60_reg_377_reg[57] 
       (.C(ap_clk),
        .CE(write_memory_U0_out_r_read),
        .D(count_c_dout[57]),
        .Q(select_ln60_reg_377[57]),
        .R(1'b0));
  FDRE \select_ln60_reg_377_reg[58] 
       (.C(ap_clk),
        .CE(write_memory_U0_out_r_read),
        .D(count_c_dout[58]),
        .Q(select_ln60_reg_377[58]),
        .R(1'b0));
  FDRE \select_ln60_reg_377_reg[59] 
       (.C(ap_clk),
        .CE(write_memory_U0_out_r_read),
        .D(count_c_dout[59]),
        .Q(select_ln60_reg_377[59]),
        .R(1'b0));
  FDRE \select_ln60_reg_377_reg[5] 
       (.C(ap_clk),
        .CE(write_memory_U0_out_r_read),
        .D(count_c_dout[5]),
        .Q(select_ln60_reg_377[5]),
        .R(1'b0));
  FDRE \select_ln60_reg_377_reg[60] 
       (.C(ap_clk),
        .CE(write_memory_U0_out_r_read),
        .D(count_c_dout[60]),
        .Q(select_ln60_reg_377[60]),
        .R(1'b0));
  FDRE \select_ln60_reg_377_reg[61] 
       (.C(ap_clk),
        .CE(write_memory_U0_out_r_read),
        .D(count_c_dout[61]),
        .Q(select_ln60_reg_377[61]),
        .R(1'b0));
  FDRE \select_ln60_reg_377_reg[62] 
       (.C(ap_clk),
        .CE(write_memory_U0_out_r_read),
        .D(count_c_dout[62]),
        .Q(select_ln60_reg_377[62]),
        .R(1'b0));
  FDRE \select_ln60_reg_377_reg[63] 
       (.C(ap_clk),
        .CE(write_memory_U0_out_r_read),
        .D(count_c_dout[63]),
        .Q(select_ln60_reg_377[63]),
        .R(1'b0));
  FDRE \select_ln60_reg_377_reg[6] 
       (.C(ap_clk),
        .CE(write_memory_U0_out_r_read),
        .D(count_c_dout[6]),
        .Q(select_ln60_reg_377[6]),
        .R(1'b0));
  FDRE \select_ln60_reg_377_reg[7] 
       (.C(ap_clk),
        .CE(write_memory_U0_out_r_read),
        .D(count_c_dout[7]),
        .Q(select_ln60_reg_377[7]),
        .R(1'b0));
  FDRE \select_ln60_reg_377_reg[8] 
       (.C(ap_clk),
        .CE(write_memory_U0_out_r_read),
        .D(count_c_dout[8]),
        .Q(select_ln60_reg_377[8]),
        .R(1'b0));
  FDRE \select_ln60_reg_377_reg[9] 
       (.C(ap_clk),
        .CE(write_memory_U0_out_r_read),
        .D(count_c_dout[9]),
        .Q(select_ln60_reg_377[9]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_397_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln77_fu_239_p2[3]),
        .Q(trunc_ln1_reg_397[0]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \trunc_ln1_reg_397_reg[0]_i_1 
       (.GE(\trunc_ln1_reg_397_reg[0]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(out_reg_371[3]),
        .I3(shl_ln77_fu_233_p2[3]),
        .I4(\trunc_ln1_reg_397_reg[0]_i_2_n_7 ),
        .O51(add_ln77_fu_239_p2[3]),
        .O52(\trunc_ln1_reg_397_reg[0]_i_1_n_7 ),
        .PROP(\trunc_ln1_reg_397_reg[0]_i_1_n_8 ));
  LUT6CY #(
    .INIT(64'hFF000000FF00FF00)) 
    \trunc_ln1_reg_397_reg[0]_i_2 
       (.GE(\trunc_ln1_reg_397_reg[0]_i_2_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(out_reg_371[2]),
        .I4(1'b0),
        .O51(\trunc_ln1_reg_397_reg[0]_i_2_n_6 ),
        .O52(\trunc_ln1_reg_397_reg[0]_i_2_n_7 ),
        .PROP(\trunc_ln1_reg_397_reg[0]_i_2_n_8 ));
  FDRE \trunc_ln1_reg_397_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln77_fu_239_p2[13]),
        .Q(trunc_ln1_reg_397[10]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \trunc_ln1_reg_397_reg[10]_i_1 
       (.GE(\trunc_ln1_reg_397_reg[10]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(out_reg_371[13]),
        .I3(shl_ln77_fu_233_p2[13]),
        .I4(\trunc_ln1_reg_397_reg[9]_i_1_n_7 ),
        .O51(add_ln77_fu_239_p2[13]),
        .O52(\trunc_ln1_reg_397_reg[10]_i_1_n_7 ),
        .PROP(\trunc_ln1_reg_397_reg[10]_i_1_n_8 ));
  FDRE \trunc_ln1_reg_397_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln77_fu_239_p2[14]),
        .Q(trunc_ln1_reg_397[11]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \trunc_ln1_reg_397_reg[11]_i_1 
       (.GE(\trunc_ln1_reg_397_reg[11]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(out_reg_371[14]),
        .I3(shl_ln77_fu_233_p2[14]),
        .I4(\trunc_ln1_reg_397_reg[15]_i_2_n_6 ),
        .O51(add_ln77_fu_239_p2[14]),
        .O52(\trunc_ln1_reg_397_reg[11]_i_1_n_7 ),
        .PROP(\trunc_ln1_reg_397_reg[11]_i_1_n_8 ));
  FDRE \trunc_ln1_reg_397_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln77_fu_239_p2[15]),
        .Q(trunc_ln1_reg_397[12]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \trunc_ln1_reg_397_reg[12]_i_1 
       (.GE(\trunc_ln1_reg_397_reg[12]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(out_reg_371[15]),
        .I3(shl_ln77_fu_233_p2[15]),
        .I4(\trunc_ln1_reg_397_reg[11]_i_1_n_7 ),
        .O51(add_ln77_fu_239_p2[15]),
        .O52(\trunc_ln1_reg_397_reg[12]_i_1_n_7 ),
        .PROP(\trunc_ln1_reg_397_reg[12]_i_1_n_8 ));
  FDRE \trunc_ln1_reg_397_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln77_fu_239_p2[16]),
        .Q(trunc_ln1_reg_397[13]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \trunc_ln1_reg_397_reg[13]_i_1 
       (.GE(\trunc_ln1_reg_397_reg[13]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(out_reg_371[16]),
        .I3(shl_ln77_fu_233_p2[16]),
        .I4(\trunc_ln1_reg_397_reg[15]_i_2_n_7 ),
        .O51(add_ln77_fu_239_p2[16]),
        .O52(\trunc_ln1_reg_397_reg[13]_i_1_n_7 ),
        .PROP(\trunc_ln1_reg_397_reg[13]_i_1_n_8 ));
  FDRE \trunc_ln1_reg_397_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln77_fu_239_p2[17]),
        .Q(trunc_ln1_reg_397[14]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \trunc_ln1_reg_397_reg[14]_i_1 
       (.GE(\trunc_ln1_reg_397_reg[14]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(out_reg_371[17]),
        .I3(shl_ln77_fu_233_p2[17]),
        .I4(\trunc_ln1_reg_397_reg[13]_i_1_n_7 ),
        .O51(add_ln77_fu_239_p2[17]),
        .O52(\trunc_ln1_reg_397_reg[14]_i_1_n_7 ),
        .PROP(\trunc_ln1_reg_397_reg[14]_i_1_n_8 ));
  FDRE \trunc_ln1_reg_397_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln77_fu_239_p2[18]),
        .Q(trunc_ln1_reg_397[15]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \trunc_ln1_reg_397_reg[15]_i_1 
       (.GE(\trunc_ln1_reg_397_reg[15]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(out_reg_371[18]),
        .I3(shl_ln77_fu_233_p2[18]),
        .I4(\trunc_ln1_reg_397_reg[15]_i_2_n_8 ),
        .O51(add_ln77_fu_239_p2[18]),
        .O52(\trunc_ln1_reg_397_reg[15]_i_1_n_7 ),
        .PROP(\trunc_ln1_reg_397_reg[15]_i_1_n_8 ));
  LOOKAHEAD8 #(
    .LOOKB("TRUE"),
    .LOOKD("TRUE"),
    .LOOKF("TRUE"),
    .LOOKH("TRUE")) 
    \trunc_ln1_reg_397_reg[15]_i_2 
       (.CIN(\trunc_ln1_reg_397_reg[7]_i_2_n_8 ),
        .COUTB(\trunc_ln1_reg_397_reg[15]_i_2_n_5 ),
        .COUTD(\trunc_ln1_reg_397_reg[15]_i_2_n_6 ),
        .COUTF(\trunc_ln1_reg_397_reg[15]_i_2_n_7 ),
        .COUTH(\trunc_ln1_reg_397_reg[15]_i_2_n_8 ),
        .CYA(\trunc_ln1_reg_397_reg[7]_i_1_n_7 ),
        .CYB(\trunc_ln1_reg_397_reg[8]_i_1_n_7 ),
        .CYC(\trunc_ln1_reg_397_reg[9]_i_1_n_7 ),
        .CYD(\trunc_ln1_reg_397_reg[10]_i_1_n_7 ),
        .CYE(\trunc_ln1_reg_397_reg[11]_i_1_n_7 ),
        .CYF(\trunc_ln1_reg_397_reg[12]_i_1_n_7 ),
        .CYG(\trunc_ln1_reg_397_reg[13]_i_1_n_7 ),
        .CYH(\trunc_ln1_reg_397_reg[14]_i_1_n_7 ),
        .GEA(\trunc_ln1_reg_397_reg[7]_i_1_n_5 ),
        .GEB(\trunc_ln1_reg_397_reg[8]_i_1_n_5 ),
        .GEC(\trunc_ln1_reg_397_reg[9]_i_1_n_5 ),
        .GED(\trunc_ln1_reg_397_reg[10]_i_1_n_5 ),
        .GEE(\trunc_ln1_reg_397_reg[11]_i_1_n_5 ),
        .GEF(\trunc_ln1_reg_397_reg[12]_i_1_n_5 ),
        .GEG(\trunc_ln1_reg_397_reg[13]_i_1_n_5 ),
        .GEH(\trunc_ln1_reg_397_reg[14]_i_1_n_5 ),
        .PROPA(\trunc_ln1_reg_397_reg[7]_i_1_n_8 ),
        .PROPB(\trunc_ln1_reg_397_reg[8]_i_1_n_8 ),
        .PROPC(\trunc_ln1_reg_397_reg[9]_i_1_n_8 ),
        .PROPD(\trunc_ln1_reg_397_reg[10]_i_1_n_8 ),
        .PROPE(\trunc_ln1_reg_397_reg[11]_i_1_n_8 ),
        .PROPF(\trunc_ln1_reg_397_reg[12]_i_1_n_8 ),
        .PROPG(\trunc_ln1_reg_397_reg[13]_i_1_n_8 ),
        .PROPH(\trunc_ln1_reg_397_reg[14]_i_1_n_8 ));
  FDRE \trunc_ln1_reg_397_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln77_fu_239_p2[19]),
        .Q(trunc_ln1_reg_397[16]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \trunc_ln1_reg_397_reg[16]_i_1 
       (.GE(\trunc_ln1_reg_397_reg[16]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(out_reg_371[19]),
        .I3(shl_ln77_fu_233_p2[19]),
        .I4(\trunc_ln1_reg_397_reg[15]_i_1_n_7 ),
        .O51(add_ln77_fu_239_p2[19]),
        .O52(\trunc_ln1_reg_397_reg[16]_i_1_n_7 ),
        .PROP(\trunc_ln1_reg_397_reg[16]_i_1_n_8 ));
  FDRE \trunc_ln1_reg_397_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln77_fu_239_p2[20]),
        .Q(trunc_ln1_reg_397[17]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \trunc_ln1_reg_397_reg[17]_i_1 
       (.GE(\trunc_ln1_reg_397_reg[17]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(out_reg_371[20]),
        .I3(shl_ln77_fu_233_p2[20]),
        .I4(\trunc_ln1_reg_397_reg[23]_i_2_n_5 ),
        .O51(add_ln77_fu_239_p2[20]),
        .O52(\trunc_ln1_reg_397_reg[17]_i_1_n_7 ),
        .PROP(\trunc_ln1_reg_397_reg[17]_i_1_n_8 ));
  FDRE \trunc_ln1_reg_397_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln77_fu_239_p2[21]),
        .Q(trunc_ln1_reg_397[18]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \trunc_ln1_reg_397_reg[18]_i_1 
       (.GE(\trunc_ln1_reg_397_reg[18]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(out_reg_371[21]),
        .I3(shl_ln77_fu_233_p2[21]),
        .I4(\trunc_ln1_reg_397_reg[17]_i_1_n_7 ),
        .O51(add_ln77_fu_239_p2[21]),
        .O52(\trunc_ln1_reg_397_reg[18]_i_1_n_7 ),
        .PROP(\trunc_ln1_reg_397_reg[18]_i_1_n_8 ));
  FDRE \trunc_ln1_reg_397_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln77_fu_239_p2[22]),
        .Q(trunc_ln1_reg_397[19]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \trunc_ln1_reg_397_reg[19]_i_1 
       (.GE(\trunc_ln1_reg_397_reg[19]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(out_reg_371[22]),
        .I3(shl_ln77_fu_233_p2[22]),
        .I4(\trunc_ln1_reg_397_reg[23]_i_2_n_6 ),
        .O51(add_ln77_fu_239_p2[22]),
        .O52(\trunc_ln1_reg_397_reg[19]_i_1_n_7 ),
        .PROP(\trunc_ln1_reg_397_reg[19]_i_1_n_8 ));
  FDRE \trunc_ln1_reg_397_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln77_fu_239_p2[4]),
        .Q(trunc_ln1_reg_397[1]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \trunc_ln1_reg_397_reg[1]_i_1 
       (.GE(\trunc_ln1_reg_397_reg[1]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(out_reg_371[4]),
        .I3(shl_ln77_fu_233_p2[4]),
        .I4(\trunc_ln1_reg_397_reg[7]_i_2_n_5 ),
        .O51(add_ln77_fu_239_p2[4]),
        .O52(\trunc_ln1_reg_397_reg[1]_i_1_n_7 ),
        .PROP(\trunc_ln1_reg_397_reg[1]_i_1_n_8 ));
  FDRE \trunc_ln1_reg_397_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln77_fu_239_p2[23]),
        .Q(trunc_ln1_reg_397[20]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \trunc_ln1_reg_397_reg[20]_i_1 
       (.GE(\trunc_ln1_reg_397_reg[20]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(out_reg_371[23]),
        .I3(shl_ln77_fu_233_p2[23]),
        .I4(\trunc_ln1_reg_397_reg[19]_i_1_n_7 ),
        .O51(add_ln77_fu_239_p2[23]),
        .O52(\trunc_ln1_reg_397_reg[20]_i_1_n_7 ),
        .PROP(\trunc_ln1_reg_397_reg[20]_i_1_n_8 ));
  FDRE \trunc_ln1_reg_397_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln77_fu_239_p2[24]),
        .Q(trunc_ln1_reg_397[21]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \trunc_ln1_reg_397_reg[21]_i_1 
       (.GE(\trunc_ln1_reg_397_reg[21]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(out_reg_371[24]),
        .I3(shl_ln77_fu_233_p2[24]),
        .I4(\trunc_ln1_reg_397_reg[23]_i_2_n_7 ),
        .O51(add_ln77_fu_239_p2[24]),
        .O52(\trunc_ln1_reg_397_reg[21]_i_1_n_7 ),
        .PROP(\trunc_ln1_reg_397_reg[21]_i_1_n_8 ));
  FDRE \trunc_ln1_reg_397_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln77_fu_239_p2[25]),
        .Q(trunc_ln1_reg_397[22]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \trunc_ln1_reg_397_reg[22]_i_1 
       (.GE(\trunc_ln1_reg_397_reg[22]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(out_reg_371[25]),
        .I3(shl_ln77_fu_233_p2[25]),
        .I4(\trunc_ln1_reg_397_reg[21]_i_1_n_7 ),
        .O51(add_ln77_fu_239_p2[25]),
        .O52(\trunc_ln1_reg_397_reg[22]_i_1_n_7 ),
        .PROP(\trunc_ln1_reg_397_reg[22]_i_1_n_8 ));
  FDRE \trunc_ln1_reg_397_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln77_fu_239_p2[26]),
        .Q(trunc_ln1_reg_397[23]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \trunc_ln1_reg_397_reg[23]_i_1 
       (.GE(\trunc_ln1_reg_397_reg[23]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(out_reg_371[26]),
        .I3(shl_ln77_fu_233_p2[26]),
        .I4(\trunc_ln1_reg_397_reg[23]_i_2_n_8 ),
        .O51(add_ln77_fu_239_p2[26]),
        .O52(\trunc_ln1_reg_397_reg[23]_i_1_n_7 ),
        .PROP(\trunc_ln1_reg_397_reg[23]_i_1_n_8 ));
  LOOKAHEAD8 #(
    .LOOKB("TRUE"),
    .LOOKD("TRUE"),
    .LOOKF("TRUE"),
    .LOOKH("TRUE")) 
    \trunc_ln1_reg_397_reg[23]_i_2 
       (.CIN(\trunc_ln1_reg_397_reg[15]_i_2_n_8 ),
        .COUTB(\trunc_ln1_reg_397_reg[23]_i_2_n_5 ),
        .COUTD(\trunc_ln1_reg_397_reg[23]_i_2_n_6 ),
        .COUTF(\trunc_ln1_reg_397_reg[23]_i_2_n_7 ),
        .COUTH(\trunc_ln1_reg_397_reg[23]_i_2_n_8 ),
        .CYA(\trunc_ln1_reg_397_reg[15]_i_1_n_7 ),
        .CYB(\trunc_ln1_reg_397_reg[16]_i_1_n_7 ),
        .CYC(\trunc_ln1_reg_397_reg[17]_i_1_n_7 ),
        .CYD(\trunc_ln1_reg_397_reg[18]_i_1_n_7 ),
        .CYE(\trunc_ln1_reg_397_reg[19]_i_1_n_7 ),
        .CYF(\trunc_ln1_reg_397_reg[20]_i_1_n_7 ),
        .CYG(\trunc_ln1_reg_397_reg[21]_i_1_n_7 ),
        .CYH(\trunc_ln1_reg_397_reg[22]_i_1_n_7 ),
        .GEA(\trunc_ln1_reg_397_reg[15]_i_1_n_5 ),
        .GEB(\trunc_ln1_reg_397_reg[16]_i_1_n_5 ),
        .GEC(\trunc_ln1_reg_397_reg[17]_i_1_n_5 ),
        .GED(\trunc_ln1_reg_397_reg[18]_i_1_n_5 ),
        .GEE(\trunc_ln1_reg_397_reg[19]_i_1_n_5 ),
        .GEF(\trunc_ln1_reg_397_reg[20]_i_1_n_5 ),
        .GEG(\trunc_ln1_reg_397_reg[21]_i_1_n_5 ),
        .GEH(\trunc_ln1_reg_397_reg[22]_i_1_n_5 ),
        .PROPA(\trunc_ln1_reg_397_reg[15]_i_1_n_8 ),
        .PROPB(\trunc_ln1_reg_397_reg[16]_i_1_n_8 ),
        .PROPC(\trunc_ln1_reg_397_reg[17]_i_1_n_8 ),
        .PROPD(\trunc_ln1_reg_397_reg[18]_i_1_n_8 ),
        .PROPE(\trunc_ln1_reg_397_reg[19]_i_1_n_8 ),
        .PROPF(\trunc_ln1_reg_397_reg[20]_i_1_n_8 ),
        .PROPG(\trunc_ln1_reg_397_reg[21]_i_1_n_8 ),
        .PROPH(\trunc_ln1_reg_397_reg[22]_i_1_n_8 ));
  FDRE \trunc_ln1_reg_397_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln77_fu_239_p2[27]),
        .Q(trunc_ln1_reg_397[24]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \trunc_ln1_reg_397_reg[24]_i_1 
       (.GE(\trunc_ln1_reg_397_reg[24]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(out_reg_371[27]),
        .I3(shl_ln77_fu_233_p2[27]),
        .I4(\trunc_ln1_reg_397_reg[23]_i_1_n_7 ),
        .O51(add_ln77_fu_239_p2[27]),
        .O52(\trunc_ln1_reg_397_reg[24]_i_1_n_7 ),
        .PROP(\trunc_ln1_reg_397_reg[24]_i_1_n_8 ));
  FDRE \trunc_ln1_reg_397_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln77_fu_239_p2[28]),
        .Q(trunc_ln1_reg_397[25]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \trunc_ln1_reg_397_reg[25]_i_1 
       (.GE(\trunc_ln1_reg_397_reg[25]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(out_reg_371[28]),
        .I3(shl_ln77_fu_233_p2[28]),
        .I4(\trunc_ln1_reg_397_reg[31]_i_2_n_5 ),
        .O51(add_ln77_fu_239_p2[28]),
        .O52(\trunc_ln1_reg_397_reg[25]_i_1_n_7 ),
        .PROP(\trunc_ln1_reg_397_reg[25]_i_1_n_8 ));
  FDRE \trunc_ln1_reg_397_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln77_fu_239_p2[29]),
        .Q(trunc_ln1_reg_397[26]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \trunc_ln1_reg_397_reg[26]_i_1 
       (.GE(\trunc_ln1_reg_397_reg[26]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(out_reg_371[29]),
        .I3(shl_ln77_fu_233_p2[29]),
        .I4(\trunc_ln1_reg_397_reg[25]_i_1_n_7 ),
        .O51(add_ln77_fu_239_p2[29]),
        .O52(\trunc_ln1_reg_397_reg[26]_i_1_n_7 ),
        .PROP(\trunc_ln1_reg_397_reg[26]_i_1_n_8 ));
  FDRE \trunc_ln1_reg_397_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln77_fu_239_p2[30]),
        .Q(trunc_ln1_reg_397[27]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \trunc_ln1_reg_397_reg[27]_i_1 
       (.GE(\trunc_ln1_reg_397_reg[27]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(out_reg_371[30]),
        .I3(shl_ln77_fu_233_p2[30]),
        .I4(\trunc_ln1_reg_397_reg[31]_i_2_n_6 ),
        .O51(add_ln77_fu_239_p2[30]),
        .O52(\trunc_ln1_reg_397_reg[27]_i_1_n_7 ),
        .PROP(\trunc_ln1_reg_397_reg[27]_i_1_n_8 ));
  FDRE \trunc_ln1_reg_397_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln77_fu_239_p2[31]),
        .Q(trunc_ln1_reg_397[28]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \trunc_ln1_reg_397_reg[28]_i_1 
       (.GE(\trunc_ln1_reg_397_reg[28]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(out_reg_371[31]),
        .I3(shl_ln77_fu_233_p2[31]),
        .I4(\trunc_ln1_reg_397_reg[27]_i_1_n_7 ),
        .O51(add_ln77_fu_239_p2[31]),
        .O52(\trunc_ln1_reg_397_reg[28]_i_1_n_7 ),
        .PROP(\trunc_ln1_reg_397_reg[28]_i_1_n_8 ));
  FDRE \trunc_ln1_reg_397_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln77_fu_239_p2[32]),
        .Q(trunc_ln1_reg_397[29]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \trunc_ln1_reg_397_reg[29]_i_1 
       (.GE(\trunc_ln1_reg_397_reg[29]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(out_reg_371[32]),
        .I3(shl_ln77_fu_233_p2[32]),
        .I4(\trunc_ln1_reg_397_reg[31]_i_2_n_7 ),
        .O51(add_ln77_fu_239_p2[32]),
        .O52(\trunc_ln1_reg_397_reg[29]_i_1_n_7 ),
        .PROP(\trunc_ln1_reg_397_reg[29]_i_1_n_8 ));
  FDRE \trunc_ln1_reg_397_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln77_fu_239_p2[5]),
        .Q(trunc_ln1_reg_397[2]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \trunc_ln1_reg_397_reg[2]_i_1 
       (.GE(\trunc_ln1_reg_397_reg[2]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(out_reg_371[5]),
        .I3(shl_ln77_fu_233_p2[5]),
        .I4(\trunc_ln1_reg_397_reg[1]_i_1_n_7 ),
        .O51(add_ln77_fu_239_p2[5]),
        .O52(\trunc_ln1_reg_397_reg[2]_i_1_n_7 ),
        .PROP(\trunc_ln1_reg_397_reg[2]_i_1_n_8 ));
  FDRE \trunc_ln1_reg_397_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln77_fu_239_p2[33]),
        .Q(trunc_ln1_reg_397[30]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \trunc_ln1_reg_397_reg[30]_i_1 
       (.GE(\trunc_ln1_reg_397_reg[30]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(out_reg_371[33]),
        .I3(shl_ln77_fu_233_p2[33]),
        .I4(\trunc_ln1_reg_397_reg[29]_i_1_n_7 ),
        .O51(add_ln77_fu_239_p2[33]),
        .O52(\trunc_ln1_reg_397_reg[30]_i_1_n_7 ),
        .PROP(\trunc_ln1_reg_397_reg[30]_i_1_n_8 ));
  FDRE \trunc_ln1_reg_397_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln77_fu_239_p2[34]),
        .Q(trunc_ln1_reg_397[31]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \trunc_ln1_reg_397_reg[31]_i_1 
       (.GE(\trunc_ln1_reg_397_reg[31]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(out_reg_371[34]),
        .I3(shl_ln77_fu_233_p2[34]),
        .I4(\trunc_ln1_reg_397_reg[31]_i_2_n_8 ),
        .O51(add_ln77_fu_239_p2[34]),
        .O52(\trunc_ln1_reg_397_reg[31]_i_1_n_7 ),
        .PROP(\trunc_ln1_reg_397_reg[31]_i_1_n_8 ));
  LOOKAHEAD8 #(
    .LOOKB("TRUE"),
    .LOOKD("TRUE"),
    .LOOKF("TRUE"),
    .LOOKH("TRUE")) 
    \trunc_ln1_reg_397_reg[31]_i_2 
       (.CIN(\trunc_ln1_reg_397_reg[23]_i_2_n_8 ),
        .COUTB(\trunc_ln1_reg_397_reg[31]_i_2_n_5 ),
        .COUTD(\trunc_ln1_reg_397_reg[31]_i_2_n_6 ),
        .COUTF(\trunc_ln1_reg_397_reg[31]_i_2_n_7 ),
        .COUTH(\trunc_ln1_reg_397_reg[31]_i_2_n_8 ),
        .CYA(\trunc_ln1_reg_397_reg[23]_i_1_n_7 ),
        .CYB(\trunc_ln1_reg_397_reg[24]_i_1_n_7 ),
        .CYC(\trunc_ln1_reg_397_reg[25]_i_1_n_7 ),
        .CYD(\trunc_ln1_reg_397_reg[26]_i_1_n_7 ),
        .CYE(\trunc_ln1_reg_397_reg[27]_i_1_n_7 ),
        .CYF(\trunc_ln1_reg_397_reg[28]_i_1_n_7 ),
        .CYG(\trunc_ln1_reg_397_reg[29]_i_1_n_7 ),
        .CYH(\trunc_ln1_reg_397_reg[30]_i_1_n_7 ),
        .GEA(\trunc_ln1_reg_397_reg[23]_i_1_n_5 ),
        .GEB(\trunc_ln1_reg_397_reg[24]_i_1_n_5 ),
        .GEC(\trunc_ln1_reg_397_reg[25]_i_1_n_5 ),
        .GED(\trunc_ln1_reg_397_reg[26]_i_1_n_5 ),
        .GEE(\trunc_ln1_reg_397_reg[27]_i_1_n_5 ),
        .GEF(\trunc_ln1_reg_397_reg[28]_i_1_n_5 ),
        .GEG(\trunc_ln1_reg_397_reg[29]_i_1_n_5 ),
        .GEH(\trunc_ln1_reg_397_reg[30]_i_1_n_5 ),
        .PROPA(\trunc_ln1_reg_397_reg[23]_i_1_n_8 ),
        .PROPB(\trunc_ln1_reg_397_reg[24]_i_1_n_8 ),
        .PROPC(\trunc_ln1_reg_397_reg[25]_i_1_n_8 ),
        .PROPD(\trunc_ln1_reg_397_reg[26]_i_1_n_8 ),
        .PROPE(\trunc_ln1_reg_397_reg[27]_i_1_n_8 ),
        .PROPF(\trunc_ln1_reg_397_reg[28]_i_1_n_8 ),
        .PROPG(\trunc_ln1_reg_397_reg[29]_i_1_n_8 ),
        .PROPH(\trunc_ln1_reg_397_reg[30]_i_1_n_8 ));
  FDRE \trunc_ln1_reg_397_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln77_fu_239_p2[35]),
        .Q(trunc_ln1_reg_397[32]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \trunc_ln1_reg_397_reg[32]_i_1 
       (.GE(\trunc_ln1_reg_397_reg[32]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(out_reg_371[35]),
        .I3(shl_ln77_fu_233_p2[35]),
        .I4(\trunc_ln1_reg_397_reg[31]_i_1_n_7 ),
        .O51(add_ln77_fu_239_p2[35]),
        .O52(\trunc_ln1_reg_397_reg[32]_i_1_n_7 ),
        .PROP(\trunc_ln1_reg_397_reg[32]_i_1_n_8 ));
  FDRE \trunc_ln1_reg_397_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln77_fu_239_p2[36]),
        .Q(trunc_ln1_reg_397[33]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \trunc_ln1_reg_397_reg[33]_i_1 
       (.GE(\trunc_ln1_reg_397_reg[33]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(out_reg_371[36]),
        .I3(shl_ln77_fu_233_p2[36]),
        .I4(\trunc_ln1_reg_397_reg[39]_i_2_n_5 ),
        .O51(add_ln77_fu_239_p2[36]),
        .O52(\trunc_ln1_reg_397_reg[33]_i_1_n_7 ),
        .PROP(\trunc_ln1_reg_397_reg[33]_i_1_n_8 ));
  FDRE \trunc_ln1_reg_397_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln77_fu_239_p2[37]),
        .Q(trunc_ln1_reg_397[34]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \trunc_ln1_reg_397_reg[34]_i_1 
       (.GE(\trunc_ln1_reg_397_reg[34]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(out_reg_371[37]),
        .I3(shl_ln77_fu_233_p2[37]),
        .I4(\trunc_ln1_reg_397_reg[33]_i_1_n_7 ),
        .O51(add_ln77_fu_239_p2[37]),
        .O52(\trunc_ln1_reg_397_reg[34]_i_1_n_7 ),
        .PROP(\trunc_ln1_reg_397_reg[34]_i_1_n_8 ));
  FDRE \trunc_ln1_reg_397_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln77_fu_239_p2[38]),
        .Q(trunc_ln1_reg_397[35]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \trunc_ln1_reg_397_reg[35]_i_1 
       (.GE(\trunc_ln1_reg_397_reg[35]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(out_reg_371[38]),
        .I3(shl_ln77_fu_233_p2[38]),
        .I4(\trunc_ln1_reg_397_reg[39]_i_2_n_6 ),
        .O51(add_ln77_fu_239_p2[38]),
        .O52(\trunc_ln1_reg_397_reg[35]_i_1_n_7 ),
        .PROP(\trunc_ln1_reg_397_reg[35]_i_1_n_8 ));
  FDRE \trunc_ln1_reg_397_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln77_fu_239_p2[39]),
        .Q(trunc_ln1_reg_397[36]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \trunc_ln1_reg_397_reg[36]_i_1 
       (.GE(\trunc_ln1_reg_397_reg[36]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(out_reg_371[39]),
        .I3(shl_ln77_fu_233_p2[39]),
        .I4(\trunc_ln1_reg_397_reg[35]_i_1_n_7 ),
        .O51(add_ln77_fu_239_p2[39]),
        .O52(\trunc_ln1_reg_397_reg[36]_i_1_n_7 ),
        .PROP(\trunc_ln1_reg_397_reg[36]_i_1_n_8 ));
  FDRE \trunc_ln1_reg_397_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln77_fu_239_p2[40]),
        .Q(trunc_ln1_reg_397[37]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \trunc_ln1_reg_397_reg[37]_i_1 
       (.GE(\trunc_ln1_reg_397_reg[37]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(out_reg_371[40]),
        .I3(shl_ln77_fu_233_p2[40]),
        .I4(\trunc_ln1_reg_397_reg[39]_i_2_n_7 ),
        .O51(add_ln77_fu_239_p2[40]),
        .O52(\trunc_ln1_reg_397_reg[37]_i_1_n_7 ),
        .PROP(\trunc_ln1_reg_397_reg[37]_i_1_n_8 ));
  FDRE \trunc_ln1_reg_397_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln77_fu_239_p2[41]),
        .Q(trunc_ln1_reg_397[38]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \trunc_ln1_reg_397_reg[38]_i_1 
       (.GE(\trunc_ln1_reg_397_reg[38]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(out_reg_371[41]),
        .I3(shl_ln77_fu_233_p2[41]),
        .I4(\trunc_ln1_reg_397_reg[37]_i_1_n_7 ),
        .O51(add_ln77_fu_239_p2[41]),
        .O52(\trunc_ln1_reg_397_reg[38]_i_1_n_7 ),
        .PROP(\trunc_ln1_reg_397_reg[38]_i_1_n_8 ));
  FDRE \trunc_ln1_reg_397_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln77_fu_239_p2[42]),
        .Q(trunc_ln1_reg_397[39]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \trunc_ln1_reg_397_reg[39]_i_1 
       (.GE(\trunc_ln1_reg_397_reg[39]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(out_reg_371[42]),
        .I3(shl_ln77_fu_233_p2[42]),
        .I4(\trunc_ln1_reg_397_reg[39]_i_2_n_8 ),
        .O51(add_ln77_fu_239_p2[42]),
        .O52(\trunc_ln1_reg_397_reg[39]_i_1_n_7 ),
        .PROP(\trunc_ln1_reg_397_reg[39]_i_1_n_8 ));
  LOOKAHEAD8 #(
    .LOOKB("TRUE"),
    .LOOKD("TRUE"),
    .LOOKF("TRUE"),
    .LOOKH("TRUE")) 
    \trunc_ln1_reg_397_reg[39]_i_2 
       (.CIN(\trunc_ln1_reg_397_reg[31]_i_2_n_8 ),
        .COUTB(\trunc_ln1_reg_397_reg[39]_i_2_n_5 ),
        .COUTD(\trunc_ln1_reg_397_reg[39]_i_2_n_6 ),
        .COUTF(\trunc_ln1_reg_397_reg[39]_i_2_n_7 ),
        .COUTH(\trunc_ln1_reg_397_reg[39]_i_2_n_8 ),
        .CYA(\trunc_ln1_reg_397_reg[31]_i_1_n_7 ),
        .CYB(\trunc_ln1_reg_397_reg[32]_i_1_n_7 ),
        .CYC(\trunc_ln1_reg_397_reg[33]_i_1_n_7 ),
        .CYD(\trunc_ln1_reg_397_reg[34]_i_1_n_7 ),
        .CYE(\trunc_ln1_reg_397_reg[35]_i_1_n_7 ),
        .CYF(\trunc_ln1_reg_397_reg[36]_i_1_n_7 ),
        .CYG(\trunc_ln1_reg_397_reg[37]_i_1_n_7 ),
        .CYH(\trunc_ln1_reg_397_reg[38]_i_1_n_7 ),
        .GEA(\trunc_ln1_reg_397_reg[31]_i_1_n_5 ),
        .GEB(\trunc_ln1_reg_397_reg[32]_i_1_n_5 ),
        .GEC(\trunc_ln1_reg_397_reg[33]_i_1_n_5 ),
        .GED(\trunc_ln1_reg_397_reg[34]_i_1_n_5 ),
        .GEE(\trunc_ln1_reg_397_reg[35]_i_1_n_5 ),
        .GEF(\trunc_ln1_reg_397_reg[36]_i_1_n_5 ),
        .GEG(\trunc_ln1_reg_397_reg[37]_i_1_n_5 ),
        .GEH(\trunc_ln1_reg_397_reg[38]_i_1_n_5 ),
        .PROPA(\trunc_ln1_reg_397_reg[31]_i_1_n_8 ),
        .PROPB(\trunc_ln1_reg_397_reg[32]_i_1_n_8 ),
        .PROPC(\trunc_ln1_reg_397_reg[33]_i_1_n_8 ),
        .PROPD(\trunc_ln1_reg_397_reg[34]_i_1_n_8 ),
        .PROPE(\trunc_ln1_reg_397_reg[35]_i_1_n_8 ),
        .PROPF(\trunc_ln1_reg_397_reg[36]_i_1_n_8 ),
        .PROPG(\trunc_ln1_reg_397_reg[37]_i_1_n_8 ),
        .PROPH(\trunc_ln1_reg_397_reg[38]_i_1_n_8 ));
  FDRE \trunc_ln1_reg_397_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln77_fu_239_p2[6]),
        .Q(trunc_ln1_reg_397[3]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \trunc_ln1_reg_397_reg[3]_i_1 
       (.GE(\trunc_ln1_reg_397_reg[3]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(out_reg_371[6]),
        .I3(shl_ln77_fu_233_p2[6]),
        .I4(\trunc_ln1_reg_397_reg[7]_i_2_n_6 ),
        .O51(add_ln77_fu_239_p2[6]),
        .O52(\trunc_ln1_reg_397_reg[3]_i_1_n_7 ),
        .PROP(\trunc_ln1_reg_397_reg[3]_i_1_n_8 ));
  FDRE \trunc_ln1_reg_397_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln77_fu_239_p2[43]),
        .Q(trunc_ln1_reg_397[40]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \trunc_ln1_reg_397_reg[40]_i_1 
       (.GE(\trunc_ln1_reg_397_reg[40]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(out_reg_371[43]),
        .I3(shl_ln77_fu_233_p2[43]),
        .I4(\trunc_ln1_reg_397_reg[39]_i_1_n_7 ),
        .O51(add_ln77_fu_239_p2[43]),
        .O52(\trunc_ln1_reg_397_reg[40]_i_1_n_7 ),
        .PROP(\trunc_ln1_reg_397_reg[40]_i_1_n_8 ));
  FDRE \trunc_ln1_reg_397_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln77_fu_239_p2[44]),
        .Q(trunc_ln1_reg_397[41]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \trunc_ln1_reg_397_reg[41]_i_1 
       (.GE(\trunc_ln1_reg_397_reg[41]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(out_reg_371[44]),
        .I3(shl_ln77_fu_233_p2[44]),
        .I4(\trunc_ln1_reg_397_reg[47]_i_2_n_5 ),
        .O51(add_ln77_fu_239_p2[44]),
        .O52(\trunc_ln1_reg_397_reg[41]_i_1_n_7 ),
        .PROP(\trunc_ln1_reg_397_reg[41]_i_1_n_8 ));
  FDRE \trunc_ln1_reg_397_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln77_fu_239_p2[45]),
        .Q(trunc_ln1_reg_397[42]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \trunc_ln1_reg_397_reg[42]_i_1 
       (.GE(\trunc_ln1_reg_397_reg[42]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(out_reg_371[45]),
        .I3(shl_ln77_fu_233_p2[45]),
        .I4(\trunc_ln1_reg_397_reg[41]_i_1_n_7 ),
        .O51(add_ln77_fu_239_p2[45]),
        .O52(\trunc_ln1_reg_397_reg[42]_i_1_n_7 ),
        .PROP(\trunc_ln1_reg_397_reg[42]_i_1_n_8 ));
  FDRE \trunc_ln1_reg_397_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln77_fu_239_p2[46]),
        .Q(trunc_ln1_reg_397[43]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \trunc_ln1_reg_397_reg[43]_i_1 
       (.GE(\trunc_ln1_reg_397_reg[43]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(out_reg_371[46]),
        .I3(shl_ln77_fu_233_p2[46]),
        .I4(\trunc_ln1_reg_397_reg[47]_i_2_n_6 ),
        .O51(add_ln77_fu_239_p2[46]),
        .O52(\trunc_ln1_reg_397_reg[43]_i_1_n_7 ),
        .PROP(\trunc_ln1_reg_397_reg[43]_i_1_n_8 ));
  FDRE \trunc_ln1_reg_397_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln77_fu_239_p2[47]),
        .Q(trunc_ln1_reg_397[44]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \trunc_ln1_reg_397_reg[44]_i_1 
       (.GE(\trunc_ln1_reg_397_reg[44]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(out_reg_371[47]),
        .I3(shl_ln77_fu_233_p2[47]),
        .I4(\trunc_ln1_reg_397_reg[43]_i_1_n_7 ),
        .O51(add_ln77_fu_239_p2[47]),
        .O52(\trunc_ln1_reg_397_reg[44]_i_1_n_7 ),
        .PROP(\trunc_ln1_reg_397_reg[44]_i_1_n_8 ));
  FDRE \trunc_ln1_reg_397_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln77_fu_239_p2[48]),
        .Q(trunc_ln1_reg_397[45]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \trunc_ln1_reg_397_reg[45]_i_1 
       (.GE(\trunc_ln1_reg_397_reg[45]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(out_reg_371[48]),
        .I3(shl_ln77_fu_233_p2[48]),
        .I4(\trunc_ln1_reg_397_reg[47]_i_2_n_7 ),
        .O51(add_ln77_fu_239_p2[48]),
        .O52(\trunc_ln1_reg_397_reg[45]_i_1_n_7 ),
        .PROP(\trunc_ln1_reg_397_reg[45]_i_1_n_8 ));
  FDRE \trunc_ln1_reg_397_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln77_fu_239_p2[49]),
        .Q(trunc_ln1_reg_397[46]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \trunc_ln1_reg_397_reg[46]_i_1 
       (.GE(\trunc_ln1_reg_397_reg[46]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(out_reg_371[49]),
        .I3(shl_ln77_fu_233_p2[49]),
        .I4(\trunc_ln1_reg_397_reg[45]_i_1_n_7 ),
        .O51(add_ln77_fu_239_p2[49]),
        .O52(\trunc_ln1_reg_397_reg[46]_i_1_n_7 ),
        .PROP(\trunc_ln1_reg_397_reg[46]_i_1_n_8 ));
  FDRE \trunc_ln1_reg_397_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln77_fu_239_p2[50]),
        .Q(trunc_ln1_reg_397[47]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \trunc_ln1_reg_397_reg[47]_i_1 
       (.GE(\trunc_ln1_reg_397_reg[47]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(out_reg_371[50]),
        .I3(shl_ln77_fu_233_p2[50]),
        .I4(\trunc_ln1_reg_397_reg[47]_i_2_n_8 ),
        .O51(add_ln77_fu_239_p2[50]),
        .O52(\trunc_ln1_reg_397_reg[47]_i_1_n_7 ),
        .PROP(\trunc_ln1_reg_397_reg[47]_i_1_n_8 ));
  LOOKAHEAD8 #(
    .LOOKB("TRUE"),
    .LOOKD("TRUE"),
    .LOOKF("TRUE"),
    .LOOKH("TRUE")) 
    \trunc_ln1_reg_397_reg[47]_i_2 
       (.CIN(\trunc_ln1_reg_397_reg[39]_i_2_n_8 ),
        .COUTB(\trunc_ln1_reg_397_reg[47]_i_2_n_5 ),
        .COUTD(\trunc_ln1_reg_397_reg[47]_i_2_n_6 ),
        .COUTF(\trunc_ln1_reg_397_reg[47]_i_2_n_7 ),
        .COUTH(\trunc_ln1_reg_397_reg[47]_i_2_n_8 ),
        .CYA(\trunc_ln1_reg_397_reg[39]_i_1_n_7 ),
        .CYB(\trunc_ln1_reg_397_reg[40]_i_1_n_7 ),
        .CYC(\trunc_ln1_reg_397_reg[41]_i_1_n_7 ),
        .CYD(\trunc_ln1_reg_397_reg[42]_i_1_n_7 ),
        .CYE(\trunc_ln1_reg_397_reg[43]_i_1_n_7 ),
        .CYF(\trunc_ln1_reg_397_reg[44]_i_1_n_7 ),
        .CYG(\trunc_ln1_reg_397_reg[45]_i_1_n_7 ),
        .CYH(\trunc_ln1_reg_397_reg[46]_i_1_n_7 ),
        .GEA(\trunc_ln1_reg_397_reg[39]_i_1_n_5 ),
        .GEB(\trunc_ln1_reg_397_reg[40]_i_1_n_5 ),
        .GEC(\trunc_ln1_reg_397_reg[41]_i_1_n_5 ),
        .GED(\trunc_ln1_reg_397_reg[42]_i_1_n_5 ),
        .GEE(\trunc_ln1_reg_397_reg[43]_i_1_n_5 ),
        .GEF(\trunc_ln1_reg_397_reg[44]_i_1_n_5 ),
        .GEG(\trunc_ln1_reg_397_reg[45]_i_1_n_5 ),
        .GEH(\trunc_ln1_reg_397_reg[46]_i_1_n_5 ),
        .PROPA(\trunc_ln1_reg_397_reg[39]_i_1_n_8 ),
        .PROPB(\trunc_ln1_reg_397_reg[40]_i_1_n_8 ),
        .PROPC(\trunc_ln1_reg_397_reg[41]_i_1_n_8 ),
        .PROPD(\trunc_ln1_reg_397_reg[42]_i_1_n_8 ),
        .PROPE(\trunc_ln1_reg_397_reg[43]_i_1_n_8 ),
        .PROPF(\trunc_ln1_reg_397_reg[44]_i_1_n_8 ),
        .PROPG(\trunc_ln1_reg_397_reg[45]_i_1_n_8 ),
        .PROPH(\trunc_ln1_reg_397_reg[46]_i_1_n_8 ));
  FDRE \trunc_ln1_reg_397_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln77_fu_239_p2[51]),
        .Q(trunc_ln1_reg_397[48]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \trunc_ln1_reg_397_reg[48]_i_1 
       (.GE(\trunc_ln1_reg_397_reg[48]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(out_reg_371[51]),
        .I3(shl_ln77_fu_233_p2[51]),
        .I4(\trunc_ln1_reg_397_reg[47]_i_1_n_7 ),
        .O51(add_ln77_fu_239_p2[51]),
        .O52(\trunc_ln1_reg_397_reg[48]_i_1_n_7 ),
        .PROP(\trunc_ln1_reg_397_reg[48]_i_1_n_8 ));
  FDRE \trunc_ln1_reg_397_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln77_fu_239_p2[52]),
        .Q(trunc_ln1_reg_397[49]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \trunc_ln1_reg_397_reg[49]_i_1 
       (.GE(\trunc_ln1_reg_397_reg[49]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(out_reg_371[52]),
        .I3(shl_ln77_fu_233_p2[52]),
        .I4(\trunc_ln1_reg_397_reg[55]_i_2_n_5 ),
        .O51(add_ln77_fu_239_p2[52]),
        .O52(\trunc_ln1_reg_397_reg[49]_i_1_n_7 ),
        .PROP(\trunc_ln1_reg_397_reg[49]_i_1_n_8 ));
  FDRE \trunc_ln1_reg_397_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln77_fu_239_p2[7]),
        .Q(trunc_ln1_reg_397[4]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \trunc_ln1_reg_397_reg[4]_i_1 
       (.GE(\trunc_ln1_reg_397_reg[4]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(out_reg_371[7]),
        .I3(shl_ln77_fu_233_p2[7]),
        .I4(\trunc_ln1_reg_397_reg[3]_i_1_n_7 ),
        .O51(add_ln77_fu_239_p2[7]),
        .O52(\trunc_ln1_reg_397_reg[4]_i_1_n_7 ),
        .PROP(\trunc_ln1_reg_397_reg[4]_i_1_n_8 ));
  FDRE \trunc_ln1_reg_397_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln77_fu_239_p2[53]),
        .Q(trunc_ln1_reg_397[50]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \trunc_ln1_reg_397_reg[50]_i_1 
       (.GE(\trunc_ln1_reg_397_reg[50]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(out_reg_371[53]),
        .I3(shl_ln77_fu_233_p2[53]),
        .I4(\trunc_ln1_reg_397_reg[49]_i_1_n_7 ),
        .O51(add_ln77_fu_239_p2[53]),
        .O52(\trunc_ln1_reg_397_reg[50]_i_1_n_7 ),
        .PROP(\trunc_ln1_reg_397_reg[50]_i_1_n_8 ));
  FDRE \trunc_ln1_reg_397_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln77_fu_239_p2[54]),
        .Q(trunc_ln1_reg_397[51]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \trunc_ln1_reg_397_reg[51]_i_1 
       (.GE(\trunc_ln1_reg_397_reg[51]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(out_reg_371[54]),
        .I3(shl_ln77_fu_233_p2[54]),
        .I4(\trunc_ln1_reg_397_reg[55]_i_2_n_6 ),
        .O51(add_ln77_fu_239_p2[54]),
        .O52(\trunc_ln1_reg_397_reg[51]_i_1_n_7 ),
        .PROP(\trunc_ln1_reg_397_reg[51]_i_1_n_8 ));
  FDRE \trunc_ln1_reg_397_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln77_fu_239_p2[55]),
        .Q(trunc_ln1_reg_397[52]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \trunc_ln1_reg_397_reg[52]_i_1 
       (.GE(\trunc_ln1_reg_397_reg[52]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(out_reg_371[55]),
        .I3(shl_ln77_fu_233_p2[55]),
        .I4(\trunc_ln1_reg_397_reg[51]_i_1_n_7 ),
        .O51(add_ln77_fu_239_p2[55]),
        .O52(\trunc_ln1_reg_397_reg[52]_i_1_n_7 ),
        .PROP(\trunc_ln1_reg_397_reg[52]_i_1_n_8 ));
  FDRE \trunc_ln1_reg_397_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln77_fu_239_p2[56]),
        .Q(trunc_ln1_reg_397[53]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \trunc_ln1_reg_397_reg[53]_i_1 
       (.GE(\trunc_ln1_reg_397_reg[53]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(out_reg_371[56]),
        .I3(shl_ln77_fu_233_p2[56]),
        .I4(\trunc_ln1_reg_397_reg[55]_i_2_n_7 ),
        .O51(add_ln77_fu_239_p2[56]),
        .O52(\trunc_ln1_reg_397_reg[53]_i_1_n_7 ),
        .PROP(\trunc_ln1_reg_397_reg[53]_i_1_n_8 ));
  FDRE \trunc_ln1_reg_397_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln77_fu_239_p2[57]),
        .Q(trunc_ln1_reg_397[54]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \trunc_ln1_reg_397_reg[54]_i_1 
       (.GE(\trunc_ln1_reg_397_reg[54]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(out_reg_371[57]),
        .I3(shl_ln77_fu_233_p2[57]),
        .I4(\trunc_ln1_reg_397_reg[53]_i_1_n_7 ),
        .O51(add_ln77_fu_239_p2[57]),
        .O52(\trunc_ln1_reg_397_reg[54]_i_1_n_7 ),
        .PROP(\trunc_ln1_reg_397_reg[54]_i_1_n_8 ));
  FDRE \trunc_ln1_reg_397_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln77_fu_239_p2[58]),
        .Q(trunc_ln1_reg_397[55]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \trunc_ln1_reg_397_reg[55]_i_1 
       (.GE(\trunc_ln1_reg_397_reg[55]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(out_reg_371[58]),
        .I3(shl_ln77_fu_233_p2[58]),
        .I4(\trunc_ln1_reg_397_reg[55]_i_2_n_8 ),
        .O51(add_ln77_fu_239_p2[58]),
        .O52(\trunc_ln1_reg_397_reg[55]_i_1_n_7 ),
        .PROP(\trunc_ln1_reg_397_reg[55]_i_1_n_8 ));
  LOOKAHEAD8 #(
    .LOOKB("TRUE"),
    .LOOKD("TRUE"),
    .LOOKF("TRUE"),
    .LOOKH("TRUE")) 
    \trunc_ln1_reg_397_reg[55]_i_2 
       (.CIN(\trunc_ln1_reg_397_reg[47]_i_2_n_8 ),
        .COUTB(\trunc_ln1_reg_397_reg[55]_i_2_n_5 ),
        .COUTD(\trunc_ln1_reg_397_reg[55]_i_2_n_6 ),
        .COUTF(\trunc_ln1_reg_397_reg[55]_i_2_n_7 ),
        .COUTH(\trunc_ln1_reg_397_reg[55]_i_2_n_8 ),
        .CYA(\trunc_ln1_reg_397_reg[47]_i_1_n_7 ),
        .CYB(\trunc_ln1_reg_397_reg[48]_i_1_n_7 ),
        .CYC(\trunc_ln1_reg_397_reg[49]_i_1_n_7 ),
        .CYD(\trunc_ln1_reg_397_reg[50]_i_1_n_7 ),
        .CYE(\trunc_ln1_reg_397_reg[51]_i_1_n_7 ),
        .CYF(\trunc_ln1_reg_397_reg[52]_i_1_n_7 ),
        .CYG(\trunc_ln1_reg_397_reg[53]_i_1_n_7 ),
        .CYH(\trunc_ln1_reg_397_reg[54]_i_1_n_7 ),
        .GEA(\trunc_ln1_reg_397_reg[47]_i_1_n_5 ),
        .GEB(\trunc_ln1_reg_397_reg[48]_i_1_n_5 ),
        .GEC(\trunc_ln1_reg_397_reg[49]_i_1_n_5 ),
        .GED(\trunc_ln1_reg_397_reg[50]_i_1_n_5 ),
        .GEE(\trunc_ln1_reg_397_reg[51]_i_1_n_5 ),
        .GEF(\trunc_ln1_reg_397_reg[52]_i_1_n_5 ),
        .GEG(\trunc_ln1_reg_397_reg[53]_i_1_n_5 ),
        .GEH(\trunc_ln1_reg_397_reg[54]_i_1_n_5 ),
        .PROPA(\trunc_ln1_reg_397_reg[47]_i_1_n_8 ),
        .PROPB(\trunc_ln1_reg_397_reg[48]_i_1_n_8 ),
        .PROPC(\trunc_ln1_reg_397_reg[49]_i_1_n_8 ),
        .PROPD(\trunc_ln1_reg_397_reg[50]_i_1_n_8 ),
        .PROPE(\trunc_ln1_reg_397_reg[51]_i_1_n_8 ),
        .PROPF(\trunc_ln1_reg_397_reg[52]_i_1_n_8 ),
        .PROPG(\trunc_ln1_reg_397_reg[53]_i_1_n_8 ),
        .PROPH(\trunc_ln1_reg_397_reg[54]_i_1_n_8 ));
  FDRE \trunc_ln1_reg_397_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln77_fu_239_p2[59]),
        .Q(trunc_ln1_reg_397[56]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \trunc_ln1_reg_397_reg[56]_i_1 
       (.GE(\trunc_ln1_reg_397_reg[56]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(out_reg_371[59]),
        .I3(shl_ln77_fu_233_p2[59]),
        .I4(\trunc_ln1_reg_397_reg[55]_i_1_n_7 ),
        .O51(add_ln77_fu_239_p2[59]),
        .O52(\trunc_ln1_reg_397_reg[56]_i_1_n_7 ),
        .PROP(\trunc_ln1_reg_397_reg[56]_i_1_n_8 ));
  FDRE \trunc_ln1_reg_397_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln77_fu_239_p2[60]),
        .Q(trunc_ln1_reg_397[57]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \trunc_ln1_reg_397_reg[57]_i_1 
       (.GE(\trunc_ln1_reg_397_reg[57]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(out_reg_371[60]),
        .I3(shl_ln77_fu_233_p2[60]),
        .I4(\trunc_ln1_reg_397_reg[59]_i_2_n_5 ),
        .O51(add_ln77_fu_239_p2[60]),
        .O52(\trunc_ln1_reg_397_reg[57]_i_1_n_7 ),
        .PROP(\trunc_ln1_reg_397_reg[57]_i_1_n_8 ));
  FDRE \trunc_ln1_reg_397_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln77_fu_239_p2[61]),
        .Q(trunc_ln1_reg_397[58]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \trunc_ln1_reg_397_reg[58]_i_1 
       (.GE(\trunc_ln1_reg_397_reg[58]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(out_reg_371[61]),
        .I3(shl_ln77_fu_233_p2[61]),
        .I4(\trunc_ln1_reg_397_reg[57]_i_1_n_7 ),
        .O51(add_ln77_fu_239_p2[61]),
        .O52(\trunc_ln1_reg_397_reg[58]_i_1_n_7 ),
        .PROP(\trunc_ln1_reg_397_reg[58]_i_1_n_8 ));
  FDRE \trunc_ln1_reg_397_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln77_fu_239_p2[62]),
        .Q(trunc_ln1_reg_397[59]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \trunc_ln1_reg_397_reg[59]_i_1 
       (.GE(\trunc_ln1_reg_397_reg[59]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(out_reg_371[62]),
        .I3(shl_ln77_fu_233_p2[62]),
        .I4(\trunc_ln1_reg_397_reg[59]_i_2_n_6 ),
        .O51(add_ln77_fu_239_p2[62]),
        .O52(\trunc_ln1_reg_397_reg[59]_i_1_n_7 ),
        .PROP(\trunc_ln1_reg_397_reg[59]_i_1_n_8 ));
  (* KEEP = "yes" *) 
  LOOKAHEAD8 #(
    .LOOKB("TRUE"),
    .LOOKD("TRUE"),
    .LOOKF("TRUE"),
    .LOOKH("FALSE")) 
    \trunc_ln1_reg_397_reg[59]_i_2 
       (.CIN(\trunc_ln1_reg_397_reg[55]_i_2_n_8 ),
        .COUTB(\trunc_ln1_reg_397_reg[59]_i_2_n_5 ),
        .COUTD(\trunc_ln1_reg_397_reg[59]_i_2_n_6 ),
        .COUTF(\trunc_ln1_reg_397_reg[59]_i_2_n_7 ),
        .COUTH(\NLW_trunc_ln1_reg_397_reg[59]_i_2_COUTH_UNCONNECTED ),
        .CYA(\trunc_ln1_reg_397_reg[55]_i_1_n_7 ),
        .CYB(\trunc_ln1_reg_397_reg[56]_i_1_n_7 ),
        .CYC(\trunc_ln1_reg_397_reg[57]_i_1_n_7 ),
        .CYD(\trunc_ln1_reg_397_reg[58]_i_1_n_7 ),
        .CYE(\trunc_ln1_reg_397_reg[59]_i_1_n_7 ),
        .CYF(\trunc_ln1_reg_397_reg[60]_i_1_n_7 ),
        .CYG(\NLW_trunc_ln1_reg_397_reg[59]_i_2_CYG_UNCONNECTED ),
        .CYH(\NLW_trunc_ln1_reg_397_reg[59]_i_2_CYH_UNCONNECTED ),
        .GEA(\trunc_ln1_reg_397_reg[55]_i_1_n_5 ),
        .GEB(\trunc_ln1_reg_397_reg[56]_i_1_n_5 ),
        .GEC(\trunc_ln1_reg_397_reg[57]_i_1_n_5 ),
        .GED(\trunc_ln1_reg_397_reg[58]_i_1_n_5 ),
        .GEE(\trunc_ln1_reg_397_reg[59]_i_1_n_5 ),
        .GEF(\trunc_ln1_reg_397_reg[60]_i_1_n_5 ),
        .GEG(\NLW_trunc_ln1_reg_397_reg[59]_i_2_GEG_UNCONNECTED ),
        .GEH(\NLW_trunc_ln1_reg_397_reg[59]_i_2_GEH_UNCONNECTED ),
        .PROPA(\trunc_ln1_reg_397_reg[55]_i_1_n_8 ),
        .PROPB(\trunc_ln1_reg_397_reg[56]_i_1_n_8 ),
        .PROPC(\trunc_ln1_reg_397_reg[57]_i_1_n_8 ),
        .PROPD(\trunc_ln1_reg_397_reg[58]_i_1_n_8 ),
        .PROPE(\trunc_ln1_reg_397_reg[59]_i_1_n_8 ),
        .PROPF(\trunc_ln1_reg_397_reg[60]_i_1_n_8 ),
        .PROPG(\NLW_trunc_ln1_reg_397_reg[59]_i_2_PROPG_UNCONNECTED ),
        .PROPH(\NLW_trunc_ln1_reg_397_reg[59]_i_2_PROPH_UNCONNECTED ));
  FDRE \trunc_ln1_reg_397_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln77_fu_239_p2[8]),
        .Q(trunc_ln1_reg_397[5]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \trunc_ln1_reg_397_reg[5]_i_1 
       (.GE(\trunc_ln1_reg_397_reg[5]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(out_reg_371[8]),
        .I3(shl_ln77_fu_233_p2[8]),
        .I4(\trunc_ln1_reg_397_reg[7]_i_2_n_7 ),
        .O51(add_ln77_fu_239_p2[8]),
        .O52(\trunc_ln1_reg_397_reg[5]_i_1_n_7 ),
        .PROP(\trunc_ln1_reg_397_reg[5]_i_1_n_8 ));
  FDRE \trunc_ln1_reg_397_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln77_fu_239_p2[63]),
        .Q(trunc_ln1_reg_397[60]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'h0FF00FF0F00F0FF0)) 
    \trunc_ln1_reg_397_reg[60]_i_1 
       (.GE(\trunc_ln1_reg_397_reg[60]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(shl_ln77_fu_233_p2[63]),
        .I3(out_reg_371[63]),
        .I4(\trunc_ln1_reg_397_reg[59]_i_1_n_7 ),
        .O51(add_ln77_fu_239_p2[63]),
        .O52(\trunc_ln1_reg_397_reg[60]_i_1_n_7 ),
        .PROP(\trunc_ln1_reg_397_reg[60]_i_1_n_8 ));
  FDRE \trunc_ln1_reg_397_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln77_fu_239_p2[9]),
        .Q(trunc_ln1_reg_397[6]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \trunc_ln1_reg_397_reg[6]_i_1 
       (.GE(\trunc_ln1_reg_397_reg[6]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(out_reg_371[9]),
        .I3(shl_ln77_fu_233_p2[9]),
        .I4(\trunc_ln1_reg_397_reg[5]_i_1_n_7 ),
        .O51(add_ln77_fu_239_p2[9]),
        .O52(\trunc_ln1_reg_397_reg[6]_i_1_n_7 ),
        .PROP(\trunc_ln1_reg_397_reg[6]_i_1_n_8 ));
  FDRE \trunc_ln1_reg_397_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln77_fu_239_p2[10]),
        .Q(trunc_ln1_reg_397[7]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \trunc_ln1_reg_397_reg[7]_i_1 
       (.GE(\trunc_ln1_reg_397_reg[7]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(out_reg_371[10]),
        .I3(shl_ln77_fu_233_p2[10]),
        .I4(\trunc_ln1_reg_397_reg[7]_i_2_n_8 ),
        .O51(add_ln77_fu_239_p2[10]),
        .O52(\trunc_ln1_reg_397_reg[7]_i_1_n_7 ),
        .PROP(\trunc_ln1_reg_397_reg[7]_i_1_n_8 ));
  LOOKAHEAD8 #(
    .LOOKB("FALSE"),
    .LOOKD("TRUE"),
    .LOOKF("TRUE"),
    .LOOKH("TRUE")) 
    \trunc_ln1_reg_397_reg[7]_i_2 
       (.CIN(1'b0),
        .COUTB(\trunc_ln1_reg_397_reg[7]_i_2_n_5 ),
        .COUTD(\trunc_ln1_reg_397_reg[7]_i_2_n_6 ),
        .COUTF(\trunc_ln1_reg_397_reg[7]_i_2_n_7 ),
        .COUTH(\trunc_ln1_reg_397_reg[7]_i_2_n_8 ),
        .CYA(\trunc_ln1_reg_397_reg[0]_i_2_n_7 ),
        .CYB(\trunc_ln1_reg_397_reg[0]_i_1_n_7 ),
        .CYC(\trunc_ln1_reg_397_reg[1]_i_1_n_7 ),
        .CYD(\trunc_ln1_reg_397_reg[2]_i_1_n_7 ),
        .CYE(\trunc_ln1_reg_397_reg[3]_i_1_n_7 ),
        .CYF(\trunc_ln1_reg_397_reg[4]_i_1_n_7 ),
        .CYG(\trunc_ln1_reg_397_reg[5]_i_1_n_7 ),
        .CYH(\trunc_ln1_reg_397_reg[6]_i_1_n_7 ),
        .GEA(\trunc_ln1_reg_397_reg[0]_i_2_n_5 ),
        .GEB(\trunc_ln1_reg_397_reg[0]_i_1_n_5 ),
        .GEC(\trunc_ln1_reg_397_reg[1]_i_1_n_5 ),
        .GED(\trunc_ln1_reg_397_reg[2]_i_1_n_5 ),
        .GEE(\trunc_ln1_reg_397_reg[3]_i_1_n_5 ),
        .GEF(\trunc_ln1_reg_397_reg[4]_i_1_n_5 ),
        .GEG(\trunc_ln1_reg_397_reg[5]_i_1_n_5 ),
        .GEH(\trunc_ln1_reg_397_reg[6]_i_1_n_5 ),
        .PROPA(\trunc_ln1_reg_397_reg[0]_i_2_n_8 ),
        .PROPB(\trunc_ln1_reg_397_reg[0]_i_1_n_8 ),
        .PROPC(\trunc_ln1_reg_397_reg[1]_i_1_n_8 ),
        .PROPD(\trunc_ln1_reg_397_reg[2]_i_1_n_8 ),
        .PROPE(\trunc_ln1_reg_397_reg[3]_i_1_n_8 ),
        .PROPF(\trunc_ln1_reg_397_reg[4]_i_1_n_8 ),
        .PROPG(\trunc_ln1_reg_397_reg[5]_i_1_n_8 ),
        .PROPH(\trunc_ln1_reg_397_reg[6]_i_1_n_8 ));
  FDRE \trunc_ln1_reg_397_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln77_fu_239_p2[11]),
        .Q(trunc_ln1_reg_397[8]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \trunc_ln1_reg_397_reg[8]_i_1 
       (.GE(\trunc_ln1_reg_397_reg[8]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(out_reg_371[11]),
        .I3(shl_ln77_fu_233_p2[11]),
        .I4(\trunc_ln1_reg_397_reg[7]_i_1_n_7 ),
        .O51(add_ln77_fu_239_p2[11]),
        .O52(\trunc_ln1_reg_397_reg[8]_i_1_n_7 ),
        .PROP(\trunc_ln1_reg_397_reg[8]_i_1_n_8 ));
  FDRE \trunc_ln1_reg_397_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln77_fu_239_p2[12]),
        .Q(trunc_ln1_reg_397[9]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \trunc_ln1_reg_397_reg[9]_i_1 
       (.GE(\trunc_ln1_reg_397_reg[9]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(out_reg_371[12]),
        .I3(shl_ln77_fu_233_p2[12]),
        .I4(\trunc_ln1_reg_397_reg[15]_i_2_n_5 ),
        .O51(add_ln77_fu_239_p2[12]),
        .O52(\trunc_ln1_reg_397_reg[9]_i_1_n_7 ),
        .PROP(\trunc_ln1_reg_397_reg[9]_i_1_n_8 ));
  FDRE \trunc_ln_reg_403_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_0_in[0]),
        .Q(trunc_ln_reg_403[0]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \trunc_ln_reg_403_reg[0]_i_1 
       (.GE(\trunc_ln_reg_403_reg[0]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(out_reg_371[3]),
        .I3(shl_ln69_fu_272_p2[3]),
        .I4(\trunc_ln_reg_403_reg[0]_i_2_n_7 ),
        .O51(p_0_in[0]),
        .O52(\trunc_ln_reg_403_reg[0]_i_1_n_7 ),
        .PROP(\trunc_ln_reg_403_reg[0]_i_1_n_8 ));
  LUT6CY #(
    .INIT(64'hFF000000FF00FF00)) 
    \trunc_ln_reg_403_reg[0]_i_2 
       (.GE(\trunc_ln_reg_403_reg[0]_i_2_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(out_reg_371[2]),
        .I4(1'b0),
        .O51(\trunc_ln_reg_403_reg[0]_i_2_n_6 ),
        .O52(\trunc_ln_reg_403_reg[0]_i_2_n_7 ),
        .PROP(\trunc_ln_reg_403_reg[0]_i_2_n_8 ));
  FDRE \trunc_ln_reg_403_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_0_in[10]),
        .Q(trunc_ln_reg_403[10]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \trunc_ln_reg_403_reg[10]_i_1 
       (.GE(\trunc_ln_reg_403_reg[10]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(out_reg_371[13]),
        .I3(shl_ln69_fu_272_p2[13]),
        .I4(\trunc_ln_reg_403_reg[9]_i_1_n_7 ),
        .O51(p_0_in[10]),
        .O52(\trunc_ln_reg_403_reg[10]_i_1_n_7 ),
        .PROP(\trunc_ln_reg_403_reg[10]_i_1_n_8 ));
  FDRE \trunc_ln_reg_403_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_0_in[11]),
        .Q(trunc_ln_reg_403[11]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \trunc_ln_reg_403_reg[11]_i_1 
       (.GE(\trunc_ln_reg_403_reg[11]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(out_reg_371[14]),
        .I3(shl_ln69_fu_272_p2[14]),
        .I4(\trunc_ln_reg_403_reg[15]_i_2_n_6 ),
        .O51(p_0_in[11]),
        .O52(\trunc_ln_reg_403_reg[11]_i_1_n_7 ),
        .PROP(\trunc_ln_reg_403_reg[11]_i_1_n_8 ));
  FDRE \trunc_ln_reg_403_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_0_in[12]),
        .Q(trunc_ln_reg_403[12]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \trunc_ln_reg_403_reg[12]_i_1 
       (.GE(\trunc_ln_reg_403_reg[12]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(out_reg_371[15]),
        .I3(shl_ln69_fu_272_p2[15]),
        .I4(\trunc_ln_reg_403_reg[11]_i_1_n_7 ),
        .O51(p_0_in[12]),
        .O52(\trunc_ln_reg_403_reg[12]_i_1_n_7 ),
        .PROP(\trunc_ln_reg_403_reg[12]_i_1_n_8 ));
  FDRE \trunc_ln_reg_403_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_0_in[13]),
        .Q(trunc_ln_reg_403[13]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \trunc_ln_reg_403_reg[13]_i_1 
       (.GE(\trunc_ln_reg_403_reg[13]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(out_reg_371[16]),
        .I3(shl_ln69_fu_272_p2[16]),
        .I4(\trunc_ln_reg_403_reg[15]_i_2_n_7 ),
        .O51(p_0_in[13]),
        .O52(\trunc_ln_reg_403_reg[13]_i_1_n_7 ),
        .PROP(\trunc_ln_reg_403_reg[13]_i_1_n_8 ));
  FDRE \trunc_ln_reg_403_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_0_in[14]),
        .Q(trunc_ln_reg_403[14]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \trunc_ln_reg_403_reg[14]_i_1 
       (.GE(\trunc_ln_reg_403_reg[14]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(out_reg_371[17]),
        .I3(shl_ln69_fu_272_p2[17]),
        .I4(\trunc_ln_reg_403_reg[13]_i_1_n_7 ),
        .O51(p_0_in[14]),
        .O52(\trunc_ln_reg_403_reg[14]_i_1_n_7 ),
        .PROP(\trunc_ln_reg_403_reg[14]_i_1_n_8 ));
  FDRE \trunc_ln_reg_403_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_0_in[15]),
        .Q(trunc_ln_reg_403[15]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \trunc_ln_reg_403_reg[15]_i_1 
       (.GE(\trunc_ln_reg_403_reg[15]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(out_reg_371[18]),
        .I3(shl_ln69_fu_272_p2[18]),
        .I4(\trunc_ln_reg_403_reg[15]_i_2_n_8 ),
        .O51(p_0_in[15]),
        .O52(\trunc_ln_reg_403_reg[15]_i_1_n_7 ),
        .PROP(\trunc_ln_reg_403_reg[15]_i_1_n_8 ));
  LOOKAHEAD8 #(
    .LOOKB("TRUE"),
    .LOOKD("TRUE"),
    .LOOKF("TRUE"),
    .LOOKH("TRUE")) 
    \trunc_ln_reg_403_reg[15]_i_2 
       (.CIN(\trunc_ln_reg_403_reg[7]_i_2_n_8 ),
        .COUTB(\trunc_ln_reg_403_reg[15]_i_2_n_5 ),
        .COUTD(\trunc_ln_reg_403_reg[15]_i_2_n_6 ),
        .COUTF(\trunc_ln_reg_403_reg[15]_i_2_n_7 ),
        .COUTH(\trunc_ln_reg_403_reg[15]_i_2_n_8 ),
        .CYA(\trunc_ln_reg_403_reg[7]_i_1_n_7 ),
        .CYB(\trunc_ln_reg_403_reg[8]_i_1_n_7 ),
        .CYC(\trunc_ln_reg_403_reg[9]_i_1_n_7 ),
        .CYD(\trunc_ln_reg_403_reg[10]_i_1_n_7 ),
        .CYE(\trunc_ln_reg_403_reg[11]_i_1_n_7 ),
        .CYF(\trunc_ln_reg_403_reg[12]_i_1_n_7 ),
        .CYG(\trunc_ln_reg_403_reg[13]_i_1_n_7 ),
        .CYH(\trunc_ln_reg_403_reg[14]_i_1_n_7 ),
        .GEA(\trunc_ln_reg_403_reg[7]_i_1_n_5 ),
        .GEB(\trunc_ln_reg_403_reg[8]_i_1_n_5 ),
        .GEC(\trunc_ln_reg_403_reg[9]_i_1_n_5 ),
        .GED(\trunc_ln_reg_403_reg[10]_i_1_n_5 ),
        .GEE(\trunc_ln_reg_403_reg[11]_i_1_n_5 ),
        .GEF(\trunc_ln_reg_403_reg[12]_i_1_n_5 ),
        .GEG(\trunc_ln_reg_403_reg[13]_i_1_n_5 ),
        .GEH(\trunc_ln_reg_403_reg[14]_i_1_n_5 ),
        .PROPA(\trunc_ln_reg_403_reg[7]_i_1_n_8 ),
        .PROPB(\trunc_ln_reg_403_reg[8]_i_1_n_8 ),
        .PROPC(\trunc_ln_reg_403_reg[9]_i_1_n_8 ),
        .PROPD(\trunc_ln_reg_403_reg[10]_i_1_n_8 ),
        .PROPE(\trunc_ln_reg_403_reg[11]_i_1_n_8 ),
        .PROPF(\trunc_ln_reg_403_reg[12]_i_1_n_8 ),
        .PROPG(\trunc_ln_reg_403_reg[13]_i_1_n_8 ),
        .PROPH(\trunc_ln_reg_403_reg[14]_i_1_n_8 ));
  FDRE \trunc_ln_reg_403_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_0_in[16]),
        .Q(trunc_ln_reg_403[16]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \trunc_ln_reg_403_reg[16]_i_1 
       (.GE(\trunc_ln_reg_403_reg[16]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(out_reg_371[19]),
        .I3(shl_ln69_fu_272_p2[19]),
        .I4(\trunc_ln_reg_403_reg[15]_i_1_n_7 ),
        .O51(p_0_in[16]),
        .O52(\trunc_ln_reg_403_reg[16]_i_1_n_7 ),
        .PROP(\trunc_ln_reg_403_reg[16]_i_1_n_8 ));
  FDRE \trunc_ln_reg_403_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_0_in[17]),
        .Q(trunc_ln_reg_403[17]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \trunc_ln_reg_403_reg[17]_i_1 
       (.GE(\trunc_ln_reg_403_reg[17]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(out_reg_371[20]),
        .I3(shl_ln69_fu_272_p2[20]),
        .I4(\trunc_ln_reg_403_reg[23]_i_2_n_5 ),
        .O51(p_0_in[17]),
        .O52(\trunc_ln_reg_403_reg[17]_i_1_n_7 ),
        .PROP(\trunc_ln_reg_403_reg[17]_i_1_n_8 ));
  FDRE \trunc_ln_reg_403_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_0_in[18]),
        .Q(trunc_ln_reg_403[18]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \trunc_ln_reg_403_reg[18]_i_1 
       (.GE(\trunc_ln_reg_403_reg[18]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(out_reg_371[21]),
        .I3(shl_ln69_fu_272_p2[21]),
        .I4(\trunc_ln_reg_403_reg[17]_i_1_n_7 ),
        .O51(p_0_in[18]),
        .O52(\trunc_ln_reg_403_reg[18]_i_1_n_7 ),
        .PROP(\trunc_ln_reg_403_reg[18]_i_1_n_8 ));
  FDRE \trunc_ln_reg_403_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_0_in[19]),
        .Q(trunc_ln_reg_403[19]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \trunc_ln_reg_403_reg[19]_i_1 
       (.GE(\trunc_ln_reg_403_reg[19]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(out_reg_371[22]),
        .I3(shl_ln69_fu_272_p2[22]),
        .I4(\trunc_ln_reg_403_reg[23]_i_2_n_6 ),
        .O51(p_0_in[19]),
        .O52(\trunc_ln_reg_403_reg[19]_i_1_n_7 ),
        .PROP(\trunc_ln_reg_403_reg[19]_i_1_n_8 ));
  FDRE \trunc_ln_reg_403_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_0_in[1]),
        .Q(trunc_ln_reg_403[1]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \trunc_ln_reg_403_reg[1]_i_1 
       (.GE(\trunc_ln_reg_403_reg[1]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(out_reg_371[4]),
        .I3(shl_ln69_fu_272_p2[4]),
        .I4(\trunc_ln_reg_403_reg[7]_i_2_n_5 ),
        .O51(p_0_in[1]),
        .O52(\trunc_ln_reg_403_reg[1]_i_1_n_7 ),
        .PROP(\trunc_ln_reg_403_reg[1]_i_1_n_8 ));
  FDRE \trunc_ln_reg_403_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_0_in[20]),
        .Q(trunc_ln_reg_403[20]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \trunc_ln_reg_403_reg[20]_i_1 
       (.GE(\trunc_ln_reg_403_reg[20]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(out_reg_371[23]),
        .I3(shl_ln69_fu_272_p2[23]),
        .I4(\trunc_ln_reg_403_reg[19]_i_1_n_7 ),
        .O51(p_0_in[20]),
        .O52(\trunc_ln_reg_403_reg[20]_i_1_n_7 ),
        .PROP(\trunc_ln_reg_403_reg[20]_i_1_n_8 ));
  FDRE \trunc_ln_reg_403_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_0_in[21]),
        .Q(trunc_ln_reg_403[21]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \trunc_ln_reg_403_reg[21]_i_1 
       (.GE(\trunc_ln_reg_403_reg[21]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(out_reg_371[24]),
        .I3(shl_ln69_fu_272_p2[24]),
        .I4(\trunc_ln_reg_403_reg[23]_i_2_n_7 ),
        .O51(p_0_in[21]),
        .O52(\trunc_ln_reg_403_reg[21]_i_1_n_7 ),
        .PROP(\trunc_ln_reg_403_reg[21]_i_1_n_8 ));
  FDRE \trunc_ln_reg_403_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_0_in[22]),
        .Q(trunc_ln_reg_403[22]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \trunc_ln_reg_403_reg[22]_i_1 
       (.GE(\trunc_ln_reg_403_reg[22]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(out_reg_371[25]),
        .I3(shl_ln69_fu_272_p2[25]),
        .I4(\trunc_ln_reg_403_reg[21]_i_1_n_7 ),
        .O51(p_0_in[22]),
        .O52(\trunc_ln_reg_403_reg[22]_i_1_n_7 ),
        .PROP(\trunc_ln_reg_403_reg[22]_i_1_n_8 ));
  FDRE \trunc_ln_reg_403_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_0_in[23]),
        .Q(trunc_ln_reg_403[23]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \trunc_ln_reg_403_reg[23]_i_1 
       (.GE(\trunc_ln_reg_403_reg[23]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(out_reg_371[26]),
        .I3(shl_ln69_fu_272_p2[26]),
        .I4(\trunc_ln_reg_403_reg[23]_i_2_n_8 ),
        .O51(p_0_in[23]),
        .O52(\trunc_ln_reg_403_reg[23]_i_1_n_7 ),
        .PROP(\trunc_ln_reg_403_reg[23]_i_1_n_8 ));
  LOOKAHEAD8 #(
    .LOOKB("TRUE"),
    .LOOKD("TRUE"),
    .LOOKF("TRUE"),
    .LOOKH("TRUE")) 
    \trunc_ln_reg_403_reg[23]_i_2 
       (.CIN(\trunc_ln_reg_403_reg[15]_i_2_n_8 ),
        .COUTB(\trunc_ln_reg_403_reg[23]_i_2_n_5 ),
        .COUTD(\trunc_ln_reg_403_reg[23]_i_2_n_6 ),
        .COUTF(\trunc_ln_reg_403_reg[23]_i_2_n_7 ),
        .COUTH(\trunc_ln_reg_403_reg[23]_i_2_n_8 ),
        .CYA(\trunc_ln_reg_403_reg[15]_i_1_n_7 ),
        .CYB(\trunc_ln_reg_403_reg[16]_i_1_n_7 ),
        .CYC(\trunc_ln_reg_403_reg[17]_i_1_n_7 ),
        .CYD(\trunc_ln_reg_403_reg[18]_i_1_n_7 ),
        .CYE(\trunc_ln_reg_403_reg[19]_i_1_n_7 ),
        .CYF(\trunc_ln_reg_403_reg[20]_i_1_n_7 ),
        .CYG(\trunc_ln_reg_403_reg[21]_i_1_n_7 ),
        .CYH(\trunc_ln_reg_403_reg[22]_i_1_n_7 ),
        .GEA(\trunc_ln_reg_403_reg[15]_i_1_n_5 ),
        .GEB(\trunc_ln_reg_403_reg[16]_i_1_n_5 ),
        .GEC(\trunc_ln_reg_403_reg[17]_i_1_n_5 ),
        .GED(\trunc_ln_reg_403_reg[18]_i_1_n_5 ),
        .GEE(\trunc_ln_reg_403_reg[19]_i_1_n_5 ),
        .GEF(\trunc_ln_reg_403_reg[20]_i_1_n_5 ),
        .GEG(\trunc_ln_reg_403_reg[21]_i_1_n_5 ),
        .GEH(\trunc_ln_reg_403_reg[22]_i_1_n_5 ),
        .PROPA(\trunc_ln_reg_403_reg[15]_i_1_n_8 ),
        .PROPB(\trunc_ln_reg_403_reg[16]_i_1_n_8 ),
        .PROPC(\trunc_ln_reg_403_reg[17]_i_1_n_8 ),
        .PROPD(\trunc_ln_reg_403_reg[18]_i_1_n_8 ),
        .PROPE(\trunc_ln_reg_403_reg[19]_i_1_n_8 ),
        .PROPF(\trunc_ln_reg_403_reg[20]_i_1_n_8 ),
        .PROPG(\trunc_ln_reg_403_reg[21]_i_1_n_8 ),
        .PROPH(\trunc_ln_reg_403_reg[22]_i_1_n_8 ));
  FDRE \trunc_ln_reg_403_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_0_in[24]),
        .Q(trunc_ln_reg_403[24]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \trunc_ln_reg_403_reg[24]_i_1 
       (.GE(\trunc_ln_reg_403_reg[24]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(out_reg_371[27]),
        .I3(shl_ln69_fu_272_p2[27]),
        .I4(\trunc_ln_reg_403_reg[23]_i_1_n_7 ),
        .O51(p_0_in[24]),
        .O52(\trunc_ln_reg_403_reg[24]_i_1_n_7 ),
        .PROP(\trunc_ln_reg_403_reg[24]_i_1_n_8 ));
  FDRE \trunc_ln_reg_403_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_0_in[25]),
        .Q(trunc_ln_reg_403[25]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \trunc_ln_reg_403_reg[25]_i_1 
       (.GE(\trunc_ln_reg_403_reg[25]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(out_reg_371[28]),
        .I3(shl_ln69_fu_272_p2[28]),
        .I4(\trunc_ln_reg_403_reg[31]_i_2_n_5 ),
        .O51(p_0_in[25]),
        .O52(\trunc_ln_reg_403_reg[25]_i_1_n_7 ),
        .PROP(\trunc_ln_reg_403_reg[25]_i_1_n_8 ));
  FDRE \trunc_ln_reg_403_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_0_in[26]),
        .Q(trunc_ln_reg_403[26]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \trunc_ln_reg_403_reg[26]_i_1 
       (.GE(\trunc_ln_reg_403_reg[26]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(out_reg_371[29]),
        .I3(shl_ln69_fu_272_p2[29]),
        .I4(\trunc_ln_reg_403_reg[25]_i_1_n_7 ),
        .O51(p_0_in[26]),
        .O52(\trunc_ln_reg_403_reg[26]_i_1_n_7 ),
        .PROP(\trunc_ln_reg_403_reg[26]_i_1_n_8 ));
  FDRE \trunc_ln_reg_403_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_0_in[27]),
        .Q(trunc_ln_reg_403[27]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \trunc_ln_reg_403_reg[27]_i_1 
       (.GE(\trunc_ln_reg_403_reg[27]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(out_reg_371[30]),
        .I3(shl_ln69_fu_272_p2[30]),
        .I4(\trunc_ln_reg_403_reg[31]_i_2_n_6 ),
        .O51(p_0_in[27]),
        .O52(\trunc_ln_reg_403_reg[27]_i_1_n_7 ),
        .PROP(\trunc_ln_reg_403_reg[27]_i_1_n_8 ));
  FDRE \trunc_ln_reg_403_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_0_in[28]),
        .Q(trunc_ln_reg_403[28]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \trunc_ln_reg_403_reg[28]_i_1 
       (.GE(\trunc_ln_reg_403_reg[28]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(out_reg_371[31]),
        .I3(shl_ln69_fu_272_p2[31]),
        .I4(\trunc_ln_reg_403_reg[27]_i_1_n_7 ),
        .O51(p_0_in[28]),
        .O52(\trunc_ln_reg_403_reg[28]_i_1_n_7 ),
        .PROP(\trunc_ln_reg_403_reg[28]_i_1_n_8 ));
  FDRE \trunc_ln_reg_403_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_0_in[29]),
        .Q(trunc_ln_reg_403[29]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \trunc_ln_reg_403_reg[29]_i_1 
       (.GE(\trunc_ln_reg_403_reg[29]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(out_reg_371[32]),
        .I3(shl_ln69_fu_272_p2[32]),
        .I4(\trunc_ln_reg_403_reg[31]_i_2_n_7 ),
        .O51(p_0_in[29]),
        .O52(\trunc_ln_reg_403_reg[29]_i_1_n_7 ),
        .PROP(\trunc_ln_reg_403_reg[29]_i_1_n_8 ));
  FDRE \trunc_ln_reg_403_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_0_in[2]),
        .Q(trunc_ln_reg_403[2]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \trunc_ln_reg_403_reg[2]_i_1 
       (.GE(\trunc_ln_reg_403_reg[2]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(out_reg_371[5]),
        .I3(shl_ln69_fu_272_p2[5]),
        .I4(\trunc_ln_reg_403_reg[1]_i_1_n_7 ),
        .O51(p_0_in[2]),
        .O52(\trunc_ln_reg_403_reg[2]_i_1_n_7 ),
        .PROP(\trunc_ln_reg_403_reg[2]_i_1_n_8 ));
  FDRE \trunc_ln_reg_403_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_0_in[30]),
        .Q(trunc_ln_reg_403[30]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \trunc_ln_reg_403_reg[30]_i_1 
       (.GE(\trunc_ln_reg_403_reg[30]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(out_reg_371[33]),
        .I3(shl_ln69_fu_272_p2[33]),
        .I4(\trunc_ln_reg_403_reg[29]_i_1_n_7 ),
        .O51(p_0_in[30]),
        .O52(\trunc_ln_reg_403_reg[30]_i_1_n_7 ),
        .PROP(\trunc_ln_reg_403_reg[30]_i_1_n_8 ));
  FDRE \trunc_ln_reg_403_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_0_in[31]),
        .Q(trunc_ln_reg_403[31]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \trunc_ln_reg_403_reg[31]_i_1 
       (.GE(\trunc_ln_reg_403_reg[31]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(out_reg_371[34]),
        .I3(shl_ln69_fu_272_p2[34]),
        .I4(\trunc_ln_reg_403_reg[31]_i_2_n_8 ),
        .O51(p_0_in[31]),
        .O52(\trunc_ln_reg_403_reg[31]_i_1_n_7 ),
        .PROP(\trunc_ln_reg_403_reg[31]_i_1_n_8 ));
  LOOKAHEAD8 #(
    .LOOKB("TRUE"),
    .LOOKD("TRUE"),
    .LOOKF("TRUE"),
    .LOOKH("TRUE")) 
    \trunc_ln_reg_403_reg[31]_i_2 
       (.CIN(\trunc_ln_reg_403_reg[23]_i_2_n_8 ),
        .COUTB(\trunc_ln_reg_403_reg[31]_i_2_n_5 ),
        .COUTD(\trunc_ln_reg_403_reg[31]_i_2_n_6 ),
        .COUTF(\trunc_ln_reg_403_reg[31]_i_2_n_7 ),
        .COUTH(\trunc_ln_reg_403_reg[31]_i_2_n_8 ),
        .CYA(\trunc_ln_reg_403_reg[23]_i_1_n_7 ),
        .CYB(\trunc_ln_reg_403_reg[24]_i_1_n_7 ),
        .CYC(\trunc_ln_reg_403_reg[25]_i_1_n_7 ),
        .CYD(\trunc_ln_reg_403_reg[26]_i_1_n_7 ),
        .CYE(\trunc_ln_reg_403_reg[27]_i_1_n_7 ),
        .CYF(\trunc_ln_reg_403_reg[28]_i_1_n_7 ),
        .CYG(\trunc_ln_reg_403_reg[29]_i_1_n_7 ),
        .CYH(\trunc_ln_reg_403_reg[30]_i_1_n_7 ),
        .GEA(\trunc_ln_reg_403_reg[23]_i_1_n_5 ),
        .GEB(\trunc_ln_reg_403_reg[24]_i_1_n_5 ),
        .GEC(\trunc_ln_reg_403_reg[25]_i_1_n_5 ),
        .GED(\trunc_ln_reg_403_reg[26]_i_1_n_5 ),
        .GEE(\trunc_ln_reg_403_reg[27]_i_1_n_5 ),
        .GEF(\trunc_ln_reg_403_reg[28]_i_1_n_5 ),
        .GEG(\trunc_ln_reg_403_reg[29]_i_1_n_5 ),
        .GEH(\trunc_ln_reg_403_reg[30]_i_1_n_5 ),
        .PROPA(\trunc_ln_reg_403_reg[23]_i_1_n_8 ),
        .PROPB(\trunc_ln_reg_403_reg[24]_i_1_n_8 ),
        .PROPC(\trunc_ln_reg_403_reg[25]_i_1_n_8 ),
        .PROPD(\trunc_ln_reg_403_reg[26]_i_1_n_8 ),
        .PROPE(\trunc_ln_reg_403_reg[27]_i_1_n_8 ),
        .PROPF(\trunc_ln_reg_403_reg[28]_i_1_n_8 ),
        .PROPG(\trunc_ln_reg_403_reg[29]_i_1_n_8 ),
        .PROPH(\trunc_ln_reg_403_reg[30]_i_1_n_8 ));
  FDRE \trunc_ln_reg_403_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_0_in[32]),
        .Q(trunc_ln_reg_403[32]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \trunc_ln_reg_403_reg[32]_i_1 
       (.GE(\trunc_ln_reg_403_reg[32]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(out_reg_371[35]),
        .I3(shl_ln69_fu_272_p2[35]),
        .I4(\trunc_ln_reg_403_reg[31]_i_1_n_7 ),
        .O51(p_0_in[32]),
        .O52(\trunc_ln_reg_403_reg[32]_i_1_n_7 ),
        .PROP(\trunc_ln_reg_403_reg[32]_i_1_n_8 ));
  FDRE \trunc_ln_reg_403_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_0_in[33]),
        .Q(trunc_ln_reg_403[33]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \trunc_ln_reg_403_reg[33]_i_1 
       (.GE(\trunc_ln_reg_403_reg[33]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(out_reg_371[36]),
        .I3(shl_ln69_fu_272_p2[36]),
        .I4(\trunc_ln_reg_403_reg[39]_i_2_n_5 ),
        .O51(p_0_in[33]),
        .O52(\trunc_ln_reg_403_reg[33]_i_1_n_7 ),
        .PROP(\trunc_ln_reg_403_reg[33]_i_1_n_8 ));
  FDRE \trunc_ln_reg_403_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_0_in[34]),
        .Q(trunc_ln_reg_403[34]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \trunc_ln_reg_403_reg[34]_i_1 
       (.GE(\trunc_ln_reg_403_reg[34]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(out_reg_371[37]),
        .I3(shl_ln69_fu_272_p2[37]),
        .I4(\trunc_ln_reg_403_reg[33]_i_1_n_7 ),
        .O51(p_0_in[34]),
        .O52(\trunc_ln_reg_403_reg[34]_i_1_n_7 ),
        .PROP(\trunc_ln_reg_403_reg[34]_i_1_n_8 ));
  FDRE \trunc_ln_reg_403_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_0_in[35]),
        .Q(trunc_ln_reg_403[35]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \trunc_ln_reg_403_reg[35]_i_1 
       (.GE(\trunc_ln_reg_403_reg[35]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(out_reg_371[38]),
        .I3(shl_ln69_fu_272_p2[38]),
        .I4(\trunc_ln_reg_403_reg[39]_i_2_n_6 ),
        .O51(p_0_in[35]),
        .O52(\trunc_ln_reg_403_reg[35]_i_1_n_7 ),
        .PROP(\trunc_ln_reg_403_reg[35]_i_1_n_8 ));
  FDRE \trunc_ln_reg_403_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_0_in[36]),
        .Q(trunc_ln_reg_403[36]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \trunc_ln_reg_403_reg[36]_i_1 
       (.GE(\trunc_ln_reg_403_reg[36]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(out_reg_371[39]),
        .I3(shl_ln69_fu_272_p2[39]),
        .I4(\trunc_ln_reg_403_reg[35]_i_1_n_7 ),
        .O51(p_0_in[36]),
        .O52(\trunc_ln_reg_403_reg[36]_i_1_n_7 ),
        .PROP(\trunc_ln_reg_403_reg[36]_i_1_n_8 ));
  FDRE \trunc_ln_reg_403_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_0_in[37]),
        .Q(trunc_ln_reg_403[37]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \trunc_ln_reg_403_reg[37]_i_1 
       (.GE(\trunc_ln_reg_403_reg[37]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(out_reg_371[40]),
        .I3(shl_ln69_fu_272_p2[40]),
        .I4(\trunc_ln_reg_403_reg[39]_i_2_n_7 ),
        .O51(p_0_in[37]),
        .O52(\trunc_ln_reg_403_reg[37]_i_1_n_7 ),
        .PROP(\trunc_ln_reg_403_reg[37]_i_1_n_8 ));
  FDRE \trunc_ln_reg_403_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_0_in[38]),
        .Q(trunc_ln_reg_403[38]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \trunc_ln_reg_403_reg[38]_i_1 
       (.GE(\trunc_ln_reg_403_reg[38]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(out_reg_371[41]),
        .I3(shl_ln69_fu_272_p2[41]),
        .I4(\trunc_ln_reg_403_reg[37]_i_1_n_7 ),
        .O51(p_0_in[38]),
        .O52(\trunc_ln_reg_403_reg[38]_i_1_n_7 ),
        .PROP(\trunc_ln_reg_403_reg[38]_i_1_n_8 ));
  FDRE \trunc_ln_reg_403_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_0_in[39]),
        .Q(trunc_ln_reg_403[39]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \trunc_ln_reg_403_reg[39]_i_1 
       (.GE(\trunc_ln_reg_403_reg[39]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(out_reg_371[42]),
        .I3(shl_ln69_fu_272_p2[42]),
        .I4(\trunc_ln_reg_403_reg[39]_i_2_n_8 ),
        .O51(p_0_in[39]),
        .O52(\trunc_ln_reg_403_reg[39]_i_1_n_7 ),
        .PROP(\trunc_ln_reg_403_reg[39]_i_1_n_8 ));
  LOOKAHEAD8 #(
    .LOOKB("TRUE"),
    .LOOKD("TRUE"),
    .LOOKF("TRUE"),
    .LOOKH("TRUE")) 
    \trunc_ln_reg_403_reg[39]_i_2 
       (.CIN(\trunc_ln_reg_403_reg[31]_i_2_n_8 ),
        .COUTB(\trunc_ln_reg_403_reg[39]_i_2_n_5 ),
        .COUTD(\trunc_ln_reg_403_reg[39]_i_2_n_6 ),
        .COUTF(\trunc_ln_reg_403_reg[39]_i_2_n_7 ),
        .COUTH(\trunc_ln_reg_403_reg[39]_i_2_n_8 ),
        .CYA(\trunc_ln_reg_403_reg[31]_i_1_n_7 ),
        .CYB(\trunc_ln_reg_403_reg[32]_i_1_n_7 ),
        .CYC(\trunc_ln_reg_403_reg[33]_i_1_n_7 ),
        .CYD(\trunc_ln_reg_403_reg[34]_i_1_n_7 ),
        .CYE(\trunc_ln_reg_403_reg[35]_i_1_n_7 ),
        .CYF(\trunc_ln_reg_403_reg[36]_i_1_n_7 ),
        .CYG(\trunc_ln_reg_403_reg[37]_i_1_n_7 ),
        .CYH(\trunc_ln_reg_403_reg[38]_i_1_n_7 ),
        .GEA(\trunc_ln_reg_403_reg[31]_i_1_n_5 ),
        .GEB(\trunc_ln_reg_403_reg[32]_i_1_n_5 ),
        .GEC(\trunc_ln_reg_403_reg[33]_i_1_n_5 ),
        .GED(\trunc_ln_reg_403_reg[34]_i_1_n_5 ),
        .GEE(\trunc_ln_reg_403_reg[35]_i_1_n_5 ),
        .GEF(\trunc_ln_reg_403_reg[36]_i_1_n_5 ),
        .GEG(\trunc_ln_reg_403_reg[37]_i_1_n_5 ),
        .GEH(\trunc_ln_reg_403_reg[38]_i_1_n_5 ),
        .PROPA(\trunc_ln_reg_403_reg[31]_i_1_n_8 ),
        .PROPB(\trunc_ln_reg_403_reg[32]_i_1_n_8 ),
        .PROPC(\trunc_ln_reg_403_reg[33]_i_1_n_8 ),
        .PROPD(\trunc_ln_reg_403_reg[34]_i_1_n_8 ),
        .PROPE(\trunc_ln_reg_403_reg[35]_i_1_n_8 ),
        .PROPF(\trunc_ln_reg_403_reg[36]_i_1_n_8 ),
        .PROPG(\trunc_ln_reg_403_reg[37]_i_1_n_8 ),
        .PROPH(\trunc_ln_reg_403_reg[38]_i_1_n_8 ));
  FDRE \trunc_ln_reg_403_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_0_in[3]),
        .Q(trunc_ln_reg_403[3]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \trunc_ln_reg_403_reg[3]_i_1 
       (.GE(\trunc_ln_reg_403_reg[3]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(out_reg_371[6]),
        .I3(shl_ln69_fu_272_p2[6]),
        .I4(\trunc_ln_reg_403_reg[7]_i_2_n_6 ),
        .O51(p_0_in[3]),
        .O52(\trunc_ln_reg_403_reg[3]_i_1_n_7 ),
        .PROP(\trunc_ln_reg_403_reg[3]_i_1_n_8 ));
  FDRE \trunc_ln_reg_403_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_0_in[40]),
        .Q(trunc_ln_reg_403[40]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \trunc_ln_reg_403_reg[40]_i_1 
       (.GE(\trunc_ln_reg_403_reg[40]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(out_reg_371[43]),
        .I3(shl_ln69_fu_272_p2[43]),
        .I4(\trunc_ln_reg_403_reg[39]_i_1_n_7 ),
        .O51(p_0_in[40]),
        .O52(\trunc_ln_reg_403_reg[40]_i_1_n_7 ),
        .PROP(\trunc_ln_reg_403_reg[40]_i_1_n_8 ));
  FDRE \trunc_ln_reg_403_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_0_in[41]),
        .Q(trunc_ln_reg_403[41]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \trunc_ln_reg_403_reg[41]_i_1 
       (.GE(\trunc_ln_reg_403_reg[41]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(out_reg_371[44]),
        .I3(shl_ln69_fu_272_p2[44]),
        .I4(\trunc_ln_reg_403_reg[47]_i_2_n_5 ),
        .O51(p_0_in[41]),
        .O52(\trunc_ln_reg_403_reg[41]_i_1_n_7 ),
        .PROP(\trunc_ln_reg_403_reg[41]_i_1_n_8 ));
  FDRE \trunc_ln_reg_403_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_0_in[42]),
        .Q(trunc_ln_reg_403[42]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \trunc_ln_reg_403_reg[42]_i_1 
       (.GE(\trunc_ln_reg_403_reg[42]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(out_reg_371[45]),
        .I3(shl_ln69_fu_272_p2[45]),
        .I4(\trunc_ln_reg_403_reg[41]_i_1_n_7 ),
        .O51(p_0_in[42]),
        .O52(\trunc_ln_reg_403_reg[42]_i_1_n_7 ),
        .PROP(\trunc_ln_reg_403_reg[42]_i_1_n_8 ));
  FDRE \trunc_ln_reg_403_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_0_in[43]),
        .Q(trunc_ln_reg_403[43]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \trunc_ln_reg_403_reg[43]_i_1 
       (.GE(\trunc_ln_reg_403_reg[43]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(out_reg_371[46]),
        .I3(shl_ln69_fu_272_p2[46]),
        .I4(\trunc_ln_reg_403_reg[47]_i_2_n_6 ),
        .O51(p_0_in[43]),
        .O52(\trunc_ln_reg_403_reg[43]_i_1_n_7 ),
        .PROP(\trunc_ln_reg_403_reg[43]_i_1_n_8 ));
  FDRE \trunc_ln_reg_403_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_0_in[44]),
        .Q(trunc_ln_reg_403[44]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \trunc_ln_reg_403_reg[44]_i_1 
       (.GE(\trunc_ln_reg_403_reg[44]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(out_reg_371[47]),
        .I3(shl_ln69_fu_272_p2[47]),
        .I4(\trunc_ln_reg_403_reg[43]_i_1_n_7 ),
        .O51(p_0_in[44]),
        .O52(\trunc_ln_reg_403_reg[44]_i_1_n_7 ),
        .PROP(\trunc_ln_reg_403_reg[44]_i_1_n_8 ));
  FDRE \trunc_ln_reg_403_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_0_in[45]),
        .Q(trunc_ln_reg_403[45]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \trunc_ln_reg_403_reg[45]_i_1 
       (.GE(\trunc_ln_reg_403_reg[45]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(out_reg_371[48]),
        .I3(shl_ln69_fu_272_p2[48]),
        .I4(\trunc_ln_reg_403_reg[47]_i_2_n_7 ),
        .O51(p_0_in[45]),
        .O52(\trunc_ln_reg_403_reg[45]_i_1_n_7 ),
        .PROP(\trunc_ln_reg_403_reg[45]_i_1_n_8 ));
  FDRE \trunc_ln_reg_403_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_0_in[46]),
        .Q(trunc_ln_reg_403[46]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \trunc_ln_reg_403_reg[46]_i_1 
       (.GE(\trunc_ln_reg_403_reg[46]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(out_reg_371[49]),
        .I3(shl_ln69_fu_272_p2[49]),
        .I4(\trunc_ln_reg_403_reg[45]_i_1_n_7 ),
        .O51(p_0_in[46]),
        .O52(\trunc_ln_reg_403_reg[46]_i_1_n_7 ),
        .PROP(\trunc_ln_reg_403_reg[46]_i_1_n_8 ));
  FDRE \trunc_ln_reg_403_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_0_in[47]),
        .Q(trunc_ln_reg_403[47]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \trunc_ln_reg_403_reg[47]_i_1 
       (.GE(\trunc_ln_reg_403_reg[47]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(out_reg_371[50]),
        .I3(shl_ln69_fu_272_p2[50]),
        .I4(\trunc_ln_reg_403_reg[47]_i_2_n_8 ),
        .O51(p_0_in[47]),
        .O52(\trunc_ln_reg_403_reg[47]_i_1_n_7 ),
        .PROP(\trunc_ln_reg_403_reg[47]_i_1_n_8 ));
  LOOKAHEAD8 #(
    .LOOKB("TRUE"),
    .LOOKD("TRUE"),
    .LOOKF("TRUE"),
    .LOOKH("TRUE")) 
    \trunc_ln_reg_403_reg[47]_i_2 
       (.CIN(\trunc_ln_reg_403_reg[39]_i_2_n_8 ),
        .COUTB(\trunc_ln_reg_403_reg[47]_i_2_n_5 ),
        .COUTD(\trunc_ln_reg_403_reg[47]_i_2_n_6 ),
        .COUTF(\trunc_ln_reg_403_reg[47]_i_2_n_7 ),
        .COUTH(\trunc_ln_reg_403_reg[47]_i_2_n_8 ),
        .CYA(\trunc_ln_reg_403_reg[39]_i_1_n_7 ),
        .CYB(\trunc_ln_reg_403_reg[40]_i_1_n_7 ),
        .CYC(\trunc_ln_reg_403_reg[41]_i_1_n_7 ),
        .CYD(\trunc_ln_reg_403_reg[42]_i_1_n_7 ),
        .CYE(\trunc_ln_reg_403_reg[43]_i_1_n_7 ),
        .CYF(\trunc_ln_reg_403_reg[44]_i_1_n_7 ),
        .CYG(\trunc_ln_reg_403_reg[45]_i_1_n_7 ),
        .CYH(\trunc_ln_reg_403_reg[46]_i_1_n_7 ),
        .GEA(\trunc_ln_reg_403_reg[39]_i_1_n_5 ),
        .GEB(\trunc_ln_reg_403_reg[40]_i_1_n_5 ),
        .GEC(\trunc_ln_reg_403_reg[41]_i_1_n_5 ),
        .GED(\trunc_ln_reg_403_reg[42]_i_1_n_5 ),
        .GEE(\trunc_ln_reg_403_reg[43]_i_1_n_5 ),
        .GEF(\trunc_ln_reg_403_reg[44]_i_1_n_5 ),
        .GEG(\trunc_ln_reg_403_reg[45]_i_1_n_5 ),
        .GEH(\trunc_ln_reg_403_reg[46]_i_1_n_5 ),
        .PROPA(\trunc_ln_reg_403_reg[39]_i_1_n_8 ),
        .PROPB(\trunc_ln_reg_403_reg[40]_i_1_n_8 ),
        .PROPC(\trunc_ln_reg_403_reg[41]_i_1_n_8 ),
        .PROPD(\trunc_ln_reg_403_reg[42]_i_1_n_8 ),
        .PROPE(\trunc_ln_reg_403_reg[43]_i_1_n_8 ),
        .PROPF(\trunc_ln_reg_403_reg[44]_i_1_n_8 ),
        .PROPG(\trunc_ln_reg_403_reg[45]_i_1_n_8 ),
        .PROPH(\trunc_ln_reg_403_reg[46]_i_1_n_8 ));
  FDRE \trunc_ln_reg_403_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_0_in[48]),
        .Q(trunc_ln_reg_403[48]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \trunc_ln_reg_403_reg[48]_i_1 
       (.GE(\trunc_ln_reg_403_reg[48]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(out_reg_371[51]),
        .I3(shl_ln69_fu_272_p2[51]),
        .I4(\trunc_ln_reg_403_reg[47]_i_1_n_7 ),
        .O51(p_0_in[48]),
        .O52(\trunc_ln_reg_403_reg[48]_i_1_n_7 ),
        .PROP(\trunc_ln_reg_403_reg[48]_i_1_n_8 ));
  FDRE \trunc_ln_reg_403_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_0_in[49]),
        .Q(trunc_ln_reg_403[49]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \trunc_ln_reg_403_reg[49]_i_1 
       (.GE(\trunc_ln_reg_403_reg[49]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(out_reg_371[52]),
        .I3(shl_ln69_fu_272_p2[52]),
        .I4(\trunc_ln_reg_403_reg[55]_i_2_n_5 ),
        .O51(p_0_in[49]),
        .O52(\trunc_ln_reg_403_reg[49]_i_1_n_7 ),
        .PROP(\trunc_ln_reg_403_reg[49]_i_1_n_8 ));
  FDRE \trunc_ln_reg_403_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_0_in[4]),
        .Q(trunc_ln_reg_403[4]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \trunc_ln_reg_403_reg[4]_i_1 
       (.GE(\trunc_ln_reg_403_reg[4]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(out_reg_371[7]),
        .I3(shl_ln69_fu_272_p2[7]),
        .I4(\trunc_ln_reg_403_reg[3]_i_1_n_7 ),
        .O51(p_0_in[4]),
        .O52(\trunc_ln_reg_403_reg[4]_i_1_n_7 ),
        .PROP(\trunc_ln_reg_403_reg[4]_i_1_n_8 ));
  FDRE \trunc_ln_reg_403_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_0_in[50]),
        .Q(trunc_ln_reg_403[50]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \trunc_ln_reg_403_reg[50]_i_1 
       (.GE(\trunc_ln_reg_403_reg[50]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(out_reg_371[53]),
        .I3(shl_ln69_fu_272_p2[53]),
        .I4(\trunc_ln_reg_403_reg[49]_i_1_n_7 ),
        .O51(p_0_in[50]),
        .O52(\trunc_ln_reg_403_reg[50]_i_1_n_7 ),
        .PROP(\trunc_ln_reg_403_reg[50]_i_1_n_8 ));
  FDRE \trunc_ln_reg_403_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_0_in[51]),
        .Q(trunc_ln_reg_403[51]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \trunc_ln_reg_403_reg[51]_i_1 
       (.GE(\trunc_ln_reg_403_reg[51]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(out_reg_371[54]),
        .I3(shl_ln69_fu_272_p2[54]),
        .I4(\trunc_ln_reg_403_reg[55]_i_2_n_6 ),
        .O51(p_0_in[51]),
        .O52(\trunc_ln_reg_403_reg[51]_i_1_n_7 ),
        .PROP(\trunc_ln_reg_403_reg[51]_i_1_n_8 ));
  FDRE \trunc_ln_reg_403_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_0_in[52]),
        .Q(trunc_ln_reg_403[52]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \trunc_ln_reg_403_reg[52]_i_1 
       (.GE(\trunc_ln_reg_403_reg[52]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(out_reg_371[55]),
        .I3(shl_ln69_fu_272_p2[55]),
        .I4(\trunc_ln_reg_403_reg[51]_i_1_n_7 ),
        .O51(p_0_in[52]),
        .O52(\trunc_ln_reg_403_reg[52]_i_1_n_7 ),
        .PROP(\trunc_ln_reg_403_reg[52]_i_1_n_8 ));
  FDRE \trunc_ln_reg_403_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_0_in[53]),
        .Q(trunc_ln_reg_403[53]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \trunc_ln_reg_403_reg[53]_i_1 
       (.GE(\trunc_ln_reg_403_reg[53]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(out_reg_371[56]),
        .I3(shl_ln69_fu_272_p2[56]),
        .I4(\trunc_ln_reg_403_reg[55]_i_2_n_7 ),
        .O51(p_0_in[53]),
        .O52(\trunc_ln_reg_403_reg[53]_i_1_n_7 ),
        .PROP(\trunc_ln_reg_403_reg[53]_i_1_n_8 ));
  FDRE \trunc_ln_reg_403_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_0_in[54]),
        .Q(trunc_ln_reg_403[54]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \trunc_ln_reg_403_reg[54]_i_1 
       (.GE(\trunc_ln_reg_403_reg[54]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(out_reg_371[57]),
        .I3(shl_ln69_fu_272_p2[57]),
        .I4(\trunc_ln_reg_403_reg[53]_i_1_n_7 ),
        .O51(p_0_in[54]),
        .O52(\trunc_ln_reg_403_reg[54]_i_1_n_7 ),
        .PROP(\trunc_ln_reg_403_reg[54]_i_1_n_8 ));
  FDRE \trunc_ln_reg_403_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_0_in[55]),
        .Q(trunc_ln_reg_403[55]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \trunc_ln_reg_403_reg[55]_i_1 
       (.GE(\trunc_ln_reg_403_reg[55]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(out_reg_371[58]),
        .I3(shl_ln69_fu_272_p2[58]),
        .I4(\trunc_ln_reg_403_reg[55]_i_2_n_8 ),
        .O51(p_0_in[55]),
        .O52(\trunc_ln_reg_403_reg[55]_i_1_n_7 ),
        .PROP(\trunc_ln_reg_403_reg[55]_i_1_n_8 ));
  LOOKAHEAD8 #(
    .LOOKB("TRUE"),
    .LOOKD("TRUE"),
    .LOOKF("TRUE"),
    .LOOKH("TRUE")) 
    \trunc_ln_reg_403_reg[55]_i_2 
       (.CIN(\trunc_ln_reg_403_reg[47]_i_2_n_8 ),
        .COUTB(\trunc_ln_reg_403_reg[55]_i_2_n_5 ),
        .COUTD(\trunc_ln_reg_403_reg[55]_i_2_n_6 ),
        .COUTF(\trunc_ln_reg_403_reg[55]_i_2_n_7 ),
        .COUTH(\trunc_ln_reg_403_reg[55]_i_2_n_8 ),
        .CYA(\trunc_ln_reg_403_reg[47]_i_1_n_7 ),
        .CYB(\trunc_ln_reg_403_reg[48]_i_1_n_7 ),
        .CYC(\trunc_ln_reg_403_reg[49]_i_1_n_7 ),
        .CYD(\trunc_ln_reg_403_reg[50]_i_1_n_7 ),
        .CYE(\trunc_ln_reg_403_reg[51]_i_1_n_7 ),
        .CYF(\trunc_ln_reg_403_reg[52]_i_1_n_7 ),
        .CYG(\trunc_ln_reg_403_reg[53]_i_1_n_7 ),
        .CYH(\trunc_ln_reg_403_reg[54]_i_1_n_7 ),
        .GEA(\trunc_ln_reg_403_reg[47]_i_1_n_5 ),
        .GEB(\trunc_ln_reg_403_reg[48]_i_1_n_5 ),
        .GEC(\trunc_ln_reg_403_reg[49]_i_1_n_5 ),
        .GED(\trunc_ln_reg_403_reg[50]_i_1_n_5 ),
        .GEE(\trunc_ln_reg_403_reg[51]_i_1_n_5 ),
        .GEF(\trunc_ln_reg_403_reg[52]_i_1_n_5 ),
        .GEG(\trunc_ln_reg_403_reg[53]_i_1_n_5 ),
        .GEH(\trunc_ln_reg_403_reg[54]_i_1_n_5 ),
        .PROPA(\trunc_ln_reg_403_reg[47]_i_1_n_8 ),
        .PROPB(\trunc_ln_reg_403_reg[48]_i_1_n_8 ),
        .PROPC(\trunc_ln_reg_403_reg[49]_i_1_n_8 ),
        .PROPD(\trunc_ln_reg_403_reg[50]_i_1_n_8 ),
        .PROPE(\trunc_ln_reg_403_reg[51]_i_1_n_8 ),
        .PROPF(\trunc_ln_reg_403_reg[52]_i_1_n_8 ),
        .PROPG(\trunc_ln_reg_403_reg[53]_i_1_n_8 ),
        .PROPH(\trunc_ln_reg_403_reg[54]_i_1_n_8 ));
  FDRE \trunc_ln_reg_403_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_0_in[56]),
        .Q(trunc_ln_reg_403[56]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \trunc_ln_reg_403_reg[56]_i_1 
       (.GE(\trunc_ln_reg_403_reg[56]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(out_reg_371[59]),
        .I3(shl_ln69_fu_272_p2[59]),
        .I4(\trunc_ln_reg_403_reg[55]_i_1_n_7 ),
        .O51(p_0_in[56]),
        .O52(\trunc_ln_reg_403_reg[56]_i_1_n_7 ),
        .PROP(\trunc_ln_reg_403_reg[56]_i_1_n_8 ));
  FDRE \trunc_ln_reg_403_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_0_in[57]),
        .Q(trunc_ln_reg_403[57]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \trunc_ln_reg_403_reg[57]_i_1 
       (.GE(\trunc_ln_reg_403_reg[57]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(out_reg_371[60]),
        .I3(shl_ln69_fu_272_p2[60]),
        .I4(\trunc_ln_reg_403_reg[59]_i_2_n_5 ),
        .O51(p_0_in[57]),
        .O52(\trunc_ln_reg_403_reg[57]_i_1_n_7 ),
        .PROP(\trunc_ln_reg_403_reg[57]_i_1_n_8 ));
  FDRE \trunc_ln_reg_403_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_0_in[58]),
        .Q(trunc_ln_reg_403[58]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \trunc_ln_reg_403_reg[58]_i_1 
       (.GE(\trunc_ln_reg_403_reg[58]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(out_reg_371[61]),
        .I3(shl_ln69_fu_272_p2[61]),
        .I4(\trunc_ln_reg_403_reg[57]_i_1_n_7 ),
        .O51(p_0_in[58]),
        .O52(\trunc_ln_reg_403_reg[58]_i_1_n_7 ),
        .PROP(\trunc_ln_reg_403_reg[58]_i_1_n_8 ));
  FDRE \trunc_ln_reg_403_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_0_in[59]),
        .Q(trunc_ln_reg_403[59]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \trunc_ln_reg_403_reg[59]_i_1 
       (.GE(\trunc_ln_reg_403_reg[59]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(out_reg_371[62]),
        .I3(shl_ln69_fu_272_p2[62]),
        .I4(\trunc_ln_reg_403_reg[59]_i_2_n_6 ),
        .O51(p_0_in[59]),
        .O52(\trunc_ln_reg_403_reg[59]_i_1_n_7 ),
        .PROP(\trunc_ln_reg_403_reg[59]_i_1_n_8 ));
  (* KEEP = "yes" *) 
  LOOKAHEAD8 #(
    .LOOKB("TRUE"),
    .LOOKD("TRUE"),
    .LOOKF("TRUE"),
    .LOOKH("FALSE")) 
    \trunc_ln_reg_403_reg[59]_i_2 
       (.CIN(\trunc_ln_reg_403_reg[55]_i_2_n_8 ),
        .COUTB(\trunc_ln_reg_403_reg[59]_i_2_n_5 ),
        .COUTD(\trunc_ln_reg_403_reg[59]_i_2_n_6 ),
        .COUTF(\trunc_ln_reg_403_reg[59]_i_2_n_7 ),
        .COUTH(\NLW_trunc_ln_reg_403_reg[59]_i_2_COUTH_UNCONNECTED ),
        .CYA(\trunc_ln_reg_403_reg[55]_i_1_n_7 ),
        .CYB(\trunc_ln_reg_403_reg[56]_i_1_n_7 ),
        .CYC(\trunc_ln_reg_403_reg[57]_i_1_n_7 ),
        .CYD(\trunc_ln_reg_403_reg[58]_i_1_n_7 ),
        .CYE(\trunc_ln_reg_403_reg[59]_i_1_n_7 ),
        .CYF(\trunc_ln_reg_403_reg[60]_i_1_n_7 ),
        .CYG(\NLW_trunc_ln_reg_403_reg[59]_i_2_CYG_UNCONNECTED ),
        .CYH(\NLW_trunc_ln_reg_403_reg[59]_i_2_CYH_UNCONNECTED ),
        .GEA(\trunc_ln_reg_403_reg[55]_i_1_n_5 ),
        .GEB(\trunc_ln_reg_403_reg[56]_i_1_n_5 ),
        .GEC(\trunc_ln_reg_403_reg[57]_i_1_n_5 ),
        .GED(\trunc_ln_reg_403_reg[58]_i_1_n_5 ),
        .GEE(\trunc_ln_reg_403_reg[59]_i_1_n_5 ),
        .GEF(\trunc_ln_reg_403_reg[60]_i_1_n_5 ),
        .GEG(\NLW_trunc_ln_reg_403_reg[59]_i_2_GEG_UNCONNECTED ),
        .GEH(\NLW_trunc_ln_reg_403_reg[59]_i_2_GEH_UNCONNECTED ),
        .PROPA(\trunc_ln_reg_403_reg[55]_i_1_n_8 ),
        .PROPB(\trunc_ln_reg_403_reg[56]_i_1_n_8 ),
        .PROPC(\trunc_ln_reg_403_reg[57]_i_1_n_8 ),
        .PROPD(\trunc_ln_reg_403_reg[58]_i_1_n_8 ),
        .PROPE(\trunc_ln_reg_403_reg[59]_i_1_n_8 ),
        .PROPF(\trunc_ln_reg_403_reg[60]_i_1_n_8 ),
        .PROPG(\NLW_trunc_ln_reg_403_reg[59]_i_2_PROPG_UNCONNECTED ),
        .PROPH(\NLW_trunc_ln_reg_403_reg[59]_i_2_PROPH_UNCONNECTED ));
  FDRE \trunc_ln_reg_403_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_0_in[5]),
        .Q(trunc_ln_reg_403[5]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \trunc_ln_reg_403_reg[5]_i_1 
       (.GE(\trunc_ln_reg_403_reg[5]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(out_reg_371[8]),
        .I3(shl_ln69_fu_272_p2[8]),
        .I4(\trunc_ln_reg_403_reg[7]_i_2_n_7 ),
        .O51(p_0_in[5]),
        .O52(\trunc_ln_reg_403_reg[5]_i_1_n_7 ),
        .PROP(\trunc_ln_reg_403_reg[5]_i_1_n_8 ));
  FDRE \trunc_ln_reg_403_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_0_in[60]),
        .Q(trunc_ln_reg_403[60]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'h0FF00FF0F00F0FF0)) 
    \trunc_ln_reg_403_reg[60]_i_1 
       (.GE(\trunc_ln_reg_403_reg[60]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(shl_ln69_fu_272_p2[63]),
        .I3(out_reg_371[63]),
        .I4(\trunc_ln_reg_403_reg[59]_i_1_n_7 ),
        .O51(p_0_in[60]),
        .O52(\trunc_ln_reg_403_reg[60]_i_1_n_7 ),
        .PROP(\trunc_ln_reg_403_reg[60]_i_1_n_8 ));
  FDRE \trunc_ln_reg_403_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_0_in[6]),
        .Q(trunc_ln_reg_403[6]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \trunc_ln_reg_403_reg[6]_i_1 
       (.GE(\trunc_ln_reg_403_reg[6]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(out_reg_371[9]),
        .I3(shl_ln69_fu_272_p2[9]),
        .I4(\trunc_ln_reg_403_reg[5]_i_1_n_7 ),
        .O51(p_0_in[6]),
        .O52(\trunc_ln_reg_403_reg[6]_i_1_n_7 ),
        .PROP(\trunc_ln_reg_403_reg[6]_i_1_n_8 ));
  FDRE \trunc_ln_reg_403_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_0_in[7]),
        .Q(trunc_ln_reg_403[7]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \trunc_ln_reg_403_reg[7]_i_1 
       (.GE(\trunc_ln_reg_403_reg[7]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(out_reg_371[10]),
        .I3(shl_ln69_fu_272_p2[10]),
        .I4(\trunc_ln_reg_403_reg[7]_i_2_n_8 ),
        .O51(p_0_in[7]),
        .O52(\trunc_ln_reg_403_reg[7]_i_1_n_7 ),
        .PROP(\trunc_ln_reg_403_reg[7]_i_1_n_8 ));
  LOOKAHEAD8 #(
    .LOOKB("FALSE"),
    .LOOKD("TRUE"),
    .LOOKF("TRUE"),
    .LOOKH("TRUE")) 
    \trunc_ln_reg_403_reg[7]_i_2 
       (.CIN(1'b0),
        .COUTB(\trunc_ln_reg_403_reg[7]_i_2_n_5 ),
        .COUTD(\trunc_ln_reg_403_reg[7]_i_2_n_6 ),
        .COUTF(\trunc_ln_reg_403_reg[7]_i_2_n_7 ),
        .COUTH(\trunc_ln_reg_403_reg[7]_i_2_n_8 ),
        .CYA(\trunc_ln_reg_403_reg[0]_i_2_n_7 ),
        .CYB(\trunc_ln_reg_403_reg[0]_i_1_n_7 ),
        .CYC(\trunc_ln_reg_403_reg[1]_i_1_n_7 ),
        .CYD(\trunc_ln_reg_403_reg[2]_i_1_n_7 ),
        .CYE(\trunc_ln_reg_403_reg[3]_i_1_n_7 ),
        .CYF(\trunc_ln_reg_403_reg[4]_i_1_n_7 ),
        .CYG(\trunc_ln_reg_403_reg[5]_i_1_n_7 ),
        .CYH(\trunc_ln_reg_403_reg[6]_i_1_n_7 ),
        .GEA(\trunc_ln_reg_403_reg[0]_i_2_n_5 ),
        .GEB(\trunc_ln_reg_403_reg[0]_i_1_n_5 ),
        .GEC(\trunc_ln_reg_403_reg[1]_i_1_n_5 ),
        .GED(\trunc_ln_reg_403_reg[2]_i_1_n_5 ),
        .GEE(\trunc_ln_reg_403_reg[3]_i_1_n_5 ),
        .GEF(\trunc_ln_reg_403_reg[4]_i_1_n_5 ),
        .GEG(\trunc_ln_reg_403_reg[5]_i_1_n_5 ),
        .GEH(\trunc_ln_reg_403_reg[6]_i_1_n_5 ),
        .PROPA(\trunc_ln_reg_403_reg[0]_i_2_n_8 ),
        .PROPB(\trunc_ln_reg_403_reg[0]_i_1_n_8 ),
        .PROPC(\trunc_ln_reg_403_reg[1]_i_1_n_8 ),
        .PROPD(\trunc_ln_reg_403_reg[2]_i_1_n_8 ),
        .PROPE(\trunc_ln_reg_403_reg[3]_i_1_n_8 ),
        .PROPF(\trunc_ln_reg_403_reg[4]_i_1_n_8 ),
        .PROPG(\trunc_ln_reg_403_reg[5]_i_1_n_8 ),
        .PROPH(\trunc_ln_reg_403_reg[6]_i_1_n_8 ));
  FDRE \trunc_ln_reg_403_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_0_in[8]),
        .Q(trunc_ln_reg_403[8]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \trunc_ln_reg_403_reg[8]_i_1 
       (.GE(\trunc_ln_reg_403_reg[8]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(out_reg_371[11]),
        .I3(shl_ln69_fu_272_p2[11]),
        .I4(\trunc_ln_reg_403_reg[7]_i_1_n_7 ),
        .O51(p_0_in[8]),
        .O52(\trunc_ln_reg_403_reg[8]_i_1_n_7 ),
        .PROP(\trunc_ln_reg_403_reg[8]_i_1_n_8 ));
  FDRE \trunc_ln_reg_403_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_0_in[9]),
        .Q(trunc_ln_reg_403[9]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \trunc_ln_reg_403_reg[9]_i_1 
       (.GE(\trunc_ln_reg_403_reg[9]_i_1_n_5 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(out_reg_371[12]),
        .I3(shl_ln69_fu_272_p2[12]),
        .I4(\trunc_ln_reg_403_reg[15]_i_2_n_5 ),
        .O51(p_0_in[9]),
        .O52(\trunc_ln_reg_403_reg[9]_i_1_n_7 ),
        .PROP(\trunc_ln_reg_403_reg[9]_i_1_n_8 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vitis_design_dpa_trace_s2mm_0_write_memory_Pipeline_Burst
   (\ap_CS_fsm_reg[4] ,
    \ap_CS_fsm_reg[5] ,
    D,
    \ap_CS_fsm_reg[4]_0 ,
    \fifo_data_out_read_reg_138_reg[63]_0 ,
    ap_clk,
    ap_rst_n_inv,
    grp_write_memory_Pipeline_Burst_fu_133_ap_start_reg,
    Q,
    fifo_data_out_empty_n,
    gmem_0_WREADY,
    fifo_count_empty_n,
    \fifo_data_out_read_reg_138_reg[63]_1 );
  output \ap_CS_fsm_reg[4] ;
  output \ap_CS_fsm_reg[5] ;
  output [1:0]D;
  output \ap_CS_fsm_reg[4]_0 ;
  output [63:0]\fifo_data_out_read_reg_138_reg[63]_0 ;
  input ap_clk;
  input ap_rst_n_inv;
  input grp_write_memory_Pipeline_Burst_fu_133_ap_start_reg;
  input [2:0]Q;
  input fifo_data_out_empty_n;
  input gmem_0_WREADY;
  input fifo_count_empty_n;
  input [63:0]\fifo_data_out_read_reg_138_reg[63]_1 ;

  wire [1:0]D;
  wire [2:0]Q;
  wire \ap_CS_fsm_reg[4] ;
  wire \ap_CS_fsm_reg[4]_0 ;
  wire \ap_CS_fsm_reg[5] ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1_n_5;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_rst_n_inv;
  wire fifo_count_empty_n;
  wire fifo_data_out_empty_n;
  wire [63:0]\fifo_data_out_read_reg_138_reg[63]_0 ;
  wire [63:0]\fifo_data_out_read_reg_138_reg[63]_1 ;
  wire flow_control_loop_pipe_sequential_init_U_n_10;
  wire flow_control_loop_pipe_sequential_init_U_n_11;
  wire flow_control_loop_pipe_sequential_init_U_n_12;
  wire gmem_0_WREADY;
  wire grp_write_memory_Pipeline_Burst_fu_133_ap_ready;
  wire grp_write_memory_Pipeline_Burst_fu_133_ap_start_reg;
  wire [5:0]i_4_fu_90_p2;
  wire i_fu_54;
  wire \i_fu_54_reg_n_5_[0] ;
  wire \i_fu_54_reg_n_5_[1] ;
  wire \i_fu_54_reg_n_5_[2] ;
  wire \i_fu_54_reg_n_5_[3] ;
  wire \i_fu_54_reg_n_5_[4] ;
  wire \i_fu_54_reg_n_5_[5] ;

  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_11),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair576" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(flow_control_loop_pipe_sequential_init_U_n_12),
        .I2(ap_enable_reg_pp0_iter2),
        .O(ap_enable_reg_pp0_iter2_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1_n_5),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1
       (.I0(flow_control_loop_pipe_sequential_init_U_n_12),
        .O(ap_block_pp0_stage0_subdone));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_write_memory_Pipeline_Burst_fu_133_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_138_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\fifo_data_out_read_reg_138_reg[63]_1 [0]),
        .Q(\fifo_data_out_read_reg_138_reg[63]_0 [0]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_138_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\fifo_data_out_read_reg_138_reg[63]_1 [10]),
        .Q(\fifo_data_out_read_reg_138_reg[63]_0 [10]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_138_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\fifo_data_out_read_reg_138_reg[63]_1 [11]),
        .Q(\fifo_data_out_read_reg_138_reg[63]_0 [11]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_138_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\fifo_data_out_read_reg_138_reg[63]_1 [12]),
        .Q(\fifo_data_out_read_reg_138_reg[63]_0 [12]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_138_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\fifo_data_out_read_reg_138_reg[63]_1 [13]),
        .Q(\fifo_data_out_read_reg_138_reg[63]_0 [13]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_138_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\fifo_data_out_read_reg_138_reg[63]_1 [14]),
        .Q(\fifo_data_out_read_reg_138_reg[63]_0 [14]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_138_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\fifo_data_out_read_reg_138_reg[63]_1 [15]),
        .Q(\fifo_data_out_read_reg_138_reg[63]_0 [15]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_138_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\fifo_data_out_read_reg_138_reg[63]_1 [16]),
        .Q(\fifo_data_out_read_reg_138_reg[63]_0 [16]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_138_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\fifo_data_out_read_reg_138_reg[63]_1 [17]),
        .Q(\fifo_data_out_read_reg_138_reg[63]_0 [17]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_138_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\fifo_data_out_read_reg_138_reg[63]_1 [18]),
        .Q(\fifo_data_out_read_reg_138_reg[63]_0 [18]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_138_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\fifo_data_out_read_reg_138_reg[63]_1 [19]),
        .Q(\fifo_data_out_read_reg_138_reg[63]_0 [19]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_138_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\fifo_data_out_read_reg_138_reg[63]_1 [1]),
        .Q(\fifo_data_out_read_reg_138_reg[63]_0 [1]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_138_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\fifo_data_out_read_reg_138_reg[63]_1 [20]),
        .Q(\fifo_data_out_read_reg_138_reg[63]_0 [20]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_138_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\fifo_data_out_read_reg_138_reg[63]_1 [21]),
        .Q(\fifo_data_out_read_reg_138_reg[63]_0 [21]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_138_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\fifo_data_out_read_reg_138_reg[63]_1 [22]),
        .Q(\fifo_data_out_read_reg_138_reg[63]_0 [22]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_138_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\fifo_data_out_read_reg_138_reg[63]_1 [23]),
        .Q(\fifo_data_out_read_reg_138_reg[63]_0 [23]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_138_reg[24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\fifo_data_out_read_reg_138_reg[63]_1 [24]),
        .Q(\fifo_data_out_read_reg_138_reg[63]_0 [24]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_138_reg[25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\fifo_data_out_read_reg_138_reg[63]_1 [25]),
        .Q(\fifo_data_out_read_reg_138_reg[63]_0 [25]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_138_reg[26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\fifo_data_out_read_reg_138_reg[63]_1 [26]),
        .Q(\fifo_data_out_read_reg_138_reg[63]_0 [26]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_138_reg[27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\fifo_data_out_read_reg_138_reg[63]_1 [27]),
        .Q(\fifo_data_out_read_reg_138_reg[63]_0 [27]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_138_reg[28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\fifo_data_out_read_reg_138_reg[63]_1 [28]),
        .Q(\fifo_data_out_read_reg_138_reg[63]_0 [28]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_138_reg[29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\fifo_data_out_read_reg_138_reg[63]_1 [29]),
        .Q(\fifo_data_out_read_reg_138_reg[63]_0 [29]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_138_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\fifo_data_out_read_reg_138_reg[63]_1 [2]),
        .Q(\fifo_data_out_read_reg_138_reg[63]_0 [2]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_138_reg[30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\fifo_data_out_read_reg_138_reg[63]_1 [30]),
        .Q(\fifo_data_out_read_reg_138_reg[63]_0 [30]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_138_reg[31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\fifo_data_out_read_reg_138_reg[63]_1 [31]),
        .Q(\fifo_data_out_read_reg_138_reg[63]_0 [31]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_138_reg[32] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\fifo_data_out_read_reg_138_reg[63]_1 [32]),
        .Q(\fifo_data_out_read_reg_138_reg[63]_0 [32]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_138_reg[33] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\fifo_data_out_read_reg_138_reg[63]_1 [33]),
        .Q(\fifo_data_out_read_reg_138_reg[63]_0 [33]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_138_reg[34] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\fifo_data_out_read_reg_138_reg[63]_1 [34]),
        .Q(\fifo_data_out_read_reg_138_reg[63]_0 [34]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_138_reg[35] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\fifo_data_out_read_reg_138_reg[63]_1 [35]),
        .Q(\fifo_data_out_read_reg_138_reg[63]_0 [35]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_138_reg[36] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\fifo_data_out_read_reg_138_reg[63]_1 [36]),
        .Q(\fifo_data_out_read_reg_138_reg[63]_0 [36]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_138_reg[37] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\fifo_data_out_read_reg_138_reg[63]_1 [37]),
        .Q(\fifo_data_out_read_reg_138_reg[63]_0 [37]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_138_reg[38] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\fifo_data_out_read_reg_138_reg[63]_1 [38]),
        .Q(\fifo_data_out_read_reg_138_reg[63]_0 [38]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_138_reg[39] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\fifo_data_out_read_reg_138_reg[63]_1 [39]),
        .Q(\fifo_data_out_read_reg_138_reg[63]_0 [39]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_138_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\fifo_data_out_read_reg_138_reg[63]_1 [3]),
        .Q(\fifo_data_out_read_reg_138_reg[63]_0 [3]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_138_reg[40] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\fifo_data_out_read_reg_138_reg[63]_1 [40]),
        .Q(\fifo_data_out_read_reg_138_reg[63]_0 [40]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_138_reg[41] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\fifo_data_out_read_reg_138_reg[63]_1 [41]),
        .Q(\fifo_data_out_read_reg_138_reg[63]_0 [41]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_138_reg[42] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\fifo_data_out_read_reg_138_reg[63]_1 [42]),
        .Q(\fifo_data_out_read_reg_138_reg[63]_0 [42]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_138_reg[43] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\fifo_data_out_read_reg_138_reg[63]_1 [43]),
        .Q(\fifo_data_out_read_reg_138_reg[63]_0 [43]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_138_reg[44] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\fifo_data_out_read_reg_138_reg[63]_1 [44]),
        .Q(\fifo_data_out_read_reg_138_reg[63]_0 [44]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_138_reg[45] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\fifo_data_out_read_reg_138_reg[63]_1 [45]),
        .Q(\fifo_data_out_read_reg_138_reg[63]_0 [45]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_138_reg[46] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\fifo_data_out_read_reg_138_reg[63]_1 [46]),
        .Q(\fifo_data_out_read_reg_138_reg[63]_0 [46]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_138_reg[47] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\fifo_data_out_read_reg_138_reg[63]_1 [47]),
        .Q(\fifo_data_out_read_reg_138_reg[63]_0 [47]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_138_reg[48] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\fifo_data_out_read_reg_138_reg[63]_1 [48]),
        .Q(\fifo_data_out_read_reg_138_reg[63]_0 [48]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_138_reg[49] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\fifo_data_out_read_reg_138_reg[63]_1 [49]),
        .Q(\fifo_data_out_read_reg_138_reg[63]_0 [49]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_138_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\fifo_data_out_read_reg_138_reg[63]_1 [4]),
        .Q(\fifo_data_out_read_reg_138_reg[63]_0 [4]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_138_reg[50] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\fifo_data_out_read_reg_138_reg[63]_1 [50]),
        .Q(\fifo_data_out_read_reg_138_reg[63]_0 [50]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_138_reg[51] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\fifo_data_out_read_reg_138_reg[63]_1 [51]),
        .Q(\fifo_data_out_read_reg_138_reg[63]_0 [51]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_138_reg[52] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\fifo_data_out_read_reg_138_reg[63]_1 [52]),
        .Q(\fifo_data_out_read_reg_138_reg[63]_0 [52]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_138_reg[53] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\fifo_data_out_read_reg_138_reg[63]_1 [53]),
        .Q(\fifo_data_out_read_reg_138_reg[63]_0 [53]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_138_reg[54] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\fifo_data_out_read_reg_138_reg[63]_1 [54]),
        .Q(\fifo_data_out_read_reg_138_reg[63]_0 [54]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_138_reg[55] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\fifo_data_out_read_reg_138_reg[63]_1 [55]),
        .Q(\fifo_data_out_read_reg_138_reg[63]_0 [55]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_138_reg[56] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\fifo_data_out_read_reg_138_reg[63]_1 [56]),
        .Q(\fifo_data_out_read_reg_138_reg[63]_0 [56]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_138_reg[57] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\fifo_data_out_read_reg_138_reg[63]_1 [57]),
        .Q(\fifo_data_out_read_reg_138_reg[63]_0 [57]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_138_reg[58] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\fifo_data_out_read_reg_138_reg[63]_1 [58]),
        .Q(\fifo_data_out_read_reg_138_reg[63]_0 [58]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_138_reg[59] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\fifo_data_out_read_reg_138_reg[63]_1 [59]),
        .Q(\fifo_data_out_read_reg_138_reg[63]_0 [59]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_138_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\fifo_data_out_read_reg_138_reg[63]_1 [5]),
        .Q(\fifo_data_out_read_reg_138_reg[63]_0 [5]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_138_reg[60] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\fifo_data_out_read_reg_138_reg[63]_1 [60]),
        .Q(\fifo_data_out_read_reg_138_reg[63]_0 [60]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_138_reg[61] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\fifo_data_out_read_reg_138_reg[63]_1 [61]),
        .Q(\fifo_data_out_read_reg_138_reg[63]_0 [61]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_138_reg[62] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\fifo_data_out_read_reg_138_reg[63]_1 [62]),
        .Q(\fifo_data_out_read_reg_138_reg[63]_0 [62]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_138_reg[63] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\fifo_data_out_read_reg_138_reg[63]_1 [63]),
        .Q(\fifo_data_out_read_reg_138_reg[63]_0 [63]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_138_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\fifo_data_out_read_reg_138_reg[63]_1 [6]),
        .Q(\fifo_data_out_read_reg_138_reg[63]_0 [6]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_138_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\fifo_data_out_read_reg_138_reg[63]_1 [7]),
        .Q(\fifo_data_out_read_reg_138_reg[63]_0 [7]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_138_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\fifo_data_out_read_reg_138_reg[63]_1 [8]),
        .Q(\fifo_data_out_read_reg_138_reg[63]_0 [8]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_138_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\fifo_data_out_read_reg_138_reg[63]_1 [9]),
        .Q(\fifo_data_out_read_reg_138_reg[63]_0 [9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vitis_design_dpa_trace_s2mm_0_flow_control_loop_pipe_sequential_init_1 flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .Q(Q),
        .\ap_CS_fsm_reg[4] (\ap_CS_fsm_reg[4]_0 ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_loop_exit_ready_pp0_iter1_reg(ap_loop_exit_ready_pp0_iter1_reg),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_rst_n_inv_reg(flow_control_loop_pipe_sequential_init_U_n_11),
        .dout_vld_reg(flow_control_loop_pipe_sequential_init_U_n_12),
        .fifo_count_empty_n(fifo_count_empty_n),
        .fifo_data_out_empty_n(fifo_data_out_empty_n),
        .gmem_0_WREADY(gmem_0_WREADY),
        .grp_write_memory_Pipeline_Burst_fu_133_ap_ready(grp_write_memory_Pipeline_Burst_fu_133_ap_ready),
        .grp_write_memory_Pipeline_Burst_fu_133_ap_start_reg(grp_write_memory_Pipeline_Burst_fu_133_ap_start_reg),
        .grp_write_memory_Pipeline_Burst_fu_133_ap_start_reg_reg(flow_control_loop_pipe_sequential_init_U_n_10),
        .i_4_fu_90_p2({i_4_fu_90_p2[5:2],i_4_fu_90_p2[0]}),
        .i_fu_54(i_fu_54),
        .\i_fu_54_reg[3] (\i_fu_54_reg_n_5_[3] ),
        .\i_fu_54_reg[3]_0 (\i_fu_54_reg_n_5_[0] ),
        .\i_fu_54_reg[3]_1 (\i_fu_54_reg_n_5_[2] ),
        .\i_fu_54_reg[3]_2 (\i_fu_54_reg_n_5_[1] ),
        .\i_fu_54_reg[5] (\i_fu_54_reg_n_5_[5] ),
        .\i_fu_54_reg[5]_0 (\i_fu_54_reg_n_5_[4] ));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_54_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_54),
        .D(i_4_fu_90_p2[0]),
        .Q(\i_fu_54_reg_n_5_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_54_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_54),
        .D(flow_control_loop_pipe_sequential_init_U_n_10),
        .Q(\i_fu_54_reg_n_5_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_54_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_54),
        .D(i_4_fu_90_p2[2]),
        .Q(\i_fu_54_reg_n_5_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_54_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_54),
        .D(i_4_fu_90_p2[3]),
        .Q(\i_fu_54_reg_n_5_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_54_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_54),
        .D(i_4_fu_90_p2[4]),
        .Q(\i_fu_54_reg_n_5_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_54_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_54),
        .D(i_4_fu_90_p2[5]),
        .Q(\i_fu_54_reg_n_5_[5] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hE000E0E000000000)) 
    mem_reg_bram_0_i_70
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(fifo_data_out_empty_n),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(gmem_0_WREADY),
        .O(\ap_CS_fsm_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair576" *) 
  LUT5 #(
    .INIT(32'h80008080)) 
    \raddr[7]_i_3 
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(fifo_data_out_empty_n),
        .I3(gmem_0_WREADY),
        .I4(ap_enable_reg_pp0_iter2),
        .O(\ap_CS_fsm_reg[5] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vitis_design_dpa_trace_s2mm_0_write_memory_Pipeline_Flush
   (grp_write_memory_Pipeline_Flush_fu_142_ap_start_reg_reg,
    mOutPtr18_out,
    push_0,
    D,
    din,
    ENARDEN,
    pop,
    pop_dout,
    dout_vld_reg,
    ap_clk,
    ap_rst_n_inv,
    grp_write_memory_Pipeline_Flush_fu_142_ap_start_reg,
    Q,
    gmem_0_WREADY,
    \waddr_reg[0] ,
    \waddr_reg[0]_0 ,
    pop_2,
    fifo_data_out_empty_n,
    grp_write_memory_Pipeline_Flush_fu_142_ap_start_reg_reg_0,
    RAMB36E5_INT_INST,
    empty_n,
    \raddr_reg[7] ,
    \fifo_data_out_read_reg_142_reg[63]_0 );
  output grp_write_memory_Pipeline_Flush_fu_142_ap_start_reg_reg;
  output mOutPtr18_out;
  output push_0;
  output [1:0]D;
  output [63:0]din;
  output ENARDEN;
  output pop;
  output pop_dout;
  output dout_vld_reg;
  input ap_clk;
  input ap_rst_n_inv;
  input grp_write_memory_Pipeline_Flush_fu_142_ap_start_reg;
  input [1:0]Q;
  input gmem_0_WREADY;
  input \waddr_reg[0] ;
  input \waddr_reg[0]_0 ;
  input pop_2;
  input fifo_data_out_empty_n;
  input [5:0]grp_write_memory_Pipeline_Flush_fu_142_ap_start_reg_reg_0;
  input [63:0]RAMB36E5_INT_INST;
  input empty_n;
  input \raddr_reg[7] ;
  input [63:0]\fifo_data_out_read_reg_142_reg[63]_0 ;

  wire [1:0]D;
  wire ENARDEN;
  wire [1:0]Q;
  wire [63:0]RAMB36E5_INT_INST;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_2_n_5;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1__0_n_5;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_rst_n_inv;
  wire [63:0]din;
  wire dout_vld_reg;
  wire empty_n;
  wire fifo_data_out_empty_n;
  wire [63:0]fifo_data_out_read_reg_142;
  wire [63:0]\fifo_data_out_read_reg_142_reg[63]_0 ;
  wire flow_control_loop_pipe_sequential_init_U_n_18;
  wire flow_control_loop_pipe_sequential_init_U_n_19;
  wire flow_control_loop_pipe_sequential_init_U_n_22;
  wire flow_control_loop_pipe_sequential_init_U_n_23;
  wire flow_control_loop_pipe_sequential_init_U_n_25;
  wire gmem_0_WREADY;
  wire grp_write_memory_Pipeline_Flush_fu_142_ap_ready;
  wire grp_write_memory_Pipeline_Flush_fu_142_ap_start_reg;
  wire grp_write_memory_Pipeline_Flush_fu_142_ap_start_reg_reg;
  wire [5:0]grp_write_memory_Pipeline_Flush_fu_142_ap_start_reg_reg_0;
  wire [15:0]i_2_fu_94_p2;
  wire i_fu_52;
  wire \i_fu_52_reg_n_5_[0] ;
  wire \i_fu_52_reg_n_5_[10] ;
  wire \i_fu_52_reg_n_5_[11] ;
  wire \i_fu_52_reg_n_5_[12] ;
  wire \i_fu_52_reg_n_5_[13] ;
  wire \i_fu_52_reg_n_5_[14] ;
  wire \i_fu_52_reg_n_5_[15] ;
  wire \i_fu_52_reg_n_5_[1] ;
  wire \i_fu_52_reg_n_5_[2] ;
  wire \i_fu_52_reg_n_5_[3] ;
  wire \i_fu_52_reg_n_5_[4] ;
  wire \i_fu_52_reg_n_5_[5] ;
  wire \i_fu_52_reg_n_5_[6] ;
  wire \i_fu_52_reg_n_5_[7] ;
  wire \i_fu_52_reg_n_5_[8] ;
  wire \i_fu_52_reg_n_5_[9] ;
  wire mOutPtr18_out;
  wire pop;
  wire pop_2;
  wire pop_dout;
  wire push_0;
  wire \raddr_reg[7] ;
  wire \waddr_reg[0] ;
  wire \waddr_reg[0]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair592" *) 
  LUT4 #(
    .INIT(16'hABFB)) 
    ap_enable_reg_pp0_iter1_i_2
       (.I0(ap_rst_n_inv),
        .I1(grp_write_memory_Pipeline_Flush_fu_142_ap_start_reg),
        .I2(flow_control_loop_pipe_sequential_init_U_n_22),
        .I3(ap_enable_reg_pp0_iter1),
        .O(ap_enable_reg_pp0_iter1_i_2_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_25),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair591" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    ap_enable_reg_pp0_iter2_i_1__0
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(flow_control_loop_pipe_sequential_init_U_n_22),
        .I2(ap_enable_reg_pp0_iter2),
        .O(ap_enable_reg_pp0_iter2_i_1__0_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__0_n_5),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1__0
       (.I0(flow_control_loop_pipe_sequential_init_U_n_22),
        .O(ap_block_pp0_stage0_subdone));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_write_memory_Pipeline_Flush_fu_142_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hBA)) 
    dout_vld_i_1__6
       (.I0(pop),
        .I1(pop_dout),
        .I2(fifo_data_out_empty_n),
        .O(dout_vld_reg));
  FDRE \fifo_data_out_read_reg_142_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\fifo_data_out_read_reg_142_reg[63]_0 [0]),
        .Q(fifo_data_out_read_reg_142[0]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_142_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\fifo_data_out_read_reg_142_reg[63]_0 [10]),
        .Q(fifo_data_out_read_reg_142[10]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_142_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\fifo_data_out_read_reg_142_reg[63]_0 [11]),
        .Q(fifo_data_out_read_reg_142[11]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_142_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\fifo_data_out_read_reg_142_reg[63]_0 [12]),
        .Q(fifo_data_out_read_reg_142[12]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_142_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\fifo_data_out_read_reg_142_reg[63]_0 [13]),
        .Q(fifo_data_out_read_reg_142[13]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_142_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\fifo_data_out_read_reg_142_reg[63]_0 [14]),
        .Q(fifo_data_out_read_reg_142[14]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_142_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\fifo_data_out_read_reg_142_reg[63]_0 [15]),
        .Q(fifo_data_out_read_reg_142[15]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_142_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\fifo_data_out_read_reg_142_reg[63]_0 [16]),
        .Q(fifo_data_out_read_reg_142[16]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_142_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\fifo_data_out_read_reg_142_reg[63]_0 [17]),
        .Q(fifo_data_out_read_reg_142[17]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_142_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\fifo_data_out_read_reg_142_reg[63]_0 [18]),
        .Q(fifo_data_out_read_reg_142[18]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_142_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\fifo_data_out_read_reg_142_reg[63]_0 [19]),
        .Q(fifo_data_out_read_reg_142[19]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_142_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\fifo_data_out_read_reg_142_reg[63]_0 [1]),
        .Q(fifo_data_out_read_reg_142[1]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_142_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\fifo_data_out_read_reg_142_reg[63]_0 [20]),
        .Q(fifo_data_out_read_reg_142[20]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_142_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\fifo_data_out_read_reg_142_reg[63]_0 [21]),
        .Q(fifo_data_out_read_reg_142[21]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_142_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\fifo_data_out_read_reg_142_reg[63]_0 [22]),
        .Q(fifo_data_out_read_reg_142[22]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_142_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\fifo_data_out_read_reg_142_reg[63]_0 [23]),
        .Q(fifo_data_out_read_reg_142[23]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_142_reg[24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\fifo_data_out_read_reg_142_reg[63]_0 [24]),
        .Q(fifo_data_out_read_reg_142[24]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_142_reg[25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\fifo_data_out_read_reg_142_reg[63]_0 [25]),
        .Q(fifo_data_out_read_reg_142[25]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_142_reg[26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\fifo_data_out_read_reg_142_reg[63]_0 [26]),
        .Q(fifo_data_out_read_reg_142[26]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_142_reg[27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\fifo_data_out_read_reg_142_reg[63]_0 [27]),
        .Q(fifo_data_out_read_reg_142[27]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_142_reg[28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\fifo_data_out_read_reg_142_reg[63]_0 [28]),
        .Q(fifo_data_out_read_reg_142[28]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_142_reg[29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\fifo_data_out_read_reg_142_reg[63]_0 [29]),
        .Q(fifo_data_out_read_reg_142[29]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_142_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\fifo_data_out_read_reg_142_reg[63]_0 [2]),
        .Q(fifo_data_out_read_reg_142[2]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_142_reg[30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\fifo_data_out_read_reg_142_reg[63]_0 [30]),
        .Q(fifo_data_out_read_reg_142[30]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_142_reg[31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\fifo_data_out_read_reg_142_reg[63]_0 [31]),
        .Q(fifo_data_out_read_reg_142[31]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_142_reg[32] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\fifo_data_out_read_reg_142_reg[63]_0 [32]),
        .Q(fifo_data_out_read_reg_142[32]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_142_reg[33] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\fifo_data_out_read_reg_142_reg[63]_0 [33]),
        .Q(fifo_data_out_read_reg_142[33]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_142_reg[34] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\fifo_data_out_read_reg_142_reg[63]_0 [34]),
        .Q(fifo_data_out_read_reg_142[34]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_142_reg[35] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\fifo_data_out_read_reg_142_reg[63]_0 [35]),
        .Q(fifo_data_out_read_reg_142[35]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_142_reg[36] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\fifo_data_out_read_reg_142_reg[63]_0 [36]),
        .Q(fifo_data_out_read_reg_142[36]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_142_reg[37] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\fifo_data_out_read_reg_142_reg[63]_0 [37]),
        .Q(fifo_data_out_read_reg_142[37]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_142_reg[38] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\fifo_data_out_read_reg_142_reg[63]_0 [38]),
        .Q(fifo_data_out_read_reg_142[38]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_142_reg[39] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\fifo_data_out_read_reg_142_reg[63]_0 [39]),
        .Q(fifo_data_out_read_reg_142[39]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_142_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\fifo_data_out_read_reg_142_reg[63]_0 [3]),
        .Q(fifo_data_out_read_reg_142[3]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_142_reg[40] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\fifo_data_out_read_reg_142_reg[63]_0 [40]),
        .Q(fifo_data_out_read_reg_142[40]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_142_reg[41] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\fifo_data_out_read_reg_142_reg[63]_0 [41]),
        .Q(fifo_data_out_read_reg_142[41]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_142_reg[42] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\fifo_data_out_read_reg_142_reg[63]_0 [42]),
        .Q(fifo_data_out_read_reg_142[42]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_142_reg[43] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\fifo_data_out_read_reg_142_reg[63]_0 [43]),
        .Q(fifo_data_out_read_reg_142[43]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_142_reg[44] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\fifo_data_out_read_reg_142_reg[63]_0 [44]),
        .Q(fifo_data_out_read_reg_142[44]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_142_reg[45] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\fifo_data_out_read_reg_142_reg[63]_0 [45]),
        .Q(fifo_data_out_read_reg_142[45]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_142_reg[46] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\fifo_data_out_read_reg_142_reg[63]_0 [46]),
        .Q(fifo_data_out_read_reg_142[46]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_142_reg[47] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\fifo_data_out_read_reg_142_reg[63]_0 [47]),
        .Q(fifo_data_out_read_reg_142[47]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_142_reg[48] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\fifo_data_out_read_reg_142_reg[63]_0 [48]),
        .Q(fifo_data_out_read_reg_142[48]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_142_reg[49] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\fifo_data_out_read_reg_142_reg[63]_0 [49]),
        .Q(fifo_data_out_read_reg_142[49]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_142_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\fifo_data_out_read_reg_142_reg[63]_0 [4]),
        .Q(fifo_data_out_read_reg_142[4]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_142_reg[50] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\fifo_data_out_read_reg_142_reg[63]_0 [50]),
        .Q(fifo_data_out_read_reg_142[50]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_142_reg[51] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\fifo_data_out_read_reg_142_reg[63]_0 [51]),
        .Q(fifo_data_out_read_reg_142[51]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_142_reg[52] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\fifo_data_out_read_reg_142_reg[63]_0 [52]),
        .Q(fifo_data_out_read_reg_142[52]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_142_reg[53] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\fifo_data_out_read_reg_142_reg[63]_0 [53]),
        .Q(fifo_data_out_read_reg_142[53]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_142_reg[54] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\fifo_data_out_read_reg_142_reg[63]_0 [54]),
        .Q(fifo_data_out_read_reg_142[54]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_142_reg[55] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\fifo_data_out_read_reg_142_reg[63]_0 [55]),
        .Q(fifo_data_out_read_reg_142[55]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_142_reg[56] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\fifo_data_out_read_reg_142_reg[63]_0 [56]),
        .Q(fifo_data_out_read_reg_142[56]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_142_reg[57] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\fifo_data_out_read_reg_142_reg[63]_0 [57]),
        .Q(fifo_data_out_read_reg_142[57]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_142_reg[58] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\fifo_data_out_read_reg_142_reg[63]_0 [58]),
        .Q(fifo_data_out_read_reg_142[58]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_142_reg[59] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\fifo_data_out_read_reg_142_reg[63]_0 [59]),
        .Q(fifo_data_out_read_reg_142[59]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_142_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\fifo_data_out_read_reg_142_reg[63]_0 [5]),
        .Q(fifo_data_out_read_reg_142[5]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_142_reg[60] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\fifo_data_out_read_reg_142_reg[63]_0 [60]),
        .Q(fifo_data_out_read_reg_142[60]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_142_reg[61] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\fifo_data_out_read_reg_142_reg[63]_0 [61]),
        .Q(fifo_data_out_read_reg_142[61]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_142_reg[62] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\fifo_data_out_read_reg_142_reg[63]_0 [62]),
        .Q(fifo_data_out_read_reg_142[62]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_142_reg[63] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\fifo_data_out_read_reg_142_reg[63]_0 [63]),
        .Q(fifo_data_out_read_reg_142[63]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_142_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\fifo_data_out_read_reg_142_reg[63]_0 [6]),
        .Q(fifo_data_out_read_reg_142[6]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_142_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\fifo_data_out_read_reg_142_reg[63]_0 [7]),
        .Q(fifo_data_out_read_reg_142[7]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_142_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\fifo_data_out_read_reg_142_reg[63]_0 [8]),
        .Q(fifo_data_out_read_reg_142[8]),
        .R(1'b0));
  FDRE \fifo_data_out_read_reg_142_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\fifo_data_out_read_reg_142_reg[63]_0 [9]),
        .Q(fifo_data_out_read_reg_142[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vitis_design_dpa_trace_s2mm_0_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U
       (.D({i_2_fu_94_p2[15:3],flow_control_loop_pipe_sequential_init_U_n_18,flow_control_loop_pipe_sequential_init_U_n_19,i_2_fu_94_p2[0]}),
        .E(i_fu_52),
        .Q({\i_fu_52_reg_n_5_[15] ,\i_fu_52_reg_n_5_[14] ,\i_fu_52_reg_n_5_[13] ,\i_fu_52_reg_n_5_[12] ,\i_fu_52_reg_n_5_[11] ,\i_fu_52_reg_n_5_[10] ,\i_fu_52_reg_n_5_[9] ,\i_fu_52_reg_n_5_[8] ,\i_fu_52_reg_n_5_[7] ,\i_fu_52_reg_n_5_[6] ,\i_fu_52_reg_n_5_[5] ,\i_fu_52_reg_n_5_[4] ,\i_fu_52_reg_n_5_[3] ,\i_fu_52_reg_n_5_[2] ,\i_fu_52_reg_n_5_[1] ,\i_fu_52_reg_n_5_[0] }),
        .SR(flow_control_loop_pipe_sequential_init_U_n_23),
        .\ap_CS_fsm_reg[82] (D),
        .\ap_CS_fsm_reg[83] (Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_i_2_n_5),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_loop_exit_ready_pp0_iter1_reg(ap_loop_exit_ready_pp0_iter1_reg),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dout_vld_reg(flow_control_loop_pipe_sequential_init_U_n_22),
        .fifo_data_out_empty_n(fifo_data_out_empty_n),
        .gmem_0_WREADY(gmem_0_WREADY),
        .grp_write_memory_Pipeline_Flush_fu_142_ap_ready(grp_write_memory_Pipeline_Flush_fu_142_ap_ready),
        .grp_write_memory_Pipeline_Flush_fu_142_ap_start_reg(grp_write_memory_Pipeline_Flush_fu_142_ap_start_reg),
        .grp_write_memory_Pipeline_Flush_fu_142_ap_start_reg_reg(flow_control_loop_pipe_sequential_init_U_n_25),
        .grp_write_memory_Pipeline_Flush_fu_142_ap_start_reg_reg_0(grp_write_memory_Pipeline_Flush_fu_142_ap_start_reg_reg),
        .grp_write_memory_Pipeline_Flush_fu_142_ap_start_reg_reg_1(grp_write_memory_Pipeline_Flush_fu_142_ap_start_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_52_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_52),
        .D(i_2_fu_94_p2[0]),
        .Q(\i_fu_52_reg_n_5_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_23));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_52_reg[10] 
       (.C(ap_clk),
        .CE(i_fu_52),
        .D(i_2_fu_94_p2[10]),
        .Q(\i_fu_52_reg_n_5_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_23));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_52_reg[11] 
       (.C(ap_clk),
        .CE(i_fu_52),
        .D(i_2_fu_94_p2[11]),
        .Q(\i_fu_52_reg_n_5_[11] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_23));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_52_reg[12] 
       (.C(ap_clk),
        .CE(i_fu_52),
        .D(i_2_fu_94_p2[12]),
        .Q(\i_fu_52_reg_n_5_[12] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_23));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_52_reg[13] 
       (.C(ap_clk),
        .CE(i_fu_52),
        .D(i_2_fu_94_p2[13]),
        .Q(\i_fu_52_reg_n_5_[13] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_23));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_52_reg[14] 
       (.C(ap_clk),
        .CE(i_fu_52),
        .D(i_2_fu_94_p2[14]),
        .Q(\i_fu_52_reg_n_5_[14] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_23));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_52_reg[15] 
       (.C(ap_clk),
        .CE(i_fu_52),
        .D(i_2_fu_94_p2[15]),
        .Q(\i_fu_52_reg_n_5_[15] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_23));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_52_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_52),
        .D(flow_control_loop_pipe_sequential_init_U_n_19),
        .Q(\i_fu_52_reg_n_5_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_23));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_52_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_52),
        .D(flow_control_loop_pipe_sequential_init_U_n_18),
        .Q(\i_fu_52_reg_n_5_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_23));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_52_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_52),
        .D(i_2_fu_94_p2[3]),
        .Q(\i_fu_52_reg_n_5_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_23));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_52_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_52),
        .D(i_2_fu_94_p2[4]),
        .Q(\i_fu_52_reg_n_5_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_23));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_52_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_52),
        .D(i_2_fu_94_p2[5]),
        .Q(\i_fu_52_reg_n_5_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_23));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_52_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_52),
        .D(i_2_fu_94_p2[6]),
        .Q(\i_fu_52_reg_n_5_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_23));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_52_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_52),
        .D(i_2_fu_94_p2[7]),
        .Q(\i_fu_52_reg_n_5_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_23));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_52_reg[8] 
       (.C(ap_clk),
        .CE(i_fu_52),
        .D(i_2_fu_94_p2[8]),
        .Q(\i_fu_52_reg_n_5_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_23));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_52_reg[9] 
       (.C(ap_clk),
        .CE(i_fu_52),
        .D(i_2_fu_94_p2[9]),
        .Q(\i_fu_52_reg_n_5_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_23));
  LUT6_2 #(
    .INIT(64'h000000002E220000)) 
    \mOutPtr[6]_i_4 
       (.I0(\waddr_reg[0]_0 ),
        .I1(\waddr_reg[0] ),
        .I2(flow_control_loop_pipe_sequential_init_U_n_22),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(gmem_0_WREADY),
        .I5(pop_2),
        .O5(push_0),
        .O6(mOutPtr18_out));
  (* SOFT_HLUTNM = "soft_lutpair605" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_bram_0_i_10
       (.I0(fifo_data_out_read_reg_142[25]),
        .I1(\waddr_reg[0] ),
        .I2(RAMB36E5_INT_INST[25]),
        .O(din[25]));
  (* SOFT_HLUTNM = "soft_lutpair605" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_bram_0_i_11
       (.I0(fifo_data_out_read_reg_142[24]),
        .I1(\waddr_reg[0] ),
        .I2(RAMB36E5_INT_INST[24]),
        .O(din[24]));
  (* SOFT_HLUTNM = "soft_lutpair604" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_bram_0_i_12
       (.I0(fifo_data_out_read_reg_142[23]),
        .I1(\waddr_reg[0] ),
        .I2(RAMB36E5_INT_INST[23]),
        .O(din[23]));
  (* SOFT_HLUTNM = "soft_lutpair604" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_bram_0_i_13
       (.I0(fifo_data_out_read_reg_142[22]),
        .I1(\waddr_reg[0] ),
        .I2(RAMB36E5_INT_INST[22]),
        .O(din[22]));
  (* SOFT_HLUTNM = "soft_lutpair603" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_bram_0_i_14
       (.I0(fifo_data_out_read_reg_142[21]),
        .I1(\waddr_reg[0] ),
        .I2(RAMB36E5_INT_INST[21]),
        .O(din[21]));
  (* SOFT_HLUTNM = "soft_lutpair603" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_bram_0_i_15
       (.I0(fifo_data_out_read_reg_142[20]),
        .I1(\waddr_reg[0] ),
        .I2(RAMB36E5_INT_INST[20]),
        .O(din[20]));
  (* SOFT_HLUTNM = "soft_lutpair602" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_bram_0_i_16
       (.I0(fifo_data_out_read_reg_142[19]),
        .I1(\waddr_reg[0] ),
        .I2(RAMB36E5_INT_INST[19]),
        .O(din[19]));
  (* SOFT_HLUTNM = "soft_lutpair602" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_bram_0_i_17
       (.I0(fifo_data_out_read_reg_142[18]),
        .I1(\waddr_reg[0] ),
        .I2(RAMB36E5_INT_INST[18]),
        .O(din[18]));
  (* SOFT_HLUTNM = "soft_lutpair601" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_bram_0_i_18
       (.I0(fifo_data_out_read_reg_142[17]),
        .I1(\waddr_reg[0] ),
        .I2(RAMB36E5_INT_INST[17]),
        .O(din[17]));
  (* SOFT_HLUTNM = "soft_lutpair601" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_bram_0_i_19
       (.I0(fifo_data_out_read_reg_142[16]),
        .I1(\waddr_reg[0] ),
        .I2(RAMB36E5_INT_INST[16]),
        .O(din[16]));
  (* SOFT_HLUTNM = "soft_lutpair592" *) 
  LUT2 #(
    .INIT(4'hE)) 
    mem_reg_bram_0_i_1__0
       (.I0(ap_rst_n_inv),
        .I1(pop),
        .O(ENARDEN));
  (* SOFT_HLUTNM = "soft_lutpair600" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_bram_0_i_20
       (.I0(fifo_data_out_read_reg_142[15]),
        .I1(\waddr_reg[0] ),
        .I2(RAMB36E5_INT_INST[15]),
        .O(din[15]));
  (* SOFT_HLUTNM = "soft_lutpair600" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_bram_0_i_21
       (.I0(fifo_data_out_read_reg_142[14]),
        .I1(\waddr_reg[0] ),
        .I2(RAMB36E5_INT_INST[14]),
        .O(din[14]));
  (* SOFT_HLUTNM = "soft_lutpair599" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_bram_0_i_22
       (.I0(fifo_data_out_read_reg_142[13]),
        .I1(\waddr_reg[0] ),
        .I2(RAMB36E5_INT_INST[13]),
        .O(din[13]));
  (* SOFT_HLUTNM = "soft_lutpair599" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_bram_0_i_23
       (.I0(fifo_data_out_read_reg_142[12]),
        .I1(\waddr_reg[0] ),
        .I2(RAMB36E5_INT_INST[12]),
        .O(din[12]));
  (* SOFT_HLUTNM = "soft_lutpair598" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_bram_0_i_24
       (.I0(fifo_data_out_read_reg_142[11]),
        .I1(\waddr_reg[0] ),
        .I2(RAMB36E5_INT_INST[11]),
        .O(din[11]));
  (* SOFT_HLUTNM = "soft_lutpair598" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_bram_0_i_25
       (.I0(fifo_data_out_read_reg_142[10]),
        .I1(\waddr_reg[0] ),
        .I2(RAMB36E5_INT_INST[10]),
        .O(din[10]));
  (* SOFT_HLUTNM = "soft_lutpair597" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_bram_0_i_26
       (.I0(fifo_data_out_read_reg_142[9]),
        .I1(\waddr_reg[0] ),
        .I2(RAMB36E5_INT_INST[9]),
        .O(din[9]));
  (* SOFT_HLUTNM = "soft_lutpair597" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_bram_0_i_27
       (.I0(fifo_data_out_read_reg_142[8]),
        .I1(\waddr_reg[0] ),
        .I2(RAMB36E5_INT_INST[8]),
        .O(din[8]));
  (* SOFT_HLUTNM = "soft_lutpair596" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_bram_0_i_28
       (.I0(fifo_data_out_read_reg_142[7]),
        .I1(\waddr_reg[0] ),
        .I2(RAMB36E5_INT_INST[7]),
        .O(din[7]));
  (* SOFT_HLUTNM = "soft_lutpair596" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_bram_0_i_29
       (.I0(fifo_data_out_read_reg_142[6]),
        .I1(\waddr_reg[0] ),
        .I2(RAMB36E5_INT_INST[6]),
        .O(din[6]));
  (* SOFT_HLUTNM = "soft_lutpair595" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_bram_0_i_30
       (.I0(fifo_data_out_read_reg_142[5]),
        .I1(\waddr_reg[0] ),
        .I2(RAMB36E5_INT_INST[5]),
        .O(din[5]));
  (* SOFT_HLUTNM = "soft_lutpair595" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_bram_0_i_31
       (.I0(fifo_data_out_read_reg_142[4]),
        .I1(\waddr_reg[0] ),
        .I2(RAMB36E5_INT_INST[4]),
        .O(din[4]));
  (* SOFT_HLUTNM = "soft_lutpair594" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_bram_0_i_32
       (.I0(fifo_data_out_read_reg_142[3]),
        .I1(\waddr_reg[0] ),
        .I2(RAMB36E5_INT_INST[3]),
        .O(din[3]));
  (* SOFT_HLUTNM = "soft_lutpair594" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_bram_0_i_33
       (.I0(fifo_data_out_read_reg_142[2]),
        .I1(\waddr_reg[0] ),
        .I2(RAMB36E5_INT_INST[2]),
        .O(din[2]));
  (* SOFT_HLUTNM = "soft_lutpair593" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_bram_0_i_34
       (.I0(fifo_data_out_read_reg_142[1]),
        .I1(\waddr_reg[0] ),
        .I2(RAMB36E5_INT_INST[1]),
        .O(din[1]));
  (* SOFT_HLUTNM = "soft_lutpair593" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_bram_0_i_35
       (.I0(fifo_data_out_read_reg_142[0]),
        .I1(\waddr_reg[0] ),
        .I2(RAMB36E5_INT_INST[0]),
        .O(din[0]));
  (* SOFT_HLUTNM = "soft_lutpair624" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_bram_0_i_36
       (.I0(fifo_data_out_read_reg_142[63]),
        .I1(\waddr_reg[0] ),
        .I2(RAMB36E5_INT_INST[63]),
        .O(din[63]));
  (* SOFT_HLUTNM = "soft_lutpair624" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_bram_0_i_37
       (.I0(fifo_data_out_read_reg_142[62]),
        .I1(\waddr_reg[0] ),
        .I2(RAMB36E5_INT_INST[62]),
        .O(din[62]));
  (* SOFT_HLUTNM = "soft_lutpair623" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_bram_0_i_38
       (.I0(fifo_data_out_read_reg_142[61]),
        .I1(\waddr_reg[0] ),
        .I2(RAMB36E5_INT_INST[61]),
        .O(din[61]));
  (* SOFT_HLUTNM = "soft_lutpair623" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_bram_0_i_39
       (.I0(fifo_data_out_read_reg_142[60]),
        .I1(\waddr_reg[0] ),
        .I2(RAMB36E5_INT_INST[60]),
        .O(din[60]));
  (* SOFT_HLUTNM = "soft_lutpair608" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_bram_0_i_4
       (.I0(fifo_data_out_read_reg_142[31]),
        .I1(\waddr_reg[0] ),
        .I2(RAMB36E5_INT_INST[31]),
        .O(din[31]));
  (* SOFT_HLUTNM = "soft_lutpair622" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_bram_0_i_40
       (.I0(fifo_data_out_read_reg_142[59]),
        .I1(\waddr_reg[0] ),
        .I2(RAMB36E5_INT_INST[59]),
        .O(din[59]));
  (* SOFT_HLUTNM = "soft_lutpair622" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_bram_0_i_41
       (.I0(fifo_data_out_read_reg_142[58]),
        .I1(\waddr_reg[0] ),
        .I2(RAMB36E5_INT_INST[58]),
        .O(din[58]));
  (* SOFT_HLUTNM = "soft_lutpair621" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_bram_0_i_42
       (.I0(fifo_data_out_read_reg_142[57]),
        .I1(\waddr_reg[0] ),
        .I2(RAMB36E5_INT_INST[57]),
        .O(din[57]));
  (* SOFT_HLUTNM = "soft_lutpair621" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_bram_0_i_43
       (.I0(fifo_data_out_read_reg_142[56]),
        .I1(\waddr_reg[0] ),
        .I2(RAMB36E5_INT_INST[56]),
        .O(din[56]));
  (* SOFT_HLUTNM = "soft_lutpair620" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_bram_0_i_44
       (.I0(fifo_data_out_read_reg_142[55]),
        .I1(\waddr_reg[0] ),
        .I2(RAMB36E5_INT_INST[55]),
        .O(din[55]));
  (* SOFT_HLUTNM = "soft_lutpair620" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_bram_0_i_45
       (.I0(fifo_data_out_read_reg_142[54]),
        .I1(\waddr_reg[0] ),
        .I2(RAMB36E5_INT_INST[54]),
        .O(din[54]));
  (* SOFT_HLUTNM = "soft_lutpair619" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_bram_0_i_46
       (.I0(fifo_data_out_read_reg_142[53]),
        .I1(\waddr_reg[0] ),
        .I2(RAMB36E5_INT_INST[53]),
        .O(din[53]));
  (* SOFT_HLUTNM = "soft_lutpair619" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_bram_0_i_47
       (.I0(fifo_data_out_read_reg_142[52]),
        .I1(\waddr_reg[0] ),
        .I2(RAMB36E5_INT_INST[52]),
        .O(din[52]));
  (* SOFT_HLUTNM = "soft_lutpair618" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_bram_0_i_48
       (.I0(fifo_data_out_read_reg_142[51]),
        .I1(\waddr_reg[0] ),
        .I2(RAMB36E5_INT_INST[51]),
        .O(din[51]));
  (* SOFT_HLUTNM = "soft_lutpair618" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_bram_0_i_49
       (.I0(fifo_data_out_read_reg_142[50]),
        .I1(\waddr_reg[0] ),
        .I2(RAMB36E5_INT_INST[50]),
        .O(din[50]));
  (* SOFT_HLUTNM = "soft_lutpair608" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_bram_0_i_5
       (.I0(fifo_data_out_read_reg_142[30]),
        .I1(\waddr_reg[0] ),
        .I2(RAMB36E5_INT_INST[30]),
        .O(din[30]));
  (* SOFT_HLUTNM = "soft_lutpair617" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_bram_0_i_50
       (.I0(fifo_data_out_read_reg_142[49]),
        .I1(\waddr_reg[0] ),
        .I2(RAMB36E5_INT_INST[49]),
        .O(din[49]));
  (* SOFT_HLUTNM = "soft_lutpair617" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_bram_0_i_51
       (.I0(fifo_data_out_read_reg_142[48]),
        .I1(\waddr_reg[0] ),
        .I2(RAMB36E5_INT_INST[48]),
        .O(din[48]));
  (* SOFT_HLUTNM = "soft_lutpair616" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_bram_0_i_52
       (.I0(fifo_data_out_read_reg_142[47]),
        .I1(\waddr_reg[0] ),
        .I2(RAMB36E5_INT_INST[47]),
        .O(din[47]));
  (* SOFT_HLUTNM = "soft_lutpair616" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_bram_0_i_53
       (.I0(fifo_data_out_read_reg_142[46]),
        .I1(\waddr_reg[0] ),
        .I2(RAMB36E5_INT_INST[46]),
        .O(din[46]));
  (* SOFT_HLUTNM = "soft_lutpair615" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_bram_0_i_54
       (.I0(fifo_data_out_read_reg_142[45]),
        .I1(\waddr_reg[0] ),
        .I2(RAMB36E5_INT_INST[45]),
        .O(din[45]));
  (* SOFT_HLUTNM = "soft_lutpair615" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_bram_0_i_55
       (.I0(fifo_data_out_read_reg_142[44]),
        .I1(\waddr_reg[0] ),
        .I2(RAMB36E5_INT_INST[44]),
        .O(din[44]));
  (* SOFT_HLUTNM = "soft_lutpair614" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_bram_0_i_56
       (.I0(fifo_data_out_read_reg_142[43]),
        .I1(\waddr_reg[0] ),
        .I2(RAMB36E5_INT_INST[43]),
        .O(din[43]));
  (* SOFT_HLUTNM = "soft_lutpair614" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_bram_0_i_57
       (.I0(fifo_data_out_read_reg_142[42]),
        .I1(\waddr_reg[0] ),
        .I2(RAMB36E5_INT_INST[42]),
        .O(din[42]));
  (* SOFT_HLUTNM = "soft_lutpair613" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_bram_0_i_58
       (.I0(fifo_data_out_read_reg_142[41]),
        .I1(\waddr_reg[0] ),
        .I2(RAMB36E5_INT_INST[41]),
        .O(din[41]));
  (* SOFT_HLUTNM = "soft_lutpair613" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_bram_0_i_59
       (.I0(fifo_data_out_read_reg_142[40]),
        .I1(\waddr_reg[0] ),
        .I2(RAMB36E5_INT_INST[40]),
        .O(din[40]));
  (* SOFT_HLUTNM = "soft_lutpair607" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_bram_0_i_6
       (.I0(fifo_data_out_read_reg_142[29]),
        .I1(\waddr_reg[0] ),
        .I2(RAMB36E5_INT_INST[29]),
        .O(din[29]));
  (* SOFT_HLUTNM = "soft_lutpair612" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_bram_0_i_60
       (.I0(fifo_data_out_read_reg_142[39]),
        .I1(\waddr_reg[0] ),
        .I2(RAMB36E5_INT_INST[39]),
        .O(din[39]));
  (* SOFT_HLUTNM = "soft_lutpair612" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_bram_0_i_61
       (.I0(fifo_data_out_read_reg_142[38]),
        .I1(\waddr_reg[0] ),
        .I2(RAMB36E5_INT_INST[38]),
        .O(din[38]));
  (* SOFT_HLUTNM = "soft_lutpair611" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_bram_0_i_62
       (.I0(fifo_data_out_read_reg_142[37]),
        .I1(\waddr_reg[0] ),
        .I2(RAMB36E5_INT_INST[37]),
        .O(din[37]));
  (* SOFT_HLUTNM = "soft_lutpair611" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_bram_0_i_63
       (.I0(fifo_data_out_read_reg_142[36]),
        .I1(\waddr_reg[0] ),
        .I2(RAMB36E5_INT_INST[36]),
        .O(din[36]));
  (* SOFT_HLUTNM = "soft_lutpair610" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_bram_0_i_64
       (.I0(fifo_data_out_read_reg_142[35]),
        .I1(\waddr_reg[0] ),
        .I2(RAMB36E5_INT_INST[35]),
        .O(din[35]));
  (* SOFT_HLUTNM = "soft_lutpair610" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_bram_0_i_65
       (.I0(fifo_data_out_read_reg_142[34]),
        .I1(\waddr_reg[0] ),
        .I2(RAMB36E5_INT_INST[34]),
        .O(din[34]));
  (* SOFT_HLUTNM = "soft_lutpair609" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_bram_0_i_66
       (.I0(fifo_data_out_read_reg_142[33]),
        .I1(\waddr_reg[0] ),
        .I2(RAMB36E5_INT_INST[33]),
        .O(din[33]));
  (* SOFT_HLUTNM = "soft_lutpair609" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_bram_0_i_67
       (.I0(fifo_data_out_read_reg_142[32]),
        .I1(\waddr_reg[0] ),
        .I2(RAMB36E5_INT_INST[32]),
        .O(din[32]));
  (* SOFT_HLUTNM = "soft_lutpair607" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_bram_0_i_7
       (.I0(fifo_data_out_read_reg_142[28]),
        .I1(\waddr_reg[0] ),
        .I2(RAMB36E5_INT_INST[28]),
        .O(din[28]));
  (* SOFT_HLUTNM = "soft_lutpair606" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_bram_0_i_8
       (.I0(fifo_data_out_read_reg_142[27]),
        .I1(\waddr_reg[0] ),
        .I2(RAMB36E5_INT_INST[27]),
        .O(din[27]));
  (* SOFT_HLUTNM = "soft_lutpair606" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_bram_0_i_9
       (.I0(fifo_data_out_read_reg_142[26]),
        .I1(\waddr_reg[0] ),
        .I2(RAMB36E5_INT_INST[26]),
        .O(din[26]));
  (* SOFT_HLUTNM = "soft_lutpair591" *) 
  LUT5 #(
    .INIT(32'h08A80808)) 
    \num_data_cnt[8]_i_3 
       (.I0(fifo_data_out_empty_n),
        .I1(\raddr_reg[7] ),
        .I2(Q[1]),
        .I3(flow_control_loop_pipe_sequential_init_U_n_22),
        .I4(ap_enable_reg_pp0_iter1),
        .O(pop_dout));
  LUT6 #(
    .INIT(64'h22A2AAA222A222A2)) 
    \raddr[7]_i_1 
       (.I0(empty_n),
        .I1(fifo_data_out_empty_n),
        .I2(\raddr_reg[7] ),
        .I3(Q[1]),
        .I4(flow_control_loop_pipe_sequential_init_U_n_22),
        .I5(ap_enable_reg_pp0_iter1),
        .O(pop));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
