// Seed: 1619050584
module module_0;
  logic id_1;
  tri1  id_2 = -1;
  assign id_2 = id_1;
  generate
    assign id_1[1'b0] = -1'b0;
    wire id_3 = id_1;
  endgenerate
endmodule
module module_1 #(
    parameter id_14 = 32'd91,
    parameter id_2  = 32'd89
) (
    input tri0 id_0,
    output tri id_1,
    output wor _id_2,
    output wire id_3,
    output wor id_4,
    input wand id_5,
    input wire id_6,
    input wire id_7,
    output wand id_8,
    input wor id_9,
    inout wor id_10,
    output supply0 id_11,
    output supply1 id_12,
    output wand id_13,
    output wand _id_14
    , id_16
);
  assign id_14 = id_10;
  logic [id_14 : id_2] id_17;
  ;
  module_0 modCall_1 ();
endmodule
