Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Apr 30 22:40:35 2024
| Host         : Dans_Surface running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file mouse_top_level_control_sets_placed.rpt
| Design       : mouse_top_level
| Device       : xc7a200t
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    11 |
| Unused register locations in slices containing registers |    36 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      6 |            1 |
|      8 |            2 |
|     10 |            1 |
|    16+ |            6 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              40 |            7 |
| No           | No                    | Yes                    |              18 |            4 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               8 |            1 |
| Yes          | No                    | Yes                    |              24 |            5 |
| Yes          | Yes                   | No                     |              82 |           11 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------------------------------------------------------+-----------------------------------------------------------------+------------------+----------------+
|  Clock Signal  |                                 Enable Signal                                |                         Set/Reset Signal                        | Slice Load Count | Bel Load Count |
+----------------+------------------------------------------------------------------------------+-----------------------------------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG | ps2_mouse_inst/ps2_transceiver_0/mouse_data_new_reg                          | ps2_mouse_inst/ps2_transceiver_0/AR[0]                          |                1 |              2 |
|  clk_IBUF_BUFG | ps2_mouse_inst/ps2_transceiver_0/E[0]                                        | ps2_mouse_inst/ps2_transceiver_0/AR[0]                          |                3 |              6 |
|  clk_IBUF_BUFG | ps2_mouse_inst/ps2_transceiver_0/debounce_ps2_clk/ps2_word_reg[3]            | ps2_mouse_inst/ps2_transceiver_0/ps2_word[9]_i_1_n_0            |                1 |              8 |
|  clk_IBUF_BUFG | ps2_mouse_inst/ps2_transceiver_0/debounce_ps2_clk/E[0]                       |                                                                 |                1 |              8 |
|  clk_IBUF_BUFG | ps2_mouse_inst/ps2_transceiver_0/debounce_ps2_clk/ps2_word_reg[3]            | ps2_mouse_inst/ps2_transceiver_0/ps2_word[8]_i_1_n_0            |                1 |             10 |
|  clk_IBUF_BUFG | ps2_mouse_inst/ps2_transceiver_0/ps2_code[7]_i_1_n_0                         | ps2_mouse_inst/ps2_transceiver_0/AR[0]                          |                1 |             16 |
|  clk_IBUF_BUFG |                                                                              | ps2_mouse_inst/ps2_transceiver_0/AR[0]                          |                4 |             18 |
|  clk_IBUF_BUFG | ps2_mouse_inst/ps2_transceiver_0/debounce_ps2_clk/sel                        | ps2_mouse_inst/ps2_transceiver_0/debounce_ps2_clk/counter_set   |                2 |             18 |
|  clk_IBUF_BUFG | ps2_mouse_inst/ps2_transceiver_0/debounce_ps2_data/counter_out[8]_i_2__0_n_0 | ps2_mouse_inst/ps2_transceiver_0/debounce_ps2_data/counter_set  |                2 |             18 |
|  clk_IBUF_BUFG | ps2_mouse_inst/ps2_transceiver_0/debounce_ps2_clk/timer0                     | ps2_mouse_inst/ps2_transceiver_0/debounce_ps2_clk/timer_reg[13] |                5 |             28 |
|  clk_IBUF_BUFG |                                                                              |                                                                 |                7 |             40 |
+----------------+------------------------------------------------------------------------------+-----------------------------------------------------------------+------------------+----------------+


