# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../tp_final_arquitectura.srcs/sources_1/ip/instruction_memory/sim/instruction_memory.v" \
"../../../../Archivos/verilog/tb/tb_program_memory.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
