{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1578573364812 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1578573364824 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 09 20:36:04 2020 " "Processing started: Thu Jan 09 20:36:04 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1578573364824 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578573364824 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab10 -c lab10 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab10 -c lab10" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578573364824 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1578573368442 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1578573368442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab10.v 1 1 " "Found 1 design units, including 1 entities, in source file lab10.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab10 " "Found entity 1: lab10" {  } { { "lab10.v" "" { Text "C:/intelFPGA_lite/18.1/lab10/lab10.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578573481261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578573481261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.v" "" { Text "C:/intelFPGA_lite/18.1/lab10/decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578573481323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578573481323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "C:/intelFPGA_lite/18.1/lab10/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578573481377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578573481377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4 " "Found entity 1: mux_4" {  } { { "mux_4.v" "" { Text "C:/intelFPGA_lite/18.1/lab10/mux_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578573481408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578573481408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2 " "Found entity 1: mux_2" {  } { { "mux_2.v" "" { Text "C:/intelFPGA_lite/18.1/lab10/mux_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578573481408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578573481408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/intelFPGA_lite/18.1/lab10/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578573481439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578573481439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arthimetic.v 1 1 " "Found 1 design units, including 1 entities, in source file arthimetic.v" { { "Info" "ISGN_ENTITY_NAME" "1 arthimetic " "Found entity 1: arthimetic" {  } { { "arthimetic.v" "" { Text "C:/intelFPGA_lite/18.1/lab10/arthimetic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578573481462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578573481462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "C:/intelFPGA_lite/18.1/lab10/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578573481477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578573481477 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "logic logic.v(1) " "Verilog HDL Declaration warning at logic.v(1): \"logic\" is SystemVerilog-2005 keyword" {  } { { "logic.v" "" { Text "C:/intelFPGA_lite/18.1/lab10/logic.v" 1 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1578573481509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic.v 1 1 " "Found 1 design units, including 1 entities, in source file logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 logic " "Found entity 1: logic" {  } { { "logic.v" "" { Text "C:/intelFPGA_lite/18.1/lab10/logic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578573481509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578573481509 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Shifter.v(13) " "Verilog HDL warning at Shifter.v(13): extended using \"x\" or \"z\"" {  } { { "Shifter.v" "" { Text "C:/intelFPGA_lite/18.1/lab10/Shifter.v" 13 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1578573481524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Shifter " "Found entity 1: Shifter" {  } { { "Shifter.v" "" { Text "C:/intelFPGA_lite/18.1/lab10/Shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578573481524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578573481524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerwithclock.v 1 1 " "Found 1 design units, including 1 entities, in source file registerwithclock.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerwithclock " "Found entity 1: registerwithclock" {  } { { "registerwithclock.v" "" { Text "C:/intelFPGA_lite/18.1/lab10/registerwithclock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578573481546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578573481546 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab10 " "Elaborating entity \"lab10\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1578573482552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:Decoder " "Elaborating entity \"decoder\" for hierarchy \"decoder:Decoder\"" {  } { { "lab10.v" "Decoder" { Text "C:/intelFPGA_lite/18.1/lab10/lab10.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578573483635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:R0 " "Elaborating entity \"register\" for hierarchy \"register:R0\"" {  } { { "lab10.v" "R0" { Text "C:/intelFPGA_lite/18.1/lab10/lab10.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578573483757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4 mux_4:MUX_A " "Elaborating entity \"mux_4\" for hierarchy \"mux_4:MUX_A\"" {  } { { "lab10.v" "MUX_A" { Text "C:/intelFPGA_lite/18.1/lab10/lab10.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578573483936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2 mux_2:MUXB " "Elaborating entity \"mux_2\" for hierarchy \"mux_2:MUXB\"" {  } { { "lab10.v" "MUXB" { Text "C:/intelFPGA_lite/18.1/lab10/lab10.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578573484059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:_ALU " "Elaborating entity \"ALU\" for hierarchy \"ALU:_ALU\"" {  } { { "lab10.v" "_ALU" { Text "C:/intelFPGA_lite/18.1/lab10/lab10.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578573484206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arthimetic ALU:_ALU\|arthimetic:Ari " "Elaborating entity \"arthimetic\" for hierarchy \"ALU:_ALU\|arthimetic:Ari\"" {  } { { "ALU.v" "Ari" { Text "C:/intelFPGA_lite/18.1/lab10/ALU.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578573484392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder ALU:_ALU\|arthimetic:Ari\|adder:ADDER " "Elaborating entity \"adder\" for hierarchy \"ALU:_ALU\|arthimetic:Ari\|adder:ADDER\"" {  } { { "arthimetic.v" "ADDER" { Text "C:/intelFPGA_lite/18.1/lab10/arthimetic.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578573484461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logic ALU:_ALU\|logic:Log " "Elaborating entity \"logic\" for hierarchy \"ALU:_ALU\|logic:Log\"" {  } { { "ALU.v" "Log" { Text "C:/intelFPGA_lite/18.1/lab10/ALU.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578573484539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shifter Shifter:_Shifter " "Elaborating entity \"Shifter\" for hierarchy \"Shifter:_Shifter\"" {  } { { "lab10.v" "_Shifter" { Text "C:/intelFPGA_lite/18.1/lab10/lab10.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578573484609 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1578573492210 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/lab10/output_files/lab10.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/lab10/output_files/lab10.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578573495927 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1578573499197 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578573499197 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ConstantIn\[0\] " "No output dependent on input pin \"ConstantIn\[0\]\"" {  } { { "lab10.v" "" { Text "C:/intelFPGA_lite/18.1/lab10/lab10.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578573502957 "|lab10|ConstantIn[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ConstantIn\[1\] " "No output dependent on input pin \"ConstantIn\[1\]\"" {  } { { "lab10.v" "" { Text "C:/intelFPGA_lite/18.1/lab10/lab10.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578573502957 "|lab10|ConstantIn[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ConstantIn\[2\] " "No output dependent on input pin \"ConstantIn\[2\]\"" {  } { { "lab10.v" "" { Text "C:/intelFPGA_lite/18.1/lab10/lab10.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578573502957 "|lab10|ConstantIn[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ConstantIn\[3\] " "No output dependent on input pin \"ConstantIn\[3\]\"" {  } { { "lab10.v" "" { Text "C:/intelFPGA_lite/18.1/lab10/lab10.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578573502957 "|lab10|ConstantIn[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ConstantIn\[4\] " "No output dependent on input pin \"ConstantIn\[4\]\"" {  } { { "lab10.v" "" { Text "C:/intelFPGA_lite/18.1/lab10/lab10.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578573502957 "|lab10|ConstantIn[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ConstantIn\[5\] " "No output dependent on input pin \"ConstantIn\[5\]\"" {  } { { "lab10.v" "" { Text "C:/intelFPGA_lite/18.1/lab10/lab10.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578573502957 "|lab10|ConstantIn[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ConstantIn\[6\] " "No output dependent on input pin \"ConstantIn\[6\]\"" {  } { { "lab10.v" "" { Text "C:/intelFPGA_lite/18.1/lab10/lab10.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578573502957 "|lab10|ConstantIn[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ConstantIn\[7\] " "No output dependent on input pin \"ConstantIn\[7\]\"" {  } { { "lab10.v" "" { Text "C:/intelFPGA_lite/18.1/lab10/lab10.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578573502957 "|lab10|ConstantIn[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1578573502957 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "194 " "Implemented 194 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "30 " "Implemented 30 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1578573502957 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1578573502957 ""} { "Info" "ICUT_CUT_TM_LCELLS" "144 " "Implemented 144 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1578573502957 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1578573502957 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4772 " "Peak virtual memory: 4772 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1578573503161 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 09 20:38:23 2020 " "Processing ended: Thu Jan 09 20:38:23 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1578573503161 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:19 " "Elapsed time: 00:02:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1578573503161 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1578573503161 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1578573503161 ""}
