{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1718738200569 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1718738200576 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 18 20:16:40 2024 " "Processing started: Tue Jun 18 20:16:40 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1718738200576 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1718738200576 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta hello_world -c hello_world " "Command: quartus_sta hello_world -c hello_world" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1718738200576 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1718738200778 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1718738202108 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1718738202108 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718738202151 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718738202151 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718738202934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718738202934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718738202934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718738202934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718738202934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718738202934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718738202934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718738202934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718738202934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718738202934 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1718738202934 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718738202934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718738202934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718738202934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718738202934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718738202934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718738202934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718738202934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718738202934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718738202934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718738202934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718738202934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718738202934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718738202934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718738202934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718738202934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718738202934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718738202934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718738202934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718738202934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718738202934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718738202934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718738202934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718738202934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718738202934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718738202934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718738202934 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1718738202934 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718738202934 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1718738202934 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718738202934 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1718738202934 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718738202934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718738202934 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718738202934 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1718738202934 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1718738202934 ""}
{ "Info" "ISTA_SDC_FOUND" "hw_dev_tutorial.sdc " "Reading SDC File: 'hw_dev_tutorial.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1718738202990 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Timing Analyzer" 0 -1 1718738202991 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/vrnan/fyp_pathfinder/quartustest/dma_final/db/ip/nios_sys/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/users/vrnan/fyp_pathfinder/quartustest/dma_final/db/ip/nios_sys/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1718738202994 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/vrnan/fyp_pathfinder/quartustest/dma_final/db/ip/nios_sys/submodules/nios_sys_cpu_cpu.sdc " "Reading SDC File: 'c:/users/vrnan/fyp_pathfinder/quartustest/dma_final/db/ip/nios_sys/submodules/nios_sys_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1718738203007 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1718738203046 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1718738203046 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1718738203046 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|cpu\|cpu\|the_nios_sys_cpu_cpu_nios2_oci\|the_nios_sys_cpu_cpu_nios2_ocimem\|nios_sys_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: nios_sys:inst\|nios_sys_cpu:cpu\|nios_sys_cpu_cpu:cpu\|nios_sys_cpu_cpu_nios2_oci:the_nios_sys_cpu_cpu_nios2_oci\|nios_sys_cpu_cpu_nios2_ocimem:the_nios_sys_cpu_cpu_nios2_ocimem\|nios_sys_cpu_cpu_ociram_sp_ram_module:nios_sys_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: inst\|cpu\|cpu\|the_nios_sys_cpu_cpu_nios2_oci\|the_nios_sys_cpu_cpu_nios2_ocimem\|nios_sys_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: nios_sys:inst\|nios_sys_cpu:cpu\|nios_sys_cpu_cpu:cpu\|nios_sys_cpu_cpu_nios2_oci:the_nios_sys_cpu_cpu_nios2_oci\|nios_sys_cpu_cpu_nios2_ocimem:the_nios_sys_cpu_cpu_nios2_ocimem\|nios_sys_cpu_cpu_ociram_sp_ram_module:nios_sys_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1718738203046 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1718738203046 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1718738203094 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718738203228 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1718738203230 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718738203230 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1718738203232 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1718738203248 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 10.253 " "Worst-case setup slack is 10.253" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718738203418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718738203418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.253               0.000 sopc_clk  " "   10.253               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718738203418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   23.300               0.000 altera_reserved_tck  " "   23.300               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718738203418 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718738203418 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.151 " "Worst-case hold slack is 0.151" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718738203458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718738203458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151               0.000 altera_reserved_tck  " "    0.151               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718738203458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208               0.000 sopc_clk  " "    0.208               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718738203458 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718738203458 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.091 " "Worst-case recovery slack is 14.091" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718738203475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718738203475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.091               0.000 sopc_clk  " "   14.091               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718738203475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.842               0.000 altera_reserved_tck  " "   47.842               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718738203475 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718738203475 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.537 " "Worst-case removal slack is 0.537" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718738203494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718738203494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.537               0.000 sopc_clk  " "    0.537               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718738203494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.718               0.000 altera_reserved_tck  " "    0.718               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718738203494 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718738203494 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.895 " "Worst-case minimum pulse width slack is 8.895" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718738203499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718738203499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.895               0.000 sopc_clk  " "    8.895               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718738203499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.887               0.000 altera_reserved_tck  " "   48.887               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718738203499 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718738203499 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 8 synchronizer chains. " "Report Metastability: Found 8 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718738203529 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718738203529 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 8 " "Number of Synchronizer Chains Found: 8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718738203529 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718738203529 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.375 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.375" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718738203529 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.345 ns " "Worst Case Available Settling Time: 18.345 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718738203529 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718738203529 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718738203529 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718738203529 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718738203529 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718738203529 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718738203529 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 10.253 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 10.253" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203567 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718738203567 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 10.253  " "Path #1: Setup slack is 10.253 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : nios_sys:inst\|nios_sys_sdram:sdram\|nios_sys_sdram_input_efifo_module:the_nios_sys_sdram_input_efifo_module\|rd_address~DUPLICATE " "From Node    : nios_sys:inst\|nios_sys_sdram:sdram\|nios_sys_sdram_input_efifo_module:the_nios_sys_sdram_input_efifo_module\|rd_address~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : nios_sys:inst\|nios_sys_sdram:sdram\|m_bank\[1\] " "To Node      : nios_sys:inst\|nios_sys_sdram:sdram\|m_bank\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.239      7.239  R        clock network delay " "     7.239      7.239  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.239      0.000     uTco  nios_sys:inst\|nios_sys_sdram:sdram\|nios_sys_sdram_input_efifo_module:the_nios_sys_sdram_input_efifo_module\|rd_address~DUPLICATE " "     7.239      0.000     uTco  nios_sys:inst\|nios_sys_sdram:sdram\|nios_sys_sdram_input_efifo_module:the_nios_sys_sdram_input_efifo_module\|rd_address~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.239      0.000 FF  CELL  inst\|sdram\|the_nios_sys_sdram_input_efifo_module\|rd_address~DUPLICATE\|q " "     7.239      0.000 FF  CELL  inst\|sdram\|the_nios_sys_sdram_input_efifo_module\|rd_address~DUPLICATE\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.713      1.474 FF    IC  inst\|sdram\|Equal3~3\|datab " "     8.713      1.474 FF    IC  inst\|sdram\|Equal3~3\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.181      0.468 FR  CELL  inst\|sdram\|Equal3~3\|combout " "     9.181      0.468 FR  CELL  inst\|sdram\|Equal3~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.599      0.418 RR    IC  inst\|sdram\|pending~3\|datab " "     9.599      0.418 RR    IC  inst\|sdram\|pending~3\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.093      0.494 RF  CELL  inst\|sdram\|pending~3\|combout " "    10.093      0.494 RF  CELL  inst\|sdram\|pending~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.972      0.879 FF    IC  inst\|sdram\|Selector41~0\|datac " "    10.972      0.879 FF    IC  inst\|sdram\|Selector41~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.420      0.448 FF  CELL  inst\|sdram\|Selector41~0\|combout " "    11.420      0.448 FF  CELL  inst\|sdram\|Selector41~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.097      0.677 FF    IC  inst\|sdram\|m_bank\[1\]~0\|datab " "    12.097      0.677 FF    IC  inst\|sdram\|m_bank\[1\]~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.552      0.455 FF  CELL  inst\|sdram\|m_bank\[1\]~0\|combout " "    12.552      0.455 FF  CELL  inst\|sdram\|m_bank\[1\]~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.033      0.481 FF    IC  inst\|sdram\|Selector95~0\|dataa " "    13.033      0.481 FF    IC  inst\|sdram\|Selector95~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.490      0.457 FF  CELL  inst\|sdram\|Selector95~0\|combout " "    13.490      0.457 FF  CELL  inst\|sdram\|Selector95~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.790      3.300 FF    IC  inst\|sdram\|m_bank\[1\]\|d " "    16.790      3.300 FF    IC  inst\|sdram\|m_bank\[1\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.432      0.642 FF  CELL  nios_sys:inst\|nios_sys_sdram:sdram\|m_bank\[1\] " "    17.432      0.642 FF  CELL  nios_sys:inst\|nios_sys_sdram:sdram\|m_bank\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.029      7.029  R        clock network delay " "    27.029      7.029  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.785      0.756           clock pessimism removed " "    27.785      0.756           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.685     -0.100           clock uncertainty " "    27.685     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.685      0.000     uTsu  nios_sys:inst\|nios_sys_sdram:sdram\|m_bank\[1\] " "    27.685      0.000     uTsu  nios_sys:inst\|nios_sys_sdram:sdram\|m_bank\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    17.432 " "Data Arrival Time  :    17.432" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    27.685 " "Data Required Time :    27.685" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    10.253  " "Slack              :    10.253 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203568 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718738203568 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 23.300 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 23.300" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203573 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718738203573 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 23.300  " "Path #1: Setup slack is 23.300 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : altera_internal_jtag~FF_13 " "From Node    : altera_internal_jtag~FF_13" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : altera_reserved_tdo " "To Node      : altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck (INVERTED) " "Launch Clock : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           launch edge time " "    50.000     50.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.470      2.470  F        clock network delay " "    52.470      2.470  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.470      0.000     uTco  altera_internal_jtag~FF_13 " "    52.470      0.000     uTco  altera_internal_jtag~FF_13" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    53.363      0.893 RR  CELL  altera_internal_jtag\|tdo " "    53.363      0.893 RR  CELL  altera_internal_jtag\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    53.363      0.000 RR    IC  altera_reserved_tdo~output\|i " "    53.363      0.000 RR    IC  altera_reserved_tdo~output\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    56.390      3.027 RR  CELL  altera_reserved_tdo~output\|o " "    56.390      3.027 RR  CELL  altera_reserved_tdo~output\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    56.390      0.000 RR  CELL  altera_reserved_tdo " "    56.390      0.000 RR  CELL  altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000    100.000           latch edge time " "   100.000    100.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000      0.000  R        clock network delay " "   100.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    99.690     -0.310           clock uncertainty " "    99.690     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    79.690    -20.000  R  oExt  altera_reserved_tdo " "    79.690    -20.000  R  oExt  altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    56.390 " "Data Arrival Time  :    56.390" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    79.690 " "Data Required Time :    79.690" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    23.300  " "Slack              :    23.300 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203573 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718738203573 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.151 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.151" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203579 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718738203579 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.151  " "Path #1: Hold slack is 0.151 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : nios_sys:inst\|nios_sys_cpu:cpu\|nios_sys_cpu_cpu:cpu\|nios_sys_cpu_cpu_nios2_oci:the_nios_sys_cpu_cpu_nios2_oci\|nios_sys_cpu_cpu_debug_slave_wrapper:the_nios_sys_cpu_cpu_debug_slave_wrapper\|nios_sys_cpu_cpu_debug_slave_tck:the_nios_sys_cpu_cpu_debug_slave_tck\|sr\[9\] " "From Node    : nios_sys:inst\|nios_sys_cpu:cpu\|nios_sys_cpu_cpu:cpu\|nios_sys_cpu_cpu_nios2_oci:the_nios_sys_cpu_cpu_nios2_oci\|nios_sys_cpu_cpu_debug_slave_wrapper:the_nios_sys_cpu_cpu_debug_slave_wrapper\|nios_sys_cpu_cpu_debug_slave_tck:the_nios_sys_cpu_cpu_debug_slave_tck\|sr\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : nios_sys:inst\|nios_sys_cpu:cpu\|nios_sys_cpu_cpu:cpu\|nios_sys_cpu_cpu_nios2_oci:the_nios_sys_cpu_cpu_nios2_oci\|nios_sys_cpu_cpu_debug_slave_wrapper:the_nios_sys_cpu_cpu_debug_slave_wrapper\|nios_sys_cpu_cpu_debug_slave_tck:the_nios_sys_cpu_cpu_debug_slave_tck\|sr\[8\] " "To Node      : nios_sys:inst\|nios_sys_cpu:cpu\|nios_sys_cpu_cpu:cpu\|nios_sys_cpu_cpu_nios2_oci:the_nios_sys_cpu_cpu_nios2_oci\|nios_sys_cpu_cpu_debug_slave_wrapper:the_nios_sys_cpu_cpu_debug_slave_wrapper\|nios_sys_cpu_cpu_debug_slave_tck:the_nios_sys_cpu_cpu_debug_slave_tck\|sr\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.258      2.258  R        clock network delay " "     2.258      2.258  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.258      0.000     uTco  nios_sys:inst\|nios_sys_cpu:cpu\|nios_sys_cpu_cpu:cpu\|nios_sys_cpu_cpu_nios2_oci:the_nios_sys_cpu_cpu_nios2_oci\|nios_sys_cpu_cpu_debug_slave_wrapper:the_nios_sys_cpu_cpu_debug_slave_wrapper\|nios_sys_cpu_cpu_debug_slave_tck:the_nios_sys_cpu_cpu_debug_slave_tck\|sr\[9\] " "     2.258      0.000     uTco  nios_sys:inst\|nios_sys_cpu:cpu\|nios_sys_cpu_cpu:cpu\|nios_sys_cpu_cpu_nios2_oci:the_nios_sys_cpu_cpu_nios2_oci\|nios_sys_cpu_cpu_debug_slave_wrapper:the_nios_sys_cpu_cpu_debug_slave_wrapper\|nios_sys_cpu_cpu_debug_slave_tck:the_nios_sys_cpu_cpu_debug_slave_tck\|sr\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.258      0.000 FF  CELL  inst\|cpu\|cpu\|the_nios_sys_cpu_cpu_nios2_oci\|the_nios_sys_cpu_cpu_debug_slave_wrapper\|the_nios_sys_cpu_cpu_debug_slave_tck\|sr\[9\]\|q " "     2.258      0.000 FF  CELL  inst\|cpu\|cpu\|the_nios_sys_cpu_cpu_nios2_oci\|the_nios_sys_cpu_cpu_debug_slave_wrapper\|the_nios_sys_cpu_cpu_debug_slave_tck\|sr\[9\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.485      0.227 FF    IC  inst\|cpu\|cpu\|the_nios_sys_cpu_cpu_nios2_oci\|the_nios_sys_cpu_cpu_debug_slave_wrapper\|the_nios_sys_cpu_cpu_debug_slave_tck\|sr~46\|dataf " "     2.485      0.227 FF    IC  inst\|cpu\|cpu\|the_nios_sys_cpu_cpu_nios2_oci\|the_nios_sys_cpu_cpu_debug_slave_wrapper\|the_nios_sys_cpu_cpu_debug_slave_tck\|sr~46\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.530      0.045 FF  CELL  inst\|cpu\|cpu\|the_nios_sys_cpu_cpu_nios2_oci\|the_nios_sys_cpu_cpu_debug_slave_wrapper\|the_nios_sys_cpu_cpu_debug_slave_tck\|sr~46\|combout " "     2.530      0.045 FF  CELL  inst\|cpu\|cpu\|the_nios_sys_cpu_cpu_nios2_oci\|the_nios_sys_cpu_cpu_debug_slave_wrapper\|the_nios_sys_cpu_cpu_debug_slave_tck\|sr~46\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.530      0.000 FF    IC  inst\|cpu\|cpu\|the_nios_sys_cpu_cpu_nios2_oci\|the_nios_sys_cpu_cpu_debug_slave_wrapper\|the_nios_sys_cpu_cpu_debug_slave_tck\|sr\[8\]\|d " "     2.530      0.000 FF    IC  inst\|cpu\|cpu\|the_nios_sys_cpu_cpu_nios2_oci\|the_nios_sys_cpu_cpu_debug_slave_wrapper\|the_nios_sys_cpu_cpu_debug_slave_tck\|sr\[8\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.587      0.057 FF  CELL  nios_sys:inst\|nios_sys_cpu:cpu\|nios_sys_cpu_cpu:cpu\|nios_sys_cpu_cpu_nios2_oci:the_nios_sys_cpu_cpu_nios2_oci\|nios_sys_cpu_cpu_debug_slave_wrapper:the_nios_sys_cpu_cpu_debug_slave_wrapper\|nios_sys_cpu_cpu_debug_slave_tck:the_nios_sys_cpu_cpu_debug_slave_tck\|sr\[8\] " "     2.587      0.057 FF  CELL  nios_sys:inst\|nios_sys_cpu:cpu\|nios_sys_cpu_cpu:cpu\|nios_sys_cpu_cpu_nios2_oci:the_nios_sys_cpu_cpu_nios2_oci\|nios_sys_cpu_cpu_debug_slave_wrapper:the_nios_sys_cpu_cpu_debug_slave_wrapper\|nios_sys_cpu_cpu_debug_slave_tck:the_nios_sys_cpu_cpu_debug_slave_tck\|sr\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.602      2.602  R        clock network delay " "     2.602      2.602  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.436     -0.166           clock pessimism removed " "     2.436     -0.166           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.436      0.000           clock uncertainty " "     2.436      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.436      0.000      uTh  nios_sys:inst\|nios_sys_cpu:cpu\|nios_sys_cpu_cpu:cpu\|nios_sys_cpu_cpu_nios2_oci:the_nios_sys_cpu_cpu_nios2_oci\|nios_sys_cpu_cpu_debug_slave_wrapper:the_nios_sys_cpu_cpu_debug_slave_wrapper\|nios_sys_cpu_cpu_debug_slave_tck:the_nios_sys_cpu_cpu_debug_slave_tck\|sr\[8\] " "     2.436      0.000      uTh  nios_sys:inst\|nios_sys_cpu:cpu\|nios_sys_cpu_cpu:cpu\|nios_sys_cpu_cpu_nios2_oci:the_nios_sys_cpu_cpu_nios2_oci\|nios_sys_cpu_cpu_debug_slave_wrapper:the_nios_sys_cpu_cpu_debug_slave_wrapper\|nios_sys_cpu_cpu_debug_slave_tck:the_nios_sys_cpu_cpu_debug_slave_tck\|sr\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.587 " "Data Arrival Time  :     2.587" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.436 " "Data Required Time :     2.436" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.151  " "Slack              :     0.151 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203579 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718738203579 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.208 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.208" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203610 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203610 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203610 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718738203610 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.208  " "Path #1: Hold slack is 0.208 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : nios_sys:inst\|nios_sys_sdram:sdram\|m_state.000010000~DUPLICATE " "From Node    : nios_sys:inst\|nios_sys_sdram:sdram\|m_state.000010000~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : nios_sys:inst\|nios_sys_sdram:sdram\|oe~_Duplicate_1 " "To Node      : nios_sys:inst\|nios_sys_sdram:sdram\|oe~_Duplicate_1" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.053      6.053  R        clock network delay " "     6.053      6.053  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.053      0.000     uTco  nios_sys:inst\|nios_sys_sdram:sdram\|m_state.000010000~DUPLICATE " "     6.053      0.000     uTco  nios_sys:inst\|nios_sys_sdram:sdram\|m_state.000010000~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.053      0.000 RR  CELL  inst\|sdram\|m_state.000010000~DUPLICATE\|q " "     6.053      0.000 RR  CELL  inst\|sdram\|m_state.000010000~DUPLICATE\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.895      0.842 RR    IC  inst\|sdram\|oe~_Duplicate_1\|sload " "     6.895      0.842 RR    IC  inst\|sdram\|oe~_Duplicate_1\|sload" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.594      0.699 RR  CELL  nios_sys:inst\|nios_sys_sdram:sdram\|oe~_Duplicate_1 " "     7.594      0.699 RR  CELL  nios_sys:inst\|nios_sys_sdram:sdram\|oe~_Duplicate_1" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.491      8.491  R        clock network delay " "     8.491      8.491  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.386     -1.105           clock pessimism removed " "     7.386     -1.105           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.386      0.000           clock uncertainty " "     7.386      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.386      0.000      uTh  nios_sys:inst\|nios_sys_sdram:sdram\|oe~_Duplicate_1 " "     7.386      0.000      uTh  nios_sys:inst\|nios_sys_sdram:sdram\|oe~_Duplicate_1" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.594 " "Data Arrival Time  :     7.594" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     7.386 " "Data Required Time :     7.386" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.208  " "Slack              :     0.208 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203611 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203611 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718738203611 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 14.091 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 14.091" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203624 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718738203624 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 14.091  " "Path #1: Recovery slack is 14.091 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : nios_sys:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "From Node    : nios_sys:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : nios_sys:inst\|nios_sys_cpu:cpu\|nios_sys_cpu_cpu:cpu\|A_dc_rd_addr_cnt\[1\] " "To Node      : nios_sys:inst\|nios_sys_cpu:cpu\|nios_sys_cpu_cpu:cpu\|A_dc_rd_addr_cnt\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.289      7.289  R        clock network delay " "     7.289      7.289  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.289      0.000     uTco  nios_sys:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "     7.289      0.000     uTco  nios_sys:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.289      0.000 FF  CELL  inst\|rst_controller\|r_sync_rst\|q " "     7.289      0.000 FF  CELL  inst\|rst_controller\|r_sync_rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.315      1.026 FF    IC  inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|datae " "     8.315      1.026 FF    IC  inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.499      0.184 FF  CELL  inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|combout " "     8.499      0.184 FF  CELL  inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.117      3.618 FF    IC  inst\|cpu\|cpu\|A_dc_rd_addr_cnt\[1\]\|clrn " "    12.117      3.618 FF    IC  inst\|cpu\|cpu\|A_dc_rd_addr_cnt\[1\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.593      0.476 FR  CELL  nios_sys:inst\|nios_sys_cpu:cpu\|nios_sys_cpu_cpu:cpu\|A_dc_rd_addr_cnt\[1\] " "    12.593      0.476 FR  CELL  nios_sys:inst\|nios_sys_cpu:cpu\|nios_sys_cpu_cpu:cpu\|A_dc_rd_addr_cnt\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.028      6.028  R        clock network delay " "    26.028      6.028  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.784      0.756           clock pessimism removed " "    26.784      0.756           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.684     -0.100           clock uncertainty " "    26.684     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.684      0.000     uTsu  nios_sys:inst\|nios_sys_cpu:cpu\|nios_sys_cpu_cpu:cpu\|A_dc_rd_addr_cnt\[1\] " "    26.684      0.000     uTsu  nios_sys:inst\|nios_sys_cpu:cpu\|nios_sys_cpu_cpu:cpu\|A_dc_rd_addr_cnt\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    12.593 " "Data Arrival Time  :    12.593" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    26.684 " "Data Required Time :    26.684" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    14.091  " "Slack              :    14.091 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203625 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718738203625 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 47.842 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 47.842" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203627 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203627 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203627 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718738203627 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 47.842  " "Path #1: Recovery slack is 47.842 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203627 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203627 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : nios_sys:inst\|nios_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_sys_jtag_uart_alt_jtag_atlantic\|adapted_tdo " "To Node      : nios_sys:inst\|nios_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_sys_jtag_uart_alt_jtag_atlantic\|adapted_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203627 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203627 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203627 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203627 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203627 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203627 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203627 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203627 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203627 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.277      2.277  R        clock network delay " "     2.277      2.277  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203627 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.277      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "     2.277      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203627 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.277      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q " "     2.277      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203627 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.783      1.506 FF    IC  inst\|jtag_uart\|nios_sys_jtag_uart_alt_jtag_atlantic\|adapted_tdo\|clrn " "     3.783      1.506 FF    IC  inst\|jtag_uart\|nios_sys_jtag_uart_alt_jtag_atlantic\|adapted_tdo\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203627 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.251      0.468 FR  CELL  nios_sys:inst\|nios_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_sys_jtag_uart_alt_jtag_atlantic\|adapted_tdo " "     4.251      0.468 FR  CELL  nios_sys:inst\|nios_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_sys_jtag_uart_alt_jtag_atlantic\|adapted_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203627 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203627 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203627 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203627 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203627 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203627 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           latch edge time " "    50.000     50.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203627 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.360      2.360  F        clock network delay " "    52.360      2.360  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203627 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.403      0.043           clock pessimism removed " "    52.403      0.043           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203627 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.093     -0.310           clock uncertainty " "    52.093     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203627 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.093      0.000     uTsu  nios_sys:inst\|nios_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_sys_jtag_uart_alt_jtag_atlantic\|adapted_tdo " "    52.093      0.000     uTsu  nios_sys:inst\|nios_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_sys_jtag_uart_alt_jtag_atlantic\|adapted_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203627 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203627 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.251 " "Data Arrival Time  :     4.251" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203627 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    52.093 " "Data Required Time :    52.093" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203627 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    47.842  " "Slack              :    47.842 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203627 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203627 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203627 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718738203627 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.537 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.537" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203636 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203636 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203636 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718738203636 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.537  " "Path #1: Removal slack is 0.537 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203637 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : nios_sys:inst\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\|shift_taps_kuv:auto_generated\|dffe6 " "From Node    : nios_sys:inst\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\|shift_taps_kuv:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203637 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : nios_sys:inst\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\|shift_taps_kuv:auto_generated\|altsyncram_1gc1:altsyncram4\|ram_block7a42 " "To Node      : nios_sys:inst\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\|shift_taps_kuv:auto_generated\|altsyncram_1gc1:altsyncram4\|ram_block7a42" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203637 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203637 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203637 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203637 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203637 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203637 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203637 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203637 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203637 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.083      6.083  R        clock network delay " "     6.083      6.083  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203637 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.083      0.000     uTco  nios_sys:inst\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\|shift_taps_kuv:auto_generated\|dffe6 " "     6.083      0.000     uTco  nios_sys:inst\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\|shift_taps_kuv:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203637 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.083      0.000 RR  CELL  inst\|nios_custom_instr_floating_point_0\|fpoint_instance\|the_fp_addsub\|data_exp_dffe1_rtl_0\|auto_generated\|dffe6\|q " "     6.083      0.000 RR  CELL  inst\|nios_custom_instr_floating_point_0\|fpoint_instance\|the_fp_addsub\|data_exp_dffe1_rtl_0\|auto_generated\|dffe6\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203637 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.638      0.555 RR    IC  inst\|nios_custom_instr_floating_point_0\|fpoint_instance\|the_fp_addsub\|data_exp_dffe1_rtl_0\|auto_generated\|altsyncram4\|ram_block7a31\|clr0 " "     6.638      0.555 RR    IC  inst\|nios_custom_instr_floating_point_0\|fpoint_instance\|the_fp_addsub\|data_exp_dffe1_rtl_0\|auto_generated\|altsyncram4\|ram_block7a31\|clr0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203637 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.861      0.223 RF  CELL  nios_sys:inst\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\|shift_taps_kuv:auto_generated\|altsyncram_1gc1:altsyncram4\|ram_block7a42 " "     6.861      0.223 RF  CELL  nios_sys:inst\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\|shift_taps_kuv:auto_generated\|altsyncram_1gc1:altsyncram4\|ram_block7a42" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203637 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203637 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203637 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203637 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203637 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203637 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203637 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.425      7.425  R        clock network delay " "     7.425      7.425  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203637 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.324     -1.101           clock pessimism removed " "     6.324     -1.101           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203637 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.324      0.000           clock uncertainty " "     6.324      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203637 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.324      0.000      uTh  nios_sys:inst\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\|shift_taps_kuv:auto_generated\|altsyncram_1gc1:altsyncram4\|ram_block7a42 " "     6.324      0.000      uTh  nios_sys:inst\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\|shift_taps_kuv:auto_generated\|altsyncram_1gc1:altsyncram4\|ram_block7a42" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203637 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203637 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     6.861 " "Data Arrival Time  :     6.861" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203637 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     6.324 " "Data Required Time :     6.324" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203637 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.537  " "Slack              :     0.537 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203637 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203637 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203637 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718738203637 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.718 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.718" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203639 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203639 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203639 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718738203639 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.718  " "Path #1: Removal slack is 0.718 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203639 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203639 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[3\]\[1\] " "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[3\]\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203639 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203639 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203639 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203639 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203639 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203639 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203639 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203639 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203639 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.986      1.986  R        clock network delay " "     1.986      1.986  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203639 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.986      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "     1.986      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203639 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.986      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q " "     1.986      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203639 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.831      0.845 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[3\]\[1\]\|clrn " "     2.831      0.845 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[3\]\[1\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203639 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.262      0.431 RF  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[3\]\[1\] " "     3.262      0.431 RF  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[3\]\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203639 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203639 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203639 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203639 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203639 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203639 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203639 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.587      2.587  R        clock network delay " "     2.587      2.587  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203639 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.544     -0.043           clock pessimism removed " "     2.544     -0.043           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203639 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.544      0.000           clock uncertainty " "     2.544      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203639 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.544      0.000      uTh  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[3\]\[1\] " "     2.544      0.000      uTh  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[3\]\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203639 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203639 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.262 " "Data Arrival Time  :     3.262" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203639 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.544 " "Data Required Time :     2.544" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203639 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.718  " "Slack              :     0.718 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203639 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203639 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738203639 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718738203639 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1718738203641 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1718738203677 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1718738207779 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1718738208114 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1718738208114 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1718738208114 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|cpu\|cpu\|the_nios_sys_cpu_cpu_nios2_oci\|the_nios_sys_cpu_cpu_nios2_ocimem\|nios_sys_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: nios_sys:inst\|nios_sys_cpu:cpu\|nios_sys_cpu_cpu:cpu\|nios_sys_cpu_cpu_nios2_oci:the_nios_sys_cpu_cpu_nios2_oci\|nios_sys_cpu_cpu_nios2_ocimem:the_nios_sys_cpu_cpu_nios2_ocimem\|nios_sys_cpu_cpu_ociram_sp_ram_module:nios_sys_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: inst\|cpu\|cpu\|the_nios_sys_cpu_cpu_nios2_oci\|the_nios_sys_cpu_cpu_nios2_ocimem\|nios_sys_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: nios_sys:inst\|nios_sys_cpu:cpu\|nios_sys_cpu_cpu:cpu\|nios_sys_cpu_cpu_nios2_oci:the_nios_sys_cpu_cpu_nios2_oci\|nios_sys_cpu_cpu_nios2_ocimem:the_nios_sys_cpu_cpu_nios2_ocimem\|nios_sys_cpu_cpu_ociram_sp_ram_module:nios_sys_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1718738208114 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1718738208114 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718738208250 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1718738208252 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718738208252 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 10.451 " "Worst-case setup slack is 10.451" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718738208350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718738208350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.451               0.000 sopc_clk  " "   10.451               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718738208350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   23.440               0.000 altera_reserved_tck  " "   23.440               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718738208350 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718738208350 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.136 " "Worst-case hold slack is 0.136" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718738208385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718738208385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.136               0.000 altera_reserved_tck  " "    0.136               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718738208385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.156               0.000 sopc_clk  " "    0.156               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718738208385 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718738208385 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.332 " "Worst-case recovery slack is 14.332" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718738208404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718738208404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.332               0.000 sopc_clk  " "   14.332               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718738208404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.998               0.000 altera_reserved_tck  " "   47.998               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718738208404 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718738208404 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.455 " "Worst-case removal slack is 0.455" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718738208418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718738208418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.455               0.000 sopc_clk  " "    0.455               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718738208418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.665               0.000 altera_reserved_tck  " "    0.665               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718738208418 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718738208418 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.926 " "Worst-case minimum pulse width slack is 8.926" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718738208422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718738208422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.926               0.000 sopc_clk  " "    8.926               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718738208422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.878               0.000 altera_reserved_tck  " "   48.878               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718738208422 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718738208422 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 8 synchronizer chains. " "Report Metastability: Found 8 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718738208446 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718738208446 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 8 " "Number of Synchronizer Chains Found: 8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718738208446 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718738208446 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.375 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.375" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718738208446 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.351 ns " "Worst Case Available Settling Time: 18.351 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718738208446 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718738208446 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718738208446 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718738208446 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718738208446 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718738208446 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718738208446 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 10.451 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 10.451" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208477 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208477 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208477 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718738208477 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 10.451  " "Path #1: Setup slack is 10.451 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : nios_sys:inst\|nios_sys_sdram:sdram\|nios_sys_sdram_input_efifo_module:the_nios_sys_sdram_input_efifo_module\|rd_address~DUPLICATE " "From Node    : nios_sys:inst\|nios_sys_sdram:sdram\|nios_sys_sdram_input_efifo_module:the_nios_sys_sdram_input_efifo_module\|rd_address~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : nios_sys:inst\|nios_sys_sdram:sdram\|m_bank\[1\] " "To Node      : nios_sys:inst\|nios_sys_sdram:sdram\|m_bank\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.198      7.198  R        clock network delay " "     7.198      7.198  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.198      0.000     uTco  nios_sys:inst\|nios_sys_sdram:sdram\|nios_sys_sdram_input_efifo_module:the_nios_sys_sdram_input_efifo_module\|rd_address~DUPLICATE " "     7.198      0.000     uTco  nios_sys:inst\|nios_sys_sdram:sdram\|nios_sys_sdram_input_efifo_module:the_nios_sys_sdram_input_efifo_module\|rd_address~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.198      0.000 FF  CELL  inst\|sdram\|the_nios_sys_sdram_input_efifo_module\|rd_address~DUPLICATE\|q " "     7.198      0.000 FF  CELL  inst\|sdram\|the_nios_sys_sdram_input_efifo_module\|rd_address~DUPLICATE\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.589      1.391 FF    IC  inst\|sdram\|Equal3~3\|datab " "     8.589      1.391 FF    IC  inst\|sdram\|Equal3~3\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.100      0.511 FR  CELL  inst\|sdram\|Equal3~3\|combout " "     9.100      0.511 FR  CELL  inst\|sdram\|Equal3~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.486      0.386 RR    IC  inst\|sdram\|pending~3\|datab " "     9.486      0.386 RR    IC  inst\|sdram\|pending~3\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.024      0.538 RF  CELL  inst\|sdram\|pending~3\|combout " "    10.024      0.538 RF  CELL  inst\|sdram\|pending~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.848      0.824 FF    IC  inst\|sdram\|Selector41~0\|datac " "    10.848      0.824 FF    IC  inst\|sdram\|Selector41~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.335      0.487 FF  CELL  inst\|sdram\|Selector41~0\|combout " "    11.335      0.487 FF  CELL  inst\|sdram\|Selector41~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.979      0.644 FF    IC  inst\|sdram\|m_bank\[1\]~0\|datab " "    11.979      0.644 FF    IC  inst\|sdram\|m_bank\[1\]~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.469      0.490 FF  CELL  inst\|sdram\|m_bank\[1\]~0\|combout " "    12.469      0.490 FF  CELL  inst\|sdram\|m_bank\[1\]~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.908      0.439 FF    IC  inst\|sdram\|Selector95~0\|dataa " "    12.908      0.439 FF    IC  inst\|sdram\|Selector95~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.402      0.494 FF  CELL  inst\|sdram\|Selector95~0\|combout " "    13.402      0.494 FF  CELL  inst\|sdram\|Selector95~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.575      3.173 FF    IC  inst\|sdram\|m_bank\[1\]\|d " "    16.575      3.173 FF    IC  inst\|sdram\|m_bank\[1\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.231      0.656 FF  CELL  nios_sys:inst\|nios_sys_sdram:sdram\|m_bank\[1\] " "    17.231      0.656 FF  CELL  nios_sys:inst\|nios_sys_sdram:sdram\|m_bank\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.109      7.109  R        clock network delay " "    27.109      7.109  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.782      0.673           clock pessimism removed " "    27.782      0.673           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.682     -0.100           clock uncertainty " "    27.682     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.682      0.000     uTsu  nios_sys:inst\|nios_sys_sdram:sdram\|m_bank\[1\] " "    27.682      0.000     uTsu  nios_sys:inst\|nios_sys_sdram:sdram\|m_bank\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    17.231 " "Data Arrival Time  :    17.231" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    27.682 " "Data Required Time :    27.682" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    10.451  " "Slack              :    10.451 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208478 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718738208478 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 23.440 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 23.440" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208483 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718738208483 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 23.440  " "Path #1: Setup slack is 23.440 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : altera_internal_jtag~FF_13 " "From Node    : altera_internal_jtag~FF_13" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : altera_reserved_tdo " "To Node      : altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck (INVERTED) " "Launch Clock : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           launch edge time " "    50.000     50.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.529      2.529  F        clock network delay " "    52.529      2.529  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.529      0.000     uTco  altera_internal_jtag~FF_13 " "    52.529      0.000     uTco  altera_internal_jtag~FF_13" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    53.456      0.927 RR  CELL  altera_internal_jtag\|tdo " "    53.456      0.927 RR  CELL  altera_internal_jtag\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    53.456      0.000 RR    IC  altera_reserved_tdo~output\|i " "    53.456      0.000 RR    IC  altera_reserved_tdo~output\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    56.250      2.794 RR  CELL  altera_reserved_tdo~output\|o " "    56.250      2.794 RR  CELL  altera_reserved_tdo~output\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    56.250      0.000 RR  CELL  altera_reserved_tdo " "    56.250      0.000 RR  CELL  altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000    100.000           latch edge time " "   100.000    100.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000      0.000  R        clock network delay " "   100.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    99.690     -0.310           clock uncertainty " "    99.690     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    79.690    -20.000  R  oExt  altera_reserved_tdo " "    79.690    -20.000  R  oExt  altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    56.250 " "Data Arrival Time  :    56.250" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    79.690 " "Data Required Time :    79.690" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    23.440  " "Slack              :    23.440 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208483 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718738208483 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.136 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.136" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208487 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208487 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208487 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718738208487 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.136  " "Path #1: Hold slack is 0.136 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208487 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : nios_sys:inst\|nios_sys_cpu:cpu\|nios_sys_cpu_cpu:cpu\|nios_sys_cpu_cpu_nios2_oci:the_nios_sys_cpu_cpu_nios2_oci\|nios_sys_cpu_cpu_debug_slave_wrapper:the_nios_sys_cpu_cpu_debug_slave_wrapper\|nios_sys_cpu_cpu_debug_slave_tck:the_nios_sys_cpu_cpu_debug_slave_tck\|sr\[9\] " "From Node    : nios_sys:inst\|nios_sys_cpu:cpu\|nios_sys_cpu_cpu:cpu\|nios_sys_cpu_cpu_nios2_oci:the_nios_sys_cpu_cpu_nios2_oci\|nios_sys_cpu_cpu_debug_slave_wrapper:the_nios_sys_cpu_cpu_debug_slave_wrapper\|nios_sys_cpu_cpu_debug_slave_tck:the_nios_sys_cpu_cpu_debug_slave_tck\|sr\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208487 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : nios_sys:inst\|nios_sys_cpu:cpu\|nios_sys_cpu_cpu:cpu\|nios_sys_cpu_cpu_nios2_oci:the_nios_sys_cpu_cpu_nios2_oci\|nios_sys_cpu_cpu_debug_slave_wrapper:the_nios_sys_cpu_cpu_debug_slave_wrapper\|nios_sys_cpu_cpu_debug_slave_tck:the_nios_sys_cpu_cpu_debug_slave_tck\|sr\[8\] " "To Node      : nios_sys:inst\|nios_sys_cpu:cpu\|nios_sys_cpu_cpu:cpu\|nios_sys_cpu_cpu_nios2_oci:the_nios_sys_cpu_cpu_nios2_oci\|nios_sys_cpu_cpu_debug_slave_wrapper:the_nios_sys_cpu_cpu_debug_slave_wrapper\|nios_sys_cpu_cpu_debug_slave_tck:the_nios_sys_cpu_cpu_debug_slave_tck\|sr\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208487 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208487 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208487 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208487 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208487 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208487 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208487 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208487 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208487 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.168      2.168  R        clock network delay " "     2.168      2.168  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208487 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.168      0.000     uTco  nios_sys:inst\|nios_sys_cpu:cpu\|nios_sys_cpu_cpu:cpu\|nios_sys_cpu_cpu_nios2_oci:the_nios_sys_cpu_cpu_nios2_oci\|nios_sys_cpu_cpu_debug_slave_wrapper:the_nios_sys_cpu_cpu_debug_slave_wrapper\|nios_sys_cpu_cpu_debug_slave_tck:the_nios_sys_cpu_cpu_debug_slave_tck\|sr\[9\] " "     2.168      0.000     uTco  nios_sys:inst\|nios_sys_cpu:cpu\|nios_sys_cpu_cpu:cpu\|nios_sys_cpu_cpu_nios2_oci:the_nios_sys_cpu_cpu_nios2_oci\|nios_sys_cpu_cpu_debug_slave_wrapper:the_nios_sys_cpu_cpu_debug_slave_wrapper\|nios_sys_cpu_cpu_debug_slave_tck:the_nios_sys_cpu_cpu_debug_slave_tck\|sr\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208487 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.168      0.000 FF  CELL  inst\|cpu\|cpu\|the_nios_sys_cpu_cpu_nios2_oci\|the_nios_sys_cpu_cpu_debug_slave_wrapper\|the_nios_sys_cpu_cpu_debug_slave_tck\|sr\[9\]\|q " "     2.168      0.000 FF  CELL  inst\|cpu\|cpu\|the_nios_sys_cpu_cpu_nios2_oci\|the_nios_sys_cpu_cpu_debug_slave_wrapper\|the_nios_sys_cpu_cpu_debug_slave_tck\|sr\[9\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208487 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.369      0.201 FF    IC  inst\|cpu\|cpu\|the_nios_sys_cpu_cpu_nios2_oci\|the_nios_sys_cpu_cpu_debug_slave_wrapper\|the_nios_sys_cpu_cpu_debug_slave_tck\|sr~46\|dataf " "     2.369      0.201 FF    IC  inst\|cpu\|cpu\|the_nios_sys_cpu_cpu_nios2_oci\|the_nios_sys_cpu_cpu_debug_slave_wrapper\|the_nios_sys_cpu_cpu_debug_slave_tck\|sr~46\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208487 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.417      0.048 FF  CELL  inst\|cpu\|cpu\|the_nios_sys_cpu_cpu_nios2_oci\|the_nios_sys_cpu_cpu_debug_slave_wrapper\|the_nios_sys_cpu_cpu_debug_slave_tck\|sr~46\|combout " "     2.417      0.048 FF  CELL  inst\|cpu\|cpu\|the_nios_sys_cpu_cpu_nios2_oci\|the_nios_sys_cpu_cpu_debug_slave_wrapper\|the_nios_sys_cpu_cpu_debug_slave_tck\|sr~46\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208487 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.417      0.000 FF    IC  inst\|cpu\|cpu\|the_nios_sys_cpu_cpu_nios2_oci\|the_nios_sys_cpu_cpu_debug_slave_wrapper\|the_nios_sys_cpu_cpu_debug_slave_tck\|sr\[8\]\|d " "     2.417      0.000 FF    IC  inst\|cpu\|cpu\|the_nios_sys_cpu_cpu_nios2_oci\|the_nios_sys_cpu_cpu_debug_slave_wrapper\|the_nios_sys_cpu_cpu_debug_slave_tck\|sr\[8\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208487 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.476      0.059 FF  CELL  nios_sys:inst\|nios_sys_cpu:cpu\|nios_sys_cpu_cpu:cpu\|nios_sys_cpu_cpu_nios2_oci:the_nios_sys_cpu_cpu_nios2_oci\|nios_sys_cpu_cpu_debug_slave_wrapper:the_nios_sys_cpu_cpu_debug_slave_wrapper\|nios_sys_cpu_cpu_debug_slave_tck:the_nios_sys_cpu_cpu_debug_slave_tck\|sr\[8\] " "     2.476      0.059 FF  CELL  nios_sys:inst\|nios_sys_cpu:cpu\|nios_sys_cpu_cpu:cpu\|nios_sys_cpu_cpu_nios2_oci:the_nios_sys_cpu_cpu_nios2_oci\|nios_sys_cpu_cpu_debug_slave_wrapper:the_nios_sys_cpu_cpu_debug_slave_wrapper\|nios_sys_cpu_cpu_debug_slave_tck:the_nios_sys_cpu_cpu_debug_slave_tck\|sr\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208487 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208487 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208487 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208487 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208487 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208487 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208487 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.492      2.492  R        clock network delay " "     2.492      2.492  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208487 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.340     -0.152           clock pessimism removed " "     2.340     -0.152           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208487 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.340      0.000           clock uncertainty " "     2.340      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208487 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.340      0.000      uTh  nios_sys:inst\|nios_sys_cpu:cpu\|nios_sys_cpu_cpu:cpu\|nios_sys_cpu_cpu_nios2_oci:the_nios_sys_cpu_cpu_nios2_oci\|nios_sys_cpu_cpu_debug_slave_wrapper:the_nios_sys_cpu_cpu_debug_slave_wrapper\|nios_sys_cpu_cpu_debug_slave_tck:the_nios_sys_cpu_cpu_debug_slave_tck\|sr\[8\] " "     2.340      0.000      uTh  nios_sys:inst\|nios_sys_cpu:cpu\|nios_sys_cpu_cpu:cpu\|nios_sys_cpu_cpu_nios2_oci:the_nios_sys_cpu_cpu_nios2_oci\|nios_sys_cpu_cpu_debug_slave_wrapper:the_nios_sys_cpu_cpu_debug_slave_wrapper\|nios_sys_cpu_cpu_debug_slave_tck:the_nios_sys_cpu_cpu_debug_slave_tck\|sr\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208487 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208487 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.476 " "Data Arrival Time  :     2.476" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208487 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.340 " "Data Required Time :     2.340" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208487 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.136  " "Slack              :     0.136 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208487 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208487 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208487 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718738208487 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.156 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.156" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208516 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718738208516 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.156  " "Path #1: Hold slack is 0.156 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : nios_sys:inst\|nios_sys_sdram:sdram\|m_state.000010000~DUPLICATE " "From Node    : nios_sys:inst\|nios_sys_sdram:sdram\|m_state.000010000~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : nios_sys:inst\|nios_sys_sdram:sdram\|oe~_Duplicate_1 " "To Node      : nios_sys:inst\|nios_sys_sdram:sdram\|oe~_Duplicate_1" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.097      6.097  R        clock network delay " "     6.097      6.097  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.097      0.000     uTco  nios_sys:inst\|nios_sys_sdram:sdram\|m_state.000010000~DUPLICATE " "     6.097      0.000     uTco  nios_sys:inst\|nios_sys_sdram:sdram\|m_state.000010000~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.097      0.000 RR  CELL  inst\|sdram\|m_state.000010000~DUPLICATE\|q " "     6.097      0.000 RR  CELL  inst\|sdram\|m_state.000010000~DUPLICATE\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.907      0.810 RR    IC  inst\|sdram\|oe~_Duplicate_1\|sload " "     6.907      0.810 RR    IC  inst\|sdram\|oe~_Duplicate_1\|sload" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.623      0.716 RR  CELL  nios_sys:inst\|nios_sys_sdram:sdram\|oe~_Duplicate_1 " "     7.623      0.716 RR  CELL  nios_sys:inst\|nios_sys_sdram:sdram\|oe~_Duplicate_1" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.487      8.487  R        clock network delay " "     8.487      8.487  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.467     -1.020           clock pessimism removed " "     7.467     -1.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.467      0.000           clock uncertainty " "     7.467      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.467      0.000      uTh  nios_sys:inst\|nios_sys_sdram:sdram\|oe~_Duplicate_1 " "     7.467      0.000      uTh  nios_sys:inst\|nios_sys_sdram:sdram\|oe~_Duplicate_1" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.623 " "Data Arrival Time  :     7.623" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     7.467 " "Data Required Time :     7.467" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.156  " "Slack              :     0.156 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208516 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718738208516 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 14.332 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 14.332" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208532 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718738208532 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 14.332  " "Path #1: Recovery slack is 14.332 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : nios_sys:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "From Node    : nios_sys:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : nios_sys:inst\|nios_sys_cpu:cpu\|nios_sys_cpu_cpu:cpu\|A_dc_rd_addr_cnt\[1\] " "To Node      : nios_sys:inst\|nios_sys_cpu:cpu\|nios_sys_cpu_cpu:cpu\|A_dc_rd_addr_cnt\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.256      7.256  R        clock network delay " "     7.256      7.256  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.256      0.000     uTco  nios_sys:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "     7.256      0.000     uTco  nios_sys:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.256      0.000 FF  CELL  inst\|rst_controller\|r_sync_rst\|q " "     7.256      0.000 FF  CELL  inst\|rst_controller\|r_sync_rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.215      0.959 FF    IC  inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|datae " "     8.215      0.959 FF    IC  inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.407      0.192 FF  CELL  inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|combout " "     8.407      0.192 FF  CELL  inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.858      3.451 FF    IC  inst\|cpu\|cpu\|A_dc_rd_addr_cnt\[1\]\|clrn " "    11.858      3.451 FF    IC  inst\|cpu\|cpu\|A_dc_rd_addr_cnt\[1\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.325      0.467 FR  CELL  nios_sys:inst\|nios_sys_cpu:cpu\|nios_sys_cpu_cpu:cpu\|A_dc_rd_addr_cnt\[1\] " "    12.325      0.467 FR  CELL  nios_sys:inst\|nios_sys_cpu:cpu\|nios_sys_cpu_cpu:cpu\|A_dc_rd_addr_cnt\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.084      6.084  R        clock network delay " "    26.084      6.084  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.757      0.673           clock pessimism removed " "    26.757      0.673           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.657     -0.100           clock uncertainty " "    26.657     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.657      0.000     uTsu  nios_sys:inst\|nios_sys_cpu:cpu\|nios_sys_cpu_cpu:cpu\|A_dc_rd_addr_cnt\[1\] " "    26.657      0.000     uTsu  nios_sys:inst\|nios_sys_cpu:cpu\|nios_sys_cpu_cpu:cpu\|A_dc_rd_addr_cnt\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    12.325 " "Data Arrival Time  :    12.325" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    26.657 " "Data Required Time :    26.657" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    14.332  " "Slack              :    14.332 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208532 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718738208532 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 47.998 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 47.998" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208535 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718738208535 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 47.998  " "Path #1: Recovery slack is 47.998 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : nios_sys:inst\|nios_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_sys_jtag_uart_alt_jtag_atlantic\|adapted_tdo " "To Node      : nios_sys:inst\|nios_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_sys_jtag_uart_alt_jtag_atlantic\|adapted_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.193      2.193  R        clock network delay " "     2.193      2.193  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.193      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "     2.193      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.193      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q " "     2.193      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.626      1.433 FF    IC  inst\|jtag_uart\|nios_sys_jtag_uart_alt_jtag_atlantic\|adapted_tdo\|clrn " "     3.626      1.433 FF    IC  inst\|jtag_uart\|nios_sys_jtag_uart_alt_jtag_atlantic\|adapted_tdo\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.085      0.459 FR  CELL  nios_sys:inst\|nios_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_sys_jtag_uart_alt_jtag_atlantic\|adapted_tdo " "     4.085      0.459 FR  CELL  nios_sys:inst\|nios_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_sys_jtag_uart_alt_jtag_atlantic\|adapted_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           latch edge time " "    50.000     50.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.353      2.353  F        clock network delay " "    52.353      2.353  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.393      0.040           clock pessimism removed " "    52.393      0.040           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.083     -0.310           clock uncertainty " "    52.083     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.083      0.000     uTsu  nios_sys:inst\|nios_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_sys_jtag_uart_alt_jtag_atlantic\|adapted_tdo " "    52.083      0.000     uTsu  nios_sys:inst\|nios_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_sys_jtag_uart_alt_jtag_atlantic\|adapted_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.085 " "Data Arrival Time  :     4.085" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    52.083 " "Data Required Time :    52.083" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    47.998  " "Slack              :    47.998 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208535 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718738208535 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.455 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.455" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208544 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718738208544 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.455  " "Path #1: Removal slack is 0.455 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : nios_sys:inst\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\|shift_taps_kuv:auto_generated\|dffe6 " "From Node    : nios_sys:inst\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\|shift_taps_kuv:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : nios_sys:inst\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\|shift_taps_kuv:auto_generated\|altsyncram_1gc1:altsyncram4\|ram_block7a40 " "To Node      : nios_sys:inst\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\|shift_taps_kuv:auto_generated\|altsyncram_1gc1:altsyncram4\|ram_block7a40" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.141      6.141  R        clock network delay " "     6.141      6.141  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.141      0.000     uTco  nios_sys:inst\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\|shift_taps_kuv:auto_generated\|dffe6 " "     6.141      0.000     uTco  nios_sys:inst\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\|shift_taps_kuv:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.141      0.000 RR  CELL  inst\|nios_custom_instr_floating_point_0\|fpoint_instance\|the_fp_addsub\|data_exp_dffe1_rtl_0\|auto_generated\|dffe6\|q " "     6.141      0.000 RR  CELL  inst\|nios_custom_instr_floating_point_0\|fpoint_instance\|the_fp_addsub\|data_exp_dffe1_rtl_0\|auto_generated\|dffe6\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.652      0.511 RR    IC  inst\|nios_custom_instr_floating_point_0\|fpoint_instance\|the_fp_addsub\|data_exp_dffe1_rtl_0\|auto_generated\|altsyncram4\|ram_block7a31\|clr0 " "     6.652      0.511 RR    IC  inst\|nios_custom_instr_floating_point_0\|fpoint_instance\|the_fp_addsub\|data_exp_dffe1_rtl_0\|auto_generated\|altsyncram4\|ram_block7a31\|clr0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.876      0.224 RF  CELL  nios_sys:inst\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\|shift_taps_kuv:auto_generated\|altsyncram_1gc1:altsyncram4\|ram_block7a40 " "     6.876      0.224 RF  CELL  nios_sys:inst\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\|shift_taps_kuv:auto_generated\|altsyncram_1gc1:altsyncram4\|ram_block7a40" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.439      7.439  R        clock network delay " "     7.439      7.439  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.421     -1.018           clock pessimism removed " "     6.421     -1.018           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.421      0.000           clock uncertainty " "     6.421      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.421      0.000      uTh  nios_sys:inst\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\|shift_taps_kuv:auto_generated\|altsyncram_1gc1:altsyncram4\|ram_block7a40 " "     6.421      0.000      uTh  nios_sys:inst\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\|shift_taps_kuv:auto_generated\|altsyncram_1gc1:altsyncram4\|ram_block7a40" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     6.876 " "Data Arrival Time  :     6.876" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     6.421 " "Data Required Time :     6.421" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.455  " "Slack              :     0.455 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208544 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718738208544 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.665 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.665" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208546 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208546 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208546 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718738208546 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.665  " "Path #1: Removal slack is 0.665 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[3\]\[1\] " "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[3\]\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.914      1.914  R        clock network delay " "     1.914      1.914  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.914      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "     1.914      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.914      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q " "     1.914      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.676      0.762 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[3\]\[1\]\|clrn " "     2.676      0.762 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[3\]\[1\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.097      0.421 RF  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[3\]\[1\] " "     3.097      0.421 RF  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[3\]\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.472      2.472  R        clock network delay " "     2.472      2.472  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.432     -0.040           clock pessimism removed " "     2.432     -0.040           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.432      0.000           clock uncertainty " "     2.432      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.432      0.000      uTh  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[3\]\[1\] " "     2.432      0.000      uTh  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[3\]\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.097 " "Data Arrival Time  :     3.097" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.432 " "Data Required Time :     2.432" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.665  " "Slack              :     0.665 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738208547 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718738208547 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1718738208548 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1718738208753 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1718738212784 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1718738213127 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1718738213127 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1718738213127 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|cpu\|cpu\|the_nios_sys_cpu_cpu_nios2_oci\|the_nios_sys_cpu_cpu_nios2_ocimem\|nios_sys_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: nios_sys:inst\|nios_sys_cpu:cpu\|nios_sys_cpu_cpu:cpu\|nios_sys_cpu_cpu_nios2_oci:the_nios_sys_cpu_cpu_nios2_oci\|nios_sys_cpu_cpu_nios2_ocimem:the_nios_sys_cpu_cpu_nios2_ocimem\|nios_sys_cpu_cpu_ociram_sp_ram_module:nios_sys_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: inst\|cpu\|cpu\|the_nios_sys_cpu_cpu_nios2_oci\|the_nios_sys_cpu_cpu_nios2_ocimem\|nios_sys_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: nios_sys:inst\|nios_sys_cpu:cpu\|nios_sys_cpu_cpu:cpu\|nios_sys_cpu_cpu_nios2_oci:the_nios_sys_cpu_cpu_nios2_oci\|nios_sys_cpu_cpu_nios2_ocimem:the_nios_sys_cpu_cpu_nios2_ocimem\|nios_sys_cpu_cpu_ociram_sp_ram_module:nios_sys_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1718738213127 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1718738213127 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718738213267 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1718738213269 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718738213269 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.211 " "Worst-case setup slack is 14.211" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718738213319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718738213319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.211               0.000 sopc_clk  " "   14.211               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718738213319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   25.357               0.000 altera_reserved_tck  " "   25.357               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718738213319 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718738213319 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.040 " "Worst-case hold slack is 0.040" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718738213361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718738213361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.040               0.000 altera_reserved_tck  " "    0.040               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718738213361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.130               0.000 sopc_clk  " "    0.130               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718738213361 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718738213361 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.983 " "Worst-case recovery slack is 15.983" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718738213377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718738213377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.983               0.000 sopc_clk  " "   15.983               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718738213377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.055               0.000 altera_reserved_tck  " "   49.055               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718738213377 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718738213377 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.270 " "Worst-case removal slack is 0.270" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718738213394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718738213394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.270               0.000 sopc_clk  " "    0.270               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718738213394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.299               0.000 altera_reserved_tck  " "    0.299               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718738213394 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718738213394 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.500 " "Worst-case minimum pulse width slack is 8.500" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718738213400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718738213400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.500               0.000 sopc_clk  " "    8.500               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718738213400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.788               0.000 altera_reserved_tck  " "   48.788               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718738213400 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718738213400 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 8 synchronizer chains. " "Report Metastability: Found 8 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718738213435 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718738213435 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 8 " "Number of Synchronizer Chains Found: 8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718738213435 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718738213435 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.375 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.375" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718738213435 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.991 ns " "Worst Case Available Settling Time: 18.991 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718738213435 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718738213435 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718738213435 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718738213435 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718738213435 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718738213435 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718738213435 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 14.211 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 14.211" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213471 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718738213471 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 14.211  " "Path #1: Setup slack is 14.211 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213472 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : nios_sys:inst\|nios_sys_cpu:cpu\|nios_sys_cpu_cpu:cpu\|d_address_tag_field\[2\] " "From Node    : nios_sys:inst\|nios_sys_cpu:cpu\|nios_sys_cpu_cpu:cpu\|d_address_tag_field\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213472 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : nios_sys:inst\|nios_sys_cpu:cpu\|d_writedata\[1\] " "To Node      : nios_sys:inst\|nios_sys_cpu:cpu\|d_writedata\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213472 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213472 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213472 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213472 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213472 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213472 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213472 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213472 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213472 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.961      3.961  R        clock network delay " "     3.961      3.961  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213472 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.961      0.000     uTco  nios_sys:inst\|nios_sys_cpu:cpu\|nios_sys_cpu_cpu:cpu\|d_address_tag_field\[2\] " "     3.961      0.000     uTco  nios_sys:inst\|nios_sys_cpu:cpu\|nios_sys_cpu_cpu:cpu\|d_address_tag_field\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213472 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.961      0.000 RR  CELL  inst\|cpu\|cpu\|d_address_tag_field\[2\]\|q " "     3.961      0.000 RR  CELL  inst\|cpu\|cpu\|d_address_tag_field\[2\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213472 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.450      0.489 RR    IC  inst\|mm_interconnect_0\|router\|Equal3~1\|datab " "     4.450      0.489 RR    IC  inst\|mm_interconnect_0\|router\|Equal3~1\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213472 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.663      0.213 RF  CELL  inst\|mm_interconnect_0\|router\|Equal3~1\|combout " "     4.663      0.213 RF  CELL  inst\|mm_interconnect_0\|router\|Equal3~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213472 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.314      0.651 FF    IC  inst\|mm_interconnect_0\|router\|Equal4~0\|dataa " "     5.314      0.651 FF    IC  inst\|mm_interconnect_0\|router\|Equal4~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213472 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.538      0.224 FF  CELL  inst\|mm_interconnect_0\|router\|Equal4~0\|combout " "     5.538      0.224 FF  CELL  inst\|mm_interconnect_0\|router\|Equal4~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213472 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.315      0.777 FF    IC  inst\|mm_interconnect_0\|cmd_demux\|sink_ready~3\|dataf " "     6.315      0.777 FF    IC  inst\|mm_interconnect_0\|cmd_demux\|sink_ready~3\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213472 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.355      0.040 FF  CELL  inst\|mm_interconnect_0\|cmd_demux\|sink_ready~3\|combout " "     6.355      0.040 FF  CELL  inst\|mm_interconnect_0\|cmd_demux\|sink_ready~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213472 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.222      0.867 FF    IC  inst\|mm_interconnect_0\|cmd_demux\|WideOr0~1\|datab " "     7.222      0.867 FF    IC  inst\|mm_interconnect_0\|cmd_demux\|WideOr0~1\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213472 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.439      0.217 FR  CELL  inst\|mm_interconnect_0\|cmd_demux\|WideOr0~1\|combout " "     7.439      0.217 FR  CELL  inst\|mm_interconnect_0\|cmd_demux\|WideOr0~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213472 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.862      0.423 RR    IC  inst\|cpu\|d_writedata\[31\]~0\|dataf " "     7.862      0.423 RR    IC  inst\|cpu\|d_writedata\[31\]~0\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213472 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.901      0.039 RF  CELL  inst\|cpu\|d_writedata\[31\]~0\|combout " "     7.901      0.039 RF  CELL  inst\|cpu\|d_writedata\[31\]~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213472 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.169      1.268 FF    IC  inst\|cpu\|d_writedata\[1\]\|ena " "     9.169      1.268 FF    IC  inst\|cpu\|d_writedata\[1\]\|ena" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213472 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.407      0.238 FF  CELL  nios_sys:inst\|nios_sys_cpu:cpu\|d_writedata\[1\] " "     9.407      0.238 FF  CELL  nios_sys:inst\|nios_sys_cpu:cpu\|d_writedata\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213472 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213472 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213472 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213472 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213472 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213472 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213472 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.321      3.321  R        clock network delay " "    23.321      3.321  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213472 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.718      0.397           clock pessimism removed " "    23.718      0.397           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213472 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.618     -0.100           clock uncertainty " "    23.618     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213472 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.618      0.000     uTsu  nios_sys:inst\|nios_sys_cpu:cpu\|d_writedata\[1\] " "    23.618      0.000     uTsu  nios_sys:inst\|nios_sys_cpu:cpu\|d_writedata\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213472 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213472 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     9.407 " "Data Arrival Time  :     9.407" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213472 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.618 " "Data Required Time :    23.618" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213472 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    14.211  " "Slack              :    14.211 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213472 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213472 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213472 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718738213472 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 25.357 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 25.357" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213476 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213476 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213476 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718738213476 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 25.357  " "Path #1: Setup slack is 25.357 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213477 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : altera_internal_jtag~FF_13 " "From Node    : altera_internal_jtag~FF_13" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213477 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : altera_reserved_tdo " "To Node      : altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213477 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck (INVERTED) " "Launch Clock : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213477 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213477 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213477 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213477 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213477 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213477 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213477 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           launch edge time " "    50.000     50.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213477 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.719      1.719  F        clock network delay " "    51.719      1.719  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213477 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.719      0.000     uTco  altera_internal_jtag~FF_13 " "    51.719      0.000     uTco  altera_internal_jtag~FF_13" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213477 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.145      0.426 FF  CELL  altera_internal_jtag\|tdo " "    52.145      0.426 FF  CELL  altera_internal_jtag\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213477 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.145      0.000 FF    IC  altera_reserved_tdo~output\|i " "    52.145      0.000 FF    IC  altera_reserved_tdo~output\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213477 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    54.333      2.188 FF  CELL  altera_reserved_tdo~output\|o " "    54.333      2.188 FF  CELL  altera_reserved_tdo~output\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213477 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    54.333      0.000 FF  CELL  altera_reserved_tdo " "    54.333      0.000 FF  CELL  altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213477 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213477 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213477 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213477 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213477 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213477 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000    100.000           latch edge time " "   100.000    100.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213477 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000      0.000  R        clock network delay " "   100.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213477 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    99.690     -0.310           clock uncertainty " "    99.690     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213477 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    79.690    -20.000  F  oExt  altera_reserved_tdo " "    79.690    -20.000  F  oExt  altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213477 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213477 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    54.333 " "Data Arrival Time  :    54.333" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213477 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    79.690 " "Data Required Time :    79.690" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213477 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    25.357  " "Slack              :    25.357 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213477 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213477 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213477 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718738213477 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.040 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.040" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213482 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718738213482 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.040  " "Path #1: Hold slack is 0.040 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : nios_sys:inst\|nios_sys_cpu:cpu\|nios_sys_cpu_cpu:cpu\|nios_sys_cpu_cpu_nios2_oci:the_nios_sys_cpu_cpu_nios2_oci\|nios_sys_cpu_cpu_debug_slave_wrapper:the_nios_sys_cpu_cpu_debug_slave_wrapper\|nios_sys_cpu_cpu_debug_slave_tck:the_nios_sys_cpu_cpu_debug_slave_tck\|sr\[9\] " "From Node    : nios_sys:inst\|nios_sys_cpu:cpu\|nios_sys_cpu_cpu:cpu\|nios_sys_cpu_cpu_nios2_oci:the_nios_sys_cpu_cpu_nios2_oci\|nios_sys_cpu_cpu_debug_slave_wrapper:the_nios_sys_cpu_cpu_debug_slave_wrapper\|nios_sys_cpu_cpu_debug_slave_tck:the_nios_sys_cpu_cpu_debug_slave_tck\|sr\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : nios_sys:inst\|nios_sys_cpu:cpu\|nios_sys_cpu_cpu:cpu\|nios_sys_cpu_cpu_nios2_oci:the_nios_sys_cpu_cpu_nios2_oci\|nios_sys_cpu_cpu_debug_slave_wrapper:the_nios_sys_cpu_cpu_debug_slave_wrapper\|nios_sys_cpu_cpu_debug_slave_tck:the_nios_sys_cpu_cpu_debug_slave_tck\|sr\[8\] " "To Node      : nios_sys:inst\|nios_sys_cpu:cpu\|nios_sys_cpu_cpu:cpu\|nios_sys_cpu_cpu_nios2_oci:the_nios_sys_cpu_cpu_nios2_oci\|nios_sys_cpu_cpu_debug_slave_wrapper:the_nios_sys_cpu_cpu_debug_slave_wrapper\|nios_sys_cpu_cpu_debug_slave_tck:the_nios_sys_cpu_cpu_debug_slave_tck\|sr\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.131      1.131  R        clock network delay " "     1.131      1.131  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.131      0.000     uTco  nios_sys:inst\|nios_sys_cpu:cpu\|nios_sys_cpu_cpu:cpu\|nios_sys_cpu_cpu_nios2_oci:the_nios_sys_cpu_cpu_nios2_oci\|nios_sys_cpu_cpu_debug_slave_wrapper:the_nios_sys_cpu_cpu_debug_slave_wrapper\|nios_sys_cpu_cpu_debug_slave_tck:the_nios_sys_cpu_cpu_debug_slave_tck\|sr\[9\] " "     1.131      0.000     uTco  nios_sys:inst\|nios_sys_cpu:cpu\|nios_sys_cpu_cpu:cpu\|nios_sys_cpu_cpu_nios2_oci:the_nios_sys_cpu_cpu_nios2_oci\|nios_sys_cpu_cpu_debug_slave_wrapper:the_nios_sys_cpu_cpu_debug_slave_wrapper\|nios_sys_cpu_cpu_debug_slave_tck:the_nios_sys_cpu_cpu_debug_slave_tck\|sr\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.131      0.000 FF  CELL  inst\|cpu\|cpu\|the_nios_sys_cpu_cpu_nios2_oci\|the_nios_sys_cpu_cpu_debug_slave_wrapper\|the_nios_sys_cpu_cpu_debug_slave_tck\|sr\[9\]\|q " "     1.131      0.000 FF  CELL  inst\|cpu\|cpu\|the_nios_sys_cpu_cpu_nios2_oci\|the_nios_sys_cpu_cpu_debug_slave_wrapper\|the_nios_sys_cpu_cpu_debug_slave_tck\|sr\[9\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.263      0.132 FF    IC  inst\|cpu\|cpu\|the_nios_sys_cpu_cpu_nios2_oci\|the_nios_sys_cpu_cpu_debug_slave_wrapper\|the_nios_sys_cpu_cpu_debug_slave_tck\|sr~46\|dataf " "     1.263      0.132 FF    IC  inst\|cpu\|cpu\|the_nios_sys_cpu_cpu_nios2_oci\|the_nios_sys_cpu_cpu_debug_slave_wrapper\|the_nios_sys_cpu_cpu_debug_slave_tck\|sr~46\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.288      0.025 FF  CELL  inst\|cpu\|cpu\|the_nios_sys_cpu_cpu_nios2_oci\|the_nios_sys_cpu_cpu_debug_slave_wrapper\|the_nios_sys_cpu_cpu_debug_slave_tck\|sr~46\|combout " "     1.288      0.025 FF  CELL  inst\|cpu\|cpu\|the_nios_sys_cpu_cpu_nios2_oci\|the_nios_sys_cpu_cpu_debug_slave_wrapper\|the_nios_sys_cpu_cpu_debug_slave_tck\|sr~46\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.288      0.000 FF    IC  inst\|cpu\|cpu\|the_nios_sys_cpu_cpu_nios2_oci\|the_nios_sys_cpu_cpu_debug_slave_wrapper\|the_nios_sys_cpu_cpu_debug_slave_tck\|sr\[8\]\|d " "     1.288      0.000 FF    IC  inst\|cpu\|cpu\|the_nios_sys_cpu_cpu_nios2_oci\|the_nios_sys_cpu_cpu_debug_slave_wrapper\|the_nios_sys_cpu_cpu_debug_slave_tck\|sr\[8\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.314      0.026 FF  CELL  nios_sys:inst\|nios_sys_cpu:cpu\|nios_sys_cpu_cpu:cpu\|nios_sys_cpu_cpu_nios2_oci:the_nios_sys_cpu_cpu_nios2_oci\|nios_sys_cpu_cpu_debug_slave_wrapper:the_nios_sys_cpu_cpu_debug_slave_wrapper\|nios_sys_cpu_cpu_debug_slave_tck:the_nios_sys_cpu_cpu_debug_slave_tck\|sr\[8\] " "     1.314      0.026 FF  CELL  nios_sys:inst\|nios_sys_cpu:cpu\|nios_sys_cpu_cpu:cpu\|nios_sys_cpu_cpu_nios2_oci:the_nios_sys_cpu_cpu_nios2_oci\|nios_sys_cpu_cpu_debug_slave_wrapper:the_nios_sys_cpu_cpu_debug_slave_wrapper\|nios_sys_cpu_cpu_debug_slave_tck:the_nios_sys_cpu_cpu_debug_slave_tck\|sr\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.361      1.361  R        clock network delay " "     1.361      1.361  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.274     -0.087           clock pessimism removed " "     1.274     -0.087           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.274      0.000           clock uncertainty " "     1.274      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.274      0.000      uTh  nios_sys:inst\|nios_sys_cpu:cpu\|nios_sys_cpu_cpu:cpu\|nios_sys_cpu_cpu_nios2_oci:the_nios_sys_cpu_cpu_nios2_oci\|nios_sys_cpu_cpu_debug_slave_wrapper:the_nios_sys_cpu_cpu_debug_slave_wrapper\|nios_sys_cpu_cpu_debug_slave_tck:the_nios_sys_cpu_cpu_debug_slave_tck\|sr\[8\] " "     1.274      0.000      uTh  nios_sys:inst\|nios_sys_cpu:cpu\|nios_sys_cpu_cpu:cpu\|nios_sys_cpu_cpu_nios2_oci:the_nios_sys_cpu_cpu_nios2_oci\|nios_sys_cpu_cpu_debug_slave_wrapper:the_nios_sys_cpu_cpu_debug_slave_wrapper\|nios_sys_cpu_cpu_debug_slave_tck:the_nios_sys_cpu_cpu_debug_slave_tck\|sr\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.314 " "Data Arrival Time  :     1.314" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.274 " "Data Required Time :     1.274" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.040  " "Slack              :     0.040 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213482 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213482 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718738213482 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.130 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.130" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213514 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718738213514 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.130  " "Path #1: Hold slack is 0.130 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : nios_sys:inst\|nios_sys_sdram:sdram\|m_state.000010000~DUPLICATE " "From Node    : nios_sys:inst\|nios_sys_sdram:sdram\|m_state.000010000~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : nios_sys:inst\|nios_sys_sdram:sdram\|oe~_Duplicate_13 " "To Node      : nios_sys:inst\|nios_sys_sdram:sdram\|oe~_Duplicate_13" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.338      3.338  R        clock network delay " "     3.338      3.338  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.338      0.000     uTco  nios_sys:inst\|nios_sys_sdram:sdram\|m_state.000010000~DUPLICATE " "     3.338      0.000     uTco  nios_sys:inst\|nios_sys_sdram:sdram\|m_state.000010000~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.338      0.000 RR  CELL  inst\|sdram\|m_state.000010000~DUPLICATE\|q " "     3.338      0.000 RR  CELL  inst\|sdram\|m_state.000010000~DUPLICATE\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.817      0.479 RR    IC  inst\|sdram\|oe~_Duplicate_13\|sload " "     3.817      0.479 RR    IC  inst\|sdram\|oe~_Duplicate_13\|sload" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.173      0.356 RR  CELL  nios_sys:inst\|nios_sys_sdram:sdram\|oe~_Duplicate_13 " "     4.173      0.356 RR  CELL  nios_sys:inst\|nios_sys_sdram:sdram\|oe~_Duplicate_13" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.625      4.625  R        clock network delay " "     4.625      4.625  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.043     -0.582           clock pessimism removed " "     4.043     -0.582           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.043      0.000           clock uncertainty " "     4.043      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.043      0.000      uTh  nios_sys:inst\|nios_sys_sdram:sdram\|oe~_Duplicate_13 " "     4.043      0.000      uTh  nios_sys:inst\|nios_sys_sdram:sdram\|oe~_Duplicate_13" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.173 " "Data Arrival Time  :     4.173" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     4.043 " "Data Required Time :     4.043" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.130  " "Slack              :     0.130 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213514 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718738213514 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 15.983 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 15.983" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213531 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718738213531 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 15.983  " "Path #1: Recovery slack is 15.983 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : nios_sys:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "From Node    : nios_sys:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : nios_sys:inst\|nios_sys_cpu:cpu\|nios_sys_cpu_cpu:cpu\|A_dc_rd_addr_cnt\[1\] " "To Node      : nios_sys:inst\|nios_sys_cpu:cpu\|nios_sys_cpu_cpu:cpu\|A_dc_rd_addr_cnt\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.979      3.979  R        clock network delay " "     3.979      3.979  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.979      0.000     uTco  nios_sys:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "     3.979      0.000     uTco  nios_sys:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.979      0.000 FF  CELL  inst\|rst_controller\|r_sync_rst\|q " "     3.979      0.000 FF  CELL  inst\|rst_controller\|r_sync_rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.668      0.689 FF    IC  inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|datae " "     4.668      0.689 FF    IC  inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.757      0.089 FF  CELL  inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|combout " "     4.757      0.089 FF  CELL  inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.405      2.648 FF    IC  inst\|cpu\|cpu\|A_dc_rd_addr_cnt\[1\]\|clrn " "     7.405      2.648 FF    IC  inst\|cpu\|cpu\|A_dc_rd_addr_cnt\[1\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.638      0.233 FR  CELL  nios_sys:inst\|nios_sys_cpu:cpu\|nios_sys_cpu_cpu:cpu\|A_dc_rd_addr_cnt\[1\] " "     7.638      0.233 FR  CELL  nios_sys:inst\|nios_sys_cpu:cpu\|nios_sys_cpu_cpu:cpu\|A_dc_rd_addr_cnt\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.324      3.324  R        clock network delay " "    23.324      3.324  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.721      0.397           clock pessimism removed " "    23.721      0.397           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.621     -0.100           clock uncertainty " "    23.621     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.621      0.000     uTsu  nios_sys:inst\|nios_sys_cpu:cpu\|nios_sys_cpu_cpu:cpu\|A_dc_rd_addr_cnt\[1\] " "    23.621      0.000     uTsu  nios_sys:inst\|nios_sys_cpu:cpu\|nios_sys_cpu_cpu:cpu\|A_dc_rd_addr_cnt\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.638 " "Data Arrival Time  :     7.638" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.621 " "Data Required Time :    23.621" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    15.983  " "Slack              :    15.983 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213532 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213532 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718738213532 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 49.055 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 49.055" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213534 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213534 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213534 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718738213534 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 49.055  " "Path #1: Recovery slack is 49.055 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : nios_sys:inst\|nios_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_sys_jtag_uart_alt_jtag_atlantic\|adapted_tdo " "To Node      : nios_sys:inst\|nios_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_sys_jtag_uart_alt_jtag_atlantic\|adapted_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.144      1.144  R        clock network delay " "     1.144      1.144  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.144      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "     1.144      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.144      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q " "     1.144      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.171      1.027 FF    IC  inst\|jtag_uart\|nios_sys_jtag_uart_alt_jtag_atlantic\|adapted_tdo\|clrn " "     2.171      1.027 FF    IC  inst\|jtag_uart\|nios_sys_jtag_uart_alt_jtag_atlantic\|adapted_tdo\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.402      0.231 FR  CELL  nios_sys:inst\|nios_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_sys_jtag_uart_alt_jtag_atlantic\|adapted_tdo " "     2.402      0.231 FR  CELL  nios_sys:inst\|nios_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_sys_jtag_uart_alt_jtag_atlantic\|adapted_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           latch edge time " "    50.000     50.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.749      1.749  F        clock network delay " "    51.749      1.749  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.767      0.018           clock pessimism removed " "    51.767      0.018           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.457     -0.310           clock uncertainty " "    51.457     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.457      0.000     uTsu  nios_sys:inst\|nios_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_sys_jtag_uart_alt_jtag_atlantic\|adapted_tdo " "    51.457      0.000     uTsu  nios_sys:inst\|nios_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_sys_jtag_uart_alt_jtag_atlantic\|adapted_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.402 " "Data Arrival Time  :     2.402" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    51.457 " "Data Required Time :    51.457" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    49.055  " "Slack              :    49.055 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213535 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718738213535 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.270 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.270" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213545 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718738213545 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.270  " "Path #1: Removal slack is 0.270 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : nios_sys:inst\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\|shift_taps_kuv:auto_generated\|dffe6 " "From Node    : nios_sys:inst\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\|shift_taps_kuv:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : nios_sys:inst\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\|shift_taps_kuv:auto_generated\|altsyncram_1gc1:altsyncram4\|ram_block7a11 " "To Node      : nios_sys:inst\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\|shift_taps_kuv:auto_generated\|altsyncram_1gc1:altsyncram4\|ram_block7a11" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.354      3.354  R        clock network delay " "     3.354      3.354  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.354      0.000     uTco  nios_sys:inst\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\|shift_taps_kuv:auto_generated\|dffe6 " "     3.354      0.000     uTco  nios_sys:inst\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\|shift_taps_kuv:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.354      0.000 RR  CELL  inst\|nios_custom_instr_floating_point_0\|fpoint_instance\|the_fp_addsub\|data_exp_dffe1_rtl_0\|auto_generated\|dffe6\|q " "     3.354      0.000 RR  CELL  inst\|nios_custom_instr_floating_point_0\|fpoint_instance\|the_fp_addsub\|data_exp_dffe1_rtl_0\|auto_generated\|dffe6\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.662      0.308 RR    IC  inst\|nios_custom_instr_floating_point_0\|fpoint_instance\|the_fp_addsub\|data_exp_dffe1_rtl_0\|auto_generated\|altsyncram4\|ram_block7a0\|clr0 " "     3.662      0.308 RR    IC  inst\|nios_custom_instr_floating_point_0\|fpoint_instance\|the_fp_addsub\|data_exp_dffe1_rtl_0\|auto_generated\|altsyncram4\|ram_block7a0\|clr0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.797      0.135 RF  CELL  nios_sys:inst\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\|shift_taps_kuv:auto_generated\|altsyncram_1gc1:altsyncram4\|ram_block7a11 " "     3.797      0.135 RF  CELL  nios_sys:inst\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\|shift_taps_kuv:auto_generated\|altsyncram_1gc1:altsyncram4\|ram_block7a11" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.115      4.115  R        clock network delay " "     4.115      4.115  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.527     -0.588           clock pessimism removed " "     3.527     -0.588           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.527      0.000           clock uncertainty " "     3.527      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.527      0.000      uTh  nios_sys:inst\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\|shift_taps_kuv:auto_generated\|altsyncram_1gc1:altsyncram4\|ram_block7a11 " "     3.527      0.000      uTh  nios_sys:inst\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\|shift_taps_kuv:auto_generated\|altsyncram_1gc1:altsyncram4\|ram_block7a11" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.797 " "Data Arrival Time  :     3.797" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.527 " "Data Required Time :     3.527" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.270  " "Slack              :     0.270 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213545 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718738213545 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.299 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.299" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213548 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718738213548 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.299  " "Path #1: Removal slack is 0.299 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[3\]\[1\] " "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[3\]\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.944      0.944  R        clock network delay " "     0.944      0.944  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.944      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "     0.944      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.944      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q " "     0.944      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.429      0.485 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[3\]\[1\]\|clrn " "     1.429      0.485 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[3\]\[1\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.639      0.210 RF  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[3\]\[1\] " "     1.639      0.210 RF  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[3\]\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.358      1.358  R        clock network delay " "     1.358      1.358  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.340     -0.018           clock pessimism removed " "     1.340     -0.018           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.340      0.000           clock uncertainty " "     1.340      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.340      0.000      uTh  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[3\]\[1\] " "     1.340      0.000      uTh  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[3\]\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.639 " "Data Arrival Time  :     1.639" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.340 " "Data Required Time :     1.340" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.299  " "Slack              :     0.299 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738213548 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718738213548 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1718738213549 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1718738213921 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1718738213921 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1718738213921 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|cpu\|cpu\|the_nios_sys_cpu_cpu_nios2_oci\|the_nios_sys_cpu_cpu_nios2_ocimem\|nios_sys_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: nios_sys:inst\|nios_sys_cpu:cpu\|nios_sys_cpu_cpu:cpu\|nios_sys_cpu_cpu_nios2_oci:the_nios_sys_cpu_cpu_nios2_oci\|nios_sys_cpu_cpu_nios2_ocimem:the_nios_sys_cpu_cpu_nios2_ocimem\|nios_sys_cpu_cpu_ociram_sp_ram_module:nios_sys_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: inst\|cpu\|cpu\|the_nios_sys_cpu_cpu_nios2_oci\|the_nios_sys_cpu_cpu_nios2_ocimem\|nios_sys_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: nios_sys:inst\|nios_sys_cpu:cpu\|nios_sys_cpu_cpu:cpu\|nios_sys_cpu_cpu_nios2_oci:the_nios_sys_cpu_cpu_nios2_oci\|nios_sys_cpu_cpu_nios2_ocimem:the_nios_sys_cpu_cpu_nios2_ocimem\|nios_sys_cpu_cpu_ociram_sp_ram_module:nios_sys_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1718738213921 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1718738213921 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718738214065 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1718738214067 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718738214067 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.717 " "Worst-case setup slack is 14.717" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718738214104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718738214104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.717               0.000 sopc_clk  " "   14.717               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718738214104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   25.535               0.000 altera_reserved_tck  " "   25.535               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718738214104 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718738214104 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.023 " "Worst-case hold slack is 0.023" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718738214142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718738214142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.023               0.000 altera_reserved_tck  " "    0.023               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718738214142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.090               0.000 sopc_clk  " "    0.090               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718738214142 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718738214142 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.472 " "Worst-case recovery slack is 16.472" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718738214159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718738214159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.472               0.000 sopc_clk  " "   16.472               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718738214159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.260               0.000 altera_reserved_tck  " "   49.260               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718738214159 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718738214159 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.207 " "Worst-case removal slack is 0.207" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718738214175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718738214175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.207               0.000 sopc_clk  " "    0.207               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718738214175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.256               0.000 altera_reserved_tck  " "    0.256               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718738214175 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718738214175 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.452 " "Worst-case minimum pulse width slack is 8.452" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718738214180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718738214180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.452               0.000 sopc_clk  " "    8.452               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718738214180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.772               0.000 altera_reserved_tck  " "   48.772               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718738214180 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718738214180 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 8 synchronizer chains. " "Report Metastability: Found 8 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718738214210 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718738214210 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 8 " "Number of Synchronizer Chains Found: 8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718738214210 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718738214210 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.375 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.375" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718738214210 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 19.066 ns " "Worst Case Available Settling Time: 19.066 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718738214210 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718738214210 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718738214210 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718738214210 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718738214210 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718738214210 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718738214210 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 14.717 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 14.717" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214246 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718738214246 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 14.717  " "Path #1: Setup slack is 14.717 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : nios_sys:inst\|nios_sys_sdram:sdram\|nios_sys_sdram_input_efifo_module:the_nios_sys_sdram_input_efifo_module\|rd_address~DUPLICATE " "From Node    : nios_sys:inst\|nios_sys_sdram:sdram\|nios_sys_sdram_input_efifo_module:the_nios_sys_sdram_input_efifo_module\|rd_address~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : nios_sys:inst\|nios_sys_sdram:sdram\|m_bank\[1\] " "To Node      : nios_sys:inst\|nios_sys_sdram:sdram\|m_bank\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.826      3.826  R        clock network delay " "     3.826      3.826  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.826      0.000     uTco  nios_sys:inst\|nios_sys_sdram:sdram\|nios_sys_sdram_input_efifo_module:the_nios_sys_sdram_input_efifo_module\|rd_address~DUPLICATE " "     3.826      0.000     uTco  nios_sys:inst\|nios_sys_sdram:sdram\|nios_sys_sdram_input_efifo_module:the_nios_sys_sdram_input_efifo_module\|rd_address~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.826      0.000 FF  CELL  inst\|sdram\|the_nios_sys_sdram_input_efifo_module\|rd_address~DUPLICATE\|q " "     3.826      0.000 FF  CELL  inst\|sdram\|the_nios_sys_sdram_input_efifo_module\|rd_address~DUPLICATE\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.713      0.887 FF    IC  inst\|sdram\|Equal3~3\|datab " "     4.713      0.887 FF    IC  inst\|sdram\|Equal3~3\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.923      0.210 FR  CELL  inst\|sdram\|Equal3~3\|combout " "     4.923      0.210 FR  CELL  inst\|sdram\|Equal3~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.121      0.198 RR    IC  inst\|sdram\|pending~3\|datab " "     5.121      0.198 RR    IC  inst\|sdram\|pending~3\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.345      0.224 RF  CELL  inst\|sdram\|pending~3\|combout " "     5.345      0.224 RF  CELL  inst\|sdram\|pending~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.874      0.529 FF    IC  inst\|sdram\|Selector41~0\|datac " "     5.874      0.529 FF    IC  inst\|sdram\|Selector41~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.084      0.210 FF  CELL  inst\|sdram\|Selector41~0\|combout " "     6.084      0.210 FF  CELL  inst\|sdram\|Selector41~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.453      0.369 FF    IC  inst\|sdram\|m_bank\[1\]~0\|datab " "     6.453      0.369 FF    IC  inst\|sdram\|m_bank\[1\]~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.664      0.211 FF  CELL  inst\|sdram\|m_bank\[1\]~0\|combout " "     6.664      0.211 FF  CELL  inst\|sdram\|m_bank\[1\]~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.940      0.276 FF    IC  inst\|sdram\|Selector95~0\|dataa " "     6.940      0.276 FF    IC  inst\|sdram\|Selector95~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.151      0.211 FF  CELL  inst\|sdram\|Selector95~0\|combout " "     7.151      0.211 FF  CELL  inst\|sdram\|Selector95~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.040      1.889 FF    IC  inst\|sdram\|m_bank\[1\]\|d " "     9.040      1.889 FF    IC  inst\|sdram\|m_bank\[1\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.342      0.302 FF  CELL  nios_sys:inst\|nios_sys_sdram:sdram\|m_bank\[1\] " "     9.342      0.302 FF  CELL  nios_sys:inst\|nios_sys_sdram:sdram\|m_bank\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.790      3.790  R        clock network delay " "    23.790      3.790  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.159      0.369           clock pessimism removed " "    24.159      0.369           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.059     -0.100           clock uncertainty " "    24.059     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.059      0.000     uTsu  nios_sys:inst\|nios_sys_sdram:sdram\|m_bank\[1\] " "    24.059      0.000     uTsu  nios_sys:inst\|nios_sys_sdram:sdram\|m_bank\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     9.342 " "Data Arrival Time  :     9.342" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    24.059 " "Data Required Time :    24.059" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    14.717  " "Slack              :    14.717 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214246 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718738214246 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 25.535 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 25.535" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214251 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214251 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214251 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718738214251 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 25.535  " "Path #1: Setup slack is 25.535 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214252 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : altera_internal_jtag~FF_13 " "From Node    : altera_internal_jtag~FF_13" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214252 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : altera_reserved_tdo " "To Node      : altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214252 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck (INVERTED) " "Launch Clock : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214252 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214252 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214252 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214252 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214252 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214252 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214252 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           launch edge time " "    50.000     50.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214252 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.756      1.756  F        clock network delay " "    51.756      1.756  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214252 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.756      0.000     uTco  altera_internal_jtag~FF_13 " "    51.756      0.000     uTco  altera_internal_jtag~FF_13" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214252 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.242      0.486 RR  CELL  altera_internal_jtag\|tdo " "    52.242      0.486 RR  CELL  altera_internal_jtag\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214252 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.242      0.000 RR    IC  altera_reserved_tdo~output\|i " "    52.242      0.000 RR    IC  altera_reserved_tdo~output\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214252 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    54.155      1.913 RR  CELL  altera_reserved_tdo~output\|o " "    54.155      1.913 RR  CELL  altera_reserved_tdo~output\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214252 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    54.155      0.000 RR  CELL  altera_reserved_tdo " "    54.155      0.000 RR  CELL  altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214252 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214252 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214252 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214252 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214252 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214252 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000    100.000           latch edge time " "   100.000    100.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214252 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000      0.000  R        clock network delay " "   100.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214252 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    99.690     -0.310           clock uncertainty " "    99.690     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214252 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    79.690    -20.000  R  oExt  altera_reserved_tdo " "    79.690    -20.000  R  oExt  altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214252 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214252 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    54.155 " "Data Arrival Time  :    54.155" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214252 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    79.690 " "Data Required Time :    79.690" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214252 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    25.535  " "Slack              :    25.535 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214252 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214252 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214252 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718738214252 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.023 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.023" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214256 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214256 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214256 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718738214256 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.023  " "Path #1: Hold slack is 0.023 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : nios_sys:inst\|nios_sys_cpu:cpu\|nios_sys_cpu_cpu:cpu\|nios_sys_cpu_cpu_nios2_oci:the_nios_sys_cpu_cpu_nios2_oci\|nios_sys_cpu_cpu_debug_slave_wrapper:the_nios_sys_cpu_cpu_debug_slave_wrapper\|nios_sys_cpu_cpu_debug_slave_tck:the_nios_sys_cpu_cpu_debug_slave_tck\|sr\[9\] " "From Node    : nios_sys:inst\|nios_sys_cpu:cpu\|nios_sys_cpu_cpu:cpu\|nios_sys_cpu_cpu_nios2_oci:the_nios_sys_cpu_cpu_nios2_oci\|nios_sys_cpu_cpu_debug_slave_wrapper:the_nios_sys_cpu_cpu_debug_slave_wrapper\|nios_sys_cpu_cpu_debug_slave_tck:the_nios_sys_cpu_cpu_debug_slave_tck\|sr\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : nios_sys:inst\|nios_sys_cpu:cpu\|nios_sys_cpu_cpu:cpu\|nios_sys_cpu_cpu_nios2_oci:the_nios_sys_cpu_cpu_nios2_oci\|nios_sys_cpu_cpu_debug_slave_wrapper:the_nios_sys_cpu_cpu_debug_slave_wrapper\|nios_sys_cpu_cpu_debug_slave_tck:the_nios_sys_cpu_cpu_debug_slave_tck\|sr\[8\] " "To Node      : nios_sys:inst\|nios_sys_cpu:cpu\|nios_sys_cpu_cpu:cpu\|nios_sys_cpu_cpu_nios2_oci:the_nios_sys_cpu_cpu_nios2_oci\|nios_sys_cpu_cpu_debug_slave_wrapper:the_nios_sys_cpu_cpu_debug_slave_wrapper\|nios_sys_cpu_cpu_debug_slave_tck:the_nios_sys_cpu_cpu_debug_slave_tck\|sr\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.022      1.022  R        clock network delay " "     1.022      1.022  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.022      0.000     uTco  nios_sys:inst\|nios_sys_cpu:cpu\|nios_sys_cpu_cpu:cpu\|nios_sys_cpu_cpu_nios2_oci:the_nios_sys_cpu_cpu_nios2_oci\|nios_sys_cpu_cpu_debug_slave_wrapper:the_nios_sys_cpu_cpu_debug_slave_wrapper\|nios_sys_cpu_cpu_debug_slave_tck:the_nios_sys_cpu_cpu_debug_slave_tck\|sr\[9\] " "     1.022      0.000     uTco  nios_sys:inst\|nios_sys_cpu:cpu\|nios_sys_cpu_cpu:cpu\|nios_sys_cpu_cpu_nios2_oci:the_nios_sys_cpu_cpu_nios2_oci\|nios_sys_cpu_cpu_debug_slave_wrapper:the_nios_sys_cpu_cpu_debug_slave_wrapper\|nios_sys_cpu_cpu_debug_slave_tck:the_nios_sys_cpu_cpu_debug_slave_tck\|sr\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.022      0.000 FF  CELL  inst\|cpu\|cpu\|the_nios_sys_cpu_cpu_nios2_oci\|the_nios_sys_cpu_cpu_debug_slave_wrapper\|the_nios_sys_cpu_cpu_debug_slave_tck\|sr\[9\]\|q " "     1.022      0.000 FF  CELL  inst\|cpu\|cpu\|the_nios_sys_cpu_cpu_nios2_oci\|the_nios_sys_cpu_cpu_debug_slave_wrapper\|the_nios_sys_cpu_cpu_debug_slave_tck\|sr\[9\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.136      0.114 FF    IC  inst\|cpu\|cpu\|the_nios_sys_cpu_cpu_nios2_oci\|the_nios_sys_cpu_cpu_debug_slave_wrapper\|the_nios_sys_cpu_cpu_debug_slave_tck\|sr~46\|dataf " "     1.136      0.114 FF    IC  inst\|cpu\|cpu\|the_nios_sys_cpu_cpu_nios2_oci\|the_nios_sys_cpu_cpu_debug_slave_wrapper\|the_nios_sys_cpu_cpu_debug_slave_tck\|sr~46\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.161      0.025 FF  CELL  inst\|cpu\|cpu\|the_nios_sys_cpu_cpu_nios2_oci\|the_nios_sys_cpu_cpu_debug_slave_wrapper\|the_nios_sys_cpu_cpu_debug_slave_tck\|sr~46\|combout " "     1.161      0.025 FF  CELL  inst\|cpu\|cpu\|the_nios_sys_cpu_cpu_nios2_oci\|the_nios_sys_cpu_cpu_debug_slave_wrapper\|the_nios_sys_cpu_cpu_debug_slave_tck\|sr~46\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.161      0.000 FF    IC  inst\|cpu\|cpu\|the_nios_sys_cpu_cpu_nios2_oci\|the_nios_sys_cpu_cpu_debug_slave_wrapper\|the_nios_sys_cpu_cpu_debug_slave_tck\|sr\[8\]\|d " "     1.161      0.000 FF    IC  inst\|cpu\|cpu\|the_nios_sys_cpu_cpu_nios2_oci\|the_nios_sys_cpu_cpu_debug_slave_wrapper\|the_nios_sys_cpu_cpu_debug_slave_tck\|sr\[8\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.185      0.024 FF  CELL  nios_sys:inst\|nios_sys_cpu:cpu\|nios_sys_cpu_cpu:cpu\|nios_sys_cpu_cpu_nios2_oci:the_nios_sys_cpu_cpu_nios2_oci\|nios_sys_cpu_cpu_debug_slave_wrapper:the_nios_sys_cpu_cpu_debug_slave_wrapper\|nios_sys_cpu_cpu_debug_slave_tck:the_nios_sys_cpu_cpu_debug_slave_tck\|sr\[8\] " "     1.185      0.024 FF  CELL  nios_sys:inst\|nios_sys_cpu:cpu\|nios_sys_cpu_cpu:cpu\|nios_sys_cpu_cpu_nios2_oci:the_nios_sys_cpu_cpu_nios2_oci\|nios_sys_cpu_cpu_debug_slave_wrapper:the_nios_sys_cpu_cpu_debug_slave_wrapper\|nios_sys_cpu_cpu_debug_slave_tck:the_nios_sys_cpu_cpu_debug_slave_tck\|sr\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.240      1.240  R        clock network delay " "     1.240      1.240  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.162     -0.078           clock pessimism removed " "     1.162     -0.078           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.162      0.000           clock uncertainty " "     1.162      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.162      0.000      uTh  nios_sys:inst\|nios_sys_cpu:cpu\|nios_sys_cpu_cpu:cpu\|nios_sys_cpu_cpu_nios2_oci:the_nios_sys_cpu_cpu_nios2_oci\|nios_sys_cpu_cpu_debug_slave_wrapper:the_nios_sys_cpu_cpu_debug_slave_wrapper\|nios_sys_cpu_cpu_debug_slave_tck:the_nios_sys_cpu_cpu_debug_slave_tck\|sr\[8\] " "     1.162      0.000      uTh  nios_sys:inst\|nios_sys_cpu:cpu\|nios_sys_cpu_cpu:cpu\|nios_sys_cpu_cpu_nios2_oci:the_nios_sys_cpu_cpu_nios2_oci\|nios_sys_cpu_cpu_debug_slave_wrapper:the_nios_sys_cpu_cpu_debug_slave_wrapper\|nios_sys_cpu_cpu_debug_slave_tck:the_nios_sys_cpu_cpu_debug_slave_tck\|sr\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.185 " "Data Arrival Time  :     1.185" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.162 " "Data Required Time :     1.162" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.023  " "Slack              :     0.023 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214257 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718738214257 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.090 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.090" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214288 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718738214288 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.090  " "Path #1: Hold slack is 0.090 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : nios_sys:inst\|nios_sys_sdram:sdram\|m_state.000010000~DUPLICATE " "From Node    : nios_sys:inst\|nios_sys_sdram:sdram\|m_state.000010000~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : nios_sys:inst\|nios_sys_sdram:sdram\|oe~_Duplicate_13 " "To Node      : nios_sys:inst\|nios_sys_sdram:sdram\|oe~_Duplicate_13" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.243      3.243  R        clock network delay " "     3.243      3.243  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.243      0.000     uTco  nios_sys:inst\|nios_sys_sdram:sdram\|m_state.000010000~DUPLICATE " "     3.243      0.000     uTco  nios_sys:inst\|nios_sys_sdram:sdram\|m_state.000010000~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.243      0.000 RR  CELL  inst\|sdram\|m_state.000010000~DUPLICATE\|q " "     3.243      0.000 RR  CELL  inst\|sdram\|m_state.000010000~DUPLICATE\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.692      0.449 RR    IC  inst\|sdram\|oe~_Duplicate_13\|sload " "     3.692      0.449 RR    IC  inst\|sdram\|oe~_Duplicate_13\|sload" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.037      0.345 RR  CELL  nios_sys:inst\|nios_sys_sdram:sdram\|oe~_Duplicate_13 " "     4.037      0.345 RR  CELL  nios_sys:inst\|nios_sys_sdram:sdram\|oe~_Duplicate_13" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.501      4.501  R        clock network delay " "     4.501      4.501  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.947     -0.554           clock pessimism removed " "     3.947     -0.554           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.947      0.000           clock uncertainty " "     3.947      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.947      0.000      uTh  nios_sys:inst\|nios_sys_sdram:sdram\|oe~_Duplicate_13 " "     3.947      0.000      uTh  nios_sys:inst\|nios_sys_sdram:sdram\|oe~_Duplicate_13" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.037 " "Data Arrival Time  :     4.037" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.947 " "Data Required Time :     3.947" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.090  " "Slack              :     0.090 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214288 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718738214288 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 16.472 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 16.472" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214303 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718738214303 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 16.472  " "Path #1: Recovery slack is 16.472 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : nios_sys:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "From Node    : nios_sys:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : nios_sys:inst\|nios_sys_cpu:cpu\|nios_sys_cpu_cpu:cpu\|A_dc_rd_addr_cnt\[1\] " "To Node      : nios_sys:inst\|nios_sys_cpu:cpu\|nios_sys_cpu_cpu:cpu\|A_dc_rd_addr_cnt\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.851      3.851  R        clock network delay " "     3.851      3.851  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.851      0.000     uTco  nios_sys:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "     3.851      0.000     uTco  nios_sys:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.851      0.000 FF  CELL  inst\|rst_controller\|r_sync_rst\|q " "     3.851      0.000 FF  CELL  inst\|rst_controller\|r_sync_rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.448      0.597 FF    IC  inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|datae " "     4.448      0.597 FF    IC  inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.533      0.085 FF  CELL  inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|combout " "     4.533      0.085 FF  CELL  inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.812      2.279 FF    IC  inst\|cpu\|cpu\|A_dc_rd_addr_cnt\[1\]\|clrn " "     6.812      2.279 FF    IC  inst\|cpu\|cpu\|A_dc_rd_addr_cnt\[1\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.030      0.218 FR  CELL  nios_sys:inst\|nios_sys_cpu:cpu\|nios_sys_cpu_cpu:cpu\|A_dc_rd_addr_cnt\[1\] " "     7.030      0.218 FR  CELL  nios_sys:inst\|nios_sys_cpu:cpu\|nios_sys_cpu_cpu:cpu\|A_dc_rd_addr_cnt\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.233      3.233  R        clock network delay " "    23.233      3.233  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.602      0.369           clock pessimism removed " "    23.602      0.369           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.502     -0.100           clock uncertainty " "    23.502     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.502      0.000     uTsu  nios_sys:inst\|nios_sys_cpu:cpu\|nios_sys_cpu_cpu:cpu\|A_dc_rd_addr_cnt\[1\] " "    23.502      0.000     uTsu  nios_sys:inst\|nios_sys_cpu:cpu\|nios_sys_cpu_cpu:cpu\|A_dc_rd_addr_cnt\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.030 " "Data Arrival Time  :     7.030" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.502 " "Data Required Time :    23.502" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    16.472  " "Slack              :    16.472 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214304 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718738214304 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 49.260 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 49.260" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214306 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718738214306 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 49.260  " "Path #1: Recovery slack is 49.260 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : nios_sys:inst\|nios_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_sys_jtag_uart_alt_jtag_atlantic\|adapted_tdo " "To Node      : nios_sys:inst\|nios_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_sys_jtag_uart_alt_jtag_atlantic\|adapted_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.046      1.046  R        clock network delay " "     1.046      1.046  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.046      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "     1.046      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.046      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q " "     1.046      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.942      0.896 FF    IC  inst\|jtag_uart\|nios_sys_jtag_uart_alt_jtag_atlantic\|adapted_tdo\|clrn " "     1.942      0.896 FF    IC  inst\|jtag_uart\|nios_sys_jtag_uart_alt_jtag_atlantic\|adapted_tdo\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.158      0.216 FR  CELL  nios_sys:inst\|nios_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_sys_jtag_uart_alt_jtag_atlantic\|adapted_tdo " "     2.158      0.216 FR  CELL  nios_sys:inst\|nios_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_sys_jtag_uart_alt_jtag_atlantic\|adapted_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           latch edge time " "    50.000     50.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.711      1.711  F        clock network delay " "    51.711      1.711  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.728      0.017           clock pessimism removed " "    51.728      0.017           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.418     -0.310           clock uncertainty " "    51.418     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.418      0.000     uTsu  nios_sys:inst\|nios_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_sys_jtag_uart_alt_jtag_atlantic\|adapted_tdo " "    51.418      0.000     uTsu  nios_sys:inst\|nios_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_sys_jtag_uart_alt_jtag_atlantic\|adapted_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.158 " "Data Arrival Time  :     2.158" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    51.418 " "Data Required Time :    51.418" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    49.260  " "Slack              :    49.260 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214307 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718738214307 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.207 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.207" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214320 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214320 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214320 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718738214320 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.207  " "Path #1: Removal slack is 0.207 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214320 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : nios_sys:inst\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\|shift_taps_kuv:auto_generated\|dffe6 " "From Node    : nios_sys:inst\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\|shift_taps_kuv:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214320 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : nios_sys:inst\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\|shift_taps_kuv:auto_generated\|altsyncram_1gc1:altsyncram4\|ram_block7a11 " "To Node      : nios_sys:inst\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\|shift_taps_kuv:auto_generated\|altsyncram_1gc1:altsyncram4\|ram_block7a11" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214320 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214320 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214320 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214320 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214320 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214320 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214320 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214320 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214320 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.262      3.262  R        clock network delay " "     3.262      3.262  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214320 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.262      0.000     uTco  nios_sys:inst\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\|shift_taps_kuv:auto_generated\|dffe6 " "     3.262      0.000     uTco  nios_sys:inst\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\|shift_taps_kuv:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214320 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.262      0.000 RR  CELL  inst\|nios_custom_instr_floating_point_0\|fpoint_instance\|the_fp_addsub\|data_exp_dffe1_rtl_0\|auto_generated\|dffe6\|q " "     3.262      0.000 RR  CELL  inst\|nios_custom_instr_floating_point_0\|fpoint_instance\|the_fp_addsub\|data_exp_dffe1_rtl_0\|auto_generated\|dffe6\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214320 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.527      0.265 RR    IC  inst\|nios_custom_instr_floating_point_0\|fpoint_instance\|the_fp_addsub\|data_exp_dffe1_rtl_0\|auto_generated\|altsyncram4\|ram_block7a0\|clr0 " "     3.527      0.265 RR    IC  inst\|nios_custom_instr_floating_point_0\|fpoint_instance\|the_fp_addsub\|data_exp_dffe1_rtl_0\|auto_generated\|altsyncram4\|ram_block7a0\|clr0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214320 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.658      0.131 RF  CELL  nios_sys:inst\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\|shift_taps_kuv:auto_generated\|altsyncram_1gc1:altsyncram4\|ram_block7a11 " "     3.658      0.131 RF  CELL  nios_sys:inst\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\|shift_taps_kuv:auto_generated\|altsyncram_1gc1:altsyncram4\|ram_block7a11" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214320 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214320 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214320 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214320 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214320 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214320 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214320 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.010      4.010  R        clock network delay " "     4.010      4.010  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214320 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.451     -0.559           clock pessimism removed " "     3.451     -0.559           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214320 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.451      0.000           clock uncertainty " "     3.451      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214320 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.451      0.000      uTh  nios_sys:inst\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\|shift_taps_kuv:auto_generated\|altsyncram_1gc1:altsyncram4\|ram_block7a11 " "     3.451      0.000      uTh  nios_sys:inst\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_qsys:fpoint_instance\|fpoint_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\|shift_taps_kuv:auto_generated\|altsyncram_1gc1:altsyncram4\|ram_block7a11" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214320 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214320 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.658 " "Data Arrival Time  :     3.658" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214320 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.451 " "Data Required Time :     3.451" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214320 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.207  " "Slack              :     0.207 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214320 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214320 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214320 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718738214320 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.256 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.256" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214322 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718738214322 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.256  " "Path #1: Removal slack is 0.256 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[3\]\[1\] " "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[3\]\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.853      0.853  R        clock network delay " "     0.853      0.853  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.853      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "     0.853      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.853      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q " "     0.853      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.275      0.422 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[3\]\[1\]\|clrn " "     1.275      0.422 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[3\]\[1\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.471      0.196 RF  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[3\]\[1\] " "     1.471      0.196 RF  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[3\]\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.233      1.233  R        clock network delay " "     1.233      1.233  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.215     -0.018           clock pessimism removed " "     1.215     -0.018           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.215      0.000           clock uncertainty " "     1.215      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.215      0.000      uTh  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[3\]\[1\] " "     1.215      0.000      uTh  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[3\]\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.471 " "Data Arrival Time  :     1.471" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.215 " "Data Required Time :     1.215" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.256  " "Slack              :     0.256 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1718738214322 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718738214322 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1718738215781 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1718738215781 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 10 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5400 " "Peak virtual memory: 5400 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1718738215909 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 18 20:16:55 2024 " "Processing ended: Tue Jun 18 20:16:55 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1718738215909 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1718738215909 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1718738215909 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1718738215909 ""}
