#ignore everything inside workspace folder except the txt file
/vitis/workspace/*
!/vitis/workspace/create_Vitis_workspace_here.txt
vivado/zusys/zusys.bxml

!/vitis/Sandbox/.vscode
vivado/zusys/zusys_ooc.xdc
ip_cores/*/simulation/slprj/*

vitis/Sandbox/uz_circularBuffer/build/

vitis/export/Baremetal/slprj/

vitis/export/Baremetal/Codegen/uz_codegen0_ert_rtw/buildInfo.mat

vitis/export/Baremetal/Codegen/uz_codegen0_ert_rtw/codedescriptor.dmr

vitis/export/Baremetal/Codegen/uz_codegen0_ert_rtw/codeInfo.mat

vitis/export/Baremetal/Codegen/uz_codegen0_ert_rtw/compileInfo.mat

vitis/export/Baremetal/Codegen/uz_codegen0_ert_rtw/defines.txt

vitis/export/Baremetal/Codegen/uz_codegen0_ert_rtw/modelsources.txt

vitis/export/Baremetal/Codegen/uz_codegen0_ert_rtw/rtw_proj.tmw

vitis/export/Baremetal/Codegen/uz_codegen0_ert_rtw/rtwtypeschksum.mat

vitis/export/Baremetal/Codegen/uz_codegen0_ert_rtw/uz_codegen0.mk

vitis/export/Baremetal/Codegen/slprj/

vitis/export/Baremetal/Codegen/uz_codegen0_ert_rtw/html/

vitis/Sandbox/build/

vitis/Sandbox/uz_LED/build/

vitis/Sandbox/uz_MyIp/uz_MyIp_testbench
.vscode/settings.json
control_algorithms/uz_FOC.slxc
control_algorithms/slprj/_jitprj/srOP32VMK6a5P7kW3xfmgj.l
control_algorithms/slprj/_jitprj/srOP32VMK6a5P7kW3xfmgj.mat
control_algorithms/slprj/_sfprj/EMLReport/sm8x5R1iNyGHpom1oepRTjB.mat
control_algorithms/slprj/_sfprj/EMLReport/srOP32VMK6a5P7kW3xfmgj.mat
control_algorithms/slprj/_sfprj/precompile/LoaenksJgzumySi1ghde6D.mat
control_algorithms/slprj/_sfprj/precompile/QxoBSTIjiDVMcjVrCjpwJC.mat
control_algorithms/slprj/_sfprj/uz_FOC/amsi_serial.mat
control_algorithms/slprj/_sfprj/uz_FOC/_self/sfun/info/binfo.mat
control_algorithms/slprj/sim/varcache/uz_FOC/checksumOfCache.mat
control_algorithms/slprj/sim/varcache/uz_FOC/varInfo.mat
control_algorithms/slprj/sim/varcache/uz_FOC/tmwinternal/simulink_cache.xml
