/*
 * Generated by asn1c-0.9.29 (http://lionet.info/asn1c)
 * From ASN.1 module "InformationElements"
 * 	found in "../rrc-25.331-i00.asn1"
 * 	`asn1c -fcompound-names -pdu=all`
 */

#include "HS-SCCH-Info-r9.h"

static int
memb_hS_SCCHChannelisationCodeInfo_constraint_3(const asn_TYPE_descriptor_t *td, const void *sptr,
			asn_app_constraint_failed_f *ctfailcb, void *app_key) {
	size_t size;
	
	if(!sptr) {
		ASN__CTFAIL(app_key, td, sptr,
			"%s: value not given (%s:%d)",
			td->name, __FILE__, __LINE__);
		return -1;
	}
	
	/* Determine the number of elements */
	size = _A_CSEQUENCE_FROM_VOID(sptr)->count;
	
	if((size >= 1 && size <= 4)) {
		/* Perform validation of the inner elements */
		return SEQUENCE_OF_constraint(td, sptr, ctfailcb, app_key);
	} else {
		ASN__CTFAIL(app_key, td, sptr,
			"%s: constraint failed (%s:%d)",
			td->name, __FILE__, __LINE__);
		return -1;
	}
}

static int
memb_nack_ack_power_offset_constraint_8(const asn_TYPE_descriptor_t *td, const void *sptr,
			asn_app_constraint_failed_f *ctfailcb, void *app_key) {
	long value;
	
	if(!sptr) {
		ASN__CTFAIL(app_key, td, sptr,
			"%s: value not given (%s:%d)",
			td->name, __FILE__, __LINE__);
		return -1;
	}
	
	value = *(const long *)sptr;
	
	if((value >= -7 && value <= 8)) {
		/* Constraint check succeeded */
		return 0;
	} else {
		ASN__CTFAIL(app_key, td, sptr,
			"%s: constraint failed (%s:%d)",
			td->name, __FILE__, __LINE__);
		return -1;
	}
}

static int
memb_hS_SCCH_SetConfiguration_constraint_8(const asn_TYPE_descriptor_t *td, const void *sptr,
			asn_app_constraint_failed_f *ctfailcb, void *app_key) {
	size_t size;
	
	if(!sptr) {
		ASN__CTFAIL(app_key, td, sptr,
			"%s: value not given (%s:%d)",
			td->name, __FILE__, __LINE__);
		return -1;
	}
	
	/* Determine the number of elements */
	size = _A_CSEQUENCE_FROM_VOID(sptr)->count;
	
	if((size >= 1 && size <= 4)) {
		/* Perform validation of the inner elements */
		return SEQUENCE_OF_constraint(td, sptr, ctfailcb, app_key);
	} else {
		ASN__CTFAIL(app_key, td, sptr,
			"%s: constraint failed (%s:%d)",
			td->name, __FILE__, __LINE__);
		return -1;
	}
}

static int
memb_nack_ack_power_offset_constraint_15(const asn_TYPE_descriptor_t *td, const void *sptr,
			asn_app_constraint_failed_f *ctfailcb, void *app_key) {
	long value;
	
	if(!sptr) {
		ASN__CTFAIL(app_key, td, sptr,
			"%s: value not given (%s:%d)",
			td->name, __FILE__, __LINE__);
		return -1;
	}
	
	value = *(const long *)sptr;
	
	if((value >= -7 && value <= 8)) {
		/* Constraint check succeeded */
		return 0;
	} else {
		ASN__CTFAIL(app_key, td, sptr,
			"%s: constraint failed (%s:%d)",
			td->name, __FILE__, __LINE__);
		return -1;
	}
}

static int
memb_hS_SCCH_SetConfiguration_constraint_15(const asn_TYPE_descriptor_t *td, const void *sptr,
			asn_app_constraint_failed_f *ctfailcb, void *app_key) {
	size_t size;
	
	if(!sptr) {
		ASN__CTFAIL(app_key, td, sptr,
			"%s: value not given (%s:%d)",
			td->name, __FILE__, __LINE__);
		return -1;
	}
	
	/* Determine the number of elements */
	size = _A_CSEQUENCE_FROM_VOID(sptr)->count;
	
	if((size >= 1 && size <= 4)) {
		/* Perform validation of the inner elements */
		return SEQUENCE_OF_constraint(td, sptr, ctfailcb, app_key);
	} else {
		ASN__CTFAIL(app_key, td, sptr,
			"%s: constraint failed (%s:%d)",
			td->name, __FILE__, __LINE__);
		return -1;
	}
}

/*
 * This type is implemented using NativeEnumerated,
 * so here we adjust the DEF accordingly.
 */
/*
 * This type is implemented using NativeEnumerated,
 * so here we adjust the DEF accordingly.
 */
static int
memb_nack_ack_power_offset_constraint_22(const asn_TYPE_descriptor_t *td, const void *sptr,
			asn_app_constraint_failed_f *ctfailcb, void *app_key) {
	long value;
	
	if(!sptr) {
		ASN__CTFAIL(app_key, td, sptr,
			"%s: value not given (%s:%d)",
			td->name, __FILE__, __LINE__);
		return -1;
	}
	
	value = *(const long *)sptr;
	
	if((value >= -7 && value <= 8)) {
		/* Constraint check succeeded */
		return 0;
	} else {
		ASN__CTFAIL(app_key, td, sptr,
			"%s: constraint failed (%s:%d)",
			td->name, __FILE__, __LINE__);
		return -1;
	}
}

static int
memb_power_level_HSSICH_constraint_22(const asn_TYPE_descriptor_t *td, const void *sptr,
			asn_app_constraint_failed_f *ctfailcb, void *app_key) {
	long value;
	
	if(!sptr) {
		ASN__CTFAIL(app_key, td, sptr,
			"%s: value not given (%s:%d)",
			td->name, __FILE__, __LINE__);
		return -1;
	}
	
	value = *(const long *)sptr;
	
	if((value >= -120 && value <= -58)) {
		/* Constraint check succeeded */
		return 0;
	} else {
		ASN__CTFAIL(app_key, td, sptr,
			"%s: constraint failed (%s:%d)",
			td->name, __FILE__, __LINE__);
		return -1;
	}
}

static int
memb_hS_SCCH_SetConfiguration_constraint_22(const asn_TYPE_descriptor_t *td, const void *sptr,
			asn_app_constraint_failed_f *ctfailcb, void *app_key) {
	size_t size;
	
	if(!sptr) {
		ASN__CTFAIL(app_key, td, sptr,
			"%s: value not given (%s:%d)",
			td->name, __FILE__, __LINE__);
		return -1;
	}
	
	/* Determine the number of elements */
	size = _A_CSEQUENCE_FROM_VOID(sptr)->count;
	
	if((size >= 1 && size <= 4)) {
		/* Perform validation of the inner elements */
		return SEQUENCE_OF_constraint(td, sptr, ctfailcb, app_key);
	} else {
		ASN__CTFAIL(app_key, td, sptr,
			"%s: constraint failed (%s:%d)",
			td->name, __FILE__, __LINE__);
		return -1;
	}
}

static asn_oer_constraints_t asn_OER_type_hS_SCCHChannelisationCodeInfo_constr_4 CC_NOTUSED = {
	{ 0, 0 },
	-1	/* (SIZE(1..4)) */};
static asn_per_constraints_t asn_PER_type_hS_SCCHChannelisationCodeInfo_constr_4 CC_NOTUSED = {
	{ APC_UNCONSTRAINED,	-1, -1,  0,  0 },
	{ APC_CONSTRAINED,	 2,  2,  1,  4 }	/* (SIZE(1..4)) */,
	0, 0	/* No PER value map */
};
static asn_oer_constraints_t asn_OER_memb_hS_SCCHChannelisationCodeInfo_constr_4 CC_NOTUSED = {
	{ 0, 0 },
	-1	/* (SIZE(1..4)) */};
static asn_per_constraints_t asn_PER_memb_hS_SCCHChannelisationCodeInfo_constr_4 CC_NOTUSED = {
	{ APC_UNCONSTRAINED,	-1, -1,  0,  0 },
	{ APC_CONSTRAINED,	 2,  2,  1,  4 }	/* (SIZE(1..4)) */,
	0, 0	/* No PER value map */
};
static asn_oer_constraints_t asn_OER_type_hS_SCCH_SetConfiguration_constr_13 CC_NOTUSED = {
	{ 0, 0 },
	-1	/* (SIZE(1..4)) */};
static asn_per_constraints_t asn_PER_type_hS_SCCH_SetConfiguration_constr_13 CC_NOTUSED = {
	{ APC_UNCONSTRAINED,	-1, -1,  0,  0 },
	{ APC_CONSTRAINED,	 2,  2,  1,  4 }	/* (SIZE(1..4)) */,
	0, 0	/* No PER value map */
};
static asn_oer_constraints_t asn_OER_memb_nack_ack_power_offset_constr_9 CC_NOTUSED = {
	{ 1, 0 }	/* (-7..8) */,
	-1};
static asn_per_constraints_t asn_PER_memb_nack_ack_power_offset_constr_9 CC_NOTUSED = {
	{ APC_CONSTRAINED,	 4,  4, -7,  8 }	/* (-7..8) */,
	{ APC_UNCONSTRAINED,	-1, -1,  0,  0 },
	0, 0	/* No PER value map */
};
static asn_oer_constraints_t asn_OER_memb_hS_SCCH_SetConfiguration_constr_13 CC_NOTUSED = {
	{ 0, 0 },
	-1	/* (SIZE(1..4)) */};
static asn_per_constraints_t asn_PER_memb_hS_SCCH_SetConfiguration_constr_13 CC_NOTUSED = {
	{ APC_UNCONSTRAINED,	-1, -1,  0,  0 },
	{ APC_CONSTRAINED,	 2,  2,  1,  4 }	/* (SIZE(1..4)) */,
	0, 0	/* No PER value map */
};
static asn_oer_constraints_t asn_OER_type_hS_SCCH_SetConfiguration_constr_20 CC_NOTUSED = {
	{ 0, 0 },
	-1	/* (SIZE(1..4)) */};
static asn_per_constraints_t asn_PER_type_hS_SCCH_SetConfiguration_constr_20 CC_NOTUSED = {
	{ APC_UNCONSTRAINED,	-1, -1,  0,  0 },
	{ APC_CONSTRAINED,	 2,  2,  1,  4 }	/* (SIZE(1..4)) */,
	0, 0	/* No PER value map */
};
static asn_oer_constraints_t asn_OER_memb_nack_ack_power_offset_constr_16 CC_NOTUSED = {
	{ 1, 0 }	/* (-7..8) */,
	-1};
static asn_per_constraints_t asn_PER_memb_nack_ack_power_offset_constr_16 CC_NOTUSED = {
	{ APC_CONSTRAINED,	 4,  4, -7,  8 }	/* (-7..8) */,
	{ APC_UNCONSTRAINED,	-1, -1,  0,  0 },
	0, 0	/* No PER value map */
};
static asn_oer_constraints_t asn_OER_memb_hS_SCCH_SetConfiguration_constr_20 CC_NOTUSED = {
	{ 0, 0 },
	-1	/* (SIZE(1..4)) */};
static asn_per_constraints_t asn_PER_memb_hS_SCCH_SetConfiguration_constr_20 CC_NOTUSED = {
	{ APC_UNCONSTRAINED,	-1, -1,  0,  0 },
	{ APC_CONSTRAINED,	 2,  2,  1,  4 }	/* (SIZE(1..4)) */,
	0, 0	/* No PER value map */
};
static asn_oer_constraints_t asn_OER_type_tpc_step_size_constr_25 CC_NOTUSED = {
	{ 0, 0 },
	-1};
static asn_per_constraints_t asn_PER_type_tpc_step_size_constr_25 CC_NOTUSED = {
	{ APC_CONSTRAINED,	 2,  2,  0,  3 }	/* (0..3) */,
	{ APC_UNCONSTRAINED,	-1, -1,  0,  0 },
	0, 0	/* No PER value map */
};
static asn_oer_constraints_t asn_OER_type_hS_SCCH_tpc_step_size_constr_31 CC_NOTUSED = {
	{ 0, 0 },
	-1};
static asn_per_constraints_t asn_PER_type_hS_SCCH_tpc_step_size_constr_31 CC_NOTUSED = {
	{ APC_CONSTRAINED,	 2,  2,  0,  3 }	/* (0..3) */,
	{ APC_UNCONSTRAINED,	-1, -1,  0,  0 },
	0, 0	/* No PER value map */
};
static asn_oer_constraints_t asn_OER_type_hS_SCCH_SetConfiguration_constr_38 CC_NOTUSED = {
	{ 0, 0 },
	-1	/* (SIZE(1..4)) */};
static asn_per_constraints_t asn_PER_type_hS_SCCH_SetConfiguration_constr_38 CC_NOTUSED = {
	{ APC_UNCONSTRAINED,	-1, -1,  0,  0 },
	{ APC_CONSTRAINED,	 2,  2,  1,  4 }	/* (SIZE(1..4)) */,
	0, 0	/* No PER value map */
};
static asn_oer_constraints_t asn_OER_memb_nack_ack_power_offset_constr_23 CC_NOTUSED = {
	{ 1, 0 }	/* (-7..8) */,
	-1};
static asn_per_constraints_t asn_PER_memb_nack_ack_power_offset_constr_23 CC_NOTUSED = {
	{ APC_CONSTRAINED,	 4,  4, -7,  8 }	/* (-7..8) */,
	{ APC_UNCONSTRAINED,	-1, -1,  0,  0 },
	0, 0	/* No PER value map */
};
static asn_oer_constraints_t asn_OER_memb_power_level_HSSICH_constr_24 CC_NOTUSED = {
	{ 1, 0 }	/* (-120..-58) */,
	-1};
static asn_per_constraints_t asn_PER_memb_power_level_HSSICH_constr_24 CC_NOTUSED = {
	{ APC_CONSTRAINED,	 6,  6, -120, -58 }	/* (-120..-58) */,
	{ APC_UNCONSTRAINED,	-1, -1,  0,  0 },
	0, 0	/* No PER value map */
};
static asn_oer_constraints_t asn_OER_memb_hS_SCCH_SetConfiguration_constr_38 CC_NOTUSED = {
	{ 0, 0 },
	-1	/* (SIZE(1..4)) */};
static asn_per_constraints_t asn_PER_memb_hS_SCCH_SetConfiguration_constr_38 CC_NOTUSED = {
	{ APC_UNCONSTRAINED,	-1, -1,  0,  0 },
	{ APC_CONSTRAINED,	 2,  2,  1,  4 }	/* (SIZE(1..4)) */,
	0, 0	/* No PER value map */
};
static asn_oer_constraints_t asn_OER_type_tdd_constr_7 CC_NOTUSED = {
	{ 0, 0 },
	-1};
static asn_per_constraints_t asn_PER_type_tdd_constr_7 CC_NOTUSED = {
	{ APC_CONSTRAINED,	 2,  2,  0,  2 }	/* (0..2) */,
	{ APC_UNCONSTRAINED,	-1, -1,  0,  0 },
	0, 0	/* No PER value map */
};
static asn_oer_constraints_t asn_OER_type_modeSpecificInfo_constr_2 CC_NOTUSED = {
	{ 0, 0 },
	-1};
static asn_per_constraints_t asn_PER_type_modeSpecificInfo_constr_2 CC_NOTUSED = {
	{ APC_CONSTRAINED,	 1,  1,  0,  1 }	/* (0..1) */,
	{ APC_UNCONSTRAINED,	-1, -1,  0,  0 },
	0, 0	/* No PER value map */
};
static asn_TYPE_member_t asn_MBR_hS_SCCHChannelisationCodeInfo_4[] = {
	{ ATF_POINTER, 0, 0,
		(ASN_TAG_CLASS_UNIVERSAL | (2 << 2)),
		0,
		&asn_DEF_HS_SCCH_Codes,
		0,
		{ 0, 0, 0 },
		0, 0, /* No default value */
		""
		},
};
static const ber_tlv_tag_t asn_DEF_hS_SCCHChannelisationCodeInfo_tags_4[] = {
	(ASN_TAG_CLASS_CONTEXT | (0 << 2)),
	(ASN_TAG_CLASS_UNIVERSAL | (16 << 2))
};
static asn_SET_OF_specifics_t asn_SPC_hS_SCCHChannelisationCodeInfo_specs_4 = {
	sizeof(struct HS_SCCH_Info_r9__modeSpecificInfo__fdd__hS_SCCHChannelisationCodeInfo),
	offsetof(struct HS_SCCH_Info_r9__modeSpecificInfo__fdd__hS_SCCHChannelisationCodeInfo, _asn_ctx),
	0,	/* XER encoding is XMLDelimitedItemList */
};
static /* Use -fall-defs-global to expose */
asn_TYPE_descriptor_t asn_DEF_hS_SCCHChannelisationCodeInfo_4 = {
	"hS-SCCHChannelisationCodeInfo",
	"hS-SCCHChannelisationCodeInfo",
	&asn_OP_SEQUENCE_OF,
	asn_DEF_hS_SCCHChannelisationCodeInfo_tags_4,
	sizeof(asn_DEF_hS_SCCHChannelisationCodeInfo_tags_4)
		/sizeof(asn_DEF_hS_SCCHChannelisationCodeInfo_tags_4[0]) - 1, /* 1 */
	asn_DEF_hS_SCCHChannelisationCodeInfo_tags_4,	/* Same as above */
	sizeof(asn_DEF_hS_SCCHChannelisationCodeInfo_tags_4)
		/sizeof(asn_DEF_hS_SCCHChannelisationCodeInfo_tags_4[0]), /* 2 */
	{ &asn_OER_type_hS_SCCHChannelisationCodeInfo_constr_4, &asn_PER_type_hS_SCCHChannelisationCodeInfo_constr_4, SEQUENCE_OF_constraint },
	asn_MBR_hS_SCCHChannelisationCodeInfo_4,
	1,	/* Single element */
	&asn_SPC_hS_SCCHChannelisationCodeInfo_specs_4	/* Additional specs */
};

static asn_TYPE_member_t asn_MBR_fdd_3[] = {
	{ ATF_NOFLAGS, 0, offsetof(struct HS_SCCH_Info_r9__modeSpecificInfo__fdd, hS_SCCHChannelisationCodeInfo),
		(ASN_TAG_CLASS_CONTEXT | (0 << 2)),
		0,
		&asn_DEF_hS_SCCHChannelisationCodeInfo_4,
		0,
		{ &asn_OER_memb_hS_SCCHChannelisationCodeInfo_constr_4, &asn_PER_memb_hS_SCCHChannelisationCodeInfo_constr_4,  memb_hS_SCCHChannelisationCodeInfo_constraint_3 },
		0, 0, /* No default value */
		"hS-SCCHChannelisationCodeInfo"
		},
	{ ATF_POINTER, 1, offsetof(struct HS_SCCH_Info_r9__modeSpecificInfo__fdd, dl_ScramblingCode),
		(ASN_TAG_CLASS_CONTEXT | (1 << 2)),
		-1,	/* IMPLICIT tag at current level */
		&asn_DEF_SecondaryScramblingCode,
		0,
		{ 0, 0, 0 },
		0, 0, /* No default value */
		"dl-ScramblingCode"
		},
};
static const int asn_MAP_fdd_oms_3[] = { 1 };
static const ber_tlv_tag_t asn_DEF_fdd_tags_3[] = {
	(ASN_TAG_CLASS_CONTEXT | (0 << 2)),
	(ASN_TAG_CLASS_UNIVERSAL | (16 << 2))
};
static const asn_TYPE_tag2member_t asn_MAP_fdd_tag2el_3[] = {
    { (ASN_TAG_CLASS_CONTEXT | (0 << 2)), 0, 0, 0 }, /* hS-SCCHChannelisationCodeInfo */
    { (ASN_TAG_CLASS_CONTEXT | (1 << 2)), 1, 0, 0 } /* dl-ScramblingCode */
};
static asn_SEQUENCE_specifics_t asn_SPC_fdd_specs_3 = {
	sizeof(struct HS_SCCH_Info_r9__modeSpecificInfo__fdd),
	offsetof(struct HS_SCCH_Info_r9__modeSpecificInfo__fdd, _asn_ctx),
	asn_MAP_fdd_tag2el_3,
	2,	/* Count of tags in the map */
	asn_MAP_fdd_oms_3,	/* Optional members */
	1, 0,	/* Root/Additions */
	-1,	/* First extension addition */
};
static /* Use -fall-defs-global to expose */
asn_TYPE_descriptor_t asn_DEF_fdd_3 = {
	"fdd",
	"fdd",
	&asn_OP_SEQUENCE,
	asn_DEF_fdd_tags_3,
	sizeof(asn_DEF_fdd_tags_3)
		/sizeof(asn_DEF_fdd_tags_3[0]) - 1, /* 1 */
	asn_DEF_fdd_tags_3,	/* Same as above */
	sizeof(asn_DEF_fdd_tags_3)
		/sizeof(asn_DEF_fdd_tags_3[0]), /* 2 */
	{ 0, 0, SEQUENCE_constraint },
	asn_MBR_fdd_3,
	2,	/* Elements count */
	&asn_SPC_fdd_specs_3	/* Additional specs */
};

static asn_TYPE_member_t asn_MBR_hS_SCCH_SetConfiguration_13[] = {
	{ ATF_POINTER, 0, 0,
		(ASN_TAG_CLASS_UNIVERSAL | (16 << 2)),
		0,
		&asn_DEF_HS_SCCH_TDD384_r6,
		0,
		{ 0, 0, 0 },
		0, 0, /* No default value */
		""
		},
};
static const ber_tlv_tag_t asn_DEF_hS_SCCH_SetConfiguration_tags_13[] = {
	(ASN_TAG_CLASS_CONTEXT | (4 << 2)),
	(ASN_TAG_CLASS_UNIVERSAL | (16 << 2))
};
static asn_SET_OF_specifics_t asn_SPC_hS_SCCH_SetConfiguration_specs_13 = {
	sizeof(struct HS_SCCH_Info_r9__modeSpecificInfo__tdd__tdd384__hS_SCCH_SetConfiguration),
	offsetof(struct HS_SCCH_Info_r9__modeSpecificInfo__tdd__tdd384__hS_SCCH_SetConfiguration, _asn_ctx),
	0,	/* XER encoding is XMLDelimitedItemList */
};
static /* Use -fall-defs-global to expose */
asn_TYPE_descriptor_t asn_DEF_hS_SCCH_SetConfiguration_13 = {
	"hS-SCCH-SetConfiguration",
	"hS-SCCH-SetConfiguration",
	&asn_OP_SEQUENCE_OF,
	asn_DEF_hS_SCCH_SetConfiguration_tags_13,
	sizeof(asn_DEF_hS_SCCH_SetConfiguration_tags_13)
		/sizeof(asn_DEF_hS_SCCH_SetConfiguration_tags_13[0]) - 1, /* 1 */
	asn_DEF_hS_SCCH_SetConfiguration_tags_13,	/* Same as above */
	sizeof(asn_DEF_hS_SCCH_SetConfiguration_tags_13)
		/sizeof(asn_DEF_hS_SCCH_SetConfiguration_tags_13[0]), /* 2 */
	{ &asn_OER_type_hS_SCCH_SetConfiguration_constr_13, &asn_PER_type_hS_SCCH_SetConfiguration_constr_13, SEQUENCE_OF_constraint },
	asn_MBR_hS_SCCH_SetConfiguration_13,
	1,	/* Single element */
	&asn_SPC_hS_SCCH_SetConfiguration_specs_13	/* Additional specs */
};

static asn_TYPE_member_t asn_MBR_tdd384_8[] = {
	{ ATF_NOFLAGS, 0, offsetof(struct HS_SCCH_Info_r9__modeSpecificInfo__tdd__tdd384, nack_ack_power_offset),
		(ASN_TAG_CLASS_CONTEXT | (0 << 2)),
		-1,	/* IMPLICIT tag at current level */
		&asn_DEF_NativeInteger,
		0,
		{ &asn_OER_memb_nack_ack_power_offset_constr_9, &asn_PER_memb_nack_ack_power_offset_constr_9,  memb_nack_ack_power_offset_constraint_8 },
		0, 0, /* No default value */
		"nack-ack-power-offset"
		},
	{ ATF_NOFLAGS, 0, offsetof(struct HS_SCCH_Info_r9__modeSpecificInfo__tdd__tdd384, hs_SICH_PowerControl_Info),
		(ASN_TAG_CLASS_CONTEXT | (1 << 2)),
		-1,	/* IMPLICIT tag at current level */
		&asn_DEF_HS_SICH_Power_Control_Info_TDD384,
		0,
		{ 0, 0, 0 },
		0, 0, /* No default value */
		"hs-SICH-PowerControl-Info"
		},
	{ ATF_POINTER, 1, offsetof(struct HS_SCCH_Info_r9__modeSpecificInfo__tdd__tdd384, dhs_sync),
		(ASN_TAG_CLASS_CONTEXT | (2 << 2)),
		-1,	/* IMPLICIT tag at current level */
		&asn_DEF_DHS_Sync,
		0,
		{ 0, 0, 0 },
		0, 0, /* No default value */
		"dhs-sync"
		},
	{ ATF_NOFLAGS, 0, offsetof(struct HS_SCCH_Info_r9__modeSpecificInfo__tdd__tdd384, bler_target),
		(ASN_TAG_CLASS_CONTEXT | (3 << 2)),
		-1,	/* IMPLICIT tag at current level */
		&asn_DEF_Bler_Target,
		0,
		{ 0, 0, 0 },
		0, 0, /* No default value */
		"bler-target"
		},
	{ ATF_NOFLAGS, 0, offsetof(struct HS_SCCH_Info_r9__modeSpecificInfo__tdd__tdd384, hS_SCCH_SetConfiguration),
		(ASN_TAG_CLASS_CONTEXT | (4 << 2)),
		0,
		&asn_DEF_hS_SCCH_SetConfiguration_13,
		0,
		{ &asn_OER_memb_hS_SCCH_SetConfiguration_constr_13, &asn_PER_memb_hS_SCCH_SetConfiguration_constr_13,  memb_hS_SCCH_SetConfiguration_constraint_8 },
		0, 0, /* No default value */
		"hS-SCCH-SetConfiguration"
		},
};
static const int asn_MAP_tdd384_oms_8[] = { 2 };
static const ber_tlv_tag_t asn_DEF_tdd384_tags_8[] = {
	(ASN_TAG_CLASS_CONTEXT | (0 << 2)),
	(ASN_TAG_CLASS_UNIVERSAL | (16 << 2))
};
static const asn_TYPE_tag2member_t asn_MAP_tdd384_tag2el_8[] = {
    { (ASN_TAG_CLASS_CONTEXT | (0 << 2)), 0, 0, 0 }, /* nack-ack-power-offset */
    { (ASN_TAG_CLASS_CONTEXT | (1 << 2)), 1, 0, 0 }, /* hs-SICH-PowerControl-Info */
    { (ASN_TAG_CLASS_CONTEXT | (2 << 2)), 2, 0, 0 }, /* dhs-sync */
    { (ASN_TAG_CLASS_CONTEXT | (3 << 2)), 3, 0, 0 }, /* bler-target */
    { (ASN_TAG_CLASS_CONTEXT | (4 << 2)), 4, 0, 0 } /* hS-SCCH-SetConfiguration */
};
static asn_SEQUENCE_specifics_t asn_SPC_tdd384_specs_8 = {
	sizeof(struct HS_SCCH_Info_r9__modeSpecificInfo__tdd__tdd384),
	offsetof(struct HS_SCCH_Info_r9__modeSpecificInfo__tdd__tdd384, _asn_ctx),
	asn_MAP_tdd384_tag2el_8,
	5,	/* Count of tags in the map */
	asn_MAP_tdd384_oms_8,	/* Optional members */
	1, 0,	/* Root/Additions */
	-1,	/* First extension addition */
};
static /* Use -fall-defs-global to expose */
asn_TYPE_descriptor_t asn_DEF_tdd384_8 = {
	"tdd384",
	"tdd384",
	&asn_OP_SEQUENCE,
	asn_DEF_tdd384_tags_8,
	sizeof(asn_DEF_tdd384_tags_8)
		/sizeof(asn_DEF_tdd384_tags_8[0]) - 1, /* 1 */
	asn_DEF_tdd384_tags_8,	/* Same as above */
	sizeof(asn_DEF_tdd384_tags_8)
		/sizeof(asn_DEF_tdd384_tags_8[0]), /* 2 */
	{ 0, 0, SEQUENCE_constraint },
	asn_MBR_tdd384_8,
	5,	/* Elements count */
	&asn_SPC_tdd384_specs_8	/* Additional specs */
};

static asn_TYPE_member_t asn_MBR_hS_SCCH_SetConfiguration_20[] = {
	{ ATF_POINTER, 0, 0,
		(ASN_TAG_CLASS_UNIVERSAL | (16 << 2)),
		0,
		&asn_DEF_HS_SCCH_TDD768,
		0,
		{ 0, 0, 0 },
		0, 0, /* No default value */
		""
		},
};
static const ber_tlv_tag_t asn_DEF_hS_SCCH_SetConfiguration_tags_20[] = {
	(ASN_TAG_CLASS_CONTEXT | (4 << 2)),
	(ASN_TAG_CLASS_UNIVERSAL | (16 << 2))
};
static asn_SET_OF_specifics_t asn_SPC_hS_SCCH_SetConfiguration_specs_20 = {
	sizeof(struct HS_SCCH_Info_r9__modeSpecificInfo__tdd__tdd768__hS_SCCH_SetConfiguration),
	offsetof(struct HS_SCCH_Info_r9__modeSpecificInfo__tdd__tdd768__hS_SCCH_SetConfiguration, _asn_ctx),
	0,	/* XER encoding is XMLDelimitedItemList */
};
static /* Use -fall-defs-global to expose */
asn_TYPE_descriptor_t asn_DEF_hS_SCCH_SetConfiguration_20 = {
	"hS-SCCH-SetConfiguration",
	"hS-SCCH-SetConfiguration",
	&asn_OP_SEQUENCE_OF,
	asn_DEF_hS_SCCH_SetConfiguration_tags_20,
	sizeof(asn_DEF_hS_SCCH_SetConfiguration_tags_20)
		/sizeof(asn_DEF_hS_SCCH_SetConfiguration_tags_20[0]) - 1, /* 1 */
	asn_DEF_hS_SCCH_SetConfiguration_tags_20,	/* Same as above */
	sizeof(asn_DEF_hS_SCCH_SetConfiguration_tags_20)
		/sizeof(asn_DEF_hS_SCCH_SetConfiguration_tags_20[0]), /* 2 */
	{ &asn_OER_type_hS_SCCH_SetConfiguration_constr_20, &asn_PER_type_hS_SCCH_SetConfiguration_constr_20, SEQUENCE_OF_constraint },
	asn_MBR_hS_SCCH_SetConfiguration_20,
	1,	/* Single element */
	&asn_SPC_hS_SCCH_SetConfiguration_specs_20	/* Additional specs */
};

static asn_TYPE_member_t asn_MBR_tdd768_15[] = {
	{ ATF_NOFLAGS, 0, offsetof(struct HS_SCCH_Info_r9__modeSpecificInfo__tdd__tdd768, nack_ack_power_offset),
		(ASN_TAG_CLASS_CONTEXT | (0 << 2)),
		-1,	/* IMPLICIT tag at current level */
		&asn_DEF_NativeInteger,
		0,
		{ &asn_OER_memb_nack_ack_power_offset_constr_16, &asn_PER_memb_nack_ack_power_offset_constr_16,  memb_nack_ack_power_offset_constraint_15 },
		0, 0, /* No default value */
		"nack-ack-power-offset"
		},
	{ ATF_NOFLAGS, 0, offsetof(struct HS_SCCH_Info_r9__modeSpecificInfo__tdd__tdd768, hs_SICH_PowerControl_Info),
		(ASN_TAG_CLASS_CONTEXT | (1 << 2)),
		-1,	/* IMPLICIT tag at current level */
		&asn_DEF_HS_SICH_Power_Control_Info_TDD768,
		0,
		{ 0, 0, 0 },
		0, 0, /* No default value */
		"hs-SICH-PowerControl-Info"
		},
	{ ATF_POINTER, 1, offsetof(struct HS_SCCH_Info_r9__modeSpecificInfo__tdd__tdd768, dhs_sync),
		(ASN_TAG_CLASS_CONTEXT | (2 << 2)),
		-1,	/* IMPLICIT tag at current level */
		&asn_DEF_DHS_Sync,
		0,
		{ 0, 0, 0 },
		0, 0, /* No default value */
		"dhs-sync"
		},
	{ ATF_NOFLAGS, 0, offsetof(struct HS_SCCH_Info_r9__modeSpecificInfo__tdd__tdd768, bler_target),
		(ASN_TAG_CLASS_CONTEXT | (3 << 2)),
		-1,	/* IMPLICIT tag at current level */
		&asn_DEF_Bler_Target,
		0,
		{ 0, 0, 0 },
		0, 0, /* No default value */
		"bler-target"
		},
	{ ATF_NOFLAGS, 0, offsetof(struct HS_SCCH_Info_r9__modeSpecificInfo__tdd__tdd768, hS_SCCH_SetConfiguration),
		(ASN_TAG_CLASS_CONTEXT | (4 << 2)),
		0,
		&asn_DEF_hS_SCCH_SetConfiguration_20,
		0,
		{ &asn_OER_memb_hS_SCCH_SetConfiguration_constr_20, &asn_PER_memb_hS_SCCH_SetConfiguration_constr_20,  memb_hS_SCCH_SetConfiguration_constraint_15 },
		0, 0, /* No default value */
		"hS-SCCH-SetConfiguration"
		},
};
static const int asn_MAP_tdd768_oms_15[] = { 2 };
static const ber_tlv_tag_t asn_DEF_tdd768_tags_15[] = {
	(ASN_TAG_CLASS_CONTEXT | (1 << 2)),
	(ASN_TAG_CLASS_UNIVERSAL | (16 << 2))
};
static const asn_TYPE_tag2member_t asn_MAP_tdd768_tag2el_15[] = {
    { (ASN_TAG_CLASS_CONTEXT | (0 << 2)), 0, 0, 0 }, /* nack-ack-power-offset */
    { (ASN_TAG_CLASS_CONTEXT | (1 << 2)), 1, 0, 0 }, /* hs-SICH-PowerControl-Info */
    { (ASN_TAG_CLASS_CONTEXT | (2 << 2)), 2, 0, 0 }, /* dhs-sync */
    { (ASN_TAG_CLASS_CONTEXT | (3 << 2)), 3, 0, 0 }, /* bler-target */
    { (ASN_TAG_CLASS_CONTEXT | (4 << 2)), 4, 0, 0 } /* hS-SCCH-SetConfiguration */
};
static asn_SEQUENCE_specifics_t asn_SPC_tdd768_specs_15 = {
	sizeof(struct HS_SCCH_Info_r9__modeSpecificInfo__tdd__tdd768),
	offsetof(struct HS_SCCH_Info_r9__modeSpecificInfo__tdd__tdd768, _asn_ctx),
	asn_MAP_tdd768_tag2el_15,
	5,	/* Count of tags in the map */
	asn_MAP_tdd768_oms_15,	/* Optional members */
	1, 0,	/* Root/Additions */
	-1,	/* First extension addition */
};
static /* Use -fall-defs-global to expose */
asn_TYPE_descriptor_t asn_DEF_tdd768_15 = {
	"tdd768",
	"tdd768",
	&asn_OP_SEQUENCE,
	asn_DEF_tdd768_tags_15,
	sizeof(asn_DEF_tdd768_tags_15)
		/sizeof(asn_DEF_tdd768_tags_15[0]) - 1, /* 1 */
	asn_DEF_tdd768_tags_15,	/* Same as above */
	sizeof(asn_DEF_tdd768_tags_15)
		/sizeof(asn_DEF_tdd768_tags_15[0]), /* 2 */
	{ 0, 0, SEQUENCE_constraint },
	asn_MBR_tdd768_15,
	5,	/* Elements count */
	&asn_SPC_tdd768_specs_15	/* Additional specs */
};

static const asn_INTEGER_enum_map_t asn_MAP_tpc_step_size_value2enum_25[] = {
	{ 0,	2,	"s1" },
	{ 1,	2,	"s2" },
	{ 2,	2,	"s3" },
	{ 3,	6,	"spare1" }
};
static const unsigned int asn_MAP_tpc_step_size_enum2value_25[] = {
	0,	/* s1(0) */
	1,	/* s2(1) */
	2,	/* s3(2) */
	3	/* spare1(3) */
};
static const asn_INTEGER_specifics_t asn_SPC_tpc_step_size_specs_25 = {
	asn_MAP_tpc_step_size_value2enum_25,	/* "tag" => N; sorted by tag */
	asn_MAP_tpc_step_size_enum2value_25,	/* N => "tag"; sorted by N */
	4,	/* Number of elements in the maps */
	0,	/* Enumeration is not extensible */
	1,	/* Strict enumeration */
	0,	/* Native long size */
	0
};
static const ber_tlv_tag_t asn_DEF_tpc_step_size_tags_25[] = {
	(ASN_TAG_CLASS_CONTEXT | (2 << 2)),
	(ASN_TAG_CLASS_UNIVERSAL | (10 << 2))
};
static /* Use -fall-defs-global to expose */
asn_TYPE_descriptor_t asn_DEF_tpc_step_size_25 = {
	"tpc-step-size",
	"tpc-step-size",
	&asn_OP_NativeEnumerated,
	asn_DEF_tpc_step_size_tags_25,
	sizeof(asn_DEF_tpc_step_size_tags_25)
		/sizeof(asn_DEF_tpc_step_size_tags_25[0]) - 1, /* 1 */
	asn_DEF_tpc_step_size_tags_25,	/* Same as above */
	sizeof(asn_DEF_tpc_step_size_tags_25)
		/sizeof(asn_DEF_tpc_step_size_tags_25[0]), /* 2 */
	{ &asn_OER_type_tpc_step_size_constr_25, &asn_PER_type_tpc_step_size_constr_25, NativeEnumerated_constraint },
	0, 0,	/* Defined elsewhere */
	&asn_SPC_tpc_step_size_specs_25	/* Additional specs */
};

static const asn_INTEGER_enum_map_t asn_MAP_hS_SCCH_tpc_step_size_value2enum_31[] = {
	{ 0,	2,	"s1" },
	{ 1,	2,	"s2" },
	{ 2,	2,	"s3" },
	{ 3,	6,	"spare1" }
};
static const unsigned int asn_MAP_hS_SCCH_tpc_step_size_enum2value_31[] = {
	0,	/* s1(0) */
	1,	/* s2(1) */
	2,	/* s3(2) */
	3	/* spare1(3) */
};
static const asn_INTEGER_specifics_t asn_SPC_hS_SCCH_tpc_step_size_specs_31 = {
	asn_MAP_hS_SCCH_tpc_step_size_value2enum_31,	/* "tag" => N; sorted by tag */
	asn_MAP_hS_SCCH_tpc_step_size_enum2value_31,	/* N => "tag"; sorted by N */
	4,	/* Number of elements in the maps */
	0,	/* Enumeration is not extensible */
	1,	/* Strict enumeration */
	0,	/* Native long size */
	0
};
static const ber_tlv_tag_t asn_DEF_hS_SCCH_tpc_step_size_tags_31[] = {
	(ASN_TAG_CLASS_CONTEXT | (4 << 2)),
	(ASN_TAG_CLASS_UNIVERSAL | (10 << 2))
};
static /* Use -fall-defs-global to expose */
asn_TYPE_descriptor_t asn_DEF_hS_SCCH_tpc_step_size_31 = {
	"hS-SCCH-tpc-step-size",
	"hS-SCCH-tpc-step-size",
	&asn_OP_NativeEnumerated,
	asn_DEF_hS_SCCH_tpc_step_size_tags_31,
	sizeof(asn_DEF_hS_SCCH_tpc_step_size_tags_31)
		/sizeof(asn_DEF_hS_SCCH_tpc_step_size_tags_31[0]) - 1, /* 1 */
	asn_DEF_hS_SCCH_tpc_step_size_tags_31,	/* Same as above */
	sizeof(asn_DEF_hS_SCCH_tpc_step_size_tags_31)
		/sizeof(asn_DEF_hS_SCCH_tpc_step_size_tags_31[0]), /* 2 */
	{ &asn_OER_type_hS_SCCH_tpc_step_size_constr_31, &asn_PER_type_hS_SCCH_tpc_step_size_constr_31, NativeEnumerated_constraint },
	0, 0,	/* Defined elsewhere */
	&asn_SPC_hS_SCCH_tpc_step_size_specs_31	/* Additional specs */
};

static asn_TYPE_member_t asn_MBR_hS_SCCH_SetConfiguration_38[] = {
	{ ATF_POINTER, 0, 0,
		(ASN_TAG_CLASS_UNIVERSAL | (16 << 2)),
		0,
		&asn_DEF_HS_SCCH_TDD128_r6,
		0,
		{ 0, 0, 0 },
		0, 0, /* No default value */
		""
		},
};
static const ber_tlv_tag_t asn_DEF_hS_SCCH_SetConfiguration_tags_38[] = {
	(ASN_TAG_CLASS_CONTEXT | (7 << 2)),
	(ASN_TAG_CLASS_UNIVERSAL | (16 << 2))
};
static asn_SET_OF_specifics_t asn_SPC_hS_SCCH_SetConfiguration_specs_38 = {
	sizeof(struct HS_SCCH_Info_r9__modeSpecificInfo__tdd__tdd128__hS_SCCH_SetConfiguration),
	offsetof(struct HS_SCCH_Info_r9__modeSpecificInfo__tdd__tdd128__hS_SCCH_SetConfiguration, _asn_ctx),
	0,	/* XER encoding is XMLDelimitedItemList */
};
static /* Use -fall-defs-global to expose */
asn_TYPE_descriptor_t asn_DEF_hS_SCCH_SetConfiguration_38 = {
	"hS-SCCH-SetConfiguration",
	"hS-SCCH-SetConfiguration",
	&asn_OP_SEQUENCE_OF,
	asn_DEF_hS_SCCH_SetConfiguration_tags_38,
	sizeof(asn_DEF_hS_SCCH_SetConfiguration_tags_38)
		/sizeof(asn_DEF_hS_SCCH_SetConfiguration_tags_38[0]) - 1, /* 1 */
	asn_DEF_hS_SCCH_SetConfiguration_tags_38,	/* Same as above */
	sizeof(asn_DEF_hS_SCCH_SetConfiguration_tags_38)
		/sizeof(asn_DEF_hS_SCCH_SetConfiguration_tags_38[0]), /* 2 */
	{ &asn_OER_type_hS_SCCH_SetConfiguration_constr_38, &asn_PER_type_hS_SCCH_SetConfiguration_constr_38, SEQUENCE_OF_constraint },
	asn_MBR_hS_SCCH_SetConfiguration_38,
	1,	/* Single element */
	&asn_SPC_hS_SCCH_SetConfiguration_specs_38	/* Additional specs */
};

static asn_TYPE_member_t asn_MBR_tdd128_22[] = {
	{ ATF_NOFLAGS, 0, offsetof(struct HS_SCCH_Info_r9__modeSpecificInfo__tdd__tdd128, nack_ack_power_offset),
		(ASN_TAG_CLASS_CONTEXT | (0 << 2)),
		-1,	/* IMPLICIT tag at current level */
		&asn_DEF_NativeInteger,
		0,
		{ &asn_OER_memb_nack_ack_power_offset_constr_23, &asn_PER_memb_nack_ack_power_offset_constr_23,  memb_nack_ack_power_offset_constraint_22 },
		0, 0, /* No default value */
		"nack-ack-power-offset"
		},
	{ ATF_NOFLAGS, 0, offsetof(struct HS_SCCH_Info_r9__modeSpecificInfo__tdd__tdd128, power_level_HSSICH),
		(ASN_TAG_CLASS_CONTEXT | (1 << 2)),
		-1,	/* IMPLICIT tag at current level */
		&asn_DEF_NativeInteger,
		0,
		{ &asn_OER_memb_power_level_HSSICH_constr_24, &asn_PER_memb_power_level_HSSICH_constr_24,  memb_power_level_HSSICH_constraint_22 },
		0, 0, /* No default value */
		"power-level-HSSICH"
		},
	{ ATF_NOFLAGS, 0, offsetof(struct HS_SCCH_Info_r9__modeSpecificInfo__tdd__tdd128, tpc_step_size),
		(ASN_TAG_CLASS_CONTEXT | (2 << 2)),
		-1,	/* IMPLICIT tag at current level */
		&asn_DEF_tpc_step_size_25,
		0,
		{ 0, 0, 0 },
		0, 0, /* No default value */
		"tpc-step-size"
		},
	{ ATF_NOFLAGS, 0, offsetof(struct HS_SCCH_Info_r9__modeSpecificInfo__tdd__tdd128, bler_target),
		(ASN_TAG_CLASS_CONTEXT | (3 << 2)),
		-1,	/* IMPLICIT tag at current level */
		&asn_DEF_Bler_Target,
		0,
		{ 0, 0, 0 },
		0, 0, /* No default value */
		"bler-target"
		},
	{ ATF_POINTER, 3, offsetof(struct HS_SCCH_Info_r9__modeSpecificInfo__tdd__tdd128, hS_SCCH_tpc_step_size),
		(ASN_TAG_CLASS_CONTEXT | (4 << 2)),
		-1,	/* IMPLICIT tag at current level */
		&asn_DEF_hS_SCCH_tpc_step_size_31,
		0,
		{ 0, 0, 0 },
		0, 0, /* No default value */
		"hS-SCCH-tpc-step-size"
		},
	{ ATF_POINTER, 2, offsetof(struct HS_SCCH_Info_r9__modeSpecificInfo__tdd__tdd128, powerControlGAP),
		(ASN_TAG_CLASS_CONTEXT | (5 << 2)),
		-1,	/* IMPLICIT tag at current level */
		&asn_DEF_PowerControlGAP,
		0,
		{ 0, 0, 0 },
		0, 0, /* No default value */
		"powerControlGAP"
		},
	{ ATF_POINTER, 1, offsetof(struct HS_SCCH_Info_r9__modeSpecificInfo__tdd__tdd128, pathlossCompensationSwitch),
		(ASN_TAG_CLASS_CONTEXT | (6 << 2)),
		-1,	/* IMPLICIT tag at current level */
		&asn_DEF_BOOLEAN,
		0,
		{ 0, 0, 0 },
		0, 0, /* No default value */
		"pathlossCompensationSwitch"
		},
	{ ATF_NOFLAGS, 0, offsetof(struct HS_SCCH_Info_r9__modeSpecificInfo__tdd__tdd128, hS_SCCH_SetConfiguration),
		(ASN_TAG_CLASS_CONTEXT | (7 << 2)),
		0,
		&asn_DEF_hS_SCCH_SetConfiguration_38,
		0,
		{ &asn_OER_memb_hS_SCCH_SetConfiguration_constr_38, &asn_PER_memb_hS_SCCH_SetConfiguration_constr_38,  memb_hS_SCCH_SetConfiguration_constraint_22 },
		0, 0, /* No default value */
		"hS-SCCH-SetConfiguration"
		},
};
static const int asn_MAP_tdd128_oms_22[] = { 4, 5, 6 };
static const ber_tlv_tag_t asn_DEF_tdd128_tags_22[] = {
	(ASN_TAG_CLASS_CONTEXT | (2 << 2)),
	(ASN_TAG_CLASS_UNIVERSAL | (16 << 2))
};
static const asn_TYPE_tag2member_t asn_MAP_tdd128_tag2el_22[] = {
    { (ASN_TAG_CLASS_CONTEXT | (0 << 2)), 0, 0, 0 }, /* nack-ack-power-offset */
    { (ASN_TAG_CLASS_CONTEXT | (1 << 2)), 1, 0, 0 }, /* power-level-HSSICH */
    { (ASN_TAG_CLASS_CONTEXT | (2 << 2)), 2, 0, 0 }, /* tpc-step-size */
    { (ASN_TAG_CLASS_CONTEXT | (3 << 2)), 3, 0, 0 }, /* bler-target */
    { (ASN_TAG_CLASS_CONTEXT | (4 << 2)), 4, 0, 0 }, /* hS-SCCH-tpc-step-size */
    { (ASN_TAG_CLASS_CONTEXT | (5 << 2)), 5, 0, 0 }, /* powerControlGAP */
    { (ASN_TAG_CLASS_CONTEXT | (6 << 2)), 6, 0, 0 }, /* pathlossCompensationSwitch */
    { (ASN_TAG_CLASS_CONTEXT | (7 << 2)), 7, 0, 0 } /* hS-SCCH-SetConfiguration */
};
static asn_SEQUENCE_specifics_t asn_SPC_tdd128_specs_22 = {
	sizeof(struct HS_SCCH_Info_r9__modeSpecificInfo__tdd__tdd128),
	offsetof(struct HS_SCCH_Info_r9__modeSpecificInfo__tdd__tdd128, _asn_ctx),
	asn_MAP_tdd128_tag2el_22,
	8,	/* Count of tags in the map */
	asn_MAP_tdd128_oms_22,	/* Optional members */
	3, 0,	/* Root/Additions */
	-1,	/* First extension addition */
};
static /* Use -fall-defs-global to expose */
asn_TYPE_descriptor_t asn_DEF_tdd128_22 = {
	"tdd128",
	"tdd128",
	&asn_OP_SEQUENCE,
	asn_DEF_tdd128_tags_22,
	sizeof(asn_DEF_tdd128_tags_22)
		/sizeof(asn_DEF_tdd128_tags_22[0]) - 1, /* 1 */
	asn_DEF_tdd128_tags_22,	/* Same as above */
	sizeof(asn_DEF_tdd128_tags_22)
		/sizeof(asn_DEF_tdd128_tags_22[0]), /* 2 */
	{ 0, 0, SEQUENCE_constraint },
	asn_MBR_tdd128_22,
	8,	/* Elements count */
	&asn_SPC_tdd128_specs_22	/* Additional specs */
};

static asn_TYPE_member_t asn_MBR_tdd_7[] = {
	{ ATF_NOFLAGS, 0, offsetof(struct HS_SCCH_Info_r9__modeSpecificInfo__tdd, choice.tdd384),
		(ASN_TAG_CLASS_CONTEXT | (0 << 2)),
		0,
		&asn_DEF_tdd384_8,
		0,
		{ 0, 0, 0 },
		0, 0, /* No default value */
		"tdd384"
		},
	{ ATF_NOFLAGS, 0, offsetof(struct HS_SCCH_Info_r9__modeSpecificInfo__tdd, choice.tdd768),
		(ASN_TAG_CLASS_CONTEXT | (1 << 2)),
		0,
		&asn_DEF_tdd768_15,
		0,
		{ 0, 0, 0 },
		0, 0, /* No default value */
		"tdd768"
		},
	{ ATF_NOFLAGS, 0, offsetof(struct HS_SCCH_Info_r9__modeSpecificInfo__tdd, choice.tdd128),
		(ASN_TAG_CLASS_CONTEXT | (2 << 2)),
		0,
		&asn_DEF_tdd128_22,
		0,
		{ 0, 0, 0 },
		0, 0, /* No default value */
		"tdd128"
		},
};
static const asn_TYPE_tag2member_t asn_MAP_tdd_tag2el_7[] = {
    { (ASN_TAG_CLASS_CONTEXT | (0 << 2)), 0, 0, 0 }, /* tdd384 */
    { (ASN_TAG_CLASS_CONTEXT | (1 << 2)), 1, 0, 0 }, /* tdd768 */
    { (ASN_TAG_CLASS_CONTEXT | (2 << 2)), 2, 0, 0 } /* tdd128 */
};
static asn_CHOICE_specifics_t asn_SPC_tdd_specs_7 = {
	sizeof(struct HS_SCCH_Info_r9__modeSpecificInfo__tdd),
	offsetof(struct HS_SCCH_Info_r9__modeSpecificInfo__tdd, _asn_ctx),
	offsetof(struct HS_SCCH_Info_r9__modeSpecificInfo__tdd, present),
	sizeof(((struct HS_SCCH_Info_r9__modeSpecificInfo__tdd *)0)->present),
	asn_MAP_tdd_tag2el_7,
	3,	/* Count of tags in the map */
	0, 0,
	-1	/* Extensions start */
};
static /* Use -fall-defs-global to expose */
asn_TYPE_descriptor_t asn_DEF_tdd_7 = {
	"tdd",
	"tdd",
	&asn_OP_CHOICE,
	0,	/* No effective tags (pointer) */
	0,	/* No effective tags (count) */
	0,	/* No tags (pointer) */
	0,	/* No tags (count) */
	{ &asn_OER_type_tdd_constr_7, &asn_PER_type_tdd_constr_7, CHOICE_constraint },
	asn_MBR_tdd_7,
	3,	/* Elements count */
	&asn_SPC_tdd_specs_7	/* Additional specs */
};

static asn_TYPE_member_t asn_MBR_modeSpecificInfo_2[] = {
	{ ATF_NOFLAGS, 0, offsetof(struct HS_SCCH_Info_r9__modeSpecificInfo, choice.fdd),
		(ASN_TAG_CLASS_CONTEXT | (0 << 2)),
		0,
		&asn_DEF_fdd_3,
		0,
		{ 0, 0, 0 },
		0, 0, /* No default value */
		"fdd"
		},
	{ ATF_NOFLAGS, 0, offsetof(struct HS_SCCH_Info_r9__modeSpecificInfo, choice.tdd),
		(ASN_TAG_CLASS_CONTEXT | (1 << 2)),
		+1,	/* EXPLICIT tag at current level */
		&asn_DEF_tdd_7,
		0,
		{ 0, 0, 0 },
		0, 0, /* No default value */
		"tdd"
		},
};
static const asn_TYPE_tag2member_t asn_MAP_modeSpecificInfo_tag2el_2[] = {
    { (ASN_TAG_CLASS_CONTEXT | (0 << 2)), 0, 0, 0 }, /* fdd */
    { (ASN_TAG_CLASS_CONTEXT | (1 << 2)), 1, 0, 0 } /* tdd */
};
static asn_CHOICE_specifics_t asn_SPC_modeSpecificInfo_specs_2 = {
	sizeof(struct HS_SCCH_Info_r9__modeSpecificInfo),
	offsetof(struct HS_SCCH_Info_r9__modeSpecificInfo, _asn_ctx),
	offsetof(struct HS_SCCH_Info_r9__modeSpecificInfo, present),
	sizeof(((struct HS_SCCH_Info_r9__modeSpecificInfo *)0)->present),
	asn_MAP_modeSpecificInfo_tag2el_2,
	2,	/* Count of tags in the map */
	0, 0,
	-1	/* Extensions start */
};
static /* Use -fall-defs-global to expose */
asn_TYPE_descriptor_t asn_DEF_modeSpecificInfo_2 = {
	"modeSpecificInfo",
	"modeSpecificInfo",
	&asn_OP_CHOICE,
	0,	/* No effective tags (pointer) */
	0,	/* No effective tags (count) */
	0,	/* No tags (pointer) */
	0,	/* No tags (count) */
	{ &asn_OER_type_modeSpecificInfo_constr_2, &asn_PER_type_modeSpecificInfo_constr_2, CHOICE_constraint },
	asn_MBR_modeSpecificInfo_2,
	2,	/* Elements count */
	&asn_SPC_modeSpecificInfo_specs_2	/* Additional specs */
};

asn_TYPE_member_t asn_MBR_HS_SCCH_Info_r9_1[] = {
	{ ATF_NOFLAGS, 0, offsetof(struct HS_SCCH_Info_r9, modeSpecificInfo),
		(ASN_TAG_CLASS_CONTEXT | (0 << 2)),
		+1,	/* EXPLICIT tag at current level */
		&asn_DEF_modeSpecificInfo_2,
		0,
		{ 0, 0, 0 },
		0, 0, /* No default value */
		"modeSpecificInfo"
		},
};
static const ber_tlv_tag_t asn_DEF_HS_SCCH_Info_r9_tags_1[] = {
	(ASN_TAG_CLASS_UNIVERSAL | (16 << 2))
};
static const asn_TYPE_tag2member_t asn_MAP_HS_SCCH_Info_r9_tag2el_1[] = {
    { (ASN_TAG_CLASS_CONTEXT | (0 << 2)), 0, 0, 0 } /* modeSpecificInfo */
};
asn_SEQUENCE_specifics_t asn_SPC_HS_SCCH_Info_r9_specs_1 = {
	sizeof(struct HS_SCCH_Info_r9),
	offsetof(struct HS_SCCH_Info_r9, _asn_ctx),
	asn_MAP_HS_SCCH_Info_r9_tag2el_1,
	1,	/* Count of tags in the map */
	0, 0, 0,	/* Optional elements (not needed) */
	-1,	/* First extension addition */
};
asn_TYPE_descriptor_t asn_DEF_HS_SCCH_Info_r9 = {
	"HS-SCCH-Info-r9",
	"HS-SCCH-Info-r9",
	&asn_OP_SEQUENCE,
	asn_DEF_HS_SCCH_Info_r9_tags_1,
	sizeof(asn_DEF_HS_SCCH_Info_r9_tags_1)
		/sizeof(asn_DEF_HS_SCCH_Info_r9_tags_1[0]), /* 1 */
	asn_DEF_HS_SCCH_Info_r9_tags_1,	/* Same as above */
	sizeof(asn_DEF_HS_SCCH_Info_r9_tags_1)
		/sizeof(asn_DEF_HS_SCCH_Info_r9_tags_1[0]), /* 1 */
	{ 0, 0, SEQUENCE_constraint },
	asn_MBR_HS_SCCH_Info_r9_1,
	1,	/* Elements count */
	&asn_SPC_HS_SCCH_Info_r9_specs_1	/* Additional specs */
};

