
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003315                       # Number of seconds simulated
sim_ticks                                  3314881000                       # Number of ticks simulated
final_tick                                 3314881000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  21151                       # Simulator instruction rate (inst/s)
host_op_rate                                    21942                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                7449781                       # Simulator tick rate (ticks/s)
host_mem_usage                                 681452                       # Number of bytes of host memory used
host_seconds                                   444.96                       # Real time elapsed on the host
sim_insts                                     9411554                       # Number of instructions simulated
sim_ops                                       9763345                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   3314881000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           80512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           82560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             163072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        80512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         80512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        24576                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           24576                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             1258                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             1290                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2548                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks           384                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                384                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           24288051                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           24905871                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              49193923                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      24288051                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         24288051                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         7413841                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              7413841                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         7413841                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          24288051                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          24905871                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             56607764                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        2549                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1881                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2549                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1881                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 140800                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   22336                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  112896                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  163136                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               120384                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    349                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    86                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               263                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                93                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                12                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                77                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               108                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                34                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               342                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               135                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               68                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               19                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              287                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               51                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               192                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                93                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                12                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                49                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                71                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                13                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               274                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                17                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               101                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               137                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               56                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               92                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              287                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              319                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               46                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    3314879500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2549                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1881                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1294                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     667                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     193                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      37                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          815                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    310.105521                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   206.817867                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   282.041737                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          211     25.89%     25.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          225     27.61%     53.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          118     14.48%     67.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           82     10.06%     78.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           46      5.64%     83.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           41      5.03%     88.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           29      3.56%     92.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           15      1.84%     94.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           48      5.89%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          815                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          109                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.917431                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.267624                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.399319                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11              1      0.92%      0.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15            41     37.61%     38.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19            36     33.03%     71.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23            11     10.09%     81.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27             6      5.50%     87.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31             7      6.42%     93.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35             2      1.83%     95.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39             2      1.83%     97.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51             1      0.92%     98.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-59             1      0.92%     99.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-123            1      0.92%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           109                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          109                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.183486                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.171481                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.654969                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              100     91.74%     91.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      1.83%     93.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                3      2.75%     96.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                4      3.67%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           109                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                     56510000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                97760000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   11000000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     25686.36                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                44436.36                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        42.48                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        34.06                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     49.21                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     36.32                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.60                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.33                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.27                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.94                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     1622                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1519                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.73                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                84.62                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     748279.80                       # Average gap between requests
system.mem_ctrls.pageHitRate                    78.62                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  2898840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  1518000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 7596960                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                3763620                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         20283120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             21867480                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              1090560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy        46986810                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        20872320                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        749471280                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              876348990                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            264.368140                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           3264091500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      1959000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       8622000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   3106688500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     54354250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      40197000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    103060250                       # Time in different power states
system.mem_ctrls_1.actEnergy                  2970240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1574925                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 8103900                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                5444460                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         20283120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             24115560                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              1088160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy        44797440                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        20370240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        749755680                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              878503725                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            265.018159                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           3259150500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      2020000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       8622000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   3107875000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     53049000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      45088500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN     98226500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   3314881000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 1113469                       # Number of BP lookups
system.cpu.branchPred.condPredicted            857618                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             25454                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               640040                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  584272                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             91.286795                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  108098                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                113                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           54827                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              54236                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              591                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          222                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   3314881000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   3314881000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   3314881000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   3314881000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    36                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      3314881000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          6629763                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              57782                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       11118561                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     1113469                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             746606                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       6437637                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   51342                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  582                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           575                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles         1147                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   3440234                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   672                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            6523394                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.769105                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.093574                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   826221     12.67%     12.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  2349013     36.01%     48.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   852924     13.07%     61.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  2495236     38.25%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              6523394                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.167950                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.677068                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   857632                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               1636836                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   2908146                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1095561                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  25219                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved               537858                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   484                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts               10749215                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 73150                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                  25219                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1379671                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  396250                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          15252                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   3449166                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               1257836                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               10622090                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                 44387                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                398228                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 426473                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 107680                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                   7398                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             9595682                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              50139195                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         12593448                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                16                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               8835748                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   759934                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                178                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            147                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   1986623                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              3817005                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1837401                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           2603547                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1103009                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   10587210                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 185                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  10088756                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             10417                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          824049                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      2599190                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             50                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       6523394                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.546550                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.860735                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              645436      9.89%      9.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             2541518     38.96%     48.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             2550403     39.10%     87.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              697719     10.70%     98.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               88315      1.35%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   3      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         6523394                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  129737      5.54%      5.54% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      2      0.00%      5.54% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      5.54% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      5.54% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      5.54% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      5.54% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      5.54% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      5.54% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      5.54% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      5.54% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      5.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      5.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      5.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      5.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      5.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      5.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      5.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      5.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      5.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      5.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      5.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      5.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      5.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      5.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      5.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      5.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      5.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      5.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      5.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      5.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      5.54% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                2056084     87.76%     93.30% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                156928      6.70%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                9      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               4713617     46.72%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  145      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              7      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              3638908     36.07%     82.79% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1736063     17.21%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             16      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               10088756                       # Type of FU issued
system.cpu.iq.rate                           1.521737                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     2342760                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.232215                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           29054042                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          11411641                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     10043218                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  41                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 16                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               12431491                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      25                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads          2073125                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       291215                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           25                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          217                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       166328                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           91                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            74                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  25219                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   93294                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                   859                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            10587410                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               3817005                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              1837401                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                135                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     33                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                   806                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            217                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           7242                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        17866                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                25108                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              10061101                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               3627699                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             27655                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                            15                       # number of nop insts executed
system.cpu.iew.exec_refs                      5348565                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   960354                       # Number of branches executed
system.cpu.iew.exec_stores                    1720866                       # Number of stores executed
system.cpu.iew.exec_rate                     1.517566                       # Inst execution rate
system.cpu.iew.wb_sent                       10052107                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      10043234                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   7109581                       # num instructions producing a value
system.cpu.iew.wb_consumers                   8618056                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.514871                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.824963                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          782293                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             135                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             25002                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      6406869                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.523887                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.081721                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2415113     37.70%     37.70% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      2324358     36.28%     73.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       306940      4.79%     78.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       541495      8.45%     87.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        51262      0.80%     88.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       222257      3.47%     91.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        60564      0.95%     92.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       358135      5.59%     98.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       126745      1.98%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      6406869                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              9411554                       # Number of instructions committed
system.cpu.commit.committedOps                9763345                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        5196863                       # Number of memory references committed
system.cpu.commit.loads                       3525790                       # Number of loads committed
system.cpu.commit.membars                          50                       # Number of memory barriers committed
system.cpu.commit.branches                     934634                       # Number of branches committed
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   9040516                       # Number of committed integer instructions.
system.cpu.commit.function_calls               105744                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          4566344     46.77%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             131      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            7      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         3525790     36.11%     82.88% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1671057     17.12%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           9763345                       # Class of committed instruction
system.cpu.commit.bw_lim_events                126745                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     16825307                       # The number of ROB reads
system.cpu.rob.rob_writes                    21207811                       # The number of ROB writes
system.cpu.timesIdled                            1130                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          106369                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     9411554                       # Number of Instructions Simulated
system.cpu.committedOps                       9763345                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.704428                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.704428                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.419591                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.419591                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 11606833                       # number of integer regfile reads
system.cpu.int_regfile_writes                 6837402                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        16                       # number of floating regfile reads
system.cpu.cc_regfile_reads                  41038736                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  2176708                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 5340312                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     99                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   3314881000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements              1274                       # number of replacements
system.cpu.dcache.tags.tagsinuse            15.998029                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3222209                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1290                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           2497.836434                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle           1071000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    15.998029                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999877                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999877                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          12900910                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         12900910                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   3314881000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data      1552420                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1552420                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      1669699                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1669699                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data           41                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           41                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data           49                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           49                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data       3222119                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3222119                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      3222119                       # number of overall hits
system.cpu.dcache.overall_hits::total         3222119                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         1657                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1657                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         1030                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1030                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            9                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data         2687                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           2687                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         2687                       # number of overall misses
system.cpu.dcache.overall_misses::total          2687                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    112032500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    112032500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     62350000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     62350000                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       758500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       758500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    174382500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    174382500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    174382500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    174382500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      1554077                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1554077                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      1670729                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1670729                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data           50                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           50                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data           49                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           49                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      3224806                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3224806                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      3224806                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3224806                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.001066                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001066                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000616                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000616                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.180000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.180000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000833                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000833                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000833                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000833                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 67611.647556                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67611.647556                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 60533.980583                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60533.980583                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 84277.777778                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 84277.777778                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 64898.585783                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64898.585783                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 64898.585783                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64898.585783                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         6371                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              57                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   111.771930                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks         1274                       # number of writebacks
system.cpu.dcache.writebacks::total              1274                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          619                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          619                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          778                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          778                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            9                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            9                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data         1397                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1397                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data         1397                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1397                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         1038                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1038                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          252                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          252                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         1290                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1290                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         1290                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1290                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     73115500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     73115500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     15190500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     15190500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     88306000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     88306000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     88306000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     88306000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000668                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000668                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000151                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000151                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000400                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000400                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000400                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000400                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 70438.824663                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 70438.824663                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 60279.761905                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60279.761905                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 68454.263566                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 68454.263566                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 68454.263566                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 68454.263566                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   3314881000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   3314881000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   3314881000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               816                       # number of replacements
system.cpu.icache.tags.tagsinuse           397.654648                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3438753                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1257                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2735.682578                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   397.654648                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.776669                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.776669                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          441                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           83                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          335                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.861328                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6881709                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6881709                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   3314881000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst      3438753                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3438753                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       3438753                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3438753                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      3438753                       # number of overall hits
system.cpu.icache.overall_hits::total         3438753                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1473                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1473                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1473                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1473                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1473                       # number of overall misses
system.cpu.icache.overall_misses::total          1473                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    102726985                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    102726985                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    102726985                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    102726985                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    102726985                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    102726985                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      3440226                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3440226                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      3440226                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3440226                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      3440226                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3440226                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000428                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000428                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000428                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000428                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000428                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000428                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 69739.976239                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 69739.976239                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 69739.976239                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 69739.976239                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 69739.976239                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 69739.976239                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        26215                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets           13                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               282                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    92.960993                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets           13                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          816                       # number of writebacks
system.cpu.icache.writebacks::total               816                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          214                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          214                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          214                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          214                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          214                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          214                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         1259                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1259                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         1259                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1259                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         1259                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1259                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     87500986                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     87500986                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     87500986                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     87500986                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     87500986                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     87500986                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000366                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000366                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000366                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000366                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000366                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000366                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 69500.386021                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 69500.386021                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 69500.386021                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 69500.386021                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 69500.386021                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 69500.386021                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   3314881000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   3314881000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.membus.snoop_filter.tot_requests          4639                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         2093                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests          209                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   3314881000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2295                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          384                       # Transaction distribution
system.membus.trans_dist::WritebackClean         1706                       # Transaction distribution
system.membus.trans_dist::ReadExReq               252                       # Transaction distribution
system.membus.trans_dist::ReadExResp              252                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1259                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1038                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         3332                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         3854                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   7186                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       132672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       164096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  296768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2549                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.083170                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.276193                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2337     91.68%     91.68% # Request fanout histogram
system.membus.snoop_fanout::1                     212      8.32%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                2549                       # Request fanout histogram
system.membus.reqLayer0.occupancy            13735500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy            6669746                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer2.occupancy            6827494                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
