520
~E 1 "../src/16bitAdder.vhd" 14 adder_16bit
~A 1 "../src/16bitAdder.vhd" 22 Behavioral
~E 1 "../src/TestBench/adder_16bit_TB.vhd" 15 adder_16bit_tb
~A 1 "../src/TestBench/adder_16bit_TB.vhd" 18 TB_ARCHITECTURE
~E 1 "../src/ALU.vhd" 6 ALU
~A 1 "../src/ALU.vhd" 19 Behavioral
~E 1 "../src/BaseAdressReg.vhd" 13 BaseAddressReg
~A 1 "../src/BaseAdressReg.vhd" 23 Structural
~E 1 "../src/Controller.vhd" 10 Controller
~A 1 "../src/Controller.vhd" 31 Behavioral
~E 1 "../src/CPU.vhd" 12 CPU
~A 1 "../src/CPU.vhd" 20 STRUCTURAL
~E 1 "../src/TestBench/cpu_TB.vhd" 12 cpu_tb
~A 1 "../src/TestBench/cpu_TB.vhd" 15 TB_ARCHITECTURE
~E 1 "../src/DataMemory.vhd" 9 DataMemory
~A 1 "../src/DataMemory.vhd" 20 Behavioral
~E 1 "../src/Decoder.vhd" 12 Decoder
~A 1 "../src/DecoderUnit.vhd" 35 Behavioral
~A 1 "../src/Decoder.vhd" 28 structural
~E 1 "../src/DecoderUnit.vhd" 12 DecoderUnit
~A 1 "../src/DecoderUnit.vhd" 50 Behavioral
~E 1 "../src/DecoderUnit.vhd" 12 DecoderUnit2
~A 1 "../src/DecoderUnit.vhd" 52 Behavioral
~E 1 "../src/DataMemory.vhd" 9 DMEMORY
~A 1 "../src/DataMemory.vhd" 20 Behavioral
~E 1 "../src/EX_MEM_REG.vhd" 10 EX_Mem_reg
~A 1 "../src/EX_MEM_REG.vhd" 50 EX_Mem_ARC
~E 1 "../src/ExecuteUnit.vhd" 12 ExecuteUnit
~A 1 "../src/ExecuteUnit.vhd" 35 Behavioral
~E 1 "../src/ExecuteUnit.vhd" 12 ExecutUnit
~E 1 "../src/FileReader.vhd" 14 File_Reader
~A 1 "../src/FileReader.vhd" 27 Behavioral
~E 1 "../src/TestBench/file_reader_TB.vhd" 15 file_reader_tb
~A 1 "../src/TestBench/file_reader_TB.vhd" 21 TB_ARCHITECTURE
~E 1 "../compile/insidePipeline.vhd" 29 Fub2
~A 1 "../compile/insidePipeline.vhd" 41 insidePipeline
~A 0 "" 0 Pipeline2
~E 1 "../compile/insidePipeline1.vhd" 29 Fub3
~A 1 "../compile/insidePipeline1.vhd" 41 insidePipeline
~E 1 "../compile/ID_EX_reg.vhd" 29 ID_EX_reg
~A 1 "../compile/ID_EX_reg.vhd" 73 ID_EX_ARC
~E 1 "../src/ID_EX_Reg.vhd" 9 ID_EX_Register
~A 1 "../src/ID_EX_Reg.vhd" 41 ID_EX_ARC
~E 1 "../src/EX_MEM_REG.vhd" 9 IDt_EX_Register
~A 1 "../src/EX_MEM_REG.vhd" 40 ID_EX_ARC
~E 1 "../compile/IF_ID_Register.vhd" 29 IF_ID_Register
~A 1 "../compile/IF_ID_Register.vhd" 41 IF_ID_ARC
~E 1 "../src/InstructionFetchUnit.vhd" 13 IF_Unit
~A 1 "../src/InstructionFetchUnit.vhd" 28 IF_Unit_Arc
~E 1 "../src/InstructionFetchUnit.vhd" 13 IF_Unit2
~A 1 "../src/InstructionFetchUnit.vhd" 28 IF_Unit_Arc
~E 1 "../src/InstructionMemory.vhd" 9 IMEMORY
~A 1 "../src/InstructionMemory.vhd" 18 Behavioral
~E 1 "../src/TestBench/imemory_TB.vhd" 15 imemory_tb
~A 1 "../src/TestBench/imemory_TB.vhd" 18 TB_ARCHITECTURE
~E 1 "../src/Mem_WB_reg.vhd" 10 Mem_WB_reg
~A 1 "../src/Mem_WB_reg.vhd" 31 MEM_WB_ARC
~E 1 "../src/Memory.vhd" 9 MEMORY
~A 1 "../src/Memory.vhd" 20 Behavioral
~E 1 "../src/MemoryUnit.vhd" 14 MemoryUnit
~A 1 "../src/MemoryUnit.vhd" 29 Behavioral
~E 1 "../src/TestBench/memoryunit_TB.vhd" 15 memoryunit_tb
~A 1 "../src/TestBench/memoryunit_TB.vhd" 18 TB_ARCHITECTURE
~E 1 "../src/mux2-1.vhd" 10 mux2to1
~A 1 "../src/mux2-1.vhd" 18 behaviour
~E 1 "../src/PC_register.vhd" 13 PC_Register
~A 1 "../src/PC_register.vhd" 22 Structural
~E 1 "../src/PCAdder.vhd" 9 PCAdder
~A 1 "../src/PCAdder.vhd" 16 Behavioral
~E 1 "../compile/Pipeline.vhd" 31 Pipeline
~A 1 "../compile/Pipeline.vhd" 43 Pipeline_Arc
~E 1 "../src/TestBench/pipeline_TB.vhd" 14 pipeline_tb
~A 1 "../src/TestBench/pipeline_TB.vhd" 17 TB_ARCHITECTURE
~E 1 "../src/TestBench/pipeline_TB.vhd" 14 pipeline_v1_tb
~A 1 "../src/TestBench/pipeline_TB.vhd" 17 TB_ARCHITECTURE
~E 1 "../src/RegisterFile.vhd" 11 RegisterFile
~A 1 "../src/RegisterFile.vhd" 22 Behavioral
~E 1 "../src/ShiftLeft.vhd" 11 ShiftLeft
~A 1 "../src/ShiftLeft.vhd" 20 Behavioral
~E 1 "../src/SignExtend.vhd" 10 SignExtend
~A 1 "../src/SignExtend.vhd" 21 Behavioral
~E 1 "../src/StatusRegister.vhd" 13 StatusRegister
~A 1 "../src/StatusRegister.vhd" 23 Structural
~C 1 "../src/TestBench/adder_16bit_TB.vhd" 100 testbench_for_adder_16bit
~C 1 "../src/TestBench/cpu_TB.vhd" 46 testbench_for_cpu
~C 1 "../src/TestBench/file_reader_TB.vhd" 94 testbench_for_file_reader
~C 1 "../src/TestBench/imemory_TB.vhd" 102 testbench_for_imemory
~C 1 "../src/TestBench/memoryunit_TB.vhd" 137 testbench_for_memoryunit
~C 1 "../src/TestBench/pipeline_TB.vhd" 139 testbench_for_pipeline
~E 1 "../src/WriteBackUnit.vhd" 13 WriteBackUnit
~A 1 "../src/WriteBackUnit.vhd" 25 Behavioral
