Analysis & Synthesis report for amc
Wed Feb 10 14:30:32 2021
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. State Machine - |amc|r_sm
 11. State Machine - |amc|layer_l4:ol|r_sm
 12. State Machine - |amc|layer_l4:ol|neuron_l4_n4:n4|r_sm
 13. State Machine - |amc|layer_l4:ol|neuron_l4_n3:n3|r_sm
 14. State Machine - |amc|layer_l4:ol|neuron_l4_n2:n2|r_sm
 15. State Machine - |amc|layer_l4:ol|neuron_l4_n1:n1|r_sm
 16. State Machine - |amc|layer_l4:ol|neuron_l4_n0:n0|r_sm
 17. State Machine - |amc|layer_l3:hl3|r_sm
 18. State Machine - |amc|layer_l3:hl3|neuron_l3_n19:n19|r_sm
 19. State Machine - |amc|layer_l3:hl3|neuron_l3_n18:n18|r_sm
 20. State Machine - |amc|layer_l3:hl3|neuron_l3_n17:n17|r_sm
 21. State Machine - |amc|layer_l3:hl3|neuron_l3_n16:n16|r_sm
 22. State Machine - |amc|layer_l3:hl3|neuron_l3_n15:n15|r_sm
 23. State Machine - |amc|layer_l3:hl3|neuron_l3_n14:n14|r_sm
 24. State Machine - |amc|layer_l3:hl3|neuron_l3_n13:n13|r_sm
 25. State Machine - |amc|layer_l3:hl3|neuron_l3_n12:n12|r_sm
 26. State Machine - |amc|layer_l3:hl3|neuron_l3_n11:n11|r_sm
 27. State Machine - |amc|layer_l3:hl3|neuron_l3_n10:n10|r_sm
 28. State Machine - |amc|layer_l3:hl3|neuron_l3_n9:n9|r_sm
 29. State Machine - |amc|layer_l3:hl3|neuron_l3_n8:n8|r_sm
 30. State Machine - |amc|layer_l3:hl3|neuron_l3_n7:n7|r_sm
 31. State Machine - |amc|layer_l3:hl3|neuron_l3_n6:n6|r_sm
 32. State Machine - |amc|layer_l3:hl3|neuron_l3_n5:n5|r_sm
 33. State Machine - |amc|layer_l3:hl3|neuron_l3_n4:n4|r_sm
 34. State Machine - |amc|layer_l3:hl3|neuron_l3_n3:n3|r_sm
 35. State Machine - |amc|layer_l3:hl3|neuron_l3_n2:n2|r_sm
 36. State Machine - |amc|layer_l3:hl3|neuron_l3_n1:n1|r_sm
 37. State Machine - |amc|layer_l3:hl3|neuron_l3_n0:n0|r_sm
 38. State Machine - |amc|layer_l2:hl2|r_sm
 39. State Machine - |amc|layer_l2:hl2|neuron_l2_n23:n23|r_sm
 40. State Machine - |amc|layer_l2:hl2|neuron_l2_n22:n22|r_sm
 41. State Machine - |amc|layer_l2:hl2|neuron_l2_n21:n21|r_sm
 42. State Machine - |amc|layer_l2:hl2|neuron_l2_n20:n20|r_sm
 43. State Machine - |amc|layer_l2:hl2|neuron_l2_n19:n19|r_sm
 44. State Machine - |amc|layer_l2:hl2|neuron_l2_n18:n18|r_sm
 45. State Machine - |amc|layer_l2:hl2|neuron_l2_n17:n17|r_sm
 46. State Machine - |amc|layer_l2:hl2|neuron_l2_n16:n16|r_sm
 47. State Machine - |amc|layer_l2:hl2|neuron_l2_n15:n15|r_sm
 48. State Machine - |amc|layer_l2:hl2|neuron_l2_n14:n14|r_sm
 49. State Machine - |amc|layer_l2:hl2|neuron_l2_n13:n13|r_sm
 50. State Machine - |amc|layer_l2:hl2|neuron_l2_n12:n12|r_sm
 51. State Machine - |amc|layer_l2:hl2|neuron_l2_n11:n11|r_sm
 52. State Machine - |amc|layer_l2:hl2|neuron_l2_n10:n10|r_sm
 53. State Machine - |amc|layer_l2:hl2|neuron_l2_n9:n9|r_sm
 54. State Machine - |amc|layer_l2:hl2|neuron_l2_n8:n8|r_sm
 55. State Machine - |amc|layer_l2:hl2|neuron_l2_n7:n7|r_sm
 56. State Machine - |amc|layer_l2:hl2|neuron_l2_n6:n6|r_sm
 57. State Machine - |amc|layer_l2:hl2|neuron_l2_n5:n5|r_sm
 58. State Machine - |amc|layer_l2:hl2|neuron_l2_n4:n4|r_sm
 59. State Machine - |amc|layer_l2:hl2|neuron_l2_n3:n3|r_sm
 60. State Machine - |amc|layer_l2:hl2|neuron_l2_n2:n2|r_sm
 61. State Machine - |amc|layer_l2:hl2|neuron_l2_n1:n1|r_sm
 62. State Machine - |amc|layer_l2:hl2|neuron_l2_n0:n0|r_sm
 63. State Machine - |amc|layer_l1:hl1|r_sm
 64. State Machine - |amc|layer_l1:hl1|neuron_l1_n29:n29|r_sm
 65. State Machine - |amc|layer_l1:hl1|neuron_l1_n28:n28|r_sm
 66. State Machine - |amc|layer_l1:hl1|neuron_l1_n27:n27|r_sm
 67. State Machine - |amc|layer_l1:hl1|neuron_l1_n26:n26|r_sm
 68. State Machine - |amc|layer_l1:hl1|neuron_l1_n25:n25|r_sm
 69. State Machine - |amc|layer_l1:hl1|neuron_l1_n24:n24|r_sm
 70. State Machine - |amc|layer_l1:hl1|neuron_l1_n23:n23|r_sm
 71. State Machine - |amc|layer_l1:hl1|neuron_l1_n22:n22|r_sm
 72. State Machine - |amc|layer_l1:hl1|neuron_l1_n21:n21|r_sm
 73. State Machine - |amc|layer_l1:hl1|neuron_l1_n20:n20|r_sm
 74. State Machine - |amc|layer_l1:hl1|neuron_l1_n19:n19|r_sm
 75. State Machine - |amc|layer_l1:hl1|neuron_l1_n18:n18|r_sm
 76. State Machine - |amc|layer_l1:hl1|neuron_l1_n17:n17|r_sm
 77. State Machine - |amc|layer_l1:hl1|neuron_l1_n16:n16|r_sm
 78. State Machine - |amc|layer_l1:hl1|neuron_l1_n15:n15|r_sm
 79. State Machine - |amc|layer_l1:hl1|neuron_l1_n14:n14|r_sm
 80. State Machine - |amc|layer_l1:hl1|neuron_l1_n13:n13|r_sm
 81. State Machine - |amc|layer_l1:hl1|neuron_l1_n12:n12|r_sm
 82. State Machine - |amc|layer_l1:hl1|neuron_l1_n11:n11|r_sm
 83. State Machine - |amc|layer_l1:hl1|neuron_l1_n10:n10|r_sm
 84. State Machine - |amc|layer_l1:hl1|neuron_l1_n9:n9|r_sm
 85. State Machine - |amc|layer_l1:hl1|neuron_l1_n8:n8|r_sm
 86. State Machine - |amc|layer_l1:hl1|neuron_l1_n7:n7|r_sm
 87. State Machine - |amc|layer_l1:hl1|neuron_l1_n6:n6|r_sm
 88. State Machine - |amc|layer_l1:hl1|neuron_l1_n5:n5|r_sm
 89. State Machine - |amc|layer_l1:hl1|neuron_l1_n4:n4|r_sm
 90. State Machine - |amc|layer_l1:hl1|neuron_l1_n3:n3|r_sm
 91. State Machine - |amc|layer_l1:hl1|neuron_l1_n2:n2|r_sm
 92. State Machine - |amc|layer_l1:hl1|neuron_l1_n1:n1|r_sm
 93. State Machine - |amc|layer_l1:hl1|neuron_l1_n0:n0|r_sm
 94. State Machine - |amc|layer_l0:il|r_sm
 95. State Machine - |amc|layer_l0:il|neuron_l0_n5:n5|r_sm
 96. State Machine - |amc|layer_l0:il|neuron_l0_n4:n4|r_sm
 97. State Machine - |amc|layer_l0:il|neuron_l0_n3:n3|r_sm
 98. State Machine - |amc|layer_l0:il|neuron_l0_n2:n2|r_sm
 99. State Machine - |amc|layer_l0:il|neuron_l0_n1:n1|r_sm
100. State Machine - |amc|layer_l0:il|neuron_l0_n0:n0|r_sm
101. User-Specified and Inferred Latches
102. Registers Removed During Synthesis
103. General Register Statistics
104. Registers Packed Into Inferred Megafunctions
105. Multiplexer Restructuring Statistics (Restructuring Performed)
106. Source assignments for layer_l4:ol|neuron_l4_n0:n0|ram_l4_n0:ram_n0|altsyncram:r_mem_rtl_0|altsyncram_si61:auto_generated
107. Source assignments for layer_l4:ol|neuron_l4_n4:n4|ram_l4_n4:ram_n4|altsyncram:r_mem_rtl_0|altsyncram_vg61:auto_generated
108. Source assignments for layer_l4:ol|neuron_l4_n1:n1|ram_l4_n1:ram_n1|altsyncram:r_mem_rtl_0|altsyncram_kh61:auto_generated
109. Source assignments for layer_l4:ol|neuron_l4_n2:n2|ram_l4_n2:ram_n2|altsyncram:r_mem_rtl_0|altsyncram_fh61:auto_generated
110. Source assignments for layer_l4:ol|neuron_l4_n3:n3|ram_l4_n3:ram_n3|altsyncram:r_mem_rtl_0|altsyncram_ek61:auto_generated
111. Source assignments for layer_l3:hl3|neuron_l3_n0:n0|ram_l3_n0:ram_n0|altsyncram:r_mem_rtl_0|altsyncram_1h61:auto_generated
112. Source assignments for layer_l3:hl3|neuron_l3_n1:n1|ram_l3_n1:ram_n1|altsyncram:r_mem_rtl_0|altsyncram_bj61:auto_generated
113. Source assignments for layer_l3:hl3|neuron_l3_n2:n2|ram_l3_n2:ram_n2|altsyncram:r_mem_rtl_0|altsyncram_ce61:auto_generated
114. Source assignments for layer_l3:hl3|neuron_l3_n3:n3|ram_l3_n3:ram_n3|altsyncram:r_mem_rtl_0|altsyncram_ti61:auto_generated
115. Source assignments for layer_l3:hl3|neuron_l3_n4:n4|ram_l3_n4:ram_n4|altsyncram:r_mem_rtl_0|altsyncram_9k61:auto_generated
116. Source assignments for layer_l3:hl3|neuron_l3_n5:n5|ram_l3_n5:ram_n5|altsyncram:r_mem_rtl_0|altsyncram_8k61:auto_generated
117. Source assignments for layer_l3:hl3|neuron_l3_n6:n6|ram_l3_n6:ram_n6|altsyncram:r_mem_rtl_0|altsyncram_6h61:auto_generated
118. Source assignments for layer_l3:hl3|neuron_l3_n7:n7|ram_l3_n7:ram_n7|altsyncram:r_mem_rtl_0|altsyncram_1g61:auto_generated
119. Source assignments for layer_l3:hl3|neuron_l3_n8:n8|ram_l3_n8:ram_n8|altsyncram:r_mem_rtl_0|altsyncram_pi61:auto_generated
120. Source assignments for layer_l3:hl3|neuron_l3_n9:n9|ram_l3_n9:ram_n9|altsyncram:r_mem_rtl_0|altsyncram_1k61:auto_generated
121. Source assignments for layer_l3:hl3|neuron_l3_n10:n10|ram_l3_n10:ram_n10|altsyncram:r_mem_rtl_0|altsyncram_fk61:auto_generated
122. Source assignments for layer_l3:hl3|neuron_l3_n11:n11|ram_l3_n11:ram_n11|altsyncram:r_mem_rtl_0|altsyncram_gk61:auto_generated
123. Source assignments for layer_l3:hl3|neuron_l3_n12:n12|ram_l3_n12:ram_n12|altsyncram:r_mem_rtl_0|altsyncram_ik61:auto_generated
124. Source assignments for layer_l3:hl3|neuron_l3_n13:n13|ram_l3_n13:ram_n13|altsyncram:r_mem_rtl_0|altsyncram_mi61:auto_generated
125. Source assignments for layer_l3:hl3|neuron_l3_n14:n14|ram_l3_n14:ram_n14|altsyncram:r_mem_rtl_0|altsyncram_7j61:auto_generated
126. Source assignments for layer_l3:hl3|neuron_l3_n15:n15|ram_l3_n15:ram_n15|altsyncram:r_mem_rtl_0|altsyncram_8j61:auto_generated
127. Source assignments for layer_l3:hl3|neuron_l3_n16:n16|ram_l3_n16:ram_n16|altsyncram:r_mem_rtl_0|altsyncram_hn61:auto_generated
128. Source assignments for layer_l3:hl3|neuron_l3_n17:n17|ram_l3_n17:ram_n17|altsyncram:r_mem_rtl_0|altsyncram_9j61:auto_generated
129. Source assignments for layer_l3:hl3|neuron_l3_n18:n18|ram_l3_n18:ram_n18|altsyncram:r_mem_rtl_0|altsyncram_vf61:auto_generated
130. Source assignments for layer_l3:hl3|neuron_l3_n19:n19|ram_l3_n19:ram_n19|altsyncram:r_mem_rtl_0|altsyncram_cm61:auto_generated
131. Source assignments for layer_l2:hl2|neuron_l2_n0:n0|ram_l2_n0:ram_n0|altsyncram:r_mem_rtl_0|altsyncram_cg61:auto_generated
132. Source assignments for layer_l2:hl2|neuron_l2_n1:n1|ram_l2_n1:ram_n1|altsyncram:r_mem_rtl_0|altsyncram_ki61:auto_generated
133. Source assignments for layer_l2:hl2|neuron_l2_n2:n2|ram_l2_n2:ram_n2|altsyncram:r_mem_rtl_0|altsyncram_hl61:auto_generated
134. Source assignments for layer_l2:hl2|neuron_l2_n3:n3|ram_l2_n3:ram_n3|altsyncram:r_mem_rtl_0|altsyncram_mh61:auto_generated
135. Source assignments for layer_l2:hl2|neuron_l2_n4:n4|ram_l2_n4:ram_n4|altsyncram:r_mem_rtl_0|altsyncram_0g61:auto_generated
136. Source assignments for layer_l2:hl2|neuron_l2_n5:n5|ram_l2_n5:ram_n5|altsyncram:r_mem_rtl_0|altsyncram_5h61:auto_generated
137. Source assignments for layer_l2:hl2|neuron_l2_n6:n6|ram_l2_n6:ram_n6|altsyncram:r_mem_rtl_0|altsyncram_0j61:auto_generated
138. Source assignments for layer_l2:hl2|neuron_l2_n7:n7|ram_l2_n7:ram_n7|altsyncram:r_mem_rtl_0|altsyncram_9h61:auto_generated
139. Source assignments for layer_l2:hl2|neuron_l2_n8:n8|ram_l2_n8:ram_n8|altsyncram:r_mem_rtl_0|altsyncram_ri61:auto_generated
140. Source assignments for layer_l2:hl2|neuron_l2_n9:n9|ram_l2_n9:ram_n9|altsyncram:r_mem_rtl_0|altsyncram_aj61:auto_generated
141. Source assignments for layer_l2:hl2|neuron_l2_n10:n10|ram_l2_n10:ram_n10|altsyncram:r_mem_rtl_0|altsyncram_vi61:auto_generated
142. Source assignments for layer_l2:hl2|neuron_l2_n11:n11|ram_l2_n11:ram_n11|altsyncram:r_mem_rtl_0|altsyncram_2k61:auto_generated
143. Source assignments for layer_l2:hl2|neuron_l2_n12:n12|ram_l2_n12:ram_n12|altsyncram:r_mem_rtl_0|altsyncram_5k61:auto_generated
144. Source assignments for layer_l2:hl2|neuron_l2_n13:n13|ram_l2_n13:ram_n13|altsyncram:r_mem_rtl_0|altsyncram_ah61:auto_generated
145. Source assignments for layer_l2:hl2|neuron_l2_n14:n14|ram_l2_n14:ram_n14|altsyncram:r_mem_rtl_0|altsyncram_ul61:auto_generated
146. Source assignments for layer_l2:hl2|neuron_l2_n15:n15|ram_l2_n15:ram_n15|altsyncram:r_mem_rtl_0|altsyncram_2j61:auto_generated
147. Source assignments for layer_l2:hl2|neuron_l2_n16:n16|ram_l2_n16:ram_n16|altsyncram:r_mem_rtl_0|altsyncram_bk61:auto_generated
148. Source assignments for layer_l2:hl2|neuron_l2_n17:n17|ram_l2_n17:ram_n17|altsyncram:r_mem_rtl_0|altsyncram_ok61:auto_generated
149. Source assignments for layer_l2:hl2|neuron_l2_n18:n18|ram_l2_n18:ram_n18|altsyncram:r_mem_rtl_0|altsyncram_tl61:auto_generated
150. Source assignments for layer_l2:hl2|neuron_l2_n19:n19|ram_l2_n19:ram_n19|altsyncram:r_mem_rtl_0|altsyncram_3k61:auto_generated
151. Source assignments for layer_l2:hl2|neuron_l2_n20:n20|ram_l2_n20:ram_n20|altsyncram:r_mem_rtl_0|altsyncram_sj61:auto_generated
152. Source assignments for layer_l2:hl2|neuron_l2_n21:n21|ram_l2_n21:ram_n21|altsyncram:r_mem_rtl_0|altsyncram_sl61:auto_generated
153. Source assignments for layer_l2:hl2|neuron_l2_n22:n22|ram_l2_n22:ram_n22|altsyncram:r_mem_rtl_0|altsyncram_2n61:auto_generated
154. Source assignments for layer_l2:hl2|neuron_l2_n23:n23|ram_l2_n23:ram_n23|altsyncram:r_mem_rtl_0|altsyncram_1j61:auto_generated
155. Source assignments for layer_l1:hl1|neuron_l1_n0:n0|ram_l1_n0:ram_n0|altsyncram:r_mem_rtl_0|altsyncram_nf61:auto_generated
156. Source assignments for layer_l1:hl1|neuron_l1_n1:n1|ram_l1_n1:ram_n1|altsyncram:r_mem_rtl_0|altsyncram_4h61:auto_generated
157. Source assignments for layer_l1:hl1|neuron_l1_n2:n2|ram_l1_n2:ram_n2|altsyncram:r_mem_rtl_0|altsyncram_qj61:auto_generated
158. Source assignments for layer_l1:hl1|neuron_l1_n3:n3|ram_l1_n3:ram_n3|altsyncram:r_mem_rtl_0|altsyncram_ch61:auto_generated
159. Source assignments for layer_l1:hl1|neuron_l1_n4:n4|ram_l1_n4:ram_n4|altsyncram:r_mem_rtl_0|altsyncram_lh61:auto_generated
160. Source assignments for layer_l1:hl1|neuron_l1_n5:n5|ram_l1_n5:ram_n5|altsyncram:r_mem_rtl_0|altsyncram_7h61:auto_generated
161. Source assignments for layer_l1:hl1|neuron_l1_n6:n6|ram_l1_n6:ram_n6|altsyncram:r_mem_rtl_0|altsyncram_oi61:auto_generated
162. Source assignments for layer_l1:hl1|neuron_l1_n7:n7|ram_l1_n7:ram_n7|altsyncram:r_mem_rtl_0|altsyncram_nh61:auto_generated
163. Source assignments for layer_l1:hl1|neuron_l1_n8:n8|ram_l1_n8:ram_n8|altsyncram:r_mem_rtl_0|altsyncram_dg61:auto_generated
164. Source assignments for layer_l1:hl1|neuron_l1_n9:n9|ram_l1_n9:ram_n9|altsyncram:r_mem_rtl_0|altsyncram_dh61:auto_generated
165. Source assignments for layer_l1:hl1|neuron_l1_n10:n10|ram_l1_n10:ram_n10|altsyncram:r_mem_rtl_0|altsyncram_cl61:auto_generated
166. Source assignments for layer_l1:hl1|neuron_l1_n11:n11|ram_l1_n11:ram_n11|altsyncram:r_mem_rtl_0|altsyncram_en61:auto_generated
167. Source assignments for layer_l1:hl1|neuron_l1_n12:n12|ram_l1_n12:ram_n12|altsyncram:r_mem_rtl_0|altsyncram_9n61:auto_generated
168. Source assignments for layer_l1:hl1|neuron_l1_n13:n13|ram_l1_n13:ram_n13|altsyncram:r_mem_rtl_0|altsyncram_4m61:auto_generated
169. Source assignments for layer_l1:hl1|neuron_l1_n14:n14|ram_l1_n14:ram_n14|altsyncram:r_mem_rtl_0|altsyncram_ug61:auto_generated
170. Source assignments for layer_l1:hl1|neuron_l1_n15:n15|ram_l1_n15:ram_n15|altsyncram:r_mem_rtl_0|altsyncram_ji61:auto_generated
171. Source assignments for layer_l1:hl1|neuron_l1_n16:n16|ram_l1_n16:ram_n16|altsyncram:r_mem_rtl_0|altsyncram_ig61:auto_generated
172. Source assignments for layer_l1:hl1|neuron_l1_n17:n17|ram_l1_n17:ram_n17|altsyncram:r_mem_rtl_0|altsyncram_ck61:auto_generated
173. Source assignments for layer_l1:hl1|neuron_l1_n18:n18|ram_l1_n18:ram_n18|altsyncram:r_mem_rtl_0|altsyncram_hk61:auto_generated
174. Source assignments for layer_l1:hl1|neuron_l1_n19:n19|ram_l1_n19:ram_n19|altsyncram:r_mem_rtl_0|altsyncram_6k61:auto_generated
175. Source assignments for layer_l1:hl1|neuron_l1_n20:n20|ram_l1_n20:ram_n20|altsyncram:r_mem_rtl_0|altsyncram_4k61:auto_generated
176. Source assignments for layer_l1:hl1|neuron_l1_n21:n21|ram_l1_n21:ram_n21|altsyncram:r_mem_rtl_0|altsyncram_ak61:auto_generated
177. Source assignments for layer_l1:hl1|neuron_l1_n22:n22|ram_l1_n22:ram_n22|altsyncram:r_mem_rtl_0|altsyncram_dk61:auto_generated
178. Source assignments for layer_l1:hl1|neuron_l1_n23:n23|ram_l1_n23:ram_n23|altsyncram:r_mem_rtl_0|altsyncram_7k61:auto_generated
179. Source assignments for layer_l1:hl1|neuron_l1_n24:n24|ram_l1_n24:ram_n24|altsyncram:r_mem_rtl_0|altsyncram_oh61:auto_generated
180. Source assignments for layer_l1:hl1|neuron_l1_n25:n25|ram_l1_n25:ram_n25|altsyncram:r_mem_rtl_0|altsyncram_bn61:auto_generated
181. Source assignments for layer_l1:hl1|neuron_l1_n26:n26|ram_l1_n26:ram_n26|altsyncram:r_mem_rtl_0|altsyncram_qk61:auto_generated
182. Source assignments for layer_l1:hl1|neuron_l1_n27:n27|ram_l1_n27:ram_n27|altsyncram:r_mem_rtl_0|altsyncram_3i61:auto_generated
183. Source assignments for layer_l1:hl1|neuron_l1_n28:n28|ram_l1_n28:ram_n28|altsyncram:r_mem_rtl_0|altsyncram_qh61:auto_generated
184. Source assignments for layer_l1:hl1|neuron_l1_n29:n29|ram_l1_n29:ram_n29|altsyncram:r_mem_rtl_0|altsyncram_ll61:auto_generated
185. Source assignments for layer_l0:il|neuron_l0_n0:n0|ram_l0_n0:ram_n0|altsyncram:r_mem_rtl_0|altsyncram_li61:auto_generated
186. Source assignments for layer_l0:il|neuron_l0_n1:n1|ram_l0_n1:ram_n1|altsyncram:r_mem_rtl_0|altsyncram_ui61:auto_generated
187. Source assignments for layer_l0:il|neuron_l0_n2:n2|ram_l0_n2:ram_n2|altsyncram:r_mem_rtl_0|altsyncram_3j61:auto_generated
188. Source assignments for layer_l0:il|neuron_l0_n3:n3|ram_l0_n3:ram_n3|altsyncram:r_mem_rtl_0|altsyncram_4j61:auto_generated
189. Source assignments for layer_l0:il|neuron_l0_n4:n4|ram_l0_n4:ram_n4|altsyncram:r_mem_rtl_0|altsyncram_5j61:auto_generated
190. Source assignments for layer_l0:il|neuron_l0_n5:n5|ram_l0_n5:ram_n5|altsyncram:r_mem_rtl_0|altsyncram_6j61:auto_generated
191. Parameter Settings for User Entity Instance: Top-level Entity: |amc
192. Parameter Settings for User Entity Instance: layer_l0:il
193. Parameter Settings for User Entity Instance: layer_l0:il|neuron_l0_n0:n0
194. Parameter Settings for User Entity Instance: layer_l0:il|neuron_l0_n0:n0|ram_l0_n0:ram_n0
195. Parameter Settings for User Entity Instance: layer_l0:il|neuron_l0_n0:n0|mac:mac_n0
196. Parameter Settings for User Entity Instance: layer_l0:il|neuron_l0_n0:n0|lut_relu:act_relu
197. Parameter Settings for User Entity Instance: layer_l0:il|neuron_l0_n1:n1
198. Parameter Settings for User Entity Instance: layer_l0:il|neuron_l0_n1:n1|ram_l0_n1:ram_n1
199. Parameter Settings for User Entity Instance: layer_l0:il|neuron_l0_n1:n1|mac:mac_n1
200. Parameter Settings for User Entity Instance: layer_l0:il|neuron_l0_n1:n1|lut_relu:act_relu
201. Parameter Settings for User Entity Instance: layer_l0:il|neuron_l0_n2:n2
202. Parameter Settings for User Entity Instance: layer_l0:il|neuron_l0_n2:n2|ram_l0_n2:ram_n2
203. Parameter Settings for User Entity Instance: layer_l0:il|neuron_l0_n2:n2|mac:mac_n2
204. Parameter Settings for User Entity Instance: layer_l0:il|neuron_l0_n2:n2|lut_relu:act_relu
205. Parameter Settings for User Entity Instance: layer_l0:il|neuron_l0_n3:n3
206. Parameter Settings for User Entity Instance: layer_l0:il|neuron_l0_n3:n3|ram_l0_n3:ram_n3
207. Parameter Settings for User Entity Instance: layer_l0:il|neuron_l0_n3:n3|mac:mac_n3
208. Parameter Settings for User Entity Instance: layer_l0:il|neuron_l0_n3:n3|lut_relu:act_relu
209. Parameter Settings for User Entity Instance: layer_l0:il|neuron_l0_n4:n4
210. Parameter Settings for User Entity Instance: layer_l0:il|neuron_l0_n4:n4|ram_l0_n4:ram_n4
211. Parameter Settings for User Entity Instance: layer_l0:il|neuron_l0_n4:n4|mac:mac_n4
212. Parameter Settings for User Entity Instance: layer_l0:il|neuron_l0_n4:n4|lut_relu:act_relu
213. Parameter Settings for User Entity Instance: layer_l0:il|neuron_l0_n5:n5
214. Parameter Settings for User Entity Instance: layer_l0:il|neuron_l0_n5:n5|ram_l0_n5:ram_n5
215. Parameter Settings for User Entity Instance: layer_l0:il|neuron_l0_n5:n5|mac:mac_n5
216. Parameter Settings for User Entity Instance: layer_l0:il|neuron_l0_n5:n5|lut_relu:act_relu
217. Parameter Settings for User Entity Instance: layer_l1:hl1
218. Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n0:n0
219. Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n0:n0|ram_l1_n0:ram_n0
220. Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n0:n0|mac:mac_n0
221. Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n0:n0|lut_tanh:act_lut_tanh
222. Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n1:n1
223. Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n1:n1|ram_l1_n1:ram_n1
224. Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n1:n1|mac:mac_n1
225. Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n1:n1|lut_tanh:act_lut_tanh
226. Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n2:n2
227. Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n2:n2|ram_l1_n2:ram_n2
228. Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n2:n2|mac:mac_n2
229. Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n2:n2|lut_tanh:act_lut_tanh
230. Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n3:n3
231. Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n3:n3|ram_l1_n3:ram_n3
232. Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n3:n3|mac:mac_n3
233. Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n3:n3|lut_tanh:act_lut_tanh
234. Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n4:n4
235. Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n4:n4|ram_l1_n4:ram_n4
236. Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n4:n4|mac:mac_n4
237. Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n4:n4|lut_tanh:act_lut_tanh
238. Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n5:n5
239. Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n5:n5|ram_l1_n5:ram_n5
240. Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n5:n5|mac:mac_n5
241. Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n5:n5|lut_tanh:act_lut_tanh
242. Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n6:n6
243. Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n6:n6|ram_l1_n6:ram_n6
244. Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n6:n6|mac:mac_n6
245. Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n6:n6|lut_tanh:act_lut_tanh
246. Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n7:n7
247. Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n7:n7|ram_l1_n7:ram_n7
248. Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n7:n7|mac:mac_n7
249. Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n7:n7|lut_tanh:act_lut_tanh
250. Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n8:n8
251. Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n8:n8|ram_l1_n8:ram_n8
252. Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n8:n8|mac:mac_n8
253. Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n8:n8|lut_tanh:act_lut_tanh
254. Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n9:n9
255. Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n9:n9|ram_l1_n9:ram_n9
256. Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n9:n9|mac:mac_n9
257. Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n9:n9|lut_tanh:act_lut_tanh
258. Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n10:n10
259. Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n10:n10|ram_l1_n10:ram_n10
260. Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n10:n10|mac:mac_n10
261. Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n10:n10|lut_tanh:act_lut_tanh
262. Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n11:n11
263. Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n11:n11|ram_l1_n11:ram_n11
264. Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n11:n11|mac:mac_n11
265. Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n11:n11|lut_tanh:act_lut_tanh
266. Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n12:n12
267. Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n12:n12|ram_l1_n12:ram_n12
268. Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n12:n12|mac:mac_n12
269. Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n12:n12|lut_tanh:act_lut_tanh
270. Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n13:n13
271. Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n13:n13|ram_l1_n13:ram_n13
272. Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n13:n13|mac:mac_n13
273. Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n13:n13|lut_tanh:act_lut_tanh
274. Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n14:n14
275. Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n14:n14|ram_l1_n14:ram_n14
276. Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n14:n14|mac:mac_n14
277. Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n14:n14|lut_tanh:act_lut_tanh
278. Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n15:n15
279. Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n15:n15|ram_l1_n15:ram_n15
280. Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n15:n15|mac:mac_n15
281. Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n15:n15|lut_tanh:act_lut_tanh
282. Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n16:n16
283. Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n16:n16|ram_l1_n16:ram_n16
284. Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n16:n16|mac:mac_n16
285. Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n16:n16|lut_tanh:act_lut_tanh
286. Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n17:n17
287. Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n17:n17|ram_l1_n17:ram_n17
288. Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n17:n17|mac:mac_n17
289. Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n17:n17|lut_tanh:act_lut_tanh
290. Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n18:n18
291. Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n18:n18|ram_l1_n18:ram_n18
292. Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n18:n18|mac:mac_n18
293. Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n18:n18|lut_tanh:act_lut_tanh
294. Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n19:n19
295. Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n19:n19|ram_l1_n19:ram_n19
296. Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n19:n19|mac:mac_n19
297. Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n19:n19|lut_tanh:act_lut_tanh
298. Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n20:n20
299. Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n20:n20|ram_l1_n20:ram_n20
300. Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n20:n20|mac:mac_n20
301. Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n20:n20|lut_tanh:act_lut_tanh
302. Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n21:n21
303. Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n21:n21|ram_l1_n21:ram_n21
304. Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n21:n21|mac:mac_n21
305. Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n21:n21|lut_tanh:act_lut_tanh
306. Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n22:n22
307. Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n22:n22|ram_l1_n22:ram_n22
308. Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n22:n22|mac:mac_n22
309. Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n22:n22|lut_tanh:act_lut_tanh
310. Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n23:n23
311. Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n23:n23|ram_l1_n23:ram_n23
312. Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n23:n23|mac:mac_n23
313. Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n23:n23|lut_tanh:act_lut_tanh
314. Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n24:n24
315. Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n24:n24|ram_l1_n24:ram_n24
316. Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n24:n24|mac:mac_n24
317. Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n24:n24|lut_tanh:act_lut_tanh
318. Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n25:n25
319. Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n25:n25|ram_l1_n25:ram_n25
320. Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n25:n25|mac:mac_n25
321. Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n25:n25|lut_tanh:act_lut_tanh
322. Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n26:n26
323. Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n26:n26|ram_l1_n26:ram_n26
324. Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n26:n26|mac:mac_n26
325. Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n26:n26|lut_tanh:act_lut_tanh
326. Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n27:n27
327. Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n27:n27|ram_l1_n27:ram_n27
328. Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n27:n27|mac:mac_n27
329. Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n27:n27|lut_tanh:act_lut_tanh
330. Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n28:n28
331. Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n28:n28|ram_l1_n28:ram_n28
332. Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n28:n28|mac:mac_n28
333. Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n28:n28|lut_tanh:act_lut_tanh
334. Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n29:n29
335. Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n29:n29|ram_l1_n29:ram_n29
336. Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n29:n29|mac:mac_n29
337. Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n29:n29|lut_tanh:act_lut_tanh
338. Parameter Settings for User Entity Instance: layer_l2:hl2
339. Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n0:n0
340. Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n0:n0|ram_l2_n0:ram_n0
341. Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n0:n0|mac:mac_n0
342. Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n0:n0|lut_tanh:act_lut_tanh
343. Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n1:n1
344. Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n1:n1|ram_l2_n1:ram_n1
345. Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n1:n1|mac:mac_n1
346. Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n1:n1|lut_tanh:act_lut_tanh
347. Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n2:n2
348. Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n2:n2|ram_l2_n2:ram_n2
349. Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n2:n2|mac:mac_n2
350. Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n2:n2|lut_tanh:act_lut_tanh
351. Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n3:n3
352. Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n3:n3|ram_l2_n3:ram_n3
353. Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n3:n3|mac:mac_n3
354. Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n3:n3|lut_tanh:act_lut_tanh
355. Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n4:n4
356. Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n4:n4|ram_l2_n4:ram_n4
357. Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n4:n4|mac:mac_n4
358. Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n4:n4|lut_tanh:act_lut_tanh
359. Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n5:n5
360. Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n5:n5|ram_l2_n5:ram_n5
361. Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n5:n5|mac:mac_n5
362. Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n5:n5|lut_tanh:act_lut_tanh
363. Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n6:n6
364. Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n6:n6|ram_l2_n6:ram_n6
365. Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n6:n6|mac:mac_n6
366. Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n6:n6|lut_tanh:act_lut_tanh
367. Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n7:n7
368. Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n7:n7|ram_l2_n7:ram_n7
369. Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n7:n7|mac:mac_n7
370. Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n7:n7|lut_tanh:act_lut_tanh
371. Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n8:n8
372. Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n8:n8|ram_l2_n8:ram_n8
373. Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n8:n8|mac:mac_n8
374. Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n8:n8|lut_tanh:act_lut_tanh
375. Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n9:n9
376. Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n9:n9|ram_l2_n9:ram_n9
377. Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n9:n9|mac:mac_n9
378. Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n9:n9|lut_tanh:act_lut_tanh
379. Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n10:n10
380. Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n10:n10|ram_l2_n10:ram_n10
381. Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n10:n10|mac:mac_n10
382. Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n10:n10|lut_tanh:act_lut_tanh
383. Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n11:n11
384. Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n11:n11|ram_l2_n11:ram_n11
385. Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n11:n11|mac:mac_n11
386. Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n11:n11|lut_tanh:act_lut_tanh
387. Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n12:n12
388. Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n12:n12|ram_l2_n12:ram_n12
389. Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n12:n12|mac:mac_n12
390. Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n12:n12|lut_tanh:act_lut_tanh
391. Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n13:n13
392. Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n13:n13|ram_l2_n13:ram_n13
393. Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n13:n13|mac:mac_n13
394. Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n13:n13|lut_tanh:act_lut_tanh
395. Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n14:n14
396. Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n14:n14|ram_l2_n14:ram_n14
397. Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n14:n14|mac:mac_n14
398. Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n14:n14|lut_tanh:act_lut_tanh
399. Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n15:n15
400. Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n15:n15|ram_l2_n15:ram_n15
401. Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n15:n15|mac:mac_n15
402. Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n15:n15|lut_tanh:act_lut_tanh
403. Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n16:n16
404. Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n16:n16|ram_l2_n16:ram_n16
405. Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n16:n16|mac:mac_n16
406. Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n16:n16|lut_tanh:act_lut_tanh
407. Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n17:n17
408. Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n17:n17|ram_l2_n17:ram_n17
409. Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n17:n17|mac:mac_n17
410. Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n17:n17|lut_tanh:act_lut_tanh
411. Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n18:n18
412. Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n18:n18|ram_l2_n18:ram_n18
413. Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n18:n18|mac:mac_n18
414. Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n18:n18|lut_tanh:act_lut_tanh
415. Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n19:n19
416. Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n19:n19|ram_l2_n19:ram_n19
417. Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n19:n19|mac:mac_n19
418. Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n19:n19|lut_tanh:act_lut_tanh
419. Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n20:n20
420. Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n20:n20|ram_l2_n20:ram_n20
421. Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n20:n20|mac:mac_n20
422. Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n20:n20|lut_tanh:act_lut_tanh
423. Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n21:n21
424. Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n21:n21|ram_l2_n21:ram_n21
425. Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n21:n21|mac:mac_n21
426. Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n21:n21|lut_tanh:act_lut_tanh
427. Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n22:n22
428. Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n22:n22|ram_l2_n22:ram_n22
429. Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n22:n22|mac:mac_n22
430. Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n22:n22|lut_tanh:act_lut_tanh
431. Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n23:n23
432. Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n23:n23|ram_l2_n23:ram_n23
433. Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n23:n23|mac:mac_n23
434. Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n23:n23|lut_tanh:act_lut_tanh
435. Parameter Settings for User Entity Instance: layer_l3:hl3
436. Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n0:n0
437. Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n0:n0|ram_l3_n0:ram_n0
438. Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n0:n0|mac:mac_n0
439. Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n0:n0|lut_tanh:act_lut_tanh
440. Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n1:n1
441. Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n1:n1|ram_l3_n1:ram_n1
442. Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n1:n1|mac:mac_n1
443. Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n1:n1|lut_tanh:act_lut_tanh
444. Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n2:n2
445. Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n2:n2|ram_l3_n2:ram_n2
446. Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n2:n2|mac:mac_n2
447. Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n2:n2|lut_tanh:act_lut_tanh
448. Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n3:n3
449. Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n3:n3|ram_l3_n3:ram_n3
450. Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n3:n3|mac:mac_n3
451. Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n3:n3|lut_tanh:act_lut_tanh
452. Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n4:n4
453. Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n4:n4|ram_l3_n4:ram_n4
454. Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n4:n4|mac:mac_n4
455. Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n4:n4|lut_tanh:act_lut_tanh
456. Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n5:n5
457. Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n5:n5|ram_l3_n5:ram_n5
458. Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n5:n5|mac:mac_n5
459. Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n5:n5|lut_tanh:act_lut_tanh
460. Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n6:n6
461. Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n6:n6|ram_l3_n6:ram_n6
462. Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n6:n6|mac:mac_n6
463. Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n6:n6|lut_tanh:act_lut_tanh
464. Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n7:n7
465. Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n7:n7|ram_l3_n7:ram_n7
466. Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n7:n7|mac:mac_n7
467. Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n7:n7|lut_tanh:act_lut_tanh
468. Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n8:n8
469. Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n8:n8|ram_l3_n8:ram_n8
470. Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n8:n8|mac:mac_n8
471. Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n8:n8|lut_tanh:act_lut_tanh
472. Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n9:n9
473. Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n9:n9|ram_l3_n9:ram_n9
474. Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n9:n9|mac:mac_n9
475. Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n9:n9|lut_tanh:act_lut_tanh
476. Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n10:n10
477. Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n10:n10|ram_l3_n10:ram_n10
478. Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n10:n10|mac:mac_n10
479. Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n10:n10|lut_tanh:act_lut_tanh
480. Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n11:n11
481. Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n11:n11|ram_l3_n11:ram_n11
482. Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n11:n11|mac:mac_n11
483. Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n11:n11|lut_tanh:act_lut_tanh
484. Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n12:n12
485. Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n12:n12|ram_l3_n12:ram_n12
486. Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n12:n12|mac:mac_n12
487. Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n12:n12|lut_tanh:act_lut_tanh
488. Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n13:n13
489. Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n13:n13|ram_l3_n13:ram_n13
490. Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n13:n13|mac:mac_n13
491. Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n13:n13|lut_tanh:act_lut_tanh
492. Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n14:n14
493. Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n14:n14|ram_l3_n14:ram_n14
494. Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n14:n14|mac:mac_n14
495. Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n14:n14|lut_tanh:act_lut_tanh
496. Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n15:n15
497. Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n15:n15|ram_l3_n15:ram_n15
498. Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n15:n15|mac:mac_n15
499. Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n15:n15|lut_tanh:act_lut_tanh
500. Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n16:n16
501. Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n16:n16|ram_l3_n16:ram_n16
502. Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n16:n16|mac:mac_n16
503. Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n16:n16|lut_tanh:act_lut_tanh
504. Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n17:n17
505. Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n17:n17|ram_l3_n17:ram_n17
506. Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n17:n17|mac:mac_n17
507. Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n17:n17|lut_tanh:act_lut_tanh
508. Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n18:n18
509. Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n18:n18|ram_l3_n18:ram_n18
510. Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n18:n18|mac:mac_n18
511. Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n18:n18|lut_tanh:act_lut_tanh
512. Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n19:n19
513. Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n19:n19|ram_l3_n19:ram_n19
514. Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n19:n19|mac:mac_n19
515. Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n19:n19|lut_tanh:act_lut_tanh
516. Parameter Settings for User Entity Instance: layer_l4:ol
517. Parameter Settings for User Entity Instance: layer_l4:ol|max:act_max
518. Parameter Settings for User Entity Instance: layer_l4:ol|neuron_l4_n0:n0
519. Parameter Settings for User Entity Instance: layer_l4:ol|neuron_l4_n0:n0|ram_l4_n0:ram_n0
520. Parameter Settings for User Entity Instance: layer_l4:ol|neuron_l4_n0:n0|mac:mac_n0
521. Parameter Settings for User Entity Instance: layer_l4:ol|neuron_l4_n1:n1
522. Parameter Settings for User Entity Instance: layer_l4:ol|neuron_l4_n1:n1|ram_l4_n1:ram_n1
523. Parameter Settings for User Entity Instance: layer_l4:ol|neuron_l4_n1:n1|mac:mac_n1
524. Parameter Settings for User Entity Instance: layer_l4:ol|neuron_l4_n2:n2
525. Parameter Settings for User Entity Instance: layer_l4:ol|neuron_l4_n2:n2|ram_l4_n2:ram_n2
526. Parameter Settings for User Entity Instance: layer_l4:ol|neuron_l4_n2:n2|mac:mac_n2
527. Parameter Settings for User Entity Instance: layer_l4:ol|neuron_l4_n3:n3
528. Parameter Settings for User Entity Instance: layer_l4:ol|neuron_l4_n3:n3|ram_l4_n3:ram_n3
529. Parameter Settings for User Entity Instance: layer_l4:ol|neuron_l4_n3:n3|mac:mac_n3
530. Parameter Settings for User Entity Instance: layer_l4:ol|neuron_l4_n4:n4
531. Parameter Settings for User Entity Instance: layer_l4:ol|neuron_l4_n4:n4|ram_l4_n4:ram_n4
532. Parameter Settings for User Entity Instance: layer_l4:ol|neuron_l4_n4:n4|mac:mac_n4
533. Parameter Settings for Inferred Entity Instance: layer_l4:ol|neuron_l4_n0:n0|ram_l4_n0:ram_n0|altsyncram:r_mem_rtl_0
534. Parameter Settings for Inferred Entity Instance: layer_l4:ol|neuron_l4_n4:n4|ram_l4_n4:ram_n4|altsyncram:r_mem_rtl_0
535. Parameter Settings for Inferred Entity Instance: layer_l4:ol|neuron_l4_n1:n1|ram_l4_n1:ram_n1|altsyncram:r_mem_rtl_0
536. Parameter Settings for Inferred Entity Instance: layer_l4:ol|neuron_l4_n2:n2|ram_l4_n2:ram_n2|altsyncram:r_mem_rtl_0
537. Parameter Settings for Inferred Entity Instance: layer_l4:ol|neuron_l4_n3:n3|ram_l4_n3:ram_n3|altsyncram:r_mem_rtl_0
538. Parameter Settings for Inferred Entity Instance: layer_l3:hl3|neuron_l3_n0:n0|ram_l3_n0:ram_n0|altsyncram:r_mem_rtl_0
539. Parameter Settings for Inferred Entity Instance: layer_l3:hl3|neuron_l3_n1:n1|ram_l3_n1:ram_n1|altsyncram:r_mem_rtl_0
540. Parameter Settings for Inferred Entity Instance: layer_l3:hl3|neuron_l3_n2:n2|ram_l3_n2:ram_n2|altsyncram:r_mem_rtl_0
541. Parameter Settings for Inferred Entity Instance: layer_l3:hl3|neuron_l3_n3:n3|ram_l3_n3:ram_n3|altsyncram:r_mem_rtl_0
542. Parameter Settings for Inferred Entity Instance: layer_l3:hl3|neuron_l3_n4:n4|ram_l3_n4:ram_n4|altsyncram:r_mem_rtl_0
543. Parameter Settings for Inferred Entity Instance: layer_l3:hl3|neuron_l3_n5:n5|ram_l3_n5:ram_n5|altsyncram:r_mem_rtl_0
544. Parameter Settings for Inferred Entity Instance: layer_l3:hl3|neuron_l3_n6:n6|ram_l3_n6:ram_n6|altsyncram:r_mem_rtl_0
545. Parameter Settings for Inferred Entity Instance: layer_l3:hl3|neuron_l3_n7:n7|ram_l3_n7:ram_n7|altsyncram:r_mem_rtl_0
546. Parameter Settings for Inferred Entity Instance: layer_l3:hl3|neuron_l3_n8:n8|ram_l3_n8:ram_n8|altsyncram:r_mem_rtl_0
547. Parameter Settings for Inferred Entity Instance: layer_l3:hl3|neuron_l3_n9:n9|ram_l3_n9:ram_n9|altsyncram:r_mem_rtl_0
548. Parameter Settings for Inferred Entity Instance: layer_l3:hl3|neuron_l3_n10:n10|ram_l3_n10:ram_n10|altsyncram:r_mem_rtl_0
549. Parameter Settings for Inferred Entity Instance: layer_l3:hl3|neuron_l3_n11:n11|ram_l3_n11:ram_n11|altsyncram:r_mem_rtl_0
550. Parameter Settings for Inferred Entity Instance: layer_l3:hl3|neuron_l3_n12:n12|ram_l3_n12:ram_n12|altsyncram:r_mem_rtl_0
551. Parameter Settings for Inferred Entity Instance: layer_l3:hl3|neuron_l3_n13:n13|ram_l3_n13:ram_n13|altsyncram:r_mem_rtl_0
552. Parameter Settings for Inferred Entity Instance: layer_l3:hl3|neuron_l3_n14:n14|ram_l3_n14:ram_n14|altsyncram:r_mem_rtl_0
553. Parameter Settings for Inferred Entity Instance: layer_l3:hl3|neuron_l3_n15:n15|ram_l3_n15:ram_n15|altsyncram:r_mem_rtl_0
554. Parameter Settings for Inferred Entity Instance: layer_l3:hl3|neuron_l3_n16:n16|ram_l3_n16:ram_n16|altsyncram:r_mem_rtl_0
555. Parameter Settings for Inferred Entity Instance: layer_l3:hl3|neuron_l3_n17:n17|ram_l3_n17:ram_n17|altsyncram:r_mem_rtl_0
556. Parameter Settings for Inferred Entity Instance: layer_l3:hl3|neuron_l3_n18:n18|ram_l3_n18:ram_n18|altsyncram:r_mem_rtl_0
557. Parameter Settings for Inferred Entity Instance: layer_l3:hl3|neuron_l3_n19:n19|ram_l3_n19:ram_n19|altsyncram:r_mem_rtl_0
558. Parameter Settings for Inferred Entity Instance: layer_l2:hl2|neuron_l2_n0:n0|ram_l2_n0:ram_n0|altsyncram:r_mem_rtl_0
559. Parameter Settings for Inferred Entity Instance: layer_l2:hl2|neuron_l2_n1:n1|ram_l2_n1:ram_n1|altsyncram:r_mem_rtl_0
560. Parameter Settings for Inferred Entity Instance: layer_l2:hl2|neuron_l2_n2:n2|ram_l2_n2:ram_n2|altsyncram:r_mem_rtl_0
561. Parameter Settings for Inferred Entity Instance: layer_l2:hl2|neuron_l2_n3:n3|ram_l2_n3:ram_n3|altsyncram:r_mem_rtl_0
562. Parameter Settings for Inferred Entity Instance: layer_l2:hl2|neuron_l2_n4:n4|ram_l2_n4:ram_n4|altsyncram:r_mem_rtl_0
563. Parameter Settings for Inferred Entity Instance: layer_l2:hl2|neuron_l2_n5:n5|ram_l2_n5:ram_n5|altsyncram:r_mem_rtl_0
564. Parameter Settings for Inferred Entity Instance: layer_l2:hl2|neuron_l2_n6:n6|ram_l2_n6:ram_n6|altsyncram:r_mem_rtl_0
565. Parameter Settings for Inferred Entity Instance: layer_l2:hl2|neuron_l2_n7:n7|ram_l2_n7:ram_n7|altsyncram:r_mem_rtl_0
566. Parameter Settings for Inferred Entity Instance: layer_l2:hl2|neuron_l2_n8:n8|ram_l2_n8:ram_n8|altsyncram:r_mem_rtl_0
567. Parameter Settings for Inferred Entity Instance: layer_l2:hl2|neuron_l2_n9:n9|ram_l2_n9:ram_n9|altsyncram:r_mem_rtl_0
568. Parameter Settings for Inferred Entity Instance: layer_l2:hl2|neuron_l2_n10:n10|ram_l2_n10:ram_n10|altsyncram:r_mem_rtl_0
569. Parameter Settings for Inferred Entity Instance: layer_l2:hl2|neuron_l2_n11:n11|ram_l2_n11:ram_n11|altsyncram:r_mem_rtl_0
570. Parameter Settings for Inferred Entity Instance: layer_l2:hl2|neuron_l2_n12:n12|ram_l2_n12:ram_n12|altsyncram:r_mem_rtl_0
571. Parameter Settings for Inferred Entity Instance: layer_l2:hl2|neuron_l2_n13:n13|ram_l2_n13:ram_n13|altsyncram:r_mem_rtl_0
572. Parameter Settings for Inferred Entity Instance: layer_l2:hl2|neuron_l2_n14:n14|ram_l2_n14:ram_n14|altsyncram:r_mem_rtl_0
573. Parameter Settings for Inferred Entity Instance: layer_l2:hl2|neuron_l2_n15:n15|ram_l2_n15:ram_n15|altsyncram:r_mem_rtl_0
574. Parameter Settings for Inferred Entity Instance: layer_l2:hl2|neuron_l2_n16:n16|ram_l2_n16:ram_n16|altsyncram:r_mem_rtl_0
575. Parameter Settings for Inferred Entity Instance: layer_l2:hl2|neuron_l2_n17:n17|ram_l2_n17:ram_n17|altsyncram:r_mem_rtl_0
576. Parameter Settings for Inferred Entity Instance: layer_l2:hl2|neuron_l2_n18:n18|ram_l2_n18:ram_n18|altsyncram:r_mem_rtl_0
577. Parameter Settings for Inferred Entity Instance: layer_l2:hl2|neuron_l2_n19:n19|ram_l2_n19:ram_n19|altsyncram:r_mem_rtl_0
578. Parameter Settings for Inferred Entity Instance: layer_l2:hl2|neuron_l2_n20:n20|ram_l2_n20:ram_n20|altsyncram:r_mem_rtl_0
579. Parameter Settings for Inferred Entity Instance: layer_l2:hl2|neuron_l2_n21:n21|ram_l2_n21:ram_n21|altsyncram:r_mem_rtl_0
580. Parameter Settings for Inferred Entity Instance: layer_l2:hl2|neuron_l2_n22:n22|ram_l2_n22:ram_n22|altsyncram:r_mem_rtl_0
581. Parameter Settings for Inferred Entity Instance: layer_l2:hl2|neuron_l2_n23:n23|ram_l2_n23:ram_n23|altsyncram:r_mem_rtl_0
582. Parameter Settings for Inferred Entity Instance: layer_l1:hl1|neuron_l1_n0:n0|ram_l1_n0:ram_n0|altsyncram:r_mem_rtl_0
583. Parameter Settings for Inferred Entity Instance: layer_l1:hl1|neuron_l1_n1:n1|ram_l1_n1:ram_n1|altsyncram:r_mem_rtl_0
584. Parameter Settings for Inferred Entity Instance: layer_l1:hl1|neuron_l1_n2:n2|ram_l1_n2:ram_n2|altsyncram:r_mem_rtl_0
585. Parameter Settings for Inferred Entity Instance: layer_l1:hl1|neuron_l1_n3:n3|ram_l1_n3:ram_n3|altsyncram:r_mem_rtl_0
586. Parameter Settings for Inferred Entity Instance: layer_l1:hl1|neuron_l1_n4:n4|ram_l1_n4:ram_n4|altsyncram:r_mem_rtl_0
587. Parameter Settings for Inferred Entity Instance: layer_l1:hl1|neuron_l1_n5:n5|ram_l1_n5:ram_n5|altsyncram:r_mem_rtl_0
588. Parameter Settings for Inferred Entity Instance: layer_l1:hl1|neuron_l1_n6:n6|ram_l1_n6:ram_n6|altsyncram:r_mem_rtl_0
589. Parameter Settings for Inferred Entity Instance: layer_l1:hl1|neuron_l1_n7:n7|ram_l1_n7:ram_n7|altsyncram:r_mem_rtl_0
590. Parameter Settings for Inferred Entity Instance: layer_l1:hl1|neuron_l1_n8:n8|ram_l1_n8:ram_n8|altsyncram:r_mem_rtl_0
591. Parameter Settings for Inferred Entity Instance: layer_l1:hl1|neuron_l1_n9:n9|ram_l1_n9:ram_n9|altsyncram:r_mem_rtl_0
592. Parameter Settings for Inferred Entity Instance: layer_l1:hl1|neuron_l1_n10:n10|ram_l1_n10:ram_n10|altsyncram:r_mem_rtl_0
593. Parameter Settings for Inferred Entity Instance: layer_l1:hl1|neuron_l1_n11:n11|ram_l1_n11:ram_n11|altsyncram:r_mem_rtl_0
594. Parameter Settings for Inferred Entity Instance: layer_l1:hl1|neuron_l1_n12:n12|ram_l1_n12:ram_n12|altsyncram:r_mem_rtl_0
595. Parameter Settings for Inferred Entity Instance: layer_l1:hl1|neuron_l1_n13:n13|ram_l1_n13:ram_n13|altsyncram:r_mem_rtl_0
596. Parameter Settings for Inferred Entity Instance: layer_l1:hl1|neuron_l1_n14:n14|ram_l1_n14:ram_n14|altsyncram:r_mem_rtl_0
597. Parameter Settings for Inferred Entity Instance: layer_l1:hl1|neuron_l1_n15:n15|ram_l1_n15:ram_n15|altsyncram:r_mem_rtl_0
598. Parameter Settings for Inferred Entity Instance: layer_l1:hl1|neuron_l1_n16:n16|ram_l1_n16:ram_n16|altsyncram:r_mem_rtl_0
599. Parameter Settings for Inferred Entity Instance: layer_l1:hl1|neuron_l1_n17:n17|ram_l1_n17:ram_n17|altsyncram:r_mem_rtl_0
600. Parameter Settings for Inferred Entity Instance: layer_l1:hl1|neuron_l1_n18:n18|ram_l1_n18:ram_n18|altsyncram:r_mem_rtl_0
601. Parameter Settings for Inferred Entity Instance: layer_l1:hl1|neuron_l1_n19:n19|ram_l1_n19:ram_n19|altsyncram:r_mem_rtl_0
602. Parameter Settings for Inferred Entity Instance: layer_l1:hl1|neuron_l1_n20:n20|ram_l1_n20:ram_n20|altsyncram:r_mem_rtl_0
603. Parameter Settings for Inferred Entity Instance: layer_l1:hl1|neuron_l1_n21:n21|ram_l1_n21:ram_n21|altsyncram:r_mem_rtl_0
604. Parameter Settings for Inferred Entity Instance: layer_l1:hl1|neuron_l1_n22:n22|ram_l1_n22:ram_n22|altsyncram:r_mem_rtl_0
605. Parameter Settings for Inferred Entity Instance: layer_l1:hl1|neuron_l1_n23:n23|ram_l1_n23:ram_n23|altsyncram:r_mem_rtl_0
606. Parameter Settings for Inferred Entity Instance: layer_l1:hl1|neuron_l1_n24:n24|ram_l1_n24:ram_n24|altsyncram:r_mem_rtl_0
607. Parameter Settings for Inferred Entity Instance: layer_l1:hl1|neuron_l1_n25:n25|ram_l1_n25:ram_n25|altsyncram:r_mem_rtl_0
608. Parameter Settings for Inferred Entity Instance: layer_l1:hl1|neuron_l1_n26:n26|ram_l1_n26:ram_n26|altsyncram:r_mem_rtl_0
609. Parameter Settings for Inferred Entity Instance: layer_l1:hl1|neuron_l1_n27:n27|ram_l1_n27:ram_n27|altsyncram:r_mem_rtl_0
610. Parameter Settings for Inferred Entity Instance: layer_l1:hl1|neuron_l1_n28:n28|ram_l1_n28:ram_n28|altsyncram:r_mem_rtl_0
611. Parameter Settings for Inferred Entity Instance: layer_l1:hl1|neuron_l1_n29:n29|ram_l1_n29:ram_n29|altsyncram:r_mem_rtl_0
612. Parameter Settings for Inferred Entity Instance: layer_l0:il|neuron_l0_n0:n0|ram_l0_n0:ram_n0|altsyncram:r_mem_rtl_0
613. Parameter Settings for Inferred Entity Instance: layer_l0:il|neuron_l0_n1:n1|ram_l0_n1:ram_n1|altsyncram:r_mem_rtl_0
614. Parameter Settings for Inferred Entity Instance: layer_l0:il|neuron_l0_n2:n2|ram_l0_n2:ram_n2|altsyncram:r_mem_rtl_0
615. Parameter Settings for Inferred Entity Instance: layer_l0:il|neuron_l0_n3:n3|ram_l0_n3:ram_n3|altsyncram:r_mem_rtl_0
616. Parameter Settings for Inferred Entity Instance: layer_l0:il|neuron_l0_n4:n4|ram_l0_n4:ram_n4|altsyncram:r_mem_rtl_0
617. Parameter Settings for Inferred Entity Instance: layer_l0:il|neuron_l0_n5:n5|ram_l0_n5:ram_n5|altsyncram:r_mem_rtl_0
618. Parameter Settings for Inferred Entity Instance: layer_l4:ol|neuron_l4_n4:n4|mac:mac_n4|lpm_mult:Mult0
619. Parameter Settings for Inferred Entity Instance: layer_l4:ol|neuron_l4_n0:n0|mac:mac_n0|lpm_mult:Mult0
620. Parameter Settings for Inferred Entity Instance: layer_l4:ol|neuron_l4_n1:n1|mac:mac_n1|lpm_mult:Mult0
621. Parameter Settings for Inferred Entity Instance: layer_l4:ol|neuron_l4_n2:n2|mac:mac_n2|lpm_mult:Mult0
622. Parameter Settings for Inferred Entity Instance: layer_l4:ol|neuron_l4_n3:n3|mac:mac_n3|lpm_mult:Mult0
623. Parameter Settings for Inferred Entity Instance: layer_l3:hl3|neuron_l3_n9:n9|mac:mac_n9|lpm_mult:Mult0
624. Parameter Settings for Inferred Entity Instance: layer_l3:hl3|neuron_l3_n13:n13|mac:mac_n13|lpm_mult:Mult0
625. Parameter Settings for Inferred Entity Instance: layer_l3:hl3|neuron_l3_n2:n2|mac:mac_n2|lpm_mult:Mult0
626. Parameter Settings for Inferred Entity Instance: layer_l3:hl3|neuron_l3_n4:n4|mac:mac_n4|lpm_mult:Mult0
627. Parameter Settings for Inferred Entity Instance: layer_l3:hl3|neuron_l3_n0:n0|mac:mac_n0|lpm_mult:Mult0
628. Parameter Settings for Inferred Entity Instance: layer_l3:hl3|neuron_l3_n7:n7|mac:mac_n7|lpm_mult:Mult0
629. Parameter Settings for Inferred Entity Instance: layer_l3:hl3|neuron_l3_n15:n15|mac:mac_n15|lpm_mult:Mult0
630. Parameter Settings for Inferred Entity Instance: layer_l3:hl3|neuron_l3_n17:n17|mac:mac_n17|lpm_mult:Mult0
631. Parameter Settings for Inferred Entity Instance: layer_l3:hl3|neuron_l3_n16:n16|mac:mac_n16|lpm_mult:Mult0
632. Parameter Settings for Inferred Entity Instance: layer_l3:hl3|neuron_l3_n5:n5|mac:mac_n5|lpm_mult:Mult0
633. Parameter Settings for Inferred Entity Instance: layer_l3:hl3|neuron_l3_n1:n1|mac:mac_n1|lpm_mult:Mult0
634. Parameter Settings for Inferred Entity Instance: layer_l3:hl3|neuron_l3_n10:n10|mac:mac_n10|lpm_mult:Mult0
635. Parameter Settings for Inferred Entity Instance: layer_l3:hl3|neuron_l3_n6:n6|mac:mac_n6|lpm_mult:Mult0
636. Parameter Settings for Inferred Entity Instance: layer_l3:hl3|neuron_l3_n14:n14|mac:mac_n14|lpm_mult:Mult0
637. Parameter Settings for Inferred Entity Instance: layer_l3:hl3|neuron_l3_n8:n8|mac:mac_n8|lpm_mult:Mult0
638. Parameter Settings for Inferred Entity Instance: layer_l3:hl3|neuron_l3_n12:n12|mac:mac_n12|lpm_mult:Mult0
639. Parameter Settings for Inferred Entity Instance: layer_l3:hl3|neuron_l3_n11:n11|mac:mac_n11|lpm_mult:Mult0
640. Parameter Settings for Inferred Entity Instance: layer_l3:hl3|neuron_l3_n3:n3|mac:mac_n3|lpm_mult:Mult0
641. Parameter Settings for Inferred Entity Instance: layer_l3:hl3|neuron_l3_n18:n18|mac:mac_n18|lpm_mult:Mult0
642. Parameter Settings for Inferred Entity Instance: layer_l3:hl3|neuron_l3_n19:n19|mac:mac_n19|lpm_mult:Mult0
643. Parameter Settings for Inferred Entity Instance: layer_l2:hl2|neuron_l2_n10:n10|mac:mac_n10|lpm_mult:Mult0
644. Parameter Settings for Inferred Entity Instance: layer_l2:hl2|neuron_l2_n2:n2|mac:mac_n2|lpm_mult:Mult0
645. Parameter Settings for Inferred Entity Instance: layer_l2:hl2|neuron_l2_n13:n13|mac:mac_n13|lpm_mult:Mult0
646. Parameter Settings for Inferred Entity Instance: layer_l2:hl2|neuron_l2_n8:n8|mac:mac_n8|lpm_mult:Mult0
647. Parameter Settings for Inferred Entity Instance: layer_l2:hl2|neuron_l2_n0:n0|mac:mac_n0|lpm_mult:Mult0
648. Parameter Settings for Inferred Entity Instance: layer_l2:hl2|neuron_l2_n12:n12|mac:mac_n12|lpm_mult:Mult0
649. Parameter Settings for Inferred Entity Instance: layer_l2:hl2|neuron_l2_n17:n17|mac:mac_n17|lpm_mult:Mult0
650. Parameter Settings for Inferred Entity Instance: layer_l2:hl2|neuron_l2_n21:n21|mac:mac_n21|lpm_mult:Mult0
651. Parameter Settings for Inferred Entity Instance: layer_l2:hl2|neuron_l2_n20:n20|mac:mac_n20|lpm_mult:Mult0
652. Parameter Settings for Inferred Entity Instance: layer_l2:hl2|neuron_l2_n6:n6|mac:mac_n6|lpm_mult:Mult0
653. Parameter Settings for Inferred Entity Instance: layer_l2:hl2|neuron_l2_n14:n14|mac:mac_n14|lpm_mult:Mult0
654. Parameter Settings for Inferred Entity Instance: layer_l2:hl2|neuron_l2_n9:n9|mac:mac_n9|lpm_mult:Mult0
655. Parameter Settings for Inferred Entity Instance: layer_l2:hl2|neuron_l2_n5:n5|mac:mac_n5|lpm_mult:Mult0
656. Parameter Settings for Inferred Entity Instance: layer_l2:hl2|neuron_l2_n1:n1|mac:mac_n1|lpm_mult:Mult0
657. Parameter Settings for Inferred Entity Instance: layer_l2:hl2|neuron_l2_n4:n4|mac:mac_n4|lpm_mult:Mult0
658. Parameter Settings for Inferred Entity Instance: layer_l2:hl2|neuron_l2_n11:n11|mac:mac_n11|lpm_mult:Mult0
659. Parameter Settings for Inferred Entity Instance: layer_l2:hl2|neuron_l2_n7:n7|mac:mac_n7|lpm_mult:Mult0
660. Parameter Settings for Inferred Entity Instance: layer_l2:hl2|neuron_l2_n3:n3|mac:mac_n3|lpm_mult:Mult0
661. Parameter Settings for Inferred Entity Instance: layer_l2:hl2|neuron_l2_n15:n15|mac:mac_n15|lpm_mult:Mult0
662. Parameter Settings for Inferred Entity Instance: layer_l2:hl2|neuron_l2_n18:n18|mac:mac_n18|lpm_mult:Mult0
663. Parameter Settings for Inferred Entity Instance: layer_l2:hl2|neuron_l2_n16:n16|mac:mac_n16|lpm_mult:Mult0
664. Parameter Settings for Inferred Entity Instance: layer_l2:hl2|neuron_l2_n19:n19|mac:mac_n19|lpm_mult:Mult0
665. Parameter Settings for Inferred Entity Instance: layer_l2:hl2|neuron_l2_n22:n22|mac:mac_n22|lpm_mult:Mult0
666. Parameter Settings for Inferred Entity Instance: layer_l2:hl2|neuron_l2_n23:n23|mac:mac_n23|lpm_mult:Mult0
667. Parameter Settings for Inferred Entity Instance: layer_l1:hl1|neuron_l1_n5:n5|mac:mac_n5|lpm_mult:Mult0
668. Parameter Settings for Inferred Entity Instance: layer_l1:hl1|neuron_l1_n9:n9|mac:mac_n9|lpm_mult:Mult0
669. Parameter Settings for Inferred Entity Instance: layer_l1:hl1|neuron_l1_n4:n4|mac:mac_n4|lpm_mult:Mult0
670. Parameter Settings for Inferred Entity Instance: layer_l1:hl1|neuron_l1_n11:n11|mac:mac_n11|lpm_mult:Mult0
671. Parameter Settings for Inferred Entity Instance: layer_l1:hl1|neuron_l1_n3:n3|mac:mac_n3|lpm_mult:Mult0
672. Parameter Settings for Inferred Entity Instance: layer_l1:hl1|neuron_l1_n26:n26|mac:mac_n26|lpm_mult:Mult0
673. Parameter Settings for Inferred Entity Instance: layer_l1:hl1|neuron_l1_n21:n21|mac:mac_n21|lpm_mult:Mult0
674. Parameter Settings for Inferred Entity Instance: layer_l1:hl1|neuron_l1_n22:n22|mac:mac_n22|lpm_mult:Mult0
675. Parameter Settings for Inferred Entity Instance: layer_l1:hl1|neuron_l1_n23:n23|mac:mac_n23|lpm_mult:Mult0
676. Parameter Settings for Inferred Entity Instance: layer_l1:hl1|neuron_l1_n17:n17|mac:mac_n17|lpm_mult:Mult0
677. Parameter Settings for Inferred Entity Instance: layer_l1:hl1|neuron_l1_n19:n19|mac:mac_n19|lpm_mult:Mult0
678. Parameter Settings for Inferred Entity Instance: layer_l1:hl1|neuron_l1_n28:n28|mac:mac_n28|lpm_mult:Mult0
679. Parameter Settings for Inferred Entity Instance: layer_l1:hl1|neuron_l1_n10:n10|mac:mac_n10|lpm_mult:Mult0
680. Parameter Settings for Inferred Entity Instance: layer_l1:hl1|neuron_l1_n6:n6|mac:mac_n6|lpm_mult:Mult0
681. Parameter Settings for Inferred Entity Instance: layer_l1:hl1|neuron_l1_n2:n2|mac:mac_n2|lpm_mult:Mult0
682. Parameter Settings for Inferred Entity Instance: layer_l1:hl1|neuron_l1_n14:n14|mac:mac_n14|lpm_mult:Mult0
683. Parameter Settings for Inferred Entity Instance: layer_l1:hl1|neuron_l1_n1:n1|mac:mac_n1|lpm_mult:Mult0
684. Parameter Settings for Inferred Entity Instance: layer_l1:hl1|neuron_l1_n13:n13|mac:mac_n13|lpm_mult:Mult0
685. Parameter Settings for Inferred Entity Instance: layer_l1:hl1|neuron_l1_n8:n8|mac:mac_n8|lpm_mult:Mult0
686. Parameter Settings for Inferred Entity Instance: layer_l1:hl1|neuron_l1_n0:n0|mac:mac_n0|lpm_mult:Mult0
687. Parameter Settings for Inferred Entity Instance: layer_l1:hl1|neuron_l1_n12:n12|mac:mac_n12|lpm_mult:Mult0
688. Parameter Settings for Inferred Entity Instance: layer_l1:hl1|neuron_l1_n7:n7|mac:mac_n7|lpm_mult:Mult0
689. Parameter Settings for Inferred Entity Instance: layer_l1:hl1|neuron_l1_n15:n15|mac:mac_n15|lpm_mult:Mult0
690. Parameter Settings for Inferred Entity Instance: layer_l1:hl1|neuron_l1_n25:n25|mac:mac_n25|lpm_mult:Mult0
691. Parameter Settings for Inferred Entity Instance: layer_l1:hl1|neuron_l1_n24:n24|mac:mac_n24|lpm_mult:Mult0
692. Parameter Settings for Inferred Entity Instance: layer_l1:hl1|neuron_l1_n27:n27|mac:mac_n27|lpm_mult:Mult0
693. Parameter Settings for Inferred Entity Instance: layer_l1:hl1|neuron_l1_n20:n20|mac:mac_n20|lpm_mult:Mult0
694. Parameter Settings for Inferred Entity Instance: layer_l1:hl1|neuron_l1_n18:n18|mac:mac_n18|lpm_mult:Mult0
695. Parameter Settings for Inferred Entity Instance: layer_l1:hl1|neuron_l1_n16:n16|mac:mac_n16|lpm_mult:Mult0
696. Parameter Settings for Inferred Entity Instance: layer_l1:hl1|neuron_l1_n29:n29|mac:mac_n29|lpm_mult:Mult0
697. Parameter Settings for Inferred Entity Instance: layer_l0:il|neuron_l0_n2:n2|mac:mac_n2|lpm_mult:Mult0
698. Parameter Settings for Inferred Entity Instance: layer_l0:il|neuron_l0_n1:n1|mac:mac_n1|lpm_mult:Mult0
699. Parameter Settings for Inferred Entity Instance: layer_l0:il|neuron_l0_n0:n0|mac:mac_n0|lpm_mult:Mult0
700. Parameter Settings for Inferred Entity Instance: layer_l0:il|neuron_l0_n3:n3|mac:mac_n3|lpm_mult:Mult0
701. Parameter Settings for Inferred Entity Instance: layer_l0:il|neuron_l0_n4:n4|mac:mac_n4|lpm_mult:Mult0
702. Parameter Settings for Inferred Entity Instance: layer_l0:il|neuron_l0_n5:n5|mac:mac_n5|lpm_mult:Mult0
703. altsyncram Parameter Settings by Entity Instance
704. lpm_mult Parameter Settings by Entity Instance
705. Port Connectivity Checks: "layer_l4:ol|neuron_l4_n4:n4|ram_l4_n4:ram_n4"
706. Port Connectivity Checks: "layer_l4:ol|neuron_l4_n3:n3|ram_l4_n3:ram_n3"
707. Port Connectivity Checks: "layer_l4:ol|neuron_l4_n2:n2|ram_l4_n2:ram_n2"
708. Port Connectivity Checks: "layer_l4:ol|neuron_l4_n1:n1|ram_l4_n1:ram_n1"
709. Port Connectivity Checks: "layer_l4:ol|neuron_l4_n0:n0|ram_l4_n0:ram_n0"
710. Port Connectivity Checks: "layer_l3:hl3|neuron_l3_n19:n19|ram_l3_n19:ram_n19"
711. Port Connectivity Checks: "layer_l3:hl3|neuron_l3_n18:n18|ram_l3_n18:ram_n18"
712. Port Connectivity Checks: "layer_l3:hl3|neuron_l3_n17:n17|ram_l3_n17:ram_n17"
713. Port Connectivity Checks: "layer_l3:hl3|neuron_l3_n16:n16|ram_l3_n16:ram_n16"
714. Port Connectivity Checks: "layer_l3:hl3|neuron_l3_n15:n15|ram_l3_n15:ram_n15"
715. Port Connectivity Checks: "layer_l3:hl3|neuron_l3_n14:n14|ram_l3_n14:ram_n14"
716. Port Connectivity Checks: "layer_l3:hl3|neuron_l3_n13:n13|ram_l3_n13:ram_n13"
717. Port Connectivity Checks: "layer_l3:hl3|neuron_l3_n12:n12|ram_l3_n12:ram_n12"
718. Port Connectivity Checks: "layer_l3:hl3|neuron_l3_n11:n11|ram_l3_n11:ram_n11"
719. Port Connectivity Checks: "layer_l3:hl3|neuron_l3_n10:n10|ram_l3_n10:ram_n10"
720. Port Connectivity Checks: "layer_l3:hl3|neuron_l3_n9:n9|ram_l3_n9:ram_n9"
721. Port Connectivity Checks: "layer_l3:hl3|neuron_l3_n8:n8|ram_l3_n8:ram_n8"
722. Port Connectivity Checks: "layer_l3:hl3|neuron_l3_n7:n7|ram_l3_n7:ram_n7"
723. Port Connectivity Checks: "layer_l3:hl3|neuron_l3_n6:n6|ram_l3_n6:ram_n6"
724. Port Connectivity Checks: "layer_l3:hl3|neuron_l3_n5:n5|ram_l3_n5:ram_n5"
725. Port Connectivity Checks: "layer_l3:hl3|neuron_l3_n4:n4|ram_l3_n4:ram_n4"
726. Port Connectivity Checks: "layer_l3:hl3|neuron_l3_n3:n3|ram_l3_n3:ram_n3"
727. Port Connectivity Checks: "layer_l3:hl3|neuron_l3_n2:n2|ram_l3_n2:ram_n2"
728. Port Connectivity Checks: "layer_l3:hl3|neuron_l3_n1:n1|ram_l3_n1:ram_n1"
729. Port Connectivity Checks: "layer_l3:hl3|neuron_l3_n0:n0|ram_l3_n0:ram_n0"
730. Port Connectivity Checks: "layer_l2:hl2|neuron_l2_n23:n23|ram_l2_n23:ram_n23"
731. Port Connectivity Checks: "layer_l2:hl2|neuron_l2_n22:n22|ram_l2_n22:ram_n22"
732. Port Connectivity Checks: "layer_l2:hl2|neuron_l2_n21:n21|ram_l2_n21:ram_n21"
733. Port Connectivity Checks: "layer_l2:hl2|neuron_l2_n20:n20|ram_l2_n20:ram_n20"
734. Port Connectivity Checks: "layer_l2:hl2|neuron_l2_n19:n19|ram_l2_n19:ram_n19"
735. Port Connectivity Checks: "layer_l2:hl2|neuron_l2_n18:n18|ram_l2_n18:ram_n18"
736. Port Connectivity Checks: "layer_l2:hl2|neuron_l2_n17:n17|ram_l2_n17:ram_n17"
737. Port Connectivity Checks: "layer_l2:hl2|neuron_l2_n16:n16|ram_l2_n16:ram_n16"
738. Port Connectivity Checks: "layer_l2:hl2|neuron_l2_n15:n15|ram_l2_n15:ram_n15"
739. Port Connectivity Checks: "layer_l2:hl2|neuron_l2_n14:n14|ram_l2_n14:ram_n14"
740. Port Connectivity Checks: "layer_l2:hl2|neuron_l2_n13:n13|ram_l2_n13:ram_n13"
741. Port Connectivity Checks: "layer_l2:hl2|neuron_l2_n12:n12|ram_l2_n12:ram_n12"
742. Port Connectivity Checks: "layer_l2:hl2|neuron_l2_n11:n11|ram_l2_n11:ram_n11"
743. Port Connectivity Checks: "layer_l2:hl2|neuron_l2_n10:n10|ram_l2_n10:ram_n10"
744. Port Connectivity Checks: "layer_l2:hl2|neuron_l2_n9:n9|ram_l2_n9:ram_n9"
745. Port Connectivity Checks: "layer_l2:hl2|neuron_l2_n8:n8|ram_l2_n8:ram_n8"
746. Port Connectivity Checks: "layer_l2:hl2|neuron_l2_n7:n7|ram_l2_n7:ram_n7"
747. Port Connectivity Checks: "layer_l2:hl2|neuron_l2_n6:n6|ram_l2_n6:ram_n6"
748. Port Connectivity Checks: "layer_l2:hl2|neuron_l2_n5:n5|ram_l2_n5:ram_n5"
749. Port Connectivity Checks: "layer_l2:hl2|neuron_l2_n4:n4|ram_l2_n4:ram_n4"
750. Port Connectivity Checks: "layer_l2:hl2|neuron_l2_n3:n3|ram_l2_n3:ram_n3"
751. Port Connectivity Checks: "layer_l2:hl2|neuron_l2_n2:n2|ram_l2_n2:ram_n2"
752. Port Connectivity Checks: "layer_l2:hl2|neuron_l2_n1:n1|ram_l2_n1:ram_n1"
753. Port Connectivity Checks: "layer_l2:hl2|neuron_l2_n0:n0|ram_l2_n0:ram_n0"
754. Port Connectivity Checks: "layer_l1:hl1|neuron_l1_n29:n29|ram_l1_n29:ram_n29"
755. Port Connectivity Checks: "layer_l1:hl1|neuron_l1_n28:n28|ram_l1_n28:ram_n28"
756. Port Connectivity Checks: "layer_l1:hl1|neuron_l1_n27:n27|ram_l1_n27:ram_n27"
757. Port Connectivity Checks: "layer_l1:hl1|neuron_l1_n26:n26|ram_l1_n26:ram_n26"
758. Port Connectivity Checks: "layer_l1:hl1|neuron_l1_n25:n25|ram_l1_n25:ram_n25"
759. Port Connectivity Checks: "layer_l1:hl1|neuron_l1_n24:n24|ram_l1_n24:ram_n24"
760. Port Connectivity Checks: "layer_l1:hl1|neuron_l1_n23:n23|ram_l1_n23:ram_n23"
761. Port Connectivity Checks: "layer_l1:hl1|neuron_l1_n22:n22|ram_l1_n22:ram_n22"
762. Port Connectivity Checks: "layer_l1:hl1|neuron_l1_n21:n21|ram_l1_n21:ram_n21"
763. Port Connectivity Checks: "layer_l1:hl1|neuron_l1_n20:n20|ram_l1_n20:ram_n20"
764. Port Connectivity Checks: "layer_l1:hl1|neuron_l1_n19:n19|ram_l1_n19:ram_n19"
765. Port Connectivity Checks: "layer_l1:hl1|neuron_l1_n18:n18|ram_l1_n18:ram_n18"
766. Port Connectivity Checks: "layer_l1:hl1|neuron_l1_n17:n17|ram_l1_n17:ram_n17"
767. Port Connectivity Checks: "layer_l1:hl1|neuron_l1_n16:n16|ram_l1_n16:ram_n16"
768. Port Connectivity Checks: "layer_l1:hl1|neuron_l1_n15:n15|ram_l1_n15:ram_n15"
769. Port Connectivity Checks: "layer_l1:hl1|neuron_l1_n14:n14|ram_l1_n14:ram_n14"
770. Port Connectivity Checks: "layer_l1:hl1|neuron_l1_n13:n13|ram_l1_n13:ram_n13"
771. Port Connectivity Checks: "layer_l1:hl1|neuron_l1_n12:n12|ram_l1_n12:ram_n12"
772. Port Connectivity Checks: "layer_l1:hl1|neuron_l1_n11:n11|ram_l1_n11:ram_n11"
773. Port Connectivity Checks: "layer_l1:hl1|neuron_l1_n10:n10|ram_l1_n10:ram_n10"
774. Port Connectivity Checks: "layer_l1:hl1|neuron_l1_n9:n9|ram_l1_n9:ram_n9"
775. Port Connectivity Checks: "layer_l1:hl1|neuron_l1_n8:n8|ram_l1_n8:ram_n8"
776. Port Connectivity Checks: "layer_l1:hl1|neuron_l1_n7:n7|ram_l1_n7:ram_n7"
777. Port Connectivity Checks: "layer_l1:hl1|neuron_l1_n6:n6|ram_l1_n6:ram_n6"
778. Port Connectivity Checks: "layer_l1:hl1|neuron_l1_n5:n5|ram_l1_n5:ram_n5"
779. Port Connectivity Checks: "layer_l1:hl1|neuron_l1_n4:n4|ram_l1_n4:ram_n4"
780. Port Connectivity Checks: "layer_l1:hl1|neuron_l1_n3:n3|ram_l1_n3:ram_n3"
781. Port Connectivity Checks: "layer_l1:hl1|neuron_l1_n2:n2|ram_l1_n2:ram_n2"
782. Port Connectivity Checks: "layer_l1:hl1|neuron_l1_n1:n1|ram_l1_n1:ram_n1"
783. Port Connectivity Checks: "layer_l1:hl1|neuron_l1_n0:n0|ram_l1_n0:ram_n0"
784. Port Connectivity Checks: "layer_l0:il|neuron_l0_n5:n5|ram_l0_n5:ram_n5"
785. Port Connectivity Checks: "layer_l0:il|neuron_l0_n4:n4|ram_l0_n4:ram_n4"
786. Port Connectivity Checks: "layer_l0:il|neuron_l0_n3:n3|ram_l0_n3:ram_n3"
787. Port Connectivity Checks: "layer_l0:il|neuron_l0_n2:n2|ram_l0_n2:ram_n2"
788. Port Connectivity Checks: "layer_l0:il|neuron_l0_n1:n1|ram_l0_n1:ram_n1"
789. Port Connectivity Checks: "layer_l0:il|neuron_l0_n0:n0|ram_l0_n0:ram_n0"
790. Post-Synthesis Netlist Statistics for Top Partition
791. Elapsed Time Per Partition
792. Analysis & Synthesis Equations
793. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Feb 10 14:30:32 2021       ;
; Quartus Prime Version              ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                      ; amc                                         ;
; Top-level Entity Name              ; amc                                         ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 38,669                                      ;
;     Total combinational functions  ; 37,319                                      ;
;     Dedicated logic registers      ; 4,447                                       ;
; Total registers                    ; 4447                                        ;
; Total pins                         ; 107                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 68,000                                      ;
; Embedded Multiplier 9-bit elements ; 170                                         ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; amc                ; amc                ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Maximum processors allowed for parallel compilation              ; 6                  ;                    ;
; VHDL Show LMF Mapping Messages                                   ; Off                ;                    ;
; VHDL Version                                                     ; VHDL_2008          ; VHDL_1993          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
;     Processor 5            ;   0.1%      ;
;     Processor 6            ;   0.1%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                           ;
+-----------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path        ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                       ; Library ;
+-----------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------+---------+
; ieee_proposed/fixed_pkg_c.vhdl          ; yes             ; User VHDL File                                        ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/ieee_proposed/fixed_pkg_c.vhdl          ;         ;
; ieee_proposed/fixed_float_types_c.vhdl  ; yes             ; User VHDL File                                        ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/ieee_proposed/fixed_float_types_c.vhdl  ;         ;
; amc_library/data_types_pkg.vhd          ; yes             ; User VHDL File                                        ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/amc_library/data_types_pkg.vhd          ;         ;
; amc.vhd                                 ; yes             ; User VHDL File                                        ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/amc.vhd                                 ;         ;
; layer_l0.vhd                            ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/layer_l0.vhd                ;         ;
; neuron_l0_n0.vhd                        ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l0_n0.vhd            ;         ;
; ram_l0_n0.vhd                           ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l0_n0.vhd               ;         ;
; mac.vhd                                 ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/mac.vhd                     ;         ;
; lut_relu.vhd                            ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/lut_relu.vhd                ;         ;
; neuron_l0_n1.vhd                        ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l0_n1.vhd            ;         ;
; ram_l0_n1.vhd                           ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l0_n1.vhd               ;         ;
; neuron_l0_n2.vhd                        ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l0_n2.vhd            ;         ;
; ram_l0_n2.vhd                           ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l0_n2.vhd               ;         ;
; neuron_l0_n3.vhd                        ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l0_n3.vhd            ;         ;
; ram_l0_n3.vhd                           ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l0_n3.vhd               ;         ;
; neuron_l0_n4.vhd                        ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l0_n4.vhd            ;         ;
; ram_l0_n4.vhd                           ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l0_n4.vhd               ;         ;
; neuron_l0_n5.vhd                        ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l0_n5.vhd            ;         ;
; ram_l0_n5.vhd                           ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l0_n5.vhd               ;         ;
; layer_l1.vhd                            ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/layer_l1.vhd                ;         ;
; neuron_l1_n0.vhd                        ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n0.vhd            ;         ;
; ram_l1_n0.vhd                           ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l1_n0.vhd               ;         ;
; lut_tanh.vhd                            ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/lut_tanh.vhd                ;         ;
; neuron_l1_n1.vhd                        ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n1.vhd            ;         ;
; ram_l1_n1.vhd                           ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l1_n1.vhd               ;         ;
; neuron_l1_n2.vhd                        ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n2.vhd            ;         ;
; ram_l1_n2.vhd                           ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l1_n2.vhd               ;         ;
; neuron_l1_n3.vhd                        ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n3.vhd            ;         ;
; ram_l1_n3.vhd                           ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l1_n3.vhd               ;         ;
; neuron_l1_n4.vhd                        ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n4.vhd            ;         ;
; ram_l1_n4.vhd                           ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l1_n4.vhd               ;         ;
; neuron_l1_n5.vhd                        ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n5.vhd            ;         ;
; ram_l1_n5.vhd                           ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l1_n5.vhd               ;         ;
; neuron_l1_n6.vhd                        ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n6.vhd            ;         ;
; ram_l1_n6.vhd                           ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l1_n6.vhd               ;         ;
; neuron_l1_n7.vhd                        ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n7.vhd            ;         ;
; ram_l1_n7.vhd                           ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l1_n7.vhd               ;         ;
; neuron_l1_n8.vhd                        ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n8.vhd            ;         ;
; ram_l1_n8.vhd                           ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l1_n8.vhd               ;         ;
; neuron_l1_n9.vhd                        ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n9.vhd            ;         ;
; ram_l1_n9.vhd                           ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l1_n9.vhd               ;         ;
; neuron_l1_n10.vhd                       ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n10.vhd           ;         ;
; ram_l1_n10.vhd                          ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l1_n10.vhd              ;         ;
; neuron_l1_n11.vhd                       ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n11.vhd           ;         ;
; ram_l1_n11.vhd                          ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l1_n11.vhd              ;         ;
; neuron_l1_n12.vhd                       ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n12.vhd           ;         ;
; ram_l1_n12.vhd                          ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l1_n12.vhd              ;         ;
; neuron_l1_n13.vhd                       ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n13.vhd           ;         ;
; ram_l1_n13.vhd                          ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l1_n13.vhd              ;         ;
; neuron_l1_n14.vhd                       ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n14.vhd           ;         ;
; ram_l1_n14.vhd                          ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l1_n14.vhd              ;         ;
; neuron_l1_n15.vhd                       ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n15.vhd           ;         ;
; ram_l1_n15.vhd                          ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l1_n15.vhd              ;         ;
; neuron_l1_n16.vhd                       ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n16.vhd           ;         ;
; ram_l1_n16.vhd                          ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l1_n16.vhd              ;         ;
; neuron_l1_n17.vhd                       ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n17.vhd           ;         ;
; ram_l1_n17.vhd                          ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l1_n17.vhd              ;         ;
; neuron_l1_n18.vhd                       ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n18.vhd           ;         ;
; ram_l1_n18.vhd                          ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l1_n18.vhd              ;         ;
; neuron_l1_n19.vhd                       ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n19.vhd           ;         ;
; ram_l1_n19.vhd                          ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l1_n19.vhd              ;         ;
; neuron_l1_n20.vhd                       ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n20.vhd           ;         ;
; ram_l1_n20.vhd                          ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l1_n20.vhd              ;         ;
; neuron_l1_n21.vhd                       ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n21.vhd           ;         ;
; ram_l1_n21.vhd                          ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l1_n21.vhd              ;         ;
; neuron_l1_n22.vhd                       ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n22.vhd           ;         ;
; ram_l1_n22.vhd                          ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l1_n22.vhd              ;         ;
; neuron_l1_n23.vhd                       ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n23.vhd           ;         ;
; ram_l1_n23.vhd                          ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l1_n23.vhd              ;         ;
; neuron_l1_n24.vhd                       ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n24.vhd           ;         ;
; ram_l1_n24.vhd                          ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l1_n24.vhd              ;         ;
; neuron_l1_n25.vhd                       ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n25.vhd           ;         ;
; ram_l1_n25.vhd                          ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l1_n25.vhd              ;         ;
; neuron_l1_n26.vhd                       ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n26.vhd           ;         ;
; ram_l1_n26.vhd                          ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l1_n26.vhd              ;         ;
; neuron_l1_n27.vhd                       ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n27.vhd           ;         ;
; ram_l1_n27.vhd                          ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l1_n27.vhd              ;         ;
; neuron_l1_n28.vhd                       ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n28.vhd           ;         ;
; ram_l1_n28.vhd                          ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l1_n28.vhd              ;         ;
; neuron_l1_n29.vhd                       ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n29.vhd           ;         ;
; ram_l1_n29.vhd                          ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l1_n29.vhd              ;         ;
; layer_l2.vhd                            ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/layer_l2.vhd                ;         ;
; neuron_l2_n0.vhd                        ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n0.vhd            ;         ;
; ram_l2_n0.vhd                           ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l2_n0.vhd               ;         ;
; neuron_l2_n1.vhd                        ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n1.vhd            ;         ;
; ram_l2_n1.vhd                           ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l2_n1.vhd               ;         ;
; neuron_l2_n2.vhd                        ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n2.vhd            ;         ;
; ram_l2_n2.vhd                           ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l2_n2.vhd               ;         ;
; neuron_l2_n3.vhd                        ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n3.vhd            ;         ;
; ram_l2_n3.vhd                           ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l2_n3.vhd               ;         ;
; neuron_l2_n4.vhd                        ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n4.vhd            ;         ;
; ram_l2_n4.vhd                           ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l2_n4.vhd               ;         ;
; neuron_l2_n5.vhd                        ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n5.vhd            ;         ;
; ram_l2_n5.vhd                           ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l2_n5.vhd               ;         ;
; neuron_l2_n6.vhd                        ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n6.vhd            ;         ;
; ram_l2_n6.vhd                           ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l2_n6.vhd               ;         ;
; neuron_l2_n7.vhd                        ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n7.vhd            ;         ;
; ram_l2_n7.vhd                           ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l2_n7.vhd               ;         ;
; neuron_l2_n8.vhd                        ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n8.vhd            ;         ;
; ram_l2_n8.vhd                           ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l2_n8.vhd               ;         ;
; neuron_l2_n9.vhd                        ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n9.vhd            ;         ;
; ram_l2_n9.vhd                           ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l2_n9.vhd               ;         ;
; neuron_l2_n10.vhd                       ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n10.vhd           ;         ;
; ram_l2_n10.vhd                          ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l2_n10.vhd              ;         ;
; neuron_l2_n11.vhd                       ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n11.vhd           ;         ;
; ram_l2_n11.vhd                          ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l2_n11.vhd              ;         ;
; neuron_l2_n12.vhd                       ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n12.vhd           ;         ;
; ram_l2_n12.vhd                          ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l2_n12.vhd              ;         ;
; neuron_l2_n13.vhd                       ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n13.vhd           ;         ;
; ram_l2_n13.vhd                          ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l2_n13.vhd              ;         ;
; neuron_l2_n14.vhd                       ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n14.vhd           ;         ;
; ram_l2_n14.vhd                          ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l2_n14.vhd              ;         ;
; neuron_l2_n15.vhd                       ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n15.vhd           ;         ;
; ram_l2_n15.vhd                          ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l2_n15.vhd              ;         ;
; neuron_l2_n16.vhd                       ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n16.vhd           ;         ;
; ram_l2_n16.vhd                          ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l2_n16.vhd              ;         ;
; neuron_l2_n17.vhd                       ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n17.vhd           ;         ;
; ram_l2_n17.vhd                          ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l2_n17.vhd              ;         ;
; neuron_l2_n18.vhd                       ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n18.vhd           ;         ;
; ram_l2_n18.vhd                          ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l2_n18.vhd              ;         ;
; neuron_l2_n19.vhd                       ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n19.vhd           ;         ;
; ram_l2_n19.vhd                          ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l2_n19.vhd              ;         ;
; neuron_l2_n20.vhd                       ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n20.vhd           ;         ;
; ram_l2_n20.vhd                          ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l2_n20.vhd              ;         ;
; neuron_l2_n21.vhd                       ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n21.vhd           ;         ;
; ram_l2_n21.vhd                          ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l2_n21.vhd              ;         ;
; neuron_l2_n22.vhd                       ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n22.vhd           ;         ;
; ram_l2_n22.vhd                          ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l2_n22.vhd              ;         ;
; neuron_l2_n23.vhd                       ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n23.vhd           ;         ;
; ram_l2_n23.vhd                          ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l2_n23.vhd              ;         ;
; layer_l3.vhd                            ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/layer_l3.vhd                ;         ;
; neuron_l3_n0.vhd                        ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l3_n0.vhd            ;         ;
; ram_l3_n0.vhd                           ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l3_n0.vhd               ;         ;
; neuron_l3_n1.vhd                        ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l3_n1.vhd            ;         ;
; ram_l3_n1.vhd                           ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l3_n1.vhd               ;         ;
; neuron_l3_n2.vhd                        ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l3_n2.vhd            ;         ;
; ram_l3_n2.vhd                           ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l3_n2.vhd               ;         ;
; neuron_l3_n3.vhd                        ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l3_n3.vhd            ;         ;
; ram_l3_n3.vhd                           ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l3_n3.vhd               ;         ;
; neuron_l3_n4.vhd                        ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l3_n4.vhd            ;         ;
; ram_l3_n4.vhd                           ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l3_n4.vhd               ;         ;
; neuron_l3_n5.vhd                        ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l3_n5.vhd            ;         ;
; ram_l3_n5.vhd                           ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l3_n5.vhd               ;         ;
; neuron_l3_n6.vhd                        ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l3_n6.vhd            ;         ;
; ram_l3_n6.vhd                           ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l3_n6.vhd               ;         ;
; neuron_l3_n7.vhd                        ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l3_n7.vhd            ;         ;
; ram_l3_n7.vhd                           ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l3_n7.vhd               ;         ;
; neuron_l3_n8.vhd                        ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l3_n8.vhd            ;         ;
; ram_l3_n8.vhd                           ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l3_n8.vhd               ;         ;
; neuron_l3_n9.vhd                        ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l3_n9.vhd            ;         ;
; ram_l3_n9.vhd                           ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l3_n9.vhd               ;         ;
; neuron_l3_n10.vhd                       ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l3_n10.vhd           ;         ;
; ram_l3_n10.vhd                          ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l3_n10.vhd              ;         ;
; neuron_l3_n11.vhd                       ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l3_n11.vhd           ;         ;
; ram_l3_n11.vhd                          ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l3_n11.vhd              ;         ;
; neuron_l3_n12.vhd                       ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l3_n12.vhd           ;         ;
; ram_l3_n12.vhd                          ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l3_n12.vhd              ;         ;
; neuron_l3_n13.vhd                       ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l3_n13.vhd           ;         ;
; ram_l3_n13.vhd                          ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l3_n13.vhd              ;         ;
; neuron_l3_n14.vhd                       ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l3_n14.vhd           ;         ;
; ram_l3_n14.vhd                          ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l3_n14.vhd              ;         ;
; neuron_l3_n15.vhd                       ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l3_n15.vhd           ;         ;
; ram_l3_n15.vhd                          ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l3_n15.vhd              ;         ;
; neuron_l3_n16.vhd                       ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l3_n16.vhd           ;         ;
; ram_l3_n16.vhd                          ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l3_n16.vhd              ;         ;
; neuron_l3_n17.vhd                       ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l3_n17.vhd           ;         ;
; ram_l3_n17.vhd                          ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l3_n17.vhd              ;         ;
; neuron_l3_n18.vhd                       ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l3_n18.vhd           ;         ;
; ram_l3_n18.vhd                          ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l3_n18.vhd              ;         ;
; neuron_l3_n19.vhd                       ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l3_n19.vhd           ;         ;
; ram_l3_n19.vhd                          ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l3_n19.vhd              ;         ;
; layer_l4.vhd                            ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/layer_l4.vhd                ;         ;
; max.vhd                                 ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/max.vhd                     ;         ;
; neuron_l4_n0.vhd                        ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l4_n0.vhd            ;         ;
; ram_l4_n0.vhd                           ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l4_n0.vhd               ;         ;
; neuron_l4_n1.vhd                        ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l4_n1.vhd            ;         ;
; ram_l4_n1.vhd                           ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l4_n1.vhd               ;         ;
; neuron_l4_n2.vhd                        ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l4_n2.vhd            ;         ;
; ram_l4_n2.vhd                           ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l4_n2.vhd               ;         ;
; neuron_l4_n3.vhd                        ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l4_n3.vhd            ;         ;
; ram_l4_n3.vhd                           ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l4_n3.vhd               ;         ;
; neuron_l4_n4.vhd                        ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l4_n4.vhd            ;         ;
; ram_l4_n4.vhd                           ; yes             ; Auto-Found VHDL File                                  ; c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l4_n4.vhd               ;         ;
; altsyncram.tdf                          ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf              ;         ;
; stratix_ram_block.inc                   ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc       ;         ;
; lpm_mux.inc                             ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                 ;         ;
; lpm_decode.inc                          ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc              ;         ;
; aglobal201.inc                          ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc              ;         ;
; a_rdenreg.inc                           ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc               ;         ;
; altrom.inc                              ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc                  ;         ;
; altram.inc                              ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc                  ;         ;
; altdpram.inc                            ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                ;         ;
; db/altsyncram_si61.tdf                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_si61.tdf                  ;         ;
; db/amc.ram0_ram_l4_n0_694add53.hdl.mif  ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/amc.ram0_ram_l4_n0_694add53.hdl.mif  ;         ;
; db/altsyncram_vg61.tdf                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_vg61.tdf                  ;         ;
; db/amc.ram0_ram_l4_n4_5a3d30c.hdl.mif   ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/amc.ram0_ram_l4_n4_5a3d30c.hdl.mif   ;         ;
; db/altsyncram_kh61.tdf                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_kh61.tdf                  ;         ;
; db/amc.ram0_ram_l4_n1_8996a05e.hdl.mif  ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/amc.ram0_ram_l4_n1_8996a05e.hdl.mif  ;         ;
; db/altsyncram_fh61.tdf                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_fh61.tdf                  ;         ;
; db/amc.ram0_ram_l4_n2_358570de.hdl.mif  ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/amc.ram0_ram_l4_n2_358570de.hdl.mif  ;         ;
; db/altsyncram_ek61.tdf                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_ek61.tdf                  ;         ;
; db/amc.ram0_ram_l4_n3_def6b147.hdl.mif  ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/amc.ram0_ram_l4_n3_def6b147.hdl.mif  ;         ;
; db/altsyncram_1h61.tdf                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_1h61.tdf                  ;         ;
; db/amc.ram0_ram_l3_n0_f7b22133.hdl.mif  ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/amc.ram0_ram_l3_n0_f7b22133.hdl.mif  ;         ;
; db/altsyncram_bj61.tdf                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_bj61.tdf                  ;         ;
; db/amc.ram0_ram_l3_n1_4f877ee8.hdl.mif  ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/amc.ram0_ram_l3_n1_4f877ee8.hdl.mif  ;         ;
; db/altsyncram_ce61.tdf                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_ce61.tdf                  ;         ;
; db/amc.ram0_ram_l3_n2_e584355.hdl.mif   ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/amc.ram0_ram_l3_n2_e584355.hdl.mif   ;         ;
; db/altsyncram_ti61.tdf                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_ti61.tdf                  ;         ;
; db/amc.ram0_ram_l3_n3_5fb2527f.hdl.mif  ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/amc.ram0_ram_l3_n3_5fb2527f.hdl.mif  ;         ;
; db/altsyncram_9k61.tdf                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_9k61.tdf                  ;         ;
; db/amc.ram0_ram_l3_n4_8d471aad.hdl.mif  ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/amc.ram0_ram_l3_n4_8d471aad.hdl.mif  ;         ;
; db/altsyncram_8k61.tdf                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_8k61.tdf                  ;         ;
; db/amc.ram0_ram_l3_n5_2a34b9bb.hdl.mif  ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/amc.ram0_ram_l3_n5_2a34b9bb.hdl.mif  ;         ;
; db/altsyncram_6h61.tdf                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_6h61.tdf                  ;         ;
; db/amc.ram0_ram_l3_n6_750a214e.hdl.mif  ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/amc.ram0_ram_l3_n6_750a214e.hdl.mif  ;         ;
; db/altsyncram_1g61.tdf                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_1g61.tdf                  ;         ;
; db/amc.ram0_ram_l3_n7_14087c57.hdl.mif  ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/amc.ram0_ram_l3_n7_14087c57.hdl.mif  ;         ;
; db/altsyncram_pi61.tdf                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_pi61.tdf                  ;         ;
; db/amc.ram0_ram_l3_n8_66b460aa.hdl.mif  ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/amc.ram0_ram_l3_n8_66b460aa.hdl.mif  ;         ;
; db/altsyncram_1k61.tdf                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_1k61.tdf                  ;         ;
; db/amc.ram0_ram_l3_n9_c01dd03b.hdl.mif  ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/amc.ram0_ram_l3_n9_c01dd03b.hdl.mif  ;         ;
; db/altsyncram_fk61.tdf                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_fk61.tdf                  ;         ;
; db/amc.ram0_ram_l3_n10_e6f343c5.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/amc.ram0_ram_l3_n10_e6f343c5.hdl.mif ;         ;
; db/altsyncram_gk61.tdf                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_gk61.tdf                  ;         ;
; db/amc.ram0_ram_l3_n11_4b512b6f.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/amc.ram0_ram_l3_n11_4b512b6f.hdl.mif ;         ;
; db/altsyncram_ik61.tdf                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_ik61.tdf                  ;         ;
; db/amc.ram0_ram_l3_n12_53dc34e0.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/amc.ram0_ram_l3_n12_53dc34e0.hdl.mif ;         ;
; db/altsyncram_mi61.tdf                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_mi61.tdf                  ;         ;
; db/amc.ram0_ram_l3_n13_51a294a4.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/amc.ram0_ram_l3_n13_51a294a4.hdl.mif ;         ;
; db/altsyncram_7j61.tdf                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_7j61.tdf                  ;         ;
; db/amc.ram0_ram_l3_n14_1e5080c9.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/amc.ram0_ram_l3_n14_1e5080c9.hdl.mif ;         ;
; db/altsyncram_8j61.tdf                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_8j61.tdf                  ;         ;
; db/amc.ram0_ram_l3_n15_5b6856b2.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/amc.ram0_ram_l3_n15_5b6856b2.hdl.mif ;         ;
; db/altsyncram_hn61.tdf                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_hn61.tdf                  ;         ;
; db/amc.ram0_ram_l3_n16_cc8f4fe0.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/amc.ram0_ram_l3_n16_cc8f4fe0.hdl.mif ;         ;
; db/altsyncram_9j61.tdf                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_9j61.tdf                  ;         ;
; db/amc.ram0_ram_l3_n17_b451357b.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/amc.ram0_ram_l3_n17_b451357b.hdl.mif ;         ;
; db/altsyncram_vf61.tdf                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_vf61.tdf                  ;         ;
; db/amc.ram0_ram_l3_n18_93381c4.hdl.mif  ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/amc.ram0_ram_l3_n18_93381c4.hdl.mif  ;         ;
; db/altsyncram_cm61.tdf                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_cm61.tdf                  ;         ;
; db/amc.ram0_ram_l3_n19_81eddf69.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/amc.ram0_ram_l3_n19_81eddf69.hdl.mif ;         ;
; db/altsyncram_cg61.tdf                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_cg61.tdf                  ;         ;
; db/amc.ram0_ram_l2_n0_9984f918.hdl.mif  ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/amc.ram0_ram_l2_n0_9984f918.hdl.mif  ;         ;
; db/altsyncram_ki61.tdf                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_ki61.tdf                  ;         ;
; db/amc.ram0_ram_l2_n1_e6b544a2.hdl.mif  ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/amc.ram0_ram_l2_n1_e6b544a2.hdl.mif  ;         ;
; db/altsyncram_hl61.tdf                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_hl61.tdf                  ;         ;
; db/amc.ram0_ram_l2_n2_b85cbbc0.hdl.mif  ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/amc.ram0_ram_l2_n2_b85cbbc0.hdl.mif  ;         ;
; db/altsyncram_mh61.tdf                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_mh61.tdf                  ;         ;
; db/amc.ram0_ram_l2_n3_828e9d63.hdl.mif  ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/amc.ram0_ram_l2_n3_828e9d63.hdl.mif  ;         ;
; db/altsyncram_0g61.tdf                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_0g61.tdf                  ;         ;
; db/amc.ram0_ram_l2_n4_5991c8c.hdl.mif   ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/amc.ram0_ram_l2_n4_5991c8c.hdl.mif   ;         ;
; db/altsyncram_5h61.tdf                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_5h61.tdf                  ;         ;
; db/amc.ram0_ram_l2_n5_6c0631a6.hdl.mif  ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/amc.ram0_ram_l2_n5_6c0631a6.hdl.mif  ;         ;
; db/altsyncram_0j61.tdf                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_0j61.tdf                  ;         ;
; db/amc.ram0_ram_l2_n6_93d9fa31.hdl.mif  ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/amc.ram0_ram_l2_n6_93d9fa31.hdl.mif  ;         ;
; db/altsyncram_9h61.tdf                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_9h61.tdf                  ;         ;
; db/amc.ram0_ram_l2_n7_d2851b15.hdl.mif  ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/amc.ram0_ram_l2_n7_d2851b15.hdl.mif  ;         ;
; db/altsyncram_ri61.tdf                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_ri61.tdf                  ;         ;
; db/amc.ram0_ram_l2_n8_49afd140.hdl.mif  ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/amc.ram0_ram_l2_n8_49afd140.hdl.mif  ;         ;
; db/altsyncram_aj61.tdf                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_aj61.tdf                  ;         ;
; db/amc.ram0_ram_l2_n9_6883de4e.hdl.mif  ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/amc.ram0_ram_l2_n9_6883de4e.hdl.mif  ;         ;
; db/altsyncram_vi61.tdf                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_vi61.tdf                  ;         ;
; db/amc.ram0_ram_l2_n10_8c4d8742.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/amc.ram0_ram_l2_n10_8c4d8742.hdl.mif ;         ;
; db/altsyncram_2k61.tdf                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_2k61.tdf                  ;         ;
; db/amc.ram0_ram_l2_n11_b2e0c545.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/amc.ram0_ram_l2_n11_b2e0c545.hdl.mif ;         ;
; db/altsyncram_5k61.tdf                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_5k61.tdf                  ;         ;
; db/amc.ram0_ram_l2_n12_158fd11b.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/amc.ram0_ram_l2_n12_158fd11b.hdl.mif ;         ;
; db/altsyncram_ah61.tdf                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_ah61.tdf                  ;         ;
; db/amc.ram0_ram_l2_n13_f3922e5.hdl.mif  ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/amc.ram0_ram_l2_n13_f3922e5.hdl.mif  ;         ;
; db/altsyncram_ul61.tdf                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_ul61.tdf                  ;         ;
; db/amc.ram0_ram_l2_n14_11dafe98.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/amc.ram0_ram_l2_n14_11dafe98.hdl.mif ;         ;
; db/altsyncram_2j61.tdf                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_2j61.tdf                  ;         ;
; db/amc.ram0_ram_l2_n15_5749f24a.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/amc.ram0_ram_l2_n15_5749f24a.hdl.mif ;         ;
; db/altsyncram_bk61.tdf                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_bk61.tdf                  ;         ;
; db/amc.ram0_ram_l2_n16_eb606c17.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/amc.ram0_ram_l2_n16_eb606c17.hdl.mif ;         ;
; db/altsyncram_ok61.tdf                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_ok61.tdf                  ;         ;
; db/amc.ram0_ram_l2_n17_9a88a76b.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/amc.ram0_ram_l2_n17_9a88a76b.hdl.mif ;         ;
; db/altsyncram_tl61.tdf                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_tl61.tdf                  ;         ;
; db/amc.ram0_ram_l2_n18_c0d4e48b.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/amc.ram0_ram_l2_n18_c0d4e48b.hdl.mif ;         ;
; db/altsyncram_3k61.tdf                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_3k61.tdf                  ;         ;
; db/amc.ram0_ram_l2_n19_5d3a2b10.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/amc.ram0_ram_l2_n19_5d3a2b10.hdl.mif ;         ;
; db/altsyncram_sj61.tdf                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_sj61.tdf                  ;         ;
; db/amc.ram0_ram_l2_n20_251ae03c.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/amc.ram0_ram_l2_n20_251ae03c.hdl.mif ;         ;
; db/altsyncram_sl61.tdf                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_sl61.tdf                  ;         ;
; db/amc.ram0_ram_l2_n21_b8d5bd46.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/amc.ram0_ram_l2_n21_b8d5bd46.hdl.mif ;         ;
; db/altsyncram_2n61.tdf                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_2n61.tdf                  ;         ;
; db/amc.ram0_ram_l2_n22_3b3a7bbd.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/amc.ram0_ram_l2_n22_3b3a7bbd.hdl.mif ;         ;
; db/altsyncram_1j61.tdf                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_1j61.tdf                  ;         ;
; db/amc.ram0_ram_l2_n23_3795b47a.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/amc.ram0_ram_l2_n23_3795b47a.hdl.mif ;         ;
; db/altsyncram_nf61.tdf                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_nf61.tdf                  ;         ;
; db/amc.ram0_ram_l1_n0_747a3093.hdl.mif  ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/amc.ram0_ram_l1_n0_747a3093.hdl.mif  ;         ;
; db/altsyncram_4h61.tdf                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_4h61.tdf                  ;         ;
; db/amc.ram0_ram_l1_n1_1e703d28.hdl.mif  ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/amc.ram0_ram_l1_n1_1e703d28.hdl.mif  ;         ;
; db/altsyncram_qj61.tdf                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_qj61.tdf                  ;         ;
; db/amc.ram0_ram_l1_n2_4faac1c.hdl.mif   ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/amc.ram0_ram_l1_n2_4faac1c.hdl.mif   ;         ;
; db/altsyncram_ch61.tdf                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_ch61.tdf                  ;         ;
; db/amc.ram0_ram_l1_n3_65654c6a.hdl.mif  ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/amc.ram0_ram_l1_n3_65654c6a.hdl.mif  ;         ;
; db/altsyncram_lh61.tdf                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_lh61.tdf                  ;         ;
; db/amc.ram0_ram_l1_n4_b46945f7.hdl.mif  ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/amc.ram0_ram_l1_n4_b46945f7.hdl.mif  ;         ;
; db/altsyncram_7h61.tdf                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_7h61.tdf                  ;         ;
; db/amc.ram0_ram_l1_n5_138c6fb.hdl.mif   ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/amc.ram0_ram_l1_n5_138c6fb.hdl.mif   ;         ;
; db/altsyncram_oi61.tdf                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_oi61.tdf                  ;         ;
; db/amc.ram0_ram_l1_n6_ce032c85.hdl.mif  ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/amc.ram0_ram_l1_n6_ce032c85.hdl.mif  ;         ;
; db/altsyncram_nh61.tdf                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_nh61.tdf                  ;         ;
; db/amc.ram0_ram_l1_n7_82943e8b.hdl.mif  ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/amc.ram0_ram_l1_n7_82943e8b.hdl.mif  ;         ;
; db/altsyncram_dg61.tdf                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_dg61.tdf                  ;         ;
; db/amc.ram0_ram_l1_n8_f7881746.hdl.mif  ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/amc.ram0_ram_l1_n8_f7881746.hdl.mif  ;         ;
; db/altsyncram_dh61.tdf                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_dh61.tdf                  ;         ;
; db/amc.ram0_ram_l1_n9_74a263b5.hdl.mif  ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/amc.ram0_ram_l1_n9_74a263b5.hdl.mif  ;         ;
; db/altsyncram_cl61.tdf                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_cl61.tdf                  ;         ;
; db/amc.ram0_ram_l1_n10_1b3c7aa4.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/amc.ram0_ram_l1_n10_1b3c7aa4.hdl.mif ;         ;
; db/altsyncram_en61.tdf                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_en61.tdf                  ;         ;
; db/amc.ram0_ram_l1_n11_e56adf6f.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/amc.ram0_ram_l1_n11_e56adf6f.hdl.mif ;         ;
; db/altsyncram_9n61.tdf                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_9n61.tdf                  ;         ;
; db/amc.ram0_ram_l1_n12_9b2caf5e.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/amc.ram0_ram_l1_n12_9b2caf5e.hdl.mif ;         ;
; db/altsyncram_4m61.tdf                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_4m61.tdf                  ;         ;
; db/amc.ram0_ram_l1_n13_ed95ef63.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/amc.ram0_ram_l1_n13_ed95ef63.hdl.mif ;         ;
; db/altsyncram_ug61.tdf                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_ug61.tdf                  ;         ;
; db/amc.ram0_ram_l1_n14_4f01a62.hdl.mif  ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/amc.ram0_ram_l1_n14_4f01a62.hdl.mif  ;         ;
; db/altsyncram_ji61.tdf                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_ji61.tdf                  ;         ;
; db/amc.ram0_ram_l1_n15_10c1159d.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/amc.ram0_ram_l1_n15_10c1159d.hdl.mif ;         ;
; db/altsyncram_ig61.tdf                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_ig61.tdf                  ;         ;
; db/amc.ram0_ram_l1_n16_49683699.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/amc.ram0_ram_l1_n16_49683699.hdl.mif ;         ;
; db/altsyncram_ck61.tdf                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_ck61.tdf                  ;         ;
; db/amc.ram0_ram_l1_n17_50b2f19e.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/amc.ram0_ram_l1_n17_50b2f19e.hdl.mif ;         ;
; db/altsyncram_hk61.tdf                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_hk61.tdf                  ;         ;
; db/amc.ram0_ram_l1_n18_6743aef3.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/amc.ram0_ram_l1_n18_6743aef3.hdl.mif ;         ;
; db/altsyncram_6k61.tdf                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_6k61.tdf                  ;         ;
; db/amc.ram0_ram_l1_n19_1c7eb401.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/amc.ram0_ram_l1_n19_1c7eb401.hdl.mif ;         ;
; db/altsyncram_4k61.tdf                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_4k61.tdf                  ;         ;
; db/amc.ram0_ram_l1_n20_92a4d6a0.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/amc.ram0_ram_l1_n20_92a4d6a0.hdl.mif ;         ;
; db/altsyncram_ak61.tdf                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_ak61.tdf                  ;         ;
; db/amc.ram0_ram_l1_n21_a04677cf.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/amc.ram0_ram_l1_n21_a04677cf.hdl.mif ;         ;
; db/altsyncram_dk61.tdf                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_dk61.tdf                  ;         ;
; db/amc.ram0_ram_l1_n22_b2496f4a.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/amc.ram0_ram_l1_n22_b2496f4a.hdl.mif ;         ;
; db/altsyncram_7k61.tdf                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_7k61.tdf                  ;         ;
; db/amc.ram0_ram_l1_n23_ed5d1006.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/amc.ram0_ram_l1_n23_ed5d1006.hdl.mif ;         ;
; db/altsyncram_oh61.tdf                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_oh61.tdf                  ;         ;
; db/amc.ram0_ram_l1_n24_5412979e.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/amc.ram0_ram_l1_n24_5412979e.hdl.mif ;         ;
; db/altsyncram_bn61.tdf                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_bn61.tdf                  ;         ;
; db/amc.ram0_ram_l1_n25_db6b7cd3.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/amc.ram0_ram_l1_n25_db6b7cd3.hdl.mif ;         ;
; db/altsyncram_qk61.tdf                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_qk61.tdf                  ;         ;
; db/amc.ram0_ram_l1_n26_567a9c8f.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/amc.ram0_ram_l1_n26_567a9c8f.hdl.mif ;         ;
; db/altsyncram_3i61.tdf                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_3i61.tdf                  ;         ;
; db/amc.ram0_ram_l1_n27_9b539889.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/amc.ram0_ram_l1_n27_9b539889.hdl.mif ;         ;
; db/altsyncram_qh61.tdf                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_qh61.tdf                  ;         ;
; db/amc.ram0_ram_l1_n28_13399c69.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/amc.ram0_ram_l1_n28_13399c69.hdl.mif ;         ;
; db/altsyncram_ll61.tdf                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_ll61.tdf                  ;         ;
; db/amc.ram0_ram_l1_n29_c2f3bda.hdl.mif  ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/amc.ram0_ram_l1_n29_c2f3bda.hdl.mif  ;         ;
; db/altsyncram_li61.tdf                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_li61.tdf                  ;         ;
; db/amc.ram0_ram_l0_n0_bc3f8911.hdl.mif  ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/amc.ram0_ram_l0_n0_bc3f8911.hdl.mif  ;         ;
; db/altsyncram_ui61.tdf                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_ui61.tdf                  ;         ;
; db/amc.ram0_ram_l0_n1_c778f6b2.hdl.mif  ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/amc.ram0_ram_l0_n1_c778f6b2.hdl.mif  ;         ;
; db/altsyncram_3j61.tdf                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_3j61.tdf                  ;         ;
; db/amc.ram0_ram_l0_n2_6a85a96e.hdl.mif  ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/amc.ram0_ram_l0_n2_6a85a96e.hdl.mif  ;         ;
; db/altsyncram_4j61.tdf                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_4j61.tdf                  ;         ;
; db/amc.ram0_ram_l0_n3_c657f7b5.hdl.mif  ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/amc.ram0_ram_l0_n3_c657f7b5.hdl.mif  ;         ;
; db/altsyncram_5j61.tdf                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_5j61.tdf                  ;         ;
; db/amc.ram0_ram_l0_n4_46c95b9a.hdl.mif  ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/amc.ram0_ram_l0_n4_46c95b9a.hdl.mif  ;         ;
; db/altsyncram_6j61.tdf                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_6j61.tdf                  ;         ;
; db/amc.ram0_ram_l0_n5_3a767d8e.hdl.mif  ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/amc.ram0_ram_l0_n5_3a767d8e.hdl.mif  ;         ;
; lpm_mult.tdf                            ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf                ;         ;
; lpm_add_sub.inc                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.inc             ;         ;
; multcore.inc                            ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.inc                ;         ;
; bypassff.inc                            ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/bypassff.inc                ;         ;
; altshift.inc                            ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift.inc                ;         ;
; db/mult_36t.tdf                         ; yes             ; Auto-Generated Megafunction                           ; C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/mult_36t.tdf                         ;         ;
+-----------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 38,669      ;
;                                             ;             ;
; Total combinational functions               ; 37319       ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 20339       ;
;     -- 3 input functions                    ; 11839       ;
;     -- <=2 input functions                  ; 5141        ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 32819       ;
;     -- arithmetic mode                      ; 4500        ;
;                                             ;             ;
; Total registers                             ; 4447        ;
;     -- Dedicated logic registers            ; 4447        ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 107         ;
; Total memory bits                           ; 68000       ;
;                                             ;             ;
; Embedded Multiplier 9-bit elements          ; 170         ;
;                                             ;             ;
; Maximum fan-out node                        ; i_clk~input ;
; Maximum fan-out                             ; 5807        ;
; Total fan-out                               ; 151364      ;
; Average fan-out                             ; 3.48        ;
+---------------------------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                      ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                          ; Entity Name     ; Library Name ;
+-------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; |amc                                            ; 37319 (7551)        ; 4447 (34)                 ; 68000       ; 170          ; 0       ; 85        ; 107  ; 0            ; |amc                                                                                                         ;                 ;              ;
;    |layer_l0:il|                                ; 1047 (15)           ; 442 (12)                  ; 4800        ; 12           ; 0       ; 6         ; 0    ; 0            ; |amc|layer_l0:il                                                                                             ; layer_l0        ; work         ;
;       |neuron_l0_n0:n0|                         ; 241 (115)           ; 115 (83)                  ; 800         ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l0:il|neuron_l0_n0:n0                                                                             ; neuron_l0_n0    ; work         ;
;          |lut_relu:act_relu|                    ; 15 (15)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l0:il|neuron_l0_n0:n0|lut_relu:act_relu                                                           ; lut_relu        ; work         ;
;          |mac:mac_n0|                           ; 111 (111)           ; 17 (17)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l0:il|neuron_l0_n0:n0|mac:mac_n0                                                                  ; mac             ; work         ;
;             |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l0:il|neuron_l0_n0:n0|mac:mac_n0|lpm_mult:Mult0                                                   ; lpm_mult        ; work         ;
;                |mult_36t:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l0:il|neuron_l0_n0:n0|mac:mac_n0|lpm_mult:Mult0|mult_36t:auto_generated                           ; mult_36t        ; work         ;
;          |ram_l0_n0:ram_n0|                     ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l0:il|neuron_l0_n0:n0|ram_l0_n0:ram_n0                                                            ; ram_l0_n0       ; work         ;
;             |altsyncram:r_mem_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l0:il|neuron_l0_n0:n0|ram_l0_n0:ram_n0|altsyncram:r_mem_rtl_0                                     ; altsyncram      ; work         ;
;                |altsyncram_li61:auto_generated| ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l0:il|neuron_l0_n0:n0|ram_l0_n0:ram_n0|altsyncram:r_mem_rtl_0|altsyncram_li61:auto_generated      ; altsyncram_li61 ; work         ;
;       |neuron_l0_n1:n1|                         ; 156 (30)            ; 63 (32)                   ; 800         ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l0:il|neuron_l0_n1:n1                                                                             ; neuron_l0_n1    ; work         ;
;          |lut_relu:act_relu|                    ; 15 (15)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l0:il|neuron_l0_n1:n1|lut_relu:act_relu                                                           ; lut_relu        ; work         ;
;          |mac:mac_n1|                           ; 111 (111)           ; 16 (16)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l0:il|neuron_l0_n1:n1|mac:mac_n1                                                                  ; mac             ; work         ;
;             |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l0:il|neuron_l0_n1:n1|mac:mac_n1|lpm_mult:Mult0                                                   ; lpm_mult        ; work         ;
;                |mult_36t:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l0:il|neuron_l0_n1:n1|mac:mac_n1|lpm_mult:Mult0|mult_36t:auto_generated                           ; mult_36t        ; work         ;
;          |ram_l0_n1:ram_n1|                     ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l0:il|neuron_l0_n1:n1|ram_l0_n1:ram_n1                                                            ; ram_l0_n1       ; work         ;
;             |altsyncram:r_mem_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l0:il|neuron_l0_n1:n1|ram_l0_n1:ram_n1|altsyncram:r_mem_rtl_0                                     ; altsyncram      ; work         ;
;                |altsyncram_ui61:auto_generated| ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l0:il|neuron_l0_n1:n1|ram_l0_n1:ram_n1|altsyncram:r_mem_rtl_0|altsyncram_ui61:auto_generated      ; altsyncram_ui61 ; work         ;
;       |neuron_l0_n2:n2|                         ; 158 (32)            ; 63 (32)                   ; 800         ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l0:il|neuron_l0_n2:n2                                                                             ; neuron_l0_n2    ; work         ;
;          |lut_relu:act_relu|                    ; 15 (15)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l0:il|neuron_l0_n2:n2|lut_relu:act_relu                                                           ; lut_relu        ; work         ;
;          |mac:mac_n2|                           ; 111 (111)           ; 16 (16)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l0:il|neuron_l0_n2:n2|mac:mac_n2                                                                  ; mac             ; work         ;
;             |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l0:il|neuron_l0_n2:n2|mac:mac_n2|lpm_mult:Mult0                                                   ; lpm_mult        ; work         ;
;                |mult_36t:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l0:il|neuron_l0_n2:n2|mac:mac_n2|lpm_mult:Mult0|mult_36t:auto_generated                           ; mult_36t        ; work         ;
;          |ram_l0_n2:ram_n2|                     ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l0:il|neuron_l0_n2:n2|ram_l0_n2:ram_n2                                                            ; ram_l0_n2       ; work         ;
;             |altsyncram:r_mem_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l0:il|neuron_l0_n2:n2|ram_l0_n2:ram_n2|altsyncram:r_mem_rtl_0                                     ; altsyncram      ; work         ;
;                |altsyncram_3j61:auto_generated| ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l0:il|neuron_l0_n2:n2|ram_l0_n2:ram_n2|altsyncram:r_mem_rtl_0|altsyncram_3j61:auto_generated      ; altsyncram_3j61 ; work         ;
;       |neuron_l0_n3:n3|                         ; 159 (33)            ; 63 (32)                   ; 800         ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l0:il|neuron_l0_n3:n3                                                                             ; neuron_l0_n3    ; work         ;
;          |lut_relu:act_relu|                    ; 15 (15)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l0:il|neuron_l0_n3:n3|lut_relu:act_relu                                                           ; lut_relu        ; work         ;
;          |mac:mac_n3|                           ; 111 (111)           ; 16 (16)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l0:il|neuron_l0_n3:n3|mac:mac_n3                                                                  ; mac             ; work         ;
;             |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l0:il|neuron_l0_n3:n3|mac:mac_n3|lpm_mult:Mult0                                                   ; lpm_mult        ; work         ;
;                |mult_36t:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l0:il|neuron_l0_n3:n3|mac:mac_n3|lpm_mult:Mult0|mult_36t:auto_generated                           ; mult_36t        ; work         ;
;          |ram_l0_n3:ram_n3|                     ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l0:il|neuron_l0_n3:n3|ram_l0_n3:ram_n3                                                            ; ram_l0_n3       ; work         ;
;             |altsyncram:r_mem_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l0:il|neuron_l0_n3:n3|ram_l0_n3:ram_n3|altsyncram:r_mem_rtl_0                                     ; altsyncram      ; work         ;
;                |altsyncram_4j61:auto_generated| ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l0:il|neuron_l0_n3:n3|ram_l0_n3:ram_n3|altsyncram:r_mem_rtl_0|altsyncram_4j61:auto_generated      ; altsyncram_4j61 ; work         ;
;       |neuron_l0_n4:n4|                         ; 159 (33)            ; 63 (32)                   ; 800         ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l0:il|neuron_l0_n4:n4                                                                             ; neuron_l0_n4    ; work         ;
;          |lut_relu:act_relu|                    ; 15 (15)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l0:il|neuron_l0_n4:n4|lut_relu:act_relu                                                           ; lut_relu        ; work         ;
;          |mac:mac_n4|                           ; 111 (111)           ; 16 (16)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l0:il|neuron_l0_n4:n4|mac:mac_n4                                                                  ; mac             ; work         ;
;             |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l0:il|neuron_l0_n4:n4|mac:mac_n4|lpm_mult:Mult0                                                   ; lpm_mult        ; work         ;
;                |mult_36t:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l0:il|neuron_l0_n4:n4|mac:mac_n4|lpm_mult:Mult0|mult_36t:auto_generated                           ; mult_36t        ; work         ;
;          |ram_l0_n4:ram_n4|                     ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l0:il|neuron_l0_n4:n4|ram_l0_n4:ram_n4                                                            ; ram_l0_n4       ; work         ;
;             |altsyncram:r_mem_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l0:il|neuron_l0_n4:n4|ram_l0_n4:ram_n4|altsyncram:r_mem_rtl_0                                     ; altsyncram      ; work         ;
;                |altsyncram_5j61:auto_generated| ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l0:il|neuron_l0_n4:n4|ram_l0_n4:ram_n4|altsyncram:r_mem_rtl_0|altsyncram_5j61:auto_generated      ; altsyncram_5j61 ; work         ;
;       |neuron_l0_n5:n5|                         ; 159 (33)            ; 63 (32)                   ; 800         ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l0:il|neuron_l0_n5:n5                                                                             ; neuron_l0_n5    ; work         ;
;          |lut_relu:act_relu|                    ; 15 (15)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l0:il|neuron_l0_n5:n5|lut_relu:act_relu                                                           ; lut_relu        ; work         ;
;          |mac:mac_n5|                           ; 111 (111)           ; 16 (16)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l0:il|neuron_l0_n5:n5|mac:mac_n5                                                                  ; mac             ; work         ;
;             |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l0:il|neuron_l0_n5:n5|mac:mac_n5|lpm_mult:Mult0                                                   ; lpm_mult        ; work         ;
;                |mult_36t:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l0:il|neuron_l0_n5:n5|mac:mac_n5|lpm_mult:Mult0|mult_36t:auto_generated                           ; mult_36t        ; work         ;
;          |ram_l0_n5:ram_n5|                     ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l0:il|neuron_l0_n5:n5|ram_l0_n5:ram_n5                                                            ; ram_l0_n5       ; work         ;
;             |altsyncram:r_mem_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l0:il|neuron_l0_n5:n5|ram_l0_n5:ram_n5|altsyncram:r_mem_rtl_0                                     ; altsyncram      ; work         ;
;                |altsyncram_6j61:auto_generated| ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l0:il|neuron_l0_n5:n5|ram_l0_n5:ram_n5|altsyncram:r_mem_rtl_0|altsyncram_6j61:auto_generated      ; altsyncram_6j61 ; work         ;
;    |layer_l1:hl1|                               ; 11060 (15)          ; 1503 (12)                 ; 24000       ; 60           ; 0       ; 30        ; 0    ; 0            ; |amc|layer_l1:hl1                                                                                            ; layer_l1        ; work         ;
;       |neuron_l1_n0:n0|                         ; 467 (114)           ; 99 (82)                   ; 800         ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n0:n0                                                                            ; neuron_l1_n0    ; work         ;
;          |lut_tanh:act_lut_tanh|                ; 242 (242)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n0:n0|lut_tanh:act_lut_tanh                                                      ; lut_tanh        ; work         ;
;          |mac:mac_n0|                           ; 111 (111)           ; 17 (17)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n0:n0|mac:mac_n0                                                                 ; mac             ; work         ;
;             |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n0:n0|mac:mac_n0|lpm_mult:Mult0                                                  ; lpm_mult        ; work         ;
;                |mult_36t:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n0:n0|mac:mac_n0|lpm_mult:Mult0|mult_36t:auto_generated                          ; mult_36t        ; work         ;
;          |ram_l1_n0:ram_n0|                     ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n0:n0|ram_l1_n0:ram_n0                                                           ; ram_l1_n0       ; work         ;
;             |altsyncram:r_mem_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n0:n0|ram_l1_n0:ram_n0|altsyncram:r_mem_rtl_0                                    ; altsyncram      ; work         ;
;                |altsyncram_nf61:auto_generated| ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n0:n0|ram_l1_n0:ram_n0|altsyncram:r_mem_rtl_0|altsyncram_nf61:auto_generated     ; altsyncram_nf61 ; work         ;
;       |neuron_l1_n10:n10|                       ; 374 (33)            ; 48 (32)                   ; 800         ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n10:n10                                                                          ; neuron_l1_n10   ; work         ;
;          |lut_tanh:act_lut_tanh|                ; 230 (230)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n10:n10|lut_tanh:act_lut_tanh                                                    ; lut_tanh        ; work         ;
;          |mac:mac_n10|                          ; 111 (111)           ; 16 (16)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n10:n10|mac:mac_n10                                                              ; mac             ; work         ;
;             |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n10:n10|mac:mac_n10|lpm_mult:Mult0                                               ; lpm_mult        ; work         ;
;                |mult_36t:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n10:n10|mac:mac_n10|lpm_mult:Mult0|mult_36t:auto_generated                       ; mult_36t        ; work         ;
;          |ram_l1_n10:ram_n10|                   ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n10:n10|ram_l1_n10:ram_n10                                                       ; ram_l1_n10      ; work         ;
;             |altsyncram:r_mem_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n10:n10|ram_l1_n10:ram_n10|altsyncram:r_mem_rtl_0                                ; altsyncram      ; work         ;
;                |altsyncram_cl61:auto_generated| ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n10:n10|ram_l1_n10:ram_n10|altsyncram:r_mem_rtl_0|altsyncram_cl61:auto_generated ; altsyncram_cl61 ; work         ;
;       |neuron_l1_n11:n11|                       ; 373 (32)            ; 48 (32)                   ; 800         ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n11:n11                                                                          ; neuron_l1_n11   ; work         ;
;          |lut_tanh:act_lut_tanh|                ; 230 (230)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n11:n11|lut_tanh:act_lut_tanh                                                    ; lut_tanh        ; work         ;
;          |mac:mac_n11|                          ; 111 (111)           ; 16 (16)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n11:n11|mac:mac_n11                                                              ; mac             ; work         ;
;             |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n11:n11|mac:mac_n11|lpm_mult:Mult0                                               ; lpm_mult        ; work         ;
;                |mult_36t:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n11:n11|mac:mac_n11|lpm_mult:Mult0|mult_36t:auto_generated                       ; mult_36t        ; work         ;
;          |ram_l1_n11:ram_n11|                   ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n11:n11|ram_l1_n11:ram_n11                                                       ; ram_l1_n11      ; work         ;
;             |altsyncram:r_mem_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n11:n11|ram_l1_n11:ram_n11|altsyncram:r_mem_rtl_0                                ; altsyncram      ; work         ;
;                |altsyncram_en61:auto_generated| ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n11:n11|ram_l1_n11:ram_n11|altsyncram:r_mem_rtl_0|altsyncram_en61:auto_generated ; altsyncram_en61 ; work         ;
;       |neuron_l1_n12:n12|                       ; 374 (33)            ; 48 (32)                   ; 800         ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n12:n12                                                                          ; neuron_l1_n12   ; work         ;
;          |lut_tanh:act_lut_tanh|                ; 230 (230)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n12:n12|lut_tanh:act_lut_tanh                                                    ; lut_tanh        ; work         ;
;          |mac:mac_n12|                          ; 111 (111)           ; 16 (16)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n12:n12|mac:mac_n12                                                              ; mac             ; work         ;
;             |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n12:n12|mac:mac_n12|lpm_mult:Mult0                                               ; lpm_mult        ; work         ;
;                |mult_36t:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n12:n12|mac:mac_n12|lpm_mult:Mult0|mult_36t:auto_generated                       ; mult_36t        ; work         ;
;          |ram_l1_n12:ram_n12|                   ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n12:n12|ram_l1_n12:ram_n12                                                       ; ram_l1_n12      ; work         ;
;             |altsyncram:r_mem_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n12:n12|ram_l1_n12:ram_n12|altsyncram:r_mem_rtl_0                                ; altsyncram      ; work         ;
;                |altsyncram_9n61:auto_generated| ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n12:n12|ram_l1_n12:ram_n12|altsyncram:r_mem_rtl_0|altsyncram_9n61:auto_generated ; altsyncram_9n61 ; work         ;
;       |neuron_l1_n13:n13|                       ; 372 (33)            ; 48 (32)                   ; 800         ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n13:n13                                                                          ; neuron_l1_n13   ; work         ;
;          |lut_tanh:act_lut_tanh|                ; 228 (228)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n13:n13|lut_tanh:act_lut_tanh                                                    ; lut_tanh        ; work         ;
;          |mac:mac_n13|                          ; 111 (111)           ; 16 (16)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n13:n13|mac:mac_n13                                                              ; mac             ; work         ;
;             |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n13:n13|mac:mac_n13|lpm_mult:Mult0                                               ; lpm_mult        ; work         ;
;                |mult_36t:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n13:n13|mac:mac_n13|lpm_mult:Mult0|mult_36t:auto_generated                       ; mult_36t        ; work         ;
;          |ram_l1_n13:ram_n13|                   ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n13:n13|ram_l1_n13:ram_n13                                                       ; ram_l1_n13      ; work         ;
;             |altsyncram:r_mem_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n13:n13|ram_l1_n13:ram_n13|altsyncram:r_mem_rtl_0                                ; altsyncram      ; work         ;
;                |altsyncram_4m61:auto_generated| ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n13:n13|ram_l1_n13:ram_n13|altsyncram:r_mem_rtl_0|altsyncram_4m61:auto_generated ; altsyncram_4m61 ; work         ;
;       |neuron_l1_n14:n14|                       ; 373 (33)            ; 48 (32)                   ; 800         ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n14:n14                                                                          ; neuron_l1_n14   ; work         ;
;          |lut_tanh:act_lut_tanh|                ; 229 (229)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n14:n14|lut_tanh:act_lut_tanh                                                    ; lut_tanh        ; work         ;
;          |mac:mac_n14|                          ; 111 (111)           ; 16 (16)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n14:n14|mac:mac_n14                                                              ; mac             ; work         ;
;             |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n14:n14|mac:mac_n14|lpm_mult:Mult0                                               ; lpm_mult        ; work         ;
;                |mult_36t:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n14:n14|mac:mac_n14|lpm_mult:Mult0|mult_36t:auto_generated                       ; mult_36t        ; work         ;
;          |ram_l1_n14:ram_n14|                   ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n14:n14|ram_l1_n14:ram_n14                                                       ; ram_l1_n14      ; work         ;
;             |altsyncram:r_mem_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n14:n14|ram_l1_n14:ram_n14|altsyncram:r_mem_rtl_0                                ; altsyncram      ; work         ;
;                |altsyncram_ug61:auto_generated| ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n14:n14|ram_l1_n14:ram_n14|altsyncram:r_mem_rtl_0|altsyncram_ug61:auto_generated ; altsyncram_ug61 ; work         ;
;       |neuron_l1_n15:n15|                       ; 346 (33)            ; 48 (32)                   ; 800         ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n15:n15                                                                          ; neuron_l1_n15   ; work         ;
;          |lut_tanh:act_lut_tanh|                ; 202 (202)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n15:n15|lut_tanh:act_lut_tanh                                                    ; lut_tanh        ; work         ;
;          |mac:mac_n15|                          ; 111 (111)           ; 16 (16)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n15:n15|mac:mac_n15                                                              ; mac             ; work         ;
;             |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n15:n15|mac:mac_n15|lpm_mult:Mult0                                               ; lpm_mult        ; work         ;
;                |mult_36t:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n15:n15|mac:mac_n15|lpm_mult:Mult0|mult_36t:auto_generated                       ; mult_36t        ; work         ;
;          |ram_l1_n15:ram_n15|                   ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n15:n15|ram_l1_n15:ram_n15                                                       ; ram_l1_n15      ; work         ;
;             |altsyncram:r_mem_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n15:n15|ram_l1_n15:ram_n15|altsyncram:r_mem_rtl_0                                ; altsyncram      ; work         ;
;                |altsyncram_ji61:auto_generated| ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n15:n15|ram_l1_n15:ram_n15|altsyncram:r_mem_rtl_0|altsyncram_ji61:auto_generated ; altsyncram_ji61 ; work         ;
;       |neuron_l1_n16:n16|                       ; 379 (33)            ; 48 (32)                   ; 800         ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n16:n16                                                                          ; neuron_l1_n16   ; work         ;
;          |lut_tanh:act_lut_tanh|                ; 235 (235)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n16:n16|lut_tanh:act_lut_tanh                                                    ; lut_tanh        ; work         ;
;          |mac:mac_n16|                          ; 111 (111)           ; 16 (16)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n16:n16|mac:mac_n16                                                              ; mac             ; work         ;
;             |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n16:n16|mac:mac_n16|lpm_mult:Mult0                                               ; lpm_mult        ; work         ;
;                |mult_36t:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n16:n16|mac:mac_n16|lpm_mult:Mult0|mult_36t:auto_generated                       ; mult_36t        ; work         ;
;          |ram_l1_n16:ram_n16|                   ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n16:n16|ram_l1_n16:ram_n16                                                       ; ram_l1_n16      ; work         ;
;             |altsyncram:r_mem_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n16:n16|ram_l1_n16:ram_n16|altsyncram:r_mem_rtl_0                                ; altsyncram      ; work         ;
;                |altsyncram_ig61:auto_generated| ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n16:n16|ram_l1_n16:ram_n16|altsyncram:r_mem_rtl_0|altsyncram_ig61:auto_generated ; altsyncram_ig61 ; work         ;
;       |neuron_l1_n17:n17|                       ; 379 (32)            ; 48 (32)                   ; 800         ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n17:n17                                                                          ; neuron_l1_n17   ; work         ;
;          |lut_tanh:act_lut_tanh|                ; 236 (236)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n17:n17|lut_tanh:act_lut_tanh                                                    ; lut_tanh        ; work         ;
;          |mac:mac_n17|                          ; 111 (111)           ; 16 (16)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n17:n17|mac:mac_n17                                                              ; mac             ; work         ;
;             |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n17:n17|mac:mac_n17|lpm_mult:Mult0                                               ; lpm_mult        ; work         ;
;                |mult_36t:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n17:n17|mac:mac_n17|lpm_mult:Mult0|mult_36t:auto_generated                       ; mult_36t        ; work         ;
;          |ram_l1_n17:ram_n17|                   ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n17:n17|ram_l1_n17:ram_n17                                                       ; ram_l1_n17      ; work         ;
;             |altsyncram:r_mem_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n17:n17|ram_l1_n17:ram_n17|altsyncram:r_mem_rtl_0                                ; altsyncram      ; work         ;
;                |altsyncram_ck61:auto_generated| ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n17:n17|ram_l1_n17:ram_n17|altsyncram:r_mem_rtl_0|altsyncram_ck61:auto_generated ; altsyncram_ck61 ; work         ;
;       |neuron_l1_n18:n18|                       ; 372 (33)            ; 48 (32)                   ; 800         ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n18:n18                                                                          ; neuron_l1_n18   ; work         ;
;          |lut_tanh:act_lut_tanh|                ; 228 (228)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n18:n18|lut_tanh:act_lut_tanh                                                    ; lut_tanh        ; work         ;
;          |mac:mac_n18|                          ; 111 (111)           ; 16 (16)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n18:n18|mac:mac_n18                                                              ; mac             ; work         ;
;             |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n18:n18|mac:mac_n18|lpm_mult:Mult0                                               ; lpm_mult        ; work         ;
;                |mult_36t:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n18:n18|mac:mac_n18|lpm_mult:Mult0|mult_36t:auto_generated                       ; mult_36t        ; work         ;
;          |ram_l1_n18:ram_n18|                   ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n18:n18|ram_l1_n18:ram_n18                                                       ; ram_l1_n18      ; work         ;
;             |altsyncram:r_mem_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n18:n18|ram_l1_n18:ram_n18|altsyncram:r_mem_rtl_0                                ; altsyncram      ; work         ;
;                |altsyncram_hk61:auto_generated| ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n18:n18|ram_l1_n18:ram_n18|altsyncram:r_mem_rtl_0|altsyncram_hk61:auto_generated ; altsyncram_hk61 ; work         ;
;       |neuron_l1_n19:n19|                       ; 363 (31)            ; 48 (32)                   ; 800         ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n19:n19                                                                          ; neuron_l1_n19   ; work         ;
;          |lut_tanh:act_lut_tanh|                ; 221 (221)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n19:n19|lut_tanh:act_lut_tanh                                                    ; lut_tanh        ; work         ;
;          |mac:mac_n19|                          ; 111 (111)           ; 16 (16)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n19:n19|mac:mac_n19                                                              ; mac             ; work         ;
;             |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n19:n19|mac:mac_n19|lpm_mult:Mult0                                               ; lpm_mult        ; work         ;
;                |mult_36t:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n19:n19|mac:mac_n19|lpm_mult:Mult0|mult_36t:auto_generated                       ; mult_36t        ; work         ;
;          |ram_l1_n19:ram_n19|                   ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n19:n19|ram_l1_n19:ram_n19                                                       ; ram_l1_n19      ; work         ;
;             |altsyncram:r_mem_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n19:n19|ram_l1_n19:ram_n19|altsyncram:r_mem_rtl_0                                ; altsyncram      ; work         ;
;                |altsyncram_6k61:auto_generated| ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n19:n19|ram_l1_n19:ram_n19|altsyncram:r_mem_rtl_0|altsyncram_6k61:auto_generated ; altsyncram_6k61 ; work         ;
;       |neuron_l1_n1:n1|                         ; 371 (33)            ; 48 (32)                   ; 800         ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n1:n1                                                                            ; neuron_l1_n1    ; work         ;
;          |lut_tanh:act_lut_tanh|                ; 227 (227)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n1:n1|lut_tanh:act_lut_tanh                                                      ; lut_tanh        ; work         ;
;          |mac:mac_n1|                           ; 111 (111)           ; 16 (16)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n1:n1|mac:mac_n1                                                                 ; mac             ; work         ;
;             |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n1:n1|mac:mac_n1|lpm_mult:Mult0                                                  ; lpm_mult        ; work         ;
;                |mult_36t:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n1:n1|mac:mac_n1|lpm_mult:Mult0|mult_36t:auto_generated                          ; mult_36t        ; work         ;
;          |ram_l1_n1:ram_n1|                     ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n1:n1|ram_l1_n1:ram_n1                                                           ; ram_l1_n1       ; work         ;
;             |altsyncram:r_mem_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n1:n1|ram_l1_n1:ram_n1|altsyncram:r_mem_rtl_0                                    ; altsyncram      ; work         ;
;                |altsyncram_4h61:auto_generated| ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n1:n1|ram_l1_n1:ram_n1|altsyncram:r_mem_rtl_0|altsyncram_4h61:auto_generated     ; altsyncram_4h61 ; work         ;
;       |neuron_l1_n20:n20|                       ; 350 (33)            ; 48 (32)                   ; 800         ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n20:n20                                                                          ; neuron_l1_n20   ; work         ;
;          |lut_tanh:act_lut_tanh|                ; 206 (206)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n20:n20|lut_tanh:act_lut_tanh                                                    ; lut_tanh        ; work         ;
;          |mac:mac_n20|                          ; 111 (111)           ; 16 (16)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n20:n20|mac:mac_n20                                                              ; mac             ; work         ;
;             |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n20:n20|mac:mac_n20|lpm_mult:Mult0                                               ; lpm_mult        ; work         ;
;                |mult_36t:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n20:n20|mac:mac_n20|lpm_mult:Mult0|mult_36t:auto_generated                       ; mult_36t        ; work         ;
;          |ram_l1_n20:ram_n20|                   ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n20:n20|ram_l1_n20:ram_n20                                                       ; ram_l1_n20      ; work         ;
;             |altsyncram:r_mem_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n20:n20|ram_l1_n20:ram_n20|altsyncram:r_mem_rtl_0                                ; altsyncram      ; work         ;
;                |altsyncram_4k61:auto_generated| ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n20:n20|ram_l1_n20:ram_n20|altsyncram:r_mem_rtl_0|altsyncram_4k61:auto_generated ; altsyncram_4k61 ; work         ;
;       |neuron_l1_n21:n21|                       ; 348 (32)            ; 48 (32)                   ; 800         ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n21:n21                                                                          ; neuron_l1_n21   ; work         ;
;          |lut_tanh:act_lut_tanh|                ; 205 (205)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n21:n21|lut_tanh:act_lut_tanh                                                    ; lut_tanh        ; work         ;
;          |mac:mac_n21|                          ; 111 (111)           ; 16 (16)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n21:n21|mac:mac_n21                                                              ; mac             ; work         ;
;             |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n21:n21|mac:mac_n21|lpm_mult:Mult0                                               ; lpm_mult        ; work         ;
;                |mult_36t:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n21:n21|mac:mac_n21|lpm_mult:Mult0|mult_36t:auto_generated                       ; mult_36t        ; work         ;
;          |ram_l1_n21:ram_n21|                   ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n21:n21|ram_l1_n21:ram_n21                                                       ; ram_l1_n21      ; work         ;
;             |altsyncram:r_mem_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n21:n21|ram_l1_n21:ram_n21|altsyncram:r_mem_rtl_0                                ; altsyncram      ; work         ;
;                |altsyncram_ak61:auto_generated| ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n21:n21|ram_l1_n21:ram_n21|altsyncram:r_mem_rtl_0|altsyncram_ak61:auto_generated ; altsyncram_ak61 ; work         ;
;       |neuron_l1_n22:n22|                       ; 351 (31)            ; 48 (32)                   ; 800         ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n22:n22                                                                          ; neuron_l1_n22   ; work         ;
;          |lut_tanh:act_lut_tanh|                ; 209 (209)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n22:n22|lut_tanh:act_lut_tanh                                                    ; lut_tanh        ; work         ;
;          |mac:mac_n22|                          ; 111 (111)           ; 16 (16)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n22:n22|mac:mac_n22                                                              ; mac             ; work         ;
;             |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n22:n22|mac:mac_n22|lpm_mult:Mult0                                               ; lpm_mult        ; work         ;
;                |mult_36t:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n22:n22|mac:mac_n22|lpm_mult:Mult0|mult_36t:auto_generated                       ; mult_36t        ; work         ;
;          |ram_l1_n22:ram_n22|                   ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n22:n22|ram_l1_n22:ram_n22                                                       ; ram_l1_n22      ; work         ;
;             |altsyncram:r_mem_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n22:n22|ram_l1_n22:ram_n22|altsyncram:r_mem_rtl_0                                ; altsyncram      ; work         ;
;                |altsyncram_dk61:auto_generated| ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n22:n22|ram_l1_n22:ram_n22|altsyncram:r_mem_rtl_0|altsyncram_dk61:auto_generated ; altsyncram_dk61 ; work         ;
;       |neuron_l1_n23:n23|                       ; 352 (31)            ; 48 (32)                   ; 800         ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n23:n23                                                                          ; neuron_l1_n23   ; work         ;
;          |lut_tanh:act_lut_tanh|                ; 210 (210)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n23:n23|lut_tanh:act_lut_tanh                                                    ; lut_tanh        ; work         ;
;          |mac:mac_n23|                          ; 111 (111)           ; 16 (16)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n23:n23|mac:mac_n23                                                              ; mac             ; work         ;
;             |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n23:n23|mac:mac_n23|lpm_mult:Mult0                                               ; lpm_mult        ; work         ;
;                |mult_36t:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n23:n23|mac:mac_n23|lpm_mult:Mult0|mult_36t:auto_generated                       ; mult_36t        ; work         ;
;          |ram_l1_n23:ram_n23|                   ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n23:n23|ram_l1_n23:ram_n23                                                       ; ram_l1_n23      ; work         ;
;             |altsyncram:r_mem_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n23:n23|ram_l1_n23:ram_n23|altsyncram:r_mem_rtl_0                                ; altsyncram      ; work         ;
;                |altsyncram_7k61:auto_generated| ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n23:n23|ram_l1_n23:ram_n23|altsyncram:r_mem_rtl_0|altsyncram_7k61:auto_generated ; altsyncram_7k61 ; work         ;
;       |neuron_l1_n24:n24|                       ; 373 (33)            ; 48 (32)                   ; 800         ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n24:n24                                                                          ; neuron_l1_n24   ; work         ;
;          |lut_tanh:act_lut_tanh|                ; 229 (229)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n24:n24|lut_tanh:act_lut_tanh                                                    ; lut_tanh        ; work         ;
;          |mac:mac_n24|                          ; 111 (111)           ; 16 (16)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n24:n24|mac:mac_n24                                                              ; mac             ; work         ;
;             |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n24:n24|mac:mac_n24|lpm_mult:Mult0                                               ; lpm_mult        ; work         ;
;                |mult_36t:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n24:n24|mac:mac_n24|lpm_mult:Mult0|mult_36t:auto_generated                       ; mult_36t        ; work         ;
;          |ram_l1_n24:ram_n24|                   ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n24:n24|ram_l1_n24:ram_n24                                                       ; ram_l1_n24      ; work         ;
;             |altsyncram:r_mem_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n24:n24|ram_l1_n24:ram_n24|altsyncram:r_mem_rtl_0                                ; altsyncram      ; work         ;
;                |altsyncram_oh61:auto_generated| ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n24:n24|ram_l1_n24:ram_n24|altsyncram:r_mem_rtl_0|altsyncram_oh61:auto_generated ; altsyncram_oh61 ; work         ;
;       |neuron_l1_n25:n25|                       ; 364 (33)            ; 48 (32)                   ; 800         ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n25:n25                                                                          ; neuron_l1_n25   ; work         ;
;          |lut_tanh:act_lut_tanh|                ; 220 (220)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n25:n25|lut_tanh:act_lut_tanh                                                    ; lut_tanh        ; work         ;
;          |mac:mac_n25|                          ; 111 (111)           ; 16 (16)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n25:n25|mac:mac_n25                                                              ; mac             ; work         ;
;             |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n25:n25|mac:mac_n25|lpm_mult:Mult0                                               ; lpm_mult        ; work         ;
;                |mult_36t:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n25:n25|mac:mac_n25|lpm_mult:Mult0|mult_36t:auto_generated                       ; mult_36t        ; work         ;
;          |ram_l1_n25:ram_n25|                   ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n25:n25|ram_l1_n25:ram_n25                                                       ; ram_l1_n25      ; work         ;
;             |altsyncram:r_mem_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n25:n25|ram_l1_n25:ram_n25|altsyncram:r_mem_rtl_0                                ; altsyncram      ; work         ;
;                |altsyncram_bn61:auto_generated| ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n25:n25|ram_l1_n25:ram_n25|altsyncram:r_mem_rtl_0|altsyncram_bn61:auto_generated ; altsyncram_bn61 ; work         ;
;       |neuron_l1_n26:n26|                       ; 371 (32)            ; 48 (32)                   ; 800         ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n26:n26                                                                          ; neuron_l1_n26   ; work         ;
;          |lut_tanh:act_lut_tanh|                ; 228 (228)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n26:n26|lut_tanh:act_lut_tanh                                                    ; lut_tanh        ; work         ;
;          |mac:mac_n26|                          ; 111 (111)           ; 16 (16)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n26:n26|mac:mac_n26                                                              ; mac             ; work         ;
;             |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n26:n26|mac:mac_n26|lpm_mult:Mult0                                               ; lpm_mult        ; work         ;
;                |mult_36t:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n26:n26|mac:mac_n26|lpm_mult:Mult0|mult_36t:auto_generated                       ; mult_36t        ; work         ;
;          |ram_l1_n26:ram_n26|                   ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n26:n26|ram_l1_n26:ram_n26                                                       ; ram_l1_n26      ; work         ;
;             |altsyncram:r_mem_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n26:n26|ram_l1_n26:ram_n26|altsyncram:r_mem_rtl_0                                ; altsyncram      ; work         ;
;                |altsyncram_qk61:auto_generated| ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n26:n26|ram_l1_n26:ram_n26|altsyncram:r_mem_rtl_0|altsyncram_qk61:auto_generated ; altsyncram_qk61 ; work         ;
;       |neuron_l1_n27:n27|                       ; 363 (33)            ; 48 (32)                   ; 800         ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n27:n27                                                                          ; neuron_l1_n27   ; work         ;
;          |lut_tanh:act_lut_tanh|                ; 219 (219)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n27:n27|lut_tanh:act_lut_tanh                                                    ; lut_tanh        ; work         ;
;          |mac:mac_n27|                          ; 111 (111)           ; 16 (16)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n27:n27|mac:mac_n27                                                              ; mac             ; work         ;
;             |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n27:n27|mac:mac_n27|lpm_mult:Mult0                                               ; lpm_mult        ; work         ;
;                |mult_36t:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n27:n27|mac:mac_n27|lpm_mult:Mult0|mult_36t:auto_generated                       ; mult_36t        ; work         ;
;          |ram_l1_n27:ram_n27|                   ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n27:n27|ram_l1_n27:ram_n27                                                       ; ram_l1_n27      ; work         ;
;             |altsyncram:r_mem_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n27:n27|ram_l1_n27:ram_n27|altsyncram:r_mem_rtl_0                                ; altsyncram      ; work         ;
;                |altsyncram_3i61:auto_generated| ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n27:n27|ram_l1_n27:ram_n27|altsyncram:r_mem_rtl_0|altsyncram_3i61:auto_generated ; altsyncram_3i61 ; work         ;
;       |neuron_l1_n28:n28|                       ; 334 (32)            ; 48 (32)                   ; 800         ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n28:n28                                                                          ; neuron_l1_n28   ; work         ;
;          |lut_tanh:act_lut_tanh|                ; 191 (191)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n28:n28|lut_tanh:act_lut_tanh                                                    ; lut_tanh        ; work         ;
;          |mac:mac_n28|                          ; 111 (111)           ; 16 (16)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n28:n28|mac:mac_n28                                                              ; mac             ; work         ;
;             |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n28:n28|mac:mac_n28|lpm_mult:Mult0                                               ; lpm_mult        ; work         ;
;                |mult_36t:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n28:n28|mac:mac_n28|lpm_mult:Mult0|mult_36t:auto_generated                       ; mult_36t        ; work         ;
;          |ram_l1_n28:ram_n28|                   ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n28:n28|ram_l1_n28:ram_n28                                                       ; ram_l1_n28      ; work         ;
;             |altsyncram:r_mem_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n28:n28|ram_l1_n28:ram_n28|altsyncram:r_mem_rtl_0                                ; altsyncram      ; work         ;
;                |altsyncram_qh61:auto_generated| ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n28:n28|ram_l1_n28:ram_n28|altsyncram:r_mem_rtl_0|altsyncram_qh61:auto_generated ; altsyncram_qh61 ; work         ;
;       |neuron_l1_n29:n29|                       ; 328 (33)            ; 48 (32)                   ; 800         ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n29:n29                                                                          ; neuron_l1_n29   ; work         ;
;          |lut_tanh:act_lut_tanh|                ; 184 (184)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n29:n29|lut_tanh:act_lut_tanh                                                    ; lut_tanh        ; work         ;
;          |mac:mac_n29|                          ; 111 (111)           ; 16 (16)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n29:n29|mac:mac_n29                                                              ; mac             ; work         ;
;             |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n29:n29|mac:mac_n29|lpm_mult:Mult0                                               ; lpm_mult        ; work         ;
;                |mult_36t:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n29:n29|mac:mac_n29|lpm_mult:Mult0|mult_36t:auto_generated                       ; mult_36t        ; work         ;
;          |ram_l1_n29:ram_n29|                   ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n29:n29|ram_l1_n29:ram_n29                                                       ; ram_l1_n29      ; work         ;
;             |altsyncram:r_mem_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n29:n29|ram_l1_n29:ram_n29|altsyncram:r_mem_rtl_0                                ; altsyncram      ; work         ;
;                |altsyncram_ll61:auto_generated| ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n29:n29|ram_l1_n29:ram_n29|altsyncram:r_mem_rtl_0|altsyncram_ll61:auto_generated ; altsyncram_ll61 ; work         ;
;       |neuron_l1_n2:n2|                         ; 376 (33)            ; 48 (32)                   ; 800         ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n2:n2                                                                            ; neuron_l1_n2    ; work         ;
;          |lut_tanh:act_lut_tanh|                ; 232 (232)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n2:n2|lut_tanh:act_lut_tanh                                                      ; lut_tanh        ; work         ;
;          |mac:mac_n2|                           ; 111 (111)           ; 16 (16)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n2:n2|mac:mac_n2                                                                 ; mac             ; work         ;
;             |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n2:n2|mac:mac_n2|lpm_mult:Mult0                                                  ; lpm_mult        ; work         ;
;                |mult_36t:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n2:n2|mac:mac_n2|lpm_mult:Mult0|mult_36t:auto_generated                          ; mult_36t        ; work         ;
;          |ram_l1_n2:ram_n2|                     ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n2:n2|ram_l1_n2:ram_n2                                                           ; ram_l1_n2       ; work         ;
;             |altsyncram:r_mem_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n2:n2|ram_l1_n2:ram_n2|altsyncram:r_mem_rtl_0                                    ; altsyncram      ; work         ;
;                |altsyncram_qj61:auto_generated| ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n2:n2|ram_l1_n2:ram_n2|altsyncram:r_mem_rtl_0|altsyncram_qj61:auto_generated     ; altsyncram_qj61 ; work         ;
;       |neuron_l1_n3:n3|                         ; 368 (29)            ; 48 (32)                   ; 800         ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n3:n3                                                                            ; neuron_l1_n3    ; work         ;
;          |lut_tanh:act_lut_tanh|                ; 228 (228)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n3:n3|lut_tanh:act_lut_tanh                                                      ; lut_tanh        ; work         ;
;          |mac:mac_n3|                           ; 111 (111)           ; 16 (16)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n3:n3|mac:mac_n3                                                                 ; mac             ; work         ;
;             |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n3:n3|mac:mac_n3|lpm_mult:Mult0                                                  ; lpm_mult        ; work         ;
;                |mult_36t:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n3:n3|mac:mac_n3|lpm_mult:Mult0|mult_36t:auto_generated                          ; mult_36t        ; work         ;
;          |ram_l1_n3:ram_n3|                     ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n3:n3|ram_l1_n3:ram_n3                                                           ; ram_l1_n3       ; work         ;
;             |altsyncram:r_mem_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n3:n3|ram_l1_n3:ram_n3|altsyncram:r_mem_rtl_0                                    ; altsyncram      ; work         ;
;                |altsyncram_ch61:auto_generated| ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n3:n3|ram_l1_n3:ram_n3|altsyncram:r_mem_rtl_0|altsyncram_ch61:auto_generated     ; altsyncram_ch61 ; work         ;
;       |neuron_l1_n4:n4|                         ; 384 (32)            ; 48 (32)                   ; 800         ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n4:n4                                                                            ; neuron_l1_n4    ; work         ;
;          |lut_tanh:act_lut_tanh|                ; 241 (241)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n4:n4|lut_tanh:act_lut_tanh                                                      ; lut_tanh        ; work         ;
;          |mac:mac_n4|                           ; 111 (111)           ; 16 (16)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n4:n4|mac:mac_n4                                                                 ; mac             ; work         ;
;             |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n4:n4|mac:mac_n4|lpm_mult:Mult0                                                  ; lpm_mult        ; work         ;
;                |mult_36t:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n4:n4|mac:mac_n4|lpm_mult:Mult0|mult_36t:auto_generated                          ; mult_36t        ; work         ;
;          |ram_l1_n4:ram_n4|                     ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n4:n4|ram_l1_n4:ram_n4                                                           ; ram_l1_n4       ; work         ;
;             |altsyncram:r_mem_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n4:n4|ram_l1_n4:ram_n4|altsyncram:r_mem_rtl_0                                    ; altsyncram      ; work         ;
;                |altsyncram_lh61:auto_generated| ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n4:n4|ram_l1_n4:ram_n4|altsyncram:r_mem_rtl_0|altsyncram_lh61:auto_generated     ; altsyncram_lh61 ; work         ;
;       |neuron_l1_n5:n5|                         ; 367 (31)            ; 48 (32)                   ; 800         ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n5:n5                                                                            ; neuron_l1_n5    ; work         ;
;          |lut_tanh:act_lut_tanh|                ; 225 (225)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n5:n5|lut_tanh:act_lut_tanh                                                      ; lut_tanh        ; work         ;
;          |mac:mac_n5|                           ; 111 (111)           ; 16 (16)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n5:n5|mac:mac_n5                                                                 ; mac             ; work         ;
;             |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n5:n5|mac:mac_n5|lpm_mult:Mult0                                                  ; lpm_mult        ; work         ;
;                |mult_36t:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n5:n5|mac:mac_n5|lpm_mult:Mult0|mult_36t:auto_generated                          ; mult_36t        ; work         ;
;          |ram_l1_n5:ram_n5|                     ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n5:n5|ram_l1_n5:ram_n5                                                           ; ram_l1_n5       ; work         ;
;             |altsyncram:r_mem_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n5:n5|ram_l1_n5:ram_n5|altsyncram:r_mem_rtl_0                                    ; altsyncram      ; work         ;
;                |altsyncram_7h61:auto_generated| ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n5:n5|ram_l1_n5:ram_n5|altsyncram:r_mem_rtl_0|altsyncram_7h61:auto_generated     ; altsyncram_7h61 ; work         ;
;       |neuron_l1_n6:n6|                         ; 382 (33)            ; 48 (32)                   ; 800         ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n6:n6                                                                            ; neuron_l1_n6    ; work         ;
;          |lut_tanh:act_lut_tanh|                ; 238 (238)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n6:n6|lut_tanh:act_lut_tanh                                                      ; lut_tanh        ; work         ;
;          |mac:mac_n6|                           ; 111 (111)           ; 16 (16)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n6:n6|mac:mac_n6                                                                 ; mac             ; work         ;
;             |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n6:n6|mac:mac_n6|lpm_mult:Mult0                                                  ; lpm_mult        ; work         ;
;                |mult_36t:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n6:n6|mac:mac_n6|lpm_mult:Mult0|mult_36t:auto_generated                          ; mult_36t        ; work         ;
;          |ram_l1_n6:ram_n6|                     ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n6:n6|ram_l1_n6:ram_n6                                                           ; ram_l1_n6       ; work         ;
;             |altsyncram:r_mem_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n6:n6|ram_l1_n6:ram_n6|altsyncram:r_mem_rtl_0                                    ; altsyncram      ; work         ;
;                |altsyncram_oi61:auto_generated| ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n6:n6|ram_l1_n6:ram_n6|altsyncram:r_mem_rtl_0|altsyncram_oi61:auto_generated     ; altsyncram_oi61 ; work         ;
;       |neuron_l1_n7:n7|                         ; 347 (33)            ; 48 (32)                   ; 800         ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n7:n7                                                                            ; neuron_l1_n7    ; work         ;
;          |lut_tanh:act_lut_tanh|                ; 203 (203)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n7:n7|lut_tanh:act_lut_tanh                                                      ; lut_tanh        ; work         ;
;          |mac:mac_n7|                           ; 111 (111)           ; 16 (16)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n7:n7|mac:mac_n7                                                                 ; mac             ; work         ;
;             |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n7:n7|mac:mac_n7|lpm_mult:Mult0                                                  ; lpm_mult        ; work         ;
;                |mult_36t:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n7:n7|mac:mac_n7|lpm_mult:Mult0|mult_36t:auto_generated                          ; mult_36t        ; work         ;
;          |ram_l1_n7:ram_n7|                     ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n7:n7|ram_l1_n7:ram_n7                                                           ; ram_l1_n7       ; work         ;
;             |altsyncram:r_mem_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n7:n7|ram_l1_n7:ram_n7|altsyncram:r_mem_rtl_0                                    ; altsyncram      ; work         ;
;                |altsyncram_nh61:auto_generated| ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n7:n7|ram_l1_n7:ram_n7|altsyncram:r_mem_rtl_0|altsyncram_nh61:auto_generated     ; altsyncram_nh61 ; work         ;
;       |neuron_l1_n8:n8|                         ; 371 (33)            ; 48 (32)                   ; 800         ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n8:n8                                                                            ; neuron_l1_n8    ; work         ;
;          |lut_tanh:act_lut_tanh|                ; 227 (227)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n8:n8|lut_tanh:act_lut_tanh                                                      ; lut_tanh        ; work         ;
;          |mac:mac_n8|                           ; 111 (111)           ; 16 (16)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n8:n8|mac:mac_n8                                                                 ; mac             ; work         ;
;             |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n8:n8|mac:mac_n8|lpm_mult:Mult0                                                  ; lpm_mult        ; work         ;
;                |mult_36t:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n8:n8|mac:mac_n8|lpm_mult:Mult0|mult_36t:auto_generated                          ; mult_36t        ; work         ;
;          |ram_l1_n8:ram_n8|                     ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n8:n8|ram_l1_n8:ram_n8                                                           ; ram_l1_n8       ; work         ;
;             |altsyncram:r_mem_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n8:n8|ram_l1_n8:ram_n8|altsyncram:r_mem_rtl_0                                    ; altsyncram      ; work         ;
;                |altsyncram_dg61:auto_generated| ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n8:n8|ram_l1_n8:ram_n8|altsyncram:r_mem_rtl_0|altsyncram_dg61:auto_generated     ; altsyncram_dg61 ; work         ;
;       |neuron_l1_n9:n9|                         ; 373 (28)            ; 48 (32)                   ; 800         ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n9:n9                                                                            ; neuron_l1_n9    ; work         ;
;          |lut_tanh:act_lut_tanh|                ; 234 (234)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n9:n9|lut_tanh:act_lut_tanh                                                      ; lut_tanh        ; work         ;
;          |mac:mac_n9|                           ; 111 (111)           ; 16 (16)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n9:n9|mac:mac_n9                                                                 ; mac             ; work         ;
;             |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n9:n9|mac:mac_n9|lpm_mult:Mult0                                                  ; lpm_mult        ; work         ;
;                |mult_36t:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n9:n9|mac:mac_n9|lpm_mult:Mult0|mult_36t:auto_generated                          ; mult_36t        ; work         ;
;          |ram_l1_n9:ram_n9|                     ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n9:n9|ram_l1_n9:ram_n9                                                           ; ram_l1_n9       ; work         ;
;             |altsyncram:r_mem_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n9:n9|ram_l1_n9:ram_n9|altsyncram:r_mem_rtl_0                                    ; altsyncram      ; work         ;
;                |altsyncram_dh61:auto_generated| ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l1:hl1|neuron_l1_n9:n9|ram_l1_n9:ram_n9|altsyncram:r_mem_rtl_0|altsyncram_dh61:auto_generated     ; altsyncram_dh61 ; work         ;
;    |layer_l2:hl2|                               ; 8992 (21)           ; 1217 (14)                 ; 19200       ; 48           ; 0       ; 24        ; 0    ; 0            ; |amc|layer_l2:hl2                                                                                            ; layer_l2        ; work         ;
;       |neuron_l2_n0:n0|                         ; 468 (112)           ; 99 (82)                   ; 800         ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n0:n0                                                                            ; neuron_l2_n0    ; work         ;
;          |lut_tanh:act_lut_tanh|                ; 244 (244)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n0:n0|lut_tanh:act_lut_tanh                                                      ; lut_tanh        ; work         ;
;          |mac:mac_n0|                           ; 112 (112)           ; 17 (17)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n0:n0|mac:mac_n0                                                                 ; mac             ; work         ;
;             |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n0:n0|mac:mac_n0|lpm_mult:Mult0                                                  ; lpm_mult        ; work         ;
;                |mult_36t:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n0:n0|mac:mac_n0|lpm_mult:Mult0|mult_36t:auto_generated                          ; mult_36t        ; work         ;
;          |ram_l2_n0:ram_n0|                     ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n0:n0|ram_l2_n0:ram_n0                                                           ; ram_l2_n0       ; work         ;
;             |altsyncram:r_mem_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n0:n0|ram_l2_n0:ram_n0|altsyncram:r_mem_rtl_0                                    ; altsyncram      ; work         ;
;                |altsyncram_cg61:auto_generated| ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n0:n0|ram_l2_n0:ram_n0|altsyncram:r_mem_rtl_0|altsyncram_cg61:auto_generated     ; altsyncram_cg61 ; work         ;
;       |neuron_l2_n10:n10|                       ; 385 (32)            ; 48 (32)                   ; 800         ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n10:n10                                                                          ; neuron_l2_n10   ; work         ;
;          |lut_tanh:act_lut_tanh|                ; 241 (241)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n10:n10|lut_tanh:act_lut_tanh                                                    ; lut_tanh        ; work         ;
;          |mac:mac_n10|                          ; 112 (112)           ; 16 (16)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n10:n10|mac:mac_n10                                                              ; mac             ; work         ;
;             |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n10:n10|mac:mac_n10|lpm_mult:Mult0                                               ; lpm_mult        ; work         ;
;                |mult_36t:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n10:n10|mac:mac_n10|lpm_mult:Mult0|mult_36t:auto_generated                       ; mult_36t        ; work         ;
;          |ram_l2_n10:ram_n10|                   ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n10:n10|ram_l2_n10:ram_n10                                                       ; ram_l2_n10      ; work         ;
;             |altsyncram:r_mem_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n10:n10|ram_l2_n10:ram_n10|altsyncram:r_mem_rtl_0                                ; altsyncram      ; work         ;
;                |altsyncram_vi61:auto_generated| ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n10:n10|ram_l2_n10:ram_n10|altsyncram:r_mem_rtl_0|altsyncram_vi61:auto_generated ; altsyncram_vi61 ; work         ;
;       |neuron_l2_n11:n11|                       ; 369 (33)            ; 48 (32)                   ; 800         ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n11:n11                                                                          ; neuron_l2_n11   ; work         ;
;          |lut_tanh:act_lut_tanh|                ; 224 (224)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n11:n11|lut_tanh:act_lut_tanh                                                    ; lut_tanh        ; work         ;
;          |mac:mac_n11|                          ; 112 (112)           ; 16 (16)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n11:n11|mac:mac_n11                                                              ; mac             ; work         ;
;             |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n11:n11|mac:mac_n11|lpm_mult:Mult0                                               ; lpm_mult        ; work         ;
;                |mult_36t:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n11:n11|mac:mac_n11|lpm_mult:Mult0|mult_36t:auto_generated                       ; mult_36t        ; work         ;
;          |ram_l2_n11:ram_n11|                   ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n11:n11|ram_l2_n11:ram_n11                                                       ; ram_l2_n11      ; work         ;
;             |altsyncram:r_mem_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n11:n11|ram_l2_n11:ram_n11|altsyncram:r_mem_rtl_0                                ; altsyncram      ; work         ;
;                |altsyncram_2k61:auto_generated| ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n11:n11|ram_l2_n11:ram_n11|altsyncram:r_mem_rtl_0|altsyncram_2k61:auto_generated ; altsyncram_2k61 ; work         ;
;       |neuron_l2_n12:n12|                       ; 366 (32)            ; 48 (32)                   ; 800         ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n12:n12                                                                          ; neuron_l2_n12   ; work         ;
;          |lut_tanh:act_lut_tanh|                ; 222 (222)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n12:n12|lut_tanh:act_lut_tanh                                                    ; lut_tanh        ; work         ;
;          |mac:mac_n12|                          ; 112 (112)           ; 16 (16)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n12:n12|mac:mac_n12                                                              ; mac             ; work         ;
;             |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n12:n12|mac:mac_n12|lpm_mult:Mult0                                               ; lpm_mult        ; work         ;
;                |mult_36t:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n12:n12|mac:mac_n12|lpm_mult:Mult0|mult_36t:auto_generated                       ; mult_36t        ; work         ;
;          |ram_l2_n12:ram_n12|                   ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n12:n12|ram_l2_n12:ram_n12                                                       ; ram_l2_n12      ; work         ;
;             |altsyncram:r_mem_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n12:n12|ram_l2_n12:ram_n12|altsyncram:r_mem_rtl_0                                ; altsyncram      ; work         ;
;                |altsyncram_5k61:auto_generated| ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n12:n12|ram_l2_n12:ram_n12|altsyncram:r_mem_rtl_0|altsyncram_5k61:auto_generated ; altsyncram_5k61 ; work         ;
;       |neuron_l2_n13:n13|                       ; 368 (32)            ; 48 (32)                   ; 800         ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n13:n13                                                                          ; neuron_l2_n13   ; work         ;
;          |lut_tanh:act_lut_tanh|                ; 225 (225)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n13:n13|lut_tanh:act_lut_tanh                                                    ; lut_tanh        ; work         ;
;          |mac:mac_n13|                          ; 111 (111)           ; 16 (16)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n13:n13|mac:mac_n13                                                              ; mac             ; work         ;
;             |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n13:n13|mac:mac_n13|lpm_mult:Mult0                                               ; lpm_mult        ; work         ;
;                |mult_36t:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n13:n13|mac:mac_n13|lpm_mult:Mult0|mult_36t:auto_generated                       ; mult_36t        ; work         ;
;          |ram_l2_n13:ram_n13|                   ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n13:n13|ram_l2_n13:ram_n13                                                       ; ram_l2_n13      ; work         ;
;             |altsyncram:r_mem_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n13:n13|ram_l2_n13:ram_n13|altsyncram:r_mem_rtl_0                                ; altsyncram      ; work         ;
;                |altsyncram_ah61:auto_generated| ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n13:n13|ram_l2_n13:ram_n13|altsyncram:r_mem_rtl_0|altsyncram_ah61:auto_generated ; altsyncram_ah61 ; work         ;
;       |neuron_l2_n14:n14|                       ; 370 (33)            ; 48 (32)                   ; 800         ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n14:n14                                                                          ; neuron_l2_n14   ; work         ;
;          |lut_tanh:act_lut_tanh|                ; 226 (226)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n14:n14|lut_tanh:act_lut_tanh                                                    ; lut_tanh        ; work         ;
;          |mac:mac_n14|                          ; 111 (111)           ; 16 (16)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n14:n14|mac:mac_n14                                                              ; mac             ; work         ;
;             |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n14:n14|mac:mac_n14|lpm_mult:Mult0                                               ; lpm_mult        ; work         ;
;                |mult_36t:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n14:n14|mac:mac_n14|lpm_mult:Mult0|mult_36t:auto_generated                       ; mult_36t        ; work         ;
;          |ram_l2_n14:ram_n14|                   ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n14:n14|ram_l2_n14:ram_n14                                                       ; ram_l2_n14      ; work         ;
;             |altsyncram:r_mem_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n14:n14|ram_l2_n14:ram_n14|altsyncram:r_mem_rtl_0                                ; altsyncram      ; work         ;
;                |altsyncram_ul61:auto_generated| ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n14:n14|ram_l2_n14:ram_n14|altsyncram:r_mem_rtl_0|altsyncram_ul61:auto_generated ; altsyncram_ul61 ; work         ;
;       |neuron_l2_n15:n15|                       ; 377 (33)            ; 48 (32)                   ; 800         ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n15:n15                                                                          ; neuron_l2_n15   ; work         ;
;          |lut_tanh:act_lut_tanh|                ; 232 (232)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n15:n15|lut_tanh:act_lut_tanh                                                    ; lut_tanh        ; work         ;
;          |mac:mac_n15|                          ; 112 (112)           ; 16 (16)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n15:n15|mac:mac_n15                                                              ; mac             ; work         ;
;             |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n15:n15|mac:mac_n15|lpm_mult:Mult0                                               ; lpm_mult        ; work         ;
;                |mult_36t:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n15:n15|mac:mac_n15|lpm_mult:Mult0|mult_36t:auto_generated                       ; mult_36t        ; work         ;
;          |ram_l2_n15:ram_n15|                   ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n15:n15|ram_l2_n15:ram_n15                                                       ; ram_l2_n15      ; work         ;
;             |altsyncram:r_mem_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n15:n15|ram_l2_n15:ram_n15|altsyncram:r_mem_rtl_0                                ; altsyncram      ; work         ;
;                |altsyncram_2j61:auto_generated| ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n15:n15|ram_l2_n15:ram_n15|altsyncram:r_mem_rtl_0|altsyncram_2j61:auto_generated ; altsyncram_2j61 ; work         ;
;       |neuron_l2_n16:n16|                       ; 364 (33)            ; 48 (32)                   ; 800         ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n16:n16                                                                          ; neuron_l2_n16   ; work         ;
;          |lut_tanh:act_lut_tanh|                ; 219 (219)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n16:n16|lut_tanh:act_lut_tanh                                                    ; lut_tanh        ; work         ;
;          |mac:mac_n16|                          ; 112 (112)           ; 16 (16)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n16:n16|mac:mac_n16                                                              ; mac             ; work         ;
;             |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n16:n16|mac:mac_n16|lpm_mult:Mult0                                               ; lpm_mult        ; work         ;
;                |mult_36t:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n16:n16|mac:mac_n16|lpm_mult:Mult0|mult_36t:auto_generated                       ; mult_36t        ; work         ;
;          |ram_l2_n16:ram_n16|                   ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n16:n16|ram_l2_n16:ram_n16                                                       ; ram_l2_n16      ; work         ;
;             |altsyncram:r_mem_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n16:n16|ram_l2_n16:ram_n16|altsyncram:r_mem_rtl_0                                ; altsyncram      ; work         ;
;                |altsyncram_bk61:auto_generated| ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n16:n16|ram_l2_n16:ram_n16|altsyncram:r_mem_rtl_0|altsyncram_bk61:auto_generated ; altsyncram_bk61 ; work         ;
;       |neuron_l2_n17:n17|                       ; 365 (32)            ; 48 (32)                   ; 800         ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n17:n17                                                                          ; neuron_l2_n17   ; work         ;
;          |lut_tanh:act_lut_tanh|                ; 221 (221)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n17:n17|lut_tanh:act_lut_tanh                                                    ; lut_tanh        ; work         ;
;          |mac:mac_n17|                          ; 112 (112)           ; 16 (16)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n17:n17|mac:mac_n17                                                              ; mac             ; work         ;
;             |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n17:n17|mac:mac_n17|lpm_mult:Mult0                                               ; lpm_mult        ; work         ;
;                |mult_36t:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n17:n17|mac:mac_n17|lpm_mult:Mult0|mult_36t:auto_generated                       ; mult_36t        ; work         ;
;          |ram_l2_n17:ram_n17|                   ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n17:n17|ram_l2_n17:ram_n17                                                       ; ram_l2_n17      ; work         ;
;             |altsyncram:r_mem_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n17:n17|ram_l2_n17:ram_n17|altsyncram:r_mem_rtl_0                                ; altsyncram      ; work         ;
;                |altsyncram_ok61:auto_generated| ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n17:n17|ram_l2_n17:ram_n17|altsyncram:r_mem_rtl_0|altsyncram_ok61:auto_generated ; altsyncram_ok61 ; work         ;
;       |neuron_l2_n18:n18|                       ; 362 (33)            ; 48 (32)                   ; 800         ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n18:n18                                                                          ; neuron_l2_n18   ; work         ;
;          |lut_tanh:act_lut_tanh|                ; 217 (217)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n18:n18|lut_tanh:act_lut_tanh                                                    ; lut_tanh        ; work         ;
;          |mac:mac_n18|                          ; 112 (112)           ; 16 (16)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n18:n18|mac:mac_n18                                                              ; mac             ; work         ;
;             |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n18:n18|mac:mac_n18|lpm_mult:Mult0                                               ; lpm_mult        ; work         ;
;                |mult_36t:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n18:n18|mac:mac_n18|lpm_mult:Mult0|mult_36t:auto_generated                       ; mult_36t        ; work         ;
;          |ram_l2_n18:ram_n18|                   ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n18:n18|ram_l2_n18:ram_n18                                                       ; ram_l2_n18      ; work         ;
;             |altsyncram:r_mem_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n18:n18|ram_l2_n18:ram_n18|altsyncram:r_mem_rtl_0                                ; altsyncram      ; work         ;
;                |altsyncram_tl61:auto_generated| ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n18:n18|ram_l2_n18:ram_n18|altsyncram:r_mem_rtl_0|altsyncram_tl61:auto_generated ; altsyncram_tl61 ; work         ;
;       |neuron_l2_n19:n19|                       ; 365 (33)            ; 48 (32)                   ; 800         ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n19:n19                                                                          ; neuron_l2_n19   ; work         ;
;          |lut_tanh:act_lut_tanh|                ; 220 (220)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n19:n19|lut_tanh:act_lut_tanh                                                    ; lut_tanh        ; work         ;
;          |mac:mac_n19|                          ; 112 (112)           ; 16 (16)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n19:n19|mac:mac_n19                                                              ; mac             ; work         ;
;             |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n19:n19|mac:mac_n19|lpm_mult:Mult0                                               ; lpm_mult        ; work         ;
;                |mult_36t:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n19:n19|mac:mac_n19|lpm_mult:Mult0|mult_36t:auto_generated                       ; mult_36t        ; work         ;
;          |ram_l2_n19:ram_n19|                   ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n19:n19|ram_l2_n19:ram_n19                                                       ; ram_l2_n19      ; work         ;
;             |altsyncram:r_mem_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n19:n19|ram_l2_n19:ram_n19|altsyncram:r_mem_rtl_0                                ; altsyncram      ; work         ;
;                |altsyncram_3k61:auto_generated| ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n19:n19|ram_l2_n19:ram_n19|altsyncram:r_mem_rtl_0|altsyncram_3k61:auto_generated ; altsyncram_3k61 ; work         ;
;       |neuron_l2_n1:n1|                         ; 372 (33)            ; 48 (32)                   ; 800         ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n1:n1                                                                            ; neuron_l2_n1    ; work         ;
;          |lut_tanh:act_lut_tanh|                ; 227 (227)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n1:n1|lut_tanh:act_lut_tanh                                                      ; lut_tanh        ; work         ;
;          |mac:mac_n1|                           ; 112 (112)           ; 16 (16)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n1:n1|mac:mac_n1                                                                 ; mac             ; work         ;
;             |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n1:n1|mac:mac_n1|lpm_mult:Mult0                                                  ; lpm_mult        ; work         ;
;                |mult_36t:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n1:n1|mac:mac_n1|lpm_mult:Mult0|mult_36t:auto_generated                          ; mult_36t        ; work         ;
;          |ram_l2_n1:ram_n1|                     ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n1:n1|ram_l2_n1:ram_n1                                                           ; ram_l2_n1       ; work         ;
;             |altsyncram:r_mem_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n1:n1|ram_l2_n1:ram_n1|altsyncram:r_mem_rtl_0                                    ; altsyncram      ; work         ;
;                |altsyncram_ki61:auto_generated| ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n1:n1|ram_l2_n1:ram_n1|altsyncram:r_mem_rtl_0|altsyncram_ki61:auto_generated     ; altsyncram_ki61 ; work         ;
;       |neuron_l2_n20:n20|                       ; 361 (29)            ; 48 (32)                   ; 800         ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n20:n20                                                                          ; neuron_l2_n20   ; work         ;
;          |lut_tanh:act_lut_tanh|                ; 220 (220)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n20:n20|lut_tanh:act_lut_tanh                                                    ; lut_tanh        ; work         ;
;          |mac:mac_n20|                          ; 112 (112)           ; 16 (16)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n20:n20|mac:mac_n20                                                              ; mac             ; work         ;
;             |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n20:n20|mac:mac_n20|lpm_mult:Mult0                                               ; lpm_mult        ; work         ;
;                |mult_36t:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n20:n20|mac:mac_n20|lpm_mult:Mult0|mult_36t:auto_generated                       ; mult_36t        ; work         ;
;          |ram_l2_n20:ram_n20|                   ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n20:n20|ram_l2_n20:ram_n20                                                       ; ram_l2_n20      ; work         ;
;             |altsyncram:r_mem_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n20:n20|ram_l2_n20:ram_n20|altsyncram:r_mem_rtl_0                                ; altsyncram      ; work         ;
;                |altsyncram_sj61:auto_generated| ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n20:n20|ram_l2_n20:ram_n20|altsyncram:r_mem_rtl_0|altsyncram_sj61:auto_generated ; altsyncram_sj61 ; work         ;
;       |neuron_l2_n21:n21|                       ; 364 (32)            ; 48 (32)                   ; 800         ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n21:n21                                                                          ; neuron_l2_n21   ; work         ;
;          |lut_tanh:act_lut_tanh|                ; 220 (220)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n21:n21|lut_tanh:act_lut_tanh                                                    ; lut_tanh        ; work         ;
;          |mac:mac_n21|                          ; 112 (112)           ; 16 (16)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n21:n21|mac:mac_n21                                                              ; mac             ; work         ;
;             |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n21:n21|mac:mac_n21|lpm_mult:Mult0                                               ; lpm_mult        ; work         ;
;                |mult_36t:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n21:n21|mac:mac_n21|lpm_mult:Mult0|mult_36t:auto_generated                       ; mult_36t        ; work         ;
;          |ram_l2_n21:ram_n21|                   ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n21:n21|ram_l2_n21:ram_n21                                                       ; ram_l2_n21      ; work         ;
;             |altsyncram:r_mem_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n21:n21|ram_l2_n21:ram_n21|altsyncram:r_mem_rtl_0                                ; altsyncram      ; work         ;
;                |altsyncram_sl61:auto_generated| ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n21:n21|ram_l2_n21:ram_n21|altsyncram:r_mem_rtl_0|altsyncram_sl61:auto_generated ; altsyncram_sl61 ; work         ;
;       |neuron_l2_n22:n22|                       ; 366 (33)            ; 48 (32)                   ; 800         ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n22:n22                                                                          ; neuron_l2_n22   ; work         ;
;          |lut_tanh:act_lut_tanh|                ; 221 (221)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n22:n22|lut_tanh:act_lut_tanh                                                    ; lut_tanh        ; work         ;
;          |mac:mac_n22|                          ; 112 (112)           ; 16 (16)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n22:n22|mac:mac_n22                                                              ; mac             ; work         ;
;             |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n22:n22|mac:mac_n22|lpm_mult:Mult0                                               ; lpm_mult        ; work         ;
;                |mult_36t:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n22:n22|mac:mac_n22|lpm_mult:Mult0|mult_36t:auto_generated                       ; mult_36t        ; work         ;
;          |ram_l2_n22:ram_n22|                   ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n22:n22|ram_l2_n22:ram_n22                                                       ; ram_l2_n22      ; work         ;
;             |altsyncram:r_mem_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n22:n22|ram_l2_n22:ram_n22|altsyncram:r_mem_rtl_0                                ; altsyncram      ; work         ;
;                |altsyncram_2n61:auto_generated| ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n22:n22|ram_l2_n22:ram_n22|altsyncram:r_mem_rtl_0|altsyncram_2n61:auto_generated ; altsyncram_2n61 ; work         ;
;       |neuron_l2_n23:n23|                       ; 364 (33)            ; 48 (32)                   ; 800         ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n23:n23                                                                          ; neuron_l2_n23   ; work         ;
;          |lut_tanh:act_lut_tanh|                ; 219 (219)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n23:n23|lut_tanh:act_lut_tanh                                                    ; lut_tanh        ; work         ;
;          |mac:mac_n23|                          ; 112 (112)           ; 16 (16)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n23:n23|mac:mac_n23                                                              ; mac             ; work         ;
;             |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n23:n23|mac:mac_n23|lpm_mult:Mult0                                               ; lpm_mult        ; work         ;
;                |mult_36t:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n23:n23|mac:mac_n23|lpm_mult:Mult0|mult_36t:auto_generated                       ; mult_36t        ; work         ;
;          |ram_l2_n23:ram_n23|                   ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n23:n23|ram_l2_n23:ram_n23                                                       ; ram_l2_n23      ; work         ;
;             |altsyncram:r_mem_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n23:n23|ram_l2_n23:ram_n23|altsyncram:r_mem_rtl_0                                ; altsyncram      ; work         ;
;                |altsyncram_1j61:auto_generated| ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n23:n23|ram_l2_n23:ram_n23|altsyncram:r_mem_rtl_0|altsyncram_1j61:auto_generated ; altsyncram_1j61 ; work         ;
;       |neuron_l2_n2:n2|                         ; 385 (28)            ; 48 (32)                   ; 800         ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n2:n2                                                                            ; neuron_l2_n2    ; work         ;
;          |lut_tanh:act_lut_tanh|                ; 246 (246)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n2:n2|lut_tanh:act_lut_tanh                                                      ; lut_tanh        ; work         ;
;          |mac:mac_n2|                           ; 111 (111)           ; 16 (16)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n2:n2|mac:mac_n2                                                                 ; mac             ; work         ;
;             |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n2:n2|mac:mac_n2|lpm_mult:Mult0                                                  ; lpm_mult        ; work         ;
;                |mult_36t:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n2:n2|mac:mac_n2|lpm_mult:Mult0|mult_36t:auto_generated                          ; mult_36t        ; work         ;
;          |ram_l2_n2:ram_n2|                     ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n2:n2|ram_l2_n2:ram_n2                                                           ; ram_l2_n2       ; work         ;
;             |altsyncram:r_mem_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n2:n2|ram_l2_n2:ram_n2|altsyncram:r_mem_rtl_0                                    ; altsyncram      ; work         ;
;                |altsyncram_hl61:auto_generated| ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n2:n2|ram_l2_n2:ram_n2|altsyncram:r_mem_rtl_0|altsyncram_hl61:auto_generated     ; altsyncram_hl61 ; work         ;
;       |neuron_l2_n3:n3|                         ; 367 (33)            ; 48 (32)                   ; 800         ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n3:n3                                                                            ; neuron_l2_n3    ; work         ;
;          |lut_tanh:act_lut_tanh|                ; 222 (222)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n3:n3|lut_tanh:act_lut_tanh                                                      ; lut_tanh        ; work         ;
;          |mac:mac_n3|                           ; 112 (112)           ; 16 (16)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n3:n3|mac:mac_n3                                                                 ; mac             ; work         ;
;             |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n3:n3|mac:mac_n3|lpm_mult:Mult0                                                  ; lpm_mult        ; work         ;
;                |mult_36t:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n3:n3|mac:mac_n3|lpm_mult:Mult0|mult_36t:auto_generated                          ; mult_36t        ; work         ;
;          |ram_l2_n3:ram_n3|                     ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n3:n3|ram_l2_n3:ram_n3                                                           ; ram_l2_n3       ; work         ;
;             |altsyncram:r_mem_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n3:n3|ram_l2_n3:ram_n3|altsyncram:r_mem_rtl_0                                    ; altsyncram      ; work         ;
;                |altsyncram_mh61:auto_generated| ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n3:n3|ram_l2_n3:ram_n3|altsyncram:r_mem_rtl_0|altsyncram_mh61:auto_generated     ; altsyncram_mh61 ; work         ;
;       |neuron_l2_n4:n4|                         ; 370 (33)            ; 48 (32)                   ; 800         ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n4:n4                                                                            ; neuron_l2_n4    ; work         ;
;          |lut_tanh:act_lut_tanh|                ; 226 (226)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n4:n4|lut_tanh:act_lut_tanh                                                      ; lut_tanh        ; work         ;
;          |mac:mac_n4|                           ; 111 (111)           ; 16 (16)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n4:n4|mac:mac_n4                                                                 ; mac             ; work         ;
;             |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n4:n4|mac:mac_n4|lpm_mult:Mult0                                                  ; lpm_mult        ; work         ;
;                |mult_36t:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n4:n4|mac:mac_n4|lpm_mult:Mult0|mult_36t:auto_generated                          ; mult_36t        ; work         ;
;          |ram_l2_n4:ram_n4|                     ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n4:n4|ram_l2_n4:ram_n4                                                           ; ram_l2_n4       ; work         ;
;             |altsyncram:r_mem_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n4:n4|ram_l2_n4:ram_n4|altsyncram:r_mem_rtl_0                                    ; altsyncram      ; work         ;
;                |altsyncram_0g61:auto_generated| ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n4:n4|ram_l2_n4:ram_n4|altsyncram:r_mem_rtl_0|altsyncram_0g61:auto_generated     ; altsyncram_0g61 ; work         ;
;       |neuron_l2_n5:n5|                         ; 376 (33)            ; 48 (32)                   ; 800         ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n5:n5                                                                            ; neuron_l2_n5    ; work         ;
;          |lut_tanh:act_lut_tanh|                ; 231 (231)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n5:n5|lut_tanh:act_lut_tanh                                                      ; lut_tanh        ; work         ;
;          |mac:mac_n5|                           ; 112 (112)           ; 16 (16)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n5:n5|mac:mac_n5                                                                 ; mac             ; work         ;
;             |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n5:n5|mac:mac_n5|lpm_mult:Mult0                                                  ; lpm_mult        ; work         ;
;                |mult_36t:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n5:n5|mac:mac_n5|lpm_mult:Mult0|mult_36t:auto_generated                          ; mult_36t        ; work         ;
;          |ram_l2_n5:ram_n5|                     ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n5:n5|ram_l2_n5:ram_n5                                                           ; ram_l2_n5       ; work         ;
;             |altsyncram:r_mem_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n5:n5|ram_l2_n5:ram_n5|altsyncram:r_mem_rtl_0                                    ; altsyncram      ; work         ;
;                |altsyncram_5h61:auto_generated| ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n5:n5|ram_l2_n5:ram_n5|altsyncram:r_mem_rtl_0|altsyncram_5h61:auto_generated     ; altsyncram_5h61 ; work         ;
;       |neuron_l2_n6:n6|                         ; 365 (33)            ; 48 (32)                   ; 800         ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n6:n6                                                                            ; neuron_l2_n6    ; work         ;
;          |lut_tanh:act_lut_tanh|                ; 220 (220)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n6:n6|lut_tanh:act_lut_tanh                                                      ; lut_tanh        ; work         ;
;          |mac:mac_n6|                           ; 112 (112)           ; 16 (16)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n6:n6|mac:mac_n6                                                                 ; mac             ; work         ;
;             |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n6:n6|mac:mac_n6|lpm_mult:Mult0                                                  ; lpm_mult        ; work         ;
;                |mult_36t:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n6:n6|mac:mac_n6|lpm_mult:Mult0|mult_36t:auto_generated                          ; mult_36t        ; work         ;
;          |ram_l2_n6:ram_n6|                     ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n6:n6|ram_l2_n6:ram_n6                                                           ; ram_l2_n6       ; work         ;
;             |altsyncram:r_mem_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n6:n6|ram_l2_n6:ram_n6|altsyncram:r_mem_rtl_0                                    ; altsyncram      ; work         ;
;                |altsyncram_0j61:auto_generated| ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n6:n6|ram_l2_n6:ram_n6|altsyncram:r_mem_rtl_0|altsyncram_0j61:auto_generated     ; altsyncram_0j61 ; work         ;
;       |neuron_l2_n7:n7|                         ; 371 (33)            ; 48 (32)                   ; 800         ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n7:n7                                                                            ; neuron_l2_n7    ; work         ;
;          |lut_tanh:act_lut_tanh|                ; 226 (226)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n7:n7|lut_tanh:act_lut_tanh                                                      ; lut_tanh        ; work         ;
;          |mac:mac_n7|                           ; 112 (112)           ; 16 (16)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n7:n7|mac:mac_n7                                                                 ; mac             ; work         ;
;             |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n7:n7|mac:mac_n7|lpm_mult:Mult0                                                  ; lpm_mult        ; work         ;
;                |mult_36t:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n7:n7|mac:mac_n7|lpm_mult:Mult0|mult_36t:auto_generated                          ; mult_36t        ; work         ;
;          |ram_l2_n7:ram_n7|                     ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n7:n7|ram_l2_n7:ram_n7                                                           ; ram_l2_n7       ; work         ;
;             |altsyncram:r_mem_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n7:n7|ram_l2_n7:ram_n7|altsyncram:r_mem_rtl_0                                    ; altsyncram      ; work         ;
;                |altsyncram_9h61:auto_generated| ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n7:n7|ram_l2_n7:ram_n7|altsyncram:r_mem_rtl_0|altsyncram_9h61:auto_generated     ; altsyncram_9h61 ; work         ;
;       |neuron_l2_n8:n8|                         ; 381 (32)            ; 48 (32)                   ; 800         ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n8:n8                                                                            ; neuron_l2_n8    ; work         ;
;          |lut_tanh:act_lut_tanh|                ; 238 (238)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n8:n8|lut_tanh:act_lut_tanh                                                      ; lut_tanh        ; work         ;
;          |mac:mac_n8|                           ; 111 (111)           ; 16 (16)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n8:n8|mac:mac_n8                                                                 ; mac             ; work         ;
;             |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n8:n8|mac:mac_n8|lpm_mult:Mult0                                                  ; lpm_mult        ; work         ;
;                |mult_36t:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n8:n8|mac:mac_n8|lpm_mult:Mult0|mult_36t:auto_generated                          ; mult_36t        ; work         ;
;          |ram_l2_n8:ram_n8|                     ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n8:n8|ram_l2_n8:ram_n8                                                           ; ram_l2_n8       ; work         ;
;             |altsyncram:r_mem_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n8:n8|ram_l2_n8:ram_n8|altsyncram:r_mem_rtl_0                                    ; altsyncram      ; work         ;
;                |altsyncram_ri61:auto_generated| ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n8:n8|ram_l2_n8:ram_n8|altsyncram:r_mem_rtl_0|altsyncram_ri61:auto_generated     ; altsyncram_ri61 ; work         ;
;       |neuron_l2_n9:n9|                         ; 370 (33)            ; 48 (32)                   ; 800         ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n9:n9                                                                            ; neuron_l2_n9    ; work         ;
;          |lut_tanh:act_lut_tanh|                ; 225 (225)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n9:n9|lut_tanh:act_lut_tanh                                                      ; lut_tanh        ; work         ;
;          |mac:mac_n9|                           ; 112 (112)           ; 16 (16)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n9:n9|mac:mac_n9                                                                 ; mac             ; work         ;
;             |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n9:n9|mac:mac_n9|lpm_mult:Mult0                                                  ; lpm_mult        ; work         ;
;                |mult_36t:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n9:n9|mac:mac_n9|lpm_mult:Mult0|mult_36t:auto_generated                          ; mult_36t        ; work         ;
;          |ram_l2_n9:ram_n9|                     ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n9:n9|ram_l2_n9:ram_n9                                                           ; ram_l2_n9       ; work         ;
;             |altsyncram:r_mem_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n9:n9|ram_l2_n9:ram_n9|altsyncram:r_mem_rtl_0                                    ; altsyncram      ; work         ;
;                |altsyncram_aj61:auto_generated| ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l2:hl2|neuron_l2_n9:n9|ram_l2_n9:ram_n9|altsyncram:r_mem_rtl_0|altsyncram_aj61:auto_generated     ; altsyncram_aj61 ; work         ;
;    |layer_l3:hl3|                               ; 7508 (21)           ; 1025 (14)                 ; 16000       ; 40           ; 0       ; 20        ; 0    ; 0            ; |amc|layer_l3:hl3                                                                                            ; layer_l3        ; work         ;
;       |neuron_l3_n0:n0|                         ; 461 (113)           ; 99 (82)                   ; 800         ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n0:n0                                                                            ; neuron_l3_n0    ; work         ;
;          |lut_tanh:act_lut_tanh|                ; 237 (237)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n0:n0|lut_tanh:act_lut_tanh                                                      ; lut_tanh        ; work         ;
;          |mac:mac_n0|                           ; 111 (111)           ; 17 (17)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n0:n0|mac:mac_n0                                                                 ; mac             ; work         ;
;             |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n0:n0|mac:mac_n0|lpm_mult:Mult0                                                  ; lpm_mult        ; work         ;
;                |mult_36t:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n0:n0|mac:mac_n0|lpm_mult:Mult0|mult_36t:auto_generated                          ; mult_36t        ; work         ;
;          |ram_l3_n0:ram_n0|                     ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n0:n0|ram_l3_n0:ram_n0                                                           ; ram_l3_n0       ; work         ;
;             |altsyncram:r_mem_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n0:n0|ram_l3_n0:ram_n0|altsyncram:r_mem_rtl_0                                    ; altsyncram      ; work         ;
;                |altsyncram_1h61:auto_generated| ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n0:n0|ram_l3_n0:ram_n0|altsyncram:r_mem_rtl_0|altsyncram_1h61:auto_generated     ; altsyncram_1h61 ; work         ;
;       |neuron_l3_n10:n10|                       ; 370 (33)            ; 48 (32)                   ; 800         ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n10:n10                                                                          ; neuron_l3_n10   ; work         ;
;          |lut_tanh:act_lut_tanh|                ; 226 (226)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n10:n10|lut_tanh:act_lut_tanh                                                    ; lut_tanh        ; work         ;
;          |mac:mac_n10|                          ; 111 (111)           ; 16 (16)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n10:n10|mac:mac_n10                                                              ; mac             ; work         ;
;             |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n10:n10|mac:mac_n10|lpm_mult:Mult0                                               ; lpm_mult        ; work         ;
;                |mult_36t:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n10:n10|mac:mac_n10|lpm_mult:Mult0|mult_36t:auto_generated                       ; mult_36t        ; work         ;
;          |ram_l3_n10:ram_n10|                   ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n10:n10|ram_l3_n10:ram_n10                                                       ; ram_l3_n10      ; work         ;
;             |altsyncram:r_mem_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n10:n10|ram_l3_n10:ram_n10|altsyncram:r_mem_rtl_0                                ; altsyncram      ; work         ;
;                |altsyncram_fk61:auto_generated| ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n10:n10|ram_l3_n10:ram_n10|altsyncram:r_mem_rtl_0|altsyncram_fk61:auto_generated ; altsyncram_fk61 ; work         ;
;       |neuron_l3_n11:n11|                       ; 366 (33)            ; 48 (32)                   ; 800         ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n11:n11                                                                          ; neuron_l3_n11   ; work         ;
;          |lut_tanh:act_lut_tanh|                ; 222 (222)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n11:n11|lut_tanh:act_lut_tanh                                                    ; lut_tanh        ; work         ;
;          |mac:mac_n11|                          ; 111 (111)           ; 16 (16)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n11:n11|mac:mac_n11                                                              ; mac             ; work         ;
;             |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n11:n11|mac:mac_n11|lpm_mult:Mult0                                               ; lpm_mult        ; work         ;
;                |mult_36t:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n11:n11|mac:mac_n11|lpm_mult:Mult0|mult_36t:auto_generated                       ; mult_36t        ; work         ;
;          |ram_l3_n11:ram_n11|                   ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n11:n11|ram_l3_n11:ram_n11                                                       ; ram_l3_n11      ; work         ;
;             |altsyncram:r_mem_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n11:n11|ram_l3_n11:ram_n11|altsyncram:r_mem_rtl_0                                ; altsyncram      ; work         ;
;                |altsyncram_gk61:auto_generated| ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n11:n11|ram_l3_n11:ram_n11|altsyncram:r_mem_rtl_0|altsyncram_gk61:auto_generated ; altsyncram_gk61 ; work         ;
;       |neuron_l3_n12:n12|                       ; 370 (33)            ; 48 (32)                   ; 800         ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n12:n12                                                                          ; neuron_l3_n12   ; work         ;
;          |lut_tanh:act_lut_tanh|                ; 227 (227)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n12:n12|lut_tanh:act_lut_tanh                                                    ; lut_tanh        ; work         ;
;          |mac:mac_n12|                          ; 110 (110)           ; 16 (16)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n12:n12|mac:mac_n12                                                              ; mac             ; work         ;
;             |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n12:n12|mac:mac_n12|lpm_mult:Mult0                                               ; lpm_mult        ; work         ;
;                |mult_36t:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n12:n12|mac:mac_n12|lpm_mult:Mult0|mult_36t:auto_generated                       ; mult_36t        ; work         ;
;          |ram_l3_n12:ram_n12|                   ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n12:n12|ram_l3_n12:ram_n12                                                       ; ram_l3_n12      ; work         ;
;             |altsyncram:r_mem_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n12:n12|ram_l3_n12:ram_n12|altsyncram:r_mem_rtl_0                                ; altsyncram      ; work         ;
;                |altsyncram_ik61:auto_generated| ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n12:n12|ram_l3_n12:ram_n12|altsyncram:r_mem_rtl_0|altsyncram_ik61:auto_generated ; altsyncram_ik61 ; work         ;
;       |neuron_l3_n13:n13|                       ; 368 (32)            ; 48 (32)                   ; 800         ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n13:n13                                                                          ; neuron_l3_n13   ; work         ;
;          |lut_tanh:act_lut_tanh|                ; 225 (225)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n13:n13|lut_tanh:act_lut_tanh                                                    ; lut_tanh        ; work         ;
;          |mac:mac_n13|                          ; 111 (111)           ; 16 (16)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n13:n13|mac:mac_n13                                                              ; mac             ; work         ;
;             |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n13:n13|mac:mac_n13|lpm_mult:Mult0                                               ; lpm_mult        ; work         ;
;                |mult_36t:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n13:n13|mac:mac_n13|lpm_mult:Mult0|mult_36t:auto_generated                       ; mult_36t        ; work         ;
;          |ram_l3_n13:ram_n13|                   ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n13:n13|ram_l3_n13:ram_n13                                                       ; ram_l3_n13      ; work         ;
;             |altsyncram:r_mem_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n13:n13|ram_l3_n13:ram_n13|altsyncram:r_mem_rtl_0                                ; altsyncram      ; work         ;
;                |altsyncram_mi61:auto_generated| ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n13:n13|ram_l3_n13:ram_n13|altsyncram:r_mem_rtl_0|altsyncram_mi61:auto_generated ; altsyncram_mi61 ; work         ;
;       |neuron_l3_n14:n14|                       ; 378 (33)            ; 48 (32)                   ; 800         ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n14:n14                                                                          ; neuron_l3_n14   ; work         ;
;          |lut_tanh:act_lut_tanh|                ; 234 (234)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n14:n14|lut_tanh:act_lut_tanh                                                    ; lut_tanh        ; work         ;
;          |mac:mac_n14|                          ; 111 (111)           ; 16 (16)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n14:n14|mac:mac_n14                                                              ; mac             ; work         ;
;             |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n14:n14|mac:mac_n14|lpm_mult:Mult0                                               ; lpm_mult        ; work         ;
;                |mult_36t:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n14:n14|mac:mac_n14|lpm_mult:Mult0|mult_36t:auto_generated                       ; mult_36t        ; work         ;
;          |ram_l3_n14:ram_n14|                   ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n14:n14|ram_l3_n14:ram_n14                                                       ; ram_l3_n14      ; work         ;
;             |altsyncram:r_mem_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n14:n14|ram_l3_n14:ram_n14|altsyncram:r_mem_rtl_0                                ; altsyncram      ; work         ;
;                |altsyncram_7j61:auto_generated| ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n14:n14|ram_l3_n14:ram_n14|altsyncram:r_mem_rtl_0|altsyncram_7j61:auto_generated ; altsyncram_7j61 ; work         ;
;       |neuron_l3_n15:n15|                       ; 364 (32)            ; 48 (32)                   ; 800         ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n15:n15                                                                          ; neuron_l3_n15   ; work         ;
;          |lut_tanh:act_lut_tanh|                ; 221 (221)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n15:n15|lut_tanh:act_lut_tanh                                                    ; lut_tanh        ; work         ;
;          |mac:mac_n15|                          ; 111 (111)           ; 16 (16)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n15:n15|mac:mac_n15                                                              ; mac             ; work         ;
;             |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n15:n15|mac:mac_n15|lpm_mult:Mult0                                               ; lpm_mult        ; work         ;
;                |mult_36t:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n15:n15|mac:mac_n15|lpm_mult:Mult0|mult_36t:auto_generated                       ; mult_36t        ; work         ;
;          |ram_l3_n15:ram_n15|                   ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n15:n15|ram_l3_n15:ram_n15                                                       ; ram_l3_n15      ; work         ;
;             |altsyncram:r_mem_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n15:n15|ram_l3_n15:ram_n15|altsyncram:r_mem_rtl_0                                ; altsyncram      ; work         ;
;                |altsyncram_8j61:auto_generated| ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n15:n15|ram_l3_n15:ram_n15|altsyncram:r_mem_rtl_0|altsyncram_8j61:auto_generated ; altsyncram_8j61 ; work         ;
;       |neuron_l3_n16:n16|                       ; 365 (32)            ; 48 (32)                   ; 800         ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n16:n16                                                                          ; neuron_l3_n16   ; work         ;
;          |lut_tanh:act_lut_tanh|                ; 222 (222)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n16:n16|lut_tanh:act_lut_tanh                                                    ; lut_tanh        ; work         ;
;          |mac:mac_n16|                          ; 111 (111)           ; 16 (16)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n16:n16|mac:mac_n16                                                              ; mac             ; work         ;
;             |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n16:n16|mac:mac_n16|lpm_mult:Mult0                                               ; lpm_mult        ; work         ;
;                |mult_36t:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n16:n16|mac:mac_n16|lpm_mult:Mult0|mult_36t:auto_generated                       ; mult_36t        ; work         ;
;          |ram_l3_n16:ram_n16|                   ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n16:n16|ram_l3_n16:ram_n16                                                       ; ram_l3_n16      ; work         ;
;             |altsyncram:r_mem_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n16:n16|ram_l3_n16:ram_n16|altsyncram:r_mem_rtl_0                                ; altsyncram      ; work         ;
;                |altsyncram_hn61:auto_generated| ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n16:n16|ram_l3_n16:ram_n16|altsyncram:r_mem_rtl_0|altsyncram_hn61:auto_generated ; altsyncram_hn61 ; work         ;
;       |neuron_l3_n17:n17|                       ; 362 (31)            ; 48 (32)                   ; 800         ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n17:n17                                                                          ; neuron_l3_n17   ; work         ;
;          |lut_tanh:act_lut_tanh|                ; 220 (220)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n17:n17|lut_tanh:act_lut_tanh                                                    ; lut_tanh        ; work         ;
;          |mac:mac_n17|                          ; 111 (111)           ; 16 (16)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n17:n17|mac:mac_n17                                                              ; mac             ; work         ;
;             |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n17:n17|mac:mac_n17|lpm_mult:Mult0                                               ; lpm_mult        ; work         ;
;                |mult_36t:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n17:n17|mac:mac_n17|lpm_mult:Mult0|mult_36t:auto_generated                       ; mult_36t        ; work         ;
;          |ram_l3_n17:ram_n17|                   ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n17:n17|ram_l3_n17:ram_n17                                                       ; ram_l3_n17      ; work         ;
;             |altsyncram:r_mem_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n17:n17|ram_l3_n17:ram_n17|altsyncram:r_mem_rtl_0                                ; altsyncram      ; work         ;
;                |altsyncram_9j61:auto_generated| ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n17:n17|ram_l3_n17:ram_n17|altsyncram:r_mem_rtl_0|altsyncram_9j61:auto_generated ; altsyncram_9j61 ; work         ;
;       |neuron_l3_n18:n18|                       ; 367 (33)            ; 48 (32)                   ; 800         ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n18:n18                                                                          ; neuron_l3_n18   ; work         ;
;          |lut_tanh:act_lut_tanh|                ; 223 (223)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n18:n18|lut_tanh:act_lut_tanh                                                    ; lut_tanh        ; work         ;
;          |mac:mac_n18|                          ; 111 (111)           ; 16 (16)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n18:n18|mac:mac_n18                                                              ; mac             ; work         ;
;             |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n18:n18|mac:mac_n18|lpm_mult:Mult0                                               ; lpm_mult        ; work         ;
;                |mult_36t:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n18:n18|mac:mac_n18|lpm_mult:Mult0|mult_36t:auto_generated                       ; mult_36t        ; work         ;
;          |ram_l3_n18:ram_n18|                   ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n18:n18|ram_l3_n18:ram_n18                                                       ; ram_l3_n18      ; work         ;
;             |altsyncram:r_mem_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n18:n18|ram_l3_n18:ram_n18|altsyncram:r_mem_rtl_0                                ; altsyncram      ; work         ;
;                |altsyncram_vf61:auto_generated| ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n18:n18|ram_l3_n18:ram_n18|altsyncram:r_mem_rtl_0|altsyncram_vf61:auto_generated ; altsyncram_vf61 ; work         ;
;       |neuron_l3_n19:n19|                       ; 365 (33)            ; 48 (32)                   ; 800         ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n19:n19                                                                          ; neuron_l3_n19   ; work         ;
;          |lut_tanh:act_lut_tanh|                ; 221 (221)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n19:n19|lut_tanh:act_lut_tanh                                                    ; lut_tanh        ; work         ;
;          |mac:mac_n19|                          ; 111 (111)           ; 16 (16)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n19:n19|mac:mac_n19                                                              ; mac             ; work         ;
;             |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n19:n19|mac:mac_n19|lpm_mult:Mult0                                               ; lpm_mult        ; work         ;
;                |mult_36t:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n19:n19|mac:mac_n19|lpm_mult:Mult0|mult_36t:auto_generated                       ; mult_36t        ; work         ;
;          |ram_l3_n19:ram_n19|                   ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n19:n19|ram_l3_n19:ram_n19                                                       ; ram_l3_n19      ; work         ;
;             |altsyncram:r_mem_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n19:n19|ram_l3_n19:ram_n19|altsyncram:r_mem_rtl_0                                ; altsyncram      ; work         ;
;                |altsyncram_cm61:auto_generated| ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n19:n19|ram_l3_n19:ram_n19|altsyncram:r_mem_rtl_0|altsyncram_cm61:auto_generated ; altsyncram_cm61 ; work         ;
;       |neuron_l3_n1:n1|                         ; 375 (33)            ; 48 (32)                   ; 800         ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n1:n1                                                                            ; neuron_l3_n1    ; work         ;
;          |lut_tanh:act_lut_tanh|                ; 231 (231)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n1:n1|lut_tanh:act_lut_tanh                                                      ; lut_tanh        ; work         ;
;          |mac:mac_n1|                           ; 111 (111)           ; 16 (16)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n1:n1|mac:mac_n1                                                                 ; mac             ; work         ;
;             |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n1:n1|mac:mac_n1|lpm_mult:Mult0                                                  ; lpm_mult        ; work         ;
;                |mult_36t:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n1:n1|mac:mac_n1|lpm_mult:Mult0|mult_36t:auto_generated                          ; mult_36t        ; work         ;
;          |ram_l3_n1:ram_n1|                     ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n1:n1|ram_l3_n1:ram_n1                                                           ; ram_l3_n1       ; work         ;
;             |altsyncram:r_mem_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n1:n1|ram_l3_n1:ram_n1|altsyncram:r_mem_rtl_0                                    ; altsyncram      ; work         ;
;                |altsyncram_bj61:auto_generated| ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n1:n1|ram_l3_n1:ram_n1|altsyncram:r_mem_rtl_0|altsyncram_bj61:auto_generated     ; altsyncram_bj61 ; work         ;
;       |neuron_l3_n2:n2|                         ; 367 (32)            ; 48 (32)                   ; 800         ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n2:n2                                                                            ; neuron_l3_n2    ; work         ;
;          |lut_tanh:act_lut_tanh|                ; 224 (224)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n2:n2|lut_tanh:act_lut_tanh                                                      ; lut_tanh        ; work         ;
;          |mac:mac_n2|                           ; 111 (111)           ; 16 (16)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n2:n2|mac:mac_n2                                                                 ; mac             ; work         ;
;             |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n2:n2|mac:mac_n2|lpm_mult:Mult0                                                  ; lpm_mult        ; work         ;
;                |mult_36t:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n2:n2|mac:mac_n2|lpm_mult:Mult0|mult_36t:auto_generated                          ; mult_36t        ; work         ;
;          |ram_l3_n2:ram_n2|                     ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n2:n2|ram_l3_n2:ram_n2                                                           ; ram_l3_n2       ; work         ;
;             |altsyncram:r_mem_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n2:n2|ram_l3_n2:ram_n2|altsyncram:r_mem_rtl_0                                    ; altsyncram      ; work         ;
;                |altsyncram_ce61:auto_generated| ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n2:n2|ram_l3_n2:ram_n2|altsyncram:r_mem_rtl_0|altsyncram_ce61:auto_generated     ; altsyncram_ce61 ; work         ;
;       |neuron_l3_n3:n3|                         ; 365 (33)            ; 48 (32)                   ; 800         ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n3:n3                                                                            ; neuron_l3_n3    ; work         ;
;          |lut_tanh:act_lut_tanh|                ; 222 (222)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n3:n3|lut_tanh:act_lut_tanh                                                      ; lut_tanh        ; work         ;
;          |mac:mac_n3|                           ; 110 (110)           ; 16 (16)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n3:n3|mac:mac_n3                                                                 ; mac             ; work         ;
;             |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n3:n3|mac:mac_n3|lpm_mult:Mult0                                                  ; lpm_mult        ; work         ;
;                |mult_36t:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n3:n3|mac:mac_n3|lpm_mult:Mult0|mult_36t:auto_generated                          ; mult_36t        ; work         ;
;          |ram_l3_n3:ram_n3|                     ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n3:n3|ram_l3_n3:ram_n3                                                           ; ram_l3_n3       ; work         ;
;             |altsyncram:r_mem_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n3:n3|ram_l3_n3:ram_n3|altsyncram:r_mem_rtl_0                                    ; altsyncram      ; work         ;
;                |altsyncram_ti61:auto_generated| ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n3:n3|ram_l3_n3:ram_n3|altsyncram:r_mem_rtl_0|altsyncram_ti61:auto_generated     ; altsyncram_ti61 ; work         ;
;       |neuron_l3_n4:n4|                         ; 380 (32)            ; 48 (32)                   ; 800         ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n4:n4                                                                            ; neuron_l3_n4    ; work         ;
;          |lut_tanh:act_lut_tanh|                ; 237 (237)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n4:n4|lut_tanh:act_lut_tanh                                                      ; lut_tanh        ; work         ;
;          |mac:mac_n4|                           ; 111 (111)           ; 16 (16)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n4:n4|mac:mac_n4                                                                 ; mac             ; work         ;
;             |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n4:n4|mac:mac_n4|lpm_mult:Mult0                                                  ; lpm_mult        ; work         ;
;                |mult_36t:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n4:n4|mac:mac_n4|lpm_mult:Mult0|mult_36t:auto_generated                          ; mult_36t        ; work         ;
;          |ram_l3_n4:ram_n4|                     ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n4:n4|ram_l3_n4:ram_n4                                                           ; ram_l3_n4       ; work         ;
;             |altsyncram:r_mem_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n4:n4|ram_l3_n4:ram_n4|altsyncram:r_mem_rtl_0                                    ; altsyncram      ; work         ;
;                |altsyncram_9k61:auto_generated| ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n4:n4|ram_l3_n4:ram_n4|altsyncram:r_mem_rtl_0|altsyncram_9k61:auto_generated     ; altsyncram_9k61 ; work         ;
;       |neuron_l3_n5:n5|                         ; 371 (33)            ; 48 (32)                   ; 800         ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n5:n5                                                                            ; neuron_l3_n5    ; work         ;
;          |lut_tanh:act_lut_tanh|                ; 228 (228)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n5:n5|lut_tanh:act_lut_tanh                                                      ; lut_tanh        ; work         ;
;          |mac:mac_n5|                           ; 110 (110)           ; 16 (16)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n5:n5|mac:mac_n5                                                                 ; mac             ; work         ;
;             |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n5:n5|mac:mac_n5|lpm_mult:Mult0                                                  ; lpm_mult        ; work         ;
;                |mult_36t:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n5:n5|mac:mac_n5|lpm_mult:Mult0|mult_36t:auto_generated                          ; mult_36t        ; work         ;
;          |ram_l3_n5:ram_n5|                     ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n5:n5|ram_l3_n5:ram_n5                                                           ; ram_l3_n5       ; work         ;
;             |altsyncram:r_mem_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n5:n5|ram_l3_n5:ram_n5|altsyncram:r_mem_rtl_0                                    ; altsyncram      ; work         ;
;                |altsyncram_8k61:auto_generated| ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n5:n5|ram_l3_n5:ram_n5|altsyncram:r_mem_rtl_0|altsyncram_8k61:auto_generated     ; altsyncram_8k61 ; work         ;
;       |neuron_l3_n6:n6|                         ; 384 (33)            ; 48 (32)                   ; 800         ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n6:n6                                                                            ; neuron_l3_n6    ; work         ;
;          |lut_tanh:act_lut_tanh|                ; 240 (240)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n6:n6|lut_tanh:act_lut_tanh                                                      ; lut_tanh        ; work         ;
;          |mac:mac_n6|                           ; 111 (111)           ; 16 (16)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n6:n6|mac:mac_n6                                                                 ; mac             ; work         ;
;             |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n6:n6|mac:mac_n6|lpm_mult:Mult0                                                  ; lpm_mult        ; work         ;
;                |mult_36t:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n6:n6|mac:mac_n6|lpm_mult:Mult0|mult_36t:auto_generated                          ; mult_36t        ; work         ;
;          |ram_l3_n6:ram_n6|                     ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n6:n6|ram_l3_n6:ram_n6                                                           ; ram_l3_n6       ; work         ;
;             |altsyncram:r_mem_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n6:n6|ram_l3_n6:ram_n6|altsyncram:r_mem_rtl_0                                    ; altsyncram      ; work         ;
;                |altsyncram_6h61:auto_generated| ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n6:n6|ram_l3_n6:ram_n6|altsyncram:r_mem_rtl_0|altsyncram_6h61:auto_generated     ; altsyncram_6h61 ; work         ;
;       |neuron_l3_n7:n7|                         ; 367 (32)            ; 48 (32)                   ; 800         ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n7:n7                                                                            ; neuron_l3_n7    ; work         ;
;          |lut_tanh:act_lut_tanh|                ; 224 (224)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n7:n7|lut_tanh:act_lut_tanh                                                      ; lut_tanh        ; work         ;
;          |mac:mac_n7|                           ; 111 (111)           ; 16 (16)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n7:n7|mac:mac_n7                                                                 ; mac             ; work         ;
;             |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n7:n7|mac:mac_n7|lpm_mult:Mult0                                                  ; lpm_mult        ; work         ;
;                |mult_36t:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n7:n7|mac:mac_n7|lpm_mult:Mult0|mult_36t:auto_generated                          ; mult_36t        ; work         ;
;          |ram_l3_n7:ram_n7|                     ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n7:n7|ram_l3_n7:ram_n7                                                           ; ram_l3_n7       ; work         ;
;             |altsyncram:r_mem_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n7:n7|ram_l3_n7:ram_n7|altsyncram:r_mem_rtl_0                                    ; altsyncram      ; work         ;
;                |altsyncram_1g61:auto_generated| ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n7:n7|ram_l3_n7:ram_n7|altsyncram:r_mem_rtl_0|altsyncram_1g61:auto_generated     ; altsyncram_1g61 ; work         ;
;       |neuron_l3_n8:n8|                         ; 378 (33)            ; 48 (32)                   ; 800         ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n8:n8                                                                            ; neuron_l3_n8    ; work         ;
;          |lut_tanh:act_lut_tanh|                ; 234 (234)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n8:n8|lut_tanh:act_lut_tanh                                                      ; lut_tanh        ; work         ;
;          |mac:mac_n8|                           ; 111 (111)           ; 16 (16)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n8:n8|mac:mac_n8                                                                 ; mac             ; work         ;
;             |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n8:n8|mac:mac_n8|lpm_mult:Mult0                                                  ; lpm_mult        ; work         ;
;                |mult_36t:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n8:n8|mac:mac_n8|lpm_mult:Mult0|mult_36t:auto_generated                          ; mult_36t        ; work         ;
;          |ram_l3_n8:ram_n8|                     ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n8:n8|ram_l3_n8:ram_n8                                                           ; ram_l3_n8       ; work         ;
;             |altsyncram:r_mem_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n8:n8|ram_l3_n8:ram_n8|altsyncram:r_mem_rtl_0                                    ; altsyncram      ; work         ;
;                |altsyncram_pi61:auto_generated| ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n8:n8|ram_l3_n8:ram_n8|altsyncram:r_mem_rtl_0|altsyncram_pi61:auto_generated     ; altsyncram_pi61 ; work         ;
;       |neuron_l3_n9:n9|                         ; 364 (32)            ; 48 (32)                   ; 800         ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n9:n9                                                                            ; neuron_l3_n9    ; work         ;
;          |lut_tanh:act_lut_tanh|                ; 222 (222)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n9:n9|lut_tanh:act_lut_tanh                                                      ; lut_tanh        ; work         ;
;          |mac:mac_n9|                           ; 110 (110)           ; 16 (16)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n9:n9|mac:mac_n9                                                                 ; mac             ; work         ;
;             |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n9:n9|mac:mac_n9|lpm_mult:Mult0                                                  ; lpm_mult        ; work         ;
;                |mult_36t:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n9:n9|mac:mac_n9|lpm_mult:Mult0|mult_36t:auto_generated                          ; mult_36t        ; work         ;
;          |ram_l3_n9:ram_n9|                     ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n9:n9|ram_l3_n9:ram_n9                                                           ; ram_l3_n9       ; work         ;
;             |altsyncram:r_mem_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n9:n9|ram_l3_n9:ram_n9|altsyncram:r_mem_rtl_0                                    ; altsyncram      ; work         ;
;                |altsyncram_1k61:auto_generated| ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l3:hl3|neuron_l3_n9:n9|ram_l3_n9:ram_n9|altsyncram:r_mem_rtl_0|altsyncram_1k61:auto_generated     ; altsyncram_1k61 ; work         ;
;    |layer_l4:ol|                                ; 1161 (23)           ; 226 (16)                  ; 4000        ; 10           ; 0       ; 5         ; 0    ; 0            ; |amc|layer_l4:ol                                                                                             ; layer_l4        ; work         ;
;       |max:act_max|                             ; 341 (341)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l4:ol|max:act_max                                                                                 ; max             ; work         ;
;       |neuron_l4_n0:n0|                         ; 225 (114)           ; 82 (65)                   ; 800         ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l4:ol|neuron_l4_n0:n0                                                                             ; neuron_l4_n0    ; work         ;
;          |mac:mac_n0|                           ; 111 (111)           ; 17 (17)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l4:ol|neuron_l4_n0:n0|mac:mac_n0                                                                  ; mac             ; work         ;
;             |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l4:ol|neuron_l4_n0:n0|mac:mac_n0|lpm_mult:Mult0                                                   ; lpm_mult        ; work         ;
;                |mult_36t:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l4:ol|neuron_l4_n0:n0|mac:mac_n0|lpm_mult:Mult0|mult_36t:auto_generated                           ; mult_36t        ; work         ;
;          |ram_l4_n0:ram_n0|                     ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l4:ol|neuron_l4_n0:n0|ram_l4_n0:ram_n0                                                            ; ram_l4_n0       ; work         ;
;             |altsyncram:r_mem_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l4:ol|neuron_l4_n0:n0|ram_l4_n0:ram_n0|altsyncram:r_mem_rtl_0                                     ; altsyncram      ; work         ;
;                |altsyncram_si61:auto_generated| ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l4:ol|neuron_l4_n0:n0|ram_l4_n0:ram_n0|altsyncram:r_mem_rtl_0|altsyncram_si61:auto_generated      ; altsyncram_si61 ; work         ;
;       |neuron_l4_n1:n1|                         ; 144 (33)            ; 32 (16)                   ; 800         ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l4:ol|neuron_l4_n1:n1                                                                             ; neuron_l4_n1    ; work         ;
;          |mac:mac_n1|                           ; 111 (111)           ; 16 (16)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l4:ol|neuron_l4_n1:n1|mac:mac_n1                                                                  ; mac             ; work         ;
;             |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l4:ol|neuron_l4_n1:n1|mac:mac_n1|lpm_mult:Mult0                                                   ; lpm_mult        ; work         ;
;                |mult_36t:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l4:ol|neuron_l4_n1:n1|mac:mac_n1|lpm_mult:Mult0|mult_36t:auto_generated                           ; mult_36t        ; work         ;
;          |ram_l4_n1:ram_n1|                     ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l4:ol|neuron_l4_n1:n1|ram_l4_n1:ram_n1                                                            ; ram_l4_n1       ; work         ;
;             |altsyncram:r_mem_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l4:ol|neuron_l4_n1:n1|ram_l4_n1:ram_n1|altsyncram:r_mem_rtl_0                                     ; altsyncram      ; work         ;
;                |altsyncram_kh61:auto_generated| ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l4:ol|neuron_l4_n1:n1|ram_l4_n1:ram_n1|altsyncram:r_mem_rtl_0|altsyncram_kh61:auto_generated      ; altsyncram_kh61 ; work         ;
;       |neuron_l4_n2:n2|                         ; 142 (31)            ; 32 (16)                   ; 800         ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l4:ol|neuron_l4_n2:n2                                                                             ; neuron_l4_n2    ; work         ;
;          |mac:mac_n2|                           ; 111 (111)           ; 16 (16)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l4:ol|neuron_l4_n2:n2|mac:mac_n2                                                                  ; mac             ; work         ;
;             |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l4:ol|neuron_l4_n2:n2|mac:mac_n2|lpm_mult:Mult0                                                   ; lpm_mult        ; work         ;
;                |mult_36t:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l4:ol|neuron_l4_n2:n2|mac:mac_n2|lpm_mult:Mult0|mult_36t:auto_generated                           ; mult_36t        ; work         ;
;          |ram_l4_n2:ram_n2|                     ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l4:ol|neuron_l4_n2:n2|ram_l4_n2:ram_n2                                                            ; ram_l4_n2       ; work         ;
;             |altsyncram:r_mem_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l4:ol|neuron_l4_n2:n2|ram_l4_n2:ram_n2|altsyncram:r_mem_rtl_0                                     ; altsyncram      ; work         ;
;                |altsyncram_fh61:auto_generated| ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l4:ol|neuron_l4_n2:n2|ram_l4_n2:ram_n2|altsyncram:r_mem_rtl_0|altsyncram_fh61:auto_generated      ; altsyncram_fh61 ; work         ;
;       |neuron_l4_n3:n3|                         ; 143 (32)            ; 32 (16)                   ; 800         ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l4:ol|neuron_l4_n3:n3                                                                             ; neuron_l4_n3    ; work         ;
;          |mac:mac_n3|                           ; 111 (111)           ; 16 (16)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l4:ol|neuron_l4_n3:n3|mac:mac_n3                                                                  ; mac             ; work         ;
;             |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l4:ol|neuron_l4_n3:n3|mac:mac_n3|lpm_mult:Mult0                                                   ; lpm_mult        ; work         ;
;                |mult_36t:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l4:ol|neuron_l4_n3:n3|mac:mac_n3|lpm_mult:Mult0|mult_36t:auto_generated                           ; mult_36t        ; work         ;
;          |ram_l4_n3:ram_n3|                     ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l4:ol|neuron_l4_n3:n3|ram_l4_n3:ram_n3                                                            ; ram_l4_n3       ; work         ;
;             |altsyncram:r_mem_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l4:ol|neuron_l4_n3:n3|ram_l4_n3:ram_n3|altsyncram:r_mem_rtl_0                                     ; altsyncram      ; work         ;
;                |altsyncram_ek61:auto_generated| ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l4:ol|neuron_l4_n3:n3|ram_l4_n3:ram_n3|altsyncram:r_mem_rtl_0|altsyncram_ek61:auto_generated      ; altsyncram_ek61 ; work         ;
;       |neuron_l4_n4:n4|                         ; 143 (32)            ; 32 (16)                   ; 800         ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l4:ol|neuron_l4_n4:n4                                                                             ; neuron_l4_n4    ; work         ;
;          |mac:mac_n4|                           ; 111 (111)           ; 16 (16)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l4:ol|neuron_l4_n4:n4|mac:mac_n4                                                                  ; mac             ; work         ;
;             |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l4:ol|neuron_l4_n4:n4|mac:mac_n4|lpm_mult:Mult0                                                   ; lpm_mult        ; work         ;
;                |mult_36t:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |amc|layer_l4:ol|neuron_l4_n4:n4|mac:mac_n4|lpm_mult:Mult0|mult_36t:auto_generated                           ; mult_36t        ; work         ;
;          |ram_l4_n4:ram_n4|                     ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l4:ol|neuron_l4_n4:n4|ram_l4_n4:ram_n4                                                            ; ram_l4_n4       ; work         ;
;             |altsyncram:r_mem_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l4:ol|neuron_l4_n4:n4|ram_l4_n4:ram_n4|altsyncram:r_mem_rtl_0                                     ; altsyncram      ; work         ;
;                |altsyncram_vg61:auto_generated| ; 0 (0)               ; 0 (0)                     ; 800         ; 0            ; 0       ; 0         ; 0    ; 0            ; |amc|layer_l4:ol|neuron_l4_n4:n4|ram_l4_n4:ram_n4|altsyncram:r_mem_rtl_0|altsyncram_vg61:auto_generated      ; altsyncram_vg61 ; work         ;
+-------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+-----------------------------------------+
; Name                                                                                                               ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                     ;
+--------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+-----------------------------------------+
; layer_l0:il|neuron_l0_n0:n0|ram_l0_n0:ram_n0|altsyncram:r_mem_rtl_0|altsyncram_li61:auto_generated|ALTSYNCRAM      ; AUTO ; ROM  ; 50           ; 16           ; --           ; --           ; 800  ; db/amc.ram0_ram_l0_n0_bc3f8911.hdl.mif  ;
; layer_l0:il|neuron_l0_n1:n1|ram_l0_n1:ram_n1|altsyncram:r_mem_rtl_0|altsyncram_ui61:auto_generated|ALTSYNCRAM      ; AUTO ; ROM  ; 50           ; 16           ; --           ; --           ; 800  ; db/amc.ram0_ram_l0_n1_c778f6b2.hdl.mif  ;
; layer_l0:il|neuron_l0_n2:n2|ram_l0_n2:ram_n2|altsyncram:r_mem_rtl_0|altsyncram_3j61:auto_generated|ALTSYNCRAM      ; AUTO ; ROM  ; 50           ; 16           ; --           ; --           ; 800  ; db/amc.ram0_ram_l0_n2_6a85a96e.hdl.mif  ;
; layer_l0:il|neuron_l0_n3:n3|ram_l0_n3:ram_n3|altsyncram:r_mem_rtl_0|altsyncram_4j61:auto_generated|ALTSYNCRAM      ; AUTO ; ROM  ; 50           ; 16           ; --           ; --           ; 800  ; db/amc.ram0_ram_l0_n3_c657f7b5.hdl.mif  ;
; layer_l0:il|neuron_l0_n4:n4|ram_l0_n4:ram_n4|altsyncram:r_mem_rtl_0|altsyncram_5j61:auto_generated|ALTSYNCRAM      ; AUTO ; ROM  ; 50           ; 16           ; --           ; --           ; 800  ; db/amc.ram0_ram_l0_n4_46c95b9a.hdl.mif  ;
; layer_l0:il|neuron_l0_n5:n5|ram_l0_n5:ram_n5|altsyncram:r_mem_rtl_0|altsyncram_6j61:auto_generated|ALTSYNCRAM      ; AUTO ; ROM  ; 50           ; 16           ; --           ; --           ; 800  ; db/amc.ram0_ram_l0_n5_3a767d8e.hdl.mif  ;
; layer_l1:hl1|neuron_l1_n0:n0|ram_l1_n0:ram_n0|altsyncram:r_mem_rtl_0|altsyncram_nf61:auto_generated|ALTSYNCRAM     ; AUTO ; ROM  ; 50           ; 16           ; --           ; --           ; 800  ; db/amc.ram0_ram_l1_n0_747a3093.hdl.mif  ;
; layer_l1:hl1|neuron_l1_n10:n10|ram_l1_n10:ram_n10|altsyncram:r_mem_rtl_0|altsyncram_cl61:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 50           ; 16           ; --           ; --           ; 800  ; db/amc.ram0_ram_l1_n10_1b3c7aa4.hdl.mif ;
; layer_l1:hl1|neuron_l1_n11:n11|ram_l1_n11:ram_n11|altsyncram:r_mem_rtl_0|altsyncram_en61:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 50           ; 16           ; --           ; --           ; 800  ; db/amc.ram0_ram_l1_n11_e56adf6f.hdl.mif ;
; layer_l1:hl1|neuron_l1_n12:n12|ram_l1_n12:ram_n12|altsyncram:r_mem_rtl_0|altsyncram_9n61:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 50           ; 16           ; --           ; --           ; 800  ; db/amc.ram0_ram_l1_n12_9b2caf5e.hdl.mif ;
; layer_l1:hl1|neuron_l1_n13:n13|ram_l1_n13:ram_n13|altsyncram:r_mem_rtl_0|altsyncram_4m61:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 50           ; 16           ; --           ; --           ; 800  ; db/amc.ram0_ram_l1_n13_ed95ef63.hdl.mif ;
; layer_l1:hl1|neuron_l1_n14:n14|ram_l1_n14:ram_n14|altsyncram:r_mem_rtl_0|altsyncram_ug61:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 50           ; 16           ; --           ; --           ; 800  ; db/amc.ram0_ram_l1_n14_4f01a62.hdl.mif  ;
; layer_l1:hl1|neuron_l1_n15:n15|ram_l1_n15:ram_n15|altsyncram:r_mem_rtl_0|altsyncram_ji61:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 50           ; 16           ; --           ; --           ; 800  ; db/amc.ram0_ram_l1_n15_10c1159d.hdl.mif ;
; layer_l1:hl1|neuron_l1_n16:n16|ram_l1_n16:ram_n16|altsyncram:r_mem_rtl_0|altsyncram_ig61:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 50           ; 16           ; --           ; --           ; 800  ; db/amc.ram0_ram_l1_n16_49683699.hdl.mif ;
; layer_l1:hl1|neuron_l1_n17:n17|ram_l1_n17:ram_n17|altsyncram:r_mem_rtl_0|altsyncram_ck61:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 50           ; 16           ; --           ; --           ; 800  ; db/amc.ram0_ram_l1_n17_50b2f19e.hdl.mif ;
; layer_l1:hl1|neuron_l1_n18:n18|ram_l1_n18:ram_n18|altsyncram:r_mem_rtl_0|altsyncram_hk61:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 50           ; 16           ; --           ; --           ; 800  ; db/amc.ram0_ram_l1_n18_6743aef3.hdl.mif ;
; layer_l1:hl1|neuron_l1_n19:n19|ram_l1_n19:ram_n19|altsyncram:r_mem_rtl_0|altsyncram_6k61:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 50           ; 16           ; --           ; --           ; 800  ; db/amc.ram0_ram_l1_n19_1c7eb401.hdl.mif ;
; layer_l1:hl1|neuron_l1_n1:n1|ram_l1_n1:ram_n1|altsyncram:r_mem_rtl_0|altsyncram_4h61:auto_generated|ALTSYNCRAM     ; AUTO ; ROM  ; 50           ; 16           ; --           ; --           ; 800  ; db/amc.ram0_ram_l1_n1_1e703d28.hdl.mif  ;
; layer_l1:hl1|neuron_l1_n20:n20|ram_l1_n20:ram_n20|altsyncram:r_mem_rtl_0|altsyncram_4k61:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 50           ; 16           ; --           ; --           ; 800  ; db/amc.ram0_ram_l1_n20_92a4d6a0.hdl.mif ;
; layer_l1:hl1|neuron_l1_n21:n21|ram_l1_n21:ram_n21|altsyncram:r_mem_rtl_0|altsyncram_ak61:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 50           ; 16           ; --           ; --           ; 800  ; db/amc.ram0_ram_l1_n21_a04677cf.hdl.mif ;
; layer_l1:hl1|neuron_l1_n22:n22|ram_l1_n22:ram_n22|altsyncram:r_mem_rtl_0|altsyncram_dk61:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 50           ; 16           ; --           ; --           ; 800  ; db/amc.ram0_ram_l1_n22_b2496f4a.hdl.mif ;
; layer_l1:hl1|neuron_l1_n23:n23|ram_l1_n23:ram_n23|altsyncram:r_mem_rtl_0|altsyncram_7k61:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 50           ; 16           ; --           ; --           ; 800  ; db/amc.ram0_ram_l1_n23_ed5d1006.hdl.mif ;
; layer_l1:hl1|neuron_l1_n24:n24|ram_l1_n24:ram_n24|altsyncram:r_mem_rtl_0|altsyncram_oh61:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 50           ; 16           ; --           ; --           ; 800  ; db/amc.ram0_ram_l1_n24_5412979e.hdl.mif ;
; layer_l1:hl1|neuron_l1_n25:n25|ram_l1_n25:ram_n25|altsyncram:r_mem_rtl_0|altsyncram_bn61:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 50           ; 16           ; --           ; --           ; 800  ; db/amc.ram0_ram_l1_n25_db6b7cd3.hdl.mif ;
; layer_l1:hl1|neuron_l1_n26:n26|ram_l1_n26:ram_n26|altsyncram:r_mem_rtl_0|altsyncram_qk61:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 50           ; 16           ; --           ; --           ; 800  ; db/amc.ram0_ram_l1_n26_567a9c8f.hdl.mif ;
; layer_l1:hl1|neuron_l1_n27:n27|ram_l1_n27:ram_n27|altsyncram:r_mem_rtl_0|altsyncram_3i61:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 50           ; 16           ; --           ; --           ; 800  ; db/amc.ram0_ram_l1_n27_9b539889.hdl.mif ;
; layer_l1:hl1|neuron_l1_n28:n28|ram_l1_n28:ram_n28|altsyncram:r_mem_rtl_0|altsyncram_qh61:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 50           ; 16           ; --           ; --           ; 800  ; db/amc.ram0_ram_l1_n28_13399c69.hdl.mif ;
; layer_l1:hl1|neuron_l1_n29:n29|ram_l1_n29:ram_n29|altsyncram:r_mem_rtl_0|altsyncram_ll61:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 50           ; 16           ; --           ; --           ; 800  ; db/amc.ram0_ram_l1_n29_c2f3bda.hdl.mif  ;
; layer_l1:hl1|neuron_l1_n2:n2|ram_l1_n2:ram_n2|altsyncram:r_mem_rtl_0|altsyncram_qj61:auto_generated|ALTSYNCRAM     ; AUTO ; ROM  ; 50           ; 16           ; --           ; --           ; 800  ; db/amc.ram0_ram_l1_n2_4faac1c.hdl.mif   ;
; layer_l1:hl1|neuron_l1_n3:n3|ram_l1_n3:ram_n3|altsyncram:r_mem_rtl_0|altsyncram_ch61:auto_generated|ALTSYNCRAM     ; AUTO ; ROM  ; 50           ; 16           ; --           ; --           ; 800  ; db/amc.ram0_ram_l1_n3_65654c6a.hdl.mif  ;
; layer_l1:hl1|neuron_l1_n4:n4|ram_l1_n4:ram_n4|altsyncram:r_mem_rtl_0|altsyncram_lh61:auto_generated|ALTSYNCRAM     ; AUTO ; ROM  ; 50           ; 16           ; --           ; --           ; 800  ; db/amc.ram0_ram_l1_n4_b46945f7.hdl.mif  ;
; layer_l1:hl1|neuron_l1_n5:n5|ram_l1_n5:ram_n5|altsyncram:r_mem_rtl_0|altsyncram_7h61:auto_generated|ALTSYNCRAM     ; AUTO ; ROM  ; 50           ; 16           ; --           ; --           ; 800  ; db/amc.ram0_ram_l1_n5_138c6fb.hdl.mif   ;
; layer_l1:hl1|neuron_l1_n6:n6|ram_l1_n6:ram_n6|altsyncram:r_mem_rtl_0|altsyncram_oi61:auto_generated|ALTSYNCRAM     ; AUTO ; ROM  ; 50           ; 16           ; --           ; --           ; 800  ; db/amc.ram0_ram_l1_n6_ce032c85.hdl.mif  ;
; layer_l1:hl1|neuron_l1_n7:n7|ram_l1_n7:ram_n7|altsyncram:r_mem_rtl_0|altsyncram_nh61:auto_generated|ALTSYNCRAM     ; AUTO ; ROM  ; 50           ; 16           ; --           ; --           ; 800  ; db/amc.ram0_ram_l1_n7_82943e8b.hdl.mif  ;
; layer_l1:hl1|neuron_l1_n8:n8|ram_l1_n8:ram_n8|altsyncram:r_mem_rtl_0|altsyncram_dg61:auto_generated|ALTSYNCRAM     ; AUTO ; ROM  ; 50           ; 16           ; --           ; --           ; 800  ; db/amc.ram0_ram_l1_n8_f7881746.hdl.mif  ;
; layer_l1:hl1|neuron_l1_n9:n9|ram_l1_n9:ram_n9|altsyncram:r_mem_rtl_0|altsyncram_dh61:auto_generated|ALTSYNCRAM     ; AUTO ; ROM  ; 50           ; 16           ; --           ; --           ; 800  ; db/amc.ram0_ram_l1_n9_74a263b5.hdl.mif  ;
; layer_l2:hl2|neuron_l2_n0:n0|ram_l2_n0:ram_n0|altsyncram:r_mem_rtl_0|altsyncram_cg61:auto_generated|ALTSYNCRAM     ; AUTO ; ROM  ; 50           ; 16           ; --           ; --           ; 800  ; db/amc.ram0_ram_l2_n0_9984f918.hdl.mif  ;
; layer_l2:hl2|neuron_l2_n10:n10|ram_l2_n10:ram_n10|altsyncram:r_mem_rtl_0|altsyncram_vi61:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 50           ; 16           ; --           ; --           ; 800  ; db/amc.ram0_ram_l2_n10_8c4d8742.hdl.mif ;
; layer_l2:hl2|neuron_l2_n11:n11|ram_l2_n11:ram_n11|altsyncram:r_mem_rtl_0|altsyncram_2k61:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 50           ; 16           ; --           ; --           ; 800  ; db/amc.ram0_ram_l2_n11_b2e0c545.hdl.mif ;
; layer_l2:hl2|neuron_l2_n12:n12|ram_l2_n12:ram_n12|altsyncram:r_mem_rtl_0|altsyncram_5k61:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 50           ; 16           ; --           ; --           ; 800  ; db/amc.ram0_ram_l2_n12_158fd11b.hdl.mif ;
; layer_l2:hl2|neuron_l2_n13:n13|ram_l2_n13:ram_n13|altsyncram:r_mem_rtl_0|altsyncram_ah61:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 50           ; 16           ; --           ; --           ; 800  ; db/amc.ram0_ram_l2_n13_f3922e5.hdl.mif  ;
; layer_l2:hl2|neuron_l2_n14:n14|ram_l2_n14:ram_n14|altsyncram:r_mem_rtl_0|altsyncram_ul61:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 50           ; 16           ; --           ; --           ; 800  ; db/amc.ram0_ram_l2_n14_11dafe98.hdl.mif ;
; layer_l2:hl2|neuron_l2_n15:n15|ram_l2_n15:ram_n15|altsyncram:r_mem_rtl_0|altsyncram_2j61:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 50           ; 16           ; --           ; --           ; 800  ; db/amc.ram0_ram_l2_n15_5749f24a.hdl.mif ;
; layer_l2:hl2|neuron_l2_n16:n16|ram_l2_n16:ram_n16|altsyncram:r_mem_rtl_0|altsyncram_bk61:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 50           ; 16           ; --           ; --           ; 800  ; db/amc.ram0_ram_l2_n16_eb606c17.hdl.mif ;
; layer_l2:hl2|neuron_l2_n17:n17|ram_l2_n17:ram_n17|altsyncram:r_mem_rtl_0|altsyncram_ok61:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 50           ; 16           ; --           ; --           ; 800  ; db/amc.ram0_ram_l2_n17_9a88a76b.hdl.mif ;
; layer_l2:hl2|neuron_l2_n18:n18|ram_l2_n18:ram_n18|altsyncram:r_mem_rtl_0|altsyncram_tl61:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 50           ; 16           ; --           ; --           ; 800  ; db/amc.ram0_ram_l2_n18_c0d4e48b.hdl.mif ;
; layer_l2:hl2|neuron_l2_n19:n19|ram_l2_n19:ram_n19|altsyncram:r_mem_rtl_0|altsyncram_3k61:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 50           ; 16           ; --           ; --           ; 800  ; db/amc.ram0_ram_l2_n19_5d3a2b10.hdl.mif ;
; layer_l2:hl2|neuron_l2_n1:n1|ram_l2_n1:ram_n1|altsyncram:r_mem_rtl_0|altsyncram_ki61:auto_generated|ALTSYNCRAM     ; AUTO ; ROM  ; 50           ; 16           ; --           ; --           ; 800  ; db/amc.ram0_ram_l2_n1_e6b544a2.hdl.mif  ;
; layer_l2:hl2|neuron_l2_n20:n20|ram_l2_n20:ram_n20|altsyncram:r_mem_rtl_0|altsyncram_sj61:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 50           ; 16           ; --           ; --           ; 800  ; db/amc.ram0_ram_l2_n20_251ae03c.hdl.mif ;
; layer_l2:hl2|neuron_l2_n21:n21|ram_l2_n21:ram_n21|altsyncram:r_mem_rtl_0|altsyncram_sl61:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 50           ; 16           ; --           ; --           ; 800  ; db/amc.ram0_ram_l2_n21_b8d5bd46.hdl.mif ;
; layer_l2:hl2|neuron_l2_n22:n22|ram_l2_n22:ram_n22|altsyncram:r_mem_rtl_0|altsyncram_2n61:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 50           ; 16           ; --           ; --           ; 800  ; db/amc.ram0_ram_l2_n22_3b3a7bbd.hdl.mif ;
; layer_l2:hl2|neuron_l2_n23:n23|ram_l2_n23:ram_n23|altsyncram:r_mem_rtl_0|altsyncram_1j61:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 50           ; 16           ; --           ; --           ; 800  ; db/amc.ram0_ram_l2_n23_3795b47a.hdl.mif ;
; layer_l2:hl2|neuron_l2_n2:n2|ram_l2_n2:ram_n2|altsyncram:r_mem_rtl_0|altsyncram_hl61:auto_generated|ALTSYNCRAM     ; AUTO ; ROM  ; 50           ; 16           ; --           ; --           ; 800  ; db/amc.ram0_ram_l2_n2_b85cbbc0.hdl.mif  ;
; layer_l2:hl2|neuron_l2_n3:n3|ram_l2_n3:ram_n3|altsyncram:r_mem_rtl_0|altsyncram_mh61:auto_generated|ALTSYNCRAM     ; AUTO ; ROM  ; 50           ; 16           ; --           ; --           ; 800  ; db/amc.ram0_ram_l2_n3_828e9d63.hdl.mif  ;
; layer_l2:hl2|neuron_l2_n4:n4|ram_l2_n4:ram_n4|altsyncram:r_mem_rtl_0|altsyncram_0g61:auto_generated|ALTSYNCRAM     ; AUTO ; ROM  ; 50           ; 16           ; --           ; --           ; 800  ; db/amc.ram0_ram_l2_n4_5991c8c.hdl.mif   ;
; layer_l2:hl2|neuron_l2_n5:n5|ram_l2_n5:ram_n5|altsyncram:r_mem_rtl_0|altsyncram_5h61:auto_generated|ALTSYNCRAM     ; AUTO ; ROM  ; 50           ; 16           ; --           ; --           ; 800  ; db/amc.ram0_ram_l2_n5_6c0631a6.hdl.mif  ;
; layer_l2:hl2|neuron_l2_n6:n6|ram_l2_n6:ram_n6|altsyncram:r_mem_rtl_0|altsyncram_0j61:auto_generated|ALTSYNCRAM     ; AUTO ; ROM  ; 50           ; 16           ; --           ; --           ; 800  ; db/amc.ram0_ram_l2_n6_93d9fa31.hdl.mif  ;
; layer_l2:hl2|neuron_l2_n7:n7|ram_l2_n7:ram_n7|altsyncram:r_mem_rtl_0|altsyncram_9h61:auto_generated|ALTSYNCRAM     ; AUTO ; ROM  ; 50           ; 16           ; --           ; --           ; 800  ; db/amc.ram0_ram_l2_n7_d2851b15.hdl.mif  ;
; layer_l2:hl2|neuron_l2_n8:n8|ram_l2_n8:ram_n8|altsyncram:r_mem_rtl_0|altsyncram_ri61:auto_generated|ALTSYNCRAM     ; AUTO ; ROM  ; 50           ; 16           ; --           ; --           ; 800  ; db/amc.ram0_ram_l2_n8_49afd140.hdl.mif  ;
; layer_l2:hl2|neuron_l2_n9:n9|ram_l2_n9:ram_n9|altsyncram:r_mem_rtl_0|altsyncram_aj61:auto_generated|ALTSYNCRAM     ; AUTO ; ROM  ; 50           ; 16           ; --           ; --           ; 800  ; db/amc.ram0_ram_l2_n9_6883de4e.hdl.mif  ;
; layer_l3:hl3|neuron_l3_n0:n0|ram_l3_n0:ram_n0|altsyncram:r_mem_rtl_0|altsyncram_1h61:auto_generated|ALTSYNCRAM     ; AUTO ; ROM  ; 50           ; 16           ; --           ; --           ; 800  ; db/amc.ram0_ram_l3_n0_f7b22133.hdl.mif  ;
; layer_l3:hl3|neuron_l3_n10:n10|ram_l3_n10:ram_n10|altsyncram:r_mem_rtl_0|altsyncram_fk61:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 50           ; 16           ; --           ; --           ; 800  ; db/amc.ram0_ram_l3_n10_e6f343c5.hdl.mif ;
; layer_l3:hl3|neuron_l3_n11:n11|ram_l3_n11:ram_n11|altsyncram:r_mem_rtl_0|altsyncram_gk61:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 50           ; 16           ; --           ; --           ; 800  ; db/amc.ram0_ram_l3_n11_4b512b6f.hdl.mif ;
; layer_l3:hl3|neuron_l3_n12:n12|ram_l3_n12:ram_n12|altsyncram:r_mem_rtl_0|altsyncram_ik61:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 50           ; 16           ; --           ; --           ; 800  ; db/amc.ram0_ram_l3_n12_53dc34e0.hdl.mif ;
; layer_l3:hl3|neuron_l3_n13:n13|ram_l3_n13:ram_n13|altsyncram:r_mem_rtl_0|altsyncram_mi61:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 50           ; 16           ; --           ; --           ; 800  ; db/amc.ram0_ram_l3_n13_51a294a4.hdl.mif ;
; layer_l3:hl3|neuron_l3_n14:n14|ram_l3_n14:ram_n14|altsyncram:r_mem_rtl_0|altsyncram_7j61:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 50           ; 16           ; --           ; --           ; 800  ; db/amc.ram0_ram_l3_n14_1e5080c9.hdl.mif ;
; layer_l3:hl3|neuron_l3_n15:n15|ram_l3_n15:ram_n15|altsyncram:r_mem_rtl_0|altsyncram_8j61:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 50           ; 16           ; --           ; --           ; 800  ; db/amc.ram0_ram_l3_n15_5b6856b2.hdl.mif ;
; layer_l3:hl3|neuron_l3_n16:n16|ram_l3_n16:ram_n16|altsyncram:r_mem_rtl_0|altsyncram_hn61:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 50           ; 16           ; --           ; --           ; 800  ; db/amc.ram0_ram_l3_n16_cc8f4fe0.hdl.mif ;
; layer_l3:hl3|neuron_l3_n17:n17|ram_l3_n17:ram_n17|altsyncram:r_mem_rtl_0|altsyncram_9j61:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 50           ; 16           ; --           ; --           ; 800  ; db/amc.ram0_ram_l3_n17_b451357b.hdl.mif ;
; layer_l3:hl3|neuron_l3_n18:n18|ram_l3_n18:ram_n18|altsyncram:r_mem_rtl_0|altsyncram_vf61:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 50           ; 16           ; --           ; --           ; 800  ; db/amc.ram0_ram_l3_n18_93381c4.hdl.mif  ;
; layer_l3:hl3|neuron_l3_n19:n19|ram_l3_n19:ram_n19|altsyncram:r_mem_rtl_0|altsyncram_cm61:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 50           ; 16           ; --           ; --           ; 800  ; db/amc.ram0_ram_l3_n19_81eddf69.hdl.mif ;
; layer_l3:hl3|neuron_l3_n1:n1|ram_l3_n1:ram_n1|altsyncram:r_mem_rtl_0|altsyncram_bj61:auto_generated|ALTSYNCRAM     ; AUTO ; ROM  ; 50           ; 16           ; --           ; --           ; 800  ; db/amc.ram0_ram_l3_n1_4f877ee8.hdl.mif  ;
; layer_l3:hl3|neuron_l3_n2:n2|ram_l3_n2:ram_n2|altsyncram:r_mem_rtl_0|altsyncram_ce61:auto_generated|ALTSYNCRAM     ; AUTO ; ROM  ; 50           ; 16           ; --           ; --           ; 800  ; db/amc.ram0_ram_l3_n2_e584355.hdl.mif   ;
; layer_l3:hl3|neuron_l3_n3:n3|ram_l3_n3:ram_n3|altsyncram:r_mem_rtl_0|altsyncram_ti61:auto_generated|ALTSYNCRAM     ; AUTO ; ROM  ; 50           ; 16           ; --           ; --           ; 800  ; db/amc.ram0_ram_l3_n3_5fb2527f.hdl.mif  ;
; layer_l3:hl3|neuron_l3_n4:n4|ram_l3_n4:ram_n4|altsyncram:r_mem_rtl_0|altsyncram_9k61:auto_generated|ALTSYNCRAM     ; AUTO ; ROM  ; 50           ; 16           ; --           ; --           ; 800  ; db/amc.ram0_ram_l3_n4_8d471aad.hdl.mif  ;
; layer_l3:hl3|neuron_l3_n5:n5|ram_l3_n5:ram_n5|altsyncram:r_mem_rtl_0|altsyncram_8k61:auto_generated|ALTSYNCRAM     ; AUTO ; ROM  ; 50           ; 16           ; --           ; --           ; 800  ; db/amc.ram0_ram_l3_n5_2a34b9bb.hdl.mif  ;
; layer_l3:hl3|neuron_l3_n6:n6|ram_l3_n6:ram_n6|altsyncram:r_mem_rtl_0|altsyncram_6h61:auto_generated|ALTSYNCRAM     ; AUTO ; ROM  ; 50           ; 16           ; --           ; --           ; 800  ; db/amc.ram0_ram_l3_n6_750a214e.hdl.mif  ;
; layer_l3:hl3|neuron_l3_n7:n7|ram_l3_n7:ram_n7|altsyncram:r_mem_rtl_0|altsyncram_1g61:auto_generated|ALTSYNCRAM     ; AUTO ; ROM  ; 50           ; 16           ; --           ; --           ; 800  ; db/amc.ram0_ram_l3_n7_14087c57.hdl.mif  ;
; layer_l3:hl3|neuron_l3_n8:n8|ram_l3_n8:ram_n8|altsyncram:r_mem_rtl_0|altsyncram_pi61:auto_generated|ALTSYNCRAM     ; AUTO ; ROM  ; 50           ; 16           ; --           ; --           ; 800  ; db/amc.ram0_ram_l3_n8_66b460aa.hdl.mif  ;
; layer_l3:hl3|neuron_l3_n9:n9|ram_l3_n9:ram_n9|altsyncram:r_mem_rtl_0|altsyncram_1k61:auto_generated|ALTSYNCRAM     ; AUTO ; ROM  ; 50           ; 16           ; --           ; --           ; 800  ; db/amc.ram0_ram_l3_n9_c01dd03b.hdl.mif  ;
; layer_l4:ol|neuron_l4_n0:n0|ram_l4_n0:ram_n0|altsyncram:r_mem_rtl_0|altsyncram_si61:auto_generated|ALTSYNCRAM      ; AUTO ; ROM  ; 50           ; 16           ; --           ; --           ; 800  ; db/amc.ram0_ram_l4_n0_694add53.hdl.mif  ;
; layer_l4:ol|neuron_l4_n1:n1|ram_l4_n1:ram_n1|altsyncram:r_mem_rtl_0|altsyncram_kh61:auto_generated|ALTSYNCRAM      ; AUTO ; ROM  ; 50           ; 16           ; --           ; --           ; 800  ; db/amc.ram0_ram_l4_n1_8996a05e.hdl.mif  ;
; layer_l4:ol|neuron_l4_n2:n2|ram_l4_n2:ram_n2|altsyncram:r_mem_rtl_0|altsyncram_fh61:auto_generated|ALTSYNCRAM      ; AUTO ; ROM  ; 50           ; 16           ; --           ; --           ; 800  ; db/amc.ram0_ram_l4_n2_358570de.hdl.mif  ;
; layer_l4:ol|neuron_l4_n3:n3|ram_l4_n3:ram_n3|altsyncram:r_mem_rtl_0|altsyncram_ek61:auto_generated|ALTSYNCRAM      ; AUTO ; ROM  ; 50           ; 16           ; --           ; --           ; 800  ; db/amc.ram0_ram_l4_n3_def6b147.hdl.mif  ;
; layer_l4:ol|neuron_l4_n4:n4|ram_l4_n4:ram_n4|altsyncram:r_mem_rtl_0|altsyncram_vg61:auto_generated|ALTSYNCRAM      ; AUTO ; ROM  ; 50           ; 16           ; --           ; --           ; 800  ; db/amc.ram0_ram_l4_n4_5a3d30c.hdl.mif   ;
+--------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+-----------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 85          ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 170         ;
; Signed Embedded Multipliers           ; 85          ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |amc|r_sm                                                                                                             ;
+---------------------+--------------+---------------------+-------------+-------------+-------------+--------------------+-------------+
; Name                ; r_sm.s_clear ; r_sm.s_output_layer ; r_sm.s_hl_3 ; r_sm.s_hl_2 ; r_sm.s_hl_1 ; r_sm.s_input_layer ; r_sm.s_idle ;
+---------------------+--------------+---------------------+-------------+-------------+-------------+--------------------+-------------+
; r_sm.s_idle         ; 0            ; 0                   ; 0           ; 0           ; 0           ; 0                  ; 0           ;
; r_sm.s_input_layer  ; 0            ; 0                   ; 0           ; 0           ; 0           ; 1                  ; 1           ;
; r_sm.s_hl_1         ; 0            ; 0                   ; 0           ; 0           ; 1           ; 0                  ; 1           ;
; r_sm.s_hl_2         ; 0            ; 0                   ; 0           ; 1           ; 0           ; 0                  ; 1           ;
; r_sm.s_hl_3         ; 0            ; 0                   ; 1           ; 0           ; 0           ; 0                  ; 1           ;
; r_sm.s_output_layer ; 0            ; 1                   ; 0           ; 0           ; 0           ; 0                  ; 1           ;
; r_sm.s_clear        ; 1            ; 0                   ; 0           ; 0           ; 0           ; 0                  ; 1           ;
+---------------------+--------------+---------------------+-------------+-------------+-------------+--------------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |amc|layer_l4:ol|r_sm                                                                                                    ;
+---------------------+--------------+-----------------+------------+---------------------+----------------+-----------------+-------------+
; Name                ; r_sm.s_clear ; r_sm.s_wait_max ; r_sm.s_max ; r_sm.s_wait_sinapse ; r_sm.s_sinapse ; r_sm.s_get_data ; r_sm.s_idle ;
+---------------------+--------------+-----------------+------------+---------------------+----------------+-----------------+-------------+
; r_sm.s_idle         ; 0            ; 0               ; 0          ; 0                   ; 0              ; 0               ; 0           ;
; r_sm.s_get_data     ; 0            ; 0               ; 0          ; 0                   ; 0              ; 1               ; 1           ;
; r_sm.s_sinapse      ; 0            ; 0               ; 0          ; 0                   ; 1              ; 0               ; 1           ;
; r_sm.s_wait_sinapse ; 0            ; 0               ; 0          ; 1                   ; 0              ; 0               ; 1           ;
; r_sm.s_max          ; 0            ; 0               ; 1          ; 0                   ; 0              ; 0               ; 1           ;
; r_sm.s_wait_max     ; 0            ; 1               ; 0          ; 0                   ; 0              ; 0               ; 1           ;
; r_sm.s_clear        ; 1            ; 0               ; 0          ; 0                   ; 0              ; 0               ; 1           ;
+---------------------+--------------+-----------------+------------+---------------------+----------------+-----------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |amc|layer_l4:ol|neuron_l4_n4:n4|r_sm                                                                                                                        ;
+--------------------+--------------+------------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; Name               ; r_sm.s_clear ; r_sm.s_wait_bias ; r_sm.s_bias ; r_sm.s_mac_result ; r_sm.s_wait_mac ; r_sm.s_mac ; r_sm.s_wait_weight ; r_sm.s_get_weight ; r_sm.s_idle ;
+--------------------+--------------+------------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; r_sm.s_idle        ; 0            ; 0                ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 0           ;
; r_sm.s_get_weight  ; 0            ; 0                ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 1                 ; 1           ;
; r_sm.s_wait_weight ; 0            ; 0                ; 0           ; 0                 ; 0               ; 0          ; 1                  ; 0                 ; 1           ;
; r_sm.s_mac         ; 0            ; 0                ; 0           ; 0                 ; 0               ; 1          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_mac    ; 0            ; 0                ; 0           ; 0                 ; 1               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_mac_result  ; 0            ; 0                ; 0           ; 1                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_bias        ; 0            ; 0                ; 1           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_bias   ; 0            ; 1                ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_clear       ; 1            ; 0                ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
+--------------------+--------------+------------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |amc|layer_l4:ol|neuron_l4_n3:n3|r_sm                                                                                                                        ;
+--------------------+--------------+------------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; Name               ; r_sm.s_clear ; r_sm.s_wait_bias ; r_sm.s_bias ; r_sm.s_mac_result ; r_sm.s_wait_mac ; r_sm.s_mac ; r_sm.s_wait_weight ; r_sm.s_get_weight ; r_sm.s_idle ;
+--------------------+--------------+------------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; r_sm.s_idle        ; 0            ; 0                ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 0           ;
; r_sm.s_get_weight  ; 0            ; 0                ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 1                 ; 1           ;
; r_sm.s_wait_weight ; 0            ; 0                ; 0           ; 0                 ; 0               ; 0          ; 1                  ; 0                 ; 1           ;
; r_sm.s_mac         ; 0            ; 0                ; 0           ; 0                 ; 0               ; 1          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_mac    ; 0            ; 0                ; 0           ; 0                 ; 1               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_mac_result  ; 0            ; 0                ; 0           ; 1                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_bias        ; 0            ; 0                ; 1           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_bias   ; 0            ; 1                ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_clear       ; 1            ; 0                ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
+--------------------+--------------+------------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |amc|layer_l4:ol|neuron_l4_n2:n2|r_sm                                                                                                                        ;
+--------------------+--------------+------------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; Name               ; r_sm.s_clear ; r_sm.s_wait_bias ; r_sm.s_bias ; r_sm.s_mac_result ; r_sm.s_wait_mac ; r_sm.s_mac ; r_sm.s_wait_weight ; r_sm.s_get_weight ; r_sm.s_idle ;
+--------------------+--------------+------------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; r_sm.s_idle        ; 0            ; 0                ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 0           ;
; r_sm.s_get_weight  ; 0            ; 0                ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 1                 ; 1           ;
; r_sm.s_wait_weight ; 0            ; 0                ; 0           ; 0                 ; 0               ; 0          ; 1                  ; 0                 ; 1           ;
; r_sm.s_mac         ; 0            ; 0                ; 0           ; 0                 ; 0               ; 1          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_mac    ; 0            ; 0                ; 0           ; 0                 ; 1               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_mac_result  ; 0            ; 0                ; 0           ; 1                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_bias        ; 0            ; 0                ; 1           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_bias   ; 0            ; 1                ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_clear       ; 1            ; 0                ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
+--------------------+--------------+------------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |amc|layer_l4:ol|neuron_l4_n1:n1|r_sm                                                                                                                        ;
+--------------------+--------------+------------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; Name               ; r_sm.s_clear ; r_sm.s_wait_bias ; r_sm.s_bias ; r_sm.s_mac_result ; r_sm.s_wait_mac ; r_sm.s_mac ; r_sm.s_wait_weight ; r_sm.s_get_weight ; r_sm.s_idle ;
+--------------------+--------------+------------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; r_sm.s_idle        ; 0            ; 0                ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 0           ;
; r_sm.s_get_weight  ; 0            ; 0                ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 1                 ; 1           ;
; r_sm.s_wait_weight ; 0            ; 0                ; 0           ; 0                 ; 0               ; 0          ; 1                  ; 0                 ; 1           ;
; r_sm.s_mac         ; 0            ; 0                ; 0           ; 0                 ; 0               ; 1          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_mac    ; 0            ; 0                ; 0           ; 0                 ; 1               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_mac_result  ; 0            ; 0                ; 0           ; 1                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_bias        ; 0            ; 0                ; 1           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_bias   ; 0            ; 1                ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_clear       ; 1            ; 0                ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
+--------------------+--------------+------------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |amc|layer_l4:ol|neuron_l4_n0:n0|r_sm                                                                                                                        ;
+--------------------+--------------+------------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; Name               ; r_sm.s_clear ; r_sm.s_wait_bias ; r_sm.s_bias ; r_sm.s_mac_result ; r_sm.s_wait_mac ; r_sm.s_mac ; r_sm.s_wait_weight ; r_sm.s_get_weight ; r_sm.s_idle ;
+--------------------+--------------+------------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; r_sm.s_idle        ; 0            ; 0                ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 0           ;
; r_sm.s_get_weight  ; 0            ; 0                ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 1                 ; 1           ;
; r_sm.s_wait_weight ; 0            ; 0                ; 0           ; 0                 ; 0               ; 0          ; 1                  ; 0                 ; 1           ;
; r_sm.s_mac         ; 0            ; 0                ; 0           ; 0                 ; 0               ; 1          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_mac    ; 0            ; 0                ; 0           ; 0                 ; 1               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_mac_result  ; 0            ; 0                ; 0           ; 1                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_bias        ; 0            ; 0                ; 1           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_bias   ; 0            ; 1                ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_clear       ; 1            ; 0                ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
+--------------------+--------------+------------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |amc|layer_l3:hl3|r_sm                                                                                                ;
+------------------------+--------------+------------------------+---------------------+----------------+-----------------+-------------+
; Name                   ; r_sm.s_clear ; r_sm.s_wait_activation ; r_sm.s_wait_sinapse ; r_sm.s_sinapse ; r_sm.s_get_data ; r_sm.s_idle ;
+------------------------+--------------+------------------------+---------------------+----------------+-----------------+-------------+
; r_sm.s_idle            ; 0            ; 0                      ; 0                   ; 0              ; 0               ; 0           ;
; r_sm.s_get_data        ; 0            ; 0                      ; 0                   ; 0              ; 1               ; 1           ;
; r_sm.s_sinapse         ; 0            ; 0                      ; 0                   ; 1              ; 0               ; 1           ;
; r_sm.s_wait_sinapse    ; 0            ; 0                      ; 1                   ; 0              ; 0               ; 1           ;
; r_sm.s_wait_activation ; 0            ; 1                      ; 0                   ; 0              ; 0               ; 1           ;
; r_sm.s_clear           ; 1            ; 0                      ; 0                   ; 0              ; 0               ; 1           ;
+------------------------+--------------+------------------------+---------------------+----------------+-----------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |amc|layer_l3:hl3|neuron_l3_n19:n19|r_sm                                                                                                                                             ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; Name                 ; r_sm.s_clear ; r_sm.s_wait_lut_tanh ; r_sm.s_lut_tanh ; r_sm.s_bias ; r_sm.s_mac_result ; r_sm.s_wait_mac ; r_sm.s_mac ; r_sm.s_wait_weight ; r_sm.s_get_weight ; r_sm.s_idle ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; r_sm.s_idle          ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 0           ;
; r_sm.s_get_weight    ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 1                 ; 1           ;
; r_sm.s_wait_weight   ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 1                  ; 0                 ; 1           ;
; r_sm.s_mac           ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 1          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_mac      ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 1               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_mac_result    ; 0            ; 0                    ; 0               ; 0           ; 1                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_bias          ; 0            ; 0                    ; 0               ; 1           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_lut_tanh      ; 0            ; 0                    ; 1               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_lut_tanh ; 0            ; 1                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_clear         ; 1            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |amc|layer_l3:hl3|neuron_l3_n18:n18|r_sm                                                                                                                                             ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; Name                 ; r_sm.s_clear ; r_sm.s_wait_lut_tanh ; r_sm.s_lut_tanh ; r_sm.s_bias ; r_sm.s_mac_result ; r_sm.s_wait_mac ; r_sm.s_mac ; r_sm.s_wait_weight ; r_sm.s_get_weight ; r_sm.s_idle ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; r_sm.s_idle          ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 0           ;
; r_sm.s_get_weight    ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 1                 ; 1           ;
; r_sm.s_wait_weight   ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 1                  ; 0                 ; 1           ;
; r_sm.s_mac           ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 1          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_mac      ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 1               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_mac_result    ; 0            ; 0                    ; 0               ; 0           ; 1                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_bias          ; 0            ; 0                    ; 0               ; 1           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_lut_tanh      ; 0            ; 0                    ; 1               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_lut_tanh ; 0            ; 1                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_clear         ; 1            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |amc|layer_l3:hl3|neuron_l3_n17:n17|r_sm                                                                                                                                             ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; Name                 ; r_sm.s_clear ; r_sm.s_wait_lut_tanh ; r_sm.s_lut_tanh ; r_sm.s_bias ; r_sm.s_mac_result ; r_sm.s_wait_mac ; r_sm.s_mac ; r_sm.s_wait_weight ; r_sm.s_get_weight ; r_sm.s_idle ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; r_sm.s_idle          ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 0           ;
; r_sm.s_get_weight    ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 1                 ; 1           ;
; r_sm.s_wait_weight   ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 1                  ; 0                 ; 1           ;
; r_sm.s_mac           ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 1          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_mac      ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 1               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_mac_result    ; 0            ; 0                    ; 0               ; 0           ; 1                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_bias          ; 0            ; 0                    ; 0               ; 1           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_lut_tanh      ; 0            ; 0                    ; 1               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_lut_tanh ; 0            ; 1                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_clear         ; 1            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |amc|layer_l3:hl3|neuron_l3_n16:n16|r_sm                                                                                                                                             ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; Name                 ; r_sm.s_clear ; r_sm.s_wait_lut_tanh ; r_sm.s_lut_tanh ; r_sm.s_bias ; r_sm.s_mac_result ; r_sm.s_wait_mac ; r_sm.s_mac ; r_sm.s_wait_weight ; r_sm.s_get_weight ; r_sm.s_idle ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; r_sm.s_idle          ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 0           ;
; r_sm.s_get_weight    ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 1                 ; 1           ;
; r_sm.s_wait_weight   ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 1                  ; 0                 ; 1           ;
; r_sm.s_mac           ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 1          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_mac      ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 1               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_mac_result    ; 0            ; 0                    ; 0               ; 0           ; 1                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_bias          ; 0            ; 0                    ; 0               ; 1           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_lut_tanh      ; 0            ; 0                    ; 1               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_lut_tanh ; 0            ; 1                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_clear         ; 1            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |amc|layer_l3:hl3|neuron_l3_n15:n15|r_sm                                                                                                                                             ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; Name                 ; r_sm.s_clear ; r_sm.s_wait_lut_tanh ; r_sm.s_lut_tanh ; r_sm.s_bias ; r_sm.s_mac_result ; r_sm.s_wait_mac ; r_sm.s_mac ; r_sm.s_wait_weight ; r_sm.s_get_weight ; r_sm.s_idle ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; r_sm.s_idle          ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 0           ;
; r_sm.s_get_weight    ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 1                 ; 1           ;
; r_sm.s_wait_weight   ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 1                  ; 0                 ; 1           ;
; r_sm.s_mac           ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 1          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_mac      ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 1               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_mac_result    ; 0            ; 0                    ; 0               ; 0           ; 1                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_bias          ; 0            ; 0                    ; 0               ; 1           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_lut_tanh      ; 0            ; 0                    ; 1               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_lut_tanh ; 0            ; 1                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_clear         ; 1            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |amc|layer_l3:hl3|neuron_l3_n14:n14|r_sm                                                                                                                                             ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; Name                 ; r_sm.s_clear ; r_sm.s_wait_lut_tanh ; r_sm.s_lut_tanh ; r_sm.s_bias ; r_sm.s_mac_result ; r_sm.s_wait_mac ; r_sm.s_mac ; r_sm.s_wait_weight ; r_sm.s_get_weight ; r_sm.s_idle ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; r_sm.s_idle          ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 0           ;
; r_sm.s_get_weight    ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 1                 ; 1           ;
; r_sm.s_wait_weight   ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 1                  ; 0                 ; 1           ;
; r_sm.s_mac           ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 1          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_mac      ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 1               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_mac_result    ; 0            ; 0                    ; 0               ; 0           ; 1                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_bias          ; 0            ; 0                    ; 0               ; 1           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_lut_tanh      ; 0            ; 0                    ; 1               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_lut_tanh ; 0            ; 1                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_clear         ; 1            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |amc|layer_l3:hl3|neuron_l3_n13:n13|r_sm                                                                                                                                             ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; Name                 ; r_sm.s_clear ; r_sm.s_wait_lut_tanh ; r_sm.s_lut_tanh ; r_sm.s_bias ; r_sm.s_mac_result ; r_sm.s_wait_mac ; r_sm.s_mac ; r_sm.s_wait_weight ; r_sm.s_get_weight ; r_sm.s_idle ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; r_sm.s_idle          ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 0           ;
; r_sm.s_get_weight    ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 1                 ; 1           ;
; r_sm.s_wait_weight   ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 1                  ; 0                 ; 1           ;
; r_sm.s_mac           ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 1          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_mac      ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 1               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_mac_result    ; 0            ; 0                    ; 0               ; 0           ; 1                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_bias          ; 0            ; 0                    ; 0               ; 1           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_lut_tanh      ; 0            ; 0                    ; 1               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_lut_tanh ; 0            ; 1                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_clear         ; 1            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |amc|layer_l3:hl3|neuron_l3_n12:n12|r_sm                                                                                                                                             ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; Name                 ; r_sm.s_clear ; r_sm.s_wait_lut_tanh ; r_sm.s_lut_tanh ; r_sm.s_bias ; r_sm.s_mac_result ; r_sm.s_wait_mac ; r_sm.s_mac ; r_sm.s_wait_weight ; r_sm.s_get_weight ; r_sm.s_idle ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; r_sm.s_idle          ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 0           ;
; r_sm.s_get_weight    ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 1                 ; 1           ;
; r_sm.s_wait_weight   ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 1                  ; 0                 ; 1           ;
; r_sm.s_mac           ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 1          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_mac      ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 1               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_mac_result    ; 0            ; 0                    ; 0               ; 0           ; 1                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_bias          ; 0            ; 0                    ; 0               ; 1           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_lut_tanh      ; 0            ; 0                    ; 1               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_lut_tanh ; 0            ; 1                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_clear         ; 1            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |amc|layer_l3:hl3|neuron_l3_n11:n11|r_sm                                                                                                                                             ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; Name                 ; r_sm.s_clear ; r_sm.s_wait_lut_tanh ; r_sm.s_lut_tanh ; r_sm.s_bias ; r_sm.s_mac_result ; r_sm.s_wait_mac ; r_sm.s_mac ; r_sm.s_wait_weight ; r_sm.s_get_weight ; r_sm.s_idle ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; r_sm.s_idle          ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 0           ;
; r_sm.s_get_weight    ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 1                 ; 1           ;
; r_sm.s_wait_weight   ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 1                  ; 0                 ; 1           ;
; r_sm.s_mac           ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 1          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_mac      ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 1               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_mac_result    ; 0            ; 0                    ; 0               ; 0           ; 1                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_bias          ; 0            ; 0                    ; 0               ; 1           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_lut_tanh      ; 0            ; 0                    ; 1               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_lut_tanh ; 0            ; 1                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_clear         ; 1            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |amc|layer_l3:hl3|neuron_l3_n10:n10|r_sm                                                                                                                                             ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; Name                 ; r_sm.s_clear ; r_sm.s_wait_lut_tanh ; r_sm.s_lut_tanh ; r_sm.s_bias ; r_sm.s_mac_result ; r_sm.s_wait_mac ; r_sm.s_mac ; r_sm.s_wait_weight ; r_sm.s_get_weight ; r_sm.s_idle ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; r_sm.s_idle          ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 0           ;
; r_sm.s_get_weight    ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 1                 ; 1           ;
; r_sm.s_wait_weight   ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 1                  ; 0                 ; 1           ;
; r_sm.s_mac           ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 1          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_mac      ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 1               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_mac_result    ; 0            ; 0                    ; 0               ; 0           ; 1                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_bias          ; 0            ; 0                    ; 0               ; 1           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_lut_tanh      ; 0            ; 0                    ; 1               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_lut_tanh ; 0            ; 1                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_clear         ; 1            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |amc|layer_l3:hl3|neuron_l3_n9:n9|r_sm                                                                                                                                               ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; Name                 ; r_sm.s_clear ; r_sm.s_wait_lut_tanh ; r_sm.s_lut_tanh ; r_sm.s_bias ; r_sm.s_mac_result ; r_sm.s_wait_mac ; r_sm.s_mac ; r_sm.s_wait_weight ; r_sm.s_get_weight ; r_sm.s_idle ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; r_sm.s_idle          ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 0           ;
; r_sm.s_get_weight    ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 1                 ; 1           ;
; r_sm.s_wait_weight   ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 1                  ; 0                 ; 1           ;
; r_sm.s_mac           ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 1          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_mac      ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 1               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_mac_result    ; 0            ; 0                    ; 0               ; 0           ; 1                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_bias          ; 0            ; 0                    ; 0               ; 1           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_lut_tanh      ; 0            ; 0                    ; 1               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_lut_tanh ; 0            ; 1                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_clear         ; 1            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |amc|layer_l3:hl3|neuron_l3_n8:n8|r_sm                                                                                                                                               ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; Name                 ; r_sm.s_clear ; r_sm.s_wait_lut_tanh ; r_sm.s_lut_tanh ; r_sm.s_bias ; r_sm.s_mac_result ; r_sm.s_wait_mac ; r_sm.s_mac ; r_sm.s_wait_weight ; r_sm.s_get_weight ; r_sm.s_idle ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; r_sm.s_idle          ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 0           ;
; r_sm.s_get_weight    ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 1                 ; 1           ;
; r_sm.s_wait_weight   ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 1                  ; 0                 ; 1           ;
; r_sm.s_mac           ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 1          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_mac      ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 1               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_mac_result    ; 0            ; 0                    ; 0               ; 0           ; 1                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_bias          ; 0            ; 0                    ; 0               ; 1           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_lut_tanh      ; 0            ; 0                    ; 1               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_lut_tanh ; 0            ; 1                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_clear         ; 1            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |amc|layer_l3:hl3|neuron_l3_n7:n7|r_sm                                                                                                                                               ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; Name                 ; r_sm.s_clear ; r_sm.s_wait_lut_tanh ; r_sm.s_lut_tanh ; r_sm.s_bias ; r_sm.s_mac_result ; r_sm.s_wait_mac ; r_sm.s_mac ; r_sm.s_wait_weight ; r_sm.s_get_weight ; r_sm.s_idle ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; r_sm.s_idle          ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 0           ;
; r_sm.s_get_weight    ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 1                 ; 1           ;
; r_sm.s_wait_weight   ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 1                  ; 0                 ; 1           ;
; r_sm.s_mac           ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 1          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_mac      ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 1               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_mac_result    ; 0            ; 0                    ; 0               ; 0           ; 1                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_bias          ; 0            ; 0                    ; 0               ; 1           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_lut_tanh      ; 0            ; 0                    ; 1               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_lut_tanh ; 0            ; 1                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_clear         ; 1            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |amc|layer_l3:hl3|neuron_l3_n6:n6|r_sm                                                                                                                                               ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; Name                 ; r_sm.s_clear ; r_sm.s_wait_lut_tanh ; r_sm.s_lut_tanh ; r_sm.s_bias ; r_sm.s_mac_result ; r_sm.s_wait_mac ; r_sm.s_mac ; r_sm.s_wait_weight ; r_sm.s_get_weight ; r_sm.s_idle ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; r_sm.s_idle          ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 0           ;
; r_sm.s_get_weight    ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 1                 ; 1           ;
; r_sm.s_wait_weight   ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 1                  ; 0                 ; 1           ;
; r_sm.s_mac           ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 1          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_mac      ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 1               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_mac_result    ; 0            ; 0                    ; 0               ; 0           ; 1                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_bias          ; 0            ; 0                    ; 0               ; 1           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_lut_tanh      ; 0            ; 0                    ; 1               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_lut_tanh ; 0            ; 1                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_clear         ; 1            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |amc|layer_l3:hl3|neuron_l3_n5:n5|r_sm                                                                                                                                               ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; Name                 ; r_sm.s_clear ; r_sm.s_wait_lut_tanh ; r_sm.s_lut_tanh ; r_sm.s_bias ; r_sm.s_mac_result ; r_sm.s_wait_mac ; r_sm.s_mac ; r_sm.s_wait_weight ; r_sm.s_get_weight ; r_sm.s_idle ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; r_sm.s_idle          ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 0           ;
; r_sm.s_get_weight    ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 1                 ; 1           ;
; r_sm.s_wait_weight   ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 1                  ; 0                 ; 1           ;
; r_sm.s_mac           ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 1          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_mac      ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 1               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_mac_result    ; 0            ; 0                    ; 0               ; 0           ; 1                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_bias          ; 0            ; 0                    ; 0               ; 1           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_lut_tanh      ; 0            ; 0                    ; 1               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_lut_tanh ; 0            ; 1                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_clear         ; 1            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |amc|layer_l3:hl3|neuron_l3_n4:n4|r_sm                                                                                                                                               ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; Name                 ; r_sm.s_clear ; r_sm.s_wait_lut_tanh ; r_sm.s_lut_tanh ; r_sm.s_bias ; r_sm.s_mac_result ; r_sm.s_wait_mac ; r_sm.s_mac ; r_sm.s_wait_weight ; r_sm.s_get_weight ; r_sm.s_idle ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; r_sm.s_idle          ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 0           ;
; r_sm.s_get_weight    ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 1                 ; 1           ;
; r_sm.s_wait_weight   ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 1                  ; 0                 ; 1           ;
; r_sm.s_mac           ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 1          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_mac      ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 1               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_mac_result    ; 0            ; 0                    ; 0               ; 0           ; 1                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_bias          ; 0            ; 0                    ; 0               ; 1           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_lut_tanh      ; 0            ; 0                    ; 1               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_lut_tanh ; 0            ; 1                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_clear         ; 1            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |amc|layer_l3:hl3|neuron_l3_n3:n3|r_sm                                                                                                                                               ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; Name                 ; r_sm.s_clear ; r_sm.s_wait_lut_tanh ; r_sm.s_lut_tanh ; r_sm.s_bias ; r_sm.s_mac_result ; r_sm.s_wait_mac ; r_sm.s_mac ; r_sm.s_wait_weight ; r_sm.s_get_weight ; r_sm.s_idle ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; r_sm.s_idle          ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 0           ;
; r_sm.s_get_weight    ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 1                 ; 1           ;
; r_sm.s_wait_weight   ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 1                  ; 0                 ; 1           ;
; r_sm.s_mac           ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 1          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_mac      ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 1               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_mac_result    ; 0            ; 0                    ; 0               ; 0           ; 1                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_bias          ; 0            ; 0                    ; 0               ; 1           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_lut_tanh      ; 0            ; 0                    ; 1               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_lut_tanh ; 0            ; 1                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_clear         ; 1            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |amc|layer_l3:hl3|neuron_l3_n2:n2|r_sm                                                                                                                                               ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; Name                 ; r_sm.s_clear ; r_sm.s_wait_lut_tanh ; r_sm.s_lut_tanh ; r_sm.s_bias ; r_sm.s_mac_result ; r_sm.s_wait_mac ; r_sm.s_mac ; r_sm.s_wait_weight ; r_sm.s_get_weight ; r_sm.s_idle ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; r_sm.s_idle          ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 0           ;
; r_sm.s_get_weight    ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 1                 ; 1           ;
; r_sm.s_wait_weight   ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 1                  ; 0                 ; 1           ;
; r_sm.s_mac           ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 1          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_mac      ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 1               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_mac_result    ; 0            ; 0                    ; 0               ; 0           ; 1                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_bias          ; 0            ; 0                    ; 0               ; 1           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_lut_tanh      ; 0            ; 0                    ; 1               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_lut_tanh ; 0            ; 1                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_clear         ; 1            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |amc|layer_l3:hl3|neuron_l3_n1:n1|r_sm                                                                                                                                               ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; Name                 ; r_sm.s_clear ; r_sm.s_wait_lut_tanh ; r_sm.s_lut_tanh ; r_sm.s_bias ; r_sm.s_mac_result ; r_sm.s_wait_mac ; r_sm.s_mac ; r_sm.s_wait_weight ; r_sm.s_get_weight ; r_sm.s_idle ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; r_sm.s_idle          ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 0           ;
; r_sm.s_get_weight    ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 1                 ; 1           ;
; r_sm.s_wait_weight   ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 1                  ; 0                 ; 1           ;
; r_sm.s_mac           ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 1          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_mac      ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 1               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_mac_result    ; 0            ; 0                    ; 0               ; 0           ; 1                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_bias          ; 0            ; 0                    ; 0               ; 1           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_lut_tanh      ; 0            ; 0                    ; 1               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_lut_tanh ; 0            ; 1                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_clear         ; 1            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |amc|layer_l3:hl3|neuron_l3_n0:n0|r_sm                                                                                                                                               ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; Name                 ; r_sm.s_clear ; r_sm.s_wait_lut_tanh ; r_sm.s_lut_tanh ; r_sm.s_bias ; r_sm.s_mac_result ; r_sm.s_wait_mac ; r_sm.s_mac ; r_sm.s_wait_weight ; r_sm.s_get_weight ; r_sm.s_idle ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; r_sm.s_idle          ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 0           ;
; r_sm.s_get_weight    ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 1                 ; 1           ;
; r_sm.s_wait_weight   ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 1                  ; 0                 ; 1           ;
; r_sm.s_mac           ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 1          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_mac      ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 1               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_mac_result    ; 0            ; 0                    ; 0               ; 0           ; 1                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_bias          ; 0            ; 0                    ; 0               ; 1           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_lut_tanh      ; 0            ; 0                    ; 1               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_lut_tanh ; 0            ; 1                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_clear         ; 1            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |amc|layer_l2:hl2|r_sm                                                                                                ;
+------------------------+--------------+------------------------+---------------------+----------------+-----------------+-------------+
; Name                   ; r_sm.s_clear ; r_sm.s_wait_activation ; r_sm.s_wait_sinapse ; r_sm.s_sinapse ; r_sm.s_get_data ; r_sm.s_idle ;
+------------------------+--------------+------------------------+---------------------+----------------+-----------------+-------------+
; r_sm.s_idle            ; 0            ; 0                      ; 0                   ; 0              ; 0               ; 0           ;
; r_sm.s_get_data        ; 0            ; 0                      ; 0                   ; 0              ; 1               ; 1           ;
; r_sm.s_sinapse         ; 0            ; 0                      ; 0                   ; 1              ; 0               ; 1           ;
; r_sm.s_wait_sinapse    ; 0            ; 0                      ; 1                   ; 0              ; 0               ; 1           ;
; r_sm.s_wait_activation ; 0            ; 1                      ; 0                   ; 0              ; 0               ; 1           ;
; r_sm.s_clear           ; 1            ; 0                      ; 0                   ; 0              ; 0               ; 1           ;
+------------------------+--------------+------------------------+---------------------+----------------+-----------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |amc|layer_l2:hl2|neuron_l2_n23:n23|r_sm                                                                                                                                             ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; Name                 ; r_sm.s_clear ; r_sm.s_wait_lut_tanh ; r_sm.s_lut_tanh ; r_sm.s_bias ; r_sm.s_mac_result ; r_sm.s_wait_mac ; r_sm.s_mac ; r_sm.s_wait_weight ; r_sm.s_get_weight ; r_sm.s_idle ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; r_sm.s_idle          ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 0           ;
; r_sm.s_get_weight    ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 1                 ; 1           ;
; r_sm.s_wait_weight   ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 1                  ; 0                 ; 1           ;
; r_sm.s_mac           ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 1          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_mac      ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 1               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_mac_result    ; 0            ; 0                    ; 0               ; 0           ; 1                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_bias          ; 0            ; 0                    ; 0               ; 1           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_lut_tanh      ; 0            ; 0                    ; 1               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_lut_tanh ; 0            ; 1                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_clear         ; 1            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |amc|layer_l2:hl2|neuron_l2_n22:n22|r_sm                                                                                                                                             ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; Name                 ; r_sm.s_clear ; r_sm.s_wait_lut_tanh ; r_sm.s_lut_tanh ; r_sm.s_bias ; r_sm.s_mac_result ; r_sm.s_wait_mac ; r_sm.s_mac ; r_sm.s_wait_weight ; r_sm.s_get_weight ; r_sm.s_idle ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; r_sm.s_idle          ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 0           ;
; r_sm.s_get_weight    ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 1                 ; 1           ;
; r_sm.s_wait_weight   ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 1                  ; 0                 ; 1           ;
; r_sm.s_mac           ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 1          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_mac      ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 1               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_mac_result    ; 0            ; 0                    ; 0               ; 0           ; 1                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_bias          ; 0            ; 0                    ; 0               ; 1           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_lut_tanh      ; 0            ; 0                    ; 1               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_lut_tanh ; 0            ; 1                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_clear         ; 1            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |amc|layer_l2:hl2|neuron_l2_n21:n21|r_sm                                                                                                                                             ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; Name                 ; r_sm.s_clear ; r_sm.s_wait_lut_tanh ; r_sm.s_lut_tanh ; r_sm.s_bias ; r_sm.s_mac_result ; r_sm.s_wait_mac ; r_sm.s_mac ; r_sm.s_wait_weight ; r_sm.s_get_weight ; r_sm.s_idle ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; r_sm.s_idle          ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 0           ;
; r_sm.s_get_weight    ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 1                 ; 1           ;
; r_sm.s_wait_weight   ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 1                  ; 0                 ; 1           ;
; r_sm.s_mac           ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 1          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_mac      ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 1               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_mac_result    ; 0            ; 0                    ; 0               ; 0           ; 1                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_bias          ; 0            ; 0                    ; 0               ; 1           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_lut_tanh      ; 0            ; 0                    ; 1               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_lut_tanh ; 0            ; 1                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_clear         ; 1            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |amc|layer_l2:hl2|neuron_l2_n20:n20|r_sm                                                                                                                                             ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; Name                 ; r_sm.s_clear ; r_sm.s_wait_lut_tanh ; r_sm.s_lut_tanh ; r_sm.s_bias ; r_sm.s_mac_result ; r_sm.s_wait_mac ; r_sm.s_mac ; r_sm.s_wait_weight ; r_sm.s_get_weight ; r_sm.s_idle ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; r_sm.s_idle          ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 0           ;
; r_sm.s_get_weight    ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 1                 ; 1           ;
; r_sm.s_wait_weight   ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 1                  ; 0                 ; 1           ;
; r_sm.s_mac           ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 1          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_mac      ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 1               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_mac_result    ; 0            ; 0                    ; 0               ; 0           ; 1                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_bias          ; 0            ; 0                    ; 0               ; 1           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_lut_tanh      ; 0            ; 0                    ; 1               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_lut_tanh ; 0            ; 1                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_clear         ; 1            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |amc|layer_l2:hl2|neuron_l2_n19:n19|r_sm                                                                                                                                             ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; Name                 ; r_sm.s_clear ; r_sm.s_wait_lut_tanh ; r_sm.s_lut_tanh ; r_sm.s_bias ; r_sm.s_mac_result ; r_sm.s_wait_mac ; r_sm.s_mac ; r_sm.s_wait_weight ; r_sm.s_get_weight ; r_sm.s_idle ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; r_sm.s_idle          ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 0           ;
; r_sm.s_get_weight    ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 1                 ; 1           ;
; r_sm.s_wait_weight   ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 1                  ; 0                 ; 1           ;
; r_sm.s_mac           ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 1          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_mac      ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 1               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_mac_result    ; 0            ; 0                    ; 0               ; 0           ; 1                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_bias          ; 0            ; 0                    ; 0               ; 1           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_lut_tanh      ; 0            ; 0                    ; 1               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_lut_tanh ; 0            ; 1                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_clear         ; 1            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |amc|layer_l2:hl2|neuron_l2_n18:n18|r_sm                                                                                                                                             ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; Name                 ; r_sm.s_clear ; r_sm.s_wait_lut_tanh ; r_sm.s_lut_tanh ; r_sm.s_bias ; r_sm.s_mac_result ; r_sm.s_wait_mac ; r_sm.s_mac ; r_sm.s_wait_weight ; r_sm.s_get_weight ; r_sm.s_idle ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; r_sm.s_idle          ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 0           ;
; r_sm.s_get_weight    ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 1                 ; 1           ;
; r_sm.s_wait_weight   ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 1                  ; 0                 ; 1           ;
; r_sm.s_mac           ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 1          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_mac      ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 1               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_mac_result    ; 0            ; 0                    ; 0               ; 0           ; 1                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_bias          ; 0            ; 0                    ; 0               ; 1           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_lut_tanh      ; 0            ; 0                    ; 1               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_lut_tanh ; 0            ; 1                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_clear         ; 1            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |amc|layer_l2:hl2|neuron_l2_n17:n17|r_sm                                                                                                                                             ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; Name                 ; r_sm.s_clear ; r_sm.s_wait_lut_tanh ; r_sm.s_lut_tanh ; r_sm.s_bias ; r_sm.s_mac_result ; r_sm.s_wait_mac ; r_sm.s_mac ; r_sm.s_wait_weight ; r_sm.s_get_weight ; r_sm.s_idle ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; r_sm.s_idle          ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 0           ;
; r_sm.s_get_weight    ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 1                 ; 1           ;
; r_sm.s_wait_weight   ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 1                  ; 0                 ; 1           ;
; r_sm.s_mac           ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 1          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_mac      ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 1               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_mac_result    ; 0            ; 0                    ; 0               ; 0           ; 1                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_bias          ; 0            ; 0                    ; 0               ; 1           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_lut_tanh      ; 0            ; 0                    ; 1               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_lut_tanh ; 0            ; 1                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_clear         ; 1            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |amc|layer_l2:hl2|neuron_l2_n16:n16|r_sm                                                                                                                                             ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; Name                 ; r_sm.s_clear ; r_sm.s_wait_lut_tanh ; r_sm.s_lut_tanh ; r_sm.s_bias ; r_sm.s_mac_result ; r_sm.s_wait_mac ; r_sm.s_mac ; r_sm.s_wait_weight ; r_sm.s_get_weight ; r_sm.s_idle ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; r_sm.s_idle          ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 0           ;
; r_sm.s_get_weight    ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 1                 ; 1           ;
; r_sm.s_wait_weight   ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 1                  ; 0                 ; 1           ;
; r_sm.s_mac           ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 1          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_mac      ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 1               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_mac_result    ; 0            ; 0                    ; 0               ; 0           ; 1                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_bias          ; 0            ; 0                    ; 0               ; 1           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_lut_tanh      ; 0            ; 0                    ; 1               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_lut_tanh ; 0            ; 1                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_clear         ; 1            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |amc|layer_l2:hl2|neuron_l2_n15:n15|r_sm                                                                                                                                             ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; Name                 ; r_sm.s_clear ; r_sm.s_wait_lut_tanh ; r_sm.s_lut_tanh ; r_sm.s_bias ; r_sm.s_mac_result ; r_sm.s_wait_mac ; r_sm.s_mac ; r_sm.s_wait_weight ; r_sm.s_get_weight ; r_sm.s_idle ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; r_sm.s_idle          ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 0           ;
; r_sm.s_get_weight    ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 1                 ; 1           ;
; r_sm.s_wait_weight   ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 1                  ; 0                 ; 1           ;
; r_sm.s_mac           ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 1          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_mac      ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 1               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_mac_result    ; 0            ; 0                    ; 0               ; 0           ; 1                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_bias          ; 0            ; 0                    ; 0               ; 1           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_lut_tanh      ; 0            ; 0                    ; 1               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_lut_tanh ; 0            ; 1                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_clear         ; 1            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |amc|layer_l2:hl2|neuron_l2_n14:n14|r_sm                                                                                                                                             ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; Name                 ; r_sm.s_clear ; r_sm.s_wait_lut_tanh ; r_sm.s_lut_tanh ; r_sm.s_bias ; r_sm.s_mac_result ; r_sm.s_wait_mac ; r_sm.s_mac ; r_sm.s_wait_weight ; r_sm.s_get_weight ; r_sm.s_idle ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; r_sm.s_idle          ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 0           ;
; r_sm.s_get_weight    ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 1                 ; 1           ;
; r_sm.s_wait_weight   ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 1                  ; 0                 ; 1           ;
; r_sm.s_mac           ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 1          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_mac      ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 1               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_mac_result    ; 0            ; 0                    ; 0               ; 0           ; 1                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_bias          ; 0            ; 0                    ; 0               ; 1           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_lut_tanh      ; 0            ; 0                    ; 1               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_lut_tanh ; 0            ; 1                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_clear         ; 1            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |amc|layer_l2:hl2|neuron_l2_n13:n13|r_sm                                                                                                                                             ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; Name                 ; r_sm.s_clear ; r_sm.s_wait_lut_tanh ; r_sm.s_lut_tanh ; r_sm.s_bias ; r_sm.s_mac_result ; r_sm.s_wait_mac ; r_sm.s_mac ; r_sm.s_wait_weight ; r_sm.s_get_weight ; r_sm.s_idle ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; r_sm.s_idle          ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 0           ;
; r_sm.s_get_weight    ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 1                 ; 1           ;
; r_sm.s_wait_weight   ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 1                  ; 0                 ; 1           ;
; r_sm.s_mac           ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 1          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_mac      ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 1               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_mac_result    ; 0            ; 0                    ; 0               ; 0           ; 1                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_bias          ; 0            ; 0                    ; 0               ; 1           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_lut_tanh      ; 0            ; 0                    ; 1               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_lut_tanh ; 0            ; 1                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_clear         ; 1            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |amc|layer_l2:hl2|neuron_l2_n12:n12|r_sm                                                                                                                                             ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; Name                 ; r_sm.s_clear ; r_sm.s_wait_lut_tanh ; r_sm.s_lut_tanh ; r_sm.s_bias ; r_sm.s_mac_result ; r_sm.s_wait_mac ; r_sm.s_mac ; r_sm.s_wait_weight ; r_sm.s_get_weight ; r_sm.s_idle ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; r_sm.s_idle          ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 0           ;
; r_sm.s_get_weight    ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 1                 ; 1           ;
; r_sm.s_wait_weight   ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 1                  ; 0                 ; 1           ;
; r_sm.s_mac           ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 1          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_mac      ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 1               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_mac_result    ; 0            ; 0                    ; 0               ; 0           ; 1                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_bias          ; 0            ; 0                    ; 0               ; 1           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_lut_tanh      ; 0            ; 0                    ; 1               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_lut_tanh ; 0            ; 1                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_clear         ; 1            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |amc|layer_l2:hl2|neuron_l2_n11:n11|r_sm                                                                                                                                             ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; Name                 ; r_sm.s_clear ; r_sm.s_wait_lut_tanh ; r_sm.s_lut_tanh ; r_sm.s_bias ; r_sm.s_mac_result ; r_sm.s_wait_mac ; r_sm.s_mac ; r_sm.s_wait_weight ; r_sm.s_get_weight ; r_sm.s_idle ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; r_sm.s_idle          ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 0           ;
; r_sm.s_get_weight    ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 1                 ; 1           ;
; r_sm.s_wait_weight   ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 1                  ; 0                 ; 1           ;
; r_sm.s_mac           ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 1          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_mac      ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 1               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_mac_result    ; 0            ; 0                    ; 0               ; 0           ; 1                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_bias          ; 0            ; 0                    ; 0               ; 1           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_lut_tanh      ; 0            ; 0                    ; 1               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_lut_tanh ; 0            ; 1                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_clear         ; 1            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |amc|layer_l2:hl2|neuron_l2_n10:n10|r_sm                                                                                                                                             ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; Name                 ; r_sm.s_clear ; r_sm.s_wait_lut_tanh ; r_sm.s_lut_tanh ; r_sm.s_bias ; r_sm.s_mac_result ; r_sm.s_wait_mac ; r_sm.s_mac ; r_sm.s_wait_weight ; r_sm.s_get_weight ; r_sm.s_idle ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; r_sm.s_idle          ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 0           ;
; r_sm.s_get_weight    ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 1                 ; 1           ;
; r_sm.s_wait_weight   ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 1                  ; 0                 ; 1           ;
; r_sm.s_mac           ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 1          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_mac      ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 1               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_mac_result    ; 0            ; 0                    ; 0               ; 0           ; 1                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_bias          ; 0            ; 0                    ; 0               ; 1           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_lut_tanh      ; 0            ; 0                    ; 1               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_lut_tanh ; 0            ; 1                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_clear         ; 1            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |amc|layer_l2:hl2|neuron_l2_n9:n9|r_sm                                                                                                                                               ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; Name                 ; r_sm.s_clear ; r_sm.s_wait_lut_tanh ; r_sm.s_lut_tanh ; r_sm.s_bias ; r_sm.s_mac_result ; r_sm.s_wait_mac ; r_sm.s_mac ; r_sm.s_wait_weight ; r_sm.s_get_weight ; r_sm.s_idle ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; r_sm.s_idle          ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 0           ;
; r_sm.s_get_weight    ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 1                 ; 1           ;
; r_sm.s_wait_weight   ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 1                  ; 0                 ; 1           ;
; r_sm.s_mac           ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 1          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_mac      ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 1               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_mac_result    ; 0            ; 0                    ; 0               ; 0           ; 1                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_bias          ; 0            ; 0                    ; 0               ; 1           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_lut_tanh      ; 0            ; 0                    ; 1               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_lut_tanh ; 0            ; 1                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_clear         ; 1            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |amc|layer_l2:hl2|neuron_l2_n8:n8|r_sm                                                                                                                                               ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; Name                 ; r_sm.s_clear ; r_sm.s_wait_lut_tanh ; r_sm.s_lut_tanh ; r_sm.s_bias ; r_sm.s_mac_result ; r_sm.s_wait_mac ; r_sm.s_mac ; r_sm.s_wait_weight ; r_sm.s_get_weight ; r_sm.s_idle ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; r_sm.s_idle          ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 0           ;
; r_sm.s_get_weight    ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 1                 ; 1           ;
; r_sm.s_wait_weight   ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 1                  ; 0                 ; 1           ;
; r_sm.s_mac           ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 1          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_mac      ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 1               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_mac_result    ; 0            ; 0                    ; 0               ; 0           ; 1                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_bias          ; 0            ; 0                    ; 0               ; 1           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_lut_tanh      ; 0            ; 0                    ; 1               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_lut_tanh ; 0            ; 1                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_clear         ; 1            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |amc|layer_l2:hl2|neuron_l2_n7:n7|r_sm                                                                                                                                               ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; Name                 ; r_sm.s_clear ; r_sm.s_wait_lut_tanh ; r_sm.s_lut_tanh ; r_sm.s_bias ; r_sm.s_mac_result ; r_sm.s_wait_mac ; r_sm.s_mac ; r_sm.s_wait_weight ; r_sm.s_get_weight ; r_sm.s_idle ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; r_sm.s_idle          ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 0           ;
; r_sm.s_get_weight    ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 1                 ; 1           ;
; r_sm.s_wait_weight   ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 1                  ; 0                 ; 1           ;
; r_sm.s_mac           ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 1          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_mac      ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 1               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_mac_result    ; 0            ; 0                    ; 0               ; 0           ; 1                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_bias          ; 0            ; 0                    ; 0               ; 1           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_lut_tanh      ; 0            ; 0                    ; 1               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_lut_tanh ; 0            ; 1                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_clear         ; 1            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |amc|layer_l2:hl2|neuron_l2_n6:n6|r_sm                                                                                                                                               ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; Name                 ; r_sm.s_clear ; r_sm.s_wait_lut_tanh ; r_sm.s_lut_tanh ; r_sm.s_bias ; r_sm.s_mac_result ; r_sm.s_wait_mac ; r_sm.s_mac ; r_sm.s_wait_weight ; r_sm.s_get_weight ; r_sm.s_idle ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; r_sm.s_idle          ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 0           ;
; r_sm.s_get_weight    ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 1                 ; 1           ;
; r_sm.s_wait_weight   ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 1                  ; 0                 ; 1           ;
; r_sm.s_mac           ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 1          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_mac      ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 1               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_mac_result    ; 0            ; 0                    ; 0               ; 0           ; 1                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_bias          ; 0            ; 0                    ; 0               ; 1           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_lut_tanh      ; 0            ; 0                    ; 1               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_lut_tanh ; 0            ; 1                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_clear         ; 1            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |amc|layer_l2:hl2|neuron_l2_n5:n5|r_sm                                                                                                                                               ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; Name                 ; r_sm.s_clear ; r_sm.s_wait_lut_tanh ; r_sm.s_lut_tanh ; r_sm.s_bias ; r_sm.s_mac_result ; r_sm.s_wait_mac ; r_sm.s_mac ; r_sm.s_wait_weight ; r_sm.s_get_weight ; r_sm.s_idle ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; r_sm.s_idle          ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 0           ;
; r_sm.s_get_weight    ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 1                 ; 1           ;
; r_sm.s_wait_weight   ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 1                  ; 0                 ; 1           ;
; r_sm.s_mac           ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 1          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_mac      ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 1               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_mac_result    ; 0            ; 0                    ; 0               ; 0           ; 1                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_bias          ; 0            ; 0                    ; 0               ; 1           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_lut_tanh      ; 0            ; 0                    ; 1               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_lut_tanh ; 0            ; 1                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_clear         ; 1            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |amc|layer_l2:hl2|neuron_l2_n4:n4|r_sm                                                                                                                                               ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; Name                 ; r_sm.s_clear ; r_sm.s_wait_lut_tanh ; r_sm.s_lut_tanh ; r_sm.s_bias ; r_sm.s_mac_result ; r_sm.s_wait_mac ; r_sm.s_mac ; r_sm.s_wait_weight ; r_sm.s_get_weight ; r_sm.s_idle ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; r_sm.s_idle          ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 0           ;
; r_sm.s_get_weight    ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 1                 ; 1           ;
; r_sm.s_wait_weight   ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 1                  ; 0                 ; 1           ;
; r_sm.s_mac           ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 1          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_mac      ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 1               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_mac_result    ; 0            ; 0                    ; 0               ; 0           ; 1                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_bias          ; 0            ; 0                    ; 0               ; 1           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_lut_tanh      ; 0            ; 0                    ; 1               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_lut_tanh ; 0            ; 1                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_clear         ; 1            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |amc|layer_l2:hl2|neuron_l2_n3:n3|r_sm                                                                                                                                               ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; Name                 ; r_sm.s_clear ; r_sm.s_wait_lut_tanh ; r_sm.s_lut_tanh ; r_sm.s_bias ; r_sm.s_mac_result ; r_sm.s_wait_mac ; r_sm.s_mac ; r_sm.s_wait_weight ; r_sm.s_get_weight ; r_sm.s_idle ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; r_sm.s_idle          ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 0           ;
; r_sm.s_get_weight    ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 1                 ; 1           ;
; r_sm.s_wait_weight   ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 1                  ; 0                 ; 1           ;
; r_sm.s_mac           ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 1          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_mac      ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 1               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_mac_result    ; 0            ; 0                    ; 0               ; 0           ; 1                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_bias          ; 0            ; 0                    ; 0               ; 1           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_lut_tanh      ; 0            ; 0                    ; 1               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_lut_tanh ; 0            ; 1                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_clear         ; 1            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |amc|layer_l2:hl2|neuron_l2_n2:n2|r_sm                                                                                                                                               ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; Name                 ; r_sm.s_clear ; r_sm.s_wait_lut_tanh ; r_sm.s_lut_tanh ; r_sm.s_bias ; r_sm.s_mac_result ; r_sm.s_wait_mac ; r_sm.s_mac ; r_sm.s_wait_weight ; r_sm.s_get_weight ; r_sm.s_idle ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; r_sm.s_idle          ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 0           ;
; r_sm.s_get_weight    ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 1                 ; 1           ;
; r_sm.s_wait_weight   ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 1                  ; 0                 ; 1           ;
; r_sm.s_mac           ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 1          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_mac      ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 1               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_mac_result    ; 0            ; 0                    ; 0               ; 0           ; 1                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_bias          ; 0            ; 0                    ; 0               ; 1           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_lut_tanh      ; 0            ; 0                    ; 1               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_lut_tanh ; 0            ; 1                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_clear         ; 1            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |amc|layer_l2:hl2|neuron_l2_n1:n1|r_sm                                                                                                                                               ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; Name                 ; r_sm.s_clear ; r_sm.s_wait_lut_tanh ; r_sm.s_lut_tanh ; r_sm.s_bias ; r_sm.s_mac_result ; r_sm.s_wait_mac ; r_sm.s_mac ; r_sm.s_wait_weight ; r_sm.s_get_weight ; r_sm.s_idle ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; r_sm.s_idle          ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 0           ;
; r_sm.s_get_weight    ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 1                 ; 1           ;
; r_sm.s_wait_weight   ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 1                  ; 0                 ; 1           ;
; r_sm.s_mac           ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 1          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_mac      ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 1               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_mac_result    ; 0            ; 0                    ; 0               ; 0           ; 1                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_bias          ; 0            ; 0                    ; 0               ; 1           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_lut_tanh      ; 0            ; 0                    ; 1               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_lut_tanh ; 0            ; 1                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_clear         ; 1            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |amc|layer_l2:hl2|neuron_l2_n0:n0|r_sm                                                                                                                                               ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; Name                 ; r_sm.s_clear ; r_sm.s_wait_lut_tanh ; r_sm.s_lut_tanh ; r_sm.s_bias ; r_sm.s_mac_result ; r_sm.s_wait_mac ; r_sm.s_mac ; r_sm.s_wait_weight ; r_sm.s_get_weight ; r_sm.s_idle ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; r_sm.s_idle          ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 0           ;
; r_sm.s_get_weight    ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 1                 ; 1           ;
; r_sm.s_wait_weight   ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 1                  ; 0                 ; 1           ;
; r_sm.s_mac           ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 1          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_mac      ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 1               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_mac_result    ; 0            ; 0                    ; 0               ; 0           ; 1                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_bias          ; 0            ; 0                    ; 0               ; 1           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_lut_tanh      ; 0            ; 0                    ; 1               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_lut_tanh ; 0            ; 1                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_clear         ; 1            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |amc|layer_l1:hl1|r_sm                                                                                                ;
+------------------------+--------------+------------------------+---------------------+----------------+-----------------+-------------+
; Name                   ; r_sm.s_clear ; r_sm.s_wait_activation ; r_sm.s_wait_sinapse ; r_sm.s_sinapse ; r_sm.s_get_data ; r_sm.s_idle ;
+------------------------+--------------+------------------------+---------------------+----------------+-----------------+-------------+
; r_sm.s_idle            ; 0            ; 0                      ; 0                   ; 0              ; 0               ; 0           ;
; r_sm.s_get_data        ; 0            ; 0                      ; 0                   ; 0              ; 1               ; 1           ;
; r_sm.s_sinapse         ; 0            ; 0                      ; 0                   ; 1              ; 0               ; 1           ;
; r_sm.s_wait_sinapse    ; 0            ; 0                      ; 1                   ; 0              ; 0               ; 1           ;
; r_sm.s_wait_activation ; 0            ; 1                      ; 0                   ; 0              ; 0               ; 1           ;
; r_sm.s_clear           ; 1            ; 0                      ; 0                   ; 0              ; 0               ; 1           ;
+------------------------+--------------+------------------------+---------------------+----------------+-----------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |amc|layer_l1:hl1|neuron_l1_n29:n29|r_sm                                                                                                                                             ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; Name                 ; r_sm.s_clear ; r_sm.s_wait_lut_tanh ; r_sm.s_lut_tanh ; r_sm.s_bias ; r_sm.s_mac_result ; r_sm.s_wait_mac ; r_sm.s_mac ; r_sm.s_wait_weight ; r_sm.s_get_weight ; r_sm.s_idle ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; r_sm.s_idle          ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 0           ;
; r_sm.s_get_weight    ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 1                 ; 1           ;
; r_sm.s_wait_weight   ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 1                  ; 0                 ; 1           ;
; r_sm.s_mac           ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 1          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_mac      ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 1               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_mac_result    ; 0            ; 0                    ; 0               ; 0           ; 1                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_bias          ; 0            ; 0                    ; 0               ; 1           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_lut_tanh      ; 0            ; 0                    ; 1               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_lut_tanh ; 0            ; 1                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_clear         ; 1            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |amc|layer_l1:hl1|neuron_l1_n28:n28|r_sm                                                                                                                                             ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; Name                 ; r_sm.s_clear ; r_sm.s_wait_lut_tanh ; r_sm.s_lut_tanh ; r_sm.s_bias ; r_sm.s_mac_result ; r_sm.s_wait_mac ; r_sm.s_mac ; r_sm.s_wait_weight ; r_sm.s_get_weight ; r_sm.s_idle ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; r_sm.s_idle          ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 0           ;
; r_sm.s_get_weight    ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 1                 ; 1           ;
; r_sm.s_wait_weight   ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 1                  ; 0                 ; 1           ;
; r_sm.s_mac           ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 1          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_mac      ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 1               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_mac_result    ; 0            ; 0                    ; 0               ; 0           ; 1                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_bias          ; 0            ; 0                    ; 0               ; 1           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_lut_tanh      ; 0            ; 0                    ; 1               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_lut_tanh ; 0            ; 1                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_clear         ; 1            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |amc|layer_l1:hl1|neuron_l1_n27:n27|r_sm                                                                                                                                             ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; Name                 ; r_sm.s_clear ; r_sm.s_wait_lut_tanh ; r_sm.s_lut_tanh ; r_sm.s_bias ; r_sm.s_mac_result ; r_sm.s_wait_mac ; r_sm.s_mac ; r_sm.s_wait_weight ; r_sm.s_get_weight ; r_sm.s_idle ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; r_sm.s_idle          ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 0           ;
; r_sm.s_get_weight    ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 1                 ; 1           ;
; r_sm.s_wait_weight   ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 1                  ; 0                 ; 1           ;
; r_sm.s_mac           ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 1          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_mac      ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 1               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_mac_result    ; 0            ; 0                    ; 0               ; 0           ; 1                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_bias          ; 0            ; 0                    ; 0               ; 1           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_lut_tanh      ; 0            ; 0                    ; 1               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_lut_tanh ; 0            ; 1                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_clear         ; 1            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |amc|layer_l1:hl1|neuron_l1_n26:n26|r_sm                                                                                                                                             ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; Name                 ; r_sm.s_clear ; r_sm.s_wait_lut_tanh ; r_sm.s_lut_tanh ; r_sm.s_bias ; r_sm.s_mac_result ; r_sm.s_wait_mac ; r_sm.s_mac ; r_sm.s_wait_weight ; r_sm.s_get_weight ; r_sm.s_idle ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; r_sm.s_idle          ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 0           ;
; r_sm.s_get_weight    ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 1                 ; 1           ;
; r_sm.s_wait_weight   ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 1                  ; 0                 ; 1           ;
; r_sm.s_mac           ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 1          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_mac      ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 1               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_mac_result    ; 0            ; 0                    ; 0               ; 0           ; 1                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_bias          ; 0            ; 0                    ; 0               ; 1           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_lut_tanh      ; 0            ; 0                    ; 1               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_lut_tanh ; 0            ; 1                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_clear         ; 1            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |amc|layer_l1:hl1|neuron_l1_n25:n25|r_sm                                                                                                                                             ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; Name                 ; r_sm.s_clear ; r_sm.s_wait_lut_tanh ; r_sm.s_lut_tanh ; r_sm.s_bias ; r_sm.s_mac_result ; r_sm.s_wait_mac ; r_sm.s_mac ; r_sm.s_wait_weight ; r_sm.s_get_weight ; r_sm.s_idle ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; r_sm.s_idle          ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 0           ;
; r_sm.s_get_weight    ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 1                 ; 1           ;
; r_sm.s_wait_weight   ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 1                  ; 0                 ; 1           ;
; r_sm.s_mac           ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 1          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_mac      ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 1               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_mac_result    ; 0            ; 0                    ; 0               ; 0           ; 1                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_bias          ; 0            ; 0                    ; 0               ; 1           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_lut_tanh      ; 0            ; 0                    ; 1               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_lut_tanh ; 0            ; 1                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_clear         ; 1            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |amc|layer_l1:hl1|neuron_l1_n24:n24|r_sm                                                                                                                                             ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; Name                 ; r_sm.s_clear ; r_sm.s_wait_lut_tanh ; r_sm.s_lut_tanh ; r_sm.s_bias ; r_sm.s_mac_result ; r_sm.s_wait_mac ; r_sm.s_mac ; r_sm.s_wait_weight ; r_sm.s_get_weight ; r_sm.s_idle ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; r_sm.s_idle          ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 0           ;
; r_sm.s_get_weight    ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 1                 ; 1           ;
; r_sm.s_wait_weight   ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 1                  ; 0                 ; 1           ;
; r_sm.s_mac           ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 1          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_mac      ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 1               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_mac_result    ; 0            ; 0                    ; 0               ; 0           ; 1                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_bias          ; 0            ; 0                    ; 0               ; 1           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_lut_tanh      ; 0            ; 0                    ; 1               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_lut_tanh ; 0            ; 1                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_clear         ; 1            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |amc|layer_l1:hl1|neuron_l1_n23:n23|r_sm                                                                                                                                             ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; Name                 ; r_sm.s_clear ; r_sm.s_wait_lut_tanh ; r_sm.s_lut_tanh ; r_sm.s_bias ; r_sm.s_mac_result ; r_sm.s_wait_mac ; r_sm.s_mac ; r_sm.s_wait_weight ; r_sm.s_get_weight ; r_sm.s_idle ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; r_sm.s_idle          ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 0           ;
; r_sm.s_get_weight    ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 1                 ; 1           ;
; r_sm.s_wait_weight   ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 1                  ; 0                 ; 1           ;
; r_sm.s_mac           ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 1          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_mac      ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 1               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_mac_result    ; 0            ; 0                    ; 0               ; 0           ; 1                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_bias          ; 0            ; 0                    ; 0               ; 1           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_lut_tanh      ; 0            ; 0                    ; 1               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_lut_tanh ; 0            ; 1                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_clear         ; 1            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |amc|layer_l1:hl1|neuron_l1_n22:n22|r_sm                                                                                                                                             ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; Name                 ; r_sm.s_clear ; r_sm.s_wait_lut_tanh ; r_sm.s_lut_tanh ; r_sm.s_bias ; r_sm.s_mac_result ; r_sm.s_wait_mac ; r_sm.s_mac ; r_sm.s_wait_weight ; r_sm.s_get_weight ; r_sm.s_idle ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; r_sm.s_idle          ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 0           ;
; r_sm.s_get_weight    ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 1                 ; 1           ;
; r_sm.s_wait_weight   ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 1                  ; 0                 ; 1           ;
; r_sm.s_mac           ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 1          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_mac      ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 1               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_mac_result    ; 0            ; 0                    ; 0               ; 0           ; 1                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_bias          ; 0            ; 0                    ; 0               ; 1           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_lut_tanh      ; 0            ; 0                    ; 1               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_lut_tanh ; 0            ; 1                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_clear         ; 1            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |amc|layer_l1:hl1|neuron_l1_n21:n21|r_sm                                                                                                                                             ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; Name                 ; r_sm.s_clear ; r_sm.s_wait_lut_tanh ; r_sm.s_lut_tanh ; r_sm.s_bias ; r_sm.s_mac_result ; r_sm.s_wait_mac ; r_sm.s_mac ; r_sm.s_wait_weight ; r_sm.s_get_weight ; r_sm.s_idle ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; r_sm.s_idle          ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 0           ;
; r_sm.s_get_weight    ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 1                 ; 1           ;
; r_sm.s_wait_weight   ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 1                  ; 0                 ; 1           ;
; r_sm.s_mac           ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 1          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_mac      ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 1               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_mac_result    ; 0            ; 0                    ; 0               ; 0           ; 1                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_bias          ; 0            ; 0                    ; 0               ; 1           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_lut_tanh      ; 0            ; 0                    ; 1               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_lut_tanh ; 0            ; 1                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_clear         ; 1            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |amc|layer_l1:hl1|neuron_l1_n20:n20|r_sm                                                                                                                                             ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; Name                 ; r_sm.s_clear ; r_sm.s_wait_lut_tanh ; r_sm.s_lut_tanh ; r_sm.s_bias ; r_sm.s_mac_result ; r_sm.s_wait_mac ; r_sm.s_mac ; r_sm.s_wait_weight ; r_sm.s_get_weight ; r_sm.s_idle ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; r_sm.s_idle          ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 0           ;
; r_sm.s_get_weight    ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 1                 ; 1           ;
; r_sm.s_wait_weight   ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 1                  ; 0                 ; 1           ;
; r_sm.s_mac           ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 1          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_mac      ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 1               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_mac_result    ; 0            ; 0                    ; 0               ; 0           ; 1                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_bias          ; 0            ; 0                    ; 0               ; 1           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_lut_tanh      ; 0            ; 0                    ; 1               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_lut_tanh ; 0            ; 1                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_clear         ; 1            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |amc|layer_l1:hl1|neuron_l1_n19:n19|r_sm                                                                                                                                             ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; Name                 ; r_sm.s_clear ; r_sm.s_wait_lut_tanh ; r_sm.s_lut_tanh ; r_sm.s_bias ; r_sm.s_mac_result ; r_sm.s_wait_mac ; r_sm.s_mac ; r_sm.s_wait_weight ; r_sm.s_get_weight ; r_sm.s_idle ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; r_sm.s_idle          ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 0           ;
; r_sm.s_get_weight    ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 1                 ; 1           ;
; r_sm.s_wait_weight   ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 1                  ; 0                 ; 1           ;
; r_sm.s_mac           ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 1          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_mac      ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 1               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_mac_result    ; 0            ; 0                    ; 0               ; 0           ; 1                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_bias          ; 0            ; 0                    ; 0               ; 1           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_lut_tanh      ; 0            ; 0                    ; 1               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_lut_tanh ; 0            ; 1                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_clear         ; 1            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |amc|layer_l1:hl1|neuron_l1_n18:n18|r_sm                                                                                                                                             ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; Name                 ; r_sm.s_clear ; r_sm.s_wait_lut_tanh ; r_sm.s_lut_tanh ; r_sm.s_bias ; r_sm.s_mac_result ; r_sm.s_wait_mac ; r_sm.s_mac ; r_sm.s_wait_weight ; r_sm.s_get_weight ; r_sm.s_idle ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; r_sm.s_idle          ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 0           ;
; r_sm.s_get_weight    ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 1                 ; 1           ;
; r_sm.s_wait_weight   ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 1                  ; 0                 ; 1           ;
; r_sm.s_mac           ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 1          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_mac      ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 1               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_mac_result    ; 0            ; 0                    ; 0               ; 0           ; 1                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_bias          ; 0            ; 0                    ; 0               ; 1           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_lut_tanh      ; 0            ; 0                    ; 1               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_lut_tanh ; 0            ; 1                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_clear         ; 1            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |amc|layer_l1:hl1|neuron_l1_n17:n17|r_sm                                                                                                                                             ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; Name                 ; r_sm.s_clear ; r_sm.s_wait_lut_tanh ; r_sm.s_lut_tanh ; r_sm.s_bias ; r_sm.s_mac_result ; r_sm.s_wait_mac ; r_sm.s_mac ; r_sm.s_wait_weight ; r_sm.s_get_weight ; r_sm.s_idle ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; r_sm.s_idle          ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 0           ;
; r_sm.s_get_weight    ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 1                 ; 1           ;
; r_sm.s_wait_weight   ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 1                  ; 0                 ; 1           ;
; r_sm.s_mac           ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 1          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_mac      ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 1               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_mac_result    ; 0            ; 0                    ; 0               ; 0           ; 1                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_bias          ; 0            ; 0                    ; 0               ; 1           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_lut_tanh      ; 0            ; 0                    ; 1               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_lut_tanh ; 0            ; 1                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_clear         ; 1            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |amc|layer_l1:hl1|neuron_l1_n16:n16|r_sm                                                                                                                                             ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; Name                 ; r_sm.s_clear ; r_sm.s_wait_lut_tanh ; r_sm.s_lut_tanh ; r_sm.s_bias ; r_sm.s_mac_result ; r_sm.s_wait_mac ; r_sm.s_mac ; r_sm.s_wait_weight ; r_sm.s_get_weight ; r_sm.s_idle ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; r_sm.s_idle          ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 0           ;
; r_sm.s_get_weight    ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 1                 ; 1           ;
; r_sm.s_wait_weight   ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 1                  ; 0                 ; 1           ;
; r_sm.s_mac           ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 1          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_mac      ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 1               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_mac_result    ; 0            ; 0                    ; 0               ; 0           ; 1                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_bias          ; 0            ; 0                    ; 0               ; 1           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_lut_tanh      ; 0            ; 0                    ; 1               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_lut_tanh ; 0            ; 1                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_clear         ; 1            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |amc|layer_l1:hl1|neuron_l1_n15:n15|r_sm                                                                                                                                             ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; Name                 ; r_sm.s_clear ; r_sm.s_wait_lut_tanh ; r_sm.s_lut_tanh ; r_sm.s_bias ; r_sm.s_mac_result ; r_sm.s_wait_mac ; r_sm.s_mac ; r_sm.s_wait_weight ; r_sm.s_get_weight ; r_sm.s_idle ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; r_sm.s_idle          ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 0           ;
; r_sm.s_get_weight    ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 1                 ; 1           ;
; r_sm.s_wait_weight   ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 1                  ; 0                 ; 1           ;
; r_sm.s_mac           ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 1          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_mac      ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 1               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_mac_result    ; 0            ; 0                    ; 0               ; 0           ; 1                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_bias          ; 0            ; 0                    ; 0               ; 1           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_lut_tanh      ; 0            ; 0                    ; 1               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_lut_tanh ; 0            ; 1                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_clear         ; 1            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |amc|layer_l1:hl1|neuron_l1_n14:n14|r_sm                                                                                                                                             ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; Name                 ; r_sm.s_clear ; r_sm.s_wait_lut_tanh ; r_sm.s_lut_tanh ; r_sm.s_bias ; r_sm.s_mac_result ; r_sm.s_wait_mac ; r_sm.s_mac ; r_sm.s_wait_weight ; r_sm.s_get_weight ; r_sm.s_idle ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; r_sm.s_idle          ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 0           ;
; r_sm.s_get_weight    ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 1                 ; 1           ;
; r_sm.s_wait_weight   ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 1                  ; 0                 ; 1           ;
; r_sm.s_mac           ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 1          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_mac      ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 1               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_mac_result    ; 0            ; 0                    ; 0               ; 0           ; 1                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_bias          ; 0            ; 0                    ; 0               ; 1           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_lut_tanh      ; 0            ; 0                    ; 1               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_lut_tanh ; 0            ; 1                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_clear         ; 1            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |amc|layer_l1:hl1|neuron_l1_n13:n13|r_sm                                                                                                                                             ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; Name                 ; r_sm.s_clear ; r_sm.s_wait_lut_tanh ; r_sm.s_lut_tanh ; r_sm.s_bias ; r_sm.s_mac_result ; r_sm.s_wait_mac ; r_sm.s_mac ; r_sm.s_wait_weight ; r_sm.s_get_weight ; r_sm.s_idle ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; r_sm.s_idle          ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 0           ;
; r_sm.s_get_weight    ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 1                 ; 1           ;
; r_sm.s_wait_weight   ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 1                  ; 0                 ; 1           ;
; r_sm.s_mac           ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 1          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_mac      ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 1               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_mac_result    ; 0            ; 0                    ; 0               ; 0           ; 1                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_bias          ; 0            ; 0                    ; 0               ; 1           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_lut_tanh      ; 0            ; 0                    ; 1               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_lut_tanh ; 0            ; 1                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_clear         ; 1            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |amc|layer_l1:hl1|neuron_l1_n12:n12|r_sm                                                                                                                                             ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; Name                 ; r_sm.s_clear ; r_sm.s_wait_lut_tanh ; r_sm.s_lut_tanh ; r_sm.s_bias ; r_sm.s_mac_result ; r_sm.s_wait_mac ; r_sm.s_mac ; r_sm.s_wait_weight ; r_sm.s_get_weight ; r_sm.s_idle ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; r_sm.s_idle          ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 0           ;
; r_sm.s_get_weight    ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 1                 ; 1           ;
; r_sm.s_wait_weight   ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 1                  ; 0                 ; 1           ;
; r_sm.s_mac           ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 1          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_mac      ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 1               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_mac_result    ; 0            ; 0                    ; 0               ; 0           ; 1                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_bias          ; 0            ; 0                    ; 0               ; 1           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_lut_tanh      ; 0            ; 0                    ; 1               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_lut_tanh ; 0            ; 1                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_clear         ; 1            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |amc|layer_l1:hl1|neuron_l1_n11:n11|r_sm                                                                                                                                             ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; Name                 ; r_sm.s_clear ; r_sm.s_wait_lut_tanh ; r_sm.s_lut_tanh ; r_sm.s_bias ; r_sm.s_mac_result ; r_sm.s_wait_mac ; r_sm.s_mac ; r_sm.s_wait_weight ; r_sm.s_get_weight ; r_sm.s_idle ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; r_sm.s_idle          ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 0           ;
; r_sm.s_get_weight    ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 1                 ; 1           ;
; r_sm.s_wait_weight   ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 1                  ; 0                 ; 1           ;
; r_sm.s_mac           ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 1          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_mac      ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 1               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_mac_result    ; 0            ; 0                    ; 0               ; 0           ; 1                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_bias          ; 0            ; 0                    ; 0               ; 1           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_lut_tanh      ; 0            ; 0                    ; 1               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_lut_tanh ; 0            ; 1                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_clear         ; 1            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |amc|layer_l1:hl1|neuron_l1_n10:n10|r_sm                                                                                                                                             ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; Name                 ; r_sm.s_clear ; r_sm.s_wait_lut_tanh ; r_sm.s_lut_tanh ; r_sm.s_bias ; r_sm.s_mac_result ; r_sm.s_wait_mac ; r_sm.s_mac ; r_sm.s_wait_weight ; r_sm.s_get_weight ; r_sm.s_idle ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; r_sm.s_idle          ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 0           ;
; r_sm.s_get_weight    ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 1                 ; 1           ;
; r_sm.s_wait_weight   ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 1                  ; 0                 ; 1           ;
; r_sm.s_mac           ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 1          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_mac      ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 1               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_mac_result    ; 0            ; 0                    ; 0               ; 0           ; 1                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_bias          ; 0            ; 0                    ; 0               ; 1           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_lut_tanh      ; 0            ; 0                    ; 1               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_lut_tanh ; 0            ; 1                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_clear         ; 1            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |amc|layer_l1:hl1|neuron_l1_n9:n9|r_sm                                                                                                                                               ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; Name                 ; r_sm.s_clear ; r_sm.s_wait_lut_tanh ; r_sm.s_lut_tanh ; r_sm.s_bias ; r_sm.s_mac_result ; r_sm.s_wait_mac ; r_sm.s_mac ; r_sm.s_wait_weight ; r_sm.s_get_weight ; r_sm.s_idle ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; r_sm.s_idle          ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 0           ;
; r_sm.s_get_weight    ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 1                 ; 1           ;
; r_sm.s_wait_weight   ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 1                  ; 0                 ; 1           ;
; r_sm.s_mac           ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 1          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_mac      ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 1               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_mac_result    ; 0            ; 0                    ; 0               ; 0           ; 1                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_bias          ; 0            ; 0                    ; 0               ; 1           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_lut_tanh      ; 0            ; 0                    ; 1               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_lut_tanh ; 0            ; 1                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_clear         ; 1            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |amc|layer_l1:hl1|neuron_l1_n8:n8|r_sm                                                                                                                                               ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; Name                 ; r_sm.s_clear ; r_sm.s_wait_lut_tanh ; r_sm.s_lut_tanh ; r_sm.s_bias ; r_sm.s_mac_result ; r_sm.s_wait_mac ; r_sm.s_mac ; r_sm.s_wait_weight ; r_sm.s_get_weight ; r_sm.s_idle ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; r_sm.s_idle          ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 0           ;
; r_sm.s_get_weight    ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 1                 ; 1           ;
; r_sm.s_wait_weight   ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 1                  ; 0                 ; 1           ;
; r_sm.s_mac           ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 1          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_mac      ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 1               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_mac_result    ; 0            ; 0                    ; 0               ; 0           ; 1                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_bias          ; 0            ; 0                    ; 0               ; 1           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_lut_tanh      ; 0            ; 0                    ; 1               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_lut_tanh ; 0            ; 1                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_clear         ; 1            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |amc|layer_l1:hl1|neuron_l1_n7:n7|r_sm                                                                                                                                               ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; Name                 ; r_sm.s_clear ; r_sm.s_wait_lut_tanh ; r_sm.s_lut_tanh ; r_sm.s_bias ; r_sm.s_mac_result ; r_sm.s_wait_mac ; r_sm.s_mac ; r_sm.s_wait_weight ; r_sm.s_get_weight ; r_sm.s_idle ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; r_sm.s_idle          ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 0           ;
; r_sm.s_get_weight    ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 1                 ; 1           ;
; r_sm.s_wait_weight   ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 1                  ; 0                 ; 1           ;
; r_sm.s_mac           ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 1          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_mac      ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 1               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_mac_result    ; 0            ; 0                    ; 0               ; 0           ; 1                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_bias          ; 0            ; 0                    ; 0               ; 1           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_lut_tanh      ; 0            ; 0                    ; 1               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_lut_tanh ; 0            ; 1                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_clear         ; 1            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |amc|layer_l1:hl1|neuron_l1_n6:n6|r_sm                                                                                                                                               ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; Name                 ; r_sm.s_clear ; r_sm.s_wait_lut_tanh ; r_sm.s_lut_tanh ; r_sm.s_bias ; r_sm.s_mac_result ; r_sm.s_wait_mac ; r_sm.s_mac ; r_sm.s_wait_weight ; r_sm.s_get_weight ; r_sm.s_idle ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; r_sm.s_idle          ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 0           ;
; r_sm.s_get_weight    ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 1                 ; 1           ;
; r_sm.s_wait_weight   ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 1                  ; 0                 ; 1           ;
; r_sm.s_mac           ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 1          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_mac      ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 1               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_mac_result    ; 0            ; 0                    ; 0               ; 0           ; 1                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_bias          ; 0            ; 0                    ; 0               ; 1           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_lut_tanh      ; 0            ; 0                    ; 1               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_lut_tanh ; 0            ; 1                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_clear         ; 1            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |amc|layer_l1:hl1|neuron_l1_n5:n5|r_sm                                                                                                                                               ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; Name                 ; r_sm.s_clear ; r_sm.s_wait_lut_tanh ; r_sm.s_lut_tanh ; r_sm.s_bias ; r_sm.s_mac_result ; r_sm.s_wait_mac ; r_sm.s_mac ; r_sm.s_wait_weight ; r_sm.s_get_weight ; r_sm.s_idle ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; r_sm.s_idle          ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 0           ;
; r_sm.s_get_weight    ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 1                 ; 1           ;
; r_sm.s_wait_weight   ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 1                  ; 0                 ; 1           ;
; r_sm.s_mac           ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 1          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_mac      ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 1               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_mac_result    ; 0            ; 0                    ; 0               ; 0           ; 1                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_bias          ; 0            ; 0                    ; 0               ; 1           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_lut_tanh      ; 0            ; 0                    ; 1               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_lut_tanh ; 0            ; 1                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_clear         ; 1            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |amc|layer_l1:hl1|neuron_l1_n4:n4|r_sm                                                                                                                                               ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; Name                 ; r_sm.s_clear ; r_sm.s_wait_lut_tanh ; r_sm.s_lut_tanh ; r_sm.s_bias ; r_sm.s_mac_result ; r_sm.s_wait_mac ; r_sm.s_mac ; r_sm.s_wait_weight ; r_sm.s_get_weight ; r_sm.s_idle ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; r_sm.s_idle          ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 0           ;
; r_sm.s_get_weight    ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 1                 ; 1           ;
; r_sm.s_wait_weight   ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 1                  ; 0                 ; 1           ;
; r_sm.s_mac           ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 1          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_mac      ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 1               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_mac_result    ; 0            ; 0                    ; 0               ; 0           ; 1                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_bias          ; 0            ; 0                    ; 0               ; 1           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_lut_tanh      ; 0            ; 0                    ; 1               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_lut_tanh ; 0            ; 1                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_clear         ; 1            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |amc|layer_l1:hl1|neuron_l1_n3:n3|r_sm                                                                                                                                               ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; Name                 ; r_sm.s_clear ; r_sm.s_wait_lut_tanh ; r_sm.s_lut_tanh ; r_sm.s_bias ; r_sm.s_mac_result ; r_sm.s_wait_mac ; r_sm.s_mac ; r_sm.s_wait_weight ; r_sm.s_get_weight ; r_sm.s_idle ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; r_sm.s_idle          ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 0           ;
; r_sm.s_get_weight    ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 1                 ; 1           ;
; r_sm.s_wait_weight   ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 1                  ; 0                 ; 1           ;
; r_sm.s_mac           ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 1          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_mac      ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 1               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_mac_result    ; 0            ; 0                    ; 0               ; 0           ; 1                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_bias          ; 0            ; 0                    ; 0               ; 1           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_lut_tanh      ; 0            ; 0                    ; 1               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_lut_tanh ; 0            ; 1                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_clear         ; 1            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |amc|layer_l1:hl1|neuron_l1_n2:n2|r_sm                                                                                                                                               ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; Name                 ; r_sm.s_clear ; r_sm.s_wait_lut_tanh ; r_sm.s_lut_tanh ; r_sm.s_bias ; r_sm.s_mac_result ; r_sm.s_wait_mac ; r_sm.s_mac ; r_sm.s_wait_weight ; r_sm.s_get_weight ; r_sm.s_idle ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; r_sm.s_idle          ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 0           ;
; r_sm.s_get_weight    ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 1                 ; 1           ;
; r_sm.s_wait_weight   ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 1                  ; 0                 ; 1           ;
; r_sm.s_mac           ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 1          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_mac      ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 1               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_mac_result    ; 0            ; 0                    ; 0               ; 0           ; 1                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_bias          ; 0            ; 0                    ; 0               ; 1           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_lut_tanh      ; 0            ; 0                    ; 1               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_lut_tanh ; 0            ; 1                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_clear         ; 1            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |amc|layer_l1:hl1|neuron_l1_n1:n1|r_sm                                                                                                                                               ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; Name                 ; r_sm.s_clear ; r_sm.s_wait_lut_tanh ; r_sm.s_lut_tanh ; r_sm.s_bias ; r_sm.s_mac_result ; r_sm.s_wait_mac ; r_sm.s_mac ; r_sm.s_wait_weight ; r_sm.s_get_weight ; r_sm.s_idle ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; r_sm.s_idle          ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 0           ;
; r_sm.s_get_weight    ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 1                 ; 1           ;
; r_sm.s_wait_weight   ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 1                  ; 0                 ; 1           ;
; r_sm.s_mac           ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 1          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_mac      ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 1               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_mac_result    ; 0            ; 0                    ; 0               ; 0           ; 1                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_bias          ; 0            ; 0                    ; 0               ; 1           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_lut_tanh      ; 0            ; 0                    ; 1               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_lut_tanh ; 0            ; 1                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_clear         ; 1            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |amc|layer_l1:hl1|neuron_l1_n0:n0|r_sm                                                                                                                                               ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; Name                 ; r_sm.s_clear ; r_sm.s_wait_lut_tanh ; r_sm.s_lut_tanh ; r_sm.s_bias ; r_sm.s_mac_result ; r_sm.s_wait_mac ; r_sm.s_mac ; r_sm.s_wait_weight ; r_sm.s_get_weight ; r_sm.s_idle ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; r_sm.s_idle          ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 0           ;
; r_sm.s_get_weight    ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 1                 ; 1           ;
; r_sm.s_wait_weight   ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 1                  ; 0                 ; 1           ;
; r_sm.s_mac           ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 1          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_mac      ; 0            ; 0                    ; 0               ; 0           ; 0                 ; 1               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_mac_result    ; 0            ; 0                    ; 0               ; 0           ; 1                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_bias          ; 0            ; 0                    ; 0               ; 1           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_lut_tanh      ; 0            ; 0                    ; 1               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_lut_tanh ; 0            ; 1                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_clear         ; 1            ; 0                    ; 0               ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
+----------------------+--------------+----------------------+-----------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |amc|layer_l0:il|r_sm                                                                                                 ;
+------------------------+--------------+------------------------+---------------------+----------------+-----------------+-------------+
; Name                   ; r_sm.s_clear ; r_sm.s_wait_activation ; r_sm.s_wait_sinapse ; r_sm.s_sinapse ; r_sm.s_get_data ; r_sm.s_idle ;
+------------------------+--------------+------------------------+---------------------+----------------+-----------------+-------------+
; r_sm.s_idle            ; 0            ; 0                      ; 0                   ; 0              ; 0               ; 0           ;
; r_sm.s_get_data        ; 0            ; 0                      ; 0                   ; 0              ; 1               ; 1           ;
; r_sm.s_sinapse         ; 0            ; 0                      ; 0                   ; 1              ; 0               ; 1           ;
; r_sm.s_wait_sinapse    ; 0            ; 0                      ; 1                   ; 0              ; 0               ; 1           ;
; r_sm.s_wait_activation ; 0            ; 1                      ; 0                   ; 0              ; 0               ; 1           ;
; r_sm.s_clear           ; 1            ; 0                      ; 0                   ; 0              ; 0               ; 1           ;
+------------------------+--------------+------------------------+---------------------+----------------+-----------------+-------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |amc|layer_l0:il|neuron_l0_n5:n5|r_sm                                                                                                                                      ;
+--------------------+--------------+------------------+-------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; Name               ; r_sm.s_clear ; r_sm.s_wait_relu ; r_sm.s_relu ; r_sm.s_bias ; r_sm.s_mac_result ; r_sm.s_wait_mac ; r_sm.s_mac ; r_sm.s_wait_weight ; r_sm.s_get_weight ; r_sm.s_idle ;
+--------------------+--------------+------------------+-------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; r_sm.s_idle        ; 0            ; 0                ; 0           ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 0           ;
; r_sm.s_get_weight  ; 0            ; 0                ; 0           ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 1                 ; 1           ;
; r_sm.s_wait_weight ; 0            ; 0                ; 0           ; 0           ; 0                 ; 0               ; 0          ; 1                  ; 0                 ; 1           ;
; r_sm.s_mac         ; 0            ; 0                ; 0           ; 0           ; 0                 ; 0               ; 1          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_mac    ; 0            ; 0                ; 0           ; 0           ; 0                 ; 1               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_mac_result  ; 0            ; 0                ; 0           ; 0           ; 1                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_bias        ; 0            ; 0                ; 0           ; 1           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_relu        ; 0            ; 0                ; 1           ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_relu   ; 0            ; 1                ; 0           ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_clear       ; 1            ; 0                ; 0           ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
+--------------------+--------------+------------------+-------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |amc|layer_l0:il|neuron_l0_n4:n4|r_sm                                                                                                                                      ;
+--------------------+--------------+------------------+-------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; Name               ; r_sm.s_clear ; r_sm.s_wait_relu ; r_sm.s_relu ; r_sm.s_bias ; r_sm.s_mac_result ; r_sm.s_wait_mac ; r_sm.s_mac ; r_sm.s_wait_weight ; r_sm.s_get_weight ; r_sm.s_idle ;
+--------------------+--------------+------------------+-------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; r_sm.s_idle        ; 0            ; 0                ; 0           ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 0           ;
; r_sm.s_get_weight  ; 0            ; 0                ; 0           ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 1                 ; 1           ;
; r_sm.s_wait_weight ; 0            ; 0                ; 0           ; 0           ; 0                 ; 0               ; 0          ; 1                  ; 0                 ; 1           ;
; r_sm.s_mac         ; 0            ; 0                ; 0           ; 0           ; 0                 ; 0               ; 1          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_mac    ; 0            ; 0                ; 0           ; 0           ; 0                 ; 1               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_mac_result  ; 0            ; 0                ; 0           ; 0           ; 1                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_bias        ; 0            ; 0                ; 0           ; 1           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_relu        ; 0            ; 0                ; 1           ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_relu   ; 0            ; 1                ; 0           ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_clear       ; 1            ; 0                ; 0           ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
+--------------------+--------------+------------------+-------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |amc|layer_l0:il|neuron_l0_n3:n3|r_sm                                                                                                                                      ;
+--------------------+--------------+------------------+-------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; Name               ; r_sm.s_clear ; r_sm.s_wait_relu ; r_sm.s_relu ; r_sm.s_bias ; r_sm.s_mac_result ; r_sm.s_wait_mac ; r_sm.s_mac ; r_sm.s_wait_weight ; r_sm.s_get_weight ; r_sm.s_idle ;
+--------------------+--------------+------------------+-------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; r_sm.s_idle        ; 0            ; 0                ; 0           ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 0           ;
; r_sm.s_get_weight  ; 0            ; 0                ; 0           ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 1                 ; 1           ;
; r_sm.s_wait_weight ; 0            ; 0                ; 0           ; 0           ; 0                 ; 0               ; 0          ; 1                  ; 0                 ; 1           ;
; r_sm.s_mac         ; 0            ; 0                ; 0           ; 0           ; 0                 ; 0               ; 1          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_mac    ; 0            ; 0                ; 0           ; 0           ; 0                 ; 1               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_mac_result  ; 0            ; 0                ; 0           ; 0           ; 1                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_bias        ; 0            ; 0                ; 0           ; 1           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_relu        ; 0            ; 0                ; 1           ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_relu   ; 0            ; 1                ; 0           ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_clear       ; 1            ; 0                ; 0           ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
+--------------------+--------------+------------------+-------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |amc|layer_l0:il|neuron_l0_n2:n2|r_sm                                                                                                                                      ;
+--------------------+--------------+------------------+-------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; Name               ; r_sm.s_clear ; r_sm.s_wait_relu ; r_sm.s_relu ; r_sm.s_bias ; r_sm.s_mac_result ; r_sm.s_wait_mac ; r_sm.s_mac ; r_sm.s_wait_weight ; r_sm.s_get_weight ; r_sm.s_idle ;
+--------------------+--------------+------------------+-------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; r_sm.s_idle        ; 0            ; 0                ; 0           ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 0           ;
; r_sm.s_get_weight  ; 0            ; 0                ; 0           ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 1                 ; 1           ;
; r_sm.s_wait_weight ; 0            ; 0                ; 0           ; 0           ; 0                 ; 0               ; 0          ; 1                  ; 0                 ; 1           ;
; r_sm.s_mac         ; 0            ; 0                ; 0           ; 0           ; 0                 ; 0               ; 1          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_mac    ; 0            ; 0                ; 0           ; 0           ; 0                 ; 1               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_mac_result  ; 0            ; 0                ; 0           ; 0           ; 1                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_bias        ; 0            ; 0                ; 0           ; 1           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_relu        ; 0            ; 0                ; 1           ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_relu   ; 0            ; 1                ; 0           ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_clear       ; 1            ; 0                ; 0           ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
+--------------------+--------------+------------------+-------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |amc|layer_l0:il|neuron_l0_n1:n1|r_sm                                                                                                                                      ;
+--------------------+--------------+------------------+-------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; Name               ; r_sm.s_clear ; r_sm.s_wait_relu ; r_sm.s_relu ; r_sm.s_bias ; r_sm.s_mac_result ; r_sm.s_wait_mac ; r_sm.s_mac ; r_sm.s_wait_weight ; r_sm.s_get_weight ; r_sm.s_idle ;
+--------------------+--------------+------------------+-------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; r_sm.s_idle        ; 0            ; 0                ; 0           ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 0           ;
; r_sm.s_get_weight  ; 0            ; 0                ; 0           ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 1                 ; 1           ;
; r_sm.s_wait_weight ; 0            ; 0                ; 0           ; 0           ; 0                 ; 0               ; 0          ; 1                  ; 0                 ; 1           ;
; r_sm.s_mac         ; 0            ; 0                ; 0           ; 0           ; 0                 ; 0               ; 1          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_mac    ; 0            ; 0                ; 0           ; 0           ; 0                 ; 1               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_mac_result  ; 0            ; 0                ; 0           ; 0           ; 1                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_bias        ; 0            ; 0                ; 0           ; 1           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_relu        ; 0            ; 0                ; 1           ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_relu   ; 0            ; 1                ; 0           ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_clear       ; 1            ; 0                ; 0           ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
+--------------------+--------------+------------------+-------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |amc|layer_l0:il|neuron_l0_n0:n0|r_sm                                                                                                                                      ;
+--------------------+--------------+------------------+-------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; Name               ; r_sm.s_clear ; r_sm.s_wait_relu ; r_sm.s_relu ; r_sm.s_bias ; r_sm.s_mac_result ; r_sm.s_wait_mac ; r_sm.s_mac ; r_sm.s_wait_weight ; r_sm.s_get_weight ; r_sm.s_idle ;
+--------------------+--------------+------------------+-------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+
; r_sm.s_idle        ; 0            ; 0                ; 0           ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 0           ;
; r_sm.s_get_weight  ; 0            ; 0                ; 0           ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 1                 ; 1           ;
; r_sm.s_wait_weight ; 0            ; 0                ; 0           ; 0           ; 0                 ; 0               ; 0          ; 1                  ; 0                 ; 1           ;
; r_sm.s_mac         ; 0            ; 0                ; 0           ; 0           ; 0                 ; 0               ; 1          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_mac    ; 0            ; 0                ; 0           ; 0           ; 0                 ; 1               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_mac_result  ; 0            ; 0                ; 0           ; 0           ; 1                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_bias        ; 0            ; 0                ; 0           ; 1           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_relu        ; 0            ; 0                ; 1           ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_wait_relu   ; 0            ; 1                ; 0           ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
; r_sm.s_clear       ; 1            ; 0                ; 0           ; 0           ; 0                 ; 0               ; 0          ; 0                  ; 0                 ; 1           ;
+--------------------+--------------+------------------+-------------+-------------+-------------------+-----------------+------------+--------------------+-------------------+-------------+


+--------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                    ;
+----------------------------------------------------+--------------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal      ; Free of Timing Hazards ;
+----------------------------------------------------+--------------------------+------------------------+
; layer_l4:ol|max:act_max|r_result[1]                ; layer_l4:ol|r_max_enable ; yes                    ;
; layer_l4:ol|max:act_max|r_result[2]                ; layer_l4:ol|r_max_enable ; yes                    ;
; layer_l4:ol|max:act_max|r_result[3]                ; layer_l4:ol|r_max_enable ; yes                    ;
; layer_l4:ol|max:act_max|r_result[0]                ; layer_l4:ol|r_max_enable ; yes                    ;
; Number of user-specified and inferred latches = 4  ;                          ;                        ;
+----------------------------------------------------+--------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                      ;
+---------------------------------------------------------+---------------------------------------------------------------+
; Register name                                           ; Reason for Removal                                            ;
+---------------------------------------------------------+---------------------------------------------------------------+
; layer_l4:ol|r_enable_n1                                 ; Merged with layer_l4:ol|r_enable_n0                           ;
; layer_l4:ol|r_enable_n2                                 ; Merged with layer_l4:ol|r_enable_n0                           ;
; layer_l4:ol|r_enable_n3                                 ; Merged with layer_l4:ol|r_enable_n0                           ;
; layer_l4:ol|r_enable_n4                                 ; Merged with layer_l4:ol|r_enable_n0                           ;
; layer_l3:hl3|r_enable_n1                                ; Merged with layer_l3:hl3|r_enable_n0                          ;
; layer_l3:hl3|r_enable_n10                               ; Merged with layer_l3:hl3|r_enable_n0                          ;
; layer_l3:hl3|r_enable_n11                               ; Merged with layer_l3:hl3|r_enable_n0                          ;
; layer_l3:hl3|r_enable_n12                               ; Merged with layer_l3:hl3|r_enable_n0                          ;
; layer_l3:hl3|r_enable_n13                               ; Merged with layer_l3:hl3|r_enable_n0                          ;
; layer_l3:hl3|r_enable_n14                               ; Merged with layer_l3:hl3|r_enable_n0                          ;
; layer_l3:hl3|r_enable_n15                               ; Merged with layer_l3:hl3|r_enable_n0                          ;
; layer_l3:hl3|r_enable_n16                               ; Merged with layer_l3:hl3|r_enable_n0                          ;
; layer_l3:hl3|r_enable_n17                               ; Merged with layer_l3:hl3|r_enable_n0                          ;
; layer_l3:hl3|r_enable_n18                               ; Merged with layer_l3:hl3|r_enable_n0                          ;
; layer_l3:hl3|r_enable_n19                               ; Merged with layer_l3:hl3|r_enable_n0                          ;
; layer_l3:hl3|r_enable_n2                                ; Merged with layer_l3:hl3|r_enable_n0                          ;
; layer_l3:hl3|r_enable_n3                                ; Merged with layer_l3:hl3|r_enable_n0                          ;
; layer_l3:hl3|r_enable_n4                                ; Merged with layer_l3:hl3|r_enable_n0                          ;
; layer_l3:hl3|r_enable_n5                                ; Merged with layer_l3:hl3|r_enable_n0                          ;
; layer_l3:hl3|r_enable_n6                                ; Merged with layer_l3:hl3|r_enable_n0                          ;
; layer_l3:hl3|r_enable_n7                                ; Merged with layer_l3:hl3|r_enable_n0                          ;
; layer_l3:hl3|r_enable_n8                                ; Merged with layer_l3:hl3|r_enable_n0                          ;
; layer_l3:hl3|r_enable_n9                                ; Merged with layer_l3:hl3|r_enable_n0                          ;
; layer_l2:hl2|r_enable_n1                                ; Merged with layer_l2:hl2|r_enable_n0                          ;
; layer_l2:hl2|r_enable_n10                               ; Merged with layer_l2:hl2|r_enable_n0                          ;
; layer_l2:hl2|r_enable_n11                               ; Merged with layer_l2:hl2|r_enable_n0                          ;
; layer_l2:hl2|r_enable_n12                               ; Merged with layer_l2:hl2|r_enable_n0                          ;
; layer_l2:hl2|r_enable_n13                               ; Merged with layer_l2:hl2|r_enable_n0                          ;
; layer_l2:hl2|r_enable_n14                               ; Merged with layer_l2:hl2|r_enable_n0                          ;
; layer_l2:hl2|r_enable_n15                               ; Merged with layer_l2:hl2|r_enable_n0                          ;
; layer_l2:hl2|r_enable_n16                               ; Merged with layer_l2:hl2|r_enable_n0                          ;
; layer_l2:hl2|r_enable_n17                               ; Merged with layer_l2:hl2|r_enable_n0                          ;
; layer_l2:hl2|r_enable_n18                               ; Merged with layer_l2:hl2|r_enable_n0                          ;
; layer_l2:hl2|r_enable_n19                               ; Merged with layer_l2:hl2|r_enable_n0                          ;
; layer_l2:hl2|r_enable_n2                                ; Merged with layer_l2:hl2|r_enable_n0                          ;
; layer_l2:hl2|r_enable_n20                               ; Merged with layer_l2:hl2|r_enable_n0                          ;
; layer_l2:hl2|r_enable_n21                               ; Merged with layer_l2:hl2|r_enable_n0                          ;
; layer_l2:hl2|r_enable_n22                               ; Merged with layer_l2:hl2|r_enable_n0                          ;
; layer_l2:hl2|r_enable_n23                               ; Merged with layer_l2:hl2|r_enable_n0                          ;
; layer_l2:hl2|r_enable_n3                                ; Merged with layer_l2:hl2|r_enable_n0                          ;
; layer_l2:hl2|r_enable_n4                                ; Merged with layer_l2:hl2|r_enable_n0                          ;
; layer_l2:hl2|r_enable_n5                                ; Merged with layer_l2:hl2|r_enable_n0                          ;
; layer_l2:hl2|r_enable_n6                                ; Merged with layer_l2:hl2|r_enable_n0                          ;
; layer_l2:hl2|r_enable_n7                                ; Merged with layer_l2:hl2|r_enable_n0                          ;
; layer_l2:hl2|r_enable_n8                                ; Merged with layer_l2:hl2|r_enable_n0                          ;
; layer_l2:hl2|r_enable_n9                                ; Merged with layer_l2:hl2|r_enable_n0                          ;
; layer_l1:hl1|r_enable_n1                                ; Merged with layer_l1:hl1|r_enable_n0                          ;
; layer_l1:hl1|r_enable_n10                               ; Merged with layer_l1:hl1|r_enable_n0                          ;
; layer_l1:hl1|r_enable_n11                               ; Merged with layer_l1:hl1|r_enable_n0                          ;
; layer_l1:hl1|r_enable_n12                               ; Merged with layer_l1:hl1|r_enable_n0                          ;
; layer_l1:hl1|r_enable_n13                               ; Merged with layer_l1:hl1|r_enable_n0                          ;
; layer_l1:hl1|r_enable_n14                               ; Merged with layer_l1:hl1|r_enable_n0                          ;
; layer_l1:hl1|r_enable_n15                               ; Merged with layer_l1:hl1|r_enable_n0                          ;
; layer_l1:hl1|r_enable_n16                               ; Merged with layer_l1:hl1|r_enable_n0                          ;
; layer_l1:hl1|r_enable_n17                               ; Merged with layer_l1:hl1|r_enable_n0                          ;
; layer_l1:hl1|r_enable_n18                               ; Merged with layer_l1:hl1|r_enable_n0                          ;
; layer_l1:hl1|r_enable_n19                               ; Merged with layer_l1:hl1|r_enable_n0                          ;
; layer_l1:hl1|r_enable_n2                                ; Merged with layer_l1:hl1|r_enable_n0                          ;
; layer_l1:hl1|r_enable_n20                               ; Merged with layer_l1:hl1|r_enable_n0                          ;
; layer_l1:hl1|r_enable_n21                               ; Merged with layer_l1:hl1|r_enable_n0                          ;
; layer_l1:hl1|r_enable_n22                               ; Merged with layer_l1:hl1|r_enable_n0                          ;
; layer_l1:hl1|r_enable_n23                               ; Merged with layer_l1:hl1|r_enable_n0                          ;
; layer_l1:hl1|r_enable_n24                               ; Merged with layer_l1:hl1|r_enable_n0                          ;
; layer_l1:hl1|r_enable_n25                               ; Merged with layer_l1:hl1|r_enable_n0                          ;
; layer_l1:hl1|r_enable_n26                               ; Merged with layer_l1:hl1|r_enable_n0                          ;
; layer_l1:hl1|r_enable_n27                               ; Merged with layer_l1:hl1|r_enable_n0                          ;
; layer_l1:hl1|r_enable_n28                               ; Merged with layer_l1:hl1|r_enable_n0                          ;
; layer_l1:hl1|r_enable_n29                               ; Merged with layer_l1:hl1|r_enable_n0                          ;
; layer_l1:hl1|r_enable_n3                                ; Merged with layer_l1:hl1|r_enable_n0                          ;
; layer_l1:hl1|r_enable_n4                                ; Merged with layer_l1:hl1|r_enable_n0                          ;
; layer_l1:hl1|r_enable_n5                                ; Merged with layer_l1:hl1|r_enable_n0                          ;
; layer_l1:hl1|r_enable_n6                                ; Merged with layer_l1:hl1|r_enable_n0                          ;
; layer_l1:hl1|r_enable_n7                                ; Merged with layer_l1:hl1|r_enable_n0                          ;
; layer_l1:hl1|r_enable_n8                                ; Merged with layer_l1:hl1|r_enable_n0                          ;
; layer_l1:hl1|r_enable_n9                                ; Merged with layer_l1:hl1|r_enable_n0                          ;
; layer_l0:il|r_enable_n1                                 ; Merged with layer_l0:il|r_enable_n0                           ;
; layer_l0:il|r_enable_n2                                 ; Merged with layer_l0:il|r_enable_n0                           ;
; layer_l0:il|r_enable_n3                                 ; Merged with layer_l0:il|r_enable_n0                           ;
; layer_l0:il|r_enable_n4                                 ; Merged with layer_l0:il|r_enable_n0                           ;
; layer_l0:il|r_enable_n5                                 ; Merged with layer_l0:il|r_enable_n0                           ;
; layer_l0:il|neuron_l0_n0:n0|lut_relu:act_relu|r_out[15] ; Stuck at GND due to stuck port data_in                        ;
; layer_l0:il|neuron_l0_n1:n1|lut_relu:act_relu|r_out[15] ; Stuck at GND due to stuck port data_in                        ;
; layer_l0:il|neuron_l0_n2:n2|lut_relu:act_relu|r_out[15] ; Stuck at GND due to stuck port data_in                        ;
; layer_l0:il|neuron_l0_n3:n3|lut_relu:act_relu|r_out[15] ; Stuck at GND due to stuck port data_in                        ;
; layer_l0:il|neuron_l0_n4:n4|lut_relu:act_relu|r_out[15] ; Stuck at GND due to stuck port data_in                        ;
; layer_l0:il|neuron_l0_n5:n5|lut_relu:act_relu|r_out[15] ; Stuck at GND due to stuck port data_in                        ;
; layer_l4:ol|neuron_l4_n1:n1|r_addr[0]                   ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_addr[0]             ;
; layer_l4:ol|neuron_l4_n2:n2|r_addr[0]                   ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_addr[0]             ;
; layer_l4:ol|neuron_l4_n3:n3|r_addr[0]                   ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_addr[0]             ;
; layer_l4:ol|neuron_l4_n4:n4|r_addr[0]                   ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_addr[0]             ;
; layer_l4:ol|neuron_l4_n1:n1|r_addr[1]                   ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_addr[1]             ;
; layer_l4:ol|neuron_l4_n2:n2|r_addr[1]                   ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_addr[1]             ;
; layer_l4:ol|neuron_l4_n3:n3|r_addr[1]                   ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_addr[1]             ;
; layer_l4:ol|neuron_l4_n4:n4|r_addr[1]                   ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_addr[1]             ;
; layer_l4:ol|neuron_l4_n1:n1|r_addr[2]                   ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_addr[2]             ;
; layer_l4:ol|neuron_l4_n2:n2|r_addr[2]                   ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_addr[2]             ;
; layer_l4:ol|neuron_l4_n3:n3|r_addr[2]                   ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_addr[2]             ;
; layer_l4:ol|neuron_l4_n4:n4|r_addr[2]                   ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_addr[2]             ;
; layer_l4:ol|neuron_l4_n1:n1|r_addr[3]                   ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_addr[3]             ;
; layer_l4:ol|neuron_l4_n2:n2|r_addr[3]                   ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_addr[3]             ;
; layer_l4:ol|neuron_l4_n3:n3|r_addr[3]                   ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_addr[3]             ;
; layer_l4:ol|neuron_l4_n4:n4|r_addr[3]                   ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_addr[3]             ;
; layer_l4:ol|neuron_l4_n1:n1|r_addr[4]                   ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_addr[4]             ;
; layer_l4:ol|neuron_l4_n2:n2|r_addr[4]                   ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_addr[4]             ;
; layer_l4:ol|neuron_l4_n3:n3|r_addr[4]                   ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_addr[4]             ;
; layer_l4:ol|neuron_l4_n4:n4|r_addr[4]                   ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_addr[4]             ;
; layer_l4:ol|neuron_l4_n1:n1|r_addr[5]                   ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_addr[5]             ;
; layer_l4:ol|neuron_l4_n2:n2|r_addr[5]                   ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_addr[5]             ;
; layer_l4:ol|neuron_l4_n3:n3|r_addr[5]                   ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_addr[5]             ;
; layer_l4:ol|neuron_l4_n4:n4|r_addr[5]                   ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_addr[5]             ;
; layer_l3:hl3|neuron_l3_n10:n10|r_addr[0]                ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_addr[0]            ;
; layer_l3:hl3|neuron_l3_n11:n11|r_addr[0]                ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_addr[0]            ;
; layer_l3:hl3|neuron_l3_n12:n12|r_addr[0]                ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_addr[0]            ;
; layer_l3:hl3|neuron_l3_n13:n13|r_addr[0]                ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_addr[0]            ;
; layer_l3:hl3|neuron_l3_n14:n14|r_addr[0]                ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_addr[0]            ;
; layer_l3:hl3|neuron_l3_n15:n15|r_addr[0]                ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_addr[0]            ;
; layer_l3:hl3|neuron_l3_n16:n16|r_addr[0]                ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_addr[0]            ;
; layer_l3:hl3|neuron_l3_n17:n17|r_addr[0]                ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_addr[0]            ;
; layer_l3:hl3|neuron_l3_n18:n18|r_addr[0]                ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_addr[0]            ;
; layer_l3:hl3|neuron_l3_n19:n19|r_addr[0]                ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_addr[0]            ;
; layer_l3:hl3|neuron_l3_n1:n1|r_addr[0]                  ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_addr[0]            ;
; layer_l3:hl3|neuron_l3_n2:n2|r_addr[0]                  ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_addr[0]            ;
; layer_l3:hl3|neuron_l3_n3:n3|r_addr[0]                  ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_addr[0]            ;
; layer_l3:hl3|neuron_l3_n4:n4|r_addr[0]                  ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_addr[0]            ;
; layer_l3:hl3|neuron_l3_n5:n5|r_addr[0]                  ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_addr[0]            ;
; layer_l3:hl3|neuron_l3_n6:n6|r_addr[0]                  ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_addr[0]            ;
; layer_l3:hl3|neuron_l3_n7:n7|r_addr[0]                  ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_addr[0]            ;
; layer_l3:hl3|neuron_l3_n8:n8|r_addr[0]                  ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_addr[0]            ;
; layer_l3:hl3|neuron_l3_n9:n9|r_addr[0]                  ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_addr[0]            ;
; layer_l3:hl3|neuron_l3_n10:n10|r_addr[1]                ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_addr[1]            ;
; layer_l3:hl3|neuron_l3_n11:n11|r_addr[1]                ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_addr[1]            ;
; layer_l3:hl3|neuron_l3_n12:n12|r_addr[1]                ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_addr[1]            ;
; layer_l3:hl3|neuron_l3_n13:n13|r_addr[1]                ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_addr[1]            ;
; layer_l3:hl3|neuron_l3_n14:n14|r_addr[1]                ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_addr[1]            ;
; layer_l3:hl3|neuron_l3_n15:n15|r_addr[1]                ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_addr[1]            ;
; layer_l3:hl3|neuron_l3_n16:n16|r_addr[1]                ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_addr[1]            ;
; layer_l3:hl3|neuron_l3_n17:n17|r_addr[1]                ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_addr[1]            ;
; layer_l3:hl3|neuron_l3_n18:n18|r_addr[1]                ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_addr[1]            ;
; layer_l3:hl3|neuron_l3_n19:n19|r_addr[1]                ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_addr[1]            ;
; layer_l3:hl3|neuron_l3_n1:n1|r_addr[1]                  ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_addr[1]            ;
; layer_l3:hl3|neuron_l3_n2:n2|r_addr[1]                  ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_addr[1]            ;
; layer_l3:hl3|neuron_l3_n3:n3|r_addr[1]                  ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_addr[1]            ;
; layer_l3:hl3|neuron_l3_n4:n4|r_addr[1]                  ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_addr[1]            ;
; layer_l3:hl3|neuron_l3_n5:n5|r_addr[1]                  ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_addr[1]            ;
; layer_l3:hl3|neuron_l3_n6:n6|r_addr[1]                  ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_addr[1]            ;
; layer_l3:hl3|neuron_l3_n7:n7|r_addr[1]                  ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_addr[1]            ;
; layer_l3:hl3|neuron_l3_n8:n8|r_addr[1]                  ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_addr[1]            ;
; layer_l3:hl3|neuron_l3_n9:n9|r_addr[1]                  ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_addr[1]            ;
; layer_l3:hl3|neuron_l3_n10:n10|r_addr[2]                ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_addr[2]            ;
; layer_l3:hl3|neuron_l3_n11:n11|r_addr[2]                ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_addr[2]            ;
; layer_l3:hl3|neuron_l3_n12:n12|r_addr[2]                ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_addr[2]            ;
; layer_l3:hl3|neuron_l3_n13:n13|r_addr[2]                ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_addr[2]            ;
; layer_l3:hl3|neuron_l3_n14:n14|r_addr[2]                ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_addr[2]            ;
; layer_l3:hl3|neuron_l3_n15:n15|r_addr[2]                ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_addr[2]            ;
; layer_l3:hl3|neuron_l3_n16:n16|r_addr[2]                ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_addr[2]            ;
; layer_l3:hl3|neuron_l3_n17:n17|r_addr[2]                ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_addr[2]            ;
; layer_l3:hl3|neuron_l3_n18:n18|r_addr[2]                ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_addr[2]            ;
; layer_l3:hl3|neuron_l3_n19:n19|r_addr[2]                ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_addr[2]            ;
; layer_l3:hl3|neuron_l3_n1:n1|r_addr[2]                  ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_addr[2]            ;
; layer_l3:hl3|neuron_l3_n2:n2|r_addr[2]                  ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_addr[2]            ;
; layer_l3:hl3|neuron_l3_n3:n3|r_addr[2]                  ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_addr[2]            ;
; layer_l3:hl3|neuron_l3_n4:n4|r_addr[2]                  ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_addr[2]            ;
; layer_l3:hl3|neuron_l3_n5:n5|r_addr[2]                  ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_addr[2]            ;
; layer_l3:hl3|neuron_l3_n6:n6|r_addr[2]                  ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_addr[2]            ;
; layer_l3:hl3|neuron_l3_n7:n7|r_addr[2]                  ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_addr[2]            ;
; layer_l3:hl3|neuron_l3_n8:n8|r_addr[2]                  ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_addr[2]            ;
; layer_l3:hl3|neuron_l3_n9:n9|r_addr[2]                  ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_addr[2]            ;
; layer_l3:hl3|neuron_l3_n10:n10|r_addr[3]                ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_addr[3]            ;
; layer_l3:hl3|neuron_l3_n11:n11|r_addr[3]                ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_addr[3]            ;
; layer_l3:hl3|neuron_l3_n12:n12|r_addr[3]                ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_addr[3]            ;
; layer_l3:hl3|neuron_l3_n13:n13|r_addr[3]                ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_addr[3]            ;
; layer_l3:hl3|neuron_l3_n14:n14|r_addr[3]                ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_addr[3]            ;
; layer_l3:hl3|neuron_l3_n15:n15|r_addr[3]                ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_addr[3]            ;
; layer_l3:hl3|neuron_l3_n16:n16|r_addr[3]                ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_addr[3]            ;
; layer_l3:hl3|neuron_l3_n17:n17|r_addr[3]                ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_addr[3]            ;
; layer_l3:hl3|neuron_l3_n18:n18|r_addr[3]                ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_addr[3]            ;
; layer_l3:hl3|neuron_l3_n19:n19|r_addr[3]                ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_addr[3]            ;
; layer_l3:hl3|neuron_l3_n1:n1|r_addr[3]                  ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_addr[3]            ;
; layer_l3:hl3|neuron_l3_n2:n2|r_addr[3]                  ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_addr[3]            ;
; layer_l3:hl3|neuron_l3_n3:n3|r_addr[3]                  ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_addr[3]            ;
; layer_l3:hl3|neuron_l3_n4:n4|r_addr[3]                  ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_addr[3]            ;
; layer_l3:hl3|neuron_l3_n5:n5|r_addr[3]                  ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_addr[3]            ;
; layer_l3:hl3|neuron_l3_n6:n6|r_addr[3]                  ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_addr[3]            ;
; layer_l3:hl3|neuron_l3_n7:n7|r_addr[3]                  ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_addr[3]            ;
; layer_l3:hl3|neuron_l3_n8:n8|r_addr[3]                  ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_addr[3]            ;
; layer_l3:hl3|neuron_l3_n9:n9|r_addr[3]                  ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_addr[3]            ;
; layer_l3:hl3|neuron_l3_n10:n10|r_addr[4]                ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_addr[4]            ;
; layer_l3:hl3|neuron_l3_n11:n11|r_addr[4]                ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_addr[4]            ;
; layer_l3:hl3|neuron_l3_n12:n12|r_addr[4]                ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_addr[4]            ;
; layer_l3:hl3|neuron_l3_n13:n13|r_addr[4]                ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_addr[4]            ;
; layer_l3:hl3|neuron_l3_n14:n14|r_addr[4]                ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_addr[4]            ;
; layer_l3:hl3|neuron_l3_n15:n15|r_addr[4]                ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_addr[4]            ;
; layer_l3:hl3|neuron_l3_n16:n16|r_addr[4]                ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_addr[4]            ;
; layer_l3:hl3|neuron_l3_n17:n17|r_addr[4]                ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_addr[4]            ;
; layer_l3:hl3|neuron_l3_n18:n18|r_addr[4]                ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_addr[4]            ;
; layer_l3:hl3|neuron_l3_n19:n19|r_addr[4]                ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_addr[4]            ;
; layer_l3:hl3|neuron_l3_n1:n1|r_addr[4]                  ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_addr[4]            ;
; layer_l3:hl3|neuron_l3_n2:n2|r_addr[4]                  ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_addr[4]            ;
; layer_l3:hl3|neuron_l3_n3:n3|r_addr[4]                  ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_addr[4]            ;
; layer_l3:hl3|neuron_l3_n4:n4|r_addr[4]                  ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_addr[4]            ;
; layer_l3:hl3|neuron_l3_n5:n5|r_addr[4]                  ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_addr[4]            ;
; layer_l3:hl3|neuron_l3_n6:n6|r_addr[4]                  ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_addr[4]            ;
; layer_l3:hl3|neuron_l3_n7:n7|r_addr[4]                  ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_addr[4]            ;
; layer_l3:hl3|neuron_l3_n8:n8|r_addr[4]                  ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_addr[4]            ;
; layer_l3:hl3|neuron_l3_n9:n9|r_addr[4]                  ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_addr[4]            ;
; layer_l3:hl3|neuron_l3_n10:n10|r_addr[5]                ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_addr[5]            ;
; layer_l3:hl3|neuron_l3_n11:n11|r_addr[5]                ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_addr[5]            ;
; layer_l3:hl3|neuron_l3_n12:n12|r_addr[5]                ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_addr[5]            ;
; layer_l3:hl3|neuron_l3_n13:n13|r_addr[5]                ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_addr[5]            ;
; layer_l3:hl3|neuron_l3_n14:n14|r_addr[5]                ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_addr[5]            ;
; layer_l3:hl3|neuron_l3_n15:n15|r_addr[5]                ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_addr[5]            ;
; layer_l3:hl3|neuron_l3_n16:n16|r_addr[5]                ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_addr[5]            ;
; layer_l3:hl3|neuron_l3_n17:n17|r_addr[5]                ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_addr[5]            ;
; layer_l3:hl3|neuron_l3_n18:n18|r_addr[5]                ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_addr[5]            ;
; layer_l3:hl3|neuron_l3_n19:n19|r_addr[5]                ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_addr[5]            ;
; layer_l3:hl3|neuron_l3_n1:n1|r_addr[5]                  ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_addr[5]            ;
; layer_l3:hl3|neuron_l3_n2:n2|r_addr[5]                  ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_addr[5]            ;
; layer_l3:hl3|neuron_l3_n3:n3|r_addr[5]                  ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_addr[5]            ;
; layer_l3:hl3|neuron_l3_n4:n4|r_addr[5]                  ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_addr[5]            ;
; layer_l3:hl3|neuron_l3_n5:n5|r_addr[5]                  ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_addr[5]            ;
; layer_l3:hl3|neuron_l3_n6:n6|r_addr[5]                  ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_addr[5]            ;
; layer_l3:hl3|neuron_l3_n7:n7|r_addr[5]                  ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_addr[5]            ;
; layer_l3:hl3|neuron_l3_n8:n8|r_addr[5]                  ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_addr[5]            ;
; layer_l3:hl3|neuron_l3_n9:n9|r_addr[5]                  ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_addr[5]            ;
; layer_l2:hl2|neuron_l2_n10:n10|r_addr[0]                ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_addr[0]            ;
; layer_l2:hl2|neuron_l2_n11:n11|r_addr[0]                ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_addr[0]            ;
; layer_l2:hl2|neuron_l2_n12:n12|r_addr[0]                ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_addr[0]            ;
; layer_l2:hl2|neuron_l2_n13:n13|r_addr[0]                ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_addr[0]            ;
; layer_l2:hl2|neuron_l2_n14:n14|r_addr[0]                ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_addr[0]            ;
; layer_l2:hl2|neuron_l2_n15:n15|r_addr[0]                ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_addr[0]            ;
; layer_l2:hl2|neuron_l2_n16:n16|r_addr[0]                ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_addr[0]            ;
; layer_l2:hl2|neuron_l2_n17:n17|r_addr[0]                ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_addr[0]            ;
; layer_l2:hl2|neuron_l2_n18:n18|r_addr[0]                ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_addr[0]            ;
; layer_l2:hl2|neuron_l2_n19:n19|r_addr[0]                ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_addr[0]            ;
; layer_l2:hl2|neuron_l2_n1:n1|r_addr[0]                  ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_addr[0]            ;
; layer_l2:hl2|neuron_l2_n20:n20|r_addr[0]                ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_addr[0]            ;
; layer_l2:hl2|neuron_l2_n21:n21|r_addr[0]                ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_addr[0]            ;
; layer_l2:hl2|neuron_l2_n22:n22|r_addr[0]                ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_addr[0]            ;
; layer_l2:hl2|neuron_l2_n23:n23|r_addr[0]                ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_addr[0]            ;
; layer_l2:hl2|neuron_l2_n2:n2|r_addr[0]                  ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_addr[0]            ;
; layer_l2:hl2|neuron_l2_n3:n3|r_addr[0]                  ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_addr[0]            ;
; layer_l2:hl2|neuron_l2_n4:n4|r_addr[0]                  ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_addr[0]            ;
; layer_l2:hl2|neuron_l2_n5:n5|r_addr[0]                  ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_addr[0]            ;
; layer_l2:hl2|neuron_l2_n6:n6|r_addr[0]                  ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_addr[0]            ;
; layer_l2:hl2|neuron_l2_n7:n7|r_addr[0]                  ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_addr[0]            ;
; layer_l2:hl2|neuron_l2_n8:n8|r_addr[0]                  ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_addr[0]            ;
; layer_l2:hl2|neuron_l2_n9:n9|r_addr[0]                  ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_addr[0]            ;
; layer_l2:hl2|neuron_l2_n10:n10|r_addr[1]                ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_addr[1]            ;
; layer_l2:hl2|neuron_l2_n11:n11|r_addr[1]                ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_addr[1]            ;
; layer_l2:hl2|neuron_l2_n12:n12|r_addr[1]                ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_addr[1]            ;
; layer_l2:hl2|neuron_l2_n13:n13|r_addr[1]                ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_addr[1]            ;
; layer_l2:hl2|neuron_l2_n14:n14|r_addr[1]                ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_addr[1]            ;
; layer_l2:hl2|neuron_l2_n15:n15|r_addr[1]                ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_addr[1]            ;
; layer_l2:hl2|neuron_l2_n16:n16|r_addr[1]                ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_addr[1]            ;
; layer_l2:hl2|neuron_l2_n17:n17|r_addr[1]                ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_addr[1]            ;
; layer_l2:hl2|neuron_l2_n18:n18|r_addr[1]                ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_addr[1]            ;
; layer_l2:hl2|neuron_l2_n19:n19|r_addr[1]                ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_addr[1]            ;
; layer_l2:hl2|neuron_l2_n1:n1|r_addr[1]                  ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_addr[1]            ;
; layer_l2:hl2|neuron_l2_n20:n20|r_addr[1]                ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_addr[1]            ;
; layer_l2:hl2|neuron_l2_n21:n21|r_addr[1]                ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_addr[1]            ;
; layer_l2:hl2|neuron_l2_n22:n22|r_addr[1]                ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_addr[1]            ;
; layer_l2:hl2|neuron_l2_n23:n23|r_addr[1]                ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_addr[1]            ;
; layer_l2:hl2|neuron_l2_n2:n2|r_addr[1]                  ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_addr[1]            ;
; layer_l2:hl2|neuron_l2_n3:n3|r_addr[1]                  ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_addr[1]            ;
; layer_l2:hl2|neuron_l2_n4:n4|r_addr[1]                  ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_addr[1]            ;
; layer_l2:hl2|neuron_l2_n5:n5|r_addr[1]                  ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_addr[1]            ;
; layer_l2:hl2|neuron_l2_n6:n6|r_addr[1]                  ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_addr[1]            ;
; layer_l2:hl2|neuron_l2_n7:n7|r_addr[1]                  ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_addr[1]            ;
; layer_l2:hl2|neuron_l2_n8:n8|r_addr[1]                  ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_addr[1]            ;
; layer_l2:hl2|neuron_l2_n9:n9|r_addr[1]                  ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_addr[1]            ;
; layer_l2:hl2|neuron_l2_n10:n10|r_addr[2]                ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_addr[2]            ;
; layer_l2:hl2|neuron_l2_n11:n11|r_addr[2]                ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_addr[2]            ;
; layer_l2:hl2|neuron_l2_n12:n12|r_addr[2]                ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_addr[2]            ;
; layer_l2:hl2|neuron_l2_n13:n13|r_addr[2]                ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_addr[2]            ;
; layer_l2:hl2|neuron_l2_n14:n14|r_addr[2]                ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_addr[2]            ;
; layer_l2:hl2|neuron_l2_n15:n15|r_addr[2]                ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_addr[2]            ;
; layer_l2:hl2|neuron_l2_n16:n16|r_addr[2]                ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_addr[2]            ;
; layer_l2:hl2|neuron_l2_n17:n17|r_addr[2]                ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_addr[2]            ;
; layer_l2:hl2|neuron_l2_n18:n18|r_addr[2]                ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_addr[2]            ;
; layer_l2:hl2|neuron_l2_n19:n19|r_addr[2]                ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_addr[2]            ;
; layer_l2:hl2|neuron_l2_n1:n1|r_addr[2]                  ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_addr[2]            ;
; layer_l2:hl2|neuron_l2_n20:n20|r_addr[2]                ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_addr[2]            ;
; layer_l2:hl2|neuron_l2_n21:n21|r_addr[2]                ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_addr[2]            ;
; layer_l2:hl2|neuron_l2_n22:n22|r_addr[2]                ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_addr[2]            ;
; layer_l2:hl2|neuron_l2_n23:n23|r_addr[2]                ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_addr[2]            ;
; layer_l2:hl2|neuron_l2_n2:n2|r_addr[2]                  ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_addr[2]            ;
; layer_l2:hl2|neuron_l2_n3:n3|r_addr[2]                  ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_addr[2]            ;
; layer_l2:hl2|neuron_l2_n4:n4|r_addr[2]                  ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_addr[2]            ;
; layer_l2:hl2|neuron_l2_n5:n5|r_addr[2]                  ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_addr[2]            ;
; layer_l2:hl2|neuron_l2_n6:n6|r_addr[2]                  ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_addr[2]            ;
; layer_l2:hl2|neuron_l2_n7:n7|r_addr[2]                  ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_addr[2]            ;
; layer_l2:hl2|neuron_l2_n8:n8|r_addr[2]                  ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_addr[2]            ;
; layer_l2:hl2|neuron_l2_n9:n9|r_addr[2]                  ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_addr[2]            ;
; layer_l2:hl2|neuron_l2_n10:n10|r_addr[3]                ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_addr[3]            ;
; layer_l2:hl2|neuron_l2_n11:n11|r_addr[3]                ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_addr[3]            ;
; layer_l2:hl2|neuron_l2_n12:n12|r_addr[3]                ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_addr[3]            ;
; layer_l2:hl2|neuron_l2_n13:n13|r_addr[3]                ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_addr[3]            ;
; layer_l2:hl2|neuron_l2_n14:n14|r_addr[3]                ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_addr[3]            ;
; layer_l2:hl2|neuron_l2_n15:n15|r_addr[3]                ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_addr[3]            ;
; layer_l2:hl2|neuron_l2_n16:n16|r_addr[3]                ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_addr[3]            ;
; layer_l2:hl2|neuron_l2_n17:n17|r_addr[3]                ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_addr[3]            ;
; layer_l2:hl2|neuron_l2_n18:n18|r_addr[3]                ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_addr[3]            ;
; layer_l2:hl2|neuron_l2_n19:n19|r_addr[3]                ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_addr[3]            ;
; layer_l2:hl2|neuron_l2_n1:n1|r_addr[3]                  ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_addr[3]            ;
; layer_l2:hl2|neuron_l2_n20:n20|r_addr[3]                ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_addr[3]            ;
; layer_l2:hl2|neuron_l2_n21:n21|r_addr[3]                ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_addr[3]            ;
; layer_l2:hl2|neuron_l2_n22:n22|r_addr[3]                ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_addr[3]            ;
; layer_l2:hl2|neuron_l2_n23:n23|r_addr[3]                ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_addr[3]            ;
; layer_l2:hl2|neuron_l2_n2:n2|r_addr[3]                  ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_addr[3]            ;
; layer_l2:hl2|neuron_l2_n3:n3|r_addr[3]                  ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_addr[3]            ;
; layer_l2:hl2|neuron_l2_n4:n4|r_addr[3]                  ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_addr[3]            ;
; layer_l2:hl2|neuron_l2_n5:n5|r_addr[3]                  ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_addr[3]            ;
; layer_l2:hl2|neuron_l2_n6:n6|r_addr[3]                  ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_addr[3]            ;
; layer_l2:hl2|neuron_l2_n7:n7|r_addr[3]                  ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_addr[3]            ;
; layer_l2:hl2|neuron_l2_n8:n8|r_addr[3]                  ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_addr[3]            ;
; layer_l2:hl2|neuron_l2_n9:n9|r_addr[3]                  ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_addr[3]            ;
; layer_l2:hl2|neuron_l2_n10:n10|r_addr[4]                ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_addr[4]            ;
; layer_l2:hl2|neuron_l2_n11:n11|r_addr[4]                ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_addr[4]            ;
; layer_l2:hl2|neuron_l2_n12:n12|r_addr[4]                ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_addr[4]            ;
; layer_l2:hl2|neuron_l2_n13:n13|r_addr[4]                ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_addr[4]            ;
; layer_l2:hl2|neuron_l2_n14:n14|r_addr[4]                ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_addr[4]            ;
; layer_l2:hl2|neuron_l2_n15:n15|r_addr[4]                ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_addr[4]            ;
; layer_l2:hl2|neuron_l2_n16:n16|r_addr[4]                ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_addr[4]            ;
; layer_l2:hl2|neuron_l2_n17:n17|r_addr[4]                ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_addr[4]            ;
; layer_l2:hl2|neuron_l2_n18:n18|r_addr[4]                ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_addr[4]            ;
; layer_l2:hl2|neuron_l2_n19:n19|r_addr[4]                ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_addr[4]            ;
; layer_l2:hl2|neuron_l2_n1:n1|r_addr[4]                  ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_addr[4]            ;
; layer_l2:hl2|neuron_l2_n20:n20|r_addr[4]                ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_addr[4]            ;
; layer_l2:hl2|neuron_l2_n21:n21|r_addr[4]                ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_addr[4]            ;
; layer_l2:hl2|neuron_l2_n22:n22|r_addr[4]                ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_addr[4]            ;
; layer_l2:hl2|neuron_l2_n23:n23|r_addr[4]                ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_addr[4]            ;
; layer_l2:hl2|neuron_l2_n2:n2|r_addr[4]                  ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_addr[4]            ;
; layer_l2:hl2|neuron_l2_n3:n3|r_addr[4]                  ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_addr[4]            ;
; layer_l2:hl2|neuron_l2_n4:n4|r_addr[4]                  ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_addr[4]            ;
; layer_l2:hl2|neuron_l2_n5:n5|r_addr[4]                  ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_addr[4]            ;
; layer_l2:hl2|neuron_l2_n6:n6|r_addr[4]                  ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_addr[4]            ;
; layer_l2:hl2|neuron_l2_n7:n7|r_addr[4]                  ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_addr[4]            ;
; layer_l2:hl2|neuron_l2_n8:n8|r_addr[4]                  ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_addr[4]            ;
; layer_l2:hl2|neuron_l2_n9:n9|r_addr[4]                  ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_addr[4]            ;
; layer_l2:hl2|neuron_l2_n10:n10|r_addr[5]                ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_addr[5]            ;
; layer_l2:hl2|neuron_l2_n11:n11|r_addr[5]                ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_addr[5]            ;
; layer_l2:hl2|neuron_l2_n12:n12|r_addr[5]                ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_addr[5]            ;
; layer_l2:hl2|neuron_l2_n13:n13|r_addr[5]                ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_addr[5]            ;
; layer_l2:hl2|neuron_l2_n14:n14|r_addr[5]                ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_addr[5]            ;
; layer_l2:hl2|neuron_l2_n15:n15|r_addr[5]                ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_addr[5]            ;
; layer_l2:hl2|neuron_l2_n16:n16|r_addr[5]                ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_addr[5]            ;
; layer_l2:hl2|neuron_l2_n17:n17|r_addr[5]                ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_addr[5]            ;
; layer_l2:hl2|neuron_l2_n18:n18|r_addr[5]                ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_addr[5]            ;
; layer_l2:hl2|neuron_l2_n19:n19|r_addr[5]                ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_addr[5]            ;
; layer_l2:hl2|neuron_l2_n1:n1|r_addr[5]                  ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_addr[5]            ;
; layer_l2:hl2|neuron_l2_n20:n20|r_addr[5]                ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_addr[5]            ;
; layer_l2:hl2|neuron_l2_n21:n21|r_addr[5]                ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_addr[5]            ;
; layer_l2:hl2|neuron_l2_n22:n22|r_addr[5]                ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_addr[5]            ;
; layer_l2:hl2|neuron_l2_n23:n23|r_addr[5]                ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_addr[5]            ;
; layer_l2:hl2|neuron_l2_n2:n2|r_addr[5]                  ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_addr[5]            ;
; layer_l2:hl2|neuron_l2_n3:n3|r_addr[5]                  ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_addr[5]            ;
; layer_l2:hl2|neuron_l2_n4:n4|r_addr[5]                  ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_addr[5]            ;
; layer_l2:hl2|neuron_l2_n5:n5|r_addr[5]                  ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_addr[5]            ;
; layer_l2:hl2|neuron_l2_n6:n6|r_addr[5]                  ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_addr[5]            ;
; layer_l2:hl2|neuron_l2_n7:n7|r_addr[5]                  ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_addr[5]            ;
; layer_l2:hl2|neuron_l2_n8:n8|r_addr[5]                  ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_addr[5]            ;
; layer_l2:hl2|neuron_l2_n9:n9|r_addr[5]                  ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_addr[5]            ;
; layer_l1:hl1|neuron_l1_n10:n10|r_addr[0]                ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[0]            ;
; layer_l1:hl1|neuron_l1_n11:n11|r_addr[0]                ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[0]            ;
; layer_l1:hl1|neuron_l1_n12:n12|r_addr[0]                ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[0]            ;
; layer_l1:hl1|neuron_l1_n13:n13|r_addr[0]                ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[0]            ;
; layer_l1:hl1|neuron_l1_n14:n14|r_addr[0]                ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[0]            ;
; layer_l1:hl1|neuron_l1_n15:n15|r_addr[0]                ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[0]            ;
; layer_l1:hl1|neuron_l1_n16:n16|r_addr[0]                ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[0]            ;
; layer_l1:hl1|neuron_l1_n17:n17|r_addr[0]                ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[0]            ;
; layer_l1:hl1|neuron_l1_n18:n18|r_addr[0]                ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[0]            ;
; layer_l1:hl1|neuron_l1_n19:n19|r_addr[0]                ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[0]            ;
; layer_l1:hl1|neuron_l1_n1:n1|r_addr[0]                  ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[0]            ;
; layer_l1:hl1|neuron_l1_n20:n20|r_addr[0]                ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[0]            ;
; layer_l1:hl1|neuron_l1_n21:n21|r_addr[0]                ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[0]            ;
; layer_l1:hl1|neuron_l1_n22:n22|r_addr[0]                ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[0]            ;
; layer_l1:hl1|neuron_l1_n23:n23|r_addr[0]                ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[0]            ;
; layer_l1:hl1|neuron_l1_n24:n24|r_addr[0]                ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[0]            ;
; layer_l1:hl1|neuron_l1_n25:n25|r_addr[0]                ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[0]            ;
; layer_l1:hl1|neuron_l1_n26:n26|r_addr[0]                ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[0]            ;
; layer_l1:hl1|neuron_l1_n27:n27|r_addr[0]                ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[0]            ;
; layer_l1:hl1|neuron_l1_n28:n28|r_addr[0]                ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[0]            ;
; layer_l1:hl1|neuron_l1_n29:n29|r_addr[0]                ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[0]            ;
; layer_l1:hl1|neuron_l1_n2:n2|r_addr[0]                  ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[0]            ;
; layer_l1:hl1|neuron_l1_n3:n3|r_addr[0]                  ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[0]            ;
; layer_l1:hl1|neuron_l1_n4:n4|r_addr[0]                  ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[0]            ;
; layer_l1:hl1|neuron_l1_n5:n5|r_addr[0]                  ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[0]            ;
; layer_l1:hl1|neuron_l1_n6:n6|r_addr[0]                  ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[0]            ;
; layer_l1:hl1|neuron_l1_n7:n7|r_addr[0]                  ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[0]            ;
; layer_l1:hl1|neuron_l1_n8:n8|r_addr[0]                  ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[0]            ;
; layer_l1:hl1|neuron_l1_n9:n9|r_addr[0]                  ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[0]            ;
; layer_l1:hl1|neuron_l1_n10:n10|r_addr[1]                ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[1]            ;
; layer_l1:hl1|neuron_l1_n11:n11|r_addr[1]                ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[1]            ;
; layer_l1:hl1|neuron_l1_n12:n12|r_addr[1]                ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[1]            ;
; layer_l1:hl1|neuron_l1_n13:n13|r_addr[1]                ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[1]            ;
; layer_l1:hl1|neuron_l1_n14:n14|r_addr[1]                ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[1]            ;
; layer_l1:hl1|neuron_l1_n15:n15|r_addr[1]                ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[1]            ;
; layer_l1:hl1|neuron_l1_n16:n16|r_addr[1]                ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[1]            ;
; layer_l1:hl1|neuron_l1_n17:n17|r_addr[1]                ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[1]            ;
; layer_l1:hl1|neuron_l1_n18:n18|r_addr[1]                ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[1]            ;
; layer_l1:hl1|neuron_l1_n19:n19|r_addr[1]                ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[1]            ;
; layer_l1:hl1|neuron_l1_n1:n1|r_addr[1]                  ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[1]            ;
; layer_l1:hl1|neuron_l1_n20:n20|r_addr[1]                ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[1]            ;
; layer_l1:hl1|neuron_l1_n21:n21|r_addr[1]                ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[1]            ;
; layer_l1:hl1|neuron_l1_n22:n22|r_addr[1]                ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[1]            ;
; layer_l1:hl1|neuron_l1_n23:n23|r_addr[1]                ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[1]            ;
; layer_l1:hl1|neuron_l1_n24:n24|r_addr[1]                ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[1]            ;
; layer_l1:hl1|neuron_l1_n25:n25|r_addr[1]                ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[1]            ;
; layer_l1:hl1|neuron_l1_n26:n26|r_addr[1]                ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[1]            ;
; layer_l1:hl1|neuron_l1_n27:n27|r_addr[1]                ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[1]            ;
; layer_l1:hl1|neuron_l1_n28:n28|r_addr[1]                ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[1]            ;
; layer_l1:hl1|neuron_l1_n29:n29|r_addr[1]                ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[1]            ;
; layer_l1:hl1|neuron_l1_n2:n2|r_addr[1]                  ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[1]            ;
; layer_l1:hl1|neuron_l1_n3:n3|r_addr[1]                  ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[1]            ;
; layer_l1:hl1|neuron_l1_n4:n4|r_addr[1]                  ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[1]            ;
; layer_l1:hl1|neuron_l1_n5:n5|r_addr[1]                  ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[1]            ;
; layer_l1:hl1|neuron_l1_n6:n6|r_addr[1]                  ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[1]            ;
; layer_l1:hl1|neuron_l1_n7:n7|r_addr[1]                  ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[1]            ;
; layer_l1:hl1|neuron_l1_n8:n8|r_addr[1]                  ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[1]            ;
; layer_l1:hl1|neuron_l1_n9:n9|r_addr[1]                  ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[1]            ;
; layer_l1:hl1|neuron_l1_n10:n10|r_addr[2]                ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[2]            ;
; layer_l1:hl1|neuron_l1_n11:n11|r_addr[2]                ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[2]            ;
; layer_l1:hl1|neuron_l1_n12:n12|r_addr[2]                ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[2]            ;
; layer_l1:hl1|neuron_l1_n13:n13|r_addr[2]                ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[2]            ;
; layer_l1:hl1|neuron_l1_n14:n14|r_addr[2]                ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[2]            ;
; layer_l1:hl1|neuron_l1_n15:n15|r_addr[2]                ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[2]            ;
; layer_l1:hl1|neuron_l1_n16:n16|r_addr[2]                ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[2]            ;
; layer_l1:hl1|neuron_l1_n17:n17|r_addr[2]                ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[2]            ;
; layer_l1:hl1|neuron_l1_n18:n18|r_addr[2]                ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[2]            ;
; layer_l1:hl1|neuron_l1_n19:n19|r_addr[2]                ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[2]            ;
; layer_l1:hl1|neuron_l1_n1:n1|r_addr[2]                  ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[2]            ;
; layer_l1:hl1|neuron_l1_n20:n20|r_addr[2]                ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[2]            ;
; layer_l1:hl1|neuron_l1_n21:n21|r_addr[2]                ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[2]            ;
; layer_l1:hl1|neuron_l1_n22:n22|r_addr[2]                ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[2]            ;
; layer_l1:hl1|neuron_l1_n23:n23|r_addr[2]                ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[2]            ;
; layer_l1:hl1|neuron_l1_n24:n24|r_addr[2]                ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[2]            ;
; layer_l1:hl1|neuron_l1_n25:n25|r_addr[2]                ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[2]            ;
; layer_l1:hl1|neuron_l1_n26:n26|r_addr[2]                ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[2]            ;
; layer_l1:hl1|neuron_l1_n27:n27|r_addr[2]                ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[2]            ;
; layer_l1:hl1|neuron_l1_n28:n28|r_addr[2]                ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[2]            ;
; layer_l1:hl1|neuron_l1_n29:n29|r_addr[2]                ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[2]            ;
; layer_l1:hl1|neuron_l1_n2:n2|r_addr[2]                  ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[2]            ;
; layer_l1:hl1|neuron_l1_n3:n3|r_addr[2]                  ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[2]            ;
; layer_l1:hl1|neuron_l1_n4:n4|r_addr[2]                  ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[2]            ;
; layer_l1:hl1|neuron_l1_n5:n5|r_addr[2]                  ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[2]            ;
; layer_l1:hl1|neuron_l1_n6:n6|r_addr[2]                  ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[2]            ;
; layer_l1:hl1|neuron_l1_n7:n7|r_addr[2]                  ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[2]            ;
; layer_l1:hl1|neuron_l1_n8:n8|r_addr[2]                  ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[2]            ;
; layer_l1:hl1|neuron_l1_n9:n9|r_addr[2]                  ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[2]            ;
; layer_l1:hl1|neuron_l1_n10:n10|r_addr[3]                ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[3]            ;
; layer_l1:hl1|neuron_l1_n11:n11|r_addr[3]                ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[3]            ;
; layer_l1:hl1|neuron_l1_n12:n12|r_addr[3]                ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[3]            ;
; layer_l1:hl1|neuron_l1_n13:n13|r_addr[3]                ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[3]            ;
; layer_l1:hl1|neuron_l1_n14:n14|r_addr[3]                ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[3]            ;
; layer_l1:hl1|neuron_l1_n15:n15|r_addr[3]                ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[3]            ;
; layer_l1:hl1|neuron_l1_n16:n16|r_addr[3]                ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[3]            ;
; layer_l1:hl1|neuron_l1_n17:n17|r_addr[3]                ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[3]            ;
; layer_l1:hl1|neuron_l1_n18:n18|r_addr[3]                ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[3]            ;
; layer_l1:hl1|neuron_l1_n19:n19|r_addr[3]                ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[3]            ;
; layer_l1:hl1|neuron_l1_n1:n1|r_addr[3]                  ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[3]            ;
; layer_l1:hl1|neuron_l1_n20:n20|r_addr[3]                ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[3]            ;
; layer_l1:hl1|neuron_l1_n21:n21|r_addr[3]                ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[3]            ;
; layer_l1:hl1|neuron_l1_n22:n22|r_addr[3]                ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[3]            ;
; layer_l1:hl1|neuron_l1_n23:n23|r_addr[3]                ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[3]            ;
; layer_l1:hl1|neuron_l1_n24:n24|r_addr[3]                ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[3]            ;
; layer_l1:hl1|neuron_l1_n25:n25|r_addr[3]                ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[3]            ;
; layer_l1:hl1|neuron_l1_n26:n26|r_addr[3]                ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[3]            ;
; layer_l1:hl1|neuron_l1_n27:n27|r_addr[3]                ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[3]            ;
; layer_l1:hl1|neuron_l1_n28:n28|r_addr[3]                ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[3]            ;
; layer_l1:hl1|neuron_l1_n29:n29|r_addr[3]                ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[3]            ;
; layer_l1:hl1|neuron_l1_n2:n2|r_addr[3]                  ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[3]            ;
; layer_l1:hl1|neuron_l1_n3:n3|r_addr[3]                  ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[3]            ;
; layer_l1:hl1|neuron_l1_n4:n4|r_addr[3]                  ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[3]            ;
; layer_l1:hl1|neuron_l1_n5:n5|r_addr[3]                  ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[3]            ;
; layer_l1:hl1|neuron_l1_n6:n6|r_addr[3]                  ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[3]            ;
; layer_l1:hl1|neuron_l1_n7:n7|r_addr[3]                  ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[3]            ;
; layer_l1:hl1|neuron_l1_n8:n8|r_addr[3]                  ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[3]            ;
; layer_l1:hl1|neuron_l1_n9:n9|r_addr[3]                  ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[3]            ;
; layer_l1:hl1|neuron_l1_n10:n10|r_addr[4]                ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[4]            ;
; layer_l1:hl1|neuron_l1_n11:n11|r_addr[4]                ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[4]            ;
; layer_l1:hl1|neuron_l1_n12:n12|r_addr[4]                ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[4]            ;
; layer_l1:hl1|neuron_l1_n13:n13|r_addr[4]                ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[4]            ;
; layer_l1:hl1|neuron_l1_n14:n14|r_addr[4]                ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[4]            ;
; layer_l1:hl1|neuron_l1_n15:n15|r_addr[4]                ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[4]            ;
; layer_l1:hl1|neuron_l1_n16:n16|r_addr[4]                ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[4]            ;
; layer_l1:hl1|neuron_l1_n17:n17|r_addr[4]                ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[4]            ;
; layer_l1:hl1|neuron_l1_n18:n18|r_addr[4]                ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[4]            ;
; layer_l1:hl1|neuron_l1_n19:n19|r_addr[4]                ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[4]            ;
; layer_l1:hl1|neuron_l1_n1:n1|r_addr[4]                  ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[4]            ;
; layer_l1:hl1|neuron_l1_n20:n20|r_addr[4]                ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[4]            ;
; layer_l1:hl1|neuron_l1_n21:n21|r_addr[4]                ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[4]            ;
; layer_l1:hl1|neuron_l1_n22:n22|r_addr[4]                ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[4]            ;
; layer_l1:hl1|neuron_l1_n23:n23|r_addr[4]                ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[4]            ;
; layer_l1:hl1|neuron_l1_n24:n24|r_addr[4]                ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[4]            ;
; layer_l1:hl1|neuron_l1_n25:n25|r_addr[4]                ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[4]            ;
; layer_l1:hl1|neuron_l1_n26:n26|r_addr[4]                ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[4]            ;
; layer_l1:hl1|neuron_l1_n27:n27|r_addr[4]                ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[4]            ;
; layer_l1:hl1|neuron_l1_n28:n28|r_addr[4]                ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[4]            ;
; layer_l1:hl1|neuron_l1_n29:n29|r_addr[4]                ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[4]            ;
; layer_l1:hl1|neuron_l1_n2:n2|r_addr[4]                  ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[4]            ;
; layer_l1:hl1|neuron_l1_n3:n3|r_addr[4]                  ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[4]            ;
; layer_l1:hl1|neuron_l1_n4:n4|r_addr[4]                  ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[4]            ;
; layer_l1:hl1|neuron_l1_n5:n5|r_addr[4]                  ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[4]            ;
; layer_l1:hl1|neuron_l1_n6:n6|r_addr[4]                  ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[4]            ;
; layer_l1:hl1|neuron_l1_n7:n7|r_addr[4]                  ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[4]            ;
; layer_l1:hl1|neuron_l1_n8:n8|r_addr[4]                  ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[4]            ;
; layer_l1:hl1|neuron_l1_n9:n9|r_addr[4]                  ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[4]            ;
; layer_l1:hl1|neuron_l1_n10:n10|r_addr[5]                ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[5]            ;
; layer_l1:hl1|neuron_l1_n11:n11|r_addr[5]                ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[5]            ;
; layer_l1:hl1|neuron_l1_n12:n12|r_addr[5]                ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[5]            ;
; layer_l1:hl1|neuron_l1_n13:n13|r_addr[5]                ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[5]            ;
; layer_l1:hl1|neuron_l1_n14:n14|r_addr[5]                ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[5]            ;
; layer_l1:hl1|neuron_l1_n15:n15|r_addr[5]                ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[5]            ;
; layer_l1:hl1|neuron_l1_n16:n16|r_addr[5]                ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[5]            ;
; layer_l1:hl1|neuron_l1_n17:n17|r_addr[5]                ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[5]            ;
; layer_l1:hl1|neuron_l1_n18:n18|r_addr[5]                ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[5]            ;
; layer_l1:hl1|neuron_l1_n19:n19|r_addr[5]                ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[5]            ;
; layer_l1:hl1|neuron_l1_n1:n1|r_addr[5]                  ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[5]            ;
; layer_l1:hl1|neuron_l1_n20:n20|r_addr[5]                ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[5]            ;
; layer_l1:hl1|neuron_l1_n21:n21|r_addr[5]                ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[5]            ;
; layer_l1:hl1|neuron_l1_n22:n22|r_addr[5]                ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[5]            ;
; layer_l1:hl1|neuron_l1_n23:n23|r_addr[5]                ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[5]            ;
; layer_l1:hl1|neuron_l1_n24:n24|r_addr[5]                ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[5]            ;
; layer_l1:hl1|neuron_l1_n25:n25|r_addr[5]                ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[5]            ;
; layer_l1:hl1|neuron_l1_n26:n26|r_addr[5]                ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[5]            ;
; layer_l1:hl1|neuron_l1_n27:n27|r_addr[5]                ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[5]            ;
; layer_l1:hl1|neuron_l1_n28:n28|r_addr[5]                ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[5]            ;
; layer_l1:hl1|neuron_l1_n29:n29|r_addr[5]                ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[5]            ;
; layer_l1:hl1|neuron_l1_n2:n2|r_addr[5]                  ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[5]            ;
; layer_l1:hl1|neuron_l1_n3:n3|r_addr[5]                  ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[5]            ;
; layer_l1:hl1|neuron_l1_n4:n4|r_addr[5]                  ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[5]            ;
; layer_l1:hl1|neuron_l1_n5:n5|r_addr[5]                  ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[5]            ;
; layer_l1:hl1|neuron_l1_n6:n6|r_addr[5]                  ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[5]            ;
; layer_l1:hl1|neuron_l1_n7:n7|r_addr[5]                  ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[5]            ;
; layer_l1:hl1|neuron_l1_n8:n8|r_addr[5]                  ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[5]            ;
; layer_l1:hl1|neuron_l1_n9:n9|r_addr[5]                  ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_addr[5]            ;
; layer_l0:il|neuron_l0_n1:n1|r_addr[0]                   ; Merged with layer_l0:il|neuron_l0_n0:n0|r_addr[0]             ;
; layer_l0:il|neuron_l0_n2:n2|r_addr[0]                   ; Merged with layer_l0:il|neuron_l0_n0:n0|r_addr[0]             ;
; layer_l0:il|neuron_l0_n3:n3|r_addr[0]                   ; Merged with layer_l0:il|neuron_l0_n0:n0|r_addr[0]             ;
; layer_l0:il|neuron_l0_n4:n4|r_addr[0]                   ; Merged with layer_l0:il|neuron_l0_n0:n0|r_addr[0]             ;
; layer_l0:il|neuron_l0_n5:n5|r_addr[0]                   ; Merged with layer_l0:il|neuron_l0_n0:n0|r_addr[0]             ;
; layer_l0:il|neuron_l0_n1:n1|r_addr[1]                   ; Merged with layer_l0:il|neuron_l0_n0:n0|r_addr[1]             ;
; layer_l0:il|neuron_l0_n2:n2|r_addr[1]                   ; Merged with layer_l0:il|neuron_l0_n0:n0|r_addr[1]             ;
; layer_l0:il|neuron_l0_n3:n3|r_addr[1]                   ; Merged with layer_l0:il|neuron_l0_n0:n0|r_addr[1]             ;
; layer_l0:il|neuron_l0_n4:n4|r_addr[1]                   ; Merged with layer_l0:il|neuron_l0_n0:n0|r_addr[1]             ;
; layer_l0:il|neuron_l0_n5:n5|r_addr[1]                   ; Merged with layer_l0:il|neuron_l0_n0:n0|r_addr[1]             ;
; layer_l0:il|neuron_l0_n1:n1|r_addr[2]                   ; Merged with layer_l0:il|neuron_l0_n0:n0|r_addr[2]             ;
; layer_l0:il|neuron_l0_n2:n2|r_addr[2]                   ; Merged with layer_l0:il|neuron_l0_n0:n0|r_addr[2]             ;
; layer_l0:il|neuron_l0_n3:n3|r_addr[2]                   ; Merged with layer_l0:il|neuron_l0_n0:n0|r_addr[2]             ;
; layer_l0:il|neuron_l0_n4:n4|r_addr[2]                   ; Merged with layer_l0:il|neuron_l0_n0:n0|r_addr[2]             ;
; layer_l0:il|neuron_l0_n5:n5|r_addr[2]                   ; Merged with layer_l0:il|neuron_l0_n0:n0|r_addr[2]             ;
; layer_l0:il|neuron_l0_n1:n1|r_addr[3]                   ; Merged with layer_l0:il|neuron_l0_n0:n0|r_addr[3]             ;
; layer_l0:il|neuron_l0_n2:n2|r_addr[3]                   ; Merged with layer_l0:il|neuron_l0_n0:n0|r_addr[3]             ;
; layer_l0:il|neuron_l0_n3:n3|r_addr[3]                   ; Merged with layer_l0:il|neuron_l0_n0:n0|r_addr[3]             ;
; layer_l0:il|neuron_l0_n4:n4|r_addr[3]                   ; Merged with layer_l0:il|neuron_l0_n0:n0|r_addr[3]             ;
; layer_l0:il|neuron_l0_n5:n5|r_addr[3]                   ; Merged with layer_l0:il|neuron_l0_n0:n0|r_addr[3]             ;
; layer_l0:il|neuron_l0_n1:n1|r_addr[4]                   ; Merged with layer_l0:il|neuron_l0_n0:n0|r_addr[4]             ;
; layer_l0:il|neuron_l0_n2:n2|r_addr[4]                   ; Merged with layer_l0:il|neuron_l0_n0:n0|r_addr[4]             ;
; layer_l0:il|neuron_l0_n3:n3|r_addr[4]                   ; Merged with layer_l0:il|neuron_l0_n0:n0|r_addr[4]             ;
; layer_l0:il|neuron_l0_n4:n4|r_addr[4]                   ; Merged with layer_l0:il|neuron_l0_n0:n0|r_addr[4]             ;
; layer_l0:il|neuron_l0_n5:n5|r_addr[4]                   ; Merged with layer_l0:il|neuron_l0_n0:n0|r_addr[4]             ;
; layer_l0:il|neuron_l0_n1:n1|r_addr[5]                   ; Merged with layer_l0:il|neuron_l0_n0:n0|r_addr[5]             ;
; layer_l0:il|neuron_l0_n2:n2|r_addr[5]                   ; Merged with layer_l0:il|neuron_l0_n0:n0|r_addr[5]             ;
; layer_l0:il|neuron_l0_n3:n3|r_addr[5]                   ; Merged with layer_l0:il|neuron_l0_n0:n0|r_addr[5]             ;
; layer_l0:il|neuron_l0_n4:n4|r_addr[5]                   ; Merged with layer_l0:il|neuron_l0_n0:n0|r_addr[5]             ;
; layer_l0:il|neuron_l0_n5:n5|r_addr[5]                   ; Merged with layer_l0:il|neuron_l0_n0:n0|r_addr[5]             ;
; layer_l4:ol|neuron_l4_n1:n1|r_sinapse_count[0]          ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sinapse_count[0]    ;
; layer_l4:ol|neuron_l4_n2:n2|r_sinapse_count[0]          ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sinapse_count[0]    ;
; layer_l4:ol|neuron_l4_n3:n3|r_sinapse_count[0]          ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sinapse_count[0]    ;
; layer_l4:ol|neuron_l4_n4:n4|r_sinapse_count[0]          ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sinapse_count[0]    ;
; layer_l4:ol|neuron_l4_n1:n1|r_sm.s_get_weight           ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sm.s_get_weight     ;
; layer_l4:ol|neuron_l4_n2:n2|r_sm.s_get_weight           ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sm.s_get_weight     ;
; layer_l4:ol|neuron_l4_n3:n3|r_sm.s_get_weight           ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sm.s_get_weight     ;
; layer_l4:ol|neuron_l4_n4:n4|r_sm.s_get_weight           ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sm.s_get_weight     ;
; layer_l4:ol|neuron_l4_n1:n1|r_sinapse_count[1]          ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sinapse_count[1]    ;
; layer_l4:ol|neuron_l4_n2:n2|r_sinapse_count[1]          ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sinapse_count[1]    ;
; layer_l4:ol|neuron_l4_n3:n3|r_sinapse_count[1]          ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sinapse_count[1]    ;
; layer_l4:ol|neuron_l4_n4:n4|r_sinapse_count[1]          ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sinapse_count[1]    ;
; layer_l4:ol|neuron_l4_n1:n1|r_sinapse_count[2]          ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sinapse_count[2]    ;
; layer_l4:ol|neuron_l4_n2:n2|r_sinapse_count[2]          ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sinapse_count[2]    ;
; layer_l4:ol|neuron_l4_n3:n3|r_sinapse_count[2]          ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sinapse_count[2]    ;
; layer_l4:ol|neuron_l4_n4:n4|r_sinapse_count[2]          ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sinapse_count[2]    ;
; layer_l4:ol|neuron_l4_n1:n1|r_sinapse_count[3]          ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sinapse_count[3]    ;
; layer_l4:ol|neuron_l4_n2:n2|r_sinapse_count[3]          ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sinapse_count[3]    ;
; layer_l4:ol|neuron_l4_n3:n3|r_sinapse_count[3]          ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sinapse_count[3]    ;
; layer_l4:ol|neuron_l4_n4:n4|r_sinapse_count[3]          ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sinapse_count[3]    ;
; layer_l4:ol|neuron_l4_n1:n1|r_sinapse_count[4]          ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sinapse_count[4]    ;
; layer_l4:ol|neuron_l4_n2:n2|r_sinapse_count[4]          ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sinapse_count[4]    ;
; layer_l4:ol|neuron_l4_n3:n3|r_sinapse_count[4]          ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sinapse_count[4]    ;
; layer_l4:ol|neuron_l4_n4:n4|r_sinapse_count[4]          ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sinapse_count[4]    ;
; layer_l4:ol|neuron_l4_n1:n1|r_sinapse_count[5]          ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sinapse_count[5]    ;
; layer_l4:ol|neuron_l4_n2:n2|r_sinapse_count[5]          ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sinapse_count[5]    ;
; layer_l4:ol|neuron_l4_n3:n3|r_sinapse_count[5]          ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sinapse_count[5]    ;
; layer_l4:ol|neuron_l4_n4:n4|r_sinapse_count[5]          ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sinapse_count[5]    ;
; layer_l3:hl3|neuron_l3_n10:n10|r_sinapse_count[0]       ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[0]   ;
; layer_l3:hl3|neuron_l3_n11:n11|r_sinapse_count[0]       ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[0]   ;
; layer_l3:hl3|neuron_l3_n12:n12|r_sinapse_count[0]       ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[0]   ;
; layer_l3:hl3|neuron_l3_n13:n13|r_sinapse_count[0]       ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[0]   ;
; layer_l3:hl3|neuron_l3_n14:n14|r_sinapse_count[0]       ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[0]   ;
; layer_l3:hl3|neuron_l3_n15:n15|r_sinapse_count[0]       ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[0]   ;
; layer_l3:hl3|neuron_l3_n16:n16|r_sinapse_count[0]       ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[0]   ;
; layer_l3:hl3|neuron_l3_n17:n17|r_sinapse_count[0]       ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[0]   ;
; layer_l3:hl3|neuron_l3_n18:n18|r_sinapse_count[0]       ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[0]   ;
; layer_l3:hl3|neuron_l3_n19:n19|r_sinapse_count[0]       ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[0]   ;
; layer_l3:hl3|neuron_l3_n1:n1|r_sinapse_count[0]         ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[0]   ;
; layer_l3:hl3|neuron_l3_n2:n2|r_sinapse_count[0]         ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[0]   ;
; layer_l3:hl3|neuron_l3_n3:n3|r_sinapse_count[0]         ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[0]   ;
; layer_l3:hl3|neuron_l3_n4:n4|r_sinapse_count[0]         ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[0]   ;
; layer_l3:hl3|neuron_l3_n5:n5|r_sinapse_count[0]         ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[0]   ;
; layer_l3:hl3|neuron_l3_n6:n6|r_sinapse_count[0]         ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[0]   ;
; layer_l3:hl3|neuron_l3_n7:n7|r_sinapse_count[0]         ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[0]   ;
; layer_l3:hl3|neuron_l3_n8:n8|r_sinapse_count[0]         ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[0]   ;
; layer_l3:hl3|neuron_l3_n9:n9|r_sinapse_count[0]         ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[0]   ;
; layer_l3:hl3|neuron_l3_n10:n10|r_sm.s_get_weight        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_get_weight    ;
; layer_l3:hl3|neuron_l3_n11:n11|r_sm.s_get_weight        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_get_weight    ;
; layer_l3:hl3|neuron_l3_n12:n12|r_sm.s_get_weight        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_get_weight    ;
; layer_l3:hl3|neuron_l3_n13:n13|r_sm.s_get_weight        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_get_weight    ;
; layer_l3:hl3|neuron_l3_n14:n14|r_sm.s_get_weight        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_get_weight    ;
; layer_l3:hl3|neuron_l3_n15:n15|r_sm.s_get_weight        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_get_weight    ;
; layer_l3:hl3|neuron_l3_n16:n16|r_sm.s_get_weight        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_get_weight    ;
; layer_l3:hl3|neuron_l3_n17:n17|r_sm.s_get_weight        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_get_weight    ;
; layer_l3:hl3|neuron_l3_n18:n18|r_sm.s_get_weight        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_get_weight    ;
; layer_l3:hl3|neuron_l3_n19:n19|r_sm.s_get_weight        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_get_weight    ;
; layer_l3:hl3|neuron_l3_n1:n1|r_sm.s_get_weight          ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_get_weight    ;
; layer_l3:hl3|neuron_l3_n2:n2|r_sm.s_get_weight          ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_get_weight    ;
; layer_l3:hl3|neuron_l3_n3:n3|r_sm.s_get_weight          ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_get_weight    ;
; layer_l3:hl3|neuron_l3_n4:n4|r_sm.s_get_weight          ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_get_weight    ;
; layer_l3:hl3|neuron_l3_n5:n5|r_sm.s_get_weight          ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_get_weight    ;
; layer_l3:hl3|neuron_l3_n6:n6|r_sm.s_get_weight          ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_get_weight    ;
; layer_l3:hl3|neuron_l3_n7:n7|r_sm.s_get_weight          ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_get_weight    ;
; layer_l3:hl3|neuron_l3_n8:n8|r_sm.s_get_weight          ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_get_weight    ;
; layer_l3:hl3|neuron_l3_n9:n9|r_sm.s_get_weight          ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_get_weight    ;
; layer_l3:hl3|neuron_l3_n10:n10|r_sinapse_count[1]       ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[1]   ;
; layer_l3:hl3|neuron_l3_n11:n11|r_sinapse_count[1]       ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[1]   ;
; layer_l3:hl3|neuron_l3_n12:n12|r_sinapse_count[1]       ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[1]   ;
; layer_l3:hl3|neuron_l3_n13:n13|r_sinapse_count[1]       ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[1]   ;
; layer_l3:hl3|neuron_l3_n14:n14|r_sinapse_count[1]       ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[1]   ;
; layer_l3:hl3|neuron_l3_n15:n15|r_sinapse_count[1]       ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[1]   ;
; layer_l3:hl3|neuron_l3_n16:n16|r_sinapse_count[1]       ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[1]   ;
; layer_l3:hl3|neuron_l3_n17:n17|r_sinapse_count[1]       ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[1]   ;
; layer_l3:hl3|neuron_l3_n18:n18|r_sinapse_count[1]       ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[1]   ;
; layer_l3:hl3|neuron_l3_n19:n19|r_sinapse_count[1]       ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[1]   ;
; layer_l3:hl3|neuron_l3_n1:n1|r_sinapse_count[1]         ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[1]   ;
; layer_l3:hl3|neuron_l3_n2:n2|r_sinapse_count[1]         ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[1]   ;
; layer_l3:hl3|neuron_l3_n3:n3|r_sinapse_count[1]         ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[1]   ;
; layer_l3:hl3|neuron_l3_n4:n4|r_sinapse_count[1]         ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[1]   ;
; layer_l3:hl3|neuron_l3_n5:n5|r_sinapse_count[1]         ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[1]   ;
; layer_l3:hl3|neuron_l3_n6:n6|r_sinapse_count[1]         ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[1]   ;
; layer_l3:hl3|neuron_l3_n7:n7|r_sinapse_count[1]         ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[1]   ;
; layer_l3:hl3|neuron_l3_n8:n8|r_sinapse_count[1]         ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[1]   ;
; layer_l3:hl3|neuron_l3_n9:n9|r_sinapse_count[1]         ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[1]   ;
; layer_l3:hl3|neuron_l3_n10:n10|r_sinapse_count[2]       ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[2]   ;
; layer_l3:hl3|neuron_l3_n11:n11|r_sinapse_count[2]       ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[2]   ;
; layer_l3:hl3|neuron_l3_n12:n12|r_sinapse_count[2]       ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[2]   ;
; layer_l3:hl3|neuron_l3_n13:n13|r_sinapse_count[2]       ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[2]   ;
; layer_l3:hl3|neuron_l3_n14:n14|r_sinapse_count[2]       ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[2]   ;
; layer_l3:hl3|neuron_l3_n15:n15|r_sinapse_count[2]       ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[2]   ;
; layer_l3:hl3|neuron_l3_n16:n16|r_sinapse_count[2]       ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[2]   ;
; layer_l3:hl3|neuron_l3_n17:n17|r_sinapse_count[2]       ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[2]   ;
; layer_l3:hl3|neuron_l3_n18:n18|r_sinapse_count[2]       ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[2]   ;
; layer_l3:hl3|neuron_l3_n19:n19|r_sinapse_count[2]       ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[2]   ;
; layer_l3:hl3|neuron_l3_n1:n1|r_sinapse_count[2]         ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[2]   ;
; layer_l3:hl3|neuron_l3_n2:n2|r_sinapse_count[2]         ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[2]   ;
; layer_l3:hl3|neuron_l3_n3:n3|r_sinapse_count[2]         ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[2]   ;
; layer_l3:hl3|neuron_l3_n4:n4|r_sinapse_count[2]         ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[2]   ;
; layer_l3:hl3|neuron_l3_n5:n5|r_sinapse_count[2]         ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[2]   ;
; layer_l3:hl3|neuron_l3_n6:n6|r_sinapse_count[2]         ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[2]   ;
; layer_l3:hl3|neuron_l3_n7:n7|r_sinapse_count[2]         ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[2]   ;
; layer_l3:hl3|neuron_l3_n8:n8|r_sinapse_count[2]         ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[2]   ;
; layer_l3:hl3|neuron_l3_n9:n9|r_sinapse_count[2]         ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[2]   ;
; layer_l3:hl3|neuron_l3_n10:n10|r_sinapse_count[3]       ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[3]   ;
; layer_l3:hl3|neuron_l3_n11:n11|r_sinapse_count[3]       ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[3]   ;
; layer_l3:hl3|neuron_l3_n12:n12|r_sinapse_count[3]       ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[3]   ;
; layer_l3:hl3|neuron_l3_n13:n13|r_sinapse_count[3]       ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[3]   ;
; layer_l3:hl3|neuron_l3_n14:n14|r_sinapse_count[3]       ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[3]   ;
; layer_l3:hl3|neuron_l3_n15:n15|r_sinapse_count[3]       ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[3]   ;
; layer_l3:hl3|neuron_l3_n16:n16|r_sinapse_count[3]       ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[3]   ;
; layer_l3:hl3|neuron_l3_n17:n17|r_sinapse_count[3]       ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[3]   ;
; layer_l3:hl3|neuron_l3_n18:n18|r_sinapse_count[3]       ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[3]   ;
; layer_l3:hl3|neuron_l3_n19:n19|r_sinapse_count[3]       ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[3]   ;
; layer_l3:hl3|neuron_l3_n1:n1|r_sinapse_count[3]         ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[3]   ;
; layer_l3:hl3|neuron_l3_n2:n2|r_sinapse_count[3]         ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[3]   ;
; layer_l3:hl3|neuron_l3_n3:n3|r_sinapse_count[3]         ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[3]   ;
; layer_l3:hl3|neuron_l3_n4:n4|r_sinapse_count[3]         ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[3]   ;
; layer_l3:hl3|neuron_l3_n5:n5|r_sinapse_count[3]         ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[3]   ;
; layer_l3:hl3|neuron_l3_n6:n6|r_sinapse_count[3]         ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[3]   ;
; layer_l3:hl3|neuron_l3_n7:n7|r_sinapse_count[3]         ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[3]   ;
; layer_l3:hl3|neuron_l3_n8:n8|r_sinapse_count[3]         ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[3]   ;
; layer_l3:hl3|neuron_l3_n9:n9|r_sinapse_count[3]         ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[3]   ;
; layer_l3:hl3|neuron_l3_n10:n10|r_sinapse_count[4]       ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[4]   ;
; layer_l3:hl3|neuron_l3_n11:n11|r_sinapse_count[4]       ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[4]   ;
; layer_l3:hl3|neuron_l3_n12:n12|r_sinapse_count[4]       ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[4]   ;
; layer_l3:hl3|neuron_l3_n13:n13|r_sinapse_count[4]       ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[4]   ;
; layer_l3:hl3|neuron_l3_n14:n14|r_sinapse_count[4]       ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[4]   ;
; layer_l3:hl3|neuron_l3_n15:n15|r_sinapse_count[4]       ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[4]   ;
; layer_l3:hl3|neuron_l3_n16:n16|r_sinapse_count[4]       ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[4]   ;
; layer_l3:hl3|neuron_l3_n17:n17|r_sinapse_count[4]       ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[4]   ;
; layer_l3:hl3|neuron_l3_n18:n18|r_sinapse_count[4]       ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[4]   ;
; layer_l3:hl3|neuron_l3_n19:n19|r_sinapse_count[4]       ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[4]   ;
; layer_l3:hl3|neuron_l3_n1:n1|r_sinapse_count[4]         ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[4]   ;
; layer_l3:hl3|neuron_l3_n2:n2|r_sinapse_count[4]         ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[4]   ;
; layer_l3:hl3|neuron_l3_n3:n3|r_sinapse_count[4]         ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[4]   ;
; layer_l3:hl3|neuron_l3_n4:n4|r_sinapse_count[4]         ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[4]   ;
; layer_l3:hl3|neuron_l3_n5:n5|r_sinapse_count[4]         ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[4]   ;
; layer_l3:hl3|neuron_l3_n6:n6|r_sinapse_count[4]         ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[4]   ;
; layer_l3:hl3|neuron_l3_n7:n7|r_sinapse_count[4]         ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[4]   ;
; layer_l3:hl3|neuron_l3_n8:n8|r_sinapse_count[4]         ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[4]   ;
; layer_l3:hl3|neuron_l3_n9:n9|r_sinapse_count[4]         ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[4]   ;
; layer_l3:hl3|neuron_l3_n10:n10|r_sinapse_count[5]       ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[5]   ;
; layer_l3:hl3|neuron_l3_n11:n11|r_sinapse_count[5]       ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[5]   ;
; layer_l3:hl3|neuron_l3_n12:n12|r_sinapse_count[5]       ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[5]   ;
; layer_l3:hl3|neuron_l3_n13:n13|r_sinapse_count[5]       ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[5]   ;
; layer_l3:hl3|neuron_l3_n14:n14|r_sinapse_count[5]       ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[5]   ;
; layer_l3:hl3|neuron_l3_n15:n15|r_sinapse_count[5]       ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[5]   ;
; layer_l3:hl3|neuron_l3_n16:n16|r_sinapse_count[5]       ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[5]   ;
; layer_l3:hl3|neuron_l3_n17:n17|r_sinapse_count[5]       ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[5]   ;
; layer_l3:hl3|neuron_l3_n18:n18|r_sinapse_count[5]       ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[5]   ;
; layer_l3:hl3|neuron_l3_n19:n19|r_sinapse_count[5]       ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[5]   ;
; layer_l3:hl3|neuron_l3_n1:n1|r_sinapse_count[5]         ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[5]   ;
; layer_l3:hl3|neuron_l3_n2:n2|r_sinapse_count[5]         ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[5]   ;
; layer_l3:hl3|neuron_l3_n3:n3|r_sinapse_count[5]         ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[5]   ;
; layer_l3:hl3|neuron_l3_n4:n4|r_sinapse_count[5]         ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[5]   ;
; layer_l3:hl3|neuron_l3_n5:n5|r_sinapse_count[5]         ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[5]   ;
; layer_l3:hl3|neuron_l3_n6:n6|r_sinapse_count[5]         ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[5]   ;
; layer_l3:hl3|neuron_l3_n7:n7|r_sinapse_count[5]         ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[5]   ;
; layer_l3:hl3|neuron_l3_n8:n8|r_sinapse_count[5]         ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[5]   ;
; layer_l3:hl3|neuron_l3_n9:n9|r_sinapse_count[5]         ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[5]   ;
; layer_l2:hl2|neuron_l2_n10:n10|r_sinapse_count[0]       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[0]   ;
; layer_l2:hl2|neuron_l2_n11:n11|r_sinapse_count[0]       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[0]   ;
; layer_l2:hl2|neuron_l2_n12:n12|r_sinapse_count[0]       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[0]   ;
; layer_l2:hl2|neuron_l2_n13:n13|r_sinapse_count[0]       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[0]   ;
; layer_l2:hl2|neuron_l2_n14:n14|r_sinapse_count[0]       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[0]   ;
; layer_l2:hl2|neuron_l2_n15:n15|r_sinapse_count[0]       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[0]   ;
; layer_l2:hl2|neuron_l2_n16:n16|r_sinapse_count[0]       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[0]   ;
; layer_l2:hl2|neuron_l2_n17:n17|r_sinapse_count[0]       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[0]   ;
; layer_l2:hl2|neuron_l2_n18:n18|r_sinapse_count[0]       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[0]   ;
; layer_l2:hl2|neuron_l2_n19:n19|r_sinapse_count[0]       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[0]   ;
; layer_l2:hl2|neuron_l2_n1:n1|r_sinapse_count[0]         ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[0]   ;
; layer_l2:hl2|neuron_l2_n20:n20|r_sinapse_count[0]       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[0]   ;
; layer_l2:hl2|neuron_l2_n21:n21|r_sinapse_count[0]       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[0]   ;
; layer_l2:hl2|neuron_l2_n22:n22|r_sinapse_count[0]       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[0]   ;
; layer_l2:hl2|neuron_l2_n23:n23|r_sinapse_count[0]       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[0]   ;
; layer_l2:hl2|neuron_l2_n2:n2|r_sinapse_count[0]         ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[0]   ;
; layer_l2:hl2|neuron_l2_n3:n3|r_sinapse_count[0]         ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[0]   ;
; layer_l2:hl2|neuron_l2_n4:n4|r_sinapse_count[0]         ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[0]   ;
; layer_l2:hl2|neuron_l2_n5:n5|r_sinapse_count[0]         ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[0]   ;
; layer_l2:hl2|neuron_l2_n6:n6|r_sinapse_count[0]         ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[0]   ;
; layer_l2:hl2|neuron_l2_n7:n7|r_sinapse_count[0]         ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[0]   ;
; layer_l2:hl2|neuron_l2_n8:n8|r_sinapse_count[0]         ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[0]   ;
; layer_l2:hl2|neuron_l2_n9:n9|r_sinapse_count[0]         ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[0]   ;
; layer_l2:hl2|neuron_l2_n10:n10|r_sm.s_get_weight        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_get_weight    ;
; layer_l2:hl2|neuron_l2_n11:n11|r_sm.s_get_weight        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_get_weight    ;
; layer_l2:hl2|neuron_l2_n12:n12|r_sm.s_get_weight        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_get_weight    ;
; layer_l2:hl2|neuron_l2_n13:n13|r_sm.s_get_weight        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_get_weight    ;
; layer_l2:hl2|neuron_l2_n14:n14|r_sm.s_get_weight        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_get_weight    ;
; layer_l2:hl2|neuron_l2_n15:n15|r_sm.s_get_weight        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_get_weight    ;
; layer_l2:hl2|neuron_l2_n16:n16|r_sm.s_get_weight        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_get_weight    ;
; layer_l2:hl2|neuron_l2_n17:n17|r_sm.s_get_weight        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_get_weight    ;
; layer_l2:hl2|neuron_l2_n18:n18|r_sm.s_get_weight        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_get_weight    ;
; layer_l2:hl2|neuron_l2_n19:n19|r_sm.s_get_weight        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_get_weight    ;
; layer_l2:hl2|neuron_l2_n1:n1|r_sm.s_get_weight          ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_get_weight    ;
; layer_l2:hl2|neuron_l2_n20:n20|r_sm.s_get_weight        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_get_weight    ;
; layer_l2:hl2|neuron_l2_n21:n21|r_sm.s_get_weight        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_get_weight    ;
; layer_l2:hl2|neuron_l2_n22:n22|r_sm.s_get_weight        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_get_weight    ;
; layer_l2:hl2|neuron_l2_n23:n23|r_sm.s_get_weight        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_get_weight    ;
; layer_l2:hl2|neuron_l2_n2:n2|r_sm.s_get_weight          ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_get_weight    ;
; layer_l2:hl2|neuron_l2_n3:n3|r_sm.s_get_weight          ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_get_weight    ;
; layer_l2:hl2|neuron_l2_n4:n4|r_sm.s_get_weight          ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_get_weight    ;
; layer_l2:hl2|neuron_l2_n5:n5|r_sm.s_get_weight          ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_get_weight    ;
; layer_l2:hl2|neuron_l2_n6:n6|r_sm.s_get_weight          ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_get_weight    ;
; layer_l2:hl2|neuron_l2_n7:n7|r_sm.s_get_weight          ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_get_weight    ;
; layer_l2:hl2|neuron_l2_n8:n8|r_sm.s_get_weight          ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_get_weight    ;
; layer_l2:hl2|neuron_l2_n9:n9|r_sm.s_get_weight          ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_get_weight    ;
; layer_l2:hl2|neuron_l2_n10:n10|r_sinapse_count[1]       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[1]   ;
; layer_l2:hl2|neuron_l2_n11:n11|r_sinapse_count[1]       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[1]   ;
; layer_l2:hl2|neuron_l2_n12:n12|r_sinapse_count[1]       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[1]   ;
; layer_l2:hl2|neuron_l2_n13:n13|r_sinapse_count[1]       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[1]   ;
; layer_l2:hl2|neuron_l2_n14:n14|r_sinapse_count[1]       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[1]   ;
; layer_l2:hl2|neuron_l2_n15:n15|r_sinapse_count[1]       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[1]   ;
; layer_l2:hl2|neuron_l2_n16:n16|r_sinapse_count[1]       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[1]   ;
; layer_l2:hl2|neuron_l2_n17:n17|r_sinapse_count[1]       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[1]   ;
; layer_l2:hl2|neuron_l2_n18:n18|r_sinapse_count[1]       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[1]   ;
; layer_l2:hl2|neuron_l2_n19:n19|r_sinapse_count[1]       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[1]   ;
; layer_l2:hl2|neuron_l2_n1:n1|r_sinapse_count[1]         ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[1]   ;
; layer_l2:hl2|neuron_l2_n20:n20|r_sinapse_count[1]       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[1]   ;
; layer_l2:hl2|neuron_l2_n21:n21|r_sinapse_count[1]       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[1]   ;
; layer_l2:hl2|neuron_l2_n22:n22|r_sinapse_count[1]       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[1]   ;
; layer_l2:hl2|neuron_l2_n23:n23|r_sinapse_count[1]       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[1]   ;
; layer_l2:hl2|neuron_l2_n2:n2|r_sinapse_count[1]         ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[1]   ;
; layer_l2:hl2|neuron_l2_n3:n3|r_sinapse_count[1]         ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[1]   ;
; layer_l2:hl2|neuron_l2_n4:n4|r_sinapse_count[1]         ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[1]   ;
; layer_l2:hl2|neuron_l2_n5:n5|r_sinapse_count[1]         ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[1]   ;
; layer_l2:hl2|neuron_l2_n6:n6|r_sinapse_count[1]         ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[1]   ;
; layer_l2:hl2|neuron_l2_n7:n7|r_sinapse_count[1]         ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[1]   ;
; layer_l2:hl2|neuron_l2_n8:n8|r_sinapse_count[1]         ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[1]   ;
; layer_l2:hl2|neuron_l2_n9:n9|r_sinapse_count[1]         ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[1]   ;
; layer_l2:hl2|neuron_l2_n10:n10|r_sinapse_count[2]       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[2]   ;
; layer_l2:hl2|neuron_l2_n11:n11|r_sinapse_count[2]       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[2]   ;
; layer_l2:hl2|neuron_l2_n12:n12|r_sinapse_count[2]       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[2]   ;
; layer_l2:hl2|neuron_l2_n13:n13|r_sinapse_count[2]       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[2]   ;
; layer_l2:hl2|neuron_l2_n14:n14|r_sinapse_count[2]       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[2]   ;
; layer_l2:hl2|neuron_l2_n15:n15|r_sinapse_count[2]       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[2]   ;
; layer_l2:hl2|neuron_l2_n16:n16|r_sinapse_count[2]       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[2]   ;
; layer_l2:hl2|neuron_l2_n17:n17|r_sinapse_count[2]       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[2]   ;
; layer_l2:hl2|neuron_l2_n18:n18|r_sinapse_count[2]       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[2]   ;
; layer_l2:hl2|neuron_l2_n19:n19|r_sinapse_count[2]       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[2]   ;
; layer_l2:hl2|neuron_l2_n1:n1|r_sinapse_count[2]         ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[2]   ;
; layer_l2:hl2|neuron_l2_n20:n20|r_sinapse_count[2]       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[2]   ;
; layer_l2:hl2|neuron_l2_n21:n21|r_sinapse_count[2]       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[2]   ;
; layer_l2:hl2|neuron_l2_n22:n22|r_sinapse_count[2]       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[2]   ;
; layer_l2:hl2|neuron_l2_n23:n23|r_sinapse_count[2]       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[2]   ;
; layer_l2:hl2|neuron_l2_n2:n2|r_sinapse_count[2]         ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[2]   ;
; layer_l2:hl2|neuron_l2_n3:n3|r_sinapse_count[2]         ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[2]   ;
; layer_l2:hl2|neuron_l2_n4:n4|r_sinapse_count[2]         ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[2]   ;
; layer_l2:hl2|neuron_l2_n5:n5|r_sinapse_count[2]         ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[2]   ;
; layer_l2:hl2|neuron_l2_n6:n6|r_sinapse_count[2]         ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[2]   ;
; layer_l2:hl2|neuron_l2_n7:n7|r_sinapse_count[2]         ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[2]   ;
; layer_l2:hl2|neuron_l2_n8:n8|r_sinapse_count[2]         ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[2]   ;
; layer_l2:hl2|neuron_l2_n9:n9|r_sinapse_count[2]         ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[2]   ;
; layer_l2:hl2|neuron_l2_n10:n10|r_sinapse_count[3]       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[3]   ;
; layer_l2:hl2|neuron_l2_n11:n11|r_sinapse_count[3]       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[3]   ;
; layer_l2:hl2|neuron_l2_n12:n12|r_sinapse_count[3]       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[3]   ;
; layer_l2:hl2|neuron_l2_n13:n13|r_sinapse_count[3]       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[3]   ;
; layer_l2:hl2|neuron_l2_n14:n14|r_sinapse_count[3]       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[3]   ;
; layer_l2:hl2|neuron_l2_n15:n15|r_sinapse_count[3]       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[3]   ;
; layer_l2:hl2|neuron_l2_n16:n16|r_sinapse_count[3]       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[3]   ;
; layer_l2:hl2|neuron_l2_n17:n17|r_sinapse_count[3]       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[3]   ;
; layer_l2:hl2|neuron_l2_n18:n18|r_sinapse_count[3]       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[3]   ;
; layer_l2:hl2|neuron_l2_n19:n19|r_sinapse_count[3]       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[3]   ;
; layer_l2:hl2|neuron_l2_n1:n1|r_sinapse_count[3]         ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[3]   ;
; layer_l2:hl2|neuron_l2_n20:n20|r_sinapse_count[3]       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[3]   ;
; layer_l2:hl2|neuron_l2_n21:n21|r_sinapse_count[3]       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[3]   ;
; layer_l2:hl2|neuron_l2_n22:n22|r_sinapse_count[3]       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[3]   ;
; layer_l2:hl2|neuron_l2_n23:n23|r_sinapse_count[3]       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[3]   ;
; layer_l2:hl2|neuron_l2_n2:n2|r_sinapse_count[3]         ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[3]   ;
; layer_l2:hl2|neuron_l2_n3:n3|r_sinapse_count[3]         ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[3]   ;
; layer_l2:hl2|neuron_l2_n4:n4|r_sinapse_count[3]         ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[3]   ;
; layer_l2:hl2|neuron_l2_n5:n5|r_sinapse_count[3]         ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[3]   ;
; layer_l2:hl2|neuron_l2_n6:n6|r_sinapse_count[3]         ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[3]   ;
; layer_l2:hl2|neuron_l2_n7:n7|r_sinapse_count[3]         ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[3]   ;
; layer_l2:hl2|neuron_l2_n8:n8|r_sinapse_count[3]         ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[3]   ;
; layer_l2:hl2|neuron_l2_n9:n9|r_sinapse_count[3]         ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[3]   ;
; layer_l2:hl2|neuron_l2_n10:n10|r_sinapse_count[4]       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[4]   ;
; layer_l2:hl2|neuron_l2_n11:n11|r_sinapse_count[4]       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[4]   ;
; layer_l2:hl2|neuron_l2_n12:n12|r_sinapse_count[4]       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[4]   ;
; layer_l2:hl2|neuron_l2_n13:n13|r_sinapse_count[4]       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[4]   ;
; layer_l2:hl2|neuron_l2_n14:n14|r_sinapse_count[4]       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[4]   ;
; layer_l2:hl2|neuron_l2_n15:n15|r_sinapse_count[4]       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[4]   ;
; layer_l2:hl2|neuron_l2_n16:n16|r_sinapse_count[4]       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[4]   ;
; layer_l2:hl2|neuron_l2_n17:n17|r_sinapse_count[4]       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[4]   ;
; layer_l2:hl2|neuron_l2_n18:n18|r_sinapse_count[4]       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[4]   ;
; layer_l2:hl2|neuron_l2_n19:n19|r_sinapse_count[4]       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[4]   ;
; layer_l2:hl2|neuron_l2_n1:n1|r_sinapse_count[4]         ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[4]   ;
; layer_l2:hl2|neuron_l2_n20:n20|r_sinapse_count[4]       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[4]   ;
; layer_l2:hl2|neuron_l2_n21:n21|r_sinapse_count[4]       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[4]   ;
; layer_l2:hl2|neuron_l2_n22:n22|r_sinapse_count[4]       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[4]   ;
; layer_l2:hl2|neuron_l2_n23:n23|r_sinapse_count[4]       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[4]   ;
; layer_l2:hl2|neuron_l2_n2:n2|r_sinapse_count[4]         ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[4]   ;
; layer_l2:hl2|neuron_l2_n3:n3|r_sinapse_count[4]         ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[4]   ;
; layer_l2:hl2|neuron_l2_n4:n4|r_sinapse_count[4]         ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[4]   ;
; layer_l2:hl2|neuron_l2_n5:n5|r_sinapse_count[4]         ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[4]   ;
; layer_l2:hl2|neuron_l2_n6:n6|r_sinapse_count[4]         ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[4]   ;
; layer_l2:hl2|neuron_l2_n7:n7|r_sinapse_count[4]         ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[4]   ;
; layer_l2:hl2|neuron_l2_n8:n8|r_sinapse_count[4]         ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[4]   ;
; layer_l2:hl2|neuron_l2_n9:n9|r_sinapse_count[4]         ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[4]   ;
; layer_l2:hl2|neuron_l2_n10:n10|r_sinapse_count[5]       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[5]   ;
; layer_l2:hl2|neuron_l2_n11:n11|r_sinapse_count[5]       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[5]   ;
; layer_l2:hl2|neuron_l2_n12:n12|r_sinapse_count[5]       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[5]   ;
; layer_l2:hl2|neuron_l2_n13:n13|r_sinapse_count[5]       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[5]   ;
; layer_l2:hl2|neuron_l2_n14:n14|r_sinapse_count[5]       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[5]   ;
; layer_l2:hl2|neuron_l2_n15:n15|r_sinapse_count[5]       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[5]   ;
; layer_l2:hl2|neuron_l2_n16:n16|r_sinapse_count[5]       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[5]   ;
; layer_l2:hl2|neuron_l2_n17:n17|r_sinapse_count[5]       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[5]   ;
; layer_l2:hl2|neuron_l2_n18:n18|r_sinapse_count[5]       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[5]   ;
; layer_l2:hl2|neuron_l2_n19:n19|r_sinapse_count[5]       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[5]   ;
; layer_l2:hl2|neuron_l2_n1:n1|r_sinapse_count[5]         ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[5]   ;
; layer_l2:hl2|neuron_l2_n20:n20|r_sinapse_count[5]       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[5]   ;
; layer_l2:hl2|neuron_l2_n21:n21|r_sinapse_count[5]       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[5]   ;
; layer_l2:hl2|neuron_l2_n22:n22|r_sinapse_count[5]       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[5]   ;
; layer_l2:hl2|neuron_l2_n23:n23|r_sinapse_count[5]       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[5]   ;
; layer_l2:hl2|neuron_l2_n2:n2|r_sinapse_count[5]         ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[5]   ;
; layer_l2:hl2|neuron_l2_n3:n3|r_sinapse_count[5]         ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[5]   ;
; layer_l2:hl2|neuron_l2_n4:n4|r_sinapse_count[5]         ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[5]   ;
; layer_l2:hl2|neuron_l2_n5:n5|r_sinapse_count[5]         ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[5]   ;
; layer_l2:hl2|neuron_l2_n6:n6|r_sinapse_count[5]         ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[5]   ;
; layer_l2:hl2|neuron_l2_n7:n7|r_sinapse_count[5]         ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[5]   ;
; layer_l2:hl2|neuron_l2_n8:n8|r_sinapse_count[5]         ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[5]   ;
; layer_l2:hl2|neuron_l2_n9:n9|r_sinapse_count[5]         ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[5]   ;
; layer_l1:hl1|neuron_l1_n10:n10|r_sinapse_count[0]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[0]   ;
; layer_l1:hl1|neuron_l1_n11:n11|r_sinapse_count[0]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[0]   ;
; layer_l1:hl1|neuron_l1_n12:n12|r_sinapse_count[0]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[0]   ;
; layer_l1:hl1|neuron_l1_n13:n13|r_sinapse_count[0]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[0]   ;
; layer_l1:hl1|neuron_l1_n14:n14|r_sinapse_count[0]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[0]   ;
; layer_l1:hl1|neuron_l1_n15:n15|r_sinapse_count[0]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[0]   ;
; layer_l1:hl1|neuron_l1_n16:n16|r_sinapse_count[0]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[0]   ;
; layer_l1:hl1|neuron_l1_n17:n17|r_sinapse_count[0]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[0]   ;
; layer_l1:hl1|neuron_l1_n18:n18|r_sinapse_count[0]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[0]   ;
; layer_l1:hl1|neuron_l1_n19:n19|r_sinapse_count[0]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[0]   ;
; layer_l1:hl1|neuron_l1_n1:n1|r_sinapse_count[0]         ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[0]   ;
; layer_l1:hl1|neuron_l1_n20:n20|r_sinapse_count[0]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[0]   ;
; layer_l1:hl1|neuron_l1_n21:n21|r_sinapse_count[0]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[0]   ;
; layer_l1:hl1|neuron_l1_n22:n22|r_sinapse_count[0]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[0]   ;
; layer_l1:hl1|neuron_l1_n23:n23|r_sinapse_count[0]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[0]   ;
; layer_l1:hl1|neuron_l1_n24:n24|r_sinapse_count[0]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[0]   ;
; layer_l1:hl1|neuron_l1_n25:n25|r_sinapse_count[0]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[0]   ;
; layer_l1:hl1|neuron_l1_n26:n26|r_sinapse_count[0]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[0]   ;
; layer_l1:hl1|neuron_l1_n27:n27|r_sinapse_count[0]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[0]   ;
; layer_l1:hl1|neuron_l1_n28:n28|r_sinapse_count[0]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[0]   ;
; layer_l1:hl1|neuron_l1_n29:n29|r_sinapse_count[0]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[0]   ;
; layer_l1:hl1|neuron_l1_n2:n2|r_sinapse_count[0]         ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[0]   ;
; layer_l1:hl1|neuron_l1_n3:n3|r_sinapse_count[0]         ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[0]   ;
; layer_l1:hl1|neuron_l1_n4:n4|r_sinapse_count[0]         ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[0]   ;
; layer_l1:hl1|neuron_l1_n5:n5|r_sinapse_count[0]         ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[0]   ;
; layer_l1:hl1|neuron_l1_n6:n6|r_sinapse_count[0]         ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[0]   ;
; layer_l1:hl1|neuron_l1_n7:n7|r_sinapse_count[0]         ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[0]   ;
; layer_l1:hl1|neuron_l1_n8:n8|r_sinapse_count[0]         ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[0]   ;
; layer_l1:hl1|neuron_l1_n9:n9|r_sinapse_count[0]         ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[0]   ;
; layer_l1:hl1|neuron_l1_n10:n10|r_sm.s_get_weight        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_get_weight    ;
; layer_l1:hl1|neuron_l1_n11:n11|r_sm.s_get_weight        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_get_weight    ;
; layer_l1:hl1|neuron_l1_n12:n12|r_sm.s_get_weight        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_get_weight    ;
; layer_l1:hl1|neuron_l1_n13:n13|r_sm.s_get_weight        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_get_weight    ;
; layer_l1:hl1|neuron_l1_n14:n14|r_sm.s_get_weight        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_get_weight    ;
; layer_l1:hl1|neuron_l1_n15:n15|r_sm.s_get_weight        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_get_weight    ;
; layer_l1:hl1|neuron_l1_n16:n16|r_sm.s_get_weight        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_get_weight    ;
; layer_l1:hl1|neuron_l1_n17:n17|r_sm.s_get_weight        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_get_weight    ;
; layer_l1:hl1|neuron_l1_n18:n18|r_sm.s_get_weight        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_get_weight    ;
; layer_l1:hl1|neuron_l1_n19:n19|r_sm.s_get_weight        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_get_weight    ;
; layer_l1:hl1|neuron_l1_n1:n1|r_sm.s_get_weight          ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_get_weight    ;
; layer_l1:hl1|neuron_l1_n20:n20|r_sm.s_get_weight        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_get_weight    ;
; layer_l1:hl1|neuron_l1_n21:n21|r_sm.s_get_weight        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_get_weight    ;
; layer_l1:hl1|neuron_l1_n22:n22|r_sm.s_get_weight        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_get_weight    ;
; layer_l1:hl1|neuron_l1_n23:n23|r_sm.s_get_weight        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_get_weight    ;
; layer_l1:hl1|neuron_l1_n24:n24|r_sm.s_get_weight        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_get_weight    ;
; layer_l1:hl1|neuron_l1_n25:n25|r_sm.s_get_weight        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_get_weight    ;
; layer_l1:hl1|neuron_l1_n26:n26|r_sm.s_get_weight        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_get_weight    ;
; layer_l1:hl1|neuron_l1_n27:n27|r_sm.s_get_weight        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_get_weight    ;
; layer_l1:hl1|neuron_l1_n28:n28|r_sm.s_get_weight        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_get_weight    ;
; layer_l1:hl1|neuron_l1_n29:n29|r_sm.s_get_weight        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_get_weight    ;
; layer_l1:hl1|neuron_l1_n2:n2|r_sm.s_get_weight          ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_get_weight    ;
; layer_l1:hl1|neuron_l1_n3:n3|r_sm.s_get_weight          ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_get_weight    ;
; layer_l1:hl1|neuron_l1_n4:n4|r_sm.s_get_weight          ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_get_weight    ;
; layer_l1:hl1|neuron_l1_n5:n5|r_sm.s_get_weight          ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_get_weight    ;
; layer_l1:hl1|neuron_l1_n6:n6|r_sm.s_get_weight          ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_get_weight    ;
; layer_l1:hl1|neuron_l1_n7:n7|r_sm.s_get_weight          ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_get_weight    ;
; layer_l1:hl1|neuron_l1_n8:n8|r_sm.s_get_weight          ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_get_weight    ;
; layer_l1:hl1|neuron_l1_n9:n9|r_sm.s_get_weight          ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_get_weight    ;
; layer_l1:hl1|neuron_l1_n10:n10|r_sinapse_count[1]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[1]   ;
; layer_l1:hl1|neuron_l1_n11:n11|r_sinapse_count[1]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[1]   ;
; layer_l1:hl1|neuron_l1_n12:n12|r_sinapse_count[1]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[1]   ;
; layer_l1:hl1|neuron_l1_n13:n13|r_sinapse_count[1]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[1]   ;
; layer_l1:hl1|neuron_l1_n14:n14|r_sinapse_count[1]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[1]   ;
; layer_l1:hl1|neuron_l1_n15:n15|r_sinapse_count[1]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[1]   ;
; layer_l1:hl1|neuron_l1_n16:n16|r_sinapse_count[1]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[1]   ;
; layer_l1:hl1|neuron_l1_n17:n17|r_sinapse_count[1]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[1]   ;
; layer_l1:hl1|neuron_l1_n18:n18|r_sinapse_count[1]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[1]   ;
; layer_l1:hl1|neuron_l1_n19:n19|r_sinapse_count[1]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[1]   ;
; layer_l1:hl1|neuron_l1_n1:n1|r_sinapse_count[1]         ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[1]   ;
; layer_l1:hl1|neuron_l1_n20:n20|r_sinapse_count[1]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[1]   ;
; layer_l1:hl1|neuron_l1_n21:n21|r_sinapse_count[1]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[1]   ;
; layer_l1:hl1|neuron_l1_n22:n22|r_sinapse_count[1]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[1]   ;
; layer_l1:hl1|neuron_l1_n23:n23|r_sinapse_count[1]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[1]   ;
; layer_l1:hl1|neuron_l1_n24:n24|r_sinapse_count[1]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[1]   ;
; layer_l1:hl1|neuron_l1_n25:n25|r_sinapse_count[1]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[1]   ;
; layer_l1:hl1|neuron_l1_n26:n26|r_sinapse_count[1]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[1]   ;
; layer_l1:hl1|neuron_l1_n27:n27|r_sinapse_count[1]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[1]   ;
; layer_l1:hl1|neuron_l1_n28:n28|r_sinapse_count[1]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[1]   ;
; layer_l1:hl1|neuron_l1_n29:n29|r_sinapse_count[1]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[1]   ;
; layer_l1:hl1|neuron_l1_n2:n2|r_sinapse_count[1]         ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[1]   ;
; layer_l1:hl1|neuron_l1_n3:n3|r_sinapse_count[1]         ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[1]   ;
; layer_l1:hl1|neuron_l1_n4:n4|r_sinapse_count[1]         ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[1]   ;
; layer_l1:hl1|neuron_l1_n5:n5|r_sinapse_count[1]         ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[1]   ;
; layer_l1:hl1|neuron_l1_n6:n6|r_sinapse_count[1]         ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[1]   ;
; layer_l1:hl1|neuron_l1_n7:n7|r_sinapse_count[1]         ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[1]   ;
; layer_l1:hl1|neuron_l1_n8:n8|r_sinapse_count[1]         ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[1]   ;
; layer_l1:hl1|neuron_l1_n9:n9|r_sinapse_count[1]         ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[1]   ;
; layer_l1:hl1|neuron_l1_n10:n10|r_sinapse_count[2]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[2]   ;
; layer_l1:hl1|neuron_l1_n11:n11|r_sinapse_count[2]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[2]   ;
; layer_l1:hl1|neuron_l1_n12:n12|r_sinapse_count[2]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[2]   ;
; layer_l1:hl1|neuron_l1_n13:n13|r_sinapse_count[2]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[2]   ;
; layer_l1:hl1|neuron_l1_n14:n14|r_sinapse_count[2]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[2]   ;
; layer_l1:hl1|neuron_l1_n15:n15|r_sinapse_count[2]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[2]   ;
; layer_l1:hl1|neuron_l1_n16:n16|r_sinapse_count[2]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[2]   ;
; layer_l1:hl1|neuron_l1_n17:n17|r_sinapse_count[2]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[2]   ;
; layer_l1:hl1|neuron_l1_n18:n18|r_sinapse_count[2]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[2]   ;
; layer_l1:hl1|neuron_l1_n19:n19|r_sinapse_count[2]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[2]   ;
; layer_l1:hl1|neuron_l1_n1:n1|r_sinapse_count[2]         ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[2]   ;
; layer_l1:hl1|neuron_l1_n20:n20|r_sinapse_count[2]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[2]   ;
; layer_l1:hl1|neuron_l1_n21:n21|r_sinapse_count[2]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[2]   ;
; layer_l1:hl1|neuron_l1_n22:n22|r_sinapse_count[2]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[2]   ;
; layer_l1:hl1|neuron_l1_n23:n23|r_sinapse_count[2]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[2]   ;
; layer_l1:hl1|neuron_l1_n24:n24|r_sinapse_count[2]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[2]   ;
; layer_l1:hl1|neuron_l1_n25:n25|r_sinapse_count[2]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[2]   ;
; layer_l1:hl1|neuron_l1_n26:n26|r_sinapse_count[2]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[2]   ;
; layer_l1:hl1|neuron_l1_n27:n27|r_sinapse_count[2]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[2]   ;
; layer_l1:hl1|neuron_l1_n28:n28|r_sinapse_count[2]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[2]   ;
; layer_l1:hl1|neuron_l1_n29:n29|r_sinapse_count[2]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[2]   ;
; layer_l1:hl1|neuron_l1_n2:n2|r_sinapse_count[2]         ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[2]   ;
; layer_l1:hl1|neuron_l1_n3:n3|r_sinapse_count[2]         ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[2]   ;
; layer_l1:hl1|neuron_l1_n4:n4|r_sinapse_count[2]         ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[2]   ;
; layer_l1:hl1|neuron_l1_n5:n5|r_sinapse_count[2]         ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[2]   ;
; layer_l1:hl1|neuron_l1_n6:n6|r_sinapse_count[2]         ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[2]   ;
; layer_l1:hl1|neuron_l1_n7:n7|r_sinapse_count[2]         ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[2]   ;
; layer_l1:hl1|neuron_l1_n8:n8|r_sinapse_count[2]         ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[2]   ;
; layer_l1:hl1|neuron_l1_n9:n9|r_sinapse_count[2]         ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[2]   ;
; layer_l1:hl1|neuron_l1_n10:n10|r_sinapse_count[3]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[3]   ;
; layer_l1:hl1|neuron_l1_n11:n11|r_sinapse_count[3]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[3]   ;
; layer_l1:hl1|neuron_l1_n12:n12|r_sinapse_count[3]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[3]   ;
; layer_l1:hl1|neuron_l1_n13:n13|r_sinapse_count[3]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[3]   ;
; layer_l1:hl1|neuron_l1_n14:n14|r_sinapse_count[3]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[3]   ;
; layer_l1:hl1|neuron_l1_n15:n15|r_sinapse_count[3]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[3]   ;
; layer_l1:hl1|neuron_l1_n16:n16|r_sinapse_count[3]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[3]   ;
; layer_l1:hl1|neuron_l1_n17:n17|r_sinapse_count[3]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[3]   ;
; layer_l1:hl1|neuron_l1_n18:n18|r_sinapse_count[3]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[3]   ;
; layer_l1:hl1|neuron_l1_n19:n19|r_sinapse_count[3]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[3]   ;
; layer_l1:hl1|neuron_l1_n1:n1|r_sinapse_count[3]         ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[3]   ;
; layer_l1:hl1|neuron_l1_n20:n20|r_sinapse_count[3]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[3]   ;
; layer_l1:hl1|neuron_l1_n21:n21|r_sinapse_count[3]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[3]   ;
; layer_l1:hl1|neuron_l1_n22:n22|r_sinapse_count[3]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[3]   ;
; layer_l1:hl1|neuron_l1_n23:n23|r_sinapse_count[3]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[3]   ;
; layer_l1:hl1|neuron_l1_n24:n24|r_sinapse_count[3]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[3]   ;
; layer_l1:hl1|neuron_l1_n25:n25|r_sinapse_count[3]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[3]   ;
; layer_l1:hl1|neuron_l1_n26:n26|r_sinapse_count[3]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[3]   ;
; layer_l1:hl1|neuron_l1_n27:n27|r_sinapse_count[3]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[3]   ;
; layer_l1:hl1|neuron_l1_n28:n28|r_sinapse_count[3]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[3]   ;
; layer_l1:hl1|neuron_l1_n29:n29|r_sinapse_count[3]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[3]   ;
; layer_l1:hl1|neuron_l1_n2:n2|r_sinapse_count[3]         ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[3]   ;
; layer_l1:hl1|neuron_l1_n3:n3|r_sinapse_count[3]         ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[3]   ;
; layer_l1:hl1|neuron_l1_n4:n4|r_sinapse_count[3]         ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[3]   ;
; layer_l1:hl1|neuron_l1_n5:n5|r_sinapse_count[3]         ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[3]   ;
; layer_l1:hl1|neuron_l1_n6:n6|r_sinapse_count[3]         ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[3]   ;
; layer_l1:hl1|neuron_l1_n7:n7|r_sinapse_count[3]         ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[3]   ;
; layer_l1:hl1|neuron_l1_n8:n8|r_sinapse_count[3]         ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[3]   ;
; layer_l1:hl1|neuron_l1_n9:n9|r_sinapse_count[3]         ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[3]   ;
; layer_l1:hl1|neuron_l1_n10:n10|r_sinapse_count[4]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[4]   ;
; layer_l1:hl1|neuron_l1_n11:n11|r_sinapse_count[4]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[4]   ;
; layer_l1:hl1|neuron_l1_n12:n12|r_sinapse_count[4]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[4]   ;
; layer_l1:hl1|neuron_l1_n13:n13|r_sinapse_count[4]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[4]   ;
; layer_l1:hl1|neuron_l1_n14:n14|r_sinapse_count[4]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[4]   ;
; layer_l1:hl1|neuron_l1_n15:n15|r_sinapse_count[4]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[4]   ;
; layer_l1:hl1|neuron_l1_n16:n16|r_sinapse_count[4]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[4]   ;
; layer_l1:hl1|neuron_l1_n17:n17|r_sinapse_count[4]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[4]   ;
; layer_l1:hl1|neuron_l1_n18:n18|r_sinapse_count[4]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[4]   ;
; layer_l1:hl1|neuron_l1_n19:n19|r_sinapse_count[4]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[4]   ;
; layer_l1:hl1|neuron_l1_n1:n1|r_sinapse_count[4]         ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[4]   ;
; layer_l1:hl1|neuron_l1_n20:n20|r_sinapse_count[4]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[4]   ;
; layer_l1:hl1|neuron_l1_n21:n21|r_sinapse_count[4]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[4]   ;
; layer_l1:hl1|neuron_l1_n22:n22|r_sinapse_count[4]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[4]   ;
; layer_l1:hl1|neuron_l1_n23:n23|r_sinapse_count[4]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[4]   ;
; layer_l1:hl1|neuron_l1_n24:n24|r_sinapse_count[4]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[4]   ;
; layer_l1:hl1|neuron_l1_n25:n25|r_sinapse_count[4]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[4]   ;
; layer_l1:hl1|neuron_l1_n26:n26|r_sinapse_count[4]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[4]   ;
; layer_l1:hl1|neuron_l1_n27:n27|r_sinapse_count[4]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[4]   ;
; layer_l1:hl1|neuron_l1_n28:n28|r_sinapse_count[4]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[4]   ;
; layer_l1:hl1|neuron_l1_n29:n29|r_sinapse_count[4]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[4]   ;
; layer_l1:hl1|neuron_l1_n2:n2|r_sinapse_count[4]         ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[4]   ;
; layer_l1:hl1|neuron_l1_n3:n3|r_sinapse_count[4]         ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[4]   ;
; layer_l1:hl1|neuron_l1_n4:n4|r_sinapse_count[4]         ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[4]   ;
; layer_l1:hl1|neuron_l1_n5:n5|r_sinapse_count[4]         ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[4]   ;
; layer_l1:hl1|neuron_l1_n6:n6|r_sinapse_count[4]         ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[4]   ;
; layer_l1:hl1|neuron_l1_n7:n7|r_sinapse_count[4]         ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[4]   ;
; layer_l1:hl1|neuron_l1_n8:n8|r_sinapse_count[4]         ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[4]   ;
; layer_l1:hl1|neuron_l1_n9:n9|r_sinapse_count[4]         ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[4]   ;
; layer_l1:hl1|neuron_l1_n10:n10|r_sinapse_count[5]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[5]   ;
; layer_l1:hl1|neuron_l1_n11:n11|r_sinapse_count[5]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[5]   ;
; layer_l1:hl1|neuron_l1_n12:n12|r_sinapse_count[5]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[5]   ;
; layer_l1:hl1|neuron_l1_n13:n13|r_sinapse_count[5]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[5]   ;
; layer_l1:hl1|neuron_l1_n14:n14|r_sinapse_count[5]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[5]   ;
; layer_l1:hl1|neuron_l1_n15:n15|r_sinapse_count[5]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[5]   ;
; layer_l1:hl1|neuron_l1_n16:n16|r_sinapse_count[5]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[5]   ;
; layer_l1:hl1|neuron_l1_n17:n17|r_sinapse_count[5]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[5]   ;
; layer_l1:hl1|neuron_l1_n18:n18|r_sinapse_count[5]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[5]   ;
; layer_l1:hl1|neuron_l1_n19:n19|r_sinapse_count[5]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[5]   ;
; layer_l1:hl1|neuron_l1_n1:n1|r_sinapse_count[5]         ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[5]   ;
; layer_l1:hl1|neuron_l1_n20:n20|r_sinapse_count[5]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[5]   ;
; layer_l1:hl1|neuron_l1_n21:n21|r_sinapse_count[5]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[5]   ;
; layer_l1:hl1|neuron_l1_n22:n22|r_sinapse_count[5]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[5]   ;
; layer_l1:hl1|neuron_l1_n23:n23|r_sinapse_count[5]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[5]   ;
; layer_l1:hl1|neuron_l1_n24:n24|r_sinapse_count[5]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[5]   ;
; layer_l1:hl1|neuron_l1_n25:n25|r_sinapse_count[5]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[5]   ;
; layer_l1:hl1|neuron_l1_n26:n26|r_sinapse_count[5]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[5]   ;
; layer_l1:hl1|neuron_l1_n27:n27|r_sinapse_count[5]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[5]   ;
; layer_l1:hl1|neuron_l1_n28:n28|r_sinapse_count[5]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[5]   ;
; layer_l1:hl1|neuron_l1_n29:n29|r_sinapse_count[5]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[5]   ;
; layer_l1:hl1|neuron_l1_n2:n2|r_sinapse_count[5]         ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[5]   ;
; layer_l1:hl1|neuron_l1_n3:n3|r_sinapse_count[5]         ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[5]   ;
; layer_l1:hl1|neuron_l1_n4:n4|r_sinapse_count[5]         ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[5]   ;
; layer_l1:hl1|neuron_l1_n5:n5|r_sinapse_count[5]         ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[5]   ;
; layer_l1:hl1|neuron_l1_n6:n6|r_sinapse_count[5]         ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[5]   ;
; layer_l1:hl1|neuron_l1_n7:n7|r_sinapse_count[5]         ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[5]   ;
; layer_l1:hl1|neuron_l1_n8:n8|r_sinapse_count[5]         ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[5]   ;
; layer_l1:hl1|neuron_l1_n9:n9|r_sinapse_count[5]         ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[5]   ;
; layer_l0:il|neuron_l0_n1:n1|r_sinapse_count[0]          ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[0]    ;
; layer_l0:il|neuron_l0_n2:n2|r_sinapse_count[0]          ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[0]    ;
; layer_l0:il|neuron_l0_n3:n3|r_sinapse_count[0]          ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[0]    ;
; layer_l0:il|neuron_l0_n4:n4|r_sinapse_count[0]          ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[0]    ;
; layer_l0:il|neuron_l0_n5:n5|r_sinapse_count[0]          ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[0]    ;
; layer_l0:il|neuron_l0_n1:n1|r_sm.s_get_weight           ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sm.s_get_weight     ;
; layer_l0:il|neuron_l0_n2:n2|r_sm.s_get_weight           ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sm.s_get_weight     ;
; layer_l0:il|neuron_l0_n3:n3|r_sm.s_get_weight           ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sm.s_get_weight     ;
; layer_l0:il|neuron_l0_n4:n4|r_sm.s_get_weight           ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sm.s_get_weight     ;
; layer_l0:il|neuron_l0_n5:n5|r_sm.s_get_weight           ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sm.s_get_weight     ;
; layer_l0:il|neuron_l0_n1:n1|r_sinapse_count[1]          ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[1]    ;
; layer_l0:il|neuron_l0_n2:n2|r_sinapse_count[1]          ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[1]    ;
; layer_l0:il|neuron_l0_n3:n3|r_sinapse_count[1]          ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[1]    ;
; layer_l0:il|neuron_l0_n4:n4|r_sinapse_count[1]          ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[1]    ;
; layer_l0:il|neuron_l0_n5:n5|r_sinapse_count[1]          ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[1]    ;
; layer_l0:il|neuron_l0_n1:n1|r_sinapse_count[2]          ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[2]    ;
; layer_l0:il|neuron_l0_n2:n2|r_sinapse_count[2]          ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[2]    ;
; layer_l0:il|neuron_l0_n3:n3|r_sinapse_count[2]          ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[2]    ;
; layer_l0:il|neuron_l0_n4:n4|r_sinapse_count[2]          ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[2]    ;
; layer_l0:il|neuron_l0_n5:n5|r_sinapse_count[2]          ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[2]    ;
; layer_l0:il|neuron_l0_n1:n1|r_sinapse_count[3]          ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[3]    ;
; layer_l0:il|neuron_l0_n2:n2|r_sinapse_count[3]          ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[3]    ;
; layer_l0:il|neuron_l0_n3:n3|r_sinapse_count[3]          ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[3]    ;
; layer_l0:il|neuron_l0_n4:n4|r_sinapse_count[3]          ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[3]    ;
; layer_l0:il|neuron_l0_n5:n5|r_sinapse_count[3]          ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[3]    ;
; layer_l0:il|neuron_l0_n1:n1|r_sinapse_count[4]          ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[4]    ;
; layer_l0:il|neuron_l0_n2:n2|r_sinapse_count[4]          ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[4]    ;
; layer_l0:il|neuron_l0_n3:n3|r_sinapse_count[4]          ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[4]    ;
; layer_l0:il|neuron_l0_n4:n4|r_sinapse_count[4]          ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[4]    ;
; layer_l0:il|neuron_l0_n5:n5|r_sinapse_count[4]          ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[4]    ;
; layer_l0:il|neuron_l0_n1:n1|r_sinapse_count[5]          ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[5]    ;
; layer_l0:il|neuron_l0_n2:n2|r_sinapse_count[5]          ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[5]    ;
; layer_l0:il|neuron_l0_n3:n3|r_sinapse_count[5]          ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[5]    ;
; layer_l0:il|neuron_l0_n4:n4|r_sinapse_count[5]          ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[5]    ;
; layer_l0:il|neuron_l0_n5:n5|r_sinapse_count[5]          ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[5]    ;
; layer_l4:ol|neuron_l4_n1:n1|mac:mac_n1|o_done           ; Merged with layer_l4:ol|neuron_l4_n0:n0|mac:mac_n0|o_done     ;
; layer_l4:ol|neuron_l4_n2:n2|mac:mac_n2|o_done           ; Merged with layer_l4:ol|neuron_l4_n0:n0|mac:mac_n0|o_done     ;
; layer_l4:ol|neuron_l4_n3:n3|mac:mac_n3|o_done           ; Merged with layer_l4:ol|neuron_l4_n0:n0|mac:mac_n0|o_done     ;
; layer_l4:ol|neuron_l4_n4:n4|mac:mac_n4|o_done           ; Merged with layer_l4:ol|neuron_l4_n0:n0|mac:mac_n0|o_done     ;
; layer_l4:ol|neuron_l4_n1:n1|r_sm.s_bias                 ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sm.s_bias           ;
; layer_l4:ol|neuron_l4_n2:n2|r_sm.s_bias                 ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sm.s_bias           ;
; layer_l4:ol|neuron_l4_n3:n3|r_sm.s_bias                 ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sm.s_bias           ;
; layer_l4:ol|neuron_l4_n4:n4|r_sm.s_bias                 ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sm.s_bias           ;
; layer_l4:ol|neuron_l4_n1:n1|r_done                      ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_done                ;
; layer_l4:ol|neuron_l4_n2:n2|r_done                      ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_done                ;
; layer_l4:ol|neuron_l4_n3:n3|r_done                      ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_done                ;
; layer_l4:ol|neuron_l4_n4:n4|r_done                      ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_done                ;
; layer_l4:ol|neuron_l4_n1:n1|r_sm.s_clear                ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sm.s_clear          ;
; layer_l4:ol|neuron_l4_n2:n2|r_sm.s_clear                ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sm.s_clear          ;
; layer_l4:ol|neuron_l4_n3:n3|r_sm.s_clear                ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sm.s_clear          ;
; layer_l4:ol|neuron_l4_n4:n4|r_sm.s_clear                ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sm.s_clear          ;
; layer_l4:ol|neuron_l4_n1:n1|r_sinapse_count[31]         ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sinapse_count[31]   ;
; layer_l4:ol|neuron_l4_n2:n2|r_sinapse_count[31]         ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sinapse_count[31]   ;
; layer_l4:ol|neuron_l4_n3:n3|r_sinapse_count[31]         ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sinapse_count[31]   ;
; layer_l4:ol|neuron_l4_n4:n4|r_sinapse_count[31]         ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sinapse_count[31]   ;
; layer_l4:ol|neuron_l4_n1:n1|r_sinapse_count[30]         ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sinapse_count[30]   ;
; layer_l4:ol|neuron_l4_n2:n2|r_sinapse_count[30]         ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sinapse_count[30]   ;
; layer_l4:ol|neuron_l4_n3:n3|r_sinapse_count[30]         ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sinapse_count[30]   ;
; layer_l4:ol|neuron_l4_n4:n4|r_sinapse_count[30]         ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sinapse_count[30]   ;
; layer_l4:ol|neuron_l4_n1:n1|r_sinapse_count[29]         ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sinapse_count[29]   ;
; layer_l4:ol|neuron_l4_n2:n2|r_sinapse_count[29]         ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sinapse_count[29]   ;
; layer_l4:ol|neuron_l4_n3:n3|r_sinapse_count[29]         ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sinapse_count[29]   ;
; layer_l4:ol|neuron_l4_n4:n4|r_sinapse_count[29]         ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sinapse_count[29]   ;
; layer_l4:ol|neuron_l4_n1:n1|r_sinapse_count[28]         ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sinapse_count[28]   ;
; layer_l4:ol|neuron_l4_n2:n2|r_sinapse_count[28]         ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sinapse_count[28]   ;
; layer_l4:ol|neuron_l4_n3:n3|r_sinapse_count[28]         ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sinapse_count[28]   ;
; layer_l4:ol|neuron_l4_n4:n4|r_sinapse_count[28]         ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sinapse_count[28]   ;
; layer_l4:ol|neuron_l4_n1:n1|r_sinapse_count[27]         ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sinapse_count[27]   ;
; layer_l4:ol|neuron_l4_n2:n2|r_sinapse_count[27]         ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sinapse_count[27]   ;
; layer_l4:ol|neuron_l4_n3:n3|r_sinapse_count[27]         ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sinapse_count[27]   ;
; layer_l4:ol|neuron_l4_n4:n4|r_sinapse_count[27]         ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sinapse_count[27]   ;
; layer_l4:ol|neuron_l4_n1:n1|r_sinapse_count[26]         ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sinapse_count[26]   ;
; layer_l4:ol|neuron_l4_n2:n2|r_sinapse_count[26]         ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sinapse_count[26]   ;
; layer_l4:ol|neuron_l4_n3:n3|r_sinapse_count[26]         ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sinapse_count[26]   ;
; layer_l4:ol|neuron_l4_n4:n4|r_sinapse_count[26]         ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sinapse_count[26]   ;
; layer_l4:ol|neuron_l4_n1:n1|r_sinapse_count[25]         ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sinapse_count[25]   ;
; layer_l4:ol|neuron_l4_n2:n2|r_sinapse_count[25]         ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sinapse_count[25]   ;
; layer_l4:ol|neuron_l4_n3:n3|r_sinapse_count[25]         ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sinapse_count[25]   ;
; layer_l4:ol|neuron_l4_n4:n4|r_sinapse_count[25]         ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sinapse_count[25]   ;
; layer_l4:ol|neuron_l4_n1:n1|r_sinapse_count[24]         ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sinapse_count[24]   ;
; layer_l4:ol|neuron_l4_n2:n2|r_sinapse_count[24]         ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sinapse_count[24]   ;
; layer_l4:ol|neuron_l4_n3:n3|r_sinapse_count[24]         ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sinapse_count[24]   ;
; layer_l4:ol|neuron_l4_n4:n4|r_sinapse_count[24]         ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sinapse_count[24]   ;
; layer_l4:ol|neuron_l4_n1:n1|r_sinapse_count[23]         ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sinapse_count[23]   ;
; layer_l4:ol|neuron_l4_n2:n2|r_sinapse_count[23]         ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sinapse_count[23]   ;
; layer_l4:ol|neuron_l4_n3:n3|r_sinapse_count[23]         ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sinapse_count[23]   ;
; layer_l4:ol|neuron_l4_n4:n4|r_sinapse_count[23]         ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sinapse_count[23]   ;
; layer_l4:ol|neuron_l4_n1:n1|r_sinapse_count[22]         ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sinapse_count[22]   ;
; layer_l4:ol|neuron_l4_n2:n2|r_sinapse_count[22]         ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sinapse_count[22]   ;
; layer_l4:ol|neuron_l4_n3:n3|r_sinapse_count[22]         ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sinapse_count[22]   ;
; layer_l4:ol|neuron_l4_n4:n4|r_sinapse_count[22]         ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sinapse_count[22]   ;
; layer_l4:ol|neuron_l4_n1:n1|r_sinapse_count[21]         ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sinapse_count[21]   ;
; layer_l4:ol|neuron_l4_n2:n2|r_sinapse_count[21]         ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sinapse_count[21]   ;
; layer_l4:ol|neuron_l4_n3:n3|r_sinapse_count[21]         ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sinapse_count[21]   ;
; layer_l4:ol|neuron_l4_n4:n4|r_sinapse_count[21]         ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sinapse_count[21]   ;
; layer_l4:ol|neuron_l4_n1:n1|r_sinapse_count[20]         ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sinapse_count[20]   ;
; layer_l4:ol|neuron_l4_n2:n2|r_sinapse_count[20]         ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sinapse_count[20]   ;
; layer_l4:ol|neuron_l4_n3:n3|r_sinapse_count[20]         ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sinapse_count[20]   ;
; layer_l4:ol|neuron_l4_n4:n4|r_sinapse_count[20]         ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sinapse_count[20]   ;
; layer_l4:ol|neuron_l4_n1:n1|r_sinapse_count[19]         ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sinapse_count[19]   ;
; layer_l4:ol|neuron_l4_n2:n2|r_sinapse_count[19]         ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sinapse_count[19]   ;
; layer_l4:ol|neuron_l4_n3:n3|r_sinapse_count[19]         ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sinapse_count[19]   ;
; layer_l4:ol|neuron_l4_n4:n4|r_sinapse_count[19]         ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sinapse_count[19]   ;
; layer_l4:ol|neuron_l4_n1:n1|r_sinapse_count[18]         ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sinapse_count[18]   ;
; layer_l4:ol|neuron_l4_n2:n2|r_sinapse_count[18]         ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sinapse_count[18]   ;
; layer_l4:ol|neuron_l4_n3:n3|r_sinapse_count[18]         ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sinapse_count[18]   ;
; layer_l4:ol|neuron_l4_n4:n4|r_sinapse_count[18]         ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sinapse_count[18]   ;
; layer_l4:ol|neuron_l4_n1:n1|r_sinapse_count[17]         ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sinapse_count[17]   ;
; layer_l4:ol|neuron_l4_n2:n2|r_sinapse_count[17]         ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sinapse_count[17]   ;
; layer_l4:ol|neuron_l4_n3:n3|r_sinapse_count[17]         ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sinapse_count[17]   ;
; layer_l4:ol|neuron_l4_n4:n4|r_sinapse_count[17]         ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sinapse_count[17]   ;
; layer_l4:ol|neuron_l4_n1:n1|r_sinapse_count[16]         ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sinapse_count[16]   ;
; layer_l4:ol|neuron_l4_n2:n2|r_sinapse_count[16]         ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sinapse_count[16]   ;
; layer_l4:ol|neuron_l4_n3:n3|r_sinapse_count[16]         ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sinapse_count[16]   ;
; layer_l4:ol|neuron_l4_n4:n4|r_sinapse_count[16]         ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sinapse_count[16]   ;
; layer_l4:ol|neuron_l4_n1:n1|r_sinapse_count[15]         ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sinapse_count[15]   ;
; layer_l4:ol|neuron_l4_n2:n2|r_sinapse_count[15]         ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sinapse_count[15]   ;
; layer_l4:ol|neuron_l4_n3:n3|r_sinapse_count[15]         ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sinapse_count[15]   ;
; layer_l4:ol|neuron_l4_n4:n4|r_sinapse_count[15]         ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sinapse_count[15]   ;
; layer_l4:ol|neuron_l4_n1:n1|r_sinapse_count[14]         ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sinapse_count[14]   ;
; layer_l4:ol|neuron_l4_n2:n2|r_sinapse_count[14]         ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sinapse_count[14]   ;
; layer_l4:ol|neuron_l4_n3:n3|r_sinapse_count[14]         ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sinapse_count[14]   ;
; layer_l4:ol|neuron_l4_n4:n4|r_sinapse_count[14]         ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sinapse_count[14]   ;
; layer_l4:ol|neuron_l4_n1:n1|r_sinapse_count[13]         ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sinapse_count[13]   ;
; layer_l4:ol|neuron_l4_n2:n2|r_sinapse_count[13]         ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sinapse_count[13]   ;
; layer_l4:ol|neuron_l4_n3:n3|r_sinapse_count[13]         ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sinapse_count[13]   ;
; layer_l4:ol|neuron_l4_n4:n4|r_sinapse_count[13]         ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sinapse_count[13]   ;
; layer_l4:ol|neuron_l4_n1:n1|r_sinapse_count[12]         ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sinapse_count[12]   ;
; layer_l4:ol|neuron_l4_n2:n2|r_sinapse_count[12]         ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sinapse_count[12]   ;
; layer_l4:ol|neuron_l4_n3:n3|r_sinapse_count[12]         ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sinapse_count[12]   ;
; layer_l4:ol|neuron_l4_n4:n4|r_sinapse_count[12]         ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sinapse_count[12]   ;
; layer_l4:ol|neuron_l4_n1:n1|r_sinapse_count[11]         ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sinapse_count[11]   ;
; layer_l4:ol|neuron_l4_n2:n2|r_sinapse_count[11]         ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sinapse_count[11]   ;
; layer_l4:ol|neuron_l4_n3:n3|r_sinapse_count[11]         ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sinapse_count[11]   ;
; layer_l4:ol|neuron_l4_n4:n4|r_sinapse_count[11]         ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sinapse_count[11]   ;
; layer_l4:ol|neuron_l4_n1:n1|r_sinapse_count[10]         ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sinapse_count[10]   ;
; layer_l4:ol|neuron_l4_n2:n2|r_sinapse_count[10]         ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sinapse_count[10]   ;
; layer_l4:ol|neuron_l4_n3:n3|r_sinapse_count[10]         ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sinapse_count[10]   ;
; layer_l4:ol|neuron_l4_n4:n4|r_sinapse_count[10]         ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sinapse_count[10]   ;
; layer_l4:ol|neuron_l4_n1:n1|r_sinapse_count[9]          ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sinapse_count[9]    ;
; layer_l4:ol|neuron_l4_n2:n2|r_sinapse_count[9]          ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sinapse_count[9]    ;
; layer_l4:ol|neuron_l4_n3:n3|r_sinapse_count[9]          ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sinapse_count[9]    ;
; layer_l4:ol|neuron_l4_n4:n4|r_sinapse_count[9]          ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sinapse_count[9]    ;
; layer_l4:ol|neuron_l4_n1:n1|r_sinapse_count[8]          ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sinapse_count[8]    ;
; layer_l4:ol|neuron_l4_n2:n2|r_sinapse_count[8]          ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sinapse_count[8]    ;
; layer_l4:ol|neuron_l4_n3:n3|r_sinapse_count[8]          ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sinapse_count[8]    ;
; layer_l4:ol|neuron_l4_n4:n4|r_sinapse_count[8]          ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sinapse_count[8]    ;
; layer_l4:ol|neuron_l4_n1:n1|r_sinapse_count[7]          ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sinapse_count[7]    ;
; layer_l4:ol|neuron_l4_n2:n2|r_sinapse_count[7]          ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sinapse_count[7]    ;
; layer_l4:ol|neuron_l4_n3:n3|r_sinapse_count[7]          ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sinapse_count[7]    ;
; layer_l4:ol|neuron_l4_n4:n4|r_sinapse_count[7]          ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sinapse_count[7]    ;
; layer_l4:ol|neuron_l4_n1:n1|r_sinapse_count[6]          ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sinapse_count[6]    ;
; layer_l4:ol|neuron_l4_n2:n2|r_sinapse_count[6]          ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sinapse_count[6]    ;
; layer_l4:ol|neuron_l4_n3:n3|r_sinapse_count[6]          ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sinapse_count[6]    ;
; layer_l4:ol|neuron_l4_n4:n4|r_sinapse_count[6]          ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sinapse_count[6]    ;
; layer_l4:ol|neuron_l4_n1:n1|r_sm.s_mac_result           ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sm.s_mac_result     ;
; layer_l4:ol|neuron_l4_n2:n2|r_sm.s_mac_result           ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sm.s_mac_result     ;
; layer_l4:ol|neuron_l4_n3:n3|r_sm.s_mac_result           ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sm.s_mac_result     ;
; layer_l4:ol|neuron_l4_n4:n4|r_sm.s_mac_result           ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sm.s_mac_result     ;
; layer_l4:ol|neuron_l4_n1:n1|r_sm.s_idle                 ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sm.s_idle           ;
; layer_l4:ol|neuron_l4_n2:n2|r_sm.s_idle                 ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sm.s_idle           ;
; layer_l4:ol|neuron_l4_n3:n3|r_sm.s_idle                 ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sm.s_idle           ;
; layer_l4:ol|neuron_l4_n4:n4|r_sm.s_idle                 ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sm.s_idle           ;
; layer_l3:hl3|neuron_l3_n10:n10|r_sm.s_clear             ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_clear         ;
; layer_l3:hl3|neuron_l3_n11:n11|r_sm.s_clear             ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_clear         ;
; layer_l3:hl3|neuron_l3_n12:n12|r_sm.s_clear             ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_clear         ;
; layer_l3:hl3|neuron_l3_n13:n13|r_sm.s_clear             ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_clear         ;
; layer_l3:hl3|neuron_l3_n14:n14|r_sm.s_clear             ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_clear         ;
; layer_l3:hl3|neuron_l3_n15:n15|r_sm.s_clear             ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_clear         ;
; layer_l3:hl3|neuron_l3_n16:n16|r_sm.s_clear             ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_clear         ;
; layer_l3:hl3|neuron_l3_n17:n17|r_sm.s_clear             ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_clear         ;
; layer_l3:hl3|neuron_l3_n18:n18|r_sm.s_clear             ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_clear         ;
; layer_l3:hl3|neuron_l3_n19:n19|r_sm.s_clear             ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_clear         ;
; layer_l3:hl3|neuron_l3_n1:n1|r_sm.s_clear               ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_clear         ;
; layer_l3:hl3|neuron_l3_n2:n2|r_sm.s_clear               ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_clear         ;
; layer_l3:hl3|neuron_l3_n3:n3|r_sm.s_clear               ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_clear         ;
; layer_l3:hl3|neuron_l3_n4:n4|r_sm.s_clear               ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_clear         ;
; layer_l3:hl3|neuron_l3_n5:n5|r_sm.s_clear               ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_clear         ;
; layer_l3:hl3|neuron_l3_n6:n6|r_sm.s_clear               ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_clear         ;
; layer_l3:hl3|neuron_l3_n7:n7|r_sm.s_clear               ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_clear         ;
; layer_l3:hl3|neuron_l3_n8:n8|r_sm.s_clear               ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_clear         ;
; layer_l3:hl3|neuron_l3_n9:n9|r_sm.s_clear               ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_clear         ;
; layer_l3:hl3|neuron_l3_n10:n10|r_sinapse_count[31]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[31]  ;
; layer_l3:hl3|neuron_l3_n11:n11|r_sinapse_count[31]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[31]  ;
; layer_l3:hl3|neuron_l3_n12:n12|r_sinapse_count[31]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[31]  ;
; layer_l3:hl3|neuron_l3_n13:n13|r_sinapse_count[31]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[31]  ;
; layer_l3:hl3|neuron_l3_n14:n14|r_sinapse_count[31]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[31]  ;
; layer_l3:hl3|neuron_l3_n15:n15|r_sinapse_count[31]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[31]  ;
; layer_l3:hl3|neuron_l3_n16:n16|r_sinapse_count[31]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[31]  ;
; layer_l3:hl3|neuron_l3_n17:n17|r_sinapse_count[31]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[31]  ;
; layer_l3:hl3|neuron_l3_n18:n18|r_sinapse_count[31]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[31]  ;
; layer_l3:hl3|neuron_l3_n19:n19|r_sinapse_count[31]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[31]  ;
; layer_l3:hl3|neuron_l3_n1:n1|r_sinapse_count[31]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[31]  ;
; layer_l3:hl3|neuron_l3_n2:n2|r_sinapse_count[31]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[31]  ;
; layer_l3:hl3|neuron_l3_n3:n3|r_sinapse_count[31]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[31]  ;
; layer_l3:hl3|neuron_l3_n4:n4|r_sinapse_count[31]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[31]  ;
; layer_l3:hl3|neuron_l3_n5:n5|r_sinapse_count[31]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[31]  ;
; layer_l3:hl3|neuron_l3_n6:n6|r_sinapse_count[31]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[31]  ;
; layer_l3:hl3|neuron_l3_n7:n7|r_sinapse_count[31]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[31]  ;
; layer_l3:hl3|neuron_l3_n8:n8|r_sinapse_count[31]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[31]  ;
; layer_l3:hl3|neuron_l3_n9:n9|r_sinapse_count[31]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[31]  ;
; layer_l3:hl3|neuron_l3_n10:n10|r_sinapse_count[30]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[30]  ;
; layer_l3:hl3|neuron_l3_n11:n11|r_sinapse_count[30]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[30]  ;
; layer_l3:hl3|neuron_l3_n12:n12|r_sinapse_count[30]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[30]  ;
; layer_l3:hl3|neuron_l3_n13:n13|r_sinapse_count[30]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[30]  ;
; layer_l3:hl3|neuron_l3_n14:n14|r_sinapse_count[30]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[30]  ;
; layer_l3:hl3|neuron_l3_n15:n15|r_sinapse_count[30]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[30]  ;
; layer_l3:hl3|neuron_l3_n16:n16|r_sinapse_count[30]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[30]  ;
; layer_l3:hl3|neuron_l3_n17:n17|r_sinapse_count[30]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[30]  ;
; layer_l3:hl3|neuron_l3_n18:n18|r_sinapse_count[30]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[30]  ;
; layer_l3:hl3|neuron_l3_n19:n19|r_sinapse_count[30]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[30]  ;
; layer_l3:hl3|neuron_l3_n1:n1|r_sinapse_count[30]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[30]  ;
; layer_l3:hl3|neuron_l3_n2:n2|r_sinapse_count[30]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[30]  ;
; layer_l3:hl3|neuron_l3_n3:n3|r_sinapse_count[30]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[30]  ;
; layer_l3:hl3|neuron_l3_n4:n4|r_sinapse_count[30]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[30]  ;
; layer_l3:hl3|neuron_l3_n5:n5|r_sinapse_count[30]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[30]  ;
; layer_l3:hl3|neuron_l3_n6:n6|r_sinapse_count[30]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[30]  ;
; layer_l3:hl3|neuron_l3_n7:n7|r_sinapse_count[30]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[30]  ;
; layer_l3:hl3|neuron_l3_n8:n8|r_sinapse_count[30]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[30]  ;
; layer_l3:hl3|neuron_l3_n9:n9|r_sinapse_count[30]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[30]  ;
; layer_l3:hl3|neuron_l3_n10:n10|r_sinapse_count[29]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[29]  ;
; layer_l3:hl3|neuron_l3_n11:n11|r_sinapse_count[29]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[29]  ;
; layer_l3:hl3|neuron_l3_n12:n12|r_sinapse_count[29]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[29]  ;
; layer_l3:hl3|neuron_l3_n13:n13|r_sinapse_count[29]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[29]  ;
; layer_l3:hl3|neuron_l3_n14:n14|r_sinapse_count[29]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[29]  ;
; layer_l3:hl3|neuron_l3_n15:n15|r_sinapse_count[29]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[29]  ;
; layer_l3:hl3|neuron_l3_n16:n16|r_sinapse_count[29]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[29]  ;
; layer_l3:hl3|neuron_l3_n17:n17|r_sinapse_count[29]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[29]  ;
; layer_l3:hl3|neuron_l3_n18:n18|r_sinapse_count[29]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[29]  ;
; layer_l3:hl3|neuron_l3_n19:n19|r_sinapse_count[29]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[29]  ;
; layer_l3:hl3|neuron_l3_n1:n1|r_sinapse_count[29]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[29]  ;
; layer_l3:hl3|neuron_l3_n2:n2|r_sinapse_count[29]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[29]  ;
; layer_l3:hl3|neuron_l3_n3:n3|r_sinapse_count[29]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[29]  ;
; layer_l3:hl3|neuron_l3_n4:n4|r_sinapse_count[29]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[29]  ;
; layer_l3:hl3|neuron_l3_n5:n5|r_sinapse_count[29]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[29]  ;
; layer_l3:hl3|neuron_l3_n6:n6|r_sinapse_count[29]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[29]  ;
; layer_l3:hl3|neuron_l3_n7:n7|r_sinapse_count[29]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[29]  ;
; layer_l3:hl3|neuron_l3_n8:n8|r_sinapse_count[29]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[29]  ;
; layer_l3:hl3|neuron_l3_n9:n9|r_sinapse_count[29]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[29]  ;
; layer_l3:hl3|neuron_l3_n10:n10|r_sinapse_count[28]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[28]  ;
; layer_l3:hl3|neuron_l3_n11:n11|r_sinapse_count[28]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[28]  ;
; layer_l3:hl3|neuron_l3_n12:n12|r_sinapse_count[28]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[28]  ;
; layer_l3:hl3|neuron_l3_n13:n13|r_sinapse_count[28]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[28]  ;
; layer_l3:hl3|neuron_l3_n14:n14|r_sinapse_count[28]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[28]  ;
; layer_l3:hl3|neuron_l3_n15:n15|r_sinapse_count[28]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[28]  ;
; layer_l3:hl3|neuron_l3_n16:n16|r_sinapse_count[28]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[28]  ;
; layer_l3:hl3|neuron_l3_n17:n17|r_sinapse_count[28]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[28]  ;
; layer_l3:hl3|neuron_l3_n18:n18|r_sinapse_count[28]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[28]  ;
; layer_l3:hl3|neuron_l3_n19:n19|r_sinapse_count[28]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[28]  ;
; layer_l3:hl3|neuron_l3_n1:n1|r_sinapse_count[28]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[28]  ;
; layer_l3:hl3|neuron_l3_n2:n2|r_sinapse_count[28]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[28]  ;
; layer_l3:hl3|neuron_l3_n3:n3|r_sinapse_count[28]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[28]  ;
; layer_l3:hl3|neuron_l3_n4:n4|r_sinapse_count[28]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[28]  ;
; layer_l3:hl3|neuron_l3_n5:n5|r_sinapse_count[28]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[28]  ;
; layer_l3:hl3|neuron_l3_n6:n6|r_sinapse_count[28]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[28]  ;
; layer_l3:hl3|neuron_l3_n7:n7|r_sinapse_count[28]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[28]  ;
; layer_l3:hl3|neuron_l3_n8:n8|r_sinapse_count[28]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[28]  ;
; layer_l3:hl3|neuron_l3_n9:n9|r_sinapse_count[28]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[28]  ;
; layer_l3:hl3|neuron_l3_n10:n10|r_sinapse_count[27]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[27]  ;
; layer_l3:hl3|neuron_l3_n11:n11|r_sinapse_count[27]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[27]  ;
; layer_l3:hl3|neuron_l3_n12:n12|r_sinapse_count[27]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[27]  ;
; layer_l3:hl3|neuron_l3_n13:n13|r_sinapse_count[27]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[27]  ;
; layer_l3:hl3|neuron_l3_n14:n14|r_sinapse_count[27]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[27]  ;
; layer_l3:hl3|neuron_l3_n15:n15|r_sinapse_count[27]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[27]  ;
; layer_l3:hl3|neuron_l3_n16:n16|r_sinapse_count[27]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[27]  ;
; layer_l3:hl3|neuron_l3_n17:n17|r_sinapse_count[27]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[27]  ;
; layer_l3:hl3|neuron_l3_n18:n18|r_sinapse_count[27]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[27]  ;
; layer_l3:hl3|neuron_l3_n19:n19|r_sinapse_count[27]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[27]  ;
; layer_l3:hl3|neuron_l3_n1:n1|r_sinapse_count[27]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[27]  ;
; layer_l3:hl3|neuron_l3_n2:n2|r_sinapse_count[27]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[27]  ;
; layer_l3:hl3|neuron_l3_n3:n3|r_sinapse_count[27]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[27]  ;
; layer_l3:hl3|neuron_l3_n4:n4|r_sinapse_count[27]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[27]  ;
; layer_l3:hl3|neuron_l3_n5:n5|r_sinapse_count[27]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[27]  ;
; layer_l3:hl3|neuron_l3_n6:n6|r_sinapse_count[27]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[27]  ;
; layer_l3:hl3|neuron_l3_n7:n7|r_sinapse_count[27]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[27]  ;
; layer_l3:hl3|neuron_l3_n8:n8|r_sinapse_count[27]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[27]  ;
; layer_l3:hl3|neuron_l3_n9:n9|r_sinapse_count[27]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[27]  ;
; layer_l3:hl3|neuron_l3_n10:n10|r_sinapse_count[26]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[26]  ;
; layer_l3:hl3|neuron_l3_n11:n11|r_sinapse_count[26]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[26]  ;
; layer_l3:hl3|neuron_l3_n12:n12|r_sinapse_count[26]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[26]  ;
; layer_l3:hl3|neuron_l3_n13:n13|r_sinapse_count[26]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[26]  ;
; layer_l3:hl3|neuron_l3_n14:n14|r_sinapse_count[26]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[26]  ;
; layer_l3:hl3|neuron_l3_n15:n15|r_sinapse_count[26]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[26]  ;
; layer_l3:hl3|neuron_l3_n16:n16|r_sinapse_count[26]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[26]  ;
; layer_l3:hl3|neuron_l3_n17:n17|r_sinapse_count[26]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[26]  ;
; layer_l3:hl3|neuron_l3_n18:n18|r_sinapse_count[26]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[26]  ;
; layer_l3:hl3|neuron_l3_n19:n19|r_sinapse_count[26]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[26]  ;
; layer_l3:hl3|neuron_l3_n1:n1|r_sinapse_count[26]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[26]  ;
; layer_l3:hl3|neuron_l3_n2:n2|r_sinapse_count[26]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[26]  ;
; layer_l3:hl3|neuron_l3_n3:n3|r_sinapse_count[26]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[26]  ;
; layer_l3:hl3|neuron_l3_n4:n4|r_sinapse_count[26]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[26]  ;
; layer_l3:hl3|neuron_l3_n5:n5|r_sinapse_count[26]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[26]  ;
; layer_l3:hl3|neuron_l3_n6:n6|r_sinapse_count[26]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[26]  ;
; layer_l3:hl3|neuron_l3_n7:n7|r_sinapse_count[26]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[26]  ;
; layer_l3:hl3|neuron_l3_n8:n8|r_sinapse_count[26]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[26]  ;
; layer_l3:hl3|neuron_l3_n9:n9|r_sinapse_count[26]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[26]  ;
; layer_l3:hl3|neuron_l3_n10:n10|r_sinapse_count[25]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[25]  ;
; layer_l3:hl3|neuron_l3_n11:n11|r_sinapse_count[25]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[25]  ;
; layer_l3:hl3|neuron_l3_n12:n12|r_sinapse_count[25]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[25]  ;
; layer_l3:hl3|neuron_l3_n13:n13|r_sinapse_count[25]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[25]  ;
; layer_l3:hl3|neuron_l3_n14:n14|r_sinapse_count[25]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[25]  ;
; layer_l3:hl3|neuron_l3_n15:n15|r_sinapse_count[25]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[25]  ;
; layer_l3:hl3|neuron_l3_n16:n16|r_sinapse_count[25]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[25]  ;
; layer_l3:hl3|neuron_l3_n17:n17|r_sinapse_count[25]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[25]  ;
; layer_l3:hl3|neuron_l3_n18:n18|r_sinapse_count[25]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[25]  ;
; layer_l3:hl3|neuron_l3_n19:n19|r_sinapse_count[25]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[25]  ;
; layer_l3:hl3|neuron_l3_n1:n1|r_sinapse_count[25]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[25]  ;
; layer_l3:hl3|neuron_l3_n2:n2|r_sinapse_count[25]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[25]  ;
; layer_l3:hl3|neuron_l3_n3:n3|r_sinapse_count[25]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[25]  ;
; layer_l3:hl3|neuron_l3_n4:n4|r_sinapse_count[25]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[25]  ;
; layer_l3:hl3|neuron_l3_n5:n5|r_sinapse_count[25]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[25]  ;
; layer_l3:hl3|neuron_l3_n6:n6|r_sinapse_count[25]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[25]  ;
; layer_l3:hl3|neuron_l3_n7:n7|r_sinapse_count[25]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[25]  ;
; layer_l3:hl3|neuron_l3_n8:n8|r_sinapse_count[25]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[25]  ;
; layer_l3:hl3|neuron_l3_n9:n9|r_sinapse_count[25]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[25]  ;
; layer_l3:hl3|neuron_l3_n10:n10|r_sinapse_count[24]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[24]  ;
; layer_l3:hl3|neuron_l3_n11:n11|r_sinapse_count[24]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[24]  ;
; layer_l3:hl3|neuron_l3_n12:n12|r_sinapse_count[24]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[24]  ;
; layer_l3:hl3|neuron_l3_n13:n13|r_sinapse_count[24]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[24]  ;
; layer_l3:hl3|neuron_l3_n14:n14|r_sinapse_count[24]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[24]  ;
; layer_l3:hl3|neuron_l3_n15:n15|r_sinapse_count[24]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[24]  ;
; layer_l3:hl3|neuron_l3_n16:n16|r_sinapse_count[24]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[24]  ;
; layer_l3:hl3|neuron_l3_n17:n17|r_sinapse_count[24]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[24]  ;
; layer_l3:hl3|neuron_l3_n18:n18|r_sinapse_count[24]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[24]  ;
; layer_l3:hl3|neuron_l3_n19:n19|r_sinapse_count[24]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[24]  ;
; layer_l3:hl3|neuron_l3_n1:n1|r_sinapse_count[24]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[24]  ;
; layer_l3:hl3|neuron_l3_n2:n2|r_sinapse_count[24]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[24]  ;
; layer_l3:hl3|neuron_l3_n3:n3|r_sinapse_count[24]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[24]  ;
; layer_l3:hl3|neuron_l3_n4:n4|r_sinapse_count[24]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[24]  ;
; layer_l3:hl3|neuron_l3_n5:n5|r_sinapse_count[24]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[24]  ;
; layer_l3:hl3|neuron_l3_n6:n6|r_sinapse_count[24]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[24]  ;
; layer_l3:hl3|neuron_l3_n7:n7|r_sinapse_count[24]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[24]  ;
; layer_l3:hl3|neuron_l3_n8:n8|r_sinapse_count[24]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[24]  ;
; layer_l3:hl3|neuron_l3_n9:n9|r_sinapse_count[24]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[24]  ;
; layer_l3:hl3|neuron_l3_n10:n10|r_sinapse_count[23]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[23]  ;
; layer_l3:hl3|neuron_l3_n11:n11|r_sinapse_count[23]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[23]  ;
; layer_l3:hl3|neuron_l3_n12:n12|r_sinapse_count[23]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[23]  ;
; layer_l3:hl3|neuron_l3_n13:n13|r_sinapse_count[23]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[23]  ;
; layer_l3:hl3|neuron_l3_n14:n14|r_sinapse_count[23]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[23]  ;
; layer_l3:hl3|neuron_l3_n15:n15|r_sinapse_count[23]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[23]  ;
; layer_l3:hl3|neuron_l3_n16:n16|r_sinapse_count[23]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[23]  ;
; layer_l3:hl3|neuron_l3_n17:n17|r_sinapse_count[23]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[23]  ;
; layer_l3:hl3|neuron_l3_n18:n18|r_sinapse_count[23]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[23]  ;
; layer_l3:hl3|neuron_l3_n19:n19|r_sinapse_count[23]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[23]  ;
; layer_l3:hl3|neuron_l3_n1:n1|r_sinapse_count[23]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[23]  ;
; layer_l3:hl3|neuron_l3_n2:n2|r_sinapse_count[23]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[23]  ;
; layer_l3:hl3|neuron_l3_n3:n3|r_sinapse_count[23]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[23]  ;
; layer_l3:hl3|neuron_l3_n4:n4|r_sinapse_count[23]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[23]  ;
; layer_l3:hl3|neuron_l3_n5:n5|r_sinapse_count[23]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[23]  ;
; layer_l3:hl3|neuron_l3_n6:n6|r_sinapse_count[23]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[23]  ;
; layer_l3:hl3|neuron_l3_n7:n7|r_sinapse_count[23]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[23]  ;
; layer_l3:hl3|neuron_l3_n8:n8|r_sinapse_count[23]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[23]  ;
; layer_l3:hl3|neuron_l3_n9:n9|r_sinapse_count[23]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[23]  ;
; layer_l3:hl3|neuron_l3_n10:n10|r_sinapse_count[22]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[22]  ;
; layer_l3:hl3|neuron_l3_n11:n11|r_sinapse_count[22]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[22]  ;
; layer_l3:hl3|neuron_l3_n12:n12|r_sinapse_count[22]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[22]  ;
; layer_l3:hl3|neuron_l3_n13:n13|r_sinapse_count[22]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[22]  ;
; layer_l3:hl3|neuron_l3_n14:n14|r_sinapse_count[22]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[22]  ;
; layer_l3:hl3|neuron_l3_n15:n15|r_sinapse_count[22]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[22]  ;
; layer_l3:hl3|neuron_l3_n16:n16|r_sinapse_count[22]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[22]  ;
; layer_l3:hl3|neuron_l3_n17:n17|r_sinapse_count[22]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[22]  ;
; layer_l3:hl3|neuron_l3_n18:n18|r_sinapse_count[22]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[22]  ;
; layer_l3:hl3|neuron_l3_n19:n19|r_sinapse_count[22]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[22]  ;
; layer_l3:hl3|neuron_l3_n1:n1|r_sinapse_count[22]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[22]  ;
; layer_l3:hl3|neuron_l3_n2:n2|r_sinapse_count[22]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[22]  ;
; layer_l3:hl3|neuron_l3_n3:n3|r_sinapse_count[22]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[22]  ;
; layer_l3:hl3|neuron_l3_n4:n4|r_sinapse_count[22]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[22]  ;
; layer_l3:hl3|neuron_l3_n5:n5|r_sinapse_count[22]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[22]  ;
; layer_l3:hl3|neuron_l3_n6:n6|r_sinapse_count[22]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[22]  ;
; layer_l3:hl3|neuron_l3_n7:n7|r_sinapse_count[22]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[22]  ;
; layer_l3:hl3|neuron_l3_n8:n8|r_sinapse_count[22]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[22]  ;
; layer_l3:hl3|neuron_l3_n9:n9|r_sinapse_count[22]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[22]  ;
; layer_l3:hl3|neuron_l3_n10:n10|r_sinapse_count[21]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[21]  ;
; layer_l3:hl3|neuron_l3_n11:n11|r_sinapse_count[21]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[21]  ;
; layer_l3:hl3|neuron_l3_n12:n12|r_sinapse_count[21]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[21]  ;
; layer_l3:hl3|neuron_l3_n13:n13|r_sinapse_count[21]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[21]  ;
; layer_l3:hl3|neuron_l3_n14:n14|r_sinapse_count[21]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[21]  ;
; layer_l3:hl3|neuron_l3_n15:n15|r_sinapse_count[21]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[21]  ;
; layer_l3:hl3|neuron_l3_n16:n16|r_sinapse_count[21]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[21]  ;
; layer_l3:hl3|neuron_l3_n17:n17|r_sinapse_count[21]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[21]  ;
; layer_l3:hl3|neuron_l3_n18:n18|r_sinapse_count[21]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[21]  ;
; layer_l3:hl3|neuron_l3_n19:n19|r_sinapse_count[21]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[21]  ;
; layer_l3:hl3|neuron_l3_n1:n1|r_sinapse_count[21]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[21]  ;
; layer_l3:hl3|neuron_l3_n2:n2|r_sinapse_count[21]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[21]  ;
; layer_l3:hl3|neuron_l3_n3:n3|r_sinapse_count[21]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[21]  ;
; layer_l3:hl3|neuron_l3_n4:n4|r_sinapse_count[21]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[21]  ;
; layer_l3:hl3|neuron_l3_n5:n5|r_sinapse_count[21]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[21]  ;
; layer_l3:hl3|neuron_l3_n6:n6|r_sinapse_count[21]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[21]  ;
; layer_l3:hl3|neuron_l3_n7:n7|r_sinapse_count[21]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[21]  ;
; layer_l3:hl3|neuron_l3_n8:n8|r_sinapse_count[21]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[21]  ;
; layer_l3:hl3|neuron_l3_n9:n9|r_sinapse_count[21]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[21]  ;
; layer_l3:hl3|neuron_l3_n10:n10|r_sinapse_count[20]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[20]  ;
; layer_l3:hl3|neuron_l3_n11:n11|r_sinapse_count[20]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[20]  ;
; layer_l3:hl3|neuron_l3_n12:n12|r_sinapse_count[20]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[20]  ;
; layer_l3:hl3|neuron_l3_n13:n13|r_sinapse_count[20]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[20]  ;
; layer_l3:hl3|neuron_l3_n14:n14|r_sinapse_count[20]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[20]  ;
; layer_l3:hl3|neuron_l3_n15:n15|r_sinapse_count[20]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[20]  ;
; layer_l3:hl3|neuron_l3_n16:n16|r_sinapse_count[20]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[20]  ;
; layer_l3:hl3|neuron_l3_n17:n17|r_sinapse_count[20]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[20]  ;
; layer_l3:hl3|neuron_l3_n18:n18|r_sinapse_count[20]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[20]  ;
; layer_l3:hl3|neuron_l3_n19:n19|r_sinapse_count[20]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[20]  ;
; layer_l3:hl3|neuron_l3_n1:n1|r_sinapse_count[20]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[20]  ;
; layer_l3:hl3|neuron_l3_n2:n2|r_sinapse_count[20]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[20]  ;
; layer_l3:hl3|neuron_l3_n3:n3|r_sinapse_count[20]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[20]  ;
; layer_l3:hl3|neuron_l3_n4:n4|r_sinapse_count[20]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[20]  ;
; layer_l3:hl3|neuron_l3_n5:n5|r_sinapse_count[20]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[20]  ;
; layer_l3:hl3|neuron_l3_n6:n6|r_sinapse_count[20]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[20]  ;
; layer_l3:hl3|neuron_l3_n7:n7|r_sinapse_count[20]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[20]  ;
; layer_l3:hl3|neuron_l3_n8:n8|r_sinapse_count[20]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[20]  ;
; layer_l3:hl3|neuron_l3_n9:n9|r_sinapse_count[20]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[20]  ;
; layer_l3:hl3|neuron_l3_n10:n10|r_sinapse_count[19]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[19]  ;
; layer_l3:hl3|neuron_l3_n11:n11|r_sinapse_count[19]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[19]  ;
; layer_l3:hl3|neuron_l3_n12:n12|r_sinapse_count[19]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[19]  ;
; layer_l3:hl3|neuron_l3_n13:n13|r_sinapse_count[19]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[19]  ;
; layer_l3:hl3|neuron_l3_n14:n14|r_sinapse_count[19]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[19]  ;
; layer_l3:hl3|neuron_l3_n15:n15|r_sinapse_count[19]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[19]  ;
; layer_l3:hl3|neuron_l3_n16:n16|r_sinapse_count[19]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[19]  ;
; layer_l3:hl3|neuron_l3_n17:n17|r_sinapse_count[19]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[19]  ;
; layer_l3:hl3|neuron_l3_n18:n18|r_sinapse_count[19]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[19]  ;
; layer_l3:hl3|neuron_l3_n19:n19|r_sinapse_count[19]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[19]  ;
; layer_l3:hl3|neuron_l3_n1:n1|r_sinapse_count[19]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[19]  ;
; layer_l3:hl3|neuron_l3_n2:n2|r_sinapse_count[19]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[19]  ;
; layer_l3:hl3|neuron_l3_n3:n3|r_sinapse_count[19]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[19]  ;
; layer_l3:hl3|neuron_l3_n4:n4|r_sinapse_count[19]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[19]  ;
; layer_l3:hl3|neuron_l3_n5:n5|r_sinapse_count[19]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[19]  ;
; layer_l3:hl3|neuron_l3_n6:n6|r_sinapse_count[19]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[19]  ;
; layer_l3:hl3|neuron_l3_n7:n7|r_sinapse_count[19]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[19]  ;
; layer_l3:hl3|neuron_l3_n8:n8|r_sinapse_count[19]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[19]  ;
; layer_l3:hl3|neuron_l3_n9:n9|r_sinapse_count[19]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[19]  ;
; layer_l3:hl3|neuron_l3_n10:n10|r_sinapse_count[18]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[18]  ;
; layer_l3:hl3|neuron_l3_n11:n11|r_sinapse_count[18]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[18]  ;
; layer_l3:hl3|neuron_l3_n12:n12|r_sinapse_count[18]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[18]  ;
; layer_l3:hl3|neuron_l3_n13:n13|r_sinapse_count[18]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[18]  ;
; layer_l3:hl3|neuron_l3_n14:n14|r_sinapse_count[18]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[18]  ;
; layer_l3:hl3|neuron_l3_n15:n15|r_sinapse_count[18]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[18]  ;
; layer_l3:hl3|neuron_l3_n16:n16|r_sinapse_count[18]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[18]  ;
; layer_l3:hl3|neuron_l3_n17:n17|r_sinapse_count[18]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[18]  ;
; layer_l3:hl3|neuron_l3_n18:n18|r_sinapse_count[18]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[18]  ;
; layer_l3:hl3|neuron_l3_n19:n19|r_sinapse_count[18]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[18]  ;
; layer_l3:hl3|neuron_l3_n1:n1|r_sinapse_count[18]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[18]  ;
; layer_l3:hl3|neuron_l3_n2:n2|r_sinapse_count[18]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[18]  ;
; layer_l3:hl3|neuron_l3_n3:n3|r_sinapse_count[18]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[18]  ;
; layer_l3:hl3|neuron_l3_n4:n4|r_sinapse_count[18]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[18]  ;
; layer_l3:hl3|neuron_l3_n5:n5|r_sinapse_count[18]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[18]  ;
; layer_l3:hl3|neuron_l3_n6:n6|r_sinapse_count[18]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[18]  ;
; layer_l3:hl3|neuron_l3_n7:n7|r_sinapse_count[18]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[18]  ;
; layer_l3:hl3|neuron_l3_n8:n8|r_sinapse_count[18]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[18]  ;
; layer_l3:hl3|neuron_l3_n9:n9|r_sinapse_count[18]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[18]  ;
; layer_l3:hl3|neuron_l3_n10:n10|r_sinapse_count[17]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[17]  ;
; layer_l3:hl3|neuron_l3_n11:n11|r_sinapse_count[17]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[17]  ;
; layer_l3:hl3|neuron_l3_n12:n12|r_sinapse_count[17]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[17]  ;
; layer_l3:hl3|neuron_l3_n13:n13|r_sinapse_count[17]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[17]  ;
; layer_l3:hl3|neuron_l3_n14:n14|r_sinapse_count[17]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[17]  ;
; layer_l3:hl3|neuron_l3_n15:n15|r_sinapse_count[17]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[17]  ;
; layer_l3:hl3|neuron_l3_n16:n16|r_sinapse_count[17]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[17]  ;
; layer_l3:hl3|neuron_l3_n17:n17|r_sinapse_count[17]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[17]  ;
; layer_l3:hl3|neuron_l3_n18:n18|r_sinapse_count[17]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[17]  ;
; layer_l3:hl3|neuron_l3_n19:n19|r_sinapse_count[17]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[17]  ;
; layer_l3:hl3|neuron_l3_n1:n1|r_sinapse_count[17]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[17]  ;
; layer_l3:hl3|neuron_l3_n2:n2|r_sinapse_count[17]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[17]  ;
; layer_l3:hl3|neuron_l3_n3:n3|r_sinapse_count[17]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[17]  ;
; layer_l3:hl3|neuron_l3_n4:n4|r_sinapse_count[17]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[17]  ;
; layer_l3:hl3|neuron_l3_n5:n5|r_sinapse_count[17]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[17]  ;
; layer_l3:hl3|neuron_l3_n6:n6|r_sinapse_count[17]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[17]  ;
; layer_l3:hl3|neuron_l3_n7:n7|r_sinapse_count[17]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[17]  ;
; layer_l3:hl3|neuron_l3_n8:n8|r_sinapse_count[17]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[17]  ;
; layer_l3:hl3|neuron_l3_n9:n9|r_sinapse_count[17]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[17]  ;
; layer_l3:hl3|neuron_l3_n10:n10|r_sinapse_count[16]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[16]  ;
; layer_l3:hl3|neuron_l3_n11:n11|r_sinapse_count[16]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[16]  ;
; layer_l3:hl3|neuron_l3_n12:n12|r_sinapse_count[16]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[16]  ;
; layer_l3:hl3|neuron_l3_n13:n13|r_sinapse_count[16]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[16]  ;
; layer_l3:hl3|neuron_l3_n14:n14|r_sinapse_count[16]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[16]  ;
; layer_l3:hl3|neuron_l3_n15:n15|r_sinapse_count[16]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[16]  ;
; layer_l3:hl3|neuron_l3_n16:n16|r_sinapse_count[16]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[16]  ;
; layer_l3:hl3|neuron_l3_n17:n17|r_sinapse_count[16]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[16]  ;
; layer_l3:hl3|neuron_l3_n18:n18|r_sinapse_count[16]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[16]  ;
; layer_l3:hl3|neuron_l3_n19:n19|r_sinapse_count[16]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[16]  ;
; layer_l3:hl3|neuron_l3_n1:n1|r_sinapse_count[16]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[16]  ;
; layer_l3:hl3|neuron_l3_n2:n2|r_sinapse_count[16]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[16]  ;
; layer_l3:hl3|neuron_l3_n3:n3|r_sinapse_count[16]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[16]  ;
; layer_l3:hl3|neuron_l3_n4:n4|r_sinapse_count[16]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[16]  ;
; layer_l3:hl3|neuron_l3_n5:n5|r_sinapse_count[16]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[16]  ;
; layer_l3:hl3|neuron_l3_n6:n6|r_sinapse_count[16]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[16]  ;
; layer_l3:hl3|neuron_l3_n7:n7|r_sinapse_count[16]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[16]  ;
; layer_l3:hl3|neuron_l3_n8:n8|r_sinapse_count[16]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[16]  ;
; layer_l3:hl3|neuron_l3_n9:n9|r_sinapse_count[16]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[16]  ;
; layer_l3:hl3|neuron_l3_n10:n10|r_sinapse_count[15]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[15]  ;
; layer_l3:hl3|neuron_l3_n11:n11|r_sinapse_count[15]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[15]  ;
; layer_l3:hl3|neuron_l3_n12:n12|r_sinapse_count[15]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[15]  ;
; layer_l3:hl3|neuron_l3_n13:n13|r_sinapse_count[15]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[15]  ;
; layer_l3:hl3|neuron_l3_n14:n14|r_sinapse_count[15]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[15]  ;
; layer_l3:hl3|neuron_l3_n15:n15|r_sinapse_count[15]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[15]  ;
; layer_l3:hl3|neuron_l3_n16:n16|r_sinapse_count[15]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[15]  ;
; layer_l3:hl3|neuron_l3_n17:n17|r_sinapse_count[15]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[15]  ;
; layer_l3:hl3|neuron_l3_n18:n18|r_sinapse_count[15]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[15]  ;
; layer_l3:hl3|neuron_l3_n19:n19|r_sinapse_count[15]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[15]  ;
; layer_l3:hl3|neuron_l3_n1:n1|r_sinapse_count[15]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[15]  ;
; layer_l3:hl3|neuron_l3_n2:n2|r_sinapse_count[15]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[15]  ;
; layer_l3:hl3|neuron_l3_n3:n3|r_sinapse_count[15]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[15]  ;
; layer_l3:hl3|neuron_l3_n4:n4|r_sinapse_count[15]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[15]  ;
; layer_l3:hl3|neuron_l3_n5:n5|r_sinapse_count[15]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[15]  ;
; layer_l3:hl3|neuron_l3_n6:n6|r_sinapse_count[15]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[15]  ;
; layer_l3:hl3|neuron_l3_n7:n7|r_sinapse_count[15]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[15]  ;
; layer_l3:hl3|neuron_l3_n8:n8|r_sinapse_count[15]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[15]  ;
; layer_l3:hl3|neuron_l3_n9:n9|r_sinapse_count[15]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[15]  ;
; layer_l3:hl3|neuron_l3_n10:n10|r_sinapse_count[14]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[14]  ;
; layer_l3:hl3|neuron_l3_n11:n11|r_sinapse_count[14]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[14]  ;
; layer_l3:hl3|neuron_l3_n12:n12|r_sinapse_count[14]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[14]  ;
; layer_l3:hl3|neuron_l3_n13:n13|r_sinapse_count[14]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[14]  ;
; layer_l3:hl3|neuron_l3_n14:n14|r_sinapse_count[14]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[14]  ;
; layer_l3:hl3|neuron_l3_n15:n15|r_sinapse_count[14]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[14]  ;
; layer_l3:hl3|neuron_l3_n16:n16|r_sinapse_count[14]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[14]  ;
; layer_l3:hl3|neuron_l3_n17:n17|r_sinapse_count[14]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[14]  ;
; layer_l3:hl3|neuron_l3_n18:n18|r_sinapse_count[14]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[14]  ;
; layer_l3:hl3|neuron_l3_n19:n19|r_sinapse_count[14]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[14]  ;
; layer_l3:hl3|neuron_l3_n1:n1|r_sinapse_count[14]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[14]  ;
; layer_l3:hl3|neuron_l3_n2:n2|r_sinapse_count[14]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[14]  ;
; layer_l3:hl3|neuron_l3_n3:n3|r_sinapse_count[14]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[14]  ;
; layer_l3:hl3|neuron_l3_n4:n4|r_sinapse_count[14]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[14]  ;
; layer_l3:hl3|neuron_l3_n5:n5|r_sinapse_count[14]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[14]  ;
; layer_l3:hl3|neuron_l3_n6:n6|r_sinapse_count[14]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[14]  ;
; layer_l3:hl3|neuron_l3_n7:n7|r_sinapse_count[14]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[14]  ;
; layer_l3:hl3|neuron_l3_n8:n8|r_sinapse_count[14]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[14]  ;
; layer_l3:hl3|neuron_l3_n9:n9|r_sinapse_count[14]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[14]  ;
; layer_l3:hl3|neuron_l3_n10:n10|r_sinapse_count[13]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[13]  ;
; layer_l3:hl3|neuron_l3_n11:n11|r_sinapse_count[13]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[13]  ;
; layer_l3:hl3|neuron_l3_n12:n12|r_sinapse_count[13]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[13]  ;
; layer_l3:hl3|neuron_l3_n13:n13|r_sinapse_count[13]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[13]  ;
; layer_l3:hl3|neuron_l3_n14:n14|r_sinapse_count[13]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[13]  ;
; layer_l3:hl3|neuron_l3_n15:n15|r_sinapse_count[13]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[13]  ;
; layer_l3:hl3|neuron_l3_n16:n16|r_sinapse_count[13]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[13]  ;
; layer_l3:hl3|neuron_l3_n17:n17|r_sinapse_count[13]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[13]  ;
; layer_l3:hl3|neuron_l3_n18:n18|r_sinapse_count[13]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[13]  ;
; layer_l3:hl3|neuron_l3_n19:n19|r_sinapse_count[13]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[13]  ;
; layer_l3:hl3|neuron_l3_n1:n1|r_sinapse_count[13]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[13]  ;
; layer_l3:hl3|neuron_l3_n2:n2|r_sinapse_count[13]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[13]  ;
; layer_l3:hl3|neuron_l3_n3:n3|r_sinapse_count[13]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[13]  ;
; layer_l3:hl3|neuron_l3_n4:n4|r_sinapse_count[13]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[13]  ;
; layer_l3:hl3|neuron_l3_n5:n5|r_sinapse_count[13]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[13]  ;
; layer_l3:hl3|neuron_l3_n6:n6|r_sinapse_count[13]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[13]  ;
; layer_l3:hl3|neuron_l3_n7:n7|r_sinapse_count[13]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[13]  ;
; layer_l3:hl3|neuron_l3_n8:n8|r_sinapse_count[13]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[13]  ;
; layer_l3:hl3|neuron_l3_n9:n9|r_sinapse_count[13]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[13]  ;
; layer_l3:hl3|neuron_l3_n10:n10|r_sinapse_count[12]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[12]  ;
; layer_l3:hl3|neuron_l3_n11:n11|r_sinapse_count[12]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[12]  ;
; layer_l3:hl3|neuron_l3_n12:n12|r_sinapse_count[12]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[12]  ;
; layer_l3:hl3|neuron_l3_n13:n13|r_sinapse_count[12]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[12]  ;
; layer_l3:hl3|neuron_l3_n14:n14|r_sinapse_count[12]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[12]  ;
; layer_l3:hl3|neuron_l3_n15:n15|r_sinapse_count[12]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[12]  ;
; layer_l3:hl3|neuron_l3_n16:n16|r_sinapse_count[12]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[12]  ;
; layer_l3:hl3|neuron_l3_n17:n17|r_sinapse_count[12]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[12]  ;
; layer_l3:hl3|neuron_l3_n18:n18|r_sinapse_count[12]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[12]  ;
; layer_l3:hl3|neuron_l3_n19:n19|r_sinapse_count[12]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[12]  ;
; layer_l3:hl3|neuron_l3_n1:n1|r_sinapse_count[12]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[12]  ;
; layer_l3:hl3|neuron_l3_n2:n2|r_sinapse_count[12]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[12]  ;
; layer_l3:hl3|neuron_l3_n3:n3|r_sinapse_count[12]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[12]  ;
; layer_l3:hl3|neuron_l3_n4:n4|r_sinapse_count[12]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[12]  ;
; layer_l3:hl3|neuron_l3_n5:n5|r_sinapse_count[12]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[12]  ;
; layer_l3:hl3|neuron_l3_n6:n6|r_sinapse_count[12]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[12]  ;
; layer_l3:hl3|neuron_l3_n7:n7|r_sinapse_count[12]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[12]  ;
; layer_l3:hl3|neuron_l3_n8:n8|r_sinapse_count[12]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[12]  ;
; layer_l3:hl3|neuron_l3_n9:n9|r_sinapse_count[12]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[12]  ;
; layer_l3:hl3|neuron_l3_n10:n10|r_sinapse_count[11]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[11]  ;
; layer_l3:hl3|neuron_l3_n11:n11|r_sinapse_count[11]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[11]  ;
; layer_l3:hl3|neuron_l3_n12:n12|r_sinapse_count[11]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[11]  ;
; layer_l3:hl3|neuron_l3_n13:n13|r_sinapse_count[11]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[11]  ;
; layer_l3:hl3|neuron_l3_n14:n14|r_sinapse_count[11]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[11]  ;
; layer_l3:hl3|neuron_l3_n15:n15|r_sinapse_count[11]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[11]  ;
; layer_l3:hl3|neuron_l3_n16:n16|r_sinapse_count[11]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[11]  ;
; layer_l3:hl3|neuron_l3_n17:n17|r_sinapse_count[11]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[11]  ;
; layer_l3:hl3|neuron_l3_n18:n18|r_sinapse_count[11]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[11]  ;
; layer_l3:hl3|neuron_l3_n19:n19|r_sinapse_count[11]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[11]  ;
; layer_l3:hl3|neuron_l3_n1:n1|r_sinapse_count[11]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[11]  ;
; layer_l3:hl3|neuron_l3_n2:n2|r_sinapse_count[11]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[11]  ;
; layer_l3:hl3|neuron_l3_n3:n3|r_sinapse_count[11]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[11]  ;
; layer_l3:hl3|neuron_l3_n4:n4|r_sinapse_count[11]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[11]  ;
; layer_l3:hl3|neuron_l3_n5:n5|r_sinapse_count[11]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[11]  ;
; layer_l3:hl3|neuron_l3_n6:n6|r_sinapse_count[11]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[11]  ;
; layer_l3:hl3|neuron_l3_n7:n7|r_sinapse_count[11]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[11]  ;
; layer_l3:hl3|neuron_l3_n8:n8|r_sinapse_count[11]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[11]  ;
; layer_l3:hl3|neuron_l3_n9:n9|r_sinapse_count[11]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[11]  ;
; layer_l3:hl3|neuron_l3_n10:n10|r_sinapse_count[10]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[10]  ;
; layer_l3:hl3|neuron_l3_n11:n11|r_sinapse_count[10]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[10]  ;
; layer_l3:hl3|neuron_l3_n12:n12|r_sinapse_count[10]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[10]  ;
; layer_l3:hl3|neuron_l3_n13:n13|r_sinapse_count[10]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[10]  ;
; layer_l3:hl3|neuron_l3_n14:n14|r_sinapse_count[10]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[10]  ;
; layer_l3:hl3|neuron_l3_n15:n15|r_sinapse_count[10]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[10]  ;
; layer_l3:hl3|neuron_l3_n16:n16|r_sinapse_count[10]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[10]  ;
; layer_l3:hl3|neuron_l3_n17:n17|r_sinapse_count[10]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[10]  ;
; layer_l3:hl3|neuron_l3_n18:n18|r_sinapse_count[10]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[10]  ;
; layer_l3:hl3|neuron_l3_n19:n19|r_sinapse_count[10]      ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[10]  ;
; layer_l3:hl3|neuron_l3_n1:n1|r_sinapse_count[10]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[10]  ;
; layer_l3:hl3|neuron_l3_n2:n2|r_sinapse_count[10]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[10]  ;
; layer_l3:hl3|neuron_l3_n3:n3|r_sinapse_count[10]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[10]  ;
; layer_l3:hl3|neuron_l3_n4:n4|r_sinapse_count[10]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[10]  ;
; layer_l3:hl3|neuron_l3_n5:n5|r_sinapse_count[10]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[10]  ;
; layer_l3:hl3|neuron_l3_n6:n6|r_sinapse_count[10]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[10]  ;
; layer_l3:hl3|neuron_l3_n7:n7|r_sinapse_count[10]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[10]  ;
; layer_l3:hl3|neuron_l3_n8:n8|r_sinapse_count[10]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[10]  ;
; layer_l3:hl3|neuron_l3_n9:n9|r_sinapse_count[10]        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[10]  ;
; layer_l3:hl3|neuron_l3_n10:n10|r_sinapse_count[9]       ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[9]   ;
; layer_l3:hl3|neuron_l3_n11:n11|r_sinapse_count[9]       ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[9]   ;
; layer_l3:hl3|neuron_l3_n12:n12|r_sinapse_count[9]       ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[9]   ;
; layer_l3:hl3|neuron_l3_n13:n13|r_sinapse_count[9]       ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[9]   ;
; layer_l3:hl3|neuron_l3_n14:n14|r_sinapse_count[9]       ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[9]   ;
; layer_l3:hl3|neuron_l3_n15:n15|r_sinapse_count[9]       ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[9]   ;
; layer_l3:hl3|neuron_l3_n16:n16|r_sinapse_count[9]       ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[9]   ;
; layer_l3:hl3|neuron_l3_n17:n17|r_sinapse_count[9]       ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[9]   ;
; layer_l3:hl3|neuron_l3_n18:n18|r_sinapse_count[9]       ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[9]   ;
; layer_l3:hl3|neuron_l3_n19:n19|r_sinapse_count[9]       ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[9]   ;
; layer_l3:hl3|neuron_l3_n1:n1|r_sinapse_count[9]         ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[9]   ;
; layer_l3:hl3|neuron_l3_n2:n2|r_sinapse_count[9]         ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[9]   ;
; layer_l3:hl3|neuron_l3_n3:n3|r_sinapse_count[9]         ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[9]   ;
; layer_l3:hl3|neuron_l3_n4:n4|r_sinapse_count[9]         ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[9]   ;
; layer_l3:hl3|neuron_l3_n5:n5|r_sinapse_count[9]         ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[9]   ;
; layer_l3:hl3|neuron_l3_n6:n6|r_sinapse_count[9]         ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[9]   ;
; layer_l3:hl3|neuron_l3_n7:n7|r_sinapse_count[9]         ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[9]   ;
; layer_l3:hl3|neuron_l3_n8:n8|r_sinapse_count[9]         ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[9]   ;
; layer_l3:hl3|neuron_l3_n9:n9|r_sinapse_count[9]         ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[9]   ;
; layer_l3:hl3|neuron_l3_n10:n10|r_sinapse_count[8]       ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[8]   ;
; layer_l3:hl3|neuron_l3_n11:n11|r_sinapse_count[8]       ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[8]   ;
; layer_l3:hl3|neuron_l3_n12:n12|r_sinapse_count[8]       ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[8]   ;
; layer_l3:hl3|neuron_l3_n13:n13|r_sinapse_count[8]       ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[8]   ;
; layer_l3:hl3|neuron_l3_n14:n14|r_sinapse_count[8]       ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[8]   ;
; layer_l3:hl3|neuron_l3_n15:n15|r_sinapse_count[8]       ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[8]   ;
; layer_l3:hl3|neuron_l3_n16:n16|r_sinapse_count[8]       ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[8]   ;
; layer_l3:hl3|neuron_l3_n17:n17|r_sinapse_count[8]       ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[8]   ;
; layer_l3:hl3|neuron_l3_n18:n18|r_sinapse_count[8]       ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[8]   ;
; layer_l3:hl3|neuron_l3_n19:n19|r_sinapse_count[8]       ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[8]   ;
; layer_l3:hl3|neuron_l3_n1:n1|r_sinapse_count[8]         ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[8]   ;
; layer_l3:hl3|neuron_l3_n2:n2|r_sinapse_count[8]         ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[8]   ;
; layer_l3:hl3|neuron_l3_n3:n3|r_sinapse_count[8]         ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[8]   ;
; layer_l3:hl3|neuron_l3_n4:n4|r_sinapse_count[8]         ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[8]   ;
; layer_l3:hl3|neuron_l3_n5:n5|r_sinapse_count[8]         ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[8]   ;
; layer_l3:hl3|neuron_l3_n6:n6|r_sinapse_count[8]         ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[8]   ;
; layer_l3:hl3|neuron_l3_n7:n7|r_sinapse_count[8]         ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[8]   ;
; layer_l3:hl3|neuron_l3_n8:n8|r_sinapse_count[8]         ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[8]   ;
; layer_l3:hl3|neuron_l3_n9:n9|r_sinapse_count[8]         ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[8]   ;
; layer_l3:hl3|neuron_l3_n10:n10|r_sinapse_count[7]       ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[7]   ;
; layer_l3:hl3|neuron_l3_n11:n11|r_sinapse_count[7]       ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[7]   ;
; layer_l3:hl3|neuron_l3_n12:n12|r_sinapse_count[7]       ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[7]   ;
; layer_l3:hl3|neuron_l3_n13:n13|r_sinapse_count[7]       ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[7]   ;
; layer_l3:hl3|neuron_l3_n14:n14|r_sinapse_count[7]       ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[7]   ;
; layer_l3:hl3|neuron_l3_n15:n15|r_sinapse_count[7]       ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[7]   ;
; layer_l3:hl3|neuron_l3_n16:n16|r_sinapse_count[7]       ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[7]   ;
; layer_l3:hl3|neuron_l3_n17:n17|r_sinapse_count[7]       ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[7]   ;
; layer_l3:hl3|neuron_l3_n18:n18|r_sinapse_count[7]       ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[7]   ;
; layer_l3:hl3|neuron_l3_n19:n19|r_sinapse_count[7]       ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[7]   ;
; layer_l3:hl3|neuron_l3_n1:n1|r_sinapse_count[7]         ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[7]   ;
; layer_l3:hl3|neuron_l3_n2:n2|r_sinapse_count[7]         ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[7]   ;
; layer_l3:hl3|neuron_l3_n3:n3|r_sinapse_count[7]         ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[7]   ;
; layer_l3:hl3|neuron_l3_n4:n4|r_sinapse_count[7]         ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[7]   ;
; layer_l3:hl3|neuron_l3_n5:n5|r_sinapse_count[7]         ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[7]   ;
; layer_l3:hl3|neuron_l3_n6:n6|r_sinapse_count[7]         ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[7]   ;
; layer_l3:hl3|neuron_l3_n7:n7|r_sinapse_count[7]         ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[7]   ;
; layer_l3:hl3|neuron_l3_n8:n8|r_sinapse_count[7]         ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[7]   ;
; layer_l3:hl3|neuron_l3_n9:n9|r_sinapse_count[7]         ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[7]   ;
; layer_l3:hl3|neuron_l3_n10:n10|r_sinapse_count[6]       ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[6]   ;
; layer_l3:hl3|neuron_l3_n11:n11|r_sinapse_count[6]       ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[6]   ;
; layer_l3:hl3|neuron_l3_n12:n12|r_sinapse_count[6]       ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[6]   ;
; layer_l3:hl3|neuron_l3_n13:n13|r_sinapse_count[6]       ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[6]   ;
; layer_l3:hl3|neuron_l3_n14:n14|r_sinapse_count[6]       ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[6]   ;
; layer_l3:hl3|neuron_l3_n15:n15|r_sinapse_count[6]       ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[6]   ;
; layer_l3:hl3|neuron_l3_n16:n16|r_sinapse_count[6]       ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[6]   ;
; layer_l3:hl3|neuron_l3_n17:n17|r_sinapse_count[6]       ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[6]   ;
; layer_l3:hl3|neuron_l3_n18:n18|r_sinapse_count[6]       ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[6]   ;
; layer_l3:hl3|neuron_l3_n19:n19|r_sinapse_count[6]       ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[6]   ;
; layer_l3:hl3|neuron_l3_n1:n1|r_sinapse_count[6]         ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[6]   ;
; layer_l3:hl3|neuron_l3_n2:n2|r_sinapse_count[6]         ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[6]   ;
; layer_l3:hl3|neuron_l3_n3:n3|r_sinapse_count[6]         ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[6]   ;
; layer_l3:hl3|neuron_l3_n4:n4|r_sinapse_count[6]         ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[6]   ;
; layer_l3:hl3|neuron_l3_n5:n5|r_sinapse_count[6]         ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[6]   ;
; layer_l3:hl3|neuron_l3_n6:n6|r_sinapse_count[6]         ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[6]   ;
; layer_l3:hl3|neuron_l3_n7:n7|r_sinapse_count[6]         ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[6]   ;
; layer_l3:hl3|neuron_l3_n8:n8|r_sinapse_count[6]         ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[6]   ;
; layer_l3:hl3|neuron_l3_n9:n9|r_sinapse_count[6]         ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sinapse_count[6]   ;
; layer_l3:hl3|neuron_l3_n10:n10|mac:mac_n10|o_done       ; Merged with layer_l3:hl3|neuron_l3_n0:n0|mac:mac_n0|o_done    ;
; layer_l3:hl3|neuron_l3_n11:n11|mac:mac_n11|o_done       ; Merged with layer_l3:hl3|neuron_l3_n0:n0|mac:mac_n0|o_done    ;
; layer_l3:hl3|neuron_l3_n12:n12|mac:mac_n12|o_done       ; Merged with layer_l3:hl3|neuron_l3_n0:n0|mac:mac_n0|o_done    ;
; layer_l3:hl3|neuron_l3_n13:n13|mac:mac_n13|o_done       ; Merged with layer_l3:hl3|neuron_l3_n0:n0|mac:mac_n0|o_done    ;
; layer_l3:hl3|neuron_l3_n14:n14|mac:mac_n14|o_done       ; Merged with layer_l3:hl3|neuron_l3_n0:n0|mac:mac_n0|o_done    ;
; layer_l3:hl3|neuron_l3_n15:n15|mac:mac_n15|o_done       ; Merged with layer_l3:hl3|neuron_l3_n0:n0|mac:mac_n0|o_done    ;
; layer_l3:hl3|neuron_l3_n16:n16|mac:mac_n16|o_done       ; Merged with layer_l3:hl3|neuron_l3_n0:n0|mac:mac_n0|o_done    ;
; layer_l3:hl3|neuron_l3_n17:n17|mac:mac_n17|o_done       ; Merged with layer_l3:hl3|neuron_l3_n0:n0|mac:mac_n0|o_done    ;
; layer_l3:hl3|neuron_l3_n18:n18|mac:mac_n18|o_done       ; Merged with layer_l3:hl3|neuron_l3_n0:n0|mac:mac_n0|o_done    ;
; layer_l3:hl3|neuron_l3_n19:n19|mac:mac_n19|o_done       ; Merged with layer_l3:hl3|neuron_l3_n0:n0|mac:mac_n0|o_done    ;
; layer_l3:hl3|neuron_l3_n1:n1|mac:mac_n1|o_done          ; Merged with layer_l3:hl3|neuron_l3_n0:n0|mac:mac_n0|o_done    ;
; layer_l3:hl3|neuron_l3_n2:n2|mac:mac_n2|o_done          ; Merged with layer_l3:hl3|neuron_l3_n0:n0|mac:mac_n0|o_done    ;
; layer_l3:hl3|neuron_l3_n3:n3|mac:mac_n3|o_done          ; Merged with layer_l3:hl3|neuron_l3_n0:n0|mac:mac_n0|o_done    ;
; layer_l3:hl3|neuron_l3_n4:n4|mac:mac_n4|o_done          ; Merged with layer_l3:hl3|neuron_l3_n0:n0|mac:mac_n0|o_done    ;
; layer_l3:hl3|neuron_l3_n5:n5|mac:mac_n5|o_done          ; Merged with layer_l3:hl3|neuron_l3_n0:n0|mac:mac_n0|o_done    ;
; layer_l3:hl3|neuron_l3_n6:n6|mac:mac_n6|o_done          ; Merged with layer_l3:hl3|neuron_l3_n0:n0|mac:mac_n0|o_done    ;
; layer_l3:hl3|neuron_l3_n7:n7|mac:mac_n7|o_done          ; Merged with layer_l3:hl3|neuron_l3_n0:n0|mac:mac_n0|o_done    ;
; layer_l3:hl3|neuron_l3_n8:n8|mac:mac_n8|o_done          ; Merged with layer_l3:hl3|neuron_l3_n0:n0|mac:mac_n0|o_done    ;
; layer_l3:hl3|neuron_l3_n9:n9|mac:mac_n9|o_done          ; Merged with layer_l3:hl3|neuron_l3_n0:n0|mac:mac_n0|o_done    ;
; layer_l3:hl3|neuron_l3_n10:n10|r_sm.s_mac_result        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_mac_result    ;
; layer_l3:hl3|neuron_l3_n11:n11|r_sm.s_mac_result        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_mac_result    ;
; layer_l3:hl3|neuron_l3_n12:n12|r_sm.s_mac_result        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_mac_result    ;
; layer_l3:hl3|neuron_l3_n13:n13|r_sm.s_mac_result        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_mac_result    ;
; layer_l3:hl3|neuron_l3_n14:n14|r_sm.s_mac_result        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_mac_result    ;
; layer_l3:hl3|neuron_l3_n15:n15|r_sm.s_mac_result        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_mac_result    ;
; layer_l3:hl3|neuron_l3_n16:n16|r_sm.s_mac_result        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_mac_result    ;
; layer_l3:hl3|neuron_l3_n17:n17|r_sm.s_mac_result        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_mac_result    ;
; layer_l3:hl3|neuron_l3_n18:n18|r_sm.s_mac_result        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_mac_result    ;
; layer_l3:hl3|neuron_l3_n19:n19|r_sm.s_mac_result        ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_mac_result    ;
; layer_l3:hl3|neuron_l3_n1:n1|r_sm.s_mac_result          ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_mac_result    ;
; layer_l3:hl3|neuron_l3_n2:n2|r_sm.s_mac_result          ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_mac_result    ;
; layer_l3:hl3|neuron_l3_n3:n3|r_sm.s_mac_result          ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_mac_result    ;
; layer_l3:hl3|neuron_l3_n4:n4|r_sm.s_mac_result          ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_mac_result    ;
; layer_l3:hl3|neuron_l3_n5:n5|r_sm.s_mac_result          ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_mac_result    ;
; layer_l3:hl3|neuron_l3_n6:n6|r_sm.s_mac_result          ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_mac_result    ;
; layer_l3:hl3|neuron_l3_n7:n7|r_sm.s_mac_result          ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_mac_result    ;
; layer_l3:hl3|neuron_l3_n8:n8|r_sm.s_mac_result          ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_mac_result    ;
; layer_l3:hl3|neuron_l3_n9:n9|r_sm.s_mac_result          ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_mac_result    ;
; layer_l3:hl3|neuron_l3_n10:n10|r_sm.s_idle              ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_idle          ;
; layer_l3:hl3|neuron_l3_n11:n11|r_sm.s_idle              ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_idle          ;
; layer_l3:hl3|neuron_l3_n12:n12|r_sm.s_idle              ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_idle          ;
; layer_l3:hl3|neuron_l3_n13:n13|r_sm.s_idle              ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_idle          ;
; layer_l3:hl3|neuron_l3_n14:n14|r_sm.s_idle              ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_idle          ;
; layer_l3:hl3|neuron_l3_n15:n15|r_sm.s_idle              ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_idle          ;
; layer_l3:hl3|neuron_l3_n16:n16|r_sm.s_idle              ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_idle          ;
; layer_l3:hl3|neuron_l3_n17:n17|r_sm.s_idle              ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_idle          ;
; layer_l3:hl3|neuron_l3_n18:n18|r_sm.s_idle              ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_idle          ;
; layer_l3:hl3|neuron_l3_n19:n19|r_sm.s_idle              ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_idle          ;
; layer_l3:hl3|neuron_l3_n1:n1|r_sm.s_idle                ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_idle          ;
; layer_l3:hl3|neuron_l3_n2:n2|r_sm.s_idle                ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_idle          ;
; layer_l3:hl3|neuron_l3_n3:n3|r_sm.s_idle                ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_idle          ;
; layer_l3:hl3|neuron_l3_n4:n4|r_sm.s_idle                ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_idle          ;
; layer_l3:hl3|neuron_l3_n5:n5|r_sm.s_idle                ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_idle          ;
; layer_l3:hl3|neuron_l3_n6:n6|r_sm.s_idle                ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_idle          ;
; layer_l3:hl3|neuron_l3_n7:n7|r_sm.s_idle                ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_idle          ;
; layer_l3:hl3|neuron_l3_n8:n8|r_sm.s_idle                ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_idle          ;
; layer_l3:hl3|neuron_l3_n9:n9|r_sm.s_idle                ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_idle          ;
; layer_l2:hl2|neuron_l2_n10:n10|r_sm.s_clear             ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_clear         ;
; layer_l2:hl2|neuron_l2_n11:n11|r_sm.s_clear             ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_clear         ;
; layer_l2:hl2|neuron_l2_n12:n12|r_sm.s_clear             ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_clear         ;
; layer_l2:hl2|neuron_l2_n13:n13|r_sm.s_clear             ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_clear         ;
; layer_l2:hl2|neuron_l2_n14:n14|r_sm.s_clear             ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_clear         ;
; layer_l2:hl2|neuron_l2_n15:n15|r_sm.s_clear             ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_clear         ;
; layer_l2:hl2|neuron_l2_n16:n16|r_sm.s_clear             ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_clear         ;
; layer_l2:hl2|neuron_l2_n17:n17|r_sm.s_clear             ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_clear         ;
; layer_l2:hl2|neuron_l2_n18:n18|r_sm.s_clear             ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_clear         ;
; layer_l2:hl2|neuron_l2_n19:n19|r_sm.s_clear             ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_clear         ;
; layer_l2:hl2|neuron_l2_n1:n1|r_sm.s_clear               ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_clear         ;
; layer_l2:hl2|neuron_l2_n20:n20|r_sm.s_clear             ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_clear         ;
; layer_l2:hl2|neuron_l2_n21:n21|r_sm.s_clear             ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_clear         ;
; layer_l2:hl2|neuron_l2_n22:n22|r_sm.s_clear             ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_clear         ;
; layer_l2:hl2|neuron_l2_n23:n23|r_sm.s_clear             ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_clear         ;
; layer_l2:hl2|neuron_l2_n2:n2|r_sm.s_clear               ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_clear         ;
; layer_l2:hl2|neuron_l2_n3:n3|r_sm.s_clear               ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_clear         ;
; layer_l2:hl2|neuron_l2_n4:n4|r_sm.s_clear               ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_clear         ;
; layer_l2:hl2|neuron_l2_n5:n5|r_sm.s_clear               ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_clear         ;
; layer_l2:hl2|neuron_l2_n6:n6|r_sm.s_clear               ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_clear         ;
; layer_l2:hl2|neuron_l2_n7:n7|r_sm.s_clear               ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_clear         ;
; layer_l2:hl2|neuron_l2_n8:n8|r_sm.s_clear               ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_clear         ;
; layer_l2:hl2|neuron_l2_n9:n9|r_sm.s_clear               ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_clear         ;
; layer_l2:hl2|neuron_l2_n10:n10|r_sinapse_count[31]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[31]  ;
; layer_l2:hl2|neuron_l2_n11:n11|r_sinapse_count[31]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[31]  ;
; layer_l2:hl2|neuron_l2_n12:n12|r_sinapse_count[31]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[31]  ;
; layer_l2:hl2|neuron_l2_n13:n13|r_sinapse_count[31]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[31]  ;
; layer_l2:hl2|neuron_l2_n14:n14|r_sinapse_count[31]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[31]  ;
; layer_l2:hl2|neuron_l2_n15:n15|r_sinapse_count[31]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[31]  ;
; layer_l2:hl2|neuron_l2_n16:n16|r_sinapse_count[31]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[31]  ;
; layer_l2:hl2|neuron_l2_n17:n17|r_sinapse_count[31]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[31]  ;
; layer_l2:hl2|neuron_l2_n18:n18|r_sinapse_count[31]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[31]  ;
; layer_l2:hl2|neuron_l2_n19:n19|r_sinapse_count[31]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[31]  ;
; layer_l2:hl2|neuron_l2_n1:n1|r_sinapse_count[31]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[31]  ;
; layer_l2:hl2|neuron_l2_n20:n20|r_sinapse_count[31]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[31]  ;
; layer_l2:hl2|neuron_l2_n21:n21|r_sinapse_count[31]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[31]  ;
; layer_l2:hl2|neuron_l2_n22:n22|r_sinapse_count[31]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[31]  ;
; layer_l2:hl2|neuron_l2_n23:n23|r_sinapse_count[31]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[31]  ;
; layer_l2:hl2|neuron_l2_n2:n2|r_sinapse_count[31]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[31]  ;
; layer_l2:hl2|neuron_l2_n3:n3|r_sinapse_count[31]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[31]  ;
; layer_l2:hl2|neuron_l2_n4:n4|r_sinapse_count[31]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[31]  ;
; layer_l2:hl2|neuron_l2_n5:n5|r_sinapse_count[31]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[31]  ;
; layer_l2:hl2|neuron_l2_n6:n6|r_sinapse_count[31]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[31]  ;
; layer_l2:hl2|neuron_l2_n7:n7|r_sinapse_count[31]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[31]  ;
; layer_l2:hl2|neuron_l2_n8:n8|r_sinapse_count[31]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[31]  ;
; layer_l2:hl2|neuron_l2_n9:n9|r_sinapse_count[31]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[31]  ;
; layer_l2:hl2|neuron_l2_n10:n10|r_sinapse_count[30]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[30]  ;
; layer_l2:hl2|neuron_l2_n11:n11|r_sinapse_count[30]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[30]  ;
; layer_l2:hl2|neuron_l2_n12:n12|r_sinapse_count[30]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[30]  ;
; layer_l2:hl2|neuron_l2_n13:n13|r_sinapse_count[30]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[30]  ;
; layer_l2:hl2|neuron_l2_n14:n14|r_sinapse_count[30]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[30]  ;
; layer_l2:hl2|neuron_l2_n15:n15|r_sinapse_count[30]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[30]  ;
; layer_l2:hl2|neuron_l2_n16:n16|r_sinapse_count[30]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[30]  ;
; layer_l2:hl2|neuron_l2_n17:n17|r_sinapse_count[30]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[30]  ;
; layer_l2:hl2|neuron_l2_n18:n18|r_sinapse_count[30]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[30]  ;
; layer_l2:hl2|neuron_l2_n19:n19|r_sinapse_count[30]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[30]  ;
; layer_l2:hl2|neuron_l2_n1:n1|r_sinapse_count[30]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[30]  ;
; layer_l2:hl2|neuron_l2_n20:n20|r_sinapse_count[30]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[30]  ;
; layer_l2:hl2|neuron_l2_n21:n21|r_sinapse_count[30]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[30]  ;
; layer_l2:hl2|neuron_l2_n22:n22|r_sinapse_count[30]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[30]  ;
; layer_l2:hl2|neuron_l2_n23:n23|r_sinapse_count[30]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[30]  ;
; layer_l2:hl2|neuron_l2_n2:n2|r_sinapse_count[30]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[30]  ;
; layer_l2:hl2|neuron_l2_n3:n3|r_sinapse_count[30]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[30]  ;
; layer_l2:hl2|neuron_l2_n4:n4|r_sinapse_count[30]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[30]  ;
; layer_l2:hl2|neuron_l2_n5:n5|r_sinapse_count[30]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[30]  ;
; layer_l2:hl2|neuron_l2_n6:n6|r_sinapse_count[30]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[30]  ;
; layer_l2:hl2|neuron_l2_n7:n7|r_sinapse_count[30]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[30]  ;
; layer_l2:hl2|neuron_l2_n8:n8|r_sinapse_count[30]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[30]  ;
; layer_l2:hl2|neuron_l2_n9:n9|r_sinapse_count[30]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[30]  ;
; layer_l2:hl2|neuron_l2_n10:n10|r_sinapse_count[29]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[29]  ;
; layer_l2:hl2|neuron_l2_n11:n11|r_sinapse_count[29]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[29]  ;
; layer_l2:hl2|neuron_l2_n12:n12|r_sinapse_count[29]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[29]  ;
; layer_l2:hl2|neuron_l2_n13:n13|r_sinapse_count[29]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[29]  ;
; layer_l2:hl2|neuron_l2_n14:n14|r_sinapse_count[29]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[29]  ;
; layer_l2:hl2|neuron_l2_n15:n15|r_sinapse_count[29]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[29]  ;
; layer_l2:hl2|neuron_l2_n16:n16|r_sinapse_count[29]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[29]  ;
; layer_l2:hl2|neuron_l2_n17:n17|r_sinapse_count[29]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[29]  ;
; layer_l2:hl2|neuron_l2_n18:n18|r_sinapse_count[29]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[29]  ;
; layer_l2:hl2|neuron_l2_n19:n19|r_sinapse_count[29]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[29]  ;
; layer_l2:hl2|neuron_l2_n1:n1|r_sinapse_count[29]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[29]  ;
; layer_l2:hl2|neuron_l2_n20:n20|r_sinapse_count[29]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[29]  ;
; layer_l2:hl2|neuron_l2_n21:n21|r_sinapse_count[29]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[29]  ;
; layer_l2:hl2|neuron_l2_n22:n22|r_sinapse_count[29]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[29]  ;
; layer_l2:hl2|neuron_l2_n23:n23|r_sinapse_count[29]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[29]  ;
; layer_l2:hl2|neuron_l2_n2:n2|r_sinapse_count[29]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[29]  ;
; layer_l2:hl2|neuron_l2_n3:n3|r_sinapse_count[29]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[29]  ;
; layer_l2:hl2|neuron_l2_n4:n4|r_sinapse_count[29]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[29]  ;
; layer_l2:hl2|neuron_l2_n5:n5|r_sinapse_count[29]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[29]  ;
; layer_l2:hl2|neuron_l2_n6:n6|r_sinapse_count[29]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[29]  ;
; layer_l2:hl2|neuron_l2_n7:n7|r_sinapse_count[29]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[29]  ;
; layer_l2:hl2|neuron_l2_n8:n8|r_sinapse_count[29]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[29]  ;
; layer_l2:hl2|neuron_l2_n9:n9|r_sinapse_count[29]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[29]  ;
; layer_l2:hl2|neuron_l2_n10:n10|r_sinapse_count[28]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[28]  ;
; layer_l2:hl2|neuron_l2_n11:n11|r_sinapse_count[28]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[28]  ;
; layer_l2:hl2|neuron_l2_n12:n12|r_sinapse_count[28]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[28]  ;
; layer_l2:hl2|neuron_l2_n13:n13|r_sinapse_count[28]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[28]  ;
; layer_l2:hl2|neuron_l2_n14:n14|r_sinapse_count[28]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[28]  ;
; layer_l2:hl2|neuron_l2_n15:n15|r_sinapse_count[28]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[28]  ;
; layer_l2:hl2|neuron_l2_n16:n16|r_sinapse_count[28]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[28]  ;
; layer_l2:hl2|neuron_l2_n17:n17|r_sinapse_count[28]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[28]  ;
; layer_l2:hl2|neuron_l2_n18:n18|r_sinapse_count[28]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[28]  ;
; layer_l2:hl2|neuron_l2_n19:n19|r_sinapse_count[28]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[28]  ;
; layer_l2:hl2|neuron_l2_n1:n1|r_sinapse_count[28]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[28]  ;
; layer_l2:hl2|neuron_l2_n20:n20|r_sinapse_count[28]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[28]  ;
; layer_l2:hl2|neuron_l2_n21:n21|r_sinapse_count[28]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[28]  ;
; layer_l2:hl2|neuron_l2_n22:n22|r_sinapse_count[28]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[28]  ;
; layer_l2:hl2|neuron_l2_n23:n23|r_sinapse_count[28]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[28]  ;
; layer_l2:hl2|neuron_l2_n2:n2|r_sinapse_count[28]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[28]  ;
; layer_l2:hl2|neuron_l2_n3:n3|r_sinapse_count[28]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[28]  ;
; layer_l2:hl2|neuron_l2_n4:n4|r_sinapse_count[28]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[28]  ;
; layer_l2:hl2|neuron_l2_n5:n5|r_sinapse_count[28]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[28]  ;
; layer_l2:hl2|neuron_l2_n6:n6|r_sinapse_count[28]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[28]  ;
; layer_l2:hl2|neuron_l2_n7:n7|r_sinapse_count[28]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[28]  ;
; layer_l2:hl2|neuron_l2_n8:n8|r_sinapse_count[28]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[28]  ;
; layer_l2:hl2|neuron_l2_n9:n9|r_sinapse_count[28]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[28]  ;
; layer_l2:hl2|neuron_l2_n10:n10|r_sinapse_count[27]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[27]  ;
; layer_l2:hl2|neuron_l2_n11:n11|r_sinapse_count[27]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[27]  ;
; layer_l2:hl2|neuron_l2_n12:n12|r_sinapse_count[27]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[27]  ;
; layer_l2:hl2|neuron_l2_n13:n13|r_sinapse_count[27]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[27]  ;
; layer_l2:hl2|neuron_l2_n14:n14|r_sinapse_count[27]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[27]  ;
; layer_l2:hl2|neuron_l2_n15:n15|r_sinapse_count[27]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[27]  ;
; layer_l2:hl2|neuron_l2_n16:n16|r_sinapse_count[27]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[27]  ;
; layer_l2:hl2|neuron_l2_n17:n17|r_sinapse_count[27]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[27]  ;
; layer_l2:hl2|neuron_l2_n18:n18|r_sinapse_count[27]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[27]  ;
; layer_l2:hl2|neuron_l2_n19:n19|r_sinapse_count[27]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[27]  ;
; layer_l2:hl2|neuron_l2_n1:n1|r_sinapse_count[27]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[27]  ;
; layer_l2:hl2|neuron_l2_n20:n20|r_sinapse_count[27]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[27]  ;
; layer_l2:hl2|neuron_l2_n21:n21|r_sinapse_count[27]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[27]  ;
; layer_l2:hl2|neuron_l2_n22:n22|r_sinapse_count[27]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[27]  ;
; layer_l2:hl2|neuron_l2_n23:n23|r_sinapse_count[27]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[27]  ;
; layer_l2:hl2|neuron_l2_n2:n2|r_sinapse_count[27]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[27]  ;
; layer_l2:hl2|neuron_l2_n3:n3|r_sinapse_count[27]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[27]  ;
; layer_l2:hl2|neuron_l2_n4:n4|r_sinapse_count[27]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[27]  ;
; layer_l2:hl2|neuron_l2_n5:n5|r_sinapse_count[27]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[27]  ;
; layer_l2:hl2|neuron_l2_n6:n6|r_sinapse_count[27]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[27]  ;
; layer_l2:hl2|neuron_l2_n7:n7|r_sinapse_count[27]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[27]  ;
; layer_l2:hl2|neuron_l2_n8:n8|r_sinapse_count[27]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[27]  ;
; layer_l2:hl2|neuron_l2_n9:n9|r_sinapse_count[27]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[27]  ;
; layer_l2:hl2|neuron_l2_n10:n10|r_sinapse_count[26]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[26]  ;
; layer_l2:hl2|neuron_l2_n11:n11|r_sinapse_count[26]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[26]  ;
; layer_l2:hl2|neuron_l2_n12:n12|r_sinapse_count[26]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[26]  ;
; layer_l2:hl2|neuron_l2_n13:n13|r_sinapse_count[26]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[26]  ;
; layer_l2:hl2|neuron_l2_n14:n14|r_sinapse_count[26]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[26]  ;
; layer_l2:hl2|neuron_l2_n15:n15|r_sinapse_count[26]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[26]  ;
; layer_l2:hl2|neuron_l2_n16:n16|r_sinapse_count[26]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[26]  ;
; layer_l2:hl2|neuron_l2_n17:n17|r_sinapse_count[26]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[26]  ;
; layer_l2:hl2|neuron_l2_n18:n18|r_sinapse_count[26]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[26]  ;
; layer_l2:hl2|neuron_l2_n19:n19|r_sinapse_count[26]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[26]  ;
; layer_l2:hl2|neuron_l2_n1:n1|r_sinapse_count[26]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[26]  ;
; layer_l2:hl2|neuron_l2_n20:n20|r_sinapse_count[26]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[26]  ;
; layer_l2:hl2|neuron_l2_n21:n21|r_sinapse_count[26]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[26]  ;
; layer_l2:hl2|neuron_l2_n22:n22|r_sinapse_count[26]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[26]  ;
; layer_l2:hl2|neuron_l2_n23:n23|r_sinapse_count[26]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[26]  ;
; layer_l2:hl2|neuron_l2_n2:n2|r_sinapse_count[26]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[26]  ;
; layer_l2:hl2|neuron_l2_n3:n3|r_sinapse_count[26]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[26]  ;
; layer_l2:hl2|neuron_l2_n4:n4|r_sinapse_count[26]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[26]  ;
; layer_l2:hl2|neuron_l2_n5:n5|r_sinapse_count[26]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[26]  ;
; layer_l2:hl2|neuron_l2_n6:n6|r_sinapse_count[26]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[26]  ;
; layer_l2:hl2|neuron_l2_n7:n7|r_sinapse_count[26]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[26]  ;
; layer_l2:hl2|neuron_l2_n8:n8|r_sinapse_count[26]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[26]  ;
; layer_l2:hl2|neuron_l2_n9:n9|r_sinapse_count[26]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[26]  ;
; layer_l2:hl2|neuron_l2_n10:n10|r_sinapse_count[25]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[25]  ;
; layer_l2:hl2|neuron_l2_n11:n11|r_sinapse_count[25]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[25]  ;
; layer_l2:hl2|neuron_l2_n12:n12|r_sinapse_count[25]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[25]  ;
; layer_l2:hl2|neuron_l2_n13:n13|r_sinapse_count[25]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[25]  ;
; layer_l2:hl2|neuron_l2_n14:n14|r_sinapse_count[25]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[25]  ;
; layer_l2:hl2|neuron_l2_n15:n15|r_sinapse_count[25]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[25]  ;
; layer_l2:hl2|neuron_l2_n16:n16|r_sinapse_count[25]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[25]  ;
; layer_l2:hl2|neuron_l2_n17:n17|r_sinapse_count[25]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[25]  ;
; layer_l2:hl2|neuron_l2_n18:n18|r_sinapse_count[25]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[25]  ;
; layer_l2:hl2|neuron_l2_n19:n19|r_sinapse_count[25]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[25]  ;
; layer_l2:hl2|neuron_l2_n1:n1|r_sinapse_count[25]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[25]  ;
; layer_l2:hl2|neuron_l2_n20:n20|r_sinapse_count[25]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[25]  ;
; layer_l2:hl2|neuron_l2_n21:n21|r_sinapse_count[25]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[25]  ;
; layer_l2:hl2|neuron_l2_n22:n22|r_sinapse_count[25]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[25]  ;
; layer_l2:hl2|neuron_l2_n23:n23|r_sinapse_count[25]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[25]  ;
; layer_l2:hl2|neuron_l2_n2:n2|r_sinapse_count[25]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[25]  ;
; layer_l2:hl2|neuron_l2_n3:n3|r_sinapse_count[25]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[25]  ;
; layer_l2:hl2|neuron_l2_n4:n4|r_sinapse_count[25]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[25]  ;
; layer_l2:hl2|neuron_l2_n5:n5|r_sinapse_count[25]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[25]  ;
; layer_l2:hl2|neuron_l2_n6:n6|r_sinapse_count[25]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[25]  ;
; layer_l2:hl2|neuron_l2_n7:n7|r_sinapse_count[25]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[25]  ;
; layer_l2:hl2|neuron_l2_n8:n8|r_sinapse_count[25]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[25]  ;
; layer_l2:hl2|neuron_l2_n9:n9|r_sinapse_count[25]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[25]  ;
; layer_l2:hl2|neuron_l2_n10:n10|r_sinapse_count[24]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[24]  ;
; layer_l2:hl2|neuron_l2_n11:n11|r_sinapse_count[24]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[24]  ;
; layer_l2:hl2|neuron_l2_n12:n12|r_sinapse_count[24]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[24]  ;
; layer_l2:hl2|neuron_l2_n13:n13|r_sinapse_count[24]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[24]  ;
; layer_l2:hl2|neuron_l2_n14:n14|r_sinapse_count[24]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[24]  ;
; layer_l2:hl2|neuron_l2_n15:n15|r_sinapse_count[24]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[24]  ;
; layer_l2:hl2|neuron_l2_n16:n16|r_sinapse_count[24]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[24]  ;
; layer_l2:hl2|neuron_l2_n17:n17|r_sinapse_count[24]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[24]  ;
; layer_l2:hl2|neuron_l2_n18:n18|r_sinapse_count[24]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[24]  ;
; layer_l2:hl2|neuron_l2_n19:n19|r_sinapse_count[24]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[24]  ;
; layer_l2:hl2|neuron_l2_n1:n1|r_sinapse_count[24]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[24]  ;
; layer_l2:hl2|neuron_l2_n20:n20|r_sinapse_count[24]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[24]  ;
; layer_l2:hl2|neuron_l2_n21:n21|r_sinapse_count[24]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[24]  ;
; layer_l2:hl2|neuron_l2_n22:n22|r_sinapse_count[24]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[24]  ;
; layer_l2:hl2|neuron_l2_n23:n23|r_sinapse_count[24]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[24]  ;
; layer_l2:hl2|neuron_l2_n2:n2|r_sinapse_count[24]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[24]  ;
; layer_l2:hl2|neuron_l2_n3:n3|r_sinapse_count[24]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[24]  ;
; layer_l2:hl2|neuron_l2_n4:n4|r_sinapse_count[24]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[24]  ;
; layer_l2:hl2|neuron_l2_n5:n5|r_sinapse_count[24]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[24]  ;
; layer_l2:hl2|neuron_l2_n6:n6|r_sinapse_count[24]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[24]  ;
; layer_l2:hl2|neuron_l2_n7:n7|r_sinapse_count[24]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[24]  ;
; layer_l2:hl2|neuron_l2_n8:n8|r_sinapse_count[24]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[24]  ;
; layer_l2:hl2|neuron_l2_n9:n9|r_sinapse_count[24]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[24]  ;
; layer_l2:hl2|neuron_l2_n10:n10|r_sinapse_count[23]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[23]  ;
; layer_l2:hl2|neuron_l2_n11:n11|r_sinapse_count[23]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[23]  ;
; layer_l2:hl2|neuron_l2_n12:n12|r_sinapse_count[23]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[23]  ;
; layer_l2:hl2|neuron_l2_n13:n13|r_sinapse_count[23]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[23]  ;
; layer_l2:hl2|neuron_l2_n14:n14|r_sinapse_count[23]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[23]  ;
; layer_l2:hl2|neuron_l2_n15:n15|r_sinapse_count[23]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[23]  ;
; layer_l2:hl2|neuron_l2_n16:n16|r_sinapse_count[23]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[23]  ;
; layer_l2:hl2|neuron_l2_n17:n17|r_sinapse_count[23]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[23]  ;
; layer_l2:hl2|neuron_l2_n18:n18|r_sinapse_count[23]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[23]  ;
; layer_l2:hl2|neuron_l2_n19:n19|r_sinapse_count[23]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[23]  ;
; layer_l2:hl2|neuron_l2_n1:n1|r_sinapse_count[23]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[23]  ;
; layer_l2:hl2|neuron_l2_n20:n20|r_sinapse_count[23]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[23]  ;
; layer_l2:hl2|neuron_l2_n21:n21|r_sinapse_count[23]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[23]  ;
; layer_l2:hl2|neuron_l2_n22:n22|r_sinapse_count[23]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[23]  ;
; layer_l2:hl2|neuron_l2_n23:n23|r_sinapse_count[23]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[23]  ;
; layer_l2:hl2|neuron_l2_n2:n2|r_sinapse_count[23]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[23]  ;
; layer_l2:hl2|neuron_l2_n3:n3|r_sinapse_count[23]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[23]  ;
; layer_l2:hl2|neuron_l2_n4:n4|r_sinapse_count[23]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[23]  ;
; layer_l2:hl2|neuron_l2_n5:n5|r_sinapse_count[23]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[23]  ;
; layer_l2:hl2|neuron_l2_n6:n6|r_sinapse_count[23]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[23]  ;
; layer_l2:hl2|neuron_l2_n7:n7|r_sinapse_count[23]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[23]  ;
; layer_l2:hl2|neuron_l2_n8:n8|r_sinapse_count[23]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[23]  ;
; layer_l2:hl2|neuron_l2_n9:n9|r_sinapse_count[23]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[23]  ;
; layer_l2:hl2|neuron_l2_n10:n10|r_sinapse_count[22]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[22]  ;
; layer_l2:hl2|neuron_l2_n11:n11|r_sinapse_count[22]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[22]  ;
; layer_l2:hl2|neuron_l2_n12:n12|r_sinapse_count[22]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[22]  ;
; layer_l2:hl2|neuron_l2_n13:n13|r_sinapse_count[22]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[22]  ;
; layer_l2:hl2|neuron_l2_n14:n14|r_sinapse_count[22]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[22]  ;
; layer_l2:hl2|neuron_l2_n15:n15|r_sinapse_count[22]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[22]  ;
; layer_l2:hl2|neuron_l2_n16:n16|r_sinapse_count[22]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[22]  ;
; layer_l2:hl2|neuron_l2_n17:n17|r_sinapse_count[22]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[22]  ;
; layer_l2:hl2|neuron_l2_n18:n18|r_sinapse_count[22]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[22]  ;
; layer_l2:hl2|neuron_l2_n19:n19|r_sinapse_count[22]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[22]  ;
; layer_l2:hl2|neuron_l2_n1:n1|r_sinapse_count[22]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[22]  ;
; layer_l2:hl2|neuron_l2_n20:n20|r_sinapse_count[22]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[22]  ;
; layer_l2:hl2|neuron_l2_n21:n21|r_sinapse_count[22]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[22]  ;
; layer_l2:hl2|neuron_l2_n22:n22|r_sinapse_count[22]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[22]  ;
; layer_l2:hl2|neuron_l2_n23:n23|r_sinapse_count[22]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[22]  ;
; layer_l2:hl2|neuron_l2_n2:n2|r_sinapse_count[22]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[22]  ;
; layer_l2:hl2|neuron_l2_n3:n3|r_sinapse_count[22]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[22]  ;
; layer_l2:hl2|neuron_l2_n4:n4|r_sinapse_count[22]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[22]  ;
; layer_l2:hl2|neuron_l2_n5:n5|r_sinapse_count[22]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[22]  ;
; layer_l2:hl2|neuron_l2_n6:n6|r_sinapse_count[22]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[22]  ;
; layer_l2:hl2|neuron_l2_n7:n7|r_sinapse_count[22]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[22]  ;
; layer_l2:hl2|neuron_l2_n8:n8|r_sinapse_count[22]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[22]  ;
; layer_l2:hl2|neuron_l2_n9:n9|r_sinapse_count[22]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[22]  ;
; layer_l2:hl2|neuron_l2_n10:n10|r_sinapse_count[21]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[21]  ;
; layer_l2:hl2|neuron_l2_n11:n11|r_sinapse_count[21]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[21]  ;
; layer_l2:hl2|neuron_l2_n12:n12|r_sinapse_count[21]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[21]  ;
; layer_l2:hl2|neuron_l2_n13:n13|r_sinapse_count[21]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[21]  ;
; layer_l2:hl2|neuron_l2_n14:n14|r_sinapse_count[21]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[21]  ;
; layer_l2:hl2|neuron_l2_n15:n15|r_sinapse_count[21]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[21]  ;
; layer_l2:hl2|neuron_l2_n16:n16|r_sinapse_count[21]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[21]  ;
; layer_l2:hl2|neuron_l2_n17:n17|r_sinapse_count[21]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[21]  ;
; layer_l2:hl2|neuron_l2_n18:n18|r_sinapse_count[21]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[21]  ;
; layer_l2:hl2|neuron_l2_n19:n19|r_sinapse_count[21]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[21]  ;
; layer_l2:hl2|neuron_l2_n1:n1|r_sinapse_count[21]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[21]  ;
; layer_l2:hl2|neuron_l2_n20:n20|r_sinapse_count[21]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[21]  ;
; layer_l2:hl2|neuron_l2_n21:n21|r_sinapse_count[21]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[21]  ;
; layer_l2:hl2|neuron_l2_n22:n22|r_sinapse_count[21]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[21]  ;
; layer_l2:hl2|neuron_l2_n23:n23|r_sinapse_count[21]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[21]  ;
; layer_l2:hl2|neuron_l2_n2:n2|r_sinapse_count[21]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[21]  ;
; layer_l2:hl2|neuron_l2_n3:n3|r_sinapse_count[21]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[21]  ;
; layer_l2:hl2|neuron_l2_n4:n4|r_sinapse_count[21]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[21]  ;
; layer_l2:hl2|neuron_l2_n5:n5|r_sinapse_count[21]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[21]  ;
; layer_l2:hl2|neuron_l2_n6:n6|r_sinapse_count[21]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[21]  ;
; layer_l2:hl2|neuron_l2_n7:n7|r_sinapse_count[21]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[21]  ;
; layer_l2:hl2|neuron_l2_n8:n8|r_sinapse_count[21]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[21]  ;
; layer_l2:hl2|neuron_l2_n9:n9|r_sinapse_count[21]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[21]  ;
; layer_l2:hl2|neuron_l2_n10:n10|r_sinapse_count[20]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[20]  ;
; layer_l2:hl2|neuron_l2_n11:n11|r_sinapse_count[20]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[20]  ;
; layer_l2:hl2|neuron_l2_n12:n12|r_sinapse_count[20]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[20]  ;
; layer_l2:hl2|neuron_l2_n13:n13|r_sinapse_count[20]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[20]  ;
; layer_l2:hl2|neuron_l2_n14:n14|r_sinapse_count[20]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[20]  ;
; layer_l2:hl2|neuron_l2_n15:n15|r_sinapse_count[20]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[20]  ;
; layer_l2:hl2|neuron_l2_n16:n16|r_sinapse_count[20]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[20]  ;
; layer_l2:hl2|neuron_l2_n17:n17|r_sinapse_count[20]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[20]  ;
; layer_l2:hl2|neuron_l2_n18:n18|r_sinapse_count[20]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[20]  ;
; layer_l2:hl2|neuron_l2_n19:n19|r_sinapse_count[20]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[20]  ;
; layer_l2:hl2|neuron_l2_n1:n1|r_sinapse_count[20]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[20]  ;
; layer_l2:hl2|neuron_l2_n20:n20|r_sinapse_count[20]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[20]  ;
; layer_l2:hl2|neuron_l2_n21:n21|r_sinapse_count[20]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[20]  ;
; layer_l2:hl2|neuron_l2_n22:n22|r_sinapse_count[20]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[20]  ;
; layer_l2:hl2|neuron_l2_n23:n23|r_sinapse_count[20]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[20]  ;
; layer_l2:hl2|neuron_l2_n2:n2|r_sinapse_count[20]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[20]  ;
; layer_l2:hl2|neuron_l2_n3:n3|r_sinapse_count[20]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[20]  ;
; layer_l2:hl2|neuron_l2_n4:n4|r_sinapse_count[20]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[20]  ;
; layer_l2:hl2|neuron_l2_n5:n5|r_sinapse_count[20]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[20]  ;
; layer_l2:hl2|neuron_l2_n6:n6|r_sinapse_count[20]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[20]  ;
; layer_l2:hl2|neuron_l2_n7:n7|r_sinapse_count[20]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[20]  ;
; layer_l2:hl2|neuron_l2_n8:n8|r_sinapse_count[20]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[20]  ;
; layer_l2:hl2|neuron_l2_n9:n9|r_sinapse_count[20]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[20]  ;
; layer_l2:hl2|neuron_l2_n10:n10|r_sinapse_count[19]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[19]  ;
; layer_l2:hl2|neuron_l2_n11:n11|r_sinapse_count[19]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[19]  ;
; layer_l2:hl2|neuron_l2_n12:n12|r_sinapse_count[19]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[19]  ;
; layer_l2:hl2|neuron_l2_n13:n13|r_sinapse_count[19]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[19]  ;
; layer_l2:hl2|neuron_l2_n14:n14|r_sinapse_count[19]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[19]  ;
; layer_l2:hl2|neuron_l2_n15:n15|r_sinapse_count[19]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[19]  ;
; layer_l2:hl2|neuron_l2_n16:n16|r_sinapse_count[19]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[19]  ;
; layer_l2:hl2|neuron_l2_n17:n17|r_sinapse_count[19]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[19]  ;
; layer_l2:hl2|neuron_l2_n18:n18|r_sinapse_count[19]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[19]  ;
; layer_l2:hl2|neuron_l2_n19:n19|r_sinapse_count[19]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[19]  ;
; layer_l2:hl2|neuron_l2_n1:n1|r_sinapse_count[19]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[19]  ;
; layer_l2:hl2|neuron_l2_n20:n20|r_sinapse_count[19]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[19]  ;
; layer_l2:hl2|neuron_l2_n21:n21|r_sinapse_count[19]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[19]  ;
; layer_l2:hl2|neuron_l2_n22:n22|r_sinapse_count[19]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[19]  ;
; layer_l2:hl2|neuron_l2_n23:n23|r_sinapse_count[19]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[19]  ;
; layer_l2:hl2|neuron_l2_n2:n2|r_sinapse_count[19]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[19]  ;
; layer_l2:hl2|neuron_l2_n3:n3|r_sinapse_count[19]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[19]  ;
; layer_l2:hl2|neuron_l2_n4:n4|r_sinapse_count[19]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[19]  ;
; layer_l2:hl2|neuron_l2_n5:n5|r_sinapse_count[19]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[19]  ;
; layer_l2:hl2|neuron_l2_n6:n6|r_sinapse_count[19]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[19]  ;
; layer_l2:hl2|neuron_l2_n7:n7|r_sinapse_count[19]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[19]  ;
; layer_l2:hl2|neuron_l2_n8:n8|r_sinapse_count[19]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[19]  ;
; layer_l2:hl2|neuron_l2_n9:n9|r_sinapse_count[19]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[19]  ;
; layer_l2:hl2|neuron_l2_n10:n10|r_sinapse_count[18]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[18]  ;
; layer_l2:hl2|neuron_l2_n11:n11|r_sinapse_count[18]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[18]  ;
; layer_l2:hl2|neuron_l2_n12:n12|r_sinapse_count[18]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[18]  ;
; layer_l2:hl2|neuron_l2_n13:n13|r_sinapse_count[18]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[18]  ;
; layer_l2:hl2|neuron_l2_n14:n14|r_sinapse_count[18]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[18]  ;
; layer_l2:hl2|neuron_l2_n15:n15|r_sinapse_count[18]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[18]  ;
; layer_l2:hl2|neuron_l2_n16:n16|r_sinapse_count[18]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[18]  ;
; layer_l2:hl2|neuron_l2_n17:n17|r_sinapse_count[18]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[18]  ;
; layer_l2:hl2|neuron_l2_n18:n18|r_sinapse_count[18]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[18]  ;
; layer_l2:hl2|neuron_l2_n19:n19|r_sinapse_count[18]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[18]  ;
; layer_l2:hl2|neuron_l2_n1:n1|r_sinapse_count[18]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[18]  ;
; layer_l2:hl2|neuron_l2_n20:n20|r_sinapse_count[18]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[18]  ;
; layer_l2:hl2|neuron_l2_n21:n21|r_sinapse_count[18]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[18]  ;
; layer_l2:hl2|neuron_l2_n22:n22|r_sinapse_count[18]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[18]  ;
; layer_l2:hl2|neuron_l2_n23:n23|r_sinapse_count[18]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[18]  ;
; layer_l2:hl2|neuron_l2_n2:n2|r_sinapse_count[18]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[18]  ;
; layer_l2:hl2|neuron_l2_n3:n3|r_sinapse_count[18]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[18]  ;
; layer_l2:hl2|neuron_l2_n4:n4|r_sinapse_count[18]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[18]  ;
; layer_l2:hl2|neuron_l2_n5:n5|r_sinapse_count[18]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[18]  ;
; layer_l2:hl2|neuron_l2_n6:n6|r_sinapse_count[18]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[18]  ;
; layer_l2:hl2|neuron_l2_n7:n7|r_sinapse_count[18]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[18]  ;
; layer_l2:hl2|neuron_l2_n8:n8|r_sinapse_count[18]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[18]  ;
; layer_l2:hl2|neuron_l2_n9:n9|r_sinapse_count[18]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[18]  ;
; layer_l2:hl2|neuron_l2_n10:n10|r_sinapse_count[17]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[17]  ;
; layer_l2:hl2|neuron_l2_n11:n11|r_sinapse_count[17]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[17]  ;
; layer_l2:hl2|neuron_l2_n12:n12|r_sinapse_count[17]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[17]  ;
; layer_l2:hl2|neuron_l2_n13:n13|r_sinapse_count[17]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[17]  ;
; layer_l2:hl2|neuron_l2_n14:n14|r_sinapse_count[17]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[17]  ;
; layer_l2:hl2|neuron_l2_n15:n15|r_sinapse_count[17]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[17]  ;
; layer_l2:hl2|neuron_l2_n16:n16|r_sinapse_count[17]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[17]  ;
; layer_l2:hl2|neuron_l2_n17:n17|r_sinapse_count[17]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[17]  ;
; layer_l2:hl2|neuron_l2_n18:n18|r_sinapse_count[17]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[17]  ;
; layer_l2:hl2|neuron_l2_n19:n19|r_sinapse_count[17]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[17]  ;
; layer_l2:hl2|neuron_l2_n1:n1|r_sinapse_count[17]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[17]  ;
; layer_l2:hl2|neuron_l2_n20:n20|r_sinapse_count[17]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[17]  ;
; layer_l2:hl2|neuron_l2_n21:n21|r_sinapse_count[17]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[17]  ;
; layer_l2:hl2|neuron_l2_n22:n22|r_sinapse_count[17]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[17]  ;
; layer_l2:hl2|neuron_l2_n23:n23|r_sinapse_count[17]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[17]  ;
; layer_l2:hl2|neuron_l2_n2:n2|r_sinapse_count[17]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[17]  ;
; layer_l2:hl2|neuron_l2_n3:n3|r_sinapse_count[17]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[17]  ;
; layer_l2:hl2|neuron_l2_n4:n4|r_sinapse_count[17]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[17]  ;
; layer_l2:hl2|neuron_l2_n5:n5|r_sinapse_count[17]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[17]  ;
; layer_l2:hl2|neuron_l2_n6:n6|r_sinapse_count[17]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[17]  ;
; layer_l2:hl2|neuron_l2_n7:n7|r_sinapse_count[17]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[17]  ;
; layer_l2:hl2|neuron_l2_n8:n8|r_sinapse_count[17]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[17]  ;
; layer_l2:hl2|neuron_l2_n9:n9|r_sinapse_count[17]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[17]  ;
; layer_l2:hl2|neuron_l2_n10:n10|r_sinapse_count[16]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[16]  ;
; layer_l2:hl2|neuron_l2_n11:n11|r_sinapse_count[16]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[16]  ;
; layer_l2:hl2|neuron_l2_n12:n12|r_sinapse_count[16]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[16]  ;
; layer_l2:hl2|neuron_l2_n13:n13|r_sinapse_count[16]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[16]  ;
; layer_l2:hl2|neuron_l2_n14:n14|r_sinapse_count[16]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[16]  ;
; layer_l2:hl2|neuron_l2_n15:n15|r_sinapse_count[16]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[16]  ;
; layer_l2:hl2|neuron_l2_n16:n16|r_sinapse_count[16]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[16]  ;
; layer_l2:hl2|neuron_l2_n17:n17|r_sinapse_count[16]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[16]  ;
; layer_l2:hl2|neuron_l2_n18:n18|r_sinapse_count[16]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[16]  ;
; layer_l2:hl2|neuron_l2_n19:n19|r_sinapse_count[16]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[16]  ;
; layer_l2:hl2|neuron_l2_n1:n1|r_sinapse_count[16]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[16]  ;
; layer_l2:hl2|neuron_l2_n20:n20|r_sinapse_count[16]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[16]  ;
; layer_l2:hl2|neuron_l2_n21:n21|r_sinapse_count[16]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[16]  ;
; layer_l2:hl2|neuron_l2_n22:n22|r_sinapse_count[16]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[16]  ;
; layer_l2:hl2|neuron_l2_n23:n23|r_sinapse_count[16]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[16]  ;
; layer_l2:hl2|neuron_l2_n2:n2|r_sinapse_count[16]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[16]  ;
; layer_l2:hl2|neuron_l2_n3:n3|r_sinapse_count[16]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[16]  ;
; layer_l2:hl2|neuron_l2_n4:n4|r_sinapse_count[16]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[16]  ;
; layer_l2:hl2|neuron_l2_n5:n5|r_sinapse_count[16]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[16]  ;
; layer_l2:hl2|neuron_l2_n6:n6|r_sinapse_count[16]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[16]  ;
; layer_l2:hl2|neuron_l2_n7:n7|r_sinapse_count[16]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[16]  ;
; layer_l2:hl2|neuron_l2_n8:n8|r_sinapse_count[16]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[16]  ;
; layer_l2:hl2|neuron_l2_n9:n9|r_sinapse_count[16]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[16]  ;
; layer_l2:hl2|neuron_l2_n10:n10|r_sinapse_count[15]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[15]  ;
; layer_l2:hl2|neuron_l2_n11:n11|r_sinapse_count[15]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[15]  ;
; layer_l2:hl2|neuron_l2_n12:n12|r_sinapse_count[15]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[15]  ;
; layer_l2:hl2|neuron_l2_n13:n13|r_sinapse_count[15]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[15]  ;
; layer_l2:hl2|neuron_l2_n14:n14|r_sinapse_count[15]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[15]  ;
; layer_l2:hl2|neuron_l2_n15:n15|r_sinapse_count[15]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[15]  ;
; layer_l2:hl2|neuron_l2_n16:n16|r_sinapse_count[15]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[15]  ;
; layer_l2:hl2|neuron_l2_n17:n17|r_sinapse_count[15]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[15]  ;
; layer_l2:hl2|neuron_l2_n18:n18|r_sinapse_count[15]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[15]  ;
; layer_l2:hl2|neuron_l2_n19:n19|r_sinapse_count[15]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[15]  ;
; layer_l2:hl2|neuron_l2_n1:n1|r_sinapse_count[15]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[15]  ;
; layer_l2:hl2|neuron_l2_n20:n20|r_sinapse_count[15]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[15]  ;
; layer_l2:hl2|neuron_l2_n21:n21|r_sinapse_count[15]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[15]  ;
; layer_l2:hl2|neuron_l2_n22:n22|r_sinapse_count[15]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[15]  ;
; layer_l2:hl2|neuron_l2_n23:n23|r_sinapse_count[15]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[15]  ;
; layer_l2:hl2|neuron_l2_n2:n2|r_sinapse_count[15]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[15]  ;
; layer_l2:hl2|neuron_l2_n3:n3|r_sinapse_count[15]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[15]  ;
; layer_l2:hl2|neuron_l2_n4:n4|r_sinapse_count[15]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[15]  ;
; layer_l2:hl2|neuron_l2_n5:n5|r_sinapse_count[15]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[15]  ;
; layer_l2:hl2|neuron_l2_n6:n6|r_sinapse_count[15]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[15]  ;
; layer_l2:hl2|neuron_l2_n7:n7|r_sinapse_count[15]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[15]  ;
; layer_l2:hl2|neuron_l2_n8:n8|r_sinapse_count[15]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[15]  ;
; layer_l2:hl2|neuron_l2_n9:n9|r_sinapse_count[15]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[15]  ;
; layer_l2:hl2|neuron_l2_n10:n10|r_sinapse_count[14]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[14]  ;
; layer_l2:hl2|neuron_l2_n11:n11|r_sinapse_count[14]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[14]  ;
; layer_l2:hl2|neuron_l2_n12:n12|r_sinapse_count[14]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[14]  ;
; layer_l2:hl2|neuron_l2_n13:n13|r_sinapse_count[14]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[14]  ;
; layer_l2:hl2|neuron_l2_n14:n14|r_sinapse_count[14]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[14]  ;
; layer_l2:hl2|neuron_l2_n15:n15|r_sinapse_count[14]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[14]  ;
; layer_l2:hl2|neuron_l2_n16:n16|r_sinapse_count[14]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[14]  ;
; layer_l2:hl2|neuron_l2_n17:n17|r_sinapse_count[14]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[14]  ;
; layer_l2:hl2|neuron_l2_n18:n18|r_sinapse_count[14]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[14]  ;
; layer_l2:hl2|neuron_l2_n19:n19|r_sinapse_count[14]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[14]  ;
; layer_l2:hl2|neuron_l2_n1:n1|r_sinapse_count[14]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[14]  ;
; layer_l2:hl2|neuron_l2_n20:n20|r_sinapse_count[14]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[14]  ;
; layer_l2:hl2|neuron_l2_n21:n21|r_sinapse_count[14]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[14]  ;
; layer_l2:hl2|neuron_l2_n22:n22|r_sinapse_count[14]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[14]  ;
; layer_l2:hl2|neuron_l2_n23:n23|r_sinapse_count[14]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[14]  ;
; layer_l2:hl2|neuron_l2_n2:n2|r_sinapse_count[14]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[14]  ;
; layer_l2:hl2|neuron_l2_n3:n3|r_sinapse_count[14]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[14]  ;
; layer_l2:hl2|neuron_l2_n4:n4|r_sinapse_count[14]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[14]  ;
; layer_l2:hl2|neuron_l2_n5:n5|r_sinapse_count[14]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[14]  ;
; layer_l2:hl2|neuron_l2_n6:n6|r_sinapse_count[14]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[14]  ;
; layer_l2:hl2|neuron_l2_n7:n7|r_sinapse_count[14]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[14]  ;
; layer_l2:hl2|neuron_l2_n8:n8|r_sinapse_count[14]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[14]  ;
; layer_l2:hl2|neuron_l2_n9:n9|r_sinapse_count[14]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[14]  ;
; layer_l2:hl2|neuron_l2_n10:n10|r_sinapse_count[13]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[13]  ;
; layer_l2:hl2|neuron_l2_n11:n11|r_sinapse_count[13]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[13]  ;
; layer_l2:hl2|neuron_l2_n12:n12|r_sinapse_count[13]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[13]  ;
; layer_l2:hl2|neuron_l2_n13:n13|r_sinapse_count[13]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[13]  ;
; layer_l2:hl2|neuron_l2_n14:n14|r_sinapse_count[13]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[13]  ;
; layer_l2:hl2|neuron_l2_n15:n15|r_sinapse_count[13]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[13]  ;
; layer_l2:hl2|neuron_l2_n16:n16|r_sinapse_count[13]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[13]  ;
; layer_l2:hl2|neuron_l2_n17:n17|r_sinapse_count[13]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[13]  ;
; layer_l2:hl2|neuron_l2_n18:n18|r_sinapse_count[13]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[13]  ;
; layer_l2:hl2|neuron_l2_n19:n19|r_sinapse_count[13]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[13]  ;
; layer_l2:hl2|neuron_l2_n1:n1|r_sinapse_count[13]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[13]  ;
; layer_l2:hl2|neuron_l2_n20:n20|r_sinapse_count[13]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[13]  ;
; layer_l2:hl2|neuron_l2_n21:n21|r_sinapse_count[13]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[13]  ;
; layer_l2:hl2|neuron_l2_n22:n22|r_sinapse_count[13]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[13]  ;
; layer_l2:hl2|neuron_l2_n23:n23|r_sinapse_count[13]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[13]  ;
; layer_l2:hl2|neuron_l2_n2:n2|r_sinapse_count[13]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[13]  ;
; layer_l2:hl2|neuron_l2_n3:n3|r_sinapse_count[13]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[13]  ;
; layer_l2:hl2|neuron_l2_n4:n4|r_sinapse_count[13]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[13]  ;
; layer_l2:hl2|neuron_l2_n5:n5|r_sinapse_count[13]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[13]  ;
; layer_l2:hl2|neuron_l2_n6:n6|r_sinapse_count[13]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[13]  ;
; layer_l2:hl2|neuron_l2_n7:n7|r_sinapse_count[13]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[13]  ;
; layer_l2:hl2|neuron_l2_n8:n8|r_sinapse_count[13]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[13]  ;
; layer_l2:hl2|neuron_l2_n9:n9|r_sinapse_count[13]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[13]  ;
; layer_l2:hl2|neuron_l2_n10:n10|r_sinapse_count[12]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[12]  ;
; layer_l2:hl2|neuron_l2_n11:n11|r_sinapse_count[12]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[12]  ;
; layer_l2:hl2|neuron_l2_n12:n12|r_sinapse_count[12]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[12]  ;
; layer_l2:hl2|neuron_l2_n13:n13|r_sinapse_count[12]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[12]  ;
; layer_l2:hl2|neuron_l2_n14:n14|r_sinapse_count[12]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[12]  ;
; layer_l2:hl2|neuron_l2_n15:n15|r_sinapse_count[12]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[12]  ;
; layer_l2:hl2|neuron_l2_n16:n16|r_sinapse_count[12]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[12]  ;
; layer_l2:hl2|neuron_l2_n17:n17|r_sinapse_count[12]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[12]  ;
; layer_l2:hl2|neuron_l2_n18:n18|r_sinapse_count[12]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[12]  ;
; layer_l2:hl2|neuron_l2_n19:n19|r_sinapse_count[12]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[12]  ;
; layer_l2:hl2|neuron_l2_n1:n1|r_sinapse_count[12]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[12]  ;
; layer_l2:hl2|neuron_l2_n20:n20|r_sinapse_count[12]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[12]  ;
; layer_l2:hl2|neuron_l2_n21:n21|r_sinapse_count[12]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[12]  ;
; layer_l2:hl2|neuron_l2_n22:n22|r_sinapse_count[12]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[12]  ;
; layer_l2:hl2|neuron_l2_n23:n23|r_sinapse_count[12]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[12]  ;
; layer_l2:hl2|neuron_l2_n2:n2|r_sinapse_count[12]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[12]  ;
; layer_l2:hl2|neuron_l2_n3:n3|r_sinapse_count[12]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[12]  ;
; layer_l2:hl2|neuron_l2_n4:n4|r_sinapse_count[12]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[12]  ;
; layer_l2:hl2|neuron_l2_n5:n5|r_sinapse_count[12]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[12]  ;
; layer_l2:hl2|neuron_l2_n6:n6|r_sinapse_count[12]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[12]  ;
; layer_l2:hl2|neuron_l2_n7:n7|r_sinapse_count[12]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[12]  ;
; layer_l2:hl2|neuron_l2_n8:n8|r_sinapse_count[12]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[12]  ;
; layer_l2:hl2|neuron_l2_n9:n9|r_sinapse_count[12]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[12]  ;
; layer_l2:hl2|neuron_l2_n10:n10|r_sinapse_count[11]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[11]  ;
; layer_l2:hl2|neuron_l2_n11:n11|r_sinapse_count[11]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[11]  ;
; layer_l2:hl2|neuron_l2_n12:n12|r_sinapse_count[11]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[11]  ;
; layer_l2:hl2|neuron_l2_n13:n13|r_sinapse_count[11]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[11]  ;
; layer_l2:hl2|neuron_l2_n14:n14|r_sinapse_count[11]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[11]  ;
; layer_l2:hl2|neuron_l2_n15:n15|r_sinapse_count[11]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[11]  ;
; layer_l2:hl2|neuron_l2_n16:n16|r_sinapse_count[11]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[11]  ;
; layer_l2:hl2|neuron_l2_n17:n17|r_sinapse_count[11]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[11]  ;
; layer_l2:hl2|neuron_l2_n18:n18|r_sinapse_count[11]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[11]  ;
; layer_l2:hl2|neuron_l2_n19:n19|r_sinapse_count[11]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[11]  ;
; layer_l2:hl2|neuron_l2_n1:n1|r_sinapse_count[11]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[11]  ;
; layer_l2:hl2|neuron_l2_n20:n20|r_sinapse_count[11]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[11]  ;
; layer_l2:hl2|neuron_l2_n21:n21|r_sinapse_count[11]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[11]  ;
; layer_l2:hl2|neuron_l2_n22:n22|r_sinapse_count[11]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[11]  ;
; layer_l2:hl2|neuron_l2_n23:n23|r_sinapse_count[11]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[11]  ;
; layer_l2:hl2|neuron_l2_n2:n2|r_sinapse_count[11]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[11]  ;
; layer_l2:hl2|neuron_l2_n3:n3|r_sinapse_count[11]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[11]  ;
; layer_l2:hl2|neuron_l2_n4:n4|r_sinapse_count[11]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[11]  ;
; layer_l2:hl2|neuron_l2_n5:n5|r_sinapse_count[11]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[11]  ;
; layer_l2:hl2|neuron_l2_n6:n6|r_sinapse_count[11]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[11]  ;
; layer_l2:hl2|neuron_l2_n7:n7|r_sinapse_count[11]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[11]  ;
; layer_l2:hl2|neuron_l2_n8:n8|r_sinapse_count[11]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[11]  ;
; layer_l2:hl2|neuron_l2_n9:n9|r_sinapse_count[11]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[11]  ;
; layer_l2:hl2|neuron_l2_n10:n10|r_sinapse_count[10]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[10]  ;
; layer_l2:hl2|neuron_l2_n11:n11|r_sinapse_count[10]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[10]  ;
; layer_l2:hl2|neuron_l2_n12:n12|r_sinapse_count[10]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[10]  ;
; layer_l2:hl2|neuron_l2_n13:n13|r_sinapse_count[10]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[10]  ;
; layer_l2:hl2|neuron_l2_n14:n14|r_sinapse_count[10]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[10]  ;
; layer_l2:hl2|neuron_l2_n15:n15|r_sinapse_count[10]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[10]  ;
; layer_l2:hl2|neuron_l2_n16:n16|r_sinapse_count[10]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[10]  ;
; layer_l2:hl2|neuron_l2_n17:n17|r_sinapse_count[10]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[10]  ;
; layer_l2:hl2|neuron_l2_n18:n18|r_sinapse_count[10]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[10]  ;
; layer_l2:hl2|neuron_l2_n19:n19|r_sinapse_count[10]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[10]  ;
; layer_l2:hl2|neuron_l2_n1:n1|r_sinapse_count[10]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[10]  ;
; layer_l2:hl2|neuron_l2_n20:n20|r_sinapse_count[10]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[10]  ;
; layer_l2:hl2|neuron_l2_n21:n21|r_sinapse_count[10]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[10]  ;
; layer_l2:hl2|neuron_l2_n22:n22|r_sinapse_count[10]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[10]  ;
; layer_l2:hl2|neuron_l2_n23:n23|r_sinapse_count[10]      ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[10]  ;
; layer_l2:hl2|neuron_l2_n2:n2|r_sinapse_count[10]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[10]  ;
; layer_l2:hl2|neuron_l2_n3:n3|r_sinapse_count[10]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[10]  ;
; layer_l2:hl2|neuron_l2_n4:n4|r_sinapse_count[10]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[10]  ;
; layer_l2:hl2|neuron_l2_n5:n5|r_sinapse_count[10]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[10]  ;
; layer_l2:hl2|neuron_l2_n6:n6|r_sinapse_count[10]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[10]  ;
; layer_l2:hl2|neuron_l2_n7:n7|r_sinapse_count[10]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[10]  ;
; layer_l2:hl2|neuron_l2_n8:n8|r_sinapse_count[10]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[10]  ;
; layer_l2:hl2|neuron_l2_n9:n9|r_sinapse_count[10]        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[10]  ;
; layer_l2:hl2|neuron_l2_n10:n10|r_sinapse_count[9]       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[9]   ;
; layer_l2:hl2|neuron_l2_n11:n11|r_sinapse_count[9]       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[9]   ;
; layer_l2:hl2|neuron_l2_n12:n12|r_sinapse_count[9]       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[9]   ;
; layer_l2:hl2|neuron_l2_n13:n13|r_sinapse_count[9]       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[9]   ;
; layer_l2:hl2|neuron_l2_n14:n14|r_sinapse_count[9]       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[9]   ;
; layer_l2:hl2|neuron_l2_n15:n15|r_sinapse_count[9]       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[9]   ;
; layer_l2:hl2|neuron_l2_n16:n16|r_sinapse_count[9]       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[9]   ;
; layer_l2:hl2|neuron_l2_n17:n17|r_sinapse_count[9]       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[9]   ;
; layer_l2:hl2|neuron_l2_n18:n18|r_sinapse_count[9]       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[9]   ;
; layer_l2:hl2|neuron_l2_n19:n19|r_sinapse_count[9]       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[9]   ;
; layer_l2:hl2|neuron_l2_n1:n1|r_sinapse_count[9]         ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[9]   ;
; layer_l2:hl2|neuron_l2_n20:n20|r_sinapse_count[9]       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[9]   ;
; layer_l2:hl2|neuron_l2_n21:n21|r_sinapse_count[9]       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[9]   ;
; layer_l2:hl2|neuron_l2_n22:n22|r_sinapse_count[9]       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[9]   ;
; layer_l2:hl2|neuron_l2_n23:n23|r_sinapse_count[9]       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[9]   ;
; layer_l2:hl2|neuron_l2_n2:n2|r_sinapse_count[9]         ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[9]   ;
; layer_l2:hl2|neuron_l2_n3:n3|r_sinapse_count[9]         ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[9]   ;
; layer_l2:hl2|neuron_l2_n4:n4|r_sinapse_count[9]         ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[9]   ;
; layer_l2:hl2|neuron_l2_n5:n5|r_sinapse_count[9]         ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[9]   ;
; layer_l2:hl2|neuron_l2_n6:n6|r_sinapse_count[9]         ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[9]   ;
; layer_l2:hl2|neuron_l2_n7:n7|r_sinapse_count[9]         ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[9]   ;
; layer_l2:hl2|neuron_l2_n8:n8|r_sinapse_count[9]         ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[9]   ;
; layer_l2:hl2|neuron_l2_n9:n9|r_sinapse_count[9]         ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[9]   ;
; layer_l2:hl2|neuron_l2_n10:n10|r_sinapse_count[8]       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[8]   ;
; layer_l2:hl2|neuron_l2_n11:n11|r_sinapse_count[8]       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[8]   ;
; layer_l2:hl2|neuron_l2_n12:n12|r_sinapse_count[8]       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[8]   ;
; layer_l2:hl2|neuron_l2_n13:n13|r_sinapse_count[8]       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[8]   ;
; layer_l2:hl2|neuron_l2_n14:n14|r_sinapse_count[8]       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[8]   ;
; layer_l2:hl2|neuron_l2_n15:n15|r_sinapse_count[8]       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[8]   ;
; layer_l2:hl2|neuron_l2_n16:n16|r_sinapse_count[8]       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[8]   ;
; layer_l2:hl2|neuron_l2_n17:n17|r_sinapse_count[8]       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[8]   ;
; layer_l2:hl2|neuron_l2_n18:n18|r_sinapse_count[8]       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[8]   ;
; layer_l2:hl2|neuron_l2_n19:n19|r_sinapse_count[8]       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[8]   ;
; layer_l2:hl2|neuron_l2_n1:n1|r_sinapse_count[8]         ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[8]   ;
; layer_l2:hl2|neuron_l2_n20:n20|r_sinapse_count[8]       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[8]   ;
; layer_l2:hl2|neuron_l2_n21:n21|r_sinapse_count[8]       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[8]   ;
; layer_l2:hl2|neuron_l2_n22:n22|r_sinapse_count[8]       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[8]   ;
; layer_l2:hl2|neuron_l2_n23:n23|r_sinapse_count[8]       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[8]   ;
; layer_l2:hl2|neuron_l2_n2:n2|r_sinapse_count[8]         ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[8]   ;
; layer_l2:hl2|neuron_l2_n3:n3|r_sinapse_count[8]         ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[8]   ;
; layer_l2:hl2|neuron_l2_n4:n4|r_sinapse_count[8]         ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[8]   ;
; layer_l2:hl2|neuron_l2_n5:n5|r_sinapse_count[8]         ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[8]   ;
; layer_l2:hl2|neuron_l2_n6:n6|r_sinapse_count[8]         ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[8]   ;
; layer_l2:hl2|neuron_l2_n7:n7|r_sinapse_count[8]         ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[8]   ;
; layer_l2:hl2|neuron_l2_n8:n8|r_sinapse_count[8]         ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[8]   ;
; layer_l2:hl2|neuron_l2_n9:n9|r_sinapse_count[8]         ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[8]   ;
; layer_l2:hl2|neuron_l2_n10:n10|r_sinapse_count[7]       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[7]   ;
; layer_l2:hl2|neuron_l2_n11:n11|r_sinapse_count[7]       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[7]   ;
; layer_l2:hl2|neuron_l2_n12:n12|r_sinapse_count[7]       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[7]   ;
; layer_l2:hl2|neuron_l2_n13:n13|r_sinapse_count[7]       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[7]   ;
; layer_l2:hl2|neuron_l2_n14:n14|r_sinapse_count[7]       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[7]   ;
; layer_l2:hl2|neuron_l2_n15:n15|r_sinapse_count[7]       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[7]   ;
; layer_l2:hl2|neuron_l2_n16:n16|r_sinapse_count[7]       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[7]   ;
; layer_l2:hl2|neuron_l2_n17:n17|r_sinapse_count[7]       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[7]   ;
; layer_l2:hl2|neuron_l2_n18:n18|r_sinapse_count[7]       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[7]   ;
; layer_l2:hl2|neuron_l2_n19:n19|r_sinapse_count[7]       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[7]   ;
; layer_l2:hl2|neuron_l2_n1:n1|r_sinapse_count[7]         ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[7]   ;
; layer_l2:hl2|neuron_l2_n20:n20|r_sinapse_count[7]       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[7]   ;
; layer_l2:hl2|neuron_l2_n21:n21|r_sinapse_count[7]       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[7]   ;
; layer_l2:hl2|neuron_l2_n22:n22|r_sinapse_count[7]       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[7]   ;
; layer_l2:hl2|neuron_l2_n23:n23|r_sinapse_count[7]       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[7]   ;
; layer_l2:hl2|neuron_l2_n2:n2|r_sinapse_count[7]         ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[7]   ;
; layer_l2:hl2|neuron_l2_n3:n3|r_sinapse_count[7]         ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[7]   ;
; layer_l2:hl2|neuron_l2_n4:n4|r_sinapse_count[7]         ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[7]   ;
; layer_l2:hl2|neuron_l2_n5:n5|r_sinapse_count[7]         ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[7]   ;
; layer_l2:hl2|neuron_l2_n6:n6|r_sinapse_count[7]         ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[7]   ;
; layer_l2:hl2|neuron_l2_n7:n7|r_sinapse_count[7]         ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[7]   ;
; layer_l2:hl2|neuron_l2_n8:n8|r_sinapse_count[7]         ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[7]   ;
; layer_l2:hl2|neuron_l2_n9:n9|r_sinapse_count[7]         ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[7]   ;
; layer_l2:hl2|neuron_l2_n10:n10|r_sinapse_count[6]       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[6]   ;
; layer_l2:hl2|neuron_l2_n11:n11|r_sinapse_count[6]       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[6]   ;
; layer_l2:hl2|neuron_l2_n12:n12|r_sinapse_count[6]       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[6]   ;
; layer_l2:hl2|neuron_l2_n13:n13|r_sinapse_count[6]       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[6]   ;
; layer_l2:hl2|neuron_l2_n14:n14|r_sinapse_count[6]       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[6]   ;
; layer_l2:hl2|neuron_l2_n15:n15|r_sinapse_count[6]       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[6]   ;
; layer_l2:hl2|neuron_l2_n16:n16|r_sinapse_count[6]       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[6]   ;
; layer_l2:hl2|neuron_l2_n17:n17|r_sinapse_count[6]       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[6]   ;
; layer_l2:hl2|neuron_l2_n18:n18|r_sinapse_count[6]       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[6]   ;
; layer_l2:hl2|neuron_l2_n19:n19|r_sinapse_count[6]       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[6]   ;
; layer_l2:hl2|neuron_l2_n1:n1|r_sinapse_count[6]         ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[6]   ;
; layer_l2:hl2|neuron_l2_n20:n20|r_sinapse_count[6]       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[6]   ;
; layer_l2:hl2|neuron_l2_n21:n21|r_sinapse_count[6]       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[6]   ;
; layer_l2:hl2|neuron_l2_n22:n22|r_sinapse_count[6]       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[6]   ;
; layer_l2:hl2|neuron_l2_n23:n23|r_sinapse_count[6]       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[6]   ;
; layer_l2:hl2|neuron_l2_n2:n2|r_sinapse_count[6]         ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[6]   ;
; layer_l2:hl2|neuron_l2_n3:n3|r_sinapse_count[6]         ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[6]   ;
; layer_l2:hl2|neuron_l2_n4:n4|r_sinapse_count[6]         ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[6]   ;
; layer_l2:hl2|neuron_l2_n5:n5|r_sinapse_count[6]         ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[6]   ;
; layer_l2:hl2|neuron_l2_n6:n6|r_sinapse_count[6]         ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[6]   ;
; layer_l2:hl2|neuron_l2_n7:n7|r_sinapse_count[6]         ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[6]   ;
; layer_l2:hl2|neuron_l2_n8:n8|r_sinapse_count[6]         ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[6]   ;
; layer_l2:hl2|neuron_l2_n9:n9|r_sinapse_count[6]         ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sinapse_count[6]   ;
; layer_l2:hl2|neuron_l2_n10:n10|mac:mac_n10|o_done       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|mac:mac_n0|o_done    ;
; layer_l2:hl2|neuron_l2_n11:n11|mac:mac_n11|o_done       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|mac:mac_n0|o_done    ;
; layer_l2:hl2|neuron_l2_n12:n12|mac:mac_n12|o_done       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|mac:mac_n0|o_done    ;
; layer_l2:hl2|neuron_l2_n13:n13|mac:mac_n13|o_done       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|mac:mac_n0|o_done    ;
; layer_l2:hl2|neuron_l2_n14:n14|mac:mac_n14|o_done       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|mac:mac_n0|o_done    ;
; layer_l2:hl2|neuron_l2_n15:n15|mac:mac_n15|o_done       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|mac:mac_n0|o_done    ;
; layer_l2:hl2|neuron_l2_n16:n16|mac:mac_n16|o_done       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|mac:mac_n0|o_done    ;
; layer_l2:hl2|neuron_l2_n17:n17|mac:mac_n17|o_done       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|mac:mac_n0|o_done    ;
; layer_l2:hl2|neuron_l2_n18:n18|mac:mac_n18|o_done       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|mac:mac_n0|o_done    ;
; layer_l2:hl2|neuron_l2_n19:n19|mac:mac_n19|o_done       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|mac:mac_n0|o_done    ;
; layer_l2:hl2|neuron_l2_n1:n1|mac:mac_n1|o_done          ; Merged with layer_l2:hl2|neuron_l2_n0:n0|mac:mac_n0|o_done    ;
; layer_l2:hl2|neuron_l2_n20:n20|mac:mac_n20|o_done       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|mac:mac_n0|o_done    ;
; layer_l2:hl2|neuron_l2_n21:n21|mac:mac_n21|o_done       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|mac:mac_n0|o_done    ;
; layer_l2:hl2|neuron_l2_n22:n22|mac:mac_n22|o_done       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|mac:mac_n0|o_done    ;
; layer_l2:hl2|neuron_l2_n23:n23|mac:mac_n23|o_done       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|mac:mac_n0|o_done    ;
; layer_l2:hl2|neuron_l2_n2:n2|mac:mac_n2|o_done          ; Merged with layer_l2:hl2|neuron_l2_n0:n0|mac:mac_n0|o_done    ;
; layer_l2:hl2|neuron_l2_n3:n3|mac:mac_n3|o_done          ; Merged with layer_l2:hl2|neuron_l2_n0:n0|mac:mac_n0|o_done    ;
; layer_l2:hl2|neuron_l2_n4:n4|mac:mac_n4|o_done          ; Merged with layer_l2:hl2|neuron_l2_n0:n0|mac:mac_n0|o_done    ;
; layer_l2:hl2|neuron_l2_n5:n5|mac:mac_n5|o_done          ; Merged with layer_l2:hl2|neuron_l2_n0:n0|mac:mac_n0|o_done    ;
; layer_l2:hl2|neuron_l2_n6:n6|mac:mac_n6|o_done          ; Merged with layer_l2:hl2|neuron_l2_n0:n0|mac:mac_n0|o_done    ;
; layer_l2:hl2|neuron_l2_n7:n7|mac:mac_n7|o_done          ; Merged with layer_l2:hl2|neuron_l2_n0:n0|mac:mac_n0|o_done    ;
; layer_l2:hl2|neuron_l2_n8:n8|mac:mac_n8|o_done          ; Merged with layer_l2:hl2|neuron_l2_n0:n0|mac:mac_n0|o_done    ;
; layer_l2:hl2|neuron_l2_n9:n9|mac:mac_n9|o_done          ; Merged with layer_l2:hl2|neuron_l2_n0:n0|mac:mac_n0|o_done    ;
; layer_l2:hl2|neuron_l2_n10:n10|r_sm.s_mac_result        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_mac_result    ;
; layer_l2:hl2|neuron_l2_n11:n11|r_sm.s_mac_result        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_mac_result    ;
; layer_l2:hl2|neuron_l2_n12:n12|r_sm.s_mac_result        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_mac_result    ;
; layer_l2:hl2|neuron_l2_n13:n13|r_sm.s_mac_result        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_mac_result    ;
; layer_l2:hl2|neuron_l2_n14:n14|r_sm.s_mac_result        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_mac_result    ;
; layer_l2:hl2|neuron_l2_n15:n15|r_sm.s_mac_result        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_mac_result    ;
; layer_l2:hl2|neuron_l2_n16:n16|r_sm.s_mac_result        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_mac_result    ;
; layer_l2:hl2|neuron_l2_n17:n17|r_sm.s_mac_result        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_mac_result    ;
; layer_l2:hl2|neuron_l2_n18:n18|r_sm.s_mac_result        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_mac_result    ;
; layer_l2:hl2|neuron_l2_n19:n19|r_sm.s_mac_result        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_mac_result    ;
; layer_l2:hl2|neuron_l2_n1:n1|r_sm.s_mac_result          ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_mac_result    ;
; layer_l2:hl2|neuron_l2_n20:n20|r_sm.s_mac_result        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_mac_result    ;
; layer_l2:hl2|neuron_l2_n21:n21|r_sm.s_mac_result        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_mac_result    ;
; layer_l2:hl2|neuron_l2_n22:n22|r_sm.s_mac_result        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_mac_result    ;
; layer_l2:hl2|neuron_l2_n23:n23|r_sm.s_mac_result        ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_mac_result    ;
; layer_l2:hl2|neuron_l2_n2:n2|r_sm.s_mac_result          ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_mac_result    ;
; layer_l2:hl2|neuron_l2_n3:n3|r_sm.s_mac_result          ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_mac_result    ;
; layer_l2:hl2|neuron_l2_n4:n4|r_sm.s_mac_result          ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_mac_result    ;
; layer_l2:hl2|neuron_l2_n5:n5|r_sm.s_mac_result          ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_mac_result    ;
; layer_l2:hl2|neuron_l2_n6:n6|r_sm.s_mac_result          ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_mac_result    ;
; layer_l2:hl2|neuron_l2_n7:n7|r_sm.s_mac_result          ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_mac_result    ;
; layer_l2:hl2|neuron_l2_n8:n8|r_sm.s_mac_result          ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_mac_result    ;
; layer_l2:hl2|neuron_l2_n9:n9|r_sm.s_mac_result          ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_mac_result    ;
; layer_l2:hl2|neuron_l2_n10:n10|r_sm.s_idle              ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_idle          ;
; layer_l2:hl2|neuron_l2_n11:n11|r_sm.s_idle              ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_idle          ;
; layer_l2:hl2|neuron_l2_n12:n12|r_sm.s_idle              ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_idle          ;
; layer_l2:hl2|neuron_l2_n13:n13|r_sm.s_idle              ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_idle          ;
; layer_l2:hl2|neuron_l2_n14:n14|r_sm.s_idle              ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_idle          ;
; layer_l2:hl2|neuron_l2_n15:n15|r_sm.s_idle              ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_idle          ;
; layer_l2:hl2|neuron_l2_n16:n16|r_sm.s_idle              ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_idle          ;
; layer_l2:hl2|neuron_l2_n17:n17|r_sm.s_idle              ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_idle          ;
; layer_l2:hl2|neuron_l2_n18:n18|r_sm.s_idle              ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_idle          ;
; layer_l2:hl2|neuron_l2_n19:n19|r_sm.s_idle              ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_idle          ;
; layer_l2:hl2|neuron_l2_n1:n1|r_sm.s_idle                ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_idle          ;
; layer_l2:hl2|neuron_l2_n20:n20|r_sm.s_idle              ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_idle          ;
; layer_l2:hl2|neuron_l2_n21:n21|r_sm.s_idle              ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_idle          ;
; layer_l2:hl2|neuron_l2_n22:n22|r_sm.s_idle              ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_idle          ;
; layer_l2:hl2|neuron_l2_n23:n23|r_sm.s_idle              ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_idle          ;
; layer_l2:hl2|neuron_l2_n2:n2|r_sm.s_idle                ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_idle          ;
; layer_l2:hl2|neuron_l2_n3:n3|r_sm.s_idle                ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_idle          ;
; layer_l2:hl2|neuron_l2_n4:n4|r_sm.s_idle                ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_idle          ;
; layer_l2:hl2|neuron_l2_n5:n5|r_sm.s_idle                ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_idle          ;
; layer_l2:hl2|neuron_l2_n6:n6|r_sm.s_idle                ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_idle          ;
; layer_l2:hl2|neuron_l2_n7:n7|r_sm.s_idle                ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_idle          ;
; layer_l2:hl2|neuron_l2_n8:n8|r_sm.s_idle                ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_idle          ;
; layer_l2:hl2|neuron_l2_n9:n9|r_sm.s_idle                ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_idle          ;
; layer_l1:hl1|neuron_l1_n10:n10|r_sm.s_clear             ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_clear         ;
; layer_l1:hl1|neuron_l1_n11:n11|r_sm.s_clear             ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_clear         ;
; layer_l1:hl1|neuron_l1_n12:n12|r_sm.s_clear             ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_clear         ;
; layer_l1:hl1|neuron_l1_n13:n13|r_sm.s_clear             ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_clear         ;
; layer_l1:hl1|neuron_l1_n14:n14|r_sm.s_clear             ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_clear         ;
; layer_l1:hl1|neuron_l1_n15:n15|r_sm.s_clear             ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_clear         ;
; layer_l1:hl1|neuron_l1_n16:n16|r_sm.s_clear             ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_clear         ;
; layer_l1:hl1|neuron_l1_n17:n17|r_sm.s_clear             ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_clear         ;
; layer_l1:hl1|neuron_l1_n18:n18|r_sm.s_clear             ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_clear         ;
; layer_l1:hl1|neuron_l1_n19:n19|r_sm.s_clear             ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_clear         ;
; layer_l1:hl1|neuron_l1_n1:n1|r_sm.s_clear               ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_clear         ;
; layer_l1:hl1|neuron_l1_n20:n20|r_sm.s_clear             ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_clear         ;
; layer_l1:hl1|neuron_l1_n21:n21|r_sm.s_clear             ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_clear         ;
; layer_l1:hl1|neuron_l1_n22:n22|r_sm.s_clear             ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_clear         ;
; layer_l1:hl1|neuron_l1_n23:n23|r_sm.s_clear             ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_clear         ;
; layer_l1:hl1|neuron_l1_n24:n24|r_sm.s_clear             ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_clear         ;
; layer_l1:hl1|neuron_l1_n25:n25|r_sm.s_clear             ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_clear         ;
; layer_l1:hl1|neuron_l1_n26:n26|r_sm.s_clear             ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_clear         ;
; layer_l1:hl1|neuron_l1_n27:n27|r_sm.s_clear             ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_clear         ;
; layer_l1:hl1|neuron_l1_n28:n28|r_sm.s_clear             ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_clear         ;
; layer_l1:hl1|neuron_l1_n29:n29|r_sm.s_clear             ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_clear         ;
; layer_l1:hl1|neuron_l1_n2:n2|r_sm.s_clear               ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_clear         ;
; layer_l1:hl1|neuron_l1_n3:n3|r_sm.s_clear               ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_clear         ;
; layer_l1:hl1|neuron_l1_n4:n4|r_sm.s_clear               ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_clear         ;
; layer_l1:hl1|neuron_l1_n5:n5|r_sm.s_clear               ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_clear         ;
; layer_l1:hl1|neuron_l1_n6:n6|r_sm.s_clear               ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_clear         ;
; layer_l1:hl1|neuron_l1_n7:n7|r_sm.s_clear               ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_clear         ;
; layer_l1:hl1|neuron_l1_n8:n8|r_sm.s_clear               ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_clear         ;
; layer_l1:hl1|neuron_l1_n9:n9|r_sm.s_clear               ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_clear         ;
; layer_l1:hl1|neuron_l1_n10:n10|r_sinapse_count[31]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[31]  ;
; layer_l1:hl1|neuron_l1_n11:n11|r_sinapse_count[31]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[31]  ;
; layer_l1:hl1|neuron_l1_n12:n12|r_sinapse_count[31]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[31]  ;
; layer_l1:hl1|neuron_l1_n13:n13|r_sinapse_count[31]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[31]  ;
; layer_l1:hl1|neuron_l1_n14:n14|r_sinapse_count[31]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[31]  ;
; layer_l1:hl1|neuron_l1_n15:n15|r_sinapse_count[31]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[31]  ;
; layer_l1:hl1|neuron_l1_n16:n16|r_sinapse_count[31]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[31]  ;
; layer_l1:hl1|neuron_l1_n17:n17|r_sinapse_count[31]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[31]  ;
; layer_l1:hl1|neuron_l1_n18:n18|r_sinapse_count[31]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[31]  ;
; layer_l1:hl1|neuron_l1_n19:n19|r_sinapse_count[31]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[31]  ;
; layer_l1:hl1|neuron_l1_n1:n1|r_sinapse_count[31]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[31]  ;
; layer_l1:hl1|neuron_l1_n20:n20|r_sinapse_count[31]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[31]  ;
; layer_l1:hl1|neuron_l1_n21:n21|r_sinapse_count[31]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[31]  ;
; layer_l1:hl1|neuron_l1_n22:n22|r_sinapse_count[31]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[31]  ;
; layer_l1:hl1|neuron_l1_n23:n23|r_sinapse_count[31]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[31]  ;
; layer_l1:hl1|neuron_l1_n24:n24|r_sinapse_count[31]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[31]  ;
; layer_l1:hl1|neuron_l1_n25:n25|r_sinapse_count[31]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[31]  ;
; layer_l1:hl1|neuron_l1_n26:n26|r_sinapse_count[31]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[31]  ;
; layer_l1:hl1|neuron_l1_n27:n27|r_sinapse_count[31]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[31]  ;
; layer_l1:hl1|neuron_l1_n28:n28|r_sinapse_count[31]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[31]  ;
; layer_l1:hl1|neuron_l1_n29:n29|r_sinapse_count[31]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[31]  ;
; layer_l1:hl1|neuron_l1_n2:n2|r_sinapse_count[31]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[31]  ;
; layer_l1:hl1|neuron_l1_n3:n3|r_sinapse_count[31]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[31]  ;
; layer_l1:hl1|neuron_l1_n4:n4|r_sinapse_count[31]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[31]  ;
; layer_l1:hl1|neuron_l1_n5:n5|r_sinapse_count[31]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[31]  ;
; layer_l1:hl1|neuron_l1_n6:n6|r_sinapse_count[31]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[31]  ;
; layer_l1:hl1|neuron_l1_n7:n7|r_sinapse_count[31]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[31]  ;
; layer_l1:hl1|neuron_l1_n8:n8|r_sinapse_count[31]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[31]  ;
; layer_l1:hl1|neuron_l1_n9:n9|r_sinapse_count[31]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[31]  ;
; layer_l1:hl1|neuron_l1_n10:n10|r_sinapse_count[30]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[30]  ;
; layer_l1:hl1|neuron_l1_n11:n11|r_sinapse_count[30]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[30]  ;
; layer_l1:hl1|neuron_l1_n12:n12|r_sinapse_count[30]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[30]  ;
; layer_l1:hl1|neuron_l1_n13:n13|r_sinapse_count[30]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[30]  ;
; layer_l1:hl1|neuron_l1_n14:n14|r_sinapse_count[30]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[30]  ;
; layer_l1:hl1|neuron_l1_n15:n15|r_sinapse_count[30]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[30]  ;
; layer_l1:hl1|neuron_l1_n16:n16|r_sinapse_count[30]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[30]  ;
; layer_l1:hl1|neuron_l1_n17:n17|r_sinapse_count[30]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[30]  ;
; layer_l1:hl1|neuron_l1_n18:n18|r_sinapse_count[30]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[30]  ;
; layer_l1:hl1|neuron_l1_n19:n19|r_sinapse_count[30]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[30]  ;
; layer_l1:hl1|neuron_l1_n1:n1|r_sinapse_count[30]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[30]  ;
; layer_l1:hl1|neuron_l1_n20:n20|r_sinapse_count[30]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[30]  ;
; layer_l1:hl1|neuron_l1_n21:n21|r_sinapse_count[30]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[30]  ;
; layer_l1:hl1|neuron_l1_n22:n22|r_sinapse_count[30]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[30]  ;
; layer_l1:hl1|neuron_l1_n23:n23|r_sinapse_count[30]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[30]  ;
; layer_l1:hl1|neuron_l1_n24:n24|r_sinapse_count[30]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[30]  ;
; layer_l1:hl1|neuron_l1_n25:n25|r_sinapse_count[30]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[30]  ;
; layer_l1:hl1|neuron_l1_n26:n26|r_sinapse_count[30]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[30]  ;
; layer_l1:hl1|neuron_l1_n27:n27|r_sinapse_count[30]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[30]  ;
; layer_l1:hl1|neuron_l1_n28:n28|r_sinapse_count[30]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[30]  ;
; layer_l1:hl1|neuron_l1_n29:n29|r_sinapse_count[30]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[30]  ;
; layer_l1:hl1|neuron_l1_n2:n2|r_sinapse_count[30]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[30]  ;
; layer_l1:hl1|neuron_l1_n3:n3|r_sinapse_count[30]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[30]  ;
; layer_l1:hl1|neuron_l1_n4:n4|r_sinapse_count[30]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[30]  ;
; layer_l1:hl1|neuron_l1_n5:n5|r_sinapse_count[30]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[30]  ;
; layer_l1:hl1|neuron_l1_n6:n6|r_sinapse_count[30]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[30]  ;
; layer_l1:hl1|neuron_l1_n7:n7|r_sinapse_count[30]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[30]  ;
; layer_l1:hl1|neuron_l1_n8:n8|r_sinapse_count[30]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[30]  ;
; layer_l1:hl1|neuron_l1_n9:n9|r_sinapse_count[30]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[30]  ;
; layer_l1:hl1|neuron_l1_n10:n10|r_sinapse_count[29]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[29]  ;
; layer_l1:hl1|neuron_l1_n11:n11|r_sinapse_count[29]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[29]  ;
; layer_l1:hl1|neuron_l1_n12:n12|r_sinapse_count[29]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[29]  ;
; layer_l1:hl1|neuron_l1_n13:n13|r_sinapse_count[29]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[29]  ;
; layer_l1:hl1|neuron_l1_n14:n14|r_sinapse_count[29]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[29]  ;
; layer_l1:hl1|neuron_l1_n15:n15|r_sinapse_count[29]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[29]  ;
; layer_l1:hl1|neuron_l1_n16:n16|r_sinapse_count[29]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[29]  ;
; layer_l1:hl1|neuron_l1_n17:n17|r_sinapse_count[29]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[29]  ;
; layer_l1:hl1|neuron_l1_n18:n18|r_sinapse_count[29]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[29]  ;
; layer_l1:hl1|neuron_l1_n19:n19|r_sinapse_count[29]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[29]  ;
; layer_l1:hl1|neuron_l1_n1:n1|r_sinapse_count[29]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[29]  ;
; layer_l1:hl1|neuron_l1_n20:n20|r_sinapse_count[29]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[29]  ;
; layer_l1:hl1|neuron_l1_n21:n21|r_sinapse_count[29]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[29]  ;
; layer_l1:hl1|neuron_l1_n22:n22|r_sinapse_count[29]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[29]  ;
; layer_l1:hl1|neuron_l1_n23:n23|r_sinapse_count[29]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[29]  ;
; layer_l1:hl1|neuron_l1_n24:n24|r_sinapse_count[29]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[29]  ;
; layer_l1:hl1|neuron_l1_n25:n25|r_sinapse_count[29]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[29]  ;
; layer_l1:hl1|neuron_l1_n26:n26|r_sinapse_count[29]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[29]  ;
; layer_l1:hl1|neuron_l1_n27:n27|r_sinapse_count[29]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[29]  ;
; layer_l1:hl1|neuron_l1_n28:n28|r_sinapse_count[29]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[29]  ;
; layer_l1:hl1|neuron_l1_n29:n29|r_sinapse_count[29]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[29]  ;
; layer_l1:hl1|neuron_l1_n2:n2|r_sinapse_count[29]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[29]  ;
; layer_l1:hl1|neuron_l1_n3:n3|r_sinapse_count[29]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[29]  ;
; layer_l1:hl1|neuron_l1_n4:n4|r_sinapse_count[29]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[29]  ;
; layer_l1:hl1|neuron_l1_n5:n5|r_sinapse_count[29]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[29]  ;
; layer_l1:hl1|neuron_l1_n6:n6|r_sinapse_count[29]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[29]  ;
; layer_l1:hl1|neuron_l1_n7:n7|r_sinapse_count[29]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[29]  ;
; layer_l1:hl1|neuron_l1_n8:n8|r_sinapse_count[29]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[29]  ;
; layer_l1:hl1|neuron_l1_n9:n9|r_sinapse_count[29]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[29]  ;
; layer_l1:hl1|neuron_l1_n10:n10|r_sinapse_count[28]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[28]  ;
; layer_l1:hl1|neuron_l1_n11:n11|r_sinapse_count[28]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[28]  ;
; layer_l1:hl1|neuron_l1_n12:n12|r_sinapse_count[28]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[28]  ;
; layer_l1:hl1|neuron_l1_n13:n13|r_sinapse_count[28]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[28]  ;
; layer_l1:hl1|neuron_l1_n14:n14|r_sinapse_count[28]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[28]  ;
; layer_l1:hl1|neuron_l1_n15:n15|r_sinapse_count[28]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[28]  ;
; layer_l1:hl1|neuron_l1_n16:n16|r_sinapse_count[28]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[28]  ;
; layer_l1:hl1|neuron_l1_n17:n17|r_sinapse_count[28]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[28]  ;
; layer_l1:hl1|neuron_l1_n18:n18|r_sinapse_count[28]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[28]  ;
; layer_l1:hl1|neuron_l1_n19:n19|r_sinapse_count[28]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[28]  ;
; layer_l1:hl1|neuron_l1_n1:n1|r_sinapse_count[28]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[28]  ;
; layer_l1:hl1|neuron_l1_n20:n20|r_sinapse_count[28]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[28]  ;
; layer_l1:hl1|neuron_l1_n21:n21|r_sinapse_count[28]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[28]  ;
; layer_l1:hl1|neuron_l1_n22:n22|r_sinapse_count[28]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[28]  ;
; layer_l1:hl1|neuron_l1_n23:n23|r_sinapse_count[28]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[28]  ;
; layer_l1:hl1|neuron_l1_n24:n24|r_sinapse_count[28]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[28]  ;
; layer_l1:hl1|neuron_l1_n25:n25|r_sinapse_count[28]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[28]  ;
; layer_l1:hl1|neuron_l1_n26:n26|r_sinapse_count[28]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[28]  ;
; layer_l1:hl1|neuron_l1_n27:n27|r_sinapse_count[28]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[28]  ;
; layer_l1:hl1|neuron_l1_n28:n28|r_sinapse_count[28]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[28]  ;
; layer_l1:hl1|neuron_l1_n29:n29|r_sinapse_count[28]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[28]  ;
; layer_l1:hl1|neuron_l1_n2:n2|r_sinapse_count[28]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[28]  ;
; layer_l1:hl1|neuron_l1_n3:n3|r_sinapse_count[28]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[28]  ;
; layer_l1:hl1|neuron_l1_n4:n4|r_sinapse_count[28]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[28]  ;
; layer_l1:hl1|neuron_l1_n5:n5|r_sinapse_count[28]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[28]  ;
; layer_l1:hl1|neuron_l1_n6:n6|r_sinapse_count[28]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[28]  ;
; layer_l1:hl1|neuron_l1_n7:n7|r_sinapse_count[28]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[28]  ;
; layer_l1:hl1|neuron_l1_n8:n8|r_sinapse_count[28]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[28]  ;
; layer_l1:hl1|neuron_l1_n9:n9|r_sinapse_count[28]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[28]  ;
; layer_l1:hl1|neuron_l1_n10:n10|r_sinapse_count[27]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[27]  ;
; layer_l1:hl1|neuron_l1_n11:n11|r_sinapse_count[27]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[27]  ;
; layer_l1:hl1|neuron_l1_n12:n12|r_sinapse_count[27]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[27]  ;
; layer_l1:hl1|neuron_l1_n13:n13|r_sinapse_count[27]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[27]  ;
; layer_l1:hl1|neuron_l1_n14:n14|r_sinapse_count[27]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[27]  ;
; layer_l1:hl1|neuron_l1_n15:n15|r_sinapse_count[27]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[27]  ;
; layer_l1:hl1|neuron_l1_n16:n16|r_sinapse_count[27]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[27]  ;
; layer_l1:hl1|neuron_l1_n17:n17|r_sinapse_count[27]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[27]  ;
; layer_l1:hl1|neuron_l1_n18:n18|r_sinapse_count[27]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[27]  ;
; layer_l1:hl1|neuron_l1_n19:n19|r_sinapse_count[27]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[27]  ;
; layer_l1:hl1|neuron_l1_n1:n1|r_sinapse_count[27]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[27]  ;
; layer_l1:hl1|neuron_l1_n20:n20|r_sinapse_count[27]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[27]  ;
; layer_l1:hl1|neuron_l1_n21:n21|r_sinapse_count[27]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[27]  ;
; layer_l1:hl1|neuron_l1_n22:n22|r_sinapse_count[27]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[27]  ;
; layer_l1:hl1|neuron_l1_n23:n23|r_sinapse_count[27]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[27]  ;
; layer_l1:hl1|neuron_l1_n24:n24|r_sinapse_count[27]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[27]  ;
; layer_l1:hl1|neuron_l1_n25:n25|r_sinapse_count[27]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[27]  ;
; layer_l1:hl1|neuron_l1_n26:n26|r_sinapse_count[27]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[27]  ;
; layer_l1:hl1|neuron_l1_n27:n27|r_sinapse_count[27]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[27]  ;
; layer_l1:hl1|neuron_l1_n28:n28|r_sinapse_count[27]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[27]  ;
; layer_l1:hl1|neuron_l1_n29:n29|r_sinapse_count[27]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[27]  ;
; layer_l1:hl1|neuron_l1_n2:n2|r_sinapse_count[27]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[27]  ;
; layer_l1:hl1|neuron_l1_n3:n3|r_sinapse_count[27]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[27]  ;
; layer_l1:hl1|neuron_l1_n4:n4|r_sinapse_count[27]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[27]  ;
; layer_l1:hl1|neuron_l1_n5:n5|r_sinapse_count[27]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[27]  ;
; layer_l1:hl1|neuron_l1_n6:n6|r_sinapse_count[27]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[27]  ;
; layer_l1:hl1|neuron_l1_n7:n7|r_sinapse_count[27]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[27]  ;
; layer_l1:hl1|neuron_l1_n8:n8|r_sinapse_count[27]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[27]  ;
; layer_l1:hl1|neuron_l1_n9:n9|r_sinapse_count[27]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[27]  ;
; layer_l1:hl1|neuron_l1_n10:n10|r_sinapse_count[26]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[26]  ;
; layer_l1:hl1|neuron_l1_n11:n11|r_sinapse_count[26]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[26]  ;
; layer_l1:hl1|neuron_l1_n12:n12|r_sinapse_count[26]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[26]  ;
; layer_l1:hl1|neuron_l1_n13:n13|r_sinapse_count[26]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[26]  ;
; layer_l1:hl1|neuron_l1_n14:n14|r_sinapse_count[26]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[26]  ;
; layer_l1:hl1|neuron_l1_n15:n15|r_sinapse_count[26]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[26]  ;
; layer_l1:hl1|neuron_l1_n16:n16|r_sinapse_count[26]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[26]  ;
; layer_l1:hl1|neuron_l1_n17:n17|r_sinapse_count[26]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[26]  ;
; layer_l1:hl1|neuron_l1_n18:n18|r_sinapse_count[26]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[26]  ;
; layer_l1:hl1|neuron_l1_n19:n19|r_sinapse_count[26]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[26]  ;
; layer_l1:hl1|neuron_l1_n1:n1|r_sinapse_count[26]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[26]  ;
; layer_l1:hl1|neuron_l1_n20:n20|r_sinapse_count[26]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[26]  ;
; layer_l1:hl1|neuron_l1_n21:n21|r_sinapse_count[26]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[26]  ;
; layer_l1:hl1|neuron_l1_n22:n22|r_sinapse_count[26]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[26]  ;
; layer_l1:hl1|neuron_l1_n23:n23|r_sinapse_count[26]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[26]  ;
; layer_l1:hl1|neuron_l1_n24:n24|r_sinapse_count[26]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[26]  ;
; layer_l1:hl1|neuron_l1_n25:n25|r_sinapse_count[26]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[26]  ;
; layer_l1:hl1|neuron_l1_n26:n26|r_sinapse_count[26]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[26]  ;
; layer_l1:hl1|neuron_l1_n27:n27|r_sinapse_count[26]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[26]  ;
; layer_l1:hl1|neuron_l1_n28:n28|r_sinapse_count[26]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[26]  ;
; layer_l1:hl1|neuron_l1_n29:n29|r_sinapse_count[26]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[26]  ;
; layer_l1:hl1|neuron_l1_n2:n2|r_sinapse_count[26]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[26]  ;
; layer_l1:hl1|neuron_l1_n3:n3|r_sinapse_count[26]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[26]  ;
; layer_l1:hl1|neuron_l1_n4:n4|r_sinapse_count[26]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[26]  ;
; layer_l1:hl1|neuron_l1_n5:n5|r_sinapse_count[26]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[26]  ;
; layer_l1:hl1|neuron_l1_n6:n6|r_sinapse_count[26]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[26]  ;
; layer_l1:hl1|neuron_l1_n7:n7|r_sinapse_count[26]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[26]  ;
; layer_l1:hl1|neuron_l1_n8:n8|r_sinapse_count[26]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[26]  ;
; layer_l1:hl1|neuron_l1_n9:n9|r_sinapse_count[26]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[26]  ;
; layer_l1:hl1|neuron_l1_n10:n10|r_sinapse_count[25]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[25]  ;
; layer_l1:hl1|neuron_l1_n11:n11|r_sinapse_count[25]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[25]  ;
; layer_l1:hl1|neuron_l1_n12:n12|r_sinapse_count[25]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[25]  ;
; layer_l1:hl1|neuron_l1_n13:n13|r_sinapse_count[25]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[25]  ;
; layer_l1:hl1|neuron_l1_n14:n14|r_sinapse_count[25]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[25]  ;
; layer_l1:hl1|neuron_l1_n15:n15|r_sinapse_count[25]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[25]  ;
; layer_l1:hl1|neuron_l1_n16:n16|r_sinapse_count[25]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[25]  ;
; layer_l1:hl1|neuron_l1_n17:n17|r_sinapse_count[25]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[25]  ;
; layer_l1:hl1|neuron_l1_n18:n18|r_sinapse_count[25]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[25]  ;
; layer_l1:hl1|neuron_l1_n19:n19|r_sinapse_count[25]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[25]  ;
; layer_l1:hl1|neuron_l1_n1:n1|r_sinapse_count[25]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[25]  ;
; layer_l1:hl1|neuron_l1_n20:n20|r_sinapse_count[25]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[25]  ;
; layer_l1:hl1|neuron_l1_n21:n21|r_sinapse_count[25]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[25]  ;
; layer_l1:hl1|neuron_l1_n22:n22|r_sinapse_count[25]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[25]  ;
; layer_l1:hl1|neuron_l1_n23:n23|r_sinapse_count[25]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[25]  ;
; layer_l1:hl1|neuron_l1_n24:n24|r_sinapse_count[25]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[25]  ;
; layer_l1:hl1|neuron_l1_n25:n25|r_sinapse_count[25]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[25]  ;
; layer_l1:hl1|neuron_l1_n26:n26|r_sinapse_count[25]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[25]  ;
; layer_l1:hl1|neuron_l1_n27:n27|r_sinapse_count[25]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[25]  ;
; layer_l1:hl1|neuron_l1_n28:n28|r_sinapse_count[25]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[25]  ;
; layer_l1:hl1|neuron_l1_n29:n29|r_sinapse_count[25]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[25]  ;
; layer_l1:hl1|neuron_l1_n2:n2|r_sinapse_count[25]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[25]  ;
; layer_l1:hl1|neuron_l1_n3:n3|r_sinapse_count[25]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[25]  ;
; layer_l1:hl1|neuron_l1_n4:n4|r_sinapse_count[25]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[25]  ;
; layer_l1:hl1|neuron_l1_n5:n5|r_sinapse_count[25]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[25]  ;
; layer_l1:hl1|neuron_l1_n6:n6|r_sinapse_count[25]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[25]  ;
; layer_l1:hl1|neuron_l1_n7:n7|r_sinapse_count[25]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[25]  ;
; layer_l1:hl1|neuron_l1_n8:n8|r_sinapse_count[25]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[25]  ;
; layer_l1:hl1|neuron_l1_n9:n9|r_sinapse_count[25]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[25]  ;
; layer_l1:hl1|neuron_l1_n10:n10|r_sinapse_count[24]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[24]  ;
; layer_l1:hl1|neuron_l1_n11:n11|r_sinapse_count[24]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[24]  ;
; layer_l1:hl1|neuron_l1_n12:n12|r_sinapse_count[24]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[24]  ;
; layer_l1:hl1|neuron_l1_n13:n13|r_sinapse_count[24]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[24]  ;
; layer_l1:hl1|neuron_l1_n14:n14|r_sinapse_count[24]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[24]  ;
; layer_l1:hl1|neuron_l1_n15:n15|r_sinapse_count[24]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[24]  ;
; layer_l1:hl1|neuron_l1_n16:n16|r_sinapse_count[24]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[24]  ;
; layer_l1:hl1|neuron_l1_n17:n17|r_sinapse_count[24]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[24]  ;
; layer_l1:hl1|neuron_l1_n18:n18|r_sinapse_count[24]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[24]  ;
; layer_l1:hl1|neuron_l1_n19:n19|r_sinapse_count[24]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[24]  ;
; layer_l1:hl1|neuron_l1_n1:n1|r_sinapse_count[24]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[24]  ;
; layer_l1:hl1|neuron_l1_n20:n20|r_sinapse_count[24]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[24]  ;
; layer_l1:hl1|neuron_l1_n21:n21|r_sinapse_count[24]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[24]  ;
; layer_l1:hl1|neuron_l1_n22:n22|r_sinapse_count[24]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[24]  ;
; layer_l1:hl1|neuron_l1_n23:n23|r_sinapse_count[24]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[24]  ;
; layer_l1:hl1|neuron_l1_n24:n24|r_sinapse_count[24]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[24]  ;
; layer_l1:hl1|neuron_l1_n25:n25|r_sinapse_count[24]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[24]  ;
; layer_l1:hl1|neuron_l1_n26:n26|r_sinapse_count[24]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[24]  ;
; layer_l1:hl1|neuron_l1_n27:n27|r_sinapse_count[24]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[24]  ;
; layer_l1:hl1|neuron_l1_n28:n28|r_sinapse_count[24]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[24]  ;
; layer_l1:hl1|neuron_l1_n29:n29|r_sinapse_count[24]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[24]  ;
; layer_l1:hl1|neuron_l1_n2:n2|r_sinapse_count[24]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[24]  ;
; layer_l1:hl1|neuron_l1_n3:n3|r_sinapse_count[24]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[24]  ;
; layer_l1:hl1|neuron_l1_n4:n4|r_sinapse_count[24]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[24]  ;
; layer_l1:hl1|neuron_l1_n5:n5|r_sinapse_count[24]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[24]  ;
; layer_l1:hl1|neuron_l1_n6:n6|r_sinapse_count[24]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[24]  ;
; layer_l1:hl1|neuron_l1_n7:n7|r_sinapse_count[24]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[24]  ;
; layer_l1:hl1|neuron_l1_n8:n8|r_sinapse_count[24]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[24]  ;
; layer_l1:hl1|neuron_l1_n9:n9|r_sinapse_count[24]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[24]  ;
; layer_l1:hl1|neuron_l1_n10:n10|r_sinapse_count[23]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[23]  ;
; layer_l1:hl1|neuron_l1_n11:n11|r_sinapse_count[23]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[23]  ;
; layer_l1:hl1|neuron_l1_n12:n12|r_sinapse_count[23]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[23]  ;
; layer_l1:hl1|neuron_l1_n13:n13|r_sinapse_count[23]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[23]  ;
; layer_l1:hl1|neuron_l1_n14:n14|r_sinapse_count[23]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[23]  ;
; layer_l1:hl1|neuron_l1_n15:n15|r_sinapse_count[23]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[23]  ;
; layer_l1:hl1|neuron_l1_n16:n16|r_sinapse_count[23]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[23]  ;
; layer_l1:hl1|neuron_l1_n17:n17|r_sinapse_count[23]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[23]  ;
; layer_l1:hl1|neuron_l1_n18:n18|r_sinapse_count[23]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[23]  ;
; layer_l1:hl1|neuron_l1_n19:n19|r_sinapse_count[23]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[23]  ;
; layer_l1:hl1|neuron_l1_n1:n1|r_sinapse_count[23]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[23]  ;
; layer_l1:hl1|neuron_l1_n20:n20|r_sinapse_count[23]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[23]  ;
; layer_l1:hl1|neuron_l1_n21:n21|r_sinapse_count[23]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[23]  ;
; layer_l1:hl1|neuron_l1_n22:n22|r_sinapse_count[23]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[23]  ;
; layer_l1:hl1|neuron_l1_n23:n23|r_sinapse_count[23]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[23]  ;
; layer_l1:hl1|neuron_l1_n24:n24|r_sinapse_count[23]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[23]  ;
; layer_l1:hl1|neuron_l1_n25:n25|r_sinapse_count[23]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[23]  ;
; layer_l1:hl1|neuron_l1_n26:n26|r_sinapse_count[23]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[23]  ;
; layer_l1:hl1|neuron_l1_n27:n27|r_sinapse_count[23]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[23]  ;
; layer_l1:hl1|neuron_l1_n28:n28|r_sinapse_count[23]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[23]  ;
; layer_l1:hl1|neuron_l1_n29:n29|r_sinapse_count[23]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[23]  ;
; layer_l1:hl1|neuron_l1_n2:n2|r_sinapse_count[23]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[23]  ;
; layer_l1:hl1|neuron_l1_n3:n3|r_sinapse_count[23]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[23]  ;
; layer_l1:hl1|neuron_l1_n4:n4|r_sinapse_count[23]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[23]  ;
; layer_l1:hl1|neuron_l1_n5:n5|r_sinapse_count[23]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[23]  ;
; layer_l1:hl1|neuron_l1_n6:n6|r_sinapse_count[23]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[23]  ;
; layer_l1:hl1|neuron_l1_n7:n7|r_sinapse_count[23]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[23]  ;
; layer_l1:hl1|neuron_l1_n8:n8|r_sinapse_count[23]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[23]  ;
; layer_l1:hl1|neuron_l1_n9:n9|r_sinapse_count[23]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[23]  ;
; layer_l1:hl1|neuron_l1_n10:n10|r_sinapse_count[22]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[22]  ;
; layer_l1:hl1|neuron_l1_n11:n11|r_sinapse_count[22]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[22]  ;
; layer_l1:hl1|neuron_l1_n12:n12|r_sinapse_count[22]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[22]  ;
; layer_l1:hl1|neuron_l1_n13:n13|r_sinapse_count[22]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[22]  ;
; layer_l1:hl1|neuron_l1_n14:n14|r_sinapse_count[22]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[22]  ;
; layer_l1:hl1|neuron_l1_n15:n15|r_sinapse_count[22]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[22]  ;
; layer_l1:hl1|neuron_l1_n16:n16|r_sinapse_count[22]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[22]  ;
; layer_l1:hl1|neuron_l1_n17:n17|r_sinapse_count[22]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[22]  ;
; layer_l1:hl1|neuron_l1_n18:n18|r_sinapse_count[22]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[22]  ;
; layer_l1:hl1|neuron_l1_n19:n19|r_sinapse_count[22]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[22]  ;
; layer_l1:hl1|neuron_l1_n1:n1|r_sinapse_count[22]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[22]  ;
; layer_l1:hl1|neuron_l1_n20:n20|r_sinapse_count[22]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[22]  ;
; layer_l1:hl1|neuron_l1_n21:n21|r_sinapse_count[22]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[22]  ;
; layer_l1:hl1|neuron_l1_n22:n22|r_sinapse_count[22]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[22]  ;
; layer_l1:hl1|neuron_l1_n23:n23|r_sinapse_count[22]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[22]  ;
; layer_l1:hl1|neuron_l1_n24:n24|r_sinapse_count[22]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[22]  ;
; layer_l1:hl1|neuron_l1_n25:n25|r_sinapse_count[22]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[22]  ;
; layer_l1:hl1|neuron_l1_n26:n26|r_sinapse_count[22]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[22]  ;
; layer_l1:hl1|neuron_l1_n27:n27|r_sinapse_count[22]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[22]  ;
; layer_l1:hl1|neuron_l1_n28:n28|r_sinapse_count[22]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[22]  ;
; layer_l1:hl1|neuron_l1_n29:n29|r_sinapse_count[22]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[22]  ;
; layer_l1:hl1|neuron_l1_n2:n2|r_sinapse_count[22]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[22]  ;
; layer_l1:hl1|neuron_l1_n3:n3|r_sinapse_count[22]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[22]  ;
; layer_l1:hl1|neuron_l1_n4:n4|r_sinapse_count[22]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[22]  ;
; layer_l1:hl1|neuron_l1_n5:n5|r_sinapse_count[22]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[22]  ;
; layer_l1:hl1|neuron_l1_n6:n6|r_sinapse_count[22]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[22]  ;
; layer_l1:hl1|neuron_l1_n7:n7|r_sinapse_count[22]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[22]  ;
; layer_l1:hl1|neuron_l1_n8:n8|r_sinapse_count[22]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[22]  ;
; layer_l1:hl1|neuron_l1_n9:n9|r_sinapse_count[22]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[22]  ;
; layer_l1:hl1|neuron_l1_n10:n10|r_sinapse_count[21]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[21]  ;
; layer_l1:hl1|neuron_l1_n11:n11|r_sinapse_count[21]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[21]  ;
; layer_l1:hl1|neuron_l1_n12:n12|r_sinapse_count[21]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[21]  ;
; layer_l1:hl1|neuron_l1_n13:n13|r_sinapse_count[21]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[21]  ;
; layer_l1:hl1|neuron_l1_n14:n14|r_sinapse_count[21]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[21]  ;
; layer_l1:hl1|neuron_l1_n15:n15|r_sinapse_count[21]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[21]  ;
; layer_l1:hl1|neuron_l1_n16:n16|r_sinapse_count[21]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[21]  ;
; layer_l1:hl1|neuron_l1_n17:n17|r_sinapse_count[21]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[21]  ;
; layer_l1:hl1|neuron_l1_n18:n18|r_sinapse_count[21]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[21]  ;
; layer_l1:hl1|neuron_l1_n19:n19|r_sinapse_count[21]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[21]  ;
; layer_l1:hl1|neuron_l1_n1:n1|r_sinapse_count[21]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[21]  ;
; layer_l1:hl1|neuron_l1_n20:n20|r_sinapse_count[21]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[21]  ;
; layer_l1:hl1|neuron_l1_n21:n21|r_sinapse_count[21]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[21]  ;
; layer_l1:hl1|neuron_l1_n22:n22|r_sinapse_count[21]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[21]  ;
; layer_l1:hl1|neuron_l1_n23:n23|r_sinapse_count[21]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[21]  ;
; layer_l1:hl1|neuron_l1_n24:n24|r_sinapse_count[21]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[21]  ;
; layer_l1:hl1|neuron_l1_n25:n25|r_sinapse_count[21]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[21]  ;
; layer_l1:hl1|neuron_l1_n26:n26|r_sinapse_count[21]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[21]  ;
; layer_l1:hl1|neuron_l1_n27:n27|r_sinapse_count[21]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[21]  ;
; layer_l1:hl1|neuron_l1_n28:n28|r_sinapse_count[21]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[21]  ;
; layer_l1:hl1|neuron_l1_n29:n29|r_sinapse_count[21]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[21]  ;
; layer_l1:hl1|neuron_l1_n2:n2|r_sinapse_count[21]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[21]  ;
; layer_l1:hl1|neuron_l1_n3:n3|r_sinapse_count[21]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[21]  ;
; layer_l1:hl1|neuron_l1_n4:n4|r_sinapse_count[21]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[21]  ;
; layer_l1:hl1|neuron_l1_n5:n5|r_sinapse_count[21]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[21]  ;
; layer_l1:hl1|neuron_l1_n6:n6|r_sinapse_count[21]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[21]  ;
; layer_l1:hl1|neuron_l1_n7:n7|r_sinapse_count[21]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[21]  ;
; layer_l1:hl1|neuron_l1_n8:n8|r_sinapse_count[21]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[21]  ;
; layer_l1:hl1|neuron_l1_n9:n9|r_sinapse_count[21]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[21]  ;
; layer_l1:hl1|neuron_l1_n10:n10|r_sinapse_count[20]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[20]  ;
; layer_l1:hl1|neuron_l1_n11:n11|r_sinapse_count[20]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[20]  ;
; layer_l1:hl1|neuron_l1_n12:n12|r_sinapse_count[20]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[20]  ;
; layer_l1:hl1|neuron_l1_n13:n13|r_sinapse_count[20]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[20]  ;
; layer_l1:hl1|neuron_l1_n14:n14|r_sinapse_count[20]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[20]  ;
; layer_l1:hl1|neuron_l1_n15:n15|r_sinapse_count[20]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[20]  ;
; layer_l1:hl1|neuron_l1_n16:n16|r_sinapse_count[20]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[20]  ;
; layer_l1:hl1|neuron_l1_n17:n17|r_sinapse_count[20]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[20]  ;
; layer_l1:hl1|neuron_l1_n18:n18|r_sinapse_count[20]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[20]  ;
; layer_l1:hl1|neuron_l1_n19:n19|r_sinapse_count[20]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[20]  ;
; layer_l1:hl1|neuron_l1_n1:n1|r_sinapse_count[20]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[20]  ;
; layer_l1:hl1|neuron_l1_n20:n20|r_sinapse_count[20]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[20]  ;
; layer_l1:hl1|neuron_l1_n21:n21|r_sinapse_count[20]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[20]  ;
; layer_l1:hl1|neuron_l1_n22:n22|r_sinapse_count[20]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[20]  ;
; layer_l1:hl1|neuron_l1_n23:n23|r_sinapse_count[20]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[20]  ;
; layer_l1:hl1|neuron_l1_n24:n24|r_sinapse_count[20]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[20]  ;
; layer_l1:hl1|neuron_l1_n25:n25|r_sinapse_count[20]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[20]  ;
; layer_l1:hl1|neuron_l1_n26:n26|r_sinapse_count[20]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[20]  ;
; layer_l1:hl1|neuron_l1_n27:n27|r_sinapse_count[20]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[20]  ;
; layer_l1:hl1|neuron_l1_n28:n28|r_sinapse_count[20]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[20]  ;
; layer_l1:hl1|neuron_l1_n29:n29|r_sinapse_count[20]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[20]  ;
; layer_l1:hl1|neuron_l1_n2:n2|r_sinapse_count[20]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[20]  ;
; layer_l1:hl1|neuron_l1_n3:n3|r_sinapse_count[20]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[20]  ;
; layer_l1:hl1|neuron_l1_n4:n4|r_sinapse_count[20]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[20]  ;
; layer_l1:hl1|neuron_l1_n5:n5|r_sinapse_count[20]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[20]  ;
; layer_l1:hl1|neuron_l1_n6:n6|r_sinapse_count[20]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[20]  ;
; layer_l1:hl1|neuron_l1_n7:n7|r_sinapse_count[20]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[20]  ;
; layer_l1:hl1|neuron_l1_n8:n8|r_sinapse_count[20]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[20]  ;
; layer_l1:hl1|neuron_l1_n9:n9|r_sinapse_count[20]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[20]  ;
; layer_l1:hl1|neuron_l1_n10:n10|r_sinapse_count[19]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[19]  ;
; layer_l1:hl1|neuron_l1_n11:n11|r_sinapse_count[19]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[19]  ;
; layer_l1:hl1|neuron_l1_n12:n12|r_sinapse_count[19]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[19]  ;
; layer_l1:hl1|neuron_l1_n13:n13|r_sinapse_count[19]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[19]  ;
; layer_l1:hl1|neuron_l1_n14:n14|r_sinapse_count[19]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[19]  ;
; layer_l1:hl1|neuron_l1_n15:n15|r_sinapse_count[19]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[19]  ;
; layer_l1:hl1|neuron_l1_n16:n16|r_sinapse_count[19]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[19]  ;
; layer_l1:hl1|neuron_l1_n17:n17|r_sinapse_count[19]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[19]  ;
; layer_l1:hl1|neuron_l1_n18:n18|r_sinapse_count[19]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[19]  ;
; layer_l1:hl1|neuron_l1_n19:n19|r_sinapse_count[19]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[19]  ;
; layer_l1:hl1|neuron_l1_n1:n1|r_sinapse_count[19]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[19]  ;
; layer_l1:hl1|neuron_l1_n20:n20|r_sinapse_count[19]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[19]  ;
; layer_l1:hl1|neuron_l1_n21:n21|r_sinapse_count[19]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[19]  ;
; layer_l1:hl1|neuron_l1_n22:n22|r_sinapse_count[19]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[19]  ;
; layer_l1:hl1|neuron_l1_n23:n23|r_sinapse_count[19]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[19]  ;
; layer_l1:hl1|neuron_l1_n24:n24|r_sinapse_count[19]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[19]  ;
; layer_l1:hl1|neuron_l1_n25:n25|r_sinapse_count[19]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[19]  ;
; layer_l1:hl1|neuron_l1_n26:n26|r_sinapse_count[19]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[19]  ;
; layer_l1:hl1|neuron_l1_n27:n27|r_sinapse_count[19]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[19]  ;
; layer_l1:hl1|neuron_l1_n28:n28|r_sinapse_count[19]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[19]  ;
; layer_l1:hl1|neuron_l1_n29:n29|r_sinapse_count[19]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[19]  ;
; layer_l1:hl1|neuron_l1_n2:n2|r_sinapse_count[19]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[19]  ;
; layer_l1:hl1|neuron_l1_n3:n3|r_sinapse_count[19]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[19]  ;
; layer_l1:hl1|neuron_l1_n4:n4|r_sinapse_count[19]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[19]  ;
; layer_l1:hl1|neuron_l1_n5:n5|r_sinapse_count[19]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[19]  ;
; layer_l1:hl1|neuron_l1_n6:n6|r_sinapse_count[19]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[19]  ;
; layer_l1:hl1|neuron_l1_n7:n7|r_sinapse_count[19]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[19]  ;
; layer_l1:hl1|neuron_l1_n8:n8|r_sinapse_count[19]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[19]  ;
; layer_l1:hl1|neuron_l1_n9:n9|r_sinapse_count[19]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[19]  ;
; layer_l1:hl1|neuron_l1_n10:n10|r_sinapse_count[18]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[18]  ;
; layer_l1:hl1|neuron_l1_n11:n11|r_sinapse_count[18]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[18]  ;
; layer_l1:hl1|neuron_l1_n12:n12|r_sinapse_count[18]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[18]  ;
; layer_l1:hl1|neuron_l1_n13:n13|r_sinapse_count[18]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[18]  ;
; layer_l1:hl1|neuron_l1_n14:n14|r_sinapse_count[18]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[18]  ;
; layer_l1:hl1|neuron_l1_n15:n15|r_sinapse_count[18]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[18]  ;
; layer_l1:hl1|neuron_l1_n16:n16|r_sinapse_count[18]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[18]  ;
; layer_l1:hl1|neuron_l1_n17:n17|r_sinapse_count[18]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[18]  ;
; layer_l1:hl1|neuron_l1_n18:n18|r_sinapse_count[18]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[18]  ;
; layer_l1:hl1|neuron_l1_n19:n19|r_sinapse_count[18]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[18]  ;
; layer_l1:hl1|neuron_l1_n1:n1|r_sinapse_count[18]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[18]  ;
; layer_l1:hl1|neuron_l1_n20:n20|r_sinapse_count[18]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[18]  ;
; layer_l1:hl1|neuron_l1_n21:n21|r_sinapse_count[18]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[18]  ;
; layer_l1:hl1|neuron_l1_n22:n22|r_sinapse_count[18]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[18]  ;
; layer_l1:hl1|neuron_l1_n23:n23|r_sinapse_count[18]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[18]  ;
; layer_l1:hl1|neuron_l1_n24:n24|r_sinapse_count[18]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[18]  ;
; layer_l1:hl1|neuron_l1_n25:n25|r_sinapse_count[18]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[18]  ;
; layer_l1:hl1|neuron_l1_n26:n26|r_sinapse_count[18]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[18]  ;
; layer_l1:hl1|neuron_l1_n27:n27|r_sinapse_count[18]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[18]  ;
; layer_l1:hl1|neuron_l1_n28:n28|r_sinapse_count[18]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[18]  ;
; layer_l1:hl1|neuron_l1_n29:n29|r_sinapse_count[18]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[18]  ;
; layer_l1:hl1|neuron_l1_n2:n2|r_sinapse_count[18]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[18]  ;
; layer_l1:hl1|neuron_l1_n3:n3|r_sinapse_count[18]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[18]  ;
; layer_l1:hl1|neuron_l1_n4:n4|r_sinapse_count[18]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[18]  ;
; layer_l1:hl1|neuron_l1_n5:n5|r_sinapse_count[18]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[18]  ;
; layer_l1:hl1|neuron_l1_n6:n6|r_sinapse_count[18]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[18]  ;
; layer_l1:hl1|neuron_l1_n7:n7|r_sinapse_count[18]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[18]  ;
; layer_l1:hl1|neuron_l1_n8:n8|r_sinapse_count[18]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[18]  ;
; layer_l1:hl1|neuron_l1_n9:n9|r_sinapse_count[18]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[18]  ;
; layer_l1:hl1|neuron_l1_n10:n10|r_sinapse_count[17]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[17]  ;
; layer_l1:hl1|neuron_l1_n11:n11|r_sinapse_count[17]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[17]  ;
; layer_l1:hl1|neuron_l1_n12:n12|r_sinapse_count[17]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[17]  ;
; layer_l1:hl1|neuron_l1_n13:n13|r_sinapse_count[17]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[17]  ;
; layer_l1:hl1|neuron_l1_n14:n14|r_sinapse_count[17]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[17]  ;
; layer_l1:hl1|neuron_l1_n15:n15|r_sinapse_count[17]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[17]  ;
; layer_l1:hl1|neuron_l1_n16:n16|r_sinapse_count[17]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[17]  ;
; layer_l1:hl1|neuron_l1_n17:n17|r_sinapse_count[17]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[17]  ;
; layer_l1:hl1|neuron_l1_n18:n18|r_sinapse_count[17]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[17]  ;
; layer_l1:hl1|neuron_l1_n19:n19|r_sinapse_count[17]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[17]  ;
; layer_l1:hl1|neuron_l1_n1:n1|r_sinapse_count[17]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[17]  ;
; layer_l1:hl1|neuron_l1_n20:n20|r_sinapse_count[17]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[17]  ;
; layer_l1:hl1|neuron_l1_n21:n21|r_sinapse_count[17]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[17]  ;
; layer_l1:hl1|neuron_l1_n22:n22|r_sinapse_count[17]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[17]  ;
; layer_l1:hl1|neuron_l1_n23:n23|r_sinapse_count[17]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[17]  ;
; layer_l1:hl1|neuron_l1_n24:n24|r_sinapse_count[17]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[17]  ;
; layer_l1:hl1|neuron_l1_n25:n25|r_sinapse_count[17]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[17]  ;
; layer_l1:hl1|neuron_l1_n26:n26|r_sinapse_count[17]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[17]  ;
; layer_l1:hl1|neuron_l1_n27:n27|r_sinapse_count[17]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[17]  ;
; layer_l1:hl1|neuron_l1_n28:n28|r_sinapse_count[17]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[17]  ;
; layer_l1:hl1|neuron_l1_n29:n29|r_sinapse_count[17]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[17]  ;
; layer_l1:hl1|neuron_l1_n2:n2|r_sinapse_count[17]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[17]  ;
; layer_l1:hl1|neuron_l1_n3:n3|r_sinapse_count[17]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[17]  ;
; layer_l1:hl1|neuron_l1_n4:n4|r_sinapse_count[17]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[17]  ;
; layer_l1:hl1|neuron_l1_n5:n5|r_sinapse_count[17]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[17]  ;
; layer_l1:hl1|neuron_l1_n6:n6|r_sinapse_count[17]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[17]  ;
; layer_l1:hl1|neuron_l1_n7:n7|r_sinapse_count[17]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[17]  ;
; layer_l1:hl1|neuron_l1_n8:n8|r_sinapse_count[17]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[17]  ;
; layer_l1:hl1|neuron_l1_n9:n9|r_sinapse_count[17]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[17]  ;
; layer_l1:hl1|neuron_l1_n10:n10|r_sinapse_count[16]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[16]  ;
; layer_l1:hl1|neuron_l1_n11:n11|r_sinapse_count[16]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[16]  ;
; layer_l1:hl1|neuron_l1_n12:n12|r_sinapse_count[16]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[16]  ;
; layer_l1:hl1|neuron_l1_n13:n13|r_sinapse_count[16]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[16]  ;
; layer_l1:hl1|neuron_l1_n14:n14|r_sinapse_count[16]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[16]  ;
; layer_l1:hl1|neuron_l1_n15:n15|r_sinapse_count[16]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[16]  ;
; layer_l1:hl1|neuron_l1_n16:n16|r_sinapse_count[16]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[16]  ;
; layer_l1:hl1|neuron_l1_n17:n17|r_sinapse_count[16]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[16]  ;
; layer_l1:hl1|neuron_l1_n18:n18|r_sinapse_count[16]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[16]  ;
; layer_l1:hl1|neuron_l1_n19:n19|r_sinapse_count[16]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[16]  ;
; layer_l1:hl1|neuron_l1_n1:n1|r_sinapse_count[16]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[16]  ;
; layer_l1:hl1|neuron_l1_n20:n20|r_sinapse_count[16]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[16]  ;
; layer_l1:hl1|neuron_l1_n21:n21|r_sinapse_count[16]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[16]  ;
; layer_l1:hl1|neuron_l1_n22:n22|r_sinapse_count[16]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[16]  ;
; layer_l1:hl1|neuron_l1_n23:n23|r_sinapse_count[16]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[16]  ;
; layer_l1:hl1|neuron_l1_n24:n24|r_sinapse_count[16]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[16]  ;
; layer_l1:hl1|neuron_l1_n25:n25|r_sinapse_count[16]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[16]  ;
; layer_l1:hl1|neuron_l1_n26:n26|r_sinapse_count[16]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[16]  ;
; layer_l1:hl1|neuron_l1_n27:n27|r_sinapse_count[16]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[16]  ;
; layer_l1:hl1|neuron_l1_n28:n28|r_sinapse_count[16]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[16]  ;
; layer_l1:hl1|neuron_l1_n29:n29|r_sinapse_count[16]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[16]  ;
; layer_l1:hl1|neuron_l1_n2:n2|r_sinapse_count[16]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[16]  ;
; layer_l1:hl1|neuron_l1_n3:n3|r_sinapse_count[16]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[16]  ;
; layer_l1:hl1|neuron_l1_n4:n4|r_sinapse_count[16]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[16]  ;
; layer_l1:hl1|neuron_l1_n5:n5|r_sinapse_count[16]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[16]  ;
; layer_l1:hl1|neuron_l1_n6:n6|r_sinapse_count[16]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[16]  ;
; layer_l1:hl1|neuron_l1_n7:n7|r_sinapse_count[16]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[16]  ;
; layer_l1:hl1|neuron_l1_n8:n8|r_sinapse_count[16]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[16]  ;
; layer_l1:hl1|neuron_l1_n9:n9|r_sinapse_count[16]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[16]  ;
; layer_l1:hl1|neuron_l1_n10:n10|r_sinapse_count[15]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[15]  ;
; layer_l1:hl1|neuron_l1_n11:n11|r_sinapse_count[15]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[15]  ;
; layer_l1:hl1|neuron_l1_n12:n12|r_sinapse_count[15]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[15]  ;
; layer_l1:hl1|neuron_l1_n13:n13|r_sinapse_count[15]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[15]  ;
; layer_l1:hl1|neuron_l1_n14:n14|r_sinapse_count[15]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[15]  ;
; layer_l1:hl1|neuron_l1_n15:n15|r_sinapse_count[15]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[15]  ;
; layer_l1:hl1|neuron_l1_n16:n16|r_sinapse_count[15]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[15]  ;
; layer_l1:hl1|neuron_l1_n17:n17|r_sinapse_count[15]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[15]  ;
; layer_l1:hl1|neuron_l1_n18:n18|r_sinapse_count[15]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[15]  ;
; layer_l1:hl1|neuron_l1_n19:n19|r_sinapse_count[15]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[15]  ;
; layer_l1:hl1|neuron_l1_n1:n1|r_sinapse_count[15]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[15]  ;
; layer_l1:hl1|neuron_l1_n20:n20|r_sinapse_count[15]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[15]  ;
; layer_l1:hl1|neuron_l1_n21:n21|r_sinapse_count[15]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[15]  ;
; layer_l1:hl1|neuron_l1_n22:n22|r_sinapse_count[15]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[15]  ;
; layer_l1:hl1|neuron_l1_n23:n23|r_sinapse_count[15]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[15]  ;
; layer_l1:hl1|neuron_l1_n24:n24|r_sinapse_count[15]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[15]  ;
; layer_l1:hl1|neuron_l1_n25:n25|r_sinapse_count[15]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[15]  ;
; layer_l1:hl1|neuron_l1_n26:n26|r_sinapse_count[15]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[15]  ;
; layer_l1:hl1|neuron_l1_n27:n27|r_sinapse_count[15]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[15]  ;
; layer_l1:hl1|neuron_l1_n28:n28|r_sinapse_count[15]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[15]  ;
; layer_l1:hl1|neuron_l1_n29:n29|r_sinapse_count[15]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[15]  ;
; layer_l1:hl1|neuron_l1_n2:n2|r_sinapse_count[15]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[15]  ;
; layer_l1:hl1|neuron_l1_n3:n3|r_sinapse_count[15]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[15]  ;
; layer_l1:hl1|neuron_l1_n4:n4|r_sinapse_count[15]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[15]  ;
; layer_l1:hl1|neuron_l1_n5:n5|r_sinapse_count[15]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[15]  ;
; layer_l1:hl1|neuron_l1_n6:n6|r_sinapse_count[15]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[15]  ;
; layer_l1:hl1|neuron_l1_n7:n7|r_sinapse_count[15]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[15]  ;
; layer_l1:hl1|neuron_l1_n8:n8|r_sinapse_count[15]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[15]  ;
; layer_l1:hl1|neuron_l1_n9:n9|r_sinapse_count[15]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[15]  ;
; layer_l1:hl1|neuron_l1_n10:n10|r_sinapse_count[14]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[14]  ;
; layer_l1:hl1|neuron_l1_n11:n11|r_sinapse_count[14]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[14]  ;
; layer_l1:hl1|neuron_l1_n12:n12|r_sinapse_count[14]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[14]  ;
; layer_l1:hl1|neuron_l1_n13:n13|r_sinapse_count[14]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[14]  ;
; layer_l1:hl1|neuron_l1_n14:n14|r_sinapse_count[14]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[14]  ;
; layer_l1:hl1|neuron_l1_n15:n15|r_sinapse_count[14]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[14]  ;
; layer_l1:hl1|neuron_l1_n16:n16|r_sinapse_count[14]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[14]  ;
; layer_l1:hl1|neuron_l1_n17:n17|r_sinapse_count[14]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[14]  ;
; layer_l1:hl1|neuron_l1_n18:n18|r_sinapse_count[14]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[14]  ;
; layer_l1:hl1|neuron_l1_n19:n19|r_sinapse_count[14]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[14]  ;
; layer_l1:hl1|neuron_l1_n1:n1|r_sinapse_count[14]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[14]  ;
; layer_l1:hl1|neuron_l1_n20:n20|r_sinapse_count[14]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[14]  ;
; layer_l1:hl1|neuron_l1_n21:n21|r_sinapse_count[14]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[14]  ;
; layer_l1:hl1|neuron_l1_n22:n22|r_sinapse_count[14]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[14]  ;
; layer_l1:hl1|neuron_l1_n23:n23|r_sinapse_count[14]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[14]  ;
; layer_l1:hl1|neuron_l1_n24:n24|r_sinapse_count[14]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[14]  ;
; layer_l1:hl1|neuron_l1_n25:n25|r_sinapse_count[14]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[14]  ;
; layer_l1:hl1|neuron_l1_n26:n26|r_sinapse_count[14]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[14]  ;
; layer_l1:hl1|neuron_l1_n27:n27|r_sinapse_count[14]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[14]  ;
; layer_l1:hl1|neuron_l1_n28:n28|r_sinapse_count[14]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[14]  ;
; layer_l1:hl1|neuron_l1_n29:n29|r_sinapse_count[14]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[14]  ;
; layer_l1:hl1|neuron_l1_n2:n2|r_sinapse_count[14]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[14]  ;
; layer_l1:hl1|neuron_l1_n3:n3|r_sinapse_count[14]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[14]  ;
; layer_l1:hl1|neuron_l1_n4:n4|r_sinapse_count[14]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[14]  ;
; layer_l1:hl1|neuron_l1_n5:n5|r_sinapse_count[14]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[14]  ;
; layer_l1:hl1|neuron_l1_n6:n6|r_sinapse_count[14]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[14]  ;
; layer_l1:hl1|neuron_l1_n7:n7|r_sinapse_count[14]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[14]  ;
; layer_l1:hl1|neuron_l1_n8:n8|r_sinapse_count[14]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[14]  ;
; layer_l1:hl1|neuron_l1_n9:n9|r_sinapse_count[14]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[14]  ;
; layer_l1:hl1|neuron_l1_n10:n10|r_sinapse_count[13]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[13]  ;
; layer_l1:hl1|neuron_l1_n11:n11|r_sinapse_count[13]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[13]  ;
; layer_l1:hl1|neuron_l1_n12:n12|r_sinapse_count[13]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[13]  ;
; layer_l1:hl1|neuron_l1_n13:n13|r_sinapse_count[13]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[13]  ;
; layer_l1:hl1|neuron_l1_n14:n14|r_sinapse_count[13]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[13]  ;
; layer_l1:hl1|neuron_l1_n15:n15|r_sinapse_count[13]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[13]  ;
; layer_l1:hl1|neuron_l1_n16:n16|r_sinapse_count[13]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[13]  ;
; layer_l1:hl1|neuron_l1_n17:n17|r_sinapse_count[13]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[13]  ;
; layer_l1:hl1|neuron_l1_n18:n18|r_sinapse_count[13]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[13]  ;
; layer_l1:hl1|neuron_l1_n19:n19|r_sinapse_count[13]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[13]  ;
; layer_l1:hl1|neuron_l1_n1:n1|r_sinapse_count[13]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[13]  ;
; layer_l1:hl1|neuron_l1_n20:n20|r_sinapse_count[13]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[13]  ;
; layer_l1:hl1|neuron_l1_n21:n21|r_sinapse_count[13]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[13]  ;
; layer_l1:hl1|neuron_l1_n22:n22|r_sinapse_count[13]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[13]  ;
; layer_l1:hl1|neuron_l1_n23:n23|r_sinapse_count[13]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[13]  ;
; layer_l1:hl1|neuron_l1_n24:n24|r_sinapse_count[13]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[13]  ;
; layer_l1:hl1|neuron_l1_n25:n25|r_sinapse_count[13]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[13]  ;
; layer_l1:hl1|neuron_l1_n26:n26|r_sinapse_count[13]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[13]  ;
; layer_l1:hl1|neuron_l1_n27:n27|r_sinapse_count[13]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[13]  ;
; layer_l1:hl1|neuron_l1_n28:n28|r_sinapse_count[13]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[13]  ;
; layer_l1:hl1|neuron_l1_n29:n29|r_sinapse_count[13]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[13]  ;
; layer_l1:hl1|neuron_l1_n2:n2|r_sinapse_count[13]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[13]  ;
; layer_l1:hl1|neuron_l1_n3:n3|r_sinapse_count[13]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[13]  ;
; layer_l1:hl1|neuron_l1_n4:n4|r_sinapse_count[13]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[13]  ;
; layer_l1:hl1|neuron_l1_n5:n5|r_sinapse_count[13]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[13]  ;
; layer_l1:hl1|neuron_l1_n6:n6|r_sinapse_count[13]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[13]  ;
; layer_l1:hl1|neuron_l1_n7:n7|r_sinapse_count[13]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[13]  ;
; layer_l1:hl1|neuron_l1_n8:n8|r_sinapse_count[13]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[13]  ;
; layer_l1:hl1|neuron_l1_n9:n9|r_sinapse_count[13]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[13]  ;
; layer_l1:hl1|neuron_l1_n10:n10|r_sinapse_count[12]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[12]  ;
; layer_l1:hl1|neuron_l1_n11:n11|r_sinapse_count[12]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[12]  ;
; layer_l1:hl1|neuron_l1_n12:n12|r_sinapse_count[12]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[12]  ;
; layer_l1:hl1|neuron_l1_n13:n13|r_sinapse_count[12]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[12]  ;
; layer_l1:hl1|neuron_l1_n14:n14|r_sinapse_count[12]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[12]  ;
; layer_l1:hl1|neuron_l1_n15:n15|r_sinapse_count[12]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[12]  ;
; layer_l1:hl1|neuron_l1_n16:n16|r_sinapse_count[12]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[12]  ;
; layer_l1:hl1|neuron_l1_n17:n17|r_sinapse_count[12]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[12]  ;
; layer_l1:hl1|neuron_l1_n18:n18|r_sinapse_count[12]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[12]  ;
; layer_l1:hl1|neuron_l1_n19:n19|r_sinapse_count[12]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[12]  ;
; layer_l1:hl1|neuron_l1_n1:n1|r_sinapse_count[12]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[12]  ;
; layer_l1:hl1|neuron_l1_n20:n20|r_sinapse_count[12]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[12]  ;
; layer_l1:hl1|neuron_l1_n21:n21|r_sinapse_count[12]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[12]  ;
; layer_l1:hl1|neuron_l1_n22:n22|r_sinapse_count[12]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[12]  ;
; layer_l1:hl1|neuron_l1_n23:n23|r_sinapse_count[12]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[12]  ;
; layer_l1:hl1|neuron_l1_n24:n24|r_sinapse_count[12]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[12]  ;
; layer_l1:hl1|neuron_l1_n25:n25|r_sinapse_count[12]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[12]  ;
; layer_l1:hl1|neuron_l1_n26:n26|r_sinapse_count[12]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[12]  ;
; layer_l1:hl1|neuron_l1_n27:n27|r_sinapse_count[12]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[12]  ;
; layer_l1:hl1|neuron_l1_n28:n28|r_sinapse_count[12]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[12]  ;
; layer_l1:hl1|neuron_l1_n29:n29|r_sinapse_count[12]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[12]  ;
; layer_l1:hl1|neuron_l1_n2:n2|r_sinapse_count[12]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[12]  ;
; layer_l1:hl1|neuron_l1_n3:n3|r_sinapse_count[12]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[12]  ;
; layer_l1:hl1|neuron_l1_n4:n4|r_sinapse_count[12]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[12]  ;
; layer_l1:hl1|neuron_l1_n5:n5|r_sinapse_count[12]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[12]  ;
; layer_l1:hl1|neuron_l1_n6:n6|r_sinapse_count[12]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[12]  ;
; layer_l1:hl1|neuron_l1_n7:n7|r_sinapse_count[12]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[12]  ;
; layer_l1:hl1|neuron_l1_n8:n8|r_sinapse_count[12]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[12]  ;
; layer_l1:hl1|neuron_l1_n9:n9|r_sinapse_count[12]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[12]  ;
; layer_l1:hl1|neuron_l1_n10:n10|r_sinapse_count[11]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[11]  ;
; layer_l1:hl1|neuron_l1_n11:n11|r_sinapse_count[11]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[11]  ;
; layer_l1:hl1|neuron_l1_n12:n12|r_sinapse_count[11]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[11]  ;
; layer_l1:hl1|neuron_l1_n13:n13|r_sinapse_count[11]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[11]  ;
; layer_l1:hl1|neuron_l1_n14:n14|r_sinapse_count[11]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[11]  ;
; layer_l1:hl1|neuron_l1_n15:n15|r_sinapse_count[11]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[11]  ;
; layer_l1:hl1|neuron_l1_n16:n16|r_sinapse_count[11]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[11]  ;
; layer_l1:hl1|neuron_l1_n17:n17|r_sinapse_count[11]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[11]  ;
; layer_l1:hl1|neuron_l1_n18:n18|r_sinapse_count[11]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[11]  ;
; layer_l1:hl1|neuron_l1_n19:n19|r_sinapse_count[11]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[11]  ;
; layer_l1:hl1|neuron_l1_n1:n1|r_sinapse_count[11]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[11]  ;
; layer_l1:hl1|neuron_l1_n20:n20|r_sinapse_count[11]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[11]  ;
; layer_l1:hl1|neuron_l1_n21:n21|r_sinapse_count[11]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[11]  ;
; layer_l1:hl1|neuron_l1_n22:n22|r_sinapse_count[11]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[11]  ;
; layer_l1:hl1|neuron_l1_n23:n23|r_sinapse_count[11]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[11]  ;
; layer_l1:hl1|neuron_l1_n24:n24|r_sinapse_count[11]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[11]  ;
; layer_l1:hl1|neuron_l1_n25:n25|r_sinapse_count[11]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[11]  ;
; layer_l1:hl1|neuron_l1_n26:n26|r_sinapse_count[11]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[11]  ;
; layer_l1:hl1|neuron_l1_n27:n27|r_sinapse_count[11]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[11]  ;
; layer_l1:hl1|neuron_l1_n28:n28|r_sinapse_count[11]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[11]  ;
; layer_l1:hl1|neuron_l1_n29:n29|r_sinapse_count[11]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[11]  ;
; layer_l1:hl1|neuron_l1_n2:n2|r_sinapse_count[11]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[11]  ;
; layer_l1:hl1|neuron_l1_n3:n3|r_sinapse_count[11]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[11]  ;
; layer_l1:hl1|neuron_l1_n4:n4|r_sinapse_count[11]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[11]  ;
; layer_l1:hl1|neuron_l1_n5:n5|r_sinapse_count[11]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[11]  ;
; layer_l1:hl1|neuron_l1_n6:n6|r_sinapse_count[11]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[11]  ;
; layer_l1:hl1|neuron_l1_n7:n7|r_sinapse_count[11]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[11]  ;
; layer_l1:hl1|neuron_l1_n8:n8|r_sinapse_count[11]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[11]  ;
; layer_l1:hl1|neuron_l1_n9:n9|r_sinapse_count[11]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[11]  ;
; layer_l1:hl1|neuron_l1_n10:n10|r_sinapse_count[10]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[10]  ;
; layer_l1:hl1|neuron_l1_n11:n11|r_sinapse_count[10]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[10]  ;
; layer_l1:hl1|neuron_l1_n12:n12|r_sinapse_count[10]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[10]  ;
; layer_l1:hl1|neuron_l1_n13:n13|r_sinapse_count[10]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[10]  ;
; layer_l1:hl1|neuron_l1_n14:n14|r_sinapse_count[10]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[10]  ;
; layer_l1:hl1|neuron_l1_n15:n15|r_sinapse_count[10]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[10]  ;
; layer_l1:hl1|neuron_l1_n16:n16|r_sinapse_count[10]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[10]  ;
; layer_l1:hl1|neuron_l1_n17:n17|r_sinapse_count[10]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[10]  ;
; layer_l1:hl1|neuron_l1_n18:n18|r_sinapse_count[10]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[10]  ;
; layer_l1:hl1|neuron_l1_n19:n19|r_sinapse_count[10]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[10]  ;
; layer_l1:hl1|neuron_l1_n1:n1|r_sinapse_count[10]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[10]  ;
; layer_l1:hl1|neuron_l1_n20:n20|r_sinapse_count[10]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[10]  ;
; layer_l1:hl1|neuron_l1_n21:n21|r_sinapse_count[10]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[10]  ;
; layer_l1:hl1|neuron_l1_n22:n22|r_sinapse_count[10]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[10]  ;
; layer_l1:hl1|neuron_l1_n23:n23|r_sinapse_count[10]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[10]  ;
; layer_l1:hl1|neuron_l1_n24:n24|r_sinapse_count[10]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[10]  ;
; layer_l1:hl1|neuron_l1_n25:n25|r_sinapse_count[10]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[10]  ;
; layer_l1:hl1|neuron_l1_n26:n26|r_sinapse_count[10]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[10]  ;
; layer_l1:hl1|neuron_l1_n27:n27|r_sinapse_count[10]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[10]  ;
; layer_l1:hl1|neuron_l1_n28:n28|r_sinapse_count[10]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[10]  ;
; layer_l1:hl1|neuron_l1_n29:n29|r_sinapse_count[10]      ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[10]  ;
; layer_l1:hl1|neuron_l1_n2:n2|r_sinapse_count[10]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[10]  ;
; layer_l1:hl1|neuron_l1_n3:n3|r_sinapse_count[10]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[10]  ;
; layer_l1:hl1|neuron_l1_n4:n4|r_sinapse_count[10]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[10]  ;
; layer_l1:hl1|neuron_l1_n5:n5|r_sinapse_count[10]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[10]  ;
; layer_l1:hl1|neuron_l1_n6:n6|r_sinapse_count[10]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[10]  ;
; layer_l1:hl1|neuron_l1_n7:n7|r_sinapse_count[10]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[10]  ;
; layer_l1:hl1|neuron_l1_n8:n8|r_sinapse_count[10]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[10]  ;
; layer_l1:hl1|neuron_l1_n9:n9|r_sinapse_count[10]        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[10]  ;
; layer_l1:hl1|neuron_l1_n10:n10|r_sinapse_count[9]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[9]   ;
; layer_l1:hl1|neuron_l1_n11:n11|r_sinapse_count[9]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[9]   ;
; layer_l1:hl1|neuron_l1_n12:n12|r_sinapse_count[9]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[9]   ;
; layer_l1:hl1|neuron_l1_n13:n13|r_sinapse_count[9]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[9]   ;
; layer_l1:hl1|neuron_l1_n14:n14|r_sinapse_count[9]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[9]   ;
; layer_l1:hl1|neuron_l1_n15:n15|r_sinapse_count[9]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[9]   ;
; layer_l1:hl1|neuron_l1_n16:n16|r_sinapse_count[9]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[9]   ;
; layer_l1:hl1|neuron_l1_n17:n17|r_sinapse_count[9]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[9]   ;
; layer_l1:hl1|neuron_l1_n18:n18|r_sinapse_count[9]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[9]   ;
; layer_l1:hl1|neuron_l1_n19:n19|r_sinapse_count[9]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[9]   ;
; layer_l1:hl1|neuron_l1_n1:n1|r_sinapse_count[9]         ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[9]   ;
; layer_l1:hl1|neuron_l1_n20:n20|r_sinapse_count[9]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[9]   ;
; layer_l1:hl1|neuron_l1_n21:n21|r_sinapse_count[9]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[9]   ;
; layer_l1:hl1|neuron_l1_n22:n22|r_sinapse_count[9]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[9]   ;
; layer_l1:hl1|neuron_l1_n23:n23|r_sinapse_count[9]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[9]   ;
; layer_l1:hl1|neuron_l1_n24:n24|r_sinapse_count[9]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[9]   ;
; layer_l1:hl1|neuron_l1_n25:n25|r_sinapse_count[9]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[9]   ;
; layer_l1:hl1|neuron_l1_n26:n26|r_sinapse_count[9]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[9]   ;
; layer_l1:hl1|neuron_l1_n27:n27|r_sinapse_count[9]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[9]   ;
; layer_l1:hl1|neuron_l1_n28:n28|r_sinapse_count[9]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[9]   ;
; layer_l1:hl1|neuron_l1_n29:n29|r_sinapse_count[9]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[9]   ;
; layer_l1:hl1|neuron_l1_n2:n2|r_sinapse_count[9]         ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[9]   ;
; layer_l1:hl1|neuron_l1_n3:n3|r_sinapse_count[9]         ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[9]   ;
; layer_l1:hl1|neuron_l1_n4:n4|r_sinapse_count[9]         ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[9]   ;
; layer_l1:hl1|neuron_l1_n5:n5|r_sinapse_count[9]         ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[9]   ;
; layer_l1:hl1|neuron_l1_n6:n6|r_sinapse_count[9]         ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[9]   ;
; layer_l1:hl1|neuron_l1_n7:n7|r_sinapse_count[9]         ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[9]   ;
; layer_l1:hl1|neuron_l1_n8:n8|r_sinapse_count[9]         ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[9]   ;
; layer_l1:hl1|neuron_l1_n9:n9|r_sinapse_count[9]         ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[9]   ;
; layer_l1:hl1|neuron_l1_n10:n10|r_sinapse_count[8]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[8]   ;
; layer_l1:hl1|neuron_l1_n11:n11|r_sinapse_count[8]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[8]   ;
; layer_l1:hl1|neuron_l1_n12:n12|r_sinapse_count[8]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[8]   ;
; layer_l1:hl1|neuron_l1_n13:n13|r_sinapse_count[8]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[8]   ;
; layer_l1:hl1|neuron_l1_n14:n14|r_sinapse_count[8]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[8]   ;
; layer_l1:hl1|neuron_l1_n15:n15|r_sinapse_count[8]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[8]   ;
; layer_l1:hl1|neuron_l1_n16:n16|r_sinapse_count[8]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[8]   ;
; layer_l1:hl1|neuron_l1_n17:n17|r_sinapse_count[8]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[8]   ;
; layer_l1:hl1|neuron_l1_n18:n18|r_sinapse_count[8]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[8]   ;
; layer_l1:hl1|neuron_l1_n19:n19|r_sinapse_count[8]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[8]   ;
; layer_l1:hl1|neuron_l1_n1:n1|r_sinapse_count[8]         ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[8]   ;
; layer_l1:hl1|neuron_l1_n20:n20|r_sinapse_count[8]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[8]   ;
; layer_l1:hl1|neuron_l1_n21:n21|r_sinapse_count[8]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[8]   ;
; layer_l1:hl1|neuron_l1_n22:n22|r_sinapse_count[8]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[8]   ;
; layer_l1:hl1|neuron_l1_n23:n23|r_sinapse_count[8]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[8]   ;
; layer_l1:hl1|neuron_l1_n24:n24|r_sinapse_count[8]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[8]   ;
; layer_l1:hl1|neuron_l1_n25:n25|r_sinapse_count[8]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[8]   ;
; layer_l1:hl1|neuron_l1_n26:n26|r_sinapse_count[8]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[8]   ;
; layer_l1:hl1|neuron_l1_n27:n27|r_sinapse_count[8]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[8]   ;
; layer_l1:hl1|neuron_l1_n28:n28|r_sinapse_count[8]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[8]   ;
; layer_l1:hl1|neuron_l1_n29:n29|r_sinapse_count[8]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[8]   ;
; layer_l1:hl1|neuron_l1_n2:n2|r_sinapse_count[8]         ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[8]   ;
; layer_l1:hl1|neuron_l1_n3:n3|r_sinapse_count[8]         ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[8]   ;
; layer_l1:hl1|neuron_l1_n4:n4|r_sinapse_count[8]         ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[8]   ;
; layer_l1:hl1|neuron_l1_n5:n5|r_sinapse_count[8]         ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[8]   ;
; layer_l1:hl1|neuron_l1_n6:n6|r_sinapse_count[8]         ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[8]   ;
; layer_l1:hl1|neuron_l1_n7:n7|r_sinapse_count[8]         ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[8]   ;
; layer_l1:hl1|neuron_l1_n8:n8|r_sinapse_count[8]         ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[8]   ;
; layer_l1:hl1|neuron_l1_n9:n9|r_sinapse_count[8]         ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[8]   ;
; layer_l1:hl1|neuron_l1_n10:n10|r_sinapse_count[7]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[7]   ;
; layer_l1:hl1|neuron_l1_n11:n11|r_sinapse_count[7]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[7]   ;
; layer_l1:hl1|neuron_l1_n12:n12|r_sinapse_count[7]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[7]   ;
; layer_l1:hl1|neuron_l1_n13:n13|r_sinapse_count[7]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[7]   ;
; layer_l1:hl1|neuron_l1_n14:n14|r_sinapse_count[7]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[7]   ;
; layer_l1:hl1|neuron_l1_n15:n15|r_sinapse_count[7]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[7]   ;
; layer_l1:hl1|neuron_l1_n16:n16|r_sinapse_count[7]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[7]   ;
; layer_l1:hl1|neuron_l1_n17:n17|r_sinapse_count[7]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[7]   ;
; layer_l1:hl1|neuron_l1_n18:n18|r_sinapse_count[7]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[7]   ;
; layer_l1:hl1|neuron_l1_n19:n19|r_sinapse_count[7]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[7]   ;
; layer_l1:hl1|neuron_l1_n1:n1|r_sinapse_count[7]         ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[7]   ;
; layer_l1:hl1|neuron_l1_n20:n20|r_sinapse_count[7]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[7]   ;
; layer_l1:hl1|neuron_l1_n21:n21|r_sinapse_count[7]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[7]   ;
; layer_l1:hl1|neuron_l1_n22:n22|r_sinapse_count[7]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[7]   ;
; layer_l1:hl1|neuron_l1_n23:n23|r_sinapse_count[7]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[7]   ;
; layer_l1:hl1|neuron_l1_n24:n24|r_sinapse_count[7]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[7]   ;
; layer_l1:hl1|neuron_l1_n25:n25|r_sinapse_count[7]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[7]   ;
; layer_l1:hl1|neuron_l1_n26:n26|r_sinapse_count[7]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[7]   ;
; layer_l1:hl1|neuron_l1_n27:n27|r_sinapse_count[7]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[7]   ;
; layer_l1:hl1|neuron_l1_n28:n28|r_sinapse_count[7]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[7]   ;
; layer_l1:hl1|neuron_l1_n29:n29|r_sinapse_count[7]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[7]   ;
; layer_l1:hl1|neuron_l1_n2:n2|r_sinapse_count[7]         ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[7]   ;
; layer_l1:hl1|neuron_l1_n3:n3|r_sinapse_count[7]         ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[7]   ;
; layer_l1:hl1|neuron_l1_n4:n4|r_sinapse_count[7]         ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[7]   ;
; layer_l1:hl1|neuron_l1_n5:n5|r_sinapse_count[7]         ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[7]   ;
; layer_l1:hl1|neuron_l1_n6:n6|r_sinapse_count[7]         ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[7]   ;
; layer_l1:hl1|neuron_l1_n7:n7|r_sinapse_count[7]         ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[7]   ;
; layer_l1:hl1|neuron_l1_n8:n8|r_sinapse_count[7]         ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[7]   ;
; layer_l1:hl1|neuron_l1_n9:n9|r_sinapse_count[7]         ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[7]   ;
; layer_l1:hl1|neuron_l1_n10:n10|r_sinapse_count[6]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[6]   ;
; layer_l1:hl1|neuron_l1_n11:n11|r_sinapse_count[6]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[6]   ;
; layer_l1:hl1|neuron_l1_n12:n12|r_sinapse_count[6]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[6]   ;
; layer_l1:hl1|neuron_l1_n13:n13|r_sinapse_count[6]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[6]   ;
; layer_l1:hl1|neuron_l1_n14:n14|r_sinapse_count[6]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[6]   ;
; layer_l1:hl1|neuron_l1_n15:n15|r_sinapse_count[6]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[6]   ;
; layer_l1:hl1|neuron_l1_n16:n16|r_sinapse_count[6]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[6]   ;
; layer_l1:hl1|neuron_l1_n17:n17|r_sinapse_count[6]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[6]   ;
; layer_l1:hl1|neuron_l1_n18:n18|r_sinapse_count[6]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[6]   ;
; layer_l1:hl1|neuron_l1_n19:n19|r_sinapse_count[6]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[6]   ;
; layer_l1:hl1|neuron_l1_n1:n1|r_sinapse_count[6]         ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[6]   ;
; layer_l1:hl1|neuron_l1_n20:n20|r_sinapse_count[6]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[6]   ;
; layer_l1:hl1|neuron_l1_n21:n21|r_sinapse_count[6]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[6]   ;
; layer_l1:hl1|neuron_l1_n22:n22|r_sinapse_count[6]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[6]   ;
; layer_l1:hl1|neuron_l1_n23:n23|r_sinapse_count[6]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[6]   ;
; layer_l1:hl1|neuron_l1_n24:n24|r_sinapse_count[6]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[6]   ;
; layer_l1:hl1|neuron_l1_n25:n25|r_sinapse_count[6]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[6]   ;
; layer_l1:hl1|neuron_l1_n26:n26|r_sinapse_count[6]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[6]   ;
; layer_l1:hl1|neuron_l1_n27:n27|r_sinapse_count[6]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[6]   ;
; layer_l1:hl1|neuron_l1_n28:n28|r_sinapse_count[6]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[6]   ;
; layer_l1:hl1|neuron_l1_n29:n29|r_sinapse_count[6]       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[6]   ;
; layer_l1:hl1|neuron_l1_n2:n2|r_sinapse_count[6]         ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[6]   ;
; layer_l1:hl1|neuron_l1_n3:n3|r_sinapse_count[6]         ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[6]   ;
; layer_l1:hl1|neuron_l1_n4:n4|r_sinapse_count[6]         ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[6]   ;
; layer_l1:hl1|neuron_l1_n5:n5|r_sinapse_count[6]         ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[6]   ;
; layer_l1:hl1|neuron_l1_n6:n6|r_sinapse_count[6]         ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[6]   ;
; layer_l1:hl1|neuron_l1_n7:n7|r_sinapse_count[6]         ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[6]   ;
; layer_l1:hl1|neuron_l1_n8:n8|r_sinapse_count[6]         ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[6]   ;
; layer_l1:hl1|neuron_l1_n9:n9|r_sinapse_count[6]         ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sinapse_count[6]   ;
; layer_l1:hl1|neuron_l1_n10:n10|mac:mac_n10|o_done       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|mac:mac_n0|o_done    ;
; layer_l1:hl1|neuron_l1_n11:n11|mac:mac_n11|o_done       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|mac:mac_n0|o_done    ;
; layer_l1:hl1|neuron_l1_n12:n12|mac:mac_n12|o_done       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|mac:mac_n0|o_done    ;
; layer_l1:hl1|neuron_l1_n13:n13|mac:mac_n13|o_done       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|mac:mac_n0|o_done    ;
; layer_l1:hl1|neuron_l1_n14:n14|mac:mac_n14|o_done       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|mac:mac_n0|o_done    ;
; layer_l1:hl1|neuron_l1_n15:n15|mac:mac_n15|o_done       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|mac:mac_n0|o_done    ;
; layer_l1:hl1|neuron_l1_n16:n16|mac:mac_n16|o_done       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|mac:mac_n0|o_done    ;
; layer_l1:hl1|neuron_l1_n17:n17|mac:mac_n17|o_done       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|mac:mac_n0|o_done    ;
; layer_l1:hl1|neuron_l1_n18:n18|mac:mac_n18|o_done       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|mac:mac_n0|o_done    ;
; layer_l1:hl1|neuron_l1_n19:n19|mac:mac_n19|o_done       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|mac:mac_n0|o_done    ;
; layer_l1:hl1|neuron_l1_n1:n1|mac:mac_n1|o_done          ; Merged with layer_l1:hl1|neuron_l1_n0:n0|mac:mac_n0|o_done    ;
; layer_l1:hl1|neuron_l1_n20:n20|mac:mac_n20|o_done       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|mac:mac_n0|o_done    ;
; layer_l1:hl1|neuron_l1_n21:n21|mac:mac_n21|o_done       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|mac:mac_n0|o_done    ;
; layer_l1:hl1|neuron_l1_n22:n22|mac:mac_n22|o_done       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|mac:mac_n0|o_done    ;
; layer_l1:hl1|neuron_l1_n23:n23|mac:mac_n23|o_done       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|mac:mac_n0|o_done    ;
; layer_l1:hl1|neuron_l1_n24:n24|mac:mac_n24|o_done       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|mac:mac_n0|o_done    ;
; layer_l1:hl1|neuron_l1_n25:n25|mac:mac_n25|o_done       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|mac:mac_n0|o_done    ;
; layer_l1:hl1|neuron_l1_n26:n26|mac:mac_n26|o_done       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|mac:mac_n0|o_done    ;
; layer_l1:hl1|neuron_l1_n27:n27|mac:mac_n27|o_done       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|mac:mac_n0|o_done    ;
; layer_l1:hl1|neuron_l1_n28:n28|mac:mac_n28|o_done       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|mac:mac_n0|o_done    ;
; layer_l1:hl1|neuron_l1_n29:n29|mac:mac_n29|o_done       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|mac:mac_n0|o_done    ;
; layer_l1:hl1|neuron_l1_n2:n2|mac:mac_n2|o_done          ; Merged with layer_l1:hl1|neuron_l1_n0:n0|mac:mac_n0|o_done    ;
; layer_l1:hl1|neuron_l1_n3:n3|mac:mac_n3|o_done          ; Merged with layer_l1:hl1|neuron_l1_n0:n0|mac:mac_n0|o_done    ;
; layer_l1:hl1|neuron_l1_n4:n4|mac:mac_n4|o_done          ; Merged with layer_l1:hl1|neuron_l1_n0:n0|mac:mac_n0|o_done    ;
; layer_l1:hl1|neuron_l1_n5:n5|mac:mac_n5|o_done          ; Merged with layer_l1:hl1|neuron_l1_n0:n0|mac:mac_n0|o_done    ;
; layer_l1:hl1|neuron_l1_n6:n6|mac:mac_n6|o_done          ; Merged with layer_l1:hl1|neuron_l1_n0:n0|mac:mac_n0|o_done    ;
; layer_l1:hl1|neuron_l1_n7:n7|mac:mac_n7|o_done          ; Merged with layer_l1:hl1|neuron_l1_n0:n0|mac:mac_n0|o_done    ;
; layer_l1:hl1|neuron_l1_n8:n8|mac:mac_n8|o_done          ; Merged with layer_l1:hl1|neuron_l1_n0:n0|mac:mac_n0|o_done    ;
; layer_l1:hl1|neuron_l1_n9:n9|mac:mac_n9|o_done          ; Merged with layer_l1:hl1|neuron_l1_n0:n0|mac:mac_n0|o_done    ;
; layer_l1:hl1|neuron_l1_n10:n10|r_sm.s_mac_result        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_mac_result    ;
; layer_l1:hl1|neuron_l1_n11:n11|r_sm.s_mac_result        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_mac_result    ;
; layer_l1:hl1|neuron_l1_n12:n12|r_sm.s_mac_result        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_mac_result    ;
; layer_l1:hl1|neuron_l1_n13:n13|r_sm.s_mac_result        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_mac_result    ;
; layer_l1:hl1|neuron_l1_n14:n14|r_sm.s_mac_result        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_mac_result    ;
; layer_l1:hl1|neuron_l1_n15:n15|r_sm.s_mac_result        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_mac_result    ;
; layer_l1:hl1|neuron_l1_n16:n16|r_sm.s_mac_result        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_mac_result    ;
; layer_l1:hl1|neuron_l1_n17:n17|r_sm.s_mac_result        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_mac_result    ;
; layer_l1:hl1|neuron_l1_n18:n18|r_sm.s_mac_result        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_mac_result    ;
; layer_l1:hl1|neuron_l1_n19:n19|r_sm.s_mac_result        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_mac_result    ;
; layer_l1:hl1|neuron_l1_n1:n1|r_sm.s_mac_result          ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_mac_result    ;
; layer_l1:hl1|neuron_l1_n20:n20|r_sm.s_mac_result        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_mac_result    ;
; layer_l1:hl1|neuron_l1_n21:n21|r_sm.s_mac_result        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_mac_result    ;
; layer_l1:hl1|neuron_l1_n22:n22|r_sm.s_mac_result        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_mac_result    ;
; layer_l1:hl1|neuron_l1_n23:n23|r_sm.s_mac_result        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_mac_result    ;
; layer_l1:hl1|neuron_l1_n24:n24|r_sm.s_mac_result        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_mac_result    ;
; layer_l1:hl1|neuron_l1_n25:n25|r_sm.s_mac_result        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_mac_result    ;
; layer_l1:hl1|neuron_l1_n26:n26|r_sm.s_mac_result        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_mac_result    ;
; layer_l1:hl1|neuron_l1_n27:n27|r_sm.s_mac_result        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_mac_result    ;
; layer_l1:hl1|neuron_l1_n28:n28|r_sm.s_mac_result        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_mac_result    ;
; layer_l1:hl1|neuron_l1_n29:n29|r_sm.s_mac_result        ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_mac_result    ;
; layer_l1:hl1|neuron_l1_n2:n2|r_sm.s_mac_result          ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_mac_result    ;
; layer_l1:hl1|neuron_l1_n3:n3|r_sm.s_mac_result          ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_mac_result    ;
; layer_l1:hl1|neuron_l1_n4:n4|r_sm.s_mac_result          ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_mac_result    ;
; layer_l1:hl1|neuron_l1_n5:n5|r_sm.s_mac_result          ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_mac_result    ;
; layer_l1:hl1|neuron_l1_n6:n6|r_sm.s_mac_result          ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_mac_result    ;
; layer_l1:hl1|neuron_l1_n7:n7|r_sm.s_mac_result          ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_mac_result    ;
; layer_l1:hl1|neuron_l1_n8:n8|r_sm.s_mac_result          ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_mac_result    ;
; layer_l1:hl1|neuron_l1_n9:n9|r_sm.s_mac_result          ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_mac_result    ;
; layer_l1:hl1|neuron_l1_n10:n10|r_sm.s_idle              ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_idle          ;
; layer_l1:hl1|neuron_l1_n11:n11|r_sm.s_idle              ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_idle          ;
; layer_l1:hl1|neuron_l1_n12:n12|r_sm.s_idle              ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_idle          ;
; layer_l1:hl1|neuron_l1_n13:n13|r_sm.s_idle              ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_idle          ;
; layer_l1:hl1|neuron_l1_n14:n14|r_sm.s_idle              ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_idle          ;
; layer_l1:hl1|neuron_l1_n15:n15|r_sm.s_idle              ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_idle          ;
; layer_l1:hl1|neuron_l1_n16:n16|r_sm.s_idle              ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_idle          ;
; layer_l1:hl1|neuron_l1_n17:n17|r_sm.s_idle              ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_idle          ;
; layer_l1:hl1|neuron_l1_n18:n18|r_sm.s_idle              ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_idle          ;
; layer_l1:hl1|neuron_l1_n19:n19|r_sm.s_idle              ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_idle          ;
; layer_l1:hl1|neuron_l1_n1:n1|r_sm.s_idle                ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_idle          ;
; layer_l1:hl1|neuron_l1_n20:n20|r_sm.s_idle              ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_idle          ;
; layer_l1:hl1|neuron_l1_n21:n21|r_sm.s_idle              ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_idle          ;
; layer_l1:hl1|neuron_l1_n22:n22|r_sm.s_idle              ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_idle          ;
; layer_l1:hl1|neuron_l1_n23:n23|r_sm.s_idle              ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_idle          ;
; layer_l1:hl1|neuron_l1_n24:n24|r_sm.s_idle              ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_idle          ;
; layer_l1:hl1|neuron_l1_n25:n25|r_sm.s_idle              ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_idle          ;
; layer_l1:hl1|neuron_l1_n26:n26|r_sm.s_idle              ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_idle          ;
; layer_l1:hl1|neuron_l1_n27:n27|r_sm.s_idle              ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_idle          ;
; layer_l1:hl1|neuron_l1_n28:n28|r_sm.s_idle              ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_idle          ;
; layer_l1:hl1|neuron_l1_n29:n29|r_sm.s_idle              ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_idle          ;
; layer_l1:hl1|neuron_l1_n2:n2|r_sm.s_idle                ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_idle          ;
; layer_l1:hl1|neuron_l1_n3:n3|r_sm.s_idle                ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_idle          ;
; layer_l1:hl1|neuron_l1_n4:n4|r_sm.s_idle                ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_idle          ;
; layer_l1:hl1|neuron_l1_n5:n5|r_sm.s_idle                ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_idle          ;
; layer_l1:hl1|neuron_l1_n6:n6|r_sm.s_idle                ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_idle          ;
; layer_l1:hl1|neuron_l1_n7:n7|r_sm.s_idle                ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_idle          ;
; layer_l1:hl1|neuron_l1_n8:n8|r_sm.s_idle                ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_idle          ;
; layer_l1:hl1|neuron_l1_n9:n9|r_sm.s_idle                ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_idle          ;
; layer_l0:il|neuron_l0_n1:n1|r_sm.s_clear                ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sm.s_clear          ;
; layer_l0:il|neuron_l0_n2:n2|r_sm.s_clear                ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sm.s_clear          ;
; layer_l0:il|neuron_l0_n3:n3|r_sm.s_clear                ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sm.s_clear          ;
; layer_l0:il|neuron_l0_n4:n4|r_sm.s_clear                ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sm.s_clear          ;
; layer_l0:il|neuron_l0_n5:n5|r_sm.s_clear                ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sm.s_clear          ;
; layer_l0:il|neuron_l0_n1:n1|r_sinapse_count[31]         ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[31]   ;
; layer_l0:il|neuron_l0_n2:n2|r_sinapse_count[31]         ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[31]   ;
; layer_l0:il|neuron_l0_n3:n3|r_sinapse_count[31]         ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[31]   ;
; layer_l0:il|neuron_l0_n4:n4|r_sinapse_count[31]         ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[31]   ;
; layer_l0:il|neuron_l0_n5:n5|r_sinapse_count[31]         ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[31]   ;
; layer_l0:il|neuron_l0_n1:n1|r_sinapse_count[30]         ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[30]   ;
; layer_l0:il|neuron_l0_n2:n2|r_sinapse_count[30]         ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[30]   ;
; layer_l0:il|neuron_l0_n3:n3|r_sinapse_count[30]         ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[30]   ;
; layer_l0:il|neuron_l0_n4:n4|r_sinapse_count[30]         ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[30]   ;
; layer_l0:il|neuron_l0_n5:n5|r_sinapse_count[30]         ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[30]   ;
; layer_l0:il|neuron_l0_n1:n1|r_sinapse_count[29]         ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[29]   ;
; layer_l0:il|neuron_l0_n2:n2|r_sinapse_count[29]         ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[29]   ;
; layer_l0:il|neuron_l0_n3:n3|r_sinapse_count[29]         ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[29]   ;
; layer_l0:il|neuron_l0_n4:n4|r_sinapse_count[29]         ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[29]   ;
; layer_l0:il|neuron_l0_n5:n5|r_sinapse_count[29]         ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[29]   ;
; layer_l0:il|neuron_l0_n1:n1|r_sinapse_count[28]         ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[28]   ;
; layer_l0:il|neuron_l0_n2:n2|r_sinapse_count[28]         ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[28]   ;
; layer_l0:il|neuron_l0_n3:n3|r_sinapse_count[28]         ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[28]   ;
; layer_l0:il|neuron_l0_n4:n4|r_sinapse_count[28]         ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[28]   ;
; layer_l0:il|neuron_l0_n5:n5|r_sinapse_count[28]         ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[28]   ;
; layer_l0:il|neuron_l0_n1:n1|r_sinapse_count[27]         ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[27]   ;
; layer_l0:il|neuron_l0_n2:n2|r_sinapse_count[27]         ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[27]   ;
; layer_l0:il|neuron_l0_n3:n3|r_sinapse_count[27]         ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[27]   ;
; layer_l0:il|neuron_l0_n4:n4|r_sinapse_count[27]         ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[27]   ;
; layer_l0:il|neuron_l0_n5:n5|r_sinapse_count[27]         ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[27]   ;
; layer_l0:il|neuron_l0_n1:n1|r_sinapse_count[26]         ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[26]   ;
; layer_l0:il|neuron_l0_n2:n2|r_sinapse_count[26]         ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[26]   ;
; layer_l0:il|neuron_l0_n3:n3|r_sinapse_count[26]         ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[26]   ;
; layer_l0:il|neuron_l0_n4:n4|r_sinapse_count[26]         ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[26]   ;
; layer_l0:il|neuron_l0_n5:n5|r_sinapse_count[26]         ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[26]   ;
; layer_l0:il|neuron_l0_n1:n1|r_sinapse_count[25]         ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[25]   ;
; layer_l0:il|neuron_l0_n2:n2|r_sinapse_count[25]         ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[25]   ;
; layer_l0:il|neuron_l0_n3:n3|r_sinapse_count[25]         ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[25]   ;
; layer_l0:il|neuron_l0_n4:n4|r_sinapse_count[25]         ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[25]   ;
; layer_l0:il|neuron_l0_n5:n5|r_sinapse_count[25]         ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[25]   ;
; layer_l0:il|neuron_l0_n1:n1|r_sinapse_count[24]         ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[24]   ;
; layer_l0:il|neuron_l0_n2:n2|r_sinapse_count[24]         ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[24]   ;
; layer_l0:il|neuron_l0_n3:n3|r_sinapse_count[24]         ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[24]   ;
; layer_l0:il|neuron_l0_n4:n4|r_sinapse_count[24]         ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[24]   ;
; layer_l0:il|neuron_l0_n5:n5|r_sinapse_count[24]         ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[24]   ;
; layer_l0:il|neuron_l0_n1:n1|r_sinapse_count[23]         ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[23]   ;
; layer_l0:il|neuron_l0_n2:n2|r_sinapse_count[23]         ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[23]   ;
; layer_l0:il|neuron_l0_n3:n3|r_sinapse_count[23]         ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[23]   ;
; layer_l0:il|neuron_l0_n4:n4|r_sinapse_count[23]         ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[23]   ;
; layer_l0:il|neuron_l0_n5:n5|r_sinapse_count[23]         ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[23]   ;
; layer_l0:il|neuron_l0_n1:n1|r_sinapse_count[22]         ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[22]   ;
; layer_l0:il|neuron_l0_n2:n2|r_sinapse_count[22]         ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[22]   ;
; layer_l0:il|neuron_l0_n3:n3|r_sinapse_count[22]         ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[22]   ;
; layer_l0:il|neuron_l0_n4:n4|r_sinapse_count[22]         ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[22]   ;
; layer_l0:il|neuron_l0_n5:n5|r_sinapse_count[22]         ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[22]   ;
; layer_l0:il|neuron_l0_n1:n1|r_sinapse_count[21]         ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[21]   ;
; layer_l0:il|neuron_l0_n2:n2|r_sinapse_count[21]         ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[21]   ;
; layer_l0:il|neuron_l0_n3:n3|r_sinapse_count[21]         ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[21]   ;
; layer_l0:il|neuron_l0_n4:n4|r_sinapse_count[21]         ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[21]   ;
; layer_l0:il|neuron_l0_n5:n5|r_sinapse_count[21]         ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[21]   ;
; layer_l0:il|neuron_l0_n1:n1|r_sinapse_count[20]         ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[20]   ;
; layer_l0:il|neuron_l0_n2:n2|r_sinapse_count[20]         ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[20]   ;
; layer_l0:il|neuron_l0_n3:n3|r_sinapse_count[20]         ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[20]   ;
; layer_l0:il|neuron_l0_n4:n4|r_sinapse_count[20]         ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[20]   ;
; layer_l0:il|neuron_l0_n5:n5|r_sinapse_count[20]         ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[20]   ;
; layer_l0:il|neuron_l0_n1:n1|r_sinapse_count[19]         ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[19]   ;
; layer_l0:il|neuron_l0_n2:n2|r_sinapse_count[19]         ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[19]   ;
; layer_l0:il|neuron_l0_n3:n3|r_sinapse_count[19]         ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[19]   ;
; layer_l0:il|neuron_l0_n4:n4|r_sinapse_count[19]         ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[19]   ;
; layer_l0:il|neuron_l0_n5:n5|r_sinapse_count[19]         ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[19]   ;
; layer_l0:il|neuron_l0_n1:n1|r_sinapse_count[18]         ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[18]   ;
; layer_l0:il|neuron_l0_n2:n2|r_sinapse_count[18]         ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[18]   ;
; layer_l0:il|neuron_l0_n3:n3|r_sinapse_count[18]         ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[18]   ;
; layer_l0:il|neuron_l0_n4:n4|r_sinapse_count[18]         ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[18]   ;
; layer_l0:il|neuron_l0_n5:n5|r_sinapse_count[18]         ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[18]   ;
; layer_l0:il|neuron_l0_n1:n1|r_sinapse_count[17]         ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[17]   ;
; layer_l0:il|neuron_l0_n2:n2|r_sinapse_count[17]         ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[17]   ;
; layer_l0:il|neuron_l0_n3:n3|r_sinapse_count[17]         ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[17]   ;
; layer_l0:il|neuron_l0_n4:n4|r_sinapse_count[17]         ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[17]   ;
; layer_l0:il|neuron_l0_n5:n5|r_sinapse_count[17]         ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[17]   ;
; layer_l0:il|neuron_l0_n1:n1|r_sinapse_count[16]         ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[16]   ;
; layer_l0:il|neuron_l0_n2:n2|r_sinapse_count[16]         ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[16]   ;
; layer_l0:il|neuron_l0_n3:n3|r_sinapse_count[16]         ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[16]   ;
; layer_l0:il|neuron_l0_n4:n4|r_sinapse_count[16]         ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[16]   ;
; layer_l0:il|neuron_l0_n5:n5|r_sinapse_count[16]         ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[16]   ;
; layer_l0:il|neuron_l0_n1:n1|r_sinapse_count[15]         ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[15]   ;
; layer_l0:il|neuron_l0_n2:n2|r_sinapse_count[15]         ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[15]   ;
; layer_l0:il|neuron_l0_n3:n3|r_sinapse_count[15]         ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[15]   ;
; layer_l0:il|neuron_l0_n4:n4|r_sinapse_count[15]         ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[15]   ;
; layer_l0:il|neuron_l0_n5:n5|r_sinapse_count[15]         ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[15]   ;
; layer_l0:il|neuron_l0_n1:n1|r_sinapse_count[14]         ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[14]   ;
; layer_l0:il|neuron_l0_n2:n2|r_sinapse_count[14]         ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[14]   ;
; layer_l0:il|neuron_l0_n3:n3|r_sinapse_count[14]         ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[14]   ;
; layer_l0:il|neuron_l0_n4:n4|r_sinapse_count[14]         ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[14]   ;
; layer_l0:il|neuron_l0_n5:n5|r_sinapse_count[14]         ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[14]   ;
; layer_l0:il|neuron_l0_n1:n1|r_sinapse_count[13]         ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[13]   ;
; layer_l0:il|neuron_l0_n2:n2|r_sinapse_count[13]         ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[13]   ;
; layer_l0:il|neuron_l0_n3:n3|r_sinapse_count[13]         ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[13]   ;
; layer_l0:il|neuron_l0_n4:n4|r_sinapse_count[13]         ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[13]   ;
; layer_l0:il|neuron_l0_n5:n5|r_sinapse_count[13]         ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[13]   ;
; layer_l0:il|neuron_l0_n1:n1|r_sinapse_count[12]         ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[12]   ;
; layer_l0:il|neuron_l0_n2:n2|r_sinapse_count[12]         ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[12]   ;
; layer_l0:il|neuron_l0_n3:n3|r_sinapse_count[12]         ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[12]   ;
; layer_l0:il|neuron_l0_n4:n4|r_sinapse_count[12]         ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[12]   ;
; layer_l0:il|neuron_l0_n5:n5|r_sinapse_count[12]         ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[12]   ;
; layer_l0:il|neuron_l0_n1:n1|r_sinapse_count[11]         ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[11]   ;
; layer_l0:il|neuron_l0_n2:n2|r_sinapse_count[11]         ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[11]   ;
; layer_l0:il|neuron_l0_n3:n3|r_sinapse_count[11]         ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[11]   ;
; layer_l0:il|neuron_l0_n4:n4|r_sinapse_count[11]         ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[11]   ;
; layer_l0:il|neuron_l0_n5:n5|r_sinapse_count[11]         ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[11]   ;
; layer_l0:il|neuron_l0_n1:n1|r_sinapse_count[10]         ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[10]   ;
; layer_l0:il|neuron_l0_n2:n2|r_sinapse_count[10]         ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[10]   ;
; layer_l0:il|neuron_l0_n3:n3|r_sinapse_count[10]         ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[10]   ;
; layer_l0:il|neuron_l0_n4:n4|r_sinapse_count[10]         ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[10]   ;
; layer_l0:il|neuron_l0_n5:n5|r_sinapse_count[10]         ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[10]   ;
; layer_l0:il|neuron_l0_n1:n1|r_sinapse_count[9]          ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[9]    ;
; layer_l0:il|neuron_l0_n2:n2|r_sinapse_count[9]          ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[9]    ;
; layer_l0:il|neuron_l0_n3:n3|r_sinapse_count[9]          ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[9]    ;
; layer_l0:il|neuron_l0_n4:n4|r_sinapse_count[9]          ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[9]    ;
; layer_l0:il|neuron_l0_n5:n5|r_sinapse_count[9]          ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[9]    ;
; layer_l0:il|neuron_l0_n1:n1|r_sinapse_count[8]          ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[8]    ;
; layer_l0:il|neuron_l0_n2:n2|r_sinapse_count[8]          ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[8]    ;
; layer_l0:il|neuron_l0_n3:n3|r_sinapse_count[8]          ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[8]    ;
; layer_l0:il|neuron_l0_n4:n4|r_sinapse_count[8]          ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[8]    ;
; layer_l0:il|neuron_l0_n5:n5|r_sinapse_count[8]          ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[8]    ;
; layer_l0:il|neuron_l0_n1:n1|r_sinapse_count[7]          ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[7]    ;
; layer_l0:il|neuron_l0_n2:n2|r_sinapse_count[7]          ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[7]    ;
; layer_l0:il|neuron_l0_n3:n3|r_sinapse_count[7]          ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[7]    ;
; layer_l0:il|neuron_l0_n4:n4|r_sinapse_count[7]          ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[7]    ;
; layer_l0:il|neuron_l0_n5:n5|r_sinapse_count[7]          ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[7]    ;
; layer_l0:il|neuron_l0_n1:n1|r_sinapse_count[6]          ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[6]    ;
; layer_l0:il|neuron_l0_n2:n2|r_sinapse_count[6]          ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[6]    ;
; layer_l0:il|neuron_l0_n3:n3|r_sinapse_count[6]          ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[6]    ;
; layer_l0:il|neuron_l0_n4:n4|r_sinapse_count[6]          ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[6]    ;
; layer_l0:il|neuron_l0_n5:n5|r_sinapse_count[6]          ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sinapse_count[6]    ;
; layer_l0:il|neuron_l0_n1:n1|mac:mac_n1|o_done           ; Merged with layer_l0:il|neuron_l0_n0:n0|mac:mac_n0|o_done     ;
; layer_l0:il|neuron_l0_n2:n2|mac:mac_n2|o_done           ; Merged with layer_l0:il|neuron_l0_n0:n0|mac:mac_n0|o_done     ;
; layer_l0:il|neuron_l0_n3:n3|mac:mac_n3|o_done           ; Merged with layer_l0:il|neuron_l0_n0:n0|mac:mac_n0|o_done     ;
; layer_l0:il|neuron_l0_n4:n4|mac:mac_n4|o_done           ; Merged with layer_l0:il|neuron_l0_n0:n0|mac:mac_n0|o_done     ;
; layer_l0:il|neuron_l0_n5:n5|mac:mac_n5|o_done           ; Merged with layer_l0:il|neuron_l0_n0:n0|mac:mac_n0|o_done     ;
; layer_l0:il|neuron_l0_n1:n1|r_sm.s_mac_result           ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sm.s_mac_result     ;
; layer_l0:il|neuron_l0_n2:n2|r_sm.s_mac_result           ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sm.s_mac_result     ;
; layer_l0:il|neuron_l0_n3:n3|r_sm.s_mac_result           ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sm.s_mac_result     ;
; layer_l0:il|neuron_l0_n4:n4|r_sm.s_mac_result           ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sm.s_mac_result     ;
; layer_l0:il|neuron_l0_n5:n5|r_sm.s_mac_result           ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sm.s_mac_result     ;
; layer_l0:il|neuron_l0_n1:n1|r_sm.s_idle                 ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sm.s_idle           ;
; layer_l0:il|neuron_l0_n2:n2|r_sm.s_idle                 ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sm.s_idle           ;
; layer_l0:il|neuron_l0_n3:n3|r_sm.s_idle                 ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sm.s_idle           ;
; layer_l0:il|neuron_l0_n4:n4|r_sm.s_idle                 ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sm.s_idle           ;
; layer_l0:il|neuron_l0_n5:n5|r_sm.s_idle                 ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sm.s_idle           ;
; layer_l4:ol|neuron_l4_n1:n1|r_mac_enable                ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_mac_enable          ;
; layer_l4:ol|neuron_l4_n2:n2|r_mac_enable                ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_mac_enable          ;
; layer_l4:ol|neuron_l4_n3:n3|r_mac_enable                ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_mac_enable          ;
; layer_l4:ol|neuron_l4_n4:n4|r_mac_enable                ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_mac_enable          ;
; layer_l3:hl3|neuron_l3_n10:n10|r_done                   ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_done               ;
; layer_l3:hl3|neuron_l3_n11:n11|r_done                   ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_done               ;
; layer_l3:hl3|neuron_l3_n12:n12|r_done                   ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_done               ;
; layer_l3:hl3|neuron_l3_n13:n13|r_done                   ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_done               ;
; layer_l3:hl3|neuron_l3_n14:n14|r_done                   ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_done               ;
; layer_l3:hl3|neuron_l3_n15:n15|r_done                   ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_done               ;
; layer_l3:hl3|neuron_l3_n16:n16|r_done                   ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_done               ;
; layer_l3:hl3|neuron_l3_n17:n17|r_done                   ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_done               ;
; layer_l3:hl3|neuron_l3_n18:n18|r_done                   ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_done               ;
; layer_l3:hl3|neuron_l3_n19:n19|r_done                   ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_done               ;
; layer_l3:hl3|neuron_l3_n1:n1|r_done                     ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_done               ;
; layer_l3:hl3|neuron_l3_n2:n2|r_done                     ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_done               ;
; layer_l3:hl3|neuron_l3_n3:n3|r_done                     ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_done               ;
; layer_l3:hl3|neuron_l3_n4:n4|r_done                     ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_done               ;
; layer_l3:hl3|neuron_l3_n5:n5|r_done                     ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_done               ;
; layer_l3:hl3|neuron_l3_n6:n6|r_done                     ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_done               ;
; layer_l3:hl3|neuron_l3_n7:n7|r_done                     ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_done               ;
; layer_l3:hl3|neuron_l3_n8:n8|r_done                     ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_done               ;
; layer_l3:hl3|neuron_l3_n9:n9|r_done                     ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_done               ;
; layer_l4:ol|neuron_l4_n1:n1|r_sm.s_wait_bias            ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sm.s_wait_bias      ;
; layer_l4:ol|neuron_l4_n2:n2|r_sm.s_wait_bias            ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sm.s_wait_bias      ;
; layer_l4:ol|neuron_l4_n3:n3|r_sm.s_wait_bias            ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sm.s_wait_bias      ;
; layer_l4:ol|neuron_l4_n4:n4|r_sm.s_wait_bias            ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sm.s_wait_bias      ;
; layer_l4:ol|neuron_l4_n1:n1|r_sm.s_wait_mac             ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sm.s_wait_mac       ;
; layer_l4:ol|neuron_l4_n2:n2|r_sm.s_wait_mac             ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sm.s_wait_mac       ;
; layer_l4:ol|neuron_l4_n3:n3|r_sm.s_wait_mac             ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sm.s_wait_mac       ;
; layer_l4:ol|neuron_l4_n4:n4|r_sm.s_wait_mac             ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sm.s_wait_mac       ;
; layer_l3:hl3|neuron_l3_n10:n10|r_sm.s_wait_lut_tanh     ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_wait_lut_tanh ;
; layer_l3:hl3|neuron_l3_n11:n11|r_sm.s_wait_lut_tanh     ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_wait_lut_tanh ;
; layer_l3:hl3|neuron_l3_n12:n12|r_sm.s_wait_lut_tanh     ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_wait_lut_tanh ;
; layer_l3:hl3|neuron_l3_n13:n13|r_sm.s_wait_lut_tanh     ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_wait_lut_tanh ;
; layer_l3:hl3|neuron_l3_n14:n14|r_sm.s_wait_lut_tanh     ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_wait_lut_tanh ;
; layer_l3:hl3|neuron_l3_n15:n15|r_sm.s_wait_lut_tanh     ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_wait_lut_tanh ;
; layer_l3:hl3|neuron_l3_n16:n16|r_sm.s_wait_lut_tanh     ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_wait_lut_tanh ;
; layer_l3:hl3|neuron_l3_n17:n17|r_sm.s_wait_lut_tanh     ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_wait_lut_tanh ;
; layer_l3:hl3|neuron_l3_n18:n18|r_sm.s_wait_lut_tanh     ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_wait_lut_tanh ;
; layer_l3:hl3|neuron_l3_n19:n19|r_sm.s_wait_lut_tanh     ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_wait_lut_tanh ;
; layer_l3:hl3|neuron_l3_n1:n1|r_sm.s_wait_lut_tanh       ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_wait_lut_tanh ;
; layer_l3:hl3|neuron_l3_n2:n2|r_sm.s_wait_lut_tanh       ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_wait_lut_tanh ;
; layer_l3:hl3|neuron_l3_n3:n3|r_sm.s_wait_lut_tanh       ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_wait_lut_tanh ;
; layer_l3:hl3|neuron_l3_n4:n4|r_sm.s_wait_lut_tanh       ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_wait_lut_tanh ;
; layer_l3:hl3|neuron_l3_n5:n5|r_sm.s_wait_lut_tanh       ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_wait_lut_tanh ;
; layer_l3:hl3|neuron_l3_n6:n6|r_sm.s_wait_lut_tanh       ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_wait_lut_tanh ;
; layer_l3:hl3|neuron_l3_n7:n7|r_sm.s_wait_lut_tanh       ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_wait_lut_tanh ;
; layer_l3:hl3|neuron_l3_n8:n8|r_sm.s_wait_lut_tanh       ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_wait_lut_tanh ;
; layer_l3:hl3|neuron_l3_n9:n9|r_sm.s_wait_lut_tanh       ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_wait_lut_tanh ;
; layer_l3:hl3|neuron_l3_n10:n10|r_mac_enable             ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_mac_enable         ;
; layer_l3:hl3|neuron_l3_n11:n11|r_mac_enable             ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_mac_enable         ;
; layer_l3:hl3|neuron_l3_n12:n12|r_mac_enable             ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_mac_enable         ;
; layer_l3:hl3|neuron_l3_n13:n13|r_mac_enable             ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_mac_enable         ;
; layer_l3:hl3|neuron_l3_n14:n14|r_mac_enable             ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_mac_enable         ;
; layer_l3:hl3|neuron_l3_n15:n15|r_mac_enable             ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_mac_enable         ;
; layer_l3:hl3|neuron_l3_n16:n16|r_mac_enable             ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_mac_enable         ;
; layer_l3:hl3|neuron_l3_n17:n17|r_mac_enable             ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_mac_enable         ;
; layer_l3:hl3|neuron_l3_n18:n18|r_mac_enable             ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_mac_enable         ;
; layer_l3:hl3|neuron_l3_n19:n19|r_mac_enable             ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_mac_enable         ;
; layer_l3:hl3|neuron_l3_n1:n1|r_mac_enable               ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_mac_enable         ;
; layer_l3:hl3|neuron_l3_n2:n2|r_mac_enable               ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_mac_enable         ;
; layer_l3:hl3|neuron_l3_n3:n3|r_mac_enable               ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_mac_enable         ;
; layer_l3:hl3|neuron_l3_n4:n4|r_mac_enable               ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_mac_enable         ;
; layer_l3:hl3|neuron_l3_n5:n5|r_mac_enable               ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_mac_enable         ;
; layer_l3:hl3|neuron_l3_n6:n6|r_mac_enable               ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_mac_enable         ;
; layer_l3:hl3|neuron_l3_n7:n7|r_mac_enable               ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_mac_enable         ;
; layer_l3:hl3|neuron_l3_n8:n8|r_mac_enable               ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_mac_enable         ;
; layer_l3:hl3|neuron_l3_n9:n9|r_mac_enable               ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_mac_enable         ;
; layer_l3:hl3|neuron_l3_n10:n10|r_sm.s_wait_mac          ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_wait_mac      ;
; layer_l3:hl3|neuron_l3_n11:n11|r_sm.s_wait_mac          ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_wait_mac      ;
; layer_l3:hl3|neuron_l3_n12:n12|r_sm.s_wait_mac          ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_wait_mac      ;
; layer_l3:hl3|neuron_l3_n13:n13|r_sm.s_wait_mac          ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_wait_mac      ;
; layer_l3:hl3|neuron_l3_n14:n14|r_sm.s_wait_mac          ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_wait_mac      ;
; layer_l3:hl3|neuron_l3_n15:n15|r_sm.s_wait_mac          ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_wait_mac      ;
; layer_l3:hl3|neuron_l3_n16:n16|r_sm.s_wait_mac          ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_wait_mac      ;
; layer_l3:hl3|neuron_l3_n17:n17|r_sm.s_wait_mac          ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_wait_mac      ;
; layer_l3:hl3|neuron_l3_n18:n18|r_sm.s_wait_mac          ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_wait_mac      ;
; layer_l3:hl3|neuron_l3_n19:n19|r_sm.s_wait_mac          ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_wait_mac      ;
; layer_l3:hl3|neuron_l3_n1:n1|r_sm.s_wait_mac            ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_wait_mac      ;
; layer_l3:hl3|neuron_l3_n2:n2|r_sm.s_wait_mac            ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_wait_mac      ;
; layer_l3:hl3|neuron_l3_n3:n3|r_sm.s_wait_mac            ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_wait_mac      ;
; layer_l3:hl3|neuron_l3_n4:n4|r_sm.s_wait_mac            ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_wait_mac      ;
; layer_l3:hl3|neuron_l3_n5:n5|r_sm.s_wait_mac            ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_wait_mac      ;
; layer_l3:hl3|neuron_l3_n6:n6|r_sm.s_wait_mac            ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_wait_mac      ;
; layer_l3:hl3|neuron_l3_n7:n7|r_sm.s_wait_mac            ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_wait_mac      ;
; layer_l3:hl3|neuron_l3_n8:n8|r_sm.s_wait_mac            ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_wait_mac      ;
; layer_l3:hl3|neuron_l3_n9:n9|r_sm.s_wait_mac            ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_wait_mac      ;
; layer_l2:hl2|neuron_l2_n10:n10|r_sm.s_wait_lut_tanh     ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_wait_lut_tanh ;
; layer_l2:hl2|neuron_l2_n11:n11|r_sm.s_wait_lut_tanh     ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_wait_lut_tanh ;
; layer_l2:hl2|neuron_l2_n12:n12|r_sm.s_wait_lut_tanh     ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_wait_lut_tanh ;
; layer_l2:hl2|neuron_l2_n13:n13|r_sm.s_wait_lut_tanh     ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_wait_lut_tanh ;
; layer_l2:hl2|neuron_l2_n14:n14|r_sm.s_wait_lut_tanh     ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_wait_lut_tanh ;
; layer_l2:hl2|neuron_l2_n15:n15|r_sm.s_wait_lut_tanh     ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_wait_lut_tanh ;
; layer_l2:hl2|neuron_l2_n16:n16|r_sm.s_wait_lut_tanh     ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_wait_lut_tanh ;
; layer_l2:hl2|neuron_l2_n17:n17|r_sm.s_wait_lut_tanh     ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_wait_lut_tanh ;
; layer_l2:hl2|neuron_l2_n18:n18|r_sm.s_wait_lut_tanh     ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_wait_lut_tanh ;
; layer_l2:hl2|neuron_l2_n19:n19|r_sm.s_wait_lut_tanh     ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_wait_lut_tanh ;
; layer_l2:hl2|neuron_l2_n1:n1|r_sm.s_wait_lut_tanh       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_wait_lut_tanh ;
; layer_l2:hl2|neuron_l2_n20:n20|r_sm.s_wait_lut_tanh     ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_wait_lut_tanh ;
; layer_l2:hl2|neuron_l2_n21:n21|r_sm.s_wait_lut_tanh     ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_wait_lut_tanh ;
; layer_l2:hl2|neuron_l2_n22:n22|r_sm.s_wait_lut_tanh     ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_wait_lut_tanh ;
; layer_l2:hl2|neuron_l2_n23:n23|r_sm.s_wait_lut_tanh     ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_wait_lut_tanh ;
; layer_l2:hl2|neuron_l2_n2:n2|r_sm.s_wait_lut_tanh       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_wait_lut_tanh ;
; layer_l2:hl2|neuron_l2_n3:n3|r_sm.s_wait_lut_tanh       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_wait_lut_tanh ;
; layer_l2:hl2|neuron_l2_n4:n4|r_sm.s_wait_lut_tanh       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_wait_lut_tanh ;
; layer_l2:hl2|neuron_l2_n5:n5|r_sm.s_wait_lut_tanh       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_wait_lut_tanh ;
; layer_l2:hl2|neuron_l2_n6:n6|r_sm.s_wait_lut_tanh       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_wait_lut_tanh ;
; layer_l2:hl2|neuron_l2_n7:n7|r_sm.s_wait_lut_tanh       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_wait_lut_tanh ;
; layer_l2:hl2|neuron_l2_n8:n8|r_sm.s_wait_lut_tanh       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_wait_lut_tanh ;
; layer_l2:hl2|neuron_l2_n9:n9|r_sm.s_wait_lut_tanh       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_wait_lut_tanh ;
; layer_l2:hl2|neuron_l2_n10:n10|r_mac_enable             ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_mac_enable         ;
; layer_l2:hl2|neuron_l2_n11:n11|r_mac_enable             ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_mac_enable         ;
; layer_l2:hl2|neuron_l2_n12:n12|r_mac_enable             ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_mac_enable         ;
; layer_l2:hl2|neuron_l2_n13:n13|r_mac_enable             ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_mac_enable         ;
; layer_l2:hl2|neuron_l2_n14:n14|r_mac_enable             ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_mac_enable         ;
; layer_l2:hl2|neuron_l2_n15:n15|r_mac_enable             ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_mac_enable         ;
; layer_l2:hl2|neuron_l2_n16:n16|r_mac_enable             ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_mac_enable         ;
; layer_l2:hl2|neuron_l2_n17:n17|r_mac_enable             ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_mac_enable         ;
; layer_l2:hl2|neuron_l2_n18:n18|r_mac_enable             ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_mac_enable         ;
; layer_l2:hl2|neuron_l2_n19:n19|r_mac_enable             ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_mac_enable         ;
; layer_l2:hl2|neuron_l2_n1:n1|r_mac_enable               ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_mac_enable         ;
; layer_l2:hl2|neuron_l2_n20:n20|r_mac_enable             ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_mac_enable         ;
; layer_l2:hl2|neuron_l2_n21:n21|r_mac_enable             ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_mac_enable         ;
; layer_l2:hl2|neuron_l2_n22:n22|r_mac_enable             ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_mac_enable         ;
; layer_l2:hl2|neuron_l2_n23:n23|r_mac_enable             ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_mac_enable         ;
; layer_l2:hl2|neuron_l2_n2:n2|r_mac_enable               ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_mac_enable         ;
; layer_l2:hl2|neuron_l2_n3:n3|r_mac_enable               ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_mac_enable         ;
; layer_l2:hl2|neuron_l2_n4:n4|r_mac_enable               ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_mac_enable         ;
; layer_l2:hl2|neuron_l2_n5:n5|r_mac_enable               ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_mac_enable         ;
; layer_l2:hl2|neuron_l2_n6:n6|r_mac_enable               ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_mac_enable         ;
; layer_l2:hl2|neuron_l2_n7:n7|r_mac_enable               ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_mac_enable         ;
; layer_l2:hl2|neuron_l2_n8:n8|r_mac_enable               ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_mac_enable         ;
; layer_l2:hl2|neuron_l2_n9:n9|r_mac_enable               ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_mac_enable         ;
; layer_l2:hl2|neuron_l2_n10:n10|r_sm.s_wait_mac          ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_wait_mac      ;
; layer_l2:hl2|neuron_l2_n11:n11|r_sm.s_wait_mac          ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_wait_mac      ;
; layer_l2:hl2|neuron_l2_n12:n12|r_sm.s_wait_mac          ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_wait_mac      ;
; layer_l2:hl2|neuron_l2_n13:n13|r_sm.s_wait_mac          ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_wait_mac      ;
; layer_l2:hl2|neuron_l2_n14:n14|r_sm.s_wait_mac          ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_wait_mac      ;
; layer_l2:hl2|neuron_l2_n15:n15|r_sm.s_wait_mac          ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_wait_mac      ;
; layer_l2:hl2|neuron_l2_n16:n16|r_sm.s_wait_mac          ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_wait_mac      ;
; layer_l2:hl2|neuron_l2_n17:n17|r_sm.s_wait_mac          ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_wait_mac      ;
; layer_l2:hl2|neuron_l2_n18:n18|r_sm.s_wait_mac          ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_wait_mac      ;
; layer_l2:hl2|neuron_l2_n19:n19|r_sm.s_wait_mac          ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_wait_mac      ;
; layer_l2:hl2|neuron_l2_n1:n1|r_sm.s_wait_mac            ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_wait_mac      ;
; layer_l2:hl2|neuron_l2_n20:n20|r_sm.s_wait_mac          ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_wait_mac      ;
; layer_l2:hl2|neuron_l2_n21:n21|r_sm.s_wait_mac          ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_wait_mac      ;
; layer_l2:hl2|neuron_l2_n22:n22|r_sm.s_wait_mac          ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_wait_mac      ;
; layer_l2:hl2|neuron_l2_n23:n23|r_sm.s_wait_mac          ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_wait_mac      ;
; layer_l2:hl2|neuron_l2_n2:n2|r_sm.s_wait_mac            ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_wait_mac      ;
; layer_l2:hl2|neuron_l2_n3:n3|r_sm.s_wait_mac            ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_wait_mac      ;
; layer_l2:hl2|neuron_l2_n4:n4|r_sm.s_wait_mac            ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_wait_mac      ;
; layer_l2:hl2|neuron_l2_n5:n5|r_sm.s_wait_mac            ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_wait_mac      ;
; layer_l2:hl2|neuron_l2_n6:n6|r_sm.s_wait_mac            ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_wait_mac      ;
; layer_l2:hl2|neuron_l2_n7:n7|r_sm.s_wait_mac            ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_wait_mac      ;
; layer_l2:hl2|neuron_l2_n8:n8|r_sm.s_wait_mac            ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_wait_mac      ;
; layer_l2:hl2|neuron_l2_n9:n9|r_sm.s_wait_mac            ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_wait_mac      ;
; layer_l1:hl1|neuron_l1_n10:n10|r_sm.s_wait_lut_tanh     ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_wait_lut_tanh ;
; layer_l1:hl1|neuron_l1_n11:n11|r_sm.s_wait_lut_tanh     ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_wait_lut_tanh ;
; layer_l1:hl1|neuron_l1_n12:n12|r_sm.s_wait_lut_tanh     ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_wait_lut_tanh ;
; layer_l1:hl1|neuron_l1_n13:n13|r_sm.s_wait_lut_tanh     ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_wait_lut_tanh ;
; layer_l1:hl1|neuron_l1_n14:n14|r_sm.s_wait_lut_tanh     ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_wait_lut_tanh ;
; layer_l1:hl1|neuron_l1_n15:n15|r_sm.s_wait_lut_tanh     ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_wait_lut_tanh ;
; layer_l1:hl1|neuron_l1_n16:n16|r_sm.s_wait_lut_tanh     ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_wait_lut_tanh ;
; layer_l1:hl1|neuron_l1_n17:n17|r_sm.s_wait_lut_tanh     ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_wait_lut_tanh ;
; layer_l1:hl1|neuron_l1_n18:n18|r_sm.s_wait_lut_tanh     ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_wait_lut_tanh ;
; layer_l1:hl1|neuron_l1_n19:n19|r_sm.s_wait_lut_tanh     ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_wait_lut_tanh ;
; layer_l1:hl1|neuron_l1_n1:n1|r_sm.s_wait_lut_tanh       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_wait_lut_tanh ;
; layer_l1:hl1|neuron_l1_n20:n20|r_sm.s_wait_lut_tanh     ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_wait_lut_tanh ;
; layer_l1:hl1|neuron_l1_n21:n21|r_sm.s_wait_lut_tanh     ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_wait_lut_tanh ;
; layer_l1:hl1|neuron_l1_n22:n22|r_sm.s_wait_lut_tanh     ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_wait_lut_tanh ;
; layer_l1:hl1|neuron_l1_n23:n23|r_sm.s_wait_lut_tanh     ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_wait_lut_tanh ;
; layer_l1:hl1|neuron_l1_n24:n24|r_sm.s_wait_lut_tanh     ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_wait_lut_tanh ;
; layer_l1:hl1|neuron_l1_n25:n25|r_sm.s_wait_lut_tanh     ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_wait_lut_tanh ;
; layer_l1:hl1|neuron_l1_n26:n26|r_sm.s_wait_lut_tanh     ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_wait_lut_tanh ;
; layer_l1:hl1|neuron_l1_n27:n27|r_sm.s_wait_lut_tanh     ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_wait_lut_tanh ;
; layer_l1:hl1|neuron_l1_n28:n28|r_sm.s_wait_lut_tanh     ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_wait_lut_tanh ;
; layer_l1:hl1|neuron_l1_n29:n29|r_sm.s_wait_lut_tanh     ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_wait_lut_tanh ;
; layer_l1:hl1|neuron_l1_n2:n2|r_sm.s_wait_lut_tanh       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_wait_lut_tanh ;
; layer_l1:hl1|neuron_l1_n3:n3|r_sm.s_wait_lut_tanh       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_wait_lut_tanh ;
; layer_l1:hl1|neuron_l1_n4:n4|r_sm.s_wait_lut_tanh       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_wait_lut_tanh ;
; layer_l1:hl1|neuron_l1_n5:n5|r_sm.s_wait_lut_tanh       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_wait_lut_tanh ;
; layer_l1:hl1|neuron_l1_n6:n6|r_sm.s_wait_lut_tanh       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_wait_lut_tanh ;
; layer_l1:hl1|neuron_l1_n7:n7|r_sm.s_wait_lut_tanh       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_wait_lut_tanh ;
; layer_l1:hl1|neuron_l1_n8:n8|r_sm.s_wait_lut_tanh       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_wait_lut_tanh ;
; layer_l1:hl1|neuron_l1_n9:n9|r_sm.s_wait_lut_tanh       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_wait_lut_tanh ;
; layer_l1:hl1|neuron_l1_n10:n10|r_mac_enable             ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_mac_enable         ;
; layer_l1:hl1|neuron_l1_n11:n11|r_mac_enable             ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_mac_enable         ;
; layer_l1:hl1|neuron_l1_n12:n12|r_mac_enable             ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_mac_enable         ;
; layer_l1:hl1|neuron_l1_n13:n13|r_mac_enable             ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_mac_enable         ;
; layer_l1:hl1|neuron_l1_n14:n14|r_mac_enable             ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_mac_enable         ;
; layer_l1:hl1|neuron_l1_n15:n15|r_mac_enable             ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_mac_enable         ;
; layer_l1:hl1|neuron_l1_n16:n16|r_mac_enable             ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_mac_enable         ;
; layer_l1:hl1|neuron_l1_n17:n17|r_mac_enable             ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_mac_enable         ;
; layer_l1:hl1|neuron_l1_n18:n18|r_mac_enable             ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_mac_enable         ;
; layer_l1:hl1|neuron_l1_n19:n19|r_mac_enable             ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_mac_enable         ;
; layer_l1:hl1|neuron_l1_n1:n1|r_mac_enable               ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_mac_enable         ;
; layer_l1:hl1|neuron_l1_n20:n20|r_mac_enable             ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_mac_enable         ;
; layer_l1:hl1|neuron_l1_n21:n21|r_mac_enable             ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_mac_enable         ;
; layer_l1:hl1|neuron_l1_n22:n22|r_mac_enable             ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_mac_enable         ;
; layer_l1:hl1|neuron_l1_n23:n23|r_mac_enable             ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_mac_enable         ;
; layer_l1:hl1|neuron_l1_n24:n24|r_mac_enable             ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_mac_enable         ;
; layer_l1:hl1|neuron_l1_n25:n25|r_mac_enable             ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_mac_enable         ;
; layer_l1:hl1|neuron_l1_n26:n26|r_mac_enable             ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_mac_enable         ;
; layer_l1:hl1|neuron_l1_n27:n27|r_mac_enable             ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_mac_enable         ;
; layer_l1:hl1|neuron_l1_n28:n28|r_mac_enable             ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_mac_enable         ;
; layer_l1:hl1|neuron_l1_n29:n29|r_mac_enable             ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_mac_enable         ;
; layer_l1:hl1|neuron_l1_n2:n2|r_mac_enable               ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_mac_enable         ;
; layer_l1:hl1|neuron_l1_n3:n3|r_mac_enable               ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_mac_enable         ;
; layer_l1:hl1|neuron_l1_n4:n4|r_mac_enable               ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_mac_enable         ;
; layer_l1:hl1|neuron_l1_n5:n5|r_mac_enable               ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_mac_enable         ;
; layer_l1:hl1|neuron_l1_n6:n6|r_mac_enable               ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_mac_enable         ;
; layer_l1:hl1|neuron_l1_n7:n7|r_mac_enable               ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_mac_enable         ;
; layer_l1:hl1|neuron_l1_n8:n8|r_mac_enable               ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_mac_enable         ;
; layer_l1:hl1|neuron_l1_n9:n9|r_mac_enable               ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_mac_enable         ;
; layer_l1:hl1|neuron_l1_n10:n10|r_sm.s_wait_mac          ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_wait_mac      ;
; layer_l1:hl1|neuron_l1_n11:n11|r_sm.s_wait_mac          ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_wait_mac      ;
; layer_l1:hl1|neuron_l1_n12:n12|r_sm.s_wait_mac          ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_wait_mac      ;
; layer_l1:hl1|neuron_l1_n13:n13|r_sm.s_wait_mac          ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_wait_mac      ;
; layer_l1:hl1|neuron_l1_n14:n14|r_sm.s_wait_mac          ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_wait_mac      ;
; layer_l1:hl1|neuron_l1_n15:n15|r_sm.s_wait_mac          ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_wait_mac      ;
; layer_l1:hl1|neuron_l1_n16:n16|r_sm.s_wait_mac          ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_wait_mac      ;
; layer_l1:hl1|neuron_l1_n17:n17|r_sm.s_wait_mac          ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_wait_mac      ;
; layer_l1:hl1|neuron_l1_n18:n18|r_sm.s_wait_mac          ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_wait_mac      ;
; layer_l1:hl1|neuron_l1_n19:n19|r_sm.s_wait_mac          ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_wait_mac      ;
; layer_l1:hl1|neuron_l1_n1:n1|r_sm.s_wait_mac            ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_wait_mac      ;
; layer_l1:hl1|neuron_l1_n20:n20|r_sm.s_wait_mac          ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_wait_mac      ;
; layer_l1:hl1|neuron_l1_n21:n21|r_sm.s_wait_mac          ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_wait_mac      ;
; layer_l1:hl1|neuron_l1_n22:n22|r_sm.s_wait_mac          ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_wait_mac      ;
; layer_l1:hl1|neuron_l1_n23:n23|r_sm.s_wait_mac          ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_wait_mac      ;
; layer_l1:hl1|neuron_l1_n24:n24|r_sm.s_wait_mac          ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_wait_mac      ;
; layer_l1:hl1|neuron_l1_n25:n25|r_sm.s_wait_mac          ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_wait_mac      ;
; layer_l1:hl1|neuron_l1_n26:n26|r_sm.s_wait_mac          ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_wait_mac      ;
; layer_l1:hl1|neuron_l1_n27:n27|r_sm.s_wait_mac          ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_wait_mac      ;
; layer_l1:hl1|neuron_l1_n28:n28|r_sm.s_wait_mac          ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_wait_mac      ;
; layer_l1:hl1|neuron_l1_n29:n29|r_sm.s_wait_mac          ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_wait_mac      ;
; layer_l1:hl1|neuron_l1_n2:n2|r_sm.s_wait_mac            ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_wait_mac      ;
; layer_l1:hl1|neuron_l1_n3:n3|r_sm.s_wait_mac            ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_wait_mac      ;
; layer_l1:hl1|neuron_l1_n4:n4|r_sm.s_wait_mac            ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_wait_mac      ;
; layer_l1:hl1|neuron_l1_n5:n5|r_sm.s_wait_mac            ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_wait_mac      ;
; layer_l1:hl1|neuron_l1_n6:n6|r_sm.s_wait_mac            ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_wait_mac      ;
; layer_l1:hl1|neuron_l1_n7:n7|r_sm.s_wait_mac            ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_wait_mac      ;
; layer_l1:hl1|neuron_l1_n8:n8|r_sm.s_wait_mac            ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_wait_mac      ;
; layer_l1:hl1|neuron_l1_n9:n9|r_sm.s_wait_mac            ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_wait_mac      ;
; layer_l0:il|neuron_l0_n1:n1|r_sm.s_wait_relu            ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sm.s_wait_relu      ;
; layer_l0:il|neuron_l0_n2:n2|r_sm.s_wait_relu            ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sm.s_wait_relu      ;
; layer_l0:il|neuron_l0_n3:n3|r_sm.s_wait_relu            ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sm.s_wait_relu      ;
; layer_l0:il|neuron_l0_n4:n4|r_sm.s_wait_relu            ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sm.s_wait_relu      ;
; layer_l0:il|neuron_l0_n5:n5|r_sm.s_wait_relu            ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sm.s_wait_relu      ;
; layer_l0:il|neuron_l0_n1:n1|r_mac_enable                ; Merged with layer_l0:il|neuron_l0_n0:n0|r_mac_enable          ;
; layer_l0:il|neuron_l0_n2:n2|r_mac_enable                ; Merged with layer_l0:il|neuron_l0_n0:n0|r_mac_enable          ;
; layer_l0:il|neuron_l0_n3:n3|r_mac_enable                ; Merged with layer_l0:il|neuron_l0_n0:n0|r_mac_enable          ;
; layer_l0:il|neuron_l0_n4:n4|r_mac_enable                ; Merged with layer_l0:il|neuron_l0_n0:n0|r_mac_enable          ;
; layer_l0:il|neuron_l0_n5:n5|r_mac_enable                ; Merged with layer_l0:il|neuron_l0_n0:n0|r_mac_enable          ;
; layer_l0:il|neuron_l0_n1:n1|r_sm.s_wait_mac             ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sm.s_wait_mac       ;
; layer_l0:il|neuron_l0_n2:n2|r_sm.s_wait_mac             ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sm.s_wait_mac       ;
; layer_l0:il|neuron_l0_n3:n3|r_sm.s_wait_mac             ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sm.s_wait_mac       ;
; layer_l0:il|neuron_l0_n4:n4|r_sm.s_wait_mac             ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sm.s_wait_mac       ;
; layer_l0:il|neuron_l0_n5:n5|r_sm.s_wait_mac             ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sm.s_wait_mac       ;
; layer_l4:ol|neuron_l4_n1:n1|r_sm.s_mac                  ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sm.s_mac            ;
; layer_l4:ol|neuron_l4_n2:n2|r_sm.s_mac                  ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sm.s_mac            ;
; layer_l4:ol|neuron_l4_n3:n3|r_sm.s_mac                  ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sm.s_mac            ;
; layer_l4:ol|neuron_l4_n4:n4|r_sm.s_mac                  ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sm.s_mac            ;
; layer_l0:il|neuron_l0_n1:n1|r_done                      ; Merged with layer_l0:il|neuron_l0_n0:n0|r_done                ;
; layer_l0:il|neuron_l0_n2:n2|r_done                      ; Merged with layer_l0:il|neuron_l0_n0:n0|r_done                ;
; layer_l0:il|neuron_l0_n3:n3|r_done                      ; Merged with layer_l0:il|neuron_l0_n0:n0|r_done                ;
; layer_l0:il|neuron_l0_n4:n4|r_done                      ; Merged with layer_l0:il|neuron_l0_n0:n0|r_done                ;
; layer_l0:il|neuron_l0_n5:n5|r_done                      ; Merged with layer_l0:il|neuron_l0_n0:n0|r_done                ;
; layer_l1:hl1|neuron_l1_n10:n10|r_done                   ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_done               ;
; layer_l1:hl1|neuron_l1_n11:n11|r_done                   ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_done               ;
; layer_l1:hl1|neuron_l1_n12:n12|r_done                   ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_done               ;
; layer_l1:hl1|neuron_l1_n13:n13|r_done                   ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_done               ;
; layer_l1:hl1|neuron_l1_n14:n14|r_done                   ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_done               ;
; layer_l1:hl1|neuron_l1_n15:n15|r_done                   ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_done               ;
; layer_l1:hl1|neuron_l1_n16:n16|r_done                   ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_done               ;
; layer_l1:hl1|neuron_l1_n17:n17|r_done                   ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_done               ;
; layer_l1:hl1|neuron_l1_n18:n18|r_done                   ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_done               ;
; layer_l1:hl1|neuron_l1_n19:n19|r_done                   ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_done               ;
; layer_l1:hl1|neuron_l1_n1:n1|r_done                     ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_done               ;
; layer_l1:hl1|neuron_l1_n20:n20|r_done                   ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_done               ;
; layer_l1:hl1|neuron_l1_n21:n21|r_done                   ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_done               ;
; layer_l1:hl1|neuron_l1_n22:n22|r_done                   ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_done               ;
; layer_l1:hl1|neuron_l1_n23:n23|r_done                   ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_done               ;
; layer_l1:hl1|neuron_l1_n24:n24|r_done                   ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_done               ;
; layer_l1:hl1|neuron_l1_n25:n25|r_done                   ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_done               ;
; layer_l1:hl1|neuron_l1_n26:n26|r_done                   ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_done               ;
; layer_l1:hl1|neuron_l1_n27:n27|r_done                   ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_done               ;
; layer_l1:hl1|neuron_l1_n28:n28|r_done                   ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_done               ;
; layer_l1:hl1|neuron_l1_n29:n29|r_done                   ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_done               ;
; layer_l1:hl1|neuron_l1_n2:n2|r_done                     ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_done               ;
; layer_l1:hl1|neuron_l1_n3:n3|r_done                     ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_done               ;
; layer_l1:hl1|neuron_l1_n4:n4|r_done                     ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_done               ;
; layer_l1:hl1|neuron_l1_n5:n5|r_done                     ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_done               ;
; layer_l1:hl1|neuron_l1_n6:n6|r_done                     ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_done               ;
; layer_l1:hl1|neuron_l1_n7:n7|r_done                     ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_done               ;
; layer_l1:hl1|neuron_l1_n8:n8|r_done                     ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_done               ;
; layer_l1:hl1|neuron_l1_n9:n9|r_done                     ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_done               ;
; layer_l2:hl2|neuron_l2_n10:n10|r_done                   ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_done               ;
; layer_l2:hl2|neuron_l2_n11:n11|r_done                   ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_done               ;
; layer_l2:hl2|neuron_l2_n12:n12|r_done                   ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_done               ;
; layer_l2:hl2|neuron_l2_n13:n13|r_done                   ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_done               ;
; layer_l2:hl2|neuron_l2_n14:n14|r_done                   ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_done               ;
; layer_l2:hl2|neuron_l2_n15:n15|r_done                   ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_done               ;
; layer_l2:hl2|neuron_l2_n16:n16|r_done                   ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_done               ;
; layer_l2:hl2|neuron_l2_n17:n17|r_done                   ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_done               ;
; layer_l2:hl2|neuron_l2_n18:n18|r_done                   ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_done               ;
; layer_l2:hl2|neuron_l2_n19:n19|r_done                   ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_done               ;
; layer_l2:hl2|neuron_l2_n1:n1|r_done                     ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_done               ;
; layer_l2:hl2|neuron_l2_n20:n20|r_done                   ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_done               ;
; layer_l2:hl2|neuron_l2_n21:n21|r_done                   ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_done               ;
; layer_l2:hl2|neuron_l2_n22:n22|r_done                   ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_done               ;
; layer_l2:hl2|neuron_l2_n23:n23|r_done                   ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_done               ;
; layer_l2:hl2|neuron_l2_n2:n2|r_done                     ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_done               ;
; layer_l2:hl2|neuron_l2_n3:n3|r_done                     ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_done               ;
; layer_l2:hl2|neuron_l2_n4:n4|r_done                     ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_done               ;
; layer_l2:hl2|neuron_l2_n5:n5|r_done                     ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_done               ;
; layer_l2:hl2|neuron_l2_n6:n6|r_done                     ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_done               ;
; layer_l2:hl2|neuron_l2_n7:n7|r_done                     ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_done               ;
; layer_l2:hl2|neuron_l2_n8:n8|r_done                     ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_done               ;
; layer_l2:hl2|neuron_l2_n9:n9|r_done                     ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_done               ;
; layer_l3:hl3|neuron_l3_n10:n10|r_sm.s_lut_tanh          ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_lut_tanh      ;
; layer_l3:hl3|neuron_l3_n11:n11|r_sm.s_lut_tanh          ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_lut_tanh      ;
; layer_l3:hl3|neuron_l3_n12:n12|r_sm.s_lut_tanh          ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_lut_tanh      ;
; layer_l3:hl3|neuron_l3_n13:n13|r_sm.s_lut_tanh          ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_lut_tanh      ;
; layer_l3:hl3|neuron_l3_n14:n14|r_sm.s_lut_tanh          ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_lut_tanh      ;
; layer_l3:hl3|neuron_l3_n15:n15|r_sm.s_lut_tanh          ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_lut_tanh      ;
; layer_l3:hl3|neuron_l3_n16:n16|r_sm.s_lut_tanh          ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_lut_tanh      ;
; layer_l3:hl3|neuron_l3_n17:n17|r_sm.s_lut_tanh          ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_lut_tanh      ;
; layer_l3:hl3|neuron_l3_n18:n18|r_sm.s_lut_tanh          ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_lut_tanh      ;
; layer_l3:hl3|neuron_l3_n19:n19|r_sm.s_lut_tanh          ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_lut_tanh      ;
; layer_l3:hl3|neuron_l3_n1:n1|r_sm.s_lut_tanh            ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_lut_tanh      ;
; layer_l3:hl3|neuron_l3_n2:n2|r_sm.s_lut_tanh            ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_lut_tanh      ;
; layer_l3:hl3|neuron_l3_n3:n3|r_sm.s_lut_tanh            ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_lut_tanh      ;
; layer_l3:hl3|neuron_l3_n4:n4|r_sm.s_lut_tanh            ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_lut_tanh      ;
; layer_l3:hl3|neuron_l3_n5:n5|r_sm.s_lut_tanh            ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_lut_tanh      ;
; layer_l3:hl3|neuron_l3_n6:n6|r_sm.s_lut_tanh            ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_lut_tanh      ;
; layer_l3:hl3|neuron_l3_n7:n7|r_sm.s_lut_tanh            ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_lut_tanh      ;
; layer_l3:hl3|neuron_l3_n8:n8|r_sm.s_lut_tanh            ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_lut_tanh      ;
; layer_l3:hl3|neuron_l3_n9:n9|r_sm.s_lut_tanh            ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_lut_tanh      ;
; layer_l3:hl3|neuron_l3_n10:n10|r_sm.s_mac               ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_mac           ;
; layer_l3:hl3|neuron_l3_n11:n11|r_sm.s_mac               ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_mac           ;
; layer_l3:hl3|neuron_l3_n12:n12|r_sm.s_mac               ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_mac           ;
; layer_l3:hl3|neuron_l3_n13:n13|r_sm.s_mac               ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_mac           ;
; layer_l3:hl3|neuron_l3_n14:n14|r_sm.s_mac               ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_mac           ;
; layer_l3:hl3|neuron_l3_n15:n15|r_sm.s_mac               ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_mac           ;
; layer_l3:hl3|neuron_l3_n16:n16|r_sm.s_mac               ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_mac           ;
; layer_l3:hl3|neuron_l3_n17:n17|r_sm.s_mac               ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_mac           ;
; layer_l3:hl3|neuron_l3_n18:n18|r_sm.s_mac               ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_mac           ;
; layer_l3:hl3|neuron_l3_n19:n19|r_sm.s_mac               ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_mac           ;
; layer_l3:hl3|neuron_l3_n1:n1|r_sm.s_mac                 ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_mac           ;
; layer_l3:hl3|neuron_l3_n2:n2|r_sm.s_mac                 ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_mac           ;
; layer_l3:hl3|neuron_l3_n3:n3|r_sm.s_mac                 ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_mac           ;
; layer_l3:hl3|neuron_l3_n4:n4|r_sm.s_mac                 ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_mac           ;
; layer_l3:hl3|neuron_l3_n5:n5|r_sm.s_mac                 ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_mac           ;
; layer_l3:hl3|neuron_l3_n6:n6|r_sm.s_mac                 ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_mac           ;
; layer_l3:hl3|neuron_l3_n7:n7|r_sm.s_mac                 ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_mac           ;
; layer_l3:hl3|neuron_l3_n8:n8|r_sm.s_mac                 ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_mac           ;
; layer_l3:hl3|neuron_l3_n9:n9|r_sm.s_mac                 ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_mac           ;
; layer_l2:hl2|neuron_l2_n10:n10|r_sm.s_lut_tanh          ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_lut_tanh      ;
; layer_l2:hl2|neuron_l2_n11:n11|r_sm.s_lut_tanh          ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_lut_tanh      ;
; layer_l2:hl2|neuron_l2_n12:n12|r_sm.s_lut_tanh          ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_lut_tanh      ;
; layer_l2:hl2|neuron_l2_n13:n13|r_sm.s_lut_tanh          ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_lut_tanh      ;
; layer_l2:hl2|neuron_l2_n14:n14|r_sm.s_lut_tanh          ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_lut_tanh      ;
; layer_l2:hl2|neuron_l2_n15:n15|r_sm.s_lut_tanh          ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_lut_tanh      ;
; layer_l2:hl2|neuron_l2_n16:n16|r_sm.s_lut_tanh          ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_lut_tanh      ;
; layer_l2:hl2|neuron_l2_n17:n17|r_sm.s_lut_tanh          ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_lut_tanh      ;
; layer_l2:hl2|neuron_l2_n18:n18|r_sm.s_lut_tanh          ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_lut_tanh      ;
; layer_l2:hl2|neuron_l2_n19:n19|r_sm.s_lut_tanh          ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_lut_tanh      ;
; layer_l2:hl2|neuron_l2_n1:n1|r_sm.s_lut_tanh            ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_lut_tanh      ;
; layer_l2:hl2|neuron_l2_n20:n20|r_sm.s_lut_tanh          ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_lut_tanh      ;
; layer_l2:hl2|neuron_l2_n21:n21|r_sm.s_lut_tanh          ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_lut_tanh      ;
; layer_l2:hl2|neuron_l2_n22:n22|r_sm.s_lut_tanh          ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_lut_tanh      ;
; layer_l2:hl2|neuron_l2_n23:n23|r_sm.s_lut_tanh          ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_lut_tanh      ;
; layer_l2:hl2|neuron_l2_n2:n2|r_sm.s_lut_tanh            ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_lut_tanh      ;
; layer_l2:hl2|neuron_l2_n3:n3|r_sm.s_lut_tanh            ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_lut_tanh      ;
; layer_l2:hl2|neuron_l2_n4:n4|r_sm.s_lut_tanh            ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_lut_tanh      ;
; layer_l2:hl2|neuron_l2_n5:n5|r_sm.s_lut_tanh            ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_lut_tanh      ;
; layer_l2:hl2|neuron_l2_n6:n6|r_sm.s_lut_tanh            ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_lut_tanh      ;
; layer_l2:hl2|neuron_l2_n7:n7|r_sm.s_lut_tanh            ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_lut_tanh      ;
; layer_l2:hl2|neuron_l2_n8:n8|r_sm.s_lut_tanh            ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_lut_tanh      ;
; layer_l2:hl2|neuron_l2_n9:n9|r_sm.s_lut_tanh            ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_lut_tanh      ;
; layer_l2:hl2|neuron_l2_n10:n10|r_sm.s_mac               ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_mac           ;
; layer_l2:hl2|neuron_l2_n11:n11|r_sm.s_mac               ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_mac           ;
; layer_l2:hl2|neuron_l2_n12:n12|r_sm.s_mac               ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_mac           ;
; layer_l2:hl2|neuron_l2_n13:n13|r_sm.s_mac               ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_mac           ;
; layer_l2:hl2|neuron_l2_n14:n14|r_sm.s_mac               ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_mac           ;
; layer_l2:hl2|neuron_l2_n15:n15|r_sm.s_mac               ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_mac           ;
; layer_l2:hl2|neuron_l2_n16:n16|r_sm.s_mac               ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_mac           ;
; layer_l2:hl2|neuron_l2_n17:n17|r_sm.s_mac               ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_mac           ;
; layer_l2:hl2|neuron_l2_n18:n18|r_sm.s_mac               ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_mac           ;
; layer_l2:hl2|neuron_l2_n19:n19|r_sm.s_mac               ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_mac           ;
; layer_l2:hl2|neuron_l2_n1:n1|r_sm.s_mac                 ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_mac           ;
; layer_l2:hl2|neuron_l2_n20:n20|r_sm.s_mac               ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_mac           ;
; layer_l2:hl2|neuron_l2_n21:n21|r_sm.s_mac               ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_mac           ;
; layer_l2:hl2|neuron_l2_n22:n22|r_sm.s_mac               ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_mac           ;
; layer_l2:hl2|neuron_l2_n23:n23|r_sm.s_mac               ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_mac           ;
; layer_l2:hl2|neuron_l2_n2:n2|r_sm.s_mac                 ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_mac           ;
; layer_l2:hl2|neuron_l2_n3:n3|r_sm.s_mac                 ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_mac           ;
; layer_l2:hl2|neuron_l2_n4:n4|r_sm.s_mac                 ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_mac           ;
; layer_l2:hl2|neuron_l2_n5:n5|r_sm.s_mac                 ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_mac           ;
; layer_l2:hl2|neuron_l2_n6:n6|r_sm.s_mac                 ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_mac           ;
; layer_l2:hl2|neuron_l2_n7:n7|r_sm.s_mac                 ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_mac           ;
; layer_l2:hl2|neuron_l2_n8:n8|r_sm.s_mac                 ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_mac           ;
; layer_l2:hl2|neuron_l2_n9:n9|r_sm.s_mac                 ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_mac           ;
; layer_l1:hl1|neuron_l1_n10:n10|r_sm.s_lut_tanh          ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_lut_tanh      ;
; layer_l1:hl1|neuron_l1_n11:n11|r_sm.s_lut_tanh          ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_lut_tanh      ;
; layer_l1:hl1|neuron_l1_n12:n12|r_sm.s_lut_tanh          ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_lut_tanh      ;
; layer_l1:hl1|neuron_l1_n13:n13|r_sm.s_lut_tanh          ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_lut_tanh      ;
; layer_l1:hl1|neuron_l1_n14:n14|r_sm.s_lut_tanh          ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_lut_tanh      ;
; layer_l1:hl1|neuron_l1_n15:n15|r_sm.s_lut_tanh          ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_lut_tanh      ;
; layer_l1:hl1|neuron_l1_n16:n16|r_sm.s_lut_tanh          ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_lut_tanh      ;
; layer_l1:hl1|neuron_l1_n17:n17|r_sm.s_lut_tanh          ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_lut_tanh      ;
; layer_l1:hl1|neuron_l1_n18:n18|r_sm.s_lut_tanh          ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_lut_tanh      ;
; layer_l1:hl1|neuron_l1_n19:n19|r_sm.s_lut_tanh          ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_lut_tanh      ;
; layer_l1:hl1|neuron_l1_n1:n1|r_sm.s_lut_tanh            ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_lut_tanh      ;
; layer_l1:hl1|neuron_l1_n20:n20|r_sm.s_lut_tanh          ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_lut_tanh      ;
; layer_l1:hl1|neuron_l1_n21:n21|r_sm.s_lut_tanh          ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_lut_tanh      ;
; layer_l1:hl1|neuron_l1_n22:n22|r_sm.s_lut_tanh          ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_lut_tanh      ;
; layer_l1:hl1|neuron_l1_n23:n23|r_sm.s_lut_tanh          ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_lut_tanh      ;
; layer_l1:hl1|neuron_l1_n24:n24|r_sm.s_lut_tanh          ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_lut_tanh      ;
; layer_l1:hl1|neuron_l1_n25:n25|r_sm.s_lut_tanh          ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_lut_tanh      ;
; layer_l1:hl1|neuron_l1_n26:n26|r_sm.s_lut_tanh          ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_lut_tanh      ;
; layer_l1:hl1|neuron_l1_n27:n27|r_sm.s_lut_tanh          ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_lut_tanh      ;
; layer_l1:hl1|neuron_l1_n28:n28|r_sm.s_lut_tanh          ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_lut_tanh      ;
; layer_l1:hl1|neuron_l1_n29:n29|r_sm.s_lut_tanh          ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_lut_tanh      ;
; layer_l1:hl1|neuron_l1_n2:n2|r_sm.s_lut_tanh            ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_lut_tanh      ;
; layer_l1:hl1|neuron_l1_n3:n3|r_sm.s_lut_tanh            ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_lut_tanh      ;
; layer_l1:hl1|neuron_l1_n4:n4|r_sm.s_lut_tanh            ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_lut_tanh      ;
; layer_l1:hl1|neuron_l1_n5:n5|r_sm.s_lut_tanh            ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_lut_tanh      ;
; layer_l1:hl1|neuron_l1_n6:n6|r_sm.s_lut_tanh            ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_lut_tanh      ;
; layer_l1:hl1|neuron_l1_n7:n7|r_sm.s_lut_tanh            ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_lut_tanh      ;
; layer_l1:hl1|neuron_l1_n8:n8|r_sm.s_lut_tanh            ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_lut_tanh      ;
; layer_l1:hl1|neuron_l1_n9:n9|r_sm.s_lut_tanh            ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_lut_tanh      ;
; layer_l1:hl1|neuron_l1_n10:n10|r_sm.s_mac               ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_mac           ;
; layer_l1:hl1|neuron_l1_n11:n11|r_sm.s_mac               ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_mac           ;
; layer_l1:hl1|neuron_l1_n12:n12|r_sm.s_mac               ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_mac           ;
; layer_l1:hl1|neuron_l1_n13:n13|r_sm.s_mac               ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_mac           ;
; layer_l1:hl1|neuron_l1_n14:n14|r_sm.s_mac               ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_mac           ;
; layer_l1:hl1|neuron_l1_n15:n15|r_sm.s_mac               ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_mac           ;
; layer_l1:hl1|neuron_l1_n16:n16|r_sm.s_mac               ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_mac           ;
; layer_l1:hl1|neuron_l1_n17:n17|r_sm.s_mac               ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_mac           ;
; layer_l1:hl1|neuron_l1_n18:n18|r_sm.s_mac               ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_mac           ;
; layer_l1:hl1|neuron_l1_n19:n19|r_sm.s_mac               ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_mac           ;
; layer_l1:hl1|neuron_l1_n1:n1|r_sm.s_mac                 ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_mac           ;
; layer_l1:hl1|neuron_l1_n20:n20|r_sm.s_mac               ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_mac           ;
; layer_l1:hl1|neuron_l1_n21:n21|r_sm.s_mac               ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_mac           ;
; layer_l1:hl1|neuron_l1_n22:n22|r_sm.s_mac               ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_mac           ;
; layer_l1:hl1|neuron_l1_n23:n23|r_sm.s_mac               ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_mac           ;
; layer_l1:hl1|neuron_l1_n24:n24|r_sm.s_mac               ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_mac           ;
; layer_l1:hl1|neuron_l1_n25:n25|r_sm.s_mac               ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_mac           ;
; layer_l1:hl1|neuron_l1_n26:n26|r_sm.s_mac               ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_mac           ;
; layer_l1:hl1|neuron_l1_n27:n27|r_sm.s_mac               ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_mac           ;
; layer_l1:hl1|neuron_l1_n28:n28|r_sm.s_mac               ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_mac           ;
; layer_l1:hl1|neuron_l1_n29:n29|r_sm.s_mac               ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_mac           ;
; layer_l1:hl1|neuron_l1_n2:n2|r_sm.s_mac                 ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_mac           ;
; layer_l1:hl1|neuron_l1_n3:n3|r_sm.s_mac                 ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_mac           ;
; layer_l1:hl1|neuron_l1_n4:n4|r_sm.s_mac                 ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_mac           ;
; layer_l1:hl1|neuron_l1_n5:n5|r_sm.s_mac                 ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_mac           ;
; layer_l1:hl1|neuron_l1_n6:n6|r_sm.s_mac                 ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_mac           ;
; layer_l1:hl1|neuron_l1_n7:n7|r_sm.s_mac                 ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_mac           ;
; layer_l1:hl1|neuron_l1_n8:n8|r_sm.s_mac                 ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_mac           ;
; layer_l1:hl1|neuron_l1_n9:n9|r_sm.s_mac                 ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_mac           ;
; layer_l0:il|neuron_l0_n1:n1|r_sm.s_relu                 ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sm.s_relu           ;
; layer_l0:il|neuron_l0_n2:n2|r_sm.s_relu                 ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sm.s_relu           ;
; layer_l0:il|neuron_l0_n3:n3|r_sm.s_relu                 ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sm.s_relu           ;
; layer_l0:il|neuron_l0_n4:n4|r_sm.s_relu                 ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sm.s_relu           ;
; layer_l0:il|neuron_l0_n5:n5|r_sm.s_relu                 ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sm.s_relu           ;
; layer_l0:il|neuron_l0_n1:n1|r_sm.s_mac                  ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sm.s_mac            ;
; layer_l0:il|neuron_l0_n2:n2|r_sm.s_mac                  ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sm.s_mac            ;
; layer_l0:il|neuron_l0_n3:n3|r_sm.s_mac                  ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sm.s_mac            ;
; layer_l0:il|neuron_l0_n4:n4|r_sm.s_mac                  ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sm.s_mac            ;
; layer_l0:il|neuron_l0_n5:n5|r_sm.s_mac                  ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sm.s_mac            ;
; layer_l4:ol|neuron_l4_n1:n1|r_sm.s_wait_weight          ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sm.s_wait_weight    ;
; layer_l4:ol|neuron_l4_n2:n2|r_sm.s_wait_weight          ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sm.s_wait_weight    ;
; layer_l4:ol|neuron_l4_n3:n3|r_sm.s_wait_weight          ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sm.s_wait_weight    ;
; layer_l4:ol|neuron_l4_n4:n4|r_sm.s_wait_weight          ; Merged with layer_l4:ol|neuron_l4_n0:n0|r_sm.s_wait_weight    ;
; layer_l3:hl3|neuron_l3_n10:n10|r_sm.s_bias              ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_bias          ;
; layer_l3:hl3|neuron_l3_n11:n11|r_sm.s_bias              ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_bias          ;
; layer_l3:hl3|neuron_l3_n12:n12|r_sm.s_bias              ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_bias          ;
; layer_l3:hl3|neuron_l3_n13:n13|r_sm.s_bias              ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_bias          ;
; layer_l3:hl3|neuron_l3_n14:n14|r_sm.s_bias              ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_bias          ;
; layer_l3:hl3|neuron_l3_n15:n15|r_sm.s_bias              ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_bias          ;
; layer_l3:hl3|neuron_l3_n16:n16|r_sm.s_bias              ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_bias          ;
; layer_l3:hl3|neuron_l3_n17:n17|r_sm.s_bias              ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_bias          ;
; layer_l3:hl3|neuron_l3_n18:n18|r_sm.s_bias              ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_bias          ;
; layer_l3:hl3|neuron_l3_n19:n19|r_sm.s_bias              ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_bias          ;
; layer_l3:hl3|neuron_l3_n1:n1|r_sm.s_bias                ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_bias          ;
; layer_l3:hl3|neuron_l3_n2:n2|r_sm.s_bias                ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_bias          ;
; layer_l3:hl3|neuron_l3_n3:n3|r_sm.s_bias                ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_bias          ;
; layer_l3:hl3|neuron_l3_n4:n4|r_sm.s_bias                ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_bias          ;
; layer_l3:hl3|neuron_l3_n5:n5|r_sm.s_bias                ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_bias          ;
; layer_l3:hl3|neuron_l3_n6:n6|r_sm.s_bias                ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_bias          ;
; layer_l3:hl3|neuron_l3_n7:n7|r_sm.s_bias                ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_bias          ;
; layer_l3:hl3|neuron_l3_n8:n8|r_sm.s_bias                ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_bias          ;
; layer_l3:hl3|neuron_l3_n9:n9|r_sm.s_bias                ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_bias          ;
; layer_l3:hl3|neuron_l3_n10:n10|r_sm.s_wait_weight       ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_wait_weight   ;
; layer_l3:hl3|neuron_l3_n11:n11|r_sm.s_wait_weight       ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_wait_weight   ;
; layer_l3:hl3|neuron_l3_n12:n12|r_sm.s_wait_weight       ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_wait_weight   ;
; layer_l3:hl3|neuron_l3_n13:n13|r_sm.s_wait_weight       ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_wait_weight   ;
; layer_l3:hl3|neuron_l3_n14:n14|r_sm.s_wait_weight       ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_wait_weight   ;
; layer_l3:hl3|neuron_l3_n15:n15|r_sm.s_wait_weight       ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_wait_weight   ;
; layer_l3:hl3|neuron_l3_n16:n16|r_sm.s_wait_weight       ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_wait_weight   ;
; layer_l3:hl3|neuron_l3_n17:n17|r_sm.s_wait_weight       ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_wait_weight   ;
; layer_l3:hl3|neuron_l3_n18:n18|r_sm.s_wait_weight       ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_wait_weight   ;
; layer_l3:hl3|neuron_l3_n19:n19|r_sm.s_wait_weight       ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_wait_weight   ;
; layer_l3:hl3|neuron_l3_n1:n1|r_sm.s_wait_weight         ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_wait_weight   ;
; layer_l3:hl3|neuron_l3_n2:n2|r_sm.s_wait_weight         ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_wait_weight   ;
; layer_l3:hl3|neuron_l3_n3:n3|r_sm.s_wait_weight         ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_wait_weight   ;
; layer_l3:hl3|neuron_l3_n4:n4|r_sm.s_wait_weight         ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_wait_weight   ;
; layer_l3:hl3|neuron_l3_n5:n5|r_sm.s_wait_weight         ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_wait_weight   ;
; layer_l3:hl3|neuron_l3_n6:n6|r_sm.s_wait_weight         ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_wait_weight   ;
; layer_l3:hl3|neuron_l3_n7:n7|r_sm.s_wait_weight         ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_wait_weight   ;
; layer_l3:hl3|neuron_l3_n8:n8|r_sm.s_wait_weight         ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_wait_weight   ;
; layer_l3:hl3|neuron_l3_n9:n9|r_sm.s_wait_weight         ; Merged with layer_l3:hl3|neuron_l3_n0:n0|r_sm.s_wait_weight   ;
; layer_l2:hl2|neuron_l2_n10:n10|r_sm.s_bias              ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_bias          ;
; layer_l2:hl2|neuron_l2_n11:n11|r_sm.s_bias              ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_bias          ;
; layer_l2:hl2|neuron_l2_n12:n12|r_sm.s_bias              ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_bias          ;
; layer_l2:hl2|neuron_l2_n13:n13|r_sm.s_bias              ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_bias          ;
; layer_l2:hl2|neuron_l2_n14:n14|r_sm.s_bias              ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_bias          ;
; layer_l2:hl2|neuron_l2_n15:n15|r_sm.s_bias              ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_bias          ;
; layer_l2:hl2|neuron_l2_n16:n16|r_sm.s_bias              ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_bias          ;
; layer_l2:hl2|neuron_l2_n17:n17|r_sm.s_bias              ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_bias          ;
; layer_l2:hl2|neuron_l2_n18:n18|r_sm.s_bias              ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_bias          ;
; layer_l2:hl2|neuron_l2_n19:n19|r_sm.s_bias              ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_bias          ;
; layer_l2:hl2|neuron_l2_n1:n1|r_sm.s_bias                ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_bias          ;
; layer_l2:hl2|neuron_l2_n20:n20|r_sm.s_bias              ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_bias          ;
; layer_l2:hl2|neuron_l2_n21:n21|r_sm.s_bias              ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_bias          ;
; layer_l2:hl2|neuron_l2_n22:n22|r_sm.s_bias              ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_bias          ;
; layer_l2:hl2|neuron_l2_n23:n23|r_sm.s_bias              ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_bias          ;
; layer_l2:hl2|neuron_l2_n2:n2|r_sm.s_bias                ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_bias          ;
; layer_l2:hl2|neuron_l2_n3:n3|r_sm.s_bias                ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_bias          ;
; layer_l2:hl2|neuron_l2_n4:n4|r_sm.s_bias                ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_bias          ;
; layer_l2:hl2|neuron_l2_n5:n5|r_sm.s_bias                ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_bias          ;
; layer_l2:hl2|neuron_l2_n6:n6|r_sm.s_bias                ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_bias          ;
; layer_l2:hl2|neuron_l2_n7:n7|r_sm.s_bias                ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_bias          ;
; layer_l2:hl2|neuron_l2_n8:n8|r_sm.s_bias                ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_bias          ;
; layer_l2:hl2|neuron_l2_n9:n9|r_sm.s_bias                ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_bias          ;
; layer_l2:hl2|neuron_l2_n10:n10|r_sm.s_wait_weight       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_wait_weight   ;
; layer_l2:hl2|neuron_l2_n11:n11|r_sm.s_wait_weight       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_wait_weight   ;
; layer_l2:hl2|neuron_l2_n12:n12|r_sm.s_wait_weight       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_wait_weight   ;
; layer_l2:hl2|neuron_l2_n13:n13|r_sm.s_wait_weight       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_wait_weight   ;
; layer_l2:hl2|neuron_l2_n14:n14|r_sm.s_wait_weight       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_wait_weight   ;
; layer_l2:hl2|neuron_l2_n15:n15|r_sm.s_wait_weight       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_wait_weight   ;
; layer_l2:hl2|neuron_l2_n16:n16|r_sm.s_wait_weight       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_wait_weight   ;
; layer_l2:hl2|neuron_l2_n17:n17|r_sm.s_wait_weight       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_wait_weight   ;
; layer_l2:hl2|neuron_l2_n18:n18|r_sm.s_wait_weight       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_wait_weight   ;
; layer_l2:hl2|neuron_l2_n19:n19|r_sm.s_wait_weight       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_wait_weight   ;
; layer_l2:hl2|neuron_l2_n1:n1|r_sm.s_wait_weight         ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_wait_weight   ;
; layer_l2:hl2|neuron_l2_n20:n20|r_sm.s_wait_weight       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_wait_weight   ;
; layer_l2:hl2|neuron_l2_n21:n21|r_sm.s_wait_weight       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_wait_weight   ;
; layer_l2:hl2|neuron_l2_n22:n22|r_sm.s_wait_weight       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_wait_weight   ;
; layer_l2:hl2|neuron_l2_n23:n23|r_sm.s_wait_weight       ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_wait_weight   ;
; layer_l2:hl2|neuron_l2_n2:n2|r_sm.s_wait_weight         ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_wait_weight   ;
; layer_l2:hl2|neuron_l2_n3:n3|r_sm.s_wait_weight         ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_wait_weight   ;
; layer_l2:hl2|neuron_l2_n4:n4|r_sm.s_wait_weight         ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_wait_weight   ;
; layer_l2:hl2|neuron_l2_n5:n5|r_sm.s_wait_weight         ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_wait_weight   ;
; layer_l2:hl2|neuron_l2_n6:n6|r_sm.s_wait_weight         ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_wait_weight   ;
; layer_l2:hl2|neuron_l2_n7:n7|r_sm.s_wait_weight         ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_wait_weight   ;
; layer_l2:hl2|neuron_l2_n8:n8|r_sm.s_wait_weight         ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_wait_weight   ;
; layer_l2:hl2|neuron_l2_n9:n9|r_sm.s_wait_weight         ; Merged with layer_l2:hl2|neuron_l2_n0:n0|r_sm.s_wait_weight   ;
; layer_l1:hl1|neuron_l1_n10:n10|r_sm.s_bias              ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_bias          ;
; layer_l1:hl1|neuron_l1_n11:n11|r_sm.s_bias              ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_bias          ;
; layer_l1:hl1|neuron_l1_n12:n12|r_sm.s_bias              ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_bias          ;
; layer_l1:hl1|neuron_l1_n13:n13|r_sm.s_bias              ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_bias          ;
; layer_l1:hl1|neuron_l1_n14:n14|r_sm.s_bias              ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_bias          ;
; layer_l1:hl1|neuron_l1_n15:n15|r_sm.s_bias              ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_bias          ;
; layer_l1:hl1|neuron_l1_n16:n16|r_sm.s_bias              ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_bias          ;
; layer_l1:hl1|neuron_l1_n17:n17|r_sm.s_bias              ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_bias          ;
; layer_l1:hl1|neuron_l1_n18:n18|r_sm.s_bias              ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_bias          ;
; layer_l1:hl1|neuron_l1_n19:n19|r_sm.s_bias              ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_bias          ;
; layer_l1:hl1|neuron_l1_n1:n1|r_sm.s_bias                ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_bias          ;
; layer_l1:hl1|neuron_l1_n20:n20|r_sm.s_bias              ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_bias          ;
; layer_l1:hl1|neuron_l1_n21:n21|r_sm.s_bias              ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_bias          ;
; layer_l1:hl1|neuron_l1_n22:n22|r_sm.s_bias              ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_bias          ;
; layer_l1:hl1|neuron_l1_n23:n23|r_sm.s_bias              ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_bias          ;
; layer_l1:hl1|neuron_l1_n24:n24|r_sm.s_bias              ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_bias          ;
; layer_l1:hl1|neuron_l1_n25:n25|r_sm.s_bias              ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_bias          ;
; layer_l1:hl1|neuron_l1_n26:n26|r_sm.s_bias              ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_bias          ;
; layer_l1:hl1|neuron_l1_n27:n27|r_sm.s_bias              ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_bias          ;
; layer_l1:hl1|neuron_l1_n28:n28|r_sm.s_bias              ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_bias          ;
; layer_l1:hl1|neuron_l1_n29:n29|r_sm.s_bias              ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_bias          ;
; layer_l1:hl1|neuron_l1_n2:n2|r_sm.s_bias                ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_bias          ;
; layer_l1:hl1|neuron_l1_n3:n3|r_sm.s_bias                ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_bias          ;
; layer_l1:hl1|neuron_l1_n4:n4|r_sm.s_bias                ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_bias          ;
; layer_l1:hl1|neuron_l1_n5:n5|r_sm.s_bias                ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_bias          ;
; layer_l1:hl1|neuron_l1_n6:n6|r_sm.s_bias                ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_bias          ;
; layer_l1:hl1|neuron_l1_n7:n7|r_sm.s_bias                ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_bias          ;
; layer_l1:hl1|neuron_l1_n8:n8|r_sm.s_bias                ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_bias          ;
; layer_l1:hl1|neuron_l1_n9:n9|r_sm.s_bias                ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_bias          ;
; layer_l1:hl1|neuron_l1_n10:n10|r_sm.s_wait_weight       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_wait_weight   ;
; layer_l1:hl1|neuron_l1_n11:n11|r_sm.s_wait_weight       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_wait_weight   ;
; layer_l1:hl1|neuron_l1_n12:n12|r_sm.s_wait_weight       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_wait_weight   ;
; layer_l1:hl1|neuron_l1_n13:n13|r_sm.s_wait_weight       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_wait_weight   ;
; layer_l1:hl1|neuron_l1_n14:n14|r_sm.s_wait_weight       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_wait_weight   ;
; layer_l1:hl1|neuron_l1_n15:n15|r_sm.s_wait_weight       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_wait_weight   ;
; layer_l1:hl1|neuron_l1_n16:n16|r_sm.s_wait_weight       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_wait_weight   ;
; layer_l1:hl1|neuron_l1_n17:n17|r_sm.s_wait_weight       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_wait_weight   ;
; layer_l1:hl1|neuron_l1_n18:n18|r_sm.s_wait_weight       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_wait_weight   ;
; layer_l1:hl1|neuron_l1_n19:n19|r_sm.s_wait_weight       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_wait_weight   ;
; layer_l1:hl1|neuron_l1_n1:n1|r_sm.s_wait_weight         ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_wait_weight   ;
; layer_l1:hl1|neuron_l1_n20:n20|r_sm.s_wait_weight       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_wait_weight   ;
; layer_l1:hl1|neuron_l1_n21:n21|r_sm.s_wait_weight       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_wait_weight   ;
; layer_l1:hl1|neuron_l1_n22:n22|r_sm.s_wait_weight       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_wait_weight   ;
; layer_l1:hl1|neuron_l1_n23:n23|r_sm.s_wait_weight       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_wait_weight   ;
; layer_l1:hl1|neuron_l1_n24:n24|r_sm.s_wait_weight       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_wait_weight   ;
; layer_l1:hl1|neuron_l1_n25:n25|r_sm.s_wait_weight       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_wait_weight   ;
; layer_l1:hl1|neuron_l1_n26:n26|r_sm.s_wait_weight       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_wait_weight   ;
; layer_l1:hl1|neuron_l1_n27:n27|r_sm.s_wait_weight       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_wait_weight   ;
; layer_l1:hl1|neuron_l1_n28:n28|r_sm.s_wait_weight       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_wait_weight   ;
; layer_l1:hl1|neuron_l1_n29:n29|r_sm.s_wait_weight       ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_wait_weight   ;
; layer_l1:hl1|neuron_l1_n2:n2|r_sm.s_wait_weight         ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_wait_weight   ;
; layer_l1:hl1|neuron_l1_n3:n3|r_sm.s_wait_weight         ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_wait_weight   ;
; layer_l1:hl1|neuron_l1_n4:n4|r_sm.s_wait_weight         ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_wait_weight   ;
; layer_l1:hl1|neuron_l1_n5:n5|r_sm.s_wait_weight         ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_wait_weight   ;
; layer_l1:hl1|neuron_l1_n6:n6|r_sm.s_wait_weight         ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_wait_weight   ;
; layer_l1:hl1|neuron_l1_n7:n7|r_sm.s_wait_weight         ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_wait_weight   ;
; layer_l1:hl1|neuron_l1_n8:n8|r_sm.s_wait_weight         ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_wait_weight   ;
; layer_l1:hl1|neuron_l1_n9:n9|r_sm.s_wait_weight         ; Merged with layer_l1:hl1|neuron_l1_n0:n0|r_sm.s_wait_weight   ;
; layer_l0:il|neuron_l0_n1:n1|r_sm.s_bias                 ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sm.s_bias           ;
; layer_l0:il|neuron_l0_n2:n2|r_sm.s_bias                 ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sm.s_bias           ;
; layer_l0:il|neuron_l0_n3:n3|r_sm.s_bias                 ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sm.s_bias           ;
; layer_l0:il|neuron_l0_n4:n4|r_sm.s_bias                 ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sm.s_bias           ;
; layer_l0:il|neuron_l0_n5:n5|r_sm.s_bias                 ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sm.s_bias           ;
; layer_l0:il|neuron_l0_n1:n1|r_sm.s_wait_weight          ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sm.s_wait_weight    ;
; layer_l0:il|neuron_l0_n2:n2|r_sm.s_wait_weight          ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sm.s_wait_weight    ;
; layer_l0:il|neuron_l0_n3:n3|r_sm.s_wait_weight          ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sm.s_wait_weight    ;
; layer_l0:il|neuron_l0_n4:n4|r_sm.s_wait_weight          ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sm.s_wait_weight    ;
; layer_l0:il|neuron_l0_n5:n5|r_sm.s_wait_weight          ; Merged with layer_l0:il|neuron_l0_n0:n0|r_sm.s_wait_weight    ;
; layer_l0:il|neuron_l0_n1:n1|r_relu_enable               ; Merged with layer_l0:il|neuron_l0_n0:n0|r_relu_enable         ;
; layer_l0:il|neuron_l0_n2:n2|r_relu_enable               ; Merged with layer_l0:il|neuron_l0_n0:n0|r_relu_enable         ;
; layer_l0:il|neuron_l0_n3:n3|r_relu_enable               ; Merged with layer_l0:il|neuron_l0_n0:n0|r_relu_enable         ;
; layer_l0:il|neuron_l0_n4:n4|r_relu_enable               ; Merged with layer_l0:il|neuron_l0_n0:n0|r_relu_enable         ;
; layer_l0:il|neuron_l0_n5:n5|r_relu_enable               ; Merged with layer_l0:il|neuron_l0_n0:n0|r_relu_enable         ;
; Total Number of Removed Registers = 4167                ;                                                               ;
+---------------------------------------------------------+---------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 4447  ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 190   ;
; Number of registers using Asynchronous Clear ; 1360  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 4159  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                           ;
+-----------------------------------------------------------------+---------------------------------------------------------------+------+
; Register Name                                                   ; Megafunction                                                  ; Type ;
+-----------------------------------------------------------------+---------------------------------------------------------------+------+
; layer_l4:ol|neuron_l4_n0:n0|ram_l4_n0:ram_n0|o_data[0..15]      ; layer_l4:ol|neuron_l4_n0:n0|ram_l4_n0:ram_n0|r_mem_rtl_0      ; RAM  ;
; layer_l4:ol|neuron_l4_n4:n4|ram_l4_n4:ram_n4|o_data[0..15]      ; layer_l4:ol|neuron_l4_n4:n4|ram_l4_n4:ram_n4|r_mem_rtl_0      ; RAM  ;
; layer_l4:ol|neuron_l4_n1:n1|ram_l4_n1:ram_n1|o_data[0..15]      ; layer_l4:ol|neuron_l4_n1:n1|ram_l4_n1:ram_n1|r_mem_rtl_0      ; RAM  ;
; layer_l4:ol|neuron_l4_n2:n2|ram_l4_n2:ram_n2|o_data[0..15]      ; layer_l4:ol|neuron_l4_n2:n2|ram_l4_n2:ram_n2|r_mem_rtl_0      ; RAM  ;
; layer_l4:ol|neuron_l4_n3:n3|ram_l4_n3:ram_n3|o_data[0..15]      ; layer_l4:ol|neuron_l4_n3:n3|ram_l4_n3:ram_n3|r_mem_rtl_0      ; RAM  ;
; layer_l3:hl3|neuron_l3_n0:n0|ram_l3_n0:ram_n0|o_data[0..15]     ; layer_l3:hl3|neuron_l3_n0:n0|ram_l3_n0:ram_n0|r_mem_rtl_0     ; RAM  ;
; layer_l3:hl3|neuron_l3_n1:n1|ram_l3_n1:ram_n1|o_data[0..15]     ; layer_l3:hl3|neuron_l3_n1:n1|ram_l3_n1:ram_n1|r_mem_rtl_0     ; RAM  ;
; layer_l3:hl3|neuron_l3_n2:n2|ram_l3_n2:ram_n2|o_data[0..15]     ; layer_l3:hl3|neuron_l3_n2:n2|ram_l3_n2:ram_n2|r_mem_rtl_0     ; RAM  ;
; layer_l3:hl3|neuron_l3_n3:n3|ram_l3_n3:ram_n3|o_data[0..15]     ; layer_l3:hl3|neuron_l3_n3:n3|ram_l3_n3:ram_n3|r_mem_rtl_0     ; RAM  ;
; layer_l3:hl3|neuron_l3_n4:n4|ram_l3_n4:ram_n4|o_data[0..15]     ; layer_l3:hl3|neuron_l3_n4:n4|ram_l3_n4:ram_n4|r_mem_rtl_0     ; RAM  ;
; layer_l3:hl3|neuron_l3_n5:n5|ram_l3_n5:ram_n5|o_data[0..15]     ; layer_l3:hl3|neuron_l3_n5:n5|ram_l3_n5:ram_n5|r_mem_rtl_0     ; RAM  ;
; layer_l3:hl3|neuron_l3_n6:n6|ram_l3_n6:ram_n6|o_data[0..15]     ; layer_l3:hl3|neuron_l3_n6:n6|ram_l3_n6:ram_n6|r_mem_rtl_0     ; RAM  ;
; layer_l3:hl3|neuron_l3_n7:n7|ram_l3_n7:ram_n7|o_data[0..15]     ; layer_l3:hl3|neuron_l3_n7:n7|ram_l3_n7:ram_n7|r_mem_rtl_0     ; RAM  ;
; layer_l3:hl3|neuron_l3_n8:n8|ram_l3_n8:ram_n8|o_data[0..15]     ; layer_l3:hl3|neuron_l3_n8:n8|ram_l3_n8:ram_n8|r_mem_rtl_0     ; RAM  ;
; layer_l3:hl3|neuron_l3_n9:n9|ram_l3_n9:ram_n9|o_data[0..15]     ; layer_l3:hl3|neuron_l3_n9:n9|ram_l3_n9:ram_n9|r_mem_rtl_0     ; RAM  ;
; layer_l3:hl3|neuron_l3_n10:n10|ram_l3_n10:ram_n10|o_data[0..15] ; layer_l3:hl3|neuron_l3_n10:n10|ram_l3_n10:ram_n10|r_mem_rtl_0 ; RAM  ;
; layer_l3:hl3|neuron_l3_n11:n11|ram_l3_n11:ram_n11|o_data[0..15] ; layer_l3:hl3|neuron_l3_n11:n11|ram_l3_n11:ram_n11|r_mem_rtl_0 ; RAM  ;
; layer_l3:hl3|neuron_l3_n12:n12|ram_l3_n12:ram_n12|o_data[0..15] ; layer_l3:hl3|neuron_l3_n12:n12|ram_l3_n12:ram_n12|r_mem_rtl_0 ; RAM  ;
; layer_l3:hl3|neuron_l3_n13:n13|ram_l3_n13:ram_n13|o_data[0..15] ; layer_l3:hl3|neuron_l3_n13:n13|ram_l3_n13:ram_n13|r_mem_rtl_0 ; RAM  ;
; layer_l3:hl3|neuron_l3_n14:n14|ram_l3_n14:ram_n14|o_data[0..15] ; layer_l3:hl3|neuron_l3_n14:n14|ram_l3_n14:ram_n14|r_mem_rtl_0 ; RAM  ;
; layer_l3:hl3|neuron_l3_n15:n15|ram_l3_n15:ram_n15|o_data[0..15] ; layer_l3:hl3|neuron_l3_n15:n15|ram_l3_n15:ram_n15|r_mem_rtl_0 ; RAM  ;
; layer_l3:hl3|neuron_l3_n16:n16|ram_l3_n16:ram_n16|o_data[0..15] ; layer_l3:hl3|neuron_l3_n16:n16|ram_l3_n16:ram_n16|r_mem_rtl_0 ; RAM  ;
; layer_l3:hl3|neuron_l3_n17:n17|ram_l3_n17:ram_n17|o_data[0..15] ; layer_l3:hl3|neuron_l3_n17:n17|ram_l3_n17:ram_n17|r_mem_rtl_0 ; RAM  ;
; layer_l3:hl3|neuron_l3_n18:n18|ram_l3_n18:ram_n18|o_data[0..15] ; layer_l3:hl3|neuron_l3_n18:n18|ram_l3_n18:ram_n18|r_mem_rtl_0 ; RAM  ;
; layer_l3:hl3|neuron_l3_n19:n19|ram_l3_n19:ram_n19|o_data[0..15] ; layer_l3:hl3|neuron_l3_n19:n19|ram_l3_n19:ram_n19|r_mem_rtl_0 ; RAM  ;
; layer_l2:hl2|neuron_l2_n0:n0|ram_l2_n0:ram_n0|o_data[0..15]     ; layer_l2:hl2|neuron_l2_n0:n0|ram_l2_n0:ram_n0|r_mem_rtl_0     ; RAM  ;
; layer_l2:hl2|neuron_l2_n1:n1|ram_l2_n1:ram_n1|o_data[0..15]     ; layer_l2:hl2|neuron_l2_n1:n1|ram_l2_n1:ram_n1|r_mem_rtl_0     ; RAM  ;
; layer_l2:hl2|neuron_l2_n2:n2|ram_l2_n2:ram_n2|o_data[0..15]     ; layer_l2:hl2|neuron_l2_n2:n2|ram_l2_n2:ram_n2|r_mem_rtl_0     ; RAM  ;
; layer_l2:hl2|neuron_l2_n3:n3|ram_l2_n3:ram_n3|o_data[0..15]     ; layer_l2:hl2|neuron_l2_n3:n3|ram_l2_n3:ram_n3|r_mem_rtl_0     ; RAM  ;
; layer_l2:hl2|neuron_l2_n4:n4|ram_l2_n4:ram_n4|o_data[0..15]     ; layer_l2:hl2|neuron_l2_n4:n4|ram_l2_n4:ram_n4|r_mem_rtl_0     ; RAM  ;
; layer_l2:hl2|neuron_l2_n5:n5|ram_l2_n5:ram_n5|o_data[0..15]     ; layer_l2:hl2|neuron_l2_n5:n5|ram_l2_n5:ram_n5|r_mem_rtl_0     ; RAM  ;
; layer_l2:hl2|neuron_l2_n6:n6|ram_l2_n6:ram_n6|o_data[0..15]     ; layer_l2:hl2|neuron_l2_n6:n6|ram_l2_n6:ram_n6|r_mem_rtl_0     ; RAM  ;
; layer_l2:hl2|neuron_l2_n7:n7|ram_l2_n7:ram_n7|o_data[0..15]     ; layer_l2:hl2|neuron_l2_n7:n7|ram_l2_n7:ram_n7|r_mem_rtl_0     ; RAM  ;
; layer_l2:hl2|neuron_l2_n8:n8|ram_l2_n8:ram_n8|o_data[0..15]     ; layer_l2:hl2|neuron_l2_n8:n8|ram_l2_n8:ram_n8|r_mem_rtl_0     ; RAM  ;
; layer_l2:hl2|neuron_l2_n9:n9|ram_l2_n9:ram_n9|o_data[0..15]     ; layer_l2:hl2|neuron_l2_n9:n9|ram_l2_n9:ram_n9|r_mem_rtl_0     ; RAM  ;
; layer_l2:hl2|neuron_l2_n10:n10|ram_l2_n10:ram_n10|o_data[0..15] ; layer_l2:hl2|neuron_l2_n10:n10|ram_l2_n10:ram_n10|r_mem_rtl_0 ; RAM  ;
; layer_l2:hl2|neuron_l2_n11:n11|ram_l2_n11:ram_n11|o_data[0..15] ; layer_l2:hl2|neuron_l2_n11:n11|ram_l2_n11:ram_n11|r_mem_rtl_0 ; RAM  ;
; layer_l2:hl2|neuron_l2_n12:n12|ram_l2_n12:ram_n12|o_data[0..15] ; layer_l2:hl2|neuron_l2_n12:n12|ram_l2_n12:ram_n12|r_mem_rtl_0 ; RAM  ;
; layer_l2:hl2|neuron_l2_n13:n13|ram_l2_n13:ram_n13|o_data[0..15] ; layer_l2:hl2|neuron_l2_n13:n13|ram_l2_n13:ram_n13|r_mem_rtl_0 ; RAM  ;
; layer_l2:hl2|neuron_l2_n14:n14|ram_l2_n14:ram_n14|o_data[0..15] ; layer_l2:hl2|neuron_l2_n14:n14|ram_l2_n14:ram_n14|r_mem_rtl_0 ; RAM  ;
; layer_l2:hl2|neuron_l2_n15:n15|ram_l2_n15:ram_n15|o_data[0..15] ; layer_l2:hl2|neuron_l2_n15:n15|ram_l2_n15:ram_n15|r_mem_rtl_0 ; RAM  ;
; layer_l2:hl2|neuron_l2_n16:n16|ram_l2_n16:ram_n16|o_data[0..15] ; layer_l2:hl2|neuron_l2_n16:n16|ram_l2_n16:ram_n16|r_mem_rtl_0 ; RAM  ;
; layer_l2:hl2|neuron_l2_n17:n17|ram_l2_n17:ram_n17|o_data[0..15] ; layer_l2:hl2|neuron_l2_n17:n17|ram_l2_n17:ram_n17|r_mem_rtl_0 ; RAM  ;
; layer_l2:hl2|neuron_l2_n18:n18|ram_l2_n18:ram_n18|o_data[0..15] ; layer_l2:hl2|neuron_l2_n18:n18|ram_l2_n18:ram_n18|r_mem_rtl_0 ; RAM  ;
; layer_l2:hl2|neuron_l2_n19:n19|ram_l2_n19:ram_n19|o_data[0..15] ; layer_l2:hl2|neuron_l2_n19:n19|ram_l2_n19:ram_n19|r_mem_rtl_0 ; RAM  ;
; layer_l2:hl2|neuron_l2_n20:n20|ram_l2_n20:ram_n20|o_data[0..15] ; layer_l2:hl2|neuron_l2_n20:n20|ram_l2_n20:ram_n20|r_mem_rtl_0 ; RAM  ;
; layer_l2:hl2|neuron_l2_n21:n21|ram_l2_n21:ram_n21|o_data[0..15] ; layer_l2:hl2|neuron_l2_n21:n21|ram_l2_n21:ram_n21|r_mem_rtl_0 ; RAM  ;
; layer_l2:hl2|neuron_l2_n22:n22|ram_l2_n22:ram_n22|o_data[0..15] ; layer_l2:hl2|neuron_l2_n22:n22|ram_l2_n22:ram_n22|r_mem_rtl_0 ; RAM  ;
; layer_l2:hl2|neuron_l2_n23:n23|ram_l2_n23:ram_n23|o_data[0..15] ; layer_l2:hl2|neuron_l2_n23:n23|ram_l2_n23:ram_n23|r_mem_rtl_0 ; RAM  ;
; layer_l1:hl1|neuron_l1_n0:n0|ram_l1_n0:ram_n0|o_data[0..15]     ; layer_l1:hl1|neuron_l1_n0:n0|ram_l1_n0:ram_n0|r_mem_rtl_0     ; RAM  ;
; layer_l1:hl1|neuron_l1_n1:n1|ram_l1_n1:ram_n1|o_data[0..15]     ; layer_l1:hl1|neuron_l1_n1:n1|ram_l1_n1:ram_n1|r_mem_rtl_0     ; RAM  ;
; layer_l1:hl1|neuron_l1_n2:n2|ram_l1_n2:ram_n2|o_data[0..15]     ; layer_l1:hl1|neuron_l1_n2:n2|ram_l1_n2:ram_n2|r_mem_rtl_0     ; RAM  ;
; layer_l1:hl1|neuron_l1_n3:n3|ram_l1_n3:ram_n3|o_data[0..15]     ; layer_l1:hl1|neuron_l1_n3:n3|ram_l1_n3:ram_n3|r_mem_rtl_0     ; RAM  ;
; layer_l1:hl1|neuron_l1_n4:n4|ram_l1_n4:ram_n4|o_data[0..15]     ; layer_l1:hl1|neuron_l1_n4:n4|ram_l1_n4:ram_n4|r_mem_rtl_0     ; RAM  ;
; layer_l1:hl1|neuron_l1_n5:n5|ram_l1_n5:ram_n5|o_data[0..15]     ; layer_l1:hl1|neuron_l1_n5:n5|ram_l1_n5:ram_n5|r_mem_rtl_0     ; RAM  ;
; layer_l1:hl1|neuron_l1_n6:n6|ram_l1_n6:ram_n6|o_data[0..15]     ; layer_l1:hl1|neuron_l1_n6:n6|ram_l1_n6:ram_n6|r_mem_rtl_0     ; RAM  ;
; layer_l1:hl1|neuron_l1_n7:n7|ram_l1_n7:ram_n7|o_data[0..15]     ; layer_l1:hl1|neuron_l1_n7:n7|ram_l1_n7:ram_n7|r_mem_rtl_0     ; RAM  ;
; layer_l1:hl1|neuron_l1_n8:n8|ram_l1_n8:ram_n8|o_data[0..15]     ; layer_l1:hl1|neuron_l1_n8:n8|ram_l1_n8:ram_n8|r_mem_rtl_0     ; RAM  ;
; layer_l1:hl1|neuron_l1_n9:n9|ram_l1_n9:ram_n9|o_data[0..15]     ; layer_l1:hl1|neuron_l1_n9:n9|ram_l1_n9:ram_n9|r_mem_rtl_0     ; RAM  ;
; layer_l1:hl1|neuron_l1_n10:n10|ram_l1_n10:ram_n10|o_data[0..15] ; layer_l1:hl1|neuron_l1_n10:n10|ram_l1_n10:ram_n10|r_mem_rtl_0 ; RAM  ;
; layer_l1:hl1|neuron_l1_n11:n11|ram_l1_n11:ram_n11|o_data[0..15] ; layer_l1:hl1|neuron_l1_n11:n11|ram_l1_n11:ram_n11|r_mem_rtl_0 ; RAM  ;
; layer_l1:hl1|neuron_l1_n12:n12|ram_l1_n12:ram_n12|o_data[0..15] ; layer_l1:hl1|neuron_l1_n12:n12|ram_l1_n12:ram_n12|r_mem_rtl_0 ; RAM  ;
; layer_l1:hl1|neuron_l1_n13:n13|ram_l1_n13:ram_n13|o_data[0..15] ; layer_l1:hl1|neuron_l1_n13:n13|ram_l1_n13:ram_n13|r_mem_rtl_0 ; RAM  ;
; layer_l1:hl1|neuron_l1_n14:n14|ram_l1_n14:ram_n14|o_data[0..15] ; layer_l1:hl1|neuron_l1_n14:n14|ram_l1_n14:ram_n14|r_mem_rtl_0 ; RAM  ;
; layer_l1:hl1|neuron_l1_n15:n15|ram_l1_n15:ram_n15|o_data[0..15] ; layer_l1:hl1|neuron_l1_n15:n15|ram_l1_n15:ram_n15|r_mem_rtl_0 ; RAM  ;
; layer_l1:hl1|neuron_l1_n16:n16|ram_l1_n16:ram_n16|o_data[0..15] ; layer_l1:hl1|neuron_l1_n16:n16|ram_l1_n16:ram_n16|r_mem_rtl_0 ; RAM  ;
; layer_l1:hl1|neuron_l1_n17:n17|ram_l1_n17:ram_n17|o_data[0..15] ; layer_l1:hl1|neuron_l1_n17:n17|ram_l1_n17:ram_n17|r_mem_rtl_0 ; RAM  ;
; layer_l1:hl1|neuron_l1_n18:n18|ram_l1_n18:ram_n18|o_data[0..15] ; layer_l1:hl1|neuron_l1_n18:n18|ram_l1_n18:ram_n18|r_mem_rtl_0 ; RAM  ;
; layer_l1:hl1|neuron_l1_n19:n19|ram_l1_n19:ram_n19|o_data[0..15] ; layer_l1:hl1|neuron_l1_n19:n19|ram_l1_n19:ram_n19|r_mem_rtl_0 ; RAM  ;
; layer_l1:hl1|neuron_l1_n20:n20|ram_l1_n20:ram_n20|o_data[0..15] ; layer_l1:hl1|neuron_l1_n20:n20|ram_l1_n20:ram_n20|r_mem_rtl_0 ; RAM  ;
; layer_l1:hl1|neuron_l1_n21:n21|ram_l1_n21:ram_n21|o_data[0..15] ; layer_l1:hl1|neuron_l1_n21:n21|ram_l1_n21:ram_n21|r_mem_rtl_0 ; RAM  ;
; layer_l1:hl1|neuron_l1_n22:n22|ram_l1_n22:ram_n22|o_data[0..15] ; layer_l1:hl1|neuron_l1_n22:n22|ram_l1_n22:ram_n22|r_mem_rtl_0 ; RAM  ;
; layer_l1:hl1|neuron_l1_n23:n23|ram_l1_n23:ram_n23|o_data[0..15] ; layer_l1:hl1|neuron_l1_n23:n23|ram_l1_n23:ram_n23|r_mem_rtl_0 ; RAM  ;
; layer_l1:hl1|neuron_l1_n24:n24|ram_l1_n24:ram_n24|o_data[0..15] ; layer_l1:hl1|neuron_l1_n24:n24|ram_l1_n24:ram_n24|r_mem_rtl_0 ; RAM  ;
; layer_l1:hl1|neuron_l1_n25:n25|ram_l1_n25:ram_n25|o_data[0..15] ; layer_l1:hl1|neuron_l1_n25:n25|ram_l1_n25:ram_n25|r_mem_rtl_0 ; RAM  ;
; layer_l1:hl1|neuron_l1_n26:n26|ram_l1_n26:ram_n26|o_data[0..15] ; layer_l1:hl1|neuron_l1_n26:n26|ram_l1_n26:ram_n26|r_mem_rtl_0 ; RAM  ;
; layer_l1:hl1|neuron_l1_n27:n27|ram_l1_n27:ram_n27|o_data[0..15] ; layer_l1:hl1|neuron_l1_n27:n27|ram_l1_n27:ram_n27|r_mem_rtl_0 ; RAM  ;
; layer_l1:hl1|neuron_l1_n28:n28|ram_l1_n28:ram_n28|o_data[0..15] ; layer_l1:hl1|neuron_l1_n28:n28|ram_l1_n28:ram_n28|r_mem_rtl_0 ; RAM  ;
; layer_l1:hl1|neuron_l1_n29:n29|ram_l1_n29:ram_n29|o_data[0..15] ; layer_l1:hl1|neuron_l1_n29:n29|ram_l1_n29:ram_n29|r_mem_rtl_0 ; RAM  ;
; layer_l0:il|neuron_l0_n0:n0|ram_l0_n0:ram_n0|o_data[0..15]      ; layer_l0:il|neuron_l0_n0:n0|ram_l0_n0:ram_n0|r_mem_rtl_0      ; RAM  ;
; layer_l0:il|neuron_l0_n1:n1|ram_l0_n1:ram_n1|o_data[0..15]      ; layer_l0:il|neuron_l0_n1:n1|ram_l0_n1:ram_n1|r_mem_rtl_0      ; RAM  ;
; layer_l0:il|neuron_l0_n2:n2|ram_l0_n2:ram_n2|o_data[0..15]      ; layer_l0:il|neuron_l0_n2:n2|ram_l0_n2:ram_n2|r_mem_rtl_0      ; RAM  ;
; layer_l0:il|neuron_l0_n3:n3|ram_l0_n3:ram_n3|o_data[0..15]      ; layer_l0:il|neuron_l0_n3:n3|ram_l0_n3:ram_n3|r_mem_rtl_0      ; RAM  ;
; layer_l0:il|neuron_l0_n4:n4|ram_l0_n4:ram_n4|o_data[0..15]      ; layer_l0:il|neuron_l0_n4:n4|ram_l0_n4:ram_n4|r_mem_rtl_0      ; RAM  ;
; layer_l0:il|neuron_l0_n5:n5|ram_l0_n5:ram_n5|o_data[0..15]      ; layer_l0:il|neuron_l0_n5:n5|ram_l0_n5:ram_n5|r_mem_rtl_0      ; RAM  ;
+-----------------------------------------------------------------+---------------------------------------------------------------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------+
; 8:1                ; 16 bits   ; 80 LEs        ; 64 LEs               ; 16 LEs                 ; No         ; |amc|Mux8                                                   ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |amc|layer_l4:ol|neuron_l4_n0:n0|mac:mac_n0|r_mult[-2]      ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |amc|layer_l4:ol|neuron_l4_n4:n4|mac:mac_n4|r_mult[-4]      ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |amc|layer_l4:ol|neuron_l4_n1:n1|mac:mac_n1|r_mult[-1]      ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |amc|layer_l4:ol|neuron_l4_n2:n2|mac:mac_n2|r_mult[0]       ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |amc|layer_l4:ol|neuron_l4_n3:n3|mac:mac_n3|r_mult[2]       ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |amc|layer_l3:hl3|neuron_l3_n0:n0|mac:mac_n0|r_mult[3]      ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |amc|layer_l3:hl3|neuron_l3_n1:n1|mac:mac_n1|r_mult[-2]     ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |amc|layer_l3:hl3|neuron_l3_n2:n2|mac:mac_n2|r_mult[-1]     ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |amc|layer_l3:hl3|neuron_l3_n3:n3|mac:mac_n3|r_mult[-9]     ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |amc|layer_l3:hl3|neuron_l3_n4:n4|mac:mac_n4|r_mult[-11]    ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |amc|layer_l3:hl3|neuron_l3_n5:n5|mac:mac_n5|r_mult[-8]     ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |amc|layer_l3:hl3|neuron_l3_n6:n6|mac:mac_n6|r_mult[-8]     ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |amc|layer_l3:hl3|neuron_l3_n7:n7|mac:mac_n7|r_mult[0]      ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |amc|layer_l3:hl3|neuron_l3_n8:n8|mac:mac_n8|r_mult[-8]     ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |amc|layer_l3:hl3|neuron_l3_n9:n9|mac:mac_n9|r_mult[-2]     ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |amc|layer_l3:hl3|neuron_l3_n10:n10|mac:mac_n10|r_mult[3]   ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |amc|layer_l3:hl3|neuron_l3_n11:n11|mac:mac_n11|r_mult[-8]  ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |amc|layer_l3:hl3|neuron_l3_n12:n12|mac:mac_n12|r_mult[1]   ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |amc|layer_l3:hl3|neuron_l3_n13:n13|mac:mac_n13|r_mult[-9]  ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |amc|layer_l3:hl3|neuron_l3_n14:n14|mac:mac_n14|r_mult[-10] ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |amc|layer_l3:hl3|neuron_l3_n15:n15|mac:mac_n15|r_mult[-4]  ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |amc|layer_l3:hl3|neuron_l3_n16:n16|mac:mac_n16|r_mult[-6]  ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |amc|layer_l3:hl3|neuron_l3_n17:n17|mac:mac_n17|r_mult[3]   ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |amc|layer_l3:hl3|neuron_l3_n18:n18|mac:mac_n18|r_mult[-11] ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |amc|layer_l3:hl3|neuron_l3_n19:n19|mac:mac_n19|r_mult[-1]  ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |amc|layer_l2:hl2|neuron_l2_n0:n0|mac:mac_n0|r_mult[0]      ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |amc|layer_l2:hl2|neuron_l2_n1:n1|mac:mac_n1|r_mult[-5]     ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |amc|layer_l2:hl2|neuron_l2_n2:n2|mac:mac_n2|r_mult[-9]     ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |amc|layer_l2:hl2|neuron_l2_n3:n3|mac:mac_n3|r_mult[-3]     ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |amc|layer_l2:hl2|neuron_l2_n4:n4|mac:mac_n4|r_mult[2]      ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |amc|layer_l2:hl2|neuron_l2_n5:n5|mac:mac_n5|r_mult[-5]     ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |amc|layer_l2:hl2|neuron_l2_n6:n6|mac:mac_n6|r_mult[1]      ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |amc|layer_l2:hl2|neuron_l2_n7:n7|mac:mac_n7|r_mult[-10]    ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |amc|layer_l2:hl2|neuron_l2_n8:n8|mac:mac_n8|r_mult[3]      ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |amc|layer_l2:hl2|neuron_l2_n9:n9|mac:mac_n9|r_mult[0]      ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |amc|layer_l2:hl2|neuron_l2_n10:n10|mac:mac_n10|r_mult[-10] ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |amc|layer_l2:hl2|neuron_l2_n11:n11|mac:mac_n11|r_mult[-8]  ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |amc|layer_l2:hl2|neuron_l2_n12:n12|mac:mac_n12|r_mult[2]   ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |amc|layer_l2:hl2|neuron_l2_n13:n13|mac:mac_n13|r_mult[-11] ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |amc|layer_l2:hl2|neuron_l2_n14:n14|mac:mac_n14|r_mult[-5]  ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |amc|layer_l2:hl2|neuron_l2_n15:n15|mac:mac_n15|r_mult[-3]  ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |amc|layer_l2:hl2|neuron_l2_n16:n16|mac:mac_n16|r_mult[3]   ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |amc|layer_l2:hl2|neuron_l2_n17:n17|mac:mac_n17|r_mult[-2]  ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |amc|layer_l2:hl2|neuron_l2_n18:n18|mac:mac_n18|r_mult[-3]  ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |amc|layer_l2:hl2|neuron_l2_n19:n19|mac:mac_n19|r_mult[-11] ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |amc|layer_l2:hl2|neuron_l2_n20:n20|mac:mac_n20|r_mult[-5]  ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |amc|layer_l2:hl2|neuron_l2_n21:n21|mac:mac_n21|r_mult[-9]  ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |amc|layer_l2:hl2|neuron_l2_n22:n22|mac:mac_n22|r_mult[-6]  ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |amc|layer_l2:hl2|neuron_l2_n23:n23|mac:mac_n23|r_mult[-7]  ;
; 8:1                ; 16 bits   ; 80 LEs        ; 64 LEs               ; 16 LEs                 ; No         ; |amc|Mux25                                                  ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |amc|layer_l1:hl1|neuron_l1_n0:n0|mac:mac_n0|r_mult[-8]     ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |amc|layer_l1:hl1|neuron_l1_n1:n1|mac:mac_n1|r_mult[-4]     ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |amc|layer_l1:hl1|neuron_l1_n2:n2|mac:mac_n2|r_mult[-10]    ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |amc|layer_l1:hl1|neuron_l1_n3:n3|mac:mac_n3|r_mult[-1]     ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |amc|layer_l1:hl1|neuron_l1_n4:n4|mac:mac_n4|r_mult[2]      ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |amc|layer_l1:hl1|neuron_l1_n5:n5|mac:mac_n5|r_mult[-3]     ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |amc|layer_l1:hl1|neuron_l1_n6:n6|mac:mac_n6|r_mult[0]      ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |amc|layer_l1:hl1|neuron_l1_n7:n7|mac:mac_n7|r_mult[-11]    ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |amc|layer_l1:hl1|neuron_l1_n8:n8|mac:mac_n8|r_mult[-5]     ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |amc|layer_l1:hl1|neuron_l1_n9:n9|mac:mac_n9|r_mult[-5]     ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |amc|layer_l1:hl1|neuron_l1_n10:n10|mac:mac_n10|r_mult[-5]  ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |amc|layer_l1:hl1|neuron_l1_n11:n11|mac:mac_n11|r_mult[-4]  ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |amc|layer_l1:hl1|neuron_l1_n12:n12|mac:mac_n12|r_mult[-5]  ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |amc|layer_l1:hl1|neuron_l1_n13:n13|mac:mac_n13|r_mult[-8]  ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |amc|layer_l1:hl1|neuron_l1_n14:n14|mac:mac_n14|r_mult[-4]  ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |amc|layer_l1:hl1|neuron_l1_n15:n15|mac:mac_n15|r_mult[-1]  ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |amc|layer_l1:hl1|neuron_l1_n16:n16|mac:mac_n16|r_mult[3]   ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |amc|layer_l1:hl1|neuron_l1_n17:n17|mac:mac_n17|r_mult[-1]  ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |amc|layer_l1:hl1|neuron_l1_n18:n18|mac:mac_n18|r_mult[-1]  ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |amc|layer_l1:hl1|neuron_l1_n19:n19|mac:mac_n19|r_mult[-8]  ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |amc|layer_l1:hl1|neuron_l1_n20:n20|mac:mac_n20|r_mult[0]   ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |amc|layer_l1:hl1|neuron_l1_n21:n21|mac:mac_n21|r_mult[0]   ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |amc|layer_l1:hl1|neuron_l1_n22:n22|mac:mac_n22|r_mult[-1]  ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |amc|layer_l1:hl1|neuron_l1_n23:n23|mac:mac_n23|r_mult[0]   ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |amc|layer_l1:hl1|neuron_l1_n24:n24|mac:mac_n24|r_mult[1]   ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |amc|layer_l1:hl1|neuron_l1_n25:n25|mac:mac_n25|r_mult[-8]  ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |amc|layer_l1:hl1|neuron_l1_n26:n26|mac:mac_n26|r_mult[-1]  ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |amc|layer_l1:hl1|neuron_l1_n27:n27|mac:mac_n27|r_mult[-9]  ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |amc|layer_l1:hl1|neuron_l1_n28:n28|mac:mac_n28|r_mult[2]   ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |amc|layer_l1:hl1|neuron_l1_n29:n29|mac:mac_n29|r_mult[-9]  ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |amc|layer_l0:il|neuron_l0_n0:n0|mac:mac_n0|r_mult[-1]      ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |amc|layer_l0:il|neuron_l0_n1:n1|mac:mac_n1|r_mult[-11]     ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |amc|layer_l0:il|neuron_l0_n2:n2|mac:mac_n2|r_mult[-7]      ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |amc|layer_l0:il|neuron_l0_n3:n3|mac:mac_n3|r_mult[-7]      ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |amc|layer_l0:il|neuron_l0_n4:n4|mac:mac_n4|r_mult[-11]     ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |amc|layer_l0:il|neuron_l0_n5:n5|mac:mac_n5|r_mult[-5]      ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; No         ; |amc|layer_l4:ol|max:act_max|r_result                       ;
; 1592:1             ; 2 bits    ; 2122 LEs      ; 1788 LEs             ; 334 LEs                ; No         ; |amc|Mux70                                                  ;
; 1904:1             ; 2 bits    ; 2538 LEs      ; 2144 LEs             ; 394 LEs                ; No         ; |amc|Mux54                                                  ;
; 1912:1             ; 2 bits    ; 2548 LEs      ; 1308 LEs             ; 1240 LEs               ; No         ; |amc|Mux79                                                  ;
; 2288:1             ; 2 bits    ; 3050 LEs      ; 1568 LEs             ; 1482 LEs               ; No         ; |amc|Mux63                                                  ;
; 2372:1             ; 2 bits    ; 3162 LEs      ; 2680 LEs             ; 482 LEs                ; No         ; |amc|Mux38                                                  ;
; 2852:1             ; 2 bits    ; 3802 LEs      ; 1960 LEs             ; 1842 LEs               ; No         ; |amc|Mux33                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for layer_l4:ol|neuron_l4_n0:n0|ram_l4_n0:ram_n0|altsyncram:r_mem_rtl_0|altsyncram_si61:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for layer_l4:ol|neuron_l4_n4:n4|ram_l4_n4:ram_n4|altsyncram:r_mem_rtl_0|altsyncram_vg61:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for layer_l4:ol|neuron_l4_n1:n1|ram_l4_n1:ram_n1|altsyncram:r_mem_rtl_0|altsyncram_kh61:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for layer_l4:ol|neuron_l4_n2:n2|ram_l4_n2:ram_n2|altsyncram:r_mem_rtl_0|altsyncram_fh61:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for layer_l4:ol|neuron_l4_n3:n3|ram_l4_n3:ram_n3|altsyncram:r_mem_rtl_0|altsyncram_ek61:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for layer_l3:hl3|neuron_l3_n0:n0|ram_l3_n0:ram_n0|altsyncram:r_mem_rtl_0|altsyncram_1h61:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for layer_l3:hl3|neuron_l3_n1:n1|ram_l3_n1:ram_n1|altsyncram:r_mem_rtl_0|altsyncram_bj61:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for layer_l3:hl3|neuron_l3_n2:n2|ram_l3_n2:ram_n2|altsyncram:r_mem_rtl_0|altsyncram_ce61:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for layer_l3:hl3|neuron_l3_n3:n3|ram_l3_n3:ram_n3|altsyncram:r_mem_rtl_0|altsyncram_ti61:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for layer_l3:hl3|neuron_l3_n4:n4|ram_l3_n4:ram_n4|altsyncram:r_mem_rtl_0|altsyncram_9k61:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for layer_l3:hl3|neuron_l3_n5:n5|ram_l3_n5:ram_n5|altsyncram:r_mem_rtl_0|altsyncram_8k61:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for layer_l3:hl3|neuron_l3_n6:n6|ram_l3_n6:ram_n6|altsyncram:r_mem_rtl_0|altsyncram_6h61:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for layer_l3:hl3|neuron_l3_n7:n7|ram_l3_n7:ram_n7|altsyncram:r_mem_rtl_0|altsyncram_1g61:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for layer_l3:hl3|neuron_l3_n8:n8|ram_l3_n8:ram_n8|altsyncram:r_mem_rtl_0|altsyncram_pi61:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for layer_l3:hl3|neuron_l3_n9:n9|ram_l3_n9:ram_n9|altsyncram:r_mem_rtl_0|altsyncram_1k61:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for layer_l3:hl3|neuron_l3_n10:n10|ram_l3_n10:ram_n10|altsyncram:r_mem_rtl_0|altsyncram_fk61:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for layer_l3:hl3|neuron_l3_n11:n11|ram_l3_n11:ram_n11|altsyncram:r_mem_rtl_0|altsyncram_gk61:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for layer_l3:hl3|neuron_l3_n12:n12|ram_l3_n12:ram_n12|altsyncram:r_mem_rtl_0|altsyncram_ik61:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for layer_l3:hl3|neuron_l3_n13:n13|ram_l3_n13:ram_n13|altsyncram:r_mem_rtl_0|altsyncram_mi61:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for layer_l3:hl3|neuron_l3_n14:n14|ram_l3_n14:ram_n14|altsyncram:r_mem_rtl_0|altsyncram_7j61:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for layer_l3:hl3|neuron_l3_n15:n15|ram_l3_n15:ram_n15|altsyncram:r_mem_rtl_0|altsyncram_8j61:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for layer_l3:hl3|neuron_l3_n16:n16|ram_l3_n16:ram_n16|altsyncram:r_mem_rtl_0|altsyncram_hn61:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for layer_l3:hl3|neuron_l3_n17:n17|ram_l3_n17:ram_n17|altsyncram:r_mem_rtl_0|altsyncram_9j61:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for layer_l3:hl3|neuron_l3_n18:n18|ram_l3_n18:ram_n18|altsyncram:r_mem_rtl_0|altsyncram_vf61:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for layer_l3:hl3|neuron_l3_n19:n19|ram_l3_n19:ram_n19|altsyncram:r_mem_rtl_0|altsyncram_cm61:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for layer_l2:hl2|neuron_l2_n0:n0|ram_l2_n0:ram_n0|altsyncram:r_mem_rtl_0|altsyncram_cg61:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for layer_l2:hl2|neuron_l2_n1:n1|ram_l2_n1:ram_n1|altsyncram:r_mem_rtl_0|altsyncram_ki61:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for layer_l2:hl2|neuron_l2_n2:n2|ram_l2_n2:ram_n2|altsyncram:r_mem_rtl_0|altsyncram_hl61:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for layer_l2:hl2|neuron_l2_n3:n3|ram_l2_n3:ram_n3|altsyncram:r_mem_rtl_0|altsyncram_mh61:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for layer_l2:hl2|neuron_l2_n4:n4|ram_l2_n4:ram_n4|altsyncram:r_mem_rtl_0|altsyncram_0g61:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for layer_l2:hl2|neuron_l2_n5:n5|ram_l2_n5:ram_n5|altsyncram:r_mem_rtl_0|altsyncram_5h61:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for layer_l2:hl2|neuron_l2_n6:n6|ram_l2_n6:ram_n6|altsyncram:r_mem_rtl_0|altsyncram_0j61:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for layer_l2:hl2|neuron_l2_n7:n7|ram_l2_n7:ram_n7|altsyncram:r_mem_rtl_0|altsyncram_9h61:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for layer_l2:hl2|neuron_l2_n8:n8|ram_l2_n8:ram_n8|altsyncram:r_mem_rtl_0|altsyncram_ri61:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for layer_l2:hl2|neuron_l2_n9:n9|ram_l2_n9:ram_n9|altsyncram:r_mem_rtl_0|altsyncram_aj61:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for layer_l2:hl2|neuron_l2_n10:n10|ram_l2_n10:ram_n10|altsyncram:r_mem_rtl_0|altsyncram_vi61:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for layer_l2:hl2|neuron_l2_n11:n11|ram_l2_n11:ram_n11|altsyncram:r_mem_rtl_0|altsyncram_2k61:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for layer_l2:hl2|neuron_l2_n12:n12|ram_l2_n12:ram_n12|altsyncram:r_mem_rtl_0|altsyncram_5k61:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for layer_l2:hl2|neuron_l2_n13:n13|ram_l2_n13:ram_n13|altsyncram:r_mem_rtl_0|altsyncram_ah61:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for layer_l2:hl2|neuron_l2_n14:n14|ram_l2_n14:ram_n14|altsyncram:r_mem_rtl_0|altsyncram_ul61:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for layer_l2:hl2|neuron_l2_n15:n15|ram_l2_n15:ram_n15|altsyncram:r_mem_rtl_0|altsyncram_2j61:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for layer_l2:hl2|neuron_l2_n16:n16|ram_l2_n16:ram_n16|altsyncram:r_mem_rtl_0|altsyncram_bk61:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for layer_l2:hl2|neuron_l2_n17:n17|ram_l2_n17:ram_n17|altsyncram:r_mem_rtl_0|altsyncram_ok61:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for layer_l2:hl2|neuron_l2_n18:n18|ram_l2_n18:ram_n18|altsyncram:r_mem_rtl_0|altsyncram_tl61:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for layer_l2:hl2|neuron_l2_n19:n19|ram_l2_n19:ram_n19|altsyncram:r_mem_rtl_0|altsyncram_3k61:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for layer_l2:hl2|neuron_l2_n20:n20|ram_l2_n20:ram_n20|altsyncram:r_mem_rtl_0|altsyncram_sj61:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for layer_l2:hl2|neuron_l2_n21:n21|ram_l2_n21:ram_n21|altsyncram:r_mem_rtl_0|altsyncram_sl61:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for layer_l2:hl2|neuron_l2_n22:n22|ram_l2_n22:ram_n22|altsyncram:r_mem_rtl_0|altsyncram_2n61:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for layer_l2:hl2|neuron_l2_n23:n23|ram_l2_n23:ram_n23|altsyncram:r_mem_rtl_0|altsyncram_1j61:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for layer_l1:hl1|neuron_l1_n0:n0|ram_l1_n0:ram_n0|altsyncram:r_mem_rtl_0|altsyncram_nf61:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for layer_l1:hl1|neuron_l1_n1:n1|ram_l1_n1:ram_n1|altsyncram:r_mem_rtl_0|altsyncram_4h61:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for layer_l1:hl1|neuron_l1_n2:n2|ram_l1_n2:ram_n2|altsyncram:r_mem_rtl_0|altsyncram_qj61:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for layer_l1:hl1|neuron_l1_n3:n3|ram_l1_n3:ram_n3|altsyncram:r_mem_rtl_0|altsyncram_ch61:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for layer_l1:hl1|neuron_l1_n4:n4|ram_l1_n4:ram_n4|altsyncram:r_mem_rtl_0|altsyncram_lh61:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for layer_l1:hl1|neuron_l1_n5:n5|ram_l1_n5:ram_n5|altsyncram:r_mem_rtl_0|altsyncram_7h61:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for layer_l1:hl1|neuron_l1_n6:n6|ram_l1_n6:ram_n6|altsyncram:r_mem_rtl_0|altsyncram_oi61:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for layer_l1:hl1|neuron_l1_n7:n7|ram_l1_n7:ram_n7|altsyncram:r_mem_rtl_0|altsyncram_nh61:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for layer_l1:hl1|neuron_l1_n8:n8|ram_l1_n8:ram_n8|altsyncram:r_mem_rtl_0|altsyncram_dg61:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for layer_l1:hl1|neuron_l1_n9:n9|ram_l1_n9:ram_n9|altsyncram:r_mem_rtl_0|altsyncram_dh61:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for layer_l1:hl1|neuron_l1_n10:n10|ram_l1_n10:ram_n10|altsyncram:r_mem_rtl_0|altsyncram_cl61:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for layer_l1:hl1|neuron_l1_n11:n11|ram_l1_n11:ram_n11|altsyncram:r_mem_rtl_0|altsyncram_en61:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for layer_l1:hl1|neuron_l1_n12:n12|ram_l1_n12:ram_n12|altsyncram:r_mem_rtl_0|altsyncram_9n61:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for layer_l1:hl1|neuron_l1_n13:n13|ram_l1_n13:ram_n13|altsyncram:r_mem_rtl_0|altsyncram_4m61:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for layer_l1:hl1|neuron_l1_n14:n14|ram_l1_n14:ram_n14|altsyncram:r_mem_rtl_0|altsyncram_ug61:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for layer_l1:hl1|neuron_l1_n15:n15|ram_l1_n15:ram_n15|altsyncram:r_mem_rtl_0|altsyncram_ji61:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for layer_l1:hl1|neuron_l1_n16:n16|ram_l1_n16:ram_n16|altsyncram:r_mem_rtl_0|altsyncram_ig61:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for layer_l1:hl1|neuron_l1_n17:n17|ram_l1_n17:ram_n17|altsyncram:r_mem_rtl_0|altsyncram_ck61:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for layer_l1:hl1|neuron_l1_n18:n18|ram_l1_n18:ram_n18|altsyncram:r_mem_rtl_0|altsyncram_hk61:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for layer_l1:hl1|neuron_l1_n19:n19|ram_l1_n19:ram_n19|altsyncram:r_mem_rtl_0|altsyncram_6k61:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for layer_l1:hl1|neuron_l1_n20:n20|ram_l1_n20:ram_n20|altsyncram:r_mem_rtl_0|altsyncram_4k61:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for layer_l1:hl1|neuron_l1_n21:n21|ram_l1_n21:ram_n21|altsyncram:r_mem_rtl_0|altsyncram_ak61:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for layer_l1:hl1|neuron_l1_n22:n22|ram_l1_n22:ram_n22|altsyncram:r_mem_rtl_0|altsyncram_dk61:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for layer_l1:hl1|neuron_l1_n23:n23|ram_l1_n23:ram_n23|altsyncram:r_mem_rtl_0|altsyncram_7k61:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for layer_l1:hl1|neuron_l1_n24:n24|ram_l1_n24:ram_n24|altsyncram:r_mem_rtl_0|altsyncram_oh61:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for layer_l1:hl1|neuron_l1_n25:n25|ram_l1_n25:ram_n25|altsyncram:r_mem_rtl_0|altsyncram_bn61:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for layer_l1:hl1|neuron_l1_n26:n26|ram_l1_n26:ram_n26|altsyncram:r_mem_rtl_0|altsyncram_qk61:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for layer_l1:hl1|neuron_l1_n27:n27|ram_l1_n27:ram_n27|altsyncram:r_mem_rtl_0|altsyncram_3i61:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for layer_l1:hl1|neuron_l1_n28:n28|ram_l1_n28:ram_n28|altsyncram:r_mem_rtl_0|altsyncram_qh61:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for layer_l1:hl1|neuron_l1_n29:n29|ram_l1_n29:ram_n29|altsyncram:r_mem_rtl_0|altsyncram_ll61:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for layer_l0:il|neuron_l0_n0:n0|ram_l0_n0:ram_n0|altsyncram:r_mem_rtl_0|altsyncram_li61:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for layer_l0:il|neuron_l0_n1:n1|ram_l0_n1:ram_n1|altsyncram:r_mem_rtl_0|altsyncram_ui61:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for layer_l0:il|neuron_l0_n2:n2|ram_l0_n2:ram_n2|altsyncram:r_mem_rtl_0|altsyncram_3j61:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for layer_l0:il|neuron_l0_n3:n3|ram_l0_n3:ram_n3|altsyncram:r_mem_rtl_0|altsyncram_4j61:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for layer_l0:il|neuron_l0_n4:n4|ram_l0_n4:ram_n4|altsyncram:r_mem_rtl_0|altsyncram_5j61:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for layer_l0:il|neuron_l0_n5:n5|ram_l0_n5:ram_n5|altsyncram:r_mem_rtl_0|altsyncram_6j61:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |amc ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; g_bits         ; 16    ; Signed Integer                             ;
; g_fxp_high     ; 4     ; Signed Integer                             ;
; g_fxp_low      ; -11   ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l0:il ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; g_bits         ; 16    ; Signed Integer                  ;
; g_fxp_high     ; 4     ; Signed Integer                  ;
; g_fxp_low      ; -11   ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l0:il|neuron_l0_n0:n0 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                  ;
; g_fxp_high     ; 4     ; Signed Integer                                  ;
; g_fxp_low      ; -11   ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l0:il|neuron_l0_n0:n0|ram_l0_n0:ram_n0 ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; g_width        ; 16    ; Signed Integer                                                   ;
; g_depth        ; 50    ; Signed Integer                                                   ;
; g_addr_bits    ; 6     ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l0:il|neuron_l0_n0:n0|mac:mac_n0 ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                             ;
; g_fxp_high     ; 4     ; Signed Integer                                             ;
; g_fxp_low      ; -11   ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l0:il|neuron_l0_n0:n0|lut_relu:act_relu ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                                    ;
; g_fxp_high     ; 4     ; Signed Integer                                                    ;
; g_fxp_low      ; -11   ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l0:il|neuron_l0_n1:n1 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                  ;
; g_fxp_high     ; 4     ; Signed Integer                                  ;
; g_fxp_low      ; -11   ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l0:il|neuron_l0_n1:n1|ram_l0_n1:ram_n1 ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; g_width        ; 16    ; Signed Integer                                                   ;
; g_depth        ; 50    ; Signed Integer                                                   ;
; g_addr_bits    ; 6     ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l0:il|neuron_l0_n1:n1|mac:mac_n1 ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                             ;
; g_fxp_high     ; 4     ; Signed Integer                                             ;
; g_fxp_low      ; -11   ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l0:il|neuron_l0_n1:n1|lut_relu:act_relu ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                                    ;
; g_fxp_high     ; 4     ; Signed Integer                                                    ;
; g_fxp_low      ; -11   ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l0:il|neuron_l0_n2:n2 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                  ;
; g_fxp_high     ; 4     ; Signed Integer                                  ;
; g_fxp_low      ; -11   ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l0:il|neuron_l0_n2:n2|ram_l0_n2:ram_n2 ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; g_width        ; 16    ; Signed Integer                                                   ;
; g_depth        ; 50    ; Signed Integer                                                   ;
; g_addr_bits    ; 6     ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l0:il|neuron_l0_n2:n2|mac:mac_n2 ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                             ;
; g_fxp_high     ; 4     ; Signed Integer                                             ;
; g_fxp_low      ; -11   ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l0:il|neuron_l0_n2:n2|lut_relu:act_relu ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                                    ;
; g_fxp_high     ; 4     ; Signed Integer                                                    ;
; g_fxp_low      ; -11   ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l0:il|neuron_l0_n3:n3 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                  ;
; g_fxp_high     ; 4     ; Signed Integer                                  ;
; g_fxp_low      ; -11   ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l0:il|neuron_l0_n3:n3|ram_l0_n3:ram_n3 ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; g_width        ; 16    ; Signed Integer                                                   ;
; g_depth        ; 50    ; Signed Integer                                                   ;
; g_addr_bits    ; 6     ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l0:il|neuron_l0_n3:n3|mac:mac_n3 ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                             ;
; g_fxp_high     ; 4     ; Signed Integer                                             ;
; g_fxp_low      ; -11   ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l0:il|neuron_l0_n3:n3|lut_relu:act_relu ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                                    ;
; g_fxp_high     ; 4     ; Signed Integer                                                    ;
; g_fxp_low      ; -11   ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l0:il|neuron_l0_n4:n4 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                  ;
; g_fxp_high     ; 4     ; Signed Integer                                  ;
; g_fxp_low      ; -11   ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l0:il|neuron_l0_n4:n4|ram_l0_n4:ram_n4 ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; g_width        ; 16    ; Signed Integer                                                   ;
; g_depth        ; 50    ; Signed Integer                                                   ;
; g_addr_bits    ; 6     ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l0:il|neuron_l0_n4:n4|mac:mac_n4 ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                             ;
; g_fxp_high     ; 4     ; Signed Integer                                             ;
; g_fxp_low      ; -11   ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l0:il|neuron_l0_n4:n4|lut_relu:act_relu ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                                    ;
; g_fxp_high     ; 4     ; Signed Integer                                                    ;
; g_fxp_low      ; -11   ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l0:il|neuron_l0_n5:n5 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                  ;
; g_fxp_high     ; 4     ; Signed Integer                                  ;
; g_fxp_low      ; -11   ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l0:il|neuron_l0_n5:n5|ram_l0_n5:ram_n5 ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; g_width        ; 16    ; Signed Integer                                                   ;
; g_depth        ; 50    ; Signed Integer                                                   ;
; g_addr_bits    ; 6     ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l0:il|neuron_l0_n5:n5|mac:mac_n5 ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                             ;
; g_fxp_high     ; 4     ; Signed Integer                                             ;
; g_fxp_low      ; -11   ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l0:il|neuron_l0_n5:n5|lut_relu:act_relu ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                                    ;
; g_fxp_high     ; 4     ; Signed Integer                                                    ;
; g_fxp_low      ; -11   ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l1:hl1 ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; g_bits         ; 16    ; Signed Integer                   ;
; g_fxp_high     ; 4     ; Signed Integer                   ;
; g_fxp_low      ; -11   ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n0:n0 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                   ;
; g_fxp_high     ; 4     ; Signed Integer                                   ;
; g_fxp_low      ; -11   ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n0:n0|ram_l1_n0:ram_n0 ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; g_width        ; 16    ; Signed Integer                                                    ;
; g_depth        ; 50    ; Signed Integer                                                    ;
; g_addr_bits    ; 6     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n0:n0|mac:mac_n0 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                              ;
; g_fxp_high     ; 4     ; Signed Integer                                              ;
; g_fxp_low      ; -11   ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n0:n0|lut_tanh:act_lut_tanh ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                                         ;
; g_fxp_high     ; 4     ; Signed Integer                                                         ;
; g_fxp_low      ; -11   ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n1:n1 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                   ;
; g_fxp_high     ; 4     ; Signed Integer                                   ;
; g_fxp_low      ; -11   ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n1:n1|ram_l1_n1:ram_n1 ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; g_width        ; 16    ; Signed Integer                                                    ;
; g_depth        ; 50    ; Signed Integer                                                    ;
; g_addr_bits    ; 6     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n1:n1|mac:mac_n1 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                              ;
; g_fxp_high     ; 4     ; Signed Integer                                              ;
; g_fxp_low      ; -11   ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n1:n1|lut_tanh:act_lut_tanh ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                                         ;
; g_fxp_high     ; 4     ; Signed Integer                                                         ;
; g_fxp_low      ; -11   ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n2:n2 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                   ;
; g_fxp_high     ; 4     ; Signed Integer                                   ;
; g_fxp_low      ; -11   ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n2:n2|ram_l1_n2:ram_n2 ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; g_width        ; 16    ; Signed Integer                                                    ;
; g_depth        ; 50    ; Signed Integer                                                    ;
; g_addr_bits    ; 6     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n2:n2|mac:mac_n2 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                              ;
; g_fxp_high     ; 4     ; Signed Integer                                              ;
; g_fxp_low      ; -11   ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n2:n2|lut_tanh:act_lut_tanh ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                                         ;
; g_fxp_high     ; 4     ; Signed Integer                                                         ;
; g_fxp_low      ; -11   ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n3:n3 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                   ;
; g_fxp_high     ; 4     ; Signed Integer                                   ;
; g_fxp_low      ; -11   ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n3:n3|ram_l1_n3:ram_n3 ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; g_width        ; 16    ; Signed Integer                                                    ;
; g_depth        ; 50    ; Signed Integer                                                    ;
; g_addr_bits    ; 6     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n3:n3|mac:mac_n3 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                              ;
; g_fxp_high     ; 4     ; Signed Integer                                              ;
; g_fxp_low      ; -11   ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n3:n3|lut_tanh:act_lut_tanh ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                                         ;
; g_fxp_high     ; 4     ; Signed Integer                                                         ;
; g_fxp_low      ; -11   ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n4:n4 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                   ;
; g_fxp_high     ; 4     ; Signed Integer                                   ;
; g_fxp_low      ; -11   ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n4:n4|ram_l1_n4:ram_n4 ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; g_width        ; 16    ; Signed Integer                                                    ;
; g_depth        ; 50    ; Signed Integer                                                    ;
; g_addr_bits    ; 6     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n4:n4|mac:mac_n4 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                              ;
; g_fxp_high     ; 4     ; Signed Integer                                              ;
; g_fxp_low      ; -11   ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n4:n4|lut_tanh:act_lut_tanh ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                                         ;
; g_fxp_high     ; 4     ; Signed Integer                                                         ;
; g_fxp_low      ; -11   ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n5:n5 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                   ;
; g_fxp_high     ; 4     ; Signed Integer                                   ;
; g_fxp_low      ; -11   ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n5:n5|ram_l1_n5:ram_n5 ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; g_width        ; 16    ; Signed Integer                                                    ;
; g_depth        ; 50    ; Signed Integer                                                    ;
; g_addr_bits    ; 6     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n5:n5|mac:mac_n5 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                              ;
; g_fxp_high     ; 4     ; Signed Integer                                              ;
; g_fxp_low      ; -11   ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n5:n5|lut_tanh:act_lut_tanh ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                                         ;
; g_fxp_high     ; 4     ; Signed Integer                                                         ;
; g_fxp_low      ; -11   ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n6:n6 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                   ;
; g_fxp_high     ; 4     ; Signed Integer                                   ;
; g_fxp_low      ; -11   ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n6:n6|ram_l1_n6:ram_n6 ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; g_width        ; 16    ; Signed Integer                                                    ;
; g_depth        ; 50    ; Signed Integer                                                    ;
; g_addr_bits    ; 6     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n6:n6|mac:mac_n6 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                              ;
; g_fxp_high     ; 4     ; Signed Integer                                              ;
; g_fxp_low      ; -11   ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n6:n6|lut_tanh:act_lut_tanh ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                                         ;
; g_fxp_high     ; 4     ; Signed Integer                                                         ;
; g_fxp_low      ; -11   ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n7:n7 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                   ;
; g_fxp_high     ; 4     ; Signed Integer                                   ;
; g_fxp_low      ; -11   ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n7:n7|ram_l1_n7:ram_n7 ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; g_width        ; 16    ; Signed Integer                                                    ;
; g_depth        ; 50    ; Signed Integer                                                    ;
; g_addr_bits    ; 6     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n7:n7|mac:mac_n7 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                              ;
; g_fxp_high     ; 4     ; Signed Integer                                              ;
; g_fxp_low      ; -11   ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n7:n7|lut_tanh:act_lut_tanh ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                                         ;
; g_fxp_high     ; 4     ; Signed Integer                                                         ;
; g_fxp_low      ; -11   ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n8:n8 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                   ;
; g_fxp_high     ; 4     ; Signed Integer                                   ;
; g_fxp_low      ; -11   ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n8:n8|ram_l1_n8:ram_n8 ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; g_width        ; 16    ; Signed Integer                                                    ;
; g_depth        ; 50    ; Signed Integer                                                    ;
; g_addr_bits    ; 6     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n8:n8|mac:mac_n8 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                              ;
; g_fxp_high     ; 4     ; Signed Integer                                              ;
; g_fxp_low      ; -11   ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n8:n8|lut_tanh:act_lut_tanh ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                                         ;
; g_fxp_high     ; 4     ; Signed Integer                                                         ;
; g_fxp_low      ; -11   ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n9:n9 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                   ;
; g_fxp_high     ; 4     ; Signed Integer                                   ;
; g_fxp_low      ; -11   ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n9:n9|ram_l1_n9:ram_n9 ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; g_width        ; 16    ; Signed Integer                                                    ;
; g_depth        ; 50    ; Signed Integer                                                    ;
; g_addr_bits    ; 6     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n9:n9|mac:mac_n9 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                              ;
; g_fxp_high     ; 4     ; Signed Integer                                              ;
; g_fxp_low      ; -11   ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n9:n9|lut_tanh:act_lut_tanh ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                                         ;
; g_fxp_high     ; 4     ; Signed Integer                                                         ;
; g_fxp_low      ; -11   ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n10:n10 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                     ;
; g_fxp_high     ; 4     ; Signed Integer                                     ;
; g_fxp_low      ; -11   ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n10:n10|ram_l1_n10:ram_n10 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; g_width        ; 16    ; Signed Integer                                                        ;
; g_depth        ; 50    ; Signed Integer                                                        ;
; g_addr_bits    ; 6     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n10:n10|mac:mac_n10 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                                 ;
; g_fxp_high     ; 4     ; Signed Integer                                                 ;
; g_fxp_low      ; -11   ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n10:n10|lut_tanh:act_lut_tanh ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                                           ;
; g_fxp_high     ; 4     ; Signed Integer                                                           ;
; g_fxp_low      ; -11   ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n11:n11 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                     ;
; g_fxp_high     ; 4     ; Signed Integer                                     ;
; g_fxp_low      ; -11   ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n11:n11|ram_l1_n11:ram_n11 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; g_width        ; 16    ; Signed Integer                                                        ;
; g_depth        ; 50    ; Signed Integer                                                        ;
; g_addr_bits    ; 6     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n11:n11|mac:mac_n11 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                                 ;
; g_fxp_high     ; 4     ; Signed Integer                                                 ;
; g_fxp_low      ; -11   ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n11:n11|lut_tanh:act_lut_tanh ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                                           ;
; g_fxp_high     ; 4     ; Signed Integer                                                           ;
; g_fxp_low      ; -11   ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n12:n12 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                     ;
; g_fxp_high     ; 4     ; Signed Integer                                     ;
; g_fxp_low      ; -11   ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n12:n12|ram_l1_n12:ram_n12 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; g_width        ; 16    ; Signed Integer                                                        ;
; g_depth        ; 50    ; Signed Integer                                                        ;
; g_addr_bits    ; 6     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n12:n12|mac:mac_n12 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                                 ;
; g_fxp_high     ; 4     ; Signed Integer                                                 ;
; g_fxp_low      ; -11   ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n12:n12|lut_tanh:act_lut_tanh ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                                           ;
; g_fxp_high     ; 4     ; Signed Integer                                                           ;
; g_fxp_low      ; -11   ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n13:n13 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                     ;
; g_fxp_high     ; 4     ; Signed Integer                                     ;
; g_fxp_low      ; -11   ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n13:n13|ram_l1_n13:ram_n13 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; g_width        ; 16    ; Signed Integer                                                        ;
; g_depth        ; 50    ; Signed Integer                                                        ;
; g_addr_bits    ; 6     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n13:n13|mac:mac_n13 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                                 ;
; g_fxp_high     ; 4     ; Signed Integer                                                 ;
; g_fxp_low      ; -11   ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n13:n13|lut_tanh:act_lut_tanh ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                                           ;
; g_fxp_high     ; 4     ; Signed Integer                                                           ;
; g_fxp_low      ; -11   ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n14:n14 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                     ;
; g_fxp_high     ; 4     ; Signed Integer                                     ;
; g_fxp_low      ; -11   ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n14:n14|ram_l1_n14:ram_n14 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; g_width        ; 16    ; Signed Integer                                                        ;
; g_depth        ; 50    ; Signed Integer                                                        ;
; g_addr_bits    ; 6     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n14:n14|mac:mac_n14 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                                 ;
; g_fxp_high     ; 4     ; Signed Integer                                                 ;
; g_fxp_low      ; -11   ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n14:n14|lut_tanh:act_lut_tanh ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                                           ;
; g_fxp_high     ; 4     ; Signed Integer                                                           ;
; g_fxp_low      ; -11   ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n15:n15 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                     ;
; g_fxp_high     ; 4     ; Signed Integer                                     ;
; g_fxp_low      ; -11   ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n15:n15|ram_l1_n15:ram_n15 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; g_width        ; 16    ; Signed Integer                                                        ;
; g_depth        ; 50    ; Signed Integer                                                        ;
; g_addr_bits    ; 6     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n15:n15|mac:mac_n15 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                                 ;
; g_fxp_high     ; 4     ; Signed Integer                                                 ;
; g_fxp_low      ; -11   ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n15:n15|lut_tanh:act_lut_tanh ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                                           ;
; g_fxp_high     ; 4     ; Signed Integer                                                           ;
; g_fxp_low      ; -11   ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n16:n16 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                     ;
; g_fxp_high     ; 4     ; Signed Integer                                     ;
; g_fxp_low      ; -11   ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n16:n16|ram_l1_n16:ram_n16 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; g_width        ; 16    ; Signed Integer                                                        ;
; g_depth        ; 50    ; Signed Integer                                                        ;
; g_addr_bits    ; 6     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n16:n16|mac:mac_n16 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                                 ;
; g_fxp_high     ; 4     ; Signed Integer                                                 ;
; g_fxp_low      ; -11   ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n16:n16|lut_tanh:act_lut_tanh ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                                           ;
; g_fxp_high     ; 4     ; Signed Integer                                                           ;
; g_fxp_low      ; -11   ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n17:n17 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                     ;
; g_fxp_high     ; 4     ; Signed Integer                                     ;
; g_fxp_low      ; -11   ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n17:n17|ram_l1_n17:ram_n17 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; g_width        ; 16    ; Signed Integer                                                        ;
; g_depth        ; 50    ; Signed Integer                                                        ;
; g_addr_bits    ; 6     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n17:n17|mac:mac_n17 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                                 ;
; g_fxp_high     ; 4     ; Signed Integer                                                 ;
; g_fxp_low      ; -11   ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n17:n17|lut_tanh:act_lut_tanh ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                                           ;
; g_fxp_high     ; 4     ; Signed Integer                                                           ;
; g_fxp_low      ; -11   ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n18:n18 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                     ;
; g_fxp_high     ; 4     ; Signed Integer                                     ;
; g_fxp_low      ; -11   ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n18:n18|ram_l1_n18:ram_n18 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; g_width        ; 16    ; Signed Integer                                                        ;
; g_depth        ; 50    ; Signed Integer                                                        ;
; g_addr_bits    ; 6     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n18:n18|mac:mac_n18 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                                 ;
; g_fxp_high     ; 4     ; Signed Integer                                                 ;
; g_fxp_low      ; -11   ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n18:n18|lut_tanh:act_lut_tanh ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                                           ;
; g_fxp_high     ; 4     ; Signed Integer                                                           ;
; g_fxp_low      ; -11   ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n19:n19 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                     ;
; g_fxp_high     ; 4     ; Signed Integer                                     ;
; g_fxp_low      ; -11   ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n19:n19|ram_l1_n19:ram_n19 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; g_width        ; 16    ; Signed Integer                                                        ;
; g_depth        ; 50    ; Signed Integer                                                        ;
; g_addr_bits    ; 6     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n19:n19|mac:mac_n19 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                                 ;
; g_fxp_high     ; 4     ; Signed Integer                                                 ;
; g_fxp_low      ; -11   ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n19:n19|lut_tanh:act_lut_tanh ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                                           ;
; g_fxp_high     ; 4     ; Signed Integer                                                           ;
; g_fxp_low      ; -11   ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n20:n20 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                     ;
; g_fxp_high     ; 4     ; Signed Integer                                     ;
; g_fxp_low      ; -11   ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n20:n20|ram_l1_n20:ram_n20 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; g_width        ; 16    ; Signed Integer                                                        ;
; g_depth        ; 50    ; Signed Integer                                                        ;
; g_addr_bits    ; 6     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n20:n20|mac:mac_n20 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                                 ;
; g_fxp_high     ; 4     ; Signed Integer                                                 ;
; g_fxp_low      ; -11   ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n20:n20|lut_tanh:act_lut_tanh ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                                           ;
; g_fxp_high     ; 4     ; Signed Integer                                                           ;
; g_fxp_low      ; -11   ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n21:n21 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                     ;
; g_fxp_high     ; 4     ; Signed Integer                                     ;
; g_fxp_low      ; -11   ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n21:n21|ram_l1_n21:ram_n21 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; g_width        ; 16    ; Signed Integer                                                        ;
; g_depth        ; 50    ; Signed Integer                                                        ;
; g_addr_bits    ; 6     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n21:n21|mac:mac_n21 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                                 ;
; g_fxp_high     ; 4     ; Signed Integer                                                 ;
; g_fxp_low      ; -11   ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n21:n21|lut_tanh:act_lut_tanh ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                                           ;
; g_fxp_high     ; 4     ; Signed Integer                                                           ;
; g_fxp_low      ; -11   ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n22:n22 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                     ;
; g_fxp_high     ; 4     ; Signed Integer                                     ;
; g_fxp_low      ; -11   ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n22:n22|ram_l1_n22:ram_n22 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; g_width        ; 16    ; Signed Integer                                                        ;
; g_depth        ; 50    ; Signed Integer                                                        ;
; g_addr_bits    ; 6     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n22:n22|mac:mac_n22 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                                 ;
; g_fxp_high     ; 4     ; Signed Integer                                                 ;
; g_fxp_low      ; -11   ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n22:n22|lut_tanh:act_lut_tanh ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                                           ;
; g_fxp_high     ; 4     ; Signed Integer                                                           ;
; g_fxp_low      ; -11   ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n23:n23 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                     ;
; g_fxp_high     ; 4     ; Signed Integer                                     ;
; g_fxp_low      ; -11   ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n23:n23|ram_l1_n23:ram_n23 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; g_width        ; 16    ; Signed Integer                                                        ;
; g_depth        ; 50    ; Signed Integer                                                        ;
; g_addr_bits    ; 6     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n23:n23|mac:mac_n23 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                                 ;
; g_fxp_high     ; 4     ; Signed Integer                                                 ;
; g_fxp_low      ; -11   ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n23:n23|lut_tanh:act_lut_tanh ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                                           ;
; g_fxp_high     ; 4     ; Signed Integer                                                           ;
; g_fxp_low      ; -11   ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n24:n24 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                     ;
; g_fxp_high     ; 4     ; Signed Integer                                     ;
; g_fxp_low      ; -11   ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n24:n24|ram_l1_n24:ram_n24 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; g_width        ; 16    ; Signed Integer                                                        ;
; g_depth        ; 50    ; Signed Integer                                                        ;
; g_addr_bits    ; 6     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n24:n24|mac:mac_n24 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                                 ;
; g_fxp_high     ; 4     ; Signed Integer                                                 ;
; g_fxp_low      ; -11   ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n24:n24|lut_tanh:act_lut_tanh ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                                           ;
; g_fxp_high     ; 4     ; Signed Integer                                                           ;
; g_fxp_low      ; -11   ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n25:n25 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                     ;
; g_fxp_high     ; 4     ; Signed Integer                                     ;
; g_fxp_low      ; -11   ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n25:n25|ram_l1_n25:ram_n25 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; g_width        ; 16    ; Signed Integer                                                        ;
; g_depth        ; 50    ; Signed Integer                                                        ;
; g_addr_bits    ; 6     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n25:n25|mac:mac_n25 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                                 ;
; g_fxp_high     ; 4     ; Signed Integer                                                 ;
; g_fxp_low      ; -11   ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n25:n25|lut_tanh:act_lut_tanh ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                                           ;
; g_fxp_high     ; 4     ; Signed Integer                                                           ;
; g_fxp_low      ; -11   ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n26:n26 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                     ;
; g_fxp_high     ; 4     ; Signed Integer                                     ;
; g_fxp_low      ; -11   ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n26:n26|ram_l1_n26:ram_n26 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; g_width        ; 16    ; Signed Integer                                                        ;
; g_depth        ; 50    ; Signed Integer                                                        ;
; g_addr_bits    ; 6     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n26:n26|mac:mac_n26 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                                 ;
; g_fxp_high     ; 4     ; Signed Integer                                                 ;
; g_fxp_low      ; -11   ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n26:n26|lut_tanh:act_lut_tanh ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                                           ;
; g_fxp_high     ; 4     ; Signed Integer                                                           ;
; g_fxp_low      ; -11   ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n27:n27 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                     ;
; g_fxp_high     ; 4     ; Signed Integer                                     ;
; g_fxp_low      ; -11   ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n27:n27|ram_l1_n27:ram_n27 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; g_width        ; 16    ; Signed Integer                                                        ;
; g_depth        ; 50    ; Signed Integer                                                        ;
; g_addr_bits    ; 6     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n27:n27|mac:mac_n27 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                                 ;
; g_fxp_high     ; 4     ; Signed Integer                                                 ;
; g_fxp_low      ; -11   ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n27:n27|lut_tanh:act_lut_tanh ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                                           ;
; g_fxp_high     ; 4     ; Signed Integer                                                           ;
; g_fxp_low      ; -11   ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n28:n28 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                     ;
; g_fxp_high     ; 4     ; Signed Integer                                     ;
; g_fxp_low      ; -11   ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n28:n28|ram_l1_n28:ram_n28 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; g_width        ; 16    ; Signed Integer                                                        ;
; g_depth        ; 50    ; Signed Integer                                                        ;
; g_addr_bits    ; 6     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n28:n28|mac:mac_n28 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                                 ;
; g_fxp_high     ; 4     ; Signed Integer                                                 ;
; g_fxp_low      ; -11   ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n28:n28|lut_tanh:act_lut_tanh ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                                           ;
; g_fxp_high     ; 4     ; Signed Integer                                                           ;
; g_fxp_low      ; -11   ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n29:n29 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                     ;
; g_fxp_high     ; 4     ; Signed Integer                                     ;
; g_fxp_low      ; -11   ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n29:n29|ram_l1_n29:ram_n29 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; g_width        ; 16    ; Signed Integer                                                        ;
; g_depth        ; 50    ; Signed Integer                                                        ;
; g_addr_bits    ; 6     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n29:n29|mac:mac_n29 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                                 ;
; g_fxp_high     ; 4     ; Signed Integer                                                 ;
; g_fxp_low      ; -11   ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l1:hl1|neuron_l1_n29:n29|lut_tanh:act_lut_tanh ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                                           ;
; g_fxp_high     ; 4     ; Signed Integer                                                           ;
; g_fxp_low      ; -11   ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l2:hl2 ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; g_bits         ; 16    ; Signed Integer                   ;
; g_fxp_high     ; 4     ; Signed Integer                   ;
; g_fxp_low      ; -11   ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n0:n0 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                   ;
; g_fxp_high     ; 4     ; Signed Integer                                   ;
; g_fxp_low      ; -11   ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n0:n0|ram_l2_n0:ram_n0 ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; g_width        ; 16    ; Signed Integer                                                    ;
; g_depth        ; 50    ; Signed Integer                                                    ;
; g_addr_bits    ; 6     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n0:n0|mac:mac_n0 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                              ;
; g_fxp_high     ; 4     ; Signed Integer                                              ;
; g_fxp_low      ; -11   ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n0:n0|lut_tanh:act_lut_tanh ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                                         ;
; g_fxp_high     ; 4     ; Signed Integer                                                         ;
; g_fxp_low      ; -11   ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n1:n1 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                   ;
; g_fxp_high     ; 4     ; Signed Integer                                   ;
; g_fxp_low      ; -11   ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n1:n1|ram_l2_n1:ram_n1 ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; g_width        ; 16    ; Signed Integer                                                    ;
; g_depth        ; 50    ; Signed Integer                                                    ;
; g_addr_bits    ; 6     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n1:n1|mac:mac_n1 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                              ;
; g_fxp_high     ; 4     ; Signed Integer                                              ;
; g_fxp_low      ; -11   ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n1:n1|lut_tanh:act_lut_tanh ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                                         ;
; g_fxp_high     ; 4     ; Signed Integer                                                         ;
; g_fxp_low      ; -11   ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n2:n2 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                   ;
; g_fxp_high     ; 4     ; Signed Integer                                   ;
; g_fxp_low      ; -11   ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n2:n2|ram_l2_n2:ram_n2 ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; g_width        ; 16    ; Signed Integer                                                    ;
; g_depth        ; 50    ; Signed Integer                                                    ;
; g_addr_bits    ; 6     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n2:n2|mac:mac_n2 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                              ;
; g_fxp_high     ; 4     ; Signed Integer                                              ;
; g_fxp_low      ; -11   ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n2:n2|lut_tanh:act_lut_tanh ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                                         ;
; g_fxp_high     ; 4     ; Signed Integer                                                         ;
; g_fxp_low      ; -11   ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n3:n3 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                   ;
; g_fxp_high     ; 4     ; Signed Integer                                   ;
; g_fxp_low      ; -11   ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n3:n3|ram_l2_n3:ram_n3 ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; g_width        ; 16    ; Signed Integer                                                    ;
; g_depth        ; 50    ; Signed Integer                                                    ;
; g_addr_bits    ; 6     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n3:n3|mac:mac_n3 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                              ;
; g_fxp_high     ; 4     ; Signed Integer                                              ;
; g_fxp_low      ; -11   ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n3:n3|lut_tanh:act_lut_tanh ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                                         ;
; g_fxp_high     ; 4     ; Signed Integer                                                         ;
; g_fxp_low      ; -11   ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n4:n4 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                   ;
; g_fxp_high     ; 4     ; Signed Integer                                   ;
; g_fxp_low      ; -11   ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n4:n4|ram_l2_n4:ram_n4 ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; g_width        ; 16    ; Signed Integer                                                    ;
; g_depth        ; 50    ; Signed Integer                                                    ;
; g_addr_bits    ; 6     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n4:n4|mac:mac_n4 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                              ;
; g_fxp_high     ; 4     ; Signed Integer                                              ;
; g_fxp_low      ; -11   ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n4:n4|lut_tanh:act_lut_tanh ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                                         ;
; g_fxp_high     ; 4     ; Signed Integer                                                         ;
; g_fxp_low      ; -11   ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n5:n5 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                   ;
; g_fxp_high     ; 4     ; Signed Integer                                   ;
; g_fxp_low      ; -11   ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n5:n5|ram_l2_n5:ram_n5 ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; g_width        ; 16    ; Signed Integer                                                    ;
; g_depth        ; 50    ; Signed Integer                                                    ;
; g_addr_bits    ; 6     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n5:n5|mac:mac_n5 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                              ;
; g_fxp_high     ; 4     ; Signed Integer                                              ;
; g_fxp_low      ; -11   ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n5:n5|lut_tanh:act_lut_tanh ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                                         ;
; g_fxp_high     ; 4     ; Signed Integer                                                         ;
; g_fxp_low      ; -11   ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n6:n6 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                   ;
; g_fxp_high     ; 4     ; Signed Integer                                   ;
; g_fxp_low      ; -11   ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n6:n6|ram_l2_n6:ram_n6 ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; g_width        ; 16    ; Signed Integer                                                    ;
; g_depth        ; 50    ; Signed Integer                                                    ;
; g_addr_bits    ; 6     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n6:n6|mac:mac_n6 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                              ;
; g_fxp_high     ; 4     ; Signed Integer                                              ;
; g_fxp_low      ; -11   ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n6:n6|lut_tanh:act_lut_tanh ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                                         ;
; g_fxp_high     ; 4     ; Signed Integer                                                         ;
; g_fxp_low      ; -11   ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n7:n7 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                   ;
; g_fxp_high     ; 4     ; Signed Integer                                   ;
; g_fxp_low      ; -11   ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n7:n7|ram_l2_n7:ram_n7 ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; g_width        ; 16    ; Signed Integer                                                    ;
; g_depth        ; 50    ; Signed Integer                                                    ;
; g_addr_bits    ; 6     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n7:n7|mac:mac_n7 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                              ;
; g_fxp_high     ; 4     ; Signed Integer                                              ;
; g_fxp_low      ; -11   ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n7:n7|lut_tanh:act_lut_tanh ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                                         ;
; g_fxp_high     ; 4     ; Signed Integer                                                         ;
; g_fxp_low      ; -11   ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n8:n8 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                   ;
; g_fxp_high     ; 4     ; Signed Integer                                   ;
; g_fxp_low      ; -11   ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n8:n8|ram_l2_n8:ram_n8 ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; g_width        ; 16    ; Signed Integer                                                    ;
; g_depth        ; 50    ; Signed Integer                                                    ;
; g_addr_bits    ; 6     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n8:n8|mac:mac_n8 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                              ;
; g_fxp_high     ; 4     ; Signed Integer                                              ;
; g_fxp_low      ; -11   ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n8:n8|lut_tanh:act_lut_tanh ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                                         ;
; g_fxp_high     ; 4     ; Signed Integer                                                         ;
; g_fxp_low      ; -11   ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n9:n9 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                   ;
; g_fxp_high     ; 4     ; Signed Integer                                   ;
; g_fxp_low      ; -11   ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n9:n9|ram_l2_n9:ram_n9 ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; g_width        ; 16    ; Signed Integer                                                    ;
; g_depth        ; 50    ; Signed Integer                                                    ;
; g_addr_bits    ; 6     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n9:n9|mac:mac_n9 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                              ;
; g_fxp_high     ; 4     ; Signed Integer                                              ;
; g_fxp_low      ; -11   ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n9:n9|lut_tanh:act_lut_tanh ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                                         ;
; g_fxp_high     ; 4     ; Signed Integer                                                         ;
; g_fxp_low      ; -11   ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n10:n10 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                     ;
; g_fxp_high     ; 4     ; Signed Integer                                     ;
; g_fxp_low      ; -11   ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n10:n10|ram_l2_n10:ram_n10 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; g_width        ; 16    ; Signed Integer                                                        ;
; g_depth        ; 50    ; Signed Integer                                                        ;
; g_addr_bits    ; 6     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n10:n10|mac:mac_n10 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                                 ;
; g_fxp_high     ; 4     ; Signed Integer                                                 ;
; g_fxp_low      ; -11   ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n10:n10|lut_tanh:act_lut_tanh ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                                           ;
; g_fxp_high     ; 4     ; Signed Integer                                                           ;
; g_fxp_low      ; -11   ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n11:n11 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                     ;
; g_fxp_high     ; 4     ; Signed Integer                                     ;
; g_fxp_low      ; -11   ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n11:n11|ram_l2_n11:ram_n11 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; g_width        ; 16    ; Signed Integer                                                        ;
; g_depth        ; 50    ; Signed Integer                                                        ;
; g_addr_bits    ; 6     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n11:n11|mac:mac_n11 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                                 ;
; g_fxp_high     ; 4     ; Signed Integer                                                 ;
; g_fxp_low      ; -11   ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n11:n11|lut_tanh:act_lut_tanh ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                                           ;
; g_fxp_high     ; 4     ; Signed Integer                                                           ;
; g_fxp_low      ; -11   ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n12:n12 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                     ;
; g_fxp_high     ; 4     ; Signed Integer                                     ;
; g_fxp_low      ; -11   ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n12:n12|ram_l2_n12:ram_n12 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; g_width        ; 16    ; Signed Integer                                                        ;
; g_depth        ; 50    ; Signed Integer                                                        ;
; g_addr_bits    ; 6     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n12:n12|mac:mac_n12 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                                 ;
; g_fxp_high     ; 4     ; Signed Integer                                                 ;
; g_fxp_low      ; -11   ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n12:n12|lut_tanh:act_lut_tanh ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                                           ;
; g_fxp_high     ; 4     ; Signed Integer                                                           ;
; g_fxp_low      ; -11   ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n13:n13 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                     ;
; g_fxp_high     ; 4     ; Signed Integer                                     ;
; g_fxp_low      ; -11   ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n13:n13|ram_l2_n13:ram_n13 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; g_width        ; 16    ; Signed Integer                                                        ;
; g_depth        ; 50    ; Signed Integer                                                        ;
; g_addr_bits    ; 6     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n13:n13|mac:mac_n13 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                                 ;
; g_fxp_high     ; 4     ; Signed Integer                                                 ;
; g_fxp_low      ; -11   ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n13:n13|lut_tanh:act_lut_tanh ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                                           ;
; g_fxp_high     ; 4     ; Signed Integer                                                           ;
; g_fxp_low      ; -11   ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n14:n14 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                     ;
; g_fxp_high     ; 4     ; Signed Integer                                     ;
; g_fxp_low      ; -11   ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n14:n14|ram_l2_n14:ram_n14 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; g_width        ; 16    ; Signed Integer                                                        ;
; g_depth        ; 50    ; Signed Integer                                                        ;
; g_addr_bits    ; 6     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n14:n14|mac:mac_n14 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                                 ;
; g_fxp_high     ; 4     ; Signed Integer                                                 ;
; g_fxp_low      ; -11   ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n14:n14|lut_tanh:act_lut_tanh ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                                           ;
; g_fxp_high     ; 4     ; Signed Integer                                                           ;
; g_fxp_low      ; -11   ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n15:n15 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                     ;
; g_fxp_high     ; 4     ; Signed Integer                                     ;
; g_fxp_low      ; -11   ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n15:n15|ram_l2_n15:ram_n15 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; g_width        ; 16    ; Signed Integer                                                        ;
; g_depth        ; 50    ; Signed Integer                                                        ;
; g_addr_bits    ; 6     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n15:n15|mac:mac_n15 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                                 ;
; g_fxp_high     ; 4     ; Signed Integer                                                 ;
; g_fxp_low      ; -11   ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n15:n15|lut_tanh:act_lut_tanh ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                                           ;
; g_fxp_high     ; 4     ; Signed Integer                                                           ;
; g_fxp_low      ; -11   ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n16:n16 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                     ;
; g_fxp_high     ; 4     ; Signed Integer                                     ;
; g_fxp_low      ; -11   ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n16:n16|ram_l2_n16:ram_n16 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; g_width        ; 16    ; Signed Integer                                                        ;
; g_depth        ; 50    ; Signed Integer                                                        ;
; g_addr_bits    ; 6     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n16:n16|mac:mac_n16 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                                 ;
; g_fxp_high     ; 4     ; Signed Integer                                                 ;
; g_fxp_low      ; -11   ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n16:n16|lut_tanh:act_lut_tanh ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                                           ;
; g_fxp_high     ; 4     ; Signed Integer                                                           ;
; g_fxp_low      ; -11   ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n17:n17 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                     ;
; g_fxp_high     ; 4     ; Signed Integer                                     ;
; g_fxp_low      ; -11   ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n17:n17|ram_l2_n17:ram_n17 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; g_width        ; 16    ; Signed Integer                                                        ;
; g_depth        ; 50    ; Signed Integer                                                        ;
; g_addr_bits    ; 6     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n17:n17|mac:mac_n17 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                                 ;
; g_fxp_high     ; 4     ; Signed Integer                                                 ;
; g_fxp_low      ; -11   ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n17:n17|lut_tanh:act_lut_tanh ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                                           ;
; g_fxp_high     ; 4     ; Signed Integer                                                           ;
; g_fxp_low      ; -11   ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n18:n18 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                     ;
; g_fxp_high     ; 4     ; Signed Integer                                     ;
; g_fxp_low      ; -11   ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n18:n18|ram_l2_n18:ram_n18 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; g_width        ; 16    ; Signed Integer                                                        ;
; g_depth        ; 50    ; Signed Integer                                                        ;
; g_addr_bits    ; 6     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n18:n18|mac:mac_n18 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                                 ;
; g_fxp_high     ; 4     ; Signed Integer                                                 ;
; g_fxp_low      ; -11   ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n18:n18|lut_tanh:act_lut_tanh ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                                           ;
; g_fxp_high     ; 4     ; Signed Integer                                                           ;
; g_fxp_low      ; -11   ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n19:n19 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                     ;
; g_fxp_high     ; 4     ; Signed Integer                                     ;
; g_fxp_low      ; -11   ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n19:n19|ram_l2_n19:ram_n19 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; g_width        ; 16    ; Signed Integer                                                        ;
; g_depth        ; 50    ; Signed Integer                                                        ;
; g_addr_bits    ; 6     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n19:n19|mac:mac_n19 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                                 ;
; g_fxp_high     ; 4     ; Signed Integer                                                 ;
; g_fxp_low      ; -11   ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n19:n19|lut_tanh:act_lut_tanh ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                                           ;
; g_fxp_high     ; 4     ; Signed Integer                                                           ;
; g_fxp_low      ; -11   ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n20:n20 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                     ;
; g_fxp_high     ; 4     ; Signed Integer                                     ;
; g_fxp_low      ; -11   ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n20:n20|ram_l2_n20:ram_n20 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; g_width        ; 16    ; Signed Integer                                                        ;
; g_depth        ; 50    ; Signed Integer                                                        ;
; g_addr_bits    ; 6     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n20:n20|mac:mac_n20 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                                 ;
; g_fxp_high     ; 4     ; Signed Integer                                                 ;
; g_fxp_low      ; -11   ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n20:n20|lut_tanh:act_lut_tanh ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                                           ;
; g_fxp_high     ; 4     ; Signed Integer                                                           ;
; g_fxp_low      ; -11   ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n21:n21 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                     ;
; g_fxp_high     ; 4     ; Signed Integer                                     ;
; g_fxp_low      ; -11   ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n21:n21|ram_l2_n21:ram_n21 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; g_width        ; 16    ; Signed Integer                                                        ;
; g_depth        ; 50    ; Signed Integer                                                        ;
; g_addr_bits    ; 6     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n21:n21|mac:mac_n21 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                                 ;
; g_fxp_high     ; 4     ; Signed Integer                                                 ;
; g_fxp_low      ; -11   ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n21:n21|lut_tanh:act_lut_tanh ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                                           ;
; g_fxp_high     ; 4     ; Signed Integer                                                           ;
; g_fxp_low      ; -11   ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n22:n22 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                     ;
; g_fxp_high     ; 4     ; Signed Integer                                     ;
; g_fxp_low      ; -11   ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n22:n22|ram_l2_n22:ram_n22 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; g_width        ; 16    ; Signed Integer                                                        ;
; g_depth        ; 50    ; Signed Integer                                                        ;
; g_addr_bits    ; 6     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n22:n22|mac:mac_n22 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                                 ;
; g_fxp_high     ; 4     ; Signed Integer                                                 ;
; g_fxp_low      ; -11   ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n22:n22|lut_tanh:act_lut_tanh ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                                           ;
; g_fxp_high     ; 4     ; Signed Integer                                                           ;
; g_fxp_low      ; -11   ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n23:n23 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                     ;
; g_fxp_high     ; 4     ; Signed Integer                                     ;
; g_fxp_low      ; -11   ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n23:n23|ram_l2_n23:ram_n23 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; g_width        ; 16    ; Signed Integer                                                        ;
; g_depth        ; 50    ; Signed Integer                                                        ;
; g_addr_bits    ; 6     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n23:n23|mac:mac_n23 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                                 ;
; g_fxp_high     ; 4     ; Signed Integer                                                 ;
; g_fxp_low      ; -11   ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l2:hl2|neuron_l2_n23:n23|lut_tanh:act_lut_tanh ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                                           ;
; g_fxp_high     ; 4     ; Signed Integer                                                           ;
; g_fxp_low      ; -11   ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l3:hl3 ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; g_bits         ; 16    ; Signed Integer                   ;
; g_fxp_high     ; 4     ; Signed Integer                   ;
; g_fxp_low      ; -11   ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n0:n0 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                   ;
; g_fxp_high     ; 4     ; Signed Integer                                   ;
; g_fxp_low      ; -11   ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n0:n0|ram_l3_n0:ram_n0 ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; g_width        ; 16    ; Signed Integer                                                    ;
; g_depth        ; 50    ; Signed Integer                                                    ;
; g_addr_bits    ; 6     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n0:n0|mac:mac_n0 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                              ;
; g_fxp_high     ; 4     ; Signed Integer                                              ;
; g_fxp_low      ; -11   ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n0:n0|lut_tanh:act_lut_tanh ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                                         ;
; g_fxp_high     ; 4     ; Signed Integer                                                         ;
; g_fxp_low      ; -11   ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n1:n1 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                   ;
; g_fxp_high     ; 4     ; Signed Integer                                   ;
; g_fxp_low      ; -11   ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n1:n1|ram_l3_n1:ram_n1 ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; g_width        ; 16    ; Signed Integer                                                    ;
; g_depth        ; 50    ; Signed Integer                                                    ;
; g_addr_bits    ; 6     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n1:n1|mac:mac_n1 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                              ;
; g_fxp_high     ; 4     ; Signed Integer                                              ;
; g_fxp_low      ; -11   ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n1:n1|lut_tanh:act_lut_tanh ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                                         ;
; g_fxp_high     ; 4     ; Signed Integer                                                         ;
; g_fxp_low      ; -11   ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n2:n2 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                   ;
; g_fxp_high     ; 4     ; Signed Integer                                   ;
; g_fxp_low      ; -11   ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n2:n2|ram_l3_n2:ram_n2 ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; g_width        ; 16    ; Signed Integer                                                    ;
; g_depth        ; 50    ; Signed Integer                                                    ;
; g_addr_bits    ; 6     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n2:n2|mac:mac_n2 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                              ;
; g_fxp_high     ; 4     ; Signed Integer                                              ;
; g_fxp_low      ; -11   ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n2:n2|lut_tanh:act_lut_tanh ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                                         ;
; g_fxp_high     ; 4     ; Signed Integer                                                         ;
; g_fxp_low      ; -11   ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n3:n3 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                   ;
; g_fxp_high     ; 4     ; Signed Integer                                   ;
; g_fxp_low      ; -11   ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n3:n3|ram_l3_n3:ram_n3 ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; g_width        ; 16    ; Signed Integer                                                    ;
; g_depth        ; 50    ; Signed Integer                                                    ;
; g_addr_bits    ; 6     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n3:n3|mac:mac_n3 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                              ;
; g_fxp_high     ; 4     ; Signed Integer                                              ;
; g_fxp_low      ; -11   ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n3:n3|lut_tanh:act_lut_tanh ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                                         ;
; g_fxp_high     ; 4     ; Signed Integer                                                         ;
; g_fxp_low      ; -11   ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n4:n4 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                   ;
; g_fxp_high     ; 4     ; Signed Integer                                   ;
; g_fxp_low      ; -11   ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n4:n4|ram_l3_n4:ram_n4 ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; g_width        ; 16    ; Signed Integer                                                    ;
; g_depth        ; 50    ; Signed Integer                                                    ;
; g_addr_bits    ; 6     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n4:n4|mac:mac_n4 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                              ;
; g_fxp_high     ; 4     ; Signed Integer                                              ;
; g_fxp_low      ; -11   ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n4:n4|lut_tanh:act_lut_tanh ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                                         ;
; g_fxp_high     ; 4     ; Signed Integer                                                         ;
; g_fxp_low      ; -11   ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n5:n5 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                   ;
; g_fxp_high     ; 4     ; Signed Integer                                   ;
; g_fxp_low      ; -11   ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n5:n5|ram_l3_n5:ram_n5 ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; g_width        ; 16    ; Signed Integer                                                    ;
; g_depth        ; 50    ; Signed Integer                                                    ;
; g_addr_bits    ; 6     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n5:n5|mac:mac_n5 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                              ;
; g_fxp_high     ; 4     ; Signed Integer                                              ;
; g_fxp_low      ; -11   ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n5:n5|lut_tanh:act_lut_tanh ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                                         ;
; g_fxp_high     ; 4     ; Signed Integer                                                         ;
; g_fxp_low      ; -11   ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n6:n6 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                   ;
; g_fxp_high     ; 4     ; Signed Integer                                   ;
; g_fxp_low      ; -11   ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n6:n6|ram_l3_n6:ram_n6 ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; g_width        ; 16    ; Signed Integer                                                    ;
; g_depth        ; 50    ; Signed Integer                                                    ;
; g_addr_bits    ; 6     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n6:n6|mac:mac_n6 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                              ;
; g_fxp_high     ; 4     ; Signed Integer                                              ;
; g_fxp_low      ; -11   ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n6:n6|lut_tanh:act_lut_tanh ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                                         ;
; g_fxp_high     ; 4     ; Signed Integer                                                         ;
; g_fxp_low      ; -11   ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n7:n7 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                   ;
; g_fxp_high     ; 4     ; Signed Integer                                   ;
; g_fxp_low      ; -11   ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n7:n7|ram_l3_n7:ram_n7 ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; g_width        ; 16    ; Signed Integer                                                    ;
; g_depth        ; 50    ; Signed Integer                                                    ;
; g_addr_bits    ; 6     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n7:n7|mac:mac_n7 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                              ;
; g_fxp_high     ; 4     ; Signed Integer                                              ;
; g_fxp_low      ; -11   ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n7:n7|lut_tanh:act_lut_tanh ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                                         ;
; g_fxp_high     ; 4     ; Signed Integer                                                         ;
; g_fxp_low      ; -11   ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n8:n8 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                   ;
; g_fxp_high     ; 4     ; Signed Integer                                   ;
; g_fxp_low      ; -11   ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n8:n8|ram_l3_n8:ram_n8 ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; g_width        ; 16    ; Signed Integer                                                    ;
; g_depth        ; 50    ; Signed Integer                                                    ;
; g_addr_bits    ; 6     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n8:n8|mac:mac_n8 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                              ;
; g_fxp_high     ; 4     ; Signed Integer                                              ;
; g_fxp_low      ; -11   ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n8:n8|lut_tanh:act_lut_tanh ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                                         ;
; g_fxp_high     ; 4     ; Signed Integer                                                         ;
; g_fxp_low      ; -11   ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n9:n9 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                   ;
; g_fxp_high     ; 4     ; Signed Integer                                   ;
; g_fxp_low      ; -11   ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n9:n9|ram_l3_n9:ram_n9 ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; g_width        ; 16    ; Signed Integer                                                    ;
; g_depth        ; 50    ; Signed Integer                                                    ;
; g_addr_bits    ; 6     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n9:n9|mac:mac_n9 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                              ;
; g_fxp_high     ; 4     ; Signed Integer                                              ;
; g_fxp_low      ; -11   ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n9:n9|lut_tanh:act_lut_tanh ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                                         ;
; g_fxp_high     ; 4     ; Signed Integer                                                         ;
; g_fxp_low      ; -11   ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n10:n10 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                     ;
; g_fxp_high     ; 4     ; Signed Integer                                     ;
; g_fxp_low      ; -11   ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n10:n10|ram_l3_n10:ram_n10 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; g_width        ; 16    ; Signed Integer                                                        ;
; g_depth        ; 50    ; Signed Integer                                                        ;
; g_addr_bits    ; 6     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n10:n10|mac:mac_n10 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                                 ;
; g_fxp_high     ; 4     ; Signed Integer                                                 ;
; g_fxp_low      ; -11   ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n10:n10|lut_tanh:act_lut_tanh ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                                           ;
; g_fxp_high     ; 4     ; Signed Integer                                                           ;
; g_fxp_low      ; -11   ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n11:n11 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                     ;
; g_fxp_high     ; 4     ; Signed Integer                                     ;
; g_fxp_low      ; -11   ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n11:n11|ram_l3_n11:ram_n11 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; g_width        ; 16    ; Signed Integer                                                        ;
; g_depth        ; 50    ; Signed Integer                                                        ;
; g_addr_bits    ; 6     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n11:n11|mac:mac_n11 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                                 ;
; g_fxp_high     ; 4     ; Signed Integer                                                 ;
; g_fxp_low      ; -11   ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n11:n11|lut_tanh:act_lut_tanh ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                                           ;
; g_fxp_high     ; 4     ; Signed Integer                                                           ;
; g_fxp_low      ; -11   ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n12:n12 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                     ;
; g_fxp_high     ; 4     ; Signed Integer                                     ;
; g_fxp_low      ; -11   ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n12:n12|ram_l3_n12:ram_n12 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; g_width        ; 16    ; Signed Integer                                                        ;
; g_depth        ; 50    ; Signed Integer                                                        ;
; g_addr_bits    ; 6     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n12:n12|mac:mac_n12 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                                 ;
; g_fxp_high     ; 4     ; Signed Integer                                                 ;
; g_fxp_low      ; -11   ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n12:n12|lut_tanh:act_lut_tanh ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                                           ;
; g_fxp_high     ; 4     ; Signed Integer                                                           ;
; g_fxp_low      ; -11   ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n13:n13 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                     ;
; g_fxp_high     ; 4     ; Signed Integer                                     ;
; g_fxp_low      ; -11   ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n13:n13|ram_l3_n13:ram_n13 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; g_width        ; 16    ; Signed Integer                                                        ;
; g_depth        ; 50    ; Signed Integer                                                        ;
; g_addr_bits    ; 6     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n13:n13|mac:mac_n13 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                                 ;
; g_fxp_high     ; 4     ; Signed Integer                                                 ;
; g_fxp_low      ; -11   ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n13:n13|lut_tanh:act_lut_tanh ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                                           ;
; g_fxp_high     ; 4     ; Signed Integer                                                           ;
; g_fxp_low      ; -11   ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n14:n14 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                     ;
; g_fxp_high     ; 4     ; Signed Integer                                     ;
; g_fxp_low      ; -11   ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n14:n14|ram_l3_n14:ram_n14 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; g_width        ; 16    ; Signed Integer                                                        ;
; g_depth        ; 50    ; Signed Integer                                                        ;
; g_addr_bits    ; 6     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n14:n14|mac:mac_n14 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                                 ;
; g_fxp_high     ; 4     ; Signed Integer                                                 ;
; g_fxp_low      ; -11   ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n14:n14|lut_tanh:act_lut_tanh ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                                           ;
; g_fxp_high     ; 4     ; Signed Integer                                                           ;
; g_fxp_low      ; -11   ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n15:n15 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                     ;
; g_fxp_high     ; 4     ; Signed Integer                                     ;
; g_fxp_low      ; -11   ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n15:n15|ram_l3_n15:ram_n15 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; g_width        ; 16    ; Signed Integer                                                        ;
; g_depth        ; 50    ; Signed Integer                                                        ;
; g_addr_bits    ; 6     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n15:n15|mac:mac_n15 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                                 ;
; g_fxp_high     ; 4     ; Signed Integer                                                 ;
; g_fxp_low      ; -11   ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n15:n15|lut_tanh:act_lut_tanh ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                                           ;
; g_fxp_high     ; 4     ; Signed Integer                                                           ;
; g_fxp_low      ; -11   ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n16:n16 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                     ;
; g_fxp_high     ; 4     ; Signed Integer                                     ;
; g_fxp_low      ; -11   ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n16:n16|ram_l3_n16:ram_n16 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; g_width        ; 16    ; Signed Integer                                                        ;
; g_depth        ; 50    ; Signed Integer                                                        ;
; g_addr_bits    ; 6     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n16:n16|mac:mac_n16 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                                 ;
; g_fxp_high     ; 4     ; Signed Integer                                                 ;
; g_fxp_low      ; -11   ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n16:n16|lut_tanh:act_lut_tanh ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                                           ;
; g_fxp_high     ; 4     ; Signed Integer                                                           ;
; g_fxp_low      ; -11   ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n17:n17 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                     ;
; g_fxp_high     ; 4     ; Signed Integer                                     ;
; g_fxp_low      ; -11   ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n17:n17|ram_l3_n17:ram_n17 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; g_width        ; 16    ; Signed Integer                                                        ;
; g_depth        ; 50    ; Signed Integer                                                        ;
; g_addr_bits    ; 6     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n17:n17|mac:mac_n17 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                                 ;
; g_fxp_high     ; 4     ; Signed Integer                                                 ;
; g_fxp_low      ; -11   ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n17:n17|lut_tanh:act_lut_tanh ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                                           ;
; g_fxp_high     ; 4     ; Signed Integer                                                           ;
; g_fxp_low      ; -11   ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n18:n18 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                     ;
; g_fxp_high     ; 4     ; Signed Integer                                     ;
; g_fxp_low      ; -11   ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n18:n18|ram_l3_n18:ram_n18 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; g_width        ; 16    ; Signed Integer                                                        ;
; g_depth        ; 50    ; Signed Integer                                                        ;
; g_addr_bits    ; 6     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n18:n18|mac:mac_n18 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                                 ;
; g_fxp_high     ; 4     ; Signed Integer                                                 ;
; g_fxp_low      ; -11   ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n18:n18|lut_tanh:act_lut_tanh ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                                           ;
; g_fxp_high     ; 4     ; Signed Integer                                                           ;
; g_fxp_low      ; -11   ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n19:n19 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                     ;
; g_fxp_high     ; 4     ; Signed Integer                                     ;
; g_fxp_low      ; -11   ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n19:n19|ram_l3_n19:ram_n19 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; g_width        ; 16    ; Signed Integer                                                        ;
; g_depth        ; 50    ; Signed Integer                                                        ;
; g_addr_bits    ; 6     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n19:n19|mac:mac_n19 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                                 ;
; g_fxp_high     ; 4     ; Signed Integer                                                 ;
; g_fxp_low      ; -11   ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l3:hl3|neuron_l3_n19:n19|lut_tanh:act_lut_tanh ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                                           ;
; g_fxp_high     ; 4     ; Signed Integer                                                           ;
; g_fxp_low      ; -11   ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l4:ol ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; g_bits         ; 16    ; Signed Integer                  ;
; g_fxp_high     ; 4     ; Signed Integer                  ;
; g_fxp_low      ; -11   ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l4:ol|max:act_max ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; g_bits         ; 16    ; Signed Integer                              ;
; g_fxp_high     ; 4     ; Signed Integer                              ;
; g_fxp_low      ; -11   ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l4:ol|neuron_l4_n0:n0 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                  ;
; g_fxp_high     ; 4     ; Signed Integer                                  ;
; g_fxp_low      ; -11   ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l4:ol|neuron_l4_n0:n0|ram_l4_n0:ram_n0 ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; g_width        ; 16    ; Signed Integer                                                   ;
; g_depth        ; 50    ; Signed Integer                                                   ;
; g_addr_bits    ; 6     ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l4:ol|neuron_l4_n0:n0|mac:mac_n0 ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                             ;
; g_fxp_high     ; 4     ; Signed Integer                                             ;
; g_fxp_low      ; -11   ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l4:ol|neuron_l4_n1:n1 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                  ;
; g_fxp_high     ; 4     ; Signed Integer                                  ;
; g_fxp_low      ; -11   ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l4:ol|neuron_l4_n1:n1|ram_l4_n1:ram_n1 ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; g_width        ; 16    ; Signed Integer                                                   ;
; g_depth        ; 50    ; Signed Integer                                                   ;
; g_addr_bits    ; 6     ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l4:ol|neuron_l4_n1:n1|mac:mac_n1 ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                             ;
; g_fxp_high     ; 4     ; Signed Integer                                             ;
; g_fxp_low      ; -11   ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l4:ol|neuron_l4_n2:n2 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                  ;
; g_fxp_high     ; 4     ; Signed Integer                                  ;
; g_fxp_low      ; -11   ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l4:ol|neuron_l4_n2:n2|ram_l4_n2:ram_n2 ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; g_width        ; 16    ; Signed Integer                                                   ;
; g_depth        ; 50    ; Signed Integer                                                   ;
; g_addr_bits    ; 6     ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l4:ol|neuron_l4_n2:n2|mac:mac_n2 ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                             ;
; g_fxp_high     ; 4     ; Signed Integer                                             ;
; g_fxp_low      ; -11   ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l4:ol|neuron_l4_n3:n3 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                  ;
; g_fxp_high     ; 4     ; Signed Integer                                  ;
; g_fxp_low      ; -11   ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l4:ol|neuron_l4_n3:n3|ram_l4_n3:ram_n3 ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; g_width        ; 16    ; Signed Integer                                                   ;
; g_depth        ; 50    ; Signed Integer                                                   ;
; g_addr_bits    ; 6     ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l4:ol|neuron_l4_n3:n3|mac:mac_n3 ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                             ;
; g_fxp_high     ; 4     ; Signed Integer                                             ;
; g_fxp_low      ; -11   ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l4:ol|neuron_l4_n4:n4 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                  ;
; g_fxp_high     ; 4     ; Signed Integer                                  ;
; g_fxp_low      ; -11   ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l4:ol|neuron_l4_n4:n4|ram_l4_n4:ram_n4 ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; g_width        ; 16    ; Signed Integer                                                   ;
; g_depth        ; 50    ; Signed Integer                                                   ;
; g_addr_bits    ; 6     ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: layer_l4:ol|neuron_l4_n4:n4|mac:mac_n4 ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; g_bits         ; 16    ; Signed Integer                                             ;
; g_fxp_high     ; 4     ; Signed Integer                                             ;
; g_fxp_low      ; -11   ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l4:ol|neuron_l4_n0:n0|ram_l4_n0:ram_n0|altsyncram:r_mem_rtl_0 ;
+------------------------------------+----------------------------------------+----------------------------------------+
; Parameter Name                     ; Value                                  ; Type                                   ;
+------------------------------------+----------------------------------------+----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped                                ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE                         ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped                                ;
; OPERATION_MODE                     ; ROM                                    ; Untyped                                ;
; WIDTH_A                            ; 16                                     ; Untyped                                ;
; WIDTHAD_A                          ; 6                                      ; Untyped                                ;
; NUMWORDS_A                         ; 50                                     ; Untyped                                ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped                                ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped                                ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped                                ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped                                ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped                                ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped                                ;
; WIDTH_B                            ; 1                                      ; Untyped                                ;
; WIDTHAD_B                          ; 1                                      ; Untyped                                ;
; NUMWORDS_B                         ; 1                                      ; Untyped                                ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped                                ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped                                ;
; ADDRESS_REG_B                      ; CLOCK1                                 ; Untyped                                ;
; OUTDATA_REG_B                      ; UNREGISTERED                           ; Untyped                                ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped                                ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped                                ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped                                ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped                                ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped                                ;
; WIDTH_BYTEENA_A                    ; 1                                      ; Untyped                                ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped                                ;
; RAM_BLOCK_TYPE                     ; AUTO                                   ; Untyped                                ;
; BYTE_SIZE                          ; 8                                      ; Untyped                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                ;
; INIT_FILE                          ; db/amc.ram0_ram_l4_n0_694add53.hdl.mif ; Untyped                                ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped                                ;
; MAXIMUM_DEPTH                      ; 0                                      ; Untyped                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped                                ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped                                ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Untyped                                ;
; DEVICE_FAMILY                      ; Cyclone IV E                           ; Untyped                                ;
; CBXI_PARAMETER                     ; altsyncram_si61                        ; Untyped                                ;
+------------------------------------+----------------------------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l4:ol|neuron_l4_n4:n4|ram_l4_n4:ram_n4|altsyncram:r_mem_rtl_0 ;
+------------------------------------+---------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                                 ; Type                                    ;
+------------------------------------+---------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                     ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                    ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                   ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                    ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                   ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                     ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                                   ; Untyped                                 ;
; WIDTH_A                            ; 16                                    ; Untyped                                 ;
; WIDTHAD_A                          ; 6                                     ; Untyped                                 ;
; NUMWORDS_A                         ; 50                                    ; Untyped                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                          ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                                  ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                                  ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                  ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                                  ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                                  ; Untyped                                 ;
; WIDTH_B                            ; 1                                     ; Untyped                                 ;
; WIDTHAD_B                          ; 1                                     ; Untyped                                 ;
; NUMWORDS_B                         ; 1                                     ; Untyped                                 ;
; INDATA_REG_B                       ; CLOCK1                                ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                          ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                                  ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                  ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                                  ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                                  ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                  ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                                  ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                     ; Untyped                                 ;
; WIDTH_BYTEENA_B                    ; 1                                     ; Untyped                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                                  ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                     ; Untyped                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                             ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                  ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                  ; Untyped                                 ;
; INIT_FILE                          ; db/amc.ram0_ram_l4_n4_5a3d30c.hdl.mif ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                     ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                       ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                       ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                                 ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                 ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                     ; Untyped                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E                          ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_vg61                       ; Untyped                                 ;
+------------------------------------+---------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l4:ol|neuron_l4_n1:n1|ram_l4_n1:ram_n1|altsyncram:r_mem_rtl_0 ;
+------------------------------------+----------------------------------------+----------------------------------------+
; Parameter Name                     ; Value                                  ; Type                                   ;
+------------------------------------+----------------------------------------+----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped                                ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE                         ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped                                ;
; OPERATION_MODE                     ; ROM                                    ; Untyped                                ;
; WIDTH_A                            ; 16                                     ; Untyped                                ;
; WIDTHAD_A                          ; 6                                      ; Untyped                                ;
; NUMWORDS_A                         ; 50                                     ; Untyped                                ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped                                ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped                                ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped                                ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped                                ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped                                ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped                                ;
; WIDTH_B                            ; 1                                      ; Untyped                                ;
; WIDTHAD_B                          ; 1                                      ; Untyped                                ;
; NUMWORDS_B                         ; 1                                      ; Untyped                                ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped                                ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped                                ;
; ADDRESS_REG_B                      ; CLOCK1                                 ; Untyped                                ;
; OUTDATA_REG_B                      ; UNREGISTERED                           ; Untyped                                ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped                                ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped                                ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped                                ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped                                ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped                                ;
; WIDTH_BYTEENA_A                    ; 1                                      ; Untyped                                ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped                                ;
; RAM_BLOCK_TYPE                     ; AUTO                                   ; Untyped                                ;
; BYTE_SIZE                          ; 8                                      ; Untyped                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                ;
; INIT_FILE                          ; db/amc.ram0_ram_l4_n1_8996a05e.hdl.mif ; Untyped                                ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped                                ;
; MAXIMUM_DEPTH                      ; 0                                      ; Untyped                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped                                ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped                                ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Untyped                                ;
; DEVICE_FAMILY                      ; Cyclone IV E                           ; Untyped                                ;
; CBXI_PARAMETER                     ; altsyncram_kh61                        ; Untyped                                ;
+------------------------------------+----------------------------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l4:ol|neuron_l4_n2:n2|ram_l4_n2:ram_n2|altsyncram:r_mem_rtl_0 ;
+------------------------------------+----------------------------------------+----------------------------------------+
; Parameter Name                     ; Value                                  ; Type                                   ;
+------------------------------------+----------------------------------------+----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped                                ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE                         ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped                                ;
; OPERATION_MODE                     ; ROM                                    ; Untyped                                ;
; WIDTH_A                            ; 16                                     ; Untyped                                ;
; WIDTHAD_A                          ; 6                                      ; Untyped                                ;
; NUMWORDS_A                         ; 50                                     ; Untyped                                ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped                                ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped                                ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped                                ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped                                ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped                                ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped                                ;
; WIDTH_B                            ; 1                                      ; Untyped                                ;
; WIDTHAD_B                          ; 1                                      ; Untyped                                ;
; NUMWORDS_B                         ; 1                                      ; Untyped                                ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped                                ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped                                ;
; ADDRESS_REG_B                      ; CLOCK1                                 ; Untyped                                ;
; OUTDATA_REG_B                      ; UNREGISTERED                           ; Untyped                                ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped                                ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped                                ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped                                ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped                                ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped                                ;
; WIDTH_BYTEENA_A                    ; 1                                      ; Untyped                                ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped                                ;
; RAM_BLOCK_TYPE                     ; AUTO                                   ; Untyped                                ;
; BYTE_SIZE                          ; 8                                      ; Untyped                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                ;
; INIT_FILE                          ; db/amc.ram0_ram_l4_n2_358570de.hdl.mif ; Untyped                                ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped                                ;
; MAXIMUM_DEPTH                      ; 0                                      ; Untyped                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped                                ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped                                ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Untyped                                ;
; DEVICE_FAMILY                      ; Cyclone IV E                           ; Untyped                                ;
; CBXI_PARAMETER                     ; altsyncram_fh61                        ; Untyped                                ;
+------------------------------------+----------------------------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l4:ol|neuron_l4_n3:n3|ram_l4_n3:ram_n3|altsyncram:r_mem_rtl_0 ;
+------------------------------------+----------------------------------------+----------------------------------------+
; Parameter Name                     ; Value                                  ; Type                                   ;
+------------------------------------+----------------------------------------+----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped                                ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE                         ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped                                ;
; OPERATION_MODE                     ; ROM                                    ; Untyped                                ;
; WIDTH_A                            ; 16                                     ; Untyped                                ;
; WIDTHAD_A                          ; 6                                      ; Untyped                                ;
; NUMWORDS_A                         ; 50                                     ; Untyped                                ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped                                ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped                                ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped                                ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped                                ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped                                ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped                                ;
; WIDTH_B                            ; 1                                      ; Untyped                                ;
; WIDTHAD_B                          ; 1                                      ; Untyped                                ;
; NUMWORDS_B                         ; 1                                      ; Untyped                                ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped                                ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped                                ;
; ADDRESS_REG_B                      ; CLOCK1                                 ; Untyped                                ;
; OUTDATA_REG_B                      ; UNREGISTERED                           ; Untyped                                ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped                                ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped                                ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped                                ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped                                ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped                                ;
; WIDTH_BYTEENA_A                    ; 1                                      ; Untyped                                ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped                                ;
; RAM_BLOCK_TYPE                     ; AUTO                                   ; Untyped                                ;
; BYTE_SIZE                          ; 8                                      ; Untyped                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                ;
; INIT_FILE                          ; db/amc.ram0_ram_l4_n3_def6b147.hdl.mif ; Untyped                                ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped                                ;
; MAXIMUM_DEPTH                      ; 0                                      ; Untyped                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped                                ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped                                ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Untyped                                ;
; DEVICE_FAMILY                      ; Cyclone IV E                           ; Untyped                                ;
; CBXI_PARAMETER                     ; altsyncram_ek61                        ; Untyped                                ;
+------------------------------------+----------------------------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l3:hl3|neuron_l3_n0:n0|ram_l3_n0:ram_n0|altsyncram:r_mem_rtl_0 ;
+------------------------------------+----------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                                  ; Type                                    ;
+------------------------------------+----------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                                    ; Untyped                                 ;
; WIDTH_A                            ; 16                                     ; Untyped                                 ;
; WIDTHAD_A                          ; 6                                      ; Untyped                                 ;
; NUMWORDS_A                         ; 50                                     ; Untyped                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped                                 ;
; WIDTH_B                            ; 1                                      ; Untyped                                 ;
; WIDTHAD_B                          ; 1                                      ; Untyped                                 ;
; NUMWORDS_B                         ; 1                                      ; Untyped                                 ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                 ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                           ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                      ; Untyped                                 ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                                   ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                      ; Untyped                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                 ;
; INIT_FILE                          ; db/amc.ram0_ram_l3_n0_f7b22133.hdl.mif ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                      ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Untyped                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E                           ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_1h61                        ; Untyped                                 ;
+------------------------------------+----------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l3:hl3|neuron_l3_n1:n1|ram_l3_n1:ram_n1|altsyncram:r_mem_rtl_0 ;
+------------------------------------+----------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                                  ; Type                                    ;
+------------------------------------+----------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                                    ; Untyped                                 ;
; WIDTH_A                            ; 16                                     ; Untyped                                 ;
; WIDTHAD_A                          ; 6                                      ; Untyped                                 ;
; NUMWORDS_A                         ; 50                                     ; Untyped                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped                                 ;
; WIDTH_B                            ; 1                                      ; Untyped                                 ;
; WIDTHAD_B                          ; 1                                      ; Untyped                                 ;
; NUMWORDS_B                         ; 1                                      ; Untyped                                 ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                 ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                           ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                      ; Untyped                                 ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                                   ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                      ; Untyped                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                 ;
; INIT_FILE                          ; db/amc.ram0_ram_l3_n1_4f877ee8.hdl.mif ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                      ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Untyped                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E                           ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_bj61                        ; Untyped                                 ;
+------------------------------------+----------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l3:hl3|neuron_l3_n2:n2|ram_l3_n2:ram_n2|altsyncram:r_mem_rtl_0 ;
+------------------------------------+---------------------------------------+------------------------------------------+
; Parameter Name                     ; Value                                 ; Type                                     ;
+------------------------------------+---------------------------------------+------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                     ; Untyped                                  ;
; AUTO_CARRY_CHAINS                  ; ON                                    ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                                   ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                ; ON                                    ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                   ; IGNORE_CASCADE                           ;
; WIDTH_BYTEENA                      ; 1                                     ; Untyped                                  ;
; OPERATION_MODE                     ; ROM                                   ; Untyped                                  ;
; WIDTH_A                            ; 16                                    ; Untyped                                  ;
; WIDTHAD_A                          ; 6                                     ; Untyped                                  ;
; NUMWORDS_A                         ; 50                                    ; Untyped                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                          ; Untyped                                  ;
; ADDRESS_ACLR_A                     ; NONE                                  ; Untyped                                  ;
; OUTDATA_ACLR_A                     ; NONE                                  ; Untyped                                  ;
; WRCONTROL_ACLR_A                   ; NONE                                  ; Untyped                                  ;
; INDATA_ACLR_A                      ; NONE                                  ; Untyped                                  ;
; BYTEENA_ACLR_A                     ; NONE                                  ; Untyped                                  ;
; WIDTH_B                            ; 1                                     ; Untyped                                  ;
; WIDTHAD_B                          ; 1                                     ; Untyped                                  ;
; NUMWORDS_B                         ; 1                                     ; Untyped                                  ;
; INDATA_REG_B                       ; CLOCK1                                ; Untyped                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                ; Untyped                                  ;
; RDCONTROL_REG_B                    ; CLOCK1                                ; Untyped                                  ;
; ADDRESS_REG_B                      ; CLOCK1                                ; Untyped                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                          ; Untyped                                  ;
; BYTEENA_REG_B                      ; CLOCK1                                ; Untyped                                  ;
; INDATA_ACLR_B                      ; NONE                                  ; Untyped                                  ;
; WRCONTROL_ACLR_B                   ; NONE                                  ; Untyped                                  ;
; ADDRESS_ACLR_B                     ; NONE                                  ; Untyped                                  ;
; OUTDATA_ACLR_B                     ; NONE                                  ; Untyped                                  ;
; RDCONTROL_ACLR_B                   ; NONE                                  ; Untyped                                  ;
; BYTEENA_ACLR_B                     ; NONE                                  ; Untyped                                  ;
; WIDTH_BYTEENA_A                    ; 1                                     ; Untyped                                  ;
; WIDTH_BYTEENA_B                    ; 1                                     ; Untyped                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                                  ; Untyped                                  ;
; BYTE_SIZE                          ; 8                                     ; Untyped                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                             ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                  ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                  ; Untyped                                  ;
; INIT_FILE                          ; db/amc.ram0_ram_l3_n2_e584355.hdl.mif ; Untyped                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                                ; Untyped                                  ;
; MAXIMUM_DEPTH                      ; 0                                     ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                ; Untyped                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                       ; Untyped                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                       ; Untyped                                  ;
; ENABLE_ECC                         ; FALSE                                 ; Untyped                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                 ; Untyped                                  ;
; WIDTH_ECCSTATUS                    ; 3                                     ; Untyped                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E                          ; Untyped                                  ;
; CBXI_PARAMETER                     ; altsyncram_ce61                       ; Untyped                                  ;
+------------------------------------+---------------------------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l3:hl3|neuron_l3_n3:n3|ram_l3_n3:ram_n3|altsyncram:r_mem_rtl_0 ;
+------------------------------------+----------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                                  ; Type                                    ;
+------------------------------------+----------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                                    ; Untyped                                 ;
; WIDTH_A                            ; 16                                     ; Untyped                                 ;
; WIDTHAD_A                          ; 6                                      ; Untyped                                 ;
; NUMWORDS_A                         ; 50                                     ; Untyped                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped                                 ;
; WIDTH_B                            ; 1                                      ; Untyped                                 ;
; WIDTHAD_B                          ; 1                                      ; Untyped                                 ;
; NUMWORDS_B                         ; 1                                      ; Untyped                                 ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                 ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                           ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                      ; Untyped                                 ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                                   ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                      ; Untyped                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                 ;
; INIT_FILE                          ; db/amc.ram0_ram_l3_n3_5fb2527f.hdl.mif ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                      ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Untyped                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E                           ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_ti61                        ; Untyped                                 ;
+------------------------------------+----------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l3:hl3|neuron_l3_n4:n4|ram_l3_n4:ram_n4|altsyncram:r_mem_rtl_0 ;
+------------------------------------+----------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                                  ; Type                                    ;
+------------------------------------+----------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                                    ; Untyped                                 ;
; WIDTH_A                            ; 16                                     ; Untyped                                 ;
; WIDTHAD_A                          ; 6                                      ; Untyped                                 ;
; NUMWORDS_A                         ; 50                                     ; Untyped                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped                                 ;
; WIDTH_B                            ; 1                                      ; Untyped                                 ;
; WIDTHAD_B                          ; 1                                      ; Untyped                                 ;
; NUMWORDS_B                         ; 1                                      ; Untyped                                 ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                 ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                           ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                      ; Untyped                                 ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                                   ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                      ; Untyped                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                 ;
; INIT_FILE                          ; db/amc.ram0_ram_l3_n4_8d471aad.hdl.mif ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                      ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Untyped                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E                           ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_9k61                        ; Untyped                                 ;
+------------------------------------+----------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l3:hl3|neuron_l3_n5:n5|ram_l3_n5:ram_n5|altsyncram:r_mem_rtl_0 ;
+------------------------------------+----------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                                  ; Type                                    ;
+------------------------------------+----------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                                    ; Untyped                                 ;
; WIDTH_A                            ; 16                                     ; Untyped                                 ;
; WIDTHAD_A                          ; 6                                      ; Untyped                                 ;
; NUMWORDS_A                         ; 50                                     ; Untyped                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped                                 ;
; WIDTH_B                            ; 1                                      ; Untyped                                 ;
; WIDTHAD_B                          ; 1                                      ; Untyped                                 ;
; NUMWORDS_B                         ; 1                                      ; Untyped                                 ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                 ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                           ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                      ; Untyped                                 ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                                   ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                      ; Untyped                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                 ;
; INIT_FILE                          ; db/amc.ram0_ram_l3_n5_2a34b9bb.hdl.mif ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                      ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Untyped                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E                           ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_8k61                        ; Untyped                                 ;
+------------------------------------+----------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l3:hl3|neuron_l3_n6:n6|ram_l3_n6:ram_n6|altsyncram:r_mem_rtl_0 ;
+------------------------------------+----------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                                  ; Type                                    ;
+------------------------------------+----------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                                    ; Untyped                                 ;
; WIDTH_A                            ; 16                                     ; Untyped                                 ;
; WIDTHAD_A                          ; 6                                      ; Untyped                                 ;
; NUMWORDS_A                         ; 50                                     ; Untyped                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped                                 ;
; WIDTH_B                            ; 1                                      ; Untyped                                 ;
; WIDTHAD_B                          ; 1                                      ; Untyped                                 ;
; NUMWORDS_B                         ; 1                                      ; Untyped                                 ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                 ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                           ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                      ; Untyped                                 ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                                   ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                      ; Untyped                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                 ;
; INIT_FILE                          ; db/amc.ram0_ram_l3_n6_750a214e.hdl.mif ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                      ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Untyped                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E                           ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_6h61                        ; Untyped                                 ;
+------------------------------------+----------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l3:hl3|neuron_l3_n7:n7|ram_l3_n7:ram_n7|altsyncram:r_mem_rtl_0 ;
+------------------------------------+----------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                                  ; Type                                    ;
+------------------------------------+----------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                                    ; Untyped                                 ;
; WIDTH_A                            ; 16                                     ; Untyped                                 ;
; WIDTHAD_A                          ; 6                                      ; Untyped                                 ;
; NUMWORDS_A                         ; 50                                     ; Untyped                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped                                 ;
; WIDTH_B                            ; 1                                      ; Untyped                                 ;
; WIDTHAD_B                          ; 1                                      ; Untyped                                 ;
; NUMWORDS_B                         ; 1                                      ; Untyped                                 ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                 ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                           ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                      ; Untyped                                 ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                                   ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                      ; Untyped                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                 ;
; INIT_FILE                          ; db/amc.ram0_ram_l3_n7_14087c57.hdl.mif ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                      ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Untyped                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E                           ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_1g61                        ; Untyped                                 ;
+------------------------------------+----------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l3:hl3|neuron_l3_n8:n8|ram_l3_n8:ram_n8|altsyncram:r_mem_rtl_0 ;
+------------------------------------+----------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                                  ; Type                                    ;
+------------------------------------+----------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                                    ; Untyped                                 ;
; WIDTH_A                            ; 16                                     ; Untyped                                 ;
; WIDTHAD_A                          ; 6                                      ; Untyped                                 ;
; NUMWORDS_A                         ; 50                                     ; Untyped                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped                                 ;
; WIDTH_B                            ; 1                                      ; Untyped                                 ;
; WIDTHAD_B                          ; 1                                      ; Untyped                                 ;
; NUMWORDS_B                         ; 1                                      ; Untyped                                 ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                 ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                           ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                      ; Untyped                                 ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                                   ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                      ; Untyped                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                 ;
; INIT_FILE                          ; db/amc.ram0_ram_l3_n8_66b460aa.hdl.mif ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                      ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Untyped                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E                           ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_pi61                        ; Untyped                                 ;
+------------------------------------+----------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l3:hl3|neuron_l3_n9:n9|ram_l3_n9:ram_n9|altsyncram:r_mem_rtl_0 ;
+------------------------------------+----------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                                  ; Type                                    ;
+------------------------------------+----------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                                    ; Untyped                                 ;
; WIDTH_A                            ; 16                                     ; Untyped                                 ;
; WIDTHAD_A                          ; 6                                      ; Untyped                                 ;
; NUMWORDS_A                         ; 50                                     ; Untyped                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped                                 ;
; WIDTH_B                            ; 1                                      ; Untyped                                 ;
; WIDTHAD_B                          ; 1                                      ; Untyped                                 ;
; NUMWORDS_B                         ; 1                                      ; Untyped                                 ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                 ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                           ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                      ; Untyped                                 ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                                   ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                      ; Untyped                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                 ;
; INIT_FILE                          ; db/amc.ram0_ram_l3_n9_c01dd03b.hdl.mif ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                      ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Untyped                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E                           ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_1k61                        ; Untyped                                 ;
+------------------------------------+----------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l3:hl3|neuron_l3_n10:n10|ram_l3_n10:ram_n10|altsyncram:r_mem_rtl_0 ;
+------------------------------------+-----------------------------------------+--------------------------------------------+
; Parameter Name                     ; Value                                   ; Type                                       ;
+------------------------------------+-----------------------------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                       ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                                      ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                                     ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                                      ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                     ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                                       ; Untyped                                    ;
; OPERATION_MODE                     ; ROM                                     ; Untyped                                    ;
; WIDTH_A                            ; 16                                      ; Untyped                                    ;
; WIDTHAD_A                          ; 6                                       ; Untyped                                    ;
; NUMWORDS_A                         ; 50                                      ; Untyped                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED                            ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                                    ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                                    ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                                    ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                                    ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                                    ; Untyped                                    ;
; WIDTH_B                            ; 1                                       ; Untyped                                    ;
; WIDTHAD_B                          ; 1                                       ; Untyped                                    ;
; NUMWORDS_B                         ; 1                                       ; Untyped                                    ;
; INDATA_REG_B                       ; CLOCK1                                  ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                  ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                                  ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK1                                  ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED                            ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1                                  ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                                    ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                                    ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                                    ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                                    ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                                    ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                                    ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                                       ; Untyped                                    ;
; WIDTH_BYTEENA_B                    ; 1                                       ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                                    ; Untyped                                    ;
; BYTE_SIZE                          ; 8                                       ; Untyped                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                               ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                    ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                    ; Untyped                                    ;
; INIT_FILE                          ; db/amc.ram0_ram_l3_n10_e6f343c5.hdl.mif ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                                  ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                                       ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                         ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                         ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                                   ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                   ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                                       ; Untyped                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E                            ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_fk61                         ; Untyped                                    ;
+------------------------------------+-----------------------------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l3:hl3|neuron_l3_n11:n11|ram_l3_n11:ram_n11|altsyncram:r_mem_rtl_0 ;
+------------------------------------+-----------------------------------------+--------------------------------------------+
; Parameter Name                     ; Value                                   ; Type                                       ;
+------------------------------------+-----------------------------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                       ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                                      ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                                     ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                                      ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                     ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                                       ; Untyped                                    ;
; OPERATION_MODE                     ; ROM                                     ; Untyped                                    ;
; WIDTH_A                            ; 16                                      ; Untyped                                    ;
; WIDTHAD_A                          ; 6                                       ; Untyped                                    ;
; NUMWORDS_A                         ; 50                                      ; Untyped                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED                            ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                                    ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                                    ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                                    ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                                    ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                                    ; Untyped                                    ;
; WIDTH_B                            ; 1                                       ; Untyped                                    ;
; WIDTHAD_B                          ; 1                                       ; Untyped                                    ;
; NUMWORDS_B                         ; 1                                       ; Untyped                                    ;
; INDATA_REG_B                       ; CLOCK1                                  ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                  ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                                  ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK1                                  ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED                            ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1                                  ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                                    ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                                    ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                                    ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                                    ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                                    ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                                    ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                                       ; Untyped                                    ;
; WIDTH_BYTEENA_B                    ; 1                                       ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                                    ; Untyped                                    ;
; BYTE_SIZE                          ; 8                                       ; Untyped                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                               ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                    ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                    ; Untyped                                    ;
; INIT_FILE                          ; db/amc.ram0_ram_l3_n11_4b512b6f.hdl.mif ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                                  ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                                       ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                         ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                         ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                                   ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                   ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                                       ; Untyped                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E                            ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_gk61                         ; Untyped                                    ;
+------------------------------------+-----------------------------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l3:hl3|neuron_l3_n12:n12|ram_l3_n12:ram_n12|altsyncram:r_mem_rtl_0 ;
+------------------------------------+-----------------------------------------+--------------------------------------------+
; Parameter Name                     ; Value                                   ; Type                                       ;
+------------------------------------+-----------------------------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                       ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                                      ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                                     ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                                      ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                     ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                                       ; Untyped                                    ;
; OPERATION_MODE                     ; ROM                                     ; Untyped                                    ;
; WIDTH_A                            ; 16                                      ; Untyped                                    ;
; WIDTHAD_A                          ; 6                                       ; Untyped                                    ;
; NUMWORDS_A                         ; 50                                      ; Untyped                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED                            ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                                    ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                                    ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                                    ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                                    ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                                    ; Untyped                                    ;
; WIDTH_B                            ; 1                                       ; Untyped                                    ;
; WIDTHAD_B                          ; 1                                       ; Untyped                                    ;
; NUMWORDS_B                         ; 1                                       ; Untyped                                    ;
; INDATA_REG_B                       ; CLOCK1                                  ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                  ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                                  ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK1                                  ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED                            ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1                                  ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                                    ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                                    ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                                    ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                                    ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                                    ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                                    ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                                       ; Untyped                                    ;
; WIDTH_BYTEENA_B                    ; 1                                       ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                                    ; Untyped                                    ;
; BYTE_SIZE                          ; 8                                       ; Untyped                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                               ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                    ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                    ; Untyped                                    ;
; INIT_FILE                          ; db/amc.ram0_ram_l3_n12_53dc34e0.hdl.mif ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                                  ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                                       ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                         ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                         ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                                   ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                   ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                                       ; Untyped                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E                            ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_ik61                         ; Untyped                                    ;
+------------------------------------+-----------------------------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l3:hl3|neuron_l3_n13:n13|ram_l3_n13:ram_n13|altsyncram:r_mem_rtl_0 ;
+------------------------------------+-----------------------------------------+--------------------------------------------+
; Parameter Name                     ; Value                                   ; Type                                       ;
+------------------------------------+-----------------------------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                       ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                                      ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                                     ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                                      ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                     ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                                       ; Untyped                                    ;
; OPERATION_MODE                     ; ROM                                     ; Untyped                                    ;
; WIDTH_A                            ; 16                                      ; Untyped                                    ;
; WIDTHAD_A                          ; 6                                       ; Untyped                                    ;
; NUMWORDS_A                         ; 50                                      ; Untyped                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED                            ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                                    ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                                    ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                                    ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                                    ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                                    ; Untyped                                    ;
; WIDTH_B                            ; 1                                       ; Untyped                                    ;
; WIDTHAD_B                          ; 1                                       ; Untyped                                    ;
; NUMWORDS_B                         ; 1                                       ; Untyped                                    ;
; INDATA_REG_B                       ; CLOCK1                                  ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                  ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                                  ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK1                                  ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED                            ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1                                  ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                                    ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                                    ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                                    ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                                    ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                                    ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                                    ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                                       ; Untyped                                    ;
; WIDTH_BYTEENA_B                    ; 1                                       ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                                    ; Untyped                                    ;
; BYTE_SIZE                          ; 8                                       ; Untyped                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                               ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                    ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                    ; Untyped                                    ;
; INIT_FILE                          ; db/amc.ram0_ram_l3_n13_51a294a4.hdl.mif ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                                  ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                                       ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                         ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                         ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                                   ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                   ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                                       ; Untyped                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E                            ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_mi61                         ; Untyped                                    ;
+------------------------------------+-----------------------------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l3:hl3|neuron_l3_n14:n14|ram_l3_n14:ram_n14|altsyncram:r_mem_rtl_0 ;
+------------------------------------+-----------------------------------------+--------------------------------------------+
; Parameter Name                     ; Value                                   ; Type                                       ;
+------------------------------------+-----------------------------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                       ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                                      ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                                     ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                                      ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                     ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                                       ; Untyped                                    ;
; OPERATION_MODE                     ; ROM                                     ; Untyped                                    ;
; WIDTH_A                            ; 16                                      ; Untyped                                    ;
; WIDTHAD_A                          ; 6                                       ; Untyped                                    ;
; NUMWORDS_A                         ; 50                                      ; Untyped                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED                            ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                                    ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                                    ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                                    ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                                    ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                                    ; Untyped                                    ;
; WIDTH_B                            ; 1                                       ; Untyped                                    ;
; WIDTHAD_B                          ; 1                                       ; Untyped                                    ;
; NUMWORDS_B                         ; 1                                       ; Untyped                                    ;
; INDATA_REG_B                       ; CLOCK1                                  ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                  ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                                  ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK1                                  ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED                            ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1                                  ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                                    ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                                    ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                                    ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                                    ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                                    ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                                    ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                                       ; Untyped                                    ;
; WIDTH_BYTEENA_B                    ; 1                                       ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                                    ; Untyped                                    ;
; BYTE_SIZE                          ; 8                                       ; Untyped                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                               ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                    ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                    ; Untyped                                    ;
; INIT_FILE                          ; db/amc.ram0_ram_l3_n14_1e5080c9.hdl.mif ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                                  ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                                       ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                         ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                         ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                                   ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                   ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                                       ; Untyped                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E                            ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_7j61                         ; Untyped                                    ;
+------------------------------------+-----------------------------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l3:hl3|neuron_l3_n15:n15|ram_l3_n15:ram_n15|altsyncram:r_mem_rtl_0 ;
+------------------------------------+-----------------------------------------+--------------------------------------------+
; Parameter Name                     ; Value                                   ; Type                                       ;
+------------------------------------+-----------------------------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                       ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                                      ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                                     ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                                      ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                     ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                                       ; Untyped                                    ;
; OPERATION_MODE                     ; ROM                                     ; Untyped                                    ;
; WIDTH_A                            ; 16                                      ; Untyped                                    ;
; WIDTHAD_A                          ; 6                                       ; Untyped                                    ;
; NUMWORDS_A                         ; 50                                      ; Untyped                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED                            ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                                    ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                                    ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                                    ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                                    ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                                    ; Untyped                                    ;
; WIDTH_B                            ; 1                                       ; Untyped                                    ;
; WIDTHAD_B                          ; 1                                       ; Untyped                                    ;
; NUMWORDS_B                         ; 1                                       ; Untyped                                    ;
; INDATA_REG_B                       ; CLOCK1                                  ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                  ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                                  ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK1                                  ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED                            ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1                                  ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                                    ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                                    ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                                    ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                                    ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                                    ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                                    ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                                       ; Untyped                                    ;
; WIDTH_BYTEENA_B                    ; 1                                       ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                                    ; Untyped                                    ;
; BYTE_SIZE                          ; 8                                       ; Untyped                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                               ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                    ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                    ; Untyped                                    ;
; INIT_FILE                          ; db/amc.ram0_ram_l3_n15_5b6856b2.hdl.mif ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                                  ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                                       ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                         ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                         ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                                   ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                   ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                                       ; Untyped                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E                            ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_8j61                         ; Untyped                                    ;
+------------------------------------+-----------------------------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l3:hl3|neuron_l3_n16:n16|ram_l3_n16:ram_n16|altsyncram:r_mem_rtl_0 ;
+------------------------------------+-----------------------------------------+--------------------------------------------+
; Parameter Name                     ; Value                                   ; Type                                       ;
+------------------------------------+-----------------------------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                       ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                                      ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                                     ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                                      ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                     ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                                       ; Untyped                                    ;
; OPERATION_MODE                     ; ROM                                     ; Untyped                                    ;
; WIDTH_A                            ; 16                                      ; Untyped                                    ;
; WIDTHAD_A                          ; 6                                       ; Untyped                                    ;
; NUMWORDS_A                         ; 50                                      ; Untyped                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED                            ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                                    ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                                    ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                                    ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                                    ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                                    ; Untyped                                    ;
; WIDTH_B                            ; 1                                       ; Untyped                                    ;
; WIDTHAD_B                          ; 1                                       ; Untyped                                    ;
; NUMWORDS_B                         ; 1                                       ; Untyped                                    ;
; INDATA_REG_B                       ; CLOCK1                                  ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                  ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                                  ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK1                                  ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED                            ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1                                  ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                                    ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                                    ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                                    ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                                    ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                                    ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                                    ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                                       ; Untyped                                    ;
; WIDTH_BYTEENA_B                    ; 1                                       ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                                    ; Untyped                                    ;
; BYTE_SIZE                          ; 8                                       ; Untyped                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                               ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                    ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                    ; Untyped                                    ;
; INIT_FILE                          ; db/amc.ram0_ram_l3_n16_cc8f4fe0.hdl.mif ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                                  ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                                       ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                         ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                         ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                                   ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                   ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                                       ; Untyped                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E                            ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_hn61                         ; Untyped                                    ;
+------------------------------------+-----------------------------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l3:hl3|neuron_l3_n17:n17|ram_l3_n17:ram_n17|altsyncram:r_mem_rtl_0 ;
+------------------------------------+-----------------------------------------+--------------------------------------------+
; Parameter Name                     ; Value                                   ; Type                                       ;
+------------------------------------+-----------------------------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                       ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                                      ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                                     ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                                      ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                     ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                                       ; Untyped                                    ;
; OPERATION_MODE                     ; ROM                                     ; Untyped                                    ;
; WIDTH_A                            ; 16                                      ; Untyped                                    ;
; WIDTHAD_A                          ; 6                                       ; Untyped                                    ;
; NUMWORDS_A                         ; 50                                      ; Untyped                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED                            ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                                    ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                                    ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                                    ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                                    ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                                    ; Untyped                                    ;
; WIDTH_B                            ; 1                                       ; Untyped                                    ;
; WIDTHAD_B                          ; 1                                       ; Untyped                                    ;
; NUMWORDS_B                         ; 1                                       ; Untyped                                    ;
; INDATA_REG_B                       ; CLOCK1                                  ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                  ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                                  ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK1                                  ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED                            ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1                                  ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                                    ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                                    ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                                    ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                                    ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                                    ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                                    ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                                       ; Untyped                                    ;
; WIDTH_BYTEENA_B                    ; 1                                       ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                                    ; Untyped                                    ;
; BYTE_SIZE                          ; 8                                       ; Untyped                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                               ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                    ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                    ; Untyped                                    ;
; INIT_FILE                          ; db/amc.ram0_ram_l3_n17_b451357b.hdl.mif ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                                  ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                                       ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                         ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                         ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                                   ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                   ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                                       ; Untyped                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E                            ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_9j61                         ; Untyped                                    ;
+------------------------------------+-----------------------------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l3:hl3|neuron_l3_n18:n18|ram_l3_n18:ram_n18|altsyncram:r_mem_rtl_0 ;
+------------------------------------+----------------------------------------+---------------------------------------------+
; Parameter Name                     ; Value                                  ; Type                                        ;
+------------------------------------+----------------------------------------+---------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped                                     ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE                              ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped                                     ;
; OPERATION_MODE                     ; ROM                                    ; Untyped                                     ;
; WIDTH_A                            ; 16                                     ; Untyped                                     ;
; WIDTHAD_A                          ; 6                                      ; Untyped                                     ;
; NUMWORDS_A                         ; 50                                     ; Untyped                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped                                     ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped                                     ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped                                     ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped                                     ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped                                     ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped                                     ;
; WIDTH_B                            ; 1                                      ; Untyped                                     ;
; WIDTHAD_B                          ; 1                                      ; Untyped                                     ;
; NUMWORDS_B                         ; 1                                      ; Untyped                                     ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped                                     ;
; ADDRESS_REG_B                      ; CLOCK1                                 ; Untyped                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                           ; Untyped                                     ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped                                     ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped                                     ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                     ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped                                     ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped                                     ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                     ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped                                     ;
; WIDTH_BYTEENA_A                    ; 1                                      ; Untyped                                     ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                                   ; Untyped                                     ;
; BYTE_SIZE                          ; 8                                      ; Untyped                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                     ;
; INIT_FILE                          ; db/amc.ram0_ram_l3_n18_93381c4.hdl.mif ; Untyped                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped                                     ;
; MAXIMUM_DEPTH                      ; 0                                      ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped                                     ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped                                     ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Untyped                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E                           ; Untyped                                     ;
; CBXI_PARAMETER                     ; altsyncram_vf61                        ; Untyped                                     ;
+------------------------------------+----------------------------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l3:hl3|neuron_l3_n19:n19|ram_l3_n19:ram_n19|altsyncram:r_mem_rtl_0 ;
+------------------------------------+-----------------------------------------+--------------------------------------------+
; Parameter Name                     ; Value                                   ; Type                                       ;
+------------------------------------+-----------------------------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                       ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                                      ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                                     ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                                      ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                     ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                                       ; Untyped                                    ;
; OPERATION_MODE                     ; ROM                                     ; Untyped                                    ;
; WIDTH_A                            ; 16                                      ; Untyped                                    ;
; WIDTHAD_A                          ; 6                                       ; Untyped                                    ;
; NUMWORDS_A                         ; 50                                      ; Untyped                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED                            ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                                    ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                                    ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                                    ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                                    ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                                    ; Untyped                                    ;
; WIDTH_B                            ; 1                                       ; Untyped                                    ;
; WIDTHAD_B                          ; 1                                       ; Untyped                                    ;
; NUMWORDS_B                         ; 1                                       ; Untyped                                    ;
; INDATA_REG_B                       ; CLOCK1                                  ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                  ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                                  ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK1                                  ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED                            ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1                                  ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                                    ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                                    ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                                    ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                                    ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                                    ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                                    ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                                       ; Untyped                                    ;
; WIDTH_BYTEENA_B                    ; 1                                       ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                                    ; Untyped                                    ;
; BYTE_SIZE                          ; 8                                       ; Untyped                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                               ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                    ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                    ; Untyped                                    ;
; INIT_FILE                          ; db/amc.ram0_ram_l3_n19_81eddf69.hdl.mif ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                                  ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                                       ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                         ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                         ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                                   ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                   ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                                       ; Untyped                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E                            ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_cm61                         ; Untyped                                    ;
+------------------------------------+-----------------------------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l2:hl2|neuron_l2_n0:n0|ram_l2_n0:ram_n0|altsyncram:r_mem_rtl_0 ;
+------------------------------------+----------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                                  ; Type                                    ;
+------------------------------------+----------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                                    ; Untyped                                 ;
; WIDTH_A                            ; 16                                     ; Untyped                                 ;
; WIDTHAD_A                          ; 6                                      ; Untyped                                 ;
; NUMWORDS_A                         ; 50                                     ; Untyped                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped                                 ;
; WIDTH_B                            ; 1                                      ; Untyped                                 ;
; WIDTHAD_B                          ; 1                                      ; Untyped                                 ;
; NUMWORDS_B                         ; 1                                      ; Untyped                                 ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                 ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                           ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                      ; Untyped                                 ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                                   ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                      ; Untyped                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                 ;
; INIT_FILE                          ; db/amc.ram0_ram_l2_n0_9984f918.hdl.mif ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                      ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Untyped                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E                           ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_cg61                        ; Untyped                                 ;
+------------------------------------+----------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l2:hl2|neuron_l2_n1:n1|ram_l2_n1:ram_n1|altsyncram:r_mem_rtl_0 ;
+------------------------------------+----------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                                  ; Type                                    ;
+------------------------------------+----------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                                    ; Untyped                                 ;
; WIDTH_A                            ; 16                                     ; Untyped                                 ;
; WIDTHAD_A                          ; 6                                      ; Untyped                                 ;
; NUMWORDS_A                         ; 50                                     ; Untyped                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped                                 ;
; WIDTH_B                            ; 1                                      ; Untyped                                 ;
; WIDTHAD_B                          ; 1                                      ; Untyped                                 ;
; NUMWORDS_B                         ; 1                                      ; Untyped                                 ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                 ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                           ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                      ; Untyped                                 ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                                   ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                      ; Untyped                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                 ;
; INIT_FILE                          ; db/amc.ram0_ram_l2_n1_e6b544a2.hdl.mif ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                      ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Untyped                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E                           ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_ki61                        ; Untyped                                 ;
+------------------------------------+----------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l2:hl2|neuron_l2_n2:n2|ram_l2_n2:ram_n2|altsyncram:r_mem_rtl_0 ;
+------------------------------------+----------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                                  ; Type                                    ;
+------------------------------------+----------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                                    ; Untyped                                 ;
; WIDTH_A                            ; 16                                     ; Untyped                                 ;
; WIDTHAD_A                          ; 6                                      ; Untyped                                 ;
; NUMWORDS_A                         ; 50                                     ; Untyped                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped                                 ;
; WIDTH_B                            ; 1                                      ; Untyped                                 ;
; WIDTHAD_B                          ; 1                                      ; Untyped                                 ;
; NUMWORDS_B                         ; 1                                      ; Untyped                                 ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                 ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                           ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                      ; Untyped                                 ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                                   ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                      ; Untyped                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                 ;
; INIT_FILE                          ; db/amc.ram0_ram_l2_n2_b85cbbc0.hdl.mif ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                      ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Untyped                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E                           ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_hl61                        ; Untyped                                 ;
+------------------------------------+----------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l2:hl2|neuron_l2_n3:n3|ram_l2_n3:ram_n3|altsyncram:r_mem_rtl_0 ;
+------------------------------------+----------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                                  ; Type                                    ;
+------------------------------------+----------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                                    ; Untyped                                 ;
; WIDTH_A                            ; 16                                     ; Untyped                                 ;
; WIDTHAD_A                          ; 6                                      ; Untyped                                 ;
; NUMWORDS_A                         ; 50                                     ; Untyped                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped                                 ;
; WIDTH_B                            ; 1                                      ; Untyped                                 ;
; WIDTHAD_B                          ; 1                                      ; Untyped                                 ;
; NUMWORDS_B                         ; 1                                      ; Untyped                                 ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                 ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                           ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                      ; Untyped                                 ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                                   ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                      ; Untyped                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                 ;
; INIT_FILE                          ; db/amc.ram0_ram_l2_n3_828e9d63.hdl.mif ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                      ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Untyped                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E                           ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_mh61                        ; Untyped                                 ;
+------------------------------------+----------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l2:hl2|neuron_l2_n4:n4|ram_l2_n4:ram_n4|altsyncram:r_mem_rtl_0 ;
+------------------------------------+---------------------------------------+------------------------------------------+
; Parameter Name                     ; Value                                 ; Type                                     ;
+------------------------------------+---------------------------------------+------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                     ; Untyped                                  ;
; AUTO_CARRY_CHAINS                  ; ON                                    ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                                   ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                ; ON                                    ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                   ; IGNORE_CASCADE                           ;
; WIDTH_BYTEENA                      ; 1                                     ; Untyped                                  ;
; OPERATION_MODE                     ; ROM                                   ; Untyped                                  ;
; WIDTH_A                            ; 16                                    ; Untyped                                  ;
; WIDTHAD_A                          ; 6                                     ; Untyped                                  ;
; NUMWORDS_A                         ; 50                                    ; Untyped                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                          ; Untyped                                  ;
; ADDRESS_ACLR_A                     ; NONE                                  ; Untyped                                  ;
; OUTDATA_ACLR_A                     ; NONE                                  ; Untyped                                  ;
; WRCONTROL_ACLR_A                   ; NONE                                  ; Untyped                                  ;
; INDATA_ACLR_A                      ; NONE                                  ; Untyped                                  ;
; BYTEENA_ACLR_A                     ; NONE                                  ; Untyped                                  ;
; WIDTH_B                            ; 1                                     ; Untyped                                  ;
; WIDTHAD_B                          ; 1                                     ; Untyped                                  ;
; NUMWORDS_B                         ; 1                                     ; Untyped                                  ;
; INDATA_REG_B                       ; CLOCK1                                ; Untyped                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                ; Untyped                                  ;
; RDCONTROL_REG_B                    ; CLOCK1                                ; Untyped                                  ;
; ADDRESS_REG_B                      ; CLOCK1                                ; Untyped                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                          ; Untyped                                  ;
; BYTEENA_REG_B                      ; CLOCK1                                ; Untyped                                  ;
; INDATA_ACLR_B                      ; NONE                                  ; Untyped                                  ;
; WRCONTROL_ACLR_B                   ; NONE                                  ; Untyped                                  ;
; ADDRESS_ACLR_B                     ; NONE                                  ; Untyped                                  ;
; OUTDATA_ACLR_B                     ; NONE                                  ; Untyped                                  ;
; RDCONTROL_ACLR_B                   ; NONE                                  ; Untyped                                  ;
; BYTEENA_ACLR_B                     ; NONE                                  ; Untyped                                  ;
; WIDTH_BYTEENA_A                    ; 1                                     ; Untyped                                  ;
; WIDTH_BYTEENA_B                    ; 1                                     ; Untyped                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                                  ; Untyped                                  ;
; BYTE_SIZE                          ; 8                                     ; Untyped                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                             ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                  ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                  ; Untyped                                  ;
; INIT_FILE                          ; db/amc.ram0_ram_l2_n4_5991c8c.hdl.mif ; Untyped                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                                ; Untyped                                  ;
; MAXIMUM_DEPTH                      ; 0                                     ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                ; Untyped                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                       ; Untyped                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                       ; Untyped                                  ;
; ENABLE_ECC                         ; FALSE                                 ; Untyped                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                 ; Untyped                                  ;
; WIDTH_ECCSTATUS                    ; 3                                     ; Untyped                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E                          ; Untyped                                  ;
; CBXI_PARAMETER                     ; altsyncram_0g61                       ; Untyped                                  ;
+------------------------------------+---------------------------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l2:hl2|neuron_l2_n5:n5|ram_l2_n5:ram_n5|altsyncram:r_mem_rtl_0 ;
+------------------------------------+----------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                                  ; Type                                    ;
+------------------------------------+----------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                                    ; Untyped                                 ;
; WIDTH_A                            ; 16                                     ; Untyped                                 ;
; WIDTHAD_A                          ; 6                                      ; Untyped                                 ;
; NUMWORDS_A                         ; 50                                     ; Untyped                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped                                 ;
; WIDTH_B                            ; 1                                      ; Untyped                                 ;
; WIDTHAD_B                          ; 1                                      ; Untyped                                 ;
; NUMWORDS_B                         ; 1                                      ; Untyped                                 ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                 ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                           ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                      ; Untyped                                 ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                                   ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                      ; Untyped                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                 ;
; INIT_FILE                          ; db/amc.ram0_ram_l2_n5_6c0631a6.hdl.mif ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                      ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Untyped                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E                           ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_5h61                        ; Untyped                                 ;
+------------------------------------+----------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l2:hl2|neuron_l2_n6:n6|ram_l2_n6:ram_n6|altsyncram:r_mem_rtl_0 ;
+------------------------------------+----------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                                  ; Type                                    ;
+------------------------------------+----------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                                    ; Untyped                                 ;
; WIDTH_A                            ; 16                                     ; Untyped                                 ;
; WIDTHAD_A                          ; 6                                      ; Untyped                                 ;
; NUMWORDS_A                         ; 50                                     ; Untyped                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped                                 ;
; WIDTH_B                            ; 1                                      ; Untyped                                 ;
; WIDTHAD_B                          ; 1                                      ; Untyped                                 ;
; NUMWORDS_B                         ; 1                                      ; Untyped                                 ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                 ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                           ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                      ; Untyped                                 ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                                   ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                      ; Untyped                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                 ;
; INIT_FILE                          ; db/amc.ram0_ram_l2_n6_93d9fa31.hdl.mif ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                      ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Untyped                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E                           ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_0j61                        ; Untyped                                 ;
+------------------------------------+----------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l2:hl2|neuron_l2_n7:n7|ram_l2_n7:ram_n7|altsyncram:r_mem_rtl_0 ;
+------------------------------------+----------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                                  ; Type                                    ;
+------------------------------------+----------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                                    ; Untyped                                 ;
; WIDTH_A                            ; 16                                     ; Untyped                                 ;
; WIDTHAD_A                          ; 6                                      ; Untyped                                 ;
; NUMWORDS_A                         ; 50                                     ; Untyped                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped                                 ;
; WIDTH_B                            ; 1                                      ; Untyped                                 ;
; WIDTHAD_B                          ; 1                                      ; Untyped                                 ;
; NUMWORDS_B                         ; 1                                      ; Untyped                                 ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                 ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                           ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                      ; Untyped                                 ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                                   ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                      ; Untyped                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                 ;
; INIT_FILE                          ; db/amc.ram0_ram_l2_n7_d2851b15.hdl.mif ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                      ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Untyped                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E                           ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_9h61                        ; Untyped                                 ;
+------------------------------------+----------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l2:hl2|neuron_l2_n8:n8|ram_l2_n8:ram_n8|altsyncram:r_mem_rtl_0 ;
+------------------------------------+----------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                                  ; Type                                    ;
+------------------------------------+----------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                                    ; Untyped                                 ;
; WIDTH_A                            ; 16                                     ; Untyped                                 ;
; WIDTHAD_A                          ; 6                                      ; Untyped                                 ;
; NUMWORDS_A                         ; 50                                     ; Untyped                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped                                 ;
; WIDTH_B                            ; 1                                      ; Untyped                                 ;
; WIDTHAD_B                          ; 1                                      ; Untyped                                 ;
; NUMWORDS_B                         ; 1                                      ; Untyped                                 ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                 ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                           ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                      ; Untyped                                 ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                                   ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                      ; Untyped                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                 ;
; INIT_FILE                          ; db/amc.ram0_ram_l2_n8_49afd140.hdl.mif ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                      ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Untyped                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E                           ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_ri61                        ; Untyped                                 ;
+------------------------------------+----------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l2:hl2|neuron_l2_n9:n9|ram_l2_n9:ram_n9|altsyncram:r_mem_rtl_0 ;
+------------------------------------+----------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                                  ; Type                                    ;
+------------------------------------+----------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                                    ; Untyped                                 ;
; WIDTH_A                            ; 16                                     ; Untyped                                 ;
; WIDTHAD_A                          ; 6                                      ; Untyped                                 ;
; NUMWORDS_A                         ; 50                                     ; Untyped                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped                                 ;
; WIDTH_B                            ; 1                                      ; Untyped                                 ;
; WIDTHAD_B                          ; 1                                      ; Untyped                                 ;
; NUMWORDS_B                         ; 1                                      ; Untyped                                 ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                 ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                           ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                      ; Untyped                                 ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                                   ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                      ; Untyped                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                 ;
; INIT_FILE                          ; db/amc.ram0_ram_l2_n9_6883de4e.hdl.mif ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                      ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Untyped                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E                           ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_aj61                        ; Untyped                                 ;
+------------------------------------+----------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l2:hl2|neuron_l2_n10:n10|ram_l2_n10:ram_n10|altsyncram:r_mem_rtl_0 ;
+------------------------------------+-----------------------------------------+--------------------------------------------+
; Parameter Name                     ; Value                                   ; Type                                       ;
+------------------------------------+-----------------------------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                       ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                                      ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                                     ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                                      ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                     ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                                       ; Untyped                                    ;
; OPERATION_MODE                     ; ROM                                     ; Untyped                                    ;
; WIDTH_A                            ; 16                                      ; Untyped                                    ;
; WIDTHAD_A                          ; 6                                       ; Untyped                                    ;
; NUMWORDS_A                         ; 50                                      ; Untyped                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED                            ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                                    ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                                    ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                                    ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                                    ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                                    ; Untyped                                    ;
; WIDTH_B                            ; 1                                       ; Untyped                                    ;
; WIDTHAD_B                          ; 1                                       ; Untyped                                    ;
; NUMWORDS_B                         ; 1                                       ; Untyped                                    ;
; INDATA_REG_B                       ; CLOCK1                                  ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                  ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                                  ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK1                                  ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED                            ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1                                  ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                                    ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                                    ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                                    ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                                    ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                                    ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                                    ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                                       ; Untyped                                    ;
; WIDTH_BYTEENA_B                    ; 1                                       ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                                    ; Untyped                                    ;
; BYTE_SIZE                          ; 8                                       ; Untyped                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                               ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                    ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                    ; Untyped                                    ;
; INIT_FILE                          ; db/amc.ram0_ram_l2_n10_8c4d8742.hdl.mif ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                                  ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                                       ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                         ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                         ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                                   ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                   ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                                       ; Untyped                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E                            ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_vi61                         ; Untyped                                    ;
+------------------------------------+-----------------------------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l2:hl2|neuron_l2_n11:n11|ram_l2_n11:ram_n11|altsyncram:r_mem_rtl_0 ;
+------------------------------------+-----------------------------------------+--------------------------------------------+
; Parameter Name                     ; Value                                   ; Type                                       ;
+------------------------------------+-----------------------------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                       ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                                      ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                                     ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                                      ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                     ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                                       ; Untyped                                    ;
; OPERATION_MODE                     ; ROM                                     ; Untyped                                    ;
; WIDTH_A                            ; 16                                      ; Untyped                                    ;
; WIDTHAD_A                          ; 6                                       ; Untyped                                    ;
; NUMWORDS_A                         ; 50                                      ; Untyped                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED                            ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                                    ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                                    ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                                    ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                                    ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                                    ; Untyped                                    ;
; WIDTH_B                            ; 1                                       ; Untyped                                    ;
; WIDTHAD_B                          ; 1                                       ; Untyped                                    ;
; NUMWORDS_B                         ; 1                                       ; Untyped                                    ;
; INDATA_REG_B                       ; CLOCK1                                  ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                  ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                                  ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK1                                  ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED                            ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1                                  ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                                    ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                                    ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                                    ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                                    ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                                    ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                                    ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                                       ; Untyped                                    ;
; WIDTH_BYTEENA_B                    ; 1                                       ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                                    ; Untyped                                    ;
; BYTE_SIZE                          ; 8                                       ; Untyped                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                               ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                    ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                    ; Untyped                                    ;
; INIT_FILE                          ; db/amc.ram0_ram_l2_n11_b2e0c545.hdl.mif ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                                  ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                                       ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                         ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                         ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                                   ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                   ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                                       ; Untyped                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E                            ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_2k61                         ; Untyped                                    ;
+------------------------------------+-----------------------------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l2:hl2|neuron_l2_n12:n12|ram_l2_n12:ram_n12|altsyncram:r_mem_rtl_0 ;
+------------------------------------+-----------------------------------------+--------------------------------------------+
; Parameter Name                     ; Value                                   ; Type                                       ;
+------------------------------------+-----------------------------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                       ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                                      ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                                     ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                                      ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                     ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                                       ; Untyped                                    ;
; OPERATION_MODE                     ; ROM                                     ; Untyped                                    ;
; WIDTH_A                            ; 16                                      ; Untyped                                    ;
; WIDTHAD_A                          ; 6                                       ; Untyped                                    ;
; NUMWORDS_A                         ; 50                                      ; Untyped                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED                            ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                                    ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                                    ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                                    ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                                    ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                                    ; Untyped                                    ;
; WIDTH_B                            ; 1                                       ; Untyped                                    ;
; WIDTHAD_B                          ; 1                                       ; Untyped                                    ;
; NUMWORDS_B                         ; 1                                       ; Untyped                                    ;
; INDATA_REG_B                       ; CLOCK1                                  ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                  ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                                  ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK1                                  ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED                            ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1                                  ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                                    ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                                    ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                                    ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                                    ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                                    ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                                    ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                                       ; Untyped                                    ;
; WIDTH_BYTEENA_B                    ; 1                                       ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                                    ; Untyped                                    ;
; BYTE_SIZE                          ; 8                                       ; Untyped                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                               ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                    ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                    ; Untyped                                    ;
; INIT_FILE                          ; db/amc.ram0_ram_l2_n12_158fd11b.hdl.mif ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                                  ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                                       ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                         ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                         ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                                   ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                   ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                                       ; Untyped                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E                            ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_5k61                         ; Untyped                                    ;
+------------------------------------+-----------------------------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l2:hl2|neuron_l2_n13:n13|ram_l2_n13:ram_n13|altsyncram:r_mem_rtl_0 ;
+------------------------------------+----------------------------------------+---------------------------------------------+
; Parameter Name                     ; Value                                  ; Type                                        ;
+------------------------------------+----------------------------------------+---------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped                                     ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE                              ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped                                     ;
; OPERATION_MODE                     ; ROM                                    ; Untyped                                     ;
; WIDTH_A                            ; 16                                     ; Untyped                                     ;
; WIDTHAD_A                          ; 6                                      ; Untyped                                     ;
; NUMWORDS_A                         ; 50                                     ; Untyped                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped                                     ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped                                     ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped                                     ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped                                     ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped                                     ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped                                     ;
; WIDTH_B                            ; 1                                      ; Untyped                                     ;
; WIDTHAD_B                          ; 1                                      ; Untyped                                     ;
; NUMWORDS_B                         ; 1                                      ; Untyped                                     ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped                                     ;
; ADDRESS_REG_B                      ; CLOCK1                                 ; Untyped                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                           ; Untyped                                     ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped                                     ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped                                     ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                     ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped                                     ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped                                     ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                     ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped                                     ;
; WIDTH_BYTEENA_A                    ; 1                                      ; Untyped                                     ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                                   ; Untyped                                     ;
; BYTE_SIZE                          ; 8                                      ; Untyped                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                     ;
; INIT_FILE                          ; db/amc.ram0_ram_l2_n13_f3922e5.hdl.mif ; Untyped                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped                                     ;
; MAXIMUM_DEPTH                      ; 0                                      ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped                                     ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped                                     ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Untyped                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E                           ; Untyped                                     ;
; CBXI_PARAMETER                     ; altsyncram_ah61                        ; Untyped                                     ;
+------------------------------------+----------------------------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l2:hl2|neuron_l2_n14:n14|ram_l2_n14:ram_n14|altsyncram:r_mem_rtl_0 ;
+------------------------------------+-----------------------------------------+--------------------------------------------+
; Parameter Name                     ; Value                                   ; Type                                       ;
+------------------------------------+-----------------------------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                       ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                                      ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                                     ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                                      ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                     ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                                       ; Untyped                                    ;
; OPERATION_MODE                     ; ROM                                     ; Untyped                                    ;
; WIDTH_A                            ; 16                                      ; Untyped                                    ;
; WIDTHAD_A                          ; 6                                       ; Untyped                                    ;
; NUMWORDS_A                         ; 50                                      ; Untyped                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED                            ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                                    ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                                    ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                                    ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                                    ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                                    ; Untyped                                    ;
; WIDTH_B                            ; 1                                       ; Untyped                                    ;
; WIDTHAD_B                          ; 1                                       ; Untyped                                    ;
; NUMWORDS_B                         ; 1                                       ; Untyped                                    ;
; INDATA_REG_B                       ; CLOCK1                                  ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                  ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                                  ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK1                                  ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED                            ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1                                  ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                                    ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                                    ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                                    ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                                    ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                                    ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                                    ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                                       ; Untyped                                    ;
; WIDTH_BYTEENA_B                    ; 1                                       ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                                    ; Untyped                                    ;
; BYTE_SIZE                          ; 8                                       ; Untyped                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                               ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                    ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                    ; Untyped                                    ;
; INIT_FILE                          ; db/amc.ram0_ram_l2_n14_11dafe98.hdl.mif ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                                  ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                                       ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                         ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                         ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                                   ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                   ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                                       ; Untyped                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E                            ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_ul61                         ; Untyped                                    ;
+------------------------------------+-----------------------------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l2:hl2|neuron_l2_n15:n15|ram_l2_n15:ram_n15|altsyncram:r_mem_rtl_0 ;
+------------------------------------+-----------------------------------------+--------------------------------------------+
; Parameter Name                     ; Value                                   ; Type                                       ;
+------------------------------------+-----------------------------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                       ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                                      ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                                     ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                                      ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                     ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                                       ; Untyped                                    ;
; OPERATION_MODE                     ; ROM                                     ; Untyped                                    ;
; WIDTH_A                            ; 16                                      ; Untyped                                    ;
; WIDTHAD_A                          ; 6                                       ; Untyped                                    ;
; NUMWORDS_A                         ; 50                                      ; Untyped                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED                            ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                                    ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                                    ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                                    ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                                    ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                                    ; Untyped                                    ;
; WIDTH_B                            ; 1                                       ; Untyped                                    ;
; WIDTHAD_B                          ; 1                                       ; Untyped                                    ;
; NUMWORDS_B                         ; 1                                       ; Untyped                                    ;
; INDATA_REG_B                       ; CLOCK1                                  ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                  ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                                  ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK1                                  ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED                            ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1                                  ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                                    ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                                    ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                                    ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                                    ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                                    ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                                    ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                                       ; Untyped                                    ;
; WIDTH_BYTEENA_B                    ; 1                                       ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                                    ; Untyped                                    ;
; BYTE_SIZE                          ; 8                                       ; Untyped                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                               ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                    ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                    ; Untyped                                    ;
; INIT_FILE                          ; db/amc.ram0_ram_l2_n15_5749f24a.hdl.mif ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                                  ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                                       ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                         ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                         ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                                   ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                   ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                                       ; Untyped                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E                            ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_2j61                         ; Untyped                                    ;
+------------------------------------+-----------------------------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l2:hl2|neuron_l2_n16:n16|ram_l2_n16:ram_n16|altsyncram:r_mem_rtl_0 ;
+------------------------------------+-----------------------------------------+--------------------------------------------+
; Parameter Name                     ; Value                                   ; Type                                       ;
+------------------------------------+-----------------------------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                       ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                                      ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                                     ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                                      ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                     ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                                       ; Untyped                                    ;
; OPERATION_MODE                     ; ROM                                     ; Untyped                                    ;
; WIDTH_A                            ; 16                                      ; Untyped                                    ;
; WIDTHAD_A                          ; 6                                       ; Untyped                                    ;
; NUMWORDS_A                         ; 50                                      ; Untyped                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED                            ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                                    ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                                    ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                                    ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                                    ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                                    ; Untyped                                    ;
; WIDTH_B                            ; 1                                       ; Untyped                                    ;
; WIDTHAD_B                          ; 1                                       ; Untyped                                    ;
; NUMWORDS_B                         ; 1                                       ; Untyped                                    ;
; INDATA_REG_B                       ; CLOCK1                                  ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                  ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                                  ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK1                                  ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED                            ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1                                  ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                                    ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                                    ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                                    ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                                    ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                                    ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                                    ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                                       ; Untyped                                    ;
; WIDTH_BYTEENA_B                    ; 1                                       ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                                    ; Untyped                                    ;
; BYTE_SIZE                          ; 8                                       ; Untyped                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                               ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                    ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                    ; Untyped                                    ;
; INIT_FILE                          ; db/amc.ram0_ram_l2_n16_eb606c17.hdl.mif ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                                  ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                                       ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                         ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                         ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                                   ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                   ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                                       ; Untyped                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E                            ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_bk61                         ; Untyped                                    ;
+------------------------------------+-----------------------------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l2:hl2|neuron_l2_n17:n17|ram_l2_n17:ram_n17|altsyncram:r_mem_rtl_0 ;
+------------------------------------+-----------------------------------------+--------------------------------------------+
; Parameter Name                     ; Value                                   ; Type                                       ;
+------------------------------------+-----------------------------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                       ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                                      ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                                     ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                                      ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                     ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                                       ; Untyped                                    ;
; OPERATION_MODE                     ; ROM                                     ; Untyped                                    ;
; WIDTH_A                            ; 16                                      ; Untyped                                    ;
; WIDTHAD_A                          ; 6                                       ; Untyped                                    ;
; NUMWORDS_A                         ; 50                                      ; Untyped                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED                            ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                                    ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                                    ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                                    ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                                    ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                                    ; Untyped                                    ;
; WIDTH_B                            ; 1                                       ; Untyped                                    ;
; WIDTHAD_B                          ; 1                                       ; Untyped                                    ;
; NUMWORDS_B                         ; 1                                       ; Untyped                                    ;
; INDATA_REG_B                       ; CLOCK1                                  ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                  ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                                  ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK1                                  ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED                            ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1                                  ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                                    ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                                    ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                                    ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                                    ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                                    ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                                    ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                                       ; Untyped                                    ;
; WIDTH_BYTEENA_B                    ; 1                                       ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                                    ; Untyped                                    ;
; BYTE_SIZE                          ; 8                                       ; Untyped                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                               ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                    ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                    ; Untyped                                    ;
; INIT_FILE                          ; db/amc.ram0_ram_l2_n17_9a88a76b.hdl.mif ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                                  ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                                       ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                         ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                         ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                                   ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                   ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                                       ; Untyped                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E                            ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_ok61                         ; Untyped                                    ;
+------------------------------------+-----------------------------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l2:hl2|neuron_l2_n18:n18|ram_l2_n18:ram_n18|altsyncram:r_mem_rtl_0 ;
+------------------------------------+-----------------------------------------+--------------------------------------------+
; Parameter Name                     ; Value                                   ; Type                                       ;
+------------------------------------+-----------------------------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                       ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                                      ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                                     ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                                      ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                     ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                                       ; Untyped                                    ;
; OPERATION_MODE                     ; ROM                                     ; Untyped                                    ;
; WIDTH_A                            ; 16                                      ; Untyped                                    ;
; WIDTHAD_A                          ; 6                                       ; Untyped                                    ;
; NUMWORDS_A                         ; 50                                      ; Untyped                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED                            ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                                    ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                                    ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                                    ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                                    ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                                    ; Untyped                                    ;
; WIDTH_B                            ; 1                                       ; Untyped                                    ;
; WIDTHAD_B                          ; 1                                       ; Untyped                                    ;
; NUMWORDS_B                         ; 1                                       ; Untyped                                    ;
; INDATA_REG_B                       ; CLOCK1                                  ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                  ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                                  ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK1                                  ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED                            ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1                                  ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                                    ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                                    ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                                    ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                                    ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                                    ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                                    ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                                       ; Untyped                                    ;
; WIDTH_BYTEENA_B                    ; 1                                       ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                                    ; Untyped                                    ;
; BYTE_SIZE                          ; 8                                       ; Untyped                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                               ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                    ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                    ; Untyped                                    ;
; INIT_FILE                          ; db/amc.ram0_ram_l2_n18_c0d4e48b.hdl.mif ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                                  ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                                       ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                         ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                         ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                                   ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                   ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                                       ; Untyped                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E                            ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_tl61                         ; Untyped                                    ;
+------------------------------------+-----------------------------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l2:hl2|neuron_l2_n19:n19|ram_l2_n19:ram_n19|altsyncram:r_mem_rtl_0 ;
+------------------------------------+-----------------------------------------+--------------------------------------------+
; Parameter Name                     ; Value                                   ; Type                                       ;
+------------------------------------+-----------------------------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                       ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                                      ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                                     ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                                      ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                     ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                                       ; Untyped                                    ;
; OPERATION_MODE                     ; ROM                                     ; Untyped                                    ;
; WIDTH_A                            ; 16                                      ; Untyped                                    ;
; WIDTHAD_A                          ; 6                                       ; Untyped                                    ;
; NUMWORDS_A                         ; 50                                      ; Untyped                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED                            ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                                    ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                                    ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                                    ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                                    ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                                    ; Untyped                                    ;
; WIDTH_B                            ; 1                                       ; Untyped                                    ;
; WIDTHAD_B                          ; 1                                       ; Untyped                                    ;
; NUMWORDS_B                         ; 1                                       ; Untyped                                    ;
; INDATA_REG_B                       ; CLOCK1                                  ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                  ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                                  ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK1                                  ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED                            ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1                                  ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                                    ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                                    ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                                    ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                                    ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                                    ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                                    ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                                       ; Untyped                                    ;
; WIDTH_BYTEENA_B                    ; 1                                       ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                                    ; Untyped                                    ;
; BYTE_SIZE                          ; 8                                       ; Untyped                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                               ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                    ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                    ; Untyped                                    ;
; INIT_FILE                          ; db/amc.ram0_ram_l2_n19_5d3a2b10.hdl.mif ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                                  ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                                       ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                         ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                         ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                                   ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                   ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                                       ; Untyped                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E                            ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_3k61                         ; Untyped                                    ;
+------------------------------------+-----------------------------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l2:hl2|neuron_l2_n20:n20|ram_l2_n20:ram_n20|altsyncram:r_mem_rtl_0 ;
+------------------------------------+-----------------------------------------+--------------------------------------------+
; Parameter Name                     ; Value                                   ; Type                                       ;
+------------------------------------+-----------------------------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                       ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                                      ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                                     ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                                      ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                     ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                                       ; Untyped                                    ;
; OPERATION_MODE                     ; ROM                                     ; Untyped                                    ;
; WIDTH_A                            ; 16                                      ; Untyped                                    ;
; WIDTHAD_A                          ; 6                                       ; Untyped                                    ;
; NUMWORDS_A                         ; 50                                      ; Untyped                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED                            ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                                    ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                                    ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                                    ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                                    ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                                    ; Untyped                                    ;
; WIDTH_B                            ; 1                                       ; Untyped                                    ;
; WIDTHAD_B                          ; 1                                       ; Untyped                                    ;
; NUMWORDS_B                         ; 1                                       ; Untyped                                    ;
; INDATA_REG_B                       ; CLOCK1                                  ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                  ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                                  ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK1                                  ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED                            ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1                                  ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                                    ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                                    ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                                    ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                                    ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                                    ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                                    ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                                       ; Untyped                                    ;
; WIDTH_BYTEENA_B                    ; 1                                       ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                                    ; Untyped                                    ;
; BYTE_SIZE                          ; 8                                       ; Untyped                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                               ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                    ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                    ; Untyped                                    ;
; INIT_FILE                          ; db/amc.ram0_ram_l2_n20_251ae03c.hdl.mif ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                                  ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                                       ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                         ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                         ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                                   ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                   ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                                       ; Untyped                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E                            ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_sj61                         ; Untyped                                    ;
+------------------------------------+-----------------------------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l2:hl2|neuron_l2_n21:n21|ram_l2_n21:ram_n21|altsyncram:r_mem_rtl_0 ;
+------------------------------------+-----------------------------------------+--------------------------------------------+
; Parameter Name                     ; Value                                   ; Type                                       ;
+------------------------------------+-----------------------------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                       ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                                      ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                                     ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                                      ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                     ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                                       ; Untyped                                    ;
; OPERATION_MODE                     ; ROM                                     ; Untyped                                    ;
; WIDTH_A                            ; 16                                      ; Untyped                                    ;
; WIDTHAD_A                          ; 6                                       ; Untyped                                    ;
; NUMWORDS_A                         ; 50                                      ; Untyped                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED                            ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                                    ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                                    ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                                    ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                                    ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                                    ; Untyped                                    ;
; WIDTH_B                            ; 1                                       ; Untyped                                    ;
; WIDTHAD_B                          ; 1                                       ; Untyped                                    ;
; NUMWORDS_B                         ; 1                                       ; Untyped                                    ;
; INDATA_REG_B                       ; CLOCK1                                  ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                  ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                                  ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK1                                  ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED                            ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1                                  ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                                    ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                                    ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                                    ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                                    ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                                    ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                                    ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                                       ; Untyped                                    ;
; WIDTH_BYTEENA_B                    ; 1                                       ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                                    ; Untyped                                    ;
; BYTE_SIZE                          ; 8                                       ; Untyped                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                               ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                    ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                    ; Untyped                                    ;
; INIT_FILE                          ; db/amc.ram0_ram_l2_n21_b8d5bd46.hdl.mif ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                                  ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                                       ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                         ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                         ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                                   ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                   ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                                       ; Untyped                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E                            ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_sl61                         ; Untyped                                    ;
+------------------------------------+-----------------------------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l2:hl2|neuron_l2_n22:n22|ram_l2_n22:ram_n22|altsyncram:r_mem_rtl_0 ;
+------------------------------------+-----------------------------------------+--------------------------------------------+
; Parameter Name                     ; Value                                   ; Type                                       ;
+------------------------------------+-----------------------------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                       ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                                      ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                                     ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                                      ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                     ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                                       ; Untyped                                    ;
; OPERATION_MODE                     ; ROM                                     ; Untyped                                    ;
; WIDTH_A                            ; 16                                      ; Untyped                                    ;
; WIDTHAD_A                          ; 6                                       ; Untyped                                    ;
; NUMWORDS_A                         ; 50                                      ; Untyped                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED                            ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                                    ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                                    ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                                    ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                                    ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                                    ; Untyped                                    ;
; WIDTH_B                            ; 1                                       ; Untyped                                    ;
; WIDTHAD_B                          ; 1                                       ; Untyped                                    ;
; NUMWORDS_B                         ; 1                                       ; Untyped                                    ;
; INDATA_REG_B                       ; CLOCK1                                  ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                  ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                                  ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK1                                  ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED                            ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1                                  ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                                    ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                                    ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                                    ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                                    ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                                    ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                                    ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                                       ; Untyped                                    ;
; WIDTH_BYTEENA_B                    ; 1                                       ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                                    ; Untyped                                    ;
; BYTE_SIZE                          ; 8                                       ; Untyped                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                               ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                    ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                    ; Untyped                                    ;
; INIT_FILE                          ; db/amc.ram0_ram_l2_n22_3b3a7bbd.hdl.mif ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                                  ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                                       ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                         ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                         ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                                   ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                   ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                                       ; Untyped                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E                            ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_2n61                         ; Untyped                                    ;
+------------------------------------+-----------------------------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l2:hl2|neuron_l2_n23:n23|ram_l2_n23:ram_n23|altsyncram:r_mem_rtl_0 ;
+------------------------------------+-----------------------------------------+--------------------------------------------+
; Parameter Name                     ; Value                                   ; Type                                       ;
+------------------------------------+-----------------------------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                       ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                                      ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                                     ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                                      ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                     ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                                       ; Untyped                                    ;
; OPERATION_MODE                     ; ROM                                     ; Untyped                                    ;
; WIDTH_A                            ; 16                                      ; Untyped                                    ;
; WIDTHAD_A                          ; 6                                       ; Untyped                                    ;
; NUMWORDS_A                         ; 50                                      ; Untyped                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED                            ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                                    ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                                    ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                                    ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                                    ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                                    ; Untyped                                    ;
; WIDTH_B                            ; 1                                       ; Untyped                                    ;
; WIDTHAD_B                          ; 1                                       ; Untyped                                    ;
; NUMWORDS_B                         ; 1                                       ; Untyped                                    ;
; INDATA_REG_B                       ; CLOCK1                                  ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                  ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                                  ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK1                                  ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED                            ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1                                  ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                                    ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                                    ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                                    ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                                    ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                                    ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                                    ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                                       ; Untyped                                    ;
; WIDTH_BYTEENA_B                    ; 1                                       ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                                    ; Untyped                                    ;
; BYTE_SIZE                          ; 8                                       ; Untyped                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                               ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                    ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                    ; Untyped                                    ;
; INIT_FILE                          ; db/amc.ram0_ram_l2_n23_3795b47a.hdl.mif ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                                  ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                                       ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                         ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                         ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                                   ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                   ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                                       ; Untyped                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E                            ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_1j61                         ; Untyped                                    ;
+------------------------------------+-----------------------------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l1:hl1|neuron_l1_n0:n0|ram_l1_n0:ram_n0|altsyncram:r_mem_rtl_0 ;
+------------------------------------+----------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                                  ; Type                                    ;
+------------------------------------+----------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                                    ; Untyped                                 ;
; WIDTH_A                            ; 16                                     ; Untyped                                 ;
; WIDTHAD_A                          ; 6                                      ; Untyped                                 ;
; NUMWORDS_A                         ; 50                                     ; Untyped                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped                                 ;
; WIDTH_B                            ; 1                                      ; Untyped                                 ;
; WIDTHAD_B                          ; 1                                      ; Untyped                                 ;
; NUMWORDS_B                         ; 1                                      ; Untyped                                 ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                 ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                           ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                      ; Untyped                                 ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                                   ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                      ; Untyped                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                 ;
; INIT_FILE                          ; db/amc.ram0_ram_l1_n0_747a3093.hdl.mif ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                      ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Untyped                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E                           ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_nf61                        ; Untyped                                 ;
+------------------------------------+----------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l1:hl1|neuron_l1_n1:n1|ram_l1_n1:ram_n1|altsyncram:r_mem_rtl_0 ;
+------------------------------------+----------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                                  ; Type                                    ;
+------------------------------------+----------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                                    ; Untyped                                 ;
; WIDTH_A                            ; 16                                     ; Untyped                                 ;
; WIDTHAD_A                          ; 6                                      ; Untyped                                 ;
; NUMWORDS_A                         ; 50                                     ; Untyped                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped                                 ;
; WIDTH_B                            ; 1                                      ; Untyped                                 ;
; WIDTHAD_B                          ; 1                                      ; Untyped                                 ;
; NUMWORDS_B                         ; 1                                      ; Untyped                                 ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                 ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                           ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                      ; Untyped                                 ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                                   ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                      ; Untyped                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                 ;
; INIT_FILE                          ; db/amc.ram0_ram_l1_n1_1e703d28.hdl.mif ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                      ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Untyped                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E                           ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_4h61                        ; Untyped                                 ;
+------------------------------------+----------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l1:hl1|neuron_l1_n2:n2|ram_l1_n2:ram_n2|altsyncram:r_mem_rtl_0 ;
+------------------------------------+---------------------------------------+------------------------------------------+
; Parameter Name                     ; Value                                 ; Type                                     ;
+------------------------------------+---------------------------------------+------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                     ; Untyped                                  ;
; AUTO_CARRY_CHAINS                  ; ON                                    ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                                   ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                ; ON                                    ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                   ; IGNORE_CASCADE                           ;
; WIDTH_BYTEENA                      ; 1                                     ; Untyped                                  ;
; OPERATION_MODE                     ; ROM                                   ; Untyped                                  ;
; WIDTH_A                            ; 16                                    ; Untyped                                  ;
; WIDTHAD_A                          ; 6                                     ; Untyped                                  ;
; NUMWORDS_A                         ; 50                                    ; Untyped                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                          ; Untyped                                  ;
; ADDRESS_ACLR_A                     ; NONE                                  ; Untyped                                  ;
; OUTDATA_ACLR_A                     ; NONE                                  ; Untyped                                  ;
; WRCONTROL_ACLR_A                   ; NONE                                  ; Untyped                                  ;
; INDATA_ACLR_A                      ; NONE                                  ; Untyped                                  ;
; BYTEENA_ACLR_A                     ; NONE                                  ; Untyped                                  ;
; WIDTH_B                            ; 1                                     ; Untyped                                  ;
; WIDTHAD_B                          ; 1                                     ; Untyped                                  ;
; NUMWORDS_B                         ; 1                                     ; Untyped                                  ;
; INDATA_REG_B                       ; CLOCK1                                ; Untyped                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                ; Untyped                                  ;
; RDCONTROL_REG_B                    ; CLOCK1                                ; Untyped                                  ;
; ADDRESS_REG_B                      ; CLOCK1                                ; Untyped                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                          ; Untyped                                  ;
; BYTEENA_REG_B                      ; CLOCK1                                ; Untyped                                  ;
; INDATA_ACLR_B                      ; NONE                                  ; Untyped                                  ;
; WRCONTROL_ACLR_B                   ; NONE                                  ; Untyped                                  ;
; ADDRESS_ACLR_B                     ; NONE                                  ; Untyped                                  ;
; OUTDATA_ACLR_B                     ; NONE                                  ; Untyped                                  ;
; RDCONTROL_ACLR_B                   ; NONE                                  ; Untyped                                  ;
; BYTEENA_ACLR_B                     ; NONE                                  ; Untyped                                  ;
; WIDTH_BYTEENA_A                    ; 1                                     ; Untyped                                  ;
; WIDTH_BYTEENA_B                    ; 1                                     ; Untyped                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                                  ; Untyped                                  ;
; BYTE_SIZE                          ; 8                                     ; Untyped                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                             ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                  ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                  ; Untyped                                  ;
; INIT_FILE                          ; db/amc.ram0_ram_l1_n2_4faac1c.hdl.mif ; Untyped                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                                ; Untyped                                  ;
; MAXIMUM_DEPTH                      ; 0                                     ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                ; Untyped                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                       ; Untyped                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                       ; Untyped                                  ;
; ENABLE_ECC                         ; FALSE                                 ; Untyped                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                 ; Untyped                                  ;
; WIDTH_ECCSTATUS                    ; 3                                     ; Untyped                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E                          ; Untyped                                  ;
; CBXI_PARAMETER                     ; altsyncram_qj61                       ; Untyped                                  ;
+------------------------------------+---------------------------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l1:hl1|neuron_l1_n3:n3|ram_l1_n3:ram_n3|altsyncram:r_mem_rtl_0 ;
+------------------------------------+----------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                                  ; Type                                    ;
+------------------------------------+----------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                                    ; Untyped                                 ;
; WIDTH_A                            ; 16                                     ; Untyped                                 ;
; WIDTHAD_A                          ; 6                                      ; Untyped                                 ;
; NUMWORDS_A                         ; 50                                     ; Untyped                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped                                 ;
; WIDTH_B                            ; 1                                      ; Untyped                                 ;
; WIDTHAD_B                          ; 1                                      ; Untyped                                 ;
; NUMWORDS_B                         ; 1                                      ; Untyped                                 ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                 ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                           ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                      ; Untyped                                 ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                                   ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                      ; Untyped                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                 ;
; INIT_FILE                          ; db/amc.ram0_ram_l1_n3_65654c6a.hdl.mif ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                      ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Untyped                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E                           ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_ch61                        ; Untyped                                 ;
+------------------------------------+----------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l1:hl1|neuron_l1_n4:n4|ram_l1_n4:ram_n4|altsyncram:r_mem_rtl_0 ;
+------------------------------------+----------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                                  ; Type                                    ;
+------------------------------------+----------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                                    ; Untyped                                 ;
; WIDTH_A                            ; 16                                     ; Untyped                                 ;
; WIDTHAD_A                          ; 6                                      ; Untyped                                 ;
; NUMWORDS_A                         ; 50                                     ; Untyped                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped                                 ;
; WIDTH_B                            ; 1                                      ; Untyped                                 ;
; WIDTHAD_B                          ; 1                                      ; Untyped                                 ;
; NUMWORDS_B                         ; 1                                      ; Untyped                                 ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                 ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                           ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                      ; Untyped                                 ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                                   ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                      ; Untyped                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                 ;
; INIT_FILE                          ; db/amc.ram0_ram_l1_n4_b46945f7.hdl.mif ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                      ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Untyped                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E                           ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_lh61                        ; Untyped                                 ;
+------------------------------------+----------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l1:hl1|neuron_l1_n5:n5|ram_l1_n5:ram_n5|altsyncram:r_mem_rtl_0 ;
+------------------------------------+---------------------------------------+------------------------------------------+
; Parameter Name                     ; Value                                 ; Type                                     ;
+------------------------------------+---------------------------------------+------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                     ; Untyped                                  ;
; AUTO_CARRY_CHAINS                  ; ON                                    ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                                   ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                ; ON                                    ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                   ; IGNORE_CASCADE                           ;
; WIDTH_BYTEENA                      ; 1                                     ; Untyped                                  ;
; OPERATION_MODE                     ; ROM                                   ; Untyped                                  ;
; WIDTH_A                            ; 16                                    ; Untyped                                  ;
; WIDTHAD_A                          ; 6                                     ; Untyped                                  ;
; NUMWORDS_A                         ; 50                                    ; Untyped                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                          ; Untyped                                  ;
; ADDRESS_ACLR_A                     ; NONE                                  ; Untyped                                  ;
; OUTDATA_ACLR_A                     ; NONE                                  ; Untyped                                  ;
; WRCONTROL_ACLR_A                   ; NONE                                  ; Untyped                                  ;
; INDATA_ACLR_A                      ; NONE                                  ; Untyped                                  ;
; BYTEENA_ACLR_A                     ; NONE                                  ; Untyped                                  ;
; WIDTH_B                            ; 1                                     ; Untyped                                  ;
; WIDTHAD_B                          ; 1                                     ; Untyped                                  ;
; NUMWORDS_B                         ; 1                                     ; Untyped                                  ;
; INDATA_REG_B                       ; CLOCK1                                ; Untyped                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                ; Untyped                                  ;
; RDCONTROL_REG_B                    ; CLOCK1                                ; Untyped                                  ;
; ADDRESS_REG_B                      ; CLOCK1                                ; Untyped                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                          ; Untyped                                  ;
; BYTEENA_REG_B                      ; CLOCK1                                ; Untyped                                  ;
; INDATA_ACLR_B                      ; NONE                                  ; Untyped                                  ;
; WRCONTROL_ACLR_B                   ; NONE                                  ; Untyped                                  ;
; ADDRESS_ACLR_B                     ; NONE                                  ; Untyped                                  ;
; OUTDATA_ACLR_B                     ; NONE                                  ; Untyped                                  ;
; RDCONTROL_ACLR_B                   ; NONE                                  ; Untyped                                  ;
; BYTEENA_ACLR_B                     ; NONE                                  ; Untyped                                  ;
; WIDTH_BYTEENA_A                    ; 1                                     ; Untyped                                  ;
; WIDTH_BYTEENA_B                    ; 1                                     ; Untyped                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                                  ; Untyped                                  ;
; BYTE_SIZE                          ; 8                                     ; Untyped                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                             ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                  ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                  ; Untyped                                  ;
; INIT_FILE                          ; db/amc.ram0_ram_l1_n5_138c6fb.hdl.mif ; Untyped                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                                ; Untyped                                  ;
; MAXIMUM_DEPTH                      ; 0                                     ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                ; Untyped                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                       ; Untyped                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                       ; Untyped                                  ;
; ENABLE_ECC                         ; FALSE                                 ; Untyped                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                 ; Untyped                                  ;
; WIDTH_ECCSTATUS                    ; 3                                     ; Untyped                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E                          ; Untyped                                  ;
; CBXI_PARAMETER                     ; altsyncram_7h61                       ; Untyped                                  ;
+------------------------------------+---------------------------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l1:hl1|neuron_l1_n6:n6|ram_l1_n6:ram_n6|altsyncram:r_mem_rtl_0 ;
+------------------------------------+----------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                                  ; Type                                    ;
+------------------------------------+----------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                                    ; Untyped                                 ;
; WIDTH_A                            ; 16                                     ; Untyped                                 ;
; WIDTHAD_A                          ; 6                                      ; Untyped                                 ;
; NUMWORDS_A                         ; 50                                     ; Untyped                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped                                 ;
; WIDTH_B                            ; 1                                      ; Untyped                                 ;
; WIDTHAD_B                          ; 1                                      ; Untyped                                 ;
; NUMWORDS_B                         ; 1                                      ; Untyped                                 ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                 ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                           ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                      ; Untyped                                 ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                                   ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                      ; Untyped                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                 ;
; INIT_FILE                          ; db/amc.ram0_ram_l1_n6_ce032c85.hdl.mif ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                      ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Untyped                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E                           ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_oi61                        ; Untyped                                 ;
+------------------------------------+----------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l1:hl1|neuron_l1_n7:n7|ram_l1_n7:ram_n7|altsyncram:r_mem_rtl_0 ;
+------------------------------------+----------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                                  ; Type                                    ;
+------------------------------------+----------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                                    ; Untyped                                 ;
; WIDTH_A                            ; 16                                     ; Untyped                                 ;
; WIDTHAD_A                          ; 6                                      ; Untyped                                 ;
; NUMWORDS_A                         ; 50                                     ; Untyped                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped                                 ;
; WIDTH_B                            ; 1                                      ; Untyped                                 ;
; WIDTHAD_B                          ; 1                                      ; Untyped                                 ;
; NUMWORDS_B                         ; 1                                      ; Untyped                                 ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                 ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                           ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                      ; Untyped                                 ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                                   ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                      ; Untyped                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                 ;
; INIT_FILE                          ; db/amc.ram0_ram_l1_n7_82943e8b.hdl.mif ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                      ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Untyped                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E                           ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_nh61                        ; Untyped                                 ;
+------------------------------------+----------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l1:hl1|neuron_l1_n8:n8|ram_l1_n8:ram_n8|altsyncram:r_mem_rtl_0 ;
+------------------------------------+----------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                                  ; Type                                    ;
+------------------------------------+----------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                                    ; Untyped                                 ;
; WIDTH_A                            ; 16                                     ; Untyped                                 ;
; WIDTHAD_A                          ; 6                                      ; Untyped                                 ;
; NUMWORDS_A                         ; 50                                     ; Untyped                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped                                 ;
; WIDTH_B                            ; 1                                      ; Untyped                                 ;
; WIDTHAD_B                          ; 1                                      ; Untyped                                 ;
; NUMWORDS_B                         ; 1                                      ; Untyped                                 ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                 ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                           ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                      ; Untyped                                 ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                                   ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                      ; Untyped                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                 ;
; INIT_FILE                          ; db/amc.ram0_ram_l1_n8_f7881746.hdl.mif ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                      ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Untyped                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E                           ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_dg61                        ; Untyped                                 ;
+------------------------------------+----------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l1:hl1|neuron_l1_n9:n9|ram_l1_n9:ram_n9|altsyncram:r_mem_rtl_0 ;
+------------------------------------+----------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                                  ; Type                                    ;
+------------------------------------+----------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                                    ; Untyped                                 ;
; WIDTH_A                            ; 16                                     ; Untyped                                 ;
; WIDTHAD_A                          ; 6                                      ; Untyped                                 ;
; NUMWORDS_A                         ; 50                                     ; Untyped                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped                                 ;
; WIDTH_B                            ; 1                                      ; Untyped                                 ;
; WIDTHAD_B                          ; 1                                      ; Untyped                                 ;
; NUMWORDS_B                         ; 1                                      ; Untyped                                 ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                 ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                           ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                      ; Untyped                                 ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                                   ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                      ; Untyped                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                 ;
; INIT_FILE                          ; db/amc.ram0_ram_l1_n9_74a263b5.hdl.mif ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                      ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Untyped                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E                           ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_dh61                        ; Untyped                                 ;
+------------------------------------+----------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l1:hl1|neuron_l1_n10:n10|ram_l1_n10:ram_n10|altsyncram:r_mem_rtl_0 ;
+------------------------------------+-----------------------------------------+--------------------------------------------+
; Parameter Name                     ; Value                                   ; Type                                       ;
+------------------------------------+-----------------------------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                       ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                                      ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                                     ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                                      ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                     ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                                       ; Untyped                                    ;
; OPERATION_MODE                     ; ROM                                     ; Untyped                                    ;
; WIDTH_A                            ; 16                                      ; Untyped                                    ;
; WIDTHAD_A                          ; 6                                       ; Untyped                                    ;
; NUMWORDS_A                         ; 50                                      ; Untyped                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED                            ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                                    ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                                    ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                                    ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                                    ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                                    ; Untyped                                    ;
; WIDTH_B                            ; 1                                       ; Untyped                                    ;
; WIDTHAD_B                          ; 1                                       ; Untyped                                    ;
; NUMWORDS_B                         ; 1                                       ; Untyped                                    ;
; INDATA_REG_B                       ; CLOCK1                                  ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                  ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                                  ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK1                                  ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED                            ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1                                  ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                                    ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                                    ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                                    ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                                    ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                                    ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                                    ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                                       ; Untyped                                    ;
; WIDTH_BYTEENA_B                    ; 1                                       ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                                    ; Untyped                                    ;
; BYTE_SIZE                          ; 8                                       ; Untyped                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                               ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                    ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                    ; Untyped                                    ;
; INIT_FILE                          ; db/amc.ram0_ram_l1_n10_1b3c7aa4.hdl.mif ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                                  ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                                       ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                         ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                         ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                                   ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                   ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                                       ; Untyped                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E                            ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_cl61                         ; Untyped                                    ;
+------------------------------------+-----------------------------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l1:hl1|neuron_l1_n11:n11|ram_l1_n11:ram_n11|altsyncram:r_mem_rtl_0 ;
+------------------------------------+-----------------------------------------+--------------------------------------------+
; Parameter Name                     ; Value                                   ; Type                                       ;
+------------------------------------+-----------------------------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                       ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                                      ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                                     ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                                      ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                     ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                                       ; Untyped                                    ;
; OPERATION_MODE                     ; ROM                                     ; Untyped                                    ;
; WIDTH_A                            ; 16                                      ; Untyped                                    ;
; WIDTHAD_A                          ; 6                                       ; Untyped                                    ;
; NUMWORDS_A                         ; 50                                      ; Untyped                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED                            ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                                    ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                                    ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                                    ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                                    ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                                    ; Untyped                                    ;
; WIDTH_B                            ; 1                                       ; Untyped                                    ;
; WIDTHAD_B                          ; 1                                       ; Untyped                                    ;
; NUMWORDS_B                         ; 1                                       ; Untyped                                    ;
; INDATA_REG_B                       ; CLOCK1                                  ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                  ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                                  ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK1                                  ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED                            ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1                                  ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                                    ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                                    ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                                    ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                                    ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                                    ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                                    ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                                       ; Untyped                                    ;
; WIDTH_BYTEENA_B                    ; 1                                       ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                                    ; Untyped                                    ;
; BYTE_SIZE                          ; 8                                       ; Untyped                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                               ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                    ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                    ; Untyped                                    ;
; INIT_FILE                          ; db/amc.ram0_ram_l1_n11_e56adf6f.hdl.mif ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                                  ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                                       ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                         ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                         ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                                   ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                   ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                                       ; Untyped                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E                            ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_en61                         ; Untyped                                    ;
+------------------------------------+-----------------------------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l1:hl1|neuron_l1_n12:n12|ram_l1_n12:ram_n12|altsyncram:r_mem_rtl_0 ;
+------------------------------------+-----------------------------------------+--------------------------------------------+
; Parameter Name                     ; Value                                   ; Type                                       ;
+------------------------------------+-----------------------------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                       ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                                      ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                                     ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                                      ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                     ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                                       ; Untyped                                    ;
; OPERATION_MODE                     ; ROM                                     ; Untyped                                    ;
; WIDTH_A                            ; 16                                      ; Untyped                                    ;
; WIDTHAD_A                          ; 6                                       ; Untyped                                    ;
; NUMWORDS_A                         ; 50                                      ; Untyped                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED                            ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                                    ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                                    ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                                    ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                                    ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                                    ; Untyped                                    ;
; WIDTH_B                            ; 1                                       ; Untyped                                    ;
; WIDTHAD_B                          ; 1                                       ; Untyped                                    ;
; NUMWORDS_B                         ; 1                                       ; Untyped                                    ;
; INDATA_REG_B                       ; CLOCK1                                  ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                  ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                                  ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK1                                  ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED                            ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1                                  ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                                    ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                                    ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                                    ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                                    ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                                    ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                                    ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                                       ; Untyped                                    ;
; WIDTH_BYTEENA_B                    ; 1                                       ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                                    ; Untyped                                    ;
; BYTE_SIZE                          ; 8                                       ; Untyped                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                               ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                    ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                    ; Untyped                                    ;
; INIT_FILE                          ; db/amc.ram0_ram_l1_n12_9b2caf5e.hdl.mif ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                                  ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                                       ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                         ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                         ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                                   ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                   ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                                       ; Untyped                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E                            ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_9n61                         ; Untyped                                    ;
+------------------------------------+-----------------------------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l1:hl1|neuron_l1_n13:n13|ram_l1_n13:ram_n13|altsyncram:r_mem_rtl_0 ;
+------------------------------------+-----------------------------------------+--------------------------------------------+
; Parameter Name                     ; Value                                   ; Type                                       ;
+------------------------------------+-----------------------------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                       ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                                      ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                                     ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                                      ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                     ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                                       ; Untyped                                    ;
; OPERATION_MODE                     ; ROM                                     ; Untyped                                    ;
; WIDTH_A                            ; 16                                      ; Untyped                                    ;
; WIDTHAD_A                          ; 6                                       ; Untyped                                    ;
; NUMWORDS_A                         ; 50                                      ; Untyped                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED                            ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                                    ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                                    ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                                    ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                                    ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                                    ; Untyped                                    ;
; WIDTH_B                            ; 1                                       ; Untyped                                    ;
; WIDTHAD_B                          ; 1                                       ; Untyped                                    ;
; NUMWORDS_B                         ; 1                                       ; Untyped                                    ;
; INDATA_REG_B                       ; CLOCK1                                  ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                  ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                                  ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK1                                  ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED                            ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1                                  ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                                    ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                                    ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                                    ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                                    ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                                    ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                                    ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                                       ; Untyped                                    ;
; WIDTH_BYTEENA_B                    ; 1                                       ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                                    ; Untyped                                    ;
; BYTE_SIZE                          ; 8                                       ; Untyped                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                               ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                    ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                    ; Untyped                                    ;
; INIT_FILE                          ; db/amc.ram0_ram_l1_n13_ed95ef63.hdl.mif ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                                  ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                                       ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                         ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                         ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                                   ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                   ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                                       ; Untyped                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E                            ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_4m61                         ; Untyped                                    ;
+------------------------------------+-----------------------------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l1:hl1|neuron_l1_n14:n14|ram_l1_n14:ram_n14|altsyncram:r_mem_rtl_0 ;
+------------------------------------+----------------------------------------+---------------------------------------------+
; Parameter Name                     ; Value                                  ; Type                                        ;
+------------------------------------+----------------------------------------+---------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped                                     ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE                              ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped                                     ;
; OPERATION_MODE                     ; ROM                                    ; Untyped                                     ;
; WIDTH_A                            ; 16                                     ; Untyped                                     ;
; WIDTHAD_A                          ; 6                                      ; Untyped                                     ;
; NUMWORDS_A                         ; 50                                     ; Untyped                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped                                     ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped                                     ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped                                     ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped                                     ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped                                     ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped                                     ;
; WIDTH_B                            ; 1                                      ; Untyped                                     ;
; WIDTHAD_B                          ; 1                                      ; Untyped                                     ;
; NUMWORDS_B                         ; 1                                      ; Untyped                                     ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped                                     ;
; ADDRESS_REG_B                      ; CLOCK1                                 ; Untyped                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                           ; Untyped                                     ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped                                     ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped                                     ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                     ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped                                     ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped                                     ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                     ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped                                     ;
; WIDTH_BYTEENA_A                    ; 1                                      ; Untyped                                     ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                                   ; Untyped                                     ;
; BYTE_SIZE                          ; 8                                      ; Untyped                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                     ;
; INIT_FILE                          ; db/amc.ram0_ram_l1_n14_4f01a62.hdl.mif ; Untyped                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped                                     ;
; MAXIMUM_DEPTH                      ; 0                                      ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped                                     ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped                                     ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Untyped                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E                           ; Untyped                                     ;
; CBXI_PARAMETER                     ; altsyncram_ug61                        ; Untyped                                     ;
+------------------------------------+----------------------------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l1:hl1|neuron_l1_n15:n15|ram_l1_n15:ram_n15|altsyncram:r_mem_rtl_0 ;
+------------------------------------+-----------------------------------------+--------------------------------------------+
; Parameter Name                     ; Value                                   ; Type                                       ;
+------------------------------------+-----------------------------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                       ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                                      ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                                     ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                                      ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                     ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                                       ; Untyped                                    ;
; OPERATION_MODE                     ; ROM                                     ; Untyped                                    ;
; WIDTH_A                            ; 16                                      ; Untyped                                    ;
; WIDTHAD_A                          ; 6                                       ; Untyped                                    ;
; NUMWORDS_A                         ; 50                                      ; Untyped                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED                            ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                                    ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                                    ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                                    ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                                    ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                                    ; Untyped                                    ;
; WIDTH_B                            ; 1                                       ; Untyped                                    ;
; WIDTHAD_B                          ; 1                                       ; Untyped                                    ;
; NUMWORDS_B                         ; 1                                       ; Untyped                                    ;
; INDATA_REG_B                       ; CLOCK1                                  ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                  ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                                  ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK1                                  ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED                            ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1                                  ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                                    ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                                    ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                                    ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                                    ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                                    ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                                    ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                                       ; Untyped                                    ;
; WIDTH_BYTEENA_B                    ; 1                                       ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                                    ; Untyped                                    ;
; BYTE_SIZE                          ; 8                                       ; Untyped                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                               ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                    ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                    ; Untyped                                    ;
; INIT_FILE                          ; db/amc.ram0_ram_l1_n15_10c1159d.hdl.mif ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                                  ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                                       ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                         ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                         ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                                   ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                   ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                                       ; Untyped                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E                            ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_ji61                         ; Untyped                                    ;
+------------------------------------+-----------------------------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l1:hl1|neuron_l1_n16:n16|ram_l1_n16:ram_n16|altsyncram:r_mem_rtl_0 ;
+------------------------------------+-----------------------------------------+--------------------------------------------+
; Parameter Name                     ; Value                                   ; Type                                       ;
+------------------------------------+-----------------------------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                       ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                                      ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                                     ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                                      ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                     ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                                       ; Untyped                                    ;
; OPERATION_MODE                     ; ROM                                     ; Untyped                                    ;
; WIDTH_A                            ; 16                                      ; Untyped                                    ;
; WIDTHAD_A                          ; 6                                       ; Untyped                                    ;
; NUMWORDS_A                         ; 50                                      ; Untyped                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED                            ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                                    ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                                    ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                                    ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                                    ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                                    ; Untyped                                    ;
; WIDTH_B                            ; 1                                       ; Untyped                                    ;
; WIDTHAD_B                          ; 1                                       ; Untyped                                    ;
; NUMWORDS_B                         ; 1                                       ; Untyped                                    ;
; INDATA_REG_B                       ; CLOCK1                                  ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                  ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                                  ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK1                                  ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED                            ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1                                  ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                                    ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                                    ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                                    ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                                    ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                                    ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                                    ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                                       ; Untyped                                    ;
; WIDTH_BYTEENA_B                    ; 1                                       ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                                    ; Untyped                                    ;
; BYTE_SIZE                          ; 8                                       ; Untyped                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                               ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                    ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                    ; Untyped                                    ;
; INIT_FILE                          ; db/amc.ram0_ram_l1_n16_49683699.hdl.mif ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                                  ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                                       ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                         ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                         ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                                   ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                   ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                                       ; Untyped                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E                            ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_ig61                         ; Untyped                                    ;
+------------------------------------+-----------------------------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l1:hl1|neuron_l1_n17:n17|ram_l1_n17:ram_n17|altsyncram:r_mem_rtl_0 ;
+------------------------------------+-----------------------------------------+--------------------------------------------+
; Parameter Name                     ; Value                                   ; Type                                       ;
+------------------------------------+-----------------------------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                       ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                                      ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                                     ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                                      ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                     ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                                       ; Untyped                                    ;
; OPERATION_MODE                     ; ROM                                     ; Untyped                                    ;
; WIDTH_A                            ; 16                                      ; Untyped                                    ;
; WIDTHAD_A                          ; 6                                       ; Untyped                                    ;
; NUMWORDS_A                         ; 50                                      ; Untyped                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED                            ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                                    ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                                    ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                                    ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                                    ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                                    ; Untyped                                    ;
; WIDTH_B                            ; 1                                       ; Untyped                                    ;
; WIDTHAD_B                          ; 1                                       ; Untyped                                    ;
; NUMWORDS_B                         ; 1                                       ; Untyped                                    ;
; INDATA_REG_B                       ; CLOCK1                                  ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                  ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                                  ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK1                                  ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED                            ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1                                  ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                                    ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                                    ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                                    ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                                    ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                                    ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                                    ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                                       ; Untyped                                    ;
; WIDTH_BYTEENA_B                    ; 1                                       ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                                    ; Untyped                                    ;
; BYTE_SIZE                          ; 8                                       ; Untyped                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                               ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                    ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                    ; Untyped                                    ;
; INIT_FILE                          ; db/amc.ram0_ram_l1_n17_50b2f19e.hdl.mif ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                                  ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                                       ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                         ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                         ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                                   ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                   ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                                       ; Untyped                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E                            ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_ck61                         ; Untyped                                    ;
+------------------------------------+-----------------------------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l1:hl1|neuron_l1_n18:n18|ram_l1_n18:ram_n18|altsyncram:r_mem_rtl_0 ;
+------------------------------------+-----------------------------------------+--------------------------------------------+
; Parameter Name                     ; Value                                   ; Type                                       ;
+------------------------------------+-----------------------------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                       ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                                      ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                                     ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                                      ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                     ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                                       ; Untyped                                    ;
; OPERATION_MODE                     ; ROM                                     ; Untyped                                    ;
; WIDTH_A                            ; 16                                      ; Untyped                                    ;
; WIDTHAD_A                          ; 6                                       ; Untyped                                    ;
; NUMWORDS_A                         ; 50                                      ; Untyped                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED                            ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                                    ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                                    ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                                    ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                                    ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                                    ; Untyped                                    ;
; WIDTH_B                            ; 1                                       ; Untyped                                    ;
; WIDTHAD_B                          ; 1                                       ; Untyped                                    ;
; NUMWORDS_B                         ; 1                                       ; Untyped                                    ;
; INDATA_REG_B                       ; CLOCK1                                  ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                  ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                                  ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK1                                  ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED                            ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1                                  ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                                    ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                                    ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                                    ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                                    ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                                    ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                                    ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                                       ; Untyped                                    ;
; WIDTH_BYTEENA_B                    ; 1                                       ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                                    ; Untyped                                    ;
; BYTE_SIZE                          ; 8                                       ; Untyped                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                               ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                    ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                    ; Untyped                                    ;
; INIT_FILE                          ; db/amc.ram0_ram_l1_n18_6743aef3.hdl.mif ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                                  ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                                       ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                         ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                         ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                                   ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                   ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                                       ; Untyped                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E                            ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_hk61                         ; Untyped                                    ;
+------------------------------------+-----------------------------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l1:hl1|neuron_l1_n19:n19|ram_l1_n19:ram_n19|altsyncram:r_mem_rtl_0 ;
+------------------------------------+-----------------------------------------+--------------------------------------------+
; Parameter Name                     ; Value                                   ; Type                                       ;
+------------------------------------+-----------------------------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                       ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                                      ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                                     ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                                      ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                     ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                                       ; Untyped                                    ;
; OPERATION_MODE                     ; ROM                                     ; Untyped                                    ;
; WIDTH_A                            ; 16                                      ; Untyped                                    ;
; WIDTHAD_A                          ; 6                                       ; Untyped                                    ;
; NUMWORDS_A                         ; 50                                      ; Untyped                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED                            ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                                    ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                                    ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                                    ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                                    ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                                    ; Untyped                                    ;
; WIDTH_B                            ; 1                                       ; Untyped                                    ;
; WIDTHAD_B                          ; 1                                       ; Untyped                                    ;
; NUMWORDS_B                         ; 1                                       ; Untyped                                    ;
; INDATA_REG_B                       ; CLOCK1                                  ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                  ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                                  ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK1                                  ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED                            ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1                                  ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                                    ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                                    ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                                    ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                                    ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                                    ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                                    ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                                       ; Untyped                                    ;
; WIDTH_BYTEENA_B                    ; 1                                       ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                                    ; Untyped                                    ;
; BYTE_SIZE                          ; 8                                       ; Untyped                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                               ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                    ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                    ; Untyped                                    ;
; INIT_FILE                          ; db/amc.ram0_ram_l1_n19_1c7eb401.hdl.mif ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                                  ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                                       ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                         ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                         ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                                   ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                   ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                                       ; Untyped                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E                            ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_6k61                         ; Untyped                                    ;
+------------------------------------+-----------------------------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l1:hl1|neuron_l1_n20:n20|ram_l1_n20:ram_n20|altsyncram:r_mem_rtl_0 ;
+------------------------------------+-----------------------------------------+--------------------------------------------+
; Parameter Name                     ; Value                                   ; Type                                       ;
+------------------------------------+-----------------------------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                       ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                                      ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                                     ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                                      ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                     ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                                       ; Untyped                                    ;
; OPERATION_MODE                     ; ROM                                     ; Untyped                                    ;
; WIDTH_A                            ; 16                                      ; Untyped                                    ;
; WIDTHAD_A                          ; 6                                       ; Untyped                                    ;
; NUMWORDS_A                         ; 50                                      ; Untyped                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED                            ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                                    ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                                    ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                                    ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                                    ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                                    ; Untyped                                    ;
; WIDTH_B                            ; 1                                       ; Untyped                                    ;
; WIDTHAD_B                          ; 1                                       ; Untyped                                    ;
; NUMWORDS_B                         ; 1                                       ; Untyped                                    ;
; INDATA_REG_B                       ; CLOCK1                                  ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                  ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                                  ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK1                                  ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED                            ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1                                  ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                                    ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                                    ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                                    ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                                    ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                                    ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                                    ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                                       ; Untyped                                    ;
; WIDTH_BYTEENA_B                    ; 1                                       ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                                    ; Untyped                                    ;
; BYTE_SIZE                          ; 8                                       ; Untyped                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                               ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                    ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                    ; Untyped                                    ;
; INIT_FILE                          ; db/amc.ram0_ram_l1_n20_92a4d6a0.hdl.mif ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                                  ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                                       ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                         ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                         ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                                   ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                   ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                                       ; Untyped                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E                            ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_4k61                         ; Untyped                                    ;
+------------------------------------+-----------------------------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l1:hl1|neuron_l1_n21:n21|ram_l1_n21:ram_n21|altsyncram:r_mem_rtl_0 ;
+------------------------------------+-----------------------------------------+--------------------------------------------+
; Parameter Name                     ; Value                                   ; Type                                       ;
+------------------------------------+-----------------------------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                       ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                                      ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                                     ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                                      ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                     ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                                       ; Untyped                                    ;
; OPERATION_MODE                     ; ROM                                     ; Untyped                                    ;
; WIDTH_A                            ; 16                                      ; Untyped                                    ;
; WIDTHAD_A                          ; 6                                       ; Untyped                                    ;
; NUMWORDS_A                         ; 50                                      ; Untyped                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED                            ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                                    ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                                    ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                                    ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                                    ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                                    ; Untyped                                    ;
; WIDTH_B                            ; 1                                       ; Untyped                                    ;
; WIDTHAD_B                          ; 1                                       ; Untyped                                    ;
; NUMWORDS_B                         ; 1                                       ; Untyped                                    ;
; INDATA_REG_B                       ; CLOCK1                                  ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                  ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                                  ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK1                                  ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED                            ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1                                  ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                                    ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                                    ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                                    ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                                    ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                                    ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                                    ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                                       ; Untyped                                    ;
; WIDTH_BYTEENA_B                    ; 1                                       ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                                    ; Untyped                                    ;
; BYTE_SIZE                          ; 8                                       ; Untyped                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                               ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                    ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                    ; Untyped                                    ;
; INIT_FILE                          ; db/amc.ram0_ram_l1_n21_a04677cf.hdl.mif ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                                  ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                                       ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                         ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                         ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                                   ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                   ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                                       ; Untyped                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E                            ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_ak61                         ; Untyped                                    ;
+------------------------------------+-----------------------------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l1:hl1|neuron_l1_n22:n22|ram_l1_n22:ram_n22|altsyncram:r_mem_rtl_0 ;
+------------------------------------+-----------------------------------------+--------------------------------------------+
; Parameter Name                     ; Value                                   ; Type                                       ;
+------------------------------------+-----------------------------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                       ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                                      ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                                     ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                                      ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                     ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                                       ; Untyped                                    ;
; OPERATION_MODE                     ; ROM                                     ; Untyped                                    ;
; WIDTH_A                            ; 16                                      ; Untyped                                    ;
; WIDTHAD_A                          ; 6                                       ; Untyped                                    ;
; NUMWORDS_A                         ; 50                                      ; Untyped                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED                            ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                                    ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                                    ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                                    ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                                    ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                                    ; Untyped                                    ;
; WIDTH_B                            ; 1                                       ; Untyped                                    ;
; WIDTHAD_B                          ; 1                                       ; Untyped                                    ;
; NUMWORDS_B                         ; 1                                       ; Untyped                                    ;
; INDATA_REG_B                       ; CLOCK1                                  ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                  ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                                  ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK1                                  ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED                            ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1                                  ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                                    ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                                    ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                                    ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                                    ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                                    ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                                    ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                                       ; Untyped                                    ;
; WIDTH_BYTEENA_B                    ; 1                                       ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                                    ; Untyped                                    ;
; BYTE_SIZE                          ; 8                                       ; Untyped                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                               ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                    ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                    ; Untyped                                    ;
; INIT_FILE                          ; db/amc.ram0_ram_l1_n22_b2496f4a.hdl.mif ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                                  ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                                       ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                         ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                         ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                                   ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                   ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                                       ; Untyped                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E                            ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_dk61                         ; Untyped                                    ;
+------------------------------------+-----------------------------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l1:hl1|neuron_l1_n23:n23|ram_l1_n23:ram_n23|altsyncram:r_mem_rtl_0 ;
+------------------------------------+-----------------------------------------+--------------------------------------------+
; Parameter Name                     ; Value                                   ; Type                                       ;
+------------------------------------+-----------------------------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                       ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                                      ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                                     ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                                      ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                     ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                                       ; Untyped                                    ;
; OPERATION_MODE                     ; ROM                                     ; Untyped                                    ;
; WIDTH_A                            ; 16                                      ; Untyped                                    ;
; WIDTHAD_A                          ; 6                                       ; Untyped                                    ;
; NUMWORDS_A                         ; 50                                      ; Untyped                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED                            ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                                    ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                                    ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                                    ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                                    ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                                    ; Untyped                                    ;
; WIDTH_B                            ; 1                                       ; Untyped                                    ;
; WIDTHAD_B                          ; 1                                       ; Untyped                                    ;
; NUMWORDS_B                         ; 1                                       ; Untyped                                    ;
; INDATA_REG_B                       ; CLOCK1                                  ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                  ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                                  ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK1                                  ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED                            ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1                                  ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                                    ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                                    ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                                    ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                                    ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                                    ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                                    ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                                       ; Untyped                                    ;
; WIDTH_BYTEENA_B                    ; 1                                       ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                                    ; Untyped                                    ;
; BYTE_SIZE                          ; 8                                       ; Untyped                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                               ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                    ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                    ; Untyped                                    ;
; INIT_FILE                          ; db/amc.ram0_ram_l1_n23_ed5d1006.hdl.mif ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                                  ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                                       ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                         ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                         ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                                   ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                   ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                                       ; Untyped                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E                            ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_7k61                         ; Untyped                                    ;
+------------------------------------+-----------------------------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l1:hl1|neuron_l1_n24:n24|ram_l1_n24:ram_n24|altsyncram:r_mem_rtl_0 ;
+------------------------------------+-----------------------------------------+--------------------------------------------+
; Parameter Name                     ; Value                                   ; Type                                       ;
+------------------------------------+-----------------------------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                       ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                                      ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                                     ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                                      ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                     ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                                       ; Untyped                                    ;
; OPERATION_MODE                     ; ROM                                     ; Untyped                                    ;
; WIDTH_A                            ; 16                                      ; Untyped                                    ;
; WIDTHAD_A                          ; 6                                       ; Untyped                                    ;
; NUMWORDS_A                         ; 50                                      ; Untyped                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED                            ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                                    ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                                    ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                                    ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                                    ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                                    ; Untyped                                    ;
; WIDTH_B                            ; 1                                       ; Untyped                                    ;
; WIDTHAD_B                          ; 1                                       ; Untyped                                    ;
; NUMWORDS_B                         ; 1                                       ; Untyped                                    ;
; INDATA_REG_B                       ; CLOCK1                                  ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                  ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                                  ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK1                                  ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED                            ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1                                  ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                                    ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                                    ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                                    ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                                    ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                                    ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                                    ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                                       ; Untyped                                    ;
; WIDTH_BYTEENA_B                    ; 1                                       ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                                    ; Untyped                                    ;
; BYTE_SIZE                          ; 8                                       ; Untyped                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                               ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                    ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                    ; Untyped                                    ;
; INIT_FILE                          ; db/amc.ram0_ram_l1_n24_5412979e.hdl.mif ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                                  ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                                       ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                         ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                         ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                                   ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                   ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                                       ; Untyped                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E                            ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_oh61                         ; Untyped                                    ;
+------------------------------------+-----------------------------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l1:hl1|neuron_l1_n25:n25|ram_l1_n25:ram_n25|altsyncram:r_mem_rtl_0 ;
+------------------------------------+-----------------------------------------+--------------------------------------------+
; Parameter Name                     ; Value                                   ; Type                                       ;
+------------------------------------+-----------------------------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                       ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                                      ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                                     ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                                      ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                     ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                                       ; Untyped                                    ;
; OPERATION_MODE                     ; ROM                                     ; Untyped                                    ;
; WIDTH_A                            ; 16                                      ; Untyped                                    ;
; WIDTHAD_A                          ; 6                                       ; Untyped                                    ;
; NUMWORDS_A                         ; 50                                      ; Untyped                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED                            ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                                    ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                                    ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                                    ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                                    ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                                    ; Untyped                                    ;
; WIDTH_B                            ; 1                                       ; Untyped                                    ;
; WIDTHAD_B                          ; 1                                       ; Untyped                                    ;
; NUMWORDS_B                         ; 1                                       ; Untyped                                    ;
; INDATA_REG_B                       ; CLOCK1                                  ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                  ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                                  ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK1                                  ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED                            ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1                                  ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                                    ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                                    ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                                    ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                                    ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                                    ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                                    ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                                       ; Untyped                                    ;
; WIDTH_BYTEENA_B                    ; 1                                       ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                                    ; Untyped                                    ;
; BYTE_SIZE                          ; 8                                       ; Untyped                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                               ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                    ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                    ; Untyped                                    ;
; INIT_FILE                          ; db/amc.ram0_ram_l1_n25_db6b7cd3.hdl.mif ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                                  ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                                       ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                         ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                         ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                                   ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                   ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                                       ; Untyped                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E                            ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_bn61                         ; Untyped                                    ;
+------------------------------------+-----------------------------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l1:hl1|neuron_l1_n26:n26|ram_l1_n26:ram_n26|altsyncram:r_mem_rtl_0 ;
+------------------------------------+-----------------------------------------+--------------------------------------------+
; Parameter Name                     ; Value                                   ; Type                                       ;
+------------------------------------+-----------------------------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                       ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                                      ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                                     ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                                      ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                     ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                                       ; Untyped                                    ;
; OPERATION_MODE                     ; ROM                                     ; Untyped                                    ;
; WIDTH_A                            ; 16                                      ; Untyped                                    ;
; WIDTHAD_A                          ; 6                                       ; Untyped                                    ;
; NUMWORDS_A                         ; 50                                      ; Untyped                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED                            ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                                    ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                                    ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                                    ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                                    ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                                    ; Untyped                                    ;
; WIDTH_B                            ; 1                                       ; Untyped                                    ;
; WIDTHAD_B                          ; 1                                       ; Untyped                                    ;
; NUMWORDS_B                         ; 1                                       ; Untyped                                    ;
; INDATA_REG_B                       ; CLOCK1                                  ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                  ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                                  ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK1                                  ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED                            ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1                                  ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                                    ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                                    ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                                    ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                                    ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                                    ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                                    ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                                       ; Untyped                                    ;
; WIDTH_BYTEENA_B                    ; 1                                       ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                                    ; Untyped                                    ;
; BYTE_SIZE                          ; 8                                       ; Untyped                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                               ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                    ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                    ; Untyped                                    ;
; INIT_FILE                          ; db/amc.ram0_ram_l1_n26_567a9c8f.hdl.mif ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                                  ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                                       ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                         ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                         ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                                   ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                   ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                                       ; Untyped                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E                            ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_qk61                         ; Untyped                                    ;
+------------------------------------+-----------------------------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l1:hl1|neuron_l1_n27:n27|ram_l1_n27:ram_n27|altsyncram:r_mem_rtl_0 ;
+------------------------------------+-----------------------------------------+--------------------------------------------+
; Parameter Name                     ; Value                                   ; Type                                       ;
+------------------------------------+-----------------------------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                       ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                                      ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                                     ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                                      ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                     ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                                       ; Untyped                                    ;
; OPERATION_MODE                     ; ROM                                     ; Untyped                                    ;
; WIDTH_A                            ; 16                                      ; Untyped                                    ;
; WIDTHAD_A                          ; 6                                       ; Untyped                                    ;
; NUMWORDS_A                         ; 50                                      ; Untyped                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED                            ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                                    ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                                    ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                                    ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                                    ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                                    ; Untyped                                    ;
; WIDTH_B                            ; 1                                       ; Untyped                                    ;
; WIDTHAD_B                          ; 1                                       ; Untyped                                    ;
; NUMWORDS_B                         ; 1                                       ; Untyped                                    ;
; INDATA_REG_B                       ; CLOCK1                                  ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                  ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                                  ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK1                                  ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED                            ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1                                  ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                                    ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                                    ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                                    ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                                    ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                                    ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                                    ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                                       ; Untyped                                    ;
; WIDTH_BYTEENA_B                    ; 1                                       ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                                    ; Untyped                                    ;
; BYTE_SIZE                          ; 8                                       ; Untyped                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                               ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                    ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                    ; Untyped                                    ;
; INIT_FILE                          ; db/amc.ram0_ram_l1_n27_9b539889.hdl.mif ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                                  ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                                       ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                         ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                         ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                                   ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                   ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                                       ; Untyped                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E                            ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_3i61                         ; Untyped                                    ;
+------------------------------------+-----------------------------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l1:hl1|neuron_l1_n28:n28|ram_l1_n28:ram_n28|altsyncram:r_mem_rtl_0 ;
+------------------------------------+-----------------------------------------+--------------------------------------------+
; Parameter Name                     ; Value                                   ; Type                                       ;
+------------------------------------+-----------------------------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                       ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                                      ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                                     ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                                      ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                     ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                                       ; Untyped                                    ;
; OPERATION_MODE                     ; ROM                                     ; Untyped                                    ;
; WIDTH_A                            ; 16                                      ; Untyped                                    ;
; WIDTHAD_A                          ; 6                                       ; Untyped                                    ;
; NUMWORDS_A                         ; 50                                      ; Untyped                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED                            ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                                    ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                                    ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                                    ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                                    ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                                    ; Untyped                                    ;
; WIDTH_B                            ; 1                                       ; Untyped                                    ;
; WIDTHAD_B                          ; 1                                       ; Untyped                                    ;
; NUMWORDS_B                         ; 1                                       ; Untyped                                    ;
; INDATA_REG_B                       ; CLOCK1                                  ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                  ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                                  ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK1                                  ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED                            ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1                                  ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                                    ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                                    ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                                    ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                                    ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                                    ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                                    ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                                       ; Untyped                                    ;
; WIDTH_BYTEENA_B                    ; 1                                       ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                                    ; Untyped                                    ;
; BYTE_SIZE                          ; 8                                       ; Untyped                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                               ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                    ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                    ; Untyped                                    ;
; INIT_FILE                          ; db/amc.ram0_ram_l1_n28_13399c69.hdl.mif ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                                  ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                                       ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                  ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                         ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                         ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                                   ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                   ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                                       ; Untyped                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E                            ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_qh61                         ; Untyped                                    ;
+------------------------------------+-----------------------------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l1:hl1|neuron_l1_n29:n29|ram_l1_n29:ram_n29|altsyncram:r_mem_rtl_0 ;
+------------------------------------+----------------------------------------+---------------------------------------------+
; Parameter Name                     ; Value                                  ; Type                                        ;
+------------------------------------+----------------------------------------+---------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped                                     ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE                              ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped                                     ;
; OPERATION_MODE                     ; ROM                                    ; Untyped                                     ;
; WIDTH_A                            ; 16                                     ; Untyped                                     ;
; WIDTHAD_A                          ; 6                                      ; Untyped                                     ;
; NUMWORDS_A                         ; 50                                     ; Untyped                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped                                     ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped                                     ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped                                     ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped                                     ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped                                     ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped                                     ;
; WIDTH_B                            ; 1                                      ; Untyped                                     ;
; WIDTHAD_B                          ; 1                                      ; Untyped                                     ;
; NUMWORDS_B                         ; 1                                      ; Untyped                                     ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped                                     ;
; ADDRESS_REG_B                      ; CLOCK1                                 ; Untyped                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                           ; Untyped                                     ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped                                     ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped                                     ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                     ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped                                     ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped                                     ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                     ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped                                     ;
; WIDTH_BYTEENA_A                    ; 1                                      ; Untyped                                     ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                                   ; Untyped                                     ;
; BYTE_SIZE                          ; 8                                      ; Untyped                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                     ;
; INIT_FILE                          ; db/amc.ram0_ram_l1_n29_c2f3bda.hdl.mif ; Untyped                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped                                     ;
; MAXIMUM_DEPTH                      ; 0                                      ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped                                     ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped                                     ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Untyped                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E                           ; Untyped                                     ;
; CBXI_PARAMETER                     ; altsyncram_ll61                        ; Untyped                                     ;
+------------------------------------+----------------------------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l0:il|neuron_l0_n0:n0|ram_l0_n0:ram_n0|altsyncram:r_mem_rtl_0 ;
+------------------------------------+----------------------------------------+----------------------------------------+
; Parameter Name                     ; Value                                  ; Type                                   ;
+------------------------------------+----------------------------------------+----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped                                ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE                         ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped                                ;
; OPERATION_MODE                     ; ROM                                    ; Untyped                                ;
; WIDTH_A                            ; 16                                     ; Untyped                                ;
; WIDTHAD_A                          ; 6                                      ; Untyped                                ;
; NUMWORDS_A                         ; 50                                     ; Untyped                                ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped                                ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped                                ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped                                ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped                                ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped                                ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped                                ;
; WIDTH_B                            ; 1                                      ; Untyped                                ;
; WIDTHAD_B                          ; 1                                      ; Untyped                                ;
; NUMWORDS_B                         ; 1                                      ; Untyped                                ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped                                ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped                                ;
; ADDRESS_REG_B                      ; CLOCK1                                 ; Untyped                                ;
; OUTDATA_REG_B                      ; UNREGISTERED                           ; Untyped                                ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped                                ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped                                ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped                                ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped                                ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped                                ;
; WIDTH_BYTEENA_A                    ; 1                                      ; Untyped                                ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped                                ;
; RAM_BLOCK_TYPE                     ; AUTO                                   ; Untyped                                ;
; BYTE_SIZE                          ; 8                                      ; Untyped                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                ;
; INIT_FILE                          ; db/amc.ram0_ram_l0_n0_bc3f8911.hdl.mif ; Untyped                                ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped                                ;
; MAXIMUM_DEPTH                      ; 0                                      ; Untyped                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped                                ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped                                ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Untyped                                ;
; DEVICE_FAMILY                      ; Cyclone IV E                           ; Untyped                                ;
; CBXI_PARAMETER                     ; altsyncram_li61                        ; Untyped                                ;
+------------------------------------+----------------------------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l0:il|neuron_l0_n1:n1|ram_l0_n1:ram_n1|altsyncram:r_mem_rtl_0 ;
+------------------------------------+----------------------------------------+----------------------------------------+
; Parameter Name                     ; Value                                  ; Type                                   ;
+------------------------------------+----------------------------------------+----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped                                ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE                         ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped                                ;
; OPERATION_MODE                     ; ROM                                    ; Untyped                                ;
; WIDTH_A                            ; 16                                     ; Untyped                                ;
; WIDTHAD_A                          ; 6                                      ; Untyped                                ;
; NUMWORDS_A                         ; 50                                     ; Untyped                                ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped                                ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped                                ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped                                ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped                                ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped                                ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped                                ;
; WIDTH_B                            ; 1                                      ; Untyped                                ;
; WIDTHAD_B                          ; 1                                      ; Untyped                                ;
; NUMWORDS_B                         ; 1                                      ; Untyped                                ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped                                ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped                                ;
; ADDRESS_REG_B                      ; CLOCK1                                 ; Untyped                                ;
; OUTDATA_REG_B                      ; UNREGISTERED                           ; Untyped                                ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped                                ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped                                ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped                                ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped                                ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped                                ;
; WIDTH_BYTEENA_A                    ; 1                                      ; Untyped                                ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped                                ;
; RAM_BLOCK_TYPE                     ; AUTO                                   ; Untyped                                ;
; BYTE_SIZE                          ; 8                                      ; Untyped                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                ;
; INIT_FILE                          ; db/amc.ram0_ram_l0_n1_c778f6b2.hdl.mif ; Untyped                                ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped                                ;
; MAXIMUM_DEPTH                      ; 0                                      ; Untyped                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped                                ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped                                ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Untyped                                ;
; DEVICE_FAMILY                      ; Cyclone IV E                           ; Untyped                                ;
; CBXI_PARAMETER                     ; altsyncram_ui61                        ; Untyped                                ;
+------------------------------------+----------------------------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l0:il|neuron_l0_n2:n2|ram_l0_n2:ram_n2|altsyncram:r_mem_rtl_0 ;
+------------------------------------+----------------------------------------+----------------------------------------+
; Parameter Name                     ; Value                                  ; Type                                   ;
+------------------------------------+----------------------------------------+----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped                                ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE                         ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped                                ;
; OPERATION_MODE                     ; ROM                                    ; Untyped                                ;
; WIDTH_A                            ; 16                                     ; Untyped                                ;
; WIDTHAD_A                          ; 6                                      ; Untyped                                ;
; NUMWORDS_A                         ; 50                                     ; Untyped                                ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped                                ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped                                ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped                                ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped                                ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped                                ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped                                ;
; WIDTH_B                            ; 1                                      ; Untyped                                ;
; WIDTHAD_B                          ; 1                                      ; Untyped                                ;
; NUMWORDS_B                         ; 1                                      ; Untyped                                ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped                                ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped                                ;
; ADDRESS_REG_B                      ; CLOCK1                                 ; Untyped                                ;
; OUTDATA_REG_B                      ; UNREGISTERED                           ; Untyped                                ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped                                ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped                                ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped                                ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped                                ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped                                ;
; WIDTH_BYTEENA_A                    ; 1                                      ; Untyped                                ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped                                ;
; RAM_BLOCK_TYPE                     ; AUTO                                   ; Untyped                                ;
; BYTE_SIZE                          ; 8                                      ; Untyped                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                ;
; INIT_FILE                          ; db/amc.ram0_ram_l0_n2_6a85a96e.hdl.mif ; Untyped                                ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped                                ;
; MAXIMUM_DEPTH                      ; 0                                      ; Untyped                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped                                ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped                                ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Untyped                                ;
; DEVICE_FAMILY                      ; Cyclone IV E                           ; Untyped                                ;
; CBXI_PARAMETER                     ; altsyncram_3j61                        ; Untyped                                ;
+------------------------------------+----------------------------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l0:il|neuron_l0_n3:n3|ram_l0_n3:ram_n3|altsyncram:r_mem_rtl_0 ;
+------------------------------------+----------------------------------------+----------------------------------------+
; Parameter Name                     ; Value                                  ; Type                                   ;
+------------------------------------+----------------------------------------+----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped                                ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE                         ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped                                ;
; OPERATION_MODE                     ; ROM                                    ; Untyped                                ;
; WIDTH_A                            ; 16                                     ; Untyped                                ;
; WIDTHAD_A                          ; 6                                      ; Untyped                                ;
; NUMWORDS_A                         ; 50                                     ; Untyped                                ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped                                ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped                                ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped                                ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped                                ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped                                ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped                                ;
; WIDTH_B                            ; 1                                      ; Untyped                                ;
; WIDTHAD_B                          ; 1                                      ; Untyped                                ;
; NUMWORDS_B                         ; 1                                      ; Untyped                                ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped                                ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped                                ;
; ADDRESS_REG_B                      ; CLOCK1                                 ; Untyped                                ;
; OUTDATA_REG_B                      ; UNREGISTERED                           ; Untyped                                ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped                                ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped                                ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped                                ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped                                ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped                                ;
; WIDTH_BYTEENA_A                    ; 1                                      ; Untyped                                ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped                                ;
; RAM_BLOCK_TYPE                     ; AUTO                                   ; Untyped                                ;
; BYTE_SIZE                          ; 8                                      ; Untyped                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                ;
; INIT_FILE                          ; db/amc.ram0_ram_l0_n3_c657f7b5.hdl.mif ; Untyped                                ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped                                ;
; MAXIMUM_DEPTH                      ; 0                                      ; Untyped                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped                                ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped                                ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Untyped                                ;
; DEVICE_FAMILY                      ; Cyclone IV E                           ; Untyped                                ;
; CBXI_PARAMETER                     ; altsyncram_4j61                        ; Untyped                                ;
+------------------------------------+----------------------------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l0:il|neuron_l0_n4:n4|ram_l0_n4:ram_n4|altsyncram:r_mem_rtl_0 ;
+------------------------------------+----------------------------------------+----------------------------------------+
; Parameter Name                     ; Value                                  ; Type                                   ;
+------------------------------------+----------------------------------------+----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped                                ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE                         ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped                                ;
; OPERATION_MODE                     ; ROM                                    ; Untyped                                ;
; WIDTH_A                            ; 16                                     ; Untyped                                ;
; WIDTHAD_A                          ; 6                                      ; Untyped                                ;
; NUMWORDS_A                         ; 50                                     ; Untyped                                ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped                                ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped                                ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped                                ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped                                ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped                                ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped                                ;
; WIDTH_B                            ; 1                                      ; Untyped                                ;
; WIDTHAD_B                          ; 1                                      ; Untyped                                ;
; NUMWORDS_B                         ; 1                                      ; Untyped                                ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped                                ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped                                ;
; ADDRESS_REG_B                      ; CLOCK1                                 ; Untyped                                ;
; OUTDATA_REG_B                      ; UNREGISTERED                           ; Untyped                                ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped                                ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped                                ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped                                ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped                                ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped                                ;
; WIDTH_BYTEENA_A                    ; 1                                      ; Untyped                                ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped                                ;
; RAM_BLOCK_TYPE                     ; AUTO                                   ; Untyped                                ;
; BYTE_SIZE                          ; 8                                      ; Untyped                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                ;
; INIT_FILE                          ; db/amc.ram0_ram_l0_n4_46c95b9a.hdl.mif ; Untyped                                ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped                                ;
; MAXIMUM_DEPTH                      ; 0                                      ; Untyped                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped                                ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped                                ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Untyped                                ;
; DEVICE_FAMILY                      ; Cyclone IV E                           ; Untyped                                ;
; CBXI_PARAMETER                     ; altsyncram_5j61                        ; Untyped                                ;
+------------------------------------+----------------------------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l0:il|neuron_l0_n5:n5|ram_l0_n5:ram_n5|altsyncram:r_mem_rtl_0 ;
+------------------------------------+----------------------------------------+----------------------------------------+
; Parameter Name                     ; Value                                  ; Type                                   ;
+------------------------------------+----------------------------------------+----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped                                ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE                         ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped                                ;
; OPERATION_MODE                     ; ROM                                    ; Untyped                                ;
; WIDTH_A                            ; 16                                     ; Untyped                                ;
; WIDTHAD_A                          ; 6                                      ; Untyped                                ;
; NUMWORDS_A                         ; 50                                     ; Untyped                                ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped                                ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped                                ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped                                ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped                                ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped                                ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped                                ;
; WIDTH_B                            ; 1                                      ; Untyped                                ;
; WIDTHAD_B                          ; 1                                      ; Untyped                                ;
; NUMWORDS_B                         ; 1                                      ; Untyped                                ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped                                ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped                                ;
; ADDRESS_REG_B                      ; CLOCK1                                 ; Untyped                                ;
; OUTDATA_REG_B                      ; UNREGISTERED                           ; Untyped                                ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped                                ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped                                ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped                                ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped                                ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped                                ;
; WIDTH_BYTEENA_A                    ; 1                                      ; Untyped                                ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped                                ;
; RAM_BLOCK_TYPE                     ; AUTO                                   ; Untyped                                ;
; BYTE_SIZE                          ; 8                                      ; Untyped                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                ;
; INIT_FILE                          ; db/amc.ram0_ram_l0_n5_3a767d8e.hdl.mif ; Untyped                                ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped                                ;
; MAXIMUM_DEPTH                      ; 0                                      ; Untyped                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped                                ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped                                ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Untyped                                ;
; DEVICE_FAMILY                      ; Cyclone IV E                           ; Untyped                                ;
; CBXI_PARAMETER                     ; altsyncram_6j61                        ; Untyped                                ;
+------------------------------------+----------------------------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l4:ol|neuron_l4_n4:n4|mac:mac_n4|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+----------------------------------------+
; Parameter Name                                 ; Value        ; Type                                   ;
+------------------------------------------------+--------------+----------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                         ;
; LPM_WIDTHA                                     ; 16           ; Untyped                                ;
; LPM_WIDTHB                                     ; 16           ; Untyped                                ;
; LPM_WIDTHP                                     ; 32           ; Untyped                                ;
; LPM_WIDTHR                                     ; 32           ; Untyped                                ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                ;
; LATENCY                                        ; 0            ; Untyped                                ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                ;
; USE_EAB                                        ; OFF          ; Untyped                                ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped                                ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                ;
+------------------------------------------------+--------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l4:ol|neuron_l4_n0:n0|mac:mac_n0|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+----------------------------------------+
; Parameter Name                                 ; Value        ; Type                                   ;
+------------------------------------------------+--------------+----------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                         ;
; LPM_WIDTHA                                     ; 16           ; Untyped                                ;
; LPM_WIDTHB                                     ; 16           ; Untyped                                ;
; LPM_WIDTHP                                     ; 32           ; Untyped                                ;
; LPM_WIDTHR                                     ; 32           ; Untyped                                ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                ;
; LATENCY                                        ; 0            ; Untyped                                ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                ;
; USE_EAB                                        ; OFF          ; Untyped                                ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped                                ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                ;
+------------------------------------------------+--------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l4:ol|neuron_l4_n1:n1|mac:mac_n1|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+----------------------------------------+
; Parameter Name                                 ; Value        ; Type                                   ;
+------------------------------------------------+--------------+----------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                         ;
; LPM_WIDTHA                                     ; 16           ; Untyped                                ;
; LPM_WIDTHB                                     ; 16           ; Untyped                                ;
; LPM_WIDTHP                                     ; 32           ; Untyped                                ;
; LPM_WIDTHR                                     ; 32           ; Untyped                                ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                ;
; LATENCY                                        ; 0            ; Untyped                                ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                ;
; USE_EAB                                        ; OFF          ; Untyped                                ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped                                ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                ;
+------------------------------------------------+--------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l4:ol|neuron_l4_n2:n2|mac:mac_n2|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+----------------------------------------+
; Parameter Name                                 ; Value        ; Type                                   ;
+------------------------------------------------+--------------+----------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                         ;
; LPM_WIDTHA                                     ; 16           ; Untyped                                ;
; LPM_WIDTHB                                     ; 16           ; Untyped                                ;
; LPM_WIDTHP                                     ; 32           ; Untyped                                ;
; LPM_WIDTHR                                     ; 32           ; Untyped                                ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                ;
; LATENCY                                        ; 0            ; Untyped                                ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                ;
; USE_EAB                                        ; OFF          ; Untyped                                ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped                                ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                ;
+------------------------------------------------+--------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l4:ol|neuron_l4_n3:n3|mac:mac_n3|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+----------------------------------------+
; Parameter Name                                 ; Value        ; Type                                   ;
+------------------------------------------------+--------------+----------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                         ;
; LPM_WIDTHA                                     ; 16           ; Untyped                                ;
; LPM_WIDTHB                                     ; 16           ; Untyped                                ;
; LPM_WIDTHP                                     ; 32           ; Untyped                                ;
; LPM_WIDTHR                                     ; 32           ; Untyped                                ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                ;
; LATENCY                                        ; 0            ; Untyped                                ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                ;
; USE_EAB                                        ; OFF          ; Untyped                                ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped                                ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                ;
+------------------------------------------------+--------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l3:hl3|neuron_l3_n9:n9|mac:mac_n9|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-----------------------------------------+
; Parameter Name                                 ; Value        ; Type                                    ;
+------------------------------------------------+--------------+-----------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                          ;
; LPM_WIDTHA                                     ; 16           ; Untyped                                 ;
; LPM_WIDTHB                                     ; 16           ; Untyped                                 ;
; LPM_WIDTHP                                     ; 32           ; Untyped                                 ;
; LPM_WIDTHR                                     ; 32           ; Untyped                                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                 ;
; LATENCY                                        ; 0            ; Untyped                                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                 ;
; USE_EAB                                        ; OFF          ; Untyped                                 ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                 ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                 ;
+------------------------------------------------+--------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l3:hl3|neuron_l3_n13:n13|mac:mac_n13|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                       ;
+------------------------------------------------+--------------+--------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                             ;
; LPM_WIDTHA                                     ; 16           ; Untyped                                    ;
; LPM_WIDTHB                                     ; 16           ; Untyped                                    ;
; LPM_WIDTHP                                     ; 32           ; Untyped                                    ;
; LPM_WIDTHR                                     ; 32           ; Untyped                                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                    ;
; LATENCY                                        ; 0            ; Untyped                                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                    ;
; USE_EAB                                        ; OFF          ; Untyped                                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                    ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                    ;
+------------------------------------------------+--------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l3:hl3|neuron_l3_n2:n2|mac:mac_n2|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-----------------------------------------+
; Parameter Name                                 ; Value        ; Type                                    ;
+------------------------------------------------+--------------+-----------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                          ;
; LPM_WIDTHA                                     ; 16           ; Untyped                                 ;
; LPM_WIDTHB                                     ; 16           ; Untyped                                 ;
; LPM_WIDTHP                                     ; 32           ; Untyped                                 ;
; LPM_WIDTHR                                     ; 32           ; Untyped                                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                 ;
; LATENCY                                        ; 0            ; Untyped                                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                 ;
; USE_EAB                                        ; OFF          ; Untyped                                 ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                 ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                 ;
+------------------------------------------------+--------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l3:hl3|neuron_l3_n4:n4|mac:mac_n4|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-----------------------------------------+
; Parameter Name                                 ; Value        ; Type                                    ;
+------------------------------------------------+--------------+-----------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                          ;
; LPM_WIDTHA                                     ; 16           ; Untyped                                 ;
; LPM_WIDTHB                                     ; 16           ; Untyped                                 ;
; LPM_WIDTHP                                     ; 32           ; Untyped                                 ;
; LPM_WIDTHR                                     ; 32           ; Untyped                                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                 ;
; LATENCY                                        ; 0            ; Untyped                                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                 ;
; USE_EAB                                        ; OFF          ; Untyped                                 ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                 ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                 ;
+------------------------------------------------+--------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l3:hl3|neuron_l3_n0:n0|mac:mac_n0|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-----------------------------------------+
; Parameter Name                                 ; Value        ; Type                                    ;
+------------------------------------------------+--------------+-----------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                          ;
; LPM_WIDTHA                                     ; 16           ; Untyped                                 ;
; LPM_WIDTHB                                     ; 16           ; Untyped                                 ;
; LPM_WIDTHP                                     ; 32           ; Untyped                                 ;
; LPM_WIDTHR                                     ; 32           ; Untyped                                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                 ;
; LATENCY                                        ; 0            ; Untyped                                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                 ;
; USE_EAB                                        ; OFF          ; Untyped                                 ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                 ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                 ;
+------------------------------------------------+--------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l3:hl3|neuron_l3_n7:n7|mac:mac_n7|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-----------------------------------------+
; Parameter Name                                 ; Value        ; Type                                    ;
+------------------------------------------------+--------------+-----------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                          ;
; LPM_WIDTHA                                     ; 16           ; Untyped                                 ;
; LPM_WIDTHB                                     ; 16           ; Untyped                                 ;
; LPM_WIDTHP                                     ; 32           ; Untyped                                 ;
; LPM_WIDTHR                                     ; 32           ; Untyped                                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                 ;
; LATENCY                                        ; 0            ; Untyped                                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                 ;
; USE_EAB                                        ; OFF          ; Untyped                                 ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                 ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                 ;
+------------------------------------------------+--------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l3:hl3|neuron_l3_n15:n15|mac:mac_n15|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                       ;
+------------------------------------------------+--------------+--------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                             ;
; LPM_WIDTHA                                     ; 16           ; Untyped                                    ;
; LPM_WIDTHB                                     ; 16           ; Untyped                                    ;
; LPM_WIDTHP                                     ; 32           ; Untyped                                    ;
; LPM_WIDTHR                                     ; 32           ; Untyped                                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                    ;
; LATENCY                                        ; 0            ; Untyped                                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                    ;
; USE_EAB                                        ; OFF          ; Untyped                                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                    ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                    ;
+------------------------------------------------+--------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l3:hl3|neuron_l3_n17:n17|mac:mac_n17|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                       ;
+------------------------------------------------+--------------+--------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                             ;
; LPM_WIDTHA                                     ; 16           ; Untyped                                    ;
; LPM_WIDTHB                                     ; 16           ; Untyped                                    ;
; LPM_WIDTHP                                     ; 32           ; Untyped                                    ;
; LPM_WIDTHR                                     ; 32           ; Untyped                                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                    ;
; LATENCY                                        ; 0            ; Untyped                                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                    ;
; USE_EAB                                        ; OFF          ; Untyped                                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                    ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                    ;
+------------------------------------------------+--------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l3:hl3|neuron_l3_n16:n16|mac:mac_n16|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                       ;
+------------------------------------------------+--------------+--------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                             ;
; LPM_WIDTHA                                     ; 16           ; Untyped                                    ;
; LPM_WIDTHB                                     ; 16           ; Untyped                                    ;
; LPM_WIDTHP                                     ; 32           ; Untyped                                    ;
; LPM_WIDTHR                                     ; 32           ; Untyped                                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                    ;
; LATENCY                                        ; 0            ; Untyped                                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                    ;
; USE_EAB                                        ; OFF          ; Untyped                                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                    ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                    ;
+------------------------------------------------+--------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l3:hl3|neuron_l3_n5:n5|mac:mac_n5|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-----------------------------------------+
; Parameter Name                                 ; Value        ; Type                                    ;
+------------------------------------------------+--------------+-----------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                          ;
; LPM_WIDTHA                                     ; 16           ; Untyped                                 ;
; LPM_WIDTHB                                     ; 16           ; Untyped                                 ;
; LPM_WIDTHP                                     ; 32           ; Untyped                                 ;
; LPM_WIDTHR                                     ; 32           ; Untyped                                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                 ;
; LATENCY                                        ; 0            ; Untyped                                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                 ;
; USE_EAB                                        ; OFF          ; Untyped                                 ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                 ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                 ;
+------------------------------------------------+--------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l3:hl3|neuron_l3_n1:n1|mac:mac_n1|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-----------------------------------------+
; Parameter Name                                 ; Value        ; Type                                    ;
+------------------------------------------------+--------------+-----------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                          ;
; LPM_WIDTHA                                     ; 16           ; Untyped                                 ;
; LPM_WIDTHB                                     ; 16           ; Untyped                                 ;
; LPM_WIDTHP                                     ; 32           ; Untyped                                 ;
; LPM_WIDTHR                                     ; 32           ; Untyped                                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                 ;
; LATENCY                                        ; 0            ; Untyped                                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                 ;
; USE_EAB                                        ; OFF          ; Untyped                                 ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                 ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                 ;
+------------------------------------------------+--------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l3:hl3|neuron_l3_n10:n10|mac:mac_n10|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                       ;
+------------------------------------------------+--------------+--------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                             ;
; LPM_WIDTHA                                     ; 16           ; Untyped                                    ;
; LPM_WIDTHB                                     ; 16           ; Untyped                                    ;
; LPM_WIDTHP                                     ; 32           ; Untyped                                    ;
; LPM_WIDTHR                                     ; 32           ; Untyped                                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                    ;
; LATENCY                                        ; 0            ; Untyped                                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                    ;
; USE_EAB                                        ; OFF          ; Untyped                                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                    ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                    ;
+------------------------------------------------+--------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l3:hl3|neuron_l3_n6:n6|mac:mac_n6|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-----------------------------------------+
; Parameter Name                                 ; Value        ; Type                                    ;
+------------------------------------------------+--------------+-----------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                          ;
; LPM_WIDTHA                                     ; 16           ; Untyped                                 ;
; LPM_WIDTHB                                     ; 16           ; Untyped                                 ;
; LPM_WIDTHP                                     ; 32           ; Untyped                                 ;
; LPM_WIDTHR                                     ; 32           ; Untyped                                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                 ;
; LATENCY                                        ; 0            ; Untyped                                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                 ;
; USE_EAB                                        ; OFF          ; Untyped                                 ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                 ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                 ;
+------------------------------------------------+--------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l3:hl3|neuron_l3_n14:n14|mac:mac_n14|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                       ;
+------------------------------------------------+--------------+--------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                             ;
; LPM_WIDTHA                                     ; 16           ; Untyped                                    ;
; LPM_WIDTHB                                     ; 16           ; Untyped                                    ;
; LPM_WIDTHP                                     ; 32           ; Untyped                                    ;
; LPM_WIDTHR                                     ; 32           ; Untyped                                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                    ;
; LATENCY                                        ; 0            ; Untyped                                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                    ;
; USE_EAB                                        ; OFF          ; Untyped                                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                    ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                    ;
+------------------------------------------------+--------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l3:hl3|neuron_l3_n8:n8|mac:mac_n8|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-----------------------------------------+
; Parameter Name                                 ; Value        ; Type                                    ;
+------------------------------------------------+--------------+-----------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                          ;
; LPM_WIDTHA                                     ; 16           ; Untyped                                 ;
; LPM_WIDTHB                                     ; 16           ; Untyped                                 ;
; LPM_WIDTHP                                     ; 32           ; Untyped                                 ;
; LPM_WIDTHR                                     ; 32           ; Untyped                                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                 ;
; LATENCY                                        ; 0            ; Untyped                                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                 ;
; USE_EAB                                        ; OFF          ; Untyped                                 ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                 ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                 ;
+------------------------------------------------+--------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l3:hl3|neuron_l3_n12:n12|mac:mac_n12|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                       ;
+------------------------------------------------+--------------+--------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                             ;
; LPM_WIDTHA                                     ; 16           ; Untyped                                    ;
; LPM_WIDTHB                                     ; 16           ; Untyped                                    ;
; LPM_WIDTHP                                     ; 32           ; Untyped                                    ;
; LPM_WIDTHR                                     ; 32           ; Untyped                                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                    ;
; LATENCY                                        ; 0            ; Untyped                                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                    ;
; USE_EAB                                        ; OFF          ; Untyped                                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                    ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                    ;
+------------------------------------------------+--------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l3:hl3|neuron_l3_n11:n11|mac:mac_n11|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                       ;
+------------------------------------------------+--------------+--------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                             ;
; LPM_WIDTHA                                     ; 16           ; Untyped                                    ;
; LPM_WIDTHB                                     ; 16           ; Untyped                                    ;
; LPM_WIDTHP                                     ; 32           ; Untyped                                    ;
; LPM_WIDTHR                                     ; 32           ; Untyped                                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                    ;
; LATENCY                                        ; 0            ; Untyped                                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                    ;
; USE_EAB                                        ; OFF          ; Untyped                                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                    ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                    ;
+------------------------------------------------+--------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l3:hl3|neuron_l3_n3:n3|mac:mac_n3|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-----------------------------------------+
; Parameter Name                                 ; Value        ; Type                                    ;
+------------------------------------------------+--------------+-----------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                          ;
; LPM_WIDTHA                                     ; 16           ; Untyped                                 ;
; LPM_WIDTHB                                     ; 16           ; Untyped                                 ;
; LPM_WIDTHP                                     ; 32           ; Untyped                                 ;
; LPM_WIDTHR                                     ; 32           ; Untyped                                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                 ;
; LATENCY                                        ; 0            ; Untyped                                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                 ;
; USE_EAB                                        ; OFF          ; Untyped                                 ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                 ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                 ;
+------------------------------------------------+--------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l3:hl3|neuron_l3_n18:n18|mac:mac_n18|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                       ;
+------------------------------------------------+--------------+--------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                             ;
; LPM_WIDTHA                                     ; 16           ; Untyped                                    ;
; LPM_WIDTHB                                     ; 16           ; Untyped                                    ;
; LPM_WIDTHP                                     ; 32           ; Untyped                                    ;
; LPM_WIDTHR                                     ; 32           ; Untyped                                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                    ;
; LATENCY                                        ; 0            ; Untyped                                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                    ;
; USE_EAB                                        ; OFF          ; Untyped                                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                    ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                    ;
+------------------------------------------------+--------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l3:hl3|neuron_l3_n19:n19|mac:mac_n19|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                       ;
+------------------------------------------------+--------------+--------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                             ;
; LPM_WIDTHA                                     ; 16           ; Untyped                                    ;
; LPM_WIDTHB                                     ; 16           ; Untyped                                    ;
; LPM_WIDTHP                                     ; 32           ; Untyped                                    ;
; LPM_WIDTHR                                     ; 32           ; Untyped                                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                    ;
; LATENCY                                        ; 0            ; Untyped                                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                    ;
; USE_EAB                                        ; OFF          ; Untyped                                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                    ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                    ;
+------------------------------------------------+--------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l2:hl2|neuron_l2_n10:n10|mac:mac_n10|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                       ;
+------------------------------------------------+--------------+--------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                             ;
; LPM_WIDTHA                                     ; 16           ; Untyped                                    ;
; LPM_WIDTHB                                     ; 16           ; Untyped                                    ;
; LPM_WIDTHP                                     ; 32           ; Untyped                                    ;
; LPM_WIDTHR                                     ; 32           ; Untyped                                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                    ;
; LATENCY                                        ; 0            ; Untyped                                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                    ;
; USE_EAB                                        ; OFF          ; Untyped                                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                    ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                    ;
+------------------------------------------------+--------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l2:hl2|neuron_l2_n2:n2|mac:mac_n2|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-----------------------------------------+
; Parameter Name                                 ; Value        ; Type                                    ;
+------------------------------------------------+--------------+-----------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                          ;
; LPM_WIDTHA                                     ; 16           ; Untyped                                 ;
; LPM_WIDTHB                                     ; 16           ; Untyped                                 ;
; LPM_WIDTHP                                     ; 32           ; Untyped                                 ;
; LPM_WIDTHR                                     ; 32           ; Untyped                                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                 ;
; LATENCY                                        ; 0            ; Untyped                                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                 ;
; USE_EAB                                        ; OFF          ; Untyped                                 ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                 ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                 ;
+------------------------------------------------+--------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l2:hl2|neuron_l2_n13:n13|mac:mac_n13|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                       ;
+------------------------------------------------+--------------+--------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                             ;
; LPM_WIDTHA                                     ; 16           ; Untyped                                    ;
; LPM_WIDTHB                                     ; 16           ; Untyped                                    ;
; LPM_WIDTHP                                     ; 32           ; Untyped                                    ;
; LPM_WIDTHR                                     ; 32           ; Untyped                                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                    ;
; LATENCY                                        ; 0            ; Untyped                                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                    ;
; USE_EAB                                        ; OFF          ; Untyped                                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                    ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                    ;
+------------------------------------------------+--------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l2:hl2|neuron_l2_n8:n8|mac:mac_n8|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-----------------------------------------+
; Parameter Name                                 ; Value        ; Type                                    ;
+------------------------------------------------+--------------+-----------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                          ;
; LPM_WIDTHA                                     ; 16           ; Untyped                                 ;
; LPM_WIDTHB                                     ; 16           ; Untyped                                 ;
; LPM_WIDTHP                                     ; 32           ; Untyped                                 ;
; LPM_WIDTHR                                     ; 32           ; Untyped                                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                 ;
; LATENCY                                        ; 0            ; Untyped                                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                 ;
; USE_EAB                                        ; OFF          ; Untyped                                 ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                 ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                 ;
+------------------------------------------------+--------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l2:hl2|neuron_l2_n0:n0|mac:mac_n0|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-----------------------------------------+
; Parameter Name                                 ; Value        ; Type                                    ;
+------------------------------------------------+--------------+-----------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                          ;
; LPM_WIDTHA                                     ; 16           ; Untyped                                 ;
; LPM_WIDTHB                                     ; 16           ; Untyped                                 ;
; LPM_WIDTHP                                     ; 32           ; Untyped                                 ;
; LPM_WIDTHR                                     ; 32           ; Untyped                                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                 ;
; LATENCY                                        ; 0            ; Untyped                                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                 ;
; USE_EAB                                        ; OFF          ; Untyped                                 ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                 ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                 ;
+------------------------------------------------+--------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l2:hl2|neuron_l2_n12:n12|mac:mac_n12|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                       ;
+------------------------------------------------+--------------+--------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                             ;
; LPM_WIDTHA                                     ; 16           ; Untyped                                    ;
; LPM_WIDTHB                                     ; 16           ; Untyped                                    ;
; LPM_WIDTHP                                     ; 32           ; Untyped                                    ;
; LPM_WIDTHR                                     ; 32           ; Untyped                                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                    ;
; LATENCY                                        ; 0            ; Untyped                                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                    ;
; USE_EAB                                        ; OFF          ; Untyped                                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                    ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                    ;
+------------------------------------------------+--------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l2:hl2|neuron_l2_n17:n17|mac:mac_n17|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                       ;
+------------------------------------------------+--------------+--------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                             ;
; LPM_WIDTHA                                     ; 16           ; Untyped                                    ;
; LPM_WIDTHB                                     ; 16           ; Untyped                                    ;
; LPM_WIDTHP                                     ; 32           ; Untyped                                    ;
; LPM_WIDTHR                                     ; 32           ; Untyped                                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                    ;
; LATENCY                                        ; 0            ; Untyped                                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                    ;
; USE_EAB                                        ; OFF          ; Untyped                                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                    ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                    ;
+------------------------------------------------+--------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l2:hl2|neuron_l2_n21:n21|mac:mac_n21|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                       ;
+------------------------------------------------+--------------+--------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                             ;
; LPM_WIDTHA                                     ; 16           ; Untyped                                    ;
; LPM_WIDTHB                                     ; 16           ; Untyped                                    ;
; LPM_WIDTHP                                     ; 32           ; Untyped                                    ;
; LPM_WIDTHR                                     ; 32           ; Untyped                                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                    ;
; LATENCY                                        ; 0            ; Untyped                                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                    ;
; USE_EAB                                        ; OFF          ; Untyped                                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                    ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                    ;
+------------------------------------------------+--------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l2:hl2|neuron_l2_n20:n20|mac:mac_n20|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                       ;
+------------------------------------------------+--------------+--------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                             ;
; LPM_WIDTHA                                     ; 16           ; Untyped                                    ;
; LPM_WIDTHB                                     ; 16           ; Untyped                                    ;
; LPM_WIDTHP                                     ; 32           ; Untyped                                    ;
; LPM_WIDTHR                                     ; 32           ; Untyped                                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                    ;
; LATENCY                                        ; 0            ; Untyped                                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                    ;
; USE_EAB                                        ; OFF          ; Untyped                                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                    ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                    ;
+------------------------------------------------+--------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l2:hl2|neuron_l2_n6:n6|mac:mac_n6|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-----------------------------------------+
; Parameter Name                                 ; Value        ; Type                                    ;
+------------------------------------------------+--------------+-----------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                          ;
; LPM_WIDTHA                                     ; 16           ; Untyped                                 ;
; LPM_WIDTHB                                     ; 16           ; Untyped                                 ;
; LPM_WIDTHP                                     ; 32           ; Untyped                                 ;
; LPM_WIDTHR                                     ; 32           ; Untyped                                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                 ;
; LATENCY                                        ; 0            ; Untyped                                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                 ;
; USE_EAB                                        ; OFF          ; Untyped                                 ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                 ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                 ;
+------------------------------------------------+--------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l2:hl2|neuron_l2_n14:n14|mac:mac_n14|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                       ;
+------------------------------------------------+--------------+--------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                             ;
; LPM_WIDTHA                                     ; 16           ; Untyped                                    ;
; LPM_WIDTHB                                     ; 16           ; Untyped                                    ;
; LPM_WIDTHP                                     ; 32           ; Untyped                                    ;
; LPM_WIDTHR                                     ; 32           ; Untyped                                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                    ;
; LATENCY                                        ; 0            ; Untyped                                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                    ;
; USE_EAB                                        ; OFF          ; Untyped                                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                    ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                    ;
+------------------------------------------------+--------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l2:hl2|neuron_l2_n9:n9|mac:mac_n9|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-----------------------------------------+
; Parameter Name                                 ; Value        ; Type                                    ;
+------------------------------------------------+--------------+-----------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                          ;
; LPM_WIDTHA                                     ; 16           ; Untyped                                 ;
; LPM_WIDTHB                                     ; 16           ; Untyped                                 ;
; LPM_WIDTHP                                     ; 32           ; Untyped                                 ;
; LPM_WIDTHR                                     ; 32           ; Untyped                                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                 ;
; LATENCY                                        ; 0            ; Untyped                                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                 ;
; USE_EAB                                        ; OFF          ; Untyped                                 ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                 ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                 ;
+------------------------------------------------+--------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l2:hl2|neuron_l2_n5:n5|mac:mac_n5|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-----------------------------------------+
; Parameter Name                                 ; Value        ; Type                                    ;
+------------------------------------------------+--------------+-----------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                          ;
; LPM_WIDTHA                                     ; 16           ; Untyped                                 ;
; LPM_WIDTHB                                     ; 16           ; Untyped                                 ;
; LPM_WIDTHP                                     ; 32           ; Untyped                                 ;
; LPM_WIDTHR                                     ; 32           ; Untyped                                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                 ;
; LATENCY                                        ; 0            ; Untyped                                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                 ;
; USE_EAB                                        ; OFF          ; Untyped                                 ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                 ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                 ;
+------------------------------------------------+--------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l2:hl2|neuron_l2_n1:n1|mac:mac_n1|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-----------------------------------------+
; Parameter Name                                 ; Value        ; Type                                    ;
+------------------------------------------------+--------------+-----------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                          ;
; LPM_WIDTHA                                     ; 16           ; Untyped                                 ;
; LPM_WIDTHB                                     ; 16           ; Untyped                                 ;
; LPM_WIDTHP                                     ; 32           ; Untyped                                 ;
; LPM_WIDTHR                                     ; 32           ; Untyped                                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                 ;
; LATENCY                                        ; 0            ; Untyped                                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                 ;
; USE_EAB                                        ; OFF          ; Untyped                                 ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                 ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                 ;
+------------------------------------------------+--------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l2:hl2|neuron_l2_n4:n4|mac:mac_n4|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-----------------------------------------+
; Parameter Name                                 ; Value        ; Type                                    ;
+------------------------------------------------+--------------+-----------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                          ;
; LPM_WIDTHA                                     ; 16           ; Untyped                                 ;
; LPM_WIDTHB                                     ; 16           ; Untyped                                 ;
; LPM_WIDTHP                                     ; 32           ; Untyped                                 ;
; LPM_WIDTHR                                     ; 32           ; Untyped                                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                 ;
; LATENCY                                        ; 0            ; Untyped                                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                 ;
; USE_EAB                                        ; OFF          ; Untyped                                 ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                 ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                 ;
+------------------------------------------------+--------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l2:hl2|neuron_l2_n11:n11|mac:mac_n11|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                       ;
+------------------------------------------------+--------------+--------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                             ;
; LPM_WIDTHA                                     ; 16           ; Untyped                                    ;
; LPM_WIDTHB                                     ; 16           ; Untyped                                    ;
; LPM_WIDTHP                                     ; 32           ; Untyped                                    ;
; LPM_WIDTHR                                     ; 32           ; Untyped                                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                    ;
; LATENCY                                        ; 0            ; Untyped                                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                    ;
; USE_EAB                                        ; OFF          ; Untyped                                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                    ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                    ;
+------------------------------------------------+--------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l2:hl2|neuron_l2_n7:n7|mac:mac_n7|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-----------------------------------------+
; Parameter Name                                 ; Value        ; Type                                    ;
+------------------------------------------------+--------------+-----------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                          ;
; LPM_WIDTHA                                     ; 16           ; Untyped                                 ;
; LPM_WIDTHB                                     ; 16           ; Untyped                                 ;
; LPM_WIDTHP                                     ; 32           ; Untyped                                 ;
; LPM_WIDTHR                                     ; 32           ; Untyped                                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                 ;
; LATENCY                                        ; 0            ; Untyped                                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                 ;
; USE_EAB                                        ; OFF          ; Untyped                                 ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                 ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                 ;
+------------------------------------------------+--------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l2:hl2|neuron_l2_n3:n3|mac:mac_n3|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-----------------------------------------+
; Parameter Name                                 ; Value        ; Type                                    ;
+------------------------------------------------+--------------+-----------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                          ;
; LPM_WIDTHA                                     ; 16           ; Untyped                                 ;
; LPM_WIDTHB                                     ; 16           ; Untyped                                 ;
; LPM_WIDTHP                                     ; 32           ; Untyped                                 ;
; LPM_WIDTHR                                     ; 32           ; Untyped                                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                 ;
; LATENCY                                        ; 0            ; Untyped                                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                 ;
; USE_EAB                                        ; OFF          ; Untyped                                 ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                 ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                 ;
+------------------------------------------------+--------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l2:hl2|neuron_l2_n15:n15|mac:mac_n15|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                       ;
+------------------------------------------------+--------------+--------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                             ;
; LPM_WIDTHA                                     ; 16           ; Untyped                                    ;
; LPM_WIDTHB                                     ; 16           ; Untyped                                    ;
; LPM_WIDTHP                                     ; 32           ; Untyped                                    ;
; LPM_WIDTHR                                     ; 32           ; Untyped                                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                    ;
; LATENCY                                        ; 0            ; Untyped                                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                    ;
; USE_EAB                                        ; OFF          ; Untyped                                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                    ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                    ;
+------------------------------------------------+--------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l2:hl2|neuron_l2_n18:n18|mac:mac_n18|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                       ;
+------------------------------------------------+--------------+--------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                             ;
; LPM_WIDTHA                                     ; 16           ; Untyped                                    ;
; LPM_WIDTHB                                     ; 16           ; Untyped                                    ;
; LPM_WIDTHP                                     ; 32           ; Untyped                                    ;
; LPM_WIDTHR                                     ; 32           ; Untyped                                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                    ;
; LATENCY                                        ; 0            ; Untyped                                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                    ;
; USE_EAB                                        ; OFF          ; Untyped                                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                    ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                    ;
+------------------------------------------------+--------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l2:hl2|neuron_l2_n16:n16|mac:mac_n16|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                       ;
+------------------------------------------------+--------------+--------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                             ;
; LPM_WIDTHA                                     ; 16           ; Untyped                                    ;
; LPM_WIDTHB                                     ; 16           ; Untyped                                    ;
; LPM_WIDTHP                                     ; 32           ; Untyped                                    ;
; LPM_WIDTHR                                     ; 32           ; Untyped                                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                    ;
; LATENCY                                        ; 0            ; Untyped                                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                    ;
; USE_EAB                                        ; OFF          ; Untyped                                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                    ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                    ;
+------------------------------------------------+--------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l2:hl2|neuron_l2_n19:n19|mac:mac_n19|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                       ;
+------------------------------------------------+--------------+--------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                             ;
; LPM_WIDTHA                                     ; 16           ; Untyped                                    ;
; LPM_WIDTHB                                     ; 16           ; Untyped                                    ;
; LPM_WIDTHP                                     ; 32           ; Untyped                                    ;
; LPM_WIDTHR                                     ; 32           ; Untyped                                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                    ;
; LATENCY                                        ; 0            ; Untyped                                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                    ;
; USE_EAB                                        ; OFF          ; Untyped                                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                    ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                    ;
+------------------------------------------------+--------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l2:hl2|neuron_l2_n22:n22|mac:mac_n22|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                       ;
+------------------------------------------------+--------------+--------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                             ;
; LPM_WIDTHA                                     ; 16           ; Untyped                                    ;
; LPM_WIDTHB                                     ; 16           ; Untyped                                    ;
; LPM_WIDTHP                                     ; 32           ; Untyped                                    ;
; LPM_WIDTHR                                     ; 32           ; Untyped                                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                    ;
; LATENCY                                        ; 0            ; Untyped                                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                    ;
; USE_EAB                                        ; OFF          ; Untyped                                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                    ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                    ;
+------------------------------------------------+--------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l2:hl2|neuron_l2_n23:n23|mac:mac_n23|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                       ;
+------------------------------------------------+--------------+--------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                             ;
; LPM_WIDTHA                                     ; 16           ; Untyped                                    ;
; LPM_WIDTHB                                     ; 16           ; Untyped                                    ;
; LPM_WIDTHP                                     ; 32           ; Untyped                                    ;
; LPM_WIDTHR                                     ; 32           ; Untyped                                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                    ;
; LATENCY                                        ; 0            ; Untyped                                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                    ;
; USE_EAB                                        ; OFF          ; Untyped                                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                    ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                    ;
+------------------------------------------------+--------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l1:hl1|neuron_l1_n5:n5|mac:mac_n5|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-----------------------------------------+
; Parameter Name                                 ; Value        ; Type                                    ;
+------------------------------------------------+--------------+-----------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                          ;
; LPM_WIDTHA                                     ; 16           ; Untyped                                 ;
; LPM_WIDTHB                                     ; 16           ; Untyped                                 ;
; LPM_WIDTHP                                     ; 32           ; Untyped                                 ;
; LPM_WIDTHR                                     ; 32           ; Untyped                                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                 ;
; LATENCY                                        ; 0            ; Untyped                                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                 ;
; USE_EAB                                        ; OFF          ; Untyped                                 ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                 ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                 ;
+------------------------------------------------+--------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l1:hl1|neuron_l1_n9:n9|mac:mac_n9|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-----------------------------------------+
; Parameter Name                                 ; Value        ; Type                                    ;
+------------------------------------------------+--------------+-----------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                          ;
; LPM_WIDTHA                                     ; 16           ; Untyped                                 ;
; LPM_WIDTHB                                     ; 16           ; Untyped                                 ;
; LPM_WIDTHP                                     ; 32           ; Untyped                                 ;
; LPM_WIDTHR                                     ; 32           ; Untyped                                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                 ;
; LATENCY                                        ; 0            ; Untyped                                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                 ;
; USE_EAB                                        ; OFF          ; Untyped                                 ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                 ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                 ;
+------------------------------------------------+--------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l1:hl1|neuron_l1_n4:n4|mac:mac_n4|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-----------------------------------------+
; Parameter Name                                 ; Value        ; Type                                    ;
+------------------------------------------------+--------------+-----------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                          ;
; LPM_WIDTHA                                     ; 16           ; Untyped                                 ;
; LPM_WIDTHB                                     ; 16           ; Untyped                                 ;
; LPM_WIDTHP                                     ; 32           ; Untyped                                 ;
; LPM_WIDTHR                                     ; 32           ; Untyped                                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                 ;
; LATENCY                                        ; 0            ; Untyped                                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                 ;
; USE_EAB                                        ; OFF          ; Untyped                                 ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                 ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                 ;
+------------------------------------------------+--------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l1:hl1|neuron_l1_n11:n11|mac:mac_n11|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                       ;
+------------------------------------------------+--------------+--------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                             ;
; LPM_WIDTHA                                     ; 16           ; Untyped                                    ;
; LPM_WIDTHB                                     ; 16           ; Untyped                                    ;
; LPM_WIDTHP                                     ; 32           ; Untyped                                    ;
; LPM_WIDTHR                                     ; 32           ; Untyped                                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                    ;
; LATENCY                                        ; 0            ; Untyped                                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                    ;
; USE_EAB                                        ; OFF          ; Untyped                                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                    ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                    ;
+------------------------------------------------+--------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l1:hl1|neuron_l1_n3:n3|mac:mac_n3|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-----------------------------------------+
; Parameter Name                                 ; Value        ; Type                                    ;
+------------------------------------------------+--------------+-----------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                          ;
; LPM_WIDTHA                                     ; 16           ; Untyped                                 ;
; LPM_WIDTHB                                     ; 16           ; Untyped                                 ;
; LPM_WIDTHP                                     ; 32           ; Untyped                                 ;
; LPM_WIDTHR                                     ; 32           ; Untyped                                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                 ;
; LATENCY                                        ; 0            ; Untyped                                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                 ;
; USE_EAB                                        ; OFF          ; Untyped                                 ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                 ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                 ;
+------------------------------------------------+--------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l1:hl1|neuron_l1_n26:n26|mac:mac_n26|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                       ;
+------------------------------------------------+--------------+--------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                             ;
; LPM_WIDTHA                                     ; 16           ; Untyped                                    ;
; LPM_WIDTHB                                     ; 16           ; Untyped                                    ;
; LPM_WIDTHP                                     ; 32           ; Untyped                                    ;
; LPM_WIDTHR                                     ; 32           ; Untyped                                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                    ;
; LATENCY                                        ; 0            ; Untyped                                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                    ;
; USE_EAB                                        ; OFF          ; Untyped                                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                    ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                    ;
+------------------------------------------------+--------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l1:hl1|neuron_l1_n21:n21|mac:mac_n21|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                       ;
+------------------------------------------------+--------------+--------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                             ;
; LPM_WIDTHA                                     ; 16           ; Untyped                                    ;
; LPM_WIDTHB                                     ; 16           ; Untyped                                    ;
; LPM_WIDTHP                                     ; 32           ; Untyped                                    ;
; LPM_WIDTHR                                     ; 32           ; Untyped                                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                    ;
; LATENCY                                        ; 0            ; Untyped                                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                    ;
; USE_EAB                                        ; OFF          ; Untyped                                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                    ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                    ;
+------------------------------------------------+--------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l1:hl1|neuron_l1_n22:n22|mac:mac_n22|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                       ;
+------------------------------------------------+--------------+--------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                             ;
; LPM_WIDTHA                                     ; 16           ; Untyped                                    ;
; LPM_WIDTHB                                     ; 16           ; Untyped                                    ;
; LPM_WIDTHP                                     ; 32           ; Untyped                                    ;
; LPM_WIDTHR                                     ; 32           ; Untyped                                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                    ;
; LATENCY                                        ; 0            ; Untyped                                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                    ;
; USE_EAB                                        ; OFF          ; Untyped                                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                    ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                    ;
+------------------------------------------------+--------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l1:hl1|neuron_l1_n23:n23|mac:mac_n23|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                       ;
+------------------------------------------------+--------------+--------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                             ;
; LPM_WIDTHA                                     ; 16           ; Untyped                                    ;
; LPM_WIDTHB                                     ; 16           ; Untyped                                    ;
; LPM_WIDTHP                                     ; 32           ; Untyped                                    ;
; LPM_WIDTHR                                     ; 32           ; Untyped                                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                    ;
; LATENCY                                        ; 0            ; Untyped                                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                    ;
; USE_EAB                                        ; OFF          ; Untyped                                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                    ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                    ;
+------------------------------------------------+--------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l1:hl1|neuron_l1_n17:n17|mac:mac_n17|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                       ;
+------------------------------------------------+--------------+--------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                             ;
; LPM_WIDTHA                                     ; 16           ; Untyped                                    ;
; LPM_WIDTHB                                     ; 16           ; Untyped                                    ;
; LPM_WIDTHP                                     ; 32           ; Untyped                                    ;
; LPM_WIDTHR                                     ; 32           ; Untyped                                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                    ;
; LATENCY                                        ; 0            ; Untyped                                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                    ;
; USE_EAB                                        ; OFF          ; Untyped                                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                    ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                    ;
+------------------------------------------------+--------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l1:hl1|neuron_l1_n19:n19|mac:mac_n19|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                       ;
+------------------------------------------------+--------------+--------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                             ;
; LPM_WIDTHA                                     ; 16           ; Untyped                                    ;
; LPM_WIDTHB                                     ; 16           ; Untyped                                    ;
; LPM_WIDTHP                                     ; 32           ; Untyped                                    ;
; LPM_WIDTHR                                     ; 32           ; Untyped                                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                    ;
; LATENCY                                        ; 0            ; Untyped                                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                    ;
; USE_EAB                                        ; OFF          ; Untyped                                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                    ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                    ;
+------------------------------------------------+--------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l1:hl1|neuron_l1_n28:n28|mac:mac_n28|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                       ;
+------------------------------------------------+--------------+--------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                             ;
; LPM_WIDTHA                                     ; 16           ; Untyped                                    ;
; LPM_WIDTHB                                     ; 16           ; Untyped                                    ;
; LPM_WIDTHP                                     ; 32           ; Untyped                                    ;
; LPM_WIDTHR                                     ; 32           ; Untyped                                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                    ;
; LATENCY                                        ; 0            ; Untyped                                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                    ;
; USE_EAB                                        ; OFF          ; Untyped                                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                    ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                    ;
+------------------------------------------------+--------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l1:hl1|neuron_l1_n10:n10|mac:mac_n10|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                       ;
+------------------------------------------------+--------------+--------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                             ;
; LPM_WIDTHA                                     ; 16           ; Untyped                                    ;
; LPM_WIDTHB                                     ; 16           ; Untyped                                    ;
; LPM_WIDTHP                                     ; 32           ; Untyped                                    ;
; LPM_WIDTHR                                     ; 32           ; Untyped                                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                    ;
; LATENCY                                        ; 0            ; Untyped                                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                    ;
; USE_EAB                                        ; OFF          ; Untyped                                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                    ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                    ;
+------------------------------------------------+--------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l1:hl1|neuron_l1_n6:n6|mac:mac_n6|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-----------------------------------------+
; Parameter Name                                 ; Value        ; Type                                    ;
+------------------------------------------------+--------------+-----------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                          ;
; LPM_WIDTHA                                     ; 16           ; Untyped                                 ;
; LPM_WIDTHB                                     ; 16           ; Untyped                                 ;
; LPM_WIDTHP                                     ; 32           ; Untyped                                 ;
; LPM_WIDTHR                                     ; 32           ; Untyped                                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                 ;
; LATENCY                                        ; 0            ; Untyped                                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                 ;
; USE_EAB                                        ; OFF          ; Untyped                                 ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                 ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                 ;
+------------------------------------------------+--------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l1:hl1|neuron_l1_n2:n2|mac:mac_n2|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-----------------------------------------+
; Parameter Name                                 ; Value        ; Type                                    ;
+------------------------------------------------+--------------+-----------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                          ;
; LPM_WIDTHA                                     ; 16           ; Untyped                                 ;
; LPM_WIDTHB                                     ; 16           ; Untyped                                 ;
; LPM_WIDTHP                                     ; 32           ; Untyped                                 ;
; LPM_WIDTHR                                     ; 32           ; Untyped                                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                 ;
; LATENCY                                        ; 0            ; Untyped                                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                 ;
; USE_EAB                                        ; OFF          ; Untyped                                 ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                 ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                 ;
+------------------------------------------------+--------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l1:hl1|neuron_l1_n14:n14|mac:mac_n14|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                       ;
+------------------------------------------------+--------------+--------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                             ;
; LPM_WIDTHA                                     ; 16           ; Untyped                                    ;
; LPM_WIDTHB                                     ; 16           ; Untyped                                    ;
; LPM_WIDTHP                                     ; 32           ; Untyped                                    ;
; LPM_WIDTHR                                     ; 32           ; Untyped                                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                    ;
; LATENCY                                        ; 0            ; Untyped                                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                    ;
; USE_EAB                                        ; OFF          ; Untyped                                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                    ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                    ;
+------------------------------------------------+--------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l1:hl1|neuron_l1_n1:n1|mac:mac_n1|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-----------------------------------------+
; Parameter Name                                 ; Value        ; Type                                    ;
+------------------------------------------------+--------------+-----------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                          ;
; LPM_WIDTHA                                     ; 16           ; Untyped                                 ;
; LPM_WIDTHB                                     ; 16           ; Untyped                                 ;
; LPM_WIDTHP                                     ; 32           ; Untyped                                 ;
; LPM_WIDTHR                                     ; 32           ; Untyped                                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                 ;
; LATENCY                                        ; 0            ; Untyped                                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                 ;
; USE_EAB                                        ; OFF          ; Untyped                                 ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                 ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                 ;
+------------------------------------------------+--------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l1:hl1|neuron_l1_n13:n13|mac:mac_n13|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                       ;
+------------------------------------------------+--------------+--------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                             ;
; LPM_WIDTHA                                     ; 16           ; Untyped                                    ;
; LPM_WIDTHB                                     ; 16           ; Untyped                                    ;
; LPM_WIDTHP                                     ; 32           ; Untyped                                    ;
; LPM_WIDTHR                                     ; 32           ; Untyped                                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                    ;
; LATENCY                                        ; 0            ; Untyped                                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                    ;
; USE_EAB                                        ; OFF          ; Untyped                                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                    ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                    ;
+------------------------------------------------+--------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l1:hl1|neuron_l1_n8:n8|mac:mac_n8|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-----------------------------------------+
; Parameter Name                                 ; Value        ; Type                                    ;
+------------------------------------------------+--------------+-----------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                          ;
; LPM_WIDTHA                                     ; 16           ; Untyped                                 ;
; LPM_WIDTHB                                     ; 16           ; Untyped                                 ;
; LPM_WIDTHP                                     ; 32           ; Untyped                                 ;
; LPM_WIDTHR                                     ; 32           ; Untyped                                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                 ;
; LATENCY                                        ; 0            ; Untyped                                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                 ;
; USE_EAB                                        ; OFF          ; Untyped                                 ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                 ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                 ;
+------------------------------------------------+--------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l1:hl1|neuron_l1_n0:n0|mac:mac_n0|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-----------------------------------------+
; Parameter Name                                 ; Value        ; Type                                    ;
+------------------------------------------------+--------------+-----------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                          ;
; LPM_WIDTHA                                     ; 16           ; Untyped                                 ;
; LPM_WIDTHB                                     ; 16           ; Untyped                                 ;
; LPM_WIDTHP                                     ; 32           ; Untyped                                 ;
; LPM_WIDTHR                                     ; 32           ; Untyped                                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                 ;
; LATENCY                                        ; 0            ; Untyped                                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                 ;
; USE_EAB                                        ; OFF          ; Untyped                                 ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                 ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                 ;
+------------------------------------------------+--------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l1:hl1|neuron_l1_n12:n12|mac:mac_n12|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                       ;
+------------------------------------------------+--------------+--------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                             ;
; LPM_WIDTHA                                     ; 16           ; Untyped                                    ;
; LPM_WIDTHB                                     ; 16           ; Untyped                                    ;
; LPM_WIDTHP                                     ; 32           ; Untyped                                    ;
; LPM_WIDTHR                                     ; 32           ; Untyped                                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                    ;
; LATENCY                                        ; 0            ; Untyped                                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                    ;
; USE_EAB                                        ; OFF          ; Untyped                                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                    ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                    ;
+------------------------------------------------+--------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l1:hl1|neuron_l1_n7:n7|mac:mac_n7|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-----------------------------------------+
; Parameter Name                                 ; Value        ; Type                                    ;
+------------------------------------------------+--------------+-----------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                          ;
; LPM_WIDTHA                                     ; 16           ; Untyped                                 ;
; LPM_WIDTHB                                     ; 16           ; Untyped                                 ;
; LPM_WIDTHP                                     ; 32           ; Untyped                                 ;
; LPM_WIDTHR                                     ; 32           ; Untyped                                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                 ;
; LATENCY                                        ; 0            ; Untyped                                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                 ;
; USE_EAB                                        ; OFF          ; Untyped                                 ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                 ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                 ;
+------------------------------------------------+--------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l1:hl1|neuron_l1_n15:n15|mac:mac_n15|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                       ;
+------------------------------------------------+--------------+--------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                             ;
; LPM_WIDTHA                                     ; 16           ; Untyped                                    ;
; LPM_WIDTHB                                     ; 16           ; Untyped                                    ;
; LPM_WIDTHP                                     ; 32           ; Untyped                                    ;
; LPM_WIDTHR                                     ; 32           ; Untyped                                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                    ;
; LATENCY                                        ; 0            ; Untyped                                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                    ;
; USE_EAB                                        ; OFF          ; Untyped                                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                    ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                    ;
+------------------------------------------------+--------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l1:hl1|neuron_l1_n25:n25|mac:mac_n25|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                       ;
+------------------------------------------------+--------------+--------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                             ;
; LPM_WIDTHA                                     ; 16           ; Untyped                                    ;
; LPM_WIDTHB                                     ; 16           ; Untyped                                    ;
; LPM_WIDTHP                                     ; 32           ; Untyped                                    ;
; LPM_WIDTHR                                     ; 32           ; Untyped                                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                    ;
; LATENCY                                        ; 0            ; Untyped                                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                    ;
; USE_EAB                                        ; OFF          ; Untyped                                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                    ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                    ;
+------------------------------------------------+--------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l1:hl1|neuron_l1_n24:n24|mac:mac_n24|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                       ;
+------------------------------------------------+--------------+--------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                             ;
; LPM_WIDTHA                                     ; 16           ; Untyped                                    ;
; LPM_WIDTHB                                     ; 16           ; Untyped                                    ;
; LPM_WIDTHP                                     ; 32           ; Untyped                                    ;
; LPM_WIDTHR                                     ; 32           ; Untyped                                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                    ;
; LATENCY                                        ; 0            ; Untyped                                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                    ;
; USE_EAB                                        ; OFF          ; Untyped                                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                    ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                    ;
+------------------------------------------------+--------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l1:hl1|neuron_l1_n27:n27|mac:mac_n27|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                       ;
+------------------------------------------------+--------------+--------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                             ;
; LPM_WIDTHA                                     ; 16           ; Untyped                                    ;
; LPM_WIDTHB                                     ; 16           ; Untyped                                    ;
; LPM_WIDTHP                                     ; 32           ; Untyped                                    ;
; LPM_WIDTHR                                     ; 32           ; Untyped                                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                    ;
; LATENCY                                        ; 0            ; Untyped                                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                    ;
; USE_EAB                                        ; OFF          ; Untyped                                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                    ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                    ;
+------------------------------------------------+--------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l1:hl1|neuron_l1_n20:n20|mac:mac_n20|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                       ;
+------------------------------------------------+--------------+--------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                             ;
; LPM_WIDTHA                                     ; 16           ; Untyped                                    ;
; LPM_WIDTHB                                     ; 16           ; Untyped                                    ;
; LPM_WIDTHP                                     ; 32           ; Untyped                                    ;
; LPM_WIDTHR                                     ; 32           ; Untyped                                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                    ;
; LATENCY                                        ; 0            ; Untyped                                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                    ;
; USE_EAB                                        ; OFF          ; Untyped                                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                    ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                    ;
+------------------------------------------------+--------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l1:hl1|neuron_l1_n18:n18|mac:mac_n18|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                       ;
+------------------------------------------------+--------------+--------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                             ;
; LPM_WIDTHA                                     ; 16           ; Untyped                                    ;
; LPM_WIDTHB                                     ; 16           ; Untyped                                    ;
; LPM_WIDTHP                                     ; 32           ; Untyped                                    ;
; LPM_WIDTHR                                     ; 32           ; Untyped                                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                    ;
; LATENCY                                        ; 0            ; Untyped                                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                    ;
; USE_EAB                                        ; OFF          ; Untyped                                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                    ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                    ;
+------------------------------------------------+--------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l1:hl1|neuron_l1_n16:n16|mac:mac_n16|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                       ;
+------------------------------------------------+--------------+--------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                             ;
; LPM_WIDTHA                                     ; 16           ; Untyped                                    ;
; LPM_WIDTHB                                     ; 16           ; Untyped                                    ;
; LPM_WIDTHP                                     ; 32           ; Untyped                                    ;
; LPM_WIDTHR                                     ; 32           ; Untyped                                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                    ;
; LATENCY                                        ; 0            ; Untyped                                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                    ;
; USE_EAB                                        ; OFF          ; Untyped                                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                    ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                    ;
+------------------------------------------------+--------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l1:hl1|neuron_l1_n29:n29|mac:mac_n29|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                       ;
+------------------------------------------------+--------------+--------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                             ;
; LPM_WIDTHA                                     ; 16           ; Untyped                                    ;
; LPM_WIDTHB                                     ; 16           ; Untyped                                    ;
; LPM_WIDTHP                                     ; 32           ; Untyped                                    ;
; LPM_WIDTHR                                     ; 32           ; Untyped                                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                    ;
; LATENCY                                        ; 0            ; Untyped                                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                    ;
; USE_EAB                                        ; OFF          ; Untyped                                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                    ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                    ;
+------------------------------------------------+--------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l0:il|neuron_l0_n2:n2|mac:mac_n2|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+----------------------------------------+
; Parameter Name                                 ; Value        ; Type                                   ;
+------------------------------------------------+--------------+----------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                         ;
; LPM_WIDTHA                                     ; 16           ; Untyped                                ;
; LPM_WIDTHB                                     ; 16           ; Untyped                                ;
; LPM_WIDTHP                                     ; 32           ; Untyped                                ;
; LPM_WIDTHR                                     ; 32           ; Untyped                                ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                ;
; LATENCY                                        ; 0            ; Untyped                                ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                ;
; USE_EAB                                        ; OFF          ; Untyped                                ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped                                ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                ;
+------------------------------------------------+--------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l0:il|neuron_l0_n1:n1|mac:mac_n1|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+----------------------------------------+
; Parameter Name                                 ; Value        ; Type                                   ;
+------------------------------------------------+--------------+----------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                         ;
; LPM_WIDTHA                                     ; 16           ; Untyped                                ;
; LPM_WIDTHB                                     ; 16           ; Untyped                                ;
; LPM_WIDTHP                                     ; 32           ; Untyped                                ;
; LPM_WIDTHR                                     ; 32           ; Untyped                                ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                ;
; LATENCY                                        ; 0            ; Untyped                                ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                ;
; USE_EAB                                        ; OFF          ; Untyped                                ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped                                ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                ;
+------------------------------------------------+--------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l0:il|neuron_l0_n0:n0|mac:mac_n0|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+----------------------------------------+
; Parameter Name                                 ; Value        ; Type                                   ;
+------------------------------------------------+--------------+----------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                         ;
; LPM_WIDTHA                                     ; 16           ; Untyped                                ;
; LPM_WIDTHB                                     ; 16           ; Untyped                                ;
; LPM_WIDTHP                                     ; 32           ; Untyped                                ;
; LPM_WIDTHR                                     ; 32           ; Untyped                                ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                ;
; LATENCY                                        ; 0            ; Untyped                                ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                ;
; USE_EAB                                        ; OFF          ; Untyped                                ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped                                ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                ;
+------------------------------------------------+--------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l0:il|neuron_l0_n3:n3|mac:mac_n3|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+----------------------------------------+
; Parameter Name                                 ; Value        ; Type                                   ;
+------------------------------------------------+--------------+----------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                         ;
; LPM_WIDTHA                                     ; 16           ; Untyped                                ;
; LPM_WIDTHB                                     ; 16           ; Untyped                                ;
; LPM_WIDTHP                                     ; 32           ; Untyped                                ;
; LPM_WIDTHR                                     ; 32           ; Untyped                                ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                ;
; LATENCY                                        ; 0            ; Untyped                                ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                ;
; USE_EAB                                        ; OFF          ; Untyped                                ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped                                ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                ;
+------------------------------------------------+--------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l0:il|neuron_l0_n4:n4|mac:mac_n4|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+----------------------------------------+
; Parameter Name                                 ; Value        ; Type                                   ;
+------------------------------------------------+--------------+----------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                         ;
; LPM_WIDTHA                                     ; 16           ; Untyped                                ;
; LPM_WIDTHB                                     ; 16           ; Untyped                                ;
; LPM_WIDTHP                                     ; 32           ; Untyped                                ;
; LPM_WIDTHR                                     ; 32           ; Untyped                                ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                ;
; LATENCY                                        ; 0            ; Untyped                                ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                ;
; USE_EAB                                        ; OFF          ; Untyped                                ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped                                ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                ;
+------------------------------------------------+--------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: layer_l0:il|neuron_l0_n5:n5|mac:mac_n5|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+----------------------------------------+
; Parameter Name                                 ; Value        ; Type                                   ;
+------------------------------------------------+--------------+----------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                         ;
; LPM_WIDTHA                                     ; 16           ; Untyped                                ;
; LPM_WIDTHB                                     ; 16           ; Untyped                                ;
; LPM_WIDTHP                                     ; 32           ; Untyped                                ;
; LPM_WIDTHR                                     ; 32           ; Untyped                                ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                ;
; LATENCY                                        ; 0            ; Untyped                                ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                ;
; USE_EAB                                        ; OFF          ; Untyped                                ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                ;
; CBXI_PARAMETER                                 ; mult_36t     ; Untyped                                ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                ;
+------------------------------------------------+--------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                     ;
+-------------------------------------------+--------------------------------------------------------------------------+
; Name                                      ; Value                                                                    ;
+-------------------------------------------+--------------------------------------------------------------------------+
; Number of entity instances                ; 85                                                                       ;
; Entity Instance                           ; layer_l4:ol|neuron_l4_n0:n0|ram_l4_n0:ram_n0|altsyncram:r_mem_rtl_0      ;
;     -- OPERATION_MODE                     ; ROM                                                                      ;
;     -- WIDTH_A                            ; 16                                                                       ;
;     -- NUMWORDS_A                         ; 50                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 1                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ;
; Entity Instance                           ; layer_l4:ol|neuron_l4_n4:n4|ram_l4_n4:ram_n4|altsyncram:r_mem_rtl_0      ;
;     -- OPERATION_MODE                     ; ROM                                                                      ;
;     -- WIDTH_A                            ; 16                                                                       ;
;     -- NUMWORDS_A                         ; 50                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 1                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ;
; Entity Instance                           ; layer_l4:ol|neuron_l4_n1:n1|ram_l4_n1:ram_n1|altsyncram:r_mem_rtl_0      ;
;     -- OPERATION_MODE                     ; ROM                                                                      ;
;     -- WIDTH_A                            ; 16                                                                       ;
;     -- NUMWORDS_A                         ; 50                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 1                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ;
; Entity Instance                           ; layer_l4:ol|neuron_l4_n2:n2|ram_l4_n2:ram_n2|altsyncram:r_mem_rtl_0      ;
;     -- OPERATION_MODE                     ; ROM                                                                      ;
;     -- WIDTH_A                            ; 16                                                                       ;
;     -- NUMWORDS_A                         ; 50                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 1                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ;
; Entity Instance                           ; layer_l4:ol|neuron_l4_n3:n3|ram_l4_n3:ram_n3|altsyncram:r_mem_rtl_0      ;
;     -- OPERATION_MODE                     ; ROM                                                                      ;
;     -- WIDTH_A                            ; 16                                                                       ;
;     -- NUMWORDS_A                         ; 50                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 1                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ;
; Entity Instance                           ; layer_l3:hl3|neuron_l3_n0:n0|ram_l3_n0:ram_n0|altsyncram:r_mem_rtl_0     ;
;     -- OPERATION_MODE                     ; ROM                                                                      ;
;     -- WIDTH_A                            ; 16                                                                       ;
;     -- NUMWORDS_A                         ; 50                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 1                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ;
; Entity Instance                           ; layer_l3:hl3|neuron_l3_n1:n1|ram_l3_n1:ram_n1|altsyncram:r_mem_rtl_0     ;
;     -- OPERATION_MODE                     ; ROM                                                                      ;
;     -- WIDTH_A                            ; 16                                                                       ;
;     -- NUMWORDS_A                         ; 50                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 1                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ;
; Entity Instance                           ; layer_l3:hl3|neuron_l3_n2:n2|ram_l3_n2:ram_n2|altsyncram:r_mem_rtl_0     ;
;     -- OPERATION_MODE                     ; ROM                                                                      ;
;     -- WIDTH_A                            ; 16                                                                       ;
;     -- NUMWORDS_A                         ; 50                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 1                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ;
; Entity Instance                           ; layer_l3:hl3|neuron_l3_n3:n3|ram_l3_n3:ram_n3|altsyncram:r_mem_rtl_0     ;
;     -- OPERATION_MODE                     ; ROM                                                                      ;
;     -- WIDTH_A                            ; 16                                                                       ;
;     -- NUMWORDS_A                         ; 50                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 1                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ;
; Entity Instance                           ; layer_l3:hl3|neuron_l3_n4:n4|ram_l3_n4:ram_n4|altsyncram:r_mem_rtl_0     ;
;     -- OPERATION_MODE                     ; ROM                                                                      ;
;     -- WIDTH_A                            ; 16                                                                       ;
;     -- NUMWORDS_A                         ; 50                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 1                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ;
; Entity Instance                           ; layer_l3:hl3|neuron_l3_n5:n5|ram_l3_n5:ram_n5|altsyncram:r_mem_rtl_0     ;
;     -- OPERATION_MODE                     ; ROM                                                                      ;
;     -- WIDTH_A                            ; 16                                                                       ;
;     -- NUMWORDS_A                         ; 50                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 1                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ;
; Entity Instance                           ; layer_l3:hl3|neuron_l3_n6:n6|ram_l3_n6:ram_n6|altsyncram:r_mem_rtl_0     ;
;     -- OPERATION_MODE                     ; ROM                                                                      ;
;     -- WIDTH_A                            ; 16                                                                       ;
;     -- NUMWORDS_A                         ; 50                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 1                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ;
; Entity Instance                           ; layer_l3:hl3|neuron_l3_n7:n7|ram_l3_n7:ram_n7|altsyncram:r_mem_rtl_0     ;
;     -- OPERATION_MODE                     ; ROM                                                                      ;
;     -- WIDTH_A                            ; 16                                                                       ;
;     -- NUMWORDS_A                         ; 50                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 1                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ;
; Entity Instance                           ; layer_l3:hl3|neuron_l3_n8:n8|ram_l3_n8:ram_n8|altsyncram:r_mem_rtl_0     ;
;     -- OPERATION_MODE                     ; ROM                                                                      ;
;     -- WIDTH_A                            ; 16                                                                       ;
;     -- NUMWORDS_A                         ; 50                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 1                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ;
; Entity Instance                           ; layer_l3:hl3|neuron_l3_n9:n9|ram_l3_n9:ram_n9|altsyncram:r_mem_rtl_0     ;
;     -- OPERATION_MODE                     ; ROM                                                                      ;
;     -- WIDTH_A                            ; 16                                                                       ;
;     -- NUMWORDS_A                         ; 50                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 1                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ;
; Entity Instance                           ; layer_l3:hl3|neuron_l3_n10:n10|ram_l3_n10:ram_n10|altsyncram:r_mem_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                                      ;
;     -- WIDTH_A                            ; 16                                                                       ;
;     -- NUMWORDS_A                         ; 50                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 1                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ;
; Entity Instance                           ; layer_l3:hl3|neuron_l3_n11:n11|ram_l3_n11:ram_n11|altsyncram:r_mem_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                                      ;
;     -- WIDTH_A                            ; 16                                                                       ;
;     -- NUMWORDS_A                         ; 50                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 1                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ;
; Entity Instance                           ; layer_l3:hl3|neuron_l3_n12:n12|ram_l3_n12:ram_n12|altsyncram:r_mem_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                                      ;
;     -- WIDTH_A                            ; 16                                                                       ;
;     -- NUMWORDS_A                         ; 50                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 1                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ;
; Entity Instance                           ; layer_l3:hl3|neuron_l3_n13:n13|ram_l3_n13:ram_n13|altsyncram:r_mem_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                                      ;
;     -- WIDTH_A                            ; 16                                                                       ;
;     -- NUMWORDS_A                         ; 50                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 1                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ;
; Entity Instance                           ; layer_l3:hl3|neuron_l3_n14:n14|ram_l3_n14:ram_n14|altsyncram:r_mem_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                                      ;
;     -- WIDTH_A                            ; 16                                                                       ;
;     -- NUMWORDS_A                         ; 50                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 1                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ;
; Entity Instance                           ; layer_l3:hl3|neuron_l3_n15:n15|ram_l3_n15:ram_n15|altsyncram:r_mem_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                                      ;
;     -- WIDTH_A                            ; 16                                                                       ;
;     -- NUMWORDS_A                         ; 50                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 1                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ;
; Entity Instance                           ; layer_l3:hl3|neuron_l3_n16:n16|ram_l3_n16:ram_n16|altsyncram:r_mem_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                                      ;
;     -- WIDTH_A                            ; 16                                                                       ;
;     -- NUMWORDS_A                         ; 50                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 1                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ;
; Entity Instance                           ; layer_l3:hl3|neuron_l3_n17:n17|ram_l3_n17:ram_n17|altsyncram:r_mem_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                                      ;
;     -- WIDTH_A                            ; 16                                                                       ;
;     -- NUMWORDS_A                         ; 50                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 1                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ;
; Entity Instance                           ; layer_l3:hl3|neuron_l3_n18:n18|ram_l3_n18:ram_n18|altsyncram:r_mem_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                                      ;
;     -- WIDTH_A                            ; 16                                                                       ;
;     -- NUMWORDS_A                         ; 50                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 1                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ;
; Entity Instance                           ; layer_l3:hl3|neuron_l3_n19:n19|ram_l3_n19:ram_n19|altsyncram:r_mem_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                                      ;
;     -- WIDTH_A                            ; 16                                                                       ;
;     -- NUMWORDS_A                         ; 50                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 1                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ;
; Entity Instance                           ; layer_l2:hl2|neuron_l2_n0:n0|ram_l2_n0:ram_n0|altsyncram:r_mem_rtl_0     ;
;     -- OPERATION_MODE                     ; ROM                                                                      ;
;     -- WIDTH_A                            ; 16                                                                       ;
;     -- NUMWORDS_A                         ; 50                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 1                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ;
; Entity Instance                           ; layer_l2:hl2|neuron_l2_n1:n1|ram_l2_n1:ram_n1|altsyncram:r_mem_rtl_0     ;
;     -- OPERATION_MODE                     ; ROM                                                                      ;
;     -- WIDTH_A                            ; 16                                                                       ;
;     -- NUMWORDS_A                         ; 50                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 1                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ;
; Entity Instance                           ; layer_l2:hl2|neuron_l2_n2:n2|ram_l2_n2:ram_n2|altsyncram:r_mem_rtl_0     ;
;     -- OPERATION_MODE                     ; ROM                                                                      ;
;     -- WIDTH_A                            ; 16                                                                       ;
;     -- NUMWORDS_A                         ; 50                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 1                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ;
; Entity Instance                           ; layer_l2:hl2|neuron_l2_n3:n3|ram_l2_n3:ram_n3|altsyncram:r_mem_rtl_0     ;
;     -- OPERATION_MODE                     ; ROM                                                                      ;
;     -- WIDTH_A                            ; 16                                                                       ;
;     -- NUMWORDS_A                         ; 50                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 1                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ;
; Entity Instance                           ; layer_l2:hl2|neuron_l2_n4:n4|ram_l2_n4:ram_n4|altsyncram:r_mem_rtl_0     ;
;     -- OPERATION_MODE                     ; ROM                                                                      ;
;     -- WIDTH_A                            ; 16                                                                       ;
;     -- NUMWORDS_A                         ; 50                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 1                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ;
; Entity Instance                           ; layer_l2:hl2|neuron_l2_n5:n5|ram_l2_n5:ram_n5|altsyncram:r_mem_rtl_0     ;
;     -- OPERATION_MODE                     ; ROM                                                                      ;
;     -- WIDTH_A                            ; 16                                                                       ;
;     -- NUMWORDS_A                         ; 50                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 1                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ;
; Entity Instance                           ; layer_l2:hl2|neuron_l2_n6:n6|ram_l2_n6:ram_n6|altsyncram:r_mem_rtl_0     ;
;     -- OPERATION_MODE                     ; ROM                                                                      ;
;     -- WIDTH_A                            ; 16                                                                       ;
;     -- NUMWORDS_A                         ; 50                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 1                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ;
; Entity Instance                           ; layer_l2:hl2|neuron_l2_n7:n7|ram_l2_n7:ram_n7|altsyncram:r_mem_rtl_0     ;
;     -- OPERATION_MODE                     ; ROM                                                                      ;
;     -- WIDTH_A                            ; 16                                                                       ;
;     -- NUMWORDS_A                         ; 50                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 1                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ;
; Entity Instance                           ; layer_l2:hl2|neuron_l2_n8:n8|ram_l2_n8:ram_n8|altsyncram:r_mem_rtl_0     ;
;     -- OPERATION_MODE                     ; ROM                                                                      ;
;     -- WIDTH_A                            ; 16                                                                       ;
;     -- NUMWORDS_A                         ; 50                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 1                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ;
; Entity Instance                           ; layer_l2:hl2|neuron_l2_n9:n9|ram_l2_n9:ram_n9|altsyncram:r_mem_rtl_0     ;
;     -- OPERATION_MODE                     ; ROM                                                                      ;
;     -- WIDTH_A                            ; 16                                                                       ;
;     -- NUMWORDS_A                         ; 50                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 1                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ;
; Entity Instance                           ; layer_l2:hl2|neuron_l2_n10:n10|ram_l2_n10:ram_n10|altsyncram:r_mem_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                                      ;
;     -- WIDTH_A                            ; 16                                                                       ;
;     -- NUMWORDS_A                         ; 50                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 1                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ;
; Entity Instance                           ; layer_l2:hl2|neuron_l2_n11:n11|ram_l2_n11:ram_n11|altsyncram:r_mem_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                                      ;
;     -- WIDTH_A                            ; 16                                                                       ;
;     -- NUMWORDS_A                         ; 50                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 1                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ;
; Entity Instance                           ; layer_l2:hl2|neuron_l2_n12:n12|ram_l2_n12:ram_n12|altsyncram:r_mem_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                                      ;
;     -- WIDTH_A                            ; 16                                                                       ;
;     -- NUMWORDS_A                         ; 50                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 1                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ;
; Entity Instance                           ; layer_l2:hl2|neuron_l2_n13:n13|ram_l2_n13:ram_n13|altsyncram:r_mem_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                                      ;
;     -- WIDTH_A                            ; 16                                                                       ;
;     -- NUMWORDS_A                         ; 50                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 1                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ;
; Entity Instance                           ; layer_l2:hl2|neuron_l2_n14:n14|ram_l2_n14:ram_n14|altsyncram:r_mem_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                                      ;
;     -- WIDTH_A                            ; 16                                                                       ;
;     -- NUMWORDS_A                         ; 50                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 1                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ;
; Entity Instance                           ; layer_l2:hl2|neuron_l2_n15:n15|ram_l2_n15:ram_n15|altsyncram:r_mem_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                                      ;
;     -- WIDTH_A                            ; 16                                                                       ;
;     -- NUMWORDS_A                         ; 50                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 1                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ;
; Entity Instance                           ; layer_l2:hl2|neuron_l2_n16:n16|ram_l2_n16:ram_n16|altsyncram:r_mem_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                                      ;
;     -- WIDTH_A                            ; 16                                                                       ;
;     -- NUMWORDS_A                         ; 50                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 1                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ;
; Entity Instance                           ; layer_l2:hl2|neuron_l2_n17:n17|ram_l2_n17:ram_n17|altsyncram:r_mem_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                                      ;
;     -- WIDTH_A                            ; 16                                                                       ;
;     -- NUMWORDS_A                         ; 50                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 1                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ;
; Entity Instance                           ; layer_l2:hl2|neuron_l2_n18:n18|ram_l2_n18:ram_n18|altsyncram:r_mem_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                                      ;
;     -- WIDTH_A                            ; 16                                                                       ;
;     -- NUMWORDS_A                         ; 50                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 1                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ;
; Entity Instance                           ; layer_l2:hl2|neuron_l2_n19:n19|ram_l2_n19:ram_n19|altsyncram:r_mem_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                                      ;
;     -- WIDTH_A                            ; 16                                                                       ;
;     -- NUMWORDS_A                         ; 50                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 1                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ;
; Entity Instance                           ; layer_l2:hl2|neuron_l2_n20:n20|ram_l2_n20:ram_n20|altsyncram:r_mem_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                                      ;
;     -- WIDTH_A                            ; 16                                                                       ;
;     -- NUMWORDS_A                         ; 50                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 1                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ;
; Entity Instance                           ; layer_l2:hl2|neuron_l2_n21:n21|ram_l2_n21:ram_n21|altsyncram:r_mem_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                                      ;
;     -- WIDTH_A                            ; 16                                                                       ;
;     -- NUMWORDS_A                         ; 50                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 1                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ;
; Entity Instance                           ; layer_l2:hl2|neuron_l2_n22:n22|ram_l2_n22:ram_n22|altsyncram:r_mem_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                                      ;
;     -- WIDTH_A                            ; 16                                                                       ;
;     -- NUMWORDS_A                         ; 50                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 1                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ;
; Entity Instance                           ; layer_l2:hl2|neuron_l2_n23:n23|ram_l2_n23:ram_n23|altsyncram:r_mem_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                                      ;
;     -- WIDTH_A                            ; 16                                                                       ;
;     -- NUMWORDS_A                         ; 50                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 1                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ;
; Entity Instance                           ; layer_l1:hl1|neuron_l1_n0:n0|ram_l1_n0:ram_n0|altsyncram:r_mem_rtl_0     ;
;     -- OPERATION_MODE                     ; ROM                                                                      ;
;     -- WIDTH_A                            ; 16                                                                       ;
;     -- NUMWORDS_A                         ; 50                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 1                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ;
; Entity Instance                           ; layer_l1:hl1|neuron_l1_n1:n1|ram_l1_n1:ram_n1|altsyncram:r_mem_rtl_0     ;
;     -- OPERATION_MODE                     ; ROM                                                                      ;
;     -- WIDTH_A                            ; 16                                                                       ;
;     -- NUMWORDS_A                         ; 50                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 1                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ;
; Entity Instance                           ; layer_l1:hl1|neuron_l1_n2:n2|ram_l1_n2:ram_n2|altsyncram:r_mem_rtl_0     ;
;     -- OPERATION_MODE                     ; ROM                                                                      ;
;     -- WIDTH_A                            ; 16                                                                       ;
;     -- NUMWORDS_A                         ; 50                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 1                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ;
; Entity Instance                           ; layer_l1:hl1|neuron_l1_n3:n3|ram_l1_n3:ram_n3|altsyncram:r_mem_rtl_0     ;
;     -- OPERATION_MODE                     ; ROM                                                                      ;
;     -- WIDTH_A                            ; 16                                                                       ;
;     -- NUMWORDS_A                         ; 50                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 1                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ;
; Entity Instance                           ; layer_l1:hl1|neuron_l1_n4:n4|ram_l1_n4:ram_n4|altsyncram:r_mem_rtl_0     ;
;     -- OPERATION_MODE                     ; ROM                                                                      ;
;     -- WIDTH_A                            ; 16                                                                       ;
;     -- NUMWORDS_A                         ; 50                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 1                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ;
; Entity Instance                           ; layer_l1:hl1|neuron_l1_n5:n5|ram_l1_n5:ram_n5|altsyncram:r_mem_rtl_0     ;
;     -- OPERATION_MODE                     ; ROM                                                                      ;
;     -- WIDTH_A                            ; 16                                                                       ;
;     -- NUMWORDS_A                         ; 50                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 1                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ;
; Entity Instance                           ; layer_l1:hl1|neuron_l1_n6:n6|ram_l1_n6:ram_n6|altsyncram:r_mem_rtl_0     ;
;     -- OPERATION_MODE                     ; ROM                                                                      ;
;     -- WIDTH_A                            ; 16                                                                       ;
;     -- NUMWORDS_A                         ; 50                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 1                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ;
; Entity Instance                           ; layer_l1:hl1|neuron_l1_n7:n7|ram_l1_n7:ram_n7|altsyncram:r_mem_rtl_0     ;
;     -- OPERATION_MODE                     ; ROM                                                                      ;
;     -- WIDTH_A                            ; 16                                                                       ;
;     -- NUMWORDS_A                         ; 50                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 1                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ;
; Entity Instance                           ; layer_l1:hl1|neuron_l1_n8:n8|ram_l1_n8:ram_n8|altsyncram:r_mem_rtl_0     ;
;     -- OPERATION_MODE                     ; ROM                                                                      ;
;     -- WIDTH_A                            ; 16                                                                       ;
;     -- NUMWORDS_A                         ; 50                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 1                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ;
; Entity Instance                           ; layer_l1:hl1|neuron_l1_n9:n9|ram_l1_n9:ram_n9|altsyncram:r_mem_rtl_0     ;
;     -- OPERATION_MODE                     ; ROM                                                                      ;
;     -- WIDTH_A                            ; 16                                                                       ;
;     -- NUMWORDS_A                         ; 50                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 1                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ;
; Entity Instance                           ; layer_l1:hl1|neuron_l1_n10:n10|ram_l1_n10:ram_n10|altsyncram:r_mem_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                                      ;
;     -- WIDTH_A                            ; 16                                                                       ;
;     -- NUMWORDS_A                         ; 50                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 1                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ;
; Entity Instance                           ; layer_l1:hl1|neuron_l1_n11:n11|ram_l1_n11:ram_n11|altsyncram:r_mem_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                                      ;
;     -- WIDTH_A                            ; 16                                                                       ;
;     -- NUMWORDS_A                         ; 50                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 1                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ;
; Entity Instance                           ; layer_l1:hl1|neuron_l1_n12:n12|ram_l1_n12:ram_n12|altsyncram:r_mem_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                                      ;
;     -- WIDTH_A                            ; 16                                                                       ;
;     -- NUMWORDS_A                         ; 50                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 1                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ;
; Entity Instance                           ; layer_l1:hl1|neuron_l1_n13:n13|ram_l1_n13:ram_n13|altsyncram:r_mem_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                                      ;
;     -- WIDTH_A                            ; 16                                                                       ;
;     -- NUMWORDS_A                         ; 50                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 1                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ;
; Entity Instance                           ; layer_l1:hl1|neuron_l1_n14:n14|ram_l1_n14:ram_n14|altsyncram:r_mem_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                                      ;
;     -- WIDTH_A                            ; 16                                                                       ;
;     -- NUMWORDS_A                         ; 50                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 1                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ;
; Entity Instance                           ; layer_l1:hl1|neuron_l1_n15:n15|ram_l1_n15:ram_n15|altsyncram:r_mem_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                                      ;
;     -- WIDTH_A                            ; 16                                                                       ;
;     -- NUMWORDS_A                         ; 50                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 1                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ;
; Entity Instance                           ; layer_l1:hl1|neuron_l1_n16:n16|ram_l1_n16:ram_n16|altsyncram:r_mem_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                                      ;
;     -- WIDTH_A                            ; 16                                                                       ;
;     -- NUMWORDS_A                         ; 50                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 1                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ;
; Entity Instance                           ; layer_l1:hl1|neuron_l1_n17:n17|ram_l1_n17:ram_n17|altsyncram:r_mem_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                                      ;
;     -- WIDTH_A                            ; 16                                                                       ;
;     -- NUMWORDS_A                         ; 50                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 1                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ;
; Entity Instance                           ; layer_l1:hl1|neuron_l1_n18:n18|ram_l1_n18:ram_n18|altsyncram:r_mem_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                                      ;
;     -- WIDTH_A                            ; 16                                                                       ;
;     -- NUMWORDS_A                         ; 50                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 1                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ;
; Entity Instance                           ; layer_l1:hl1|neuron_l1_n19:n19|ram_l1_n19:ram_n19|altsyncram:r_mem_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                                      ;
;     -- WIDTH_A                            ; 16                                                                       ;
;     -- NUMWORDS_A                         ; 50                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 1                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ;
; Entity Instance                           ; layer_l1:hl1|neuron_l1_n20:n20|ram_l1_n20:ram_n20|altsyncram:r_mem_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                                      ;
;     -- WIDTH_A                            ; 16                                                                       ;
;     -- NUMWORDS_A                         ; 50                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 1                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ;
; Entity Instance                           ; layer_l1:hl1|neuron_l1_n21:n21|ram_l1_n21:ram_n21|altsyncram:r_mem_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                                      ;
;     -- WIDTH_A                            ; 16                                                                       ;
;     -- NUMWORDS_A                         ; 50                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 1                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ;
; Entity Instance                           ; layer_l1:hl1|neuron_l1_n22:n22|ram_l1_n22:ram_n22|altsyncram:r_mem_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                                      ;
;     -- WIDTH_A                            ; 16                                                                       ;
;     -- NUMWORDS_A                         ; 50                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 1                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ;
; Entity Instance                           ; layer_l1:hl1|neuron_l1_n23:n23|ram_l1_n23:ram_n23|altsyncram:r_mem_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                                      ;
;     -- WIDTH_A                            ; 16                                                                       ;
;     -- NUMWORDS_A                         ; 50                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 1                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ;
; Entity Instance                           ; layer_l1:hl1|neuron_l1_n24:n24|ram_l1_n24:ram_n24|altsyncram:r_mem_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                                      ;
;     -- WIDTH_A                            ; 16                                                                       ;
;     -- NUMWORDS_A                         ; 50                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 1                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ;
; Entity Instance                           ; layer_l1:hl1|neuron_l1_n25:n25|ram_l1_n25:ram_n25|altsyncram:r_mem_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                                      ;
;     -- WIDTH_A                            ; 16                                                                       ;
;     -- NUMWORDS_A                         ; 50                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 1                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ;
; Entity Instance                           ; layer_l1:hl1|neuron_l1_n26:n26|ram_l1_n26:ram_n26|altsyncram:r_mem_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                                      ;
;     -- WIDTH_A                            ; 16                                                                       ;
;     -- NUMWORDS_A                         ; 50                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 1                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ;
; Entity Instance                           ; layer_l1:hl1|neuron_l1_n27:n27|ram_l1_n27:ram_n27|altsyncram:r_mem_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                                      ;
;     -- WIDTH_A                            ; 16                                                                       ;
;     -- NUMWORDS_A                         ; 50                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 1                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ;
; Entity Instance                           ; layer_l1:hl1|neuron_l1_n28:n28|ram_l1_n28:ram_n28|altsyncram:r_mem_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                                      ;
;     -- WIDTH_A                            ; 16                                                                       ;
;     -- NUMWORDS_A                         ; 50                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 1                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ;
; Entity Instance                           ; layer_l1:hl1|neuron_l1_n29:n29|ram_l1_n29:ram_n29|altsyncram:r_mem_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                                      ;
;     -- WIDTH_A                            ; 16                                                                       ;
;     -- NUMWORDS_A                         ; 50                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 1                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ;
; Entity Instance                           ; layer_l0:il|neuron_l0_n0:n0|ram_l0_n0:ram_n0|altsyncram:r_mem_rtl_0      ;
;     -- OPERATION_MODE                     ; ROM                                                                      ;
;     -- WIDTH_A                            ; 16                                                                       ;
;     -- NUMWORDS_A                         ; 50                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 1                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ;
; Entity Instance                           ; layer_l0:il|neuron_l0_n1:n1|ram_l0_n1:ram_n1|altsyncram:r_mem_rtl_0      ;
;     -- OPERATION_MODE                     ; ROM                                                                      ;
;     -- WIDTH_A                            ; 16                                                                       ;
;     -- NUMWORDS_A                         ; 50                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 1                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ;
; Entity Instance                           ; layer_l0:il|neuron_l0_n2:n2|ram_l0_n2:ram_n2|altsyncram:r_mem_rtl_0      ;
;     -- OPERATION_MODE                     ; ROM                                                                      ;
;     -- WIDTH_A                            ; 16                                                                       ;
;     -- NUMWORDS_A                         ; 50                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 1                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ;
; Entity Instance                           ; layer_l0:il|neuron_l0_n3:n3|ram_l0_n3:ram_n3|altsyncram:r_mem_rtl_0      ;
;     -- OPERATION_MODE                     ; ROM                                                                      ;
;     -- WIDTH_A                            ; 16                                                                       ;
;     -- NUMWORDS_A                         ; 50                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 1                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ;
; Entity Instance                           ; layer_l0:il|neuron_l0_n4:n4|ram_l0_n4:ram_n4|altsyncram:r_mem_rtl_0      ;
;     -- OPERATION_MODE                     ; ROM                                                                      ;
;     -- WIDTH_A                            ; 16                                                                       ;
;     -- NUMWORDS_A                         ; 50                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 1                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ;
; Entity Instance                           ; layer_l0:il|neuron_l0_n5:n5|ram_l0_n5:ram_n5|altsyncram:r_mem_rtl_0      ;
;     -- OPERATION_MODE                     ; ROM                                                                      ;
;     -- WIDTH_A                            ; 16                                                                       ;
;     -- NUMWORDS_A                         ; 50                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 1                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ;
+-------------------------------------------+--------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                    ;
+---------------------------------------+-----------------------------------------------------------+
; Name                                  ; Value                                                     ;
+---------------------------------------+-----------------------------------------------------------+
; Number of entity instances            ; 85                                                        ;
; Entity Instance                       ; layer_l4:ol|neuron_l4_n4:n4|mac:mac_n4|lpm_mult:Mult0     ;
;     -- LPM_WIDTHA                     ; 16                                                        ;
;     -- LPM_WIDTHB                     ; 16                                                        ;
;     -- LPM_WIDTHP                     ; 32                                                        ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                        ;
;     -- USE_EAB                        ; OFF                                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                        ;
; Entity Instance                       ; layer_l4:ol|neuron_l4_n0:n0|mac:mac_n0|lpm_mult:Mult0     ;
;     -- LPM_WIDTHA                     ; 16                                                        ;
;     -- LPM_WIDTHB                     ; 16                                                        ;
;     -- LPM_WIDTHP                     ; 32                                                        ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                        ;
;     -- USE_EAB                        ; OFF                                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                        ;
; Entity Instance                       ; layer_l4:ol|neuron_l4_n1:n1|mac:mac_n1|lpm_mult:Mult0     ;
;     -- LPM_WIDTHA                     ; 16                                                        ;
;     -- LPM_WIDTHB                     ; 16                                                        ;
;     -- LPM_WIDTHP                     ; 32                                                        ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                        ;
;     -- USE_EAB                        ; OFF                                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                        ;
; Entity Instance                       ; layer_l4:ol|neuron_l4_n2:n2|mac:mac_n2|lpm_mult:Mult0     ;
;     -- LPM_WIDTHA                     ; 16                                                        ;
;     -- LPM_WIDTHB                     ; 16                                                        ;
;     -- LPM_WIDTHP                     ; 32                                                        ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                        ;
;     -- USE_EAB                        ; OFF                                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                        ;
; Entity Instance                       ; layer_l4:ol|neuron_l4_n3:n3|mac:mac_n3|lpm_mult:Mult0     ;
;     -- LPM_WIDTHA                     ; 16                                                        ;
;     -- LPM_WIDTHB                     ; 16                                                        ;
;     -- LPM_WIDTHP                     ; 32                                                        ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                        ;
;     -- USE_EAB                        ; OFF                                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                        ;
; Entity Instance                       ; layer_l3:hl3|neuron_l3_n9:n9|mac:mac_n9|lpm_mult:Mult0    ;
;     -- LPM_WIDTHA                     ; 16                                                        ;
;     -- LPM_WIDTHB                     ; 16                                                        ;
;     -- LPM_WIDTHP                     ; 32                                                        ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                        ;
;     -- USE_EAB                        ; OFF                                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                        ;
; Entity Instance                       ; layer_l3:hl3|neuron_l3_n13:n13|mac:mac_n13|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                                                        ;
;     -- LPM_WIDTHB                     ; 16                                                        ;
;     -- LPM_WIDTHP                     ; 32                                                        ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                        ;
;     -- USE_EAB                        ; OFF                                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                        ;
; Entity Instance                       ; layer_l3:hl3|neuron_l3_n2:n2|mac:mac_n2|lpm_mult:Mult0    ;
;     -- LPM_WIDTHA                     ; 16                                                        ;
;     -- LPM_WIDTHB                     ; 16                                                        ;
;     -- LPM_WIDTHP                     ; 32                                                        ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                        ;
;     -- USE_EAB                        ; OFF                                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                        ;
; Entity Instance                       ; layer_l3:hl3|neuron_l3_n4:n4|mac:mac_n4|lpm_mult:Mult0    ;
;     -- LPM_WIDTHA                     ; 16                                                        ;
;     -- LPM_WIDTHB                     ; 16                                                        ;
;     -- LPM_WIDTHP                     ; 32                                                        ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                        ;
;     -- USE_EAB                        ; OFF                                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                        ;
; Entity Instance                       ; layer_l3:hl3|neuron_l3_n0:n0|mac:mac_n0|lpm_mult:Mult0    ;
;     -- LPM_WIDTHA                     ; 16                                                        ;
;     -- LPM_WIDTHB                     ; 16                                                        ;
;     -- LPM_WIDTHP                     ; 32                                                        ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                        ;
;     -- USE_EAB                        ; OFF                                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                        ;
; Entity Instance                       ; layer_l3:hl3|neuron_l3_n7:n7|mac:mac_n7|lpm_mult:Mult0    ;
;     -- LPM_WIDTHA                     ; 16                                                        ;
;     -- LPM_WIDTHB                     ; 16                                                        ;
;     -- LPM_WIDTHP                     ; 32                                                        ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                        ;
;     -- USE_EAB                        ; OFF                                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                        ;
; Entity Instance                       ; layer_l3:hl3|neuron_l3_n15:n15|mac:mac_n15|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                                                        ;
;     -- LPM_WIDTHB                     ; 16                                                        ;
;     -- LPM_WIDTHP                     ; 32                                                        ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                        ;
;     -- USE_EAB                        ; OFF                                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                        ;
; Entity Instance                       ; layer_l3:hl3|neuron_l3_n17:n17|mac:mac_n17|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                                                        ;
;     -- LPM_WIDTHB                     ; 16                                                        ;
;     -- LPM_WIDTHP                     ; 32                                                        ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                        ;
;     -- USE_EAB                        ; OFF                                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                        ;
; Entity Instance                       ; layer_l3:hl3|neuron_l3_n16:n16|mac:mac_n16|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                                                        ;
;     -- LPM_WIDTHB                     ; 16                                                        ;
;     -- LPM_WIDTHP                     ; 32                                                        ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                        ;
;     -- USE_EAB                        ; OFF                                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                        ;
; Entity Instance                       ; layer_l3:hl3|neuron_l3_n5:n5|mac:mac_n5|lpm_mult:Mult0    ;
;     -- LPM_WIDTHA                     ; 16                                                        ;
;     -- LPM_WIDTHB                     ; 16                                                        ;
;     -- LPM_WIDTHP                     ; 32                                                        ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                        ;
;     -- USE_EAB                        ; OFF                                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                        ;
; Entity Instance                       ; layer_l3:hl3|neuron_l3_n1:n1|mac:mac_n1|lpm_mult:Mult0    ;
;     -- LPM_WIDTHA                     ; 16                                                        ;
;     -- LPM_WIDTHB                     ; 16                                                        ;
;     -- LPM_WIDTHP                     ; 32                                                        ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                        ;
;     -- USE_EAB                        ; OFF                                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                        ;
; Entity Instance                       ; layer_l3:hl3|neuron_l3_n10:n10|mac:mac_n10|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                                                        ;
;     -- LPM_WIDTHB                     ; 16                                                        ;
;     -- LPM_WIDTHP                     ; 32                                                        ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                        ;
;     -- USE_EAB                        ; OFF                                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                        ;
; Entity Instance                       ; layer_l3:hl3|neuron_l3_n6:n6|mac:mac_n6|lpm_mult:Mult0    ;
;     -- LPM_WIDTHA                     ; 16                                                        ;
;     -- LPM_WIDTHB                     ; 16                                                        ;
;     -- LPM_WIDTHP                     ; 32                                                        ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                        ;
;     -- USE_EAB                        ; OFF                                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                        ;
; Entity Instance                       ; layer_l3:hl3|neuron_l3_n14:n14|mac:mac_n14|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                                                        ;
;     -- LPM_WIDTHB                     ; 16                                                        ;
;     -- LPM_WIDTHP                     ; 32                                                        ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                        ;
;     -- USE_EAB                        ; OFF                                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                        ;
; Entity Instance                       ; layer_l3:hl3|neuron_l3_n8:n8|mac:mac_n8|lpm_mult:Mult0    ;
;     -- LPM_WIDTHA                     ; 16                                                        ;
;     -- LPM_WIDTHB                     ; 16                                                        ;
;     -- LPM_WIDTHP                     ; 32                                                        ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                        ;
;     -- USE_EAB                        ; OFF                                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                        ;
; Entity Instance                       ; layer_l3:hl3|neuron_l3_n12:n12|mac:mac_n12|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                                                        ;
;     -- LPM_WIDTHB                     ; 16                                                        ;
;     -- LPM_WIDTHP                     ; 32                                                        ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                        ;
;     -- USE_EAB                        ; OFF                                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                        ;
; Entity Instance                       ; layer_l3:hl3|neuron_l3_n11:n11|mac:mac_n11|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                                                        ;
;     -- LPM_WIDTHB                     ; 16                                                        ;
;     -- LPM_WIDTHP                     ; 32                                                        ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                        ;
;     -- USE_EAB                        ; OFF                                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                        ;
; Entity Instance                       ; layer_l3:hl3|neuron_l3_n3:n3|mac:mac_n3|lpm_mult:Mult0    ;
;     -- LPM_WIDTHA                     ; 16                                                        ;
;     -- LPM_WIDTHB                     ; 16                                                        ;
;     -- LPM_WIDTHP                     ; 32                                                        ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                        ;
;     -- USE_EAB                        ; OFF                                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                        ;
; Entity Instance                       ; layer_l3:hl3|neuron_l3_n18:n18|mac:mac_n18|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                                                        ;
;     -- LPM_WIDTHB                     ; 16                                                        ;
;     -- LPM_WIDTHP                     ; 32                                                        ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                        ;
;     -- USE_EAB                        ; OFF                                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                        ;
; Entity Instance                       ; layer_l3:hl3|neuron_l3_n19:n19|mac:mac_n19|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                                                        ;
;     -- LPM_WIDTHB                     ; 16                                                        ;
;     -- LPM_WIDTHP                     ; 32                                                        ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                        ;
;     -- USE_EAB                        ; OFF                                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                        ;
; Entity Instance                       ; layer_l2:hl2|neuron_l2_n10:n10|mac:mac_n10|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                                                        ;
;     -- LPM_WIDTHB                     ; 16                                                        ;
;     -- LPM_WIDTHP                     ; 32                                                        ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                        ;
;     -- USE_EAB                        ; OFF                                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                        ;
; Entity Instance                       ; layer_l2:hl2|neuron_l2_n2:n2|mac:mac_n2|lpm_mult:Mult0    ;
;     -- LPM_WIDTHA                     ; 16                                                        ;
;     -- LPM_WIDTHB                     ; 16                                                        ;
;     -- LPM_WIDTHP                     ; 32                                                        ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                        ;
;     -- USE_EAB                        ; OFF                                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                        ;
; Entity Instance                       ; layer_l2:hl2|neuron_l2_n13:n13|mac:mac_n13|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                                                        ;
;     -- LPM_WIDTHB                     ; 16                                                        ;
;     -- LPM_WIDTHP                     ; 32                                                        ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                        ;
;     -- USE_EAB                        ; OFF                                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                        ;
; Entity Instance                       ; layer_l2:hl2|neuron_l2_n8:n8|mac:mac_n8|lpm_mult:Mult0    ;
;     -- LPM_WIDTHA                     ; 16                                                        ;
;     -- LPM_WIDTHB                     ; 16                                                        ;
;     -- LPM_WIDTHP                     ; 32                                                        ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                        ;
;     -- USE_EAB                        ; OFF                                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                        ;
; Entity Instance                       ; layer_l2:hl2|neuron_l2_n0:n0|mac:mac_n0|lpm_mult:Mult0    ;
;     -- LPM_WIDTHA                     ; 16                                                        ;
;     -- LPM_WIDTHB                     ; 16                                                        ;
;     -- LPM_WIDTHP                     ; 32                                                        ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                        ;
;     -- USE_EAB                        ; OFF                                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                        ;
; Entity Instance                       ; layer_l2:hl2|neuron_l2_n12:n12|mac:mac_n12|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                                                        ;
;     -- LPM_WIDTHB                     ; 16                                                        ;
;     -- LPM_WIDTHP                     ; 32                                                        ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                        ;
;     -- USE_EAB                        ; OFF                                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                        ;
; Entity Instance                       ; layer_l2:hl2|neuron_l2_n17:n17|mac:mac_n17|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                                                        ;
;     -- LPM_WIDTHB                     ; 16                                                        ;
;     -- LPM_WIDTHP                     ; 32                                                        ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                        ;
;     -- USE_EAB                        ; OFF                                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                        ;
; Entity Instance                       ; layer_l2:hl2|neuron_l2_n21:n21|mac:mac_n21|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                                                        ;
;     -- LPM_WIDTHB                     ; 16                                                        ;
;     -- LPM_WIDTHP                     ; 32                                                        ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                        ;
;     -- USE_EAB                        ; OFF                                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                        ;
; Entity Instance                       ; layer_l2:hl2|neuron_l2_n20:n20|mac:mac_n20|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                                                        ;
;     -- LPM_WIDTHB                     ; 16                                                        ;
;     -- LPM_WIDTHP                     ; 32                                                        ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                        ;
;     -- USE_EAB                        ; OFF                                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                        ;
; Entity Instance                       ; layer_l2:hl2|neuron_l2_n6:n6|mac:mac_n6|lpm_mult:Mult0    ;
;     -- LPM_WIDTHA                     ; 16                                                        ;
;     -- LPM_WIDTHB                     ; 16                                                        ;
;     -- LPM_WIDTHP                     ; 32                                                        ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                        ;
;     -- USE_EAB                        ; OFF                                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                        ;
; Entity Instance                       ; layer_l2:hl2|neuron_l2_n14:n14|mac:mac_n14|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                                                        ;
;     -- LPM_WIDTHB                     ; 16                                                        ;
;     -- LPM_WIDTHP                     ; 32                                                        ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                        ;
;     -- USE_EAB                        ; OFF                                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                        ;
; Entity Instance                       ; layer_l2:hl2|neuron_l2_n9:n9|mac:mac_n9|lpm_mult:Mult0    ;
;     -- LPM_WIDTHA                     ; 16                                                        ;
;     -- LPM_WIDTHB                     ; 16                                                        ;
;     -- LPM_WIDTHP                     ; 32                                                        ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                        ;
;     -- USE_EAB                        ; OFF                                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                        ;
; Entity Instance                       ; layer_l2:hl2|neuron_l2_n5:n5|mac:mac_n5|lpm_mult:Mult0    ;
;     -- LPM_WIDTHA                     ; 16                                                        ;
;     -- LPM_WIDTHB                     ; 16                                                        ;
;     -- LPM_WIDTHP                     ; 32                                                        ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                        ;
;     -- USE_EAB                        ; OFF                                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                        ;
; Entity Instance                       ; layer_l2:hl2|neuron_l2_n1:n1|mac:mac_n1|lpm_mult:Mult0    ;
;     -- LPM_WIDTHA                     ; 16                                                        ;
;     -- LPM_WIDTHB                     ; 16                                                        ;
;     -- LPM_WIDTHP                     ; 32                                                        ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                        ;
;     -- USE_EAB                        ; OFF                                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                        ;
; Entity Instance                       ; layer_l2:hl2|neuron_l2_n4:n4|mac:mac_n4|lpm_mult:Mult0    ;
;     -- LPM_WIDTHA                     ; 16                                                        ;
;     -- LPM_WIDTHB                     ; 16                                                        ;
;     -- LPM_WIDTHP                     ; 32                                                        ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                        ;
;     -- USE_EAB                        ; OFF                                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                        ;
; Entity Instance                       ; layer_l2:hl2|neuron_l2_n11:n11|mac:mac_n11|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                                                        ;
;     -- LPM_WIDTHB                     ; 16                                                        ;
;     -- LPM_WIDTHP                     ; 32                                                        ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                        ;
;     -- USE_EAB                        ; OFF                                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                        ;
; Entity Instance                       ; layer_l2:hl2|neuron_l2_n7:n7|mac:mac_n7|lpm_mult:Mult0    ;
;     -- LPM_WIDTHA                     ; 16                                                        ;
;     -- LPM_WIDTHB                     ; 16                                                        ;
;     -- LPM_WIDTHP                     ; 32                                                        ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                        ;
;     -- USE_EAB                        ; OFF                                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                        ;
; Entity Instance                       ; layer_l2:hl2|neuron_l2_n3:n3|mac:mac_n3|lpm_mult:Mult0    ;
;     -- LPM_WIDTHA                     ; 16                                                        ;
;     -- LPM_WIDTHB                     ; 16                                                        ;
;     -- LPM_WIDTHP                     ; 32                                                        ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                        ;
;     -- USE_EAB                        ; OFF                                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                        ;
; Entity Instance                       ; layer_l2:hl2|neuron_l2_n15:n15|mac:mac_n15|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                                                        ;
;     -- LPM_WIDTHB                     ; 16                                                        ;
;     -- LPM_WIDTHP                     ; 32                                                        ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                        ;
;     -- USE_EAB                        ; OFF                                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                        ;
; Entity Instance                       ; layer_l2:hl2|neuron_l2_n18:n18|mac:mac_n18|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                                                        ;
;     -- LPM_WIDTHB                     ; 16                                                        ;
;     -- LPM_WIDTHP                     ; 32                                                        ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                        ;
;     -- USE_EAB                        ; OFF                                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                        ;
; Entity Instance                       ; layer_l2:hl2|neuron_l2_n16:n16|mac:mac_n16|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                                                        ;
;     -- LPM_WIDTHB                     ; 16                                                        ;
;     -- LPM_WIDTHP                     ; 32                                                        ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                        ;
;     -- USE_EAB                        ; OFF                                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                        ;
; Entity Instance                       ; layer_l2:hl2|neuron_l2_n19:n19|mac:mac_n19|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                                                        ;
;     -- LPM_WIDTHB                     ; 16                                                        ;
;     -- LPM_WIDTHP                     ; 32                                                        ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                        ;
;     -- USE_EAB                        ; OFF                                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                        ;
; Entity Instance                       ; layer_l2:hl2|neuron_l2_n22:n22|mac:mac_n22|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                                                        ;
;     -- LPM_WIDTHB                     ; 16                                                        ;
;     -- LPM_WIDTHP                     ; 32                                                        ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                        ;
;     -- USE_EAB                        ; OFF                                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                        ;
; Entity Instance                       ; layer_l2:hl2|neuron_l2_n23:n23|mac:mac_n23|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                                                        ;
;     -- LPM_WIDTHB                     ; 16                                                        ;
;     -- LPM_WIDTHP                     ; 32                                                        ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                        ;
;     -- USE_EAB                        ; OFF                                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                        ;
; Entity Instance                       ; layer_l1:hl1|neuron_l1_n5:n5|mac:mac_n5|lpm_mult:Mult0    ;
;     -- LPM_WIDTHA                     ; 16                                                        ;
;     -- LPM_WIDTHB                     ; 16                                                        ;
;     -- LPM_WIDTHP                     ; 32                                                        ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                        ;
;     -- USE_EAB                        ; OFF                                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                        ;
; Entity Instance                       ; layer_l1:hl1|neuron_l1_n9:n9|mac:mac_n9|lpm_mult:Mult0    ;
;     -- LPM_WIDTHA                     ; 16                                                        ;
;     -- LPM_WIDTHB                     ; 16                                                        ;
;     -- LPM_WIDTHP                     ; 32                                                        ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                        ;
;     -- USE_EAB                        ; OFF                                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                        ;
; Entity Instance                       ; layer_l1:hl1|neuron_l1_n4:n4|mac:mac_n4|lpm_mult:Mult0    ;
;     -- LPM_WIDTHA                     ; 16                                                        ;
;     -- LPM_WIDTHB                     ; 16                                                        ;
;     -- LPM_WIDTHP                     ; 32                                                        ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                        ;
;     -- USE_EAB                        ; OFF                                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                        ;
; Entity Instance                       ; layer_l1:hl1|neuron_l1_n11:n11|mac:mac_n11|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                                                        ;
;     -- LPM_WIDTHB                     ; 16                                                        ;
;     -- LPM_WIDTHP                     ; 32                                                        ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                        ;
;     -- USE_EAB                        ; OFF                                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                        ;
; Entity Instance                       ; layer_l1:hl1|neuron_l1_n3:n3|mac:mac_n3|lpm_mult:Mult0    ;
;     -- LPM_WIDTHA                     ; 16                                                        ;
;     -- LPM_WIDTHB                     ; 16                                                        ;
;     -- LPM_WIDTHP                     ; 32                                                        ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                        ;
;     -- USE_EAB                        ; OFF                                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                        ;
; Entity Instance                       ; layer_l1:hl1|neuron_l1_n26:n26|mac:mac_n26|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                                                        ;
;     -- LPM_WIDTHB                     ; 16                                                        ;
;     -- LPM_WIDTHP                     ; 32                                                        ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                        ;
;     -- USE_EAB                        ; OFF                                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                        ;
; Entity Instance                       ; layer_l1:hl1|neuron_l1_n21:n21|mac:mac_n21|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                                                        ;
;     -- LPM_WIDTHB                     ; 16                                                        ;
;     -- LPM_WIDTHP                     ; 32                                                        ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                        ;
;     -- USE_EAB                        ; OFF                                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                        ;
; Entity Instance                       ; layer_l1:hl1|neuron_l1_n22:n22|mac:mac_n22|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                                                        ;
;     -- LPM_WIDTHB                     ; 16                                                        ;
;     -- LPM_WIDTHP                     ; 32                                                        ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                        ;
;     -- USE_EAB                        ; OFF                                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                        ;
; Entity Instance                       ; layer_l1:hl1|neuron_l1_n23:n23|mac:mac_n23|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                                                        ;
;     -- LPM_WIDTHB                     ; 16                                                        ;
;     -- LPM_WIDTHP                     ; 32                                                        ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                        ;
;     -- USE_EAB                        ; OFF                                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                        ;
; Entity Instance                       ; layer_l1:hl1|neuron_l1_n17:n17|mac:mac_n17|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                                                        ;
;     -- LPM_WIDTHB                     ; 16                                                        ;
;     -- LPM_WIDTHP                     ; 32                                                        ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                        ;
;     -- USE_EAB                        ; OFF                                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                        ;
; Entity Instance                       ; layer_l1:hl1|neuron_l1_n19:n19|mac:mac_n19|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                                                        ;
;     -- LPM_WIDTHB                     ; 16                                                        ;
;     -- LPM_WIDTHP                     ; 32                                                        ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                        ;
;     -- USE_EAB                        ; OFF                                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                        ;
; Entity Instance                       ; layer_l1:hl1|neuron_l1_n28:n28|mac:mac_n28|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                                                        ;
;     -- LPM_WIDTHB                     ; 16                                                        ;
;     -- LPM_WIDTHP                     ; 32                                                        ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                        ;
;     -- USE_EAB                        ; OFF                                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                        ;
; Entity Instance                       ; layer_l1:hl1|neuron_l1_n10:n10|mac:mac_n10|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                                                        ;
;     -- LPM_WIDTHB                     ; 16                                                        ;
;     -- LPM_WIDTHP                     ; 32                                                        ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                        ;
;     -- USE_EAB                        ; OFF                                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                        ;
; Entity Instance                       ; layer_l1:hl1|neuron_l1_n6:n6|mac:mac_n6|lpm_mult:Mult0    ;
;     -- LPM_WIDTHA                     ; 16                                                        ;
;     -- LPM_WIDTHB                     ; 16                                                        ;
;     -- LPM_WIDTHP                     ; 32                                                        ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                        ;
;     -- USE_EAB                        ; OFF                                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                        ;
; Entity Instance                       ; layer_l1:hl1|neuron_l1_n2:n2|mac:mac_n2|lpm_mult:Mult0    ;
;     -- LPM_WIDTHA                     ; 16                                                        ;
;     -- LPM_WIDTHB                     ; 16                                                        ;
;     -- LPM_WIDTHP                     ; 32                                                        ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                        ;
;     -- USE_EAB                        ; OFF                                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                        ;
; Entity Instance                       ; layer_l1:hl1|neuron_l1_n14:n14|mac:mac_n14|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                                                        ;
;     -- LPM_WIDTHB                     ; 16                                                        ;
;     -- LPM_WIDTHP                     ; 32                                                        ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                        ;
;     -- USE_EAB                        ; OFF                                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                        ;
; Entity Instance                       ; layer_l1:hl1|neuron_l1_n1:n1|mac:mac_n1|lpm_mult:Mult0    ;
;     -- LPM_WIDTHA                     ; 16                                                        ;
;     -- LPM_WIDTHB                     ; 16                                                        ;
;     -- LPM_WIDTHP                     ; 32                                                        ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                        ;
;     -- USE_EAB                        ; OFF                                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                        ;
; Entity Instance                       ; layer_l1:hl1|neuron_l1_n13:n13|mac:mac_n13|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                                                        ;
;     -- LPM_WIDTHB                     ; 16                                                        ;
;     -- LPM_WIDTHP                     ; 32                                                        ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                        ;
;     -- USE_EAB                        ; OFF                                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                        ;
; Entity Instance                       ; layer_l1:hl1|neuron_l1_n8:n8|mac:mac_n8|lpm_mult:Mult0    ;
;     -- LPM_WIDTHA                     ; 16                                                        ;
;     -- LPM_WIDTHB                     ; 16                                                        ;
;     -- LPM_WIDTHP                     ; 32                                                        ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                        ;
;     -- USE_EAB                        ; OFF                                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                        ;
; Entity Instance                       ; layer_l1:hl1|neuron_l1_n0:n0|mac:mac_n0|lpm_mult:Mult0    ;
;     -- LPM_WIDTHA                     ; 16                                                        ;
;     -- LPM_WIDTHB                     ; 16                                                        ;
;     -- LPM_WIDTHP                     ; 32                                                        ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                        ;
;     -- USE_EAB                        ; OFF                                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                        ;
; Entity Instance                       ; layer_l1:hl1|neuron_l1_n12:n12|mac:mac_n12|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                                                        ;
;     -- LPM_WIDTHB                     ; 16                                                        ;
;     -- LPM_WIDTHP                     ; 32                                                        ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                        ;
;     -- USE_EAB                        ; OFF                                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                        ;
; Entity Instance                       ; layer_l1:hl1|neuron_l1_n7:n7|mac:mac_n7|lpm_mult:Mult0    ;
;     -- LPM_WIDTHA                     ; 16                                                        ;
;     -- LPM_WIDTHB                     ; 16                                                        ;
;     -- LPM_WIDTHP                     ; 32                                                        ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                        ;
;     -- USE_EAB                        ; OFF                                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                        ;
; Entity Instance                       ; layer_l1:hl1|neuron_l1_n15:n15|mac:mac_n15|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                                                        ;
;     -- LPM_WIDTHB                     ; 16                                                        ;
;     -- LPM_WIDTHP                     ; 32                                                        ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                        ;
;     -- USE_EAB                        ; OFF                                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                        ;
; Entity Instance                       ; layer_l1:hl1|neuron_l1_n25:n25|mac:mac_n25|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                                                        ;
;     -- LPM_WIDTHB                     ; 16                                                        ;
;     -- LPM_WIDTHP                     ; 32                                                        ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                        ;
;     -- USE_EAB                        ; OFF                                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                        ;
; Entity Instance                       ; layer_l1:hl1|neuron_l1_n24:n24|mac:mac_n24|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                                                        ;
;     -- LPM_WIDTHB                     ; 16                                                        ;
;     -- LPM_WIDTHP                     ; 32                                                        ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                        ;
;     -- USE_EAB                        ; OFF                                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                        ;
; Entity Instance                       ; layer_l1:hl1|neuron_l1_n27:n27|mac:mac_n27|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                                                        ;
;     -- LPM_WIDTHB                     ; 16                                                        ;
;     -- LPM_WIDTHP                     ; 32                                                        ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                        ;
;     -- USE_EAB                        ; OFF                                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                        ;
; Entity Instance                       ; layer_l1:hl1|neuron_l1_n20:n20|mac:mac_n20|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                                                        ;
;     -- LPM_WIDTHB                     ; 16                                                        ;
;     -- LPM_WIDTHP                     ; 32                                                        ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                        ;
;     -- USE_EAB                        ; OFF                                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                        ;
; Entity Instance                       ; layer_l1:hl1|neuron_l1_n18:n18|mac:mac_n18|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                                                        ;
;     -- LPM_WIDTHB                     ; 16                                                        ;
;     -- LPM_WIDTHP                     ; 32                                                        ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                        ;
;     -- USE_EAB                        ; OFF                                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                        ;
; Entity Instance                       ; layer_l1:hl1|neuron_l1_n16:n16|mac:mac_n16|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                                                        ;
;     -- LPM_WIDTHB                     ; 16                                                        ;
;     -- LPM_WIDTHP                     ; 32                                                        ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                        ;
;     -- USE_EAB                        ; OFF                                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                        ;
; Entity Instance                       ; layer_l1:hl1|neuron_l1_n29:n29|mac:mac_n29|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                                                        ;
;     -- LPM_WIDTHB                     ; 16                                                        ;
;     -- LPM_WIDTHP                     ; 32                                                        ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                        ;
;     -- USE_EAB                        ; OFF                                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                        ;
; Entity Instance                       ; layer_l0:il|neuron_l0_n2:n2|mac:mac_n2|lpm_mult:Mult0     ;
;     -- LPM_WIDTHA                     ; 16                                                        ;
;     -- LPM_WIDTHB                     ; 16                                                        ;
;     -- LPM_WIDTHP                     ; 32                                                        ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                        ;
;     -- USE_EAB                        ; OFF                                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                        ;
; Entity Instance                       ; layer_l0:il|neuron_l0_n1:n1|mac:mac_n1|lpm_mult:Mult0     ;
;     -- LPM_WIDTHA                     ; 16                                                        ;
;     -- LPM_WIDTHB                     ; 16                                                        ;
;     -- LPM_WIDTHP                     ; 32                                                        ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                        ;
;     -- USE_EAB                        ; OFF                                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                        ;
; Entity Instance                       ; layer_l0:il|neuron_l0_n0:n0|mac:mac_n0|lpm_mult:Mult0     ;
;     -- LPM_WIDTHA                     ; 16                                                        ;
;     -- LPM_WIDTHB                     ; 16                                                        ;
;     -- LPM_WIDTHP                     ; 32                                                        ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                        ;
;     -- USE_EAB                        ; OFF                                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                        ;
; Entity Instance                       ; layer_l0:il|neuron_l0_n3:n3|mac:mac_n3|lpm_mult:Mult0     ;
;     -- LPM_WIDTHA                     ; 16                                                        ;
;     -- LPM_WIDTHB                     ; 16                                                        ;
;     -- LPM_WIDTHP                     ; 32                                                        ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                        ;
;     -- USE_EAB                        ; OFF                                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                        ;
; Entity Instance                       ; layer_l0:il|neuron_l0_n4:n4|mac:mac_n4|lpm_mult:Mult0     ;
;     -- LPM_WIDTHA                     ; 16                                                        ;
;     -- LPM_WIDTHB                     ; 16                                                        ;
;     -- LPM_WIDTHP                     ; 32                                                        ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                        ;
;     -- USE_EAB                        ; OFF                                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                        ;
; Entity Instance                       ; layer_l0:il|neuron_l0_n5:n5|mac:mac_n5|lpm_mult:Mult0     ;
;     -- LPM_WIDTHA                     ; 16                                                        ;
;     -- LPM_WIDTHB                     ; 16                                                        ;
;     -- LPM_WIDTHP                     ; 32                                                        ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                        ;
;     -- USE_EAB                        ; OFF                                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                        ;
+---------------------------------------+-----------------------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "layer_l4:ol|neuron_l4_n4:n4|ram_l4_n4:ram_n4" ;
+--------+-------+----------+----------------------------------------------+
; Port   ; Type  ; Severity ; Details                                      ;
+--------+-------+----------+----------------------------------------------+
; i_wr   ; Input ; Info     ; Stuck at GND                                 ;
; i_data ; Input ; Info     ; Stuck at GND                                 ;
+--------+-------+----------+----------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "layer_l4:ol|neuron_l4_n3:n3|ram_l4_n3:ram_n3" ;
+--------+-------+----------+----------------------------------------------+
; Port   ; Type  ; Severity ; Details                                      ;
+--------+-------+----------+----------------------------------------------+
; i_wr   ; Input ; Info     ; Stuck at GND                                 ;
; i_data ; Input ; Info     ; Stuck at GND                                 ;
+--------+-------+----------+----------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "layer_l4:ol|neuron_l4_n2:n2|ram_l4_n2:ram_n2" ;
+--------+-------+----------+----------------------------------------------+
; Port   ; Type  ; Severity ; Details                                      ;
+--------+-------+----------+----------------------------------------------+
; i_wr   ; Input ; Info     ; Stuck at GND                                 ;
; i_data ; Input ; Info     ; Stuck at GND                                 ;
+--------+-------+----------+----------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "layer_l4:ol|neuron_l4_n1:n1|ram_l4_n1:ram_n1" ;
+--------+-------+----------+----------------------------------------------+
; Port   ; Type  ; Severity ; Details                                      ;
+--------+-------+----------+----------------------------------------------+
; i_wr   ; Input ; Info     ; Stuck at GND                                 ;
; i_data ; Input ; Info     ; Stuck at GND                                 ;
+--------+-------+----------+----------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "layer_l4:ol|neuron_l4_n0:n0|ram_l4_n0:ram_n0" ;
+--------+-------+----------+----------------------------------------------+
; Port   ; Type  ; Severity ; Details                                      ;
+--------+-------+----------+----------------------------------------------+
; i_wr   ; Input ; Info     ; Stuck at GND                                 ;
; i_data ; Input ; Info     ; Stuck at GND                                 ;
+--------+-------+----------+----------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "layer_l3:hl3|neuron_l3_n19:n19|ram_l3_n19:ram_n19" ;
+--------+-------+----------+---------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                           ;
+--------+-------+----------+---------------------------------------------------+
; i_wr   ; Input ; Info     ; Stuck at GND                                      ;
; i_data ; Input ; Info     ; Stuck at GND                                      ;
+--------+-------+----------+---------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "layer_l3:hl3|neuron_l3_n18:n18|ram_l3_n18:ram_n18" ;
+--------+-------+----------+---------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                           ;
+--------+-------+----------+---------------------------------------------------+
; i_wr   ; Input ; Info     ; Stuck at GND                                      ;
; i_data ; Input ; Info     ; Stuck at GND                                      ;
+--------+-------+----------+---------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "layer_l3:hl3|neuron_l3_n17:n17|ram_l3_n17:ram_n17" ;
+--------+-------+----------+---------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                           ;
+--------+-------+----------+---------------------------------------------------+
; i_wr   ; Input ; Info     ; Stuck at GND                                      ;
; i_data ; Input ; Info     ; Stuck at GND                                      ;
+--------+-------+----------+---------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "layer_l3:hl3|neuron_l3_n16:n16|ram_l3_n16:ram_n16" ;
+--------+-------+----------+---------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                           ;
+--------+-------+----------+---------------------------------------------------+
; i_wr   ; Input ; Info     ; Stuck at GND                                      ;
; i_data ; Input ; Info     ; Stuck at GND                                      ;
+--------+-------+----------+---------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "layer_l3:hl3|neuron_l3_n15:n15|ram_l3_n15:ram_n15" ;
+--------+-------+----------+---------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                           ;
+--------+-------+----------+---------------------------------------------------+
; i_wr   ; Input ; Info     ; Stuck at GND                                      ;
; i_data ; Input ; Info     ; Stuck at GND                                      ;
+--------+-------+----------+---------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "layer_l3:hl3|neuron_l3_n14:n14|ram_l3_n14:ram_n14" ;
+--------+-------+----------+---------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                           ;
+--------+-------+----------+---------------------------------------------------+
; i_wr   ; Input ; Info     ; Stuck at GND                                      ;
; i_data ; Input ; Info     ; Stuck at GND                                      ;
+--------+-------+----------+---------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "layer_l3:hl3|neuron_l3_n13:n13|ram_l3_n13:ram_n13" ;
+--------+-------+----------+---------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                           ;
+--------+-------+----------+---------------------------------------------------+
; i_wr   ; Input ; Info     ; Stuck at GND                                      ;
; i_data ; Input ; Info     ; Stuck at GND                                      ;
+--------+-------+----------+---------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "layer_l3:hl3|neuron_l3_n12:n12|ram_l3_n12:ram_n12" ;
+--------+-------+----------+---------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                           ;
+--------+-------+----------+---------------------------------------------------+
; i_wr   ; Input ; Info     ; Stuck at GND                                      ;
; i_data ; Input ; Info     ; Stuck at GND                                      ;
+--------+-------+----------+---------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "layer_l3:hl3|neuron_l3_n11:n11|ram_l3_n11:ram_n11" ;
+--------+-------+----------+---------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                           ;
+--------+-------+----------+---------------------------------------------------+
; i_wr   ; Input ; Info     ; Stuck at GND                                      ;
; i_data ; Input ; Info     ; Stuck at GND                                      ;
+--------+-------+----------+---------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "layer_l3:hl3|neuron_l3_n10:n10|ram_l3_n10:ram_n10" ;
+--------+-------+----------+---------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                           ;
+--------+-------+----------+---------------------------------------------------+
; i_wr   ; Input ; Info     ; Stuck at GND                                      ;
; i_data ; Input ; Info     ; Stuck at GND                                      ;
+--------+-------+----------+---------------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "layer_l3:hl3|neuron_l3_n9:n9|ram_l3_n9:ram_n9" ;
+--------+-------+----------+-----------------------------------------------+
; Port   ; Type  ; Severity ; Details                                       ;
+--------+-------+----------+-----------------------------------------------+
; i_wr   ; Input ; Info     ; Stuck at GND                                  ;
; i_data ; Input ; Info     ; Stuck at GND                                  ;
+--------+-------+----------+-----------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "layer_l3:hl3|neuron_l3_n8:n8|ram_l3_n8:ram_n8" ;
+--------+-------+----------+-----------------------------------------------+
; Port   ; Type  ; Severity ; Details                                       ;
+--------+-------+----------+-----------------------------------------------+
; i_wr   ; Input ; Info     ; Stuck at GND                                  ;
; i_data ; Input ; Info     ; Stuck at GND                                  ;
+--------+-------+----------+-----------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "layer_l3:hl3|neuron_l3_n7:n7|ram_l3_n7:ram_n7" ;
+--------+-------+----------+-----------------------------------------------+
; Port   ; Type  ; Severity ; Details                                       ;
+--------+-------+----------+-----------------------------------------------+
; i_wr   ; Input ; Info     ; Stuck at GND                                  ;
; i_data ; Input ; Info     ; Stuck at GND                                  ;
+--------+-------+----------+-----------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "layer_l3:hl3|neuron_l3_n6:n6|ram_l3_n6:ram_n6" ;
+--------+-------+----------+-----------------------------------------------+
; Port   ; Type  ; Severity ; Details                                       ;
+--------+-------+----------+-----------------------------------------------+
; i_wr   ; Input ; Info     ; Stuck at GND                                  ;
; i_data ; Input ; Info     ; Stuck at GND                                  ;
+--------+-------+----------+-----------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "layer_l3:hl3|neuron_l3_n5:n5|ram_l3_n5:ram_n5" ;
+--------+-------+----------+-----------------------------------------------+
; Port   ; Type  ; Severity ; Details                                       ;
+--------+-------+----------+-----------------------------------------------+
; i_wr   ; Input ; Info     ; Stuck at GND                                  ;
; i_data ; Input ; Info     ; Stuck at GND                                  ;
+--------+-------+----------+-----------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "layer_l3:hl3|neuron_l3_n4:n4|ram_l3_n4:ram_n4" ;
+--------+-------+----------+-----------------------------------------------+
; Port   ; Type  ; Severity ; Details                                       ;
+--------+-------+----------+-----------------------------------------------+
; i_wr   ; Input ; Info     ; Stuck at GND                                  ;
; i_data ; Input ; Info     ; Stuck at GND                                  ;
+--------+-------+----------+-----------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "layer_l3:hl3|neuron_l3_n3:n3|ram_l3_n3:ram_n3" ;
+--------+-------+----------+-----------------------------------------------+
; Port   ; Type  ; Severity ; Details                                       ;
+--------+-------+----------+-----------------------------------------------+
; i_wr   ; Input ; Info     ; Stuck at GND                                  ;
; i_data ; Input ; Info     ; Stuck at GND                                  ;
+--------+-------+----------+-----------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "layer_l3:hl3|neuron_l3_n2:n2|ram_l3_n2:ram_n2" ;
+--------+-------+----------+-----------------------------------------------+
; Port   ; Type  ; Severity ; Details                                       ;
+--------+-------+----------+-----------------------------------------------+
; i_wr   ; Input ; Info     ; Stuck at GND                                  ;
; i_data ; Input ; Info     ; Stuck at GND                                  ;
+--------+-------+----------+-----------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "layer_l3:hl3|neuron_l3_n1:n1|ram_l3_n1:ram_n1" ;
+--------+-------+----------+-----------------------------------------------+
; Port   ; Type  ; Severity ; Details                                       ;
+--------+-------+----------+-----------------------------------------------+
; i_wr   ; Input ; Info     ; Stuck at GND                                  ;
; i_data ; Input ; Info     ; Stuck at GND                                  ;
+--------+-------+----------+-----------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "layer_l3:hl3|neuron_l3_n0:n0|ram_l3_n0:ram_n0" ;
+--------+-------+----------+-----------------------------------------------+
; Port   ; Type  ; Severity ; Details                                       ;
+--------+-------+----------+-----------------------------------------------+
; i_wr   ; Input ; Info     ; Stuck at GND                                  ;
; i_data ; Input ; Info     ; Stuck at GND                                  ;
+--------+-------+----------+-----------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "layer_l2:hl2|neuron_l2_n23:n23|ram_l2_n23:ram_n23" ;
+--------+-------+----------+---------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                           ;
+--------+-------+----------+---------------------------------------------------+
; i_wr   ; Input ; Info     ; Stuck at GND                                      ;
; i_data ; Input ; Info     ; Stuck at GND                                      ;
+--------+-------+----------+---------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "layer_l2:hl2|neuron_l2_n22:n22|ram_l2_n22:ram_n22" ;
+--------+-------+----------+---------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                           ;
+--------+-------+----------+---------------------------------------------------+
; i_wr   ; Input ; Info     ; Stuck at GND                                      ;
; i_data ; Input ; Info     ; Stuck at GND                                      ;
+--------+-------+----------+---------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "layer_l2:hl2|neuron_l2_n21:n21|ram_l2_n21:ram_n21" ;
+--------+-------+----------+---------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                           ;
+--------+-------+----------+---------------------------------------------------+
; i_wr   ; Input ; Info     ; Stuck at GND                                      ;
; i_data ; Input ; Info     ; Stuck at GND                                      ;
+--------+-------+----------+---------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "layer_l2:hl2|neuron_l2_n20:n20|ram_l2_n20:ram_n20" ;
+--------+-------+----------+---------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                           ;
+--------+-------+----------+---------------------------------------------------+
; i_wr   ; Input ; Info     ; Stuck at GND                                      ;
; i_data ; Input ; Info     ; Stuck at GND                                      ;
+--------+-------+----------+---------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "layer_l2:hl2|neuron_l2_n19:n19|ram_l2_n19:ram_n19" ;
+--------+-------+----------+---------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                           ;
+--------+-------+----------+---------------------------------------------------+
; i_wr   ; Input ; Info     ; Stuck at GND                                      ;
; i_data ; Input ; Info     ; Stuck at GND                                      ;
+--------+-------+----------+---------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "layer_l2:hl2|neuron_l2_n18:n18|ram_l2_n18:ram_n18" ;
+--------+-------+----------+---------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                           ;
+--------+-------+----------+---------------------------------------------------+
; i_wr   ; Input ; Info     ; Stuck at GND                                      ;
; i_data ; Input ; Info     ; Stuck at GND                                      ;
+--------+-------+----------+---------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "layer_l2:hl2|neuron_l2_n17:n17|ram_l2_n17:ram_n17" ;
+--------+-------+----------+---------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                           ;
+--------+-------+----------+---------------------------------------------------+
; i_wr   ; Input ; Info     ; Stuck at GND                                      ;
; i_data ; Input ; Info     ; Stuck at GND                                      ;
+--------+-------+----------+---------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "layer_l2:hl2|neuron_l2_n16:n16|ram_l2_n16:ram_n16" ;
+--------+-------+----------+---------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                           ;
+--------+-------+----------+---------------------------------------------------+
; i_wr   ; Input ; Info     ; Stuck at GND                                      ;
; i_data ; Input ; Info     ; Stuck at GND                                      ;
+--------+-------+----------+---------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "layer_l2:hl2|neuron_l2_n15:n15|ram_l2_n15:ram_n15" ;
+--------+-------+----------+---------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                           ;
+--------+-------+----------+---------------------------------------------------+
; i_wr   ; Input ; Info     ; Stuck at GND                                      ;
; i_data ; Input ; Info     ; Stuck at GND                                      ;
+--------+-------+----------+---------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "layer_l2:hl2|neuron_l2_n14:n14|ram_l2_n14:ram_n14" ;
+--------+-------+----------+---------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                           ;
+--------+-------+----------+---------------------------------------------------+
; i_wr   ; Input ; Info     ; Stuck at GND                                      ;
; i_data ; Input ; Info     ; Stuck at GND                                      ;
+--------+-------+----------+---------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "layer_l2:hl2|neuron_l2_n13:n13|ram_l2_n13:ram_n13" ;
+--------+-------+----------+---------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                           ;
+--------+-------+----------+---------------------------------------------------+
; i_wr   ; Input ; Info     ; Stuck at GND                                      ;
; i_data ; Input ; Info     ; Stuck at GND                                      ;
+--------+-------+----------+---------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "layer_l2:hl2|neuron_l2_n12:n12|ram_l2_n12:ram_n12" ;
+--------+-------+----------+---------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                           ;
+--------+-------+----------+---------------------------------------------------+
; i_wr   ; Input ; Info     ; Stuck at GND                                      ;
; i_data ; Input ; Info     ; Stuck at GND                                      ;
+--------+-------+----------+---------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "layer_l2:hl2|neuron_l2_n11:n11|ram_l2_n11:ram_n11" ;
+--------+-------+----------+---------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                           ;
+--------+-------+----------+---------------------------------------------------+
; i_wr   ; Input ; Info     ; Stuck at GND                                      ;
; i_data ; Input ; Info     ; Stuck at GND                                      ;
+--------+-------+----------+---------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "layer_l2:hl2|neuron_l2_n10:n10|ram_l2_n10:ram_n10" ;
+--------+-------+----------+---------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                           ;
+--------+-------+----------+---------------------------------------------------+
; i_wr   ; Input ; Info     ; Stuck at GND                                      ;
; i_data ; Input ; Info     ; Stuck at GND                                      ;
+--------+-------+----------+---------------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "layer_l2:hl2|neuron_l2_n9:n9|ram_l2_n9:ram_n9" ;
+--------+-------+----------+-----------------------------------------------+
; Port   ; Type  ; Severity ; Details                                       ;
+--------+-------+----------+-----------------------------------------------+
; i_wr   ; Input ; Info     ; Stuck at GND                                  ;
; i_data ; Input ; Info     ; Stuck at GND                                  ;
+--------+-------+----------+-----------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "layer_l2:hl2|neuron_l2_n8:n8|ram_l2_n8:ram_n8" ;
+--------+-------+----------+-----------------------------------------------+
; Port   ; Type  ; Severity ; Details                                       ;
+--------+-------+----------+-----------------------------------------------+
; i_wr   ; Input ; Info     ; Stuck at GND                                  ;
; i_data ; Input ; Info     ; Stuck at GND                                  ;
+--------+-------+----------+-----------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "layer_l2:hl2|neuron_l2_n7:n7|ram_l2_n7:ram_n7" ;
+--------+-------+----------+-----------------------------------------------+
; Port   ; Type  ; Severity ; Details                                       ;
+--------+-------+----------+-----------------------------------------------+
; i_wr   ; Input ; Info     ; Stuck at GND                                  ;
; i_data ; Input ; Info     ; Stuck at GND                                  ;
+--------+-------+----------+-----------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "layer_l2:hl2|neuron_l2_n6:n6|ram_l2_n6:ram_n6" ;
+--------+-------+----------+-----------------------------------------------+
; Port   ; Type  ; Severity ; Details                                       ;
+--------+-------+----------+-----------------------------------------------+
; i_wr   ; Input ; Info     ; Stuck at GND                                  ;
; i_data ; Input ; Info     ; Stuck at GND                                  ;
+--------+-------+----------+-----------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "layer_l2:hl2|neuron_l2_n5:n5|ram_l2_n5:ram_n5" ;
+--------+-------+----------+-----------------------------------------------+
; Port   ; Type  ; Severity ; Details                                       ;
+--------+-------+----------+-----------------------------------------------+
; i_wr   ; Input ; Info     ; Stuck at GND                                  ;
; i_data ; Input ; Info     ; Stuck at GND                                  ;
+--------+-------+----------+-----------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "layer_l2:hl2|neuron_l2_n4:n4|ram_l2_n4:ram_n4" ;
+--------+-------+----------+-----------------------------------------------+
; Port   ; Type  ; Severity ; Details                                       ;
+--------+-------+----------+-----------------------------------------------+
; i_wr   ; Input ; Info     ; Stuck at GND                                  ;
; i_data ; Input ; Info     ; Stuck at GND                                  ;
+--------+-------+----------+-----------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "layer_l2:hl2|neuron_l2_n3:n3|ram_l2_n3:ram_n3" ;
+--------+-------+----------+-----------------------------------------------+
; Port   ; Type  ; Severity ; Details                                       ;
+--------+-------+----------+-----------------------------------------------+
; i_wr   ; Input ; Info     ; Stuck at GND                                  ;
; i_data ; Input ; Info     ; Stuck at GND                                  ;
+--------+-------+----------+-----------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "layer_l2:hl2|neuron_l2_n2:n2|ram_l2_n2:ram_n2" ;
+--------+-------+----------+-----------------------------------------------+
; Port   ; Type  ; Severity ; Details                                       ;
+--------+-------+----------+-----------------------------------------------+
; i_wr   ; Input ; Info     ; Stuck at GND                                  ;
; i_data ; Input ; Info     ; Stuck at GND                                  ;
+--------+-------+----------+-----------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "layer_l2:hl2|neuron_l2_n1:n1|ram_l2_n1:ram_n1" ;
+--------+-------+----------+-----------------------------------------------+
; Port   ; Type  ; Severity ; Details                                       ;
+--------+-------+----------+-----------------------------------------------+
; i_wr   ; Input ; Info     ; Stuck at GND                                  ;
; i_data ; Input ; Info     ; Stuck at GND                                  ;
+--------+-------+----------+-----------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "layer_l2:hl2|neuron_l2_n0:n0|ram_l2_n0:ram_n0" ;
+--------+-------+----------+-----------------------------------------------+
; Port   ; Type  ; Severity ; Details                                       ;
+--------+-------+----------+-----------------------------------------------+
; i_wr   ; Input ; Info     ; Stuck at GND                                  ;
; i_data ; Input ; Info     ; Stuck at GND                                  ;
+--------+-------+----------+-----------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "layer_l1:hl1|neuron_l1_n29:n29|ram_l1_n29:ram_n29" ;
+--------+-------+----------+---------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                           ;
+--------+-------+----------+---------------------------------------------------+
; i_wr   ; Input ; Info     ; Stuck at GND                                      ;
; i_data ; Input ; Info     ; Stuck at GND                                      ;
+--------+-------+----------+---------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "layer_l1:hl1|neuron_l1_n28:n28|ram_l1_n28:ram_n28" ;
+--------+-------+----------+---------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                           ;
+--------+-------+----------+---------------------------------------------------+
; i_wr   ; Input ; Info     ; Stuck at GND                                      ;
; i_data ; Input ; Info     ; Stuck at GND                                      ;
+--------+-------+----------+---------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "layer_l1:hl1|neuron_l1_n27:n27|ram_l1_n27:ram_n27" ;
+--------+-------+----------+---------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                           ;
+--------+-------+----------+---------------------------------------------------+
; i_wr   ; Input ; Info     ; Stuck at GND                                      ;
; i_data ; Input ; Info     ; Stuck at GND                                      ;
+--------+-------+----------+---------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "layer_l1:hl1|neuron_l1_n26:n26|ram_l1_n26:ram_n26" ;
+--------+-------+----------+---------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                           ;
+--------+-------+----------+---------------------------------------------------+
; i_wr   ; Input ; Info     ; Stuck at GND                                      ;
; i_data ; Input ; Info     ; Stuck at GND                                      ;
+--------+-------+----------+---------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "layer_l1:hl1|neuron_l1_n25:n25|ram_l1_n25:ram_n25" ;
+--------+-------+----------+---------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                           ;
+--------+-------+----------+---------------------------------------------------+
; i_wr   ; Input ; Info     ; Stuck at GND                                      ;
; i_data ; Input ; Info     ; Stuck at GND                                      ;
+--------+-------+----------+---------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "layer_l1:hl1|neuron_l1_n24:n24|ram_l1_n24:ram_n24" ;
+--------+-------+----------+---------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                           ;
+--------+-------+----------+---------------------------------------------------+
; i_wr   ; Input ; Info     ; Stuck at GND                                      ;
; i_data ; Input ; Info     ; Stuck at GND                                      ;
+--------+-------+----------+---------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "layer_l1:hl1|neuron_l1_n23:n23|ram_l1_n23:ram_n23" ;
+--------+-------+----------+---------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                           ;
+--------+-------+----------+---------------------------------------------------+
; i_wr   ; Input ; Info     ; Stuck at GND                                      ;
; i_data ; Input ; Info     ; Stuck at GND                                      ;
+--------+-------+----------+---------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "layer_l1:hl1|neuron_l1_n22:n22|ram_l1_n22:ram_n22" ;
+--------+-------+----------+---------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                           ;
+--------+-------+----------+---------------------------------------------------+
; i_wr   ; Input ; Info     ; Stuck at GND                                      ;
; i_data ; Input ; Info     ; Stuck at GND                                      ;
+--------+-------+----------+---------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "layer_l1:hl1|neuron_l1_n21:n21|ram_l1_n21:ram_n21" ;
+--------+-------+----------+---------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                           ;
+--------+-------+----------+---------------------------------------------------+
; i_wr   ; Input ; Info     ; Stuck at GND                                      ;
; i_data ; Input ; Info     ; Stuck at GND                                      ;
+--------+-------+----------+---------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "layer_l1:hl1|neuron_l1_n20:n20|ram_l1_n20:ram_n20" ;
+--------+-------+----------+---------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                           ;
+--------+-------+----------+---------------------------------------------------+
; i_wr   ; Input ; Info     ; Stuck at GND                                      ;
; i_data ; Input ; Info     ; Stuck at GND                                      ;
+--------+-------+----------+---------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "layer_l1:hl1|neuron_l1_n19:n19|ram_l1_n19:ram_n19" ;
+--------+-------+----------+---------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                           ;
+--------+-------+----------+---------------------------------------------------+
; i_wr   ; Input ; Info     ; Stuck at GND                                      ;
; i_data ; Input ; Info     ; Stuck at GND                                      ;
+--------+-------+----------+---------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "layer_l1:hl1|neuron_l1_n18:n18|ram_l1_n18:ram_n18" ;
+--------+-------+----------+---------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                           ;
+--------+-------+----------+---------------------------------------------------+
; i_wr   ; Input ; Info     ; Stuck at GND                                      ;
; i_data ; Input ; Info     ; Stuck at GND                                      ;
+--------+-------+----------+---------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "layer_l1:hl1|neuron_l1_n17:n17|ram_l1_n17:ram_n17" ;
+--------+-------+----------+---------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                           ;
+--------+-------+----------+---------------------------------------------------+
; i_wr   ; Input ; Info     ; Stuck at GND                                      ;
; i_data ; Input ; Info     ; Stuck at GND                                      ;
+--------+-------+----------+---------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "layer_l1:hl1|neuron_l1_n16:n16|ram_l1_n16:ram_n16" ;
+--------+-------+----------+---------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                           ;
+--------+-------+----------+---------------------------------------------------+
; i_wr   ; Input ; Info     ; Stuck at GND                                      ;
; i_data ; Input ; Info     ; Stuck at GND                                      ;
+--------+-------+----------+---------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "layer_l1:hl1|neuron_l1_n15:n15|ram_l1_n15:ram_n15" ;
+--------+-------+----------+---------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                           ;
+--------+-------+----------+---------------------------------------------------+
; i_wr   ; Input ; Info     ; Stuck at GND                                      ;
; i_data ; Input ; Info     ; Stuck at GND                                      ;
+--------+-------+----------+---------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "layer_l1:hl1|neuron_l1_n14:n14|ram_l1_n14:ram_n14" ;
+--------+-------+----------+---------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                           ;
+--------+-------+----------+---------------------------------------------------+
; i_wr   ; Input ; Info     ; Stuck at GND                                      ;
; i_data ; Input ; Info     ; Stuck at GND                                      ;
+--------+-------+----------+---------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "layer_l1:hl1|neuron_l1_n13:n13|ram_l1_n13:ram_n13" ;
+--------+-------+----------+---------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                           ;
+--------+-------+----------+---------------------------------------------------+
; i_wr   ; Input ; Info     ; Stuck at GND                                      ;
; i_data ; Input ; Info     ; Stuck at GND                                      ;
+--------+-------+----------+---------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "layer_l1:hl1|neuron_l1_n12:n12|ram_l1_n12:ram_n12" ;
+--------+-------+----------+---------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                           ;
+--------+-------+----------+---------------------------------------------------+
; i_wr   ; Input ; Info     ; Stuck at GND                                      ;
; i_data ; Input ; Info     ; Stuck at GND                                      ;
+--------+-------+----------+---------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "layer_l1:hl1|neuron_l1_n11:n11|ram_l1_n11:ram_n11" ;
+--------+-------+----------+---------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                           ;
+--------+-------+----------+---------------------------------------------------+
; i_wr   ; Input ; Info     ; Stuck at GND                                      ;
; i_data ; Input ; Info     ; Stuck at GND                                      ;
+--------+-------+----------+---------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "layer_l1:hl1|neuron_l1_n10:n10|ram_l1_n10:ram_n10" ;
+--------+-------+----------+---------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                           ;
+--------+-------+----------+---------------------------------------------------+
; i_wr   ; Input ; Info     ; Stuck at GND                                      ;
; i_data ; Input ; Info     ; Stuck at GND                                      ;
+--------+-------+----------+---------------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "layer_l1:hl1|neuron_l1_n9:n9|ram_l1_n9:ram_n9" ;
+--------+-------+----------+-----------------------------------------------+
; Port   ; Type  ; Severity ; Details                                       ;
+--------+-------+----------+-----------------------------------------------+
; i_wr   ; Input ; Info     ; Stuck at GND                                  ;
; i_data ; Input ; Info     ; Stuck at GND                                  ;
+--------+-------+----------+-----------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "layer_l1:hl1|neuron_l1_n8:n8|ram_l1_n8:ram_n8" ;
+--------+-------+----------+-----------------------------------------------+
; Port   ; Type  ; Severity ; Details                                       ;
+--------+-------+----------+-----------------------------------------------+
; i_wr   ; Input ; Info     ; Stuck at GND                                  ;
; i_data ; Input ; Info     ; Stuck at GND                                  ;
+--------+-------+----------+-----------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "layer_l1:hl1|neuron_l1_n7:n7|ram_l1_n7:ram_n7" ;
+--------+-------+----------+-----------------------------------------------+
; Port   ; Type  ; Severity ; Details                                       ;
+--------+-------+----------+-----------------------------------------------+
; i_wr   ; Input ; Info     ; Stuck at GND                                  ;
; i_data ; Input ; Info     ; Stuck at GND                                  ;
+--------+-------+----------+-----------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "layer_l1:hl1|neuron_l1_n6:n6|ram_l1_n6:ram_n6" ;
+--------+-------+----------+-----------------------------------------------+
; Port   ; Type  ; Severity ; Details                                       ;
+--------+-------+----------+-----------------------------------------------+
; i_wr   ; Input ; Info     ; Stuck at GND                                  ;
; i_data ; Input ; Info     ; Stuck at GND                                  ;
+--------+-------+----------+-----------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "layer_l1:hl1|neuron_l1_n5:n5|ram_l1_n5:ram_n5" ;
+--------+-------+----------+-----------------------------------------------+
; Port   ; Type  ; Severity ; Details                                       ;
+--------+-------+----------+-----------------------------------------------+
; i_wr   ; Input ; Info     ; Stuck at GND                                  ;
; i_data ; Input ; Info     ; Stuck at GND                                  ;
+--------+-------+----------+-----------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "layer_l1:hl1|neuron_l1_n4:n4|ram_l1_n4:ram_n4" ;
+--------+-------+----------+-----------------------------------------------+
; Port   ; Type  ; Severity ; Details                                       ;
+--------+-------+----------+-----------------------------------------------+
; i_wr   ; Input ; Info     ; Stuck at GND                                  ;
; i_data ; Input ; Info     ; Stuck at GND                                  ;
+--------+-------+----------+-----------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "layer_l1:hl1|neuron_l1_n3:n3|ram_l1_n3:ram_n3" ;
+--------+-------+----------+-----------------------------------------------+
; Port   ; Type  ; Severity ; Details                                       ;
+--------+-------+----------+-----------------------------------------------+
; i_wr   ; Input ; Info     ; Stuck at GND                                  ;
; i_data ; Input ; Info     ; Stuck at GND                                  ;
+--------+-------+----------+-----------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "layer_l1:hl1|neuron_l1_n2:n2|ram_l1_n2:ram_n2" ;
+--------+-------+----------+-----------------------------------------------+
; Port   ; Type  ; Severity ; Details                                       ;
+--------+-------+----------+-----------------------------------------------+
; i_wr   ; Input ; Info     ; Stuck at GND                                  ;
; i_data ; Input ; Info     ; Stuck at GND                                  ;
+--------+-------+----------+-----------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "layer_l1:hl1|neuron_l1_n1:n1|ram_l1_n1:ram_n1" ;
+--------+-------+----------+-----------------------------------------------+
; Port   ; Type  ; Severity ; Details                                       ;
+--------+-------+----------+-----------------------------------------------+
; i_wr   ; Input ; Info     ; Stuck at GND                                  ;
; i_data ; Input ; Info     ; Stuck at GND                                  ;
+--------+-------+----------+-----------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "layer_l1:hl1|neuron_l1_n0:n0|ram_l1_n0:ram_n0" ;
+--------+-------+----------+-----------------------------------------------+
; Port   ; Type  ; Severity ; Details                                       ;
+--------+-------+----------+-----------------------------------------------+
; i_wr   ; Input ; Info     ; Stuck at GND                                  ;
; i_data ; Input ; Info     ; Stuck at GND                                  ;
+--------+-------+----------+-----------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "layer_l0:il|neuron_l0_n5:n5|ram_l0_n5:ram_n5" ;
+--------+-------+----------+----------------------------------------------+
; Port   ; Type  ; Severity ; Details                                      ;
+--------+-------+----------+----------------------------------------------+
; i_wr   ; Input ; Info     ; Stuck at GND                                 ;
; i_data ; Input ; Info     ; Stuck at GND                                 ;
+--------+-------+----------+----------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "layer_l0:il|neuron_l0_n4:n4|ram_l0_n4:ram_n4" ;
+--------+-------+----------+----------------------------------------------+
; Port   ; Type  ; Severity ; Details                                      ;
+--------+-------+----------+----------------------------------------------+
; i_wr   ; Input ; Info     ; Stuck at GND                                 ;
; i_data ; Input ; Info     ; Stuck at GND                                 ;
+--------+-------+----------+----------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "layer_l0:il|neuron_l0_n3:n3|ram_l0_n3:ram_n3" ;
+--------+-------+----------+----------------------------------------------+
; Port   ; Type  ; Severity ; Details                                      ;
+--------+-------+----------+----------------------------------------------+
; i_wr   ; Input ; Info     ; Stuck at GND                                 ;
; i_data ; Input ; Info     ; Stuck at GND                                 ;
+--------+-------+----------+----------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "layer_l0:il|neuron_l0_n2:n2|ram_l0_n2:ram_n2" ;
+--------+-------+----------+----------------------------------------------+
; Port   ; Type  ; Severity ; Details                                      ;
+--------+-------+----------+----------------------------------------------+
; i_wr   ; Input ; Info     ; Stuck at GND                                 ;
; i_data ; Input ; Info     ; Stuck at GND                                 ;
+--------+-------+----------+----------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "layer_l0:il|neuron_l0_n1:n1|ram_l0_n1:ram_n1" ;
+--------+-------+----------+----------------------------------------------+
; Port   ; Type  ; Severity ; Details                                      ;
+--------+-------+----------+----------------------------------------------+
; i_wr   ; Input ; Info     ; Stuck at GND                                 ;
; i_data ; Input ; Info     ; Stuck at GND                                 ;
+--------+-------+----------+----------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "layer_l0:il|neuron_l0_n0:n0|ram_l0_n0:ram_n0" ;
+--------+-------+----------+----------------------------------------------+
; Port   ; Type  ; Severity ; Details                                      ;
+--------+-------+----------+----------------------------------------------+
; i_wr   ; Input ; Info     ; Stuck at GND                                 ;
; i_data ; Input ; Info     ; Stuck at GND                                 ;
+--------+-------+----------+----------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 107                         ;
; cycloneiii_ff         ; 4447                        ;
;     ENA               ; 2784                        ;
;     ENA CLR           ; 1360                        ;
;     ENA SLD           ; 15                          ;
;     SLD               ; 175                         ;
;     plain             ; 113                         ;
; cycloneiii_lcell_comb ; 37320                       ;
;     arith             ; 4500                        ;
;         2 data inputs ; 2837                        ;
;         3 data inputs ; 1663                        ;
;     normal            ; 32820                       ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 351                         ;
;         2 data inputs ; 1953                        ;
;         3 data inputs ; 10176                       ;
;         4 data inputs ; 20339                       ;
; cycloneiii_mac_mult   ; 85                          ;
; cycloneiii_mac_out    ; 85                          ;
; cycloneiii_ram_block  ; 1360                        ;
;                       ;                             ;
; Max LUT depth         ; 17.00                       ;
; Average LUT depth     ; 10.76                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:11:11     ;
+----------------+--------------+


+--------------------------------+
; Analysis & Synthesis Equations ;
+--------------------------------+
The equations can be found in C:/Users/adeni/Documents/Mestrado/amc_vhdl/output_files/amc.map.eqn.


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Wed Feb 10 14:19:00 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off amc -c amc
Info (20032): Parallel compilation is enabled and will use up to 6 processors
Info (12021): Found 2 design units, including 0 entities, in source file ieee_proposed/fixed_pkg_c.vhdl
    Info (12022): Found design unit 1: fixed_pkg File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/ieee_proposed/fixed_pkg_c.vhdl Line: 25
    Info (12022): Found design unit 2: fixed_pkg-body File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/ieee_proposed/fixed_pkg_c.vhdl Line: 1466
Info (12021): Found 1 design units, including 0 entities, in source file ieee_proposed/fixed_float_types_c.vhdl
    Info (12022): Found design unit 1: fixed_float_types File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/ieee_proposed/fixed_float_types_c.vhdl Line: 16
Info (12021): Found 1 design units, including 0 entities, in source file amc_library/data_types_pkg.vhd
    Info (12022): Found design unit 1: data_types_pkg File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/amc_library/data_types_pkg.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file amc.vhd
    Info (12022): Found design unit 1: amc-bhv File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/amc.vhd Line: 28
    Info (12023): Found entity 1: amc File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/amc.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file amc_tb.vhd
    Info (12022): Found design unit 1: amc_tb-bhv File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/amc_tb.vhd Line: 12
    Info (12023): Found entity 1: amc_tb File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/amc_tb.vhd Line: 9
Info (12127): Elaborating entity "amc" for the top level hierarchy
Warning (10492): VHDL Process Statement warning at amc.vhd(183): signal "i_rst" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/amc.vhd Line: 183
Warning (12125): Using design file amc_library/layer_l0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: layer_l0-bhv File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/layer_l0.vhd Line: 31
    Info (12023): Found entity 1: layer_l0 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/layer_l0.vhd Line: 11
Info (12128): Elaborating entity "layer_l0" for hierarchy "layer_l0:il" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/amc.vhd Line: 174
Warning (10445): VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhdl(1470): subtype or type has null range File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/ieee_proposed/fixed_pkg_c.vhdl Line: 1470
Warning (10445): VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhdl(1471): subtype or type has null range File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/ieee_proposed/fixed_pkg_c.vhdl Line: 1471
Warning (10445): VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhdl(1472): subtype or type has null range File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/ieee_proposed/fixed_pkg_c.vhdl Line: 1472
Warning (12125): Using design file amc_library/neuron_l0_n0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: neuron_l0_n0-bhv File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l0_n0.vhd Line: 26
    Info (12023): Found entity 1: neuron_l0_n0 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l0_n0.vhd Line: 11
Info (12128): Elaborating entity "neuron_l0_n0" for hierarchy "layer_l0:il|neuron_l0_n0:n0" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/layer_l0.vhd Line: 160
Warning (10540): VHDL Signal Declaration warning at neuron_l0_n0.vhd(37): used explicit default value for signal "r_wr" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l0_n0.vhd Line: 37
Warning (10540): VHDL Signal Declaration warning at neuron_l0_n0.vhd(39): used explicit default value for signal "r_data_in_ram" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l0_n0.vhd Line: 39
Warning (12125): Using design file amc_library/ram_l0_n0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ram_l0_n0-rtl File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l0_n0.vhd Line: 21
    Info (12023): Found entity 1: ram_l0_n0 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l0_n0.vhd Line: 8
Info (12128): Elaborating entity "ram_l0_n0" for hierarchy "layer_l0:il|neuron_l0_n0:n0|ram_l0_n0:ram_n0" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l0_n0.vhd Line: 97
Warning (12125): Using design file amc_library/mac.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: mac-bhv File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/mac.vhd Line: 24
    Info (12023): Found entity 1: mac File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/mac.vhd Line: 8
Info (12128): Elaborating entity "mac" for hierarchy "layer_l0:il|neuron_l0_n0:n0|mac:mac_n0" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l0_n0.vhd Line: 98
Warning (12125): Using design file amc_library/lut_relu.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: lut_relu-bhv File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/lut_relu.vhd Line: 19
    Info (12023): Found entity 1: lut_relu File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/lut_relu.vhd Line: 7
Info (12128): Elaborating entity "lut_relu" for hierarchy "layer_l0:il|neuron_l0_n0:n0|lut_relu:act_relu" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l0_n0.vhd Line: 99
Warning (10325): VHDL Choice warning at std_1164_vhdl1993.vhd(1092): ignored choice containing meta-value "'U'" File: c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/1993/std_1164_vhdl1993.vhd Line: 1092
Warning (10325): VHDL Choice warning at std_1164_vhdl1993.vhd(1092): ignored choice containing meta-value "'X'" File: c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/1993/std_1164_vhdl1993.vhd Line: 1092
Warning (10325): VHDL Choice warning at std_1164_vhdl1993.vhd(1092): ignored choice containing meta-value "'Z'" File: c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/1993/std_1164_vhdl1993.vhd Line: 1092
Warning (10325): VHDL Choice warning at std_1164_vhdl1993.vhd(1092): ignored choice containing meta-value "'W'" File: c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/1993/std_1164_vhdl1993.vhd Line: 1092
Warning (10325): VHDL Choice warning at std_1164_vhdl1993.vhd(1092): ignored choice containing meta-value "'-'" File: c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/1993/std_1164_vhdl1993.vhd Line: 1092
Warning (12125): Using design file amc_library/neuron_l0_n1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: neuron_l0_n1-bhv File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l0_n1.vhd Line: 26
    Info (12023): Found entity 1: neuron_l0_n1 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l0_n1.vhd Line: 11
Info (12128): Elaborating entity "neuron_l0_n1" for hierarchy "layer_l0:il|neuron_l0_n1:n1" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/layer_l0.vhd Line: 161
Warning (10540): VHDL Signal Declaration warning at neuron_l0_n1.vhd(37): used explicit default value for signal "r_wr" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l0_n1.vhd Line: 37
Warning (10540): VHDL Signal Declaration warning at neuron_l0_n1.vhd(39): used explicit default value for signal "r_data_in_ram" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l0_n1.vhd Line: 39
Warning (12125): Using design file amc_library/ram_l0_n1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ram_l0_n1-rtl File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l0_n1.vhd Line: 21
    Info (12023): Found entity 1: ram_l0_n1 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l0_n1.vhd Line: 8
Info (12128): Elaborating entity "ram_l0_n1" for hierarchy "layer_l0:il|neuron_l0_n1:n1|ram_l0_n1:ram_n1" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l0_n1.vhd Line: 97
Warning (12125): Using design file amc_library/neuron_l0_n2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: neuron_l0_n2-bhv File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l0_n2.vhd Line: 26
    Info (12023): Found entity 1: neuron_l0_n2 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l0_n2.vhd Line: 11
Info (12128): Elaborating entity "neuron_l0_n2" for hierarchy "layer_l0:il|neuron_l0_n2:n2" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/layer_l0.vhd Line: 162
Warning (10540): VHDL Signal Declaration warning at neuron_l0_n2.vhd(37): used explicit default value for signal "r_wr" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l0_n2.vhd Line: 37
Warning (10540): VHDL Signal Declaration warning at neuron_l0_n2.vhd(39): used explicit default value for signal "r_data_in_ram" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l0_n2.vhd Line: 39
Warning (12125): Using design file amc_library/ram_l0_n2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ram_l0_n2-rtl File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l0_n2.vhd Line: 21
    Info (12023): Found entity 1: ram_l0_n2 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l0_n2.vhd Line: 8
Info (12128): Elaborating entity "ram_l0_n2" for hierarchy "layer_l0:il|neuron_l0_n2:n2|ram_l0_n2:ram_n2" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l0_n2.vhd Line: 97
Warning (12125): Using design file amc_library/neuron_l0_n3.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: neuron_l0_n3-bhv File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l0_n3.vhd Line: 26
    Info (12023): Found entity 1: neuron_l0_n3 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l0_n3.vhd Line: 11
Info (12128): Elaborating entity "neuron_l0_n3" for hierarchy "layer_l0:il|neuron_l0_n3:n3" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/layer_l0.vhd Line: 163
Warning (10540): VHDL Signal Declaration warning at neuron_l0_n3.vhd(37): used explicit default value for signal "r_wr" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l0_n3.vhd Line: 37
Warning (10540): VHDL Signal Declaration warning at neuron_l0_n3.vhd(39): used explicit default value for signal "r_data_in_ram" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l0_n3.vhd Line: 39
Warning (12125): Using design file amc_library/ram_l0_n3.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ram_l0_n3-rtl File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l0_n3.vhd Line: 21
    Info (12023): Found entity 1: ram_l0_n3 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l0_n3.vhd Line: 8
Info (12128): Elaborating entity "ram_l0_n3" for hierarchy "layer_l0:il|neuron_l0_n3:n3|ram_l0_n3:ram_n3" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l0_n3.vhd Line: 97
Warning (12125): Using design file amc_library/neuron_l0_n4.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: neuron_l0_n4-bhv File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l0_n4.vhd Line: 26
    Info (12023): Found entity 1: neuron_l0_n4 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l0_n4.vhd Line: 11
Info (12128): Elaborating entity "neuron_l0_n4" for hierarchy "layer_l0:il|neuron_l0_n4:n4" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/layer_l0.vhd Line: 164
Warning (10540): VHDL Signal Declaration warning at neuron_l0_n4.vhd(37): used explicit default value for signal "r_wr" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l0_n4.vhd Line: 37
Warning (10540): VHDL Signal Declaration warning at neuron_l0_n4.vhd(39): used explicit default value for signal "r_data_in_ram" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l0_n4.vhd Line: 39
Warning (12125): Using design file amc_library/ram_l0_n4.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ram_l0_n4-rtl File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l0_n4.vhd Line: 21
    Info (12023): Found entity 1: ram_l0_n4 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l0_n4.vhd Line: 8
Info (12128): Elaborating entity "ram_l0_n4" for hierarchy "layer_l0:il|neuron_l0_n4:n4|ram_l0_n4:ram_n4" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l0_n4.vhd Line: 97
Warning (12125): Using design file amc_library/neuron_l0_n5.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: neuron_l0_n5-bhv File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l0_n5.vhd Line: 26
    Info (12023): Found entity 1: neuron_l0_n5 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l0_n5.vhd Line: 11
Info (12128): Elaborating entity "neuron_l0_n5" for hierarchy "layer_l0:il|neuron_l0_n5:n5" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/layer_l0.vhd Line: 165
Warning (10540): VHDL Signal Declaration warning at neuron_l0_n5.vhd(37): used explicit default value for signal "r_wr" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l0_n5.vhd Line: 37
Warning (10540): VHDL Signal Declaration warning at neuron_l0_n5.vhd(39): used explicit default value for signal "r_data_in_ram" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l0_n5.vhd Line: 39
Warning (12125): Using design file amc_library/ram_l0_n5.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ram_l0_n5-rtl File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l0_n5.vhd Line: 21
    Info (12023): Found entity 1: ram_l0_n5 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l0_n5.vhd Line: 8
Info (12128): Elaborating entity "ram_l0_n5" for hierarchy "layer_l0:il|neuron_l0_n5:n5|ram_l0_n5:ram_n5" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l0_n5.vhd Line: 97
Warning (12125): Using design file amc_library/layer_l1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: layer_l1-bhv File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/layer_l1.vhd Line: 55
    Info (12023): Found entity 1: layer_l1 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/layer_l1.vhd Line: 11
Info (12128): Elaborating entity "layer_l1" for hierarchy "layer_l1:hl1" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/amc.vhd Line: 175
Warning (12125): Using design file amc_library/neuron_l1_n0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: neuron_l1_n0-bhv File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n0.vhd Line: 26
    Info (12023): Found entity 1: neuron_l1_n0 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n0.vhd Line: 11
Info (12128): Elaborating entity "neuron_l1_n0" for hierarchy "layer_l1:hl1|neuron_l1_n0:n0" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/layer_l1.vhd Line: 640
Warning (10540): VHDL Signal Declaration warning at neuron_l1_n0.vhd(37): used explicit default value for signal "r_wr" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n0.vhd Line: 37
Warning (10540): VHDL Signal Declaration warning at neuron_l1_n0.vhd(39): used explicit default value for signal "r_data_in_ram" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n0.vhd Line: 39
Warning (12125): Using design file amc_library/ram_l1_n0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ram_l1_n0-rtl File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l1_n0.vhd Line: 21
    Info (12023): Found entity 1: ram_l1_n0 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l1_n0.vhd Line: 8
Info (12128): Elaborating entity "ram_l1_n0" for hierarchy "layer_l1:hl1|neuron_l1_n0:n0|ram_l1_n0:ram_n0" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n0.vhd Line: 94
Warning (12125): Using design file amc_library/lut_tanh.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: lut_tanh-bhv File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/lut_tanh.vhd Line: 19
    Info (12023): Found entity 1: lut_tanh File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/lut_tanh.vhd Line: 7
Info (12128): Elaborating entity "lut_tanh" for hierarchy "layer_l1:hl1|neuron_l1_n0:n0|lut_tanh:act_lut_tanh" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n0.vhd Line: 96
Warning (10325): VHDL Choice warning at std_1164_vhdl1993.vhd(1092): ignored choice containing meta-value "'U'" File: c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/1993/std_1164_vhdl1993.vhd Line: 1092
Warning (10325): VHDL Choice warning at std_1164_vhdl1993.vhd(1092): ignored choice containing meta-value "'X'" File: c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/1993/std_1164_vhdl1993.vhd Line: 1092
Warning (10325): VHDL Choice warning at std_1164_vhdl1993.vhd(1092): ignored choice containing meta-value "'Z'" File: c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/1993/std_1164_vhdl1993.vhd Line: 1092
Warning (10325): VHDL Choice warning at std_1164_vhdl1993.vhd(1092): ignored choice containing meta-value "'W'" File: c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/1993/std_1164_vhdl1993.vhd Line: 1092
Warning (10325): VHDL Choice warning at std_1164_vhdl1993.vhd(1092): ignored choice containing meta-value "'-'" File: c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/1993/std_1164_vhdl1993.vhd Line: 1092
Warning (12125): Using design file amc_library/neuron_l1_n1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: neuron_l1_n1-bhv File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n1.vhd Line: 26
    Info (12023): Found entity 1: neuron_l1_n1 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n1.vhd Line: 11
Info (12128): Elaborating entity "neuron_l1_n1" for hierarchy "layer_l1:hl1|neuron_l1_n1:n1" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/layer_l1.vhd Line: 641
Warning (10540): VHDL Signal Declaration warning at neuron_l1_n1.vhd(37): used explicit default value for signal "r_wr" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n1.vhd Line: 37
Warning (10540): VHDL Signal Declaration warning at neuron_l1_n1.vhd(39): used explicit default value for signal "r_data_in_ram" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n1.vhd Line: 39
Warning (12125): Using design file amc_library/ram_l1_n1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ram_l1_n1-rtl File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l1_n1.vhd Line: 21
    Info (12023): Found entity 1: ram_l1_n1 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l1_n1.vhd Line: 8
Info (12128): Elaborating entity "ram_l1_n1" for hierarchy "layer_l1:hl1|neuron_l1_n1:n1|ram_l1_n1:ram_n1" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n1.vhd Line: 94
Warning (12125): Using design file amc_library/neuron_l1_n2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: neuron_l1_n2-bhv File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n2.vhd Line: 26
    Info (12023): Found entity 1: neuron_l1_n2 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n2.vhd Line: 11
Info (12128): Elaborating entity "neuron_l1_n2" for hierarchy "layer_l1:hl1|neuron_l1_n2:n2" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/layer_l1.vhd Line: 642
Warning (10540): VHDL Signal Declaration warning at neuron_l1_n2.vhd(37): used explicit default value for signal "r_wr" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n2.vhd Line: 37
Warning (10540): VHDL Signal Declaration warning at neuron_l1_n2.vhd(39): used explicit default value for signal "r_data_in_ram" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n2.vhd Line: 39
Warning (12125): Using design file amc_library/ram_l1_n2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ram_l1_n2-rtl File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l1_n2.vhd Line: 21
    Info (12023): Found entity 1: ram_l1_n2 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l1_n2.vhd Line: 8
Info (12128): Elaborating entity "ram_l1_n2" for hierarchy "layer_l1:hl1|neuron_l1_n2:n2|ram_l1_n2:ram_n2" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n2.vhd Line: 94
Warning (12125): Using design file amc_library/neuron_l1_n3.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: neuron_l1_n3-bhv File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n3.vhd Line: 26
    Info (12023): Found entity 1: neuron_l1_n3 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n3.vhd Line: 11
Info (12128): Elaborating entity "neuron_l1_n3" for hierarchy "layer_l1:hl1|neuron_l1_n3:n3" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/layer_l1.vhd Line: 643
Warning (10540): VHDL Signal Declaration warning at neuron_l1_n3.vhd(37): used explicit default value for signal "r_wr" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n3.vhd Line: 37
Warning (10540): VHDL Signal Declaration warning at neuron_l1_n3.vhd(39): used explicit default value for signal "r_data_in_ram" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n3.vhd Line: 39
Warning (12125): Using design file amc_library/ram_l1_n3.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ram_l1_n3-rtl File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l1_n3.vhd Line: 21
    Info (12023): Found entity 1: ram_l1_n3 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l1_n3.vhd Line: 8
Info (12128): Elaborating entity "ram_l1_n3" for hierarchy "layer_l1:hl1|neuron_l1_n3:n3|ram_l1_n3:ram_n3" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n3.vhd Line: 94
Warning (12125): Using design file amc_library/neuron_l1_n4.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: neuron_l1_n4-bhv File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n4.vhd Line: 26
    Info (12023): Found entity 1: neuron_l1_n4 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n4.vhd Line: 11
Info (12128): Elaborating entity "neuron_l1_n4" for hierarchy "layer_l1:hl1|neuron_l1_n4:n4" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/layer_l1.vhd Line: 644
Warning (10540): VHDL Signal Declaration warning at neuron_l1_n4.vhd(37): used explicit default value for signal "r_wr" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n4.vhd Line: 37
Warning (10540): VHDL Signal Declaration warning at neuron_l1_n4.vhd(39): used explicit default value for signal "r_data_in_ram" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n4.vhd Line: 39
Warning (12125): Using design file amc_library/ram_l1_n4.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ram_l1_n4-rtl File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l1_n4.vhd Line: 21
    Info (12023): Found entity 1: ram_l1_n4 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l1_n4.vhd Line: 8
Info (12128): Elaborating entity "ram_l1_n4" for hierarchy "layer_l1:hl1|neuron_l1_n4:n4|ram_l1_n4:ram_n4" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n4.vhd Line: 94
Warning (12125): Using design file amc_library/neuron_l1_n5.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: neuron_l1_n5-bhv File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n5.vhd Line: 26
    Info (12023): Found entity 1: neuron_l1_n5 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n5.vhd Line: 11
Info (12128): Elaborating entity "neuron_l1_n5" for hierarchy "layer_l1:hl1|neuron_l1_n5:n5" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/layer_l1.vhd Line: 645
Warning (10540): VHDL Signal Declaration warning at neuron_l1_n5.vhd(37): used explicit default value for signal "r_wr" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n5.vhd Line: 37
Warning (10540): VHDL Signal Declaration warning at neuron_l1_n5.vhd(39): used explicit default value for signal "r_data_in_ram" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n5.vhd Line: 39
Warning (12125): Using design file amc_library/ram_l1_n5.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ram_l1_n5-rtl File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l1_n5.vhd Line: 21
    Info (12023): Found entity 1: ram_l1_n5 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l1_n5.vhd Line: 8
Info (12128): Elaborating entity "ram_l1_n5" for hierarchy "layer_l1:hl1|neuron_l1_n5:n5|ram_l1_n5:ram_n5" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n5.vhd Line: 94
Warning (12125): Using design file amc_library/neuron_l1_n6.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: neuron_l1_n6-bhv File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n6.vhd Line: 26
    Info (12023): Found entity 1: neuron_l1_n6 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n6.vhd Line: 11
Info (12128): Elaborating entity "neuron_l1_n6" for hierarchy "layer_l1:hl1|neuron_l1_n6:n6" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/layer_l1.vhd Line: 646
Warning (10540): VHDL Signal Declaration warning at neuron_l1_n6.vhd(37): used explicit default value for signal "r_wr" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n6.vhd Line: 37
Warning (10540): VHDL Signal Declaration warning at neuron_l1_n6.vhd(39): used explicit default value for signal "r_data_in_ram" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n6.vhd Line: 39
Warning (12125): Using design file amc_library/ram_l1_n6.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ram_l1_n6-rtl File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l1_n6.vhd Line: 21
    Info (12023): Found entity 1: ram_l1_n6 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l1_n6.vhd Line: 8
Info (12128): Elaborating entity "ram_l1_n6" for hierarchy "layer_l1:hl1|neuron_l1_n6:n6|ram_l1_n6:ram_n6" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n6.vhd Line: 94
Warning (12125): Using design file amc_library/neuron_l1_n7.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: neuron_l1_n7-bhv File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n7.vhd Line: 26
    Info (12023): Found entity 1: neuron_l1_n7 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n7.vhd Line: 11
Info (12128): Elaborating entity "neuron_l1_n7" for hierarchy "layer_l1:hl1|neuron_l1_n7:n7" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/layer_l1.vhd Line: 647
Warning (10540): VHDL Signal Declaration warning at neuron_l1_n7.vhd(37): used explicit default value for signal "r_wr" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n7.vhd Line: 37
Warning (10540): VHDL Signal Declaration warning at neuron_l1_n7.vhd(39): used explicit default value for signal "r_data_in_ram" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n7.vhd Line: 39
Warning (12125): Using design file amc_library/ram_l1_n7.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ram_l1_n7-rtl File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l1_n7.vhd Line: 21
    Info (12023): Found entity 1: ram_l1_n7 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l1_n7.vhd Line: 8
Info (12128): Elaborating entity "ram_l1_n7" for hierarchy "layer_l1:hl1|neuron_l1_n7:n7|ram_l1_n7:ram_n7" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n7.vhd Line: 94
Warning (12125): Using design file amc_library/neuron_l1_n8.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: neuron_l1_n8-bhv File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n8.vhd Line: 26
    Info (12023): Found entity 1: neuron_l1_n8 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n8.vhd Line: 11
Info (12128): Elaborating entity "neuron_l1_n8" for hierarchy "layer_l1:hl1|neuron_l1_n8:n8" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/layer_l1.vhd Line: 648
Warning (10540): VHDL Signal Declaration warning at neuron_l1_n8.vhd(37): used explicit default value for signal "r_wr" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n8.vhd Line: 37
Warning (10540): VHDL Signal Declaration warning at neuron_l1_n8.vhd(39): used explicit default value for signal "r_data_in_ram" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n8.vhd Line: 39
Warning (12125): Using design file amc_library/ram_l1_n8.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ram_l1_n8-rtl File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l1_n8.vhd Line: 21
    Info (12023): Found entity 1: ram_l1_n8 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l1_n8.vhd Line: 8
Info (12128): Elaborating entity "ram_l1_n8" for hierarchy "layer_l1:hl1|neuron_l1_n8:n8|ram_l1_n8:ram_n8" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n8.vhd Line: 94
Warning (12125): Using design file amc_library/neuron_l1_n9.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: neuron_l1_n9-bhv File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n9.vhd Line: 26
    Info (12023): Found entity 1: neuron_l1_n9 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n9.vhd Line: 11
Info (12128): Elaborating entity "neuron_l1_n9" for hierarchy "layer_l1:hl1|neuron_l1_n9:n9" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/layer_l1.vhd Line: 649
Warning (10540): VHDL Signal Declaration warning at neuron_l1_n9.vhd(37): used explicit default value for signal "r_wr" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n9.vhd Line: 37
Warning (10540): VHDL Signal Declaration warning at neuron_l1_n9.vhd(39): used explicit default value for signal "r_data_in_ram" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n9.vhd Line: 39
Warning (12125): Using design file amc_library/ram_l1_n9.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ram_l1_n9-rtl File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l1_n9.vhd Line: 21
    Info (12023): Found entity 1: ram_l1_n9 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l1_n9.vhd Line: 8
Info (12128): Elaborating entity "ram_l1_n9" for hierarchy "layer_l1:hl1|neuron_l1_n9:n9|ram_l1_n9:ram_n9" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n9.vhd Line: 94
Warning (12125): Using design file amc_library/neuron_l1_n10.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: neuron_l1_n10-bhv File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n10.vhd Line: 26
    Info (12023): Found entity 1: neuron_l1_n10 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n10.vhd Line: 11
Info (12128): Elaborating entity "neuron_l1_n10" for hierarchy "layer_l1:hl1|neuron_l1_n10:n10" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/layer_l1.vhd Line: 650
Warning (10540): VHDL Signal Declaration warning at neuron_l1_n10.vhd(37): used explicit default value for signal "r_wr" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n10.vhd Line: 37
Warning (10540): VHDL Signal Declaration warning at neuron_l1_n10.vhd(39): used explicit default value for signal "r_data_in_ram" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n10.vhd Line: 39
Warning (12125): Using design file amc_library/ram_l1_n10.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ram_l1_n10-rtl File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l1_n10.vhd Line: 21
    Info (12023): Found entity 1: ram_l1_n10 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l1_n10.vhd Line: 8
Info (12128): Elaborating entity "ram_l1_n10" for hierarchy "layer_l1:hl1|neuron_l1_n10:n10|ram_l1_n10:ram_n10" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n10.vhd Line: 94
Warning (12125): Using design file amc_library/neuron_l1_n11.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: neuron_l1_n11-bhv File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n11.vhd Line: 26
    Info (12023): Found entity 1: neuron_l1_n11 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n11.vhd Line: 11
Info (12128): Elaborating entity "neuron_l1_n11" for hierarchy "layer_l1:hl1|neuron_l1_n11:n11" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/layer_l1.vhd Line: 651
Warning (10540): VHDL Signal Declaration warning at neuron_l1_n11.vhd(37): used explicit default value for signal "r_wr" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n11.vhd Line: 37
Warning (10540): VHDL Signal Declaration warning at neuron_l1_n11.vhd(39): used explicit default value for signal "r_data_in_ram" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n11.vhd Line: 39
Warning (12125): Using design file amc_library/ram_l1_n11.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ram_l1_n11-rtl File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l1_n11.vhd Line: 21
    Info (12023): Found entity 1: ram_l1_n11 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l1_n11.vhd Line: 8
Info (12128): Elaborating entity "ram_l1_n11" for hierarchy "layer_l1:hl1|neuron_l1_n11:n11|ram_l1_n11:ram_n11" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n11.vhd Line: 94
Warning (12125): Using design file amc_library/neuron_l1_n12.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: neuron_l1_n12-bhv File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n12.vhd Line: 26
    Info (12023): Found entity 1: neuron_l1_n12 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n12.vhd Line: 11
Info (12128): Elaborating entity "neuron_l1_n12" for hierarchy "layer_l1:hl1|neuron_l1_n12:n12" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/layer_l1.vhd Line: 652
Warning (10540): VHDL Signal Declaration warning at neuron_l1_n12.vhd(37): used explicit default value for signal "r_wr" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n12.vhd Line: 37
Warning (10540): VHDL Signal Declaration warning at neuron_l1_n12.vhd(39): used explicit default value for signal "r_data_in_ram" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n12.vhd Line: 39
Warning (12125): Using design file amc_library/ram_l1_n12.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ram_l1_n12-rtl File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l1_n12.vhd Line: 21
    Info (12023): Found entity 1: ram_l1_n12 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l1_n12.vhd Line: 8
Info (12128): Elaborating entity "ram_l1_n12" for hierarchy "layer_l1:hl1|neuron_l1_n12:n12|ram_l1_n12:ram_n12" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n12.vhd Line: 94
Warning (12125): Using design file amc_library/neuron_l1_n13.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: neuron_l1_n13-bhv File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n13.vhd Line: 26
    Info (12023): Found entity 1: neuron_l1_n13 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n13.vhd Line: 11
Info (12128): Elaborating entity "neuron_l1_n13" for hierarchy "layer_l1:hl1|neuron_l1_n13:n13" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/layer_l1.vhd Line: 653
Warning (10540): VHDL Signal Declaration warning at neuron_l1_n13.vhd(37): used explicit default value for signal "r_wr" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n13.vhd Line: 37
Warning (10540): VHDL Signal Declaration warning at neuron_l1_n13.vhd(39): used explicit default value for signal "r_data_in_ram" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n13.vhd Line: 39
Warning (12125): Using design file amc_library/ram_l1_n13.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ram_l1_n13-rtl File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l1_n13.vhd Line: 21
    Info (12023): Found entity 1: ram_l1_n13 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l1_n13.vhd Line: 8
Info (12128): Elaborating entity "ram_l1_n13" for hierarchy "layer_l1:hl1|neuron_l1_n13:n13|ram_l1_n13:ram_n13" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n13.vhd Line: 94
Warning (12125): Using design file amc_library/neuron_l1_n14.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: neuron_l1_n14-bhv File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n14.vhd Line: 26
    Info (12023): Found entity 1: neuron_l1_n14 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n14.vhd Line: 11
Info (12128): Elaborating entity "neuron_l1_n14" for hierarchy "layer_l1:hl1|neuron_l1_n14:n14" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/layer_l1.vhd Line: 654
Warning (10540): VHDL Signal Declaration warning at neuron_l1_n14.vhd(37): used explicit default value for signal "r_wr" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n14.vhd Line: 37
Warning (10540): VHDL Signal Declaration warning at neuron_l1_n14.vhd(39): used explicit default value for signal "r_data_in_ram" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n14.vhd Line: 39
Warning (12125): Using design file amc_library/ram_l1_n14.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ram_l1_n14-rtl File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l1_n14.vhd Line: 21
    Info (12023): Found entity 1: ram_l1_n14 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l1_n14.vhd Line: 8
Info (12128): Elaborating entity "ram_l1_n14" for hierarchy "layer_l1:hl1|neuron_l1_n14:n14|ram_l1_n14:ram_n14" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n14.vhd Line: 94
Warning (12125): Using design file amc_library/neuron_l1_n15.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: neuron_l1_n15-bhv File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n15.vhd Line: 26
    Info (12023): Found entity 1: neuron_l1_n15 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n15.vhd Line: 11
Info (12128): Elaborating entity "neuron_l1_n15" for hierarchy "layer_l1:hl1|neuron_l1_n15:n15" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/layer_l1.vhd Line: 655
Warning (10540): VHDL Signal Declaration warning at neuron_l1_n15.vhd(37): used explicit default value for signal "r_wr" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n15.vhd Line: 37
Warning (10540): VHDL Signal Declaration warning at neuron_l1_n15.vhd(39): used explicit default value for signal "r_data_in_ram" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n15.vhd Line: 39
Warning (12125): Using design file amc_library/ram_l1_n15.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ram_l1_n15-rtl File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l1_n15.vhd Line: 21
    Info (12023): Found entity 1: ram_l1_n15 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l1_n15.vhd Line: 8
Info (12128): Elaborating entity "ram_l1_n15" for hierarchy "layer_l1:hl1|neuron_l1_n15:n15|ram_l1_n15:ram_n15" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n15.vhd Line: 94
Warning (12125): Using design file amc_library/neuron_l1_n16.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: neuron_l1_n16-bhv File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n16.vhd Line: 26
    Info (12023): Found entity 1: neuron_l1_n16 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n16.vhd Line: 11
Info (12128): Elaborating entity "neuron_l1_n16" for hierarchy "layer_l1:hl1|neuron_l1_n16:n16" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/layer_l1.vhd Line: 656
Warning (10540): VHDL Signal Declaration warning at neuron_l1_n16.vhd(37): used explicit default value for signal "r_wr" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n16.vhd Line: 37
Warning (10540): VHDL Signal Declaration warning at neuron_l1_n16.vhd(39): used explicit default value for signal "r_data_in_ram" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n16.vhd Line: 39
Warning (12125): Using design file amc_library/ram_l1_n16.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ram_l1_n16-rtl File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l1_n16.vhd Line: 21
    Info (12023): Found entity 1: ram_l1_n16 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l1_n16.vhd Line: 8
Info (12128): Elaborating entity "ram_l1_n16" for hierarchy "layer_l1:hl1|neuron_l1_n16:n16|ram_l1_n16:ram_n16" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n16.vhd Line: 94
Warning (12125): Using design file amc_library/neuron_l1_n17.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: neuron_l1_n17-bhv File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n17.vhd Line: 26
    Info (12023): Found entity 1: neuron_l1_n17 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n17.vhd Line: 11
Info (12128): Elaborating entity "neuron_l1_n17" for hierarchy "layer_l1:hl1|neuron_l1_n17:n17" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/layer_l1.vhd Line: 657
Warning (10540): VHDL Signal Declaration warning at neuron_l1_n17.vhd(37): used explicit default value for signal "r_wr" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n17.vhd Line: 37
Warning (10540): VHDL Signal Declaration warning at neuron_l1_n17.vhd(39): used explicit default value for signal "r_data_in_ram" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n17.vhd Line: 39
Warning (12125): Using design file amc_library/ram_l1_n17.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ram_l1_n17-rtl File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l1_n17.vhd Line: 21
    Info (12023): Found entity 1: ram_l1_n17 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l1_n17.vhd Line: 8
Info (12128): Elaborating entity "ram_l1_n17" for hierarchy "layer_l1:hl1|neuron_l1_n17:n17|ram_l1_n17:ram_n17" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n17.vhd Line: 94
Warning (12125): Using design file amc_library/neuron_l1_n18.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: neuron_l1_n18-bhv File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n18.vhd Line: 26
    Info (12023): Found entity 1: neuron_l1_n18 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n18.vhd Line: 11
Info (12128): Elaborating entity "neuron_l1_n18" for hierarchy "layer_l1:hl1|neuron_l1_n18:n18" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/layer_l1.vhd Line: 658
Warning (10540): VHDL Signal Declaration warning at neuron_l1_n18.vhd(37): used explicit default value for signal "r_wr" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n18.vhd Line: 37
Warning (10540): VHDL Signal Declaration warning at neuron_l1_n18.vhd(39): used explicit default value for signal "r_data_in_ram" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n18.vhd Line: 39
Warning (12125): Using design file amc_library/ram_l1_n18.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ram_l1_n18-rtl File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l1_n18.vhd Line: 21
    Info (12023): Found entity 1: ram_l1_n18 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l1_n18.vhd Line: 8
Info (12128): Elaborating entity "ram_l1_n18" for hierarchy "layer_l1:hl1|neuron_l1_n18:n18|ram_l1_n18:ram_n18" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n18.vhd Line: 94
Warning (12125): Using design file amc_library/neuron_l1_n19.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: neuron_l1_n19-bhv File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n19.vhd Line: 26
    Info (12023): Found entity 1: neuron_l1_n19 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n19.vhd Line: 11
Info (12128): Elaborating entity "neuron_l1_n19" for hierarchy "layer_l1:hl1|neuron_l1_n19:n19" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/layer_l1.vhd Line: 659
Warning (10540): VHDL Signal Declaration warning at neuron_l1_n19.vhd(37): used explicit default value for signal "r_wr" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n19.vhd Line: 37
Warning (10540): VHDL Signal Declaration warning at neuron_l1_n19.vhd(39): used explicit default value for signal "r_data_in_ram" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n19.vhd Line: 39
Warning (12125): Using design file amc_library/ram_l1_n19.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ram_l1_n19-rtl File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l1_n19.vhd Line: 21
    Info (12023): Found entity 1: ram_l1_n19 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l1_n19.vhd Line: 8
Info (12128): Elaborating entity "ram_l1_n19" for hierarchy "layer_l1:hl1|neuron_l1_n19:n19|ram_l1_n19:ram_n19" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n19.vhd Line: 94
Warning (12125): Using design file amc_library/neuron_l1_n20.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: neuron_l1_n20-bhv File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n20.vhd Line: 26
    Info (12023): Found entity 1: neuron_l1_n20 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n20.vhd Line: 11
Info (12128): Elaborating entity "neuron_l1_n20" for hierarchy "layer_l1:hl1|neuron_l1_n20:n20" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/layer_l1.vhd Line: 660
Warning (10540): VHDL Signal Declaration warning at neuron_l1_n20.vhd(37): used explicit default value for signal "r_wr" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n20.vhd Line: 37
Warning (10540): VHDL Signal Declaration warning at neuron_l1_n20.vhd(39): used explicit default value for signal "r_data_in_ram" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n20.vhd Line: 39
Warning (12125): Using design file amc_library/ram_l1_n20.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ram_l1_n20-rtl File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l1_n20.vhd Line: 21
    Info (12023): Found entity 1: ram_l1_n20 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l1_n20.vhd Line: 8
Info (12128): Elaborating entity "ram_l1_n20" for hierarchy "layer_l1:hl1|neuron_l1_n20:n20|ram_l1_n20:ram_n20" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n20.vhd Line: 94
Warning (12125): Using design file amc_library/neuron_l1_n21.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: neuron_l1_n21-bhv File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n21.vhd Line: 26
    Info (12023): Found entity 1: neuron_l1_n21 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n21.vhd Line: 11
Info (12128): Elaborating entity "neuron_l1_n21" for hierarchy "layer_l1:hl1|neuron_l1_n21:n21" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/layer_l1.vhd Line: 661
Warning (10540): VHDL Signal Declaration warning at neuron_l1_n21.vhd(37): used explicit default value for signal "r_wr" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n21.vhd Line: 37
Warning (10540): VHDL Signal Declaration warning at neuron_l1_n21.vhd(39): used explicit default value for signal "r_data_in_ram" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n21.vhd Line: 39
Warning (12125): Using design file amc_library/ram_l1_n21.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ram_l1_n21-rtl File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l1_n21.vhd Line: 21
    Info (12023): Found entity 1: ram_l1_n21 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l1_n21.vhd Line: 8
Info (12128): Elaborating entity "ram_l1_n21" for hierarchy "layer_l1:hl1|neuron_l1_n21:n21|ram_l1_n21:ram_n21" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n21.vhd Line: 94
Warning (12125): Using design file amc_library/neuron_l1_n22.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: neuron_l1_n22-bhv File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n22.vhd Line: 26
    Info (12023): Found entity 1: neuron_l1_n22 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n22.vhd Line: 11
Info (12128): Elaborating entity "neuron_l1_n22" for hierarchy "layer_l1:hl1|neuron_l1_n22:n22" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/layer_l1.vhd Line: 662
Warning (10540): VHDL Signal Declaration warning at neuron_l1_n22.vhd(37): used explicit default value for signal "r_wr" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n22.vhd Line: 37
Warning (10540): VHDL Signal Declaration warning at neuron_l1_n22.vhd(39): used explicit default value for signal "r_data_in_ram" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n22.vhd Line: 39
Warning (12125): Using design file amc_library/ram_l1_n22.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ram_l1_n22-rtl File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l1_n22.vhd Line: 21
    Info (12023): Found entity 1: ram_l1_n22 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l1_n22.vhd Line: 8
Info (12128): Elaborating entity "ram_l1_n22" for hierarchy "layer_l1:hl1|neuron_l1_n22:n22|ram_l1_n22:ram_n22" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n22.vhd Line: 94
Warning (12125): Using design file amc_library/neuron_l1_n23.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: neuron_l1_n23-bhv File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n23.vhd Line: 26
    Info (12023): Found entity 1: neuron_l1_n23 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n23.vhd Line: 11
Info (12128): Elaborating entity "neuron_l1_n23" for hierarchy "layer_l1:hl1|neuron_l1_n23:n23" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/layer_l1.vhd Line: 663
Warning (10540): VHDL Signal Declaration warning at neuron_l1_n23.vhd(37): used explicit default value for signal "r_wr" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n23.vhd Line: 37
Warning (10540): VHDL Signal Declaration warning at neuron_l1_n23.vhd(39): used explicit default value for signal "r_data_in_ram" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n23.vhd Line: 39
Warning (12125): Using design file amc_library/ram_l1_n23.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ram_l1_n23-rtl File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l1_n23.vhd Line: 21
    Info (12023): Found entity 1: ram_l1_n23 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l1_n23.vhd Line: 8
Info (12128): Elaborating entity "ram_l1_n23" for hierarchy "layer_l1:hl1|neuron_l1_n23:n23|ram_l1_n23:ram_n23" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n23.vhd Line: 94
Warning (12125): Using design file amc_library/neuron_l1_n24.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: neuron_l1_n24-bhv File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n24.vhd Line: 26
    Info (12023): Found entity 1: neuron_l1_n24 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n24.vhd Line: 11
Info (12128): Elaborating entity "neuron_l1_n24" for hierarchy "layer_l1:hl1|neuron_l1_n24:n24" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/layer_l1.vhd Line: 664
Warning (10540): VHDL Signal Declaration warning at neuron_l1_n24.vhd(37): used explicit default value for signal "r_wr" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n24.vhd Line: 37
Warning (10540): VHDL Signal Declaration warning at neuron_l1_n24.vhd(39): used explicit default value for signal "r_data_in_ram" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n24.vhd Line: 39
Warning (12125): Using design file amc_library/ram_l1_n24.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ram_l1_n24-rtl File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l1_n24.vhd Line: 21
    Info (12023): Found entity 1: ram_l1_n24 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l1_n24.vhd Line: 8
Info (12128): Elaborating entity "ram_l1_n24" for hierarchy "layer_l1:hl1|neuron_l1_n24:n24|ram_l1_n24:ram_n24" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n24.vhd Line: 94
Warning (12125): Using design file amc_library/neuron_l1_n25.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: neuron_l1_n25-bhv File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n25.vhd Line: 26
    Info (12023): Found entity 1: neuron_l1_n25 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n25.vhd Line: 11
Info (12128): Elaborating entity "neuron_l1_n25" for hierarchy "layer_l1:hl1|neuron_l1_n25:n25" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/layer_l1.vhd Line: 665
Warning (10540): VHDL Signal Declaration warning at neuron_l1_n25.vhd(37): used explicit default value for signal "r_wr" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n25.vhd Line: 37
Warning (10540): VHDL Signal Declaration warning at neuron_l1_n25.vhd(39): used explicit default value for signal "r_data_in_ram" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n25.vhd Line: 39
Warning (12125): Using design file amc_library/ram_l1_n25.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ram_l1_n25-rtl File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l1_n25.vhd Line: 21
    Info (12023): Found entity 1: ram_l1_n25 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l1_n25.vhd Line: 8
Info (12128): Elaborating entity "ram_l1_n25" for hierarchy "layer_l1:hl1|neuron_l1_n25:n25|ram_l1_n25:ram_n25" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n25.vhd Line: 94
Warning (12125): Using design file amc_library/neuron_l1_n26.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: neuron_l1_n26-bhv File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n26.vhd Line: 26
    Info (12023): Found entity 1: neuron_l1_n26 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n26.vhd Line: 11
Info (12128): Elaborating entity "neuron_l1_n26" for hierarchy "layer_l1:hl1|neuron_l1_n26:n26" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/layer_l1.vhd Line: 666
Warning (10540): VHDL Signal Declaration warning at neuron_l1_n26.vhd(37): used explicit default value for signal "r_wr" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n26.vhd Line: 37
Warning (10540): VHDL Signal Declaration warning at neuron_l1_n26.vhd(39): used explicit default value for signal "r_data_in_ram" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n26.vhd Line: 39
Warning (12125): Using design file amc_library/ram_l1_n26.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ram_l1_n26-rtl File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l1_n26.vhd Line: 21
    Info (12023): Found entity 1: ram_l1_n26 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l1_n26.vhd Line: 8
Info (12128): Elaborating entity "ram_l1_n26" for hierarchy "layer_l1:hl1|neuron_l1_n26:n26|ram_l1_n26:ram_n26" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n26.vhd Line: 94
Warning (12125): Using design file amc_library/neuron_l1_n27.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: neuron_l1_n27-bhv File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n27.vhd Line: 26
    Info (12023): Found entity 1: neuron_l1_n27 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n27.vhd Line: 11
Info (12128): Elaborating entity "neuron_l1_n27" for hierarchy "layer_l1:hl1|neuron_l1_n27:n27" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/layer_l1.vhd Line: 667
Warning (10540): VHDL Signal Declaration warning at neuron_l1_n27.vhd(37): used explicit default value for signal "r_wr" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n27.vhd Line: 37
Warning (10540): VHDL Signal Declaration warning at neuron_l1_n27.vhd(39): used explicit default value for signal "r_data_in_ram" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n27.vhd Line: 39
Warning (12125): Using design file amc_library/ram_l1_n27.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ram_l1_n27-rtl File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l1_n27.vhd Line: 21
    Info (12023): Found entity 1: ram_l1_n27 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l1_n27.vhd Line: 8
Info (12128): Elaborating entity "ram_l1_n27" for hierarchy "layer_l1:hl1|neuron_l1_n27:n27|ram_l1_n27:ram_n27" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n27.vhd Line: 94
Warning (12125): Using design file amc_library/neuron_l1_n28.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: neuron_l1_n28-bhv File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n28.vhd Line: 26
    Info (12023): Found entity 1: neuron_l1_n28 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n28.vhd Line: 11
Info (12128): Elaborating entity "neuron_l1_n28" for hierarchy "layer_l1:hl1|neuron_l1_n28:n28" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/layer_l1.vhd Line: 668
Warning (10540): VHDL Signal Declaration warning at neuron_l1_n28.vhd(37): used explicit default value for signal "r_wr" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n28.vhd Line: 37
Warning (10540): VHDL Signal Declaration warning at neuron_l1_n28.vhd(39): used explicit default value for signal "r_data_in_ram" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n28.vhd Line: 39
Warning (12125): Using design file amc_library/ram_l1_n28.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ram_l1_n28-rtl File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l1_n28.vhd Line: 21
    Info (12023): Found entity 1: ram_l1_n28 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l1_n28.vhd Line: 8
Info (12128): Elaborating entity "ram_l1_n28" for hierarchy "layer_l1:hl1|neuron_l1_n28:n28|ram_l1_n28:ram_n28" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n28.vhd Line: 94
Warning (12125): Using design file amc_library/neuron_l1_n29.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: neuron_l1_n29-bhv File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n29.vhd Line: 26
    Info (12023): Found entity 1: neuron_l1_n29 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n29.vhd Line: 11
Info (12128): Elaborating entity "neuron_l1_n29" for hierarchy "layer_l1:hl1|neuron_l1_n29:n29" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/layer_l1.vhd Line: 669
Warning (10540): VHDL Signal Declaration warning at neuron_l1_n29.vhd(37): used explicit default value for signal "r_wr" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n29.vhd Line: 37
Warning (10540): VHDL Signal Declaration warning at neuron_l1_n29.vhd(39): used explicit default value for signal "r_data_in_ram" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n29.vhd Line: 39
Warning (12125): Using design file amc_library/ram_l1_n29.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ram_l1_n29-rtl File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l1_n29.vhd Line: 21
    Info (12023): Found entity 1: ram_l1_n29 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l1_n29.vhd Line: 8
Info (12128): Elaborating entity "ram_l1_n29" for hierarchy "layer_l1:hl1|neuron_l1_n29:n29|ram_l1_n29:ram_n29" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l1_n29.vhd Line: 94
Warning (12125): Using design file amc_library/layer_l2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: layer_l2-bhv File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/layer_l2.vhd Line: 49
    Info (12023): Found entity 1: layer_l2 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/layer_l2.vhd Line: 11
Info (12128): Elaborating entity "layer_l2" for hierarchy "layer_l2:hl2" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/amc.vhd Line: 176
Warning (12125): Using design file amc_library/neuron_l2_n0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: neuron_l2_n0-bhv File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n0.vhd Line: 26
    Info (12023): Found entity 1: neuron_l2_n0 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n0.vhd Line: 11
Info (12128): Elaborating entity "neuron_l2_n0" for hierarchy "layer_l2:hl2|neuron_l2_n0:n0" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/layer_l2.vhd Line: 520
Warning (10540): VHDL Signal Declaration warning at neuron_l2_n0.vhd(37): used explicit default value for signal "r_wr" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n0.vhd Line: 37
Warning (10540): VHDL Signal Declaration warning at neuron_l2_n0.vhd(39): used explicit default value for signal "r_data_in_ram" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n0.vhd Line: 39
Warning (12125): Using design file amc_library/ram_l2_n0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ram_l2_n0-rtl File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l2_n0.vhd Line: 21
    Info (12023): Found entity 1: ram_l2_n0 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l2_n0.vhd Line: 8
Info (12128): Elaborating entity "ram_l2_n0" for hierarchy "layer_l2:hl2|neuron_l2_n0:n0|ram_l2_n0:ram_n0" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n0.vhd Line: 94
Warning (12125): Using design file amc_library/neuron_l2_n1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: neuron_l2_n1-bhv File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n1.vhd Line: 26
    Info (12023): Found entity 1: neuron_l2_n1 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n1.vhd Line: 11
Info (12128): Elaborating entity "neuron_l2_n1" for hierarchy "layer_l2:hl2|neuron_l2_n1:n1" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/layer_l2.vhd Line: 521
Warning (10540): VHDL Signal Declaration warning at neuron_l2_n1.vhd(37): used explicit default value for signal "r_wr" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n1.vhd Line: 37
Warning (10540): VHDL Signal Declaration warning at neuron_l2_n1.vhd(39): used explicit default value for signal "r_data_in_ram" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n1.vhd Line: 39
Warning (12125): Using design file amc_library/ram_l2_n1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ram_l2_n1-rtl File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l2_n1.vhd Line: 21
    Info (12023): Found entity 1: ram_l2_n1 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l2_n1.vhd Line: 8
Info (12128): Elaborating entity "ram_l2_n1" for hierarchy "layer_l2:hl2|neuron_l2_n1:n1|ram_l2_n1:ram_n1" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n1.vhd Line: 94
Warning (12125): Using design file amc_library/neuron_l2_n2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: neuron_l2_n2-bhv File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n2.vhd Line: 26
    Info (12023): Found entity 1: neuron_l2_n2 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n2.vhd Line: 11
Info (12128): Elaborating entity "neuron_l2_n2" for hierarchy "layer_l2:hl2|neuron_l2_n2:n2" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/layer_l2.vhd Line: 522
Warning (10540): VHDL Signal Declaration warning at neuron_l2_n2.vhd(37): used explicit default value for signal "r_wr" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n2.vhd Line: 37
Warning (10540): VHDL Signal Declaration warning at neuron_l2_n2.vhd(39): used explicit default value for signal "r_data_in_ram" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n2.vhd Line: 39
Warning (12125): Using design file amc_library/ram_l2_n2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ram_l2_n2-rtl File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l2_n2.vhd Line: 21
    Info (12023): Found entity 1: ram_l2_n2 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l2_n2.vhd Line: 8
Info (12128): Elaborating entity "ram_l2_n2" for hierarchy "layer_l2:hl2|neuron_l2_n2:n2|ram_l2_n2:ram_n2" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n2.vhd Line: 94
Warning (12125): Using design file amc_library/neuron_l2_n3.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: neuron_l2_n3-bhv File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n3.vhd Line: 26
    Info (12023): Found entity 1: neuron_l2_n3 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n3.vhd Line: 11
Info (12128): Elaborating entity "neuron_l2_n3" for hierarchy "layer_l2:hl2|neuron_l2_n3:n3" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/layer_l2.vhd Line: 523
Warning (10540): VHDL Signal Declaration warning at neuron_l2_n3.vhd(37): used explicit default value for signal "r_wr" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n3.vhd Line: 37
Warning (10540): VHDL Signal Declaration warning at neuron_l2_n3.vhd(39): used explicit default value for signal "r_data_in_ram" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n3.vhd Line: 39
Warning (12125): Using design file amc_library/ram_l2_n3.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ram_l2_n3-rtl File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l2_n3.vhd Line: 21
    Info (12023): Found entity 1: ram_l2_n3 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l2_n3.vhd Line: 8
Info (12128): Elaborating entity "ram_l2_n3" for hierarchy "layer_l2:hl2|neuron_l2_n3:n3|ram_l2_n3:ram_n3" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n3.vhd Line: 94
Warning (12125): Using design file amc_library/neuron_l2_n4.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: neuron_l2_n4-bhv File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n4.vhd Line: 26
    Info (12023): Found entity 1: neuron_l2_n4 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n4.vhd Line: 11
Info (12128): Elaborating entity "neuron_l2_n4" for hierarchy "layer_l2:hl2|neuron_l2_n4:n4" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/layer_l2.vhd Line: 524
Warning (10540): VHDL Signal Declaration warning at neuron_l2_n4.vhd(37): used explicit default value for signal "r_wr" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n4.vhd Line: 37
Warning (10540): VHDL Signal Declaration warning at neuron_l2_n4.vhd(39): used explicit default value for signal "r_data_in_ram" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n4.vhd Line: 39
Warning (12125): Using design file amc_library/ram_l2_n4.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ram_l2_n4-rtl File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l2_n4.vhd Line: 21
    Info (12023): Found entity 1: ram_l2_n4 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l2_n4.vhd Line: 8
Info (12128): Elaborating entity "ram_l2_n4" for hierarchy "layer_l2:hl2|neuron_l2_n4:n4|ram_l2_n4:ram_n4" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n4.vhd Line: 94
Warning (12125): Using design file amc_library/neuron_l2_n5.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: neuron_l2_n5-bhv File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n5.vhd Line: 26
    Info (12023): Found entity 1: neuron_l2_n5 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n5.vhd Line: 11
Info (12128): Elaborating entity "neuron_l2_n5" for hierarchy "layer_l2:hl2|neuron_l2_n5:n5" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/layer_l2.vhd Line: 525
Warning (10540): VHDL Signal Declaration warning at neuron_l2_n5.vhd(37): used explicit default value for signal "r_wr" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n5.vhd Line: 37
Warning (10540): VHDL Signal Declaration warning at neuron_l2_n5.vhd(39): used explicit default value for signal "r_data_in_ram" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n5.vhd Line: 39
Warning (12125): Using design file amc_library/ram_l2_n5.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ram_l2_n5-rtl File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l2_n5.vhd Line: 21
    Info (12023): Found entity 1: ram_l2_n5 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l2_n5.vhd Line: 8
Info (12128): Elaborating entity "ram_l2_n5" for hierarchy "layer_l2:hl2|neuron_l2_n5:n5|ram_l2_n5:ram_n5" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n5.vhd Line: 94
Warning (12125): Using design file amc_library/neuron_l2_n6.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: neuron_l2_n6-bhv File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n6.vhd Line: 26
    Info (12023): Found entity 1: neuron_l2_n6 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n6.vhd Line: 11
Info (12128): Elaborating entity "neuron_l2_n6" for hierarchy "layer_l2:hl2|neuron_l2_n6:n6" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/layer_l2.vhd Line: 526
Warning (10540): VHDL Signal Declaration warning at neuron_l2_n6.vhd(37): used explicit default value for signal "r_wr" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n6.vhd Line: 37
Warning (10540): VHDL Signal Declaration warning at neuron_l2_n6.vhd(39): used explicit default value for signal "r_data_in_ram" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n6.vhd Line: 39
Warning (12125): Using design file amc_library/ram_l2_n6.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ram_l2_n6-rtl File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l2_n6.vhd Line: 21
    Info (12023): Found entity 1: ram_l2_n6 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l2_n6.vhd Line: 8
Info (12128): Elaborating entity "ram_l2_n6" for hierarchy "layer_l2:hl2|neuron_l2_n6:n6|ram_l2_n6:ram_n6" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n6.vhd Line: 94
Warning (12125): Using design file amc_library/neuron_l2_n7.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: neuron_l2_n7-bhv File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n7.vhd Line: 26
    Info (12023): Found entity 1: neuron_l2_n7 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n7.vhd Line: 11
Info (12128): Elaborating entity "neuron_l2_n7" for hierarchy "layer_l2:hl2|neuron_l2_n7:n7" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/layer_l2.vhd Line: 527
Warning (10540): VHDL Signal Declaration warning at neuron_l2_n7.vhd(37): used explicit default value for signal "r_wr" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n7.vhd Line: 37
Warning (10540): VHDL Signal Declaration warning at neuron_l2_n7.vhd(39): used explicit default value for signal "r_data_in_ram" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n7.vhd Line: 39
Warning (12125): Using design file amc_library/ram_l2_n7.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ram_l2_n7-rtl File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l2_n7.vhd Line: 21
    Info (12023): Found entity 1: ram_l2_n7 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l2_n7.vhd Line: 8
Info (12128): Elaborating entity "ram_l2_n7" for hierarchy "layer_l2:hl2|neuron_l2_n7:n7|ram_l2_n7:ram_n7" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n7.vhd Line: 94
Warning (12125): Using design file amc_library/neuron_l2_n8.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: neuron_l2_n8-bhv File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n8.vhd Line: 26
    Info (12023): Found entity 1: neuron_l2_n8 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n8.vhd Line: 11
Info (12128): Elaborating entity "neuron_l2_n8" for hierarchy "layer_l2:hl2|neuron_l2_n8:n8" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/layer_l2.vhd Line: 528
Warning (10540): VHDL Signal Declaration warning at neuron_l2_n8.vhd(37): used explicit default value for signal "r_wr" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n8.vhd Line: 37
Warning (10540): VHDL Signal Declaration warning at neuron_l2_n8.vhd(39): used explicit default value for signal "r_data_in_ram" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n8.vhd Line: 39
Warning (12125): Using design file amc_library/ram_l2_n8.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ram_l2_n8-rtl File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l2_n8.vhd Line: 21
    Info (12023): Found entity 1: ram_l2_n8 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l2_n8.vhd Line: 8
Info (12128): Elaborating entity "ram_l2_n8" for hierarchy "layer_l2:hl2|neuron_l2_n8:n8|ram_l2_n8:ram_n8" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n8.vhd Line: 94
Warning (12125): Using design file amc_library/neuron_l2_n9.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: neuron_l2_n9-bhv File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n9.vhd Line: 26
    Info (12023): Found entity 1: neuron_l2_n9 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n9.vhd Line: 11
Info (12128): Elaborating entity "neuron_l2_n9" for hierarchy "layer_l2:hl2|neuron_l2_n9:n9" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/layer_l2.vhd Line: 529
Warning (10540): VHDL Signal Declaration warning at neuron_l2_n9.vhd(37): used explicit default value for signal "r_wr" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n9.vhd Line: 37
Warning (10540): VHDL Signal Declaration warning at neuron_l2_n9.vhd(39): used explicit default value for signal "r_data_in_ram" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n9.vhd Line: 39
Warning (12125): Using design file amc_library/ram_l2_n9.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ram_l2_n9-rtl File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l2_n9.vhd Line: 21
    Info (12023): Found entity 1: ram_l2_n9 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l2_n9.vhd Line: 8
Info (12128): Elaborating entity "ram_l2_n9" for hierarchy "layer_l2:hl2|neuron_l2_n9:n9|ram_l2_n9:ram_n9" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n9.vhd Line: 94
Warning (12125): Using design file amc_library/neuron_l2_n10.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: neuron_l2_n10-bhv File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n10.vhd Line: 26
    Info (12023): Found entity 1: neuron_l2_n10 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n10.vhd Line: 11
Info (12128): Elaborating entity "neuron_l2_n10" for hierarchy "layer_l2:hl2|neuron_l2_n10:n10" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/layer_l2.vhd Line: 530
Warning (10540): VHDL Signal Declaration warning at neuron_l2_n10.vhd(37): used explicit default value for signal "r_wr" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n10.vhd Line: 37
Warning (10540): VHDL Signal Declaration warning at neuron_l2_n10.vhd(39): used explicit default value for signal "r_data_in_ram" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n10.vhd Line: 39
Warning (12125): Using design file amc_library/ram_l2_n10.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ram_l2_n10-rtl File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l2_n10.vhd Line: 21
    Info (12023): Found entity 1: ram_l2_n10 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l2_n10.vhd Line: 8
Info (12128): Elaborating entity "ram_l2_n10" for hierarchy "layer_l2:hl2|neuron_l2_n10:n10|ram_l2_n10:ram_n10" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n10.vhd Line: 94
Warning (12125): Using design file amc_library/neuron_l2_n11.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: neuron_l2_n11-bhv File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n11.vhd Line: 26
    Info (12023): Found entity 1: neuron_l2_n11 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n11.vhd Line: 11
Info (12128): Elaborating entity "neuron_l2_n11" for hierarchy "layer_l2:hl2|neuron_l2_n11:n11" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/layer_l2.vhd Line: 531
Warning (10540): VHDL Signal Declaration warning at neuron_l2_n11.vhd(37): used explicit default value for signal "r_wr" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n11.vhd Line: 37
Warning (10540): VHDL Signal Declaration warning at neuron_l2_n11.vhd(39): used explicit default value for signal "r_data_in_ram" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n11.vhd Line: 39
Warning (12125): Using design file amc_library/ram_l2_n11.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ram_l2_n11-rtl File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l2_n11.vhd Line: 21
    Info (12023): Found entity 1: ram_l2_n11 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l2_n11.vhd Line: 8
Info (12128): Elaborating entity "ram_l2_n11" for hierarchy "layer_l2:hl2|neuron_l2_n11:n11|ram_l2_n11:ram_n11" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n11.vhd Line: 94
Warning (12125): Using design file amc_library/neuron_l2_n12.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: neuron_l2_n12-bhv File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n12.vhd Line: 26
    Info (12023): Found entity 1: neuron_l2_n12 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n12.vhd Line: 11
Info (12128): Elaborating entity "neuron_l2_n12" for hierarchy "layer_l2:hl2|neuron_l2_n12:n12" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/layer_l2.vhd Line: 532
Warning (10540): VHDL Signal Declaration warning at neuron_l2_n12.vhd(37): used explicit default value for signal "r_wr" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n12.vhd Line: 37
Warning (10540): VHDL Signal Declaration warning at neuron_l2_n12.vhd(39): used explicit default value for signal "r_data_in_ram" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n12.vhd Line: 39
Warning (12125): Using design file amc_library/ram_l2_n12.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ram_l2_n12-rtl File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l2_n12.vhd Line: 21
    Info (12023): Found entity 1: ram_l2_n12 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l2_n12.vhd Line: 8
Info (12128): Elaborating entity "ram_l2_n12" for hierarchy "layer_l2:hl2|neuron_l2_n12:n12|ram_l2_n12:ram_n12" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n12.vhd Line: 94
Warning (12125): Using design file amc_library/neuron_l2_n13.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: neuron_l2_n13-bhv File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n13.vhd Line: 26
    Info (12023): Found entity 1: neuron_l2_n13 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n13.vhd Line: 11
Info (12128): Elaborating entity "neuron_l2_n13" for hierarchy "layer_l2:hl2|neuron_l2_n13:n13" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/layer_l2.vhd Line: 533
Warning (10540): VHDL Signal Declaration warning at neuron_l2_n13.vhd(37): used explicit default value for signal "r_wr" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n13.vhd Line: 37
Warning (10540): VHDL Signal Declaration warning at neuron_l2_n13.vhd(39): used explicit default value for signal "r_data_in_ram" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n13.vhd Line: 39
Warning (12125): Using design file amc_library/ram_l2_n13.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ram_l2_n13-rtl File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l2_n13.vhd Line: 21
    Info (12023): Found entity 1: ram_l2_n13 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l2_n13.vhd Line: 8
Info (12128): Elaborating entity "ram_l2_n13" for hierarchy "layer_l2:hl2|neuron_l2_n13:n13|ram_l2_n13:ram_n13" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n13.vhd Line: 94
Warning (12125): Using design file amc_library/neuron_l2_n14.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: neuron_l2_n14-bhv File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n14.vhd Line: 26
    Info (12023): Found entity 1: neuron_l2_n14 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n14.vhd Line: 11
Info (12128): Elaborating entity "neuron_l2_n14" for hierarchy "layer_l2:hl2|neuron_l2_n14:n14" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/layer_l2.vhd Line: 534
Warning (10540): VHDL Signal Declaration warning at neuron_l2_n14.vhd(37): used explicit default value for signal "r_wr" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n14.vhd Line: 37
Warning (10540): VHDL Signal Declaration warning at neuron_l2_n14.vhd(39): used explicit default value for signal "r_data_in_ram" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n14.vhd Line: 39
Warning (12125): Using design file amc_library/ram_l2_n14.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ram_l2_n14-rtl File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l2_n14.vhd Line: 21
    Info (12023): Found entity 1: ram_l2_n14 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l2_n14.vhd Line: 8
Info (12128): Elaborating entity "ram_l2_n14" for hierarchy "layer_l2:hl2|neuron_l2_n14:n14|ram_l2_n14:ram_n14" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n14.vhd Line: 94
Warning (12125): Using design file amc_library/neuron_l2_n15.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: neuron_l2_n15-bhv File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n15.vhd Line: 26
    Info (12023): Found entity 1: neuron_l2_n15 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n15.vhd Line: 11
Info (12128): Elaborating entity "neuron_l2_n15" for hierarchy "layer_l2:hl2|neuron_l2_n15:n15" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/layer_l2.vhd Line: 535
Warning (10540): VHDL Signal Declaration warning at neuron_l2_n15.vhd(37): used explicit default value for signal "r_wr" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n15.vhd Line: 37
Warning (10540): VHDL Signal Declaration warning at neuron_l2_n15.vhd(39): used explicit default value for signal "r_data_in_ram" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n15.vhd Line: 39
Warning (12125): Using design file amc_library/ram_l2_n15.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ram_l2_n15-rtl File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l2_n15.vhd Line: 21
    Info (12023): Found entity 1: ram_l2_n15 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l2_n15.vhd Line: 8
Info (12128): Elaborating entity "ram_l2_n15" for hierarchy "layer_l2:hl2|neuron_l2_n15:n15|ram_l2_n15:ram_n15" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n15.vhd Line: 94
Warning (12125): Using design file amc_library/neuron_l2_n16.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: neuron_l2_n16-bhv File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n16.vhd Line: 26
    Info (12023): Found entity 1: neuron_l2_n16 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n16.vhd Line: 11
Info (12128): Elaborating entity "neuron_l2_n16" for hierarchy "layer_l2:hl2|neuron_l2_n16:n16" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/layer_l2.vhd Line: 536
Warning (10540): VHDL Signal Declaration warning at neuron_l2_n16.vhd(37): used explicit default value for signal "r_wr" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n16.vhd Line: 37
Warning (10540): VHDL Signal Declaration warning at neuron_l2_n16.vhd(39): used explicit default value for signal "r_data_in_ram" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n16.vhd Line: 39
Warning (12125): Using design file amc_library/ram_l2_n16.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ram_l2_n16-rtl File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l2_n16.vhd Line: 21
    Info (12023): Found entity 1: ram_l2_n16 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l2_n16.vhd Line: 8
Info (12128): Elaborating entity "ram_l2_n16" for hierarchy "layer_l2:hl2|neuron_l2_n16:n16|ram_l2_n16:ram_n16" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n16.vhd Line: 94
Warning (12125): Using design file amc_library/neuron_l2_n17.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: neuron_l2_n17-bhv File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n17.vhd Line: 26
    Info (12023): Found entity 1: neuron_l2_n17 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n17.vhd Line: 11
Info (12128): Elaborating entity "neuron_l2_n17" for hierarchy "layer_l2:hl2|neuron_l2_n17:n17" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/layer_l2.vhd Line: 537
Warning (10540): VHDL Signal Declaration warning at neuron_l2_n17.vhd(37): used explicit default value for signal "r_wr" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n17.vhd Line: 37
Warning (10540): VHDL Signal Declaration warning at neuron_l2_n17.vhd(39): used explicit default value for signal "r_data_in_ram" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n17.vhd Line: 39
Warning (12125): Using design file amc_library/ram_l2_n17.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ram_l2_n17-rtl File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l2_n17.vhd Line: 21
    Info (12023): Found entity 1: ram_l2_n17 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l2_n17.vhd Line: 8
Info (12128): Elaborating entity "ram_l2_n17" for hierarchy "layer_l2:hl2|neuron_l2_n17:n17|ram_l2_n17:ram_n17" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n17.vhd Line: 94
Warning (12125): Using design file amc_library/neuron_l2_n18.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: neuron_l2_n18-bhv File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n18.vhd Line: 26
    Info (12023): Found entity 1: neuron_l2_n18 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n18.vhd Line: 11
Info (12128): Elaborating entity "neuron_l2_n18" for hierarchy "layer_l2:hl2|neuron_l2_n18:n18" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/layer_l2.vhd Line: 538
Warning (10540): VHDL Signal Declaration warning at neuron_l2_n18.vhd(37): used explicit default value for signal "r_wr" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n18.vhd Line: 37
Warning (10540): VHDL Signal Declaration warning at neuron_l2_n18.vhd(39): used explicit default value for signal "r_data_in_ram" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n18.vhd Line: 39
Warning (12125): Using design file amc_library/ram_l2_n18.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ram_l2_n18-rtl File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l2_n18.vhd Line: 21
    Info (12023): Found entity 1: ram_l2_n18 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l2_n18.vhd Line: 8
Info (12128): Elaborating entity "ram_l2_n18" for hierarchy "layer_l2:hl2|neuron_l2_n18:n18|ram_l2_n18:ram_n18" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n18.vhd Line: 94
Warning (12125): Using design file amc_library/neuron_l2_n19.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: neuron_l2_n19-bhv File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n19.vhd Line: 26
    Info (12023): Found entity 1: neuron_l2_n19 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n19.vhd Line: 11
Info (12128): Elaborating entity "neuron_l2_n19" for hierarchy "layer_l2:hl2|neuron_l2_n19:n19" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/layer_l2.vhd Line: 539
Warning (10540): VHDL Signal Declaration warning at neuron_l2_n19.vhd(37): used explicit default value for signal "r_wr" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n19.vhd Line: 37
Warning (10540): VHDL Signal Declaration warning at neuron_l2_n19.vhd(39): used explicit default value for signal "r_data_in_ram" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n19.vhd Line: 39
Warning (12125): Using design file amc_library/ram_l2_n19.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ram_l2_n19-rtl File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l2_n19.vhd Line: 21
    Info (12023): Found entity 1: ram_l2_n19 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l2_n19.vhd Line: 8
Info (12128): Elaborating entity "ram_l2_n19" for hierarchy "layer_l2:hl2|neuron_l2_n19:n19|ram_l2_n19:ram_n19" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n19.vhd Line: 94
Warning (12125): Using design file amc_library/neuron_l2_n20.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: neuron_l2_n20-bhv File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n20.vhd Line: 26
    Info (12023): Found entity 1: neuron_l2_n20 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n20.vhd Line: 11
Info (12128): Elaborating entity "neuron_l2_n20" for hierarchy "layer_l2:hl2|neuron_l2_n20:n20" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/layer_l2.vhd Line: 540
Warning (10540): VHDL Signal Declaration warning at neuron_l2_n20.vhd(37): used explicit default value for signal "r_wr" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n20.vhd Line: 37
Warning (10540): VHDL Signal Declaration warning at neuron_l2_n20.vhd(39): used explicit default value for signal "r_data_in_ram" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n20.vhd Line: 39
Warning (12125): Using design file amc_library/ram_l2_n20.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ram_l2_n20-rtl File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l2_n20.vhd Line: 21
    Info (12023): Found entity 1: ram_l2_n20 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l2_n20.vhd Line: 8
Info (12128): Elaborating entity "ram_l2_n20" for hierarchy "layer_l2:hl2|neuron_l2_n20:n20|ram_l2_n20:ram_n20" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n20.vhd Line: 94
Warning (12125): Using design file amc_library/neuron_l2_n21.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: neuron_l2_n21-bhv File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n21.vhd Line: 26
    Info (12023): Found entity 1: neuron_l2_n21 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n21.vhd Line: 11
Info (12128): Elaborating entity "neuron_l2_n21" for hierarchy "layer_l2:hl2|neuron_l2_n21:n21" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/layer_l2.vhd Line: 541
Warning (10540): VHDL Signal Declaration warning at neuron_l2_n21.vhd(37): used explicit default value for signal "r_wr" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n21.vhd Line: 37
Warning (10540): VHDL Signal Declaration warning at neuron_l2_n21.vhd(39): used explicit default value for signal "r_data_in_ram" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n21.vhd Line: 39
Warning (12125): Using design file amc_library/ram_l2_n21.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ram_l2_n21-rtl File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l2_n21.vhd Line: 21
    Info (12023): Found entity 1: ram_l2_n21 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l2_n21.vhd Line: 8
Info (12128): Elaborating entity "ram_l2_n21" for hierarchy "layer_l2:hl2|neuron_l2_n21:n21|ram_l2_n21:ram_n21" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n21.vhd Line: 94
Warning (12125): Using design file amc_library/neuron_l2_n22.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: neuron_l2_n22-bhv File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n22.vhd Line: 26
    Info (12023): Found entity 1: neuron_l2_n22 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n22.vhd Line: 11
Info (12128): Elaborating entity "neuron_l2_n22" for hierarchy "layer_l2:hl2|neuron_l2_n22:n22" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/layer_l2.vhd Line: 542
Warning (10540): VHDL Signal Declaration warning at neuron_l2_n22.vhd(37): used explicit default value for signal "r_wr" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n22.vhd Line: 37
Warning (10540): VHDL Signal Declaration warning at neuron_l2_n22.vhd(39): used explicit default value for signal "r_data_in_ram" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n22.vhd Line: 39
Warning (12125): Using design file amc_library/ram_l2_n22.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ram_l2_n22-rtl File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l2_n22.vhd Line: 21
    Info (12023): Found entity 1: ram_l2_n22 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l2_n22.vhd Line: 8
Info (12128): Elaborating entity "ram_l2_n22" for hierarchy "layer_l2:hl2|neuron_l2_n22:n22|ram_l2_n22:ram_n22" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n22.vhd Line: 94
Warning (12125): Using design file amc_library/neuron_l2_n23.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: neuron_l2_n23-bhv File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n23.vhd Line: 26
    Info (12023): Found entity 1: neuron_l2_n23 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n23.vhd Line: 11
Info (12128): Elaborating entity "neuron_l2_n23" for hierarchy "layer_l2:hl2|neuron_l2_n23:n23" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/layer_l2.vhd Line: 543
Warning (10540): VHDL Signal Declaration warning at neuron_l2_n23.vhd(37): used explicit default value for signal "r_wr" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n23.vhd Line: 37
Warning (10540): VHDL Signal Declaration warning at neuron_l2_n23.vhd(39): used explicit default value for signal "r_data_in_ram" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n23.vhd Line: 39
Warning (12125): Using design file amc_library/ram_l2_n23.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ram_l2_n23-rtl File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l2_n23.vhd Line: 21
    Info (12023): Found entity 1: ram_l2_n23 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l2_n23.vhd Line: 8
Info (12128): Elaborating entity "ram_l2_n23" for hierarchy "layer_l2:hl2|neuron_l2_n23:n23|ram_l2_n23:ram_n23" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l2_n23.vhd Line: 94
Warning (12125): Using design file amc_library/layer_l3.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: layer_l3-bhv File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/layer_l3.vhd Line: 45
    Info (12023): Found entity 1: layer_l3 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/layer_l3.vhd Line: 11
Info (12128): Elaborating entity "layer_l3" for hierarchy "layer_l3:hl3" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/amc.vhd Line: 177
Warning (12125): Using design file amc_library/neuron_l3_n0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: neuron_l3_n0-bhv File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l3_n0.vhd Line: 26
    Info (12023): Found entity 1: neuron_l3_n0 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l3_n0.vhd Line: 11
Info (12128): Elaborating entity "neuron_l3_n0" for hierarchy "layer_l3:hl3|neuron_l3_n0:n0" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/layer_l3.vhd Line: 440
Warning (10540): VHDL Signal Declaration warning at neuron_l3_n0.vhd(37): used explicit default value for signal "r_wr" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l3_n0.vhd Line: 37
Warning (10540): VHDL Signal Declaration warning at neuron_l3_n0.vhd(39): used explicit default value for signal "r_data_in_ram" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l3_n0.vhd Line: 39
Warning (12125): Using design file amc_library/ram_l3_n0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ram_l3_n0-rtl File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l3_n0.vhd Line: 21
    Info (12023): Found entity 1: ram_l3_n0 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l3_n0.vhd Line: 8
Info (12128): Elaborating entity "ram_l3_n0" for hierarchy "layer_l3:hl3|neuron_l3_n0:n0|ram_l3_n0:ram_n0" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l3_n0.vhd Line: 94
Warning (12125): Using design file amc_library/neuron_l3_n1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: neuron_l3_n1-bhv File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l3_n1.vhd Line: 26
    Info (12023): Found entity 1: neuron_l3_n1 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l3_n1.vhd Line: 11
Info (12128): Elaborating entity "neuron_l3_n1" for hierarchy "layer_l3:hl3|neuron_l3_n1:n1" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/layer_l3.vhd Line: 441
Warning (10540): VHDL Signal Declaration warning at neuron_l3_n1.vhd(37): used explicit default value for signal "r_wr" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l3_n1.vhd Line: 37
Warning (10540): VHDL Signal Declaration warning at neuron_l3_n1.vhd(39): used explicit default value for signal "r_data_in_ram" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l3_n1.vhd Line: 39
Warning (12125): Using design file amc_library/ram_l3_n1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ram_l3_n1-rtl File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l3_n1.vhd Line: 21
    Info (12023): Found entity 1: ram_l3_n1 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l3_n1.vhd Line: 8
Info (12128): Elaborating entity "ram_l3_n1" for hierarchy "layer_l3:hl3|neuron_l3_n1:n1|ram_l3_n1:ram_n1" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l3_n1.vhd Line: 94
Warning (12125): Using design file amc_library/neuron_l3_n2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: neuron_l3_n2-bhv File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l3_n2.vhd Line: 26
    Info (12023): Found entity 1: neuron_l3_n2 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l3_n2.vhd Line: 11
Info (12128): Elaborating entity "neuron_l3_n2" for hierarchy "layer_l3:hl3|neuron_l3_n2:n2" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/layer_l3.vhd Line: 442
Warning (10540): VHDL Signal Declaration warning at neuron_l3_n2.vhd(37): used explicit default value for signal "r_wr" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l3_n2.vhd Line: 37
Warning (10540): VHDL Signal Declaration warning at neuron_l3_n2.vhd(39): used explicit default value for signal "r_data_in_ram" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l3_n2.vhd Line: 39
Warning (12125): Using design file amc_library/ram_l3_n2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ram_l3_n2-rtl File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l3_n2.vhd Line: 21
    Info (12023): Found entity 1: ram_l3_n2 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l3_n2.vhd Line: 8
Info (12128): Elaborating entity "ram_l3_n2" for hierarchy "layer_l3:hl3|neuron_l3_n2:n2|ram_l3_n2:ram_n2" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l3_n2.vhd Line: 94
Warning (12125): Using design file amc_library/neuron_l3_n3.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: neuron_l3_n3-bhv File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l3_n3.vhd Line: 26
    Info (12023): Found entity 1: neuron_l3_n3 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l3_n3.vhd Line: 11
Info (12128): Elaborating entity "neuron_l3_n3" for hierarchy "layer_l3:hl3|neuron_l3_n3:n3" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/layer_l3.vhd Line: 443
Warning (10540): VHDL Signal Declaration warning at neuron_l3_n3.vhd(37): used explicit default value for signal "r_wr" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l3_n3.vhd Line: 37
Warning (10540): VHDL Signal Declaration warning at neuron_l3_n3.vhd(39): used explicit default value for signal "r_data_in_ram" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l3_n3.vhd Line: 39
Warning (12125): Using design file amc_library/ram_l3_n3.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ram_l3_n3-rtl File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l3_n3.vhd Line: 21
    Info (12023): Found entity 1: ram_l3_n3 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l3_n3.vhd Line: 8
Info (12128): Elaborating entity "ram_l3_n3" for hierarchy "layer_l3:hl3|neuron_l3_n3:n3|ram_l3_n3:ram_n3" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l3_n3.vhd Line: 94
Warning (12125): Using design file amc_library/neuron_l3_n4.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: neuron_l3_n4-bhv File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l3_n4.vhd Line: 26
    Info (12023): Found entity 1: neuron_l3_n4 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l3_n4.vhd Line: 11
Info (12128): Elaborating entity "neuron_l3_n4" for hierarchy "layer_l3:hl3|neuron_l3_n4:n4" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/layer_l3.vhd Line: 444
Warning (10540): VHDL Signal Declaration warning at neuron_l3_n4.vhd(37): used explicit default value for signal "r_wr" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l3_n4.vhd Line: 37
Warning (10540): VHDL Signal Declaration warning at neuron_l3_n4.vhd(39): used explicit default value for signal "r_data_in_ram" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l3_n4.vhd Line: 39
Warning (12125): Using design file amc_library/ram_l3_n4.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ram_l3_n4-rtl File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l3_n4.vhd Line: 21
    Info (12023): Found entity 1: ram_l3_n4 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l3_n4.vhd Line: 8
Info (12128): Elaborating entity "ram_l3_n4" for hierarchy "layer_l3:hl3|neuron_l3_n4:n4|ram_l3_n4:ram_n4" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l3_n4.vhd Line: 94
Warning (12125): Using design file amc_library/neuron_l3_n5.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: neuron_l3_n5-bhv File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l3_n5.vhd Line: 26
    Info (12023): Found entity 1: neuron_l3_n5 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l3_n5.vhd Line: 11
Info (12128): Elaborating entity "neuron_l3_n5" for hierarchy "layer_l3:hl3|neuron_l3_n5:n5" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/layer_l3.vhd Line: 445
Warning (10540): VHDL Signal Declaration warning at neuron_l3_n5.vhd(37): used explicit default value for signal "r_wr" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l3_n5.vhd Line: 37
Warning (10540): VHDL Signal Declaration warning at neuron_l3_n5.vhd(39): used explicit default value for signal "r_data_in_ram" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l3_n5.vhd Line: 39
Warning (12125): Using design file amc_library/ram_l3_n5.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ram_l3_n5-rtl File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l3_n5.vhd Line: 21
    Info (12023): Found entity 1: ram_l3_n5 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l3_n5.vhd Line: 8
Info (12128): Elaborating entity "ram_l3_n5" for hierarchy "layer_l3:hl3|neuron_l3_n5:n5|ram_l3_n5:ram_n5" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l3_n5.vhd Line: 94
Warning (12125): Using design file amc_library/neuron_l3_n6.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: neuron_l3_n6-bhv File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l3_n6.vhd Line: 26
    Info (12023): Found entity 1: neuron_l3_n6 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l3_n6.vhd Line: 11
Info (12128): Elaborating entity "neuron_l3_n6" for hierarchy "layer_l3:hl3|neuron_l3_n6:n6" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/layer_l3.vhd Line: 446
Warning (10540): VHDL Signal Declaration warning at neuron_l3_n6.vhd(37): used explicit default value for signal "r_wr" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l3_n6.vhd Line: 37
Warning (10540): VHDL Signal Declaration warning at neuron_l3_n6.vhd(39): used explicit default value for signal "r_data_in_ram" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l3_n6.vhd Line: 39
Warning (12125): Using design file amc_library/ram_l3_n6.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ram_l3_n6-rtl File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l3_n6.vhd Line: 21
    Info (12023): Found entity 1: ram_l3_n6 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l3_n6.vhd Line: 8
Info (12128): Elaborating entity "ram_l3_n6" for hierarchy "layer_l3:hl3|neuron_l3_n6:n6|ram_l3_n6:ram_n6" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l3_n6.vhd Line: 94
Warning (12125): Using design file amc_library/neuron_l3_n7.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: neuron_l3_n7-bhv File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l3_n7.vhd Line: 26
    Info (12023): Found entity 1: neuron_l3_n7 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l3_n7.vhd Line: 11
Info (12128): Elaborating entity "neuron_l3_n7" for hierarchy "layer_l3:hl3|neuron_l3_n7:n7" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/layer_l3.vhd Line: 447
Warning (10540): VHDL Signal Declaration warning at neuron_l3_n7.vhd(37): used explicit default value for signal "r_wr" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l3_n7.vhd Line: 37
Warning (10540): VHDL Signal Declaration warning at neuron_l3_n7.vhd(39): used explicit default value for signal "r_data_in_ram" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l3_n7.vhd Line: 39
Warning (12125): Using design file amc_library/ram_l3_n7.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ram_l3_n7-rtl File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l3_n7.vhd Line: 21
    Info (12023): Found entity 1: ram_l3_n7 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l3_n7.vhd Line: 8
Info (12128): Elaborating entity "ram_l3_n7" for hierarchy "layer_l3:hl3|neuron_l3_n7:n7|ram_l3_n7:ram_n7" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l3_n7.vhd Line: 94
Warning (12125): Using design file amc_library/neuron_l3_n8.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: neuron_l3_n8-bhv File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l3_n8.vhd Line: 26
    Info (12023): Found entity 1: neuron_l3_n8 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l3_n8.vhd Line: 11
Info (12128): Elaborating entity "neuron_l3_n8" for hierarchy "layer_l3:hl3|neuron_l3_n8:n8" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/layer_l3.vhd Line: 448
Warning (10540): VHDL Signal Declaration warning at neuron_l3_n8.vhd(37): used explicit default value for signal "r_wr" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l3_n8.vhd Line: 37
Warning (10540): VHDL Signal Declaration warning at neuron_l3_n8.vhd(39): used explicit default value for signal "r_data_in_ram" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l3_n8.vhd Line: 39
Warning (12125): Using design file amc_library/ram_l3_n8.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ram_l3_n8-rtl File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l3_n8.vhd Line: 21
    Info (12023): Found entity 1: ram_l3_n8 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l3_n8.vhd Line: 8
Info (12128): Elaborating entity "ram_l3_n8" for hierarchy "layer_l3:hl3|neuron_l3_n8:n8|ram_l3_n8:ram_n8" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l3_n8.vhd Line: 94
Warning (12125): Using design file amc_library/neuron_l3_n9.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: neuron_l3_n9-bhv File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l3_n9.vhd Line: 26
    Info (12023): Found entity 1: neuron_l3_n9 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l3_n9.vhd Line: 11
Info (12128): Elaborating entity "neuron_l3_n9" for hierarchy "layer_l3:hl3|neuron_l3_n9:n9" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/layer_l3.vhd Line: 449
Warning (10540): VHDL Signal Declaration warning at neuron_l3_n9.vhd(37): used explicit default value for signal "r_wr" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l3_n9.vhd Line: 37
Warning (10540): VHDL Signal Declaration warning at neuron_l3_n9.vhd(39): used explicit default value for signal "r_data_in_ram" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l3_n9.vhd Line: 39
Warning (12125): Using design file amc_library/ram_l3_n9.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ram_l3_n9-rtl File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l3_n9.vhd Line: 21
    Info (12023): Found entity 1: ram_l3_n9 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l3_n9.vhd Line: 8
Info (12128): Elaborating entity "ram_l3_n9" for hierarchy "layer_l3:hl3|neuron_l3_n9:n9|ram_l3_n9:ram_n9" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l3_n9.vhd Line: 94
Warning (12125): Using design file amc_library/neuron_l3_n10.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: neuron_l3_n10-bhv File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l3_n10.vhd Line: 26
    Info (12023): Found entity 1: neuron_l3_n10 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l3_n10.vhd Line: 11
Info (12128): Elaborating entity "neuron_l3_n10" for hierarchy "layer_l3:hl3|neuron_l3_n10:n10" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/layer_l3.vhd Line: 450
Warning (10540): VHDL Signal Declaration warning at neuron_l3_n10.vhd(37): used explicit default value for signal "r_wr" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l3_n10.vhd Line: 37
Warning (10540): VHDL Signal Declaration warning at neuron_l3_n10.vhd(39): used explicit default value for signal "r_data_in_ram" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l3_n10.vhd Line: 39
Warning (12125): Using design file amc_library/ram_l3_n10.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ram_l3_n10-rtl File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l3_n10.vhd Line: 21
    Info (12023): Found entity 1: ram_l3_n10 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l3_n10.vhd Line: 8
Info (12128): Elaborating entity "ram_l3_n10" for hierarchy "layer_l3:hl3|neuron_l3_n10:n10|ram_l3_n10:ram_n10" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l3_n10.vhd Line: 94
Warning (12125): Using design file amc_library/neuron_l3_n11.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: neuron_l3_n11-bhv File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l3_n11.vhd Line: 26
    Info (12023): Found entity 1: neuron_l3_n11 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l3_n11.vhd Line: 11
Info (12128): Elaborating entity "neuron_l3_n11" for hierarchy "layer_l3:hl3|neuron_l3_n11:n11" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/layer_l3.vhd Line: 451
Warning (10540): VHDL Signal Declaration warning at neuron_l3_n11.vhd(37): used explicit default value for signal "r_wr" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l3_n11.vhd Line: 37
Warning (10540): VHDL Signal Declaration warning at neuron_l3_n11.vhd(39): used explicit default value for signal "r_data_in_ram" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l3_n11.vhd Line: 39
Warning (12125): Using design file amc_library/ram_l3_n11.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ram_l3_n11-rtl File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l3_n11.vhd Line: 21
    Info (12023): Found entity 1: ram_l3_n11 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l3_n11.vhd Line: 8
Info (12128): Elaborating entity "ram_l3_n11" for hierarchy "layer_l3:hl3|neuron_l3_n11:n11|ram_l3_n11:ram_n11" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l3_n11.vhd Line: 94
Warning (12125): Using design file amc_library/neuron_l3_n12.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: neuron_l3_n12-bhv File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l3_n12.vhd Line: 26
    Info (12023): Found entity 1: neuron_l3_n12 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l3_n12.vhd Line: 11
Info (12128): Elaborating entity "neuron_l3_n12" for hierarchy "layer_l3:hl3|neuron_l3_n12:n12" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/layer_l3.vhd Line: 452
Warning (10540): VHDL Signal Declaration warning at neuron_l3_n12.vhd(37): used explicit default value for signal "r_wr" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l3_n12.vhd Line: 37
Warning (10540): VHDL Signal Declaration warning at neuron_l3_n12.vhd(39): used explicit default value for signal "r_data_in_ram" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l3_n12.vhd Line: 39
Warning (12125): Using design file amc_library/ram_l3_n12.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ram_l3_n12-rtl File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l3_n12.vhd Line: 21
    Info (12023): Found entity 1: ram_l3_n12 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l3_n12.vhd Line: 8
Info (12128): Elaborating entity "ram_l3_n12" for hierarchy "layer_l3:hl3|neuron_l3_n12:n12|ram_l3_n12:ram_n12" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l3_n12.vhd Line: 94
Warning (12125): Using design file amc_library/neuron_l3_n13.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: neuron_l3_n13-bhv File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l3_n13.vhd Line: 26
    Info (12023): Found entity 1: neuron_l3_n13 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l3_n13.vhd Line: 11
Info (12128): Elaborating entity "neuron_l3_n13" for hierarchy "layer_l3:hl3|neuron_l3_n13:n13" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/layer_l3.vhd Line: 453
Warning (10540): VHDL Signal Declaration warning at neuron_l3_n13.vhd(37): used explicit default value for signal "r_wr" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l3_n13.vhd Line: 37
Warning (10540): VHDL Signal Declaration warning at neuron_l3_n13.vhd(39): used explicit default value for signal "r_data_in_ram" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l3_n13.vhd Line: 39
Warning (12125): Using design file amc_library/ram_l3_n13.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ram_l3_n13-rtl File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l3_n13.vhd Line: 21
    Info (12023): Found entity 1: ram_l3_n13 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l3_n13.vhd Line: 8
Info (12128): Elaborating entity "ram_l3_n13" for hierarchy "layer_l3:hl3|neuron_l3_n13:n13|ram_l3_n13:ram_n13" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l3_n13.vhd Line: 94
Warning (12125): Using design file amc_library/neuron_l3_n14.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: neuron_l3_n14-bhv File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l3_n14.vhd Line: 26
    Info (12023): Found entity 1: neuron_l3_n14 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l3_n14.vhd Line: 11
Info (12128): Elaborating entity "neuron_l3_n14" for hierarchy "layer_l3:hl3|neuron_l3_n14:n14" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/layer_l3.vhd Line: 454
Warning (10540): VHDL Signal Declaration warning at neuron_l3_n14.vhd(37): used explicit default value for signal "r_wr" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l3_n14.vhd Line: 37
Warning (10540): VHDL Signal Declaration warning at neuron_l3_n14.vhd(39): used explicit default value for signal "r_data_in_ram" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l3_n14.vhd Line: 39
Warning (12125): Using design file amc_library/ram_l3_n14.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ram_l3_n14-rtl File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l3_n14.vhd Line: 21
    Info (12023): Found entity 1: ram_l3_n14 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l3_n14.vhd Line: 8
Info (12128): Elaborating entity "ram_l3_n14" for hierarchy "layer_l3:hl3|neuron_l3_n14:n14|ram_l3_n14:ram_n14" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l3_n14.vhd Line: 94
Warning (12125): Using design file amc_library/neuron_l3_n15.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: neuron_l3_n15-bhv File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l3_n15.vhd Line: 26
    Info (12023): Found entity 1: neuron_l3_n15 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l3_n15.vhd Line: 11
Info (12128): Elaborating entity "neuron_l3_n15" for hierarchy "layer_l3:hl3|neuron_l3_n15:n15" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/layer_l3.vhd Line: 455
Warning (10540): VHDL Signal Declaration warning at neuron_l3_n15.vhd(37): used explicit default value for signal "r_wr" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l3_n15.vhd Line: 37
Warning (10540): VHDL Signal Declaration warning at neuron_l3_n15.vhd(39): used explicit default value for signal "r_data_in_ram" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l3_n15.vhd Line: 39
Warning (12125): Using design file amc_library/ram_l3_n15.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ram_l3_n15-rtl File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l3_n15.vhd Line: 21
    Info (12023): Found entity 1: ram_l3_n15 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l3_n15.vhd Line: 8
Info (12128): Elaborating entity "ram_l3_n15" for hierarchy "layer_l3:hl3|neuron_l3_n15:n15|ram_l3_n15:ram_n15" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l3_n15.vhd Line: 94
Warning (12125): Using design file amc_library/neuron_l3_n16.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: neuron_l3_n16-bhv File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l3_n16.vhd Line: 26
    Info (12023): Found entity 1: neuron_l3_n16 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l3_n16.vhd Line: 11
Info (12128): Elaborating entity "neuron_l3_n16" for hierarchy "layer_l3:hl3|neuron_l3_n16:n16" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/layer_l3.vhd Line: 456
Warning (10540): VHDL Signal Declaration warning at neuron_l3_n16.vhd(37): used explicit default value for signal "r_wr" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l3_n16.vhd Line: 37
Warning (10540): VHDL Signal Declaration warning at neuron_l3_n16.vhd(39): used explicit default value for signal "r_data_in_ram" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l3_n16.vhd Line: 39
Warning (12125): Using design file amc_library/ram_l3_n16.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ram_l3_n16-rtl File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l3_n16.vhd Line: 21
    Info (12023): Found entity 1: ram_l3_n16 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l3_n16.vhd Line: 8
Info (12128): Elaborating entity "ram_l3_n16" for hierarchy "layer_l3:hl3|neuron_l3_n16:n16|ram_l3_n16:ram_n16" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l3_n16.vhd Line: 94
Warning (12125): Using design file amc_library/neuron_l3_n17.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: neuron_l3_n17-bhv File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l3_n17.vhd Line: 26
    Info (12023): Found entity 1: neuron_l3_n17 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l3_n17.vhd Line: 11
Info (12128): Elaborating entity "neuron_l3_n17" for hierarchy "layer_l3:hl3|neuron_l3_n17:n17" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/layer_l3.vhd Line: 457
Warning (10540): VHDL Signal Declaration warning at neuron_l3_n17.vhd(37): used explicit default value for signal "r_wr" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l3_n17.vhd Line: 37
Warning (10540): VHDL Signal Declaration warning at neuron_l3_n17.vhd(39): used explicit default value for signal "r_data_in_ram" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l3_n17.vhd Line: 39
Warning (12125): Using design file amc_library/ram_l3_n17.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ram_l3_n17-rtl File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l3_n17.vhd Line: 21
    Info (12023): Found entity 1: ram_l3_n17 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l3_n17.vhd Line: 8
Info (12128): Elaborating entity "ram_l3_n17" for hierarchy "layer_l3:hl3|neuron_l3_n17:n17|ram_l3_n17:ram_n17" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l3_n17.vhd Line: 94
Warning (12125): Using design file amc_library/neuron_l3_n18.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: neuron_l3_n18-bhv File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l3_n18.vhd Line: 26
    Info (12023): Found entity 1: neuron_l3_n18 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l3_n18.vhd Line: 11
Info (12128): Elaborating entity "neuron_l3_n18" for hierarchy "layer_l3:hl3|neuron_l3_n18:n18" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/layer_l3.vhd Line: 458
Warning (10540): VHDL Signal Declaration warning at neuron_l3_n18.vhd(37): used explicit default value for signal "r_wr" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l3_n18.vhd Line: 37
Warning (10540): VHDL Signal Declaration warning at neuron_l3_n18.vhd(39): used explicit default value for signal "r_data_in_ram" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l3_n18.vhd Line: 39
Warning (12125): Using design file amc_library/ram_l3_n18.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ram_l3_n18-rtl File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l3_n18.vhd Line: 21
    Info (12023): Found entity 1: ram_l3_n18 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l3_n18.vhd Line: 8
Info (12128): Elaborating entity "ram_l3_n18" for hierarchy "layer_l3:hl3|neuron_l3_n18:n18|ram_l3_n18:ram_n18" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l3_n18.vhd Line: 94
Warning (12125): Using design file amc_library/neuron_l3_n19.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: neuron_l3_n19-bhv File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l3_n19.vhd Line: 26
    Info (12023): Found entity 1: neuron_l3_n19 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l3_n19.vhd Line: 11
Info (12128): Elaborating entity "neuron_l3_n19" for hierarchy "layer_l3:hl3|neuron_l3_n19:n19" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/layer_l3.vhd Line: 459
Warning (10540): VHDL Signal Declaration warning at neuron_l3_n19.vhd(37): used explicit default value for signal "r_wr" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l3_n19.vhd Line: 37
Warning (10540): VHDL Signal Declaration warning at neuron_l3_n19.vhd(39): used explicit default value for signal "r_data_in_ram" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l3_n19.vhd Line: 39
Warning (12125): Using design file amc_library/ram_l3_n19.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ram_l3_n19-rtl File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l3_n19.vhd Line: 21
    Info (12023): Found entity 1: ram_l3_n19 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l3_n19.vhd Line: 8
Info (12128): Elaborating entity "ram_l3_n19" for hierarchy "layer_l3:hl3|neuron_l3_n19:n19|ram_l3_n19:ram_n19" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l3_n19.vhd Line: 94
Warning (12125): Using design file amc_library/layer_l4.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: layer_l4-bhv File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/layer_l4.vhd Line: 26
    Info (12023): Found entity 1: layer_l4 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/layer_l4.vhd Line: 11
Info (12128): Elaborating entity "layer_l4" for hierarchy "layer_l4:ol" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/amc.vhd Line: 178
Warning (12125): Using design file amc_library/max.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: max-bhv File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/max.vhd Line: 23
    Info (12023): Found entity 1: max File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/max.vhd Line: 8
Info (12128): Elaborating entity "max" for hierarchy "layer_l4:ol|max:act_max" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/layer_l4.vhd Line: 154
Warning (10445): VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhdl(1470): subtype or type has null range File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/ieee_proposed/fixed_pkg_c.vhdl Line: 1470
Warning (10445): VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhdl(1471): subtype or type has null range File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/ieee_proposed/fixed_pkg_c.vhdl Line: 1471
Warning (10445): VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhdl(1472): subtype or type has null range File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/ieee_proposed/fixed_pkg_c.vhdl Line: 1472
Warning (10325): VHDL Choice warning at std_1164_vhdl1993.vhd(1092): ignored choice containing meta-value "'U'" File: c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/1993/std_1164_vhdl1993.vhd Line: 1092
Warning (10325): VHDL Choice warning at std_1164_vhdl1993.vhd(1092): ignored choice containing meta-value "'X'" File: c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/1993/std_1164_vhdl1993.vhd Line: 1092
Warning (10325): VHDL Choice warning at std_1164_vhdl1993.vhd(1092): ignored choice containing meta-value "'Z'" File: c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/1993/std_1164_vhdl1993.vhd Line: 1092
Warning (10325): VHDL Choice warning at std_1164_vhdl1993.vhd(1092): ignored choice containing meta-value "'W'" File: c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/1993/std_1164_vhdl1993.vhd Line: 1092
Warning (10325): VHDL Choice warning at std_1164_vhdl1993.vhd(1092): ignored choice containing meta-value "'-'" File: c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/1993/std_1164_vhdl1993.vhd Line: 1092
Warning (10631): VHDL Process Statement warning at max.vhd(33): inferring latch(es) for signal or variable "r_result", which holds its previous value in one or more paths through the process File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/max.vhd Line: 33
Info (10041): Inferred latch for "r_result[0]" at max.vhd(33) File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/max.vhd Line: 33
Info (10041): Inferred latch for "r_result[1]" at max.vhd(33) File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/max.vhd Line: 33
Info (10041): Inferred latch for "r_result[2]" at max.vhd(33) File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/max.vhd Line: 33
Info (10041): Inferred latch for "r_result[3]" at max.vhd(33) File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/max.vhd Line: 33
Warning (12125): Using design file amc_library/neuron_l4_n0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: neuron_l4_n0-bhv File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l4_n0.vhd Line: 26
    Info (12023): Found entity 1: neuron_l4_n0 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l4_n0.vhd Line: 11
Info (12128): Elaborating entity "neuron_l4_n0" for hierarchy "layer_l4:ol|neuron_l4_n0:n0" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/layer_l4.vhd Line: 155
Warning (10540): VHDL Signal Declaration warning at neuron_l4_n0.vhd(37): used explicit default value for signal "r_wr" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l4_n0.vhd Line: 37
Warning (10540): VHDL Signal Declaration warning at neuron_l4_n0.vhd(39): used explicit default value for signal "r_data_in_ram" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l4_n0.vhd Line: 39
Warning (12125): Using design file amc_library/ram_l4_n0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ram_l4_n0-rtl File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l4_n0.vhd Line: 21
    Info (12023): Found entity 1: ram_l4_n0 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l4_n0.vhd Line: 8
Info (12128): Elaborating entity "ram_l4_n0" for hierarchy "layer_l4:ol|neuron_l4_n0:n0|ram_l4_n0:ram_n0" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l4_n0.vhd Line: 83
Warning (12125): Using design file amc_library/neuron_l4_n1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: neuron_l4_n1-bhv File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l4_n1.vhd Line: 26
    Info (12023): Found entity 1: neuron_l4_n1 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l4_n1.vhd Line: 11
Info (12128): Elaborating entity "neuron_l4_n1" for hierarchy "layer_l4:ol|neuron_l4_n1:n1" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/layer_l4.vhd Line: 156
Warning (10540): VHDL Signal Declaration warning at neuron_l4_n1.vhd(37): used explicit default value for signal "r_wr" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l4_n1.vhd Line: 37
Warning (10540): VHDL Signal Declaration warning at neuron_l4_n1.vhd(39): used explicit default value for signal "r_data_in_ram" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l4_n1.vhd Line: 39
Warning (12125): Using design file amc_library/ram_l4_n1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ram_l4_n1-rtl File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l4_n1.vhd Line: 21
    Info (12023): Found entity 1: ram_l4_n1 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l4_n1.vhd Line: 8
Info (12128): Elaborating entity "ram_l4_n1" for hierarchy "layer_l4:ol|neuron_l4_n1:n1|ram_l4_n1:ram_n1" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l4_n1.vhd Line: 83
Warning (12125): Using design file amc_library/neuron_l4_n2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: neuron_l4_n2-bhv File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l4_n2.vhd Line: 26
    Info (12023): Found entity 1: neuron_l4_n2 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l4_n2.vhd Line: 11
Info (12128): Elaborating entity "neuron_l4_n2" for hierarchy "layer_l4:ol|neuron_l4_n2:n2" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/layer_l4.vhd Line: 157
Warning (10540): VHDL Signal Declaration warning at neuron_l4_n2.vhd(37): used explicit default value for signal "r_wr" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l4_n2.vhd Line: 37
Warning (10540): VHDL Signal Declaration warning at neuron_l4_n2.vhd(39): used explicit default value for signal "r_data_in_ram" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l4_n2.vhd Line: 39
Warning (12125): Using design file amc_library/ram_l4_n2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ram_l4_n2-rtl File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l4_n2.vhd Line: 21
    Info (12023): Found entity 1: ram_l4_n2 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l4_n2.vhd Line: 8
Info (12128): Elaborating entity "ram_l4_n2" for hierarchy "layer_l4:ol|neuron_l4_n2:n2|ram_l4_n2:ram_n2" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l4_n2.vhd Line: 83
Warning (12125): Using design file amc_library/neuron_l4_n3.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: neuron_l4_n3-bhv File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l4_n3.vhd Line: 26
    Info (12023): Found entity 1: neuron_l4_n3 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l4_n3.vhd Line: 11
Info (12128): Elaborating entity "neuron_l4_n3" for hierarchy "layer_l4:ol|neuron_l4_n3:n3" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/layer_l4.vhd Line: 158
Warning (10540): VHDL Signal Declaration warning at neuron_l4_n3.vhd(37): used explicit default value for signal "r_wr" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l4_n3.vhd Line: 37
Warning (10540): VHDL Signal Declaration warning at neuron_l4_n3.vhd(39): used explicit default value for signal "r_data_in_ram" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l4_n3.vhd Line: 39
Warning (12125): Using design file amc_library/ram_l4_n3.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ram_l4_n3-rtl File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l4_n3.vhd Line: 21
    Info (12023): Found entity 1: ram_l4_n3 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l4_n3.vhd Line: 8
Info (12128): Elaborating entity "ram_l4_n3" for hierarchy "layer_l4:ol|neuron_l4_n3:n3|ram_l4_n3:ram_n3" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l4_n3.vhd Line: 83
Warning (12125): Using design file amc_library/neuron_l4_n4.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: neuron_l4_n4-bhv File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l4_n4.vhd Line: 26
    Info (12023): Found entity 1: neuron_l4_n4 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l4_n4.vhd Line: 11
Info (12128): Elaborating entity "neuron_l4_n4" for hierarchy "layer_l4:ol|neuron_l4_n4:n4" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/layer_l4.vhd Line: 159
Warning (10540): VHDL Signal Declaration warning at neuron_l4_n4.vhd(37): used explicit default value for signal "r_wr" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l4_n4.vhd Line: 37
Warning (10540): VHDL Signal Declaration warning at neuron_l4_n4.vhd(39): used explicit default value for signal "r_data_in_ram" because signal was never assigned a value File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l4_n4.vhd Line: 39
Warning (12125): Using design file amc_library/ram_l4_n4.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ram_l4_n4-rtl File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l4_n4.vhd Line: 21
    Info (12023): Found entity 1: ram_l4_n4 File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/ram_l4_n4.vhd Line: 8
Info (12128): Elaborating entity "ram_l4_n4" for hierarchy "layer_l4:ol|neuron_l4_n4:n4|ram_l4_n4:ram_n4" File: c:/users/adeni/documents/mestrado/amc_vhdl/amc_library/neuron_l4_n4.vhd Line: 83
Info (19000): Inferred 85 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "layer_l4:ol|neuron_l4_n0:n0|ram_l4_n0:ram_n0|r_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 50
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/amc.ram0_ram_l4_n0_694add53.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "layer_l4:ol|neuron_l4_n4:n4|ram_l4_n4:ram_n4|r_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 50
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/amc.ram0_ram_l4_n4_5a3d30c.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "layer_l4:ol|neuron_l4_n1:n1|ram_l4_n1:ram_n1|r_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 50
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/amc.ram0_ram_l4_n1_8996a05e.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "layer_l4:ol|neuron_l4_n2:n2|ram_l4_n2:ram_n2|r_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 50
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/amc.ram0_ram_l4_n2_358570de.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "layer_l4:ol|neuron_l4_n3:n3|ram_l4_n3:ram_n3|r_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 50
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/amc.ram0_ram_l4_n3_def6b147.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "layer_l3:hl3|neuron_l3_n0:n0|ram_l3_n0:ram_n0|r_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 50
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/amc.ram0_ram_l3_n0_f7b22133.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "layer_l3:hl3|neuron_l3_n1:n1|ram_l3_n1:ram_n1|r_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 50
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/amc.ram0_ram_l3_n1_4f877ee8.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "layer_l3:hl3|neuron_l3_n2:n2|ram_l3_n2:ram_n2|r_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 50
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/amc.ram0_ram_l3_n2_e584355.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "layer_l3:hl3|neuron_l3_n3:n3|ram_l3_n3:ram_n3|r_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 50
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/amc.ram0_ram_l3_n3_5fb2527f.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "layer_l3:hl3|neuron_l3_n4:n4|ram_l3_n4:ram_n4|r_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 50
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/amc.ram0_ram_l3_n4_8d471aad.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "layer_l3:hl3|neuron_l3_n5:n5|ram_l3_n5:ram_n5|r_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 50
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/amc.ram0_ram_l3_n5_2a34b9bb.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "layer_l3:hl3|neuron_l3_n6:n6|ram_l3_n6:ram_n6|r_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 50
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/amc.ram0_ram_l3_n6_750a214e.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "layer_l3:hl3|neuron_l3_n7:n7|ram_l3_n7:ram_n7|r_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 50
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/amc.ram0_ram_l3_n7_14087c57.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "layer_l3:hl3|neuron_l3_n8:n8|ram_l3_n8:ram_n8|r_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 50
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/amc.ram0_ram_l3_n8_66b460aa.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "layer_l3:hl3|neuron_l3_n9:n9|ram_l3_n9:ram_n9|r_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 50
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/amc.ram0_ram_l3_n9_c01dd03b.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "layer_l3:hl3|neuron_l3_n10:n10|ram_l3_n10:ram_n10|r_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 50
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/amc.ram0_ram_l3_n10_e6f343c5.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "layer_l3:hl3|neuron_l3_n11:n11|ram_l3_n11:ram_n11|r_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 50
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/amc.ram0_ram_l3_n11_4b512b6f.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "layer_l3:hl3|neuron_l3_n12:n12|ram_l3_n12:ram_n12|r_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 50
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/amc.ram0_ram_l3_n12_53dc34e0.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "layer_l3:hl3|neuron_l3_n13:n13|ram_l3_n13:ram_n13|r_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 50
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/amc.ram0_ram_l3_n13_51a294a4.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "layer_l3:hl3|neuron_l3_n14:n14|ram_l3_n14:ram_n14|r_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 50
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/amc.ram0_ram_l3_n14_1e5080c9.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "layer_l3:hl3|neuron_l3_n15:n15|ram_l3_n15:ram_n15|r_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 50
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/amc.ram0_ram_l3_n15_5b6856b2.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "layer_l3:hl3|neuron_l3_n16:n16|ram_l3_n16:ram_n16|r_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 50
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/amc.ram0_ram_l3_n16_cc8f4fe0.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "layer_l3:hl3|neuron_l3_n17:n17|ram_l3_n17:ram_n17|r_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 50
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/amc.ram0_ram_l3_n17_b451357b.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "layer_l3:hl3|neuron_l3_n18:n18|ram_l3_n18:ram_n18|r_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 50
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/amc.ram0_ram_l3_n18_93381c4.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "layer_l3:hl3|neuron_l3_n19:n19|ram_l3_n19:ram_n19|r_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 50
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/amc.ram0_ram_l3_n19_81eddf69.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "layer_l2:hl2|neuron_l2_n0:n0|ram_l2_n0:ram_n0|r_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 50
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/amc.ram0_ram_l2_n0_9984f918.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "layer_l2:hl2|neuron_l2_n1:n1|ram_l2_n1:ram_n1|r_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 50
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/amc.ram0_ram_l2_n1_e6b544a2.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "layer_l2:hl2|neuron_l2_n2:n2|ram_l2_n2:ram_n2|r_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 50
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/amc.ram0_ram_l2_n2_b85cbbc0.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "layer_l2:hl2|neuron_l2_n3:n3|ram_l2_n3:ram_n3|r_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 50
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/amc.ram0_ram_l2_n3_828e9d63.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "layer_l2:hl2|neuron_l2_n4:n4|ram_l2_n4:ram_n4|r_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 50
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/amc.ram0_ram_l2_n4_5991c8c.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "layer_l2:hl2|neuron_l2_n5:n5|ram_l2_n5:ram_n5|r_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 50
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/amc.ram0_ram_l2_n5_6c0631a6.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "layer_l2:hl2|neuron_l2_n6:n6|ram_l2_n6:ram_n6|r_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 50
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/amc.ram0_ram_l2_n6_93d9fa31.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "layer_l2:hl2|neuron_l2_n7:n7|ram_l2_n7:ram_n7|r_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 50
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/amc.ram0_ram_l2_n7_d2851b15.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "layer_l2:hl2|neuron_l2_n8:n8|ram_l2_n8:ram_n8|r_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 50
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/amc.ram0_ram_l2_n8_49afd140.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "layer_l2:hl2|neuron_l2_n9:n9|ram_l2_n9:ram_n9|r_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 50
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/amc.ram0_ram_l2_n9_6883de4e.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "layer_l2:hl2|neuron_l2_n10:n10|ram_l2_n10:ram_n10|r_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 50
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/amc.ram0_ram_l2_n10_8c4d8742.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "layer_l2:hl2|neuron_l2_n11:n11|ram_l2_n11:ram_n11|r_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 50
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/amc.ram0_ram_l2_n11_b2e0c545.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "layer_l2:hl2|neuron_l2_n12:n12|ram_l2_n12:ram_n12|r_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 50
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/amc.ram0_ram_l2_n12_158fd11b.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "layer_l2:hl2|neuron_l2_n13:n13|ram_l2_n13:ram_n13|r_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 50
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/amc.ram0_ram_l2_n13_f3922e5.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "layer_l2:hl2|neuron_l2_n14:n14|ram_l2_n14:ram_n14|r_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 50
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/amc.ram0_ram_l2_n14_11dafe98.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "layer_l2:hl2|neuron_l2_n15:n15|ram_l2_n15:ram_n15|r_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 50
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/amc.ram0_ram_l2_n15_5749f24a.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "layer_l2:hl2|neuron_l2_n16:n16|ram_l2_n16:ram_n16|r_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 50
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/amc.ram0_ram_l2_n16_eb606c17.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "layer_l2:hl2|neuron_l2_n17:n17|ram_l2_n17:ram_n17|r_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 50
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/amc.ram0_ram_l2_n17_9a88a76b.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "layer_l2:hl2|neuron_l2_n18:n18|ram_l2_n18:ram_n18|r_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 50
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/amc.ram0_ram_l2_n18_c0d4e48b.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "layer_l2:hl2|neuron_l2_n19:n19|ram_l2_n19:ram_n19|r_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 50
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/amc.ram0_ram_l2_n19_5d3a2b10.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "layer_l2:hl2|neuron_l2_n20:n20|ram_l2_n20:ram_n20|r_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 50
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/amc.ram0_ram_l2_n20_251ae03c.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "layer_l2:hl2|neuron_l2_n21:n21|ram_l2_n21:ram_n21|r_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 50
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/amc.ram0_ram_l2_n21_b8d5bd46.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "layer_l2:hl2|neuron_l2_n22:n22|ram_l2_n22:ram_n22|r_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 50
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/amc.ram0_ram_l2_n22_3b3a7bbd.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "layer_l2:hl2|neuron_l2_n23:n23|ram_l2_n23:ram_n23|r_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 50
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/amc.ram0_ram_l2_n23_3795b47a.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "layer_l1:hl1|neuron_l1_n0:n0|ram_l1_n0:ram_n0|r_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 50
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/amc.ram0_ram_l1_n0_747a3093.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "layer_l1:hl1|neuron_l1_n1:n1|ram_l1_n1:ram_n1|r_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 50
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/amc.ram0_ram_l1_n1_1e703d28.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "layer_l1:hl1|neuron_l1_n2:n2|ram_l1_n2:ram_n2|r_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 50
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/amc.ram0_ram_l1_n2_4faac1c.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "layer_l1:hl1|neuron_l1_n3:n3|ram_l1_n3:ram_n3|r_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 50
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/amc.ram0_ram_l1_n3_65654c6a.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "layer_l1:hl1|neuron_l1_n4:n4|ram_l1_n4:ram_n4|r_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 50
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/amc.ram0_ram_l1_n4_b46945f7.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "layer_l1:hl1|neuron_l1_n5:n5|ram_l1_n5:ram_n5|r_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 50
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/amc.ram0_ram_l1_n5_138c6fb.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "layer_l1:hl1|neuron_l1_n6:n6|ram_l1_n6:ram_n6|r_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 50
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/amc.ram0_ram_l1_n6_ce032c85.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "layer_l1:hl1|neuron_l1_n7:n7|ram_l1_n7:ram_n7|r_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 50
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/amc.ram0_ram_l1_n7_82943e8b.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "layer_l1:hl1|neuron_l1_n8:n8|ram_l1_n8:ram_n8|r_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 50
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/amc.ram0_ram_l1_n8_f7881746.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "layer_l1:hl1|neuron_l1_n9:n9|ram_l1_n9:ram_n9|r_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 50
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/amc.ram0_ram_l1_n9_74a263b5.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "layer_l1:hl1|neuron_l1_n10:n10|ram_l1_n10:ram_n10|r_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 50
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/amc.ram0_ram_l1_n10_1b3c7aa4.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "layer_l1:hl1|neuron_l1_n11:n11|ram_l1_n11:ram_n11|r_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 50
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/amc.ram0_ram_l1_n11_e56adf6f.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "layer_l1:hl1|neuron_l1_n12:n12|ram_l1_n12:ram_n12|r_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 50
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/amc.ram0_ram_l1_n12_9b2caf5e.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "layer_l1:hl1|neuron_l1_n13:n13|ram_l1_n13:ram_n13|r_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 50
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/amc.ram0_ram_l1_n13_ed95ef63.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "layer_l1:hl1|neuron_l1_n14:n14|ram_l1_n14:ram_n14|r_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 50
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/amc.ram0_ram_l1_n14_4f01a62.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "layer_l1:hl1|neuron_l1_n15:n15|ram_l1_n15:ram_n15|r_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 50
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/amc.ram0_ram_l1_n15_10c1159d.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "layer_l1:hl1|neuron_l1_n16:n16|ram_l1_n16:ram_n16|r_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 50
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/amc.ram0_ram_l1_n16_49683699.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "layer_l1:hl1|neuron_l1_n17:n17|ram_l1_n17:ram_n17|r_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 50
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/amc.ram0_ram_l1_n17_50b2f19e.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "layer_l1:hl1|neuron_l1_n18:n18|ram_l1_n18:ram_n18|r_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 50
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/amc.ram0_ram_l1_n18_6743aef3.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "layer_l1:hl1|neuron_l1_n19:n19|ram_l1_n19:ram_n19|r_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 50
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/amc.ram0_ram_l1_n19_1c7eb401.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "layer_l1:hl1|neuron_l1_n20:n20|ram_l1_n20:ram_n20|r_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 50
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/amc.ram0_ram_l1_n20_92a4d6a0.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "layer_l1:hl1|neuron_l1_n21:n21|ram_l1_n21:ram_n21|r_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 50
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/amc.ram0_ram_l1_n21_a04677cf.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "layer_l1:hl1|neuron_l1_n22:n22|ram_l1_n22:ram_n22|r_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 50
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/amc.ram0_ram_l1_n22_b2496f4a.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "layer_l1:hl1|neuron_l1_n23:n23|ram_l1_n23:ram_n23|r_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 50
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/amc.ram0_ram_l1_n23_ed5d1006.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "layer_l1:hl1|neuron_l1_n24:n24|ram_l1_n24:ram_n24|r_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 50
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/amc.ram0_ram_l1_n24_5412979e.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "layer_l1:hl1|neuron_l1_n25:n25|ram_l1_n25:ram_n25|r_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 50
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/amc.ram0_ram_l1_n25_db6b7cd3.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "layer_l1:hl1|neuron_l1_n26:n26|ram_l1_n26:ram_n26|r_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 50
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/amc.ram0_ram_l1_n26_567a9c8f.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "layer_l1:hl1|neuron_l1_n27:n27|ram_l1_n27:ram_n27|r_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 50
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/amc.ram0_ram_l1_n27_9b539889.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "layer_l1:hl1|neuron_l1_n28:n28|ram_l1_n28:ram_n28|r_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 50
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/amc.ram0_ram_l1_n28_13399c69.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "layer_l1:hl1|neuron_l1_n29:n29|ram_l1_n29:ram_n29|r_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 50
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/amc.ram0_ram_l1_n29_c2f3bda.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "layer_l0:il|neuron_l0_n0:n0|ram_l0_n0:ram_n0|r_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 50
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/amc.ram0_ram_l0_n0_bc3f8911.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "layer_l0:il|neuron_l0_n1:n1|ram_l0_n1:ram_n1|r_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 50
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/amc.ram0_ram_l0_n1_c778f6b2.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "layer_l0:il|neuron_l0_n2:n2|ram_l0_n2:ram_n2|r_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 50
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/amc.ram0_ram_l0_n2_6a85a96e.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "layer_l0:il|neuron_l0_n3:n3|ram_l0_n3:ram_n3|r_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 50
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/amc.ram0_ram_l0_n3_c657f7b5.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "layer_l0:il|neuron_l0_n4:n4|ram_l0_n4:ram_n4|r_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 50
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/amc.ram0_ram_l0_n4_46c95b9a.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "layer_l0:il|neuron_l0_n5:n5|ram_l0_n5:ram_n5|r_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 50
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/amc.ram0_ram_l0_n5_3a767d8e.hdl.mif
Info (278001): Inferred 85 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "layer_l4:ol|neuron_l4_n4:n4|mac:mac_n4|Mult0" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/ieee_proposed/fixed_pkg_c.vhdl Line: 2520
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "layer_l4:ol|neuron_l4_n0:n0|mac:mac_n0|Mult0" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/ieee_proposed/fixed_pkg_c.vhdl Line: 2520
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "layer_l4:ol|neuron_l4_n1:n1|mac:mac_n1|Mult0" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/ieee_proposed/fixed_pkg_c.vhdl Line: 2520
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "layer_l4:ol|neuron_l4_n2:n2|mac:mac_n2|Mult0" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/ieee_proposed/fixed_pkg_c.vhdl Line: 2520
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "layer_l4:ol|neuron_l4_n3:n3|mac:mac_n3|Mult0" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/ieee_proposed/fixed_pkg_c.vhdl Line: 2520
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "layer_l3:hl3|neuron_l3_n9:n9|mac:mac_n9|Mult0" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/ieee_proposed/fixed_pkg_c.vhdl Line: 2520
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "layer_l3:hl3|neuron_l3_n13:n13|mac:mac_n13|Mult0" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/ieee_proposed/fixed_pkg_c.vhdl Line: 2520
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "layer_l3:hl3|neuron_l3_n2:n2|mac:mac_n2|Mult0" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/ieee_proposed/fixed_pkg_c.vhdl Line: 2520
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "layer_l3:hl3|neuron_l3_n4:n4|mac:mac_n4|Mult0" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/ieee_proposed/fixed_pkg_c.vhdl Line: 2520
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "layer_l3:hl3|neuron_l3_n0:n0|mac:mac_n0|Mult0" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/ieee_proposed/fixed_pkg_c.vhdl Line: 2520
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "layer_l3:hl3|neuron_l3_n7:n7|mac:mac_n7|Mult0" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/ieee_proposed/fixed_pkg_c.vhdl Line: 2520
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "layer_l3:hl3|neuron_l3_n15:n15|mac:mac_n15|Mult0" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/ieee_proposed/fixed_pkg_c.vhdl Line: 2520
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "layer_l3:hl3|neuron_l3_n17:n17|mac:mac_n17|Mult0" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/ieee_proposed/fixed_pkg_c.vhdl Line: 2520
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "layer_l3:hl3|neuron_l3_n16:n16|mac:mac_n16|Mult0" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/ieee_proposed/fixed_pkg_c.vhdl Line: 2520
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "layer_l3:hl3|neuron_l3_n5:n5|mac:mac_n5|Mult0" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/ieee_proposed/fixed_pkg_c.vhdl Line: 2520
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "layer_l3:hl3|neuron_l3_n1:n1|mac:mac_n1|Mult0" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/ieee_proposed/fixed_pkg_c.vhdl Line: 2520
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "layer_l3:hl3|neuron_l3_n10:n10|mac:mac_n10|Mult0" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/ieee_proposed/fixed_pkg_c.vhdl Line: 2520
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "layer_l3:hl3|neuron_l3_n6:n6|mac:mac_n6|Mult0" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/ieee_proposed/fixed_pkg_c.vhdl Line: 2520
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "layer_l3:hl3|neuron_l3_n14:n14|mac:mac_n14|Mult0" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/ieee_proposed/fixed_pkg_c.vhdl Line: 2520
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "layer_l3:hl3|neuron_l3_n8:n8|mac:mac_n8|Mult0" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/ieee_proposed/fixed_pkg_c.vhdl Line: 2520
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "layer_l3:hl3|neuron_l3_n12:n12|mac:mac_n12|Mult0" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/ieee_proposed/fixed_pkg_c.vhdl Line: 2520
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "layer_l3:hl3|neuron_l3_n11:n11|mac:mac_n11|Mult0" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/ieee_proposed/fixed_pkg_c.vhdl Line: 2520
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "layer_l3:hl3|neuron_l3_n3:n3|mac:mac_n3|Mult0" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/ieee_proposed/fixed_pkg_c.vhdl Line: 2520
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "layer_l3:hl3|neuron_l3_n18:n18|mac:mac_n18|Mult0" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/ieee_proposed/fixed_pkg_c.vhdl Line: 2520
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "layer_l3:hl3|neuron_l3_n19:n19|mac:mac_n19|Mult0" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/ieee_proposed/fixed_pkg_c.vhdl Line: 2520
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "layer_l2:hl2|neuron_l2_n10:n10|mac:mac_n10|Mult0" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/ieee_proposed/fixed_pkg_c.vhdl Line: 2520
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "layer_l2:hl2|neuron_l2_n2:n2|mac:mac_n2|Mult0" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/ieee_proposed/fixed_pkg_c.vhdl Line: 2520
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "layer_l2:hl2|neuron_l2_n13:n13|mac:mac_n13|Mult0" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/ieee_proposed/fixed_pkg_c.vhdl Line: 2520
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "layer_l2:hl2|neuron_l2_n8:n8|mac:mac_n8|Mult0" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/ieee_proposed/fixed_pkg_c.vhdl Line: 2520
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "layer_l2:hl2|neuron_l2_n0:n0|mac:mac_n0|Mult0" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/ieee_proposed/fixed_pkg_c.vhdl Line: 2520
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "layer_l2:hl2|neuron_l2_n12:n12|mac:mac_n12|Mult0" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/ieee_proposed/fixed_pkg_c.vhdl Line: 2520
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "layer_l2:hl2|neuron_l2_n17:n17|mac:mac_n17|Mult0" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/ieee_proposed/fixed_pkg_c.vhdl Line: 2520
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "layer_l2:hl2|neuron_l2_n21:n21|mac:mac_n21|Mult0" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/ieee_proposed/fixed_pkg_c.vhdl Line: 2520
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "layer_l2:hl2|neuron_l2_n20:n20|mac:mac_n20|Mult0" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/ieee_proposed/fixed_pkg_c.vhdl Line: 2520
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "layer_l2:hl2|neuron_l2_n6:n6|mac:mac_n6|Mult0" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/ieee_proposed/fixed_pkg_c.vhdl Line: 2520
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "layer_l2:hl2|neuron_l2_n14:n14|mac:mac_n14|Mult0" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/ieee_proposed/fixed_pkg_c.vhdl Line: 2520
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "layer_l2:hl2|neuron_l2_n9:n9|mac:mac_n9|Mult0" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/ieee_proposed/fixed_pkg_c.vhdl Line: 2520
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "layer_l2:hl2|neuron_l2_n5:n5|mac:mac_n5|Mult0" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/ieee_proposed/fixed_pkg_c.vhdl Line: 2520
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "layer_l2:hl2|neuron_l2_n1:n1|mac:mac_n1|Mult0" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/ieee_proposed/fixed_pkg_c.vhdl Line: 2520
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "layer_l2:hl2|neuron_l2_n4:n4|mac:mac_n4|Mult0" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/ieee_proposed/fixed_pkg_c.vhdl Line: 2520
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "layer_l2:hl2|neuron_l2_n11:n11|mac:mac_n11|Mult0" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/ieee_proposed/fixed_pkg_c.vhdl Line: 2520
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "layer_l2:hl2|neuron_l2_n7:n7|mac:mac_n7|Mult0" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/ieee_proposed/fixed_pkg_c.vhdl Line: 2520
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "layer_l2:hl2|neuron_l2_n3:n3|mac:mac_n3|Mult0" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/ieee_proposed/fixed_pkg_c.vhdl Line: 2520
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "layer_l2:hl2|neuron_l2_n15:n15|mac:mac_n15|Mult0" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/ieee_proposed/fixed_pkg_c.vhdl Line: 2520
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "layer_l2:hl2|neuron_l2_n18:n18|mac:mac_n18|Mult0" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/ieee_proposed/fixed_pkg_c.vhdl Line: 2520
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "layer_l2:hl2|neuron_l2_n16:n16|mac:mac_n16|Mult0" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/ieee_proposed/fixed_pkg_c.vhdl Line: 2520
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "layer_l2:hl2|neuron_l2_n19:n19|mac:mac_n19|Mult0" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/ieee_proposed/fixed_pkg_c.vhdl Line: 2520
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "layer_l2:hl2|neuron_l2_n22:n22|mac:mac_n22|Mult0" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/ieee_proposed/fixed_pkg_c.vhdl Line: 2520
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "layer_l2:hl2|neuron_l2_n23:n23|mac:mac_n23|Mult0" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/ieee_proposed/fixed_pkg_c.vhdl Line: 2520
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "layer_l1:hl1|neuron_l1_n5:n5|mac:mac_n5|Mult0" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/ieee_proposed/fixed_pkg_c.vhdl Line: 2520
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "layer_l1:hl1|neuron_l1_n9:n9|mac:mac_n9|Mult0" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/ieee_proposed/fixed_pkg_c.vhdl Line: 2520
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "layer_l1:hl1|neuron_l1_n4:n4|mac:mac_n4|Mult0" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/ieee_proposed/fixed_pkg_c.vhdl Line: 2520
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "layer_l1:hl1|neuron_l1_n11:n11|mac:mac_n11|Mult0" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/ieee_proposed/fixed_pkg_c.vhdl Line: 2520
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "layer_l1:hl1|neuron_l1_n3:n3|mac:mac_n3|Mult0" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/ieee_proposed/fixed_pkg_c.vhdl Line: 2520
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "layer_l1:hl1|neuron_l1_n26:n26|mac:mac_n26|Mult0" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/ieee_proposed/fixed_pkg_c.vhdl Line: 2520
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "layer_l1:hl1|neuron_l1_n21:n21|mac:mac_n21|Mult0" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/ieee_proposed/fixed_pkg_c.vhdl Line: 2520
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "layer_l1:hl1|neuron_l1_n22:n22|mac:mac_n22|Mult0" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/ieee_proposed/fixed_pkg_c.vhdl Line: 2520
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "layer_l1:hl1|neuron_l1_n23:n23|mac:mac_n23|Mult0" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/ieee_proposed/fixed_pkg_c.vhdl Line: 2520
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "layer_l1:hl1|neuron_l1_n17:n17|mac:mac_n17|Mult0" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/ieee_proposed/fixed_pkg_c.vhdl Line: 2520
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "layer_l1:hl1|neuron_l1_n19:n19|mac:mac_n19|Mult0" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/ieee_proposed/fixed_pkg_c.vhdl Line: 2520
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "layer_l1:hl1|neuron_l1_n28:n28|mac:mac_n28|Mult0" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/ieee_proposed/fixed_pkg_c.vhdl Line: 2520
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "layer_l1:hl1|neuron_l1_n10:n10|mac:mac_n10|Mult0" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/ieee_proposed/fixed_pkg_c.vhdl Line: 2520
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "layer_l1:hl1|neuron_l1_n6:n6|mac:mac_n6|Mult0" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/ieee_proposed/fixed_pkg_c.vhdl Line: 2520
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "layer_l1:hl1|neuron_l1_n2:n2|mac:mac_n2|Mult0" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/ieee_proposed/fixed_pkg_c.vhdl Line: 2520
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "layer_l1:hl1|neuron_l1_n14:n14|mac:mac_n14|Mult0" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/ieee_proposed/fixed_pkg_c.vhdl Line: 2520
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "layer_l1:hl1|neuron_l1_n1:n1|mac:mac_n1|Mult0" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/ieee_proposed/fixed_pkg_c.vhdl Line: 2520
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "layer_l1:hl1|neuron_l1_n13:n13|mac:mac_n13|Mult0" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/ieee_proposed/fixed_pkg_c.vhdl Line: 2520
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "layer_l1:hl1|neuron_l1_n8:n8|mac:mac_n8|Mult0" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/ieee_proposed/fixed_pkg_c.vhdl Line: 2520
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "layer_l1:hl1|neuron_l1_n0:n0|mac:mac_n0|Mult0" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/ieee_proposed/fixed_pkg_c.vhdl Line: 2520
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "layer_l1:hl1|neuron_l1_n12:n12|mac:mac_n12|Mult0" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/ieee_proposed/fixed_pkg_c.vhdl Line: 2520
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "layer_l1:hl1|neuron_l1_n7:n7|mac:mac_n7|Mult0" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/ieee_proposed/fixed_pkg_c.vhdl Line: 2520
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "layer_l1:hl1|neuron_l1_n15:n15|mac:mac_n15|Mult0" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/ieee_proposed/fixed_pkg_c.vhdl Line: 2520
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "layer_l1:hl1|neuron_l1_n25:n25|mac:mac_n25|Mult0" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/ieee_proposed/fixed_pkg_c.vhdl Line: 2520
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "layer_l1:hl1|neuron_l1_n24:n24|mac:mac_n24|Mult0" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/ieee_proposed/fixed_pkg_c.vhdl Line: 2520
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "layer_l1:hl1|neuron_l1_n27:n27|mac:mac_n27|Mult0" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/ieee_proposed/fixed_pkg_c.vhdl Line: 2520
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "layer_l1:hl1|neuron_l1_n20:n20|mac:mac_n20|Mult0" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/ieee_proposed/fixed_pkg_c.vhdl Line: 2520
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "layer_l1:hl1|neuron_l1_n18:n18|mac:mac_n18|Mult0" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/ieee_proposed/fixed_pkg_c.vhdl Line: 2520
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "layer_l1:hl1|neuron_l1_n16:n16|mac:mac_n16|Mult0" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/ieee_proposed/fixed_pkg_c.vhdl Line: 2520
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "layer_l1:hl1|neuron_l1_n29:n29|mac:mac_n29|Mult0" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/ieee_proposed/fixed_pkg_c.vhdl Line: 2520
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "layer_l0:il|neuron_l0_n2:n2|mac:mac_n2|Mult0" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/ieee_proposed/fixed_pkg_c.vhdl Line: 2520
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "layer_l0:il|neuron_l0_n1:n1|mac:mac_n1|Mult0" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/ieee_proposed/fixed_pkg_c.vhdl Line: 2520
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "layer_l0:il|neuron_l0_n0:n0|mac:mac_n0|Mult0" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/ieee_proposed/fixed_pkg_c.vhdl Line: 2520
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "layer_l0:il|neuron_l0_n3:n3|mac:mac_n3|Mult0" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/ieee_proposed/fixed_pkg_c.vhdl Line: 2520
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "layer_l0:il|neuron_l0_n4:n4|mac:mac_n4|Mult0" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/ieee_proposed/fixed_pkg_c.vhdl Line: 2520
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "layer_l0:il|neuron_l0_n5:n5|mac:mac_n5|Mult0" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/ieee_proposed/fixed_pkg_c.vhdl Line: 2520
Info (12130): Elaborated megafunction instantiation "layer_l4:ol|neuron_l4_n0:n0|ram_l4_n0:ram_n0|altsyncram:r_mem_rtl_0"
Info (12133): Instantiated megafunction "layer_l4:ol|neuron_l4_n0:n0|ram_l4_n0:ram_n0|altsyncram:r_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "50"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/amc.ram0_ram_l4_n0_694add53.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_si61.tdf
    Info (12023): Found entity 1: altsyncram_si61 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_si61.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "layer_l4:ol|neuron_l4_n4:n4|ram_l4_n4:ram_n4|altsyncram:r_mem_rtl_0"
Info (12133): Instantiated megafunction "layer_l4:ol|neuron_l4_n4:n4|ram_l4_n4:ram_n4|altsyncram:r_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "50"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/amc.ram0_ram_l4_n4_5a3d30c.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vg61.tdf
    Info (12023): Found entity 1: altsyncram_vg61 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_vg61.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "layer_l4:ol|neuron_l4_n1:n1|ram_l4_n1:ram_n1|altsyncram:r_mem_rtl_0"
Info (12133): Instantiated megafunction "layer_l4:ol|neuron_l4_n1:n1|ram_l4_n1:ram_n1|altsyncram:r_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "50"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/amc.ram0_ram_l4_n1_8996a05e.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kh61.tdf
    Info (12023): Found entity 1: altsyncram_kh61 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_kh61.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "layer_l4:ol|neuron_l4_n2:n2|ram_l4_n2:ram_n2|altsyncram:r_mem_rtl_0"
Info (12133): Instantiated megafunction "layer_l4:ol|neuron_l4_n2:n2|ram_l4_n2:ram_n2|altsyncram:r_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "50"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/amc.ram0_ram_l4_n2_358570de.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fh61.tdf
    Info (12023): Found entity 1: altsyncram_fh61 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_fh61.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "layer_l4:ol|neuron_l4_n3:n3|ram_l4_n3:ram_n3|altsyncram:r_mem_rtl_0"
Info (12133): Instantiated megafunction "layer_l4:ol|neuron_l4_n3:n3|ram_l4_n3:ram_n3|altsyncram:r_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "50"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/amc.ram0_ram_l4_n3_def6b147.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ek61.tdf
    Info (12023): Found entity 1: altsyncram_ek61 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_ek61.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "layer_l3:hl3|neuron_l3_n0:n0|ram_l3_n0:ram_n0|altsyncram:r_mem_rtl_0"
Info (12133): Instantiated megafunction "layer_l3:hl3|neuron_l3_n0:n0|ram_l3_n0:ram_n0|altsyncram:r_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "50"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/amc.ram0_ram_l3_n0_f7b22133.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1h61.tdf
    Info (12023): Found entity 1: altsyncram_1h61 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_1h61.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "layer_l3:hl3|neuron_l3_n1:n1|ram_l3_n1:ram_n1|altsyncram:r_mem_rtl_0"
Info (12133): Instantiated megafunction "layer_l3:hl3|neuron_l3_n1:n1|ram_l3_n1:ram_n1|altsyncram:r_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "50"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/amc.ram0_ram_l3_n1_4f877ee8.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bj61.tdf
    Info (12023): Found entity 1: altsyncram_bj61 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_bj61.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "layer_l3:hl3|neuron_l3_n2:n2|ram_l3_n2:ram_n2|altsyncram:r_mem_rtl_0"
Info (12133): Instantiated megafunction "layer_l3:hl3|neuron_l3_n2:n2|ram_l3_n2:ram_n2|altsyncram:r_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "50"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/amc.ram0_ram_l3_n2_e584355.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ce61.tdf
    Info (12023): Found entity 1: altsyncram_ce61 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_ce61.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "layer_l3:hl3|neuron_l3_n3:n3|ram_l3_n3:ram_n3|altsyncram:r_mem_rtl_0"
Info (12133): Instantiated megafunction "layer_l3:hl3|neuron_l3_n3:n3|ram_l3_n3:ram_n3|altsyncram:r_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "50"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/amc.ram0_ram_l3_n3_5fb2527f.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ti61.tdf
    Info (12023): Found entity 1: altsyncram_ti61 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_ti61.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "layer_l3:hl3|neuron_l3_n4:n4|ram_l3_n4:ram_n4|altsyncram:r_mem_rtl_0"
Info (12133): Instantiated megafunction "layer_l3:hl3|neuron_l3_n4:n4|ram_l3_n4:ram_n4|altsyncram:r_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "50"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/amc.ram0_ram_l3_n4_8d471aad.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9k61.tdf
    Info (12023): Found entity 1: altsyncram_9k61 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_9k61.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "layer_l3:hl3|neuron_l3_n5:n5|ram_l3_n5:ram_n5|altsyncram:r_mem_rtl_0"
Info (12133): Instantiated megafunction "layer_l3:hl3|neuron_l3_n5:n5|ram_l3_n5:ram_n5|altsyncram:r_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "50"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/amc.ram0_ram_l3_n5_2a34b9bb.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8k61.tdf
    Info (12023): Found entity 1: altsyncram_8k61 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_8k61.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "layer_l3:hl3|neuron_l3_n6:n6|ram_l3_n6:ram_n6|altsyncram:r_mem_rtl_0"
Info (12133): Instantiated megafunction "layer_l3:hl3|neuron_l3_n6:n6|ram_l3_n6:ram_n6|altsyncram:r_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "50"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/amc.ram0_ram_l3_n6_750a214e.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6h61.tdf
    Info (12023): Found entity 1: altsyncram_6h61 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_6h61.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "layer_l3:hl3|neuron_l3_n7:n7|ram_l3_n7:ram_n7|altsyncram:r_mem_rtl_0"
Info (12133): Instantiated megafunction "layer_l3:hl3|neuron_l3_n7:n7|ram_l3_n7:ram_n7|altsyncram:r_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "50"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/amc.ram0_ram_l3_n7_14087c57.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1g61.tdf
    Info (12023): Found entity 1: altsyncram_1g61 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_1g61.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "layer_l3:hl3|neuron_l3_n8:n8|ram_l3_n8:ram_n8|altsyncram:r_mem_rtl_0"
Info (12133): Instantiated megafunction "layer_l3:hl3|neuron_l3_n8:n8|ram_l3_n8:ram_n8|altsyncram:r_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "50"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/amc.ram0_ram_l3_n8_66b460aa.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pi61.tdf
    Info (12023): Found entity 1: altsyncram_pi61 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_pi61.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "layer_l3:hl3|neuron_l3_n9:n9|ram_l3_n9:ram_n9|altsyncram:r_mem_rtl_0"
Info (12133): Instantiated megafunction "layer_l3:hl3|neuron_l3_n9:n9|ram_l3_n9:ram_n9|altsyncram:r_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "50"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/amc.ram0_ram_l3_n9_c01dd03b.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1k61.tdf
    Info (12023): Found entity 1: altsyncram_1k61 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_1k61.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "layer_l3:hl3|neuron_l3_n10:n10|ram_l3_n10:ram_n10|altsyncram:r_mem_rtl_0"
Info (12133): Instantiated megafunction "layer_l3:hl3|neuron_l3_n10:n10|ram_l3_n10:ram_n10|altsyncram:r_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "50"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/amc.ram0_ram_l3_n10_e6f343c5.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fk61.tdf
    Info (12023): Found entity 1: altsyncram_fk61 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_fk61.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "layer_l3:hl3|neuron_l3_n11:n11|ram_l3_n11:ram_n11|altsyncram:r_mem_rtl_0"
Info (12133): Instantiated megafunction "layer_l3:hl3|neuron_l3_n11:n11|ram_l3_n11:ram_n11|altsyncram:r_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "50"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/amc.ram0_ram_l3_n11_4b512b6f.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gk61.tdf
    Info (12023): Found entity 1: altsyncram_gk61 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_gk61.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "layer_l3:hl3|neuron_l3_n12:n12|ram_l3_n12:ram_n12|altsyncram:r_mem_rtl_0"
Info (12133): Instantiated megafunction "layer_l3:hl3|neuron_l3_n12:n12|ram_l3_n12:ram_n12|altsyncram:r_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "50"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/amc.ram0_ram_l3_n12_53dc34e0.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ik61.tdf
    Info (12023): Found entity 1: altsyncram_ik61 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_ik61.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "layer_l3:hl3|neuron_l3_n13:n13|ram_l3_n13:ram_n13|altsyncram:r_mem_rtl_0"
Info (12133): Instantiated megafunction "layer_l3:hl3|neuron_l3_n13:n13|ram_l3_n13:ram_n13|altsyncram:r_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "50"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/amc.ram0_ram_l3_n13_51a294a4.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mi61.tdf
    Info (12023): Found entity 1: altsyncram_mi61 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_mi61.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "layer_l3:hl3|neuron_l3_n14:n14|ram_l3_n14:ram_n14|altsyncram:r_mem_rtl_0"
Info (12133): Instantiated megafunction "layer_l3:hl3|neuron_l3_n14:n14|ram_l3_n14:ram_n14|altsyncram:r_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "50"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/amc.ram0_ram_l3_n14_1e5080c9.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7j61.tdf
    Info (12023): Found entity 1: altsyncram_7j61 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_7j61.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "layer_l3:hl3|neuron_l3_n15:n15|ram_l3_n15:ram_n15|altsyncram:r_mem_rtl_0"
Info (12133): Instantiated megafunction "layer_l3:hl3|neuron_l3_n15:n15|ram_l3_n15:ram_n15|altsyncram:r_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "50"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/amc.ram0_ram_l3_n15_5b6856b2.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8j61.tdf
    Info (12023): Found entity 1: altsyncram_8j61 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_8j61.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "layer_l3:hl3|neuron_l3_n16:n16|ram_l3_n16:ram_n16|altsyncram:r_mem_rtl_0"
Info (12133): Instantiated megafunction "layer_l3:hl3|neuron_l3_n16:n16|ram_l3_n16:ram_n16|altsyncram:r_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "50"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/amc.ram0_ram_l3_n16_cc8f4fe0.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hn61.tdf
    Info (12023): Found entity 1: altsyncram_hn61 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_hn61.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "layer_l3:hl3|neuron_l3_n17:n17|ram_l3_n17:ram_n17|altsyncram:r_mem_rtl_0"
Info (12133): Instantiated megafunction "layer_l3:hl3|neuron_l3_n17:n17|ram_l3_n17:ram_n17|altsyncram:r_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "50"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/amc.ram0_ram_l3_n17_b451357b.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9j61.tdf
    Info (12023): Found entity 1: altsyncram_9j61 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_9j61.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "layer_l3:hl3|neuron_l3_n18:n18|ram_l3_n18:ram_n18|altsyncram:r_mem_rtl_0"
Info (12133): Instantiated megafunction "layer_l3:hl3|neuron_l3_n18:n18|ram_l3_n18:ram_n18|altsyncram:r_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "50"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/amc.ram0_ram_l3_n18_93381c4.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vf61.tdf
    Info (12023): Found entity 1: altsyncram_vf61 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_vf61.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "layer_l3:hl3|neuron_l3_n19:n19|ram_l3_n19:ram_n19|altsyncram:r_mem_rtl_0"
Info (12133): Instantiated megafunction "layer_l3:hl3|neuron_l3_n19:n19|ram_l3_n19:ram_n19|altsyncram:r_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "50"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/amc.ram0_ram_l3_n19_81eddf69.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cm61.tdf
    Info (12023): Found entity 1: altsyncram_cm61 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_cm61.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "layer_l2:hl2|neuron_l2_n0:n0|ram_l2_n0:ram_n0|altsyncram:r_mem_rtl_0"
Info (12133): Instantiated megafunction "layer_l2:hl2|neuron_l2_n0:n0|ram_l2_n0:ram_n0|altsyncram:r_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "50"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/amc.ram0_ram_l2_n0_9984f918.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cg61.tdf
    Info (12023): Found entity 1: altsyncram_cg61 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_cg61.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "layer_l2:hl2|neuron_l2_n1:n1|ram_l2_n1:ram_n1|altsyncram:r_mem_rtl_0"
Info (12133): Instantiated megafunction "layer_l2:hl2|neuron_l2_n1:n1|ram_l2_n1:ram_n1|altsyncram:r_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "50"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/amc.ram0_ram_l2_n1_e6b544a2.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ki61.tdf
    Info (12023): Found entity 1: altsyncram_ki61 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_ki61.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "layer_l2:hl2|neuron_l2_n2:n2|ram_l2_n2:ram_n2|altsyncram:r_mem_rtl_0"
Info (12133): Instantiated megafunction "layer_l2:hl2|neuron_l2_n2:n2|ram_l2_n2:ram_n2|altsyncram:r_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "50"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/amc.ram0_ram_l2_n2_b85cbbc0.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hl61.tdf
    Info (12023): Found entity 1: altsyncram_hl61 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_hl61.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "layer_l2:hl2|neuron_l2_n3:n3|ram_l2_n3:ram_n3|altsyncram:r_mem_rtl_0"
Info (12133): Instantiated megafunction "layer_l2:hl2|neuron_l2_n3:n3|ram_l2_n3:ram_n3|altsyncram:r_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "50"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/amc.ram0_ram_l2_n3_828e9d63.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mh61.tdf
    Info (12023): Found entity 1: altsyncram_mh61 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_mh61.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "layer_l2:hl2|neuron_l2_n4:n4|ram_l2_n4:ram_n4|altsyncram:r_mem_rtl_0"
Info (12133): Instantiated megafunction "layer_l2:hl2|neuron_l2_n4:n4|ram_l2_n4:ram_n4|altsyncram:r_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "50"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/amc.ram0_ram_l2_n4_5991c8c.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0g61.tdf
    Info (12023): Found entity 1: altsyncram_0g61 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_0g61.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "layer_l2:hl2|neuron_l2_n5:n5|ram_l2_n5:ram_n5|altsyncram:r_mem_rtl_0"
Info (12133): Instantiated megafunction "layer_l2:hl2|neuron_l2_n5:n5|ram_l2_n5:ram_n5|altsyncram:r_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "50"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/amc.ram0_ram_l2_n5_6c0631a6.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5h61.tdf
    Info (12023): Found entity 1: altsyncram_5h61 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_5h61.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "layer_l2:hl2|neuron_l2_n6:n6|ram_l2_n6:ram_n6|altsyncram:r_mem_rtl_0"
Info (12133): Instantiated megafunction "layer_l2:hl2|neuron_l2_n6:n6|ram_l2_n6:ram_n6|altsyncram:r_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "50"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/amc.ram0_ram_l2_n6_93d9fa31.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0j61.tdf
    Info (12023): Found entity 1: altsyncram_0j61 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_0j61.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "layer_l2:hl2|neuron_l2_n7:n7|ram_l2_n7:ram_n7|altsyncram:r_mem_rtl_0"
Info (12133): Instantiated megafunction "layer_l2:hl2|neuron_l2_n7:n7|ram_l2_n7:ram_n7|altsyncram:r_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "50"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/amc.ram0_ram_l2_n7_d2851b15.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9h61.tdf
    Info (12023): Found entity 1: altsyncram_9h61 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_9h61.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "layer_l2:hl2|neuron_l2_n8:n8|ram_l2_n8:ram_n8|altsyncram:r_mem_rtl_0"
Info (12133): Instantiated megafunction "layer_l2:hl2|neuron_l2_n8:n8|ram_l2_n8:ram_n8|altsyncram:r_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "50"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/amc.ram0_ram_l2_n8_49afd140.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ri61.tdf
    Info (12023): Found entity 1: altsyncram_ri61 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_ri61.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "layer_l2:hl2|neuron_l2_n9:n9|ram_l2_n9:ram_n9|altsyncram:r_mem_rtl_0"
Info (12133): Instantiated megafunction "layer_l2:hl2|neuron_l2_n9:n9|ram_l2_n9:ram_n9|altsyncram:r_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "50"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/amc.ram0_ram_l2_n9_6883de4e.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_aj61.tdf
    Info (12023): Found entity 1: altsyncram_aj61 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_aj61.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "layer_l2:hl2|neuron_l2_n10:n10|ram_l2_n10:ram_n10|altsyncram:r_mem_rtl_0"
Info (12133): Instantiated megafunction "layer_l2:hl2|neuron_l2_n10:n10|ram_l2_n10:ram_n10|altsyncram:r_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "50"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/amc.ram0_ram_l2_n10_8c4d8742.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vi61.tdf
    Info (12023): Found entity 1: altsyncram_vi61 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_vi61.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "layer_l2:hl2|neuron_l2_n11:n11|ram_l2_n11:ram_n11|altsyncram:r_mem_rtl_0"
Info (12133): Instantiated megafunction "layer_l2:hl2|neuron_l2_n11:n11|ram_l2_n11:ram_n11|altsyncram:r_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "50"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/amc.ram0_ram_l2_n11_b2e0c545.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2k61.tdf
    Info (12023): Found entity 1: altsyncram_2k61 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_2k61.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "layer_l2:hl2|neuron_l2_n12:n12|ram_l2_n12:ram_n12|altsyncram:r_mem_rtl_0"
Info (12133): Instantiated megafunction "layer_l2:hl2|neuron_l2_n12:n12|ram_l2_n12:ram_n12|altsyncram:r_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "50"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/amc.ram0_ram_l2_n12_158fd11b.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5k61.tdf
    Info (12023): Found entity 1: altsyncram_5k61 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_5k61.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "layer_l2:hl2|neuron_l2_n13:n13|ram_l2_n13:ram_n13|altsyncram:r_mem_rtl_0"
Info (12133): Instantiated megafunction "layer_l2:hl2|neuron_l2_n13:n13|ram_l2_n13:ram_n13|altsyncram:r_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "50"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/amc.ram0_ram_l2_n13_f3922e5.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ah61.tdf
    Info (12023): Found entity 1: altsyncram_ah61 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_ah61.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "layer_l2:hl2|neuron_l2_n14:n14|ram_l2_n14:ram_n14|altsyncram:r_mem_rtl_0"
Info (12133): Instantiated megafunction "layer_l2:hl2|neuron_l2_n14:n14|ram_l2_n14:ram_n14|altsyncram:r_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "50"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/amc.ram0_ram_l2_n14_11dafe98.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ul61.tdf
    Info (12023): Found entity 1: altsyncram_ul61 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_ul61.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "layer_l2:hl2|neuron_l2_n15:n15|ram_l2_n15:ram_n15|altsyncram:r_mem_rtl_0"
Info (12133): Instantiated megafunction "layer_l2:hl2|neuron_l2_n15:n15|ram_l2_n15:ram_n15|altsyncram:r_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "50"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/amc.ram0_ram_l2_n15_5749f24a.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2j61.tdf
    Info (12023): Found entity 1: altsyncram_2j61 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_2j61.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "layer_l2:hl2|neuron_l2_n16:n16|ram_l2_n16:ram_n16|altsyncram:r_mem_rtl_0"
Info (12133): Instantiated megafunction "layer_l2:hl2|neuron_l2_n16:n16|ram_l2_n16:ram_n16|altsyncram:r_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "50"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/amc.ram0_ram_l2_n16_eb606c17.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bk61.tdf
    Info (12023): Found entity 1: altsyncram_bk61 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_bk61.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "layer_l2:hl2|neuron_l2_n17:n17|ram_l2_n17:ram_n17|altsyncram:r_mem_rtl_0"
Info (12133): Instantiated megafunction "layer_l2:hl2|neuron_l2_n17:n17|ram_l2_n17:ram_n17|altsyncram:r_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "50"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/amc.ram0_ram_l2_n17_9a88a76b.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ok61.tdf
    Info (12023): Found entity 1: altsyncram_ok61 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_ok61.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "layer_l2:hl2|neuron_l2_n18:n18|ram_l2_n18:ram_n18|altsyncram:r_mem_rtl_0"
Info (12133): Instantiated megafunction "layer_l2:hl2|neuron_l2_n18:n18|ram_l2_n18:ram_n18|altsyncram:r_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "50"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/amc.ram0_ram_l2_n18_c0d4e48b.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tl61.tdf
    Info (12023): Found entity 1: altsyncram_tl61 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_tl61.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "layer_l2:hl2|neuron_l2_n19:n19|ram_l2_n19:ram_n19|altsyncram:r_mem_rtl_0"
Info (12133): Instantiated megafunction "layer_l2:hl2|neuron_l2_n19:n19|ram_l2_n19:ram_n19|altsyncram:r_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "50"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/amc.ram0_ram_l2_n19_5d3a2b10.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3k61.tdf
    Info (12023): Found entity 1: altsyncram_3k61 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_3k61.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "layer_l2:hl2|neuron_l2_n20:n20|ram_l2_n20:ram_n20|altsyncram:r_mem_rtl_0"
Info (12133): Instantiated megafunction "layer_l2:hl2|neuron_l2_n20:n20|ram_l2_n20:ram_n20|altsyncram:r_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "50"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/amc.ram0_ram_l2_n20_251ae03c.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_sj61.tdf
    Info (12023): Found entity 1: altsyncram_sj61 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_sj61.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "layer_l2:hl2|neuron_l2_n21:n21|ram_l2_n21:ram_n21|altsyncram:r_mem_rtl_0"
Info (12133): Instantiated megafunction "layer_l2:hl2|neuron_l2_n21:n21|ram_l2_n21:ram_n21|altsyncram:r_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "50"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/amc.ram0_ram_l2_n21_b8d5bd46.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_sl61.tdf
    Info (12023): Found entity 1: altsyncram_sl61 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_sl61.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "layer_l2:hl2|neuron_l2_n22:n22|ram_l2_n22:ram_n22|altsyncram:r_mem_rtl_0"
Info (12133): Instantiated megafunction "layer_l2:hl2|neuron_l2_n22:n22|ram_l2_n22:ram_n22|altsyncram:r_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "50"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/amc.ram0_ram_l2_n22_3b3a7bbd.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2n61.tdf
    Info (12023): Found entity 1: altsyncram_2n61 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_2n61.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "layer_l2:hl2|neuron_l2_n23:n23|ram_l2_n23:ram_n23|altsyncram:r_mem_rtl_0"
Info (12133): Instantiated megafunction "layer_l2:hl2|neuron_l2_n23:n23|ram_l2_n23:ram_n23|altsyncram:r_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "50"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/amc.ram0_ram_l2_n23_3795b47a.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1j61.tdf
    Info (12023): Found entity 1: altsyncram_1j61 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_1j61.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "layer_l1:hl1|neuron_l1_n0:n0|ram_l1_n0:ram_n0|altsyncram:r_mem_rtl_0"
Info (12133): Instantiated megafunction "layer_l1:hl1|neuron_l1_n0:n0|ram_l1_n0:ram_n0|altsyncram:r_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "50"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/amc.ram0_ram_l1_n0_747a3093.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nf61.tdf
    Info (12023): Found entity 1: altsyncram_nf61 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_nf61.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "layer_l1:hl1|neuron_l1_n1:n1|ram_l1_n1:ram_n1|altsyncram:r_mem_rtl_0"
Info (12133): Instantiated megafunction "layer_l1:hl1|neuron_l1_n1:n1|ram_l1_n1:ram_n1|altsyncram:r_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "50"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/amc.ram0_ram_l1_n1_1e703d28.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4h61.tdf
    Info (12023): Found entity 1: altsyncram_4h61 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_4h61.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "layer_l1:hl1|neuron_l1_n2:n2|ram_l1_n2:ram_n2|altsyncram:r_mem_rtl_0"
Info (12133): Instantiated megafunction "layer_l1:hl1|neuron_l1_n2:n2|ram_l1_n2:ram_n2|altsyncram:r_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "50"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/amc.ram0_ram_l1_n2_4faac1c.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qj61.tdf
    Info (12023): Found entity 1: altsyncram_qj61 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_qj61.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "layer_l1:hl1|neuron_l1_n3:n3|ram_l1_n3:ram_n3|altsyncram:r_mem_rtl_0"
Info (12133): Instantiated megafunction "layer_l1:hl1|neuron_l1_n3:n3|ram_l1_n3:ram_n3|altsyncram:r_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "50"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/amc.ram0_ram_l1_n3_65654c6a.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ch61.tdf
    Info (12023): Found entity 1: altsyncram_ch61 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_ch61.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "layer_l1:hl1|neuron_l1_n4:n4|ram_l1_n4:ram_n4|altsyncram:r_mem_rtl_0"
Info (12133): Instantiated megafunction "layer_l1:hl1|neuron_l1_n4:n4|ram_l1_n4:ram_n4|altsyncram:r_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "50"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/amc.ram0_ram_l1_n4_b46945f7.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lh61.tdf
    Info (12023): Found entity 1: altsyncram_lh61 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_lh61.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "layer_l1:hl1|neuron_l1_n5:n5|ram_l1_n5:ram_n5|altsyncram:r_mem_rtl_0"
Info (12133): Instantiated megafunction "layer_l1:hl1|neuron_l1_n5:n5|ram_l1_n5:ram_n5|altsyncram:r_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "50"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/amc.ram0_ram_l1_n5_138c6fb.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7h61.tdf
    Info (12023): Found entity 1: altsyncram_7h61 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_7h61.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "layer_l1:hl1|neuron_l1_n6:n6|ram_l1_n6:ram_n6|altsyncram:r_mem_rtl_0"
Info (12133): Instantiated megafunction "layer_l1:hl1|neuron_l1_n6:n6|ram_l1_n6:ram_n6|altsyncram:r_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "50"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/amc.ram0_ram_l1_n6_ce032c85.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_oi61.tdf
    Info (12023): Found entity 1: altsyncram_oi61 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_oi61.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "layer_l1:hl1|neuron_l1_n7:n7|ram_l1_n7:ram_n7|altsyncram:r_mem_rtl_0"
Info (12133): Instantiated megafunction "layer_l1:hl1|neuron_l1_n7:n7|ram_l1_n7:ram_n7|altsyncram:r_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "50"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/amc.ram0_ram_l1_n7_82943e8b.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nh61.tdf
    Info (12023): Found entity 1: altsyncram_nh61 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_nh61.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "layer_l1:hl1|neuron_l1_n8:n8|ram_l1_n8:ram_n8|altsyncram:r_mem_rtl_0"
Info (12133): Instantiated megafunction "layer_l1:hl1|neuron_l1_n8:n8|ram_l1_n8:ram_n8|altsyncram:r_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "50"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/amc.ram0_ram_l1_n8_f7881746.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dg61.tdf
    Info (12023): Found entity 1: altsyncram_dg61 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_dg61.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "layer_l1:hl1|neuron_l1_n9:n9|ram_l1_n9:ram_n9|altsyncram:r_mem_rtl_0"
Info (12133): Instantiated megafunction "layer_l1:hl1|neuron_l1_n9:n9|ram_l1_n9:ram_n9|altsyncram:r_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "50"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/amc.ram0_ram_l1_n9_74a263b5.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dh61.tdf
    Info (12023): Found entity 1: altsyncram_dh61 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_dh61.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "layer_l1:hl1|neuron_l1_n10:n10|ram_l1_n10:ram_n10|altsyncram:r_mem_rtl_0"
Info (12133): Instantiated megafunction "layer_l1:hl1|neuron_l1_n10:n10|ram_l1_n10:ram_n10|altsyncram:r_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "50"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/amc.ram0_ram_l1_n10_1b3c7aa4.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cl61.tdf
    Info (12023): Found entity 1: altsyncram_cl61 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_cl61.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "layer_l1:hl1|neuron_l1_n11:n11|ram_l1_n11:ram_n11|altsyncram:r_mem_rtl_0"
Info (12133): Instantiated megafunction "layer_l1:hl1|neuron_l1_n11:n11|ram_l1_n11:ram_n11|altsyncram:r_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "50"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/amc.ram0_ram_l1_n11_e56adf6f.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_en61.tdf
    Info (12023): Found entity 1: altsyncram_en61 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_en61.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "layer_l1:hl1|neuron_l1_n12:n12|ram_l1_n12:ram_n12|altsyncram:r_mem_rtl_0"
Info (12133): Instantiated megafunction "layer_l1:hl1|neuron_l1_n12:n12|ram_l1_n12:ram_n12|altsyncram:r_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "50"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/amc.ram0_ram_l1_n12_9b2caf5e.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9n61.tdf
    Info (12023): Found entity 1: altsyncram_9n61 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_9n61.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "layer_l1:hl1|neuron_l1_n13:n13|ram_l1_n13:ram_n13|altsyncram:r_mem_rtl_0"
Info (12133): Instantiated megafunction "layer_l1:hl1|neuron_l1_n13:n13|ram_l1_n13:ram_n13|altsyncram:r_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "50"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/amc.ram0_ram_l1_n13_ed95ef63.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4m61.tdf
    Info (12023): Found entity 1: altsyncram_4m61 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_4m61.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "layer_l1:hl1|neuron_l1_n14:n14|ram_l1_n14:ram_n14|altsyncram:r_mem_rtl_0"
Info (12133): Instantiated megafunction "layer_l1:hl1|neuron_l1_n14:n14|ram_l1_n14:ram_n14|altsyncram:r_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "50"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/amc.ram0_ram_l1_n14_4f01a62.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ug61.tdf
    Info (12023): Found entity 1: altsyncram_ug61 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_ug61.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "layer_l1:hl1|neuron_l1_n15:n15|ram_l1_n15:ram_n15|altsyncram:r_mem_rtl_0"
Info (12133): Instantiated megafunction "layer_l1:hl1|neuron_l1_n15:n15|ram_l1_n15:ram_n15|altsyncram:r_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "50"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/amc.ram0_ram_l1_n15_10c1159d.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ji61.tdf
    Info (12023): Found entity 1: altsyncram_ji61 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_ji61.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "layer_l1:hl1|neuron_l1_n16:n16|ram_l1_n16:ram_n16|altsyncram:r_mem_rtl_0"
Info (12133): Instantiated megafunction "layer_l1:hl1|neuron_l1_n16:n16|ram_l1_n16:ram_n16|altsyncram:r_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "50"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/amc.ram0_ram_l1_n16_49683699.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ig61.tdf
    Info (12023): Found entity 1: altsyncram_ig61 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_ig61.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "layer_l1:hl1|neuron_l1_n17:n17|ram_l1_n17:ram_n17|altsyncram:r_mem_rtl_0"
Info (12133): Instantiated megafunction "layer_l1:hl1|neuron_l1_n17:n17|ram_l1_n17:ram_n17|altsyncram:r_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "50"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/amc.ram0_ram_l1_n17_50b2f19e.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ck61.tdf
    Info (12023): Found entity 1: altsyncram_ck61 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_ck61.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "layer_l1:hl1|neuron_l1_n18:n18|ram_l1_n18:ram_n18|altsyncram:r_mem_rtl_0"
Info (12133): Instantiated megafunction "layer_l1:hl1|neuron_l1_n18:n18|ram_l1_n18:ram_n18|altsyncram:r_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "50"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/amc.ram0_ram_l1_n18_6743aef3.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hk61.tdf
    Info (12023): Found entity 1: altsyncram_hk61 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_hk61.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "layer_l1:hl1|neuron_l1_n19:n19|ram_l1_n19:ram_n19|altsyncram:r_mem_rtl_0"
Info (12133): Instantiated megafunction "layer_l1:hl1|neuron_l1_n19:n19|ram_l1_n19:ram_n19|altsyncram:r_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "50"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/amc.ram0_ram_l1_n19_1c7eb401.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6k61.tdf
    Info (12023): Found entity 1: altsyncram_6k61 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_6k61.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "layer_l1:hl1|neuron_l1_n20:n20|ram_l1_n20:ram_n20|altsyncram:r_mem_rtl_0"
Info (12133): Instantiated megafunction "layer_l1:hl1|neuron_l1_n20:n20|ram_l1_n20:ram_n20|altsyncram:r_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "50"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/amc.ram0_ram_l1_n20_92a4d6a0.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4k61.tdf
    Info (12023): Found entity 1: altsyncram_4k61 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_4k61.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "layer_l1:hl1|neuron_l1_n21:n21|ram_l1_n21:ram_n21|altsyncram:r_mem_rtl_0"
Info (12133): Instantiated megafunction "layer_l1:hl1|neuron_l1_n21:n21|ram_l1_n21:ram_n21|altsyncram:r_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "50"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/amc.ram0_ram_l1_n21_a04677cf.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ak61.tdf
    Info (12023): Found entity 1: altsyncram_ak61 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_ak61.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "layer_l1:hl1|neuron_l1_n22:n22|ram_l1_n22:ram_n22|altsyncram:r_mem_rtl_0"
Info (12133): Instantiated megafunction "layer_l1:hl1|neuron_l1_n22:n22|ram_l1_n22:ram_n22|altsyncram:r_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "50"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/amc.ram0_ram_l1_n22_b2496f4a.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dk61.tdf
    Info (12023): Found entity 1: altsyncram_dk61 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_dk61.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "layer_l1:hl1|neuron_l1_n23:n23|ram_l1_n23:ram_n23|altsyncram:r_mem_rtl_0"
Info (12133): Instantiated megafunction "layer_l1:hl1|neuron_l1_n23:n23|ram_l1_n23:ram_n23|altsyncram:r_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "50"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/amc.ram0_ram_l1_n23_ed5d1006.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7k61.tdf
    Info (12023): Found entity 1: altsyncram_7k61 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_7k61.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "layer_l1:hl1|neuron_l1_n24:n24|ram_l1_n24:ram_n24|altsyncram:r_mem_rtl_0"
Info (12133): Instantiated megafunction "layer_l1:hl1|neuron_l1_n24:n24|ram_l1_n24:ram_n24|altsyncram:r_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "50"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/amc.ram0_ram_l1_n24_5412979e.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_oh61.tdf
    Info (12023): Found entity 1: altsyncram_oh61 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_oh61.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "layer_l1:hl1|neuron_l1_n25:n25|ram_l1_n25:ram_n25|altsyncram:r_mem_rtl_0"
Info (12133): Instantiated megafunction "layer_l1:hl1|neuron_l1_n25:n25|ram_l1_n25:ram_n25|altsyncram:r_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "50"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/amc.ram0_ram_l1_n25_db6b7cd3.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bn61.tdf
    Info (12023): Found entity 1: altsyncram_bn61 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_bn61.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "layer_l1:hl1|neuron_l1_n26:n26|ram_l1_n26:ram_n26|altsyncram:r_mem_rtl_0"
Info (12133): Instantiated megafunction "layer_l1:hl1|neuron_l1_n26:n26|ram_l1_n26:ram_n26|altsyncram:r_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "50"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/amc.ram0_ram_l1_n26_567a9c8f.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qk61.tdf
    Info (12023): Found entity 1: altsyncram_qk61 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_qk61.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "layer_l1:hl1|neuron_l1_n27:n27|ram_l1_n27:ram_n27|altsyncram:r_mem_rtl_0"
Info (12133): Instantiated megafunction "layer_l1:hl1|neuron_l1_n27:n27|ram_l1_n27:ram_n27|altsyncram:r_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "50"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/amc.ram0_ram_l1_n27_9b539889.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3i61.tdf
    Info (12023): Found entity 1: altsyncram_3i61 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_3i61.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "layer_l1:hl1|neuron_l1_n28:n28|ram_l1_n28:ram_n28|altsyncram:r_mem_rtl_0"
Info (12133): Instantiated megafunction "layer_l1:hl1|neuron_l1_n28:n28|ram_l1_n28:ram_n28|altsyncram:r_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "50"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/amc.ram0_ram_l1_n28_13399c69.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qh61.tdf
    Info (12023): Found entity 1: altsyncram_qh61 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_qh61.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "layer_l1:hl1|neuron_l1_n29:n29|ram_l1_n29:ram_n29|altsyncram:r_mem_rtl_0"
Info (12133): Instantiated megafunction "layer_l1:hl1|neuron_l1_n29:n29|ram_l1_n29:ram_n29|altsyncram:r_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "50"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/amc.ram0_ram_l1_n29_c2f3bda.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ll61.tdf
    Info (12023): Found entity 1: altsyncram_ll61 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_ll61.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "layer_l0:il|neuron_l0_n0:n0|ram_l0_n0:ram_n0|altsyncram:r_mem_rtl_0"
Info (12133): Instantiated megafunction "layer_l0:il|neuron_l0_n0:n0|ram_l0_n0:ram_n0|altsyncram:r_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "50"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/amc.ram0_ram_l0_n0_bc3f8911.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_li61.tdf
    Info (12023): Found entity 1: altsyncram_li61 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_li61.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "layer_l0:il|neuron_l0_n1:n1|ram_l0_n1:ram_n1|altsyncram:r_mem_rtl_0"
Info (12133): Instantiated megafunction "layer_l0:il|neuron_l0_n1:n1|ram_l0_n1:ram_n1|altsyncram:r_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "50"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/amc.ram0_ram_l0_n1_c778f6b2.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ui61.tdf
    Info (12023): Found entity 1: altsyncram_ui61 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_ui61.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "layer_l0:il|neuron_l0_n2:n2|ram_l0_n2:ram_n2|altsyncram:r_mem_rtl_0"
Info (12133): Instantiated megafunction "layer_l0:il|neuron_l0_n2:n2|ram_l0_n2:ram_n2|altsyncram:r_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "50"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/amc.ram0_ram_l0_n2_6a85a96e.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3j61.tdf
    Info (12023): Found entity 1: altsyncram_3j61 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_3j61.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "layer_l0:il|neuron_l0_n3:n3|ram_l0_n3:ram_n3|altsyncram:r_mem_rtl_0"
Info (12133): Instantiated megafunction "layer_l0:il|neuron_l0_n3:n3|ram_l0_n3:ram_n3|altsyncram:r_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "50"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/amc.ram0_ram_l0_n3_c657f7b5.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4j61.tdf
    Info (12023): Found entity 1: altsyncram_4j61 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_4j61.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "layer_l0:il|neuron_l0_n4:n4|ram_l0_n4:ram_n4|altsyncram:r_mem_rtl_0"
Info (12133): Instantiated megafunction "layer_l0:il|neuron_l0_n4:n4|ram_l0_n4:ram_n4|altsyncram:r_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "50"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/amc.ram0_ram_l0_n4_46c95b9a.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5j61.tdf
    Info (12023): Found entity 1: altsyncram_5j61 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_5j61.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "layer_l0:il|neuron_l0_n5:n5|ram_l0_n5:ram_n5|altsyncram:r_mem_rtl_0"
Info (12133): Instantiated megafunction "layer_l0:il|neuron_l0_n5:n5|ram_l0_n5:ram_n5|altsyncram:r_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "50"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/amc.ram0_ram_l0_n5_3a767d8e.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6j61.tdf
    Info (12023): Found entity 1: altsyncram_6j61 File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/altsyncram_6j61.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "layer_l4:ol|neuron_l4_n4:n4|mac:mac_n4|lpm_mult:Mult0" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/ieee_proposed/fixed_pkg_c.vhdl Line: 2520
Info (12133): Instantiated megafunction "layer_l4:ol|neuron_l4_n4:n4|mac:mac_n4|lpm_mult:Mult0" with the following parameter: File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/ieee_proposed/fixed_pkg_c.vhdl Line: 2520
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_36t.tdf
    Info (12023): Found entity 1: mult_36t File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/db/mult_36t.tdf Line: 29
Info (12130): Elaborated megafunction instantiation "layer_l3:hl3|neuron_l3_n9:n9|mac:mac_n9|lpm_mult:Mult0" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/ieee_proposed/fixed_pkg_c.vhdl Line: 2520
Info (12133): Instantiated megafunction "layer_l3:hl3|neuron_l3_n9:n9|mac:mac_n9|lpm_mult:Mult0" with the following parameter: File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/ieee_proposed/fixed_pkg_c.vhdl Line: 2520
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "layer_l1:hl1|neuron_l1_n5:n5|mac:mac_n5|lpm_mult:Mult0" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/ieee_proposed/fixed_pkg_c.vhdl Line: 2520
Info (12133): Instantiated megafunction "layer_l1:hl1|neuron_l1_n5:n5|mac:mac_n5|lpm_mult:Mult0" with the following parameter: File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/ieee_proposed/fixed_pkg_c.vhdl Line: 2520
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "layer_l0:il|neuron_l0_n2:n2|mac:mac_n2|lpm_mult:Mult0" File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/ieee_proposed/fixed_pkg_c.vhdl Line: 2520
Info (12133): Instantiated megafunction "layer_l0:il|neuron_l0_n2:n2|mac:mac_n2|lpm_mult:Mult0" with the following parameter: File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/ieee_proposed/fixed_pkg_c.vhdl Line: 2520
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "o_result[5]" is stuck at GND File: C:/Users/adeni/Documents/Mestrado/amc_vhdl/amc.vhd Line: 25
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 40307 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 99 input pins
    Info (21059): Implemented 8 output pins
    Info (21061): Implemented 38670 logic cells
    Info (21064): Implemented 1360 RAM segments
    Info (21062): Implemented 170 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 374 warnings
    Info: Peak virtual memory: 5466 megabytes
    Info: Processing ended: Wed Feb 10 14:30:32 2021
    Info: Elapsed time: 00:11:32
    Info: Total CPU time (on all processors): 00:11:33


