From cff6b059871d3089dea33a3692dd83f32fa62708 Mon Sep 17 00:00:00 2001
From: =?UTF-8?q?=E2=80=9Cweijinmei=E2=80=9D?= <jinmei.wei@spacemit.com>
Date: Sat, 23 Dec 2023 17:51:57 +0800
Subject: [PATCH 0237/1448] clock: fix qspi_clk issue, only set fc bit when
 setting mux

Change-Id: Ic97960f51cfbf62f8cb02e8ec25aedee8f12e24b
---
 drivers/clk/spacemit/ccu-spacemit-k1x.c |  2 +-
 drivers/clk/spacemit/ccu_mix.h          | 21 +++++++++++++++++++++
 2 files changed, 22 insertions(+), 1 deletion(-)

diff --git a/drivers/clk/spacemit/ccu-spacemit-k1x.c b/drivers/clk/spacemit/ccu-spacemit-k1x.c
index 57f068a2a533..97fede50d908 100755
--- a/drivers/clk/spacemit/ccu-spacemit-k1x.c
+++ b/drivers/clk/spacemit/ccu-spacemit-k1x.c
@@ -848,7 +848,7 @@ static SPACEMIT_CCU_GATE_NO_PARENT(usb30_clk, "usb30_clk", NULL,
 	0);
 static const char * const qspi_parent_names[] = {"pll1_d6_409p6", "pll2_d8", "pll1_d8_307p2",
 		"pll1_d10_245p76", "pll1_d11_223p4", "pll1_d23_106p8", "pll1_d5_491p52", "pll1_d13_189"};
-static SPACEMIT_CCU_DIV_FC_MUX_GATE(qspi_clk, "qspi_clk", qspi_parent_names,
+static SPACEMIT_CCU_DIV_MFC_MUX_GATE(qspi_clk, "qspi_clk", qspi_parent_names,
 	BASE_TYPE_APMU, APMU_QSPI_CLK_RES_CTRL,
 	9, 3, BIT(12),
 	6, 3, BIT(4), BIT(4), 0x0,
diff --git a/drivers/clk/spacemit/ccu_mix.h b/drivers/clk/spacemit/ccu_mix.h
index d75862e838f4..636ae25a4656 100755
--- a/drivers/clk/spacemit/ccu_mix.h
+++ b/drivers/clk/spacemit/ccu_mix.h
@@ -269,6 +269,27 @@ struct ccu_mix {
 		},							\
 	}
 
+#define SPACEMIT_CCU_DIV_MFC_MUX_GATE(_struct, _name, _parents, _base_type, _reg_ctrl,	\
+							  _mshift, _mwidth, _fc, _muxshift, _muxwidth, _gate_mask, _val_enable, _val_disable,		\
+							  _flags)					\
+		struct ccu_mix _struct = {					\
+			.gate	= CCU_GATE_INIT(_gate_mask, _val_enable, _val_disable, 0),	\
+			.div	= CCU_DIV_INIT(_mshift, _mwidth, NULL, 0),		\
+			.mux	= CCU_MUX_INIT(_muxshift, _muxwidth, NULL, 0), \
+			.common = { 					\
+				.reg_type = CLK_DIV_TYPE_1REG_FC_MUX_V6,	\
+				.reg_ctrl		= _reg_ctrl,			\
+				.fc 			= _fc,		   \
+				.base_type		= _base_type,		\
+				.parent_names	= _parents, 		\
+				.num_parents	= ARRAY_SIZE(_parents), 	\
+				.hw.init	= CLK_HW_INIT_PARENTS(_name,		\
+								  _parents, 	\
+								  &ccu_mix_ops, \
+								  _flags|CLK_GET_RATE_NOCACHE), 	\
+			},							\
+		}
+
 
 #define SPACEMIT_CCU_DIV_FC_WITH_GATE(_struct, _name, _parent, _base_type, _reg_ctrl,		\
 					  _mshift, _mwidth, _fc, _gate_mask, _val_enable, _val_disable,			\
-- 
2.47.0

