INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Emilio/OneDrive/Documents/DSDII/LAB01/LAB01.sim/sim_1/impl/timing/xsim/aluTB_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu4
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Emilio/OneDrive/Documents/DSDII/LAB01/LAB01.srcs/sources_1/new/global_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Emilio/OneDrive/Documents/DSDII/LAB01/LAB01.srcs/sim_1/new/aluTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'aluTB'
