
*** Running vivado
    with args -log BMEM_GCD_SPI_Wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source BMEM_GCD_SPI_Wrapper.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source BMEM_GCD_SPI_Wrapper.tcl -notrace
Command: synth_design -top BMEM_GCD_SPI_Wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10632 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 325.313 ; gain = 115.016
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'BMEM_GCD_SPI_Wrapper' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv:13]
INFO: [Synth 8-638] synthesizing module 'gcd_core' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/gcd_core.sv:13]
INFO: [Synth 8-638] synthesizing module 'dp' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/dp.sv:14]
INFO: [Synth 8-256] done synthesizing module 'dp' (1#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/dp.sv:14]
INFO: [Synth 8-638] synthesizing module 'fsm' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/fsm.sv:14]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/fsm.sv:49]
INFO: [Synth 8-256] done synthesizing module 'fsm' (2#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/fsm.sv:14]
INFO: [Synth 8-256] done synthesizing module 'gcd_core' (3#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/gcd_core.sv:13]
INFO: [Synth 8-638] synthesizing module 'debounce' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_2/debounce.sv:4]
INFO: [Synth 8-256] done synthesizing module 'debounce' (4#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_2/debounce.sv:4]
INFO: [Synth 8-638] synthesizing module 'mem' [C:/Users/carlo/Downloads/project_5_2/project_5_2.runs/synth_1/.Xil/Vivado-13664-DESKTOP-4INRPJ4/realtime/mem_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'mem' (5#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.runs/synth_1/.Xil/Vivado-13664-DESKTOP-4INRPJ4/realtime/mem_stub.v:6]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv:122]
INFO: [Synth 8-256] done synthesizing module 'BMEM_GCD_SPI_Wrapper' (6#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 361.688 ; gain = 151.391
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 361.688 ; gain = 151.391
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'mem' instantiated as 'mem1' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv:47]
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/carlo/Downloads/project_5_2/project_5_2.runs/synth_1/.Xil/Vivado-13664-DESKTOP-4INRPJ4/dcp/mem_in_context.xdc] for cell 'mem1'
Finished Parsing XDC File [C:/Users/carlo/Downloads/project_5_2/project_5_2.runs/synth_1/.Xil/Vivado-13664-DESKTOP-4INRPJ4/dcp/mem_in_context.xdc] for cell 'mem1'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 654.980 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 654.980 ; gain = 444.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 654.980 ; gain = 444.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 654.980 ; gain = 444.684
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fsm'
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "yload" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ysel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "xload" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "xsel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'BMEM_GCD_SPI_Wrapper'
INFO: [Synth 8-5544] ROM "counter_up" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "load" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                   loadx |                              001 |                              001
                  iSTATE |                              010 |                              010
*
                   wait1 |                              011 |                              011
                    fine |                              100 |                              110
                 iSTATE0 |                              101 |                              100
                 iSTATE1 |                              110 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   load1 |                              000 |                              001
                  check1 |                              001 |                              011
                   load2 |                              010 |                              010
                  check2 |                              011 |                              100
                  iSTATE |                              100 |                              000
*
                   wait1 |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'BMEM_GCD_SPI_Wrapper'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 654.980 ; gain = 444.684
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 5     
	   7 Input      5 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module BMEM_GCD_SPI_Wrapper 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
+---Muxes : 
	   7 Input      5 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 1     
Module dp 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
Module fsm 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 1     
Module debounce 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 654.980 ; gain = 444.684
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 654.980 ; gain = 444.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 654.980 ; gain = 444.684
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 654.980 ; gain = 444.684
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 654.980 ; gain = 444.684
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 654.980 ; gain = 444.684
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 654.980 ; gain = 444.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 654.980 ; gain = 444.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 654.980 ; gain = 444.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 654.980 ; gain = 444.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |mem           |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |mem    |     1|
|2     |BUFG   |     1|
|3     |CARRY4 |     7|
|4     |LUT1   |     1|
|5     |LUT2   |    19|
|6     |LUT3   |     9|
|7     |LUT4   |    32|
|8     |LUT5   |    24|
|9     |LUT6   |    11|
|10    |FDRE   |    45|
|11    |IBUF   |     2|
|12    |OBUF   |     8|
+------+-------+------+

Report Instance Areas: 
+------+------------+---------+------+
|      |Instance    |Module   |Cells |
+------+------------+---------+------+
|1     |top         |         |   167|
|2     |  debounce1 |debounce |     3|
|3     |  gcd_core1 |gcd_core |   106|
|4     |    dp1     |dp       |    75|
|5     |    fsm1    |fsm      |    31|
+------+------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 654.980 ; gain = 444.684
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 654.980 ; gain = 110.781
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 654.980 ; gain = 444.684
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
45 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 654.980 ; gain = 409.156
INFO: [Common 17-1381] The checkpoint 'C:/Users/carlo/Downloads/project_5_2/project_5_2.runs/synth_1/BMEM_GCD_SPI_Wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 654.980 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Feb 26 22:32:19 2020...

*** Running vivado
    with args -log BMEM_GCD_SPI_Wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source BMEM_GCD_SPI_Wrapper.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source BMEM_GCD_SPI_Wrapper.tcl -notrace
Command: synth_design -top BMEM_GCD_SPI_Wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3964 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 324.551 ; gain = 114.273
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'BMEM_GCD_SPI_Wrapper' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv:13]
INFO: [Synth 8-638] synthesizing module 'gcd_core' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/gcd_core.sv:13]
INFO: [Synth 8-638] synthesizing module 'dp' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/dp.sv:14]
INFO: [Synth 8-256] done synthesizing module 'dp' (1#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/dp.sv:14]
INFO: [Synth 8-638] synthesizing module 'fsm' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/fsm.sv:14]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/fsm.sv:49]
INFO: [Synth 8-256] done synthesizing module 'fsm' (2#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/fsm.sv:14]
INFO: [Synth 8-256] done synthesizing module 'gcd_core' (3#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/gcd_core.sv:13]
INFO: [Synth 8-638] synthesizing module 'debounce' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_2/debounce.sv:4]
INFO: [Synth 8-256] done synthesizing module 'debounce' (4#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_2/debounce.sv:4]
INFO: [Synth 8-638] synthesizing module 'mem' [C:/Users/carlo/Downloads/project_5_2/project_5_2.runs/synth_1/.Xil/Vivado-14220-DESKTOP-4INRPJ4/realtime/mem_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'mem' (5#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.runs/synth_1/.Xil/Vivado-14220-DESKTOP-4INRPJ4/realtime/mem_stub.v:6]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv:122]
INFO: [Synth 8-256] done synthesizing module 'BMEM_GCD_SPI_Wrapper' (6#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 361.816 ; gain = 151.539
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 361.816 ; gain = 151.539
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'mem' instantiated as 'mem1' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv:47]
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/carlo/Downloads/project_5_2/project_5_2.runs/synth_1/.Xil/Vivado-14220-DESKTOP-4INRPJ4/dcp/mem_in_context.xdc] for cell 'mem1'
Finished Parsing XDC File [C:/Users/carlo/Downloads/project_5_2/project_5_2.runs/synth_1/.Xil/Vivado-14220-DESKTOP-4INRPJ4/dcp/mem_in_context.xdc] for cell 'mem1'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 654.375 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 654.375 ; gain = 444.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 654.375 ; gain = 444.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 654.375 ; gain = 444.098
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fsm'
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "yload" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ysel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "xload" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "xsel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'BMEM_GCD_SPI_Wrapper'
INFO: [Synth 8-5544] ROM "counter_up" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "load" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                   loadx |                              001 |                              001
                  iSTATE |                              010 |                              010
*
                   wait1 |                              011 |                              011
                    fine |                              100 |                              110
                 iSTATE0 |                              101 |                              100
                 iSTATE1 |                              110 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   load1 |                              000 |                              001
                  check1 |                              001 |                              011
                   load2 |                              010 |                              010
                  check2 |                              011 |                              100
                  iSTATE |                              100 |                              000
*
                   wait1 |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'BMEM_GCD_SPI_Wrapper'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 654.375 ; gain = 444.098
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 5     
	   7 Input      5 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module BMEM_GCD_SPI_Wrapper 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
+---Muxes : 
	   7 Input      5 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 1     
Module dp 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
Module fsm 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 1     
Module debounce 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 654.375 ; gain = 444.098
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 654.375 ; gain = 444.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 654.375 ; gain = 444.098
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 654.375 ; gain = 444.098
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 654.375 ; gain = 444.098
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 654.375 ; gain = 444.098
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 654.375 ; gain = 444.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 654.375 ; gain = 444.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 654.375 ; gain = 444.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 654.375 ; gain = 444.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |mem           |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |mem    |     1|
|2     |BUFG   |     1|
|3     |CARRY4 |     7|
|4     |LUT1   |     1|
|5     |LUT2   |    19|
|6     |LUT3   |     9|
|7     |LUT4   |    32|
|8     |LUT5   |    24|
|9     |LUT6   |    11|
|10    |FDRE   |    45|
|11    |IBUF   |     2|
|12    |OBUF   |     8|
+------+-------+------+

Report Instance Areas: 
+------+------------+---------+------+
|      |Instance    |Module   |Cells |
+------+------------+---------+------+
|1     |top         |         |   167|
|2     |  debounce1 |debounce |     3|
|3     |  gcd_core1 |gcd_core |   106|
|4     |    dp1     |dp       |    75|
|5     |    fsm1    |fsm      |    31|
+------+------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 654.375 ; gain = 444.098
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 654.375 ; gain = 110.879
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 654.375 ; gain = 444.098
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
45 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 654.375 ; gain = 408.582
INFO: [Common 17-1381] The checkpoint 'C:/Users/carlo/Downloads/project_5_2/project_5_2.runs/synth_1/BMEM_GCD_SPI_Wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 654.375 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Feb 26 22:47:41 2020...

*** Running vivado
    with args -log BMEM_GCD_SPI_Wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source BMEM_GCD_SPI_Wrapper.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source BMEM_GCD_SPI_Wrapper.tcl -notrace
Command: synth_design -top BMEM_GCD_SPI_Wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1396 
ERROR: [Synth 8-1031] check1 is not declared [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv:129]
ERROR: [Synth 8-1031] check2 is not declared [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv:134]
INFO: [Synth 8-2350] module BMEM_GCD_SPI_Wrapper ignored due to previous errors [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv:13]
Failed to read verilog 'C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv'
INFO: [Common 17-83] Releasing license: Synthesis
8 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Wed Feb 26 23:00:26 2020...

*** Running vivado
    with args -log BMEM_GCD_SPI_Wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source BMEM_GCD_SPI_Wrapper.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source BMEM_GCD_SPI_Wrapper.tcl -notrace
Command: synth_design -top BMEM_GCD_SPI_Wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2664 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 325.281 ; gain = 115.504
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'BMEM_GCD_SPI_Wrapper' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv:13]
INFO: [Synth 8-638] synthesizing module 'gcd_core' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/gcd_core.sv:13]
INFO: [Synth 8-638] synthesizing module 'dp' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/dp.sv:14]
INFO: [Synth 8-256] done synthesizing module 'dp' (1#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/dp.sv:14]
INFO: [Synth 8-638] synthesizing module 'fsm' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/fsm.sv:14]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/fsm.sv:49]
INFO: [Synth 8-256] done synthesizing module 'fsm' (2#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/fsm.sv:14]
INFO: [Synth 8-256] done synthesizing module 'gcd_core' (3#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/gcd_core.sv:13]
INFO: [Synth 8-638] synthesizing module 'debounce' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_2/debounce.sv:4]
INFO: [Synth 8-256] done synthesizing module 'debounce' (4#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_2/debounce.sv:4]
INFO: [Synth 8-638] synthesizing module 'mem' [C:/Users/carlo/Downloads/project_5_2/project_5_2.runs/synth_1/.Xil/Vivado-8348-DESKTOP-4INRPJ4/realtime/mem_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'mem' (5#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.runs/synth_1/.Xil/Vivado-8348-DESKTOP-4INRPJ4/realtime/mem_stub.v:6]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv:114]
INFO: [Synth 8-256] done synthesizing module 'BMEM_GCD_SPI_Wrapper' (6#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 361.648 ; gain = 151.871
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 361.648 ; gain = 151.871
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'mem' instantiated as 'mem1' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv:47]
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/carlo/Downloads/project_5_2/project_5_2.runs/synth_1/.Xil/Vivado-8348-DESKTOP-4INRPJ4/dcp/mem_in_context.xdc] for cell 'mem1'
Finished Parsing XDC File [C:/Users/carlo/Downloads/project_5_2/project_5_2.runs/synth_1/.Xil/Vivado-8348-DESKTOP-4INRPJ4/dcp/mem_in_context.xdc] for cell 'mem1'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 654.117 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 654.117 ; gain = 444.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 654.117 ; gain = 444.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 654.117 ; gain = 444.340
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fsm'
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "yload" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ysel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "xload" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "xsel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "counter_up" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "load" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                   loadx |                              001 |                              001
                  iSTATE |                              010 |                              010
*
                   wait1 |                              011 |                              011
                    fine |                              100 |                              110
                 iSTATE0 |                              101 |                              100
                 iSTATE1 |                              110 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'fsm'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 654.117 ; gain = 444.340
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module BMEM_GCD_SPI_Wrapper 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
Module dp 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
Module fsm 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 1     
Module debounce 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\state_reg[2] )
WARNING: [Synth 8-3332] Sequential element (state_reg[2]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 654.117 ; gain = 444.340
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:43 . Memory (MB): peak = 654.117 ; gain = 444.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:43 . Memory (MB): peak = 654.117 ; gain = 444.340
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:00:43 . Memory (MB): peak = 654.117 ; gain = 444.340
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:00:44 . Memory (MB): peak = 654.117 ; gain = 444.340
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:00:44 . Memory (MB): peak = 654.117 ; gain = 444.340
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:00:44 . Memory (MB): peak = 654.117 ; gain = 444.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:00:44 . Memory (MB): peak = 654.117 ; gain = 444.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:00:44 . Memory (MB): peak = 654.117 ; gain = 444.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:37 ; elapsed = 00:00:44 . Memory (MB): peak = 654.117 ; gain = 444.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |mem           |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |mem    |     1|
|2     |BUFG   |     1|
|3     |CARRY4 |     7|
|4     |LUT1   |     1|
|5     |LUT2   |    18|
|6     |LUT3   |     9|
|7     |LUT4   |    32|
|8     |LUT5   |    22|
|9     |LUT6   |    12|
|10    |FDRE   |    44|
|11    |IBUF   |     2|
|12    |OBUF   |     8|
+------+-------+------+

Report Instance Areas: 
+------+------------+---------+------+
|      |Instance    |Module   |Cells |
+------+------------+---------+------+
|1     |top         |         |   164|
|2     |  debounce1 |debounce |     4|
|3     |  gcd_core1 |gcd_core |   105|
|4     |    dp1     |dp       |    75|
|5     |    fsm1    |fsm      |    30|
+------+------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:00:44 . Memory (MB): peak = 654.117 ; gain = 444.340
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 654.117 ; gain = 110.328
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:00:44 . Memory (MB): peak = 654.117 ; gain = 444.340
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
44 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 654.117 ; gain = 408.309
INFO: [Common 17-1381] The checkpoint 'C:/Users/carlo/Downloads/project_5_2/project_5_2.runs/synth_1/BMEM_GCD_SPI_Wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 654.117 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Feb 26 23:02:04 2020...

*** Running vivado
    with args -log BMEM_GCD_SPI_Wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source BMEM_GCD_SPI_Wrapper.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source BMEM_GCD_SPI_Wrapper.tcl -notrace
Command: synth_design -top BMEM_GCD_SPI_Wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12456 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 325.406 ; gain = 115.430
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'BMEM_GCD_SPI_Wrapper' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv:13]
INFO: [Synth 8-638] synthesizing module 'gcd_core' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/gcd_core.sv:13]
INFO: [Synth 8-638] synthesizing module 'dp' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/dp.sv:14]
INFO: [Synth 8-256] done synthesizing module 'dp' (1#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/dp.sv:14]
INFO: [Synth 8-638] synthesizing module 'fsm' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/fsm.sv:14]
INFO: [Synth 8-226] default block is never used [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/fsm.sv:34]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/fsm.sv:50]
INFO: [Synth 8-256] done synthesizing module 'fsm' (2#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/fsm.sv:14]
INFO: [Synth 8-256] done synthesizing module 'gcd_core' (3#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/gcd_core.sv:13]
INFO: [Synth 8-638] synthesizing module 'debounce' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_2/debounce.sv:4]
INFO: [Synth 8-256] done synthesizing module 'debounce' (4#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_2/debounce.sv:4]
INFO: [Synth 8-638] synthesizing module 'mem' [C:/Users/carlo/Downloads/project_5_2/project_5_2.runs/synth_1/.Xil/Vivado-14188-DESKTOP-4INRPJ4/realtime/mem_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'mem' (5#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.runs/synth_1/.Xil/Vivado-14188-DESKTOP-4INRPJ4/realtime/mem_stub.v:6]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv:114]
INFO: [Synth 8-256] done synthesizing module 'BMEM_GCD_SPI_Wrapper' (6#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 361.758 ; gain = 151.781
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 361.758 ; gain = 151.781
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'mem' instantiated as 'mem1' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv:47]
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/carlo/Downloads/project_5_2/project_5_2.runs/synth_1/.Xil/Vivado-14188-DESKTOP-4INRPJ4/dcp/mem_in_context.xdc] for cell 'mem1'
Finished Parsing XDC File [C:/Users/carlo/Downloads/project_5_2/project_5_2.runs/synth_1/.Xil/Vivado-14188-DESKTOP-4INRPJ4/dcp/mem_in_context.xdc] for cell 'mem1'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 655.070 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 655.070 ; gain = 445.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 655.070 ; gain = 445.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 655.070 ; gain = 445.094
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fsm'
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "yload" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ysel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "xload" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "xsel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'BMEM_GCD_SPI_Wrapper'
INFO: [Synth 8-5544] ROM "counter_up" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "load" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                   loadx |                              001 |                              001
                  iSTATE |                              010 |                              010
*
                   wait1 |                              011 |                              011
                    fine |                              100 |                              110
                 iSTATE0 |                              101 |                              100
                 iSTATE1 |                              110 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   load1 |                               00 |                               01
                   load2 |                               01 |                               10
                  iSTATE |                               10 |                               00
*
                   wait1 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'BMEM_GCD_SPI_Wrapper'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 655.070 ; gain = 445.094
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 5     
	   4 Input      5 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module BMEM_GCD_SPI_Wrapper 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
+---Muxes : 
	   4 Input      5 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
Module dp 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
Module fsm 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 1     
Module debounce 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 655.070 ; gain = 445.094
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:42 . Memory (MB): peak = 655.070 ; gain = 445.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:42 . Memory (MB): peak = 655.070 ; gain = 445.094
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:00:42 . Memory (MB): peak = 655.070 ; gain = 445.094
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:00:44 . Memory (MB): peak = 655.070 ; gain = 445.094
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:44 . Memory (MB): peak = 655.070 ; gain = 445.094
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:00:44 . Memory (MB): peak = 655.070 ; gain = 445.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:00:44 . Memory (MB): peak = 655.070 ; gain = 445.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:44 . Memory (MB): peak = 655.070 ; gain = 445.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:00:44 . Memory (MB): peak = 655.070 ; gain = 445.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |mem           |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |mem    |     1|
|2     |BUFG   |     1|
|3     |CARRY4 |     7|
|4     |LUT1   |     2|
|5     |LUT2   |    18|
|6     |LUT3   |     7|
|7     |LUT4   |    32|
|8     |LUT5   |    24|
|9     |LUT6   |    11|
|10    |FDRE   |    44|
|11    |IBUF   |     2|
|12    |OBUF   |     8|
+------+-------+------+

Report Instance Areas: 
+------+------------+---------+------+
|      |Instance    |Module   |Cells |
+------+------------+---------+------+
|1     |top         |         |   164|
|2     |  debounce1 |debounce |     3|
|3     |  gcd_core1 |gcd_core |   106|
|4     |    dp1     |dp       |    75|
|5     |    fsm1    |fsm      |    31|
+------+------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:44 . Memory (MB): peak = 655.070 ; gain = 445.094
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:29 . Memory (MB): peak = 655.070 ; gain = 110.938
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:44 . Memory (MB): peak = 655.070 ; gain = 445.094
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
46 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 655.070 ; gain = 409.266
INFO: [Common 17-1381] The checkpoint 'C:/Users/carlo/Downloads/project_5_2/project_5_2.runs/synth_1/BMEM_GCD_SPI_Wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 655.070 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Feb 26 23:16:27 2020...

*** Running vivado
    with args -log BMEM_GCD_SPI_Wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source BMEM_GCD_SPI_Wrapper.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source BMEM_GCD_SPI_Wrapper.tcl -notrace
Command: synth_design -top BMEM_GCD_SPI_Wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6628 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 324.805 ; gain = 115.090
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'BMEM_GCD_SPI_Wrapper' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv:13]
INFO: [Synth 8-638] synthesizing module 'gcd_core' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/gcd_core.sv:13]
INFO: [Synth 8-638] synthesizing module 'dp' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/dp.sv:14]
INFO: [Synth 8-256] done synthesizing module 'dp' (1#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/dp.sv:14]
INFO: [Synth 8-638] synthesizing module 'fsm' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/fsm.sv:14]
INFO: [Synth 8-226] default block is never used [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/fsm.sv:34]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/fsm.sv:50]
INFO: [Synth 8-256] done synthesizing module 'fsm' (2#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/fsm.sv:14]
INFO: [Synth 8-256] done synthesizing module 'gcd_core' (3#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/gcd_core.sv:13]
INFO: [Synth 8-638] synthesizing module 'debounce' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_2/debounce.sv:4]
INFO: [Synth 8-256] done synthesizing module 'debounce' (4#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_2/debounce.sv:4]
INFO: [Synth 8-638] synthesizing module 'mem' [C:/Users/carlo/Downloads/project_5_2/project_5_2.runs/synth_1/.Xil/Vivado-4340-DESKTOP-4INRPJ4/realtime/mem_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'mem' (5#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.runs/synth_1/.Xil/Vivado-4340-DESKTOP-4INRPJ4/realtime/mem_stub.v:6]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv:114]
INFO: [Synth 8-256] done synthesizing module 'BMEM_GCD_SPI_Wrapper' (6#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 362.086 ; gain = 152.371
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 362.086 ; gain = 152.371
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'mem' instantiated as 'mem1' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv:47]
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/carlo/Downloads/project_5_2/project_5_2.runs/synth_1/.Xil/Vivado-4340-DESKTOP-4INRPJ4/dcp/mem_in_context.xdc] for cell 'mem1'
Finished Parsing XDC File [C:/Users/carlo/Downloads/project_5_2/project_5_2.runs/synth_1/.Xil/Vivado-4340-DESKTOP-4INRPJ4/dcp/mem_in_context.xdc] for cell 'mem1'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 654.477 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:33 . Memory (MB): peak = 654.477 ; gain = 444.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:33 . Memory (MB): peak = 654.477 ; gain = 444.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:33 . Memory (MB): peak = 654.477 ; gain = 444.762
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fsm'
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "yload" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ysel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "xload" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "xsel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'BMEM_GCD_SPI_Wrapper'
INFO: [Synth 8-5544] ROM "counter_up" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "load" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                   loadx |                              001 |                              001
                  iSTATE |                              010 |                              010
*
                   wait1 |                              011 |                              011
                    fine |                              100 |                              110
                 iSTATE0 |                              101 |                              100
                 iSTATE1 |                              110 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   load1 |                               00 |                               01
                   load2 |                               01 |                               10
                  iSTATE |                               10 |                               00
*
                   wait1 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'BMEM_GCD_SPI_Wrapper'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 654.477 ; gain = 444.762
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 5     
	   4 Input      5 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module BMEM_GCD_SPI_Wrapper 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
+---Muxes : 
	   4 Input      5 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
Module dp 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
Module fsm 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 1     
Module debounce 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:35 . Memory (MB): peak = 654.477 ; gain = 444.762
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:00:51 . Memory (MB): peak = 654.477 ; gain = 444.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:51 . Memory (MB): peak = 654.477 ; gain = 444.762
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:40 ; elapsed = 00:00:51 . Memory (MB): peak = 654.477 ; gain = 444.762
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:41 ; elapsed = 00:00:52 . Memory (MB): peak = 654.477 ; gain = 444.762
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:41 ; elapsed = 00:00:52 . Memory (MB): peak = 654.477 ; gain = 444.762
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:41 ; elapsed = 00:00:52 . Memory (MB): peak = 654.477 ; gain = 444.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:41 ; elapsed = 00:00:52 . Memory (MB): peak = 654.477 ; gain = 444.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:41 ; elapsed = 00:00:52 . Memory (MB): peak = 654.477 ; gain = 444.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:41 ; elapsed = 00:00:52 . Memory (MB): peak = 654.477 ; gain = 444.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |mem           |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |mem    |     1|
|2     |BUFG   |     1|
|3     |CARRY4 |     7|
|4     |LUT1   |     2|
|5     |LUT2   |    23|
|6     |LUT3   |     2|
|7     |LUT4   |    32|
|8     |LUT5   |    24|
|9     |LUT6   |    11|
|10    |FDRE   |    44|
|11    |IBUF   |     2|
|12    |OBUF   |     8|
+------+-------+------+

Report Instance Areas: 
+------+------------+---------+------+
|      |Instance    |Module   |Cells |
+------+------------+---------+------+
|1     |top         |         |   164|
|2     |  debounce1 |debounce |     3|
|3     |  gcd_core1 |gcd_core |   106|
|4     |    dp1     |dp       |    75|
|5     |    fsm1    |fsm      |    31|
+------+------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:41 ; elapsed = 00:00:52 . Memory (MB): peak = 654.477 ; gain = 444.762
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:32 . Memory (MB): peak = 654.477 ; gain = 111.098
Synthesis Optimization Complete : Time (s): cpu = 00:00:42 ; elapsed = 00:00:52 . Memory (MB): peak = 654.477 ; gain = 444.762
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
46 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 654.477 ; gain = 408.695
INFO: [Common 17-1381] The checkpoint 'C:/Users/carlo/Downloads/project_5_2/project_5_2.runs/synth_1/BMEM_GCD_SPI_Wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 654.477 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Feb 27 15:34:45 2020...

*** Running vivado
    with args -log BMEM_GCD_SPI_Wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source BMEM_GCD_SPI_Wrapper.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source BMEM_GCD_SPI_Wrapper.tcl -notrace
Command: synth_design -top BMEM_GCD_SPI_Wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4900 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 324.770 ; gain = 115.297
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'BMEM_GCD_SPI_Wrapper' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv:13]
INFO: [Synth 8-638] synthesizing module 'gcd_core' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/gcd_core.sv:13]
INFO: [Synth 8-638] synthesizing module 'dp' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/dp.sv:14]
INFO: [Synth 8-256] done synthesizing module 'dp' (1#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/dp.sv:14]
INFO: [Synth 8-638] synthesizing module 'fsm' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/fsm.sv:14]
INFO: [Synth 8-226] default block is never used [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/fsm.sv:34]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/fsm.sv:50]
INFO: [Synth 8-256] done synthesizing module 'fsm' (2#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/fsm.sv:14]
INFO: [Synth 8-256] done synthesizing module 'gcd_core' (3#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/gcd_core.sv:13]
INFO: [Synth 8-638] synthesizing module 'debounce' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_2/debounce.sv:4]
INFO: [Synth 8-256] done synthesizing module 'debounce' (4#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_2/debounce.sv:4]
INFO: [Synth 8-638] synthesizing module 'SPI_FSM' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/SPI_FSM.sv:13]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/SPI_FSM.sv:122]
WARNING: [Synth 8-3848] Net mosi in module/entity SPI_FSM does not have driver. [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/SPI_FSM.sv:18]
INFO: [Synth 8-256] done synthesizing module 'SPI_FSM' (5#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/SPI_FSM.sv:13]
ERROR: [Synth 8-478] no matching signal 'sclk' for .* connection [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv:44]
ERROR: [Synth 8-478] no matching signal 'chs' for .* connection [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv:44]
ERROR: [Synth 8-478] no matching signal 'mosi' for .* connection [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv:44]
ERROR: [Synth 8-478] no matching signal 'SPI_IN' for .* connection [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv:44]
INFO: [Synth 8-638] synthesizing module 'mem' [C:/Users/carlo/Downloads/project_5_2/project_5_2.runs/synth_1/.Xil/Vivado-3444-DESKTOP-4INRPJ4/realtime/mem_stub.v:6]
ERROR: [Synth 8-285] failed synthesizing module 'mem' [C:/Users/carlo/Downloads/project_5_2/project_5_2.runs/synth_1/.Xil/Vivado-3444-DESKTOP-4INRPJ4/realtime/mem_stub.v:6]
ERROR: [Synth 8-285] failed synthesizing module 'BMEM_GCD_SPI_Wrapper' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 362.102 ; gain = 152.629
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 1 Warnings, 0 Critical Warnings and 7 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Thu Feb 27 15:40:01 2020...

*** Running vivado
    with args -log BMEM_GCD_SPI_Wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source BMEM_GCD_SPI_Wrapper.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source BMEM_GCD_SPI_Wrapper.tcl -notrace
Command: synth_design -top BMEM_GCD_SPI_Wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10652 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 324.648 ; gain = 114.871
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'BMEM_GCD_SPI_Wrapper' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv:13]
INFO: [Synth 8-638] synthesizing module 'gcd_core' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/gcd_core.sv:13]
INFO: [Synth 8-638] synthesizing module 'dp' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/dp.sv:14]
INFO: [Synth 8-256] done synthesizing module 'dp' (1#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/dp.sv:14]
INFO: [Synth 8-638] synthesizing module 'fsm' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/fsm.sv:14]
INFO: [Synth 8-226] default block is never used [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/fsm.sv:34]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/fsm.sv:50]
INFO: [Synth 8-256] done synthesizing module 'fsm' (2#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/fsm.sv:14]
INFO: [Synth 8-256] done synthesizing module 'gcd_core' (3#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/gcd_core.sv:13]
INFO: [Synth 8-638] synthesizing module 'debounce' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_2/debounce.sv:4]
INFO: [Synth 8-256] done synthesizing module 'debounce' (4#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_2/debounce.sv:4]
INFO: [Synth 8-638] synthesizing module 'SPI_FSM' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/SPI_FSM.sv:13]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/SPI_FSM.sv:122]
WARNING: [Synth 8-3848] Net mosi in module/entity SPI_FSM does not have driver. [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/SPI_FSM.sv:18]
INFO: [Synth 8-256] done synthesizing module 'SPI_FSM' (5#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/SPI_FSM.sv:13]
ERROR: [Synth 8-478] no matching signal 'sclk' for .* connection [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv:46]
INFO: [Synth 8-638] synthesizing module 'mem' [C:/Users/carlo/Downloads/project_5_2/project_5_2.runs/synth_1/.Xil/Vivado-4620-DESKTOP-4INRPJ4/realtime/mem_stub.v:6]
ERROR: [Synth 8-285] failed synthesizing module 'mem' [C:/Users/carlo/Downloads/project_5_2/project_5_2.runs/synth_1/.Xil/Vivado-4620-DESKTOP-4INRPJ4/realtime/mem_stub.v:6]
ERROR: [Synth 8-285] failed synthesizing module 'BMEM_GCD_SPI_Wrapper' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 361.938 ; gain = 152.160
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 1 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Thu Feb 27 15:43:05 2020...

*** Running vivado
    with args -log BMEM_GCD_SPI_Wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source BMEM_GCD_SPI_Wrapper.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source BMEM_GCD_SPI_Wrapper.tcl -notrace
Command: synth_design -top BMEM_GCD_SPI_Wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14056 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 325.176 ; gain = 115.152
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'BMEM_GCD_SPI_Wrapper' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv:13]
INFO: [Synth 8-638] synthesizing module 'gcd_core' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/gcd_core.sv:13]
INFO: [Synth 8-638] synthesizing module 'dp' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/dp.sv:14]
INFO: [Synth 8-256] done synthesizing module 'dp' (1#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/dp.sv:14]
INFO: [Synth 8-638] synthesizing module 'fsm' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/fsm.sv:14]
INFO: [Synth 8-226] default block is never used [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/fsm.sv:34]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/fsm.sv:50]
INFO: [Synth 8-256] done synthesizing module 'fsm' (2#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/fsm.sv:14]
INFO: [Synth 8-256] done synthesizing module 'gcd_core' (3#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/gcd_core.sv:13]
INFO: [Synth 8-638] synthesizing module 'debounce' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_2/debounce.sv:4]
INFO: [Synth 8-256] done synthesizing module 'debounce' (4#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_2/debounce.sv:4]
INFO: [Synth 8-638] synthesizing module 'SPI_FSM' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/SPI_FSM.sv:13]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/SPI_FSM.sv:123]
WARNING: [Synth 8-3848] Net mosi in module/entity SPI_FSM does not have driver. [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/SPI_FSM.sv:18]
INFO: [Synth 8-256] done synthesizing module 'SPI_FSM' (5#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/SPI_FSM.sv:13]
INFO: [Synth 8-638] synthesizing module 'mem' [C:/Users/carlo/Downloads/project_5_2/project_5_2.runs/synth_1/.Xil/Vivado-14320-DESKTOP-4INRPJ4/realtime/mem_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'mem' (6#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.runs/synth_1/.Xil/Vivado-14320-DESKTOP-4INRPJ4/realtime/mem_stub.v:6]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv:117]
WARNING: [Synth 8-3848] Net SPI_IN in module/entity BMEM_GCD_SPI_Wrapper does not have driver. [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv:31]
INFO: [Synth 8-256] done synthesizing module 'BMEM_GCD_SPI_Wrapper' (7#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv:13]
WARNING: [Synth 8-3331] design SPI_FSM has unconnected port mosi
WARNING: [Synth 8-3331] design SPI_FSM has unconnected port SPI_IN[7]
WARNING: [Synth 8-3331] design SPI_FSM has unconnected port SPI_IN[6]
WARNING: [Synth 8-3331] design SPI_FSM has unconnected port SPI_IN[5]
WARNING: [Synth 8-3331] design SPI_FSM has unconnected port SPI_IN[4]
WARNING: [Synth 8-3331] design SPI_FSM has unconnected port SPI_IN[3]
WARNING: [Synth 8-3331] design SPI_FSM has unconnected port SPI_IN[2]
WARNING: [Synth 8-3331] design SPI_FSM has unconnected port SPI_IN[1]
WARNING: [Synth 8-3331] design SPI_FSM has unconnected port SPI_IN[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 361.547 ; gain = 151.523
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 361.547 ; gain = 151.523
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'mem' instantiated as 'mem1' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv:50]
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/carlo/Downloads/project_5_2/project_5_2.runs/synth_1/.Xil/Vivado-14320-DESKTOP-4INRPJ4/dcp/mem_in_context.xdc] for cell 'mem1'
Finished Parsing XDC File [C:/Users/carlo/Downloads/project_5_2/project_5_2.runs/synth_1/.Xil/Vivado-14320-DESKTOP-4INRPJ4/dcp/mem_in_context.xdc] for cell 'mem1'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 654.984 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 654.984 ; gain = 444.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 654.984 ; gain = 444.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 654.984 ; gain = 444.961
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fsm'
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "yload" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ysel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "xload" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "xsel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'SPI_FSM'
INFO: [Synth 8-5546] ROM "sclk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "finished" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "chs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'BMEM_GCD_SPI_Wrapper'
INFO: [Synth 8-5544] ROM "counter_up" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "load" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                   loadx |                              001 |                              001
                  iSTATE |                              010 |                              010
*
                   wait1 |                              011 |                              011
                    fine |                              100 |                              110
                 iSTATE0 |                              101 |                              100
                 iSTATE1 |                              110 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   load1 |                               00 |                               01
                   load2 |                               01 |                               10
                  iSTATE |                               10 |                               00
*
                   wait1 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'BMEM_GCD_SPI_Wrapper'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 654.984 ; gain = 444.961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  11 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   4 Input      5 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module BMEM_GCD_SPI_Wrapper 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
+---Muxes : 
	   4 Input      5 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
Module dp 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
Module fsm 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 1     
Module debounce 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SPI_FSM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  11 Input     10 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "SPI_FSM1/sclk" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3332] Sequential element (SPI_FSM1/state_reg[4]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_FSM1/state_reg[3]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_FSM1/state_reg[2]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_FSM1/state_reg[1]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_FSM1/state_reg[0]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_FSM1/SPI_Counter_Up_reg[9]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_FSM1/SPI_Counter_Up_reg[8]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_FSM1/SPI_Counter_Up_reg[7]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_FSM1/SPI_Counter_Up_reg[6]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_FSM1/SPI_Counter_Up_reg[5]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_FSM1/SPI_Counter_Up_reg[4]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_FSM1/SPI_Counter_Up_reg[3]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_FSM1/SPI_Counter_Up_reg[2]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_FSM1/SPI_Counter_Up_reg[1]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_FSM1/SPI_Counter_Up_reg[0]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_FSM1/sclk_reg) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 654.984 ; gain = 444.961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 654.984 ; gain = 444.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 654.984 ; gain = 444.961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 654.984 ; gain = 444.961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 654.984 ; gain = 444.961
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 654.984 ; gain = 444.961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 654.984 ; gain = 444.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 654.984 ; gain = 444.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 654.984 ; gain = 444.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 654.984 ; gain = 444.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |mem           |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |mem    |     1|
|2     |BUFG   |     1|
|3     |CARRY4 |     7|
|4     |LUT1   |     2|
|5     |LUT2   |    23|
|6     |LUT3   |     2|
|7     |LUT4   |    32|
|8     |LUT5   |    24|
|9     |LUT6   |    11|
|10    |FDRE   |    44|
|11    |IBUF   |     2|
|12    |OBUF   |     8|
+------+-------+------+

Report Instance Areas: 
+------+------------+---------+------+
|      |Instance    |Module   |Cells |
+------+------------+---------+------+
|1     |top         |         |   164|
|2     |  debounce1 |debounce |     3|
|3     |  gcd_core1 |gcd_core |   106|
|4     |    dp1     |dp       |    75|
|5     |    fsm1    |fsm      |    31|
+------+------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 654.984 ; gain = 444.961
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 654.984 ; gain = 110.906
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 654.984 ; gain = 444.961
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
64 Infos, 28 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 654.984 ; gain = 409.211
INFO: [Common 17-1381] The checkpoint 'C:/Users/carlo/Downloads/project_5_2/project_5_2.runs/synth_1/BMEM_GCD_SPI_Wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 654.984 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Feb 27 15:45:13 2020...

*** Running vivado
    with args -log BMEM_GCD_SPI_Wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source BMEM_GCD_SPI_Wrapper.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source BMEM_GCD_SPI_Wrapper.tcl -notrace
Command: synth_design -top BMEM_GCD_SPI_Wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4972 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 324.508 ; gain = 114.348
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'BMEM_GCD_SPI_Wrapper' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv:13]
INFO: [Synth 8-638] synthesizing module 'gcd_core' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/gcd_core.sv:13]
INFO: [Synth 8-638] synthesizing module 'dp' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/dp.sv:14]
INFO: [Synth 8-256] done synthesizing module 'dp' (1#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/dp.sv:14]
INFO: [Synth 8-638] synthesizing module 'fsm' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/fsm.sv:14]
INFO: [Synth 8-226] default block is never used [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/fsm.sv:34]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/fsm.sv:50]
INFO: [Synth 8-256] done synthesizing module 'fsm' (2#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/fsm.sv:14]
INFO: [Synth 8-256] done synthesizing module 'gcd_core' (3#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/gcd_core.sv:13]
INFO: [Synth 8-638] synthesizing module 'debounce' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_2/debounce.sv:4]
INFO: [Synth 8-256] done synthesizing module 'debounce' (4#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_2/debounce.sv:4]
INFO: [Synth 8-638] synthesizing module 'SPI_FSM' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/SPI_FSM.sv:13]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/SPI_FSM.sv:123]
WARNING: [Synth 8-3848] Net mosi in module/entity SPI_FSM does not have driver. [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/SPI_FSM.sv:18]
INFO: [Synth 8-256] done synthesizing module 'SPI_FSM' (5#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/SPI_FSM.sv:13]
INFO: [Synth 8-638] synthesizing module 'mem' [C:/Users/carlo/Downloads/project_5_2/project_5_2.runs/synth_1/.Xil/Vivado-7564-DESKTOP-4INRPJ4/realtime/mem_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'mem' (6#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.runs/synth_1/.Xil/Vivado-7564-DESKTOP-4INRPJ4/realtime/mem_stub.v:6]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv:117]
WARNING: [Synth 8-3848] Net SPI_IN in module/entity BMEM_GCD_SPI_Wrapper does not have driver. [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv:31]
INFO: [Synth 8-256] done synthesizing module 'BMEM_GCD_SPI_Wrapper' (7#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv:13]
WARNING: [Synth 8-3331] design SPI_FSM has unconnected port mosi
WARNING: [Synth 8-3331] design SPI_FSM has unconnected port SPI_IN[7]
WARNING: [Synth 8-3331] design SPI_FSM has unconnected port SPI_IN[6]
WARNING: [Synth 8-3331] design SPI_FSM has unconnected port SPI_IN[5]
WARNING: [Synth 8-3331] design SPI_FSM has unconnected port SPI_IN[4]
WARNING: [Synth 8-3331] design SPI_FSM has unconnected port SPI_IN[3]
WARNING: [Synth 8-3331] design SPI_FSM has unconnected port SPI_IN[2]
WARNING: [Synth 8-3331] design SPI_FSM has unconnected port SPI_IN[1]
WARNING: [Synth 8-3331] design SPI_FSM has unconnected port SPI_IN[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 361.758 ; gain = 151.598
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 361.758 ; gain = 151.598
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'mem' instantiated as 'mem1' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv:50]
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/carlo/Downloads/project_5_2/project_5_2.runs/synth_1/.Xil/Vivado-7564-DESKTOP-4INRPJ4/dcp/mem_in_context.xdc] for cell 'mem1'
Finished Parsing XDC File [C:/Users/carlo/Downloads/project_5_2/project_5_2.runs/synth_1/.Xil/Vivado-7564-DESKTOP-4INRPJ4/dcp/mem_in_context.xdc] for cell 'mem1'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 655.234 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 655.234 ; gain = 445.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 655.234 ; gain = 445.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 655.234 ; gain = 445.074
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fsm'
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "yload" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ysel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "xload" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "xsel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'SPI_FSM'
INFO: [Synth 8-5546] ROM "sclk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "finished" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "chs" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'BMEM_GCD_SPI_Wrapper'
INFO: [Synth 8-5544] ROM "counter_up" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "load" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                   loadx |                              001 |                              001
                  iSTATE |                              010 |                              010
*
                   wait1 |                              011 |                              011
                    fine |                              100 |                              110
                 iSTATE0 |                              101 |                              100
                 iSTATE1 |                              110 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   load1 |                               00 |                               01
                   load2 |                               01 |                               10
                  iSTATE |                               10 |                               00
*
                   wait1 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'BMEM_GCD_SPI_Wrapper'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 655.234 ; gain = 445.074
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  11 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   4 Input      5 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module BMEM_GCD_SPI_Wrapper 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
+---Muxes : 
	   4 Input      5 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
Module dp 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
Module fsm 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 1     
Module debounce 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SPI_FSM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  11 Input     10 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "SPI_FSM1/sclk" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3332] Sequential element (SPI_FSM1/state_reg[3]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_FSM1/state_reg[2]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_FSM1/state_reg[1]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_FSM1/state_reg[0]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_FSM1/SPI_Counter_Up_reg[9]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_FSM1/SPI_Counter_Up_reg[8]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_FSM1/SPI_Counter_Up_reg[7]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_FSM1/SPI_Counter_Up_reg[6]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_FSM1/SPI_Counter_Up_reg[5]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_FSM1/SPI_Counter_Up_reg[4]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_FSM1/SPI_Counter_Up_reg[3]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_FSM1/SPI_Counter_Up_reg[2]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_FSM1/SPI_Counter_Up_reg[1]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_FSM1/SPI_Counter_Up_reg[0]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_FSM1/sclk_reg) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 655.234 ; gain = 445.074
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:43 . Memory (MB): peak = 655.234 ; gain = 445.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:43 . Memory (MB): peak = 655.234 ; gain = 445.074
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:00:43 . Memory (MB): peak = 655.234 ; gain = 445.074
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:00:45 . Memory (MB): peak = 655.234 ; gain = 445.074
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:00:45 . Memory (MB): peak = 655.234 ; gain = 445.074
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:00:45 . Memory (MB): peak = 655.234 ; gain = 445.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:00:45 . Memory (MB): peak = 655.234 ; gain = 445.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:00:45 . Memory (MB): peak = 655.234 ; gain = 445.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:37 ; elapsed = 00:00:45 . Memory (MB): peak = 655.234 ; gain = 445.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |mem           |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |mem    |     1|
|2     |BUFG   |     1|
|3     |CARRY4 |     7|
|4     |LUT1   |     2|
|5     |LUT2   |    23|
|6     |LUT3   |     2|
|7     |LUT4   |    32|
|8     |LUT5   |    24|
|9     |LUT6   |    11|
|10    |FDRE   |    44|
|11    |IBUF   |     2|
|12    |OBUF   |     8|
+------+-------+------+

Report Instance Areas: 
+------+------------+---------+------+
|      |Instance    |Module   |Cells |
+------+------------+---------+------+
|1     |top         |         |   164|
|2     |  debounce1 |debounce |     3|
|3     |  gcd_core1 |gcd_core |   106|
|4     |    dp1     |dp       |    75|
|5     |    fsm1    |fsm      |    31|
+------+------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:00:45 . Memory (MB): peak = 655.234 ; gain = 445.074
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 15 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 655.234 ; gain = 110.996
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:45 . Memory (MB): peak = 655.234 ; gain = 445.074
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
64 Infos, 27 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 655.234 ; gain = 409.438
INFO: [Common 17-1381] The checkpoint 'C:/Users/carlo/Downloads/project_5_2/project_5_2.runs/synth_1/BMEM_GCD_SPI_Wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 655.234 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Feb 27 15:47:46 2020...

*** Running vivado
    with args -log BMEM_GCD_SPI_Wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source BMEM_GCD_SPI_Wrapper.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source BMEM_GCD_SPI_Wrapper.tcl -notrace
Command: synth_design -top BMEM_GCD_SPI_Wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9508 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 325.258 ; gain = 115.355
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'BMEM_GCD_SPI_Wrapper' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv:13]
INFO: [Synth 8-638] synthesizing module 'gcd_core' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/gcd_core.sv:13]
INFO: [Synth 8-638] synthesizing module 'dp' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/dp.sv:14]
INFO: [Synth 8-256] done synthesizing module 'dp' (1#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/dp.sv:14]
INFO: [Synth 8-638] synthesizing module 'fsm' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/fsm.sv:14]
INFO: [Synth 8-226] default block is never used [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/fsm.sv:34]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/fsm.sv:50]
INFO: [Synth 8-256] done synthesizing module 'fsm' (2#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/fsm.sv:14]
INFO: [Synth 8-256] done synthesizing module 'gcd_core' (3#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/gcd_core.sv:13]
INFO: [Synth 8-638] synthesizing module 'debounce' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_2/debounce.sv:4]
INFO: [Synth 8-256] done synthesizing module 'debounce' (4#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_2/debounce.sv:4]
INFO: [Synth 8-638] synthesizing module 'SPI_FSM' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/SPI_FSM.sv:13]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/SPI_FSM.sv:123]
WARNING: [Synth 8-87] always_comb on 'mosi_reg' did not result in combinational logic [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/SPI_FSM.sv:125]
INFO: [Synth 8-256] done synthesizing module 'SPI_FSM' (5#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/SPI_FSM.sv:13]
INFO: [Synth 8-638] synthesizing module 'mem' [C:/Users/carlo/Downloads/project_5_2/project_5_2.runs/synth_1/.Xil/Vivado-10804-DESKTOP-4INRPJ4/realtime/mem_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'mem' (6#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.runs/synth_1/.Xil/Vivado-10804-DESKTOP-4INRPJ4/realtime/mem_stub.v:6]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv:117]
WARNING: [Synth 8-3848] Net SPI_IN in module/entity BMEM_GCD_SPI_Wrapper does not have driver. [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv:31]
INFO: [Synth 8-256] done synthesizing module 'BMEM_GCD_SPI_Wrapper' (7#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 361.637 ; gain = 151.734
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin SPI_FSM1:SPI_IN[7] to constant 0 [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv:46]
WARNING: [Synth 8-3295] tying undriven pin SPI_FSM1:SPI_IN[6] to constant 0 [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv:46]
WARNING: [Synth 8-3295] tying undriven pin SPI_FSM1:SPI_IN[5] to constant 0 [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv:46]
WARNING: [Synth 8-3295] tying undriven pin SPI_FSM1:SPI_IN[4] to constant 0 [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv:46]
WARNING: [Synth 8-3295] tying undriven pin SPI_FSM1:SPI_IN[3] to constant 0 [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv:46]
WARNING: [Synth 8-3295] tying undriven pin SPI_FSM1:SPI_IN[2] to constant 0 [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv:46]
WARNING: [Synth 8-3295] tying undriven pin SPI_FSM1:SPI_IN[1] to constant 0 [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv:46]
WARNING: [Synth 8-3295] tying undriven pin SPI_FSM1:SPI_IN[0] to constant 0 [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv:46]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 361.637 ; gain = 151.734
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'mem' instantiated as 'mem1' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv:50]
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/carlo/Downloads/project_5_2/project_5_2.runs/synth_1/.Xil/Vivado-10804-DESKTOP-4INRPJ4/dcp/mem_in_context.xdc] for cell 'mem1'
Finished Parsing XDC File [C:/Users/carlo/Downloads/project_5_2/project_5_2.runs/synth_1/.Xil/Vivado-10804-DESKTOP-4INRPJ4/dcp/mem_in_context.xdc] for cell 'mem1'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 655.113 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 655.113 ; gain = 445.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 655.113 ; gain = 445.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 655.113 ; gain = 445.211
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fsm'
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "yload" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ysel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "xload" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "xsel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'SPI_FSM'
INFO: [Synth 8-5546] ROM "sclk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "mosi" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "finished" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "chs" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'BMEM_GCD_SPI_Wrapper'
INFO: [Synth 8-5544] ROM "counter_up" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "load" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                   loadx |                              001 |                              001
                  iSTATE |                              010 |                              010
*
                   wait1 |                              011 |                              011
                    fine |                              100 |                              110
                 iSTATE0 |                              101 |                              100
                 iSTATE1 |                              110 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'fsm'
WARNING: [Synth 8-327] inferring latch for variable 'mosi_reg' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/SPI_FSM.sv:125]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   load1 |                               00 |                               01
                   load2 |                               01 |                               10
                  iSTATE |                               10 |                               00
*
                   wait1 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'BMEM_GCD_SPI_Wrapper'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 655.113 ; gain = 445.211
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  11 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   4 Input      5 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module BMEM_GCD_SPI_Wrapper 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
+---Muxes : 
	   4 Input      5 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
Module dp 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
Module fsm 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 1     
Module debounce 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SPI_FSM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  11 Input     10 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "SPI_FSM1/sclk" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3332] Sequential element (SPI_FSM1/state_reg[3]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_FSM1/state_reg[2]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_FSM1/state_reg[1]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_FSM1/state_reg[0]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_FSM1/mosi_reg) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_FSM1/SPI_Counter_Up_reg[9]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_FSM1/SPI_Counter_Up_reg[8]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_FSM1/SPI_Counter_Up_reg[7]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_FSM1/SPI_Counter_Up_reg[6]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_FSM1/SPI_Counter_Up_reg[5]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_FSM1/SPI_Counter_Up_reg[4]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_FSM1/SPI_Counter_Up_reg[3]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_FSM1/SPI_Counter_Up_reg[2]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_FSM1/SPI_Counter_Up_reg[1]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_FSM1/SPI_Counter_Up_reg[0]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_FSM1/sclk_reg) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 655.113 ; gain = 445.211
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 655.113 ; gain = 445.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 655.113 ; gain = 445.211
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 655.113 ; gain = 445.211
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 655.113 ; gain = 445.211
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 655.113 ; gain = 445.211
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 655.113 ; gain = 445.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 655.113 ; gain = 445.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 655.113 ; gain = 445.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 655.113 ; gain = 445.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |mem           |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |mem    |     1|
|2     |BUFG   |     1|
|3     |CARRY4 |     7|
|4     |LUT1   |     2|
|5     |LUT2   |    23|
|6     |LUT3   |     2|
|7     |LUT4   |    32|
|8     |LUT5   |    24|
|9     |LUT6   |    11|
|10    |FDRE   |    44|
|11    |IBUF   |     2|
|12    |OBUF   |     8|
+------+-------+------+

Report Instance Areas: 
+------+------------+---------+------+
|      |Instance    |Module   |Cells |
+------+------------+---------+------+
|1     |top         |         |   164|
|2     |  debounce1 |debounce |     3|
|3     |  gcd_core1 |gcd_core |   106|
|4     |    dp1     |dp       |    75|
|5     |    fsm1    |fsm      |    31|
+------+------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 655.113 ; gain = 445.211
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 17 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 655.113 ; gain = 111.094
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 655.113 ; gain = 445.211
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
65 Infos, 28 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 655.113 ; gain = 409.332
INFO: [Common 17-1381] The checkpoint 'C:/Users/carlo/Downloads/project_5_2/project_5_2.runs/synth_1/BMEM_GCD_SPI_Wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 655.113 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Feb 27 15:50:33 2020...

*** Running vivado
    with args -log BMEM_GCD_SPI_Wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source BMEM_GCD_SPI_Wrapper.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source BMEM_GCD_SPI_Wrapper.tcl -notrace
Command: synth_design -top BMEM_GCD_SPI_Wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13368 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 324.730 ; gain = 115.277
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'BMEM_GCD_SPI_Wrapper' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv:13]
INFO: [Synth 8-638] synthesizing module 'gcd_core' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/gcd_core.sv:13]
INFO: [Synth 8-638] synthesizing module 'dp' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/dp.sv:14]
INFO: [Synth 8-256] done synthesizing module 'dp' (1#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/dp.sv:14]
INFO: [Synth 8-638] synthesizing module 'fsm' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/fsm.sv:14]
INFO: [Synth 8-226] default block is never used [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/fsm.sv:34]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/fsm.sv:50]
INFO: [Synth 8-256] done synthesizing module 'fsm' (2#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/fsm.sv:14]
INFO: [Synth 8-256] done synthesizing module 'gcd_core' (3#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/gcd_core.sv:13]
INFO: [Synth 8-638] synthesizing module 'debounce' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_2/debounce.sv:4]
INFO: [Synth 8-256] done synthesizing module 'debounce' (4#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_2/debounce.sv:4]
INFO: [Synth 8-638] synthesizing module 'SPI_FSM' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/SPI_FSM.sv:13]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/SPI_FSM.sv:150]
INFO: [Synth 8-256] done synthesizing module 'SPI_FSM' (5#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/SPI_FSM.sv:13]
INFO: [Synth 8-638] synthesizing module 'mem' [C:/Users/carlo/Downloads/project_5_2/project_5_2.runs/synth_1/.Xil/Vivado-3444-DESKTOP-4INRPJ4/realtime/mem_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'mem' (6#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.runs/synth_1/.Xil/Vivado-3444-DESKTOP-4INRPJ4/realtime/mem_stub.v:6]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv:117]
WARNING: [Synth 8-3848] Net SPI_IN in module/entity BMEM_GCD_SPI_Wrapper does not have driver. [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv:31]
INFO: [Synth 8-256] done synthesizing module 'BMEM_GCD_SPI_Wrapper' (7#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 361.984 ; gain = 152.531
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin SPI_FSM1:SPI_IN[7] to constant 0 [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv:46]
WARNING: [Synth 8-3295] tying undriven pin SPI_FSM1:SPI_IN[6] to constant 0 [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv:46]
WARNING: [Synth 8-3295] tying undriven pin SPI_FSM1:SPI_IN[5] to constant 0 [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv:46]
WARNING: [Synth 8-3295] tying undriven pin SPI_FSM1:SPI_IN[4] to constant 0 [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv:46]
WARNING: [Synth 8-3295] tying undriven pin SPI_FSM1:SPI_IN[3] to constant 0 [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv:46]
WARNING: [Synth 8-3295] tying undriven pin SPI_FSM1:SPI_IN[2] to constant 0 [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv:46]
WARNING: [Synth 8-3295] tying undriven pin SPI_FSM1:SPI_IN[1] to constant 0 [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv:46]
WARNING: [Synth 8-3295] tying undriven pin SPI_FSM1:SPI_IN[0] to constant 0 [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv:46]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 361.984 ; gain = 152.531
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'mem' instantiated as 'mem1' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv:50]
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/carlo/Downloads/project_5_2/project_5_2.runs/synth_1/.Xil/Vivado-3444-DESKTOP-4INRPJ4/dcp/mem_in_context.xdc] for cell 'mem1'
Finished Parsing XDC File [C:/Users/carlo/Downloads/project_5_2/project_5_2.runs/synth_1/.Xil/Vivado-3444-DESKTOP-4INRPJ4/dcp/mem_in_context.xdc] for cell 'mem1'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 655.277 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 655.277 ; gain = 445.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 655.277 ; gain = 445.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 655.277 ; gain = 445.824
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fsm'
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "yload" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ysel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "xload" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "xsel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'SPI_FSM'
INFO: [Synth 8-5546] ROM "sclk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "finished" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "chs" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'BMEM_GCD_SPI_Wrapper'
INFO: [Synth 8-5544] ROM "counter_up" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "load" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                   loadx |                              001 |                              001
                  iSTATE |                              010 |                              010
*
                   wait1 |                              011 |                              011
                    fine |                              100 |                              110
                 iSTATE0 |                              101 |                              100
                 iSTATE1 |                              110 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   load1 |                               00 |                               01
                   load2 |                               01 |                               10
                  iSTATE |                               10 |                               00
*
                   wait1 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'BMEM_GCD_SPI_Wrapper'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 655.277 ; gain = 445.824
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	  11 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   4 Input      5 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   6 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	  11 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module BMEM_GCD_SPI_Wrapper 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
+---Muxes : 
	   4 Input      5 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
Module dp 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
Module fsm 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 1     
Module debounce 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SPI_FSM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	  11 Input     10 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 2     
	  11 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "SPI_FSM1/sclk" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3332] Sequential element (SPI_FSM1/state_reg[3]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_FSM1/state_reg[2]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_FSM1/state_reg[1]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_FSM1/state_reg[0]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_FSM1/SPI_Counter_Up_reg[9]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_FSM1/SPI_Counter_Up_reg[8]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_FSM1/SPI_Counter_Up_reg[7]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_FSM1/SPI_Counter_Up_reg[6]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_FSM1/SPI_Counter_Up_reg[5]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_FSM1/SPI_Counter_Up_reg[4]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_FSM1/SPI_Counter_Up_reg[3]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_FSM1/SPI_Counter_Up_reg[2]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_FSM1/SPI_Counter_Up_reg[1]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_FSM1/SPI_Counter_Up_reg[0]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_FSM1/sclk_reg) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 655.277 ; gain = 445.824
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 655.277 ; gain = 445.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 655.277 ; gain = 445.824
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 655.277 ; gain = 445.824
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 655.277 ; gain = 445.824
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 655.277 ; gain = 445.824
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 655.277 ; gain = 445.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 655.277 ; gain = 445.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 655.277 ; gain = 445.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 655.277 ; gain = 445.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |mem           |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |mem    |     1|
|2     |BUFG   |     1|
|3     |CARRY4 |     7|
|4     |LUT1   |     2|
|5     |LUT2   |    23|
|6     |LUT3   |     2|
|7     |LUT4   |    32|
|8     |LUT5   |    24|
|9     |LUT6   |    11|
|10    |FDRE   |    44|
|11    |IBUF   |     2|
|12    |OBUF   |     8|
+------+-------+------+

Report Instance Areas: 
+------+------------+---------+------+
|      |Instance    |Module   |Cells |
+------+------------+---------+------+
|1     |top         |         |   164|
|2     |  debounce1 |debounce |     3|
|3     |  gcd_core1 |gcd_core |   106|
|4     |    dp1     |dp       |    75|
|5     |    fsm1    |fsm      |    31|
+------+------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 655.277 ; gain = 445.824
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 15 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 655.277 ; gain = 111.086
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 655.277 ; gain = 445.824
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
64 Infos, 25 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 655.277 ; gain = 409.500
INFO: [Common 17-1381] The checkpoint 'C:/Users/carlo/Downloads/project_5_2/project_5_2.runs/synth_1/BMEM_GCD_SPI_Wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 655.277 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Feb 27 15:57:52 2020...

*** Running vivado
    with args -log BMEM_GCD_SPI_Wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source BMEM_GCD_SPI_Wrapper.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source BMEM_GCD_SPI_Wrapper.tcl -notrace
Command: synth_design -top BMEM_GCD_SPI_Wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9772 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 324.965 ; gain = 115.367
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'BMEM_GCD_SPI_Wrapper' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv:13]
INFO: [Synth 8-638] synthesizing module 'gcd_core' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/gcd_core.sv:13]
INFO: [Synth 8-638] synthesizing module 'dp' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/dp.sv:14]
INFO: [Synth 8-256] done synthesizing module 'dp' (1#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/dp.sv:14]
INFO: [Synth 8-638] synthesizing module 'fsm' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/fsm.sv:14]
INFO: [Synth 8-226] default block is never used [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/fsm.sv:34]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/fsm.sv:50]
INFO: [Synth 8-256] done synthesizing module 'fsm' (2#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/fsm.sv:14]
INFO: [Synth 8-256] done synthesizing module 'gcd_core' (3#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/gcd_core.sv:13]
INFO: [Synth 8-638] synthesizing module 'debounce' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_2/debounce.sv:4]
INFO: [Synth 8-256] done synthesizing module 'debounce' (4#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_2/debounce.sv:4]
INFO: [Synth 8-638] synthesizing module 'SPI_FSM' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/SPI_FSM.sv:13]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/SPI_FSM.sv:150]
INFO: [Synth 8-256] done synthesizing module 'SPI_FSM' (5#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/SPI_FSM.sv:13]
INFO: [Synth 8-638] synthesizing module 'mem' [C:/Users/carlo/Downloads/project_5_2/project_5_2.runs/synth_1/.Xil/Vivado-5060-DESKTOP-4INRPJ4/realtime/mem_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'mem' (6#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.runs/synth_1/.Xil/Vivado-5060-DESKTOP-4INRPJ4/realtime/mem_stub.v:6]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv:117]
WARNING: [Synth 8-3848] Net SPI_IN in module/entity BMEM_GCD_SPI_Wrapper does not have driver. [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv:31]
INFO: [Synth 8-256] done synthesizing module 'BMEM_GCD_SPI_Wrapper' (7#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 362.266 ; gain = 152.668
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin SPI_FSM1:SPI_IN[7] to constant 0 [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv:46]
WARNING: [Synth 8-3295] tying undriven pin SPI_FSM1:SPI_IN[6] to constant 0 [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv:46]
WARNING: [Synth 8-3295] tying undriven pin SPI_FSM1:SPI_IN[5] to constant 0 [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv:46]
WARNING: [Synth 8-3295] tying undriven pin SPI_FSM1:SPI_IN[4] to constant 0 [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv:46]
WARNING: [Synth 8-3295] tying undriven pin SPI_FSM1:SPI_IN[3] to constant 0 [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv:46]
WARNING: [Synth 8-3295] tying undriven pin SPI_FSM1:SPI_IN[2] to constant 0 [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv:46]
WARNING: [Synth 8-3295] tying undriven pin SPI_FSM1:SPI_IN[1] to constant 0 [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv:46]
WARNING: [Synth 8-3295] tying undriven pin SPI_FSM1:SPI_IN[0] to constant 0 [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv:46]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 362.266 ; gain = 152.668
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'mem' instantiated as 'mem1' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv:50]
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/carlo/Downloads/project_5_2/project_5_2.runs/synth_1/.Xil/Vivado-5060-DESKTOP-4INRPJ4/dcp/mem_in_context.xdc] for cell 'mem1'
Finished Parsing XDC File [C:/Users/carlo/Downloads/project_5_2/project_5_2.runs/synth_1/.Xil/Vivado-5060-DESKTOP-4INRPJ4/dcp/mem_in_context.xdc] for cell 'mem1'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 655.680 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 655.680 ; gain = 446.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 655.680 ; gain = 446.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 655.680 ; gain = 446.082
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fsm'
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "yload" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ysel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "xload" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "xsel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'SPI_FSM'
INFO: [Synth 8-5546] ROM "sclk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "finished" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "chs" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'BMEM_GCD_SPI_Wrapper'
INFO: [Synth 8-5544] ROM "counter_up" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "load" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                   loadx |                              001 |                              001
                  iSTATE |                              010 |                              010
*
                   wait1 |                              011 |                              011
                    fine |                              100 |                              110
                 iSTATE0 |                              101 |                              100
                 iSTATE1 |                              110 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   load1 |                               00 |                               01
                   load2 |                               01 |                               10
                  iSTATE |                               10 |                               00
*
                   wait1 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'BMEM_GCD_SPI_Wrapper'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 655.680 ; gain = 446.082
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	  11 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   4 Input      5 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   6 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	  11 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module BMEM_GCD_SPI_Wrapper 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
+---Muxes : 
	   4 Input      5 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
Module dp 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
Module fsm 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 1     
Module debounce 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SPI_FSM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	  11 Input     10 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 2     
	  11 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "SPI_FSM1/sclk" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3332] Sequential element (SPI_FSM1/state_reg[3]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_FSM1/state_reg[2]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_FSM1/state_reg[1]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_FSM1/state_reg[0]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_FSM1/SPI_Counter_Up_reg[9]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_FSM1/SPI_Counter_Up_reg[8]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_FSM1/SPI_Counter_Up_reg[7]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_FSM1/SPI_Counter_Up_reg[6]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_FSM1/SPI_Counter_Up_reg[5]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_FSM1/SPI_Counter_Up_reg[4]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_FSM1/SPI_Counter_Up_reg[3]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_FSM1/SPI_Counter_Up_reg[2]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_FSM1/SPI_Counter_Up_reg[1]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_FSM1/SPI_Counter_Up_reg[0]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_FSM1/sclk_reg) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 655.680 ; gain = 446.082
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 655.680 ; gain = 446.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 655.680 ; gain = 446.082
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 655.680 ; gain = 446.082
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 655.680 ; gain = 446.082
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 655.680 ; gain = 446.082
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 655.680 ; gain = 446.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 655.680 ; gain = 446.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 655.680 ; gain = 446.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 655.680 ; gain = 446.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |mem           |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |mem    |     1|
|2     |BUFG   |     1|
|3     |CARRY4 |     7|
|4     |LUT1   |     2|
|5     |LUT2   |    23|
|6     |LUT3   |     2|
|7     |LUT4   |    32|
|8     |LUT5   |    24|
|9     |LUT6   |    11|
|10    |FDRE   |    44|
|11    |IBUF   |     2|
|12    |OBUF   |     8|
+------+-------+------+

Report Instance Areas: 
+------+------------+---------+------+
|      |Instance    |Module   |Cells |
+------+------------+---------+------+
|1     |top         |         |   164|
|2     |  debounce1 |debounce |     3|
|3     |  gcd_core1 |gcd_core |   106|
|4     |    dp1     |dp       |    75|
|5     |    fsm1    |fsm      |    31|
+------+------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 655.680 ; gain = 446.082
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 15 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 655.680 ; gain = 111.023
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 655.680 ; gain = 446.082
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
64 Infos, 25 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 655.680 ; gain = 409.891
INFO: [Common 17-1381] The checkpoint 'C:/Users/carlo/Downloads/project_5_2/project_5_2.runs/synth_1/BMEM_GCD_SPI_Wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 655.680 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Feb 27 16:03:56 2020...

*** Running vivado
    with args -log BMEM_GCD_SPI_Wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source BMEM_GCD_SPI_Wrapper.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source BMEM_GCD_SPI_Wrapper.tcl -notrace
Command: synth_design -top BMEM_GCD_SPI_Wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9560 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 324.988 ; gain = 115.211
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'BMEM_GCD_SPI_Wrapper' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv:13]
INFO: [Synth 8-638] synthesizing module 'gcd_core' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/gcd_core.sv:13]
INFO: [Synth 8-638] synthesizing module 'dp' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/dp.sv:14]
INFO: [Synth 8-256] done synthesizing module 'dp' (1#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/dp.sv:14]
INFO: [Synth 8-638] synthesizing module 'fsm' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/fsm.sv:14]
INFO: [Synth 8-226] default block is never used [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/fsm.sv:34]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/fsm.sv:50]
INFO: [Synth 8-256] done synthesizing module 'fsm' (2#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/fsm.sv:14]
INFO: [Synth 8-256] done synthesizing module 'gcd_core' (3#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/gcd_core.sv:13]
INFO: [Synth 8-638] synthesizing module 'debounce' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_2/debounce.sv:4]
INFO: [Synth 8-256] done synthesizing module 'debounce' (4#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_2/debounce.sv:4]
INFO: [Synth 8-638] synthesizing module 'SPI_FSM' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/SPI_FSM.sv:13]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/SPI_FSM.sv:150]
INFO: [Synth 8-256] done synthesizing module 'SPI_FSM' (5#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/SPI_FSM.sv:13]
INFO: [Synth 8-638] synthesizing module 'mem' [C:/Users/carlo/Downloads/project_5_2/project_5_2.runs/synth_1/.Xil/Vivado-11368-DESKTOP-4INRPJ4/realtime/mem_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'mem' (6#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.runs/synth_1/.Xil/Vivado-11368-DESKTOP-4INRPJ4/realtime/mem_stub.v:6]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv:115]
INFO: [Synth 8-256] done synthesizing module 'BMEM_GCD_SPI_Wrapper' (7#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 362.227 ; gain = 152.449
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 362.227 ; gain = 152.449
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'mem' instantiated as 'mem1' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv:50]
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/carlo/Downloads/project_5_2/project_5_2.runs/synth_1/.Xil/Vivado-11368-DESKTOP-4INRPJ4/dcp/mem_in_context.xdc] for cell 'mem1'
Finished Parsing XDC File [C:/Users/carlo/Downloads/project_5_2/project_5_2.runs/synth_1/.Xil/Vivado-11368-DESKTOP-4INRPJ4/dcp/mem_in_context.xdc] for cell 'mem1'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 655.695 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 655.695 ; gain = 445.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 655.695 ; gain = 445.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 655.695 ; gain = 445.918
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fsm'
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "yload" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ysel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "xload" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "xsel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'SPI_FSM'
INFO: [Synth 8-5546] ROM "sclk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "finished" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "chs" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'BMEM_GCD_SPI_Wrapper'
INFO: [Synth 8-5544] ROM "load" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "counter_up" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "SPI_IN" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                   loadx |                              001 |                              001
                  iSTATE |                              010 |                              010
*
                   wait1 |                              011 |                              011
                    fine |                              100 |                              110
                 iSTATE0 |                              101 |                              100
                 iSTATE1 |                              110 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   load1 |                               00 |                               01
                   load2 |                               01 |                               10
                  iSTATE |                               10 |                               00
*
                   wait1 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'BMEM_GCD_SPI_Wrapper'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 655.695 ; gain = 445.918
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	  11 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   4 Input      5 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   6 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	  11 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module BMEM_GCD_SPI_Wrapper 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
+---Muxes : 
	   4 Input      5 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
Module dp 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
Module fsm 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 1     
Module debounce 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SPI_FSM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	  11 Input     10 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 2     
	  11 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "SPI_FSM1/sclk" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 655.695 ; gain = 445.918
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 655.695 ; gain = 445.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 655.695 ; gain = 445.918
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (SPI_FSM1/state_reg[3]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_FSM1/state_reg[2]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_FSM1/state_reg[1]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_FSM1/state_reg[0]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_IN_reg[7]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_IN_reg[6]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_IN_reg[5]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_IN_reg[4]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_IN_reg[3]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_IN_reg[2]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_IN_reg[1]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_IN_reg[0]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\SPI_FSM1/mosi_reg )
WARNING: [Synth 8-3332] Sequential element (SPI_FSM1/mosi_reg) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 655.695 ; gain = 445.918
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 655.695 ; gain = 445.918
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 655.695 ; gain = 445.918
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 655.695 ; gain = 445.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 655.695 ; gain = 445.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 655.695 ; gain = 445.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 655.695 ; gain = 445.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |mem           |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |mem    |     1|
|2     |BUFG   |     1|
|3     |CARRY4 |     7|
|4     |LUT1   |     2|
|5     |LUT2   |    23|
|6     |LUT3   |     2|
|7     |LUT4   |    35|
|8     |LUT5   |    29|
|9     |LUT6   |     8|
|10    |FDRE   |    47|
|11    |IBUF   |     2|
|12    |OBUF   |     3|
+------+-------+------+

Report Instance Areas: 
+------+------------+---------+------+
|      |Instance    |Module   |Cells |
+------+------------+---------+------+
|1     |top         |         |   167|
|2     |  SPI_FSM1  |SPI_FSM  |    21|
|3     |  debounce1 |debounce |     5|
|4     |  gcd_core1 |gcd_core |    99|
|5     |    dp1     |dp       |    67|
|6     |    fsm1    |fsm      |    32|
+------+------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 655.695 ; gain = 445.918
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 13 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 655.695 ; gain = 110.879
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 655.695 ; gain = 445.918
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
66 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 655.695 ; gain = 409.906
INFO: [Common 17-1381] The checkpoint 'C:/Users/carlo/Downloads/project_5_2/project_5_2.runs/synth_1/BMEM_GCD_SPI_Wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.022 . Memory (MB): peak = 655.695 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Feb 27 16:16:14 2020...

*** Running vivado
    with args -log BMEM_GCD_SPI_Wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source BMEM_GCD_SPI_Wrapper.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source BMEM_GCD_SPI_Wrapper.tcl -notrace
Command: synth_design -top BMEM_GCD_SPI_Wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7984 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 324.809 ; gain = 115.340
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'BMEM_GCD_SPI_Wrapper' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv:13]
INFO: [Synth 8-638] synthesizing module 'gcd_core' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/gcd_core.sv:13]
INFO: [Synth 8-638] synthesizing module 'dp' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/dp.sv:14]
INFO: [Synth 8-256] done synthesizing module 'dp' (1#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/dp.sv:14]
INFO: [Synth 8-638] synthesizing module 'fsm' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/fsm.sv:14]
INFO: [Synth 8-226] default block is never used [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/fsm.sv:34]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/fsm.sv:50]
INFO: [Synth 8-256] done synthesizing module 'fsm' (2#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/fsm.sv:14]
INFO: [Synth 8-256] done synthesizing module 'gcd_core' (3#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/gcd_core.sv:13]
INFO: [Synth 8-638] synthesizing module 'debounce' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_2/debounce.sv:4]
INFO: [Synth 8-256] done synthesizing module 'debounce' (4#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_2/debounce.sv:4]
INFO: [Synth 8-638] synthesizing module 'SPI_FSM' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/SPI_FSM.sv:13]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/SPI_FSM.sv:150]
INFO: [Synth 8-256] done synthesizing module 'SPI_FSM' (5#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/SPI_FSM.sv:13]
INFO: [Synth 8-638] synthesizing module 'mem' [C:/Users/carlo/Downloads/project_5_2/project_5_2.runs/synth_1/.Xil/Vivado-10428-DESKTOP-4INRPJ4/realtime/mem_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'mem' (6#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.runs/synth_1/.Xil/Vivado-10428-DESKTOP-4INRPJ4/realtime/mem_stub.v:6]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv:123]
INFO: [Synth 8-256] done synthesizing module 'BMEM_GCD_SPI_Wrapper' (7#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 362.051 ; gain = 152.582
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 362.051 ; gain = 152.582
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'mem' instantiated as 'mem1' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv:58]
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/carlo/Downloads/project_5_2/project_5_2.runs/synth_1/.Xil/Vivado-10428-DESKTOP-4INRPJ4/dcp/mem_in_context.xdc] for cell 'mem1'
Finished Parsing XDC File [C:/Users/carlo/Downloads/project_5_2/project_5_2.runs/synth_1/.Xil/Vivado-10428-DESKTOP-4INRPJ4/dcp/mem_in_context.xdc] for cell 'mem1'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 655.434 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 655.434 ; gain = 445.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 655.434 ; gain = 445.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 655.434 ; gain = 445.965
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fsm'
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "yload" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ysel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "xload" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "xsel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'SPI_FSM'
INFO: [Synth 8-5546] ROM "sclk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "finished" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "chs" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'BMEM_GCD_SPI_Wrapper'
INFO: [Synth 8-5544] ROM "load" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "counter_up" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "SPI_IN" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                   loadx |                              001 |                              001
                  iSTATE |                              010 |                              010
*
                   wait1 |                              011 |                              011
                    fine |                              100 |                              110
                 iSTATE0 |                              101 |                              100
                 iSTATE1 |                              110 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   load1 |                               00 |                               01
                   load2 |                               01 |                               10
                  iSTATE |                               10 |                               00
*
                   wait1 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'BMEM_GCD_SPI_Wrapper'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 655.434 ; gain = 445.965
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	  11 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   4 Input      5 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   6 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	  11 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module BMEM_GCD_SPI_Wrapper 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
+---Muxes : 
	   4 Input      5 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
Module dp 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
Module fsm 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 1     
Module debounce 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SPI_FSM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	  11 Input     10 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 2     
	  11 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "SPI_FSM1/sclk" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 655.434 ; gain = 445.965
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 655.434 ; gain = 445.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 655.434 ; gain = 445.965
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (SPI_FSM1/state_reg[3]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_FSM1/state_reg[2]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_FSM1/state_reg[1]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_FSM1/state_reg[0]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_IN_reg[7]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_IN_reg[6]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_IN_reg[5]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_IN_reg[4]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_IN_reg[3]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_IN_reg[2]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_IN_reg[1]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_IN_reg[0]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\SPI_FSM1/mosi_reg )
WARNING: [Synth 8-3332] Sequential element (SPI_FSM1/mosi_reg) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 655.434 ; gain = 445.965
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 655.434 ; gain = 445.965
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 655.434 ; gain = 445.965
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 655.434 ; gain = 445.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 655.434 ; gain = 445.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 655.434 ; gain = 445.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 655.434 ; gain = 445.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |mem           |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |mem    |     1|
|2     |BUFG   |     1|
|3     |CARRY4 |     7|
|4     |LUT1   |     2|
|5     |LUT2   |    23|
|6     |LUT3   |     2|
|7     |LUT4   |    35|
|8     |LUT5   |    29|
|9     |LUT6   |     8|
|10    |FDRE   |    47|
|11    |IBUF   |     2|
|12    |OBUF   |     3|
+------+-------+------+

Report Instance Areas: 
+------+------------+---------+------+
|      |Instance    |Module   |Cells |
+------+------------+---------+------+
|1     |top         |         |   167|
|2     |  SPI_FSM1  |SPI_FSM  |    21|
|3     |  debounce1 |debounce |     5|
|4     |  gcd_core1 |gcd_core |    99|
|5     |    dp1     |dp       |    67|
|6     |    fsm1    |fsm      |    32|
+------+------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 655.434 ; gain = 445.965
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 13 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 655.434 ; gain = 110.746
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:00:42 . Memory (MB): peak = 655.434 ; gain = 445.965
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
66 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 655.434 ; gain = 409.648
INFO: [Common 17-1381] The checkpoint 'C:/Users/carlo/Downloads/project_5_2/project_5_2.runs/synth_1/BMEM_GCD_SPI_Wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 655.434 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Feb 27 16:20:34 2020...

*** Running vivado
    with args -log BMEM_GCD_SPI_Wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source BMEM_GCD_SPI_Wrapper.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source BMEM_GCD_SPI_Wrapper.tcl -notrace
Command: synth_design -top BMEM_GCD_SPI_Wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3676 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 325.156 ; gain = 115.199
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'BMEM_GCD_SPI_Wrapper' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv:13]
INFO: [Synth 8-638] synthesizing module 'gcd_core' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/gcd_core.sv:13]
INFO: [Synth 8-638] synthesizing module 'dp' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/dp.sv:14]
INFO: [Synth 8-256] done synthesizing module 'dp' (1#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/dp.sv:14]
INFO: [Synth 8-638] synthesizing module 'fsm' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/fsm.sv:14]
INFO: [Synth 8-226] default block is never used [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/fsm.sv:34]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/fsm.sv:50]
INFO: [Synth 8-256] done synthesizing module 'fsm' (2#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/fsm.sv:14]
INFO: [Synth 8-256] done synthesizing module 'gcd_core' (3#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/gcd_core.sv:13]
INFO: [Synth 8-638] synthesizing module 'debounce' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_2/debounce.sv:4]
INFO: [Synth 8-256] done synthesizing module 'debounce' (4#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_2/debounce.sv:4]
INFO: [Synth 8-638] synthesizing module 'SPI_FSM' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/SPI_FSM.sv:13]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/SPI_FSM.sv:150]
INFO: [Synth 8-256] done synthesizing module 'SPI_FSM' (5#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/SPI_FSM.sv:13]
INFO: [Synth 8-638] synthesizing module 'mem' [C:/Users/carlo/Downloads/project_5_2/project_5_2.runs/synth_1/.Xil/Vivado-8068-DESKTOP-4INRPJ4/realtime/mem_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'mem' (6#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.runs/synth_1/.Xil/Vivado-8068-DESKTOP-4INRPJ4/realtime/mem_stub.v:6]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv:123]
INFO: [Synth 8-256] done synthesizing module 'BMEM_GCD_SPI_Wrapper' (7#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 361.523 ; gain = 151.566
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 361.523 ; gain = 151.566
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'mem' instantiated as 'mem1' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv:58]
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/carlo/Downloads/project_5_2/project_5_2.runs/synth_1/.Xil/Vivado-8068-DESKTOP-4INRPJ4/dcp/mem_in_context.xdc] for cell 'mem1'
Finished Parsing XDC File [C:/Users/carlo/Downloads/project_5_2/project_5_2.runs/synth_1/.Xil/Vivado-8068-DESKTOP-4INRPJ4/dcp/mem_in_context.xdc] for cell 'mem1'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 655.926 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 655.926 ; gain = 445.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 655.926 ; gain = 445.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 655.926 ; gain = 445.969
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fsm'
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "yload" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ysel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "xload" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "xsel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'SPI_FSM'
INFO: [Synth 8-5546] ROM "sclk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "finished" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "chs" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'BMEM_GCD_SPI_Wrapper'
INFO: [Synth 8-5544] ROM "load" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "counter_up" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "SPI_IN" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                   loadx |                              001 |                              001
                  iSTATE |                              010 |                              010
*
                   wait1 |                              011 |                              011
                    fine |                              100 |                              110
                 iSTATE0 |                              101 |                              100
                 iSTATE1 |                              110 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   load1 |                               00 |                               01
                   load2 |                               01 |                               10
                  iSTATE |                               10 |                               00
*
                   wait1 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'BMEM_GCD_SPI_Wrapper'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 655.926 ; gain = 445.969
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	  11 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   4 Input      5 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   6 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	  11 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module BMEM_GCD_SPI_Wrapper 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
+---Muxes : 
	   4 Input      5 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
Module dp 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
Module fsm 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 1     
Module debounce 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SPI_FSM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	  11 Input     10 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 2     
	  11 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "SPI_FSM1/sclk" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 655.926 ; gain = 445.969
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 655.926 ; gain = 445.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 655.926 ; gain = 445.969
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (SPI_FSM1/state_reg[3]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_FSM1/state_reg[2]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_FSM1/state_reg[1]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_FSM1/state_reg[0]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_IN_reg[7]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_IN_reg[6]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_IN_reg[5]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_IN_reg[4]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_IN_reg[3]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_IN_reg[2]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_IN_reg[1]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_IN_reg[0]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\SPI_FSM1/mosi_reg )
WARNING: [Synth 8-3332] Sequential element (SPI_FSM1/mosi_reg) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 655.926 ; gain = 445.969
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 655.926 ; gain = 445.969
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 655.926 ; gain = 445.969
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 655.926 ; gain = 445.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 655.926 ; gain = 445.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 655.926 ; gain = 445.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 655.926 ; gain = 445.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |mem           |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |mem    |     1|
|2     |BUFG   |     1|
|3     |CARRY4 |     7|
|4     |LUT1   |     2|
|5     |LUT2   |    23|
|6     |LUT3   |     2|
|7     |LUT4   |    35|
|8     |LUT5   |    29|
|9     |LUT6   |     8|
|10    |FDRE   |    47|
|11    |IBUF   |     2|
|12    |OBUF   |     3|
+------+-------+------+

Report Instance Areas: 
+------+------------+---------+------+
|      |Instance    |Module   |Cells |
+------+------------+---------+------+
|1     |top         |         |   167|
|2     |  SPI_FSM1  |SPI_FSM  |    21|
|3     |  debounce1 |debounce |     5|
|4     |  gcd_core1 |gcd_core |    99|
|5     |    dp1     |dp       |    67|
|6     |    fsm1    |fsm      |    32|
+------+------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 655.926 ; gain = 445.969
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 13 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 655.926 ; gain = 110.855
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 655.926 ; gain = 445.969
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
66 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 655.926 ; gain = 410.133
INFO: [Common 17-1381] The checkpoint 'C:/Users/carlo/Downloads/project_5_2/project_5_2.runs/synth_1/BMEM_GCD_SPI_Wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 655.926 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Feb 27 16:27:49 2020...

*** Running vivado
    with args -log BMEM_GCD_SPI_Wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source BMEM_GCD_SPI_Wrapper.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source BMEM_GCD_SPI_Wrapper.tcl -notrace
Command: synth_design -top BMEM_GCD_SPI_Wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13856 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 324.840 ; gain = 114.473
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'BMEM_GCD_SPI_Wrapper' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv:13]
INFO: [Synth 8-638] synthesizing module 'gcd_core' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/gcd_core.sv:13]
INFO: [Synth 8-638] synthesizing module 'dp' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/dp.sv:14]
INFO: [Synth 8-256] done synthesizing module 'dp' (1#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/dp.sv:14]
INFO: [Synth 8-638] synthesizing module 'fsm' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/fsm.sv:14]
INFO: [Synth 8-226] default block is never used [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/fsm.sv:34]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/fsm.sv:50]
INFO: [Synth 8-256] done synthesizing module 'fsm' (2#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/fsm.sv:14]
INFO: [Synth 8-256] done synthesizing module 'gcd_core' (3#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/gcd_core.sv:13]
INFO: [Synth 8-638] synthesizing module 'debounce' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_2/debounce.sv:4]
INFO: [Synth 8-256] done synthesizing module 'debounce' (4#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_2/debounce.sv:4]
INFO: [Synth 8-638] synthesizing module 'SPI_FSM' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/SPI_FSM.sv:13]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/SPI_FSM.sv:153]
INFO: [Synth 8-256] done synthesizing module 'SPI_FSM' (5#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/SPI_FSM.sv:13]
INFO: [Synth 8-638] synthesizing module 'mem' [C:/Users/carlo/Downloads/project_5_2/project_5_2.runs/synth_1/.Xil/Vivado-5348-DESKTOP-4INRPJ4/realtime/mem_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'mem' (6#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.runs/synth_1/.Xil/Vivado-5348-DESKTOP-4INRPJ4/realtime/mem_stub.v:6]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv:123]
INFO: [Synth 8-256] done synthesizing module 'BMEM_GCD_SPI_Wrapper' (7#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 362.082 ; gain = 151.715
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 362.082 ; gain = 151.715
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'mem' instantiated as 'mem1' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv:58]
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/carlo/Downloads/project_5_2/project_5_2.runs/synth_1/.Xil/Vivado-5348-DESKTOP-4INRPJ4/dcp/mem_in_context.xdc] for cell 'mem1'
Finished Parsing XDC File [C:/Users/carlo/Downloads/project_5_2/project_5_2.runs/synth_1/.Xil/Vivado-5348-DESKTOP-4INRPJ4/dcp/mem_in_context.xdc] for cell 'mem1'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 655.500 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 655.500 ; gain = 445.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 655.500 ; gain = 445.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 655.500 ; gain = 445.133
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fsm'
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "yload" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ysel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "xload" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "xsel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'SPI_FSM'
INFO: [Synth 8-5546] ROM "sclk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "finished" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "chs" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'BMEM_GCD_SPI_Wrapper'
INFO: [Synth 8-5544] ROM "load" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "counter_up" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "SPI_IN" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                   loadx |                              001 |                              001
                  iSTATE |                              010 |                              010
*
                   wait1 |                              011 |                              011
                    fine |                              100 |                              110
                 iSTATE0 |                              101 |                              100
                 iSTATE1 |                              110 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   load1 |                               00 |                               01
                   load2 |                               01 |                               10
                  iSTATE |                               10 |                               00
*
                   wait1 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'BMEM_GCD_SPI_Wrapper'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 655.500 ; gain = 445.133
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	  11 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   4 Input      5 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   6 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	  11 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module BMEM_GCD_SPI_Wrapper 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
+---Muxes : 
	   4 Input      5 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
Module dp 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
Module fsm 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 1     
Module debounce 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SPI_FSM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	  11 Input     10 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 2     
	  11 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "SPI_FSM1/sclk" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 655.500 ; gain = 445.133
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 655.500 ; gain = 445.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 655.500 ; gain = 445.133
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (SPI_FSM1/state_reg[3]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_FSM1/state_reg[2]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_FSM1/state_reg[1]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_FSM1/state_reg[0]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_IN_reg[7]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_IN_reg[6]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_IN_reg[5]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_IN_reg[4]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_IN_reg[3]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_IN_reg[2]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_IN_reg[1]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_IN_reg[0]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\SPI_FSM1/mosi_reg )
WARNING: [Synth 8-3332] Sequential element (SPI_FSM1/mosi_reg) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 655.500 ; gain = 445.133
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 655.500 ; gain = 445.133
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 655.500 ; gain = 445.133
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 655.500 ; gain = 445.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 655.500 ; gain = 445.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 655.500 ; gain = 445.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 655.500 ; gain = 445.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |mem           |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |mem    |     1|
|2     |BUFG   |     1|
|3     |CARRY4 |     7|
|4     |LUT1   |     2|
|5     |LUT2   |    23|
|6     |LUT3   |     2|
|7     |LUT4   |    35|
|8     |LUT5   |    29|
|9     |LUT6   |     8|
|10    |FDRE   |    47|
|11    |IBUF   |     2|
|12    |OBUF   |     3|
+------+-------+------+

Report Instance Areas: 
+------+------------+---------+------+
|      |Instance    |Module   |Cells |
+------+------------+---------+------+
|1     |top         |         |   167|
|2     |  SPI_FSM1  |SPI_FSM  |    21|
|3     |  debounce1 |debounce |     5|
|4     |  gcd_core1 |gcd_core |    99|
|5     |    dp1     |dp       |    67|
|6     |    fsm1    |fsm      |    32|
+------+------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 655.500 ; gain = 445.133
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 13 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 655.500 ; gain = 110.930
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 655.500 ; gain = 445.133
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
66 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 655.500 ; gain = 409.688
INFO: [Common 17-1381] The checkpoint 'C:/Users/carlo/Downloads/project_5_2/project_5_2.runs/synth_1/BMEM_GCD_SPI_Wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 655.500 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Feb 27 16:29:38 2020...

*** Running vivado
    with args -log BMEM_GCD_SPI_Wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source BMEM_GCD_SPI_Wrapper.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source BMEM_GCD_SPI_Wrapper.tcl -notrace
Command: synth_design -top BMEM_GCD_SPI_Wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3100 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 325.145 ; gain = 115.250
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'BMEM_GCD_SPI_Wrapper' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv:13]
ERROR: [Synth 8-2901] value '2'b00' for enum 'wait2' already used by enum 'start' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv:70]
ERROR: [Synth 8-285] failed synthesizing module 'BMEM_GCD_SPI_Wrapper' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 361.570 ; gain = 151.676
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
9 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Thu Feb 27 16:46:10 2020...

*** Running vivado
    with args -log BMEM_GCD_SPI_Wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source BMEM_GCD_SPI_Wrapper.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source BMEM_GCD_SPI_Wrapper.tcl -notrace
Command: synth_design -top BMEM_GCD_SPI_Wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3700 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 324.883 ; gain = 115.184
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'BMEM_GCD_SPI_Wrapper' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv:13]
INFO: [Synth 8-638] synthesizing module 'gcd_core' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/gcd_core.sv:13]
INFO: [Synth 8-638] synthesizing module 'dp' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/dp.sv:14]
INFO: [Synth 8-256] done synthesizing module 'dp' (1#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/dp.sv:14]
INFO: [Synth 8-638] synthesizing module 'fsm' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/fsm.sv:14]
INFO: [Synth 8-226] default block is never used [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/fsm.sv:34]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/fsm.sv:50]
INFO: [Synth 8-256] done synthesizing module 'fsm' (2#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/fsm.sv:14]
INFO: [Synth 8-256] done synthesizing module 'gcd_core' (3#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/gcd_core.sv:13]
INFO: [Synth 8-638] synthesizing module 'debounce' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_2/debounce.sv:4]
INFO: [Synth 8-256] done synthesizing module 'debounce' (4#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_2/debounce.sv:4]
INFO: [Synth 8-638] synthesizing module 'SPI_FSM' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/SPI_FSM.sv:13]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/SPI_FSM.sv:153]
INFO: [Synth 8-256] done synthesizing module 'SPI_FSM' (5#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/SPI_FSM.sv:13]
INFO: [Synth 8-638] synthesizing module 'mem' [C:/Users/carlo/Downloads/project_5_2/project_5_2.runs/synth_1/.Xil/Vivado-9040-DESKTOP-4INRPJ4/realtime/mem_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'mem' (6#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.runs/synth_1/.Xil/Vivado-9040-DESKTOP-4INRPJ4/realtime/mem_stub.v:6]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv:130]
INFO: [Synth 8-256] done synthesizing module 'BMEM_GCD_SPI_Wrapper' (7#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 362.227 ; gain = 152.527
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 362.227 ; gain = 152.527
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'mem' instantiated as 'mem1' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv:58]
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/carlo/Downloads/project_5_2/project_5_2.runs/synth_1/.Xil/Vivado-9040-DESKTOP-4INRPJ4/dcp/mem_in_context.xdc] for cell 'mem1'
Finished Parsing XDC File [C:/Users/carlo/Downloads/project_5_2/project_5_2.runs/synth_1/.Xil/Vivado-9040-DESKTOP-4INRPJ4/dcp/mem_in_context.xdc] for cell 'mem1'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 655.652 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 655.652 ; gain = 445.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 655.652 ; gain = 445.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 655.652 ; gain = 445.953
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fsm'
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "yload" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ysel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "xload" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "xsel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'SPI_FSM'
INFO: [Synth 8-5546] ROM "sclk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "finished" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "chs" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'BMEM_GCD_SPI_Wrapper'
INFO: [Synth 8-5544] ROM "load" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "done_SPI" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "counter_up" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "SPI_IN" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                   loadx |                              001 |                              001
                  iSTATE |                              010 |                              010
*
                   wait1 |                              011 |                              011
                    fine |                              100 |                              110
                 iSTATE0 |                              101 |                              100
                 iSTATE1 |                              110 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   load1 |                            00001 |                              001
                   load2 |                            00010 |                              010
                  iSTATE |                            00100 |                              000
*
                   wait1 |                            01000 |                              011
                   wait2 |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'BMEM_GCD_SPI_Wrapper'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 655.652 ; gain = 445.953
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	  11 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   4 Input      5 Bit        Muxes := 1     
	   9 Input      5 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   6 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
	  11 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module BMEM_GCD_SPI_Wrapper 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
+---Muxes : 
	   4 Input      5 Bit        Muxes := 1     
	   9 Input      5 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module dp 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
Module fsm 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 1     
Module debounce 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SPI_FSM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	  11 Input     10 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 2     
	  11 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "SPI_FSM1/sclk" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 655.652 ; gain = 445.953
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 655.652 ; gain = 445.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 655.652 ; gain = 445.953
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (SPI_FSM1/state_reg[3]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_FSM1/state_reg[2]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_FSM1/state_reg[1]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_FSM1/state_reg[0]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_IN_reg[7]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_IN_reg[6]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_IN_reg[5]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_IN_reg[4]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_IN_reg[3]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_IN_reg[2]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_IN_reg[1]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_IN_reg[0]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\SPI_FSM1/mosi_reg )
WARNING: [Synth 8-3332] Sequential element (SPI_FSM1/mosi_reg) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 655.652 ; gain = 445.953
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 655.652 ; gain = 445.953
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 655.652 ; gain = 445.953
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 655.652 ; gain = 445.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 655.652 ; gain = 445.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 655.652 ; gain = 445.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 655.652 ; gain = 445.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |mem           |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |mem    |     1|
|2     |BUFG   |     1|
|3     |CARRY4 |     7|
|4     |LUT1   |     1|
|5     |LUT2   |    21|
|6     |LUT3   |    11|
|7     |LUT4   |    32|
|8     |LUT5   |    28|
|9     |LUT6   |     8|
|10    |FDRE   |    49|
|11    |FDSE   |     1|
|12    |IBUF   |     2|
|13    |OBUF   |     3|
+------+-------+------+

Report Instance Areas: 
+------+------------+---------+------+
|      |Instance    |Module   |Cells |
+------+------------+---------+------+
|1     |top         |         |   172|
|2     |  SPI_FSM1  |SPI_FSM  |    25|
|3     |  debounce1 |debounce |     3|
|4     |  gcd_core1 |gcd_core |    96|
|5     |    dp1     |dp       |    67|
|6     |    fsm1    |fsm      |    29|
+------+------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 655.652 ; gain = 445.953
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 13 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 655.652 ; gain = 112.172
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 655.652 ; gain = 445.953
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
68 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 655.652 ; gain = 409.867
INFO: [Common 17-1381] The checkpoint 'C:/Users/carlo/Downloads/project_5_2/project_5_2.runs/synth_1/BMEM_GCD_SPI_Wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 655.652 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Feb 27 16:47:23 2020...

*** Running vivado
    with args -log BMEM_GCD_SPI_Wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source BMEM_GCD_SPI_Wrapper.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source BMEM_GCD_SPI_Wrapper.tcl -notrace
Command: synth_design -top BMEM_GCD_SPI_Wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12076 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 324.660 ; gain = 115.203
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'BMEM_GCD_SPI_Wrapper' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv:13]
INFO: [Synth 8-638] synthesizing module 'gcd_core' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/gcd_core.sv:13]
INFO: [Synth 8-638] synthesizing module 'dp' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/dp.sv:14]
INFO: [Synth 8-256] done synthesizing module 'dp' (1#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/dp.sv:14]
INFO: [Synth 8-638] synthesizing module 'fsm' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/fsm.sv:14]
INFO: [Synth 8-226] default block is never used [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/fsm.sv:34]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/fsm.sv:50]
INFO: [Synth 8-256] done synthesizing module 'fsm' (2#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/fsm.sv:14]
INFO: [Synth 8-256] done synthesizing module 'gcd_core' (3#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/gcd_core.sv:13]
INFO: [Synth 8-638] synthesizing module 'debounce' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_2/debounce.sv:4]
INFO: [Synth 8-256] done synthesizing module 'debounce' (4#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_2/debounce.sv:4]
INFO: [Synth 8-638] synthesizing module 'SPI_FSM' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/SPI_FSM.sv:13]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/SPI_FSM.sv:147]
INFO: [Synth 8-256] done synthesizing module 'SPI_FSM' (5#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/SPI_FSM.sv:13]
INFO: [Synth 8-638] synthesizing module 'mem' [C:/Users/carlo/Downloads/project_5_2/project_5_2.runs/synth_1/.Xil/Vivado-5576-DESKTOP-4INRPJ4/realtime/mem_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'mem' (6#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.runs/synth_1/.Xil/Vivado-5576-DESKTOP-4INRPJ4/realtime/mem_stub.v:6]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv:137]
WARNING: [Synth 8-87] always_comb on 'done_SPI_reg' did not result in combinational logic [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv:144]
INFO: [Synth 8-256] done synthesizing module 'BMEM_GCD_SPI_Wrapper' (7#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 361.949 ; gain = 152.492
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 361.949 ; gain = 152.492
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'mem' instantiated as 'mem1' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv:58]
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/carlo/Downloads/project_5_2/project_5_2.runs/synth_1/.Xil/Vivado-5576-DESKTOP-4INRPJ4/dcp/mem_in_context.xdc] for cell 'mem1'
Finished Parsing XDC File [C:/Users/carlo/Downloads/project_5_2/project_5_2.runs/synth_1/.Xil/Vivado-5576-DESKTOP-4INRPJ4/dcp/mem_in_context.xdc] for cell 'mem1'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 655.352 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 655.352 ; gain = 445.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 655.352 ; gain = 445.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 655.352 ; gain = 445.895
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fsm'
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "yload" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ysel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "xload" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "xsel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'SPI_FSM'
INFO: [Synth 8-5546] ROM "sclk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "finished" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "chs" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'BMEM_GCD_SPI_Wrapper'
INFO: [Synth 8-5544] ROM "counter_up" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "SPI_IN" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "done_SPI" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "load" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                   loadx |                              001 |                              001
                  iSTATE |                              010 |                              010
*
                   wait1 |                              011 |                              011
                    fine |                              100 |                              110
                 iSTATE0 |                              101 |                              100
                 iSTATE1 |                              110 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   load1 |                            00001 |                              001
                   load2 |                            00010 |                              010
                  iSTATE |                            00100 |                              000
*
                   wait1 |                            01000 |                              011
                   wait2 |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'BMEM_GCD_SPI_Wrapper'
WARNING: [Synth 8-327] inferring latch for variable 'done_SPI_reg' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv:144]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 655.352 ; gain = 445.895
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 5     
	   4 Input      5 Bit        Muxes := 1     
	   9 Input      5 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 2     
	  11 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module BMEM_GCD_SPI_Wrapper 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
+---Muxes : 
	   4 Input      5 Bit        Muxes := 1     
	   9 Input      5 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 3     
Module dp 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
Module fsm 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 1     
Module debounce 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SPI_FSM 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	  20 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	  11 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design BMEM_GCD_SPI_Wrapper has port sclk driven by constant 0
WARNING: [Synth 8-3332] Sequential element (SPI_FSM1/state_reg[3]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_FSM1/state_reg[2]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_FSM1/state_reg[1]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_FSM1/state_reg[0]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (done_SPI_reg) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (done_SPI_reg__0) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_FSM1/mosi_reg) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_IN_reg[7]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_IN_reg[6]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_IN_reg[5]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_IN_reg[4]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_IN_reg[3]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_IN_reg[2]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_IN_reg[1]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_IN_reg[0]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 655.352 ; gain = 445.895
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:42 . Memory (MB): peak = 655.352 ; gain = 445.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:42 . Memory (MB): peak = 655.352 ; gain = 445.895
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:00:42 . Memory (MB): peak = 655.352 ; gain = 445.895
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:00:43 . Memory (MB): peak = 655.352 ; gain = 445.895
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:00:43 . Memory (MB): peak = 655.352 ; gain = 445.895
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:00:43 . Memory (MB): peak = 655.352 ; gain = 445.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:00:43 . Memory (MB): peak = 655.352 ; gain = 445.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:00:43 . Memory (MB): peak = 655.352 ; gain = 445.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:37 ; elapsed = 00:00:43 . Memory (MB): peak = 655.352 ; gain = 445.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |mem           |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |mem    |     1|
|2     |BUFG   |     1|
|3     |CARRY4 |     7|
|4     |LUT1   |     1|
|5     |LUT2   |    19|
|6     |LUT3   |     8|
|7     |LUT4   |    28|
|8     |LUT5   |    24|
|9     |LUT6   |     5|
|10    |FDRE   |    38|
|11    |FDSE   |     1|
|12    |IBUF   |     2|
|13    |OBUF   |     3|
+------+-------+------+

Report Instance Areas: 
+------+------------+---------+------+
|      |Instance    |Module   |Cells |
+------+------------+---------+------+
|1     |top         |         |   145|
|2     |  debounce1 |debounce |     3|
|3     |  gcd_core1 |gcd_core |    95|
|4     |    dp1     |dp       |    66|
|5     |    fsm1    |fsm      |    29|
+------+------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:00:43 . Memory (MB): peak = 655.352 ; gain = 445.895
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 17 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 655.352 ; gain = 112.391
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:00:44 . Memory (MB): peak = 655.352 ; gain = 445.895
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
66 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 655.352 ; gain = 409.570
INFO: [Common 17-1381] The checkpoint 'C:/Users/carlo/Downloads/project_5_2/project_5_2.runs/synth_1/BMEM_GCD_SPI_Wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 655.352 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Feb 27 17:06:19 2020...

*** Running vivado
    with args -log BMEM_GCD_SPI_Wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source BMEM_GCD_SPI_Wrapper.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source BMEM_GCD_SPI_Wrapper.tcl -notrace
Command: synth_design -top BMEM_GCD_SPI_Wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14148 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 325.582 ; gain = 115.895
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'BMEM_GCD_SPI_Wrapper' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv:13]
INFO: [Synth 8-638] synthesizing module 'gcd_core' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/gcd_core.sv:13]
INFO: [Synth 8-638] synthesizing module 'dp' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/dp.sv:14]
INFO: [Synth 8-256] done synthesizing module 'dp' (1#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/dp.sv:14]
INFO: [Synth 8-638] synthesizing module 'fsm' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/fsm.sv:14]
INFO: [Synth 8-226] default block is never used [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/fsm.sv:34]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/fsm.sv:50]
INFO: [Synth 8-256] done synthesizing module 'fsm' (2#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/fsm.sv:14]
INFO: [Synth 8-256] done synthesizing module 'gcd_core' (3#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/gcd_core.sv:13]
INFO: [Synth 8-638] synthesizing module 'debounce' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_2/debounce.sv:4]
INFO: [Synth 8-256] done synthesizing module 'debounce' (4#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_2/debounce.sv:4]
INFO: [Synth 8-638] synthesizing module 'SPI_FSM' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/SPI_FSM.sv:13]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/SPI_FSM.sv:147]
ERROR: [Synth 8-3380] loop condition does not converge after 2000 iterations [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/SPI_FSM.sv:156]
ERROR: [Synth 8-285] failed synthesizing module 'SPI_FSM' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/SPI_FSM.sv:13]
ERROR: [Synth 8-285] failed synthesizing module 'BMEM_GCD_SPI_Wrapper' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 2085.117 ; gain = 1875.430
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 0 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Thu Feb 27 17:10:44 2020...

*** Running vivado
    with args -log BMEM_GCD_SPI_Wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source BMEM_GCD_SPI_Wrapper.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source BMEM_GCD_SPI_Wrapper.tcl -notrace
Command: synth_design -top BMEM_GCD_SPI_Wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4512 
ERROR: [Synth 8-2715] syntax error near <= [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/SPI_FSM.sv:41]
ERROR: [Synth 8-2715] syntax error near <= [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/SPI_FSM.sv:43]
INFO: [Synth 8-2350] module SPI_FSM ignored due to previous errors [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/SPI_FSM.sv:13]
Failed to read verilog 'C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/SPI_FSM.sv'
INFO: [Common 17-83] Releasing license: Synthesis
9 Infos, 0 Warnings, 2 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Thu Feb 27 17:15:14 2020...

*** Running vivado
    with args -log BMEM_GCD_SPI_Wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source BMEM_GCD_SPI_Wrapper.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source BMEM_GCD_SPI_Wrapper.tcl -notrace
Command: synth_design -top BMEM_GCD_SPI_Wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4400 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 324.977 ; gain = 115.441
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'BMEM_GCD_SPI_Wrapper' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv:13]
INFO: [Synth 8-638] synthesizing module 'gcd_core' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/gcd_core.sv:13]
INFO: [Synth 8-638] synthesizing module 'dp' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/dp.sv:14]
INFO: [Synth 8-256] done synthesizing module 'dp' (1#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/dp.sv:14]
INFO: [Synth 8-638] synthesizing module 'fsm' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/fsm.sv:14]
INFO: [Synth 8-226] default block is never used [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/fsm.sv:34]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/fsm.sv:50]
INFO: [Synth 8-256] done synthesizing module 'fsm' (2#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/fsm.sv:14]
INFO: [Synth 8-256] done synthesizing module 'gcd_core' (3#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/gcd_core.sv:13]
INFO: [Synth 8-638] synthesizing module 'debounce' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_2/debounce.sv:4]
INFO: [Synth 8-256] done synthesizing module 'debounce' (4#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_2/debounce.sv:4]
INFO: [Synth 8-638] synthesizing module 'SPI_FSM' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/SPI_FSM.sv:13]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/SPI_FSM.sv:160]
INFO: [Synth 8-256] done synthesizing module 'SPI_FSM' (5#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/SPI_FSM.sv:13]
INFO: [Synth 8-638] synthesizing module 'mem' [C:/Users/carlo/Downloads/project_5_2/project_5_2.runs/synth_1/.Xil/Vivado-4272-DESKTOP-4INRPJ4/realtime/mem_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'mem' (6#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.runs/synth_1/.Xil/Vivado-4272-DESKTOP-4INRPJ4/realtime/mem_stub.v:6]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv:137]
WARNING: [Synth 8-87] always_comb on 'done_SPI_reg' did not result in combinational logic [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv:144]
INFO: [Synth 8-256] done synthesizing module 'BMEM_GCD_SPI_Wrapper' (7#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 362.281 ; gain = 152.746
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 362.281 ; gain = 152.746
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'mem' instantiated as 'mem1' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv:58]
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/carlo/Downloads/project_5_2/project_5_2.runs/synth_1/.Xil/Vivado-4272-DESKTOP-4INRPJ4/dcp/mem_in_context.xdc] for cell 'mem1'
Finished Parsing XDC File [C:/Users/carlo/Downloads/project_5_2/project_5_2.runs/synth_1/.Xil/Vivado-4272-DESKTOP-4INRPJ4/dcp/mem_in_context.xdc] for cell 'mem1'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 655.676 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 655.676 ; gain = 446.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 655.676 ; gain = 446.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 655.676 ; gain = 446.141
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fsm'
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "yload" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ysel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "xload" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "xsel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'SPI_FSM'
INFO: [Synth 8-5546] ROM "sclk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "finished" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "chs" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "SPI_Counter_Up" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'BMEM_GCD_SPI_Wrapper'
INFO: [Synth 8-5544] ROM "counter_up" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "SPI_IN" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "done_SPI" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "load" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                   loadx |                              001 |                              001
                  iSTATE |                              010 |                              010
*
                   wait1 |                              011 |                              011
                    fine |                              100 |                              110
                 iSTATE0 |                              101 |                              100
                 iSTATE1 |                              110 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   load1 |                            00001 |                              001
                   load2 |                            00010 |                              010
                  iSTATE |                            00100 |                              000
*
                   wait1 |                            01000 |                              011
                   wait2 |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'BMEM_GCD_SPI_Wrapper'
WARNING: [Synth 8-327] inferring latch for variable 'done_SPI_reg' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv:144]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 655.676 ; gain = 446.141
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 5     
	   4 Input      5 Bit        Muxes := 1     
	   9 Input      5 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 2     
	  11 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module BMEM_GCD_SPI_Wrapper 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
+---Muxes : 
	   4 Input      5 Bit        Muxes := 1     
	   9 Input      5 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 3     
Module dp 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
Module fsm 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 1     
Module debounce 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SPI_FSM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	  20 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	  11 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "SPI_FSM1/sclk" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 655.676 ; gain = 446.141
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 655.676 ; gain = 446.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 655.676 ; gain = 446.141
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (SPI_FSM1/state_reg[3]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_FSM1/state_reg[2]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_FSM1/state_reg[1]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_FSM1/state_reg[0]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_IN_reg[7]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_IN_reg[5]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_IN_reg[4]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_IN_reg[3]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_IN_reg[2]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_IN_reg[1]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\SPI_FSM1/mosi_reg )
WARNING: [Synth 8-3332] Sequential element (SPI_FSM1/mosi_reg) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_IN_reg[6]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_IN_reg[0]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 655.676 ; gain = 446.141
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5396] Clock pin G has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv:144]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 655.676 ; gain = 446.141
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-3352] multi-driven net SPI_FSM1/SPI_Counter_Up[9] with 1st driver pin 'SPI_FSM1/SPI_Counter_Up_reg[9]__0/Q' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/SPI_FSM.sv:37]
CRITICAL WARNING: [Synth 8-3352] multi-driven net SPI_FSM1/SPI_Counter_Up[9] with 2nd driver pin 'SPI_FSM1/SPI_Counter_Up_reg[9]/Q' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/SPI_FSM.sv:148]
CRITICAL WARNING: [Synth 8-3352] multi-driven net SPI_FSM1/SPI_Counter_Up[8] with 1st driver pin 'SPI_FSM1/SPI_Counter_Up_reg[8]__0/Q' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/SPI_FSM.sv:37]
CRITICAL WARNING: [Synth 8-3352] multi-driven net SPI_FSM1/SPI_Counter_Up[8] with 2nd driver pin 'SPI_FSM1/SPI_Counter_Up_reg[8]/Q' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/SPI_FSM.sv:148]
CRITICAL WARNING: [Synth 8-3352] multi-driven net SPI_FSM1/SPI_Counter_Up[7] with 1st driver pin 'SPI_FSM1/SPI_Counter_Up_reg[7]__0/Q' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/SPI_FSM.sv:37]
CRITICAL WARNING: [Synth 8-3352] multi-driven net SPI_FSM1/SPI_Counter_Up[7] with 2nd driver pin 'SPI_FSM1/SPI_Counter_Up_reg[7]/Q' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/SPI_FSM.sv:148]
CRITICAL WARNING: [Synth 8-3352] multi-driven net SPI_FSM1/SPI_Counter_Up[6] with 1st driver pin 'SPI_FSM1/SPI_Counter_Up_reg[6]__0/Q' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/SPI_FSM.sv:37]
CRITICAL WARNING: [Synth 8-3352] multi-driven net SPI_FSM1/SPI_Counter_Up[6] with 2nd driver pin 'SPI_FSM1/SPI_Counter_Up_reg[6]/Q' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/SPI_FSM.sv:148]
CRITICAL WARNING: [Synth 8-3352] multi-driven net SPI_FSM1/SPI_Counter_Up[5] with 1st driver pin 'SPI_FSM1/SPI_Counter_Up_reg[5]__0/Q' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/SPI_FSM.sv:37]
CRITICAL WARNING: [Synth 8-3352] multi-driven net SPI_FSM1/SPI_Counter_Up[5] with 2nd driver pin 'SPI_FSM1/SPI_Counter_Up_reg[5]/Q' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/SPI_FSM.sv:148]
CRITICAL WARNING: [Synth 8-3352] multi-driven net SPI_FSM1/SPI_Counter_Up[4] with 1st driver pin 'SPI_FSM1/SPI_Counter_Up_reg[4]__0/Q' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/SPI_FSM.sv:37]
CRITICAL WARNING: [Synth 8-3352] multi-driven net SPI_FSM1/SPI_Counter_Up[4] with 2nd driver pin 'SPI_FSM1/SPI_Counter_Up_reg[4]/Q' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/SPI_FSM.sv:148]
CRITICAL WARNING: [Synth 8-3352] multi-driven net SPI_FSM1/SPI_Counter_Up[3] with 1st driver pin 'SPI_FSM1/SPI_Counter_Up_reg[3]__0/Q' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/SPI_FSM.sv:37]
CRITICAL WARNING: [Synth 8-3352] multi-driven net SPI_FSM1/SPI_Counter_Up[3] with 2nd driver pin 'SPI_FSM1/SPI_Counter_Up_reg[3]/Q' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/SPI_FSM.sv:148]
CRITICAL WARNING: [Synth 8-3352] multi-driven net SPI_FSM1/SPI_Counter_Up[2] with 1st driver pin 'SPI_FSM1/SPI_Counter_Up_reg[2]__0/Q' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/SPI_FSM.sv:37]
CRITICAL WARNING: [Synth 8-3352] multi-driven net SPI_FSM1/SPI_Counter_Up[2] with 2nd driver pin 'SPI_FSM1/SPI_Counter_Up_reg[2]/Q' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/SPI_FSM.sv:148]
CRITICAL WARNING: [Synth 8-3352] multi-driven net SPI_FSM1/SPI_Counter_Up[1] with 1st driver pin 'SPI_FSM1/SPI_Counter_Up_reg[1]__0/Q' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/SPI_FSM.sv:37]
CRITICAL WARNING: [Synth 8-3352] multi-driven net SPI_FSM1/SPI_Counter_Up[1] with 2nd driver pin 'SPI_FSM1/SPI_Counter_Up_reg[1]/Q' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/SPI_FSM.sv:148]
CRITICAL WARNING: [Synth 8-3352] multi-driven net SPI_FSM1/SPI_Counter_Up[0] with 1st driver pin 'SPI_FSM1/SPI_Counter_Up_reg[0]__0/Q' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/SPI_FSM.sv:37]
CRITICAL WARNING: [Synth 8-3352] multi-driven net SPI_FSM1/SPI_Counter_Up[0] with 2nd driver pin 'SPI_FSM1/SPI_Counter_Up_reg[0]/Q' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/SPI_FSM.sv:148]
CRITICAL WARNING: [Synth 8-3352] multi-driven net done_SPI with 1st driver pin 'done_SPI_reg__0/Q' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv:47]
CRITICAL WARNING: [Synth 8-3352] multi-driven net done_SPI with 2nd driver pin 'done_SPI_reg/Q' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv:144]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|       11|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 655.676 ; gain = 446.141
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 655.676 ; gain = 446.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 655.676 ; gain = 446.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 655.676 ; gain = 446.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 655.676 ; gain = 446.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |mem           |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |mem    |     1|
|2     |BUFG   |     1|
|3     |CARRY4 |     7|
|4     |LUT1   |     3|
|5     |LUT2   |    21|
|6     |LUT3   |    10|
|7     |LUT4   |    32|
|8     |LUT5   |    27|
|9     |LUT6   |     8|
|10    |FDRE   |    60|
|11    |FDSE   |     1|
|12    |LD     |     1|
|13    |IBUF   |     2|
|14    |OBUF   |     3|
+------+-------+------+

Report Instance Areas: 
+------+------------+---------+------+
|      |Instance    |Module   |Cells |
+------+------------+---------+------+
|1     |top         |         |   184|
|2     |  SPI_FSM1  |SPI_FSM  |    35|
|3     |  debounce1 |debounce |     3|
|4     |  gcd_core1 |gcd_core |    97|
|5     |    dp1     |dp       |    67|
|6     |    fsm1    |fsm      |    30|
+------+------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 655.676 ; gain = 446.141
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 22 critical warnings and 15 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 655.676 ; gain = 110.941
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 655.676 ; gain = 446.141
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LD => LDCE: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
69 Infos, 17 Warnings, 22 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 655.676 ; gain = 409.879
INFO: [Common 17-1381] The checkpoint 'C:/Users/carlo/Downloads/project_5_2/project_5_2.runs/synth_1/BMEM_GCD_SPI_Wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 655.676 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Feb 27 17:17:19 2020...

*** Running vivado
    with args -log BMEM_GCD_SPI_Wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source BMEM_GCD_SPI_Wrapper.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source BMEM_GCD_SPI_Wrapper.tcl -notrace
Command: synth_design -top BMEM_GCD_SPI_Wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13736 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 325.117 ; gain = 115.145
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'BMEM_GCD_SPI_Wrapper' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv:13]
INFO: [Synth 8-638] synthesizing module 'gcd_core' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/gcd_core.sv:13]
INFO: [Synth 8-638] synthesizing module 'dp' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/dp.sv:14]
INFO: [Synth 8-256] done synthesizing module 'dp' (1#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/dp.sv:14]
INFO: [Synth 8-638] synthesizing module 'fsm' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/fsm.sv:14]
INFO: [Synth 8-226] default block is never used [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/fsm.sv:34]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/fsm.sv:50]
INFO: [Synth 8-256] done synthesizing module 'fsm' (2#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/fsm.sv:14]
INFO: [Synth 8-256] done synthesizing module 'gcd_core' (3#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/gcd_core.sv:13]
INFO: [Synth 8-638] synthesizing module 'debounce' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_2/debounce.sv:4]
INFO: [Synth 8-256] done synthesizing module 'debounce' (4#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_2/debounce.sv:4]
INFO: [Synth 8-638] synthesizing module 'SPI_FSM' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/SPI_FSM.sv:13]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/SPI_FSM.sv:159]
INFO: [Synth 8-256] done synthesizing module 'SPI_FSM' (5#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/SPI_FSM.sv:13]
INFO: [Synth 8-638] synthesizing module 'mem' [C:/Users/carlo/Downloads/project_5_2/project_5_2.runs/synth_1/.Xil/Vivado-13620-DESKTOP-4INRPJ4/realtime/mem_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'mem' (6#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.runs/synth_1/.Xil/Vivado-13620-DESKTOP-4INRPJ4/realtime/mem_stub.v:6]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv:137]
WARNING: [Synth 8-87] always_comb on 'done_SPI_reg' did not result in combinational logic [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv:144]
INFO: [Synth 8-256] done synthesizing module 'BMEM_GCD_SPI_Wrapper' (7#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 362.457 ; gain = 152.484
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 362.457 ; gain = 152.484
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'mem' instantiated as 'mem1' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv:58]
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/carlo/Downloads/project_5_2/project_5_2.runs/synth_1/.Xil/Vivado-13620-DESKTOP-4INRPJ4/dcp/mem_in_context.xdc] for cell 'mem1'
Finished Parsing XDC File [C:/Users/carlo/Downloads/project_5_2/project_5_2.runs/synth_1/.Xil/Vivado-13620-DESKTOP-4INRPJ4/dcp/mem_in_context.xdc] for cell 'mem1'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 655.836 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 655.836 ; gain = 445.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 655.836 ; gain = 445.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 655.836 ; gain = 445.863
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fsm'
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "yload" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ysel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "xload" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "xsel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'SPI_FSM'
INFO: [Synth 8-5546] ROM "sclk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "finished" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "chs" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'BMEM_GCD_SPI_Wrapper'
INFO: [Synth 8-5544] ROM "counter_up" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "SPI_IN" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "done_SPI" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "load" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                   loadx |                              001 |                              001
                  iSTATE |                              010 |                              010
*
                   wait1 |                              011 |                              011
                    fine |                              100 |                              110
                 iSTATE0 |                              101 |                              100
                 iSTATE1 |                              110 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   load1 |                            00001 |                              001
                   load2 |                            00010 |                              010
                  iSTATE |                            00100 |                              000
*
                   wait1 |                            01000 |                              011
                   wait2 |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'BMEM_GCD_SPI_Wrapper'
WARNING: [Synth 8-327] inferring latch for variable 'done_SPI_reg' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv:144]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 655.836 ; gain = 445.863
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 5     
	   4 Input      5 Bit        Muxes := 1     
	   9 Input      5 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 2     
	  11 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module BMEM_GCD_SPI_Wrapper 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
+---Muxes : 
	   4 Input      5 Bit        Muxes := 1     
	   9 Input      5 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 3     
Module dp 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
Module fsm 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 1     
Module debounce 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SPI_FSM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	  20 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	  11 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "SPI_FSM1/sclk" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 655.836 ; gain = 445.863
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 655.836 ; gain = 445.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 655.836 ; gain = 445.863
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (SPI_FSM1/state_reg[3]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_FSM1/state_reg[2]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_FSM1/state_reg[1]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_FSM1/state_reg[0]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_IN_reg[7]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_IN_reg[5]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_IN_reg[4]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_IN_reg[3]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_IN_reg[2]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_IN_reg[1]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\SPI_FSM1/mosi_reg )
WARNING: [Synth 8-3332] Sequential element (SPI_FSM1/mosi_reg) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_IN_reg[6]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_IN_reg[0]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 655.836 ; gain = 445.863
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5396] Clock pin G has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv:144]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 655.836 ; gain = 445.863
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-3352] multi-driven net done_SPI with 1st driver pin 'done_SPI_reg__0/Q' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv:47]
CRITICAL WARNING: [Synth 8-3352] multi-driven net done_SPI with 2nd driver pin 'done_SPI_reg/Q' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv:144]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        1|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 655.836 ; gain = 445.863
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 655.836 ; gain = 445.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 655.836 ; gain = 445.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 655.836 ; gain = 445.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 655.836 ; gain = 445.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |mem           |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |mem    |     1|
|2     |BUFG   |     1|
|3     |CARRY4 |     7|
|4     |LUT1   |     3|
|5     |LUT2   |    21|
|6     |LUT3   |    10|
|7     |LUT4   |    32|
|8     |LUT5   |    27|
|9     |LUT6   |     8|
|10    |FDRE   |    50|
|11    |FDSE   |     1|
|12    |LD     |     1|
|13    |IBUF   |     2|
|14    |OBUF   |     3|
+------+-------+------+

Report Instance Areas: 
+------+------------+---------+------+
|      |Instance    |Module   |Cells |
+------+------------+---------+------+
|1     |top         |         |   174|
|2     |  SPI_FSM1  |SPI_FSM  |    25|
|3     |  debounce1 |debounce |     3|
|4     |  gcd_core1 |gcd_core |    97|
|5     |    dp1     |dp       |    67|
|6     |    fsm1    |fsm      |    30|
+------+------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 655.836 ; gain = 445.863
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 2 critical warnings and 15 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 655.836 ; gain = 111.945
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 655.836 ; gain = 445.863
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LD => LDCE: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
68 Infos, 17 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 655.836 ; gain = 410.043
INFO: [Common 17-1381] The checkpoint 'C:/Users/carlo/Downloads/project_5_2/project_5_2.runs/synth_1/BMEM_GCD_SPI_Wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 655.836 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Feb 27 17:19:03 2020...

*** Running vivado
    with args -log BMEM_GCD_SPI_Wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source BMEM_GCD_SPI_Wrapper.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source BMEM_GCD_SPI_Wrapper.tcl -notrace
Command: synth_design -top BMEM_GCD_SPI_Wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2720 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 325.578 ; gain = 115.281
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'BMEM_GCD_SPI_Wrapper' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv:13]
INFO: [Synth 8-638] synthesizing module 'gcd_core' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/gcd_core.sv:13]
INFO: [Synth 8-638] synthesizing module 'dp' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/dp.sv:14]
INFO: [Synth 8-256] done synthesizing module 'dp' (1#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/dp.sv:14]
INFO: [Synth 8-638] synthesizing module 'fsm' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/fsm.sv:14]
INFO: [Synth 8-226] default block is never used [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/fsm.sv:34]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/fsm.sv:50]
INFO: [Synth 8-256] done synthesizing module 'fsm' (2#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/fsm.sv:14]
INFO: [Synth 8-256] done synthesizing module 'gcd_core' (3#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_1/gcd_core.sv:13]
INFO: [Synth 8-638] synthesizing module 'debounce' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_2/debounce.sv:4]
INFO: [Synth 8-256] done synthesizing module 'debounce' (4#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/imports/project_5_2/debounce.sv:4]
INFO: [Synth 8-638] synthesizing module 'SPI_FSM' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/SPI_FSM.sv:13]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/SPI_FSM.sv:159]
INFO: [Synth 8-256] done synthesizing module 'SPI_FSM' (5#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/SPI_FSM.sv:13]
INFO: [Synth 8-638] synthesizing module 'mem' [C:/Users/carlo/Downloads/project_5_2/project_5_2.runs/synth_1/.Xil/Vivado-752-DESKTOP-4INRPJ4/realtime/mem_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'mem' (6#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.runs/synth_1/.Xil/Vivado-752-DESKTOP-4INRPJ4/realtime/mem_stub.v:6]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv:137]
INFO: [Synth 8-256] done synthesizing module 'BMEM_GCD_SPI_Wrapper' (7#1) [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 361.992 ; gain = 151.695
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 361.992 ; gain = 151.695
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'mem' instantiated as 'mem1' [C:/Users/carlo/Downloads/project_5_2/project_5_2.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv:58]
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/carlo/Downloads/project_5_2/project_5_2.runs/synth_1/.Xil/Vivado-752-DESKTOP-4INRPJ4/dcp/mem_in_context.xdc] for cell 'mem1'
Finished Parsing XDC File [C:/Users/carlo/Downloads/project_5_2/project_5_2.runs/synth_1/.Xil/Vivado-752-DESKTOP-4INRPJ4/dcp/mem_in_context.xdc] for cell 'mem1'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 655.367 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 655.367 ; gain = 445.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 655.367 ; gain = 445.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 655.367 ; gain = 445.070
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fsm'
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "yload" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ysel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "xload" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "xsel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'SPI_FSM'
INFO: [Synth 8-5546] ROM "sclk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "finished" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "chs" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'BMEM_GCD_SPI_Wrapper'
INFO: [Synth 8-5544] ROM "counter_up" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "SPI_IN" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "load" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                   loadx |                              001 |                              001
                  iSTATE |                              010 |                              010
*
                   wait1 |                              011 |                              011
                    fine |                              100 |                              110
                 iSTATE0 |                              101 |                              100
                 iSTATE1 |                              110 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   load1 |                            00001 |                              001
                   load2 |                            00010 |                              010
                  iSTATE |                            00100 |                              000
*
                   wait1 |                            01000 |                              011
                   wait2 |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'BMEM_GCD_SPI_Wrapper'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 655.367 ; gain = 445.070
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 5     
	   4 Input      5 Bit        Muxes := 1     
	   9 Input      5 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 2     
	  11 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module BMEM_GCD_SPI_Wrapper 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      5 Bit        Muxes := 1     
	   9 Input      5 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 3     
Module dp 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
Module fsm 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 1     
Module debounce 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SPI_FSM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	  20 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	  11 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "SPI_FSM1/sclk" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 655.367 ; gain = 445.070
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 655.367 ; gain = 445.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 655.367 ; gain = 445.070
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (SPI_FSM1/state_reg[3]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_FSM1/state_reg[2]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_FSM1/state_reg[1]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_FSM1/state_reg[0]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_IN_reg[7]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_IN_reg[5]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_IN_reg[4]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_IN_reg[3]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_IN_reg[2]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_IN_reg[1]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\SPI_FSM1/mosi_reg )
WARNING: [Synth 8-3332] Sequential element (SPI_FSM1/mosi_reg) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_IN_reg[6]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
WARNING: [Synth 8-3332] Sequential element (SPI_IN_reg[0]) is unused and will be removed from module BMEM_GCD_SPI_Wrapper.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 655.367 ; gain = 445.070
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 655.367 ; gain = 445.070
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 655.367 ; gain = 445.070
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 655.367 ; gain = 445.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 655.367 ; gain = 445.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 655.367 ; gain = 445.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 655.367 ; gain = 445.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |mem           |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |mem    |     1|
|2     |BUFG   |     1|
|3     |CARRY4 |     7|
|4     |LUT1   |     3|
|5     |LUT2   |    21|
|6     |LUT3   |    10|
|7     |LUT4   |    32|
|8     |LUT5   |    27|
|9     |LUT6   |     8|
|10    |FDRE   |    50|
|11    |FDSE   |     1|
|12    |IBUF   |     2|
|13    |OBUF   |     3|
+------+-------+------+

Report Instance Areas: 
+------+------------+---------+------+
|      |Instance    |Module   |Cells |
+------+------------+---------+------+
|1     |top         |         |   173|
|2     |  SPI_FSM1  |SPI_FSM  |    25|
|3     |  debounce1 |debounce |     3|
|4     |  gcd_core1 |gcd_core |    97|
|5     |    dp1     |dp       |    67|
|6     |    fsm1    |fsm      |    30|
+------+------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 655.367 ; gain = 445.070
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 13 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 655.367 ; gain = 111.043
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 655.367 ; gain = 445.070
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
68 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 655.367 ; gain = 409.566
INFO: [Common 17-1381] The checkpoint 'C:/Users/carlo/Downloads/project_5_2/project_5_2.runs/synth_1/BMEM_GCD_SPI_Wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 655.367 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Feb 27 17:20:33 2020...
