	component UART_comp is
		port (
			clk_clk       : in  std_logic := 'X'; -- clk
			gpio_035_rxd  : in  std_logic := 'X'; -- rxd
			gpio_035_txd  : out std_logic;        -- txd
			reset_reset_n : in  std_logic := 'X'  -- reset_n
		);
	end component UART_comp;

