$date
	Sat Oct 22 21:44:31 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#383362
b10111 &
b10111 %
1$
b10111 !
1"
#383363
0"
#383366
b1000110 &
b1000110 %
#383370
b100011 &
b100011 %
#383374
b1101010 &
b1101010 %
#383378
b110101 &
b110101 %
#383382
b10100000 &
b10100000 %
#383386
b1010000 &
b1010000 %
#383390
b101000 &
b101000 %
#383394
b10100 &
b10100 %
#383398
b1010 &
b1010 %
#383402
b101 &
b101 %
#383406
b10000 &
b10000 %
#383410
b1000 &
b1000 %
#383414
b100 &
b100 %
#383418
b10 &
b10 %
#383422
b1 &
1#
b1 %
#383426
b0 &
b0 %
0#
0$
#1359648
b10000 !
1"
#1359650
b10000 &
b10000 %
1$
#1359651
0"
#1359654
b1000 &
b1000 %
#1359658
b100 &
b100 %
#1359662
b10 &
b10 %
#1359666
b1 &
b1 %
1#
#1359670
b0 &
0#
b0 %
0$
#2322335
b100 !
1"
#2322338
b100 &
b100 %
1$
#2322339
0"
#2322342
b10 &
b10 %
#2322346
b1 &
b1 %
1#
#2322350
b0 &
0#
b0 %
0$
#4500012
