<!DOCTYPE html>
<html>
<head>
  <meta charset="utf-8"/>
  <style>
    table.head, table.foot { width: 100%; }
    td.head-rtitle, td.foot-os { text-align: right; }
    td.head-vol { text-align: center; }
    div.Pp { margin: 1ex 0ex; }
  </style>
  <title>IRSIM(1)</title>
</head>
<body>
<table class="head">
  <tr>
    <td class="head-ltitle">IRSIM(1)</td>
    <td class="head-vol">IRSIM Users's Manual</td>
    <td class="head-rtitle">IRSIM(1)</td>
  </tr>
</table>
<div class="manual-text">
<h1 class="Sh" title="Sh" id="NAME"><a class="selflink" href="#NAME">NAME</a></h1>
irsim - An event-driven logic-level simulator for MOS circuits
<h1 class="Sh" title="Sh" id="SYNOPSIS"><a class="selflink" href="#SYNOPSIS">SYNOPSIS</a></h1>
<b>irsim </b><i>[-s] prm_file sim_file ... [+hist_file] [-cmd_file ...]</i>
<h1 class="Sh" title="Sh" id="DESCRIPTION"><a class="selflink" href="#DESCRIPTION">DESCRIPTION</a></h1>
IRSIM is an event-driven logic-level simulator for MOS (both N and P) transistor
  circuits. Two simulation models are available:
<dl class="Bl-tag">
  <dt class="It-tag"><b>switch</b></dt>
  <dd class="It-tag">Each transistor is modeled as a voltage-controlled switch.
      Useful for initializing or determining the functionality of the
    network.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>linear</b></dt>
  <dd class="It-tag">Each transistor is modeled as a resistor in series with a
      voltage-controlled switch; each node has a capacitance. Node values and
      transition times are computed from the resulting RC network, using
      Chorng-Yeoung Chu's model. Chris Terman's original model is not supported
      any more.</dd>
</dl>
<div class="Pp"></div>
If the <b>-s</b> switch is specified, 2 or more transistors of the same type
  connected in series, with no other connections to their common source/drain
  will be <i>stacked</i> into a compound transistor with multiple gates.
<div class="Pp"></div>
The <b>prm_file</b> is the electrical parameters file that configure the devices
  to be simulated. It defines the capacitance of the various layers, transistor
  resistances, threshold voltages, etc... (see presim(1)).
<div style="height: 0.00em;">&#x00A0;</div>
If <i>prm_file</i> does not specify an absolute path then IRSIM will search for
  the <i>prm_file</i> as follows (in that order):
<div style="height: 1.00em;">&#x00A0;</div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;">	1)
  <i>./&lt;prm_file&gt;</i> (in the current directory).</div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;">	2)
  <b>${CAD_ROOT}/irsim/</b> <i>&lt;prm_file&gt;</i><b></b></div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;">	3)
  <b>${CAD_ROOT}/irsim/</b> <i>&lt;prm_file&gt;</i><b>.prm</b><i></i></div>
<div class="Pp"></div>
The default search directory (nominally /usr/local/lib) can be overriden by
  setting the environment variable CAD_ROOT to the appropriate directory prior
  to running IRSIM (i.e. setenv CAD_ROOT /cad/lib).
<div class="Pp"></div>
IRSIM first processes the files named on the command line, then (assuming the
  exit command has not been processed) accepts commands from the user, executing
  each command before reading the next.
<div class="Pp"></div>
File names NOT beginning with a '-' are assumed to be sim files (see sim(5)),
  note that this version does not require to run the sim files through presim.
  These files are read and added to the network database. There is only a single
  name space for nodes, so references to node &quot;A&quot; in different network
  files all refer to the same node. While this feature allows one to modularize
  a large circuit into several network files, care must be taken to ensure that
  no unwanted node merges happen due to an unfortunate clash in names.
<div class="Pp"></div>
File names prefaced with a '-' are assumed to be command files: text files which
  contain command lines to be processed in the normal fashion. These files are
  processed line by line; when an end-of-file is encountered, processing
  continues with the next file. After all the command files have been processed,
  and if an &quot;exit&quot; command has not terminated the simulation run,
  IRSIM will accept further commands from the user, prompting for each one like
  so:
<dl class="Bl-tag">
  <dt class="It-tag"><b>irsim&gt;</b></dt>
  <dd class="It-tag"></dd>
</dl>
<div class="Pp"></div>
The <b>hist_file</b> is the name of a file created with the <i>dumph</i> command
  (see below). If it is present, IRSIM will initilize the network to the state
  saved in that file. This file is different from the ones created with the
  &quot;&gt;&quot; command since it saves the state of every node for all times,
  including any pending events.
<div class="Pp"></div>
This version supports changes to the network through the <b>update</b> command.
  Also, the capability to incrementally re-simulate the network up to the
  current time is provided by the <b>isim</b> command.
<div style="height: 1.00em;">&#x00A0;</div>
<div style="height: 1.00em;">&#x00A0;</div>
<h1 class="Sh" title="Sh" id="COMMAND_SUMMARY"><a class="selflink" href="#COMMAND_SUMMARY">COMMAND
  SUMMARY</a></h1>
<div style="margin-left: 3.00ex;">
<dl class="Bl-tag">
  <dt class="It-tag"><b>@ </b><i>filename</i><b></b></dt>
  <dd class="It-tag">take commands from command file</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>? </b><i>wnode...</i><b></b></dt>
  <dd class="It-tag">print info about node's source/drain connections</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>! </b><i>wnode...</i><b></b></dt>
  <dd class="It-tag">print info about node's gate connections</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>&lt; </b><i>filename</i><b></b></dt>
  <dd class="It-tag">restore network state from file</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>&gt; </b><i>filename</i><b></b></dt>
  <dd class="It-tag">write current network state to file</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>&lt;&lt; </b><i>filename</i><b></b></dt>
  <dd class="It-tag">same as &quot;&lt;&quot; but restores inputs too</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>| </b><i>comment...</i><b></b></dt>
  <dd class="It-tag">comment line</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>activity </b><i>from [to]</i><b></b></dt>
  <dd class="It-tag">graph circuit activity in time interval</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>ana </b><i>wnode...</i><b></b></dt>
  <dd class="It-tag">display nodes in analyzer window</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>analyzer </b><i>wnode...</i><b></b></dt>
  <dd class="It-tag">display nodes in analyzer window</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>assert </b><i>wnode [m] val</i><b></b></dt>
  <dd class="It-tag">assert that <i>wnode</i> equals <i>value</i></dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>assertWhen nodeT valT node val</b></dt>
  <dd class="It-tag">assert when a condition is met</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>back </b><i>[time]</i><b></b></dt>
  <dd class="It-tag">move back to <i>time</i></dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>c </b><i>[n]</i><b></b></dt>
  <dd class="It-tag">simulate for <i>n</i> clock cycles (default:1)</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>changes </b><i>from [to]</i><b></b></dt>
  <dd class="It-tag">print nodes that changed in time interval</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>clock </b><i>[node [val]]</i><b></b></dt>
  <dd class="It-tag">define value sequence for clock node</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>clear</b></dt>
  <dd class="It-tag">clear analyzer window (remove signals)</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>d </b><i>[wnode]...</i><b></b></dt>
  <dd class="It-tag">print display list or specified node(s)</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>debug </b><i>[debug_level...]</i><b></b></dt>
  <dd class="It-tag">set debug level (default: off)</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>decay </b><i>[n]</i><b></b></dt>
  <dd class="It-tag">set charge decay time (0 =&gt; no decay)</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>display </b><i>[arg]...</i><b></b></dt>
  <dd class="It-tag">control what gets displayed when</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>dumph </b><i>filename...</i><b></b></dt>
  <dd class="It-tag">write net history to file</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>hist [on|off]</b></dt>
  <dd class="It-tag">turn history on or off</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>exit </b><i>[status]</i><b></b></dt>
  <dd class="It-tag">return to system</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>flush</b> <i>[time]</i></dt>
  <dd class="It-tag">flush out history up to <i>time</i> (default: now)</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>h </b><i>wnode...</i><b></b></dt>
  <dd class="It-tag">make node logic high (1) input</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>has_coords</b></dt>
  <dd class="It-tag">print YES if transistor coordinates are available</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>inputs</b></dt>
  <dd class="It-tag">print current list of input nodes</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>ires </b><i>[n]</i><b></b></dt>
  <dd class="It-tag">set incremental resolution to <i>n</i> ns</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>isim </b><i>[filename]</i><b></b></dt>
  <dd class="It-tag">incrementally resimulate changes form <i>filename</i></dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>l </b><i>wnode...</i><b></b></dt>
  <dd class="It-tag">make node logic low (0) input</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>logfile </b><i>[filename]</i><b></b></dt>
  <dd class="It-tag">start/stop log file</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>model </b><i>[name]</i><b></b></dt>
  <dd class="It-tag">set simulation model to <i>name</i></dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>p</b></dt>
  <dd class="It-tag">step clock one simulation step (phase)</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>path </b><i>wnode...</i><b></b></dt>
  <dd class="It-tag">display critical path for last transition of a node</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>powlogfile </b><i>[filename]</i><b></b></dt>
  <dd class="It-tag">start/stop power logfile</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>powtrace </b><i>-[node]...</i><b></b></dt>
  <dd class="It-tag">start/stop power tracing of specified
    node(s)/vector(s)</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>powstep</b></dt>
  <dd class="It-tag">toggle the display of power estimate for each timestep</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>print </b><i>comment...</i><b></b></dt>
  <dd class="It-tag">print specified text</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>printp</b></dt>
  <dd class="It-tag">print a list of all pending events</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>printx</b></dt>
  <dd class="It-tag">print all undefined (X) nodes</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>q</b></dt>
  <dd class="It-tag">terminate input from current stream</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>R </b><i>[n]</i><b></b></dt>
  <dd class="It-tag">simulate for <i>n</i> cycles (default:longest
    sequence)</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>readh </b><i>filename</i><b></b></dt>
  <dd class="It-tag">read history from <i>filename</i></dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>report</b><i>[level]</i><b></b></dt>
  <dd class="It-tag">set/reset reporting of decay events</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>s </b><i>[n]</i><b></b></dt>
  <dd class="It-tag">simulate for <i>n</i> ns. (default: stepsize)</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>stepsize </b><i>[n]</i><b></b></dt>
  <dd class="It-tag">set simulation step size to <i>n</i> ns.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>set </b><i>vector value</i><b></b></dt>
  <dd class="It-tag">assign <i>value</i> to <i>vector</i></dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>setlog</b><i>[file|off]</i><b></b></dt>
  <dd class="It-tag">log net changes to file (<i>off</i> -&gt; no log)</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>setpath </b><i>[path...]</i><b></b></dt>
  <dd class="It-tag">set search path for cmd files</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>stats</b></dt>
  <dd class="It-tag">print event statistics</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>sumcap</b></dt>
  <dd class="It-tag">print out the sum of the capacitance of all nodes</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>t </b><i>[-]wnode...</i><b></b></dt>
  <dd class="It-tag">start/stop tracing of specified nodes</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>tcap</b></dt>
  <dd class="It-tag">print list of shorted transistors</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>time </b><i>[command]</i><b></b></dt>
  <dd class="It-tag">print resource utilization summary</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>until wnode [mask] value count</b></dt>
  <dd class="It-tag">delayed assert based on the clock count.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>u </b><i>wnode...</i><b></b></dt>
  <dd class="It-tag">make node undefined (X) input</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>unitdelay </b><i>[n]</i><b></b></dt>
  <dd class="It-tag">force transitions to take <i>n</i> ns. (0 disables)</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>update </b><i>filename</i><b></b></dt>
  <dd class="It-tag">read net changes from file</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>V </b><i>[node [value...]]</i><b></b></dt>
  <dd class="It-tag">define sequence of inputs for a node</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>vector </b><i>label node...</i><b></b></dt>
  <dd class="It-tag">define bit vector</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>vsupply </b><i>voltage</i><b></b></dt>
  <dd class="It-tag">set supply voltage for calculating power (default 5V)</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>w </b><i>[-]wnode...</i><b></b></dt>
  <dd class="It-tag">add/delete nodes from display list</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>wnet </b><i>[filename]</i><b></b></dt>
  <dd class="It-tag">write network to file</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>x </b><i>wnode...</i><b></b></dt>
  <dd class="It-tag">remove node from input lists</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>Xdisplay </b><i>[host:n]</i><b></b></dt>
  <dd class="It-tag">set/show X display (for analyzer)
    <div style="height: 1.00em;">&#x00A0;</div>
    <div style="height: 1.00em;">&#x00A0;</div>
  </dd>
</dl>
</div>
<dl class="Bl-tag">
  <dt class="It-tag">COMMAND DESCRIPTIONS</dt>
  <dd class="It-tag"></dd>
</dl>
<div class="Pp"></div>
Commands have the following simple syntax:
<dl class="Bl-tag">
  <dt class="It-tag"><b>cmd </b><i>arg1 arg2 ... argn</i><b>
    &lt;newline&gt;</b><i></i></dt>
  <dd class="It-tag"></dd>
</dl>
<div class="Pp"></div>
where <b>cmd</b> specifies the command to be performed and the <i>argi</i> are
  arguments to that command. The arguments are separated by spaces (or tabs) and
  the command is terminated by a <b>&lt;newline&gt;.</b>
<div class="Pp"></div>
If <b>cmd</b> is not one of the built-in commands documented below, IRSIM
  appends &quot;.cmd&quot; to the command name and tries to open that file as a
  command file (see &quot; <b>@</b>&quot; command). Thus the command
  &quot;foo&quot; has the same effect as &quot; <b>@</b> foo.cmd&quot;.
<div class="Pp"></div>
Notation:
<div style="height: 1.00em;">&#x00A0;</div>
<dl class="Bl-tag">
  <dt class="It-tag"><b>...</b></dt>
  <dd class="It-tag">indicates zero or more repetitions</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>[ ]</b></dt>
  <dd class="It-tag">enclosed arguments are optional</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>node</b></dt>
  <dd class="It-tag">name of node or vector in network</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>wnode</b></dt>
  <dd class="It-tag">name of node or vector in network, can include <b>'*'</b>
      wildcard which matches any sequence of zero or more characters. The pair
      of characters <b>'{'</b> and <b>'}'</b> denote iteration over the limits
      enclosed by it, for example: <b>name{1:10}</b> will expand into <i>name1,
      name2 ... name10.</i> A 3rd optional argument sets the stride, for
      example: <b>name{1:10:2}</b> will expand into <i>name1, name3, ... name7,
      name9.</i></dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>| comment...</b></dt>
  <dd class="It-tag">Lines beginning with vertical bar are treated as comments
      and ignored -- useful for comments or temporarily disabling certain
      commands in a command file.</dd>
</dl>
<div class="Pp"></div>
Most commands take one or more node names as arguments. Whenever a node name is
  acceptible in a command line, one can also use the name of a bit vector. In
  this case, the command will be applied to each node of the vector (the &quot;
  <b>t</b>&quot; and &quot;<b>d</b>&quot; treat vectors specially, see below).
<dl class="Bl-tag">
  <dt class="It-tag"><b>vector </b><i>label node...</i><b></b></dt>
  <dd class="It-tag">Define a bit vector named &quot;label&quot; which includes
      the specified nodes. If you redefine a bit vector, any special attributes
      of the old vector (e.g., being on the display or trace list) are lost.
      Wild cards are not accepted in the list of node names since you would have
      no control over the order in which matching nodes would appear in the
      vector.</dd>
</dl>
<div class="Pp"></div>
The simulator performs most commands silently. To find out what's happened you
  can use one of the following commands to examine the state of the network
  and/or the simulator.
<dl class="Bl-tag">
  <dt class="It-tag"><b>set </b><i>vector value</i><b></b></dt>
  <dd class="It-tag">Assign <i>value</i> to <i>vector.</i> For example, the
      following sequence of commands:</dd>
</dl>
<div style="margin-left: 5.00ex;">
<div style="height: 1.00em;">&#x00A0;</div>
	 <b>vector </b>BUS bit.1 bit.2 bit.3
<div style="height: 0.00em;">&#x00A0;</div>
	 <b>set </b>BUS 01x</div>
<dl class="Bl-tag">
  <dt class="It-tag"></dt>
  <dd class="It-tag">The first command will define <i>BUS</i> to be a vector
      composed of nodes <i>bit.1, bit.2,</i> and <i>bit.3.</i> The second
      command will assign the following values:</dd>
</dl>
<div class="Pp"></div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;">		bit.1 =
  0</div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;">		bit.2 =
  1</div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;">		bit.3 =
  X</div>
<dl class="Bl-tag">
  <dt class="It-tag"></dt>
  <dd class="It-tag">Value can be any sequence of [0,1,h,H,l,L,x,X], and must be
      of the same length as the bit vector itself.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>d </b><i>[wnode]...</i><b></b></dt>
  <dd class="It-tag">Display. Without arguments displays the values all nodes
      and bit vectors currently on the display list (see <b>w</b> command). With
      arguments, only displays the nodes or bit vectors specified. See also the
      &quot;display&quot; command if you wish to have the display list printed
      out automatically at the end of certain simulation commands.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>w </b><i>[-]wnode...</i><b></b></dt>
  <dd class="It-tag">Watch/unwatch one or more nodes. Whenever a
      &quot;<b>d</b>&quot; command is given, each watched node will displayed
      like so:</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"></dt>
  <dd class="It-tag"><b>node1=0 node2=X ...</b></dd>
</dl>
<div class="Pp"></div>
<div style="margin-left: 5.00ex;">To remove a node from the watched list,
  preface its name with a '-'. If <i>wnode</i> is the name of a bit vector, the
  values of the nodes which make up the vector will be displayed as
  follows:</div>
<dl class="Bl-tag">
  <dt class="It-tag"></dt>
  <dd class="It-tag"><b>label=010100</b></dd>
</dl>
<div class="Pp"></div>
<div style="margin-left: 5.00ex;">where the first 0 is the value of first node
  in the list, the first 1 the value of the second node, etc.</div>
<dl class="Bl-tag">
  <dt class="It-tag"><b>assert </b><i>wnode [mask] value</i><b></b></dt>
  <dd class="It-tag">Assert that the boolean value of the node or vector
      <i>wnode</i> is <i>value</i>. If the comparison fails, an error message is
      printed. If <i>mask</i> is given then only those bits corresponding to
      zero bits in <i>mask</i> take part in the comparison, any character other
      than 0 will skip that bit. The format of the error message is the
      following:</dd>
</dl>
<div class="Pp"></div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;">		(tty, 3):
  assertion failed on 'name' 10X10 (1010X)</div>
<dl class="Bl-tag">
  <dt class="It-tag"></dt>
  <dd class="It-tag">Where <i>name</i> is the name of the vector, followed by
      the actual value and the expected value enclosed in parenthesis. If a
      <i>mask</i> is specified, then bits that were not compared are printed as
      '-'.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>until wnode [mask] value count</b></dt>
  <dd class="It-tag">Acts just like the assert command except it requires an
      additional argument &lt;count&gt; which is the max number of clock cycles
      to run. Instead of just testing the current state, like assert, until
      tests for true and if false it runs clock cycles until condition becomes
      true or count runs out.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>ana </b><i>wnode...</i><b></b></dt>
  <dd class="It-tag">This is a shorthand for the <b>analyzer</b> command
      (described below).</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>analyzer </b><i>wnode...</i><b></b></dt>
  <dd class="It-tag">Add the specified node(s)/vector(s) to the analyzer display
      list (see irsim-analyzer(3) for a detailed explanation). If the analyzer
      window does not exist, it will be created. If no arguments are given and
      the analyzer window already exists, nothing happens.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>Xdisplay </b><i>[host:display]</i><b></b></dt>
  <dd class="It-tag">You must be able to connect to an X-server to start the
      analyzer. If you haven't set up the <b>DISPLAY</b> environment variable
      properly, the analyzer command may fail. If this is the case you can use
      the <b>Xdisplay</b> command to set it from within the simulator. With no
      arguments, the name of the current X-server will be printed.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>clear</b></dt>
  <dd class="It-tag">Removes all nodes and vectors from the analyzer window.
      This command is most useful in command scripts for switching between
      different signals being displayed on the analyzer.</dd>
</dl>
<div class="Pp"></div>
&quot; <b>?</b>&quot; and &quot;<b>!</b>&quot; allow the user to go both
  backwards and forwards through the network. This is a useful debugging aid.
<dl class="Bl-tag">
  <dt class="It-tag"><b>? </b><i>wnode...</i><b></b></dt>
  <dd class="It-tag">Prints a synopsis of the named nodes including their
      current values and the state of all transistors that affect the value of
      these nodes. This is the most common way of wandering through the network
      in search of what went wrong.
    <div style="height: 0.00em;">&#x00A0;</div>
    The output from the command <i>? out</i> looks like</dd>
</dl>
<div style="margin-left: 5.00ex;">
<div class="Pp"></div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;">out=0 (vl=0.3
  vh=0.8) (0.100 pf) is computed from:</div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;">n-channel
  phi2=0 out=0 in=0 [1.0e+04, 1.3e+04, 8.7e+03]</div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;">pulled down
  by (a=1 b=1) [1.0e+04, 1.3e+04, 8.8e+03]</div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;">pulled up
  [4.0e+04, 7.4e+04, 4.0e+04]</div>
<div class="Pp"></div>
The first line gives the node's name and current value, its low and high logic
  thresholds, user-specifed low-to-high and high-to-low propagation delays if
  present, and its capacitance if nonzero. Succeeding lines list the transistor
  whose sources or drains connect to this node: the transistor type
  (&quot;pulled down&quot; is an n-channel transistor connected to gnd,
  &quot;pulled up&quot; is a depletion pullup or p-channel transistor connected
  to vdd), the values of the gate, source, and drain nodes, and the modeling
  resistances. Simple chains of transistors with the same implant type are
  collapsed by the <i>-s</i> option into a single transistor with a
  &quot;compound&quot; gate; compound gates appear as a parenthesized list of
  nodes (e.g., the pulldown shown above). The three resistance values -- static,
  dynamic high, dynamic low -- are given in Kilo-ohms.
<div class="Pp"></div>
Finally, any pending events for a node are listed after the electrical
  information.</div>
<dl class="Bl-tag">
  <dt class="It-tag"><b>! </b><i>wnode...</i><b></b></dt>
  <dd class="It-tag">For each node in the argument list, print a list of
      transistors controlled by that node.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>tcap</b></dt>
  <dd class="It-tag">
    <div style="height: 0.00em;">&#x00A0;</div>
    Prints a list of all transistors with their source/drain shorted together or
      whose source/drain are connected to the power supplies. These transistors
      will have no effect on the simulation other than their gate capacitance
      load. Although transistors connected across the power supplies are real
      design errors, the simulator does not complain about them.</dd>
</dl>
<div class="Pp"></div>
Any node can be made an input -- the simulator will not change an input node's
  value until it is released. Usually on specific nodes -- inputs to the circuit
  -- are manipulated using the commands below, but you can fool with a
  subcircuit by forcing values on internal nodes just as easily.
<dl class="Bl-tag">
  <dt class="It-tag"><b>h </b><i>wnode...</i><b></b></dt>
  <dd class="It-tag">Force each node on the argument list to be a high (1)
      input. Overrides previous input commands if necessary.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>l </b><i>wnode...</i><b></b></dt>
  <dd class="It-tag">Like &quot;<b>h</b>&quot; except forces nodes to be a low
      (0) input.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>u </b><i>wnode...</i><b></b></dt>
  <dd class="It-tag">Like &quot;<b>h</b>&quot; except forces nodes to be a
      undefined (X) input.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>x </b><i>wnode...</i><b></b></dt>
  <dd class="It-tag">Removes nodes from whatever input list they happen to be
      on. The next simulation step will determine the correct node value from
      the surrounding circuit. This is the default state of most nodes. Note
      that this does not force nodes to have an &quot;X&quot; value -- it simply
      removes them from the input lists.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>inputs</b></dt>
  <dd class="It-tag">prints the high, low, and undefined input lists.
    <div style="height: 1.00em;">&#x00A0;</div>
    <div style="height: 1.00em;">&#x00A0;</div>
  </dd>
</dl>
<div class="Pp"></div>
It is possible to define a sequence of values for a node, and then cycle the
  circuit as many times as necessary to input each value and simulate the
  network. A similar mechanism is used to define the sequence of values each
  clock node goes through during a single cycle.
<div class="Pp"></div>
Each value is a list of characters (with no intervening blanks) chosen from the
  following:
<div class="Pp"></div>
<div style="margin-left: 5.00ex;">
<dl class="Bl-tag">
  <dt class="It-tag">1, h, H</dt>
  <dd class="It-tag">logic high (1)</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">0, l, L</dt>
  <dd class="It-tag">logic low (0)</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">u, U</dt>
  <dd class="It-tag">undefined (X)</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">x, X</dt>
  <dd class="It-tag">remove node from input lists</dd>
</dl>
</div>
<div class="Pp"></div>
Presumably the length of the character list is the same as the size of the
  node/vector to which it will be assigned. Blanks (spaces and tabs) are used to
  separate values in a sequence. The sequence is used one value at a time, left
  to right. If more values are needed than supplied by the sequence, IRSIM just
  restarts the sequence again.
<dl class="Bl-tag">
  <dt class="It-tag"><b>V </b><i>[node [value...]]</i><b></b></dt>
  <dd class="It-tag">Define a vector of inputs for a node. After each cycle of
      an &quot;R&quot; command, the node is set to the next value specified in
      the sequence.</dd>
</dl>
<div class="Pp"></div>
<div style="margin-left: 5.00ex;">With no arguments, clears all input sequences
  (does not affect clock sequences however). With one argument,
  &quot;node&quot;, clears any input sequences for that node/vector.</div>
<dl class="Bl-tag">
  <dt class="It-tag"><b>clock </b><i>[node [value...]]</i><b></b></dt>
  <dd class="It-tag">Define a phase of the clock. Each cycle, each node
      specified by a clock command must run through its respective values. For
      example,</dd>
</dl>
<div class="Pp"></div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;">		clock phi1
  1 0 0 0</div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;">		clock phi2
  0 0 1 0</div>
<div style="margin-left: 5.00ex;">
<div class="Pp"></div>
defines a simple 4-phase clock using nodes <i>phi1</i> and <i>phi2.</i>
  Alternatively one could have issued the following commands:
<div class="Pp"></div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;">		vector clk
  phi1 phi2</div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;">		clock clk
  10 00 01 00</div>
<div class="Pp"></div>
With no arguments, clears all clock sequences. With one argument,
  &quot;node&quot;, clears any clock sequences for that node/vector.</div>
<div class="Pp"></div>
After input values have been established, their effect can be propagated through
  the network with the following commands. The basic simulated time unit is
  0.1ns; all event times are quantized into basic time units. A simulation step
  continues until <i>stepsize</i> ns. have elapsed, and any events scheduled for
  that interval are processed. It is possible to build circuits which oscillate
  -- if the period of oscillation is zero, the simulation command will not
  return. If this seems to be the case, you can hit <b>&lt;ctrl-C&gt;</b> to
  return to the command interpreter. Note that if you do this while input is
  being taken from a file, the simulator will bring you to the top level
  interpreter, aborting all pending input from any command files.
<div class="Pp"></div>
When using the linear model (see the &quot; <b>model</b>&quot; command)
  transition times are estimated using an RC time constant calculated from the
  surrounding circuit. When using the switch model, transitions are scheduled
  with unit delay. These calculations can be overridden for a node by setting
  its tplh and tphl parameters which will then be used to determine the time for
  a transition.
<dl class="Bl-tag">
  <dt class="It-tag"><b>s </b><i>[n]</i><b></b></dt>
  <dd class="It-tag">Simulation step. Propogates new values for the inputs
      through the network, returns when <i>n</i> (default: <i>stepsize</i>) ns.
      have passed. If <i>n</i> is specified, it will temporarily override the
      <i>stepsize</i> value. Unlike previous versions, this value is NOT
      remembered as the default value for the <i>stepsize</i> parameter. If the
      display mode is &quot;automatic&quot;, the current display list is printed
      out on the completion of this command (see &quot;display&quot;
    command).</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>c </b><i>[n]</i><b></b></dt>
  <dd class="It-tag">Cycle <i>n</i> times (default: 1) through the clock, as
      defined by the &quot; <b>clock</b>&quot; command. Each phase of the clock
      lasts <i>stepsize</i> ns. If the display mode is &quot;
      <i>automatic</i>&quot;, the current display list is printed out on the
      completion of this command (see &quot; <b>display</b>&quot; command).</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>p</b></dt>
  <dd class="It-tag">Step the clock through one phase (or simulation step). For
      example, if the clock is defined as above</dd>
</dl>
<div class="Pp"></div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;">		clock phi1
  1 0 0 0</div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;">		clock phi2
  0 0 1 0</div>
<div style="margin-left: 5.00ex;">
<div class="Pp"></div>
then &quot; <b>p</b>&quot; will set phi1 to 1 and phi2 to 0, and then propagate
  the effects for one simulation step. The next time &quot; <b>p</b>&quot; is
  issued, phi1 and phi2 will both be set to 0, and the effects propagated, and
  so on. If the &quot; <b>c</b>&quot; command is issued after
  &quot;<b>p</b>&quot; has been used, the effect will be to step through the
  next 4 phases from where the &quot; <b>p</b>&quot; command left off.</div>
<dl class="Bl-tag">
  <dt class="It-tag"><b>R </b><i>[n]</i><b></b></dt>
  <dd class="It-tag">Run the simulator through <i>n</i> cycles (see the &quot;
      <b>c</b>&quot; command). If <i>n</i> is not present make the run as long
      as the longest sequence. If display mode is automatic (see &quot;
      <b>display</b>&quot; command) the display is printed at the end of each
      cycle. Each &quot; <b>R</b>&quot; command starts over at the beginning of
      the sequence defined for each node.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>back </b><i>time</i><b></b></dt>
  <dd class="It-tag">Move back to the specified time. This command restores
      circuit state as of <i>time</i>, effectively undoing any changes in
      between. Note that you can not move past any previously flushed out
      history (see <b>flush</b> command below) as the history mechanism is used
      to restore the network state. This command can be useful to undo a mistake
      in the input vectors or to re-simulate the circuit with a different debug
      level.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>path </b><i>wnode...</i><b></b></dt>
  <dd class="It-tag">display critical path(s) for last transition of the
      specified node(s). The critical path transistions are reported using the
      following format:</dd>
</dl>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;">		<i>node</i><b>
  -&gt; </b> <i>value</i><b> @ </b><i>time</i><b>
  (</b><i>delta</i><b>)</b><i></i></div>
<dl class="Bl-tag">
  <dt class="It-tag"></dt>
  <dd class="It-tag">where <i>node</i> is the name of the node, <i>value</i> is
      the value to which the node transitioned, <i>time</i> is the time at which
      the transistion occurred, and <i>delta</i> is the delay through the node
      since the last transition. For example:</dd>
</dl>
<div class="Pp"></div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;">		critical
  path for last transition of Hit_v1:</div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;">			phi1-&gt;
  1 @ 2900.0ns , node was an input</div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;">			PC_driver-&gt;
  0 @ 2900.4ns (0.4ns)</div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;">			PC_b_q1-&gt;
  1 @ 2904.0ns (3.6ns)</div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;">			tagDone_b_v1-&gt;
  0 @ 2912.8ns (8.8ns)</div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;">			tagDone1_v1-&gt;
  1 @ 2915.3ns (2.5ns)</div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;">			tagDone1_b_v1-&gt;
  0 @ 2916.0ns (0.7ns)</div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;">			tagDone_v1-&gt;
  1 @ 2918.4ns (2.4ns)</div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;">			tagCmp_b_v1-&gt;
  0 @ 2922.1ns (3.7ns)</div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;">			tagCmp_v1-&gt;
  1 @ 2923.0ns (0.9ns)</div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;">			Vbit_b_v1-&gt;
  0 @ 2923.2ns (0.2ns)</div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;">			Hit_v1-&gt;
  1 @ 2923.5ns (0.3ns)</div>
<dl class="Bl-tag">
  <dt class="It-tag"><b>activity </b><i>from_time [to_time]</i><b></b></dt>
  <dd class="It-tag">print histogram showing amount of circuit activity in the
      specified time inteval. Actually only shows number of nodes which had
      their most recent transition in the interval.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>changes </b><i>from_time [to_time]</i><b></b></dt>
  <dd class="It-tag">print list of nodes which last changed value in the
      specified time interval.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>printp</b></dt>
  <dd class="It-tag">print list of all pending events sorted in time. The node
      associated with each event and the scheduled time is printed.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>printx</b></dt>
  <dd class="It-tag">print a list of all nodes with undefined (X) values.</dd>
</dl>
<div class="Pp"></div>
Using the trace command, it is possible to get more detail about what's
  happening to a particular node. Much of what is said below is described in
  much more detail in &quot;Logic-level Simulation for VLSI Circuits&quot; by
  Chris Terman, available from Kluwer Academic Press. When a node is traced, the
  simulator reports each change in the node's value:
<dl class="Bl-tag">
  <dt class="It-tag"></dt>
  <dd class="It-tag">	[event #100] node out.1: 0 -&gt; 1 @ 407.6ns</dd>
</dl>
<div class="Pp"></div>
The event index is incremented for each event that is processed. The transition
  is reported as
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;">	<i>old
  value</i> <b> -&gt; </b><i>new value</i><b> @ </b><i>report
  time</i><b></b></div>
<div class="Pp"></div>
Note that since the time the event is processed may differ from the event's
  report time, the report time for successive events may not be strictly
  increasing.
<div class="Pp"></div>
Depending on the debug level (see the &quot; <b>debug</b>&quot; command) each
  calculation of a traced node's value is reported:
<div class="Pp"></div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;">	[event #99]
  node clk: 0 -&gt; 1 @ 400.2ns</div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;">	final_value(
  Load ) V=[0.00, 0.04] =&gt; 0</div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;">	..compute_tau(
  Load )</div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;">	{Rmin=2.2K
  Rdom=2.2K Rmax=2.2K} {Ca=0.06 Cd=0.17}</div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;">	tauA=0.1
  tauD=0.4 ns</div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;">	[event #99:
  clk-&gt;1] transition for Load: 1 -&gt; 0 (tau=0.5ns, delay=0.6ns)</div>
<div class="Pp"></div>
In this example, a calculation for node <i>Load</i> is reported. The calculation
  was caused by event 99 in which node clk went to 1. When using the linear
  model (as in this example) the report shows
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;">	<i>current
  value</i> <b> -&gt; </b><i>final value</i><b></b></div>
<div class="Pp"></div>
The second line displays information regarding the final value (or dc) analysis
  for node &quot;Load&quot;; the minimun and maximum voltages as well as the
  final logical value (0 in this case).
<div class="Pp"></div>
The next three lines display timing analysis information used to estimate the
  delays. The meaning of the variables displayed can be found Chu's thesis:
  &quot;Improved Models for Switch-Level Simulation&quot;.
<div class="Pp"></div>
When the <i>final value</i> is reported as &quot;D&quot;, the node is not
  connected to an input and may be scheduled to decay from its current value to
  X at some later time (see the &quot; <b>decay</b><i>&quot; command).</i>
<div class="Pp"></div>
&quot;tau&quot; is the calculated transition time constant, &quot;delta&quot; is
  when any consequences of the event will be computed; the difference in the two
  times is how IRSIM accounts for the shape of the transition waveform on
  subsequent stages (see reference given above for more details). The middle
  lines of the report indicate the Thevenin and capacitance parameters of the
  surrounding networks, i.e., the parameters on which the transition
  calculations are based.
<dl class="Bl-tag">
  <dt class="It-tag"><b>debug </b><i>[ev dc tau taup tw
    spk][off][all]</i><b></b></dt>
  <dd class="It-tag">Set debugging level. Useful for debugging simulator and/or
      circuit at various levels of the computation. The meaning of the various
      debug levels is as follows:</dd>
</dl>
<div style="margin-left: 5.00ex;">
<dl class="Bl-tag">
  <dt class="It-tag"><b>ev</b></dt>
  <dd class="It-tag">display event enqueueing and dequeueing.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>dc</b></dt>
  <dd class="It-tag">display dc calculation information.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>tau</b></dt>
  <dd class="It-tag">display time constant (timing) calculation.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>taup</b></dt>
  <dd class="It-tag">display second time constant (timing) calculation.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>tw</b></dt>
  <dd class="It-tag">display network parameters for each stage of the tree walk,
      this applies to <b>dc, tau</b>, and <b>taup</b>. This level of debugging
      detail is usually needed only when debugging the simulator.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>spk</b></dt>
  <dd class="It-tag">displays spike analysis information.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>all</b></dt>
  <dd class="It-tag">This is a shorthand for specifying all of the above.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>off</b></dt>
  <dd class="It-tag">This turns off all debugging information.</dd>
</dl>
</div>
<dl class="Bl-tag">
  <dt class="It-tag"></dt>
  <dd class="It-tag">If a debug switch is on then during a simulation step, each
      time a watched node is encounted in some event, that fact is indicated to
      the user along with some event info. If a node keeps appearing in this
      prinout, chances are that its value is oscillating. Vice versa, if your
      circuit never settles (ie., it oscillates) , you can use the &quot;
      <b>debug</b>&quot; and &quot; <b>t</b>&quot; commands to find the node(s)
      that are causing the problem.
    <div style="height: 1.00em;">&#x00A0;</div>
    Without any arguments, the debug command prints the current debug
    level.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>t </b><i>[-]wnode...</i><b></b></dt>
  <dd class="It-tag">set trace flag for node. Enables the various printouts
      described above. Prefacing the node name with '-' clear its trace flag. If
      &quot;wnode&quot; is the name of a vector, whenever any node of that
      vector changes value, the current time and the values of all traced
      vectors is printed. This feature is useful for watching the relative
      arrival times of values at nodes in an output vector.</dd>
</dl>
<div class="Pp"></div>
System interface commands:
<dl class="Bl-tag">
  <dt class="It-tag"><b>&gt; </b><i>filename</i><b></b></dt>
  <dd class="It-tag">Write current state of each node into specified file.
      Useful for making a breakpoint in your simulation run. Only stores values
      so isn't really useful to &quot;dump&quot; a run for later use, i.e., the
      current input lists, pending events, etc. are NOT saved in the state
    file.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>&lt; </b><i>filename</i><b></b></dt>
  <dd class="It-tag">Read from specified file, reinitializing the value of each
      node as directed. Note that network must already exist and be identical to
      the network used to create the dump file with the &quot;&gt;&quot;
      command. These state saving commands are really provided so that
      complicated initializing sequences need only be simulated once.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>&lt;&lt; </b><i>filename</i><b></b></dt>
  <dd class="It-tag">Same as &quot;<b>&lt;</b>&quot; command, except that this
      command will restore the <i>input</i> status of the nodes as well. It does
      not, however, restore pending events.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>dumph </b><i>[filename]</i><b></b></dt>
  <dd class="It-tag">Write the history of the simulation to the specified file,
      that is; all transistions since time = 0. The resulting file is a
      machine-independent binary file, and contains all the required information
      to continue simulation at the time the dump takes place. If the filename
      isn't specified, it will be constructed by taking the name of the sim_file
      (from the command line) and appending &quot;.hist&quot; to it.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>readh </b><i>filename</i><b></b></dt>
  <dd class="It-tag">Read the specified history-dump file into the current
      network. This command will restore the state of the circuit to that of the
      dump file, overwriting the current state.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>flush </b><i>[time]</i><b></b></dt>
  <dd class="It-tag">If memory consumption due to history maintanance becomes
      prohibitive, this command can be used to free the memory consumed by the
      history up to the time specified. With no arguments, all history up to the
      current point in the simulation is freed. Flushing out the history may
      invalidate an incremental simulation and the portions flushed will no
      longer appear in the analyzer window.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>setpath </b><i>[path...]</i><b></b></dt>
  <dd class="It-tag">Set the search-path for command files. <i>Path</i> should
      be a sequence of directories to be searched for &quot;.cmd&quot; files,
      &quot;.&quot; meaning the current directory. For eaxmple:</dd>
</dl>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;">	<b>setpath
  </b>. /usr/me/rsim/cmds /cad/lib/cmds</div>
<dl class="Bl-tag">
  <dt class="It-tag"></dt>
  <dd class="It-tag">With no arguments, it will print the current search-path.
      Initially this is just &quot;.&quot;.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>print </b><i>text...</i><b></b></dt>
  <dd class="It-tag">Simply prints the text on the user's console. Useful for
      keeping user posted of progress through a long command file.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>logfile </b><i>[filename]</i><b></b></dt>
  <dd class="It-tag">Create a logfile with the specified name, closing current
      log file if any; if no argument, just close current logfile. All output
      which appears on user's console will also be placed in the logfile. Output
      to the logfile is cleverly formatted so that logfiles themselves can serve
      as command files.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>setlog </b><i>[filename | off]</i><b></b></dt>
  <dd class="It-tag">Record all net changes, as well as resulting error
      messages, to the specified file (see &quot; <b>update</b>&quot; command).
      Net changes are always appended to the log-file, preceding each sequence
      of changes by the current date. If the argument is <i>off</i> then
      net-changes will not be logged. With no arguments, the name of the current
      log-file is printed.
    <div style="height: 1.00em;">&#x00A0;</div>
    The default is to always record net changes; if no filename is specified
      (using the &quot; <b>setlog</b>&quot; command) the default filename
      <i>irsim_changes.log</i> will be used. The log-files are formatted so that
      log-files may themselves be used as net-change files.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>wnet </b><i>[filename]</i><b></b></dt>
  <dd class="It-tag">Write the current network to the specified file. If the
      filename isn't specified, it will be constructed by taking the name of the
      sim_file (from the command line) and appending &quot;.inet&quot; to it.
      The resulting file can be used in a future simulation run, as if it were a
      sim file. The file produced is a machine independent binary file, which is
      typically about 1/3 the size of the sim file and about 8 times faster to
      load.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>time </b><i>[command]</i><b></b></dt>
  <dd class="It-tag">With no argument, a summary of time used by the simulator
      is printed. If arguments are given the specified command is timed and a
      time summary is printed when the command completes. The format of the time
      summary is <i>U</i><b>u </b><i>S</i><b>s </b><i>E P</i><b>%</b><i>
      M</i><b>, where:</b></dd>
</dl>
<div class="Pp"></div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;">	<i>U</i>
  =&gt; User time in seconds</div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;">	<i>S</i>
  =&gt; System time in seconds</div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;">	<i>E</i>
  =&gt; Elapsed time, minutes:seconds</div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;">	<i>P</i>
  =&gt; Percentage of CPU time (((U + S)/E) * 100)</div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;">	<i>M</i>
  =&gt; Median text, data, and stack size use</div>
<dl class="Bl-tag">
  <dt class="It-tag"><b>q</b></dt>
  <dd class="It-tag">
    <div style="height: 0.00em;">&#x00A0;</div>
    Terminate current input stream. If this is typed at top level, the simulator
      will exit back to the system; otherwise, input reverts to the previous
      input stream.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>exit </b><i>[n]</i><b></b></dt>
  <dd class="It-tag">Exit to system, <i>n</i> is the reported status (default:
      0).</dd>
</dl>
<div class="Pp"></div>
Simulator parameters are set with the following commands. With no arguments,
  each of the commands simply prints the current value of the parameter.
<dl class="Bl-tag">
  <dt class="It-tag"><b>decay </b><i>[n]</i><b></b></dt>
  <dd class="It-tag">Set decay parameter to <i>n</i> ns. (default: 0). If
      non-zero, it tells the number of ns. it takes for charge on a node to
      decay to X. A value of 0 implies no decay at all. You cannot specify this
      parameters separately for each node, but this turns out not to be a
      problem. See &quot; <b>report</b>&quot; command.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>display </b><i>[-][cmdfile][automatic]</i><b></b></dt>
  <dd class="It-tag">set/reset the display modes, which are</dd>
</dl>
<div style="margin-left: 5.00ex;">
<dl class="Bl-tag">
  <dt class="It-tag"><b>cmdfile</b></dt>
  <dd class="It-tag">commands executed from command files are displayed to user
      before executing. The default is <i>cmdfile = OFF.</i></dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>automatic</b></dt>
  <dd class="It-tag">print out current display list (see &quot;<b>d</b>&quot;
      command) after completion of &quot; <b>s</b>&quot; or &quot;<b>c</b>&quot;
      command. The default is <i>automatic = ON.</i></dd>
</dl>
</div>
<dl class="Bl-tag">
  <dt class="It-tag"></dt>
  <dd class="It-tag">Prefacing the previous commands with a &quot;-&quot; turns
      off that display option.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>model </b><i>[name]</i><b></b></dt>
  <dd class="It-tag">Set simulation model to one of the following:</dd>
</dl>
<div style="margin-left: 5.00ex;">
<dl class="Bl-tag">
  <dt class="It-tag"><b>switch</b></dt>
  <dd class="It-tag">Model transistors as voltage controlled switches. This
      model uses interval logic levels, without accounting for transistor
      resistances, so circuits with fighting transistors may not be accuratelly
      modelled. Delays may not reflect the <i>true</i> speed of the circuit as
      well.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>linear</b></dt>
  <dd class="It-tag">Model transistors as a resistor in series with a voltage
      controlled switch. This model uses a single-time-constant computed from
      the resulting RC network and uses a two-time-constant model to analyze
      charge sharing and spikes.</dd>
</dl>
</div>
<dl class="Bl-tag">
  <dt class="It-tag"></dt>
  <dd class="It-tag">The default is the <b>linear</b> model. You can change the
      simulation model at any time -- even with events pending -- as only new
      calculations are affected. Without arguments, this command prints the
      current model name.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>report </b><i>[level]</i><b></b></dt>
  <dd class="It-tag">When level is nonzero, report all nodes which are set to X
      because of charge decay, regardless on whether they are being traced.
      Setting level to zero disables reporting, but not the decay itself (see
      &quot; <b>decay</b>&quot; command).</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>stepsize </b><i>[n]</i><b></b></dt>
  <dd class="It-tag">Specify duration of simulation step or clock phase. <i>n is
      specified</i> in ns. (nanoseconds). Floating point numbers with up to 1
      digit past the decimal point are allowed. Further decimals are trucated
      (i.e. 10.299 == 10.2).</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>unitdelay </b><i>[n]</i><b></b></dt>
  <dd class="It-tag">When nonzero, force all transitions to take <i>n</i> ns.
      Setting the parameter to zero disables this feature. The resolution is the
      same as for the &quot; <b>stepsize</b>&quot; command.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>stats</b></dt>
  <dd class="It-tag">Print event statitistics, as follows:</dd>
</dl>
<div class="Pp"></div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;">		changes =
  26077</div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;">		punts (cns)
  = 208 (34)</div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;">		punts =
  0.79%, cons_punted = 16.35%</div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;">		nevents =
  28012; evaluations = 27972</div>
<dl class="Bl-tag">
  <dt class="It-tag"></dt>
  <dd class="It-tag">Where <i>changes</i> is the total number of transistions
      recorded, <i>punts</i> is the number of punted events, <i>(cns)</i> is the
      number of consecutive punted events (a punted event that punted another
      event). The penultimate line shows the percentage of punted events with
      respect to the total number of events, and the percentage of consecutive
      punted events with respect to the number of punted events. The last line
      shows the total number of events (nevents) and the number of net
      evaluations.</dd>
</dl>
<div class="Pp"></div>
Incremental simulation commands:
<div class="Pp"></div>
<b>Irsim</b> supports incremental changes to the network and resimulation of the
  resulting network. This is done incrementally so that only the nodes affected
  by the changes, either directly or indirectly, are re-evaluated.
<div style="height: 1.00em;">&#x00A0;</div>
<dl class="Bl-tag">
  <dt class="It-tag"><b>update </b><i>filename</i><b></b></dt>
  <dd class="It-tag">Read net-change tokens from the specified file. The
      following net-change commands are available:
    <div style="height: 1.00em;">&#x00A0;</div>
  </dd>
</dl>
<div style="margin-left: 5.00ex;">
<dl class="Bl-tag">
  <dt class="It-tag"><b>a</b>dd</dt>
  <dd class="It-tag">type gate source drain length width [area]</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>d</b>elete</dt>
  <dd class="It-tag">type gate source drain length width [area]</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>m</b>ove</dt>
  <dd class="It-tag">type gate source drain length width [area] g s d</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>c</b>ap</dt>
  <dd class="It-tag">node value</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>N</b></dt>
  <dd class="It-tag">node metal-area poly-area diff-area diff-perim</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>M</b></dt>
  <dd class="It-tag">node M2A M2P MA MP PA PP DA DP PDA PDP</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>t</b>hresh</dt>
  <dd class="It-tag">node low high</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>D</b>elay</dt>
  <dd class="It-tag">node tplh tphl</dd>
</dl>
</div>
<dl class="Bl-tag">
  <dt class="It-tag"></dt>
  <dd class="It-tag">For a detailed dscription of this file see netchange(5).
      Note that this is an experimental interface and is likely to change in the
      future.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"></dt>
  <dd class="It-tag">Note that this command doesn't resimulate the circuit so
      that it may leave the network in an inconsistent state. Usually this
      command will be followed by an <b>isim</b> command (see below), if that is
      not the case then it's up to the user to initilize the state of the
      circuit. This command exists only for historical reasons and will probably
      disappear in the future. It's use is discouraged.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>isim </b><i>[filename]</i><b></b></dt>
  <dd class="It-tag">Read net-change tokens from the specified file (see
      netchange(5)) and incrementally resimulate the circuit up to the current
      simulation time (not supported yet).</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>ires </b><i>n</i><b></b></dt>
  <dd class="It-tag">The incremental algorithm keeps track of nodes deviating
      from their past behavior as recorded in the network history. During
      resimulation, a node is considered to deviate from its history if it's new
      state is found to be different within <i>n</i> ns of its previous state.
      This command allows for changing the incremental resolution. With no
      arguments, it will print the current resolution. The default resolution is
      0 ns.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>powlogfile </b><i>[filename]</i><b></b></dt>
  <dd class="It-tag">Opens <i>filename</i> for writting nodal transition
      reports. The format of the report is the same you get when you trace a
      node normaly. With no arguments powlogfile just closes the opened logfile
      and prints out a power dissipation summary. Nodal transitions in inputs
      are <b>not</b> included in the transition count.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>powtrace </b><i>[[-]node...]</i><b></b></dt>
  <dd class="It-tag">The syntax of this command is the same as the normal
      <b>t</b> (trace) command. If you want to trace and report power
      dissipation for all the nodes just use powtrace *. Use powtrace
      <b>-node</b> if you want to exclude some nodes.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>powstep</b></dt>
  <dd class="It-tag">Toggles whether dynamic power estimation is displayed after
      each timestep. The ynamic power displayed will only be for the nodes that
      have been selected using the <b>powtrace</b> command.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>vsupply </b><i>voltage</i><b></b></dt>
  <dd class="It-tag">Sets the <b>V</b> variable for use in the
      <b>P=CV^2/(2t)</b> expression where <b>C</b> is capacitance switched, and
      <b>t</b> is the timestep. The default value for vsupply is 5.0 Volts.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>sumcap</b></dt>
  <dd class="It-tag">Gives a sum of <b>all</b> nodal capcitances, <b>not</b>
      just those selected with the <b>powtrace</b> command.
    <div style="height: 1.00em;">&#x00A0;</div>
    <div style="height: 1.00em;">&#x00A0;</div>
    <div style="height: 1.00em;">&#x00A0;</div>
    <div style="height: 1.00em;">&#x00A0;</div>
  </dd>
</dl>
<h1 class="Sh" title="Sh" id="SEE_ALSO"><a class="selflink" href="#SEE_ALSO">SEE
  ALSO</a></h1>
presim(1) (now obsolete)
<div style="height: 0.00em;">&#x00A0;</div>
rsim(1)
<div style="height: 0.00em;">&#x00A0;</div>
irsim-analyzer(3)
<div style="height: 0.00em;">&#x00A0;</div>
sim(5)
<div style="height: 0.00em;">&#x00A0;</div>
netchange(5)</div>
<table class="foot">
  <tr>
    <td class="foot-date"></td>
    <td class="foot-os">3rd Berkeley Distribution</td>
  </tr>
</table>
</body>
</html>
