\hypertarget{group__MPU__Peripheral__Access__Layer}{}\section{M\+PU Peripheral Access Layer}
\label{group__MPU__Peripheral__Access__Layer}\index{M\+P\+U Peripheral Access Layer@{M\+P\+U Peripheral Access Layer}}
\subsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\hyperlink{group__MPU__Register__Accessor__Macros}{M\+P\+U -\/ Register accessor macros}
\item 
\hyperlink{group__MPU__Register__Masks}{M\+P\+U Register Masks}
\end{DoxyCompactItemize}
\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{structMPU__Type}{M\+P\+U\+\_\+\+Type}
\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group__MPU__Peripheral__Access__Layer_gaa0805ccd2bc4e42d63adb0618d2af571}{M\+P\+U\+\_\+\+B\+A\+SE}~(0x4000\+D000u)
\item 
\#define \hyperlink{group__MPU__Peripheral__Access__Layer_gaad8182e72fe5037a6ba1eb65a1554e0b}{M\+PU}~((\hyperlink{structMPU__Type}{M\+P\+U\+\_\+\+Type} $\ast$)\hyperlink{group__MPU__Peripheral__Access__Layer_gaa0805ccd2bc4e42d63adb0618d2af571}{M\+P\+U\+\_\+\+B\+A\+SE})
\item 
\#define {\bfseries M\+P\+U\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}~(\hyperlink{group__MPU__Peripheral__Access__Layer_gaad8182e72fe5037a6ba1eb65a1554e0b}{M\+PU})\hypertarget{group__MPU__Peripheral__Access__Layer_gae2d60f80178d84225d77e5f0214d1f1d}{}\label{group__MPU__Peripheral__Access__Layer_gae2d60f80178d84225d77e5f0214d1f1d}

\item 
\#define \hyperlink{group__MPU__Peripheral__Access__Layer_ga05c682e671650e23a7103fb69e46ce86}{M\+P\+U\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS}~\{ \hyperlink{group__MPU__Peripheral__Access__Layer_gaa0805ccd2bc4e42d63adb0618d2af571}{M\+P\+U\+\_\+\+B\+A\+SE} \}
\item 
\#define \hyperlink{group__MPU__Peripheral__Access__Layer_ga78460c4504e0b1effc8715d3fdb92f25}{M\+P\+U\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}~\{ \hyperlink{group__MPU__Peripheral__Access__Layer_gaad8182e72fe5037a6ba1eb65a1554e0b}{M\+PU} \}
\item 
\#define \hyperlink{group__MPU__Peripheral__Access__Layer_gaa0805ccd2bc4e42d63adb0618d2af571}{M\+P\+U\+\_\+\+B\+A\+SE}~(0x4000\+D000u)
\item 
\#define \hyperlink{group__MPU__Peripheral__Access__Layer_gaad8182e72fe5037a6ba1eb65a1554e0b}{M\+PU}~((\hyperlink{structMPU__Type}{M\+P\+U\+\_\+\+Type} $\ast$)\hyperlink{group__MPU__Peripheral__Access__Layer_gaa0805ccd2bc4e42d63adb0618d2af571}{M\+P\+U\+\_\+\+B\+A\+SE})
\item 
\#define {\bfseries M\+P\+U\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}~(\hyperlink{group__MPU__Peripheral__Access__Layer_gaad8182e72fe5037a6ba1eb65a1554e0b}{M\+PU})\hypertarget{group__MPU__Peripheral__Access__Layer_gae2d60f80178d84225d77e5f0214d1f1d}{}\label{group__MPU__Peripheral__Access__Layer_gae2d60f80178d84225d77e5f0214d1f1d}

\item 
\#define \hyperlink{group__MPU__Peripheral__Access__Layer_ga05c682e671650e23a7103fb69e46ce86}{M\+P\+U\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS}~\{ \hyperlink{group__MPU__Peripheral__Access__Layer_gaa0805ccd2bc4e42d63adb0618d2af571}{M\+P\+U\+\_\+\+B\+A\+SE} \}
\item 
\#define \hyperlink{group__MPU__Peripheral__Access__Layer_ga78460c4504e0b1effc8715d3fdb92f25}{M\+P\+U\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}~\{ \hyperlink{group__MPU__Peripheral__Access__Layer_gaad8182e72fe5037a6ba1eb65a1554e0b}{M\+PU} \}
\end{DoxyCompactItemize}
\subsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef struct \hyperlink{structMPU__Type}{M\+P\+U\+\_\+\+Type} $\ast$ {\bfseries M\+P\+U\+\_\+\+Mem\+Map\+Ptr}\hypertarget{group__MPU__Peripheral__Access__Layer_gae30dba501b3da4beef962e366777d2e0}{}\label{group__MPU__Peripheral__Access__Layer_gae30dba501b3da4beef962e366777d2e0}

\item 
typedef struct \hyperlink{structMPU__Type}{M\+P\+U\+\_\+\+Type} $\ast$ {\bfseries M\+P\+U\+\_\+\+Mem\+Map\+Ptr}\hypertarget{group__MPU__Peripheral__Access__Layer_gae30dba501b3da4beef962e366777d2e0}{}\label{group__MPU__Peripheral__Access__Layer_gae30dba501b3da4beef962e366777d2e0}

\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\index{M\+P\+U Peripheral Access Layer@{M\+P\+U Peripheral Access Layer}!M\+PU@{M\+PU}}
\index{M\+PU@{M\+PU}!M\+P\+U Peripheral Access Layer@{M\+P\+U Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{M\+PU}{MPU}}]{\setlength{\rightskip}{0pt plus 5cm}\#define M\+PU~(({\bf M\+P\+U\+\_\+\+Type} $\ast$){\bf M\+P\+U\+\_\+\+B\+A\+SE})}\hypertarget{group__MPU__Peripheral__Access__Layer_gaad8182e72fe5037a6ba1eb65a1554e0b}{}\label{group__MPU__Peripheral__Access__Layer_gaad8182e72fe5037a6ba1eb65a1554e0b}
Peripheral M\+PU base pointer \index{M\+P\+U Peripheral Access Layer@{M\+P\+U Peripheral Access Layer}!M\+PU@{M\+PU}}
\index{M\+PU@{M\+PU}!M\+P\+U Peripheral Access Layer@{M\+P\+U Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{M\+PU}{MPU}}]{\setlength{\rightskip}{0pt plus 5cm}\#define M\+PU~(({\bf M\+P\+U\+\_\+\+Type} $\ast$){\bf M\+P\+U\+\_\+\+B\+A\+SE})}\hypertarget{group__MPU__Peripheral__Access__Layer_gaad8182e72fe5037a6ba1eb65a1554e0b}{}\label{group__MPU__Peripheral__Access__Layer_gaad8182e72fe5037a6ba1eb65a1554e0b}
Peripheral M\+PU base pointer \index{M\+P\+U Peripheral Access Layer@{M\+P\+U Peripheral Access Layer}!M\+P\+U\+\_\+\+B\+A\+SE@{M\+P\+U\+\_\+\+B\+A\+SE}}
\index{M\+P\+U\+\_\+\+B\+A\+SE@{M\+P\+U\+\_\+\+B\+A\+SE}!M\+P\+U Peripheral Access Layer@{M\+P\+U Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{M\+P\+U\+\_\+\+B\+A\+SE}{MPU_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define M\+P\+U\+\_\+\+B\+A\+SE~(0x4000\+D000u)}\hypertarget{group__MPU__Peripheral__Access__Layer_gaa0805ccd2bc4e42d63adb0618d2af571}{}\label{group__MPU__Peripheral__Access__Layer_gaa0805ccd2bc4e42d63adb0618d2af571}
Peripheral M\+PU base address \index{M\+P\+U Peripheral Access Layer@{M\+P\+U Peripheral Access Layer}!M\+P\+U\+\_\+\+B\+A\+SE@{M\+P\+U\+\_\+\+B\+A\+SE}}
\index{M\+P\+U\+\_\+\+B\+A\+SE@{M\+P\+U\+\_\+\+B\+A\+SE}!M\+P\+U Peripheral Access Layer@{M\+P\+U Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{M\+P\+U\+\_\+\+B\+A\+SE}{MPU_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define M\+P\+U\+\_\+\+B\+A\+SE~(0x4000\+D000u)}\hypertarget{group__MPU__Peripheral__Access__Layer_gaa0805ccd2bc4e42d63adb0618d2af571}{}\label{group__MPU__Peripheral__Access__Layer_gaa0805ccd2bc4e42d63adb0618d2af571}
Peripheral M\+PU base address \index{M\+P\+U Peripheral Access Layer@{M\+P\+U Peripheral Access Layer}!M\+P\+U\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS@{M\+P\+U\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS}}
\index{M\+P\+U\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS@{M\+P\+U\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS}!M\+P\+U Peripheral Access Layer@{M\+P\+U Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{M\+P\+U\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS}{MPU_BASE_ADDRS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define M\+P\+U\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS~\{ {\bf M\+P\+U\+\_\+\+B\+A\+SE} \}}\hypertarget{group__MPU__Peripheral__Access__Layer_ga05c682e671650e23a7103fb69e46ce86}{}\label{group__MPU__Peripheral__Access__Layer_ga05c682e671650e23a7103fb69e46ce86}
Array initializer of M\+PU peripheral base addresses \index{M\+P\+U Peripheral Access Layer@{M\+P\+U Peripheral Access Layer}!M\+P\+U\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS@{M\+P\+U\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS}}
\index{M\+P\+U\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS@{M\+P\+U\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS}!M\+P\+U Peripheral Access Layer@{M\+P\+U Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{M\+P\+U\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS}{MPU_BASE_ADDRS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define M\+P\+U\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS~\{ {\bf M\+P\+U\+\_\+\+B\+A\+SE} \}}\hypertarget{group__MPU__Peripheral__Access__Layer_ga05c682e671650e23a7103fb69e46ce86}{}\label{group__MPU__Peripheral__Access__Layer_ga05c682e671650e23a7103fb69e46ce86}
Array initializer of M\+PU peripheral base addresses \index{M\+P\+U Peripheral Access Layer@{M\+P\+U Peripheral Access Layer}!M\+P\+U\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS@{M\+P\+U\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}}
\index{M\+P\+U\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS@{M\+P\+U\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}!M\+P\+U Peripheral Access Layer@{M\+P\+U Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{M\+P\+U\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}{MPU_BASE_PTRS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define M\+P\+U\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS~\{ {\bf M\+PU} \}}\hypertarget{group__MPU__Peripheral__Access__Layer_ga78460c4504e0b1effc8715d3fdb92f25}{}\label{group__MPU__Peripheral__Access__Layer_ga78460c4504e0b1effc8715d3fdb92f25}
Array initializer of M\+PU peripheral base pointers \index{M\+P\+U Peripheral Access Layer@{M\+P\+U Peripheral Access Layer}!M\+P\+U\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS@{M\+P\+U\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}}
\index{M\+P\+U\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS@{M\+P\+U\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}!M\+P\+U Peripheral Access Layer@{M\+P\+U Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{M\+P\+U\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}{MPU_BASE_PTRS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define M\+P\+U\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS~\{ {\bf M\+PU} \}}\hypertarget{group__MPU__Peripheral__Access__Layer_ga78460c4504e0b1effc8715d3fdb92f25}{}\label{group__MPU__Peripheral__Access__Layer_ga78460c4504e0b1effc8715d3fdb92f25}
Array initializer of M\+PU peripheral base pointers 