
*** Running vivado
    with args -log design_1_Registers_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_Registers_0_0.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_Registers_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Ex5_CPU/CPU/xilinx.com_user_ALU_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Ex5_CPU/CPU/xilinx.com_user_ALU_control_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Ex5_CPU/CPU/xilinx.com_user_PC_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Ex5_CPU/CPU/xilinx.com_user_Registers_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Ex5_CPU/CPU/xilinx.com_user_control_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Ex5_CPU/CPU/xilinx.com_user_instruction_memory_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado18.3/Vivado/2018.3/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 349.719 ; gain = 30.934
Command: synth_design -top design_1_Registers_0_0 -part xc7a35tftg256-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13028 
WARNING: [Synth 8-2611] redeclaration of ansi port ReadData1 is not allowed [d:/Ex5_CPU/CPU/project_1.srcs/sources_1/bd/design_1/ipshared/6521/CPU_1/CPU_1.srcs/sources_1/new/Registers.v:34]
WARNING: [Synth 8-2611] redeclaration of ansi port ReadData2 is not allowed [d:/Ex5_CPU/CPU/project_1.srcs/sources_1/bd/design_1/ipshared/6521/CPU_1/CPU_1.srcs/sources_1/new/Registers.v:35]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 478.199 ; gain = 111.762
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_Registers_0_0' [d:/Ex5_CPU/CPU/project_1.srcs/sources_1/bd/design_1/ip/design_1_Registers_0_0/synth/design_1_Registers_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'Registers' [d:/Ex5_CPU/CPU/project_1.srcs/sources_1/bd/design_1/ipshared/6521/CPU_1/CPU_1.srcs/sources_1/new/Registers.v:23]
WARNING: [Synth 8-324] index 5 out of range [d:/Ex5_CPU/CPU/project_1.srcs/sources_1/bd/design_1/ipshared/6521/CPU_1/CPU_1.srcs/sources_1/new/Registers.v:48]
WARNING: [Synth 8-324] index 5 out of range [d:/Ex5_CPU/CPU/project_1.srcs/sources_1/bd/design_1/ipshared/6521/CPU_1/CPU_1.srcs/sources_1/new/Registers.v:49]
WARNING: [Synth 8-324] index 6 out of range [d:/Ex5_CPU/CPU/project_1.srcs/sources_1/bd/design_1/ipshared/6521/CPU_1/CPU_1.srcs/sources_1/new/Registers.v:48]
WARNING: [Synth 8-324] index 6 out of range [d:/Ex5_CPU/CPU/project_1.srcs/sources_1/bd/design_1/ipshared/6521/CPU_1/CPU_1.srcs/sources_1/new/Registers.v:49]
WARNING: [Synth 8-324] index 7 out of range [d:/Ex5_CPU/CPU/project_1.srcs/sources_1/bd/design_1/ipshared/6521/CPU_1/CPU_1.srcs/sources_1/new/Registers.v:48]
WARNING: [Synth 8-324] index 7 out of range [d:/Ex5_CPU/CPU/project_1.srcs/sources_1/bd/design_1/ipshared/6521/CPU_1/CPU_1.srcs/sources_1/new/Registers.v:49]
WARNING: [Synth 8-324] index 8 out of range [d:/Ex5_CPU/CPU/project_1.srcs/sources_1/bd/design_1/ipshared/6521/CPU_1/CPU_1.srcs/sources_1/new/Registers.v:48]
WARNING: [Synth 8-324] index 8 out of range [d:/Ex5_CPU/CPU/project_1.srcs/sources_1/bd/design_1/ipshared/6521/CPU_1/CPU_1.srcs/sources_1/new/Registers.v:49]
WARNING: [Synth 8-324] index 9 out of range [d:/Ex5_CPU/CPU/project_1.srcs/sources_1/bd/design_1/ipshared/6521/CPU_1/CPU_1.srcs/sources_1/new/Registers.v:48]
WARNING: [Synth 8-324] index 9 out of range [d:/Ex5_CPU/CPU/project_1.srcs/sources_1/bd/design_1/ipshared/6521/CPU_1/CPU_1.srcs/sources_1/new/Registers.v:49]
WARNING: [Synth 8-324] index 10 out of range [d:/Ex5_CPU/CPU/project_1.srcs/sources_1/bd/design_1/ipshared/6521/CPU_1/CPU_1.srcs/sources_1/new/Registers.v:48]
WARNING: [Synth 8-324] index 10 out of range [d:/Ex5_CPU/CPU/project_1.srcs/sources_1/bd/design_1/ipshared/6521/CPU_1/CPU_1.srcs/sources_1/new/Registers.v:49]
WARNING: [Synth 8-324] index 11 out of range [d:/Ex5_CPU/CPU/project_1.srcs/sources_1/bd/design_1/ipshared/6521/CPU_1/CPU_1.srcs/sources_1/new/Registers.v:48]
WARNING: [Synth 8-324] index 11 out of range [d:/Ex5_CPU/CPU/project_1.srcs/sources_1/bd/design_1/ipshared/6521/CPU_1/CPU_1.srcs/sources_1/new/Registers.v:49]
WARNING: [Synth 8-324] index 12 out of range [d:/Ex5_CPU/CPU/project_1.srcs/sources_1/bd/design_1/ipshared/6521/CPU_1/CPU_1.srcs/sources_1/new/Registers.v:48]
WARNING: [Synth 8-324] index 12 out of range [d:/Ex5_CPU/CPU/project_1.srcs/sources_1/bd/design_1/ipshared/6521/CPU_1/CPU_1.srcs/sources_1/new/Registers.v:49]
WARNING: [Synth 8-324] index 13 out of range [d:/Ex5_CPU/CPU/project_1.srcs/sources_1/bd/design_1/ipshared/6521/CPU_1/CPU_1.srcs/sources_1/new/Registers.v:48]
WARNING: [Synth 8-324] index 13 out of range [d:/Ex5_CPU/CPU/project_1.srcs/sources_1/bd/design_1/ipshared/6521/CPU_1/CPU_1.srcs/sources_1/new/Registers.v:49]
WARNING: [Synth 8-324] index 14 out of range [d:/Ex5_CPU/CPU/project_1.srcs/sources_1/bd/design_1/ipshared/6521/CPU_1/CPU_1.srcs/sources_1/new/Registers.v:48]
WARNING: [Synth 8-324] index 14 out of range [d:/Ex5_CPU/CPU/project_1.srcs/sources_1/bd/design_1/ipshared/6521/CPU_1/CPU_1.srcs/sources_1/new/Registers.v:49]
WARNING: [Synth 8-324] index 15 out of range [d:/Ex5_CPU/CPU/project_1.srcs/sources_1/bd/design_1/ipshared/6521/CPU_1/CPU_1.srcs/sources_1/new/Registers.v:48]
WARNING: [Synth 8-324] index 15 out of range [d:/Ex5_CPU/CPU/project_1.srcs/sources_1/bd/design_1/ipshared/6521/CPU_1/CPU_1.srcs/sources_1/new/Registers.v:49]
WARNING: [Synth 8-324] index 16 out of range [d:/Ex5_CPU/CPU/project_1.srcs/sources_1/bd/design_1/ipshared/6521/CPU_1/CPU_1.srcs/sources_1/new/Registers.v:48]
WARNING: [Synth 8-324] index 16 out of range [d:/Ex5_CPU/CPU/project_1.srcs/sources_1/bd/design_1/ipshared/6521/CPU_1/CPU_1.srcs/sources_1/new/Registers.v:49]
WARNING: [Synth 8-324] index 17 out of range [d:/Ex5_CPU/CPU/project_1.srcs/sources_1/bd/design_1/ipshared/6521/CPU_1/CPU_1.srcs/sources_1/new/Registers.v:48]
WARNING: [Synth 8-324] index 17 out of range [d:/Ex5_CPU/CPU/project_1.srcs/sources_1/bd/design_1/ipshared/6521/CPU_1/CPU_1.srcs/sources_1/new/Registers.v:49]
WARNING: [Synth 8-324] index 18 out of range [d:/Ex5_CPU/CPU/project_1.srcs/sources_1/bd/design_1/ipshared/6521/CPU_1/CPU_1.srcs/sources_1/new/Registers.v:48]
WARNING: [Synth 8-324] index 18 out of range [d:/Ex5_CPU/CPU/project_1.srcs/sources_1/bd/design_1/ipshared/6521/CPU_1/CPU_1.srcs/sources_1/new/Registers.v:49]
WARNING: [Synth 8-324] index 19 out of range [d:/Ex5_CPU/CPU/project_1.srcs/sources_1/bd/design_1/ipshared/6521/CPU_1/CPU_1.srcs/sources_1/new/Registers.v:48]
WARNING: [Synth 8-324] index 19 out of range [d:/Ex5_CPU/CPU/project_1.srcs/sources_1/bd/design_1/ipshared/6521/CPU_1/CPU_1.srcs/sources_1/new/Registers.v:49]
WARNING: [Synth 8-324] index 20 out of range [d:/Ex5_CPU/CPU/project_1.srcs/sources_1/bd/design_1/ipshared/6521/CPU_1/CPU_1.srcs/sources_1/new/Registers.v:48]
WARNING: [Synth 8-324] index 20 out of range [d:/Ex5_CPU/CPU/project_1.srcs/sources_1/bd/design_1/ipshared/6521/CPU_1/CPU_1.srcs/sources_1/new/Registers.v:49]
WARNING: [Synth 8-324] index 21 out of range [d:/Ex5_CPU/CPU/project_1.srcs/sources_1/bd/design_1/ipshared/6521/CPU_1/CPU_1.srcs/sources_1/new/Registers.v:48]
WARNING: [Synth 8-324] index 21 out of range [d:/Ex5_CPU/CPU/project_1.srcs/sources_1/bd/design_1/ipshared/6521/CPU_1/CPU_1.srcs/sources_1/new/Registers.v:49]
WARNING: [Synth 8-324] index 22 out of range [d:/Ex5_CPU/CPU/project_1.srcs/sources_1/bd/design_1/ipshared/6521/CPU_1/CPU_1.srcs/sources_1/new/Registers.v:48]
WARNING: [Synth 8-324] index 22 out of range [d:/Ex5_CPU/CPU/project_1.srcs/sources_1/bd/design_1/ipshared/6521/CPU_1/CPU_1.srcs/sources_1/new/Registers.v:49]
WARNING: [Synth 8-324] index 23 out of range [d:/Ex5_CPU/CPU/project_1.srcs/sources_1/bd/design_1/ipshared/6521/CPU_1/CPU_1.srcs/sources_1/new/Registers.v:48]
WARNING: [Synth 8-324] index 23 out of range [d:/Ex5_CPU/CPU/project_1.srcs/sources_1/bd/design_1/ipshared/6521/CPU_1/CPU_1.srcs/sources_1/new/Registers.v:49]
WARNING: [Synth 8-324] index 24 out of range [d:/Ex5_CPU/CPU/project_1.srcs/sources_1/bd/design_1/ipshared/6521/CPU_1/CPU_1.srcs/sources_1/new/Registers.v:48]
WARNING: [Synth 8-324] index 24 out of range [d:/Ex5_CPU/CPU/project_1.srcs/sources_1/bd/design_1/ipshared/6521/CPU_1/CPU_1.srcs/sources_1/new/Registers.v:49]
WARNING: [Synth 8-324] index 25 out of range [d:/Ex5_CPU/CPU/project_1.srcs/sources_1/bd/design_1/ipshared/6521/CPU_1/CPU_1.srcs/sources_1/new/Registers.v:48]
WARNING: [Synth 8-324] index 25 out of range [d:/Ex5_CPU/CPU/project_1.srcs/sources_1/bd/design_1/ipshared/6521/CPU_1/CPU_1.srcs/sources_1/new/Registers.v:49]
WARNING: [Synth 8-324] index 26 out of range [d:/Ex5_CPU/CPU/project_1.srcs/sources_1/bd/design_1/ipshared/6521/CPU_1/CPU_1.srcs/sources_1/new/Registers.v:48]
WARNING: [Synth 8-324] index 26 out of range [d:/Ex5_CPU/CPU/project_1.srcs/sources_1/bd/design_1/ipshared/6521/CPU_1/CPU_1.srcs/sources_1/new/Registers.v:49]
WARNING: [Synth 8-324] index 27 out of range [d:/Ex5_CPU/CPU/project_1.srcs/sources_1/bd/design_1/ipshared/6521/CPU_1/CPU_1.srcs/sources_1/new/Registers.v:48]
WARNING: [Synth 8-324] index 27 out of range [d:/Ex5_CPU/CPU/project_1.srcs/sources_1/bd/design_1/ipshared/6521/CPU_1/CPU_1.srcs/sources_1/new/Registers.v:49]
WARNING: [Synth 8-324] index 28 out of range [d:/Ex5_CPU/CPU/project_1.srcs/sources_1/bd/design_1/ipshared/6521/CPU_1/CPU_1.srcs/sources_1/new/Registers.v:48]
WARNING: [Synth 8-324] index 28 out of range [d:/Ex5_CPU/CPU/project_1.srcs/sources_1/bd/design_1/ipshared/6521/CPU_1/CPU_1.srcs/sources_1/new/Registers.v:49]
WARNING: [Synth 8-324] index 29 out of range [d:/Ex5_CPU/CPU/project_1.srcs/sources_1/bd/design_1/ipshared/6521/CPU_1/CPU_1.srcs/sources_1/new/Registers.v:48]
WARNING: [Synth 8-324] index 29 out of range [d:/Ex5_CPU/CPU/project_1.srcs/sources_1/bd/design_1/ipshared/6521/CPU_1/CPU_1.srcs/sources_1/new/Registers.v:49]
WARNING: [Synth 8-324] index 30 out of range [d:/Ex5_CPU/CPU/project_1.srcs/sources_1/bd/design_1/ipshared/6521/CPU_1/CPU_1.srcs/sources_1/new/Registers.v:48]
WARNING: [Synth 8-324] index 30 out of range [d:/Ex5_CPU/CPU/project_1.srcs/sources_1/bd/design_1/ipshared/6521/CPU_1/CPU_1.srcs/sources_1/new/Registers.v:49]
WARNING: [Synth 8-324] index 31 out of range [d:/Ex5_CPU/CPU/project_1.srcs/sources_1/bd/design_1/ipshared/6521/CPU_1/CPU_1.srcs/sources_1/new/Registers.v:48]
WARNING: [Synth 8-324] index 31 out of range [d:/Ex5_CPU/CPU/project_1.srcs/sources_1/bd/design_1/ipshared/6521/CPU_1/CPU_1.srcs/sources_1/new/Registers.v:49]
WARNING: [Synth 8-324] index 32 out of range [d:/Ex5_CPU/CPU/project_1.srcs/sources_1/bd/design_1/ipshared/6521/CPU_1/CPU_1.srcs/sources_1/new/Registers.v:48]
WARNING: [Synth 8-324] index 32 out of range [d:/Ex5_CPU/CPU/project_1.srcs/sources_1/bd/design_1/ipshared/6521/CPU_1/CPU_1.srcs/sources_1/new/Registers.v:49]
WARNING: [Synth 8-6014] Unused sequential element mem2_reg[4] was removed.  [d:/Ex5_CPU/CPU/project_1.srcs/sources_1/bd/design_1/ipshared/6521/CPU_1/CPU_1.srcs/sources_1/new/Registers.v:49]
WARNING: [Synth 8-6014] Unused sequential element mem2_reg[3] was removed.  [d:/Ex5_CPU/CPU/project_1.srcs/sources_1/bd/design_1/ipshared/6521/CPU_1/CPU_1.srcs/sources_1/new/Registers.v:49]
WARNING: [Synth 8-6014] Unused sequential element mem2_reg[2] was removed.  [d:/Ex5_CPU/CPU/project_1.srcs/sources_1/bd/design_1/ipshared/6521/CPU_1/CPU_1.srcs/sources_1/new/Registers.v:49]
WARNING: [Synth 8-6014] Unused sequential element mem2_reg[1] was removed.  [d:/Ex5_CPU/CPU/project_1.srcs/sources_1/bd/design_1/ipshared/6521/CPU_1/CPU_1.srcs/sources_1/new/Registers.v:49]
WARNING: [Synth 8-6014] Unused sequential element mem2_reg[0] was removed.  [d:/Ex5_CPU/CPU/project_1.srcs/sources_1/bd/design_1/ipshared/6521/CPU_1/CPU_1.srcs/sources_1/new/Registers.v:49]
WARNING: [Synth 8-6014] Unused sequential element WR_reg was removed.  [d:/Ex5_CPU/CPU/project_1.srcs/sources_1/bd/design_1/ipshared/6521/CPU_1/CPU_1.srcs/sources_1/new/Registers.v:55]
WARNING: [Synth 8-6014] Unused sequential element mem3_reg was removed. 
WARNING: [Synth 8-3848] Net mem1[0] in module/entity Registers does not have driver. [d:/Ex5_CPU/CPU/project_1.srcs/sources_1/bd/design_1/ipshared/6521/CPU_1/CPU_1.srcs/sources_1/new/Registers.v:37]
INFO: [Synth 8-6155] done synthesizing module 'Registers' (1#1) [d:/Ex5_CPU/CPU/project_1.srcs/sources_1/bd/design_1/ipshared/6521/CPU_1/CPU_1.srcs/sources_1/new/Registers.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_Registers_0_0' (2#1) [d:/Ex5_CPU/CPU/project_1.srcs/sources_1/bd/design_1/ip/design_1_Registers_0_0/synth/design_1_Registers_0_0.v:58]
WARNING: [Synth 8-3331] design Registers has unconnected port ReadRegister1[4]
WARNING: [Synth 8-3331] design Registers has unconnected port ReadRegister1[3]
WARNING: [Synth 8-3331] design Registers has unconnected port ReadRegister2[4]
WARNING: [Synth 8-3331] design Registers has unconnected port ReadRegister2[3]
WARNING: [Synth 8-3331] design Registers has unconnected port WriteRegister[4]
WARNING: [Synth 8-3331] design Registers has unconnected port WriteRegister[3]
WARNING: [Synth 8-3331] design Registers has unconnected port WriteRegister[2]
WARNING: [Synth 8-3331] design Registers has unconnected port WriteRegister[1]
WARNING: [Synth 8-3331] design Registers has unconnected port WriteRegister[0]
WARNING: [Synth 8-3331] design Registers has unconnected port WriteData[7]
WARNING: [Synth 8-3331] design Registers has unconnected port WriteData[6]
WARNING: [Synth 8-3331] design Registers has unconnected port WriteData[5]
WARNING: [Synth 8-3331] design Registers has unconnected port WriteData[4]
WARNING: [Synth 8-3331] design Registers has unconnected port WriteData[3]
WARNING: [Synth 8-3331] design Registers has unconnected port WriteData[2]
WARNING: [Synth 8-3331] design Registers has unconnected port WriteData[1]
WARNING: [Synth 8-3331] design Registers has unconnected port WriteData[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 510.691 ; gain = 144.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 510.691 ; gain = 144.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
INFO: [Device 21-403] Loading part xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 510.691 ; gain = 144.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 510.691 ; gain = 144.254
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Registers 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design design_1_Registers_0_0 has unconnected port ReadRegister1[4]
WARNING: [Synth 8-3331] design design_1_Registers_0_0 has unconnected port ReadRegister1[3]
WARNING: [Synth 8-3331] design design_1_Registers_0_0 has unconnected port ReadRegister2[4]
WARNING: [Synth 8-3331] design design_1_Registers_0_0 has unconnected port ReadRegister2[3]
WARNING: [Synth 8-3331] design design_1_Registers_0_0 has unconnected port WriteRegister[4]
WARNING: [Synth 8-3331] design design_1_Registers_0_0 has unconnected port WriteRegister[3]
WARNING: [Synth 8-3331] design design_1_Registers_0_0 has unconnected port WriteRegister[2]
WARNING: [Synth 8-3331] design design_1_Registers_0_0 has unconnected port WriteRegister[1]
WARNING: [Synth 8-3331] design design_1_Registers_0_0 has unconnected port WriteRegister[0]
WARNING: [Synth 8-3331] design design_1_Registers_0_0 has unconnected port WriteData[7]
WARNING: [Synth 8-3331] design design_1_Registers_0_0 has unconnected port WriteData[6]
WARNING: [Synth 8-3331] design design_1_Registers_0_0 has unconnected port WriteData[5]
WARNING: [Synth 8-3331] design design_1_Registers_0_0 has unconnected port WriteData[4]
WARNING: [Synth 8-3331] design design_1_Registers_0_0 has unconnected port WriteData[3]
WARNING: [Synth 8-3331] design design_1_Registers_0_0 has unconnected port WriteData[2]
WARNING: [Synth 8-3331] design design_1_Registers_0_0 has unconnected port WriteData[1]
WARNING: [Synth 8-3331] design design_1_Registers_0_0 has unconnected port WriteData[0]
INFO: [Synth 8-3886] merging instance 'inst/mem1_reg[4][0]' (FDRE) to 'inst/mem1_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'inst/mem1_reg[3][0]' (FDSE) to 'inst/mem1_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'inst/mem1_reg[2][0]' (FDRE) to 'inst/mem1_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'inst/mem1_reg[1][0]' (FDSE) to 'inst/mem1_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'inst/mem1_reg[4][1]' (FDRE) to 'inst/mem1_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'inst/mem1_reg[3][1]' (FDSE) to 'inst/mem1_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'inst/mem1_reg[2][1]' (FDSE) to 'inst/mem1_reg[4][2]'
INFO: [Synth 8-3886] merging instance 'inst/mem1_reg[1][1]' (FDRE) to 'inst/mem1_reg[2][2]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inst/mem1_reg[4][2] )
INFO: [Synth 8-3886] merging instance 'inst/mem1_reg[3][2]' (FDRE) to 'inst/mem1_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'inst/mem1_reg[2][2]' (FDRE) to 'inst/mem1_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'inst/mem1_reg[1][2]' (FDRE) to 'inst/mem1_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'inst/mem1_reg[4][3]' (FDRE) to 'inst/mem1_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'inst/mem1_reg[3][3]' (FDRE) to 'inst/mem1_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'inst/mem1_reg[2][3]' (FDRE) to 'inst/mem1_reg[2][4]'
INFO: [Synth 8-3886] merging instance 'inst/mem1_reg[1][3]' (FDRE) to 'inst/mem1_reg[2][4]'
INFO: [Synth 8-3886] merging instance 'inst/mem1_reg[4][4]' (FDRE) to 'inst/mem1_reg[2][4]'
INFO: [Synth 8-3886] merging instance 'inst/mem1_reg[3][4]' (FDRE) to 'inst/mem1_reg[2][4]'
INFO: [Synth 8-3886] merging instance 'inst/mem1_reg[2][4]' (FDRE) to 'inst/mem1_reg[2][5]'
INFO: [Synth 8-3886] merging instance 'inst/mem1_reg[1][4]' (FDRE) to 'inst/mem1_reg[2][5]'
INFO: [Synth 8-3886] merging instance 'inst/mem1_reg[4][5]' (FDRE) to 'inst/mem1_reg[2][5]'
INFO: [Synth 8-3886] merging instance 'inst/mem1_reg[3][5]' (FDRE) to 'inst/mem1_reg[2][5]'
INFO: [Synth 8-3886] merging instance 'inst/mem1_reg[2][5]' (FDRE) to 'inst/mem1_reg[2][6]'
INFO: [Synth 8-3886] merging instance 'inst/mem1_reg[1][5]' (FDRE) to 'inst/mem1_reg[2][6]'
INFO: [Synth 8-3886] merging instance 'inst/mem1_reg[4][6]' (FDRE) to 'inst/mem1_reg[2][6]'
INFO: [Synth 8-3886] merging instance 'inst/mem1_reg[3][6]' (FDRE) to 'inst/mem1_reg[2][6]'
INFO: [Synth 8-3886] merging instance 'inst/mem1_reg[2][6]' (FDRE) to 'inst/mem1_reg[2][7]'
INFO: [Synth 8-3886] merging instance 'inst/mem1_reg[1][6]' (FDRE) to 'inst/mem1_reg[2][7]'
INFO: [Synth 8-3886] merging instance 'inst/mem1_reg[4][7]' (FDRE) to 'inst/mem1_reg[2][7]'
INFO: [Synth 8-3886] merging instance 'inst/mem1_reg[3][7]' (FDRE) to 'inst/mem1_reg[2][7]'
INFO: [Synth 8-3886] merging instance 'inst/mem1_reg[2][7]' (FDRE) to 'inst/mem1_reg[1][7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/mem1_reg[1][7] )
INFO: [Synth 8-3886] merging instance 'inst/ReadData2_reg[3]' (FDE) to 'inst/ReadData2_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/ReadData2_reg[4]' (FDE) to 'inst/ReadData2_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/ReadData2_reg[5]' (FDE) to 'inst/ReadData2_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/ReadData2_reg[6]' (FDE) to 'inst/ReadData2_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/ReadData2_reg[7] )
INFO: [Synth 8-3886] merging instance 'inst/ReadData1_reg[3]' (FDE) to 'inst/ReadData1_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/ReadData1_reg[4]' (FDE) to 'inst/ReadData1_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/ReadData1_reg[5]' (FDE) to 'inst/ReadData1_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/ReadData1_reg[6]' (FDE) to 'inst/ReadData1_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/ReadData1_reg[7] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 646.211 ; gain = 279.773
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 646.211 ; gain = 279.773
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 646.211 ; gain = 279.773
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 646.211 ; gain = 279.773
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 646.211 ; gain = 279.773
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 646.211 ; gain = 279.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 646.211 ; gain = 279.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 646.211 ; gain = 279.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 646.211 ; gain = 279.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT3 |     1|
|2     |LUT4 |     3|
|3     |LUT5 |     2|
|4     |FDRE |     6|
+------+-----+------+

Report Instance Areas: 
+------+---------+----------+------+
|      |Instance |Module    |Cells |
+------+---------+----------+------+
|1     |top      |          |    12|
|2     |  inst   |Registers |    12|
+------+---------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 646.211 ; gain = 279.773
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 100 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 646.211 ; gain = 279.773
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 646.211 ; gain = 279.773
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 758.059 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
61 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 758.059 ; gain = 403.133
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 758.059 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint 'D:/Ex5_CPU/CPU/project_1.runs/design_1_Registers_0_0_synth_1/design_1_Registers_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1225.555 ; gain = 467.496
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_Registers_0_0, cache-ID = fa68ac0983844af8
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1229.574 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Ex5_CPU/CPU/project_1.runs/design_1_Registers_0_0_synth_1/design_1_Registers_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_Registers_0_0_utilization_synth.rpt -pb design_1_Registers_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Aug 31 17:25:59 2020...
