

================================================================
== Vitis HLS Report for 'kp_502_7'
================================================================
* Date:           Thu Mar 21 22:15:02 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        kp_502_7
* Solution:       sol2_6 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-sbv484-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +------+---------+----------+------------+
    | Clock|  Target | Estimated| Uncertainty|
    +------+---------+----------+------------+
    |clk   |  6.00 ns|  4.938 ns|     1.00 ns|
    +------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       64|       64|  0.384 us|  0.384 us|   65|   65|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------+--------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                               |                    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |            Instance           |       Module       |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-------------------------------+--------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_sqrt_fixed_32_32_s_fu_772  |sqrt_fixed_32_32_s  |       10|       10|  60.000 ns|  60.000 ns|    1|    1|      yes|
        |grp_sqrt_fixed_32_32_s_fu_777  |sqrt_fixed_32_32_s  |       10|       10|  60.000 ns|  60.000 ns|    1|    1|      yes|
        |grp_sqrt_fixed_32_32_s_fu_782  |sqrt_fixed_32_32_s  |       10|       10|  60.000 ns|  60.000 ns|    1|    1|      yes|
        |grp_sqrt_fixed_32_32_s_fu_787  |sqrt_fixed_32_32_s  |       10|       10|  60.000 ns|  60.000 ns|    1|    1|      yes|
        |grp_sqrt_fixed_32_32_s_fu_792  |sqrt_fixed_32_32_s  |       10|       10|  60.000 ns|  60.000 ns|    1|    1|      yes|
        |grp_sqrt_fixed_32_32_s_fu_797  |sqrt_fixed_32_32_s  |       10|       10|  60.000 ns|  60.000 ns|    1|    1|      yes|
        |grp_sqrt_fixed_32_32_s_fu_802  |sqrt_fixed_32_32_s  |       10|       10|  60.000 ns|  60.000 ns|    1|    1|      yes|
        |grp_sqrt_fixed_32_32_s_fu_807  |sqrt_fixed_32_32_s  |       10|       10|  60.000 ns|  60.000 ns|    1|    1|      yes|
        +-------------------------------+--------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop    |       62|       62|        56|          1|          1|     8|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|    1266|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|   48|   45608|   39672|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|      36|    -|
|Register         |        -|    -|    3897|     544|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|   48|   49505|   41518|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      730|  740|  269200|  134600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    6|      18|      30|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------+------------------------+---------+----+------+------+-----+
    |            Instance           |         Module         | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------------+------------------------+---------+----+------+------+-----+
    |mul_32s_32s_32_3_1_U2          |mul_32s_32s_32_3_1      |        0|   3|   166|    49|    0|
    |mul_32s_32s_32_3_1_U3          |mul_32s_32s_32_3_1      |        0|   3|   166|    49|    0|
    |mul_32s_32s_32_3_1_U4          |mul_32s_32s_32_3_1      |        0|   3|   166|    49|    0|
    |mul_32s_32s_32_3_1_U5          |mul_32s_32s_32_3_1      |        0|   3|   166|    49|    0|
    |mul_32s_32s_32_3_1_U6          |mul_32s_32s_32_3_1      |        0|   3|   166|    49|    0|
    |mul_32s_32s_32_3_1_U7          |mul_32s_32s_32_3_1      |        0|   3|   166|    49|    0|
    |mul_32s_32s_32_3_1_U8          |mul_32s_32s_32_3_1      |        0|   3|   166|    49|    0|
    |mul_32s_32s_32_3_1_U9          |mul_32s_32s_32_3_1      |        0|   3|   166|    49|    0|
    |mul_32s_32s_32_3_1_U10         |mul_32s_32s_32_3_1      |        0|   3|   166|    49|    0|
    |mul_32s_32s_32_3_1_U11         |mul_32s_32s_32_3_1      |        0|   3|   166|    49|    0|
    |mul_32s_32s_32_3_1_U12         |mul_32s_32s_32_3_1      |        0|   3|   166|    49|    0|
    |mul_32s_32s_32_3_1_U13         |mul_32s_32s_32_3_1      |        0|   3|   166|    49|    0|
    |mul_32s_32s_32_3_1_U14         |mul_32s_32s_32_3_1      |        0|   3|   166|    49|    0|
    |mul_32s_32s_32_3_1_U15         |mul_32s_32s_32_3_1      |        0|   3|   166|    49|    0|
    |mul_32s_32s_32_3_1_U16         |mul_32s_32s_32_3_1      |        0|   3|   166|    49|    0|
    |mul_32s_32s_32_3_1_U17         |mul_32s_32s_32_3_1      |        0|   3|   166|    49|    0|
    |sdiv_32ns_32ns_32_36_1_U18     |sdiv_32ns_32ns_32_36_1  |        0|   0|  2283|  1738|    0|
    |sdiv_32ns_32ns_32_36_1_U19     |sdiv_32ns_32ns_32_36_1  |        0|   0|  2283|  1738|    0|
    |sdiv_32ns_32ns_32_36_1_U20     |sdiv_32ns_32ns_32_36_1  |        0|   0|  2283|  1738|    0|
    |sdiv_32ns_32ns_32_36_1_U21     |sdiv_32ns_32ns_32_36_1  |        0|   0|  2283|  1738|    0|
    |sdiv_32ns_32ns_32_36_1_U22     |sdiv_32ns_32ns_32_36_1  |        0|   0|  2283|  1738|    0|
    |sdiv_32ns_32ns_32_36_1_U23     |sdiv_32ns_32ns_32_36_1  |        0|   0|  2283|  1738|    0|
    |sdiv_32ns_32ns_32_36_1_U24     |sdiv_32ns_32ns_32_36_1  |        0|   0|  2283|  1738|    0|
    |sdiv_32ns_32ns_32_36_1_U25     |sdiv_32ns_32ns_32_36_1  |        0|   0|  2283|  1738|    0|
    |sdiv_32ns_32ns_32_36_1_U26     |sdiv_32ns_32ns_32_36_1  |        0|   0|  2283|  1738|    0|
    |sdiv_32ns_32ns_32_36_1_U27     |sdiv_32ns_32ns_32_36_1  |        0|   0|  2283|  1738|    0|
    |sdiv_32ns_32ns_32_36_1_U28     |sdiv_32ns_32ns_32_36_1  |        0|   0|  2283|  1738|    0|
    |sdiv_32ns_32ns_32_36_1_U29     |sdiv_32ns_32ns_32_36_1  |        0|   0|  2283|  1738|    0|
    |sdiv_32ns_32ns_32_36_1_U30     |sdiv_32ns_32ns_32_36_1  |        0|   0|  2283|  1738|    0|
    |sdiv_32ns_32ns_32_36_1_U31     |sdiv_32ns_32ns_32_36_1  |        0|   0|  2283|  1738|    0|
    |sdiv_32ns_32ns_32_36_1_U32     |sdiv_32ns_32ns_32_36_1  |        0|   0|  2283|  1738|    0|
    |sdiv_32ns_32ns_32_36_1_U33     |sdiv_32ns_32ns_32_36_1  |        0|   0|  2283|  1738|    0|
    |grp_sqrt_fixed_32_32_s_fu_772  |sqrt_fixed_32_32_s      |        0|   0|   803|  1385|    0|
    |grp_sqrt_fixed_32_32_s_fu_777  |sqrt_fixed_32_32_s      |        0|   0|   803|  1385|    0|
    |grp_sqrt_fixed_32_32_s_fu_782  |sqrt_fixed_32_32_s      |        0|   0|   803|  1385|    0|
    |grp_sqrt_fixed_32_32_s_fu_787  |sqrt_fixed_32_32_s      |        0|   0|   803|  1385|    0|
    |grp_sqrt_fixed_32_32_s_fu_792  |sqrt_fixed_32_32_s      |        0|   0|   803|  1385|    0|
    |grp_sqrt_fixed_32_32_s_fu_797  |sqrt_fixed_32_32_s      |        0|   0|   803|  1385|    0|
    |grp_sqrt_fixed_32_32_s_fu_802  |sqrt_fixed_32_32_s      |        0|   0|   803|  1385|    0|
    |grp_sqrt_fixed_32_32_s_fu_807  |sqrt_fixed_32_32_s      |        0|   0|   803|  1385|    0|
    +-------------------------------+------------------------+---------+----+------+------+-----+
    |Total                          |                        |        0|  48| 45608| 39672|    0|
    +-------------------------------+------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln19_1_fu_1045_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln19_2_fu_1058_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln19_3_fu_1071_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln19_4_fu_1084_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln19_5_fu_1097_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln19_6_fu_1110_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln19_7_fu_1123_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln19_fu_1032_p2    |         +|   0|  0|  39|          32|          32|
    |add_ln8_fu_866_p2      |         +|   0|  0|  14|           7|           4|
    |D_0_d0                 |         -|   0|  0|  39|          32|          32|
    |D_1_d0                 |         -|   0|  0|  39|          32|          32|
    |D_2_d0                 |         -|   0|  0|  39|          32|          32|
    |D_3_d0                 |         -|   0|  0|  39|          32|          32|
    |D_4_d0                 |         -|   0|  0|  39|          32|          32|
    |D_5_d0                 |         -|   0|  0|  39|          32|          32|
    |D_6_d0                 |         -|   0|  0|  39|          32|          32|
    |D_7_d0                 |         -|   0|  0|  39|          32|          32|
    |X1_0_d0                |         -|   0|  0|  39|           1|          32|
    |X1_1_d0                |         -|   0|  0|  39|           1|          32|
    |X1_2_d0                |         -|   0|  0|  39|           1|          32|
    |X1_3_d0                |         -|   0|  0|  39|           1|          32|
    |X1_4_d0                |         -|   0|  0|  39|           1|          32|
    |X1_5_d0                |         -|   0|  0|  39|           1|          32|
    |X1_6_d0                |         -|   0|  0|  39|           1|          32|
    |X1_7_d0                |         -|   0|  0|  39|           1|          32|
    |sub_ln20_1_fu_1050_p2  |         -|   0|  0|  39|          32|          32|
    |sub_ln20_2_fu_1063_p2  |         -|   0|  0|  39|          32|          32|
    |sub_ln20_3_fu_1076_p2  |         -|   0|  0|  39|          32|          32|
    |sub_ln20_4_fu_1089_p2  |         -|   0|  0|  39|          32|          32|
    |sub_ln20_5_fu_1102_p2  |         -|   0|  0|  39|          32|          32|
    |sub_ln20_6_fu_1115_p2  |         -|   0|  0|  39|          32|          32|
    |sub_ln20_7_fu_1128_p2  |         -|   0|  0|  39|          32|          32|
    |sub_ln20_fu_1037_p2    |         -|   0|  0|  39|          32|          32|
    |ap_condition_2227      |       and|   0|  0|   2|           1|           1|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|1266|         785|        1031|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|    7|         14|
    |i_fu_144                 |   9|          2|    7|         14|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   16|         32|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |C_0_load_reg_1474                  |  32|   0|   32|          0|
    |C_1_load_reg_1493                  |  32|   0|   32|          0|
    |C_2_load_reg_1512                  |  32|   0|   32|          0|
    |C_3_load_reg_1531                  |  32|   0|   32|          0|
    |C_4_load_reg_1550                  |  32|   0|   32|          0|
    |C_5_load_reg_1569                  |  32|   0|   32|          0|
    |C_6_load_reg_1588                  |  32|   0|   32|          0|
    |C_7_load_reg_1607                  |  32|   0|   32|          0|
    |add_ln19_1_reg_1782                |  32|   0|   32|          0|
    |add_ln19_2_reg_1792                |  32|   0|   32|          0|
    |add_ln19_3_reg_1802                |  32|   0|   32|          0|
    |add_ln19_4_reg_1812                |  32|   0|   32|          0|
    |add_ln19_5_reg_1822                |  32|   0|   32|          0|
    |add_ln19_6_reg_1832                |  32|   0|   32|          0|
    |add_ln19_7_reg_1842                |  32|   0|   32|          0|
    |add_ln19_reg_1772                  |  32|   0|   32|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter38           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter39           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter40           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter41           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter42           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter43           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter44           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter45           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter46           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter47           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter48           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter49           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter50           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter51           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter52           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter53           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter54           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter55           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter25_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter26_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter27_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter28_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter29_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter30_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter31_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter32_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter33_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter34_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter35_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter36_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter37_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter38_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter39_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter40_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter41_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter42_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter43_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter44_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter45_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter46_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter47_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter48_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter49_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter50_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter51_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter52_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter53_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter54_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |i_fu_144                           |   7|   0|    7|          0|
    |mul_ln13_10_reg_1662               |  32|   0|   32|          0|
    |mul_ln13_11_reg_1667               |  32|   0|   32|          0|
    |mul_ln13_12_reg_1672               |  32|   0|   32|          0|
    |mul_ln13_13_reg_1677               |  32|   0|   32|          0|
    |mul_ln13_14_reg_1682               |  32|   0|   32|          0|
    |mul_ln13_15_reg_1687               |  32|   0|   32|          0|
    |mul_ln13_1_reg_1617                |  32|   0|   32|          0|
    |mul_ln13_2_reg_1622                |  32|   0|   32|          0|
    |mul_ln13_3_reg_1627                |  32|   0|   32|          0|
    |mul_ln13_4_reg_1632                |  32|   0|   32|          0|
    |mul_ln13_5_reg_1637                |  32|   0|   32|          0|
    |mul_ln13_6_reg_1642                |  32|   0|   32|          0|
    |mul_ln13_7_reg_1647                |  32|   0|   32|          0|
    |mul_ln13_8_reg_1652                |  32|   0|   32|          0|
    |mul_ln13_9_reg_1657                |  32|   0|   32|          0|
    |mul_ln13_reg_1612                  |  32|   0|   32|          0|
    |p_Val2_33_reg_1737                 |  16|   0|   16|          0|
    |p_Val2_34_reg_1742                 |  16|   0|   16|          0|
    |p_Val2_35_reg_1747                 |  16|   0|   16|          0|
    |p_Val2_36_reg_1752                 |  16|   0|   16|          0|
    |p_Val2_37_reg_1757                 |  16|   0|   16|          0|
    |p_Val2_38_reg_1762                 |  16|   0|   16|          0|
    |p_Val2_39_reg_1767                 |  16|   0|   16|          0|
    |p_Val2_s_reg_1732                  |  16|   0|   16|          0|
    |sdiv_ln19_1_reg_1900               |  32|   0|   32|          0|
    |sdiv_ln19_2_reg_1920               |  32|   0|   32|          0|
    |sdiv_ln19_3_reg_1930               |  32|   0|   32|          0|
    |sdiv_ln19_4_reg_1940               |  32|   0|   32|          0|
    |sdiv_ln19_5_reg_1950               |  32|   0|   32|          0|
    |sdiv_ln19_6_reg_1960               |  32|   0|   32|          0|
    |sdiv_ln19_7_reg_1970               |  32|   0|   32|          0|
    |sdiv_ln19_reg_1910                 |  32|   0|   32|          0|
    |sdiv_ln20_1_reg_1915               |  32|   0|   32|          0|
    |sdiv_ln20_2_reg_1925               |  32|   0|   32|          0|
    |sdiv_ln20_3_reg_1935               |  32|   0|   32|          0|
    |sdiv_ln20_4_reg_1945               |  32|   0|   32|          0|
    |sdiv_ln20_5_reg_1955               |  32|   0|   32|          0|
    |sdiv_ln20_6_reg_1965               |  32|   0|   32|          0|
    |sdiv_ln20_7_reg_1975               |  32|   0|   32|          0|
    |sdiv_ln20_reg_1905                 |  32|   0|   32|          0|
    |sub_ln20_1_reg_1787                |  32|   0|   32|          0|
    |sub_ln20_2_reg_1797                |  32|   0|   32|          0|
    |sub_ln20_3_reg_1807                |  32|   0|   32|          0|
    |sub_ln20_4_reg_1817                |  32|   0|   32|          0|
    |sub_ln20_5_reg_1827                |  32|   0|   32|          0|
    |sub_ln20_6_reg_1837                |  32|   0|   32|          0|
    |sub_ln20_7_reg_1847                |  32|   0|   32|          0|
    |sub_ln20_reg_1777                  |  32|   0|   32|          0|
    |temp_A_1_reg_1487                  |  32|   0|   32|          0|
    |temp_A_2_reg_1506                  |  32|   0|   32|          0|
    |temp_A_3_reg_1525                  |  32|   0|   32|          0|
    |temp_A_4_reg_1544                  |  32|   0|   32|          0|
    |temp_A_5_reg_1563                  |  32|   0|   32|          0|
    |temp_A_6_reg_1582                  |  32|   0|   32|          0|
    |temp_A_7_reg_1601                  |  32|   0|   32|          0|
    |temp_A_reg_1468                    |  32|   0|   32|          0|
    |temp_B_1_reg_1479                  |  32|   0|   32|          0|
    |temp_B_2_reg_1498                  |  32|   0|   32|          0|
    |temp_B_3_reg_1517                  |  32|   0|   32|          0|
    |temp_B_4_reg_1536                  |  32|   0|   32|          0|
    |temp_B_5_reg_1555                  |  32|   0|   32|          0|
    |temp_B_6_reg_1574                  |  32|   0|   32|          0|
    |temp_B_7_reg_1593                  |  32|   0|   32|          0|
    |temp_B_reg_1460                    |  32|   0|   32|          0|
    |xf_V_1_reg_1697                    |  32|   0|   32|          0|
    |xf_V_2_reg_1702                    |  32|   0|   32|          0|
    |xf_V_3_reg_1707                    |  32|   0|   32|          0|
    |xf_V_4_reg_1712                    |  32|   0|   32|          0|
    |xf_V_5_reg_1717                    |  32|   0|   32|          0|
    |xf_V_6_reg_1722                    |  32|   0|   32|          0|
    |xf_V_7_reg_1727                    |  32|   0|   32|          0|
    |xf_V_reg_1692                      |  32|   0|   32|          0|
    |zext_ln9_reg_1312                  |   3|   0|   64|         61|
    |temp_A_1_reg_1487                  |  64|  32|   32|          0|
    |temp_A_2_reg_1506                  |  64|  32|   32|          0|
    |temp_A_3_reg_1525                  |  64|  32|   32|          0|
    |temp_A_4_reg_1544                  |  64|  32|   32|          0|
    |temp_A_5_reg_1563                  |  64|  32|   32|          0|
    |temp_A_6_reg_1582                  |  64|  32|   32|          0|
    |temp_A_7_reg_1601                  |  64|  32|   32|          0|
    |temp_A_reg_1468                    |  64|  32|   32|          0|
    |temp_B_1_reg_1479                  |  64|  32|   32|          0|
    |temp_B_2_reg_1498                  |  64|  32|   32|          0|
    |temp_B_3_reg_1517                  |  64|  32|   32|          0|
    |temp_B_4_reg_1536                  |  64|  32|   32|          0|
    |temp_B_5_reg_1555                  |  64|  32|   32|          0|
    |temp_B_6_reg_1574                  |  64|  32|   32|          0|
    |temp_B_7_reg_1593                  |  64|  32|   32|          0|
    |temp_B_reg_1460                    |  64|  32|   32|          0|
    |zext_ln9_reg_1312                  |  64|  32|   64|         61|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |3897| 544| 3446|        122|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_local_block     |  out|    1|  ap_ctrl_hs|      kp_502_7|  return value|
|ap_local_deadlock  |  out|    1|  ap_ctrl_hs|      kp_502_7|  return value|
|ap_clk             |   in|    1|  ap_ctrl_hs|      kp_502_7|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|      kp_502_7|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|      kp_502_7|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|      kp_502_7|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|      kp_502_7|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|      kp_502_7|  return value|
|A_0_address0       |  out|    3|   ap_memory|           A_0|         array|
|A_0_ce0            |  out|    1|   ap_memory|           A_0|         array|
|A_0_q0             |   in|   32|   ap_memory|           A_0|         array|
|A_1_address0       |  out|    3|   ap_memory|           A_1|         array|
|A_1_ce0            |  out|    1|   ap_memory|           A_1|         array|
|A_1_q0             |   in|   32|   ap_memory|           A_1|         array|
|A_2_address0       |  out|    3|   ap_memory|           A_2|         array|
|A_2_ce0            |  out|    1|   ap_memory|           A_2|         array|
|A_2_q0             |   in|   32|   ap_memory|           A_2|         array|
|A_3_address0       |  out|    3|   ap_memory|           A_3|         array|
|A_3_ce0            |  out|    1|   ap_memory|           A_3|         array|
|A_3_q0             |   in|   32|   ap_memory|           A_3|         array|
|A_4_address0       |  out|    3|   ap_memory|           A_4|         array|
|A_4_ce0            |  out|    1|   ap_memory|           A_4|         array|
|A_4_q0             |   in|   32|   ap_memory|           A_4|         array|
|A_5_address0       |  out|    3|   ap_memory|           A_5|         array|
|A_5_ce0            |  out|    1|   ap_memory|           A_5|         array|
|A_5_q0             |   in|   32|   ap_memory|           A_5|         array|
|A_6_address0       |  out|    3|   ap_memory|           A_6|         array|
|A_6_ce0            |  out|    1|   ap_memory|           A_6|         array|
|A_6_q0             |   in|   32|   ap_memory|           A_6|         array|
|A_7_address0       |  out|    3|   ap_memory|           A_7|         array|
|A_7_ce0            |  out|    1|   ap_memory|           A_7|         array|
|A_7_q0             |   in|   32|   ap_memory|           A_7|         array|
|B_0_address0       |  out|    3|   ap_memory|           B_0|         array|
|B_0_ce0            |  out|    1|   ap_memory|           B_0|         array|
|B_0_q0             |   in|   32|   ap_memory|           B_0|         array|
|B_1_address0       |  out|    3|   ap_memory|           B_1|         array|
|B_1_ce0            |  out|    1|   ap_memory|           B_1|         array|
|B_1_q0             |   in|   32|   ap_memory|           B_1|         array|
|B_2_address0       |  out|    3|   ap_memory|           B_2|         array|
|B_2_ce0            |  out|    1|   ap_memory|           B_2|         array|
|B_2_q0             |   in|   32|   ap_memory|           B_2|         array|
|B_3_address0       |  out|    3|   ap_memory|           B_3|         array|
|B_3_ce0            |  out|    1|   ap_memory|           B_3|         array|
|B_3_q0             |   in|   32|   ap_memory|           B_3|         array|
|B_4_address0       |  out|    3|   ap_memory|           B_4|         array|
|B_4_ce0            |  out|    1|   ap_memory|           B_4|         array|
|B_4_q0             |   in|   32|   ap_memory|           B_4|         array|
|B_5_address0       |  out|    3|   ap_memory|           B_5|         array|
|B_5_ce0            |  out|    1|   ap_memory|           B_5|         array|
|B_5_q0             |   in|   32|   ap_memory|           B_5|         array|
|B_6_address0       |  out|    3|   ap_memory|           B_6|         array|
|B_6_ce0            |  out|    1|   ap_memory|           B_6|         array|
|B_6_q0             |   in|   32|   ap_memory|           B_6|         array|
|B_7_address0       |  out|    3|   ap_memory|           B_7|         array|
|B_7_ce0            |  out|    1|   ap_memory|           B_7|         array|
|B_7_q0             |   in|   32|   ap_memory|           B_7|         array|
|C_0_address0       |  out|    3|   ap_memory|           C_0|         array|
|C_0_ce0            |  out|    1|   ap_memory|           C_0|         array|
|C_0_q0             |   in|   32|   ap_memory|           C_0|         array|
|C_1_address0       |  out|    3|   ap_memory|           C_1|         array|
|C_1_ce0            |  out|    1|   ap_memory|           C_1|         array|
|C_1_q0             |   in|   32|   ap_memory|           C_1|         array|
|C_2_address0       |  out|    3|   ap_memory|           C_2|         array|
|C_2_ce0            |  out|    1|   ap_memory|           C_2|         array|
|C_2_q0             |   in|   32|   ap_memory|           C_2|         array|
|C_3_address0       |  out|    3|   ap_memory|           C_3|         array|
|C_3_ce0            |  out|    1|   ap_memory|           C_3|         array|
|C_3_q0             |   in|   32|   ap_memory|           C_3|         array|
|C_4_address0       |  out|    3|   ap_memory|           C_4|         array|
|C_4_ce0            |  out|    1|   ap_memory|           C_4|         array|
|C_4_q0             |   in|   32|   ap_memory|           C_4|         array|
|C_5_address0       |  out|    3|   ap_memory|           C_5|         array|
|C_5_ce0            |  out|    1|   ap_memory|           C_5|         array|
|C_5_q0             |   in|   32|   ap_memory|           C_5|         array|
|C_6_address0       |  out|    3|   ap_memory|           C_6|         array|
|C_6_ce0            |  out|    1|   ap_memory|           C_6|         array|
|C_6_q0             |   in|   32|   ap_memory|           C_6|         array|
|C_7_address0       |  out|    3|   ap_memory|           C_7|         array|
|C_7_ce0            |  out|    1|   ap_memory|           C_7|         array|
|C_7_q0             |   in|   32|   ap_memory|           C_7|         array|
|X1_0_address0      |  out|    3|   ap_memory|          X1_0|         array|
|X1_0_ce0           |  out|    1|   ap_memory|          X1_0|         array|
|X1_0_we0           |  out|    1|   ap_memory|          X1_0|         array|
|X1_0_d0            |  out|   32|   ap_memory|          X1_0|         array|
|X1_1_address0      |  out|    3|   ap_memory|          X1_1|         array|
|X1_1_ce0           |  out|    1|   ap_memory|          X1_1|         array|
|X1_1_we0           |  out|    1|   ap_memory|          X1_1|         array|
|X1_1_d0            |  out|   32|   ap_memory|          X1_1|         array|
|X1_2_address0      |  out|    3|   ap_memory|          X1_2|         array|
|X1_2_ce0           |  out|    1|   ap_memory|          X1_2|         array|
|X1_2_we0           |  out|    1|   ap_memory|          X1_2|         array|
|X1_2_d0            |  out|   32|   ap_memory|          X1_2|         array|
|X1_3_address0      |  out|    3|   ap_memory|          X1_3|         array|
|X1_3_ce0           |  out|    1|   ap_memory|          X1_3|         array|
|X1_3_we0           |  out|    1|   ap_memory|          X1_3|         array|
|X1_3_d0            |  out|   32|   ap_memory|          X1_3|         array|
|X1_4_address0      |  out|    3|   ap_memory|          X1_4|         array|
|X1_4_ce0           |  out|    1|   ap_memory|          X1_4|         array|
|X1_4_we0           |  out|    1|   ap_memory|          X1_4|         array|
|X1_4_d0            |  out|   32|   ap_memory|          X1_4|         array|
|X1_5_address0      |  out|    3|   ap_memory|          X1_5|         array|
|X1_5_ce0           |  out|    1|   ap_memory|          X1_5|         array|
|X1_5_we0           |  out|    1|   ap_memory|          X1_5|         array|
|X1_5_d0            |  out|   32|   ap_memory|          X1_5|         array|
|X1_6_address0      |  out|    3|   ap_memory|          X1_6|         array|
|X1_6_ce0           |  out|    1|   ap_memory|          X1_6|         array|
|X1_6_we0           |  out|    1|   ap_memory|          X1_6|         array|
|X1_6_d0            |  out|   32|   ap_memory|          X1_6|         array|
|X1_7_address0      |  out|    3|   ap_memory|          X1_7|         array|
|X1_7_ce0           |  out|    1|   ap_memory|          X1_7|         array|
|X1_7_we0           |  out|    1|   ap_memory|          X1_7|         array|
|X1_7_d0            |  out|   32|   ap_memory|          X1_7|         array|
|X2_0_address0      |  out|    3|   ap_memory|          X2_0|         array|
|X2_0_ce0           |  out|    1|   ap_memory|          X2_0|         array|
|X2_0_we0           |  out|    1|   ap_memory|          X2_0|         array|
|X2_0_d0            |  out|   32|   ap_memory|          X2_0|         array|
|X2_1_address0      |  out|    3|   ap_memory|          X2_1|         array|
|X2_1_ce0           |  out|    1|   ap_memory|          X2_1|         array|
|X2_1_we0           |  out|    1|   ap_memory|          X2_1|         array|
|X2_1_d0            |  out|   32|   ap_memory|          X2_1|         array|
|X2_2_address0      |  out|    3|   ap_memory|          X2_2|         array|
|X2_2_ce0           |  out|    1|   ap_memory|          X2_2|         array|
|X2_2_we0           |  out|    1|   ap_memory|          X2_2|         array|
|X2_2_d0            |  out|   32|   ap_memory|          X2_2|         array|
|X2_3_address0      |  out|    3|   ap_memory|          X2_3|         array|
|X2_3_ce0           |  out|    1|   ap_memory|          X2_3|         array|
|X2_3_we0           |  out|    1|   ap_memory|          X2_3|         array|
|X2_3_d0            |  out|   32|   ap_memory|          X2_3|         array|
|X2_4_address0      |  out|    3|   ap_memory|          X2_4|         array|
|X2_4_ce0           |  out|    1|   ap_memory|          X2_4|         array|
|X2_4_we0           |  out|    1|   ap_memory|          X2_4|         array|
|X2_4_d0            |  out|   32|   ap_memory|          X2_4|         array|
|X2_5_address0      |  out|    3|   ap_memory|          X2_5|         array|
|X2_5_ce0           |  out|    1|   ap_memory|          X2_5|         array|
|X2_5_we0           |  out|    1|   ap_memory|          X2_5|         array|
|X2_5_d0            |  out|   32|   ap_memory|          X2_5|         array|
|X2_6_address0      |  out|    3|   ap_memory|          X2_6|         array|
|X2_6_ce0           |  out|    1|   ap_memory|          X2_6|         array|
|X2_6_we0           |  out|    1|   ap_memory|          X2_6|         array|
|X2_6_d0            |  out|   32|   ap_memory|          X2_6|         array|
|X2_7_address0      |  out|    3|   ap_memory|          X2_7|         array|
|X2_7_ce0           |  out|    1|   ap_memory|          X2_7|         array|
|X2_7_we0           |  out|    1|   ap_memory|          X2_7|         array|
|X2_7_d0            |  out|   32|   ap_memory|          X2_7|         array|
|D_0_address0       |  out|    3|   ap_memory|           D_0|         array|
|D_0_ce0            |  out|    1|   ap_memory|           D_0|         array|
|D_0_we0            |  out|    1|   ap_memory|           D_0|         array|
|D_0_d0             |  out|   32|   ap_memory|           D_0|         array|
|D_1_address0       |  out|    3|   ap_memory|           D_1|         array|
|D_1_ce0            |  out|    1|   ap_memory|           D_1|         array|
|D_1_we0            |  out|    1|   ap_memory|           D_1|         array|
|D_1_d0             |  out|   32|   ap_memory|           D_1|         array|
|D_2_address0       |  out|    3|   ap_memory|           D_2|         array|
|D_2_ce0            |  out|    1|   ap_memory|           D_2|         array|
|D_2_we0            |  out|    1|   ap_memory|           D_2|         array|
|D_2_d0             |  out|   32|   ap_memory|           D_2|         array|
|D_3_address0       |  out|    3|   ap_memory|           D_3|         array|
|D_3_ce0            |  out|    1|   ap_memory|           D_3|         array|
|D_3_we0            |  out|    1|   ap_memory|           D_3|         array|
|D_3_d0             |  out|   32|   ap_memory|           D_3|         array|
|D_4_address0       |  out|    3|   ap_memory|           D_4|         array|
|D_4_ce0            |  out|    1|   ap_memory|           D_4|         array|
|D_4_we0            |  out|    1|   ap_memory|           D_4|         array|
|D_4_d0             |  out|   32|   ap_memory|           D_4|         array|
|D_5_address0       |  out|    3|   ap_memory|           D_5|         array|
|D_5_ce0            |  out|    1|   ap_memory|           D_5|         array|
|D_5_we0            |  out|    1|   ap_memory|           D_5|         array|
|D_5_d0             |  out|   32|   ap_memory|           D_5|         array|
|D_6_address0       |  out|    3|   ap_memory|           D_6|         array|
|D_6_ce0            |  out|    1|   ap_memory|           D_6|         array|
|D_6_we0            |  out|    1|   ap_memory|           D_6|         array|
|D_6_d0             |  out|   32|   ap_memory|           D_6|         array|
|D_7_address0       |  out|    3|   ap_memory|           D_7|         array|
|D_7_ce0            |  out|    1|   ap_memory|           D_7|         array|
|D_7_we0            |  out|    1|   ap_memory|           D_7|         array|
|D_7_d0             |  out|   32|   ap_memory|           D_7|         array|
+-------------------+-----+-----+------------+--------------+--------------+

