## Pipeline processing plan

We'd like ipopq to act as:
```
iaddq $8, %rsp
mrmovq -8(%rsp), rA
```
In order to do that, we'll change ipopq to act as the above iaddq without updating the PC value, and inject another instruction right after that acts like the above mrmovq instruction.

|            |                                                                                                             |
| ---------- | ----------------------------------------------------------------------------------------------------------- |
| **Stage**  | **ipopq rA**                                                                                                |
| Fetch      | icode:ifun ← M1[PC]                                                                                         |
| Decode     | valA ← RNONE<br>valB ← R[%rsp]                                                                              |
| Execute    | valE ← valB + 8                                                                                             |
| Memory     |                                                                                                             |
| Write Back | R[rB] ← valE                                                                                                |
| PC Update  | PC ← f_pc                                                                                                   |

<br>

|            |                                                                                                             |
| ---------- | ----------------------------------------------------------------------------------------------------------- |
| **Stage**  | **ipop2 rA**                                                                                                |
| Fetch      | icode is set to ipop2 in case ipopq is in the Decode stage<br>rA:rB ← M1[PC + 1]<br>                        |
| Decode     | valA ← R[rA]<br>valB ← R[%rsp]                                                                              |
| Execute    | valE ← valB + (-8)                                                                                          |
| Memory     | valM ← M8[valE]                                                                                             |
| Write Back | R[rA] ← valM                                                                                                |
| PC Update  | PC ← valP                                                                                                   |


## Implementation
Now that we have the pipeline plan, we can modify pip-1w.hcl according to it.


We generate a IPOP2 instruction if a IPOPQ instruction is processed in the Decode stage:
```diff
 ## modify value of icode,
 ## so that it will be IPOP2 when fetched for second time.
 word f_icode = [
+	D_icode == IPOPQ : IPOP2; # if the instruction in the Decode stage is IPOPQ, we generate a IPOP2 instruction in the Fetch stage
 	imem_error : INOP;
 	1: imem_icode;
 ];
```

Adding IPOP2 to the list of valid instructions:
```diff
 # Is instruction valid?
 bool instr_valid = f_icode in
 	{ INOP, IHALT, IRRMOVQ, IIRMOVQ, IRMMOVQ, IMRMOVQ,
-	  IOPQ, IJXX, ICALL, IRET, IPUSHQ, IPOPQ };
+	  IOPQ, IJXX, ICALL, IRET, IPUSHQ, IPOPQ, IPOP2 };
```

Since only IPOP2 uses the register ids, we modify `need_regids`:
```diff
 # Does fetched instruction require a regid byte?
 bool need_regids =
-	f_icode in { IRRMOVQ, IOPQ, IPUSHQ, IPOPQ,
+	f_icode in { IRRMOVQ, IOPQ, IPUSHQ, IPOP2, # IPOPQ no longer use register parameters; IPOP2 uses rA
 		     IIRMOVQ, IRMMOVQ, IMRMOVQ };
```

In the Fetch stage, we'd like to keep the same PC value in case of IPOPQ:
```diff
 word f_predPC = [
 	f_icode in { IJXX, ICALL } : f_valC;
 	## 1W: Want to refetch popq one time
+	f_icode == IPOPQ : f_pc; # We keep the same PC value in case of IPOPQ
 	1 : f_valP;
 ];
```

Since IPOP2 uses rA as for valA and IPOPQ changed to not use any source register, we modify `d_srcA` as follows:
```diff
 ## What register should be used as the A source?
 word d_srcA = [
-	D_icode in { IRRMOVQ, IRMMOVQ, IOPQ, IPUSHQ  } : D_rA;
-	D_icode in { IPOPQ, IRET } : RRSP;
+	D_icode in { IRRMOVQ, IRMMOVQ, IOPQ, IPUSHQ, IPOP2 } : D_rA; # IPOP2 uses rA as target register
+	D_icode == IRET : RRSP; # IPOPQ is no longer using %rsp
 	1 : RNONE; # Don't need register
 ];
```

Both IPOP2 and IPOPQ use %rsp for valB
```diff
 ## What register should be used as the B source?
 word d_srcB = [
 	D_icode in { IOPQ, IRMMOVQ, IMRMOVQ  } : D_rB;
-	D_icode in { IPUSHQ, IPOPQ, ICALL, IRET } : RRSP;
+	D_icode in { IPUSHQ, IPOPQ, IPOP2, ICALL, IRET } : RRSP; # both IPOPQ and IPOP2 set valB to %rsp
 	1 : RNONE;  # Don't need register
 ];
 ```

In the case of IPOPQ we update %rsp and in teh case of IPOP2 we update rA:
 ```diff
  ## What register should be used as the E destination?
 word d_dstE = [
 	D_icode in { IRRMOVQ, IIRMOVQ, IOPQ} : D_rB;
-	D_icode in { IPUSHQ, IPOPQ, ICALL, IRET } : RRSP;
+	D_icode in { IPUSHQ, IPOPQ, ICALL, IRET } : RRSP; # IPOPQ use %rsp as the destination register
 	1 : RNONE;  # Don't write any register
 ];

 ## What register should be used as the M destination?
 word d_dstM = [
-	D_icode in { IMRMOVQ, IPOPQ } : D_rA;
+	D_icode in { IMRMOVQ, IPOP2 } : D_rA; # now IPOP2 reads from memory instead of IPOPQ
 	1 : RNONE;  # Don't write any register
 ];
 ```

At the Execution stage:
- in the case of IPOPQ aluA = 8, aluB = valB
- in the case of IPOP2 aluA = -8, aluB = valB
```diff
  word aluA = [
 	E_icode in { IRRMOVQ, IOPQ } : E_valA;
 	E_icode in { IIRMOVQ, IRMMOVQ, IMRMOVQ } : E_valC;
-	E_icode in { ICALL, IPUSHQ } : -8;
-	E_icode in { IRET, IPOPQ } : 8;
+	E_icode in { ICALL, IPUSHQ, IPOP2 } : -8; # IPOP2 sets aluA to -8 per our plan
+	E_icode in { IRET, IPOPQ } : 8; # IPOPQ stays as is (aluA = 8)
 	# Other instructions don't need ALU
 ];

 ## Select input B to ALU
 word aluB = [
 	E_icode in { IRMMOVQ, IMRMOVQ, IOPQ, ICALL,
-		     IPUSHQ, IRET, IPOPQ } : E_valB;
+		     IPUSHQ, IRET, IPOPQ, IPOP2 } : E_valB; # both IPOPQ and IPOP2 use valB for aluB
 	E_icode in { IRRMOVQ, IIRMOVQ } : 0;
 	# Other instructions don't need ALU
 ];
 ```

 At the Memory stage, IPOP2 uses the memory, therefore, we update `mem_addr` and `mem_read` as follows:
```diff
 ## Select memory address
 word mem_addr = [
-	M_icode in { IRMMOVQ, IPUSHQ, ICALL, IMRMOVQ } : M_valE;
-	M_icode in { IPOPQ, IRET } : M_valA;
+	M_icode in { IRMMOVQ, IPUSHQ, ICALL, IMRMOVQ, IPOP2 } : M_valE; # IPOP2 loads memory to valE per our plan
+	M_icode == IRET : M_valA; # IPOPQ no longer updates memory
 	# Other instructions don't need address
 ];

 ## Set read control signal
-bool mem_read = M_icode in { IMRMOVQ, IPOPQ, IRET };
+bool mem_read = M_icode in { IMRMOVQ, IPOP2, IRET };
 ```

And since now, IPOP2 does the actual load from memory, we modify the load/use hazard condition:
```
E_icode in { IMRMOVQ, IPOP2 } && E_dstM in { d_srcA, d_srcB }
```

## Code changes to pipe-1w.hcl
```diff
--- ../sim/pipe/pipe-1w.hcl	2014-12-29 17:08:40
+++ ./58.pipe-1w.hcl	2023-06-19 00:05:21
@@ -156,6 +156,7 @@
 ## modify value of icode,
 ## so that it will be IPOP2 when fetched for second time.
 word f_icode = [
+	D_icode == IPOPQ : IPOP2; # if the instruction in the Decode stage is IPOPQ, we generate a IPOP2 instruction in the Fetch stage
 	imem_error : INOP;
 	1: imem_icode;
 ];
@@ -169,7 +170,7 @@
 # Is instruction valid?
 bool instr_valid = f_icode in
 	{ INOP, IHALT, IRRMOVQ, IIRMOVQ, IRMMOVQ, IMRMOVQ,
-	  IOPQ, IJXX, ICALL, IRET, IPUSHQ, IPOPQ };
+	  IOPQ, IJXX, ICALL, IRET, IPUSHQ, IPOPQ, IPOP2 };

 # Determine status code for fetched instruction
 word f_stat = [
@@ -181,7 +182,7 @@

 # Does fetched instruction require a regid byte?
 bool need_regids =
-	f_icode in { IRRMOVQ, IOPQ, IPUSHQ, IPOPQ,
+	f_icode in { IRRMOVQ, IOPQ, IPUSHQ, IPOP2, # IPOPQ no longer use register parameters; IPOP2 uses rA
 		     IIRMOVQ, IRMMOVQ, IMRMOVQ };

 # Does fetched instruction require a constant word?
@@ -192,6 +193,7 @@
 word f_predPC = [
 	f_icode in { IJXX, ICALL } : f_valC;
 	## 1W: Want to refetch popq one time
+	f_icode == IPOPQ : f_pc; # We keep the same PC value in case of IPOPQ
 	1 : f_valP;
 ];

@@ -203,28 +205,28 @@

 ## What register should be used as the A source?
 word d_srcA = [
-	D_icode in { IRRMOVQ, IRMMOVQ, IOPQ, IPUSHQ  } : D_rA;
-	D_icode in { IPOPQ, IRET } : RRSP;
+	D_icode in { IRRMOVQ, IRMMOVQ, IOPQ, IPUSHQ, IPOP2 } : D_rA; # IPOP2 uses rA as target register
+	D_icode == IRET : RRSP; # IPOPQ is no longer using %rsp
 	1 : RNONE; # Don't need register
 ];

 ## What register should be used as the B source?
 word d_srcB = [
 	D_icode in { IOPQ, IRMMOVQ, IMRMOVQ  } : D_rB;
-	D_icode in { IPUSHQ, IPOPQ, ICALL, IRET } : RRSP;
+	D_icode in { IPUSHQ, IPOPQ, IPOP2, ICALL, IRET } : RRSP; # both IPOPQ and IPOP2 set valB to %rsp
 	1 : RNONE;  # Don't need register
 ];

 ## What register should be used as the E destination?
 word d_dstE = [
 	D_icode in { IRRMOVQ, IIRMOVQ, IOPQ} : D_rB;
-	D_icode in { IPUSHQ, IPOPQ, ICALL, IRET } : RRSP;
+	D_icode in { IPUSHQ, IPOPQ, ICALL, IRET } : RRSP; # IPOPQ use %rsp as the destination register
 	1 : RNONE;  # Don't write any register
 ];

 ## What register should be used as the M destination?
 word d_dstM = [
-	D_icode in { IMRMOVQ, IPOPQ } : D_rA;
+	D_icode in { IMRMOVQ, IPOP2 } : D_rA; # now IPOP2 reads from memory instead of IPOPQ
 	1 : RNONE;  # Don't write any register
 ];

@@ -255,15 +257,15 @@
 word aluA = [
 	E_icode in { IRRMOVQ, IOPQ } : E_valA;
 	E_icode in { IIRMOVQ, IRMMOVQ, IMRMOVQ } : E_valC;
-	E_icode in { ICALL, IPUSHQ } : -8;
-	E_icode in { IRET, IPOPQ } : 8;
+	E_icode in { ICALL, IPUSHQ, IPOP2 } : -8; # IPOP2 sets aluA to -8 per our plan
+	E_icode in { IRET, IPOPQ } : 8; # IPOPQ stays as is (aluA = 8)
 	# Other instructions don't need ALU
 ];

 ## Select input B to ALU
 word aluB = [
 	E_icode in { IRMMOVQ, IMRMOVQ, IOPQ, ICALL,
-		     IPUSHQ, IRET, IPOPQ } : E_valB;
+		     IPUSHQ, IRET, IPOPQ, IPOP2 } : E_valB; # both IPOPQ and IPOP2 use valB for aluB
 	E_icode in { IRRMOVQ, IIRMOVQ } : 0;
 	# Other instructions don't need ALU
 ];
@@ -292,13 +294,13 @@

 ## Select memory address
 word mem_addr = [
-	M_icode in { IRMMOVQ, IPUSHQ, ICALL, IMRMOVQ } : M_valE;
-	M_icode in { IPOPQ, IRET } : M_valA;
+	M_icode in { IRMMOVQ, IPUSHQ, ICALL, IMRMOVQ, IPOP2 } : M_valE; # IPOP2 loads memory to valE per our plan
+	M_icode == IRET : M_valA; # IPOPQ no longer updates memory
 	# Other instructions don't need address
 ];

 ## Set read control signal
-bool mem_read = M_icode in { IMRMOVQ, IPOPQ, IRET };
+bool mem_read = M_icode in { IMRMOVQ, IPOP2, IRET };

 ## Set write control signal
 bool mem_write = M_icode in { IRMMOVQ, IPUSHQ, ICALL };
@@ -350,7 +352,7 @@
 bool F_bubble = 0;
 bool F_stall =
 	# Conditions for a load/use hazard
-	E_icode in { IMRMOVQ, IPOPQ } &&
+	E_icode in { IMRMOVQ, IPOP2 } &&
 	 E_dstM in { d_srcA, d_srcB } ||
 	# Stalling at fetch while ret passes through pipeline
 	IRET in { D_icode, E_icode, M_icode };
@@ -359,7 +361,7 @@
 # At most one of these can be true.
 bool D_stall =
 	# Conditions for a load/use hazard
-	E_icode in { IMRMOVQ, IPOPQ } &&
+	E_icode in { IMRMOVQ, IPOP2 } &&
 	 E_dstM in { d_srcA, d_srcB };

 bool D_bubble =
@@ -367,9 +369,9 @@
 	(E_icode == IJXX && !e_Cnd) ||
 	# Stalling at fetch while ret passes through pipeline
 	# but not condition for a load/use hazard
-	!(E_icode in { IMRMOVQ, IPOPQ } && E_dstM in { d_srcA, d_srcB }) &&
+	!(E_icode in { IMRMOVQ, IPOP2 } && E_dstM in { d_srcA, d_srcB }) &&
 	# 1W: This condition will change
-	  IRET in { D_icode, E_icode, M_icode };
+	  (IRET in { D_icode, E_icode, M_icode });

 # Should I stall or inject a bubble into Pipeline Register E?
 # At most one of these can be true.
@@ -378,7 +380,7 @@
 	# Mispredicted branch
 	(E_icode == IJXX && !e_Cnd) ||
 	# Conditions for a load/use hazard
-	E_icode in { IMRMOVQ, IPOPQ } &&
+	E_icode in { IMRMOVQ, IPOP2 } &&
 	 E_dstM in { d_srcA, d_srcB};

 # Should I stall or inject a bubble into Pipeline Register M?
```