
;; Function HAL_GPIO_Init (HAL_GPIO_Init, funcdef_no=329, decl_uid=7510, cgraph_uid=333, symbol_order=332)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 2 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40
;;
;; Loop 1
;;  header 4, latch 39
;;  depth 1, outer 0
;;  nodes: 4 39 38 13 12 8 11 10 9 6 5 7 37 36 35 34 33 32 31 30 29 28 27 26 22 20 14 16 18 25 24 23 21 19 17 15
;; 2 succs { 3 40 }
;; 3 succs { 4 }
;; 4 succs { 5 39 }
;; 5 succs { 6 7 }
;; 6 succs { 10 }
;; 7 succs { 9 8 }
;; 8 succs { 13 }
;; 9 succs { 10 }
;; 10 succs { 12 11 }
;; 11 succs { 13 }
;; 12 succs { 13 }
;; 13 succs { 14 39 }
;; 14 succs { 15 26 }
;; 15 succs { 17 16 }
;; 16 succs { 26 }
;; 17 succs { 19 18 }
;; 18 succs { 26 }
;; 19 succs { 21 20 }
;; 20 succs { 26 }
;; 21 succs { 23 22 }
;; 22 succs { 26 }
;; 23 succs { 24 25 }
;; 24 succs { 26 }
;; 25 succs { 26 }
;; 26 succs { 28 27 }
;; 27 succs { 29 }
;; 28 succs { 29 }
;; 29 succs { 31 30 }
;; 30 succs { 32 }
;; 31 succs { 32 }
;; 32 succs { 34 33 }
;; 33 succs { 35 }
;; 34 succs { 35 }
;; 35 succs { 37 36 }
;; 36 succs { 38 }
;; 37 succs { 38 }
;; 38 succs { 39 }
;; 39 succs { 4 40 }
;; 40 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 271 uninteresting
Reg 270: local to bb 2 def dominates all uses has unique first use
Reg 190: def dominates all uses has unique first use
Reg 262: def dominates all uses has unique first use
Reg 264: def dominates all uses has unique first use
Reg 265: def dominates all uses has unique first use
Reg 266: def dominates all uses has unique first use
Reg 267: def dominates all uses has unique first use
Reg 268: def dominates all uses has unique first use
Reg 269: def dominates all uses has unique first use
Reg 195: def dominates all uses has unique first use
Reg 263 uninteresting (no unique first use)
Reg 113 uninteresting
Reg 114 uninteresting (no unique first use)
Reg 115 uninteresting (no unique first use)
Reg 196 uninteresting
Reg 156: local to bb 6 def dominates all uses has unique first use
Ignoring reg 200, has equiv memory
Reg 199: local to bb 6 def dominates all uses has unique first use
Reg 198 uninteresting
Reg 197 uninteresting
Reg 157 uninteresting
Reg 158 uninteresting
Reg 159 uninteresting
Reg 160: local to bb 6 def dominates all uses has unique first use
Reg 203 uninteresting
Reg 204 uninteresting
Reg 161 uninteresting
Reg 208 uninteresting
Reg 207 uninteresting
Reg 162 uninteresting
Reg 163: local to bb 10 def dominates all uses has unique first use
Ignoring reg 210, has equiv memory
Reg 209 uninteresting
Reg 164 uninteresting
Reg 211 uninteresting
Reg 191: local to bb 12 def dominates all uses has unique first use
Reg 213 uninteresting
Reg 165: local to bb 12 def dominates all uses has unique first use
Ignoring reg 218, has equiv memory
Reg 217: local to bb 12 def dominates all uses has unique first use
Reg 214 uninteresting
Reg 166 uninteresting
Reg 167 uninteresting
Reg 168 uninteresting
Reg 169 uninteresting
Reg 170 uninteresting
Reg 135 uninteresting
Reg 136 uninteresting
Reg 137 uninteresting
Reg 138 uninteresting
Reg 171 uninteresting (no unique first use)
Reg 225 uninteresting
Reg 227 uninteresting
Reg 172: local to bb 14 def dominates all uses has unique first use
Reg 228 uninteresting
Reg 232 uninteresting
Reg 236 uninteresting
Reg 235 uninteresting
Reg 239 uninteresting
Reg 238 uninteresting
Reg 242 uninteresting
Reg 241 uninteresting
Reg 245 uninteresting
Reg 244 uninteresting
Reg 247 uninteresting
Reg 246 uninteresting
Reg 174 uninteresting (no unique first use)
Reg 144 uninteresting (no unique first use)
Reg 175 uninteresting (no unique first use)
Reg 176 uninteresting (no unique first use)
Reg 177 uninteresting (no unique first use)
Found def insn 52 for 156 to be not moveable
Examining insn 72, def for 160
  all ok
Examining insn 108, def for 163
  all ok
Found def insn 127 for 165 to be not moveable
Found def insn 185 for 172 to be not moveable
Reg 190 not local to one basic block
Examining insn 126, def for 191
  all ok
Reg 195 not local to one basic block
Examining insn 62, def for 199
  found unusable input reg 200.
Examining insn 139, def for 217
  found unusable input reg 218.
Reg 262 not local to one basic block
Reg 264 not local to one basic block
Reg 265 not local to one basic block
Reg 266 not local to one basic block
Reg 267 not local to one basic block
Reg 268 not local to one basic block
Reg 269 not local to one basic block
Found def insn 448 for 270 to be not moveable
;; 2 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40
;;
;; Loop 1
;;  header 4, latch 39
;;  depth 1, outer 0
;;  nodes: 4 39 38 13 12 8 11 10 9 6 5 7 37 36 35 34 33 32 31 30 29 28 27 26 22 20 14 16 18 25 24 23 21 19 17 15
;; 2 succs { 3 40 }
;; 3 succs { 4 }
;; 4 succs { 5 39 }
;; 5 succs { 6 7 }
;; 6 succs { 10 }
;; 7 succs { 9 8 }
;; 8 succs { 13 }
;; 9 succs { 10 }
;; 10 succs { 12 11 }
;; 11 succs { 13 }
;; 12 succs { 13 }
;; 13 succs { 14 39 }
;; 14 succs { 15 26 }
;; 15 succs { 17 16 }
;; 16 succs { 26 }
;; 17 succs { 19 18 }
;; 18 succs { 26 }
;; 19 succs { 21 20 }
;; 20 succs { 26 }
;; 21 succs { 23 22 }
;; 22 succs { 26 }
;; 23 succs { 24 25 }
;; 24 succs { 26 }
;; 25 succs { 26 }
;; 26 succs { 28 27 }
;; 27 succs { 29 }
;; 28 succs { 29 }
;; 29 succs { 31 30 }
;; 30 succs { 32 }
;; 31 succs { 32 }
;; 32 succs { 34 33 }
;; 33 succs { 35 }
;; 34 succs { 35 }
;; 35 succs { 37 36 }
;; 36 succs { 38 }
;; 37 succs { 38 }
;; 38 succs { 39 }
;; 39 succs { 4 40 }
;; 40 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 195: (insn_list:REG_DEP_TRUE 29 (nil))
init_insns for 198: (insn_list:REG_DEP_TRUE 55 (nil))
init_insns for 200: (insn_list:REG_DEP_TRUE 61 (nil))
init_insns for 208: (insn_list:REG_DEP_TRUE 98 (nil))
init_insns for 210: (insn_list:REG_DEP_TRUE 111 (nil))
init_insns for 218: (insn_list:REG_DEP_TRUE 138 (nil))
init_insns for 236: (insn_list:REG_DEP_TRUE 214 (nil))
init_insns for 239: (insn_list:REG_DEP_TRUE 225 (nil))
init_insns for 242: (insn_list:REG_DEP_TRUE 236 (nil))
init_insns for 245: (insn_list:REG_DEP_TRUE 247 (nil))
init_insns for 247: (insn_list:REG_DEP_TRUE 254 (nil))
init_insns for 262: (insn_list:REG_DEP_TRUE 167 (nil))
init_insns for 263: (insn_list:REG_DEP_TRUE 190 (nil))
init_insns for 264: (insn_list:REG_DEP_TRUE 263 (nil))
init_insns for 265: (insn_list:REG_DEP_TRUE 199 (nil))
init_insns for 266: (insn_list:REG_DEP_TRUE 210 (nil))
init_insns for 267: (insn_list:REG_DEP_TRUE 221 (nil))
init_insns for 268: (insn_list:REG_DEP_TRUE 232 (nil))
init_insns for 269: (insn_list:REG_DEP_TRUE 243 (nil))

Pass 1 for finding pseudo/allocno costs

    r271: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r270: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r269: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    a29 (r269,l1) best GENERAL_REGS, allocno GENERAL_REGS
    r268: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    a28 (r268,l1) best GENERAL_REGS, allocno GENERAL_REGS
    r267: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    a27 (r267,l1) best GENERAL_REGS, allocno GENERAL_REGS
    r266: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    a26 (r266,l1) best GENERAL_REGS, allocno GENERAL_REGS
    r265: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    a25 (r265,l1) best GENERAL_REGS, allocno GENERAL_REGS
    r264: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    a24 (r264,l1) best GENERAL_REGS, allocno GENERAL_REGS
    r263: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r262: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    a22 (r262,l1) best GENERAL_REGS, allocno GENERAL_REGS
    r261: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r247: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r246: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r245: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r244: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r242: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r241: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r239: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r238: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r236: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r235: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r232: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r228: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r227: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r225: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r218: preferred LO_REGS, alternative NO_REGS, allocno LO_REGS
    r217: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r214: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r213: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r211: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r210: preferred LO_REGS, alternative NO_REGS, allocno LO_REGS
    r209: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r208: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r207: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r204: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r203: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r200: preferred LO_REGS, alternative NO_REGS, allocno LO_REGS
    r199: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r198: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r197: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r196: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r195: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r194: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r193: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r191: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r190: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    a18 (r190,l1) best GENERAL_REGS, allocno GENERAL_REGS
    r182: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r181: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r178: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r177: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r176: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r175: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r174: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r173: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r172: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r171: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r170: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r169: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r168: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r167: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r166: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r165: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r164: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r163: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r162: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r161: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r160: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r159: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r158: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r157: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r156: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r155: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r154: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r153: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r152: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r151: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r150: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r144: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r141: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r138: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r137: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r136: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r135: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r128: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r115: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS

  a0(r263,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:1455,7050 VFP_LO_REGS:1455,7050 ALL_REGS:1455,7050 MEM:970,4700
  a1(r195,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:1455,15495 VFP_LO_REGS:1455,15495 ALL_REGS:1455,15495 MEM:970,10330
  a2(r269,l0) costs: LO_REGS:0,0 HI_REGS:194,194 CALLER_SAVE_REGS:194,194 EVEN_REG:194,194 GENERAL_REGS:194,194 VFP_D0_D7_REGS:1455,2010 VFP_LO_REGS:1455,2010 ALL_REGS:1455,2010 MEM:970,1340
  a3(r268,l0) costs: LO_REGS:0,0 HI_REGS:194,194 CALLER_SAVE_REGS:194,194 EVEN_REG:194,194 GENERAL_REGS:194,194 VFP_D0_D7_REGS:1455,2250 VFP_LO_REGS:1455,2250 ALL_REGS:1455,2250 MEM:970,1500
  a4(r267,l0) costs: LO_REGS:0,0 HI_REGS:194,194 CALLER_SAVE_REGS:194,194 EVEN_REG:194,194 GENERAL_REGS:194,194 VFP_D0_D7_REGS:1455,2595 VFP_LO_REGS:1455,2595 ALL_REGS:1455,2595 MEM:970,1730
  a5(r266,l0) costs: LO_REGS:0,0 HI_REGS:194,194 CALLER_SAVE_REGS:194,194 EVEN_REG:194,194 GENERAL_REGS:194,194 VFP_D0_D7_REGS:1455,3090 VFP_LO_REGS:1455,3090 ALL_REGS:1455,3090 MEM:970,2060
  a6(r265,l0) costs: LO_REGS:0,0 HI_REGS:194,194 CALLER_SAVE_REGS:194,194 EVEN_REG:194,194 GENERAL_REGS:194,194 VFP_D0_D7_REGS:1455,3780 VFP_LO_REGS:1455,3780 ALL_REGS:1455,3780 MEM:970,2520
  a7(r264,l0) costs: LO_REGS:0,0 HI_REGS:194,194 CALLER_SAVE_REGS:194,194 EVEN_REG:194,194 GENERAL_REGS:194,194 VFP_D0_D7_REGS:1455,28095 VFP_LO_REGS:1455,28095 ALL_REGS:1455,28095 MEM:970,18730
  a8(r262,l0) costs: LO_REGS:0,0 HI_REGS:194,194 CALLER_SAVE_REGS:194,194 EVEN_REG:194,194 GENERAL_REGS:194,194 VFP_D0_D7_REGS:1455,11445 VFP_LO_REGS:1455,11445 ALL_REGS:1455,11445 MEM:970,7630
  a9(r178,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:1455,68775 VFP_LO_REGS:1455,68775 ALL_REGS:1455,68775 MEM:970,45850
  a10(r154,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:2910,47790 VFP_LO_REGS:2910,47790 ALL_REGS:2910,47790 MEM:1940,31860
  a11(r190,l0) costs: LO_REGS:0,0 HI_REGS:440,440 CALLER_SAVE_REGS:440,440 EVEN_REG:440,440 GENERAL_REGS:440,440 VFP_D0_D7_REGS:3300,30000 VFP_LO_REGS:3300,30000 ALL_REGS:3300,30000 MEM:2200,20000
  a12(r193,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:1650,46755 VFP_LO_REGS:1650,46755 ALL_REGS:1650,46755 MEM:1100,31170
  a13(r194,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3300,28755 VFP_LO_REGS:3300,28755 ALL_REGS:3300,28755 MEM:2200,19170
  a14(r270,l0) costs: GENERAL_REGS:220,220 VFP_D0_D7_REGS:4950,4950 VFP_LO_REGS:4950,4950 ALL_REGS:3300,3300 MEM:3300,3300
  a15(r271,l0) costs: GENERAL_REGS:220,220 VFP_D0_D7_REGS:4950,4950 VFP_LO_REGS:4950,4950 ALL_REGS:3300,3300 MEM:3300,3300
  a16(r154,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:44880,44880 VFP_LO_REGS:44880,44880 ALL_REGS:44880,44880 MEM:29920,29920
  a17(r178,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:67320,67320 VFP_LO_REGS:67320,67320 ALL_REGS:67320,67320 MEM:44880,44880
  a18(r190,l1) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:26700,26700 VFP_LO_REGS:26700,26700 ALL_REGS:26700,26700 MEM:17800,17800
  a19(r193,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:45105,45105 VFP_LO_REGS:45105,45105 ALL_REGS:45105,45105 MEM:30070,30070
  a20(r194,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:25455,25455 VFP_LO_REGS:25455,25455 ALL_REGS:25455,25455 MEM:16970,16970
  a21(r195,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:14040,14040 VFP_LO_REGS:14040,14040 ALL_REGS:14040,14040 MEM:9360,9360
  a22(r262,l1) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:9990,9990 VFP_LO_REGS:9990,9990 ALL_REGS:9990,9990 MEM:6660,6660
  a23(r263,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:5595,5595 VFP_LO_REGS:5595,5595 ALL_REGS:5595,5595 MEM:3730,3730
  a24(r264,l1) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:26640,26640 VFP_LO_REGS:26640,26640 ALL_REGS:26640,26640 MEM:17760,17760
  a25(r265,l1) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:2325,2325 VFP_LO_REGS:2325,2325 ALL_REGS:2325,2325 MEM:1550,1550
  a26(r266,l1) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:1635,1635 VFP_LO_REGS:1635,1635 ALL_REGS:1635,1635 MEM:1090,1090
  a27(r267,l1) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:1140,1140 VFP_LO_REGS:1140,1140 ALL_REGS:1140,1140 MEM:760,760
  a28(r268,l1) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:795,795 VFP_LO_REGS:795,795 ALL_REGS:795,795 MEM:530,530
  a29(r269,l1) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:555,555 VFP_LO_REGS:555,555 ALL_REGS:555,555 MEM:370,370
  a30(r153,l1) costs: LO_REGS:0,0 HI_REGS:444,444 CALLER_SAVE_REGS:444,444 EVEN_REG:444,444 GENERAL_REGS:444,444 VFP_D0_D7_REGS:6660,6660 VFP_LO_REGS:6660,6660 ALL_REGS:6660,6660 MEM:4440,4440
  a31(r177,l1) costs: LO_REGS:0,0 HI_REGS:444,444 CALLER_SAVE_REGS:444,444 EVEN_REG:444,444 GENERAL_REGS:444,444 VFP_D0_D7_REGS:6660,6660 VFP_LO_REGS:6660,6660 ALL_REGS:6660,6660 MEM:4440,4440
  a32(r155,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:23340,23340 VFP_LO_REGS:23340,23340 ALL_REGS:23340,23340 MEM:15560,15560
  a33(r144,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:9990,9990 VFP_LO_REGS:9990,9990 ALL_REGS:9990,9990 MEM:6660,6660
  a34(r114,l1) costs: LO_REGS:0,0 HI_REGS:890,890 CALLER_SAVE_REGS:890,890 EVEN_REG:890,890 GENERAL_REGS:890,890 VFP_D0_D7_REGS:36075,36075 VFP_LO_REGS:36075,36075 ALL_REGS:36075,36075 MEM:24050,24050
  a35(r152,l1) costs: LO_REGS:0,0 HI_REGS:444,444 CALLER_SAVE_REGS:444,444 EVEN_REG:444,444 GENERAL_REGS:444,444 VFP_D0_D7_REGS:6660,6660 VFP_LO_REGS:6660,6660 ALL_REGS:6660,6660 MEM:4440,4440
  a36(r176,l1) costs: LO_REGS:0,0 HI_REGS:444,444 CALLER_SAVE_REGS:444,444 EVEN_REG:444,444 GENERAL_REGS:444,444 VFP_D0_D7_REGS:6660,6660 VFP_LO_REGS:6660,6660 ALL_REGS:6660,6660 MEM:4440,4440
  a37(r151,l1) costs: LO_REGS:0,0 HI_REGS:444,444 CALLER_SAVE_REGS:444,444 EVEN_REG:444,444 GENERAL_REGS:444,444 VFP_D0_D7_REGS:6660,6660 VFP_LO_REGS:6660,6660 ALL_REGS:6660,6660 MEM:4440,4440
  a38(r175,l1) costs: LO_REGS:0,0 HI_REGS:444,444 CALLER_SAVE_REGS:444,444 EVEN_REG:444,444 GENERAL_REGS:444,444 VFP_D0_D7_REGS:6660,6660 VFP_LO_REGS:6660,6660 ALL_REGS:6660,6660 MEM:4440,4440
  a39(r150,l1) costs: LO_REGS:0,0 HI_REGS:444,444 CALLER_SAVE_REGS:444,444 EVEN_REG:444,444 GENERAL_REGS:444,444 VFP_D0_D7_REGS:6660,6660 VFP_LO_REGS:6660,6660 ALL_REGS:6660,6660 MEM:4440,4440
  a40(r174,l1) costs: LO_REGS:0,0 HI_REGS:444,444 CALLER_SAVE_REGS:444,444 EVEN_REG:444,444 GENERAL_REGS:444,444 VFP_D0_D7_REGS:6660,6660 VFP_LO_REGS:6660,6660 ALL_REGS:6660,6660 MEM:4440,4440
  a41(r182,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:16650,16650 VFP_LO_REGS:16650,16650 ALL_REGS:16650,16650 MEM:11100,11100
  a42(r173,l1) costs: LO_REGS:0,0 HI_REGS:444,444 CALLER_SAVE_REGS:444,444 EVEN_REG:444,444 GENERAL_REGS:444,444 VFP_D0_D7_REGS:11250,11250 VFP_LO_REGS:11250,11250 ALL_REGS:11250,11250 MEM:7500,7500
  a43(r246,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:780,780 VFP_LO_REGS:780,780 ALL_REGS:780,780 MEM:520,520
  a44(r141,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:8955,8955 VFP_LO_REGS:8955,8955 ALL_REGS:8955,8955 MEM:5970,5970
  a45(r247,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:780,780 VFP_LO_REGS:780,780 ALL_REGS:780,780 MEM:520,520
  a46(r244,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:330,330 VFP_LO_REGS:330,330 ALL_REGS:330,330 MEM:220,220
  a47(r245,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:330,330 VFP_LO_REGS:330,330 ALL_REGS:330,330 MEM:220,220
  a48(r241,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:480,480 VFP_LO_REGS:480,480 ALL_REGS:480,480 MEM:320,320
  a49(r242,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:480,480 VFP_LO_REGS:480,480 ALL_REGS:480,480 MEM:320,320
  a50(r238,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:660,660 VFP_LO_REGS:660,660 ALL_REGS:660,660 MEM:440,440
  a51(r239,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:660,660 VFP_LO_REGS:660,660 ALL_REGS:660,660 MEM:440,440
  a52(r235,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:960,960 VFP_LO_REGS:960,960 ALL_REGS:960,960 MEM:640,640
  a53(r236,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:960,960 VFP_LO_REGS:960,960 ALL_REGS:960,960 MEM:640,640
  a54(r232,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:1380,1380 VFP_LO_REGS:1380,1380 ALL_REGS:1380,1380 MEM:920,920
  a55(r172,l1) costs: LO_REGS:0,0 HI_REGS:444,444 CALLER_SAVE_REGS:444,444 EVEN_REG:444,444 GENERAL_REGS:444,444 VFP_D0_D7_REGS:6660,6660 VFP_LO_REGS:6660,6660 ALL_REGS:6660,6660 MEM:4440,4440
  a56(r228,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:6660,6660 VFP_LO_REGS:6660,6660 ALL_REGS:6660,6660 MEM:4440,4440
  a57(r227,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:6660,6660 VFP_LO_REGS:6660,6660 ALL_REGS:6660,6660 MEM:4440,4440
  a58(r225,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:6660,6660 VFP_LO_REGS:6660,6660 ALL_REGS:6660,6660 MEM:4440,4440
  a59(r171,l1) costs: LO_REGS:0,0 HI_REGS:444,444 CALLER_SAVE_REGS:444,444 EVEN_REG:444,444 GENERAL_REGS:444,444 VFP_D0_D7_REGS:3330,3330 VFP_LO_REGS:3330,3330 ALL_REGS:3330,3330 MEM:2220,2220
  a60(r138,l1) costs: LO_REGS:0,0 HI_REGS:444,444 CALLER_SAVE_REGS:444,444 EVEN_REG:444,444 GENERAL_REGS:444,444 VFP_D0_D7_REGS:6660,6660 VFP_LO_REGS:6660,6660 ALL_REGS:6660,6660 MEM:4440,4440
  a61(r137,l1) costs: LO_REGS:0,0 HI_REGS:444,444 CALLER_SAVE_REGS:444,444 EVEN_REG:444,444 GENERAL_REGS:444,444 VFP_D0_D7_REGS:6660,6660 VFP_LO_REGS:6660,6660 ALL_REGS:6660,6660 MEM:4440,4440
  a62(r136,l1) costs: LO_REGS:0,0 HI_REGS:444,444 CALLER_SAVE_REGS:444,444 EVEN_REG:444,444 GENERAL_REGS:444,444 VFP_D0_D7_REGS:6660,6660 VFP_LO_REGS:6660,6660 ALL_REGS:6660,6660 MEM:4440,4440
  a63(r135,l1) costs: LO_REGS:0,0 HI_REGS:444,444 CALLER_SAVE_REGS:444,444 EVEN_REG:444,444 GENERAL_REGS:444,444 VFP_D0_D7_REGS:6660,6660 VFP_LO_REGS:6660,6660 ALL_REGS:6660,6660 MEM:4440,4440
  a64(r170,l1) costs: LO_REGS:0,0 HI_REGS:890,890 CALLER_SAVE_REGS:890,890 EVEN_REG:890,890 GENERAL_REGS:890,890 VFP_D0_D7_REGS:13350,13350 VFP_LO_REGS:13350,13350 ALL_REGS:13350,13350 MEM:8900,8900
  a65(r169,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:13350,13350 VFP_LO_REGS:13350,13350 ALL_REGS:13350,13350 MEM:8900,8900
  a66(r261,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:15600,15600 VFP_LO_REGS:15600,15600 ALL_REGS:15600,15600 MEM:10400,10400
  a67(r181,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:17730,17730 VFP_LO_REGS:17730,17730 ALL_REGS:17730,17730 MEM:11820,11820
  a68(r168,l1) costs: LO_REGS:0,0 HI_REGS:890,890 CALLER_SAVE_REGS:890,890 EVEN_REG:890,890 GENERAL_REGS:890,890 VFP_D0_D7_REGS:13350,13350 VFP_LO_REGS:13350,13350 ALL_REGS:13350,13350 MEM:8900,8900
  a69(r191,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:6795,6795 VFP_LO_REGS:6795,6795 ALL_REGS:6795,6795 MEM:4530,4530
  a70(r167,l1) costs: LO_REGS:0,0 HI_REGS:302,302 CALLER_SAVE_REGS:302,302 EVEN_REG:302,302 GENERAL_REGS:302,302 VFP_D0_D7_REGS:4530,4530 VFP_LO_REGS:4530,4530 ALL_REGS:4530,4530 MEM:3020,3020
  a71(r166,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:4530,4530 VFP_LO_REGS:4530,4530 ALL_REGS:4530,4530 MEM:3020,3020
  a72(r217,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:4530,4530 VFP_LO_REGS:4530,4530 ALL_REGS:4530,4530 MEM:3020,3020
  a73(r165,l1) costs: LO_REGS:0,0 HI_REGS:302,302 CALLER_SAVE_REGS:302,302 EVEN_REG:302,302 GENERAL_REGS:302,302 VFP_D0_D7_REGS:4530,4530 VFP_LO_REGS:4530,4530 ALL_REGS:4530,4530 MEM:3020,3020
  a74(r214,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:4530,4530 VFP_LO_REGS:4530,4530 ALL_REGS:4530,4530 MEM:3020,3020
  a75(r128,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:6795,6795 VFP_LO_REGS:6795,6795 ALL_REGS:6795,6795 MEM:4530,4530
  a76(r218,l1) costs: LO_REGS:0,0 HI_REGS:302,302 CALLER_SAVE_REGS:302,302 EVEN_REG:302,302 GENERAL_REGS:302,302 VFP_D0_D7_REGS:4530,4530 VFP_LO_REGS:4530,4530 ALL_REGS:4530,4530 MEM:0,0
  a77(r213,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:4530,4530 VFP_LO_REGS:4530,4530 ALL_REGS:4530,4530 MEM:3020,3020
  a78(r211,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:4530,4530 VFP_LO_REGS:4530,4530 ALL_REGS:4530,4530 MEM:3020,3020
  a79(r115,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:28335,28335 VFP_LO_REGS:28335,28335 ALL_REGS:28335,28335 MEM:18890,18890
  a80(r164,l1) costs: LO_REGS:0,0 HI_REGS:586,586 CALLER_SAVE_REGS:586,586 EVEN_REG:586,586 GENERAL_REGS:586,586 VFP_D0_D7_REGS:8790,8790 VFP_LO_REGS:8790,8790 ALL_REGS:8790,8790 MEM:5860,5860
  a81(r163,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:8790,8790 VFP_LO_REGS:8790,8790 ALL_REGS:8790,8790 MEM:5860,5860
  a82(r209,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:8790,8790 VFP_LO_REGS:8790,8790 ALL_REGS:8790,8790 MEM:5860,5860
  a83(r210,l1) costs: LO_REGS:0,0 HI_REGS:586,586 CALLER_SAVE_REGS:586,586 EVEN_REG:586,586 GENERAL_REGS:586,586 VFP_D0_D7_REGS:8790,8790 VFP_LO_REGS:8790,8790 ALL_REGS:8790,8790 MEM:0,0
  a84(r162,l1) costs: LO_REGS:0,0 HI_REGS:586,586 CALLER_SAVE_REGS:586,586 EVEN_REG:586,586 GENERAL_REGS:586,586 VFP_D0_D7_REGS:8790,8790 VFP_LO_REGS:8790,8790 ALL_REGS:8790,8790 MEM:5860,5860
  a85(r207,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3330,3330 VFP_LO_REGS:3330,3330 ALL_REGS:3330,3330 MEM:2220,2220
  a86(r208,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:3330,3330 VFP_LO_REGS:3330,3330 ALL_REGS:3330,3330 MEM:2220,2220
  a87(r161,l1) costs: LO_REGS:0,0 HI_REGS:364,364 CALLER_SAVE_REGS:364,364 EVEN_REG:364,364 GENERAL_REGS:364,364 VFP_D0_D7_REGS:5460,5460 VFP_LO_REGS:5460,5460 ALL_REGS:5460,5460 MEM:3640,3640
  a88(r160,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:5460,5460 VFP_LO_REGS:5460,5460 ALL_REGS:5460,5460 MEM:3640,3640
  a89(r204,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:5460,5460 VFP_LO_REGS:5460,5460 ALL_REGS:5460,5460 MEM:3640,3640
  a90(r203,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:5460,5460 VFP_LO_REGS:5460,5460 ALL_REGS:5460,5460 MEM:3640,3640
  a91(r159,l1) costs: LO_REGS:0,0 HI_REGS:364,364 CALLER_SAVE_REGS:364,364 EVEN_REG:364,364 GENERAL_REGS:364,364 VFP_D0_D7_REGS:5460,5460 VFP_LO_REGS:5460,5460 ALL_REGS:5460,5460 MEM:3640,3640
  a92(r113,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:29430,29430 VFP_LO_REGS:29430,29430 ALL_REGS:29430,29430 MEM:19620,19620
  a93(r197,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:8190,8190 VFP_LO_REGS:8190,8190 ALL_REGS:8190,8190 MEM:5460,5460
  a94(r158,l1) costs: LO_REGS:0,0 HI_REGS:364,364 CALLER_SAVE_REGS:364,364 EVEN_REG:364,364 GENERAL_REGS:364,364 VFP_D0_D7_REGS:5460,5460 VFP_LO_REGS:5460,5460 ALL_REGS:5460,5460 MEM:3640,3640
  a95(r157,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:5460,5460 VFP_LO_REGS:5460,5460 ALL_REGS:5460,5460 MEM:3640,3640
  a96(r199,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:5460,5460 VFP_LO_REGS:5460,5460 ALL_REGS:5460,5460 MEM:3640,3640
  a97(r156,l1) costs: LO_REGS:0,0 HI_REGS:364,364 CALLER_SAVE_REGS:364,364 EVEN_REG:364,364 GENERAL_REGS:364,364 VFP_D0_D7_REGS:5460,5460 VFP_LO_REGS:5460,5460 ALL_REGS:5460,5460 MEM:3640,3640
  a98(r198,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:5460,5460 VFP_LO_REGS:5460,5460 ALL_REGS:5460,5460 MEM:3640,3640
  a99(r200,l1) costs: LO_REGS:0,0 HI_REGS:364,364 CALLER_SAVE_REGS:364,364 EVEN_REG:364,364 GENERAL_REGS:364,364 VFP_D0_D7_REGS:5460,5460 VFP_LO_REGS:5460,5460 ALL_REGS:5460,5460 MEM:0,0
  a100(r196,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:13350,13350 VFP_LO_REGS:13350,13350 ALL_REGS:13350,13350 MEM:8900,8900

   Insn 190(l0): point = 1
   Insn 29(l0): point = 3
   Insn 243(l0): point = 5
   Insn 232(l0): point = 7
   Insn 221(l0): point = 9
   Insn 210(l0): point = 11
   Insn 199(l0): point = 13
   Insn 263(l0): point = 15
   Insn 167(l0): point = 17
   Insn 6(l0): point = 19
   Insn 5(l0): point = 21
   Insn 21(l0): point = 24
   Insn 2(l0): point = 26
   Insn 19(l0): point = 28
   Insn 448(l0): point = 30
   Insn 3(l0): point = 32
   Insn 449(l0): point = 34
   Insn 35(l1): point = 37
   Insn 34(l1): point = 39
   Insn 30(l1): point = 41
   Insn 372(l1): point = 44
   Insn 371(l1): point = 46
   Insn 369(l1): point = 48
   Insn 366(l1): point = 50
   Insn 362(l1): point = 53
   Insn 355(l1): point = 56
   Insn 474(l1): point = 59
   Insn 349(l1): point = 61
   Insn 347(l1): point = 64
   Insn 346(l1): point = 66
   Insn 340(l1): point = 68
   Insn 337(l1): point = 70
   Insn 330(l1): point = 73
   Insn 472(l1): point = 76
   Insn 324(l1): point = 78
   Insn 322(l1): point = 81
   Insn 321(l1): point = 83
   Insn 315(l1): point = 85
   Insn 312(l1): point = 87
   Insn 305(l1): point = 90
   Insn 470(l1): point = 93
   Insn 299(l1): point = 95
   Insn 297(l1): point = 98
   Insn 296(l1): point = 100
   Insn 290(l1): point = 102
   Insn 287(l1): point = 104
   Insn 280(l1): point = 107
   Insn 468(l1): point = 110
   Insn 274(l1): point = 112
   Insn 272(l1): point = 115
   Insn 271(l1): point = 117
   Insn 267(l1): point = 119
   Insn 264(l1): point = 121
   Insn 261(l1): point = 123
   Insn 464(l1): point = 126
   Insn 238(l1): point = 128
   Insn 237(l1): point = 130
   Insn 236(l1): point = 132
   Insn 462(l1): point = 135
   Insn 227(l1): point = 137
   Insn 226(l1): point = 139
   Insn 225(l1): point = 141
   Insn 197(l1): point = 144
   Insn 196(l1): point = 146
   Insn 193(l1): point = 148
   Insn 191(l1): point = 150
   Insn 185(l1): point = 152
   Insn 189(l1): point = 154
   Insn 188(l1): point = 156
   Insn 477(l1): point = 158
   Insn 476(l1): point = 160
   Insn 182(l1): point = 162
   Insn 178(l1): point = 164
   Insn 176(l1): point = 166
   Insn 175(l1): point = 168
   Insn 174(l1): point = 170
   Insn 171(l1): point = 172
   Insn 169(l1): point = 174
   Insn 168(l1): point = 176
   Insn 458(l1): point = 179
   Insn 205(l1): point = 181
   Insn 204(l1): point = 183
   Insn 460(l1): point = 186
   Insn 216(l1): point = 188
   Insn 215(l1): point = 190
   Insn 214(l1): point = 192
   Insn 256(l1): point = 195
   Insn 255(l1): point = 197
   Insn 254(l1): point = 199
   Insn 466(l1): point = 202
   Insn 249(l1): point = 204
   Insn 248(l1): point = 206
   Insn 247(l1): point = 208
   Insn 245(l1): point = 211
   Insn 244(l1): point = 213
   Insn 234(l1): point = 216
   Insn 233(l1): point = 218
   Insn 223(l1): point = 221
   Insn 222(l1): point = 223
   Insn 212(l1): point = 226
   Insn 211(l1): point = 228
   Insn 201(l1): point = 231
   Insn 200(l1): point = 233
   Insn 162(l1): point = 236
   Insn 161(l1): point = 238
   Insn 157(l1): point = 240
   Insn 154(l1): point = 242
   Insn 150(l1): point = 244
   Insn 147(l1): point = 246
   Insn 143(l1): point = 249
   Insn 140(l1): point = 251
   Insn 135(l1): point = 253
   Insn 133(l1): point = 255
   Insn 139(l1): point = 257
   Insn 138(l1): point = 259
   Insn 127(l1): point = 261
   Insn 131(l1): point = 263
   Insn 130(l1): point = 265
   Insn 126(l1): point = 267
   Insn 124(l1): point = 269
   Insn 414(l1): point = 271
   Insn 453(l1): point = 274
   Insn 93(l1): point = 276
   Insn 92(l1): point = 278
   Insn 456(l1): point = 281
   Insn 413(l1): point = 283
   Insn 119(l1): point = 286
   Insn 118(l1): point = 288
   Insn 116(l1): point = 290
   Insn 113(l1): point = 292
   Insn 112(l1): point = 294
   Insn 111(l1): point = 296
   Insn 108(l1): point = 298
   Insn 105(l1): point = 300
   Insn 100(l1): point = 303
   Insn 99(l1): point = 305
   Insn 98(l1): point = 307
   Insn 89(l1): point = 310
   Insn 88(l1): point = 312
   Insn 451(l1): point = 315
   Insn 81(l1): point = 317
   Insn 78(l1): point = 319
   Insn 77(l1): point = 321
   Insn 76(l1): point = 323
   Insn 72(l1): point = 325
   Insn 68(l1): point = 327
   Insn 57(l1): point = 329
   Insn 66(l1): point = 331
   Insn 63(l1): point = 333
   Insn 58(l1): point = 335
   Insn 56(l1): point = 337
   Insn 55(l1): point = 339
   Insn 62(l1): point = 341
   Insn 61(l1): point = 343
   Insn 52(l1): point = 345
   Insn 48(l1): point = 348
   Insn 47(l1): point = 350
   Insn 44(l1): point = 352
   Insn 43(l1): point = 354
   Insn 42(l1): point = 356
 a0(r263): [1..1]
 a1(r195): [1..3]
 a2(r269): [1..5]
 a3(r268): [1..7]
 a4(r267): [1..9]
 a5(r266): [1..11]
 a6(r265): [1..13]
 a7(r264): [1..15]
 a8(r262): [1..17]
 a9(r178): [1..19]
 a10(r154): [1..21]
 a11(r190): [1..28]
 a12(r193): [1..26]
 a13(r194): [1..32]
 a14(r270): [27..30]
 a15(r271): [33..34]
 a16(r154): [37..358]
 a17(r178): [37..358]
 a18(r190): [37..358]
 a19(r193): [37..358]
 a20(r194): [37..358]
 a21(r195): [37..358]
 a22(r262): [37..358]
 a23(r263): [37..358]
 a24(r264): [37..358]
 a25(r265): [37..358]
 a26(r266): [37..358]
 a27(r267): [37..358]
 a28(r268): [37..358]
 a29(r269): [37..358]
 a30(r153): [59..61] [54..56]
 a31(r177): [62..68] [57..58]
 a32(r155): [64..358] [57..58] [37..39]
 a33(r144): [62..119]
 a34(r114): [67..356]
 a35(r152): [76..78] [71..73]
 a36(r176): [79..85] [74..75]
 a37(r151): [93..95] [88..90]
 a38(r175): [96..102] [91..92]
 a39(r150): [110..112] [105..107]
 a40(r174): [113..121] [108..109]
 a41(r182): [179..235] [124..160]
 a42(r173): [179..235] [124..148]
 a43(r246): [196..197]
 a44(r141): [207..235] [198..201] [191..194] [184..185] [140..154] [131..134]
 a45(r247): [198..199]
 a46(r244): [205..206]
 a47(r245): [207..208]
 a48(r241): [129..130]
 a49(r242): [131..132]
 a50(r238): [138..139]
 a51(r239): [140..141]
 a52(r235): [189..190]
 a53(r236): [191..192]
 a54(r232): [182..183]
 a55(r172): [149..152]
 a56(r228): [149..150]
 a57(r227): [155..156]
 a58(r225): [161..162]
 a59(r171): [164..164]
 a60(r138): [167..168]
 a61(r137): [169..170]
 a62(r136): [173..174]
 a63(r135): [175..176]
 a64(r170): [241..242]
 a65(r169): [243..244]
 a66(r261): [281..283] [274..278] [243..271]
 a67(r181): [315..329] [281..303] [245..276]
 a68(r168): [245..246]
 a69(r191): [250..267]
 a70(r167): [250..251]
 a71(r166): [252..253]
 a72(r217): [252..257]
 a73(r165): [254..261]
 a74(r214): [254..255]
 a75(r128): [256..263]
 a76(r218): [258..259]
 a77(r213): [264..265]
 a78(r211): [268..269]
 a79(r115): [284..354] [279..280] [272..273]
 a80(r164): [291..292]
 a81(r163): [293..298]
 a82(r209): [293..294]
 a83(r210): [295..296]
 a84(r162): [299..300]
 a85(r207): [304..305]
 a86(r208): [306..307]
 a87(r161): [318..319]
 a88(r160): [320..325]
 a89(r204): [320..321]
 a90(r203): [322..323]
 a91(r159): [326..327]
 a92(r113): [326..358] [37..41]
 a93(r197): [330..337]
 a94(r158): [332..333]
 a95(r157): [334..335]
 a96(r199): [334..341]
 a97(r156): [336..345]
 a98(r198): [338..339]
 a99(r200): [342..343]
 a100(r196): [351..352]
Compressing live ranges: from 359 to 139 - 38%
Ranges after the compression:
 a0(r263): [0..0]
 a1(r195): [0..1]
 a2(r269): [0..1]
 a3(r268): [0..1]
 a4(r267): [0..1]
 a5(r266): [0..1]
 a6(r265): [0..1]
 a7(r264): [0..1]
 a8(r262): [0..1]
 a9(r178): [0..1]
 a10(r154): [0..1]
 a11(r190): [0..3]
 a12(r193): [0..1]
 a13(r194): [0..3]
 a14(r270): [2..3]
 a15(r271): [4..5]
 a16(r154): [6..138]
 a17(r178): [6..138]
 a18(r190): [6..138]
 a19(r193): [6..138]
 a20(r194): [6..138]
 a21(r195): [6..138]
 a22(r262): [6..138]
 a23(r263): [6..138]
 a24(r264): [6..138]
 a25(r265): [6..138]
 a26(r266): [6..138]
 a27(r267): [6..138]
 a28(r268): [6..138]
 a29(r269): [6..138]
 a30(r153): [12..13] [8..9]
 a31(r177): [14..15] [10..11]
 a32(r155): [14..138] [10..11] [6..7]
 a33(r144): [14..39]
 a34(r114): [14..138]
 a35(r152): [20..21] [16..17]
 a36(r176): [22..23] [18..19]
 a37(r151): [28..29] [24..25]
 a38(r175): [30..31] [26..27]
 a39(r150): [36..37] [32..33]
 a40(r174): [38..39] [34..35]
 a41(r182): [63..78] [40..51]
 a42(r173): [63..78] [40..47]
 a43(r246): [71..72]
 a44(r141): [77..78] [73..74] [69..70] [65..66] [46..49] [42..43]
 a45(r247): [73..74]
 a46(r244): [75..76]
 a47(r245): [77..78]
 a48(r241): [40..41]
 a49(r242): [42..43]
 a50(r238): [44..45]
 a51(r239): [46..47]
 a52(r235): [67..68]
 a53(r236): [69..70]
 a54(r232): [63..64]
 a55(r172): [48..49]
 a56(r228): [48..49]
 a57(r227): [50..51]
 a58(r225): [52..53]
 a59(r171): [54..54]
 a60(r138): [55..56]
 a61(r137): [57..58]
 a62(r136): [59..60]
 a63(r135): [61..62]
 a64(r170): [79..80]
 a65(r169): [81..82]
 a66(r261): [105..106] [101..102] [81..98]
 a67(r181): [119..126] [105..114] [83..102]
 a68(r168): [83..84]
 a69(r191): [85..96]
 a70(r167): [85..86]
 a71(r166): [87..88]
 a72(r217): [87..92]
 a73(r165): [89..94]
 a74(r214): [89..90]
 a75(r128): [91..94]
 a76(r218): [93..94]
 a77(r213): [95..96]
 a78(r211): [97..98]
 a79(r115): [107..138] [103..104] [99..100]
 a80(r164): [107..108]
 a81(r163): [109..112]
 a82(r209): [109..110]
 a83(r210): [111..112]
 a84(r162): [113..114]
 a85(r207): [115..116]
 a86(r208): [117..118]
 a87(r161): [119..120]
 a88(r160): [121..124]
 a89(r204): [121..122]
 a90(r203): [123..124]
 a91(r159): [125..126]
 a92(r113): [125..138] [6..7]
 a93(r197): [127..132]
 a94(r158): [127..128]
 a95(r157): [129..130]
 a96(r199): [129..134]
 a97(r156): [131..136]
 a98(r198): [133..134]
 a99(r200): [135..136]
 a100(r196): [137..138]
    Creating cap  a101(r153,l0: a30(r153,l1))
    Creating cap  a102(r177,l0: a31(r177,l1))
    Creating cap  a103(r155,l0: a32(r155,l1))
    Creating cap  a104(r144,l0: a33(r144,l1))
    Creating cap  a105(r114,l0: a34(r114,l1))
    Creating cap  a106(r152,l0: a35(r152,l1))
    Creating cap  a107(r176,l0: a36(r176,l1))
    Creating cap  a108(r151,l0: a37(r151,l1))
    Creating cap  a109(r175,l0: a38(r175,l1))
    Creating cap  a110(r150,l0: a39(r150,l1))
    Creating cap  a111(r174,l0: a40(r174,l1))
    Creating cap  a112(r182,l0: a41(r182,l1))
    Creating cap  a113(r173,l0: a42(r173,l1))
    Creating cap  a114(r246,l0: a43(r246,l1))
    Creating cap  a115(r141,l0: a44(r141,l1))
    Creating cap  a116(r247,l0: a45(r247,l1))
    Creating cap  a117(r244,l0: a46(r244,l1))
    Creating cap  a118(r245,l0: a47(r245,l1))
    Creating cap  a119(r241,l0: a48(r241,l1))
    Creating cap  a120(r242,l0: a49(r242,l1))
    Creating cap  a121(r238,l0: a50(r238,l1))
    Creating cap  a122(r239,l0: a51(r239,l1))
    Creating cap  a123(r235,l0: a52(r235,l1))
    Creating cap  a124(r236,l0: a53(r236,l1))
    Creating cap  a125(r232,l0: a54(r232,l1))
    Creating cap  a126(r172,l0: a55(r172,l1))
    Creating cap  a127(r228,l0: a56(r228,l1))
    Creating cap  a128(r227,l0: a57(r227,l1))
    Creating cap  a129(r225,l0: a58(r225,l1))
    Creating cap  a130(r171,l0: a59(r171,l1))
    Creating cap  a131(r138,l0: a60(r138,l1))
    Creating cap  a132(r137,l0: a61(r137,l1))
    Creating cap  a133(r136,l0: a62(r136,l1))
    Creating cap  a134(r135,l0: a63(r135,l1))
    Creating cap  a135(r170,l0: a64(r170,l1))
    Creating cap  a136(r169,l0: a65(r169,l1))
    Creating cap  a137(r261,l0: a66(r261,l1))
    Creating cap  a138(r181,l0: a67(r181,l1))
    Creating cap  a139(r168,l0: a68(r168,l1))
    Creating cap  a140(r191,l0: a69(r191,l1))
    Creating cap  a141(r167,l0: a70(r167,l1))
    Creating cap  a142(r166,l0: a71(r166,l1))
    Creating cap  a143(r217,l0: a72(r217,l1))
    Creating cap  a144(r165,l0: a73(r165,l1))
    Creating cap  a145(r214,l0: a74(r214,l1))
    Creating cap  a146(r128,l0: a75(r128,l1))
    Creating cap  a147(r218,l0: a76(r218,l1))
    Creating cap  a148(r213,l0: a77(r213,l1))
    Creating cap  a149(r211,l0: a78(r211,l1))
    Creating cap  a150(r115,l0: a79(r115,l1))
    Creating cap  a151(r164,l0: a80(r164,l1))
    Creating cap  a152(r163,l0: a81(r163,l1))
    Creating cap  a153(r209,l0: a82(r209,l1))
    Creating cap  a154(r210,l0: a83(r210,l1))
    Creating cap  a155(r162,l0: a84(r162,l1))
    Creating cap  a156(r207,l0: a85(r207,l1))
    Creating cap  a157(r208,l0: a86(r208,l1))
    Creating cap  a158(r161,l0: a87(r161,l1))
    Creating cap  a159(r160,l0: a88(r160,l1))
    Creating cap  a160(r204,l0: a89(r204,l1))
    Creating cap  a161(r203,l0: a90(r203,l1))
    Creating cap  a162(r159,l0: a91(r159,l1))
    Creating cap  a163(r113,l0: a92(r113,l1))
    Creating cap  a164(r197,l0: a93(r197,l1))
    Creating cap  a165(r158,l0: a94(r158,l1))
    Creating cap  a166(r157,l0: a95(r157,l1))
    Creating cap  a167(r199,l0: a96(r199,l1))
    Creating cap  a168(r156,l0: a97(r156,l1))
    Creating cap  a169(r198,l0: a98(r198,l1))
    Creating cap  a170(r200,l0: a99(r200,l1))
    Creating cap  a171(r196,l0: a100(r196,l1))
+++Allocating 3216 bytes for conflict table (uncompressed size 4128)
;; a0(r263,l0) conflicts: a1(r195,l0) a2(r269,l0) a3(r268,l0) a4(r267,l0) a5(r266,l0) a6(r265,l0) a7(r264,l0) a8(r262,l0) a9(r178,l0) a10(r154,l0) a11(r190,l0) a12(r193,l0) a13(r194,l0) a103(r155,l0) a163(r113,l0) a101(r153,l0) a102(r177,l0) a104(r144,l0) a105(r114,l0) a106(r152,l0) a107(r176,l0) a108(r151,l0) a109(r175,l0) a110(r150,l0) a111(r174,l0) a119(r241,l0) a112(r182,l0) a113(r173,l0) a120(r242,l0) a115(r141,l0) a121(r238,l0) a122(r239,l0) a126(r172,l0) a127(r228,l0) a128(r227,l0) a129(r225,l0) a130(r171,l0) a131(r138,l0) a132(r137,l0) a133(r136,l0) a134(r135,l0) a125(r232,l0) a123(r235,l0) a124(r236,l0) a114(r246,l0) a116(r247,l0) a117(r244,l0) a118(r245,l0) a135(r170,l0) a136(r169,l0) a137(r261,l0) a139(r168,l0) a138(r181,l0) a141(r167,l0) a140(r191,l0) a142(r166,l0) a143(r217,l0) a145(r214,l0) a144(r165,l0) a146(r128,l0) a147(r218,l0) a148(r213,l0) a149(r211,l0) a150(r115,l0) a151(r164,l0) a153(r209,l0) a152(r163,l0) a154(r210,l0) a155(r162,l0) a156(r207,l0) a157(r208,l0) a158(r161,l0) a160(r204,l0) a159(r160,l0) a161(r203,l0) a162(r159,l0) a165(r158,l0) a164(r197,l0) a166(r157,l0) a167(r199,l0) a168(r156,l0) a169(r198,l0) a170(r200,l0) a171(r196,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r195,l0) conflicts: a0(r263,l0) a2(r269,l0) a3(r268,l0) a4(r267,l0) a5(r266,l0) a6(r265,l0) a7(r264,l0) a8(r262,l0) a9(r178,l0) a10(r154,l0) a11(r190,l0) a12(r193,l0) a13(r194,l0) a103(r155,l0) a163(r113,l0) a101(r153,l0) a102(r177,l0) a104(r144,l0) a105(r114,l0) a106(r152,l0) a107(r176,l0) a108(r151,l0) a109(r175,l0) a110(r150,l0) a111(r174,l0) a119(r241,l0) a112(r182,l0) a113(r173,l0) a120(r242,l0) a115(r141,l0) a121(r238,l0) a122(r239,l0) a126(r172,l0) a127(r228,l0) a128(r227,l0) a129(r225,l0) a130(r171,l0) a131(r138,l0) a132(r137,l0) a133(r136,l0) a134(r135,l0) a125(r232,l0) a123(r235,l0) a124(r236,l0) a114(r246,l0) a116(r247,l0) a117(r244,l0) a118(r245,l0) a135(r170,l0) a136(r169,l0) a137(r261,l0) a139(r168,l0) a138(r181,l0) a141(r167,l0) a140(r191,l0) a142(r166,l0) a143(r217,l0) a145(r214,l0) a144(r165,l0) a146(r128,l0) a147(r218,l0) a148(r213,l0) a149(r211,l0) a150(r115,l0) a151(r164,l0) a153(r209,l0) a152(r163,l0) a154(r210,l0) a155(r162,l0) a156(r207,l0) a157(r208,l0) a158(r161,l0) a160(r204,l0) a159(r160,l0) a161(r203,l0) a162(r159,l0) a165(r158,l0) a164(r197,l0) a166(r157,l0) a167(r199,l0) a168(r156,l0) a169(r198,l0) a170(r200,l0) a171(r196,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r269,l0) conflicts: a0(r263,l0) a1(r195,l0) a3(r268,l0) a4(r267,l0) a5(r266,l0) a6(r265,l0) a7(r264,l0) a8(r262,l0) a9(r178,l0) a10(r154,l0) a11(r190,l0) a12(r193,l0) a13(r194,l0) a103(r155,l0) a163(r113,l0) a101(r153,l0) a102(r177,l0) a104(r144,l0) a105(r114,l0) a106(r152,l0) a107(r176,l0) a108(r151,l0) a109(r175,l0) a110(r150,l0) a111(r174,l0) a119(r241,l0) a112(r182,l0) a113(r173,l0) a120(r242,l0) a115(r141,l0) a121(r238,l0) a122(r239,l0) a126(r172,l0) a127(r228,l0) a128(r227,l0) a129(r225,l0) a130(r171,l0) a131(r138,l0) a132(r137,l0) a133(r136,l0) a134(r135,l0) a125(r232,l0) a123(r235,l0) a124(r236,l0) a114(r246,l0) a116(r247,l0) a117(r244,l0) a118(r245,l0) a135(r170,l0) a136(r169,l0) a137(r261,l0) a139(r168,l0) a138(r181,l0) a141(r167,l0) a140(r191,l0) a142(r166,l0) a143(r217,l0) a145(r214,l0) a144(r165,l0) a146(r128,l0) a147(r218,l0) a148(r213,l0) a149(r211,l0) a150(r115,l0) a151(r164,l0) a153(r209,l0) a152(r163,l0) a154(r210,l0) a155(r162,l0) a156(r207,l0) a157(r208,l0) a158(r161,l0) a160(r204,l0) a159(r160,l0) a161(r203,l0) a162(r159,l0) a165(r158,l0) a164(r197,l0) a166(r157,l0) a167(r199,l0) a168(r156,l0) a169(r198,l0) a170(r200,l0) a171(r196,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r268,l0) conflicts: a0(r263,l0) a1(r195,l0) a2(r269,l0) a4(r267,l0) a5(r266,l0) a6(r265,l0) a7(r264,l0) a8(r262,l0) a9(r178,l0) a10(r154,l0) a11(r190,l0) a12(r193,l0) a13(r194,l0) a103(r155,l0) a163(r113,l0) a101(r153,l0) a102(r177,l0) a104(r144,l0) a105(r114,l0) a106(r152,l0) a107(r176,l0) a108(r151,l0) a109(r175,l0) a110(r150,l0) a111(r174,l0) a119(r241,l0) a112(r182,l0) a113(r173,l0) a120(r242,l0) a115(r141,l0) a121(r238,l0) a122(r239,l0) a126(r172,l0) a127(r228,l0) a128(r227,l0) a129(r225,l0) a130(r171,l0) a131(r138,l0) a132(r137,l0) a133(r136,l0) a134(r135,l0) a125(r232,l0) a123(r235,l0) a124(r236,l0) a114(r246,l0) a116(r247,l0) a117(r244,l0) a118(r245,l0) a135(r170,l0) a136(r169,l0) a137(r261,l0) a139(r168,l0) a138(r181,l0) a141(r167,l0) a140(r191,l0) a142(r166,l0) a143(r217,l0) a145(r214,l0) a144(r165,l0) a146(r128,l0) a147(r218,l0) a148(r213,l0) a149(r211,l0) a150(r115,l0) a151(r164,l0) a153(r209,l0) a152(r163,l0) a154(r210,l0) a155(r162,l0) a156(r207,l0) a157(r208,l0) a158(r161,l0) a160(r204,l0) a159(r160,l0) a161(r203,l0) a162(r159,l0) a165(r158,l0) a164(r197,l0) a166(r157,l0) a167(r199,l0) a168(r156,l0) a169(r198,l0) a170(r200,l0) a171(r196,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a4(r267,l0) conflicts: a0(r263,l0) a1(r195,l0) a2(r269,l0) a3(r268,l0) a5(r266,l0) a6(r265,l0) a7(r264,l0) a8(r262,l0) a9(r178,l0) a10(r154,l0) a11(r190,l0) a12(r193,l0) a13(r194,l0) a103(r155,l0) a163(r113,l0) a101(r153,l0) a102(r177,l0) a104(r144,l0) a105(r114,l0) a106(r152,l0) a107(r176,l0) a108(r151,l0) a109(r175,l0) a110(r150,l0) a111(r174,l0) a119(r241,l0) a112(r182,l0) a113(r173,l0) a120(r242,l0) a115(r141,l0) a121(r238,l0) a122(r239,l0) a126(r172,l0) a127(r228,l0) a128(r227,l0) a129(r225,l0) a130(r171,l0) a131(r138,l0) a132(r137,l0) a133(r136,l0) a134(r135,l0) a125(r232,l0) a123(r235,l0) a124(r236,l0) a114(r246,l0) a116(r247,l0) a117(r244,l0) a118(r245,l0) a135(r170,l0) a136(r169,l0) a137(r261,l0) a139(r168,l0) a138(r181,l0) a141(r167,l0) a140(r191,l0) a142(r166,l0) a143(r217,l0) a145(r214,l0) a144(r165,l0) a146(r128,l0) a147(r218,l0) a148(r213,l0) a149(r211,l0) a150(r115,l0) a151(r164,l0) a153(r209,l0) a152(r163,l0) a154(r210,l0) a155(r162,l0) a156(r207,l0) a157(r208,l0) a158(r161,l0) a160(r204,l0) a159(r160,l0) a161(r203,l0) a162(r159,l0) a165(r158,l0) a164(r197,l0) a166(r157,l0) a167(r199,l0) a168(r156,l0) a169(r198,l0) a170(r200,l0) a171(r196,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a5(r266,l0) conflicts: a0(r263,l0) a1(r195,l0) a2(r269,l0) a3(r268,l0) a4(r267,l0) a6(r265,l0) a7(r264,l0) a8(r262,l0) a9(r178,l0) a10(r154,l0) a11(r190,l0) a12(r193,l0) a13(r194,l0) a103(r155,l0) a163(r113,l0) a101(r153,l0) a102(r177,l0) a104(r144,l0) a105(r114,l0) a106(r152,l0) a107(r176,l0) a108(r151,l0) a109(r175,l0) a110(r150,l0) a111(r174,l0) a119(r241,l0) a112(r182,l0) a113(r173,l0) a120(r242,l0) a115(r141,l0) a121(r238,l0) a122(r239,l0) a126(r172,l0) a127(r228,l0) a128(r227,l0) a129(r225,l0) a130(r171,l0) a131(r138,l0) a132(r137,l0) a133(r136,l0) a134(r135,l0) a125(r232,l0) a123(r235,l0) a124(r236,l0) a114(r246,l0) a116(r247,l0) a117(r244,l0) a118(r245,l0) a135(r170,l0) a136(r169,l0) a137(r261,l0) a139(r168,l0) a138(r181,l0) a141(r167,l0) a140(r191,l0) a142(r166,l0) a143(r217,l0) a145(r214,l0) a144(r165,l0) a146(r128,l0) a147(r218,l0) a148(r213,l0) a149(r211,l0) a150(r115,l0) a151(r164,l0) a153(r209,l0) a152(r163,l0) a154(r210,l0) a155(r162,l0) a156(r207,l0) a157(r208,l0) a158(r161,l0) a160(r204,l0) a159(r160,l0) a161(r203,l0) a162(r159,l0) a165(r158,l0) a164(r197,l0) a166(r157,l0) a167(r199,l0) a168(r156,l0) a169(r198,l0) a170(r200,l0) a171(r196,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a6(r265,l0) conflicts: a0(r263,l0) a1(r195,l0) a2(r269,l0) a3(r268,l0) a4(r267,l0) a5(r266,l0) a7(r264,l0) a8(r262,l0) a9(r178,l0) a10(r154,l0) a11(r190,l0) a12(r193,l0) a13(r194,l0) a103(r155,l0) a163(r113,l0) a101(r153,l0) a102(r177,l0) a104(r144,l0) a105(r114,l0) a106(r152,l0) a107(r176,l0) a108(r151,l0) a109(r175,l0) a110(r150,l0) a111(r174,l0) a119(r241,l0) a112(r182,l0) a113(r173,l0) a120(r242,l0) a115(r141,l0) a121(r238,l0) a122(r239,l0) a126(r172,l0) a127(r228,l0) a128(r227,l0) a129(r225,l0) a130(r171,l0) a131(r138,l0) a132(r137,l0) a133(r136,l0) a134(r135,l0) a125(r232,l0) a123(r235,l0) a124(r236,l0) a114(r246,l0) a116(r247,l0) a117(r244,l0) a118(r245,l0) a135(r170,l0) a136(r169,l0) a137(r261,l0) a139(r168,l0) a138(r181,l0) a141(r167,l0) a140(r191,l0) a142(r166,l0) a143(r217,l0) a145(r214,l0) a144(r165,l0) a146(r128,l0) a147(r218,l0) a148(r213,l0) a149(r211,l0) a150(r115,l0) a151(r164,l0) a153(r209,l0) a152(r163,l0) a154(r210,l0) a155(r162,l0) a156(r207,l0) a157(r208,l0) a158(r161,l0) a160(r204,l0) a159(r160,l0) a161(r203,l0) a162(r159,l0) a165(r158,l0) a164(r197,l0) a166(r157,l0) a167(r199,l0) a168(r156,l0) a169(r198,l0) a170(r200,l0) a171(r196,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a7(r264,l0) conflicts: a0(r263,l0) a1(r195,l0) a2(r269,l0) a3(r268,l0) a4(r267,l0) a5(r266,l0) a6(r265,l0) a8(r262,l0) a9(r178,l0) a10(r154,l0) a11(r190,l0) a12(r193,l0) a13(r194,l0) a103(r155,l0) a163(r113,l0) a101(r153,l0) a102(r177,l0) a104(r144,l0) a105(r114,l0) a106(r152,l0) a107(r176,l0) a108(r151,l0) a109(r175,l0) a110(r150,l0) a111(r174,l0) a119(r241,l0) a112(r182,l0) a113(r173,l0) a120(r242,l0) a115(r141,l0) a121(r238,l0) a122(r239,l0) a126(r172,l0) a127(r228,l0) a128(r227,l0) a129(r225,l0) a130(r171,l0) a131(r138,l0) a132(r137,l0) a133(r136,l0) a134(r135,l0) a125(r232,l0) a123(r235,l0) a124(r236,l0) a114(r246,l0) a116(r247,l0) a117(r244,l0) a118(r245,l0) a135(r170,l0) a136(r169,l0) a137(r261,l0) a139(r168,l0) a138(r181,l0) a141(r167,l0) a140(r191,l0) a142(r166,l0) a143(r217,l0) a145(r214,l0) a144(r165,l0) a146(r128,l0) a147(r218,l0) a148(r213,l0) a149(r211,l0) a150(r115,l0) a151(r164,l0) a153(r209,l0) a152(r163,l0) a154(r210,l0) a155(r162,l0) a156(r207,l0) a157(r208,l0) a158(r161,l0) a160(r204,l0) a159(r160,l0) a161(r203,l0) a162(r159,l0) a165(r158,l0) a164(r197,l0) a166(r157,l0) a167(r199,l0) a168(r156,l0) a169(r198,l0) a170(r200,l0) a171(r196,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a8(r262,l0) conflicts: a0(r263,l0) a1(r195,l0) a2(r269,l0) a3(r268,l0) a4(r267,l0) a5(r266,l0) a6(r265,l0) a7(r264,l0) a9(r178,l0) a10(r154,l0) a11(r190,l0) a12(r193,l0) a13(r194,l0) a103(r155,l0) a163(r113,l0) a101(r153,l0) a102(r177,l0) a104(r144,l0) a105(r114,l0) a106(r152,l0) a107(r176,l0) a108(r151,l0) a109(r175,l0) a110(r150,l0) a111(r174,l0) a119(r241,l0) a112(r182,l0) a113(r173,l0) a120(r242,l0) a115(r141,l0) a121(r238,l0) a122(r239,l0) a126(r172,l0) a127(r228,l0) a128(r227,l0) a129(r225,l0) a130(r171,l0) a131(r138,l0) a132(r137,l0) a133(r136,l0) a134(r135,l0) a125(r232,l0) a123(r235,l0) a124(r236,l0) a114(r246,l0) a116(r247,l0) a117(r244,l0) a118(r245,l0) a135(r170,l0) a136(r169,l0) a137(r261,l0) a139(r168,l0) a138(r181,l0) a141(r167,l0) a140(r191,l0) a142(r166,l0) a143(r217,l0) a145(r214,l0) a144(r165,l0) a146(r128,l0) a147(r218,l0) a148(r213,l0) a149(r211,l0) a150(r115,l0) a151(r164,l0) a153(r209,l0) a152(r163,l0) a154(r210,l0) a155(r162,l0) a156(r207,l0) a157(r208,l0) a158(r161,l0) a160(r204,l0) a159(r160,l0) a161(r203,l0) a162(r159,l0) a165(r158,l0) a164(r197,l0) a166(r157,l0) a167(r199,l0) a168(r156,l0) a169(r198,l0) a170(r200,l0) a171(r196,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a9(r178,l0) conflicts: a0(r263,l0) a1(r195,l0) a2(r269,l0) a3(r268,l0) a4(r267,l0) a5(r266,l0) a6(r265,l0) a7(r264,l0) a8(r262,l0) a10(r154,l0) a11(r190,l0) a12(r193,l0) a13(r194,l0) a103(r155,l0) a163(r113,l0) a101(r153,l0) a102(r177,l0) a104(r144,l0) a105(r114,l0) a106(r152,l0) a107(r176,l0) a108(r151,l0) a109(r175,l0) a110(r150,l0) a111(r174,l0) a119(r241,l0) a112(r182,l0) a113(r173,l0) a120(r242,l0) a115(r141,l0) a121(r238,l0) a122(r239,l0) a126(r172,l0) a127(r228,l0) a128(r227,l0) a129(r225,l0) a130(r171,l0) a131(r138,l0) a132(r137,l0) a133(r136,l0) a134(r135,l0) a125(r232,l0) a123(r235,l0) a124(r236,l0) a114(r246,l0) a116(r247,l0) a117(r244,l0) a118(r245,l0) a135(r170,l0) a136(r169,l0) a137(r261,l0) a139(r168,l0) a138(r181,l0) a141(r167,l0) a140(r191,l0) a142(r166,l0) a143(r217,l0) a145(r214,l0) a144(r165,l0) a146(r128,l0) a147(r218,l0) a148(r213,l0) a149(r211,l0) a150(r115,l0) a151(r164,l0) a153(r209,l0) a152(r163,l0) a154(r210,l0) a155(r162,l0) a156(r207,l0) a157(r208,l0) a158(r161,l0) a160(r204,l0) a159(r160,l0) a161(r203,l0) a162(r159,l0) a165(r158,l0) a164(r197,l0) a166(r157,l0) a167(r199,l0) a168(r156,l0) a169(r198,l0) a170(r200,l0) a171(r196,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a10(r154,l0) conflicts: a0(r263,l0) a1(r195,l0) a2(r269,l0) a3(r268,l0) a4(r267,l0) a5(r266,l0) a6(r265,l0) a7(r264,l0) a8(r262,l0) a9(r178,l0) a11(r190,l0) a12(r193,l0) a13(r194,l0) a103(r155,l0) a163(r113,l0) a101(r153,l0) a102(r177,l0) a104(r144,l0) a105(r114,l0) a106(r152,l0) a107(r176,l0) a108(r151,l0) a109(r175,l0) a110(r150,l0) a111(r174,l0) a119(r241,l0) a112(r182,l0) a113(r173,l0) a120(r242,l0) a115(r141,l0) a121(r238,l0) a122(r239,l0) a126(r172,l0) a127(r228,l0) a128(r227,l0) a129(r225,l0) a130(r171,l0) a131(r138,l0) a132(r137,l0) a133(r136,l0) a134(r135,l0) a125(r232,l0) a123(r235,l0) a124(r236,l0) a114(r246,l0) a116(r247,l0) a117(r244,l0) a118(r245,l0) a135(r170,l0) a136(r169,l0) a137(r261,l0) a139(r168,l0) a138(r181,l0) a141(r167,l0) a140(r191,l0) a142(r166,l0) a143(r217,l0) a145(r214,l0) a144(r165,l0) a146(r128,l0) a147(r218,l0) a148(r213,l0) a149(r211,l0) a150(r115,l0) a151(r164,l0) a153(r209,l0) a152(r163,l0) a154(r210,l0) a155(r162,l0) a156(r207,l0) a157(r208,l0) a158(r161,l0) a160(r204,l0) a159(r160,l0) a161(r203,l0) a162(r159,l0) a165(r158,l0) a164(r197,l0) a166(r157,l0) a167(r199,l0) a168(r156,l0) a169(r198,l0) a170(r200,l0) a171(r196,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a11(r190,l0) conflicts: a0(r263,l0) a1(r195,l0) a2(r269,l0) a3(r268,l0) a4(r267,l0) a5(r266,l0) a6(r265,l0) a7(r264,l0) a8(r262,l0) a9(r178,l0) a10(r154,l0) a12(r193,l0) a13(r194,l0) a14(r270,l0) a103(r155,l0) a163(r113,l0) a101(r153,l0) a102(r177,l0) a104(r144,l0) a105(r114,l0) a106(r152,l0) a107(r176,l0) a108(r151,l0) a109(r175,l0) a110(r150,l0) a111(r174,l0) a119(r241,l0) a112(r182,l0) a113(r173,l0) a120(r242,l0) a115(r141,l0) a121(r238,l0) a122(r239,l0) a126(r172,l0) a127(r228,l0) a128(r227,l0) a129(r225,l0) a130(r171,l0) a131(r138,l0) a132(r137,l0) a133(r136,l0) a134(r135,l0) a125(r232,l0) a123(r235,l0) a124(r236,l0) a114(r246,l0) a116(r247,l0) a117(r244,l0) a118(r245,l0) a135(r170,l0) a136(r169,l0) a137(r261,l0) a139(r168,l0) a138(r181,l0) a141(r167,l0) a140(r191,l0) a142(r166,l0) a143(r217,l0) a145(r214,l0) a144(r165,l0) a146(r128,l0) a147(r218,l0) a148(r213,l0) a149(r211,l0) a150(r115,l0) a151(r164,l0) a153(r209,l0) a152(r163,l0) a154(r210,l0) a155(r162,l0) a156(r207,l0) a157(r208,l0) a158(r161,l0) a160(r204,l0) a159(r160,l0) a161(r203,l0) a162(r159,l0) a165(r158,l0) a164(r197,l0) a166(r157,l0) a167(r199,l0) a168(r156,l0) a169(r198,l0) a170(r200,l0) a171(r196,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a12(r193,l0) conflicts: a0(r263,l0) a1(r195,l0) a2(r269,l0) a3(r268,l0) a4(r267,l0) a5(r266,l0) a6(r265,l0) a7(r264,l0) a8(r262,l0) a9(r178,l0) a10(r154,l0) a11(r190,l0) a13(r194,l0) a103(r155,l0) a163(r113,l0) a101(r153,l0) a102(r177,l0) a104(r144,l0) a105(r114,l0) a106(r152,l0) a107(r176,l0) a108(r151,l0) a109(r175,l0) a110(r150,l0) a111(r174,l0) a119(r241,l0) a112(r182,l0) a113(r173,l0) a120(r242,l0) a115(r141,l0) a121(r238,l0) a122(r239,l0) a126(r172,l0) a127(r228,l0) a128(r227,l0) a129(r225,l0) a130(r171,l0) a131(r138,l0) a132(r137,l0) a133(r136,l0) a134(r135,l0) a125(r232,l0) a123(r235,l0) a124(r236,l0) a114(r246,l0) a116(r247,l0) a117(r244,l0) a118(r245,l0) a135(r170,l0) a136(r169,l0) a137(r261,l0) a139(r168,l0) a138(r181,l0) a141(r167,l0) a140(r191,l0) a142(r166,l0) a143(r217,l0) a145(r214,l0) a144(r165,l0) a146(r128,l0) a147(r218,l0) a148(r213,l0) a149(r211,l0) a150(r115,l0) a151(r164,l0) a153(r209,l0) a152(r163,l0) a154(r210,l0) a155(r162,l0) a156(r207,l0) a157(r208,l0) a158(r161,l0) a160(r204,l0) a159(r160,l0) a161(r203,l0) a162(r159,l0) a165(r158,l0) a164(r197,l0) a166(r157,l0) a167(r199,l0) a168(r156,l0) a169(r198,l0) a170(r200,l0) a171(r196,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a13(r194,l0) conflicts: a0(r263,l0) a1(r195,l0) a2(r269,l0) a3(r268,l0) a4(r267,l0) a5(r266,l0) a6(r265,l0) a7(r264,l0) a8(r262,l0) a9(r178,l0) a10(r154,l0) a11(r190,l0) a12(r193,l0) a14(r270,l0) a103(r155,l0) a163(r113,l0) a101(r153,l0) a102(r177,l0) a104(r144,l0) a105(r114,l0) a106(r152,l0) a107(r176,l0) a108(r151,l0) a109(r175,l0) a110(r150,l0) a111(r174,l0) a119(r241,l0) a112(r182,l0) a113(r173,l0) a120(r242,l0) a115(r141,l0) a121(r238,l0) a122(r239,l0) a126(r172,l0) a127(r228,l0) a128(r227,l0) a129(r225,l0) a130(r171,l0) a131(r138,l0) a132(r137,l0) a133(r136,l0) a134(r135,l0) a125(r232,l0) a123(r235,l0) a124(r236,l0) a114(r246,l0) a116(r247,l0) a117(r244,l0) a118(r245,l0) a135(r170,l0) a136(r169,l0) a137(r261,l0) a139(r168,l0) a138(r181,l0) a141(r167,l0) a140(r191,l0) a142(r166,l0) a143(r217,l0) a145(r214,l0) a144(r165,l0) a146(r128,l0) a147(r218,l0) a148(r213,l0) a149(r211,l0) a150(r115,l0) a151(r164,l0) a153(r209,l0) a152(r163,l0) a154(r210,l0) a155(r162,l0) a156(r207,l0) a157(r208,l0) a158(r161,l0) a160(r204,l0) a159(r160,l0) a161(r203,l0) a162(r159,l0) a165(r158,l0) a164(r197,l0) a166(r157,l0) a167(r199,l0) a168(r156,l0) a169(r198,l0) a170(r200,l0) a171(r196,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a14(r270,l0) conflicts: a11(r190,l0) a13(r194,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a15(r271,l0) conflicts:
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a16(r154,l1) conflicts: a17(r178,l1) a18(r190,l1) a19(r193,l1) a20(r194,l1) a21(r195,l1) a22(r262,l1) a23(r263,l1) a24(r264,l1) a25(r265,l1) a26(r266,l1) a27(r267,l1) a28(r268,l1) a29(r269,l1) a32(r155,l1) a92(r113,l1) a30(r153,l1) a31(r177,l1) a33(r144,l1) a34(r114,l1) a35(r152,l1) a36(r176,l1) a37(r151,l1) a38(r175,l1) a39(r150,l1) a40(r174,l1) a48(r241,l1) a41(r182,l1) a42(r173,l1) a49(r242,l1) a44(r141,l1) a50(r238,l1) a51(r239,l1) a55(r172,l1) a56(r228,l1) a57(r227,l1) a58(r225,l1) a59(r171,l1) a60(r138,l1) a61(r137,l1) a62(r136,l1) a63(r135,l1) a54(r232,l1) a52(r235,l1) a53(r236,l1) a43(r246,l1) a45(r247,l1) a46(r244,l1) a47(r245,l1) a64(r170,l1) a65(r169,l1) a66(r261,l1) a68(r168,l1) a67(r181,l1) a70(r167,l1) a69(r191,l1) a71(r166,l1) a72(r217,l1) a74(r214,l1) a73(r165,l1) a75(r128,l1) a76(r218,l1) a77(r213,l1) a78(r211,l1) a79(r115,l1) a80(r164,l1) a82(r209,l1) a81(r163,l1) a83(r210,l1) a84(r162,l1) a85(r207,l1) a86(r208,l1) a87(r161,l1) a89(r204,l1) a88(r160,l1) a90(r203,l1) a91(r159,l1) a94(r158,l1) a93(r197,l1) a95(r157,l1) a96(r199,l1) a97(r156,l1) a98(r198,l1) a99(r200,l1) a100(r196,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a17(r178,l1) conflicts: a16(r154,l1) a18(r190,l1) a19(r193,l1) a20(r194,l1) a21(r195,l1) a22(r262,l1) a23(r263,l1) a24(r264,l1) a25(r265,l1) a26(r266,l1) a27(r267,l1) a28(r268,l1) a29(r269,l1) a32(r155,l1) a92(r113,l1) a30(r153,l1) a31(r177,l1) a33(r144,l1) a34(r114,l1) a35(r152,l1) a36(r176,l1) a37(r151,l1) a38(r175,l1) a39(r150,l1) a40(r174,l1) a48(r241,l1) a41(r182,l1) a42(r173,l1) a49(r242,l1) a44(r141,l1) a50(r238,l1) a51(r239,l1) a55(r172,l1) a56(r228,l1) a57(r227,l1) a58(r225,l1) a59(r171,l1) a60(r138,l1) a61(r137,l1) a62(r136,l1) a63(r135,l1) a54(r232,l1) a52(r235,l1) a53(r236,l1) a43(r246,l1) a45(r247,l1) a46(r244,l1) a47(r245,l1) a64(r170,l1) a65(r169,l1) a66(r261,l1) a68(r168,l1) a67(r181,l1) a70(r167,l1) a69(r191,l1) a71(r166,l1) a72(r217,l1) a74(r214,l1) a73(r165,l1) a75(r128,l1) a76(r218,l1) a77(r213,l1) a78(r211,l1) a79(r115,l1) a80(r164,l1) a82(r209,l1) a81(r163,l1) a83(r210,l1) a84(r162,l1) a85(r207,l1) a86(r208,l1) a87(r161,l1) a89(r204,l1) a88(r160,l1) a90(r203,l1) a91(r159,l1) a94(r158,l1) a93(r197,l1) a95(r157,l1) a96(r199,l1) a97(r156,l1) a98(r198,l1) a99(r200,l1) a100(r196,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a18(r190,l1) conflicts: a16(r154,l1) a17(r178,l1) a19(r193,l1) a20(r194,l1) a21(r195,l1) a22(r262,l1) a23(r263,l1) a24(r264,l1) a25(r265,l1) a26(r266,l1) a27(r267,l1) a28(r268,l1) a29(r269,l1) a32(r155,l1) a92(r113,l1) a30(r153,l1) a31(r177,l1) a33(r144,l1) a34(r114,l1) a35(r152,l1) a36(r176,l1) a37(r151,l1) a38(r175,l1) a39(r150,l1) a40(r174,l1) a48(r241,l1) a41(r182,l1) a42(r173,l1) a49(r242,l1) a44(r141,l1) a50(r238,l1) a51(r239,l1) a55(r172,l1) a56(r228,l1) a57(r227,l1) a58(r225,l1) a59(r171,l1) a60(r138,l1) a61(r137,l1) a62(r136,l1) a63(r135,l1) a54(r232,l1) a52(r235,l1) a53(r236,l1) a43(r246,l1) a45(r247,l1) a46(r244,l1) a47(r245,l1) a64(r170,l1) a65(r169,l1) a66(r261,l1) a68(r168,l1) a67(r181,l1) a70(r167,l1) a69(r191,l1) a71(r166,l1) a72(r217,l1) a74(r214,l1) a73(r165,l1) a75(r128,l1) a76(r218,l1) a77(r213,l1) a78(r211,l1) a79(r115,l1) a80(r164,l1) a82(r209,l1) a81(r163,l1) a83(r210,l1) a84(r162,l1) a85(r207,l1) a86(r208,l1) a87(r161,l1) a89(r204,l1) a88(r160,l1) a90(r203,l1) a91(r159,l1) a94(r158,l1) a93(r197,l1) a95(r157,l1) a96(r199,l1) a97(r156,l1) a98(r198,l1) a99(r200,l1) a100(r196,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a19(r193,l1) conflicts: a16(r154,l1) a17(r178,l1) a18(r190,l1) a20(r194,l1) a21(r195,l1) a22(r262,l1) a23(r263,l1) a24(r264,l1) a25(r265,l1) a26(r266,l1) a27(r267,l1) a28(r268,l1) a29(r269,l1) a32(r155,l1) a92(r113,l1) a30(r153,l1) a31(r177,l1) a33(r144,l1) a34(r114,l1) a35(r152,l1) a36(r176,l1) a37(r151,l1) a38(r175,l1) a39(r150,l1) a40(r174,l1) a48(r241,l1) a41(r182,l1) a42(r173,l1) a49(r242,l1) a44(r141,l1) a50(r238,l1) a51(r239,l1) a55(r172,l1) a56(r228,l1) a57(r227,l1) a58(r225,l1) a59(r171,l1) a60(r138,l1) a61(r137,l1) a62(r136,l1) a63(r135,l1) a54(r232,l1) a52(r235,l1) a53(r236,l1) a43(r246,l1) a45(r247,l1) a46(r244,l1) a47(r245,l1) a64(r170,l1) a65(r169,l1) a66(r261,l1) a68(r168,l1) a67(r181,l1) a70(r167,l1) a69(r191,l1) a71(r166,l1) a72(r217,l1) a74(r214,l1) a73(r165,l1) a75(r128,l1) a76(r218,l1) a77(r213,l1) a78(r211,l1) a79(r115,l1) a80(r164,l1) a82(r209,l1) a81(r163,l1) a83(r210,l1) a84(r162,l1) a85(r207,l1) a86(r208,l1) a87(r161,l1) a89(r204,l1) a88(r160,l1) a90(r203,l1) a91(r159,l1) a94(r158,l1) a93(r197,l1) a95(r157,l1) a96(r199,l1) a97(r156,l1) a98(r198,l1) a99(r200,l1) a100(r196,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a20(r194,l1) conflicts: a16(r154,l1) a17(r178,l1) a18(r190,l1) a19(r193,l1) a21(r195,l1) a22(r262,l1) a23(r263,l1) a24(r264,l1) a25(r265,l1) a26(r266,l1) a27(r267,l1) a28(r268,l1) a29(r269,l1) a32(r155,l1) a92(r113,l1) a30(r153,l1) a31(r177,l1) a33(r144,l1) a34(r114,l1) a35(r152,l1) a36(r176,l1) a37(r151,l1) a38(r175,l1) a39(r150,l1) a40(r174,l1) a48(r241,l1) a41(r182,l1) a42(r173,l1) a49(r242,l1) a44(r141,l1) a50(r238,l1) a51(r239,l1) a55(r172,l1) a56(r228,l1) a57(r227,l1) a58(r225,l1) a59(r171,l1) a60(r138,l1) a61(r137,l1) a62(r136,l1) a63(r135,l1) a54(r232,l1) a52(r235,l1) a53(r236,l1) a43(r246,l1) a45(r247,l1) a46(r244,l1) a47(r245,l1) a64(r170,l1) a65(r169,l1) a66(r261,l1) a68(r168,l1) a67(r181,l1) a70(r167,l1) a69(r191,l1) a71(r166,l1) a72(r217,l1) a74(r214,l1) a73(r165,l1) a75(r128,l1) a76(r218,l1) a77(r213,l1) a78(r211,l1) a79(r115,l1) a80(r164,l1) a82(r209,l1) a81(r163,l1) a83(r210,l1) a84(r162,l1) a85(r207,l1) a86(r208,l1) a87(r161,l1) a89(r204,l1) a88(r160,l1) a90(r203,l1) a91(r159,l1) a94(r158,l1) a93(r197,l1) a95(r157,l1) a96(r199,l1) a97(r156,l1) a98(r198,l1) a99(r200,l1) a100(r196,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a21(r195,l1) conflicts: a16(r154,l1) a17(r178,l1) a18(r190,l1) a19(r193,l1) a20(r194,l1) a22(r262,l1) a23(r263,l1) a24(r264,l1) a25(r265,l1) a26(r266,l1) a27(r267,l1) a28(r268,l1) a29(r269,l1) a32(r155,l1) a92(r113,l1) a30(r153,l1) a31(r177,l1) a33(r144,l1) a34(r114,l1) a35(r152,l1) a36(r176,l1) a37(r151,l1) a38(r175,l1) a39(r150,l1) a40(r174,l1) a48(r241,l1) a41(r182,l1) a42(r173,l1) a49(r242,l1) a44(r141,l1) a50(r238,l1) a51(r239,l1) a55(r172,l1) a56(r228,l1) a57(r227,l1) a58(r225,l1) a59(r171,l1) a60(r138,l1) a61(r137,l1) a62(r136,l1) a63(r135,l1) a54(r232,l1) a52(r235,l1) a53(r236,l1) a43(r246,l1) a45(r247,l1) a46(r244,l1) a47(r245,l1) a64(r170,l1) a65(r169,l1) a66(r261,l1) a68(r168,l1) a67(r181,l1) a70(r167,l1) a69(r191,l1) a71(r166,l1) a72(r217,l1) a74(r214,l1) a73(r165,l1) a75(r128,l1) a76(r218,l1) a77(r213,l1) a78(r211,l1) a79(r115,l1) a80(r164,l1) a82(r209,l1) a81(r163,l1) a83(r210,l1) a84(r162,l1) a85(r207,l1) a86(r208,l1) a87(r161,l1) a89(r204,l1) a88(r160,l1) a90(r203,l1) a91(r159,l1) a94(r158,l1) a93(r197,l1) a95(r157,l1) a96(r199,l1) a97(r156,l1) a98(r198,l1) a99(r200,l1) a100(r196,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a22(r262,l1) conflicts: a16(r154,l1) a17(r178,l1) a18(r190,l1) a19(r193,l1) a20(r194,l1) a21(r195,l1) a23(r263,l1) a24(r264,l1) a25(r265,l1) a26(r266,l1) a27(r267,l1) a28(r268,l1) a29(r269,l1) a32(r155,l1) a92(r113,l1) a30(r153,l1) a31(r177,l1) a33(r144,l1) a34(r114,l1) a35(r152,l1) a36(r176,l1) a37(r151,l1) a38(r175,l1) a39(r150,l1) a40(r174,l1) a48(r241,l1) a41(r182,l1) a42(r173,l1) a49(r242,l1) a44(r141,l1) a50(r238,l1) a51(r239,l1) a55(r172,l1) a56(r228,l1) a57(r227,l1) a58(r225,l1) a59(r171,l1) a60(r138,l1) a61(r137,l1) a62(r136,l1) a63(r135,l1) a54(r232,l1) a52(r235,l1) a53(r236,l1) a43(r246,l1) a45(r247,l1) a46(r244,l1) a47(r245,l1) a64(r170,l1) a65(r169,l1) a66(r261,l1) a68(r168,l1) a67(r181,l1) a70(r167,l1) a69(r191,l1) a71(r166,l1) a72(r217,l1) a74(r214,l1) a73(r165,l1) a75(r128,l1) a76(r218,l1) a77(r213,l1) a78(r211,l1) a79(r115,l1) a80(r164,l1) a82(r209,l1) a81(r163,l1) a83(r210,l1) a84(r162,l1) a85(r207,l1) a86(r208,l1) a87(r161,l1) a89(r204,l1) a88(r160,l1) a90(r203,l1) a91(r159,l1) a94(r158,l1) a93(r197,l1) a95(r157,l1) a96(r199,l1) a97(r156,l1) a98(r198,l1) a99(r200,l1) a100(r196,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a23(r263,l1) conflicts: a16(r154,l1) a17(r178,l1) a18(r190,l1) a19(r193,l1) a20(r194,l1) a21(r195,l1) a22(r262,l1) a24(r264,l1) a25(r265,l1) a26(r266,l1) a27(r267,l1) a28(r268,l1) a29(r269,l1) a32(r155,l1) a92(r113,l1) a30(r153,l1) a31(r177,l1) a33(r144,l1) a34(r114,l1) a35(r152,l1) a36(r176,l1) a37(r151,l1) a38(r175,l1) a39(r150,l1) a40(r174,l1) a48(r241,l1) a41(r182,l1) a42(r173,l1) a49(r242,l1) a44(r141,l1) a50(r238,l1) a51(r239,l1) a55(r172,l1) a56(r228,l1) a57(r227,l1) a58(r225,l1) a59(r171,l1) a60(r138,l1) a61(r137,l1) a62(r136,l1) a63(r135,l1) a54(r232,l1) a52(r235,l1) a53(r236,l1) a43(r246,l1) a45(r247,l1) a46(r244,l1) a47(r245,l1) a64(r170,l1) a65(r169,l1) a66(r261,l1) a68(r168,l1) a67(r181,l1) a70(r167,l1) a69(r191,l1) a71(r166,l1) a72(r217,l1) a74(r214,l1) a73(r165,l1) a75(r128,l1) a76(r218,l1) a77(r213,l1) a78(r211,l1) a79(r115,l1) a80(r164,l1) a82(r209,l1) a81(r163,l1) a83(r210,l1) a84(r162,l1) a85(r207,l1) a86(r208,l1) a87(r161,l1) a89(r204,l1) a88(r160,l1) a90(r203,l1) a91(r159,l1) a94(r158,l1) a93(r197,l1) a95(r157,l1) a96(r199,l1) a97(r156,l1) a98(r198,l1) a99(r200,l1) a100(r196,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a24(r264,l1) conflicts: a16(r154,l1) a17(r178,l1) a18(r190,l1) a19(r193,l1) a20(r194,l1) a21(r195,l1) a22(r262,l1) a23(r263,l1) a25(r265,l1) a26(r266,l1) a27(r267,l1) a28(r268,l1) a29(r269,l1) a32(r155,l1) a92(r113,l1) a30(r153,l1) a31(r177,l1) a33(r144,l1) a34(r114,l1) a35(r152,l1) a36(r176,l1) a37(r151,l1) a38(r175,l1) a39(r150,l1) a40(r174,l1) a48(r241,l1) a41(r182,l1) a42(r173,l1) a49(r242,l1) a44(r141,l1) a50(r238,l1) a51(r239,l1) a55(r172,l1) a56(r228,l1) a57(r227,l1) a58(r225,l1) a59(r171,l1) a60(r138,l1) a61(r137,l1) a62(r136,l1) a63(r135,l1) a54(r232,l1) a52(r235,l1) a53(r236,l1) a43(r246,l1) a45(r247,l1) a46(r244,l1) a47(r245,l1) a64(r170,l1) a65(r169,l1) a66(r261,l1) a68(r168,l1) a67(r181,l1) a70(r167,l1) a69(r191,l1) a71(r166,l1) a72(r217,l1) a74(r214,l1) a73(r165,l1) a75(r128,l1) a76(r218,l1) a77(r213,l1) a78(r211,l1) a79(r115,l1) a80(r164,l1) a82(r209,l1) a81(r163,l1) a83(r210,l1) a84(r162,l1) a85(r207,l1) a86(r208,l1) a87(r161,l1) a89(r204,l1) a88(r160,l1) a90(r203,l1) a91(r159,l1) a94(r158,l1) a93(r197,l1) a95(r157,l1) a96(r199,l1) a97(r156,l1) a98(r198,l1) a99(r200,l1) a100(r196,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a25(r265,l1) conflicts: a16(r154,l1) a17(r178,l1) a18(r190,l1) a19(r193,l1) a20(r194,l1) a21(r195,l1) a22(r262,l1) a23(r263,l1) a24(r264,l1) a26(r266,l1) a27(r267,l1) a28(r268,l1) a29(r269,l1) a32(r155,l1) a92(r113,l1) a30(r153,l1) a31(r177,l1) a33(r144,l1) a34(r114,l1) a35(r152,l1) a36(r176,l1) a37(r151,l1) a38(r175,l1) a39(r150,l1) a40(r174,l1) a48(r241,l1) a41(r182,l1) a42(r173,l1) a49(r242,l1) a44(r141,l1) a50(r238,l1) a51(r239,l1) a55(r172,l1) a56(r228,l1) a57(r227,l1) a58(r225,l1) a59(r171,l1) a60(r138,l1) a61(r137,l1) a62(r136,l1) a63(r135,l1) a54(r232,l1) a52(r235,l1) a53(r236,l1) a43(r246,l1) a45(r247,l1) a46(r244,l1) a47(r245,l1) a64(r170,l1) a65(r169,l1) a66(r261,l1) a68(r168,l1) a67(r181,l1) a70(r167,l1) a69(r191,l1) a71(r166,l1) a72(r217,l1) a74(r214,l1) a73(r165,l1) a75(r128,l1) a76(r218,l1) a77(r213,l1) a78(r211,l1) a79(r115,l1) a80(r164,l1) a82(r209,l1) a81(r163,l1) a83(r210,l1) a84(r162,l1) a85(r207,l1) a86(r208,l1) a87(r161,l1) a89(r204,l1) a88(r160,l1) a90(r203,l1) a91(r159,l1) a94(r158,l1) a93(r197,l1) a95(r157,l1) a96(r199,l1) a97(r156,l1) a98(r198,l1) a99(r200,l1) a100(r196,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a26(r266,l1) conflicts: a16(r154,l1) a17(r178,l1) a18(r190,l1) a19(r193,l1) a20(r194,l1) a21(r195,l1) a22(r262,l1) a23(r263,l1) a24(r264,l1) a25(r265,l1) a27(r267,l1) a28(r268,l1) a29(r269,l1) a32(r155,l1) a92(r113,l1) a30(r153,l1) a31(r177,l1) a33(r144,l1) a34(r114,l1) a35(r152,l1) a36(r176,l1) a37(r151,l1) a38(r175,l1) a39(r150,l1) a40(r174,l1) a48(r241,l1) a41(r182,l1) a42(r173,l1) a49(r242,l1) a44(r141,l1) a50(r238,l1) a51(r239,l1) a55(r172,l1) a56(r228,l1) a57(r227,l1) a58(r225,l1) a59(r171,l1) a60(r138,l1) a61(r137,l1) a62(r136,l1) a63(r135,l1) a54(r232,l1) a52(r235,l1) a53(r236,l1) a43(r246,l1) a45(r247,l1) a46(r244,l1) a47(r245,l1) a64(r170,l1) a65(r169,l1) a66(r261,l1) a68(r168,l1) a67(r181,l1) a70(r167,l1) a69(r191,l1) a71(r166,l1) a72(r217,l1) a74(r214,l1) a73(r165,l1) a75(r128,l1) a76(r218,l1) a77(r213,l1) a78(r211,l1) a79(r115,l1) a80(r164,l1) a82(r209,l1) a81(r163,l1) a83(r210,l1) a84(r162,l1) a85(r207,l1) a86(r208,l1) a87(r161,l1) a89(r204,l1) a88(r160,l1) a90(r203,l1) a91(r159,l1) a94(r158,l1) a93(r197,l1) a95(r157,l1) a96(r199,l1) a97(r156,l1) a98(r198,l1) a99(r200,l1) a100(r196,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a27(r267,l1) conflicts: a16(r154,l1) a17(r178,l1) a18(r190,l1) a19(r193,l1) a20(r194,l1) a21(r195,l1) a22(r262,l1) a23(r263,l1) a24(r264,l1) a25(r265,l1) a26(r266,l1) a28(r268,l1) a29(r269,l1) a32(r155,l1) a92(r113,l1) a30(r153,l1) a31(r177,l1) a33(r144,l1) a34(r114,l1) a35(r152,l1) a36(r176,l1) a37(r151,l1) a38(r175,l1) a39(r150,l1) a40(r174,l1) a48(r241,l1) a41(r182,l1) a42(r173,l1) a49(r242,l1) a44(r141,l1) a50(r238,l1) a51(r239,l1) a55(r172,l1) a56(r228,l1) a57(r227,l1) a58(r225,l1) a59(r171,l1) a60(r138,l1) a61(r137,l1) a62(r136,l1) a63(r135,l1) a54(r232,l1) a52(r235,l1) a53(r236,l1) a43(r246,l1) a45(r247,l1) a46(r244,l1) a47(r245,l1) a64(r170,l1) a65(r169,l1) a66(r261,l1) a68(r168,l1) a67(r181,l1) a70(r167,l1) a69(r191,l1) a71(r166,l1) a72(r217,l1) a74(r214,l1) a73(r165,l1) a75(r128,l1) a76(r218,l1) a77(r213,l1) a78(r211,l1) a79(r115,l1) a80(r164,l1) a82(r209,l1) a81(r163,l1) a83(r210,l1) a84(r162,l1) a85(r207,l1) a86(r208,l1) a87(r161,l1) a89(r204,l1) a88(r160,l1) a90(r203,l1) a91(r159,l1) a94(r158,l1) a93(r197,l1) a95(r157,l1) a96(r199,l1) a97(r156,l1) a98(r198,l1) a99(r200,l1) a100(r196,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a28(r268,l1) conflicts: a16(r154,l1) a17(r178,l1) a18(r190,l1) a19(r193,l1) a20(r194,l1) a21(r195,l1) a22(r262,l1) a23(r263,l1) a24(r264,l1) a25(r265,l1) a26(r266,l1) a27(r267,l1) a29(r269,l1) a32(r155,l1) a92(r113,l1) a30(r153,l1) a31(r177,l1) a33(r144,l1) a34(r114,l1) a35(r152,l1) a36(r176,l1) a37(r151,l1) a38(r175,l1) a39(r150,l1) a40(r174,l1) a48(r241,l1) a41(r182,l1) a42(r173,l1) a49(r242,l1) a44(r141,l1) a50(r238,l1) a51(r239,l1) a55(r172,l1) a56(r228,l1) a57(r227,l1) a58(r225,l1) a59(r171,l1) a60(r138,l1) a61(r137,l1) a62(r136,l1) a63(r135,l1) a54(r232,l1) a52(r235,l1) a53(r236,l1) a43(r246,l1) a45(r247,l1) a46(r244,l1) a47(r245,l1) a64(r170,l1) a65(r169,l1) a66(r261,l1) a68(r168,l1) a67(r181,l1) a70(r167,l1) a69(r191,l1) a71(r166,l1) a72(r217,l1) a74(r214,l1) a73(r165,l1) a75(r128,l1) a76(r218,l1) a77(r213,l1) a78(r211,l1) a79(r115,l1) a80(r164,l1) a82(r209,l1) a81(r163,l1) a83(r210,l1) a84(r162,l1) a85(r207,l1) a86(r208,l1) a87(r161,l1) a89(r204,l1) a88(r160,l1) a90(r203,l1) a91(r159,l1) a94(r158,l1) a93(r197,l1) a95(r157,l1) a96(r199,l1) a97(r156,l1) a98(r198,l1) a99(r200,l1) a100(r196,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a29(r269,l1) conflicts: a16(r154,l1) a17(r178,l1) a18(r190,l1) a19(r193,l1) a20(r194,l1) a21(r195,l1) a22(r262,l1) a23(r263,l1) a24(r264,l1) a25(r265,l1) a26(r266,l1) a27(r267,l1) a28(r268,l1) a32(r155,l1) a92(r113,l1) a30(r153,l1) a31(r177,l1) a33(r144,l1) a34(r114,l1) a35(r152,l1) a36(r176,l1) a37(r151,l1) a38(r175,l1) a39(r150,l1) a40(r174,l1) a48(r241,l1) a41(r182,l1) a42(r173,l1) a49(r242,l1) a44(r141,l1) a50(r238,l1) a51(r239,l1) a55(r172,l1) a56(r228,l1) a57(r227,l1) a58(r225,l1) a59(r171,l1) a60(r138,l1) a61(r137,l1) a62(r136,l1) a63(r135,l1) a54(r232,l1) a52(r235,l1) a53(r236,l1) a43(r246,l1) a45(r247,l1) a46(r244,l1) a47(r245,l1) a64(r170,l1) a65(r169,l1) a66(r261,l1) a68(r168,l1) a67(r181,l1) a70(r167,l1) a69(r191,l1) a71(r166,l1) a72(r217,l1) a74(r214,l1) a73(r165,l1) a75(r128,l1) a76(r218,l1) a77(r213,l1) a78(r211,l1) a79(r115,l1) a80(r164,l1) a82(r209,l1) a81(r163,l1) a83(r210,l1) a84(r162,l1) a85(r207,l1) a86(r208,l1) a87(r161,l1) a89(r204,l1) a88(r160,l1) a90(r203,l1) a91(r159,l1) a94(r158,l1) a93(r197,l1) a95(r157,l1) a96(r199,l1) a97(r156,l1) a98(r198,l1) a99(r200,l1) a100(r196,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a30(r153,l1) conflicts: a16(r154,l1) a17(r178,l1) a18(r190,l1) a19(r193,l1) a20(r194,l1) a21(r195,l1) a22(r262,l1) a23(r263,l1) a24(r264,l1) a25(r265,l1) a26(r266,l1) a27(r267,l1) a28(r268,l1) a29(r269,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a31(r177,l1) conflicts: a16(r154,l1) a17(r178,l1) a18(r190,l1) a19(r193,l1) a20(r194,l1) a21(r195,l1) a22(r262,l1) a23(r263,l1) a24(r264,l1) a25(r265,l1) a26(r266,l1) a27(r267,l1) a28(r268,l1) a29(r269,l1) a32(r155,l1) a33(r144,l1) a34(r114,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a32(r155,l1) conflicts: a16(r154,l1) a17(r178,l1) a18(r190,l1) a19(r193,l1) a20(r194,l1) a21(r195,l1) a22(r262,l1) a23(r263,l1) a24(r264,l1) a25(r265,l1) a26(r266,l1) a27(r267,l1) a28(r268,l1) a29(r269,l1) a92(r113,l1) a31(r177,l1) a33(r144,l1) a34(r114,l1) a35(r152,l1) a36(r176,l1) a37(r151,l1) a38(r175,l1) a39(r150,l1) a40(r174,l1) a48(r241,l1) a41(r182,l1) a42(r173,l1) a49(r242,l1) a44(r141,l1) a50(r238,l1) a51(r239,l1) a55(r172,l1) a56(r228,l1) a57(r227,l1) a58(r225,l1) a59(r171,l1) a60(r138,l1) a61(r137,l1) a62(r136,l1) a63(r135,l1) a54(r232,l1) a52(r235,l1) a53(r236,l1) a43(r246,l1) a45(r247,l1) a46(r244,l1) a47(r245,l1) a64(r170,l1) a65(r169,l1) a66(r261,l1) a68(r168,l1) a67(r181,l1) a70(r167,l1) a69(r191,l1) a71(r166,l1) a72(r217,l1) a74(r214,l1) a73(r165,l1) a75(r128,l1) a76(r218,l1) a77(r213,l1) a78(r211,l1) a79(r115,l1) a80(r164,l1) a82(r209,l1) a81(r163,l1) a83(r210,l1) a84(r162,l1) a85(r207,l1) a86(r208,l1) a87(r161,l1) a89(r204,l1) a88(r160,l1) a90(r203,l1) a91(r159,l1) a94(r158,l1) a93(r197,l1) a95(r157,l1) a96(r199,l1) a97(r156,l1) a98(r198,l1) a99(r200,l1) a100(r196,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a33(r144,l1) conflicts: a16(r154,l1) a17(r178,l1) a18(r190,l1) a19(r193,l1) a20(r194,l1) a21(r195,l1) a22(r262,l1) a23(r263,l1) a24(r264,l1) a25(r265,l1) a26(r266,l1) a27(r267,l1) a28(r268,l1) a29(r269,l1) a32(r155,l1) a31(r177,l1) a34(r114,l1) a35(r152,l1) a36(r176,l1) a37(r151,l1) a38(r175,l1) a39(r150,l1) a40(r174,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a34(r114,l1) conflicts: a16(r154,l1) a17(r178,l1) a18(r190,l1) a19(r193,l1) a20(r194,l1) a21(r195,l1) a22(r262,l1) a23(r263,l1) a24(r264,l1) a25(r265,l1) a26(r266,l1) a27(r267,l1) a28(r268,l1) a29(r269,l1) a32(r155,l1) a92(r113,l1) a31(r177,l1) a33(r144,l1) a35(r152,l1) a36(r176,l1) a37(r151,l1) a38(r175,l1) a39(r150,l1) a40(r174,l1) a48(r241,l1) a41(r182,l1) a42(r173,l1) a49(r242,l1) a44(r141,l1) a50(r238,l1) a51(r239,l1) a55(r172,l1) a56(r228,l1) a57(r227,l1) a58(r225,l1) a59(r171,l1) a60(r138,l1) a61(r137,l1) a62(r136,l1) a63(r135,l1) a54(r232,l1) a52(r235,l1) a53(r236,l1) a43(r246,l1) a45(r247,l1) a46(r244,l1) a47(r245,l1) a64(r170,l1) a65(r169,l1) a66(r261,l1) a68(r168,l1) a67(r181,l1) a70(r167,l1) a69(r191,l1) a71(r166,l1) a72(r217,l1) a74(r214,l1) a73(r165,l1) a75(r128,l1) a76(r218,l1) a77(r213,l1) a78(r211,l1) a79(r115,l1) a80(r164,l1) a82(r209,l1) a81(r163,l1) a83(r210,l1) a84(r162,l1) a85(r207,l1) a86(r208,l1) a87(r161,l1) a89(r204,l1) a88(r160,l1) a90(r203,l1) a91(r159,l1) a94(r158,l1) a93(r197,l1) a95(r157,l1) a96(r199,l1) a97(r156,l1) a98(r198,l1) a99(r200,l1) a100(r196,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a35(r152,l1) conflicts: a16(r154,l1) a17(r178,l1) a18(r190,l1) a19(r193,l1) a20(r194,l1) a21(r195,l1) a22(r262,l1) a23(r263,l1) a24(r264,l1) a25(r265,l1) a26(r266,l1) a27(r267,l1) a28(r268,l1) a29(r269,l1) a32(r155,l1) a33(r144,l1) a34(r114,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a36(r176,l1) conflicts: a16(r154,l1) a17(r178,l1) a18(r190,l1) a19(r193,l1) a20(r194,l1) a21(r195,l1) a22(r262,l1) a23(r263,l1) a24(r264,l1) a25(r265,l1) a26(r266,l1) a27(r267,l1) a28(r268,l1) a29(r269,l1) a32(r155,l1) a33(r144,l1) a34(r114,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a37(r151,l1) conflicts: a16(r154,l1) a17(r178,l1) a18(r190,l1) a19(r193,l1) a20(r194,l1) a21(r195,l1) a22(r262,l1) a23(r263,l1) a24(r264,l1) a25(r265,l1) a26(r266,l1) a27(r267,l1) a28(r268,l1) a29(r269,l1) a32(r155,l1) a33(r144,l1) a34(r114,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a38(r175,l1) conflicts: a16(r154,l1) a17(r178,l1) a18(r190,l1) a19(r193,l1) a20(r194,l1) a21(r195,l1) a22(r262,l1) a23(r263,l1) a24(r264,l1) a25(r265,l1) a26(r266,l1) a27(r267,l1) a28(r268,l1) a29(r269,l1) a32(r155,l1) a33(r144,l1) a34(r114,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a39(r150,l1) conflicts: a16(r154,l1) a17(r178,l1) a18(r190,l1) a19(r193,l1) a20(r194,l1) a21(r195,l1) a22(r262,l1) a23(r263,l1) a24(r264,l1) a25(r265,l1) a26(r266,l1) a27(r267,l1) a28(r268,l1) a29(r269,l1) a32(r155,l1) a33(r144,l1) a34(r114,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a40(r174,l1) conflicts: a16(r154,l1) a17(r178,l1) a18(r190,l1) a19(r193,l1) a20(r194,l1) a21(r195,l1) a22(r262,l1) a23(r263,l1) a24(r264,l1) a25(r265,l1) a26(r266,l1) a27(r267,l1) a28(r268,l1) a29(r269,l1) a32(r155,l1) a33(r144,l1) a34(r114,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a41(r182,l1) conflicts: a16(r154,l1) a17(r178,l1) a18(r190,l1) a19(r193,l1) a20(r194,l1) a21(r195,l1) a22(r262,l1) a23(r263,l1) a24(r264,l1) a25(r265,l1) a26(r266,l1) a27(r267,l1) a28(r268,l1) a29(r269,l1) a32(r155,l1) a34(r114,l1) a48(r241,l1) a42(r173,l1) a49(r242,l1) a44(r141,l1) a50(r238,l1) a51(r239,l1) a55(r172,l1) a56(r228,l1) a57(r227,l1) a54(r232,l1) a52(r235,l1) a53(r236,l1) a43(r246,l1) a45(r247,l1) a46(r244,l1) a47(r245,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a42(r173,l1) conflicts: a16(r154,l1) a17(r178,l1) a18(r190,l1) a19(r193,l1) a20(r194,l1) a21(r195,l1) a22(r262,l1) a23(r263,l1) a24(r264,l1) a25(r265,l1) a26(r266,l1) a27(r267,l1) a28(r268,l1) a29(r269,l1) a32(r155,l1) a34(r114,l1) a48(r241,l1) a41(r182,l1) a49(r242,l1) a44(r141,l1) a50(r238,l1) a51(r239,l1) a54(r232,l1) a52(r235,l1) a53(r236,l1) a43(r246,l1) a45(r247,l1) a46(r244,l1) a47(r245,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a43(r246,l1) conflicts: a16(r154,l1) a17(r178,l1) a18(r190,l1) a19(r193,l1) a20(r194,l1) a21(r195,l1) a22(r262,l1) a23(r263,l1) a24(r264,l1) a25(r265,l1) a26(r266,l1) a27(r267,l1) a28(r268,l1) a29(r269,l1) a32(r155,l1) a34(r114,l1) a41(r182,l1) a42(r173,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a44(r141,l1) conflicts: a16(r154,l1) a17(r178,l1) a18(r190,l1) a19(r193,l1) a20(r194,l1) a21(r195,l1) a22(r262,l1) a23(r263,l1) a24(r264,l1) a25(r265,l1) a26(r266,l1) a27(r267,l1) a28(r268,l1) a29(r269,l1) a32(r155,l1) a34(r114,l1) a41(r182,l1) a42(r173,l1) a49(r242,l1) a51(r239,l1) a55(r172,l1) a56(r228,l1) a53(r236,l1) a45(r247,l1) a47(r245,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a45(r247,l1) conflicts: a16(r154,l1) a17(r178,l1) a18(r190,l1) a19(r193,l1) a20(r194,l1) a21(r195,l1) a22(r262,l1) a23(r263,l1) a24(r264,l1) a25(r265,l1) a26(r266,l1) a27(r267,l1) a28(r268,l1) a29(r269,l1) a32(r155,l1) a34(r114,l1) a41(r182,l1) a42(r173,l1) a44(r141,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a46(r244,l1) conflicts: a16(r154,l1) a17(r178,l1) a18(r190,l1) a19(r193,l1) a20(r194,l1) a21(r195,l1) a22(r262,l1) a23(r263,l1) a24(r264,l1) a25(r265,l1) a26(r266,l1) a27(r267,l1) a28(r268,l1) a29(r269,l1) a32(r155,l1) a34(r114,l1) a41(r182,l1) a42(r173,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a47(r245,l1) conflicts: a16(r154,l1) a17(r178,l1) a18(r190,l1) a19(r193,l1) a20(r194,l1) a21(r195,l1) a22(r262,l1) a23(r263,l1) a24(r264,l1) a25(r265,l1) a26(r266,l1) a27(r267,l1) a28(r268,l1) a29(r269,l1) a32(r155,l1) a34(r114,l1) a41(r182,l1) a42(r173,l1) a44(r141,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a48(r241,l1) conflicts: a16(r154,l1) a17(r178,l1) a18(r190,l1) a19(r193,l1) a20(r194,l1) a21(r195,l1) a22(r262,l1) a23(r263,l1) a24(r264,l1) a25(r265,l1) a26(r266,l1) a27(r267,l1) a28(r268,l1) a29(r269,l1) a32(r155,l1) a34(r114,l1) a41(r182,l1) a42(r173,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a49(r242,l1) conflicts: a16(r154,l1) a17(r178,l1) a18(r190,l1) a19(r193,l1) a20(r194,l1) a21(r195,l1) a22(r262,l1) a23(r263,l1) a24(r264,l1) a25(r265,l1) a26(r266,l1) a27(r267,l1) a28(r268,l1) a29(r269,l1) a32(r155,l1) a34(r114,l1) a41(r182,l1) a42(r173,l1) a44(r141,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a50(r238,l1) conflicts: a16(r154,l1) a17(r178,l1) a18(r190,l1) a19(r193,l1) a20(r194,l1) a21(r195,l1) a22(r262,l1) a23(r263,l1) a24(r264,l1) a25(r265,l1) a26(r266,l1) a27(r267,l1) a28(r268,l1) a29(r269,l1) a32(r155,l1) a34(r114,l1) a41(r182,l1) a42(r173,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a51(r239,l1) conflicts: a16(r154,l1) a17(r178,l1) a18(r190,l1) a19(r193,l1) a20(r194,l1) a21(r195,l1) a22(r262,l1) a23(r263,l1) a24(r264,l1) a25(r265,l1) a26(r266,l1) a27(r267,l1) a28(r268,l1) a29(r269,l1) a32(r155,l1) a34(r114,l1) a41(r182,l1) a42(r173,l1) a44(r141,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a52(r235,l1) conflicts: a16(r154,l1) a17(r178,l1) a18(r190,l1) a19(r193,l1) a20(r194,l1) a21(r195,l1) a22(r262,l1) a23(r263,l1) a24(r264,l1) a25(r265,l1) a26(r266,l1) a27(r267,l1) a28(r268,l1) a29(r269,l1) a32(r155,l1) a34(r114,l1) a41(r182,l1) a42(r173,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a53(r236,l1) conflicts: a16(r154,l1) a17(r178,l1) a18(r190,l1) a19(r193,l1) a20(r194,l1) a21(r195,l1) a22(r262,l1) a23(r263,l1) a24(r264,l1) a25(r265,l1) a26(r266,l1) a27(r267,l1) a28(r268,l1) a29(r269,l1) a32(r155,l1) a34(r114,l1) a41(r182,l1) a42(r173,l1) a44(r141,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a54(r232,l1) conflicts: a16(r154,l1) a17(r178,l1) a18(r190,l1) a19(r193,l1) a20(r194,l1) a21(r195,l1) a22(r262,l1) a23(r263,l1) a24(r264,l1) a25(r265,l1) a26(r266,l1) a27(r267,l1) a28(r268,l1) a29(r269,l1) a32(r155,l1) a34(r114,l1) a41(r182,l1) a42(r173,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a55(r172,l1) conflicts: a16(r154,l1) a17(r178,l1) a18(r190,l1) a19(r193,l1) a20(r194,l1) a21(r195,l1) a22(r262,l1) a23(r263,l1) a24(r264,l1) a25(r265,l1) a26(r266,l1) a27(r267,l1) a28(r268,l1) a29(r269,l1) a32(r155,l1) a34(r114,l1) a41(r182,l1) a44(r141,l1) a56(r228,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a56(r228,l1) conflicts: a16(r154,l1) a17(r178,l1) a18(r190,l1) a19(r193,l1) a20(r194,l1) a21(r195,l1) a22(r262,l1) a23(r263,l1) a24(r264,l1) a25(r265,l1) a26(r266,l1) a27(r267,l1) a28(r268,l1) a29(r269,l1) a32(r155,l1) a34(r114,l1) a41(r182,l1) a44(r141,l1) a55(r172,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a57(r227,l1) conflicts: a16(r154,l1) a17(r178,l1) a18(r190,l1) a19(r193,l1) a20(r194,l1) a21(r195,l1) a22(r262,l1) a23(r263,l1) a24(r264,l1) a25(r265,l1) a26(r266,l1) a27(r267,l1) a28(r268,l1) a29(r269,l1) a32(r155,l1) a34(r114,l1) a41(r182,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a58(r225,l1) conflicts: a16(r154,l1) a17(r178,l1) a18(r190,l1) a19(r193,l1) a20(r194,l1) a21(r195,l1) a22(r262,l1) a23(r263,l1) a24(r264,l1) a25(r265,l1) a26(r266,l1) a27(r267,l1) a28(r268,l1) a29(r269,l1) a32(r155,l1) a34(r114,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a59(r171,l1) conflicts: a16(r154,l1) a17(r178,l1) a18(r190,l1) a19(r193,l1) a20(r194,l1) a21(r195,l1) a22(r262,l1) a23(r263,l1) a24(r264,l1) a25(r265,l1) a26(r266,l1) a27(r267,l1) a28(r268,l1) a29(r269,l1) a32(r155,l1) a34(r114,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a60(r138,l1) conflicts: a16(r154,l1) a17(r178,l1) a18(r190,l1) a19(r193,l1) a20(r194,l1) a21(r195,l1) a22(r262,l1) a23(r263,l1) a24(r264,l1) a25(r265,l1) a26(r266,l1) a27(r267,l1) a28(r268,l1) a29(r269,l1) a32(r155,l1) a34(r114,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a61(r137,l1) conflicts: a16(r154,l1) a17(r178,l1) a18(r190,l1) a19(r193,l1) a20(r194,l1) a21(r195,l1) a22(r262,l1) a23(r263,l1) a24(r264,l1) a25(r265,l1) a26(r266,l1) a27(r267,l1) a28(r268,l1) a29(r269,l1) a32(r155,l1) a34(r114,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a62(r136,l1) conflicts: a16(r154,l1) a17(r178,l1) a18(r190,l1) a19(r193,l1) a20(r194,l1) a21(r195,l1) a22(r262,l1) a23(r263,l1) a24(r264,l1) a25(r265,l1) a26(r266,l1) a27(r267,l1) a28(r268,l1) a29(r269,l1) a32(r155,l1) a34(r114,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a63(r135,l1) conflicts: a16(r154,l1) a17(r178,l1) a18(r190,l1) a19(r193,l1) a20(r194,l1) a21(r195,l1) a22(r262,l1) a23(r263,l1) a24(r264,l1) a25(r265,l1) a26(r266,l1) a27(r267,l1) a28(r268,l1) a29(r269,l1) a32(r155,l1) a34(r114,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a64(r170,l1) conflicts: a16(r154,l1) a17(r178,l1) a18(r190,l1) a19(r193,l1) a20(r194,l1) a21(r195,l1) a22(r262,l1) a23(r263,l1) a24(r264,l1) a25(r265,l1) a26(r266,l1) a27(r267,l1) a28(r268,l1) a29(r269,l1) a32(r155,l1) a34(r114,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a65(r169,l1) conflicts: a16(r154,l1) a17(r178,l1) a18(r190,l1) a19(r193,l1) a20(r194,l1) a21(r195,l1) a22(r262,l1) a23(r263,l1) a24(r264,l1) a25(r265,l1) a26(r266,l1) a27(r267,l1) a28(r268,l1) a29(r269,l1) a32(r155,l1) a34(r114,l1) a66(r261,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a66(r261,l1) conflicts: a16(r154,l1) a17(r178,l1) a18(r190,l1) a19(r193,l1) a20(r194,l1) a21(r195,l1) a22(r262,l1) a23(r263,l1) a24(r264,l1) a25(r265,l1) a26(r266,l1) a27(r267,l1) a28(r268,l1) a29(r269,l1) a32(r155,l1) a34(r114,l1) a65(r169,l1) a68(r168,l1) a67(r181,l1) a70(r167,l1) a69(r191,l1) a71(r166,l1) a72(r217,l1) a74(r214,l1) a73(r165,l1) a75(r128,l1) a76(r218,l1) a77(r213,l1) a78(r211,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a67(r181,l1) conflicts: a16(r154,l1) a17(r178,l1) a18(r190,l1) a19(r193,l1) a20(r194,l1) a21(r195,l1) a22(r262,l1) a23(r263,l1) a24(r264,l1) a25(r265,l1) a26(r266,l1) a27(r267,l1) a28(r268,l1) a29(r269,l1) a32(r155,l1) a92(r113,l1) a34(r114,l1) a66(r261,l1) a68(r168,l1) a70(r167,l1) a69(r191,l1) a71(r166,l1) a72(r217,l1) a74(r214,l1) a73(r165,l1) a75(r128,l1) a76(r218,l1) a77(r213,l1) a78(r211,l1) a79(r115,l1) a80(r164,l1) a82(r209,l1) a81(r163,l1) a83(r210,l1) a84(r162,l1) a87(r161,l1) a89(r204,l1) a88(r160,l1) a90(r203,l1) a91(r159,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a68(r168,l1) conflicts: a16(r154,l1) a17(r178,l1) a18(r190,l1) a19(r193,l1) a20(r194,l1) a21(r195,l1) a22(r262,l1) a23(r263,l1) a24(r264,l1) a25(r265,l1) a26(r266,l1) a27(r267,l1) a28(r268,l1) a29(r269,l1) a32(r155,l1) a34(r114,l1) a66(r261,l1) a67(r181,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a69(r191,l1) conflicts: a16(r154,l1) a17(r178,l1) a18(r190,l1) a19(r193,l1) a20(r194,l1) a21(r195,l1) a22(r262,l1) a23(r263,l1) a24(r264,l1) a25(r265,l1) a26(r266,l1) a27(r267,l1) a28(r268,l1) a29(r269,l1) a32(r155,l1) a34(r114,l1) a66(r261,l1) a67(r181,l1) a70(r167,l1) a71(r166,l1) a72(r217,l1) a74(r214,l1) a73(r165,l1) a75(r128,l1) a76(r218,l1) a77(r213,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a70(r167,l1) conflicts: a16(r154,l1) a17(r178,l1) a18(r190,l1) a19(r193,l1) a20(r194,l1) a21(r195,l1) a22(r262,l1) a23(r263,l1) a24(r264,l1) a25(r265,l1) a26(r266,l1) a27(r267,l1) a28(r268,l1) a29(r269,l1) a32(r155,l1) a34(r114,l1) a66(r261,l1) a67(r181,l1) a69(r191,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a71(r166,l1) conflicts: a16(r154,l1) a17(r178,l1) a18(r190,l1) a19(r193,l1) a20(r194,l1) a21(r195,l1) a22(r262,l1) a23(r263,l1) a24(r264,l1) a25(r265,l1) a26(r266,l1) a27(r267,l1) a28(r268,l1) a29(r269,l1) a32(r155,l1) a34(r114,l1) a66(r261,l1) a67(r181,l1) a69(r191,l1) a72(r217,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a72(r217,l1) conflicts: a16(r154,l1) a17(r178,l1) a18(r190,l1) a19(r193,l1) a20(r194,l1) a21(r195,l1) a22(r262,l1) a23(r263,l1) a24(r264,l1) a25(r265,l1) a26(r266,l1) a27(r267,l1) a28(r268,l1) a29(r269,l1) a32(r155,l1) a34(r114,l1) a66(r261,l1) a67(r181,l1) a69(r191,l1) a71(r166,l1) a74(r214,l1) a73(r165,l1) a75(r128,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a73(r165,l1) conflicts: a16(r154,l1) a17(r178,l1) a18(r190,l1) a19(r193,l1) a20(r194,l1) a21(r195,l1) a22(r262,l1) a23(r263,l1) a24(r264,l1) a25(r265,l1) a26(r266,l1) a27(r267,l1) a28(r268,l1) a29(r269,l1) a32(r155,l1) a34(r114,l1) a66(r261,l1) a67(r181,l1) a69(r191,l1) a72(r217,l1) a74(r214,l1) a75(r128,l1) a76(r218,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a74(r214,l1) conflicts: a16(r154,l1) a17(r178,l1) a18(r190,l1) a19(r193,l1) a20(r194,l1) a21(r195,l1) a22(r262,l1) a23(r263,l1) a24(r264,l1) a25(r265,l1) a26(r266,l1) a27(r267,l1) a28(r268,l1) a29(r269,l1) a32(r155,l1) a34(r114,l1) a66(r261,l1) a67(r181,l1) a69(r191,l1) a72(r217,l1) a73(r165,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a75(r128,l1) conflicts: a16(r154,l1) a17(r178,l1) a18(r190,l1) a19(r193,l1) a20(r194,l1) a21(r195,l1) a22(r262,l1) a23(r263,l1) a24(r264,l1) a25(r265,l1) a26(r266,l1) a27(r267,l1) a28(r268,l1) a29(r269,l1) a32(r155,l1) a34(r114,l1) a66(r261,l1) a67(r181,l1) a69(r191,l1) a72(r217,l1) a73(r165,l1) a76(r218,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a76(r218,l1) conflicts: a16(r154,l1) a17(r178,l1) a18(r190,l1) a19(r193,l1) a20(r194,l1) a21(r195,l1) a22(r262,l1) a23(r263,l1) a24(r264,l1) a25(r265,l1) a26(r266,l1) a27(r267,l1) a28(r268,l1) a29(r269,l1) a32(r155,l1) a34(r114,l1) a66(r261,l1) a67(r181,l1) a69(r191,l1) a73(r165,l1) a75(r128,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a77(r213,l1) conflicts: a16(r154,l1) a17(r178,l1) a18(r190,l1) a19(r193,l1) a20(r194,l1) a21(r195,l1) a22(r262,l1) a23(r263,l1) a24(r264,l1) a25(r265,l1) a26(r266,l1) a27(r267,l1) a28(r268,l1) a29(r269,l1) a32(r155,l1) a34(r114,l1) a66(r261,l1) a67(r181,l1) a69(r191,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a78(r211,l1) conflicts: a16(r154,l1) a17(r178,l1) a18(r190,l1) a19(r193,l1) a20(r194,l1) a21(r195,l1) a22(r262,l1) a23(r263,l1) a24(r264,l1) a25(r265,l1) a26(r266,l1) a27(r267,l1) a28(r268,l1) a29(r269,l1) a32(r155,l1) a34(r114,l1) a66(r261,l1) a67(r181,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a79(r115,l1) conflicts: a16(r154,l1) a17(r178,l1) a18(r190,l1) a19(r193,l1) a20(r194,l1) a21(r195,l1) a22(r262,l1) a23(r263,l1) a24(r264,l1) a25(r265,l1) a26(r266,l1) a27(r267,l1) a28(r268,l1) a29(r269,l1) a32(r155,l1) a92(r113,l1) a34(r114,l1) a67(r181,l1) a80(r164,l1) a82(r209,l1) a81(r163,l1) a83(r210,l1) a84(r162,l1) a85(r207,l1) a86(r208,l1) a87(r161,l1) a89(r204,l1) a88(r160,l1) a90(r203,l1) a91(r159,l1) a94(r158,l1) a93(r197,l1) a95(r157,l1) a96(r199,l1) a97(r156,l1) a98(r198,l1) a99(r200,l1) a100(r196,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a80(r164,l1) conflicts: a16(r154,l1) a17(r178,l1) a18(r190,l1) a19(r193,l1) a20(r194,l1) a21(r195,l1) a22(r262,l1) a23(r263,l1) a24(r264,l1) a25(r265,l1) a26(r266,l1) a27(r267,l1) a28(r268,l1) a29(r269,l1) a32(r155,l1) a34(r114,l1) a67(r181,l1) a79(r115,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a81(r163,l1) conflicts: a16(r154,l1) a17(r178,l1) a18(r190,l1) a19(r193,l1) a20(r194,l1) a21(r195,l1) a22(r262,l1) a23(r263,l1) a24(r264,l1) a25(r265,l1) a26(r266,l1) a27(r267,l1) a28(r268,l1) a29(r269,l1) a32(r155,l1) a34(r114,l1) a67(r181,l1) a79(r115,l1) a82(r209,l1) a83(r210,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a82(r209,l1) conflicts: a16(r154,l1) a17(r178,l1) a18(r190,l1) a19(r193,l1) a20(r194,l1) a21(r195,l1) a22(r262,l1) a23(r263,l1) a24(r264,l1) a25(r265,l1) a26(r266,l1) a27(r267,l1) a28(r268,l1) a29(r269,l1) a32(r155,l1) a34(r114,l1) a67(r181,l1) a79(r115,l1) a81(r163,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a83(r210,l1) conflicts: a16(r154,l1) a17(r178,l1) a18(r190,l1) a19(r193,l1) a20(r194,l1) a21(r195,l1) a22(r262,l1) a23(r263,l1) a24(r264,l1) a25(r265,l1) a26(r266,l1) a27(r267,l1) a28(r268,l1) a29(r269,l1) a32(r155,l1) a34(r114,l1) a67(r181,l1) a79(r115,l1) a81(r163,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a84(r162,l1) conflicts: a16(r154,l1) a17(r178,l1) a18(r190,l1) a19(r193,l1) a20(r194,l1) a21(r195,l1) a22(r262,l1) a23(r263,l1) a24(r264,l1) a25(r265,l1) a26(r266,l1) a27(r267,l1) a28(r268,l1) a29(r269,l1) a32(r155,l1) a34(r114,l1) a67(r181,l1) a79(r115,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a85(r207,l1) conflicts: a16(r154,l1) a17(r178,l1) a18(r190,l1) a19(r193,l1) a20(r194,l1) a21(r195,l1) a22(r262,l1) a23(r263,l1) a24(r264,l1) a25(r265,l1) a26(r266,l1) a27(r267,l1) a28(r268,l1) a29(r269,l1) a32(r155,l1) a34(r114,l1) a79(r115,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a86(r208,l1) conflicts: a16(r154,l1) a17(r178,l1) a18(r190,l1) a19(r193,l1) a20(r194,l1) a21(r195,l1) a22(r262,l1) a23(r263,l1) a24(r264,l1) a25(r265,l1) a26(r266,l1) a27(r267,l1) a28(r268,l1) a29(r269,l1) a32(r155,l1) a34(r114,l1) a79(r115,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a87(r161,l1) conflicts: a16(r154,l1) a17(r178,l1) a18(r190,l1) a19(r193,l1) a20(r194,l1) a21(r195,l1) a22(r262,l1) a23(r263,l1) a24(r264,l1) a25(r265,l1) a26(r266,l1) a27(r267,l1) a28(r268,l1) a29(r269,l1) a32(r155,l1) a34(r114,l1) a67(r181,l1) a79(r115,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a88(r160,l1) conflicts: a16(r154,l1) a17(r178,l1) a18(r190,l1) a19(r193,l1) a20(r194,l1) a21(r195,l1) a22(r262,l1) a23(r263,l1) a24(r264,l1) a25(r265,l1) a26(r266,l1) a27(r267,l1) a28(r268,l1) a29(r269,l1) a32(r155,l1) a34(r114,l1) a67(r181,l1) a79(r115,l1) a89(r204,l1) a90(r203,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a89(r204,l1) conflicts: a16(r154,l1) a17(r178,l1) a18(r190,l1) a19(r193,l1) a20(r194,l1) a21(r195,l1) a22(r262,l1) a23(r263,l1) a24(r264,l1) a25(r265,l1) a26(r266,l1) a27(r267,l1) a28(r268,l1) a29(r269,l1) a32(r155,l1) a34(r114,l1) a67(r181,l1) a79(r115,l1) a88(r160,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a90(r203,l1) conflicts: a16(r154,l1) a17(r178,l1) a18(r190,l1) a19(r193,l1) a20(r194,l1) a21(r195,l1) a22(r262,l1) a23(r263,l1) a24(r264,l1) a25(r265,l1) a26(r266,l1) a27(r267,l1) a28(r268,l1) a29(r269,l1) a32(r155,l1) a34(r114,l1) a67(r181,l1) a79(r115,l1) a88(r160,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a91(r159,l1) conflicts: a16(r154,l1) a17(r178,l1) a18(r190,l1) a19(r193,l1) a20(r194,l1) a21(r195,l1) a22(r262,l1) a23(r263,l1) a24(r264,l1) a25(r265,l1) a26(r266,l1) a27(r267,l1) a28(r268,l1) a29(r269,l1) a32(r155,l1) a92(r113,l1) a34(r114,l1) a67(r181,l1) a79(r115,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a92(r113,l1) conflicts: a16(r154,l1) a17(r178,l1) a18(r190,l1) a19(r193,l1) a20(r194,l1) a21(r195,l1) a22(r262,l1) a23(r263,l1) a24(r264,l1) a25(r265,l1) a26(r266,l1) a27(r267,l1) a28(r268,l1) a29(r269,l1) a32(r155,l1) a34(r114,l1) a67(r181,l1) a79(r115,l1) a91(r159,l1) a94(r158,l1) a93(r197,l1) a95(r157,l1) a96(r199,l1) a97(r156,l1) a98(r198,l1) a99(r200,l1) a100(r196,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a93(r197,l1) conflicts: a16(r154,l1) a17(r178,l1) a18(r190,l1) a19(r193,l1) a20(r194,l1) a21(r195,l1) a22(r262,l1) a23(r263,l1) a24(r264,l1) a25(r265,l1) a26(r266,l1) a27(r267,l1) a28(r268,l1) a29(r269,l1) a32(r155,l1) a92(r113,l1) a34(r114,l1) a79(r115,l1) a94(r158,l1) a95(r157,l1) a96(r199,l1) a97(r156,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a94(r158,l1) conflicts: a16(r154,l1) a17(r178,l1) a18(r190,l1) a19(r193,l1) a20(r194,l1) a21(r195,l1) a22(r262,l1) a23(r263,l1) a24(r264,l1) a25(r265,l1) a26(r266,l1) a27(r267,l1) a28(r268,l1) a29(r269,l1) a32(r155,l1) a92(r113,l1) a34(r114,l1) a79(r115,l1) a93(r197,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a95(r157,l1) conflicts: a16(r154,l1) a17(r178,l1) a18(r190,l1) a19(r193,l1) a20(r194,l1) a21(r195,l1) a22(r262,l1) a23(r263,l1) a24(r264,l1) a25(r265,l1) a26(r266,l1) a27(r267,l1) a28(r268,l1) a29(r269,l1) a32(r155,l1) a92(r113,l1) a34(r114,l1) a79(r115,l1) a93(r197,l1) a96(r199,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a96(r199,l1) conflicts: a16(r154,l1) a17(r178,l1) a18(r190,l1) a19(r193,l1) a20(r194,l1) a21(r195,l1) a22(r262,l1) a23(r263,l1) a24(r264,l1) a25(r265,l1) a26(r266,l1) a27(r267,l1) a28(r268,l1) a29(r269,l1) a32(r155,l1) a92(r113,l1) a34(r114,l1) a79(r115,l1) a93(r197,l1) a95(r157,l1) a97(r156,l1) a98(r198,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a97(r156,l1) conflicts: a16(r154,l1) a17(r178,l1) a18(r190,l1) a19(r193,l1) a20(r194,l1) a21(r195,l1) a22(r262,l1) a23(r263,l1) a24(r264,l1) a25(r265,l1) a26(r266,l1) a27(r267,l1) a28(r268,l1) a29(r269,l1) a32(r155,l1) a92(r113,l1) a34(r114,l1) a79(r115,l1) a93(r197,l1) a96(r199,l1) a98(r198,l1) a99(r200,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a98(r198,l1) conflicts: a16(r154,l1) a17(r178,l1) a18(r190,l1) a19(r193,l1) a20(r194,l1) a21(r195,l1) a22(r262,l1) a23(r263,l1) a24(r264,l1) a25(r265,l1) a26(r266,l1) a27(r267,l1) a28(r268,l1) a29(r269,l1) a32(r155,l1) a92(r113,l1) a34(r114,l1) a79(r115,l1) a96(r199,l1) a97(r156,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a99(r200,l1) conflicts: a16(r154,l1) a17(r178,l1) a18(r190,l1) a19(r193,l1) a20(r194,l1) a21(r195,l1) a22(r262,l1) a23(r263,l1) a24(r264,l1) a25(r265,l1) a26(r266,l1) a27(r267,l1) a28(r268,l1) a29(r269,l1) a32(r155,l1) a92(r113,l1) a34(r114,l1) a79(r115,l1) a97(r156,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a100(r196,l1) conflicts: a16(r154,l1) a17(r178,l1) a18(r190,l1) a19(r193,l1) a20(r194,l1) a21(r195,l1) a22(r262,l1) a23(r263,l1) a24(r264,l1) a25(r265,l1) a26(r266,l1) a27(r267,l1) a28(r268,l1) a29(r269,l1) a32(r155,l1) a92(r113,l1) a34(r114,l1) a79(r115,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a101(r153,l0) conflicts: a0(r263,l0) a1(r195,l0) a2(r269,l0) a3(r268,l0) a4(r267,l0) a5(r266,l0) a6(r265,l0) a7(r264,l0) a8(r262,l0) a9(r178,l0) a10(r154,l0) a11(r190,l0) a12(r193,l0) a13(r194,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a102(r177,l0) conflicts: a0(r263,l0) a1(r195,l0) a2(r269,l0) a3(r268,l0) a4(r267,l0) a5(r266,l0) a6(r265,l0) a7(r264,l0) a8(r262,l0) a9(r178,l0) a10(r154,l0) a11(r190,l0) a12(r193,l0) a13(r194,l0) a103(r155,l0) a104(r144,l0) a105(r114,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a103(r155,l0) conflicts: a0(r263,l0) a1(r195,l0) a2(r269,l0) a3(r268,l0) a4(r267,l0) a5(r266,l0) a6(r265,l0) a7(r264,l0) a8(r262,l0) a9(r178,l0) a10(r154,l0) a11(r190,l0) a12(r193,l0) a13(r194,l0) a163(r113,l0) a102(r177,l0) a104(r144,l0) a105(r114,l0) a106(r152,l0) a107(r176,l0) a108(r151,l0) a109(r175,l0) a110(r150,l0) a111(r174,l0) a119(r241,l0) a112(r182,l0) a113(r173,l0) a120(r242,l0) a115(r141,l0) a121(r238,l0) a122(r239,l0) a126(r172,l0) a127(r228,l0) a128(r227,l0) a129(r225,l0) a130(r171,l0) a131(r138,l0) a132(r137,l0) a133(r136,l0) a134(r135,l0) a125(r232,l0) a123(r235,l0) a124(r236,l0) a114(r246,l0) a116(r247,l0) a117(r244,l0) a118(r245,l0) a135(r170,l0) a136(r169,l0) a137(r261,l0) a139(r168,l0) a138(r181,l0) a141(r167,l0) a140(r191,l0) a142(r166,l0) a143(r217,l0) a145(r214,l0) a144(r165,l0) a146(r128,l0) a147(r218,l0) a148(r213,l0) a149(r211,l0) a150(r115,l0) a151(r164,l0) a153(r209,l0) a152(r163,l0) a154(r210,l0) a155(r162,l0) a156(r207,l0) a157(r208,l0) a158(r161,l0) a160(r204,l0) a159(r160,l0) a161(r203,l0) a162(r159,l0) a165(r158,l0) a164(r197,l0) a166(r157,l0) a167(r199,l0) a168(r156,l0) a169(r198,l0) a170(r200,l0) a171(r196,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a104(r144,l0) conflicts: a0(r263,l0) a1(r195,l0) a2(r269,l0) a3(r268,l0) a4(r267,l0) a5(r266,l0) a6(r265,l0) a7(r264,l0) a8(r262,l0) a9(r178,l0) a10(r154,l0) a11(r190,l0) a12(r193,l0) a13(r194,l0) a103(r155,l0) a102(r177,l0) a105(r114,l0) a106(r152,l0) a107(r176,l0) a108(r151,l0) a109(r175,l0) a110(r150,l0) a111(r174,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a105(r114,l0) conflicts: a0(r263,l0) a1(r195,l0) a2(r269,l0) a3(r268,l0) a4(r267,l0) a5(r266,l0) a6(r265,l0) a7(r264,l0) a8(r262,l0) a9(r178,l0) a10(r154,l0) a11(r190,l0) a12(r193,l0) a13(r194,l0) a103(r155,l0) a163(r113,l0) a102(r177,l0) a104(r144,l0) a106(r152,l0) a107(r176,l0) a108(r151,l0) a109(r175,l0) a110(r150,l0) a111(r174,l0) a119(r241,l0) a112(r182,l0) a113(r173,l0) a120(r242,l0) a115(r141,l0) a121(r238,l0) a122(r239,l0) a126(r172,l0) a127(r228,l0) a128(r227,l0) a129(r225,l0) a130(r171,l0) a131(r138,l0) a132(r137,l0) a133(r136,l0) a134(r135,l0) a125(r232,l0) a123(r235,l0) a124(r236,l0) a114(r246,l0) a116(r247,l0) a117(r244,l0) a118(r245,l0) a135(r170,l0) a136(r169,l0) a137(r261,l0) a139(r168,l0) a138(r181,l0) a141(r167,l0) a140(r191,l0) a142(r166,l0) a143(r217,l0) a145(r214,l0) a144(r165,l0) a146(r128,l0) a147(r218,l0) a148(r213,l0) a149(r211,l0) a150(r115,l0) a151(r164,l0) a153(r209,l0) a152(r163,l0) a154(r210,l0) a155(r162,l0) a156(r207,l0) a157(r208,l0) a158(r161,l0) a160(r204,l0) a159(r160,l0) a161(r203,l0) a162(r159,l0) a165(r158,l0) a164(r197,l0) a166(r157,l0) a167(r199,l0) a168(r156,l0) a169(r198,l0) a170(r200,l0) a171(r196,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a106(r152,l0) conflicts: a0(r263,l0) a1(r195,l0) a2(r269,l0) a3(r268,l0) a4(r267,l0) a5(r266,l0) a6(r265,l0) a7(r264,l0) a8(r262,l0) a9(r178,l0) a10(r154,l0) a11(r190,l0) a12(r193,l0) a13(r194,l0) a103(r155,l0) a104(r144,l0) a105(r114,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a107(r176,l0) conflicts: a0(r263,l0) a1(r195,l0) a2(r269,l0) a3(r268,l0) a4(r267,l0) a5(r266,l0) a6(r265,l0) a7(r264,l0) a8(r262,l0) a9(r178,l0) a10(r154,l0) a11(r190,l0) a12(r193,l0) a13(r194,l0) a103(r155,l0) a104(r144,l0) a105(r114,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a108(r151,l0) conflicts: a0(r263,l0) a1(r195,l0) a2(r269,l0) a3(r268,l0) a4(r267,l0) a5(r266,l0) a6(r265,l0) a7(r264,l0) a8(r262,l0) a9(r178,l0) a10(r154,l0) a11(r190,l0) a12(r193,l0) a13(r194,l0) a103(r155,l0) a104(r144,l0) a105(r114,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a109(r175,l0) conflicts: a0(r263,l0) a1(r195,l0) a2(r269,l0) a3(r268,l0) a4(r267,l0) a5(r266,l0) a6(r265,l0) a7(r264,l0) a8(r262,l0) a9(r178,l0) a10(r154,l0) a11(r190,l0) a12(r193,l0) a13(r194,l0) a103(r155,l0) a104(r144,l0) a105(r114,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a110(r150,l0) conflicts: a0(r263,l0) a1(r195,l0) a2(r269,l0) a3(r268,l0) a4(r267,l0) a5(r266,l0) a6(r265,l0) a7(r264,l0) a8(r262,l0) a9(r178,l0) a10(r154,l0) a11(r190,l0) a12(r193,l0) a13(r194,l0) a103(r155,l0) a104(r144,l0) a105(r114,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a111(r174,l0) conflicts: a0(r263,l0) a1(r195,l0) a2(r269,l0) a3(r268,l0) a4(r267,l0) a5(r266,l0) a6(r265,l0) a7(r264,l0) a8(r262,l0) a9(r178,l0) a10(r154,l0) a11(r190,l0) a12(r193,l0) a13(r194,l0) a103(r155,l0) a104(r144,l0) a105(r114,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a112(r182,l0) conflicts: a0(r263,l0) a1(r195,l0) a2(r269,l0) a3(r268,l0) a4(r267,l0) a5(r266,l0) a6(r265,l0) a7(r264,l0) a8(r262,l0) a9(r178,l0) a10(r154,l0) a11(r190,l0) a12(r193,l0) a13(r194,l0) a103(r155,l0) a105(r114,l0) a119(r241,l0) a113(r173,l0) a120(r242,l0) a115(r141,l0) a121(r238,l0) a122(r239,l0) a126(r172,l0) a127(r228,l0) a128(r227,l0) a125(r232,l0) a123(r235,l0) a124(r236,l0) a114(r246,l0) a116(r247,l0) a117(r244,l0) a118(r245,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a113(r173,l0) conflicts: a0(r263,l0) a1(r195,l0) a2(r269,l0) a3(r268,l0) a4(r267,l0) a5(r266,l0) a6(r265,l0) a7(r264,l0) a8(r262,l0) a9(r178,l0) a10(r154,l0) a11(r190,l0) a12(r193,l0) a13(r194,l0) a103(r155,l0) a105(r114,l0) a119(r241,l0) a112(r182,l0) a120(r242,l0) a115(r141,l0) a121(r238,l0) a122(r239,l0) a125(r232,l0) a123(r235,l0) a124(r236,l0) a114(r246,l0) a116(r247,l0) a117(r244,l0) a118(r245,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a114(r246,l0) conflicts: a0(r263,l0) a1(r195,l0) a2(r269,l0) a3(r268,l0) a4(r267,l0) a5(r266,l0) a6(r265,l0) a7(r264,l0) a8(r262,l0) a9(r178,l0) a10(r154,l0) a11(r190,l0) a12(r193,l0) a13(r194,l0) a103(r155,l0) a105(r114,l0) a112(r182,l0) a113(r173,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a115(r141,l0) conflicts: a0(r263,l0) a1(r195,l0) a2(r269,l0) a3(r268,l0) a4(r267,l0) a5(r266,l0) a6(r265,l0) a7(r264,l0) a8(r262,l0) a9(r178,l0) a10(r154,l0) a11(r190,l0) a12(r193,l0) a13(r194,l0) a103(r155,l0) a105(r114,l0) a112(r182,l0) a113(r173,l0) a120(r242,l0) a122(r239,l0) a126(r172,l0) a127(r228,l0) a124(r236,l0) a116(r247,l0) a118(r245,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a116(r247,l0) conflicts: a0(r263,l0) a1(r195,l0) a2(r269,l0) a3(r268,l0) a4(r267,l0) a5(r266,l0) a6(r265,l0) a7(r264,l0) a8(r262,l0) a9(r178,l0) a10(r154,l0) a11(r190,l0) a12(r193,l0) a13(r194,l0) a103(r155,l0) a105(r114,l0) a112(r182,l0) a113(r173,l0) a115(r141,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a117(r244,l0) conflicts: a0(r263,l0) a1(r195,l0) a2(r269,l0) a3(r268,l0) a4(r267,l0) a5(r266,l0) a6(r265,l0) a7(r264,l0) a8(r262,l0) a9(r178,l0) a10(r154,l0) a11(r190,l0) a12(r193,l0) a13(r194,l0) a103(r155,l0) a105(r114,l0) a112(r182,l0) a113(r173,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a118(r245,l0) conflicts: a0(r263,l0) a1(r195,l0) a2(r269,l0) a3(r268,l0) a4(r267,l0) a5(r266,l0) a6(r265,l0) a7(r264,l0) a8(r262,l0) a9(r178,l0) a10(r154,l0) a11(r190,l0) a12(r193,l0) a13(r194,l0) a103(r155,l0) a105(r114,l0) a112(r182,l0) a113(r173,l0) a115(r141,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a119(r241,l0) conflicts: a0(r263,l0) a1(r195,l0) a2(r269,l0) a3(r268,l0) a4(r267,l0) a5(r266,l0) a6(r265,l0) a7(r264,l0) a8(r262,l0) a9(r178,l0) a10(r154,l0) a11(r190,l0) a12(r193,l0) a13(r194,l0) a103(r155,l0) a105(r114,l0) a112(r182,l0) a113(r173,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a120(r242,l0) conflicts: a0(r263,l0) a1(r195,l0) a2(r269,l0) a3(r268,l0) a4(r267,l0) a5(r266,l0) a6(r265,l0) a7(r264,l0) a8(r262,l0) a9(r178,l0) a10(r154,l0) a11(r190,l0) a12(r193,l0) a13(r194,l0) a103(r155,l0) a105(r114,l0) a112(r182,l0) a113(r173,l0) a115(r141,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a121(r238,l0) conflicts: a0(r263,l0) a1(r195,l0) a2(r269,l0) a3(r268,l0) a4(r267,l0) a5(r266,l0) a6(r265,l0) a7(r264,l0) a8(r262,l0) a9(r178,l0) a10(r154,l0) a11(r190,l0) a12(r193,l0) a13(r194,l0) a103(r155,l0) a105(r114,l0) a112(r182,l0) a113(r173,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a122(r239,l0) conflicts: a0(r263,l0) a1(r195,l0) a2(r269,l0) a3(r268,l0) a4(r267,l0) a5(r266,l0) a6(r265,l0) a7(r264,l0) a8(r262,l0) a9(r178,l0) a10(r154,l0) a11(r190,l0) a12(r193,l0) a13(r194,l0) a103(r155,l0) a105(r114,l0) a112(r182,l0) a113(r173,l0) a115(r141,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a123(r235,l0) conflicts: a0(r263,l0) a1(r195,l0) a2(r269,l0) a3(r268,l0) a4(r267,l0) a5(r266,l0) a6(r265,l0) a7(r264,l0) a8(r262,l0) a9(r178,l0) a10(r154,l0) a11(r190,l0) a12(r193,l0) a13(r194,l0) a103(r155,l0) a105(r114,l0) a112(r182,l0) a113(r173,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a124(r236,l0) conflicts: a0(r263,l0) a1(r195,l0) a2(r269,l0) a3(r268,l0) a4(r267,l0) a5(r266,l0) a6(r265,l0) a7(r264,l0) a8(r262,l0) a9(r178,l0) a10(r154,l0) a11(r190,l0) a12(r193,l0) a13(r194,l0) a103(r155,l0) a105(r114,l0) a112(r182,l0) a113(r173,l0) a115(r141,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a125(r232,l0) conflicts: a0(r263,l0) a1(r195,l0) a2(r269,l0) a3(r268,l0) a4(r267,l0) a5(r266,l0) a6(r265,l0) a7(r264,l0) a8(r262,l0) a9(r178,l0) a10(r154,l0) a11(r190,l0) a12(r193,l0) a13(r194,l0) a103(r155,l0) a105(r114,l0) a112(r182,l0) a113(r173,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a126(r172,l0) conflicts: a0(r263,l0) a1(r195,l0) a2(r269,l0) a3(r268,l0) a4(r267,l0) a5(r266,l0) a6(r265,l0) a7(r264,l0) a8(r262,l0) a9(r178,l0) a10(r154,l0) a11(r190,l0) a12(r193,l0) a13(r194,l0) a103(r155,l0) a105(r114,l0) a112(r182,l0) a115(r141,l0) a127(r228,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a127(r228,l0) conflicts: a0(r263,l0) a1(r195,l0) a2(r269,l0) a3(r268,l0) a4(r267,l0) a5(r266,l0) a6(r265,l0) a7(r264,l0) a8(r262,l0) a9(r178,l0) a10(r154,l0) a11(r190,l0) a12(r193,l0) a13(r194,l0) a103(r155,l0) a105(r114,l0) a112(r182,l0) a115(r141,l0) a126(r172,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a128(r227,l0) conflicts: a0(r263,l0) a1(r195,l0) a2(r269,l0) a3(r268,l0) a4(r267,l0) a5(r266,l0) a6(r265,l0) a7(r264,l0) a8(r262,l0) a9(r178,l0) a10(r154,l0) a11(r190,l0) a12(r193,l0) a13(r194,l0) a103(r155,l0) a105(r114,l0) a112(r182,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a129(r225,l0) conflicts: a0(r263,l0) a1(r195,l0) a2(r269,l0) a3(r268,l0) a4(r267,l0) a5(r266,l0) a6(r265,l0) a7(r264,l0) a8(r262,l0) a9(r178,l0) a10(r154,l0) a11(r190,l0) a12(r193,l0) a13(r194,l0) a103(r155,l0) a105(r114,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a130(r171,l0) conflicts: a0(r263,l0) a1(r195,l0) a2(r269,l0) a3(r268,l0) a4(r267,l0) a5(r266,l0) a6(r265,l0) a7(r264,l0) a8(r262,l0) a9(r178,l0) a10(r154,l0) a11(r190,l0) a12(r193,l0) a13(r194,l0) a103(r155,l0) a105(r114,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a131(r138,l0) conflicts: a0(r263,l0) a1(r195,l0) a2(r269,l0) a3(r268,l0) a4(r267,l0) a5(r266,l0) a6(r265,l0) a7(r264,l0) a8(r262,l0) a9(r178,l0) a10(r154,l0) a11(r190,l0) a12(r193,l0) a13(r194,l0) a103(r155,l0) a105(r114,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a132(r137,l0) conflicts: a0(r263,l0) a1(r195,l0) a2(r269,l0) a3(r268,l0) a4(r267,l0) a5(r266,l0) a6(r265,l0) a7(r264,l0) a8(r262,l0) a9(r178,l0) a10(r154,l0) a11(r190,l0) a12(r193,l0) a13(r194,l0) a103(r155,l0) a105(r114,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a133(r136,l0) conflicts: a0(r263,l0) a1(r195,l0) a2(r269,l0) a3(r268,l0) a4(r267,l0) a5(r266,l0) a6(r265,l0) a7(r264,l0) a8(r262,l0) a9(r178,l0) a10(r154,l0) a11(r190,l0) a12(r193,l0) a13(r194,l0) a103(r155,l0) a105(r114,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a134(r135,l0) conflicts: a0(r263,l0) a1(r195,l0) a2(r269,l0) a3(r268,l0) a4(r267,l0) a5(r266,l0) a6(r265,l0) a7(r264,l0) a8(r262,l0) a9(r178,l0) a10(r154,l0) a11(r190,l0) a12(r193,l0) a13(r194,l0) a103(r155,l0) a105(r114,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a135(r170,l0) conflicts: a0(r263,l0) a1(r195,l0) a2(r269,l0) a3(r268,l0) a4(r267,l0) a5(r266,l0) a6(r265,l0) a7(r264,l0) a8(r262,l0) a9(r178,l0) a10(r154,l0) a11(r190,l0) a12(r193,l0) a13(r194,l0) a103(r155,l0) a105(r114,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a136(r169,l0) conflicts: a0(r263,l0) a1(r195,l0) a2(r269,l0) a3(r268,l0) a4(r267,l0) a5(r266,l0) a6(r265,l0) a7(r264,l0) a8(r262,l0) a9(r178,l0) a10(r154,l0) a11(r190,l0) a12(r193,l0) a13(r194,l0) a103(r155,l0) a105(r114,l0) a137(r261,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a137(r261,l0) conflicts: a0(r263,l0) a1(r195,l0) a2(r269,l0) a3(r268,l0) a4(r267,l0) a5(r266,l0) a6(r265,l0) a7(r264,l0) a8(r262,l0) a9(r178,l0) a10(r154,l0) a11(r190,l0) a12(r193,l0) a13(r194,l0) a103(r155,l0) a105(r114,l0) a136(r169,l0) a139(r168,l0) a138(r181,l0) a141(r167,l0) a140(r191,l0) a142(r166,l0) a143(r217,l0) a145(r214,l0) a144(r165,l0) a146(r128,l0) a147(r218,l0) a148(r213,l0) a149(r211,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a138(r181,l0) conflicts: a0(r263,l0) a1(r195,l0) a2(r269,l0) a3(r268,l0) a4(r267,l0) a5(r266,l0) a6(r265,l0) a7(r264,l0) a8(r262,l0) a9(r178,l0) a10(r154,l0) a11(r190,l0) a12(r193,l0) a13(r194,l0) a103(r155,l0) a163(r113,l0) a105(r114,l0) a137(r261,l0) a139(r168,l0) a141(r167,l0) a140(r191,l0) a142(r166,l0) a143(r217,l0) a145(r214,l0) a144(r165,l0) a146(r128,l0) a147(r218,l0) a148(r213,l0) a149(r211,l0) a150(r115,l0) a151(r164,l0) a153(r209,l0) a152(r163,l0) a154(r210,l0) a155(r162,l0) a158(r161,l0) a160(r204,l0) a159(r160,l0) a161(r203,l0) a162(r159,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a139(r168,l0) conflicts: a0(r263,l0) a1(r195,l0) a2(r269,l0) a3(r268,l0) a4(r267,l0) a5(r266,l0) a6(r265,l0) a7(r264,l0) a8(r262,l0) a9(r178,l0) a10(r154,l0) a11(r190,l0) a12(r193,l0) a13(r194,l0) a103(r155,l0) a105(r114,l0) a137(r261,l0) a138(r181,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a140(r191,l0) conflicts: a0(r263,l0) a1(r195,l0) a2(r269,l0) a3(r268,l0) a4(r267,l0) a5(r266,l0) a6(r265,l0) a7(r264,l0) a8(r262,l0) a9(r178,l0) a10(r154,l0) a11(r190,l0) a12(r193,l0) a13(r194,l0) a103(r155,l0) a105(r114,l0) a137(r261,l0) a138(r181,l0) a141(r167,l0) a142(r166,l0) a143(r217,l0) a145(r214,l0) a144(r165,l0) a146(r128,l0) a147(r218,l0) a148(r213,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a141(r167,l0) conflicts: a0(r263,l0) a1(r195,l0) a2(r269,l0) a3(r268,l0) a4(r267,l0) a5(r266,l0) a6(r265,l0) a7(r264,l0) a8(r262,l0) a9(r178,l0) a10(r154,l0) a11(r190,l0) a12(r193,l0) a13(r194,l0) a103(r155,l0) a105(r114,l0) a137(r261,l0) a138(r181,l0) a140(r191,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a142(r166,l0) conflicts: a0(r263,l0) a1(r195,l0) a2(r269,l0) a3(r268,l0) a4(r267,l0) a5(r266,l0) a6(r265,l0) a7(r264,l0) a8(r262,l0) a9(r178,l0) a10(r154,l0) a11(r190,l0) a12(r193,l0) a13(r194,l0) a103(r155,l0) a105(r114,l0) a137(r261,l0) a138(r181,l0) a140(r191,l0) a143(r217,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a143(r217,l0) conflicts: a0(r263,l0) a1(r195,l0) a2(r269,l0) a3(r268,l0) a4(r267,l0) a5(r266,l0) a6(r265,l0) a7(r264,l0) a8(r262,l0) a9(r178,l0) a10(r154,l0) a11(r190,l0) a12(r193,l0) a13(r194,l0) a103(r155,l0) a105(r114,l0) a137(r261,l0) a138(r181,l0) a140(r191,l0) a142(r166,l0) a145(r214,l0) a144(r165,l0) a146(r128,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a144(r165,l0) conflicts: a0(r263,l0) a1(r195,l0) a2(r269,l0) a3(r268,l0) a4(r267,l0) a5(r266,l0) a6(r265,l0) a7(r264,l0) a8(r262,l0) a9(r178,l0) a10(r154,l0) a11(r190,l0) a12(r193,l0) a13(r194,l0) a103(r155,l0) a105(r114,l0) a137(r261,l0) a138(r181,l0) a140(r191,l0) a143(r217,l0) a145(r214,l0) a146(r128,l0) a147(r218,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a145(r214,l0) conflicts: a0(r263,l0) a1(r195,l0) a2(r269,l0) a3(r268,l0) a4(r267,l0) a5(r266,l0) a6(r265,l0) a7(r264,l0) a8(r262,l0) a9(r178,l0) a10(r154,l0) a11(r190,l0) a12(r193,l0) a13(r194,l0) a103(r155,l0) a105(r114,l0) a137(r261,l0) a138(r181,l0) a140(r191,l0) a143(r217,l0) a144(r165,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a146(r128,l0) conflicts: a0(r263,l0) a1(r195,l0) a2(r269,l0) a3(r268,l0) a4(r267,l0) a5(r266,l0) a6(r265,l0) a7(r264,l0) a8(r262,l0) a9(r178,l0) a10(r154,l0) a11(r190,l0) a12(r193,l0) a13(r194,l0) a103(r155,l0) a105(r114,l0) a137(r261,l0) a138(r181,l0) a140(r191,l0) a143(r217,l0) a144(r165,l0) a147(r218,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a147(r218,l0) conflicts: a0(r263,l0) a1(r195,l0) a2(r269,l0) a3(r268,l0) a4(r267,l0) a5(r266,l0) a6(r265,l0) a7(r264,l0) a8(r262,l0) a9(r178,l0) a10(r154,l0) a11(r190,l0) a12(r193,l0) a13(r194,l0) a103(r155,l0) a105(r114,l0) a137(r261,l0) a138(r181,l0) a140(r191,l0) a144(r165,l0) a146(r128,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a148(r213,l0) conflicts: a0(r263,l0) a1(r195,l0) a2(r269,l0) a3(r268,l0) a4(r267,l0) a5(r266,l0) a6(r265,l0) a7(r264,l0) a8(r262,l0) a9(r178,l0) a10(r154,l0) a11(r190,l0) a12(r193,l0) a13(r194,l0) a103(r155,l0) a105(r114,l0) a137(r261,l0) a138(r181,l0) a140(r191,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a149(r211,l0) conflicts: a0(r263,l0) a1(r195,l0) a2(r269,l0) a3(r268,l0) a4(r267,l0) a5(r266,l0) a6(r265,l0) a7(r264,l0) a8(r262,l0) a9(r178,l0) a10(r154,l0) a11(r190,l0) a12(r193,l0) a13(r194,l0) a103(r155,l0) a105(r114,l0) a137(r261,l0) a138(r181,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a150(r115,l0) conflicts: a0(r263,l0) a1(r195,l0) a2(r269,l0) a3(r268,l0) a4(r267,l0) a5(r266,l0) a6(r265,l0) a7(r264,l0) a8(r262,l0) a9(r178,l0) a10(r154,l0) a11(r190,l0) a12(r193,l0) a13(r194,l0) a103(r155,l0) a163(r113,l0) a105(r114,l0) a138(r181,l0) a151(r164,l0) a153(r209,l0) a152(r163,l0) a154(r210,l0) a155(r162,l0) a156(r207,l0) a157(r208,l0) a158(r161,l0) a160(r204,l0) a159(r160,l0) a161(r203,l0) a162(r159,l0) a165(r158,l0) a164(r197,l0) a166(r157,l0) a167(r199,l0) a168(r156,l0) a169(r198,l0) a170(r200,l0) a171(r196,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a151(r164,l0) conflicts: a0(r263,l0) a1(r195,l0) a2(r269,l0) a3(r268,l0) a4(r267,l0) a5(r266,l0) a6(r265,l0) a7(r264,l0) a8(r262,l0) a9(r178,l0) a10(r154,l0) a11(r190,l0) a12(r193,l0) a13(r194,l0) a103(r155,l0) a105(r114,l0) a138(r181,l0) a150(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a152(r163,l0) conflicts: a0(r263,l0) a1(r195,l0) a2(r269,l0) a3(r268,l0) a4(r267,l0) a5(r266,l0) a6(r265,l0) a7(r264,l0) a8(r262,l0) a9(r178,l0) a10(r154,l0) a11(r190,l0) a12(r193,l0) a13(r194,l0) a103(r155,l0) a105(r114,l0) a138(r181,l0) a150(r115,l0) a153(r209,l0) a154(r210,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a153(r209,l0) conflicts: a0(r263,l0) a1(r195,l0) a2(r269,l0) a3(r268,l0) a4(r267,l0) a5(r266,l0) a6(r265,l0) a7(r264,l0) a8(r262,l0) a9(r178,l0) a10(r154,l0) a11(r190,l0) a12(r193,l0) a13(r194,l0) a103(r155,l0) a105(r114,l0) a138(r181,l0) a150(r115,l0) a152(r163,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a154(r210,l0) conflicts: a0(r263,l0) a1(r195,l0) a2(r269,l0) a3(r268,l0) a4(r267,l0) a5(r266,l0) a6(r265,l0) a7(r264,l0) a8(r262,l0) a9(r178,l0) a10(r154,l0) a11(r190,l0) a12(r193,l0) a13(r194,l0) a103(r155,l0) a105(r114,l0) a138(r181,l0) a150(r115,l0) a152(r163,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a155(r162,l0) conflicts: a0(r263,l0) a1(r195,l0) a2(r269,l0) a3(r268,l0) a4(r267,l0) a5(r266,l0) a6(r265,l0) a7(r264,l0) a8(r262,l0) a9(r178,l0) a10(r154,l0) a11(r190,l0) a12(r193,l0) a13(r194,l0) a103(r155,l0) a105(r114,l0) a138(r181,l0) a150(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a156(r207,l0) conflicts: a0(r263,l0) a1(r195,l0) a2(r269,l0) a3(r268,l0) a4(r267,l0) a5(r266,l0) a6(r265,l0) a7(r264,l0) a8(r262,l0) a9(r178,l0) a10(r154,l0) a11(r190,l0) a12(r193,l0) a13(r194,l0) a103(r155,l0) a105(r114,l0) a150(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a157(r208,l0) conflicts: a0(r263,l0) a1(r195,l0) a2(r269,l0) a3(r268,l0) a4(r267,l0) a5(r266,l0) a6(r265,l0) a7(r264,l0) a8(r262,l0) a9(r178,l0) a10(r154,l0) a11(r190,l0) a12(r193,l0) a13(r194,l0) a103(r155,l0) a105(r114,l0) a150(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a158(r161,l0) conflicts: a0(r263,l0) a1(r195,l0) a2(r269,l0) a3(r268,l0) a4(r267,l0) a5(r266,l0) a6(r265,l0) a7(r264,l0) a8(r262,l0) a9(r178,l0) a10(r154,l0) a11(r190,l0) a12(r193,l0) a13(r194,l0) a103(r155,l0) a105(r114,l0) a138(r181,l0) a150(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a159(r160,l0) conflicts: a0(r263,l0) a1(r195,l0) a2(r269,l0) a3(r268,l0) a4(r267,l0) a5(r266,l0) a6(r265,l0) a7(r264,l0) a8(r262,l0) a9(r178,l0) a10(r154,l0) a11(r190,l0) a12(r193,l0) a13(r194,l0) a103(r155,l0) a105(r114,l0) a138(r181,l0) a150(r115,l0) a160(r204,l0) a161(r203,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a160(r204,l0) conflicts: a0(r263,l0) a1(r195,l0) a2(r269,l0) a3(r268,l0) a4(r267,l0) a5(r266,l0) a6(r265,l0) a7(r264,l0) a8(r262,l0) a9(r178,l0) a10(r154,l0) a11(r190,l0) a12(r193,l0) a13(r194,l0) a103(r155,l0) a105(r114,l0) a138(r181,l0) a150(r115,l0) a159(r160,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a161(r203,l0) conflicts: a0(r263,l0) a1(r195,l0) a2(r269,l0) a3(r268,l0) a4(r267,l0) a5(r266,l0) a6(r265,l0) a7(r264,l0) a8(r262,l0) a9(r178,l0) a10(r154,l0) a11(r190,l0) a12(r193,l0) a13(r194,l0) a103(r155,l0) a105(r114,l0) a138(r181,l0) a150(r115,l0) a159(r160,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a162(r159,l0) conflicts: a0(r263,l0) a1(r195,l0) a2(r269,l0) a3(r268,l0) a4(r267,l0) a5(r266,l0) a6(r265,l0) a7(r264,l0) a8(r262,l0) a9(r178,l0) a10(r154,l0) a11(r190,l0) a12(r193,l0) a13(r194,l0) a103(r155,l0) a163(r113,l0) a105(r114,l0) a138(r181,l0) a150(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a163(r113,l0) conflicts: a0(r263,l0) a1(r195,l0) a2(r269,l0) a3(r268,l0) a4(r267,l0) a5(r266,l0) a6(r265,l0) a7(r264,l0) a8(r262,l0) a9(r178,l0) a10(r154,l0) a11(r190,l0) a12(r193,l0) a13(r194,l0) a103(r155,l0) a105(r114,l0) a138(r181,l0) a150(r115,l0) a162(r159,l0) a165(r158,l0) a164(r197,l0) a166(r157,l0) a167(r199,l0) a168(r156,l0) a169(r198,l0) a170(r200,l0) a171(r196,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a164(r197,l0) conflicts: a0(r263,l0) a1(r195,l0) a2(r269,l0) a3(r268,l0) a4(r267,l0) a5(r266,l0) a6(r265,l0) a7(r264,l0) a8(r262,l0) a9(r178,l0) a10(r154,l0) a11(r190,l0) a12(r193,l0) a13(r194,l0) a103(r155,l0) a163(r113,l0) a105(r114,l0) a150(r115,l0) a165(r158,l0) a166(r157,l0) a167(r199,l0) a168(r156,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a165(r158,l0) conflicts: a0(r263,l0) a1(r195,l0) a2(r269,l0) a3(r268,l0) a4(r267,l0) a5(r266,l0) a6(r265,l0) a7(r264,l0) a8(r262,l0) a9(r178,l0) a10(r154,l0) a11(r190,l0) a12(r193,l0) a13(r194,l0) a103(r155,l0) a163(r113,l0) a105(r114,l0) a150(r115,l0) a164(r197,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a166(r157,l0) conflicts: a0(r263,l0) a1(r195,l0) a2(r269,l0) a3(r268,l0) a4(r267,l0) a5(r266,l0) a6(r265,l0) a7(r264,l0) a8(r262,l0) a9(r178,l0) a10(r154,l0) a11(r190,l0) a12(r193,l0) a13(r194,l0) a103(r155,l0) a163(r113,l0) a105(r114,l0) a150(r115,l0) a164(r197,l0) a167(r199,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a167(r199,l0) conflicts: a0(r263,l0) a1(r195,l0) a2(r269,l0) a3(r268,l0) a4(r267,l0) a5(r266,l0) a6(r265,l0) a7(r264,l0) a8(r262,l0) a9(r178,l0) a10(r154,l0) a11(r190,l0) a12(r193,l0) a13(r194,l0) a103(r155,l0) a163(r113,l0) a105(r114,l0) a150(r115,l0) a164(r197,l0) a166(r157,l0) a168(r156,l0) a169(r198,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a168(r156,l0) conflicts: a0(r263,l0) a1(r195,l0) a2(r269,l0) a3(r268,l0) a4(r267,l0) a5(r266,l0) a6(r265,l0) a7(r264,l0) a8(r262,l0) a9(r178,l0) a10(r154,l0) a11(r190,l0) a12(r193,l0) a13(r194,l0) a103(r155,l0) a163(r113,l0) a105(r114,l0) a150(r115,l0) a164(r197,l0) a167(r199,l0) a169(r198,l0) a170(r200,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a169(r198,l0) conflicts: a0(r263,l0) a1(r195,l0) a2(r269,l0) a3(r268,l0) a4(r267,l0) a5(r266,l0) a6(r265,l0) a7(r264,l0) a8(r262,l0) a9(r178,l0) a10(r154,l0) a11(r190,l0) a12(r193,l0) a13(r194,l0) a103(r155,l0) a163(r113,l0) a105(r114,l0) a150(r115,l0) a167(r199,l0) a168(r156,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a170(r200,l0) conflicts: a0(r263,l0) a1(r195,l0) a2(r269,l0) a3(r268,l0) a4(r267,l0) a5(r266,l0) a6(r265,l0) a7(r264,l0) a8(r262,l0) a9(r178,l0) a10(r154,l0) a11(r190,l0) a12(r193,l0) a13(r194,l0) a103(r155,l0) a163(r113,l0) a105(r114,l0) a150(r115,l0) a168(r156,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a171(r196,l0) conflicts: a0(r263,l0) a1(r195,l0) a2(r269,l0) a3(r268,l0) a4(r267,l0) a5(r266,l0) a6(r265,l0) a7(r264,l0) a8(r262,l0) a9(r178,l0) a10(r154,l0) a11(r190,l0) a12(r193,l0) a13(r194,l0) a103(r155,l0) a163(r113,l0) a105(r114,l0) a150(r115,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a13(r194)<->a15(r271)@110:move
  cp1:a12(r193)<->a14(r270)@110:move
  cp2:a30(r153)<->a32(r155)@13:shuffle
  cp3:a30(r153)<->a31(r177)@26:shuffle
  cp4:a30(r153)<->a33(r144)@13:shuffle
  cp5:a35(r152)<->a36(r176)@26:shuffle
  cp6:a37(r151)<->a38(r175)@26:shuffle
  cp7:a39(r150)<->a40(r174)@26:shuffle
  cp8:a43(r246)<->a45(r247)@3:shuffle
  cp9:a43(r246)<->a44(r141)@3:shuffle
  cp10:a46(r244)<->a47(r245)@1:shuffle
  cp11:a44(r141)<->a46(r244)@1:shuffle
  cp12:a48(r241)<->a49(r242)@2:shuffle
  cp13:a44(r141)<->a48(r241)@2:shuffle
  cp14:a50(r238)<->a51(r239)@2:shuffle
  cp15:a44(r141)<->a50(r238)@2:shuffle
  cp16:a52(r235)<->a53(r236)@4:shuffle
  cp17:a44(r141)<->a52(r235)@4:shuffle
  cp18:a44(r141)<->a54(r232)@5:shuffle
  cp19:a62(r136)<->a63(r135)@27:shuffle
  cp20:a60(r138)<->a61(r137)@27:shuffle
  cp21:a41(r182)<->a58(r225)@27:shuffle
  cp22:a44(r141)<->a57(r227)@27:shuffle
  cp23:a42(r173)<->a55(r172)@27:shuffle
  cp24:a42(r173)<->a56(r228)@27:shuffle
  cp25:a65(r169)<->a68(r168)@55:shuffle
  cp26:a65(r169)<->a67(r181)@55:shuffle
  cp27:a64(r170)<->a66(r261)@55:shuffle
  cp28:a64(r170)<->a65(r169)@55:shuffle
  cp29:a66(r261)<->a79(r115)@53:shuffle
  cp30:a69(r191)<->a78(r211)@18:shuffle
  cp31:a75(r128)<->a77(r213)@18:shuffle
  cp32:a72(r217)<->a76(r218)@18:shuffle
  cp33:a74(r214)<->a75(r128)@18:shuffle
  cp34:a71(r166)<->a73(r165)@18:shuffle
  cp35:a71(r166)<->a74(r214)@18:shuffle
  cp36:a70(r167)<->a72(r217)@18:shuffle
  cp37:a70(r167)<->a71(r166)@18:shuffle
  cp38:a81(r163)<->a84(r162)@36:shuffle
  cp39:a82(r209)<->a83(r210)@36:shuffle
  cp40:a80(r164)<->a82(r209)@36:shuffle
  cp41:a80(r164)<->a81(r163)@36:shuffle
  cp42:a85(r207)<->a86(r208)@13:shuffle
  cp43:a67(r181)<->a85(r207)@13:shuffle
  cp44:a96(r199)<->a99(r200)@22:shuffle
  cp45:a93(r197)<->a98(r198)@22:shuffle
  cp46:a95(r157)<->a97(r156)@22:shuffle
  cp47:a94(r158)<->a96(r199)@22:shuffle
  cp48:a94(r158)<->a95(r157)@22:shuffle
  cp49:a67(r181)<->a93(r197)@22:shuffle
  cp50:a88(r160)<->a91(r159)@22:shuffle
  cp51:a88(r160)<->a92(r113)@22:shuffle
  cp52:a89(r204)<->a90(r203)@22:shuffle
  cp53:a87(r161)<->a89(r204)@22:shuffle
  cp54:a87(r161)<->a88(r160)@22:shuffle
  cp55:a101(r153)<->a103(r155)@13:shuffle
  cp56:a101(r153)<->a102(r177)@26:shuffle
  cp57:a101(r153)<->a104(r144)@13:shuffle
  cp58:a106(r152)<->a107(r176)@26:shuffle
  cp59:a108(r151)<->a109(r175)@26:shuffle
  cp60:a110(r150)<->a111(r174)@26:shuffle
  cp61:a114(r246)<->a116(r247)@3:shuffle
  cp62:a114(r246)<->a115(r141)@3:shuffle
  cp63:a117(r244)<->a118(r245)@1:shuffle
  cp64:a115(r141)<->a117(r244)@1:shuffle
  cp65:a119(r241)<->a120(r242)@2:shuffle
  cp66:a115(r141)<->a119(r241)@2:shuffle
  cp67:a121(r238)<->a122(r239)@2:shuffle
  cp68:a115(r141)<->a121(r238)@2:shuffle
  cp69:a123(r235)<->a124(r236)@4:shuffle
  cp70:a115(r141)<->a123(r235)@4:shuffle
  cp71:a115(r141)<->a125(r232)@5:shuffle
  cp72:a133(r136)<->a134(r135)@27:shuffle
  cp73:a131(r138)<->a132(r137)@27:shuffle
  cp74:a112(r182)<->a129(r225)@27:shuffle
  cp75:a115(r141)<->a128(r227)@27:shuffle
  cp76:a113(r173)<->a126(r172)@27:shuffle
  cp77:a113(r173)<->a127(r228)@27:shuffle
  cp78:a136(r169)<->a139(r168)@55:shuffle
  cp79:a136(r169)<->a138(r181)@55:shuffle
  cp80:a135(r170)<->a137(r261)@55:shuffle
  cp81:a135(r170)<->a136(r169)@55:shuffle
  cp82:a137(r261)<->a150(r115)@53:shuffle
  cp83:a140(r191)<->a149(r211)@18:shuffle
  cp84:a146(r128)<->a148(r213)@18:shuffle
  cp85:a143(r217)<->a147(r218)@18:shuffle
  cp86:a145(r214)<->a146(r128)@18:shuffle
  cp87:a142(r166)<->a144(r165)@18:shuffle
  cp88:a142(r166)<->a145(r214)@18:shuffle
  cp89:a141(r167)<->a143(r217)@18:shuffle
  cp90:a141(r167)<->a142(r166)@18:shuffle
  cp91:a152(r163)<->a155(r162)@36:shuffle
  cp92:a153(r209)<->a154(r210)@36:shuffle
  cp93:a151(r164)<->a153(r209)@36:shuffle
  cp94:a151(r164)<->a152(r163)@36:shuffle
  cp95:a156(r207)<->a157(r208)@13:shuffle
  cp96:a138(r181)<->a156(r207)@13:shuffle
  cp97:a167(r199)<->a170(r200)@22:shuffle
  cp98:a164(r197)<->a169(r198)@22:shuffle
  cp99:a166(r157)<->a168(r156)@22:shuffle
  cp100:a165(r158)<->a167(r199)@22:shuffle
  cp101:a165(r158)<->a166(r157)@22:shuffle
  cp102:a138(r181)<->a164(r197)@22:shuffle
  cp103:a159(r160)<->a162(r159)@22:shuffle
  cp104:a159(r160)<->a163(r113)@22:shuffle
  cp105:a160(r204)<->a161(r203)@22:shuffle
  cp106:a158(r161)<->a160(r204)@22:shuffle
  cp107:a158(r161)<->a159(r160)@22:shuffle
  pref0:a15(r271)<-hr1@220
  pref1:a14(r270)<-hr0@220
  regions=2, blocks=41, points=139
    allocnos=172 (big 0), copies=108, conflicts=0, ranges=125

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 40 3(->4:l1) 2
    all: 0r263 1r195 2r269 3r268 4r267 5r266 6r265 7r264 8r262 9r178 10r154 11r190 12r193 13r194 14r270 15r271 101r153 102r177 103r155 104r144 105r114 106r152 107r176 108r151 109r175 110r150 111r174 112r182 113r173 114r246 115r141 116r247 117r244 118r245 119r241 120r242 121r238 122r239 123r235 124r236 125r232 126r172 127r228 128r227 129r225 130r171 131r138 132r137 133r136 134r135 135r170 136r169 137r261 138r181 139r168 140r191 141r167 142r166 143r217 144r165 145r214 146r128 147r218 148r213 149r211 150r115 151r164 152r163 153r209 154r210 155r162 156r207 157r208 158r161 159r160 160r204 161r203 162r159 163r113 164r197 165r158 166r157 167r199 168r156 169r198 170r200 171r196
    modified regnos: 113 114 115 128 135 136 137 138 141 144 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 181 182 190 191 193 194 195 196 197 198 199 200 203 204 207 208 209 210 211 213 214 217 218 225 227 228 232 235 236 238 239 241 242 244 245 246 247 261 262 263 264 265 266 267 268 269 270 271
    border:
    Pressure: GENERAL_REGS=22
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@1062740
          2:( 1-12 14)@51100
      Allocno a0r263 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a1r195 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r269 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a3r268 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a4r267 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a5r266 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a6r265 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a7r264 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a8r262 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a9r178 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a10r154 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a11r190 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a12r193 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a13r194 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a14r270 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a15r271 of ALL_REGS(46) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15 48-106)
      Allocno a101r153 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a102r177 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a103r155 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a104r144 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a105r114 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a106r152 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a107r176 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a108r151 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a109r175 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a110r150 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a111r174 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a112r182 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a113r173 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a114r246 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a115r141 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a116r247 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a117r244 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a118r245 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a119r241 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a120r242 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a121r238 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a122r239 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a123r235 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a124r236 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a125r232 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a126r172 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a127r228 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a128r227 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a129r225 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a130r171 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a131r138 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a132r137 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a133r136 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a134r135 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a135r170 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a136r169 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a137r261 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a138r181 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a139r168 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a140r191 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a141r167 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a142r166 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a143r217 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a144r165 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a145r214 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a146r128 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a147r218 of LO_REGS(8) has 8 avail. regs  0-7, ^node:  0-12 14 (confl regs =  8-106)
      Allocno a148r213 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a149r211 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a150r115 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a151r164 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a152r163 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a153r209 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a154r210 of LO_REGS(8) has 8 avail. regs  0-7, ^node:  0-12 14 (confl regs =  8-106)
      Allocno a155r162 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a156r207 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a157r208 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a158r161 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a159r160 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a160r204 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a161r203 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a162r159 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a163r113 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a164r197 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a165r158 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a166r157 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a167r199 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a168r156 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a169r198 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a170r200 of LO_REGS(8) has 8 avail. regs  0-7, ^node:  0-12 14 (confl regs =  8-106)
      Allocno a171r196 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Pushing a15(r271,l0)(cost 0)
      Pushing a14(r270,l0)(cost 0)
      Pushing a2(r269,l0)(potential spill: pri=4, cost=1340)
        Making a101(r153,l0: a30(r153,l1)) colorable
      Forming thread by copy 56:a101r153-a102r177 (freq=26):
        Result (freq=888): a101r153(444) a102r177(444)
      Pushing a101(r153,l0: a30(r153,l1))(cost 4440)
      Pushing a3(r268,l0)(potential spill: pri=4, cost=1500)
      Pushing a4(r267,l0)(potential spill: pri=5, cost=1730)
        Making a129(r225,l0: a58(r225,l1)) colorable
        Making a130(r171,l0: a59(r171,l1)) colorable
        Making a131(r138,l0: a60(r138,l1)) colorable
      Forming thread by copy 73:a131r138-a132r137 (freq=27):
        Result (freq=888): a131r138(444) a132r137(444)
        Making a132(r137,l0: a61(r137,l1)) colorable
        Making a133(r136,l0: a62(r136,l1)) colorable
      Forming thread by copy 72:a133r136-a134r135 (freq=27):
        Result (freq=888): a133r136(444) a134r135(444)
        Making a134(r135,l0: a63(r135,l1)) colorable
        Making a135(r170,l0: a64(r170,l1)) colorable
      Forming thread by copy 80:a135r170-a137r261 (freq=55):
        Result (freq=1930): a135r170(890) a137r261(1040)
      Pushing a130(r171,l0: a59(r171,l1))(cost 2220)
      Pushing a129(r225,l0: a58(r225,l1))(cost 4440)
      Pushing a134(r135,l0: a63(r135,l1))(cost 4440)
      Pushing a133(r136,l0: a62(r136,l1))(cost 4440)
      Pushing a132(r137,l0: a61(r137,l1))(cost 4440)
      Pushing a131(r138,l0: a60(r138,l1))(cost 4440)
      Pushing a135(r170,l0: a64(r170,l1))(cost 8900)
      Pushing a5(r266,l0)(potential spill: pri=6, cost=2060)
        Making a102(r177,l0: a31(r177,l1)) colorable
        Making a106(r152,l0: a35(r152,l1)) colorable
      Forming thread by copy 58:a106r152-a107r176 (freq=26):
        Result (freq=888): a106r152(444) a107r176(444)
        Making a107(r176,l0: a36(r176,l1)) colorable
        Making a108(r151,l0: a37(r151,l1)) colorable
      Forming thread by copy 59:a108r151-a109r175 (freq=26):
        Result (freq=888): a108r151(444) a109r175(444)
        Making a109(r175,l0: a38(r175,l1)) colorable
        Making a110(r150,l0: a39(r150,l1)) colorable
      Forming thread by copy 60:a110r150-a111r174 (freq=26):
        Result (freq=888): a110r150(444) a111r174(444)
        Making a111(r174,l0: a40(r174,l1)) colorable
        Making a128(r227,l0: a57(r227,l1)) colorable
        Making a136(r169,l0: a65(r169,l1)) colorable
        Making a156(r207,l0: a85(r207,l1)) colorable
      Forming thread by copy 95:a156r207-a157r208 (freq=13):
        Result (freq=444): a156r207(222) a157r208(222)
        Making a157(r208,l0: a86(r208,l1)) colorable
      Forming thread by copy 78:a136r169-a139r168 (freq=55):
        Result (freq=1780): a136r169(890) a139r168(890)
      Pushing a157(r208,l0: a86(r208,l1))(cost 2220)
      Pushing a156(r207,l0: a85(r207,l1))(cost 2220)
      Pushing a128(r227,l0: a57(r227,l1))(cost 4440)
      Pushing a111(r174,l0: a40(r174,l1))(cost 4440)
      Pushing a110(r150,l0: a39(r150,l1))(cost 4440)
      Pushing a109(r175,l0: a38(r175,l1))(cost 4440)
      Pushing a108(r151,l0: a37(r151,l1))(cost 4440)
      Pushing a107(r176,l0: a36(r176,l1))(cost 4440)
      Pushing a106(r152,l0: a35(r152,l1))(cost 4440)
        Making a104(r144,l0: a33(r144,l1)) colorable
      Pushing a104(r144,l0: a33(r144,l1))(cost 6660)
      Pushing a102(r177,l0: a31(r177,l1))(cost 4440)
      Pushing a136(r169,l0: a65(r169,l1))(cost 8900)
      Pushing a6(r265,l0)(potential spill: pri=8, cost=2520)
        Making a119(r241,l0: a48(r241,l1)) colorable
        Making a121(r238,l0: a50(r238,l1)) colorable
        Making a125(r232,l0: a54(r232,l1)) colorable
        Making a123(r235,l0: a52(r235,l1)) colorable
        Making a114(r246,l0: a43(r246,l1)) colorable
        Making a117(r244,l0: a46(r244,l1)) colorable
        Making a139(r168,l0: a68(r168,l1)) colorable
        Making a149(r211,l0: a78(r211,l1)) colorable
        Making a151(r164,l0: a80(r164,l1)) colorable
        Making a155(r162,l0: a84(r162,l1)) colorable
        Making a158(r161,l0: a87(r161,l1)) colorable
        Making a171(r196,l0: a100(r196,l1)) colorable
      Forming thread by copy 93:a151r164-a153r209 (freq=36):
        Result (freq=1172): a151r164(586) a153r209(586)
      Forming thread by copy 106:a158r161-a160r204 (freq=22):
        Result (freq=728): a158r161(364) a160r204(364)
      Forming thread by copy 69:a123r235-a124r236 (freq=4):
        Result (freq=128): a123r235(64) a124r236(64)
      Forming thread by copy 61:a114r246-a116r247 (freq=3):
        Result (freq=104): a114r246(52) a116r247(52)
      Forming thread by copy 65:a119r241-a120r242 (freq=2):
        Result (freq=64): a119r241(32) a120r242(32)
      Forming thread by copy 67:a121r238-a122r239 (freq=2):
        Result (freq=88): a121r238(44) a122r239(44)
      Forming thread by copy 63:a117r244-a118r245 (freq=1):
        Result (freq=44): a117r244(22) a118r245(22)
      Pushing a117(r244,l0: a46(r244,l1))(cost 220)
      Pushing a119(r241,l0: a48(r241,l1))(cost 320)
      Pushing a121(r238,l0: a50(r238,l1))(cost 440)
      Pushing a125(r232,l0: a54(r232,l1))(cost 920)
      Pushing a114(r246,l0: a43(r246,l1))(cost 520)
      Pushing a123(r235,l0: a52(r235,l1))(cost 640)
      Pushing a149(r211,l0: a78(r211,l1))(cost 3020)
      Pushing a155(r162,l0: a84(r162,l1))(cost 5860)
      Pushing a158(r161,l0: a87(r161,l1))(cost 3640)
      Pushing a171(r196,l0: a100(r196,l1))(cost 8900)
      Pushing a151(r164,l0: a80(r164,l1))(cost 5860)
      Pushing a139(r168,l0: a68(r168,l1))(cost 8900)
      Pushing a0(r263,l0)(potential spill: pri=15, cost=4700)
        Making a120(r242,l0: a49(r242,l1)) colorable
        Making a122(r239,l0: a51(r239,l1)) colorable
        Making a126(r172,l0: a55(r172,l1)) colorable
        Making a127(r228,l0: a56(r228,l1)) colorable
        Making a124(r236,l0: a53(r236,l1)) colorable
        Making a116(r247,l0: a45(r247,l1)) colorable
        Making a118(r245,l0: a47(r245,l1)) colorable
        Making a141(r167,l0: a70(r167,l1)) colorable
        Making a148(r213,l0: a77(r213,l1)) colorable
        Making a153(r209,l0: a82(r209,l1)) colorable
        Making a160(r204,l0: a89(r204,l1)) colorable
      Forming thread by copy 105:a160r204-a161r203 (freq=22):
        Result (freq=1092): a158r161(364) a161r203(364) a160r204(364)
        Making a161(r203,l0: a90(r203,l1)) colorable
        Making a162(r159,l0: a91(r159,l1)) colorable
        Making a165(r158,l0: a94(r158,l1)) colorable
      Forming thread by copy 92:a153r209-a154r210 (freq=36):
        Result (freq=1758): a151r164(586) a154r210(586) a153r209(586)
      Forming thread by copy 100:a165r158-a167r199 (freq=22):
        Result (freq=728): a165r158(364) a167r199(364)
      Forming thread by copy 89:a141r167-a143r217 (freq=18):
        Result (freq=604): a141r167(302) a143r217(302)
      Pushing a118(r245,l0: a47(r245,l1))(cost 220)
      Pushing a120(r242,l0: a49(r242,l1))(cost 320)
      Pushing a122(r239,l0: a51(r239,l1))(cost 440)
      Pushing a116(r247,l0: a45(r247,l1))(cost 520)
      Forming thread by copy 76:a113r173-a126r172 (freq=27):
        Result (freq=1194): a113r173(750) a126r172(444)
        Making a113(r173,l0: a42(r173,l1)) colorable
      Pushing a124(r236,l0: a53(r236,l1))(cost 640)
      Pushing a148(r213,l0: a77(r213,l1))(cost 3020)
      Pushing a162(r159,l0: a91(r159,l1))(cost 3640)
      Pushing a127(r228,l0: a56(r228,l1))(cost 4440)
      Forming thread by copy 74:a112r182-a129r225 (freq=27):
        Result (freq=1554): a112r182(1110) a129r225(444)
        Making a112(r182,l0: a41(r182,l1)) colorable
      Forming thread by copy 75:a115r141-a128r227 (freq=27):
        Result (freq=1041): a115r141(597) a128r227(444)
      Forming thread by copy 71:a115r141-a125r232 (freq=5):
        Result (freq=1133): a115r141(597) a125r232(92) a128r227(444)
        Making a115(r141,l0: a44(r141,l1)) colorable
      Pushing a115(r141,l0: a44(r141,l1))(cost 5970)
      Pushing a126(r172,l0: a55(r172,l1))(cost 4440)
      Pushing a141(r167,l0: a70(r167,l1))(cost 3020)
      Pushing a165(r158,l0: a94(r158,l1))(cost 3640)
      Pushing a161(r203,l0: a90(r203,l1))(cost 3640)
      Forming thread by copy 103:a159r160-a162r159 (freq=22):
        Result (freq=728): a159r160(364) a162r159(364)
        Making a159(r160,l0: a88(r160,l1)) colorable
      Pushing a159(r160,l0: a88(r160,l1))(cost 3640)
      Pushing a160(r204,l0: a89(r204,l1))(cost 3640)
      Pushing a113(r173,l0: a42(r173,l1))(cost 7500)
      Pushing a112(r182,l0: a41(r182,l1))(cost 11100)
      Pushing a153(r209,l0: a82(r209,l1))(cost 5860)
      Forming thread by copy 91:a152r163-a155r162 (freq=36):
        Result (freq=1172): a152r163(586) a155r162(586)
        Making a152(r163,l0: a81(r163,l1)) colorable
      Pushing a152(r163,l0: a81(r163,l1))(cost 5860)
      Pushing a8(r262,l0)(potential spill: pri=24, cost=7630)
        Making a142(r166,l0: a71(r166,l1)) colorable
        Making a166(r157,l0: a95(r157,l1)) colorable
        Making a169(r198,l0: a98(r198,l1)) colorable
      Forming thread by copy 99:a166r157-a168r156 (freq=22):
        Result (freq=728): a166r157(364) a168r156(364)
      Forming thread by copy 87:a142r166-a144r165 (freq=18):
        Result (freq=604): a142r166(302) a144r165(302)
      Pushing a169(r198,l0: a98(r198,l1))(cost 3640)
      Pushing a142(r166,l0: a71(r166,l1))(cost 3020)
      Pushing a166(r157,l0: a95(r157,l1))(cost 3640)
      Forming thread by copy 98:a164r197-a169r198 (freq=22):
        Result (freq=910): a164r197(546) a169r198(364)
        Making a164(r197,l0: a93(r197,l1)) colorable
        Making a167(r199,l0: a96(r199,l1)) colorable
      Pushing a167(r199,l0: a96(r199,l1))(cost 3640)
        Making a168(r156,l0: a97(r156,l1)) colorable
      Pushing a168(r156,l0: a97(r156,l1))(cost 3640)
        Making a163(r113,l0: a92(r113,l1)) colorable
      Pushing a164(r197,l0: a93(r197,l1))(cost 5460)
        Making a150(r115,l0: a79(r115,l1)) colorable
      Pushing a150(r115,l0: a79(r115,l1))(cost 18890)
      Pushing a163(r113,l0: a92(r113,l1))(cost 19620)
      Pushing a1(r195,l0)(potential spill: pri=33, cost=10330)
        Making a145(r214,l0: a74(r214,l1)) colorable
      Forming thread by copy 86:a145r214-a146r128 (freq=18):
        Result (freq=755): a145r214(302) a146r128(453)
      Pushing a145(r214,l0: a74(r214,l1))(cost 3020)
        Making a143(r217,l0: a72(r217,l1)) colorable
      Pushing a143(r217,l0: a72(r217,l1))(cost 3020)
      Forming thread by copy 82:a137r261-a150r115 (freq=53):
        Result (freq=3819): a135r170(890) a150r115(1889) a137r261(1040)
        Making a137(r261,l0: a66(r261,l1)) colorable
      Forming thread by copy 83:a140r191-a149r211 (freq=18):
        Result (freq=755): a140r191(453) a149r211(302)
        Making a140(r191,l0: a69(r191,l1)) colorable
        Making a144(r165,l0: a73(r165,l1)) colorable
      Forming thread by copy 84:a146r128-a148r213 (freq=18):
        Result (freq=1057): a145r214(302) a148r213(302) a146r128(453)
        Making a146(r128,l0: a75(r128,l1)) colorable
      Pushing a144(r165,l0: a73(r165,l1))(cost 3020)
      Forming thread by copy 102:a138r181-a164r197 (freq=22):
        Result (freq=2092): a138r181(1182) a164r197(546) a169r198(364)
      Forming thread by copy 96:a138r181-a156r207 (freq=13):
        Result (freq=2536): a138r181(1182) a156r207(222) a157r208(222) a164r197(546) a169r198(364)
        Making a138(r181,l0: a67(r181,l1)) colorable
      Pushing a140(r191,l0: a69(r191,l1))(cost 4530)
        Making a7(r264,l0) colorable
        Making a9(r178,l0) colorable
        Making a10(r154,l0) colorable
        Making a11(r190,l0) colorable
      Forming thread by copy 1:a12r193-a14r270 (freq=110):
        Result (freq=3337): a12r193(3117) a14r270(220)
        Making a12(r193,l0) colorable
        Making a103(r155,l0: a32(r155,l1)) colorable
        Making a105(r114,l0: a34(r114,l1)) colorable
      Pushing a146(r128,l0: a75(r128,l1))(cost 4530)
      Forming thread by copy 0:a13r194-a15r271 (freq=110):
        Result (freq=1511): a13r194(1291) a15r271(220)
        Making a13(r194,l0) colorable
      Pushing a13(r194,l0)(cost 19170)
      Forming thread by copy 97:a167r199-a170r200 (freq=22):
        Result (freq=1092): a165r158(364) a170r200(364) a167r199(364)
        Making a170(r200,l0: a99(r200,l1)) colorable
      Pushing a170(r200,l0: a99(r200,l1))(cost 0)
      Pushing a103(r155,l0: a32(r155,l1))(cost 15560)
        Making a154(r210,l0: a83(r210,l1)) colorable
      Pushing a154(r210,l0: a83(r210,l1))(cost 0)
      Pushing a7(r264,l0)(cost 18730)
      Forming thread by copy 85:a143r217-a147r218 (freq=18):
        Result (freq=906): a141r167(302) a147r218(302) a143r217(302)
        Making a147(r218,l0: a76(r218,l1)) colorable
      Pushing a147(r218,l0: a76(r218,l1))(cost 0)
      Pushing a105(r114,l0: a34(r114,l1))(cost 24050)
      Pushing a138(r181,l0: a67(r181,l1))(cost 11820)
      Pushing a11(r190,l0)(cost 20000)
      Pushing a10(r154,l0)(cost 31860)
      Pushing a12(r193,l0)(cost 31170)
      Pushing a137(r261,l0: a66(r261,l1))(cost 10400)
      Pushing a9(r178,l0)(cost 45850)
      Popping a9(r178,l0)  -- assign reg 3
      Popping a137(r261,l0: a66(r261,l1))  -- assign reg 2
      Popping a12(r193,l0)  -- assign reg 0
      Popping a10(r154,l0)  -- assign reg 12
      Popping a11(r190,l0)  -- assign reg 4
      Popping a138(r181,l0: a67(r181,l1))  -- assign reg 14
      Popping a105(r114,l0: a34(r114,l1))  -- assign reg 5
      Popping a147(r218,l0: a76(r218,l1))  -- (memory is more profitable 0 vs 19) spill!
      Popping a7(r264,l0)  -- assign reg 6
      Popping a154(r210,l0: a83(r210,l1))  -- (memory is more profitable 0 vs 19) spill!
      Popping a103(r155,l0: a32(r155,l1))  -- assign reg 7
      Popping a170(r200,l0: a99(r200,l1))  -- (memory is more profitable 0 vs 106) spill!
      Popping a13(r194,l0)  -- assign reg 1
      Popping a146(r128,l0: a75(r128,l1))  -- assign reg 8
      Popping a140(r191,l0: a69(r191,l1))  -- assign reg 9
      Popping a144(r165,l0: a73(r165,l1))  -- assign reg 10
      Popping a143(r217,l0: a72(r217,l1))  -- assign reg 11
      Popping a145(r214,l0: a74(r214,l1))  -- assign reg 8
      Popping a1(r195,l0)  -- spill
      Popping a163(r113,l0: a92(r113,l1))  -- assign reg 8
      Popping a150(r115,l0: a79(r115,l1))  -- assign reg 2
      Popping a164(r197,l0: a93(r197,l1))  -- assign reg 14
      Popping a168(r156,l0: a97(r156,l1))  -- assign reg 9
      Popping a167(r199,l0: a96(r199,l1))  -- assign reg 10
      Popping a166(r157,l0: a95(r157,l1))  -- assign reg 9
      Popping a142(r166,l0: a71(r166,l1))  -- assign reg 8
      Popping a169(r198,l0: a98(r198,l1))  -- assign reg 14
      Popping a8(r262,l0)  -- spill
      Popping a152(r163,l0: a81(r163,l1))  -- assign reg 8
      Popping a153(r209,l0: a82(r209,l1))  -- assign reg 9
      Popping a112(r182,l0: a41(r182,l1))  -- assign reg 2
      Popping a113(r173,l0: a42(r173,l1))  -- assign reg 14
      Popping a160(r204,l0: a89(r204,l1))  -- assign reg 9
      Popping a159(r160,l0: a88(r160,l1))  -- assign reg 8
      Popping a161(r203,l0: a90(r203,l1))  -- assign reg 9
      Popping a165(r158,l0: a94(r158,l1))  -- assign reg 9
      Popping a141(r167,l0: a70(r167,l1))  -- assign reg 8
      Popping a126(r172,l0: a55(r172,l1))  -- assign reg 14
      Popping a115(r141,l0: a44(r141,l1))  -- assign reg 8
      Popping a127(r228,l0: a56(r228,l1))  -- assign reg 9
      Popping a162(r159,l0: a91(r159,l1))  -- assign reg 9
      Popping a148(r213,l0: a77(r213,l1))  -- assign reg 8
      Popping a124(r236,l0: a53(r236,l1))  -- assign reg 9
      Popping a116(r247,l0: a45(r247,l1))  -- assign reg 9
      Popping a122(r239,l0: a51(r239,l1))  -- assign reg 9
      Popping a120(r242,l0: a49(r242,l1))  -- assign reg 9
      Popping a118(r245,l0: a47(r245,l1))  -- assign reg 9
      Popping a0(r263,l0)  -- spill
      Popping a139(r168,l0: a68(r168,l1))  -- assign reg 8
      Popping a151(r164,l0: a80(r164,l1))  -- assign reg 8
      Popping a171(r196,l0: a100(r196,l1))  -- assign reg 14
      Popping a158(r161,l0: a87(r161,l1))  -- assign reg 8
      Popping a155(r162,l0: a84(r162,l1))  -- assign reg 8
      Popping a149(r211,l0: a78(r211,l1))  -- assign reg 9
      Popping a123(r235,l0: a52(r235,l1))  -- assign reg 8
      Popping a114(r246,l0: a43(r246,l1))  -- assign reg 8
      Popping a125(r232,l0: a54(r232,l1))  -- assign reg 8
      Popping a121(r238,l0: a50(r238,l1))  -- assign reg 8
      Popping a119(r241,l0: a48(r241,l1))  -- assign reg 8
      Popping a117(r244,l0: a46(r244,l1))  -- assign reg 8
      Popping a6(r265,l0)  -- spill
      Popping a136(r169,l0: a65(r169,l1))  -- assign reg 14
      Popping a102(r177,l0: a31(r177,l1))  -- assign reg 2
      Popping a104(r144,l0: a33(r144,l1))  -- assign reg 14
      Popping a106(r152,l0: a35(r152,l1))  -- assign reg 2
      Popping a107(r176,l0: a36(r176,l1))  -- assign reg 2
      Popping a108(r151,l0: a37(r151,l1))  -- assign reg 2
      Popping a109(r175,l0: a38(r175,l1))  -- assign reg 2
      Popping a110(r150,l0: a39(r150,l1))  -- assign reg 2
      Popping a111(r174,l0: a40(r174,l1))  -- assign reg 2
      Popping a128(r227,l0: a57(r227,l1))  -- assign reg 8
      Popping a156(r207,l0: a85(r207,l1))  -- assign reg 14
      Popping a157(r208,l0: a86(r208,l1))  -- assign reg 14
      Popping a5(r266,l0)  -- spill
      Popping a135(r170,l0: a64(r170,l1))  -- assign reg 2
      Popping a131(r138,l0: a60(r138,l1))  -- assign reg 2
      Popping a132(r137,l0: a61(r137,l1))  -- assign reg 2
      Popping a133(r136,l0: a62(r136,l1))  -- assign reg 2
      Popping a134(r135,l0: a63(r135,l1))  -- assign reg 2
      Popping a129(r225,l0: a58(r225,l1))  -- assign reg 2
      Popping a130(r171,l0: a59(r171,l1))  -- assign reg 2
      Popping a4(r267,l0)  -- spill
      Popping a3(r268,l0)  -- spill
      Popping a101(r153,l0: a30(r153,l1))  -- assign reg 2
      Popping a2(r269,l0)  -- spill
      Popping a14(r270,l0)  -- assign reg 0
      Popping a15(r271,l0)  -- assign reg 1
Spilling a143r217 for a0r263
Assigning 11 to a0r263
Spilling a0r263 for a1r195
Assigning 11 to a1r195
Spilling a144r165 for a8r262
Spilling a167r199 for a8r262
Assigning 10 to a8r262
       a143(r217,l0: a72(r217,l1))  -- assign memory
       a144(r165,l0: a73(r165,l1))  -- assign memory
       a167(r199,l0: a96(r199,l1))  -- assign memory
       a0(r263,l0)  -- assign memory

  Loop 1 (parent 0, header bb4, depth 1)
    bbs: 39(->40:l0) 38 37 36 35 34 33 32 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4
    all: 16r154 17r178 18r190 19r193 20r194 21r195 22r262 23r263 24r264 25r265 26r266 27r267 28r268 29r269 30r153 31r177 32r155 33r144 34r114 35r152 36r176 37r151 38r175 39r150 40r174 41r182 42r173 43r246 44r141 45r247 46r244 47r245 48r241 49r242 50r238 51r239 52r235 53r236 54r232 55r172 56r228 57r227 58r225 59r171 60r138 61r137 62r136 63r135 64r170 65r169 66r261 67r181 68r168 69r191 70r167 71r166 72r217 73r165 74r214 75r128 76r218 77r213 78r211 79r115 80r164 81r163 82r209 83r210 84r162 85r207 86r208 87r161 88r160 89r204 90r203 91r159 92r113 93r197 94r158 95r157 96r199 97r156 98r198 99r200 100r196
    modified regnos: 113 114 115 128 135 136 137 138 141 144 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 181 182 191 196 197 198 199 200 203 204 207 208 209 210 211 213 214 217 218 225 227 228 232 235 236 238 239 241 242 244 245 246 247 261
    border: 16r154 17r178 18r190 19r193 20r194 21r195 22r262 23r263 24r264 25r265 26r266 27r267 28r268 29r269
    Pressure: GENERAL_REGS=22
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-5 7-9 12 14)@970420
          2:( 0-5 7)@0
      Allocno a16r154 of GENERAL_REGS(14) has 11 avail. regs  0-5 7-9 12 14, node:  0-5 7-9 12 14 (confl regs =  13 15-106)
      Allocno a17r178 of GENERAL_REGS(14) has 11 avail. regs  0-5 7-9 12 14, node:  0-5 7-9 12 14 (confl regs =  13 15-106)
      Allocno a18r190 of GENERAL_REGS(14) has 11 avail. regs  0-5 7-9 12 14, node:  0-5 7-9 12 14 (confl regs =  13 15-106)
      Allocno a19r193 of GENERAL_REGS(14) has 11 avail. regs  0-5 7-9 12 14, node:  0-5 7-9 12 14 (confl regs =  13 15-106)
      Allocno a20r194 of GENERAL_REGS(14) has 11 avail. regs  0-5 7-9 12 14, node:  0-5 7-9 12 14 (confl regs =  13 15-106)
      Allocno a30r153 of GENERAL_REGS(14) has 11 avail. regs  0-5 7-9 12 14, node:  0-5 7-9 12 14 (confl regs =  13 15-106)
      Allocno a31r177 of GENERAL_REGS(14) has 11 avail. regs  0-5 7-9 12 14, node:  0-5 7-9 12 14 (confl regs =  13 15-106)
      Allocno a32r155 of GENERAL_REGS(14) has 11 avail. regs  0-5 7-9 12 14, node:  0-5 7-9 12 14 (confl regs =  13 15-106)
      Allocno a33r144 of GENERAL_REGS(14) has 11 avail. regs  0-5 7-9 12 14, node:  0-5 7-9 12 14 (confl regs =  13 15-106)
      Allocno a34r114 of GENERAL_REGS(14) has 11 avail. regs  0-5 7-9 12 14, node:  0-5 7-9 12 14 (confl regs =  13 15-106)
      Allocno a35r152 of GENERAL_REGS(14) has 11 avail. regs  0-5 7-9 12 14, node:  0-5 7-9 12 14 (confl regs =  13 15-106)
      Allocno a36r176 of GENERAL_REGS(14) has 11 avail. regs  0-5 7-9 12 14, node:  0-5 7-9 12 14 (confl regs =  13 15-106)
      Allocno a37r151 of GENERAL_REGS(14) has 11 avail. regs  0-5 7-9 12 14, node:  0-5 7-9 12 14 (confl regs =  13 15-106)
      Allocno a38r175 of GENERAL_REGS(14) has 11 avail. regs  0-5 7-9 12 14, node:  0-5 7-9 12 14 (confl regs =  13 15-106)
      Allocno a39r150 of GENERAL_REGS(14) has 11 avail. regs  0-5 7-9 12 14, node:  0-5 7-9 12 14 (confl regs =  13 15-106)
      Allocno a40r174 of GENERAL_REGS(14) has 11 avail. regs  0-5 7-9 12 14, node:  0-5 7-9 12 14 (confl regs =  13 15-106)
      Allocno a41r182 of GENERAL_REGS(14) has 11 avail. regs  0-5 7-9 12 14, node:  0-5 7-9 12 14 (confl regs =  13 15-106)
      Allocno a42r173 of GENERAL_REGS(14) has 11 avail. regs  0-5 7-9 12 14, node:  0-5 7-9 12 14 (confl regs =  13 15-106)
      Allocno a43r246 of GENERAL_REGS(14) has 11 avail. regs  0-5 7-9 12 14, node:  0-5 7-9 12 14 (confl regs =  13 15-106)
      Allocno a44r141 of GENERAL_REGS(14) has 11 avail. regs  0-5 7-9 12 14, node:  0-5 7-9 12 14 (confl regs =  13 15-106)
      Allocno a45r247 of GENERAL_REGS(14) has 11 avail. regs  0-5 7-9 12 14, node:  0-5 7-9 12 14 (confl regs =  13 15-106)
      Allocno a46r244 of GENERAL_REGS(14) has 11 avail. regs  0-5 7-9 12 14, node:  0-5 7-9 12 14 (confl regs =  13 15-106)
      Allocno a47r245 of GENERAL_REGS(14) has 11 avail. regs  0-5 7-9 12 14, node:  0-5 7-9 12 14 (confl regs =  13 15-106)
      Allocno a48r241 of GENERAL_REGS(14) has 11 avail. regs  0-5 7-9 12 14, node:  0-5 7-9 12 14 (confl regs =  13 15-106)
      Allocno a49r242 of GENERAL_REGS(14) has 11 avail. regs  0-5 7-9 12 14, node:  0-5 7-9 12 14 (confl regs =  13 15-106)
      Allocno a50r238 of GENERAL_REGS(14) has 11 avail. regs  0-5 7-9 12 14, node:  0-5 7-9 12 14 (confl regs =  13 15-106)
      Allocno a51r239 of GENERAL_REGS(14) has 11 avail. regs  0-5 7-9 12 14, node:  0-5 7-9 12 14 (confl regs =  13 15-106)
      Allocno a52r235 of GENERAL_REGS(14) has 11 avail. regs  0-5 7-9 12 14, node:  0-5 7-9 12 14 (confl regs =  13 15-106)
      Allocno a53r236 of GENERAL_REGS(14) has 11 avail. regs  0-5 7-9 12 14, node:  0-5 7-9 12 14 (confl regs =  13 15-106)
      Allocno a54r232 of GENERAL_REGS(14) has 11 avail. regs  0-5 7-9 12 14, node:  0-5 7-9 12 14 (confl regs =  13 15-106)
      Allocno a55r172 of GENERAL_REGS(14) has 11 avail. regs  0-5 7-9 12 14, node:  0-5 7-9 12 14 (confl regs =  13 15-106)
      Allocno a56r228 of GENERAL_REGS(14) has 11 avail. regs  0-5 7-9 12 14, node:  0-5 7-9 12 14 (confl regs =  13 15-106)
      Allocno a57r227 of GENERAL_REGS(14) has 11 avail. regs  0-5 7-9 12 14, node:  0-5 7-9 12 14 (confl regs =  13 15-106)
      Allocno a58r225 of GENERAL_REGS(14) has 11 avail. regs  0-5 7-9 12 14, node:  0-5 7-9 12 14 (confl regs =  13 15-106)
      Allocno a59r171 of GENERAL_REGS(14) has 11 avail. regs  0-5 7-9 12 14, node:  0-5 7-9 12 14 (confl regs =  13 15-106)
      Allocno a60r138 of GENERAL_REGS(14) has 11 avail. regs  0-5 7-9 12 14, node:  0-5 7-9 12 14 (confl regs =  13 15-106)
      Allocno a61r137 of GENERAL_REGS(14) has 11 avail. regs  0-5 7-9 12 14, node:  0-5 7-9 12 14 (confl regs =  13 15-106)
      Allocno a62r136 of GENERAL_REGS(14) has 11 avail. regs  0-5 7-9 12 14, node:  0-5 7-9 12 14 (confl regs =  13 15-106)
      Allocno a63r135 of GENERAL_REGS(14) has 11 avail. regs  0-5 7-9 12 14, node:  0-5 7-9 12 14 (confl regs =  13 15-106)
      Allocno a64r170 of GENERAL_REGS(14) has 11 avail. regs  0-5 7-9 12 14, node:  0-5 7-9 12 14 (confl regs =  13 15-106)
      Allocno a65r169 of GENERAL_REGS(14) has 11 avail. regs  0-5 7-9 12 14, node:  0-5 7-9 12 14 (confl regs =  13 15-106)
      Allocno a66r261 of GENERAL_REGS(14) has 11 avail. regs  0-5 7-9 12 14, node:  0-5 7-9 12 14 (confl regs =  13 15-106)
      Allocno a67r181 of GENERAL_REGS(14) has 11 avail. regs  0-5 7-9 12 14, node:  0-5 7-9 12 14 (confl regs =  13 15-106)
      Allocno a68r168 of GENERAL_REGS(14) has 11 avail. regs  0-5 7-9 12 14, node:  0-5 7-9 12 14 (confl regs =  13 15-106)
      Allocno a69r191 of GENERAL_REGS(14) has 11 avail. regs  0-5 7-9 12 14, node:  0-5 7-9 12 14 (confl regs =  13 15-106)
      Allocno a70r167 of GENERAL_REGS(14) has 11 avail. regs  0-5 7-9 12 14, node:  0-5 7-9 12 14 (confl regs =  13 15-106)
      Allocno a71r166 of GENERAL_REGS(14) has 11 avail. regs  0-5 7-9 12 14, node:  0-5 7-9 12 14 (confl regs =  13 15-106)
      Allocno a72r217 of GENERAL_REGS(14) has 11 avail. regs  0-5 7-9 12 14, node:  0-5 7-9 12 14 (confl regs =  13 15-106)
      Allocno a73r165 of GENERAL_REGS(14) has 11 avail. regs  0-5 7-9 12 14, node:  0-5 7-9 12 14 (confl regs =  13 15-106)
      Allocno a74r214 of GENERAL_REGS(14) has 11 avail. regs  0-5 7-9 12 14, node:  0-5 7-9 12 14 (confl regs =  13 15-106)
      Allocno a75r128 of GENERAL_REGS(14) has 11 avail. regs  0-5 7-9 12 14, node:  0-5 7-9 12 14 (confl regs =  13 15-106)
      Allocno a76r218 of LO_REGS(8) has 7 avail. regs  0-5 7, node:  0-5 7 (confl regs =  8-106)
      Allocno a77r213 of GENERAL_REGS(14) has 11 avail. regs  0-5 7-9 12 14, node:  0-5 7-9 12 14 (confl regs =  13 15-106)
      Allocno a78r211 of GENERAL_REGS(14) has 11 avail. regs  0-5 7-9 12 14, node:  0-5 7-9 12 14 (confl regs =  13 15-106)
      Allocno a79r115 of GENERAL_REGS(14) has 11 avail. regs  0-5 7-9 12 14, node:  0-5 7-9 12 14 (confl regs =  13 15-106)
      Allocno a80r164 of GENERAL_REGS(14) has 11 avail. regs  0-5 7-9 12 14, node:  0-5 7-9 12 14 (confl regs =  13 15-106)
      Allocno a81r163 of GENERAL_REGS(14) has 11 avail. regs  0-5 7-9 12 14, node:  0-5 7-9 12 14 (confl regs =  13 15-106)
      Allocno a82r209 of GENERAL_REGS(14) has 11 avail. regs  0-5 7-9 12 14, node:  0-5 7-9 12 14 (confl regs =  13 15-106)
      Allocno a83r210 of LO_REGS(8) has 7 avail. regs  0-5 7, node:  0-5 7 (confl regs =  8-106)
      Allocno a84r162 of GENERAL_REGS(14) has 11 avail. regs  0-5 7-9 12 14, node:  0-5 7-9 12 14 (confl regs =  13 15-106)
      Allocno a85r207 of GENERAL_REGS(14) has 11 avail. regs  0-5 7-9 12 14, node:  0-5 7-9 12 14 (confl regs =  13 15-106)
      Allocno a86r208 of GENERAL_REGS(14) has 11 avail. regs  0-5 7-9 12 14, node:  0-5 7-9 12 14 (confl regs =  13 15-106)
      Allocno a87r161 of GENERAL_REGS(14) has 11 avail. regs  0-5 7-9 12 14, node:  0-5 7-9 12 14 (confl regs =  13 15-106)
      Allocno a88r160 of GENERAL_REGS(14) has 11 avail. regs  0-5 7-9 12 14, node:  0-5 7-9 12 14 (confl regs =  13 15-106)
      Allocno a89r204 of GENERAL_REGS(14) has 11 avail. regs  0-5 7-9 12 14, node:  0-5 7-9 12 14 (confl regs =  13 15-106)
      Allocno a90r203 of GENERAL_REGS(14) has 11 avail. regs  0-5 7-9 12 14, node:  0-5 7-9 12 14 (confl regs =  13 15-106)
      Allocno a91r159 of GENERAL_REGS(14) has 11 avail. regs  0-5 7-9 12 14, node:  0-5 7-9 12 14 (confl regs =  13 15-106)
      Allocno a92r113 of GENERAL_REGS(14) has 11 avail. regs  0-5 7-9 12 14, node:  0-5 7-9 12 14 (confl regs =  13 15-106)
      Allocno a93r197 of GENERAL_REGS(14) has 11 avail. regs  0-5 7-9 12 14, node:  0-5 7-9 12 14 (confl regs =  13 15-106)
      Allocno a94r158 of GENERAL_REGS(14) has 11 avail. regs  0-5 7-9 12 14, node:  0-5 7-9 12 14 (confl regs =  13 15-106)
      Allocno a95r157 of GENERAL_REGS(14) has 11 avail. regs  0-5 7-9 12 14, node:  0-5 7-9 12 14 (confl regs =  13 15-106)
      Allocno a96r199 of GENERAL_REGS(14) has 11 avail. regs  0-5 7-9 12 14, node:  0-5 7-9 12 14 (confl regs =  13 15-106)
      Allocno a97r156 of GENERAL_REGS(14) has 11 avail. regs  0-5 7-9 12 14, node:  0-5 7-9 12 14 (confl regs =  13 15-106)
      Allocno a98r198 of GENERAL_REGS(14) has 11 avail. regs  0-5 7-9 12 14, node:  0-5 7-9 12 14 (confl regs =  13 15-106)
      Allocno a99r200 of LO_REGS(8) has 7 avail. regs  0-5 7, node:  0-5 7 (confl regs =  8-106)
      Allocno a100r196 of GENERAL_REGS(14) has 11 avail. regs  0-5 7-9 12 14, node:  0-5 7-9 12 14 (confl regs =  13 15-106)
      Forming thread by copy 25:a65r169-a68r168 (freq=55):
        Result (freq=1780): a65r169(890) a68r168(890)
      Forming thread by copy 27:a64r170-a66r261 (freq=55):
        Result (freq=1930): a64r170(890) a66r261(1040)
      Forming thread by copy 39:a82r209-a83r210 (freq=36):
        Result (freq=1172): a82r209(586) a83r210(586)
      Forming thread by copy 40:a80r164-a82r209 (freq=36):
        Result (freq=1758): a80r164(586) a82r209(586) a83r210(586)
      Forming thread by copy 19:a62r136-a63r135 (freq=27):
        Result (freq=888): a62r136(444) a63r135(444)
      Forming thread by copy 20:a60r138-a61r137 (freq=27):
        Result (freq=888): a60r138(444) a61r137(444)
      Forming thread by copy 3:a30r153-a31r177 (freq=26):
        Result (freq=888): a30r153(444) a31r177(444)
      Forming thread by copy 5:a35r152-a36r176 (freq=26):
        Result (freq=888): a35r152(444) a36r176(444)
      Forming thread by copy 6:a37r151-a38r175 (freq=26):
        Result (freq=888): a37r151(444) a38r175(444)
      Forming thread by copy 7:a39r150-a40r174 (freq=26):
        Result (freq=888): a39r150(444) a40r174(444)
      Forming thread by copy 47:a94r158-a96r199 (freq=22):
        Result (freq=728): a94r158(364) a96r199(364)
      Forming thread by copy 52:a89r204-a90r203 (freq=22):
        Result (freq=728): a89r204(364) a90r203(364)
      Forming thread by copy 53:a87r161-a89r204 (freq=22):
        Result (freq=1092): a87r161(364) a89r204(364) a90r203(364)
      Forming thread by copy 36:a70r167-a72r217 (freq=18):
        Result (freq=604): a70r167(302) a72r217(302)
      Forming thread by copy 42:a85r207-a86r208 (freq=13):
        Result (freq=444): a85r207(222) a86r208(222)
      Forming thread by copy 16:a52r235-a53r236 (freq=4):
        Result (freq=128): a52r235(64) a53r236(64)
      Forming thread by copy 8:a43r246-a45r247 (freq=3):
        Result (freq=104): a43r246(52) a45r247(52)
      Forming thread by copy 12:a48r241-a49r242 (freq=2):
        Result (freq=64): a48r241(32) a49r242(32)
      Forming thread by copy 14:a50r238-a51r239 (freq=2):
        Result (freq=88): a50r238(44) a51r239(44)
      Forming thread by copy 10:a46r244-a47r245 (freq=1):
        Result (freq=44): a46r244(22) a47r245(22)
      Pushing a47(r245,l1)(cost 0)
      Pushing a46(r244,l1)(cost 0)
      Pushing a49(r242,l1)(cost 0)
      Pushing a48(r241,l1)(cost 0)
      Pushing a51(r239,l1)(cost 0)
      Pushing a50(r238,l1)(cost 0)
      Pushing a54(r232,l1)(cost 0)
      Pushing a45(r247,l1)(cost 0)
      Pushing a43(r246,l1)(cost 0)
      Pushing a53(r236,l1)(cost 0)
      Forming thread by copy 23:a42r173-a55r172 (freq=27):
        Result (freq=1194): a42r173(750) a55r172(444)
        Making a42(r173,l1) colorable
      Pushing a52(r235,l1)(cost 0)
      Pushing a59(r171,l1)(cost 0)
      Pushing a78(r211,l1)(cost 0)
      Pushing a77(r213,l1)(cost 0)
      Pushing a91(r159,l1)(cost 0)
      Pushing a86(r208,l1)(cost 0)
      Pushing a85(r207,l1)(cost 0)
      Pushing a58(r225,l1)(cost 0)
      Pushing a57(r227,l1)(cost 0)
      Pushing a56(r228,l1)(cost 0)
      Forming thread by copy 21:a41r182-a58r225 (freq=27):
        Result (freq=1554): a41r182(1110) a58r225(444)
        Making a41(r182,l1) colorable
      Forming thread by copy 22:a44r141-a57r227 (freq=27):
        Result (freq=1041): a44r141(597) a57r227(444)
      Forming thread by copy 18:a44r141-a54r232 (freq=5):
        Result (freq=1133): a44r141(597) a54r232(92) a57r227(444)
        Making a44(r141,l1) colorable
      Pushing a44(r141,l1)(cost 5970)
      Pushing a55(r172,l1)(cost 0)
      Pushing a84(r162,l1)(cost 0)
      Pushing a70(r167,l1)(cost 0)
      Pushing a94(r158,l1)(cost 0)
      Pushing a63(r135,l1)(cost 0)
      Pushing a62(r136,l1)(cost 0)
      Pushing a61(r137,l1)(cost 0)
      Pushing a60(r138,l1)(cost 0)
      Pushing a40(r174,l1)(cost 0)
      Pushing a39(r150,l1)(cost 0)
      Pushing a38(r175,l1)(cost 0)
      Pushing a37(r151,l1)(cost 0)
        Making a33(r144,l1) colorable
      Pushing a33(r144,l1)(cost 6660)
      Pushing a36(r176,l1)(cost 0)
      Pushing a35(r152,l1)(cost 0)
      Pushing a31(r177,l1)(cost 0)
      Pushing a30(r153,l1)(cost 0)
      Pushing a100(r196,l1)(cost 0)
      Pushing a90(r203,l1)(cost 0)
      Forming thread by copy 50:a88r160-a91r159 (freq=22):
        Result (freq=728): a88r160(364) a91r159(364)
        Making a88(r160,l1) colorable
      Pushing a88(r160,l1)(cost 3640)
      Pushing a89(r204,l1)(cost 0)
      Pushing a87(r161,l1)(cost 0)
      Pushing a42(r173,l1)(cost 7500)
      Pushing a41(r182,l1)(cost 11100)
      Pushing a82(r209,l1)(cost 0)
      Forming thread by copy 38:a81r163-a84r162 (freq=36):
        Result (freq=1172): a81r163(586) a84r162(586)
        Making a81(r163,l1) colorable
      Pushing a81(r163,l1)(cost 5860)
      Pushing a80(r164,l1)(cost 0)
      Pushing a68(r168,l1)(cost 0)
      Pushing a65(r169,l1)(cost 0)
      Pushing a64(r170,l1)(cost 0)
      Pushing a32(r155,l1)(potential spill: pri=51, cost=15560)
        Making a71(r166,l1) colorable
        Making a95(r157,l1) colorable
        Making a98(r198,l1) colorable
      Forming thread by copy 46:a95r157-a97r156 (freq=22):
        Result (freq=728): a95r157(364) a97r156(364)
      Forming thread by copy 34:a71r166-a73r165 (freq=18):
        Result (freq=604): a71r166(302) a73r165(302)
      Pushing a98(r198,l1)(cost 3640)
      Pushing a71(r166,l1)(cost 3020)
      Pushing a95(r157,l1)(cost 3640)
      Forming thread by copy 45:a93r197-a98r198 (freq=22):
        Result (freq=910): a93r197(546) a98r198(364)
        Making a93(r197,l1) colorable
        Making a96(r199,l1) colorable
      Pushing a96(r199,l1)(cost 3640)
        Making a97(r156,l1) colorable
      Pushing a97(r156,l1)(cost 3640)
        Making a92(r113,l1) colorable
      Pushing a93(r197,l1)(cost 5460)
        Making a79(r115,l1) colorable
      Pushing a79(r115,l1)(cost 18890)
      Pushing a92(r113,l1)(cost 19620)
      Forming thread by copy 44:a96r199-a99r200 (freq=22):
        Result (freq=1092): a94r158(364) a99r200(364) a96r199(364)
        Making a99(r200,l1) colorable
      Pushing a99(r200,l1)(cost 0)
      Pushing a20(r194,l1)(potential spill: pri=60, cost=18930)
        Making a74(r214,l1) colorable
        Making a83(r210,l1) colorable
      Forming thread by copy 33:a74r214-a75r128 (freq=18):
        Result (freq=755): a74r214(302) a75r128(453)
      Pushing a74(r214,l1)(cost 3020)
        Making a72(r217,l1) colorable
      Pushing a72(r217,l1)(cost 3020)
      Forming thread by copy 29:a66r261-a79r115 (freq=53):
        Result (freq=3819): a64r170(890) a79r115(1889) a66r261(1040)
        Making a66(r261,l1) colorable
      Forming thread by copy 30:a69r191-a78r211 (freq=18):
        Result (freq=755): a69r191(453) a78r211(302)
        Making a69(r191,l1) colorable
        Making a73(r165,l1) colorable
      Forming thread by copy 31:a75r128-a77r213 (freq=18):
        Result (freq=1057): a74r214(302) a77r213(302) a75r128(453)
        Making a75(r128,l1) colorable
      Pushing a73(r165,l1)(cost 3020)
        Making a16(r154,l1) colorable
        Making a17(r178,l1) colorable
        Making a18(r190,l1) colorable
        Making a19(r193,l1) colorable
        Making a34(r114,l1) colorable
      Forming thread by copy 49:a67r181-a93r197 (freq=22):
        Result (freq=2092): a67r181(1182) a93r197(546) a98r198(364)
      Forming thread by copy 43:a67r181-a85r207 (freq=13):
        Result (freq=2536): a67r181(1182) a85r207(222) a86r208(222) a93r197(546) a98r198(364)
        Making a67(r181,l1) colorable
      Pushing a69(r191,l1)(cost 4530)
      Pushing a75(r128,l1)(cost 4530)
      Pushing a83(r210,l1)(cost 0)
      Pushing a34(r114,l1)(cost 24050)
      Forming thread by copy 32:a72r217-a76r218 (freq=18):
        Result (freq=906): a70r167(302) a76r218(302) a72r217(302)
        Making a76(r218,l1) colorable
      Pushing a76(r218,l1)(cost 0)
      Pushing a67(r181,l1)(cost 11820)
      Pushing a18(r190,l1)(cost 19760)
      Pushing a16(r154,l1)(cost 31880)
      Pushing a19(r193,l1)(cost 32030)
      Pushing a66(r261,l1)(cost 10400)
      Pushing a17(r178,l1)(cost 46840)
      Popping a17(r178,l1)  -- assign reg 3
      Popping a66(r261,l1)  -- assign reg 2
      Popping a19(r193,l1)  -- assign reg 0
      Popping a16(r154,l1)  -- assign reg 12
      Popping a18(r190,l1)  -- assign reg 4
      Popping a67(r181,l1)  -- assign reg 1
      Popping a76(r218,l1)  -- assign reg 5
      Popping a34(r114,l1)  -- assign reg 7
      Popping a83(r210,l1)  -- assign reg 5
      Popping a75(r128,l1)  -- assign reg 14
      Popping a69(r191,l1)  -- assign reg 8
      Popping a73(r165,l1)  -- assign reg 9
      Popping a72(r217,l1)  -- assign reg 5
      Popping a74(r214,l1)  -- assign reg 14
      Popping a20(r194,l1)  -- spill
      Popping a99(r200,l1)  -- assign reg 1
      Popping a92(r113,l1)  -- assign reg 5
      Popping a79(r115,l1)  -- assign reg 2
      Popping a93(r197,l1)  -- assign reg 14
      Popping a97(r156,l1)  -- assign reg 8
      Popping a96(r199,l1)  -- assign reg 9
      Popping a95(r157,l1)  -- assign reg 8
      Popping a71(r166,l1)  -- assign reg 14
      Popping a98(r198,l1)  -- assign reg 1
      Popping a32(r155,l1)  -- spill
      Popping a64(r170,l1)  -- assign reg 2
      Popping a65(r169,l1)  -- assign reg 1
      Popping a68(r168,l1)  -- assign reg 5
      Popping a80(r164,l1)  -- assign reg 5
      Popping a81(r163,l1)  -- assign reg 14
      Popping a82(r209,l1)  -- assign reg 5
      Popping a41(r182,l1)  -- assign reg 2
      Popping a42(r173,l1)  -- assign reg 1
      Popping a87(r161,l1)  -- assign reg 5
      Popping a89(r204,l1)  -- assign reg 5
      Popping a88(r160,l1)  -- assign reg 14
      Popping a90(r203,l1)  -- assign reg 5
      Popping a100(r196,l1)  -- assign reg 1
      Popping a30(r153,l1)  -- assign reg 2
      Popping a31(r177,l1)  -- assign reg 2
      Popping a35(r152,l1)  -- assign reg 1
      Popping a36(r176,l1)  -- assign reg 1
      Popping a33(r144,l1)  -- assign reg 5
      Popping a37(r151,l1)  -- assign reg 2
      Popping a38(r175,l1)  -- assign reg 2
      Popping a39(r150,l1)  -- assign reg 2
      Popping a40(r174,l1)  -- assign reg 2
      Popping a60(r138,l1)  -- assign reg 2
      Popping a61(r137,l1)  -- assign reg 2
      Popping a62(r136,l1)  -- assign reg 2
      Popping a63(r135,l1)  -- assign reg 2
      Popping a94(r158,l1)  -- assign reg 1
      Popping a70(r167,l1)  -- assign reg 5
      Popping a84(r162,l1)  -- assign reg 5
      Popping a55(r172,l1)  -- assign reg 1
      Popping a44(r141,l1)  -- assign reg 5
      Popping a56(r228,l1)  -- assign reg 14
      Popping a57(r227,l1)  -- assign reg 5
      Popping a58(r225,l1)  -- assign reg 2
      Popping a85(r207,l1)  -- assign reg 1
      Popping a86(r208,l1)  -- assign reg 1
      Popping a91(r159,l1)  -- assign reg 14
      Popping a77(r213,l1)  -- assign reg 14
      Popping a78(r211,l1)  -- assign reg 8
      Popping a59(r171,l1)  -- assign reg 2
      Popping a52(r235,l1)  -- assign reg 5
      Popping a53(r236,l1)  -- assign reg 14
      Popping a43(r246,l1)  -- assign reg 5
      Popping a45(r247,l1)  -- assign reg 14
      Popping a54(r232,l1)  -- assign reg 5
      Popping a50(r238,l1)  -- assign reg 5
      Popping a51(r239,l1)  -- assign reg 14
      Popping a48(r241,l1)  -- assign reg 5
      Popping a49(r242,l1)  -- assign reg 14
      Popping a46(r244,l1)  -- assign reg 5
      Popping a47(r245,l1)  -- assign reg 14
Spilling a73r165 for a20r194
Spilling a96r199 for a20r194
Assigning 9 to a20r194
Spilling a69r191 for a32r155
Spilling a78r211 for a32r155
Spilling a95r157 for a32r155
Spilling a97r156 for a32r155
Assigning 8 to a32r155
Assigning 5 to a78r211
Assigning 1 to a95r157
Spilling a98r198 for a97r156
Spilling a99r200 for a97r156
Assigning 1 to a97r156
Assigning 14 to a98r198
       a99(r200,l1)  -- assign memory
       a73(r165,l1)  -- assign memory
       a78(r211,l1)  -- assign hard reg 5
       a95(r157,l1)  -- assign hard reg 1
       a96(r199,l1)  -- assign memory
       a97(r156,l1)  -- assign hard reg 1
       a98(r198,l1)  -- assign hard reg 14
       a69(r191,l1)  -- assign memory
Disposition:
   92:r113 l1     5   34:r114 l1     7   79:r115 l1     2   75:r128 l1    14
   63:r135 l1     2   62:r136 l1     2   61:r137 l1     2   60:r138 l1     2
   44:r141 l1     5   33:r144 l1     5   39:r150 l1     2   37:r151 l1     2
   35:r152 l1     1   30:r153 l1     2   16:r154 l1    12   10:r154 l0    12
   32:r155 l1     8   97:r156 l1     1   95:r157 l1     1   94:r158 l1     1
   91:r159 l1    14   88:r160 l1    14   87:r161 l1     5   84:r162 l1     5
   81:r163 l1    14   80:r164 l1     5   73:r165 l1   mem   71:r166 l1    14
   70:r167 l1     5   68:r168 l1     5   65:r169 l1     1   64:r170 l1     2
   59:r171 l1     2   55:r172 l1     1   42:r173 l1     1   40:r174 l1     2
   38:r175 l1     2   36:r176 l1     1   31:r177 l1     2   17:r178 l1     3
    9:r178 l0     3   67:r181 l1     1   41:r182 l1     2   18:r190 l1     4
   11:r190 l0     4   69:r191 l1   mem   19:r193 l1     0   12:r193 l0     0
   20:r194 l1     9   13:r194 l0     1   21:r195 l1    11    1:r195 l0    11
  100:r196 l1     1   93:r197 l1    14   98:r198 l1    14   96:r199 l1   mem
   99:r200 l1   mem   90:r203 l1     5   89:r204 l1     5   85:r207 l1     1
   86:r208 l1     1   82:r209 l1     5   83:r210 l1     5   78:r211 l1     5
   77:r213 l1    14   74:r214 l1    14   72:r217 l1     5   76:r218 l1     5
   58:r225 l1     2   57:r227 l1     5   56:r228 l1    14   54:r232 l1     5
   52:r235 l1     5   53:r236 l1    14   50:r238 l1     5   51:r239 l1    14
   48:r241 l1     5   49:r242 l1    14   46:r244 l1     5   47:r245 l1    14
   43:r246 l1     5   45:r247 l1    14   66:r261 l1     2   22:r262 l1    10
    8:r262 l0    10   23:r263 l1   mem    0:r263 l0   mem   24:r264 l1     6
    7:r264 l0     6   25:r265 l1   mem    6:r265 l0   mem   26:r266 l1   mem
    5:r266 l0   mem   27:r267 l1   mem    4:r267 l0   mem   28:r268 l1   mem
    3:r268 l0   mem   29:r269 l1   mem    2:r269 l0   mem   14:r270 l0     0
   15:r271 l0     1
New iteration of spill/restore move
      Changing RTL for loop 1 (header bb4)
  12 vs parent 12:      Creating newreg=272 from oldreg=154
  3 vs parent 3:      Creating newreg=273 from oldreg=178
  4 vs parent 4:      Creating newreg=274 from oldreg=190
  0 vs parent 0:      Creating newreg=275 from oldreg=193
  9 vs parent 1:      Creating newreg=276 from oldreg=194
rescanning insn with uid = 366.
rescanning insn with uid = 367.
rescanning insn with uid = 369.
rescanning insn with uid = 371.
rescanning insn with uid = 244.
rescanning insn with uid = 233.
rescanning insn with uid = 222.
rescanning insn with uid = 211.
rescanning insn with uid = 200.
rescanning insn with uid = 182.
rescanning insn with uid = 188.
rescanning insn with uid = 196.
rescanning insn with uid = 147.
rescanning insn with uid = 157.
rescanning insn with uid = 414.
rescanning insn with uid = 124.
rescanning insn with uid = 126.
rescanning insn with uid = 130.
rescanning insn with uid = 138.
rescanning insn with uid = 413.
rescanning insn with uid = 105.
rescanning insn with uid = 111.
rescanning insn with uid = 112.
rescanning insn with uid = 116.
rescanning insn with uid = 99.
rescanning insn with uid = 92.
rescanning insn with uid = 52.
rescanning insn with uid = 61.
rescanning insn with uid = 62.
rescanning insn with uid = 56.
rescanning insn with uid = 66.
rescanning insn with uid = 68.
rescanning insn with uid = 77.
rescanning insn with uid = 81.
rescanning insn with uid = 42.
rescanning insn with uid = 27.
rescanning insn with uid = 30.
rescanning insn with uid = 450.
rescanning insn with uid = 34.
scanning new insn with uid = 486.
scanning new insn with uid = 487.
scanning new insn with uid = 488.
scanning new insn with uid = 489.
scanning new insn with uid = 490.
    Adding cp108:a10r154-a16r272
    Adding range [140..140] to allocno a10r154
    Adding cp109:a9r178-a17r273
    Adding range [140..142] to allocno a9r178
    Adding cp110:a11r190-a18r274
    Adding range [140..144] to allocno a11r190
    Adding cp111:a12r193-a19r275
    Adding range [140..146] to allocno a12r193
    Adding cp112:a13r194-a20r276
    Adding range [140..148] to allocno a13r194
    Adding range [141..149] to allocno a16r272
    Adding range [143..149] to allocno a17r273
    Adding range [145..149] to allocno a18r274
    Adding range [147..149] to allocno a19r275
    Adding range [149..149] to allocno a20r276
    Adding range [140..149] to live through  allocno a1r195
    Adding range [140..149] to live through  allocno a8r262
    Adding range [140..149] to live through  allocno a0r263
    Adding range [140..149] to live through  allocno a7r264
    Adding range [140..149] to live through  allocno a6r265
    Adding range [140..149] to live through  allocno a5r266
    Adding range [140..149] to live through  allocno a4r267
    Adding range [140..149] to live through  allocno a3r268
    Adding range [140..149] to live through  allocno a2r269
    New r272: setting preferred GENERAL_REGS, alternative NO_REGS
    New r273: setting preferred GENERAL_REGS, alternative NO_REGS
    New r274: setting preferred LO_REGS, alternative GENERAL_REGS
    New r275: setting preferred GENERAL_REGS, alternative NO_REGS
    New r276: setting preferred GENERAL_REGS, alternative NO_REGS
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 41 n_edges 57 count 76 (  1.9)
;; 2 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40
;;
;; Loop 1
;;  header 4, latch 39
;;  depth 1, outer 0
;;  nodes: 4 39 38 13 12 8 11 10 9 6 5 7 37 36 35 34 33 32 31 30 29 28 27 26 22 20 14 16 18 25 24 23 21 19 17 15
;; 2 succs { 3 40 }
;; 3 succs { 4 }
;; 4 succs { 5 39 }
;; 5 succs { 6 7 }
;; 6 succs { 10 }
;; 7 succs { 9 8 }
;; 8 succs { 13 }
;; 9 succs { 10 }
;; 10 succs { 12 11 }
;; 11 succs { 13 }
;; 12 succs { 13 }
;; 13 succs { 14 39 }
;; 14 succs { 15 26 }
;; 15 succs { 17 16 }
;; 16 succs { 26 }
;; 17 succs { 19 18 }
;; 18 succs { 26 }
;; 19 succs { 21 20 }
;; 20 succs { 26 }
;; 21 succs { 23 22 }
;; 22 succs { 26 }
;; 23 succs { 24 25 }
;; 24 succs { 26 }
;; 25 succs { 26 }
;; 26 succs { 28 27 }
;; 27 succs { 29 }
;; 28 succs { 29 }
;; 29 succs { 31 30 }
;; 30 succs { 32 }
;; 31 succs { 32 }
;; 32 succs { 34 33 }
;; 33 succs { 35 }
;; 34 succs { 35 }
;; 35 succs { 37 36 }
;; 36 succs { 38 }
;; 37 succs { 38 }
;; 38 succs { 39 }
;; 39 succs { 4 40 }
;; 40 succs { 1 }
+++Costs: overall 41856, reg -894, mem 42750, ld 0, st 0, move 970
+++       move loops 0, new jumps 0


HAL_GPIO_Init

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d} r3={1d} r7={1d,40u} r13={1d,40u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={17d,16u} r102={1d,42u} r103={1d,39u} r113={1d,4u} r114={1d,7u} r115={1d,6u} r128={1d,2u,1e} r135={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,1u} r141={1d,7u,7e} r144={1d,8u} r150={2d,3u} r151={2d,3u} r152={2d,3u} r153={2d,3u} r154={1d,2u} r155={1d,5u} r156={1d,2u} r157={1d,2u} r158={1d,2u} r159={1d,2u} r160={1d,2u} r161={1d,2u} r162={1d,2u} r163={1d,2u} r164={1d,2u} r165={1d,2u} r166={1d,2u} r167={1d,2u} r168={1d,2u} r169={1d,2u} r170={1d,2u} r171={1d} r172={1d,2u} r173={7d,9u} r174={1d,4u} r175={1d,4u} r176={1d,4u} r177={1d,4u} r178={1d,1u} r181={3d,2u} r182={2d,3u} r190={1d,2u} r191={1d,2u} r193={1d,1u} r194={1d,2u} r195={1d,2u} r196={1d,1u} r197={1d,2u} r198={1d,1u} r199={1d,1u} r200={1d,1u} r203={1d,1u} r204={1d,1u} r207={1d,1u} r208={1d,1u} r209={1d,1u} r210={1d,1u} r211={1d,1u} r213={1d,1u} r214={1d,1u} r217={1d,1u} r218={1d,1u} r225={1d,1u} r227={1d,1u} r228={1d,1u} r232={1d,1u} r235={1d,1u} r236={1d,1u} r238={1d,1u} r239={1d,1u} r241={1d,1u} r242={1d,1u} r244={1d,1u} r245={1d,1u} r246={1d,1u} r247={1d,1u} r261={3d,2u} r262={1d,3u} r263={1d,2u} r264={1d,8u} r265={1d,1u} r266={1d,1u} r267={1d,1u} r268={1d,1u} r269={1d,1u} r270={1d,1u} r271={1d,1u} r272={2d,8u,2e} r273={2d,10u,1e} r274={1d,4u} r275={1d,15u,5e} r276={1d,4u,3e} 
;;    total ref usage 572{151d,402u,19e} in 276{276 regular + 0 call} insns.
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 4 7 20 2 NOTE_INSN_FUNCTION_BEG)
(note 20 4 9 2 NOTE_INSN_DELETED)
(debug_insn 9 20 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":164:3 -1
     (nil))
(debug_insn 10 9 11 2 (var_location:SI position (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":164:12 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":165:3 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":166:3 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":169:3 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":170:3 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":171:3 -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":174:3 -1
     (nil))
(debug_insn 17 16 18 2 (var_location:SI position (const_int 0 [0])) -1
     (nil))
(debug_insn 18 17 449 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":174:9 -1
     (nil))
(insn 449 18 3 2 (set (reg:SI 271)
        (reg:SI 1 r1 [ GPIO_Init ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":163:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ GPIO_Init ])
        (nil)))
(insn 3 449 448 2 (set (reg/v/f:SI 194 [ GPIO_Init ])
        (reg:SI 271)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":163:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 271)
        (nil)))
(insn 448 3 19 2 (set (reg:SI 270)
        (reg:SI 0 r0 [ GPIOx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":163:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ GPIOx ])
        (nil)))
(insn 19 448 2 2 (set (reg:SI 190 [ _139 ])
        (mem:SI (reg/v/f:SI 194 [ GPIO_Init ]) [1 GPIO_Init_60(D)->Pin+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":174:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 2 19 21 2 (set (reg/v/f:SI 193 [ GPIOx ])
        (reg:SI 270)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":163:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 270)
        (nil)))
(jump_insn 21 2 379 2 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 190 [ _139 ])
                        (const_int 0 [0]))
                    (label_ref:SI 377)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":174:9 1024 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 118111604 (nil)))
 -> 377)
(note 379 21 5 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 5 379 6 3 (set (reg:SI 154 [ ivtmp.29 ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":174:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 6 5 167 3 (set (reg/v:SI 178 [ position ])
        (reg:SI 154 [ ivtmp.29 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":164:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 167 6 263 3 (set (reg/f:SI 262)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":238:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073876992 [0x40021000])
        (nil)))
(insn 263 167 199 3 (set (reg/f:SI 264)
        (const_int 1073808384 [0x40010400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":246:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073808384 [0x40010400])
        (nil)))
(insn 199 263 210 3 (set (reg:SI 265)
        (const_int 1207960576 [0x48000400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1207960576 [0x48000400])
        (nil)))
(insn 210 199 221 3 (set (reg:SI 266)
        (const_int 1207961600 [0x48000800])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1207961600 [0x48000800])
        (nil)))
(insn 221 210 232 3 (set (reg:SI 267)
        (const_int 1207962624 [0x48000c00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1207962624 [0x48000c00])
        (nil)))
(insn 232 221 243 3 (set (reg:SI 268)
        (const_int 1207963648 [0x48001000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1207963648 [0x48001000])
        (nil)))
(insn 243 232 29 3 (set (reg:SI 269)
        (const_int 1207964672 [0x48001400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1207964672 [0x48001400])
        (nil)))
(insn 29 243 190 3 (set (reg:SI 195)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":177:41 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn 190 29 486 3 (set (reg:SI 263)
        (const_int 15 [0xf])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":241:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 15 [0xf])
        (nil)))
(insn 486 190 487 3 (set (reg:SI 272 [orig:154 ivtmp.29 ] [154])
        (reg:SI 154 [ ivtmp.29 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":241:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 154 [ ivtmp.29 ])
        (nil)))
(insn 487 486 488 3 (set (reg/v:SI 273 [orig:178 position ] [178])
        (reg/v:SI 178 [ position ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":241:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 178 [ position ])
        (nil)))
(insn 488 487 489 3 (set (reg:SI 274 [orig:190 _139 ] [190])
        (reg:SI 190 [ _139 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":241:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 190 [ _139 ])
        (nil)))
(insn 489 488 490 3 (set (reg/v/f:SI 275 [orig:193 GPIOx ] [193])
        (reg/v/f:SI 193 [ GPIOx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":241:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 193 [ GPIOx ])
        (nil)))
(insn 490 489 25 3 (set (reg/v/f:SI 276 [orig:194 GPIO_Init ] [194])
        (reg/v/f:SI 194 [ GPIO_Init ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":241:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 194 [ GPIO_Init ])
        (nil)))
(code_label 25 490 26 4 2 (nil) [1 uses])
(note 26 25 31 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 31 26 27 4 NOTE_INSN_DELETED)
(debug_insn 27 31 28 4 (var_location:SI position (reg/v:SI 273 [orig:178 position ] [178])) -1
     (nil))
(debug_insn 28 27 30 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":177:5 -1
     (nil))
(insn 30 28 450 4 (set (reg:SI 113 [ _1 ])
        (ashift:SI (reg:SI 195)
            (reg/v:SI 273 [orig:178 position ] [178]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":177:41 147 {*arm_shiftsi3}
     (expr_list:REG_EQUAL (ashift:SI (const_int 1 [0x1])
            (reg/v:SI 273 [orig:178 position ] [178]))
        (nil)))
(debug_insn 450 30 32 4 (var_location:SI D#2 (and:SI (reg:SI 113 [ _1 ])
        (reg:SI 274 [orig:190 _139 ] [190]))) -1
     (nil))
(debug_insn 32 450 33 4 (var_location:SI iocurrent (debug_expr:SI D#2)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":177:15 -1
     (nil))
(debug_insn 33 32 34 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":179:5 -1
     (nil))
(insn 34 33 35 4 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 113 [ _1 ])
                        (reg:SI 274 [orig:190 _139 ] [190]))
                    (const_int 0 [0])))
            (set (reg/v:SI 155 [ iocurrent ])
                (and:SI (reg:SI 113 [ _1 ])
                    (reg:SI 274 [orig:190 _139 ] [190])))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":179:8 91 {*andsi3_compare0}
     (nil))
(jump_insn 35 34 40 4 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 363)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":179:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 363)
(note 40 35 41 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 41 40 42 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":183:7 -1
     (nil))
(insn 42 41 43 5 (set (reg:SI 114 [ _2 ])
        (mem:SI (plus:SI (reg/v/f:SI 276 [orig:194 GPIO_Init ] [194])
                (const_int 4 [0x4])) [1 GPIO_Init_60(D)->Mode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":183:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 43 42 44 5 (set (reg:SI 115 [ _3 ])
        (and:SI (reg:SI 114 [ _2 ])
            (const_int 3 [0x3]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":183:28 90 {*arm_andsi3_insn}
     (nil))
(insn 44 43 47 5 (set (reg:SI 196)
        (plus:SI (reg:SI 115 [ _3 ])
            (const_int -1 [0xffffffffffffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":183:57 7 {*arm_addsi3}
     (nil))
(insn 47 44 48 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 196)
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":183:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 196)
        (nil)))
(jump_insn 48 47 49 5 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 85)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":183:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 633507684 (nil)))
 -> 85)
(note 49 48 71 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(note 71 49 75 6 NOTE_INSN_DELETED)
(note 75 71 50 6 NOTE_INSN_DELETED)
(debug_insn 50 75 51 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":187:9 -1
     (nil))
(debug_insn 51 50 52 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":189:9 -1
     (nil))
(insn 52 51 53 6 (set (reg/v:SI 156 [ temp ])
        (mem/v:SI (plus:SI (reg/v/f:SI 275 [orig:193 GPIOx ] [193])
                (const_int 8 [0x8])) [1 GPIOx_62(D)->OSPEEDR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":189:14 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 53 52 54 6 (var_location:SI temp (reg/v:SI 156 [ temp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":189:14 -1
     (nil))
(debug_insn 54 53 61 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":190:9 -1
     (nil))
(insn 61 54 62 6 (set (reg:SI 200 [ GPIO_Init_60(D)->Speed ])
        (mem:SI (plus:SI (reg/v/f:SI 276 [orig:194 GPIO_Init ] [194])
                (const_int 12 [0xc])) [1 GPIO_Init_60(D)->Speed+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":191:35 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/v/f:SI 276 [orig:194 GPIO_Init ] [194])
                (const_int 12 [0xc])) [1 GPIO_Init_60(D)->Speed+0 S4 A32])
        (nil)))
(insn 62 61 55 6 (set (reg:SI 199)
        (ashift:SI (reg:SI 200 [ GPIO_Init_60(D)->Speed ])
            (reg:SI 272 [orig:154 ivtmp.29 ] [154]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":191:35 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 200 [ GPIO_Init_60(D)->Speed ])
        (nil)))
(insn 55 62 56 6 (set (reg:SI 198)
        (const_int 3 [0x3])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":190:40 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 3 [0x3])
        (nil)))
(insn 56 55 58 6 (set (reg:SI 197)
        (ashift:SI (reg:SI 198)
            (reg:SI 272 [orig:154 ivtmp.29 ] [154]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":190:40 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 198)
        (expr_list:REG_EQUAL (ashift:SI (const_int 3 [0x3])
                (reg:SI 272 [orig:154 ivtmp.29 ] [154]))
            (nil))))
(insn 58 56 59 6 (set (reg/v:SI 157 [ temp ])
        (and:SI (not:SI (reg:SI 197))
            (reg/v:SI 156 [ temp ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":190:14 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg/v:SI 156 [ temp ])
        (nil)))
(debug_insn 59 58 60 6 (var_location:SI temp (reg/v:SI 157 [ temp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":190:14 -1
     (nil))
(debug_insn 60 59 63 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":191:9 -1
     (nil))
(insn 63 60 64 6 (set (reg/v:SI 158 [ temp ])
        (ior:SI (reg:SI 199)
            (reg/v:SI 157 [ temp ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":191:14 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 199)
        (expr_list:REG_DEAD (reg/v:SI 157 [ temp ])
            (nil))))
(debug_insn 64 63 65 6 (var_location:SI temp (reg/v:SI 158 [ temp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":191:14 -1
     (nil))
(debug_insn 65 64 66 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":192:9 -1
     (nil))
(insn 66 65 67 6 (set (mem/v:SI (plus:SI (reg/v/f:SI 275 [orig:193 GPIOx ] [193])
                (const_int 8 [0x8])) [1 GPIOx_62(D)->OSPEEDR+0 S4 A32])
        (reg/v:SI 158 [ temp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":192:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 158 [ temp ])
        (nil)))
(debug_insn 67 66 57 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":195:9 -1
     (nil))
(insn 57 67 68 6 (set (reg:SI 181 [ prephitmp_112 ])
        (not:SI (reg:SI 197))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":190:17 169 {*arm_one_cmplsi2}
     (expr_list:REG_DEAD (reg:SI 197)
        (nil)))
(insn 68 57 69 6 (set (reg/v:SI 159 [ temp ])
        (mem/v:SI (plus:SI (reg/v/f:SI 275 [orig:193 GPIOx ] [193])
                (const_int 4 [0x4])) [1 GPIOx_62(D)->OTYPER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":195:14 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 69 68 70 6 (var_location:SI temp (reg/v:SI 159 [ temp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":195:14 -1
     (nil))
(debug_insn 70 69 72 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":196:9 -1
     (nil))
(insn 72 70 73 6 (set (reg/v:SI 160 [ temp ])
        (and:SI (not:SI (reg:SI 113 [ _1 ]))
            (reg/v:SI 159 [ temp ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":196:14 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg/v:SI 159 [ temp ])
        (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
            (nil))))
(debug_insn 73 72 74 6 (var_location:SI temp (reg/v:SI 160 [ temp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":196:14 -1
     (nil))
(debug_insn 74 73 76 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":197:9 -1
     (nil))
(insn 76 74 77 6 (set (reg:SI 203)
        (zero_extract:SI (reg:SI 114 [ _2 ])
            (const_int 1 [0x1])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":197:51 161 {extzv_t2}
     (nil))
(insn 77 76 78 6 (set (reg:SI 204)
        (ashift:SI (reg:SI 203)
            (reg/v:SI 273 [orig:178 position ] [178]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":197:71 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 203)
        (nil)))
(insn 78 77 79 6 (set (reg/v:SI 161 [ temp ])
        (ior:SI (reg:SI 204)
            (reg/v:SI 160 [ temp ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":197:14 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 204)
        (expr_list:REG_DEAD (reg/v:SI 160 [ temp ])
            (nil))))
(debug_insn 79 78 80 6 (var_location:SI temp (reg/v:SI 161 [ temp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":197:14 -1
     (nil))
(debug_insn 80 79 81 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":198:9 -1
     (nil))
(insn 81 80 82 6 (set (mem/v:SI (plus:SI (reg/v/f:SI 275 [orig:193 GPIOx ] [193])
                (const_int 4 [0x4])) [1 GPIOx_62(D)->OTYPER+0 S4 A32])
        (reg/v:SI 161 [ temp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":198:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 161 [ temp ])
        (nil)))
(debug_insn 82 81 451 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":201:7 -1
     (nil))
(jump_insn 451 82 452 6 (set (pc)
        (label_ref 101)) 284 {*arm_jump}
     (nil)
 -> 101)
(barrier 452 451 85)
(code_label 85 452 86 7 5 (nil) [1 uses])
(note 86 85 87 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 87 86 88 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":201:7 -1
     (nil))
(insn 88 87 89 7 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 115 [ _3 ])
            (const_int 3 [0x3]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":201:10 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 89 88 90 7 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 96)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":201:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 454975348 (nil)))
 -> 96)
(note 90 89 92 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 92 90 93 8 (set (reg:SI 261)
        (ashift:SI (reg:SI 115 [ _3 ])
            (reg:SI 272 [orig:154 ivtmp.29 ] [154]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":190:40 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(insn 93 92 453 8 (set (reg:SI 181 [ prephitmp_112 ])
        (not:SI (reg:SI 261))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":190:17 169 {*arm_one_cmplsi2}
     (nil))
(jump_insn 453 93 454 8 (set (pc)
        (label_ref 144)) 284 {*arm_jump}
     (nil)
 -> 144)
(barrier 454 453 96)
(code_label 96 454 97 9 7 (nil) [1 uses])
(note 97 96 98 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 98 97 99 9 (set (reg:SI 208)
        (const_int 3 [0x3])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":190:40 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 3 [0x3])
        (nil)))
(insn 99 98 100 9 (set (reg:SI 207)
        (ashift:SI (reg:SI 208)
            (reg:SI 272 [orig:154 ivtmp.29 ] [154]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":190:40 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 208)
        (expr_list:REG_EQUAL (ashift:SI (const_int 3 [0x3])
                (reg:SI 272 [orig:154 ivtmp.29 ] [154]))
            (nil))))
(insn 100 99 101 9 (set (reg:SI 181 [ prephitmp_112 ])
        (not:SI (reg:SI 207))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":190:17 169 {*arm_one_cmplsi2}
     (expr_list:REG_DEAD (reg:SI 207)
        (nil)))
(code_label 101 100 102 10 6 (nil) [1 uses])
(note 102 101 103 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 103 102 104 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":204:9 -1
     (nil))
(debug_insn 104 103 105 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":207:9 -1
     (nil))
(insn 105 104 106 10 (set (reg/v:SI 162 [ temp ])
        (mem/v:SI (plus:SI (reg/v/f:SI 275 [orig:193 GPIOx ] [193])
                (const_int 12 [0xc])) [1 GPIOx_62(D)->PUPDR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":207:14 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 106 105 107 10 (var_location:SI temp (reg/v:SI 162 [ temp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":207:14 -1
     (nil))
(debug_insn 107 106 108 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":208:9 -1
     (nil))
(insn 108 107 109 10 (set (reg/v:SI 163 [ temp ])
        (and:SI (reg/v:SI 162 [ temp ])
            (reg:SI 181 [ prephitmp_112 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":208:14 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 162 [ temp ])
        (nil)))
(debug_insn 109 108 110 10 (var_location:SI temp (reg/v:SI 163 [ temp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":208:14 -1
     (nil))
(debug_insn 110 109 111 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":209:9 -1
     (nil))
(insn 111 110 112 10 (set (reg:SI 210 [ GPIO_Init_60(D)->Pull ])
        (mem:SI (plus:SI (reg/v/f:SI 276 [orig:194 GPIO_Init ] [194])
                (const_int 8 [0x8])) [1 GPIO_Init_60(D)->Pull+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":209:36 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/v/f:SI 276 [orig:194 GPIO_Init ] [194])
                (const_int 8 [0x8])) [1 GPIO_Init_60(D)->Pull+0 S4 A32])
        (nil)))
(insn 112 111 113 10 (set (reg:SI 209)
        (ashift:SI (reg:SI 210 [ GPIO_Init_60(D)->Pull ])
            (reg:SI 272 [orig:154 ivtmp.29 ] [154]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":209:36 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 210 [ GPIO_Init_60(D)->Pull ])
        (nil)))
(insn 113 112 114 10 (set (reg/v:SI 164 [ temp ])
        (ior:SI (reg:SI 209)
            (reg/v:SI 163 [ temp ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":209:14 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 209)
        (expr_list:REG_DEAD (reg/v:SI 163 [ temp ])
            (nil))))
(debug_insn 114 113 115 10 (var_location:SI temp (reg/v:SI 164 [ temp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":209:14 -1
     (nil))
(debug_insn 115 114 116 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":210:9 -1
     (nil))
(insn 116 115 117 10 (set (mem/v:SI (plus:SI (reg/v/f:SI 275 [orig:193 GPIOx ] [193])
                (const_int 12 [0xc])) [1 GPIOx_62(D)->PUPDR+0 S4 A32])
        (reg/v:SI 164 [ temp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":210:22 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 164 [ temp ])
        (nil)))
(debug_insn 117 116 118 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":214:7 -1
     (nil))
(insn 118 117 119 10 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 115 [ _3 ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":214:10 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 119 118 416 10 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 455)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":214:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 553139740 (nil)))
 -> 455)
(note 416 119 413 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 413 416 456 11 (set (reg:SI 261)
        (ashift:SI (reg:SI 115 [ _3 ])
            (reg:SI 272 [orig:154 ivtmp.29 ] [154]))) 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(jump_insn 456 413 457 11 (set (pc)
        (label_ref 144)) 284 {*arm_jump}
     (nil)
 -> 144)
(barrier 457 456 455)
(code_label 455 457 120 12 34 (nil) [1 uses])
(note 120 455 125 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(note 125 120 134 12 NOTE_INSN_DELETED)
(note 134 125 121 12 NOTE_INSN_DELETED)
(debug_insn 121 134 122 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":217:9 -1
     (nil))
(debug_insn 122 121 123 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":218:9 -1
     (nil))
(debug_insn 123 122 414 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":221:9 -1
     (nil))
(insn 414 123 124 12 (set (reg:SI 261)
        (ashift:SI (reg:SI 115 [ _3 ])
            (reg:SI 272 [orig:154 ivtmp.29 ] [154]))) 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(insn 124 414 126 12 (set (reg:SI 211)
        (lshiftrt:SI (reg/v:SI 273 [orig:178 position ] [178])
            (const_int 3 [0x3]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":221:36 147 {*arm_shiftsi3}
     (nil))
(insn 126 124 130 12 (set (reg/f:SI 191 [ _140 ])
        (plus:SI (ashift:SI (reg:SI 211)
                (const_int 2 [0x2]))
            (reg/v/f:SI 275 [orig:193 GPIOx ] [193]))) 318 {*add_shiftsi}
     (expr_list:REG_DEAD (reg:SI 211)
        (nil)))
(insn 130 126 131 12 (set (reg:SI 213)
        (and:SI (reg/v:SI 273 [orig:178 position ] [178])
            (const_int 7 [0x7]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":222:38 90 {*arm_andsi3_insn}
     (nil))
(insn 131 130 127 12 (set (reg:SI 128 [ _21 ])
        (ashift:SI (reg:SI 213)
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":222:47 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 213)
        (nil)))
(insn 127 131 128 12 (set (reg/v:SI 165 [ temp ])
        (mem/v:SI (plus:SI (reg/f:SI 191 [ _140 ])
                (const_int 32 [0x20])) [2 MEM <volatile uint32_t> [(struct GPIO_TypeDef *)_140 + 32B]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":221:14 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 128 127 129 12 (var_location:SI temp (reg/v:SI 165 [ temp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":221:14 -1
     (nil))
(debug_insn 129 128 138 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":222:9 -1
     (nil))
(insn 138 129 139 12 (set (reg:SI 218 [ GPIO_Init_60(D)->Alternate ])
        (mem:SI (plus:SI (reg/v/f:SI 276 [orig:194 GPIO_Init ] [194])
                (const_int 16 [0x10])) [1 GPIO_Init_60(D)->Alternate+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":223:41 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/v/f:SI 276 [orig:194 GPIO_Init ] [194])
                (const_int 16 [0x10])) [1 GPIO_Init_60(D)->Alternate+0 S4 A32])
        (nil)))
(insn 139 138 133 12 (set (reg:SI 217)
        (ashift:SI (reg:SI 218 [ GPIO_Init_60(D)->Alternate ])
            (reg:SI 128 [ _21 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":223:41 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 218 [ GPIO_Init_60(D)->Alternate ])
        (nil)))
(insn 133 139 135 12 (set (reg:SI 214)
        (ashift:SI (reg:SI 263)
            (reg:SI 128 [ _21 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":222:24 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 128 [ _21 ])
        (expr_list:REG_EQUAL (ashift:SI (const_int 15 [0xf])
                (reg:SI 128 [ _21 ]))
            (nil))))
(insn 135 133 136 12 (set (reg/v:SI 166 [ temp ])
        (and:SI (not:SI (reg:SI 214))
            (reg/v:SI 165 [ temp ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":222:14 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg:SI 214)
        (expr_list:REG_DEAD (reg/v:SI 165 [ temp ])
            (nil))))
(debug_insn 136 135 137 12 (var_location:SI temp (reg/v:SI 166 [ temp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":222:14 -1
     (nil))
(debug_insn 137 136 140 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":223:9 -1
     (nil))
(insn 140 137 141 12 (set (reg/v:SI 167 [ temp ])
        (ior:SI (reg:SI 217)
            (reg/v:SI 166 [ temp ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":223:14 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 217)
        (expr_list:REG_DEAD (reg/v:SI 166 [ temp ])
            (nil))))
(debug_insn 141 140 142 12 (var_location:SI temp (reg/v:SI 167 [ temp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":223:14 -1
     (nil))
(debug_insn 142 141 143 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":224:9 -1
     (nil))
(insn 143 142 144 12 (set (mem/v:SI (plus:SI (reg/f:SI 191 [ _140 ])
                (const_int 32 [0x20])) [2 MEM <volatile uint32_t> [(struct GPIO_TypeDef *)_140 + 32B]+0 S4 A32])
        (reg/v:SI 167 [ temp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":224:36 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 191 [ _140 ])
        (expr_list:REG_DEAD (reg/v:SI 167 [ temp ])
            (nil))))
(code_label 144 143 145 13 8 (nil) [2 uses])
(note 145 144 160 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(note 160 145 146 13 NOTE_INSN_DELETED)
(debug_insn 146 160 147 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":228:7 -1
     (nil))
(insn 147 146 148 13 (set (reg/v:SI 168 [ temp ])
        (mem/v:SI (reg/v/f:SI 275 [orig:193 GPIOx ] [193]) [1 GPIOx_62(D)->MODER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":228:12 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 148 147 149 13 (var_location:SI temp (reg/v:SI 168 [ temp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":228:12 -1
     (nil))
(debug_insn 149 148 150 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":229:7 -1
     (nil))
(insn 150 149 151 13 (set (reg/v:SI 169 [ temp ])
        (and:SI (reg/v:SI 168 [ temp ])
            (reg:SI 181 [ prephitmp_112 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":229:12 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 181 [ prephitmp_112 ])
        (expr_list:REG_DEAD (reg/v:SI 168 [ temp ])
            (nil))))
(debug_insn 151 150 152 13 (var_location:SI temp (reg/v:SI 169 [ temp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":229:12 -1
     (nil))
(debug_insn 152 151 154 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":230:7 -1
     (nil))
(insn 154 152 155 13 (set (reg/v:SI 170 [ temp ])
        (ior:SI (reg:SI 261)
            (reg/v:SI 169 [ temp ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":230:12 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 261)
        (expr_list:REG_DEAD (reg/v:SI 169 [ temp ])
            (nil))))
(debug_insn 155 154 156 13 (var_location:SI temp (reg/v:SI 170 [ temp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":230:12 -1
     (nil))
(debug_insn 156 155 157 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":231:7 -1
     (nil))
(insn 157 156 158 13 (set (mem/v:SI (reg/v/f:SI 275 [orig:193 GPIOx ] [193]) [1 GPIOx_62(D)->MODER+0 S4 A32])
        (reg/v:SI 170 [ temp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":231:20 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 170 [ temp ])
        (nil)))
(debug_insn 158 157 161 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":235:7 -1
     (nil))
(insn 161 158 162 13 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 114 [ _2 ])
                        (const_int 196608 [0x30000]))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":235:10 92 {*andsi3_compare0_scratch}
     (nil))
(jump_insn 162 161 163 13 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 363)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":235:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 363)
(note 163 162 181 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(note 181 163 183 14 NOTE_INSN_DELETED)
(note 183 181 192 14 NOTE_INSN_DELETED)
(note 192 183 164 14 NOTE_INSN_DELETED)
(debug_insn 164 192 165 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":238:9 -1
     (nil))
(debug_insn 165 164 166 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":238:9 -1
     (nil))
(debug_insn 166 165 168 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":238:9 -1
     (nil))
(insn 168 166 169 14 (set (reg:SI 135 [ _31 ])
        (mem/v:SI (plus:SI (reg/f:SI 262)
                (const_int 96 [0x60])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB2ENR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":238:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 169 168 171 14 (set (reg:SI 136 [ _32 ])
        (ior:SI (reg:SI 135 [ _31 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":238:9 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 135 [ _31 ])
        (nil)))
(insn 171 169 172 14 (set (mem/v:SI (plus:SI (reg/f:SI 262)
                (const_int 96 [0x60])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB2ENR+0 S4 A64])
        (reg:SI 136 [ _32 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":238:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 136 [ _32 ])
        (nil)))
(debug_insn 172 171 174 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":238:9 -1
     (nil))
(insn 174 172 175 14 (set (reg:SI 137 [ _33 ])
        (mem/v:SI (plus:SI (reg/f:SI 262)
                (const_int 96 [0x60])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB2ENR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":238:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 175 174 176 14 (set (reg:SI 138 [ _34 ])
        (and:SI (reg:SI 137 [ _33 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":238:9 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 137 [ _33 ])
        (nil)))
(insn 176 175 177 14 (set (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -4 [0xfffffffffffffffc])) [1 tmpreg+0 S4 A32])
        (reg:SI 138 [ _34 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":238:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 138 [ _34 ])
        (nil)))
(debug_insn 177 176 178 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":238:9 -1
     (nil))
(insn 178 177 179 14 (set (reg:SI 171 [ vol.0_85 ])
        (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -4 [0xfffffffffffffffc])) [1 tmpreg+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":238:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_UNUSED (reg:SI 171 [ vol.0_85 ])
        (nil)))
(debug_insn 179 178 180 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":238:9 -1
     (nil))
(debug_insn 180 179 182 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":240:9 -1
     (nil))
(insn 182 180 476 14 (set (reg:SI 225)
        (and:SI (reg/v:SI 273 [orig:178 position ] [178])
            (const_int -4 [0xfffffffffffffffc]))) 90 {*arm_andsi3_insn}
     (nil))
(insn 476 182 477 14 (set (reg/f:SI 182 [ _113 ])
        (plus:SI (reg:SI 225)
            (const_int 1073741824 [0x40000000]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 225)
        (nil)))
(insn 477 476 188 14 (set (reg/f:SI 182 [ _113 ])
        (plus:SI (reg/f:SI 182 [ _113 ])
            (const_int 65536 [0x10000]))) 7 {*arm_addsi3}
     (nil))
(insn 188 477 189 14 (set (reg:SI 227)
        (and:SI (reg/v:SI 273 [orig:178 position ] [178])
            (const_int 3 [0x3]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":241:45 90 {*arm_andsi3_insn}
     (nil))
(insn 189 188 185 14 (set (reg:SI 141 [ _37 ])
        (ashift:SI (reg:SI 227)
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":241:33 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 227)
        (nil)))
(insn 185 189 186 14 (set (reg/v:SI 172 [ temp ])
        (mem/v:SI (plus:SI (reg/f:SI 182 [ _113 ])
                (const_int 8 [0x8])) [5 MEM <volatile uint32_t> [(struct SYSCFG_TypeDef *)_113 + 8B]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":240:14 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 186 185 187 14 (var_location:SI temp (reg/v:SI 172 [ temp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":240:14 -1
     (nil))
(debug_insn 187 186 191 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":241:9 -1
     (nil))
(insn 191 187 193 14 (set (reg:SI 228)
        (ashift:SI (reg:SI 263)
            (reg:SI 141 [ _37 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":241:26 147 {*arm_shiftsi3}
     (expr_list:REG_EQUAL (ashift:SI (const_int 15 [0xf])
            (reg:SI 141 [ _37 ]))
        (nil)))
(insn 193 191 194 14 (set (reg/v:SI 173 [ temp ])
        (and:SI (not:SI (reg:SI 228))
            (reg/v:SI 172 [ temp ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":241:14 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg:SI 228)
        (expr_list:REG_DEAD (reg/v:SI 172 [ temp ])
            (nil))))
(debug_insn 194 193 195 14 (var_location:SI temp (reg/v:SI 173 [ temp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":241:14 -1
     (nil))
(debug_insn 195 194 196 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:9 -1
     (nil))
(insn 196 195 197 14 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 275 [orig:193 GPIOx ] [193])
            (const_int 1207959552 [0x48000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:18 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 197 196 198 14 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 257)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:18 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 257)
(note 198 197 200 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 200 198 201 15 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 275 [orig:193 GPIOx ] [193])
            (reg:SI 265))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:18 268 {*arm_cmpsi_insn}
     (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 275 [orig:193 GPIOx ] [193])
            (const_int 1207960576 [0x48000400]))
        (nil)))
(jump_insn 201 200 202 15 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 208)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:18 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 208)
(note 202 201 204 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 204 202 205 16 (set (reg:SI 232)
        (ashift:SI (reg:SI 195)
            (reg:SI 141 [ _37 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:40 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 141 [ _37 ])
        (expr_list:REG_EQUAL (ashift:SI (const_int 1 [0x1])
                (reg:SI 141 [ _37 ]))
            (nil))))
(insn 205 204 458 16 (set (reg/v:SI 173 [ temp ])
        (ior:SI (reg/v:SI 173 [ temp ])
            (reg:SI 232))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:14 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 232)
        (nil)))
(jump_insn 458 205 459 16 (set (pc)
        (label_ref 257)) 284 {*arm_jump}
     (nil)
 -> 257)
(barrier 459 458 208)
(code_label 208 459 209 17 11 (nil) [1 uses])
(note 209 208 211 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 211 209 212 17 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 275 [orig:193 GPIOx ] [193])
            (reg:SI 266))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:18 268 {*arm_cmpsi_insn}
     (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 275 [orig:193 GPIOx ] [193])
            (const_int 1207961600 [0x48000800]))
        (nil)))
(jump_insn 212 211 213 17 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 219)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:18 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 219)
(note 213 212 214 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 214 213 215 18 (set (reg:SI 236)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:40 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 2 [0x2])
        (nil)))
(insn 215 214 216 18 (set (reg:SI 235)
        (ashift:SI (reg:SI 236)
            (reg:SI 141 [ _37 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:40 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 236)
        (expr_list:REG_DEAD (reg:SI 141 [ _37 ])
            (expr_list:REG_EQUAL (ashift:SI (const_int 2 [0x2])
                    (reg:SI 141 [ _37 ]))
                (nil)))))
(insn 216 215 460 18 (set (reg/v:SI 173 [ temp ])
        (ior:SI (reg/v:SI 173 [ temp ])
            (reg:SI 235))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:14 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 235)
        (nil)))
(jump_insn 460 216 461 18 (set (pc)
        (label_ref 257)) 284 {*arm_jump}
     (nil)
 -> 257)
(barrier 461 460 219)
(code_label 219 461 220 19 12 (nil) [1 uses])
(note 220 219 222 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 222 220 223 19 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 275 [orig:193 GPIOx ] [193])
            (reg:SI 267))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:18 268 {*arm_cmpsi_insn}
     (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 275 [orig:193 GPIOx ] [193])
            (const_int 1207962624 [0x48000c00]))
        (nil)))
(jump_insn 223 222 224 19 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 230)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:18 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 230)
(note 224 223 225 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 225 224 226 20 (set (reg:SI 239)
        (const_int 3 [0x3])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:40 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 3 [0x3])
        (nil)))
(insn 226 225 227 20 (set (reg:SI 238)
        (ashift:SI (reg:SI 239)
            (reg:SI 141 [ _37 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:40 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 239)
        (expr_list:REG_DEAD (reg:SI 141 [ _37 ])
            (expr_list:REG_EQUAL (ashift:SI (const_int 3 [0x3])
                    (reg:SI 141 [ _37 ]))
                (nil)))))
(insn 227 226 462 20 (set (reg/v:SI 173 [ temp ])
        (ior:SI (reg/v:SI 173 [ temp ])
            (reg:SI 238))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:14 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 238)
        (nil)))
(jump_insn 462 227 463 20 (set (pc)
        (label_ref 257)) 284 {*arm_jump}
     (nil)
 -> 257)
(barrier 463 462 230)
(code_label 230 463 231 21 13 (nil) [1 uses])
(note 231 230 233 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 233 231 234 21 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 275 [orig:193 GPIOx ] [193])
            (reg:SI 268))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:18 268 {*arm_cmpsi_insn}
     (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 275 [orig:193 GPIOx ] [193])
            (const_int 1207963648 [0x48001000]))
        (nil)))
(jump_insn 234 233 235 21 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 241)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:18 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 241)
(note 235 234 236 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(insn 236 235 237 22 (set (reg:SI 242)
        (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:40 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 4 [0x4])
        (nil)))
(insn 237 236 238 22 (set (reg:SI 241)
        (ashift:SI (reg:SI 242)
            (reg:SI 141 [ _37 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:40 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 242)
        (expr_list:REG_DEAD (reg:SI 141 [ _37 ])
            (expr_list:REG_EQUAL (ashift:SI (const_int 4 [0x4])
                    (reg:SI 141 [ _37 ]))
                (nil)))))
(insn 238 237 464 22 (set (reg/v:SI 173 [ temp ])
        (ior:SI (reg/v:SI 173 [ temp ])
            (reg:SI 241))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:14 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 241)
        (nil)))
(jump_insn 464 238 465 22 (set (pc)
        (label_ref 257)) 284 {*arm_jump}
     (nil)
 -> 257)
(barrier 465 464 241)
(code_label 241 465 242 23 14 (nil) [1 uses])
(note 242 241 244 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(insn 244 242 245 23 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 275 [orig:193 GPIOx ] [193])
            (reg:SI 269))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:18 268 {*arm_cmpsi_insn}
     (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 275 [orig:193 GPIOx ] [193])
            (const_int 1207964672 [0x48001400]))
        (nil)))
(jump_insn 245 244 246 23 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 252)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:18 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 252)
(note 246 245 247 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(insn 247 246 248 24 (set (reg:SI 245)
        (const_int 5 [0x5])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:40 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 5 [0x5])
        (nil)))
(insn 248 247 249 24 (set (reg:SI 244)
        (ashift:SI (reg:SI 245)
            (reg:SI 141 [ _37 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:40 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 245)
        (expr_list:REG_DEAD (reg:SI 141 [ _37 ])
            (expr_list:REG_EQUAL (ashift:SI (const_int 5 [0x5])
                    (reg:SI 141 [ _37 ]))
                (nil)))))
(insn 249 248 466 24 (set (reg/v:SI 173 [ temp ])
        (ior:SI (reg/v:SI 173 [ temp ])
            (reg:SI 244))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:14 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 244)
        (nil)))
(jump_insn 466 249 467 24 (set (pc)
        (label_ref 257)) 284 {*arm_jump}
     (nil)
 -> 257)
(barrier 467 466 252)
(code_label 252 467 253 25 15 (nil) [1 uses])
(note 253 252 254 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(insn 254 253 255 25 (set (reg:SI 247)
        (const_int 6 [0x6])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:40 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 6 [0x6])
        (nil)))
(insn 255 254 256 25 (set (reg:SI 246)
        (ashift:SI (reg:SI 247)
            (reg:SI 141 [ _37 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:40 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 247)
        (expr_list:REG_DEAD (reg:SI 141 [ _37 ])
            (expr_list:REG_EQUAL (ashift:SI (const_int 6 [0x6])
                    (reg:SI 141 [ _37 ]))
                (nil)))))
(insn 256 255 257 25 (set (reg/v:SI 173 [ temp ])
        (ior:SI (reg/v:SI 173 [ temp ])
            (reg:SI 246))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:14 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 246)
        (nil)))
(code_label 257 256 258 26 10 (nil) [6 uses])
(note 258 257 270 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(note 270 258 259 26 NOTE_INSN_DELETED)
(debug_insn 259 270 260 26 (var_location:SI temp (ior:SI (debug_expr:SI D#1)
        (reg/v:SI 173 [ temp ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:14 -1
     (nil))
(debug_insn 260 259 261 26 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":243:9 -1
     (nil))
(insn 261 260 262 26 (set (mem/v:SI (plus:SI (reg/f:SI 182 [ _113 ])
                (const_int 8 [0x8])) [5 MEM <volatile uint32_t> [(struct SYSCFG_TypeDef *)_113 + 8B]+0 S4 A32])
        (reg/v:SI 173 [ temp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":243:40 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 182 [ _113 ])
        (expr_list:REG_DEAD (reg/v:SI 173 [ temp ])
            (nil))))
(debug_insn 262 261 264 26 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":246:9 -1
     (nil))
(insn 264 262 265 26 (set (reg/v:SI 174 [ temp ])
        (mem/v:SI (plus:SI (reg/f:SI 264)
                (const_int 8 [0x8])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].RTSR1+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":246:14 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 265 264 266 26 (var_location:SI temp (reg/v:SI 174 [ temp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":246:14 -1
     (nil))
(debug_insn 266 265 267 26 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":247:9 -1
     (nil))
(insn 267 266 268 26 (set (reg:SI 144 [ _41 ])
        (not:SI (reg/v:SI 155 [ iocurrent ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":247:17 169 {*arm_one_cmplsi2}
     (nil))
(debug_insn 268 267 269 26 (var_location:SI temp (and:SI (reg:SI 144 [ _41 ])
        (reg/v:SI 174 [ temp ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":247:14 -1
     (nil))
(debug_insn 269 268 271 26 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":248:9 -1
     (nil))
(insn 271 269 272 26 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 114 [ _2 ])
                (const_int 1 [0x1])
                (const_int 20 [0x14]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":248:12 93 {*zeroextractsi_compare0_scratch}
     (nil))
(jump_insn 272 271 273 26 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 277)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":248:12 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 277)
(note 273 272 274 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(insn 274 273 468 27 (set (reg/v:SI 150 [ temp ])
        (and:SI (reg:SI 144 [ _41 ])
            (reg/v:SI 174 [ temp ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":247:14 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 174 [ temp ])
        (nil)))
(jump_insn 468 274 469 27 (set (pc)
        (label_ref 282)) 284 {*arm_jump}
     (nil)
 -> 282)
(barrier 469 468 277)
(code_label 277 469 278 28 16 (nil) [1 uses])
(note 278 277 279 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(debug_insn 279 278 280 28 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":250:11 -1
     (nil))
(insn 280 279 281 28 (set (reg/v:SI 150 [ temp ])
        (ior:SI (reg/v:SI 155 [ iocurrent ])
            (reg/v:SI 174 [ temp ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":250:16 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 174 [ temp ])
        (nil)))
(debug_insn 281 280 282 28 (var_location:SI temp (reg/v:SI 150 [ temp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":250:16 -1
     (nil))
(code_label 282 281 283 29 17 (nil) [1 uses])
(note 283 282 295 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
(note 295 283 284 29 NOTE_INSN_DELETED)
(debug_insn 284 295 285 29 (var_location:SI temp (reg/v:SI 150 [ temp ])) -1
     (nil))
(debug_insn 285 284 287 29 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":252:9 -1
     (nil))
(insn 287 285 288 29 (set (mem/v:SI (plus:SI (reg/f:SI 264)
                (const_int 8 [0x8])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].RTSR1+0 S4 A64])
        (reg/v:SI 150 [ temp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":252:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 150 [ temp ])
        (nil)))
(debug_insn 288 287 290 29 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":254:9 -1
     (nil))
(insn 290 288 291 29 (set (reg/v:SI 175 [ temp ])
        (mem/v:SI (plus:SI (reg/f:SI 264)
                (const_int 12 [0xc])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].FTSR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":254:14 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 291 290 292 29 (var_location:SI temp (reg/v:SI 175 [ temp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":254:14 -1
     (nil))
(debug_insn 292 291 293 29 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":255:9 -1
     (nil))
(debug_insn 293 292 294 29 (var_location:SI temp (and:SI (reg:SI 144 [ _41 ])
        (reg/v:SI 175 [ temp ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":255:14 -1
     (nil))
(debug_insn 294 293 296 29 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":256:9 -1
     (nil))
(insn 296 294 297 29 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 114 [ _2 ])
                (const_int 1 [0x1])
                (const_int 21 [0x15]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":256:12 93 {*zeroextractsi_compare0_scratch}
     (nil))
(jump_insn 297 296 298 29 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 302)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":256:12 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 302)
(note 298 297 299 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
(insn 299 298 470 30 (set (reg/v:SI 151 [ temp ])
        (and:SI (reg:SI 144 [ _41 ])
            (reg/v:SI 175 [ temp ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":255:14 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 175 [ temp ])
        (nil)))
(jump_insn 470 299 471 30 (set (pc)
        (label_ref 307)) 284 {*arm_jump}
     (nil)
 -> 307)
(barrier 471 470 302)
(code_label 302 471 303 31 18 (nil) [1 uses])
(note 303 302 304 31 [bb 31] NOTE_INSN_BASIC_BLOCK)
(debug_insn 304 303 305 31 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":258:11 -1
     (nil))
(insn 305 304 306 31 (set (reg/v:SI 151 [ temp ])
        (ior:SI (reg/v:SI 155 [ iocurrent ])
            (reg/v:SI 175 [ temp ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":258:16 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 175 [ temp ])
        (nil)))
(debug_insn 306 305 307 31 (var_location:SI temp (reg/v:SI 151 [ temp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":258:16 -1
     (nil))
(code_label 307 306 308 32 19 (nil) [1 uses])
(note 308 307 320 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
(note 320 308 309 32 NOTE_INSN_DELETED)
(debug_insn 309 320 310 32 (var_location:SI temp (reg/v:SI 151 [ temp ])) -1
     (nil))
(debug_insn 310 309 312 32 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":260:9 -1
     (nil))
(insn 312 310 313 32 (set (mem/v:SI (plus:SI (reg/f:SI 264)
                (const_int 12 [0xc])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].FTSR1+0 S4 A32])
        (reg/v:SI 151 [ temp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":260:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 151 [ temp ])
        (nil)))
(debug_insn 313 312 315 32 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":262:9 -1
     (nil))
(insn 315 313 316 32 (set (reg/v:SI 176 [ temp ])
        (mem/v:SI (plus:SI (reg/f:SI 264)
                (const_int 4 [0x4])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].EMR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":262:14 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 316 315 317 32 (var_location:SI temp (reg/v:SI 176 [ temp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":262:14 -1
     (nil))
(debug_insn 317 316 318 32 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":263:9 -1
     (nil))
(debug_insn 318 317 319 32 (var_location:SI temp (and:SI (reg:SI 144 [ _41 ])
        (reg/v:SI 176 [ temp ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":263:14 -1
     (nil))
(debug_insn 319 318 321 32 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":264:9 -1
     (nil))
(insn 321 319 322 32 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 114 [ _2 ])
                (const_int 1 [0x1])
                (const_int 17 [0x11]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":264:12 93 {*zeroextractsi_compare0_scratch}
     (nil))
(jump_insn 322 321 323 32 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 327)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":264:12 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 327)
(note 323 322 324 33 [bb 33] NOTE_INSN_BASIC_BLOCK)
(insn 324 323 472 33 (set (reg/v:SI 152 [ temp ])
        (and:SI (reg:SI 144 [ _41 ])
            (reg/v:SI 176 [ temp ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":263:14 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 176 [ temp ])
        (nil)))
(jump_insn 472 324 473 33 (set (pc)
        (label_ref 332)) 284 {*arm_jump}
     (nil)
 -> 332)
(barrier 473 472 327)
(code_label 327 473 328 34 20 (nil) [1 uses])
(note 328 327 329 34 [bb 34] NOTE_INSN_BASIC_BLOCK)
(debug_insn 329 328 330 34 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":266:11 -1
     (nil))
(insn 330 329 331 34 (set (reg/v:SI 152 [ temp ])
        (ior:SI (reg/v:SI 155 [ iocurrent ])
            (reg/v:SI 176 [ temp ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":266:16 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 176 [ temp ])
        (nil)))
(debug_insn 331 330 332 34 (var_location:SI temp (reg/v:SI 152 [ temp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":266:16 -1
     (nil))
(code_label 332 331 333 35 21 (nil) [1 uses])
(note 333 332 345 35 [bb 35] NOTE_INSN_BASIC_BLOCK)
(note 345 333 334 35 NOTE_INSN_DELETED)
(debug_insn 334 345 335 35 (var_location:SI temp (reg/v:SI 152 [ temp ])) -1
     (nil))
(debug_insn 335 334 337 35 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":268:9 -1
     (nil))
(insn 337 335 338 35 (set (mem/v:SI (plus:SI (reg/f:SI 264)
                (const_int 4 [0x4])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].EMR1+0 S4 A32])
        (reg/v:SI 152 [ temp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":268:20 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 152 [ temp ])
        (nil)))
(debug_insn 338 337 340 35 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":271:9 -1
     (nil))
(insn 340 338 341 35 (set (reg/v:SI 177 [ temp ])
        (mem/v:SI (reg/f:SI 264) [1 MEM[(struct EXTI_TypeDef *)1073808384B].IMR1+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":271:14 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 341 340 342 35 (var_location:SI temp (reg/v:SI 177 [ temp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":271:14 -1
     (nil))
(debug_insn 342 341 343 35 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":272:9 -1
     (nil))
(debug_insn 343 342 344 35 (var_location:SI temp (and:SI (reg:SI 144 [ _41 ])
        (reg/v:SI 177 [ temp ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":272:14 -1
     (nil))
(debug_insn 344 343 346 35 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":273:9 -1
     (nil))
(insn 346 344 347 35 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 114 [ _2 ])
                (const_int 1 [0x1])
                (const_int 16 [0x10]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":273:12 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(jump_insn 347 346 348 35 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 352)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":273:12 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 352)
(note 348 347 349 36 [bb 36] NOTE_INSN_BASIC_BLOCK)
(insn 349 348 474 36 (set (reg/v:SI 153 [ temp ])
        (and:SI (reg:SI 144 [ _41 ])
            (reg/v:SI 177 [ temp ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":272:14 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 177 [ temp ])
        (expr_list:REG_DEAD (reg:SI 144 [ _41 ])
            (nil))))
(jump_insn 474 349 475 36 (set (pc)
        (label_ref 357)) 284 {*arm_jump}
     (nil)
 -> 357)
(barrier 475 474 352)
(code_label 352 475 353 37 22 (nil) [1 uses])
(note 353 352 354 37 [bb 37] NOTE_INSN_BASIC_BLOCK)
(debug_insn 354 353 355 37 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":275:11 -1
     (nil))
(insn 355 354 356 37 (set (reg/v:SI 153 [ temp ])
        (ior:SI (reg/v:SI 155 [ iocurrent ])
            (reg/v:SI 177 [ temp ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":275:16 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 177 [ temp ])
        (expr_list:REG_DEAD (reg/v:SI 155 [ iocurrent ])
            (nil))))
(debug_insn 356 355 357 37 (var_location:SI temp (reg/v:SI 153 [ temp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":275:16 -1
     (nil))
(code_label 357 356 358 38 23 (nil) [1 uses])
(note 358 357 359 38 [bb 38] NOTE_INSN_BASIC_BLOCK)
(debug_insn 359 358 360 38 (var_location:SI temp (reg/v:SI 153 [ temp ])) -1
     (nil))
(debug_insn 360 359 362 38 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":277:9 -1
     (nil))
(insn 362 360 363 38 (set (mem/v:SI (reg/f:SI 264) [1 MEM[(struct EXTI_TypeDef *)1073808384B].IMR1+0 S4 A64])
        (reg/v:SI 153 [ temp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":277:20 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 153 [ temp ])
        (nil)))
(code_label 363 362 364 39 4 (nil) [2 uses])
(note 364 363 370 39 [bb 39] NOTE_INSN_BASIC_BLOCK)
(note 370 364 365 39 NOTE_INSN_DELETED)
(debug_insn 365 370 366 39 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":281:5 -1
     (nil))
(insn 366 365 367 39 (set (reg/v:SI 273 [orig:178 position ] [178])
        (plus:SI (reg/v:SI 273 [orig:178 position ] [178])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":281:13 7 {*arm_addsi3}
     (nil))
(debug_insn 367 366 368 39 (var_location:SI position (reg/v:SI 273 [orig:178 position ] [178])) -1
     (nil))
(debug_insn 368 367 369 39 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":174:9 -1
     (nil))
(insn 369 368 371 39 (set (reg:SI 272 [orig:154 ivtmp.29 ] [154])
        (plus:SI (reg:SI 272 [orig:154 ivtmp.29 ] [154])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":174:9 7 {*arm_addsi3}
     (nil))
(insn 371 369 372 39 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (lshiftrt:SI (reg:SI 274 [orig:190 _139 ] [190])
                        (reg/v:SI 273 [orig:178 position ] [178]))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":174:9 149 {*shiftsi3_compare0_scratch}
     (nil))
(jump_insn 372 371 377 39 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 25)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":174:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 25)
(code_label 377 372 378 40 1 (nil) [1 uses])
(note 378 377 485 40 [bb 40] NOTE_INSN_BASIC_BLOCK)
(note 485 378 0 NOTE_INSN_DELETED)

;; Function HAL_GPIO_DeInit (HAL_GPIO_DeInit, funcdef_no=330, decl_uid=7513, cgraph_uid=334, symbol_order=333)

Starting decreasing number of live ranges...
rescanning insn with uid = 19.
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 23 n_edges 32 count 41 (  1.8)
;; 2 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22
;;
;; Loop 1
;;  header 4, latch 21
;;  depth 1, outer 0
;;  nodes: 4 21 20 19 18 17 9 13 15 7 11 16 14 12 10 8 6 5
;; 2 succs { 3 22 }
;; 3 succs { 4 }
;; 4 succs { 5 21 }
;; 5 succs { 6 17 }
;; 6 succs { 8 7 }
;; 7 succs { 18 }
;; 8 succs { 10 9 }
;; 9 succs { 18 }
;; 10 succs { 12 11 }
;; 11 succs { 18 }
;; 12 succs { 14 13 }
;; 13 succs { 18 }
;; 14 succs { 16 15 }
;; 15 succs { 18 }
;; 16 succs { 18 }
;; 17 succs { 18 }
;; 18 succs { 19 20 }
;; 19 succs { 20 }
;; 20 succs { 21 }
;; 21 succs { 4 22 }
;; 22 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 206: local to bb 2 def dominates all uses has unique first use
Reg 207: local to bb 2 def dominates all uses has unique first use
Reg 160 uninteresting
Reg 161: def dominates all uses has unique first use
Reg 198: def dominates all uses has unique first use
Reg 200: def dominates all uses has unique first use
Reg 201: def dominates all uses has unique first use
Reg 202: def dominates all uses has unique first use
Reg 203: def dominates all uses has unique first use
Reg 204: def dominates all uses has unique first use
Reg 205: def dominates all uses has unique first use
Reg 199 uninteresting (no unique first use)
Reg 113 uninteresting
Reg 163 uninteresting
Reg 165 uninteresting
Reg 151: local to bb 5 def dominates all uses has unique first use
Reg 117 uninteresting
Reg 152: def dominates all uses has unique first use
Reg 170 uninteresting
Reg 174 uninteresting
Reg 176 uninteresting
Reg 177 uninteresting
Reg 118 uninteresting
Reg 120 uninteresting
Reg 121 uninteresting
Reg 122 uninteresting
Reg 123 uninteresting
Reg 124 uninteresting
Reg 125 uninteresting
Reg 126 uninteresting
Reg 127 uninteresting
Reg 129 uninteresting
Reg 130: local to bb 20 def dominates all uses has unique first use
Reg 131 uninteresting
Reg 132 uninteresting
Reg 189 uninteresting
Reg 154: local to bb 20 def dominates all uses has unique first use
Reg 191 uninteresting
Reg 193: local to bb 20 def dominates all uses has unique first use
Reg 134 uninteresting
Reg 139 uninteresting
Reg 140 uninteresting
Reg 142 uninteresting
Reg 143 uninteresting
Reg 145 uninteresting
Reg 146 uninteresting
Reg 147 uninteresting
Found def insn 145 for 130 to be not moveable
Found def insn 40 for 151 to be not moveable
Reg 152 not local to one basic block
Examining insn 154, def for 154
  all ok
Reg 161 not local to one basic block
Examining insn 159, def for 193
  all ok
Reg 198 not local to one basic block
Reg 200 not local to one basic block
Reg 201 not local to one basic block
Reg 202 not local to one basic block
Reg 203 not local to one basic block
Reg 204 not local to one basic block
Reg 205 not local to one basic block
Found def insn 222 for 206 to be not moveable
Found def insn 223 for 207 to be not moveable
;; 2 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22
;;
;; Loop 1
;;  header 4, latch 21
;;  depth 1, outer 0
;;  nodes: 4 21 20 19 18 17 9 13 15 7 11 16 14 12 10 8 6 5
;; 2 succs { 3 22 }
;; 3 succs { 4 }
;; 4 succs { 5 21 }
;; 5 succs { 6 17 }
;; 6 succs { 8 7 }
;; 7 succs { 18 }
;; 8 succs { 10 9 }
;; 9 succs { 18 }
;; 10 succs { 12 11 }
;; 11 succs { 18 }
;; 12 succs { 14 13 }
;; 13 succs { 18 }
;; 14 succs { 16 15 }
;; 15 succs { 18 }
;; 16 succs { 18 }
;; 17 succs { 18 }
;; 18 succs { 19 20 }
;; 19 succs { 20 }
;; 20 succs { 21 }
;; 21 succs { 4 22 }
;; 22 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 161: (insn_list:REG_DEP_TRUE 27 (nil))
init_insns for 170: (insn_list:REG_DEP_TRUE 67 (nil))
init_insns for 174: (insn_list:REG_DEP_TRUE 87 (nil))
init_insns for 176: (insn_list:REG_DEP_TRUE 97 (nil))
init_insns for 177: (insn_list:REG_DEP_TRUE 103 (nil))
init_insns for 198: (insn_list:REG_DEP_TRUE 45 (nil))
init_insns for 199: (insn_list:REG_DEP_TRUE 147 (nil))
init_insns for 200: (insn_list:REG_DEP_TRUE 111 (nil))
init_insns for 201: (insn_list:REG_DEP_TRUE 53 (nil))
init_insns for 202: (insn_list:REG_DEP_TRUE 63 (nil))
init_insns for 203: (insn_list:REG_DEP_TRUE 73 (nil))
init_insns for 204: (insn_list:REG_DEP_TRUE 83 (nil))
init_insns for 205: (insn_list:REG_DEP_TRUE 93 (nil))

Pass 1 for finding pseudo/allocno costs

    r207: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    a12 (r207,l0) best GENERAL_REGS, allocno ALL_REGS
    r206: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r205: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    a25 (r205,l1) best GENERAL_REGS, allocno GENERAL_REGS
    r204: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    a24 (r204,l1) best GENERAL_REGS, allocno GENERAL_REGS
    r203: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    a23 (r203,l1) best GENERAL_REGS, allocno GENERAL_REGS
    r202: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    a22 (r202,l1) best GENERAL_REGS, allocno GENERAL_REGS
    r201: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    a21 (r201,l1) best GENERAL_REGS, allocno GENERAL_REGS
    r200: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    a20 (r200,l1) best GENERAL_REGS, allocno GENERAL_REGS
    r199: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r198: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r193: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r192: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r191: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r189: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r187: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r177: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r176: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r174: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r170: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r165: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r163: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r161: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r160: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r159: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r158: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r157: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r154: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r153: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r152: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r151: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r150: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r147: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r146: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r145: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r143: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r142: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r140: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r139: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r134: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r132: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r131: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r130: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r129: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r127: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r126: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r125: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r124: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r123: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r122: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r116: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r113: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS

  a0(r199,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:1455,8805 VFP_LO_REGS:1455,8805 ALL_REGS:1455,8805 MEM:970,5870
  a1(r205,l0) costs: LO_REGS:0,0 HI_REGS:194,194 CALLER_SAVE_REGS:194,194 EVEN_REG:194,194 GENERAL_REGS:194,194 VFP_D0_D7_REGS:1455,2565 VFP_LO_REGS:1455,2565 ALL_REGS:1455,2565 MEM:970,1710
  a2(r204,l0) costs: LO_REGS:0,0 HI_REGS:194,194 CALLER_SAVE_REGS:194,194 EVEN_REG:194,194 GENERAL_REGS:194,194 VFP_D0_D7_REGS:1455,3045 VFP_LO_REGS:1455,3045 ALL_REGS:1455,3045 MEM:970,2030
  a3(r203,l0) costs: LO_REGS:0,0 HI_REGS:194,194 CALLER_SAVE_REGS:194,194 EVEN_REG:194,194 GENERAL_REGS:194,194 VFP_D0_D7_REGS:1455,3735 VFP_LO_REGS:1455,3735 ALL_REGS:1455,3735 MEM:970,2490
  a4(r202,l0) costs: LO_REGS:0,0 HI_REGS:194,194 CALLER_SAVE_REGS:194,194 EVEN_REG:194,194 GENERAL_REGS:194,194 VFP_D0_D7_REGS:1455,4725 VFP_LO_REGS:1455,4725 ALL_REGS:1455,4725 MEM:970,3150
  a5(r201,l0) costs: LO_REGS:0,0 HI_REGS:194,194 CALLER_SAVE_REGS:194,194 EVEN_REG:194,194 GENERAL_REGS:194,194 VFP_D0_D7_REGS:1455,6120 VFP_LO_REGS:1455,6120 ALL_REGS:1455,6120 MEM:970,4080
  a6(r200,l0) costs: LO_REGS:0,0 HI_REGS:194,194 CALLER_SAVE_REGS:194,194 EVEN_REG:194,194 GENERAL_REGS:194,194 VFP_D0_D7_REGS:1455,19575 VFP_LO_REGS:1455,19575 ALL_REGS:1455,19575 MEM:970,13050
  a7(r198,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:1455,14805 VFP_LO_REGS:1455,14805 ALL_REGS:1455,14805 MEM:970,9870
  a8(r161,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:1455,16200 VFP_LO_REGS:1455,16200 ALL_REGS:1455,16200 MEM:970,10800
  a9(r153,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:1455,88230 VFP_LO_REGS:1455,88230 ALL_REGS:1455,88230 MEM:970,58820
  a10(r159,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:1650,81315 VFP_LO_REGS:1650,81315 ALL_REGS:1650,81315 MEM:1100,54210
  a11(r160,l0) costs: GENERAL_REGS:220,220 VFP_D0_D7_REGS:3300,30000 VFP_LO_REGS:3300,30000 ALL_REGS:3300,30000 MEM:2200,20000
  a12(r207,l0) costs: LO_REGS:220,220 HI_REGS:440,440 CALLER_SAVE_REGS:440,440 EVEN_REG:440,440 GENERAL_REGS:220,220 VFP_D0_D7_REGS:4950,4950 VFP_LO_REGS:4950,4950 ALL_REGS:3300,3300 MEM:3300,3300
  a13(r206,l0) costs: GENERAL_REGS:220,220 VFP_D0_D7_REGS:4950,4950 VFP_LO_REGS:4950,4950 ALL_REGS:3300,3300 MEM:3300,3300
  a14(r153,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:86775,86775 VFP_LO_REGS:86775,86775 ALL_REGS:86775,86775 MEM:57850,57850
  a15(r159,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:79665,79665 VFP_LO_REGS:79665,79665 ALL_REGS:79665,79665 MEM:53110,53110
  a16(r160,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:26700,26700 VFP_LO_REGS:26700,26700 ALL_REGS:26700,26700 MEM:17800,17800
  a17(r161,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:14745,14745 VFP_LO_REGS:14745,14745 ALL_REGS:14745,14745 MEM:9830,9830
  a18(r198,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:13350,13350 VFP_LO_REGS:13350,13350 ALL_REGS:13350,13350 MEM:8900,8900
  a19(r199,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:7350,7350 VFP_LO_REGS:7350,7350 ALL_REGS:7350,7350 MEM:4900,4900
  a20(r200,l1) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:18120,18120 VFP_LO_REGS:18120,18120 ALL_REGS:18120,18120 MEM:12080,12080
  a21(r201,l1) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:4665,4665 VFP_LO_REGS:4665,4665 ALL_REGS:4665,4665 MEM:3110,3110
  a22(r202,l1) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:3270,3270 VFP_LO_REGS:3270,3270 ALL_REGS:3270,3270 MEM:2180,2180
  a23(r203,l1) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:2280,2280 VFP_LO_REGS:2280,2280 ALL_REGS:2280,2280 MEM:1520,1520
  a24(r204,l1) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:1590,1590 VFP_LO_REGS:1590,1590 ALL_REGS:1590,1590 MEM:1060,1060
  a25(r205,l1) costs: LO_REGS:0,0 HI_REGS:0,0 CALLER_SAVE_REGS:0,0 EVEN_REG:0,0 GENERAL_REGS:0,0 VFP_D0_D7_REGS:1110,1110 VFP_LO_REGS:1110,1110 ALL_REGS:1110,1110 MEM:740,740
  a26(r147,l1) costs: LO_REGS:0,0 HI_REGS:890,890 CALLER_SAVE_REGS:890,890 EVEN_REG:890,890 GENERAL_REGS:890,890 VFP_D0_D7_REGS:13350,13350 VFP_LO_REGS:13350,13350 ALL_REGS:13350,13350 MEM:8900,8900
  a27(r146,l1) costs: LO_REGS:0,0 HI_REGS:890,890 CALLER_SAVE_REGS:890,890 EVEN_REG:890,890 GENERAL_REGS:890,890 VFP_D0_D7_REGS:13350,13350 VFP_LO_REGS:13350,13350 ALL_REGS:13350,13350 MEM:8900,8900
  a28(r131,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:26700,26700 VFP_LO_REGS:26700,26700 ALL_REGS:26700,26700 MEM:17800,17800
  a29(r145,l1) costs: LO_REGS:0,0 HI_REGS:890,890 CALLER_SAVE_REGS:890,890 EVEN_REG:890,890 GENERAL_REGS:890,890 VFP_D0_D7_REGS:13350,13350 VFP_LO_REGS:13350,13350 ALL_REGS:13350,13350 MEM:8900,8900
  a30(r143,l1) costs: LO_REGS:0,0 HI_REGS:890,890 CALLER_SAVE_REGS:890,890 EVEN_REG:890,890 GENERAL_REGS:890,890 VFP_D0_D7_REGS:13350,13350 VFP_LO_REGS:13350,13350 ALL_REGS:13350,13350 MEM:8900,8900
  a31(r113,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:33375,33375 VFP_LO_REGS:33375,33375 ALL_REGS:33375,33375 MEM:22250,22250
  a32(r142,l1) costs: LO_REGS:0,0 HI_REGS:890,890 CALLER_SAVE_REGS:890,890 EVEN_REG:890,890 GENERAL_REGS:890,890 VFP_D0_D7_REGS:13350,13350 VFP_LO_REGS:13350,13350 ALL_REGS:13350,13350 MEM:8900,8900
  a33(r140,l1) costs: LO_REGS:0,0 HI_REGS:890,890 CALLER_SAVE_REGS:890,890 EVEN_REG:890,890 GENERAL_REGS:890,890 VFP_D0_D7_REGS:13350,13350 VFP_LO_REGS:13350,13350 ALL_REGS:13350,13350 MEM:8900,8900
  a34(r154,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:20025,20025 VFP_LO_REGS:20025,20025 ALL_REGS:20025,20025 MEM:13350,13350
  a35(r139,l1) costs: LO_REGS:0,0 HI_REGS:890,890 CALLER_SAVE_REGS:890,890 EVEN_REG:890,890 GENERAL_REGS:890,890 VFP_D0_D7_REGS:13350,13350 VFP_LO_REGS:13350,13350 ALL_REGS:13350,13350 MEM:8900,8900
  a36(r134,l1) costs: LO_REGS:0,0 HI_REGS:890,890 CALLER_SAVE_REGS:890,890 EVEN_REG:890,890 GENERAL_REGS:890,890 VFP_D0_D7_REGS:13350,13350 VFP_LO_REGS:13350,13350 ALL_REGS:13350,13350 MEM:8900,8900
  a37(r193,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:13350,13350 VFP_LO_REGS:13350,13350 ALL_REGS:13350,13350 MEM:8900,8900
  a38(r192,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:13350,13350 VFP_LO_REGS:13350,13350 ALL_REGS:13350,13350 MEM:8900,8900
  a39(r191,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:13350,13350 VFP_LO_REGS:13350,13350 ALL_REGS:13350,13350 MEM:8900,8900
  a40(r189,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:13350,13350 VFP_LO_REGS:13350,13350 ALL_REGS:13350,13350 MEM:8900,8900
  a41(r132,l1) costs: LO_REGS:0,0 HI_REGS:890,890 CALLER_SAVE_REGS:890,890 EVEN_REG:890,890 GENERAL_REGS:890,890 VFP_D0_D7_REGS:13350,13350 VFP_LO_REGS:13350,13350 ALL_REGS:13350,13350 MEM:8900,8900
  a42(r130,l1) costs: LO_REGS:0,0 HI_REGS:890,890 CALLER_SAVE_REGS:890,890 EVEN_REG:890,890 GENERAL_REGS:890,890 VFP_D0_D7_REGS:13350,13350 VFP_LO_REGS:13350,13350 ALL_REGS:13350,13350 MEM:8900,8900
  a43(r187,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:13350,13350 VFP_LO_REGS:13350,13350 ALL_REGS:13350,13350 MEM:8900,8900
  a44(r157,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:31230,31230 VFP_LO_REGS:31230,31230 ALL_REGS:31230,31230 MEM:20820,20820
  a45(r129,l1) costs: LO_REGS:0,0 HI_REGS:302,302 CALLER_SAVE_REGS:302,302 EVEN_REG:302,302 GENERAL_REGS:302,302 VFP_D0_D7_REGS:4530,4530 VFP_LO_REGS:4530,4530 ALL_REGS:4530,4530 MEM:3020,3020
  a46(r127,l1) costs: LO_REGS:0,0 HI_REGS:302,302 CALLER_SAVE_REGS:302,302 EVEN_REG:302,302 GENERAL_REGS:302,302 VFP_D0_D7_REGS:4530,4530 VFP_LO_REGS:4530,4530 ALL_REGS:4530,4530 MEM:3020,3020
  a47(r117,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:15615,15615 VFP_LO_REGS:15615,15615 ALL_REGS:15615,15615 MEM:10410,10410
  a48(r126,l1) costs: LO_REGS:0,0 HI_REGS:302,302 CALLER_SAVE_REGS:302,302 EVEN_REG:302,302 GENERAL_REGS:302,302 VFP_D0_D7_REGS:4530,4530 VFP_LO_REGS:4530,4530 ALL_REGS:4530,4530 MEM:3020,3020
  a49(r125,l1) costs: LO_REGS:0,0 HI_REGS:302,302 CALLER_SAVE_REGS:302,302 EVEN_REG:302,302 GENERAL_REGS:302,302 VFP_D0_D7_REGS:4530,4530 VFP_LO_REGS:4530,4530 ALL_REGS:4530,4530 MEM:3020,3020
  a50(r150,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:22410,22410 VFP_LO_REGS:22410,22410 ALL_REGS:22410,22410 MEM:14940,14940
  a51(r124,l1) costs: LO_REGS:0,0 HI_REGS:302,302 CALLER_SAVE_REGS:302,302 EVEN_REG:302,302 GENERAL_REGS:302,302 VFP_D0_D7_REGS:4530,4530 VFP_LO_REGS:4530,4530 ALL_REGS:4530,4530 MEM:3020,3020
  a52(r123,l1) costs: LO_REGS:0,0 HI_REGS:302,302 CALLER_SAVE_REGS:302,302 EVEN_REG:302,302 GENERAL_REGS:302,302 VFP_D0_D7_REGS:4530,4530 VFP_LO_REGS:4530,4530 ALL_REGS:4530,4530 MEM:3020,3020
  a53(r122,l1) costs: LO_REGS:0,0 HI_REGS:302,302 CALLER_SAVE_REGS:302,302 EVEN_REG:302,302 GENERAL_REGS:302,302 VFP_D0_D7_REGS:4530,4530 VFP_LO_REGS:4530,4530 ALL_REGS:4530,4530 MEM:3020,3020
  a54(r121,l1) costs: LO_REGS:0,0 HI_REGS:302,302 CALLER_SAVE_REGS:302,302 EVEN_REG:302,302 GENERAL_REGS:302,302 VFP_D0_D7_REGS:4530,4530 VFP_LO_REGS:4530,4530 ALL_REGS:4530,4530 MEM:3020,3020
  a55(r120,l1) costs: LO_REGS:0,0 HI_REGS:302,302 CALLER_SAVE_REGS:302,302 EVEN_REG:302,302 GENERAL_REGS:302,302 VFP_D0_D7_REGS:4530,4530 VFP_LO_REGS:4530,4530 ALL_REGS:4530,4530 MEM:3020,3020
  a56(r118,l1) costs: LO_REGS:0,0 HI_REGS:302,302 CALLER_SAVE_REGS:302,302 EVEN_REG:302,302 GENERAL_REGS:302,302 VFP_D0_D7_REGS:4530,4530 VFP_LO_REGS:4530,4530 ALL_REGS:4530,4530 MEM:3020,3020
  a57(r158,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:13305,13305 VFP_LO_REGS:13305,13305 ALL_REGS:13305,13305 MEM:8870,8870
  a58(r152,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:13350,13350 VFP_LO_REGS:13350,13350 ALL_REGS:13350,13350 MEM:8900,8900
  a59(r116,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:17985,17985 VFP_LO_REGS:17985,17985 ALL_REGS:17985,17985 MEM:11990,11990
  a60(r177,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:660,660 VFP_LO_REGS:660,660 ALL_REGS:660,660 MEM:440,440
  a61(r176,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:1560,1560 VFP_LO_REGS:1560,1560 ALL_REGS:1560,1560 MEM:1040,1040
  a62(r174,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:960,960 VFP_LO_REGS:960,960 ALL_REGS:960,960 MEM:640,640
  a63(r170,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:1950,1950 VFP_LO_REGS:1950,1950 ALL_REGS:1950,1950 MEM:1300,1300
  a64(r151,l1) costs: LO_REGS:0,0 HI_REGS:890,890 CALLER_SAVE_REGS:890,890 EVEN_REG:890,890 GENERAL_REGS:890,890 VFP_D0_D7_REGS:13350,13350 VFP_LO_REGS:13350,13350 ALL_REGS:13350,13350 MEM:8900,8900
  a65(r165,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:13350,13350 VFP_LO_REGS:13350,13350 ALL_REGS:13350,13350 MEM:8900,8900
  a66(r163,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:13350,13350 VFP_LO_REGS:13350,13350 ALL_REGS:13350,13350 MEM:8900,8900

   Insn 147(l0): point = 1
   Insn 93(l0): point = 3
   Insn 83(l0): point = 5
   Insn 73(l0): point = 7
   Insn 63(l0): point = 9
   Insn 53(l0): point = 11
   Insn 111(l0): point = 13
   Insn 45(l0): point = 15
   Insn 27(l0): point = 17
   Insn 5(l0): point = 19
   Insn 19(l0): point = 22
   Insn 18(l0): point = 24
   Insn 2(l0): point = 26
   Insn 223(l0): point = 28
   Insn 222(l0): point = 30
   Insn 33(l1): point = 33
   Insn 32(l1): point = 35
   Insn 28(l1): point = 37
   Insn 185(l1): point = 40
   Insn 184(l1): point = 42
   Insn 180(l1): point = 44
   Insn 176(l1): point = 47
   Insn 175(l1): point = 49
   Insn 174(l1): point = 51
   Insn 172(l1): point = 53
   Insn 171(l1): point = 55
   Insn 169(l1): point = 57
   Insn 167(l1): point = 59
   Insn 166(l1): point = 61
   Insn 164(l1): point = 63
   Insn 162(l1): point = 65
   Insn 161(l1): point = 67
   Insn 155(l1): point = 69
   Insn 159(l1): point = 71
   Insn 157(l1): point = 73
   Insn 156(l1): point = 75
   Insn 154(l1): point = 77
   Insn 152(l1): point = 79
   Insn 150(l1): point = 81
   Insn 149(l1): point = 83
   Insn 148(l1): point = 85
   Insn 146(l1): point = 87
   Insn 145(l1): point = 89
   Insn 141(l1): point = 92
   Insn 140(l1): point = 94
   Insn 138(l1): point = 96
   Insn 134(l1): point = 98
   Insn 132(l1): point = 100
   Insn 131(l1): point = 102
   Insn 128(l1): point = 104
   Insn 126(l1): point = 106
   Insn 125(l1): point = 108
   Insn 122(l1): point = 110
   Insn 120(l1): point = 112
   Insn 119(l1): point = 114
   Insn 116(l1): point = 116
   Insn 114(l1): point = 118
   Insn 112(l1): point = 120
   Insn 108(l1): point = 123
   Insn 107(l1): point = 125
   Insn 6(l1): point = 128
   Insn 227(l1): point = 131
   Insn 68(l1): point = 133
   Insn 67(l1): point = 135
   Insn 231(l1): point = 138
   Insn 88(l1): point = 140
   Insn 87(l1): point = 142
   Insn 233(l1): point = 145
   Insn 98(l1): point = 147
   Insn 97(l1): point = 149
   Insn 225(l1): point = 152
   Insn 58(l1): point = 154
   Insn 229(l1): point = 157
   Insn 78(l1): point = 159
   Insn 235(l1): point = 162
   Insn 104(l1): point = 164
   Insn 103(l1): point = 166
   Insn 95(l1): point = 169
   Insn 94(l1): point = 171
   Insn 85(l1): point = 174
   Insn 84(l1): point = 176
   Insn 75(l1): point = 179
   Insn 74(l1): point = 181
   Insn 65(l1): point = 184
   Insn 64(l1): point = 186
   Insn 55(l1): point = 189
   Insn 54(l1): point = 191
   Insn 51(l1): point = 194
   Insn 50(l1): point = 196
   Insn 47(l1): point = 198
   Insn 46(l1): point = 200
   Insn 40(l1): point = 202
   Insn 44(l1): point = 204
   Insn 43(l1): point = 206
   Insn 238(l1): point = 208
   Insn 237(l1): point = 210
   Insn 37(l1): point = 212
 a0(r199): [1..1]
 a1(r205): [1..3]
 a2(r204): [1..5]
 a3(r203): [1..7]
 a4(r202): [1..9]
 a5(r201): [1..11]
 a6(r200): [1..13]
 a7(r198): [1..15]
 a8(r161): [1..17]
 a9(r153): [1..19]
 a10(r159): [1..26]
 a11(r160): [1..24]
 a12(r207): [25..28]
 a13(r206): [27..30]
 a14(r153): [33..214]
 a15(r159): [33..214]
 a16(r160): [33..214]
 a17(r161): [33..214]
 a18(r198): [33..214]
 a19(r199): [33..214]
 a20(r200): [33..214]
 a21(r201): [33..214]
 a22(r202): [33..214]
 a23(r203): [33..214]
 a24(r204): [33..214]
 a25(r205): [33..214]
 a26(r147): [48..49]
 a27(r146): [50..51]
 a28(r131): [50..85]
 a29(r145): [54..55]
 a30(r143): [56..57]
 a31(r113): [56..214] [33..37]
 a32(r142): [60..61]
 a33(r140): [62..63]
 a34(r154): [66..77]
 a35(r139): [66..67]
 a36(r134): [68..69]
 a37(r193): [68..71]
 a38(r192): [72..73]
 a39(r191): [74..75]
 a40(r189): [78..79]
 a41(r132): [82..83]
 a42(r130): [84..89]
 a43(r187): [86..87]
 a44(r157): [93..210]
 a45(r129): [93..94]
 a46(r127): [95..96]
 a47(r117): [95..200]
 a48(r126): [99..100]
 a49(r125): [101..102]
 a50(r150): [101..214] [33..35]
 a51(r124): [105..106]
 a52(r123): [107..108]
 a53(r122): [111..112]
 a54(r121): [113..114]
 a55(r120): [117..118]
 a56(r118): [119..120]
 a57(r158): [162..164] [157..159] [152..154] [145..147] [138..140] [131..133] [126..128]
 a58(r152): [126..198]
 a59(r116): [165..204] [160..161] [155..156] [148..151] [141..144] [134..137]
 a60(r177): [165..166]
 a61(r176): [148..149]
 a62(r174): [141..142]
 a63(r170): [134..135]
 a64(r151): [199..202]
 a65(r165): [205..206]
 a66(r163): [211..212]
Compressing live ranges: from 215 to 88 - 40%
Ranges after the compression:
 a0(r199): [0..0]
 a1(r205): [0..1]
 a2(r204): [0..1]
 a3(r203): [0..1]
 a4(r202): [0..1]
 a5(r201): [0..1]
 a6(r200): [0..1]
 a7(r198): [0..1]
 a8(r161): [0..1]
 a9(r153): [0..1]
 a10(r159): [0..3]
 a11(r160): [0..1]
 a12(r207): [2..5]
 a13(r206): [4..5]
 a14(r153): [6..87]
 a15(r159): [6..87]
 a16(r160): [6..87]
 a17(r161): [6..87]
 a18(r198): [6..87]
 a19(r199): [6..87]
 a20(r200): [6..87]
 a21(r201): [6..87]
 a22(r202): [6..87]
 a23(r203): [6..87]
 a24(r204): [6..87]
 a25(r205): [6..87]
 a26(r147): [8..9]
 a27(r146): [10..11]
 a28(r131): [10..33]
 a29(r145): [12..13]
 a30(r143): [14..15]
 a31(r113): [14..87] [6..7]
 a32(r142): [16..17]
 a33(r140): [18..19]
 a34(r154): [20..27]
 a35(r139): [20..21]
 a36(r134): [22..23]
 a37(r193): [22..23]
 a38(r192): [24..25]
 a39(r191): [26..27]
 a40(r189): [28..29]
 a41(r132): [30..31]
 a42(r130): [32..35]
 a43(r187): [34..35]
 a44(r157): [36..85]
 a45(r129): [36..37]
 a46(r127): [38..39]
 a47(r117): [38..83]
 a48(r126): [40..41]
 a49(r125): [42..43]
 a50(r150): [42..87] [6..7]
 a51(r124): [44..45]
 a52(r123): [46..47]
 a53(r122): [48..49]
 a54(r121): [50..51]
 a55(r120): [52..53]
 a56(r118): [54..55]
 a57(r158): [78..79] [74..75] [70..71] [66..67] [62..63] [56..59]
 a58(r152): [56..81]
 a59(r116): [80..83] [76..77] [72..73] [68..69] [64..65] [60..61]
 a60(r177): [80..81]
 a61(r176): [68..69]
 a62(r174): [64..65]
 a63(r170): [60..61]
 a64(r151): [82..83]
 a65(r165): [84..85]
 a66(r163): [86..87]
    Creating cap  a67(r147,l0: a26(r147,l1))
    Creating cap  a68(r146,l0: a27(r146,l1))
    Creating cap  a69(r131,l0: a28(r131,l1))
    Creating cap  a70(r145,l0: a29(r145,l1))
    Creating cap  a71(r143,l0: a30(r143,l1))
    Creating cap  a72(r113,l0: a31(r113,l1))
    Creating cap  a73(r142,l0: a32(r142,l1))
    Creating cap  a74(r140,l0: a33(r140,l1))
    Creating cap  a75(r154,l0: a34(r154,l1))
    Creating cap  a76(r139,l0: a35(r139,l1))
    Creating cap  a77(r134,l0: a36(r134,l1))
    Creating cap  a78(r193,l0: a37(r193,l1))
    Creating cap  a79(r192,l0: a38(r192,l1))
    Creating cap  a80(r191,l0: a39(r191,l1))
    Creating cap  a81(r189,l0: a40(r189,l1))
    Creating cap  a82(r132,l0: a41(r132,l1))
    Creating cap  a83(r130,l0: a42(r130,l1))
    Creating cap  a84(r187,l0: a43(r187,l1))
    Creating cap  a85(r157,l0: a44(r157,l1))
    Creating cap  a86(r129,l0: a45(r129,l1))
    Creating cap  a87(r127,l0: a46(r127,l1))
    Creating cap  a88(r117,l0: a47(r117,l1))
    Creating cap  a89(r126,l0: a48(r126,l1))
    Creating cap  a90(r125,l0: a49(r125,l1))
    Creating cap  a91(r150,l0: a50(r150,l1))
    Creating cap  a92(r124,l0: a51(r124,l1))
    Creating cap  a93(r123,l0: a52(r123,l1))
    Creating cap  a94(r122,l0: a53(r122,l1))
    Creating cap  a95(r121,l0: a54(r121,l1))
    Creating cap  a96(r120,l0: a55(r120,l1))
    Creating cap  a97(r118,l0: a56(r118,l1))
    Creating cap  a98(r158,l0: a57(r158,l1))
    Creating cap  a99(r152,l0: a58(r152,l1))
    Creating cap  a100(r116,l0: a59(r116,l1))
    Creating cap  a101(r177,l0: a60(r177,l1))
    Creating cap  a102(r176,l0: a61(r176,l1))
    Creating cap  a103(r174,l0: a62(r174,l1))
    Creating cap  a104(r170,l0: a63(r170,l1))
    Creating cap  a105(r151,l0: a64(r151,l1))
    Creating cap  a106(r165,l0: a65(r165,l1))
    Creating cap  a107(r163,l0: a66(r163,l1))
+++Allocating 1440 bytes for conflict table (uncompressed size 1728)
;; a0(r199,l0) conflicts: a1(r205,l0) a2(r204,l0) a3(r203,l0) a4(r202,l0) a5(r201,l0) a6(r200,l0) a7(r198,l0) a8(r161,l0) a9(r153,l0) a10(r159,l0) a11(r160,l0) a72(r113,l0) a91(r150,l0) a67(r147,l0) a68(r146,l0) a69(r131,l0) a70(r145,l0) a71(r143,l0) a73(r142,l0) a74(r140,l0) a76(r139,l0) a75(r154,l0) a77(r134,l0) a78(r193,l0) a79(r192,l0) a80(r191,l0) a81(r189,l0) a82(r132,l0) a83(r130,l0) a84(r187,l0) a86(r129,l0) a85(r157,l0) a87(r127,l0) a88(r117,l0) a89(r126,l0) a90(r125,l0) a92(r124,l0) a93(r123,l0) a94(r122,l0) a95(r121,l0) a96(r120,l0) a97(r118,l0) a98(r158,l0) a99(r152,l0) a104(r170,l0) a100(r116,l0) a103(r174,l0) a102(r176,l0) a101(r177,l0) a105(r151,l0) a106(r165,l0) a107(r163,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r205,l0) conflicts: a0(r199,l0) a2(r204,l0) a3(r203,l0) a4(r202,l0) a5(r201,l0) a6(r200,l0) a7(r198,l0) a8(r161,l0) a9(r153,l0) a10(r159,l0) a11(r160,l0) a72(r113,l0) a91(r150,l0) a67(r147,l0) a68(r146,l0) a69(r131,l0) a70(r145,l0) a71(r143,l0) a73(r142,l0) a74(r140,l0) a76(r139,l0) a75(r154,l0) a77(r134,l0) a78(r193,l0) a79(r192,l0) a80(r191,l0) a81(r189,l0) a82(r132,l0) a83(r130,l0) a84(r187,l0) a86(r129,l0) a85(r157,l0) a87(r127,l0) a88(r117,l0) a89(r126,l0) a90(r125,l0) a92(r124,l0) a93(r123,l0) a94(r122,l0) a95(r121,l0) a96(r120,l0) a97(r118,l0) a98(r158,l0) a99(r152,l0) a104(r170,l0) a100(r116,l0) a103(r174,l0) a102(r176,l0) a101(r177,l0) a105(r151,l0) a106(r165,l0) a107(r163,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r204,l0) conflicts: a0(r199,l0) a1(r205,l0) a3(r203,l0) a4(r202,l0) a5(r201,l0) a6(r200,l0) a7(r198,l0) a8(r161,l0) a9(r153,l0) a10(r159,l0) a11(r160,l0) a72(r113,l0) a91(r150,l0) a67(r147,l0) a68(r146,l0) a69(r131,l0) a70(r145,l0) a71(r143,l0) a73(r142,l0) a74(r140,l0) a76(r139,l0) a75(r154,l0) a77(r134,l0) a78(r193,l0) a79(r192,l0) a80(r191,l0) a81(r189,l0) a82(r132,l0) a83(r130,l0) a84(r187,l0) a86(r129,l0) a85(r157,l0) a87(r127,l0) a88(r117,l0) a89(r126,l0) a90(r125,l0) a92(r124,l0) a93(r123,l0) a94(r122,l0) a95(r121,l0) a96(r120,l0) a97(r118,l0) a98(r158,l0) a99(r152,l0) a104(r170,l0) a100(r116,l0) a103(r174,l0) a102(r176,l0) a101(r177,l0) a105(r151,l0) a106(r165,l0) a107(r163,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r203,l0) conflicts: a0(r199,l0) a1(r205,l0) a2(r204,l0) a4(r202,l0) a5(r201,l0) a6(r200,l0) a7(r198,l0) a8(r161,l0) a9(r153,l0) a10(r159,l0) a11(r160,l0) a72(r113,l0) a91(r150,l0) a67(r147,l0) a68(r146,l0) a69(r131,l0) a70(r145,l0) a71(r143,l0) a73(r142,l0) a74(r140,l0) a76(r139,l0) a75(r154,l0) a77(r134,l0) a78(r193,l0) a79(r192,l0) a80(r191,l0) a81(r189,l0) a82(r132,l0) a83(r130,l0) a84(r187,l0) a86(r129,l0) a85(r157,l0) a87(r127,l0) a88(r117,l0) a89(r126,l0) a90(r125,l0) a92(r124,l0) a93(r123,l0) a94(r122,l0) a95(r121,l0) a96(r120,l0) a97(r118,l0) a98(r158,l0) a99(r152,l0) a104(r170,l0) a100(r116,l0) a103(r174,l0) a102(r176,l0) a101(r177,l0) a105(r151,l0) a106(r165,l0) a107(r163,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a4(r202,l0) conflicts: a0(r199,l0) a1(r205,l0) a2(r204,l0) a3(r203,l0) a5(r201,l0) a6(r200,l0) a7(r198,l0) a8(r161,l0) a9(r153,l0) a10(r159,l0) a11(r160,l0) a72(r113,l0) a91(r150,l0) a67(r147,l0) a68(r146,l0) a69(r131,l0) a70(r145,l0) a71(r143,l0) a73(r142,l0) a74(r140,l0) a76(r139,l0) a75(r154,l0) a77(r134,l0) a78(r193,l0) a79(r192,l0) a80(r191,l0) a81(r189,l0) a82(r132,l0) a83(r130,l0) a84(r187,l0) a86(r129,l0) a85(r157,l0) a87(r127,l0) a88(r117,l0) a89(r126,l0) a90(r125,l0) a92(r124,l0) a93(r123,l0) a94(r122,l0) a95(r121,l0) a96(r120,l0) a97(r118,l0) a98(r158,l0) a99(r152,l0) a104(r170,l0) a100(r116,l0) a103(r174,l0) a102(r176,l0) a101(r177,l0) a105(r151,l0) a106(r165,l0) a107(r163,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a5(r201,l0) conflicts: a0(r199,l0) a1(r205,l0) a2(r204,l0) a3(r203,l0) a4(r202,l0) a6(r200,l0) a7(r198,l0) a8(r161,l0) a9(r153,l0) a10(r159,l0) a11(r160,l0) a72(r113,l0) a91(r150,l0) a67(r147,l0) a68(r146,l0) a69(r131,l0) a70(r145,l0) a71(r143,l0) a73(r142,l0) a74(r140,l0) a76(r139,l0) a75(r154,l0) a77(r134,l0) a78(r193,l0) a79(r192,l0) a80(r191,l0) a81(r189,l0) a82(r132,l0) a83(r130,l0) a84(r187,l0) a86(r129,l0) a85(r157,l0) a87(r127,l0) a88(r117,l0) a89(r126,l0) a90(r125,l0) a92(r124,l0) a93(r123,l0) a94(r122,l0) a95(r121,l0) a96(r120,l0) a97(r118,l0) a98(r158,l0) a99(r152,l0) a104(r170,l0) a100(r116,l0) a103(r174,l0) a102(r176,l0) a101(r177,l0) a105(r151,l0) a106(r165,l0) a107(r163,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a6(r200,l0) conflicts: a0(r199,l0) a1(r205,l0) a2(r204,l0) a3(r203,l0) a4(r202,l0) a5(r201,l0) a7(r198,l0) a8(r161,l0) a9(r153,l0) a10(r159,l0) a11(r160,l0) a72(r113,l0) a91(r150,l0) a67(r147,l0) a68(r146,l0) a69(r131,l0) a70(r145,l0) a71(r143,l0) a73(r142,l0) a74(r140,l0) a76(r139,l0) a75(r154,l0) a77(r134,l0) a78(r193,l0) a79(r192,l0) a80(r191,l0) a81(r189,l0) a82(r132,l0) a83(r130,l0) a84(r187,l0) a86(r129,l0) a85(r157,l0) a87(r127,l0) a88(r117,l0) a89(r126,l0) a90(r125,l0) a92(r124,l0) a93(r123,l0) a94(r122,l0) a95(r121,l0) a96(r120,l0) a97(r118,l0) a98(r158,l0) a99(r152,l0) a104(r170,l0) a100(r116,l0) a103(r174,l0) a102(r176,l0) a101(r177,l0) a105(r151,l0) a106(r165,l0) a107(r163,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a7(r198,l0) conflicts: a0(r199,l0) a1(r205,l0) a2(r204,l0) a3(r203,l0) a4(r202,l0) a5(r201,l0) a6(r200,l0) a8(r161,l0) a9(r153,l0) a10(r159,l0) a11(r160,l0) a72(r113,l0) a91(r150,l0) a67(r147,l0) a68(r146,l0) a69(r131,l0) a70(r145,l0) a71(r143,l0) a73(r142,l0) a74(r140,l0) a76(r139,l0) a75(r154,l0) a77(r134,l0) a78(r193,l0) a79(r192,l0) a80(r191,l0) a81(r189,l0) a82(r132,l0) a83(r130,l0) a84(r187,l0) a86(r129,l0) a85(r157,l0) a87(r127,l0) a88(r117,l0) a89(r126,l0) a90(r125,l0) a92(r124,l0) a93(r123,l0) a94(r122,l0) a95(r121,l0) a96(r120,l0) a97(r118,l0) a98(r158,l0) a99(r152,l0) a104(r170,l0) a100(r116,l0) a103(r174,l0) a102(r176,l0) a101(r177,l0) a105(r151,l0) a106(r165,l0) a107(r163,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a8(r161,l0) conflicts: a0(r199,l0) a1(r205,l0) a2(r204,l0) a3(r203,l0) a4(r202,l0) a5(r201,l0) a6(r200,l0) a7(r198,l0) a9(r153,l0) a10(r159,l0) a11(r160,l0) a72(r113,l0) a91(r150,l0) a67(r147,l0) a68(r146,l0) a69(r131,l0) a70(r145,l0) a71(r143,l0) a73(r142,l0) a74(r140,l0) a76(r139,l0) a75(r154,l0) a77(r134,l0) a78(r193,l0) a79(r192,l0) a80(r191,l0) a81(r189,l0) a82(r132,l0) a83(r130,l0) a84(r187,l0) a86(r129,l0) a85(r157,l0) a87(r127,l0) a88(r117,l0) a89(r126,l0) a90(r125,l0) a92(r124,l0) a93(r123,l0) a94(r122,l0) a95(r121,l0) a96(r120,l0) a97(r118,l0) a98(r158,l0) a99(r152,l0) a104(r170,l0) a100(r116,l0) a103(r174,l0) a102(r176,l0) a101(r177,l0) a105(r151,l0) a106(r165,l0) a107(r163,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a9(r153,l0) conflicts: a0(r199,l0) a1(r205,l0) a2(r204,l0) a3(r203,l0) a4(r202,l0) a5(r201,l0) a6(r200,l0) a7(r198,l0) a8(r161,l0) a10(r159,l0) a11(r160,l0) a72(r113,l0) a91(r150,l0) a67(r147,l0) a68(r146,l0) a69(r131,l0) a70(r145,l0) a71(r143,l0) a73(r142,l0) a74(r140,l0) a76(r139,l0) a75(r154,l0) a77(r134,l0) a78(r193,l0) a79(r192,l0) a80(r191,l0) a81(r189,l0) a82(r132,l0) a83(r130,l0) a84(r187,l0) a86(r129,l0) a85(r157,l0) a87(r127,l0) a88(r117,l0) a89(r126,l0) a90(r125,l0) a92(r124,l0) a93(r123,l0) a94(r122,l0) a95(r121,l0) a96(r120,l0) a97(r118,l0) a98(r158,l0) a99(r152,l0) a104(r170,l0) a100(r116,l0) a103(r174,l0) a102(r176,l0) a101(r177,l0) a105(r151,l0) a106(r165,l0) a107(r163,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a10(r159,l0) conflicts: a0(r199,l0) a1(r205,l0) a2(r204,l0) a3(r203,l0) a4(r202,l0) a5(r201,l0) a6(r200,l0) a7(r198,l0) a8(r161,l0) a9(r153,l0) a11(r160,l0) a12(r207,l0) a72(r113,l0) a91(r150,l0) a67(r147,l0) a68(r146,l0) a69(r131,l0) a70(r145,l0) a71(r143,l0) a73(r142,l0) a74(r140,l0) a76(r139,l0) a75(r154,l0) a77(r134,l0) a78(r193,l0) a79(r192,l0) a80(r191,l0) a81(r189,l0) a82(r132,l0) a83(r130,l0) a84(r187,l0) a86(r129,l0) a85(r157,l0) a87(r127,l0) a88(r117,l0) a89(r126,l0) a90(r125,l0) a92(r124,l0) a93(r123,l0) a94(r122,l0) a95(r121,l0) a96(r120,l0) a97(r118,l0) a98(r158,l0) a99(r152,l0) a104(r170,l0) a100(r116,l0) a103(r174,l0) a102(r176,l0) a101(r177,l0) a105(r151,l0) a106(r165,l0) a107(r163,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a11(r160,l0) conflicts: a0(r199,l0) a1(r205,l0) a2(r204,l0) a3(r203,l0) a4(r202,l0) a5(r201,l0) a6(r200,l0) a7(r198,l0) a8(r161,l0) a9(r153,l0) a10(r159,l0) a72(r113,l0) a91(r150,l0) a67(r147,l0) a68(r146,l0) a69(r131,l0) a70(r145,l0) a71(r143,l0) a73(r142,l0) a74(r140,l0) a76(r139,l0) a75(r154,l0) a77(r134,l0) a78(r193,l0) a79(r192,l0) a80(r191,l0) a81(r189,l0) a82(r132,l0) a83(r130,l0) a84(r187,l0) a86(r129,l0) a85(r157,l0) a87(r127,l0) a88(r117,l0) a89(r126,l0) a90(r125,l0) a92(r124,l0) a93(r123,l0) a94(r122,l0) a95(r121,l0) a96(r120,l0) a97(r118,l0) a98(r158,l0) a99(r152,l0) a104(r170,l0) a100(r116,l0) a103(r174,l0) a102(r176,l0) a101(r177,l0) a105(r151,l0) a106(r165,l0) a107(r163,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a12(r207,l0) conflicts: a10(r159,l0) a13(r206,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a13(r206,l0) conflicts: a12(r207,l0)
;;     total conflict hard regs: 1
;;     conflict hard regs: 1

;; a14(r153,l1) conflicts: a15(r159,l1) a16(r160,l1) a17(r161,l1) a18(r198,l1) a19(r199,l1) a20(r200,l1) a21(r201,l1) a22(r202,l1) a23(r203,l1) a24(r204,l1) a25(r205,l1) a31(r113,l1) a50(r150,l1) a26(r147,l1) a27(r146,l1) a28(r131,l1) a29(r145,l1) a30(r143,l1) a32(r142,l1) a33(r140,l1) a35(r139,l1) a34(r154,l1) a36(r134,l1) a37(r193,l1) a38(r192,l1) a39(r191,l1) a40(r189,l1) a41(r132,l1) a42(r130,l1) a43(r187,l1) a45(r129,l1) a44(r157,l1) a46(r127,l1) a47(r117,l1) a48(r126,l1) a49(r125,l1) a51(r124,l1) a52(r123,l1) a53(r122,l1) a54(r121,l1) a55(r120,l1) a56(r118,l1) a57(r158,l1) a58(r152,l1) a63(r170,l1) a59(r116,l1) a62(r174,l1) a61(r176,l1) a60(r177,l1) a64(r151,l1) a65(r165,l1) a66(r163,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a15(r159,l1) conflicts: a14(r153,l1) a16(r160,l1) a17(r161,l1) a18(r198,l1) a19(r199,l1) a20(r200,l1) a21(r201,l1) a22(r202,l1) a23(r203,l1) a24(r204,l1) a25(r205,l1) a31(r113,l1) a50(r150,l1) a26(r147,l1) a27(r146,l1) a28(r131,l1) a29(r145,l1) a30(r143,l1) a32(r142,l1) a33(r140,l1) a35(r139,l1) a34(r154,l1) a36(r134,l1) a37(r193,l1) a38(r192,l1) a39(r191,l1) a40(r189,l1) a41(r132,l1) a42(r130,l1) a43(r187,l1) a45(r129,l1) a44(r157,l1) a46(r127,l1) a47(r117,l1) a48(r126,l1) a49(r125,l1) a51(r124,l1) a52(r123,l1) a53(r122,l1) a54(r121,l1) a55(r120,l1) a56(r118,l1) a57(r158,l1) a58(r152,l1) a63(r170,l1) a59(r116,l1) a62(r174,l1) a61(r176,l1) a60(r177,l1) a64(r151,l1) a65(r165,l1) a66(r163,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a16(r160,l1) conflicts: a14(r153,l1) a15(r159,l1) a17(r161,l1) a18(r198,l1) a19(r199,l1) a20(r200,l1) a21(r201,l1) a22(r202,l1) a23(r203,l1) a24(r204,l1) a25(r205,l1) a31(r113,l1) a50(r150,l1) a26(r147,l1) a27(r146,l1) a28(r131,l1) a29(r145,l1) a30(r143,l1) a32(r142,l1) a33(r140,l1) a35(r139,l1) a34(r154,l1) a36(r134,l1) a37(r193,l1) a38(r192,l1) a39(r191,l1) a40(r189,l1) a41(r132,l1) a42(r130,l1) a43(r187,l1) a45(r129,l1) a44(r157,l1) a46(r127,l1) a47(r117,l1) a48(r126,l1) a49(r125,l1) a51(r124,l1) a52(r123,l1) a53(r122,l1) a54(r121,l1) a55(r120,l1) a56(r118,l1) a57(r158,l1) a58(r152,l1) a63(r170,l1) a59(r116,l1) a62(r174,l1) a61(r176,l1) a60(r177,l1) a64(r151,l1) a65(r165,l1) a66(r163,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a17(r161,l1) conflicts: a14(r153,l1) a15(r159,l1) a16(r160,l1) a18(r198,l1) a19(r199,l1) a20(r200,l1) a21(r201,l1) a22(r202,l1) a23(r203,l1) a24(r204,l1) a25(r205,l1) a31(r113,l1) a50(r150,l1) a26(r147,l1) a27(r146,l1) a28(r131,l1) a29(r145,l1) a30(r143,l1) a32(r142,l1) a33(r140,l1) a35(r139,l1) a34(r154,l1) a36(r134,l1) a37(r193,l1) a38(r192,l1) a39(r191,l1) a40(r189,l1) a41(r132,l1) a42(r130,l1) a43(r187,l1) a45(r129,l1) a44(r157,l1) a46(r127,l1) a47(r117,l1) a48(r126,l1) a49(r125,l1) a51(r124,l1) a52(r123,l1) a53(r122,l1) a54(r121,l1) a55(r120,l1) a56(r118,l1) a57(r158,l1) a58(r152,l1) a63(r170,l1) a59(r116,l1) a62(r174,l1) a61(r176,l1) a60(r177,l1) a64(r151,l1) a65(r165,l1) a66(r163,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a18(r198,l1) conflicts: a14(r153,l1) a15(r159,l1) a16(r160,l1) a17(r161,l1) a19(r199,l1) a20(r200,l1) a21(r201,l1) a22(r202,l1) a23(r203,l1) a24(r204,l1) a25(r205,l1) a31(r113,l1) a50(r150,l1) a26(r147,l1) a27(r146,l1) a28(r131,l1) a29(r145,l1) a30(r143,l1) a32(r142,l1) a33(r140,l1) a35(r139,l1) a34(r154,l1) a36(r134,l1) a37(r193,l1) a38(r192,l1) a39(r191,l1) a40(r189,l1) a41(r132,l1) a42(r130,l1) a43(r187,l1) a45(r129,l1) a44(r157,l1) a46(r127,l1) a47(r117,l1) a48(r126,l1) a49(r125,l1) a51(r124,l1) a52(r123,l1) a53(r122,l1) a54(r121,l1) a55(r120,l1) a56(r118,l1) a57(r158,l1) a58(r152,l1) a63(r170,l1) a59(r116,l1) a62(r174,l1) a61(r176,l1) a60(r177,l1) a64(r151,l1) a65(r165,l1) a66(r163,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a19(r199,l1) conflicts: a14(r153,l1) a15(r159,l1) a16(r160,l1) a17(r161,l1) a18(r198,l1) a20(r200,l1) a21(r201,l1) a22(r202,l1) a23(r203,l1) a24(r204,l1) a25(r205,l1) a31(r113,l1) a50(r150,l1) a26(r147,l1) a27(r146,l1) a28(r131,l1) a29(r145,l1) a30(r143,l1) a32(r142,l1) a33(r140,l1) a35(r139,l1) a34(r154,l1) a36(r134,l1) a37(r193,l1) a38(r192,l1) a39(r191,l1) a40(r189,l1) a41(r132,l1) a42(r130,l1) a43(r187,l1) a45(r129,l1) a44(r157,l1) a46(r127,l1) a47(r117,l1) a48(r126,l1) a49(r125,l1) a51(r124,l1) a52(r123,l1) a53(r122,l1) a54(r121,l1) a55(r120,l1) a56(r118,l1) a57(r158,l1) a58(r152,l1) a63(r170,l1) a59(r116,l1) a62(r174,l1) a61(r176,l1) a60(r177,l1) a64(r151,l1) a65(r165,l1) a66(r163,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a20(r200,l1) conflicts: a14(r153,l1) a15(r159,l1) a16(r160,l1) a17(r161,l1) a18(r198,l1) a19(r199,l1) a21(r201,l1) a22(r202,l1) a23(r203,l1) a24(r204,l1) a25(r205,l1) a31(r113,l1) a50(r150,l1) a26(r147,l1) a27(r146,l1) a28(r131,l1) a29(r145,l1) a30(r143,l1) a32(r142,l1) a33(r140,l1) a35(r139,l1) a34(r154,l1) a36(r134,l1) a37(r193,l1) a38(r192,l1) a39(r191,l1) a40(r189,l1) a41(r132,l1) a42(r130,l1) a43(r187,l1) a45(r129,l1) a44(r157,l1) a46(r127,l1) a47(r117,l1) a48(r126,l1) a49(r125,l1) a51(r124,l1) a52(r123,l1) a53(r122,l1) a54(r121,l1) a55(r120,l1) a56(r118,l1) a57(r158,l1) a58(r152,l1) a63(r170,l1) a59(r116,l1) a62(r174,l1) a61(r176,l1) a60(r177,l1) a64(r151,l1) a65(r165,l1) a66(r163,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a21(r201,l1) conflicts: a14(r153,l1) a15(r159,l1) a16(r160,l1) a17(r161,l1) a18(r198,l1) a19(r199,l1) a20(r200,l1) a22(r202,l1) a23(r203,l1) a24(r204,l1) a25(r205,l1) a31(r113,l1) a50(r150,l1) a26(r147,l1) a27(r146,l1) a28(r131,l1) a29(r145,l1) a30(r143,l1) a32(r142,l1) a33(r140,l1) a35(r139,l1) a34(r154,l1) a36(r134,l1) a37(r193,l1) a38(r192,l1) a39(r191,l1) a40(r189,l1) a41(r132,l1) a42(r130,l1) a43(r187,l1) a45(r129,l1) a44(r157,l1) a46(r127,l1) a47(r117,l1) a48(r126,l1) a49(r125,l1) a51(r124,l1) a52(r123,l1) a53(r122,l1) a54(r121,l1) a55(r120,l1) a56(r118,l1) a57(r158,l1) a58(r152,l1) a63(r170,l1) a59(r116,l1) a62(r174,l1) a61(r176,l1) a60(r177,l1) a64(r151,l1) a65(r165,l1) a66(r163,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a22(r202,l1) conflicts: a14(r153,l1) a15(r159,l1) a16(r160,l1) a17(r161,l1) a18(r198,l1) a19(r199,l1) a20(r200,l1) a21(r201,l1) a23(r203,l1) a24(r204,l1) a25(r205,l1) a31(r113,l1) a50(r150,l1) a26(r147,l1) a27(r146,l1) a28(r131,l1) a29(r145,l1) a30(r143,l1) a32(r142,l1) a33(r140,l1) a35(r139,l1) a34(r154,l1) a36(r134,l1) a37(r193,l1) a38(r192,l1) a39(r191,l1) a40(r189,l1) a41(r132,l1) a42(r130,l1) a43(r187,l1) a45(r129,l1) a44(r157,l1) a46(r127,l1) a47(r117,l1) a48(r126,l1) a49(r125,l1) a51(r124,l1) a52(r123,l1) a53(r122,l1) a54(r121,l1) a55(r120,l1) a56(r118,l1) a57(r158,l1) a58(r152,l1) a63(r170,l1) a59(r116,l1) a62(r174,l1) a61(r176,l1) a60(r177,l1) a64(r151,l1) a65(r165,l1) a66(r163,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a23(r203,l1) conflicts: a14(r153,l1) a15(r159,l1) a16(r160,l1) a17(r161,l1) a18(r198,l1) a19(r199,l1) a20(r200,l1) a21(r201,l1) a22(r202,l1) a24(r204,l1) a25(r205,l1) a31(r113,l1) a50(r150,l1) a26(r147,l1) a27(r146,l1) a28(r131,l1) a29(r145,l1) a30(r143,l1) a32(r142,l1) a33(r140,l1) a35(r139,l1) a34(r154,l1) a36(r134,l1) a37(r193,l1) a38(r192,l1) a39(r191,l1) a40(r189,l1) a41(r132,l1) a42(r130,l1) a43(r187,l1) a45(r129,l1) a44(r157,l1) a46(r127,l1) a47(r117,l1) a48(r126,l1) a49(r125,l1) a51(r124,l1) a52(r123,l1) a53(r122,l1) a54(r121,l1) a55(r120,l1) a56(r118,l1) a57(r158,l1) a58(r152,l1) a63(r170,l1) a59(r116,l1) a62(r174,l1) a61(r176,l1) a60(r177,l1) a64(r151,l1) a65(r165,l1) a66(r163,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a24(r204,l1) conflicts: a14(r153,l1) a15(r159,l1) a16(r160,l1) a17(r161,l1) a18(r198,l1) a19(r199,l1) a20(r200,l1) a21(r201,l1) a22(r202,l1) a23(r203,l1) a25(r205,l1) a31(r113,l1) a50(r150,l1) a26(r147,l1) a27(r146,l1) a28(r131,l1) a29(r145,l1) a30(r143,l1) a32(r142,l1) a33(r140,l1) a35(r139,l1) a34(r154,l1) a36(r134,l1) a37(r193,l1) a38(r192,l1) a39(r191,l1) a40(r189,l1) a41(r132,l1) a42(r130,l1) a43(r187,l1) a45(r129,l1) a44(r157,l1) a46(r127,l1) a47(r117,l1) a48(r126,l1) a49(r125,l1) a51(r124,l1) a52(r123,l1) a53(r122,l1) a54(r121,l1) a55(r120,l1) a56(r118,l1) a57(r158,l1) a58(r152,l1) a63(r170,l1) a59(r116,l1) a62(r174,l1) a61(r176,l1) a60(r177,l1) a64(r151,l1) a65(r165,l1) a66(r163,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a25(r205,l1) conflicts: a14(r153,l1) a15(r159,l1) a16(r160,l1) a17(r161,l1) a18(r198,l1) a19(r199,l1) a20(r200,l1) a21(r201,l1) a22(r202,l1) a23(r203,l1) a24(r204,l1) a31(r113,l1) a50(r150,l1) a26(r147,l1) a27(r146,l1) a28(r131,l1) a29(r145,l1) a30(r143,l1) a32(r142,l1) a33(r140,l1) a35(r139,l1) a34(r154,l1) a36(r134,l1) a37(r193,l1) a38(r192,l1) a39(r191,l1) a40(r189,l1) a41(r132,l1) a42(r130,l1) a43(r187,l1) a45(r129,l1) a44(r157,l1) a46(r127,l1) a47(r117,l1) a48(r126,l1) a49(r125,l1) a51(r124,l1) a52(r123,l1) a53(r122,l1) a54(r121,l1) a55(r120,l1) a56(r118,l1) a57(r158,l1) a58(r152,l1) a63(r170,l1) a59(r116,l1) a62(r174,l1) a61(r176,l1) a60(r177,l1) a64(r151,l1) a65(r165,l1) a66(r163,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a26(r147,l1) conflicts: a14(r153,l1) a15(r159,l1) a16(r160,l1) a17(r161,l1) a18(r198,l1) a19(r199,l1) a20(r200,l1) a21(r201,l1) a22(r202,l1) a23(r203,l1) a24(r204,l1) a25(r205,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a27(r146,l1) conflicts: a14(r153,l1) a15(r159,l1) a16(r160,l1) a17(r161,l1) a18(r198,l1) a19(r199,l1) a20(r200,l1) a21(r201,l1) a22(r202,l1) a23(r203,l1) a24(r204,l1) a25(r205,l1) a28(r131,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a28(r131,l1) conflicts: a14(r153,l1) a15(r159,l1) a16(r160,l1) a17(r161,l1) a18(r198,l1) a19(r199,l1) a20(r200,l1) a21(r201,l1) a22(r202,l1) a23(r203,l1) a24(r204,l1) a25(r205,l1) a31(r113,l1) a27(r146,l1) a29(r145,l1) a30(r143,l1) a32(r142,l1) a33(r140,l1) a35(r139,l1) a34(r154,l1) a36(r134,l1) a37(r193,l1) a38(r192,l1) a39(r191,l1) a40(r189,l1) a41(r132,l1) a42(r130,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a29(r145,l1) conflicts: a14(r153,l1) a15(r159,l1) a16(r160,l1) a17(r161,l1) a18(r198,l1) a19(r199,l1) a20(r200,l1) a21(r201,l1) a22(r202,l1) a23(r203,l1) a24(r204,l1) a25(r205,l1) a28(r131,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a30(r143,l1) conflicts: a14(r153,l1) a15(r159,l1) a16(r160,l1) a17(r161,l1) a18(r198,l1) a19(r199,l1) a20(r200,l1) a21(r201,l1) a22(r202,l1) a23(r203,l1) a24(r204,l1) a25(r205,l1) a31(r113,l1) a28(r131,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a31(r113,l1) conflicts: a14(r153,l1) a15(r159,l1) a16(r160,l1) a17(r161,l1) a18(r198,l1) a19(r199,l1) a20(r200,l1) a21(r201,l1) a22(r202,l1) a23(r203,l1) a24(r204,l1) a25(r205,l1) a50(r150,l1) a28(r131,l1) a30(r143,l1) a32(r142,l1) a33(r140,l1) a35(r139,l1) a34(r154,l1) a36(r134,l1) a37(r193,l1) a38(r192,l1) a39(r191,l1) a40(r189,l1) a41(r132,l1) a42(r130,l1) a43(r187,l1) a45(r129,l1) a44(r157,l1) a46(r127,l1) a47(r117,l1) a48(r126,l1) a49(r125,l1) a51(r124,l1) a52(r123,l1) a53(r122,l1) a54(r121,l1) a55(r120,l1) a56(r118,l1) a57(r158,l1) a58(r152,l1) a63(r170,l1) a59(r116,l1) a62(r174,l1) a61(r176,l1) a60(r177,l1) a64(r151,l1) a65(r165,l1) a66(r163,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a32(r142,l1) conflicts: a14(r153,l1) a15(r159,l1) a16(r160,l1) a17(r161,l1) a18(r198,l1) a19(r199,l1) a20(r200,l1) a21(r201,l1) a22(r202,l1) a23(r203,l1) a24(r204,l1) a25(r205,l1) a31(r113,l1) a28(r131,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a33(r140,l1) conflicts: a14(r153,l1) a15(r159,l1) a16(r160,l1) a17(r161,l1) a18(r198,l1) a19(r199,l1) a20(r200,l1) a21(r201,l1) a22(r202,l1) a23(r203,l1) a24(r204,l1) a25(r205,l1) a31(r113,l1) a28(r131,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a34(r154,l1) conflicts: a14(r153,l1) a15(r159,l1) a16(r160,l1) a17(r161,l1) a18(r198,l1) a19(r199,l1) a20(r200,l1) a21(r201,l1) a22(r202,l1) a23(r203,l1) a24(r204,l1) a25(r205,l1) a31(r113,l1) a28(r131,l1) a35(r139,l1) a36(r134,l1) a37(r193,l1) a38(r192,l1) a39(r191,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a35(r139,l1) conflicts: a14(r153,l1) a15(r159,l1) a16(r160,l1) a17(r161,l1) a18(r198,l1) a19(r199,l1) a20(r200,l1) a21(r201,l1) a22(r202,l1) a23(r203,l1) a24(r204,l1) a25(r205,l1) a31(r113,l1) a28(r131,l1) a34(r154,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a36(r134,l1) conflicts: a14(r153,l1) a15(r159,l1) a16(r160,l1) a17(r161,l1) a18(r198,l1) a19(r199,l1) a20(r200,l1) a21(r201,l1) a22(r202,l1) a23(r203,l1) a24(r204,l1) a25(r205,l1) a31(r113,l1) a28(r131,l1) a34(r154,l1) a37(r193,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a37(r193,l1) conflicts: a14(r153,l1) a15(r159,l1) a16(r160,l1) a17(r161,l1) a18(r198,l1) a19(r199,l1) a20(r200,l1) a21(r201,l1) a22(r202,l1) a23(r203,l1) a24(r204,l1) a25(r205,l1) a31(r113,l1) a28(r131,l1) a34(r154,l1) a36(r134,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a38(r192,l1) conflicts: a14(r153,l1) a15(r159,l1) a16(r160,l1) a17(r161,l1) a18(r198,l1) a19(r199,l1) a20(r200,l1) a21(r201,l1) a22(r202,l1) a23(r203,l1) a24(r204,l1) a25(r205,l1) a31(r113,l1) a28(r131,l1) a34(r154,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a39(r191,l1) conflicts: a14(r153,l1) a15(r159,l1) a16(r160,l1) a17(r161,l1) a18(r198,l1) a19(r199,l1) a20(r200,l1) a21(r201,l1) a22(r202,l1) a23(r203,l1) a24(r204,l1) a25(r205,l1) a31(r113,l1) a28(r131,l1) a34(r154,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a40(r189,l1) conflicts: a14(r153,l1) a15(r159,l1) a16(r160,l1) a17(r161,l1) a18(r198,l1) a19(r199,l1) a20(r200,l1) a21(r201,l1) a22(r202,l1) a23(r203,l1) a24(r204,l1) a25(r205,l1) a31(r113,l1) a28(r131,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a41(r132,l1) conflicts: a14(r153,l1) a15(r159,l1) a16(r160,l1) a17(r161,l1) a18(r198,l1) a19(r199,l1) a20(r200,l1) a21(r201,l1) a22(r202,l1) a23(r203,l1) a24(r204,l1) a25(r205,l1) a31(r113,l1) a28(r131,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a42(r130,l1) conflicts: a14(r153,l1) a15(r159,l1) a16(r160,l1) a17(r161,l1) a18(r198,l1) a19(r199,l1) a20(r200,l1) a21(r201,l1) a22(r202,l1) a23(r203,l1) a24(r204,l1) a25(r205,l1) a31(r113,l1) a28(r131,l1) a43(r187,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a43(r187,l1) conflicts: a14(r153,l1) a15(r159,l1) a16(r160,l1) a17(r161,l1) a18(r198,l1) a19(r199,l1) a20(r200,l1) a21(r201,l1) a22(r202,l1) a23(r203,l1) a24(r204,l1) a25(r205,l1) a31(r113,l1) a42(r130,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a44(r157,l1) conflicts: a14(r153,l1) a15(r159,l1) a16(r160,l1) a17(r161,l1) a18(r198,l1) a19(r199,l1) a20(r200,l1) a21(r201,l1) a22(r202,l1) a23(r203,l1) a24(r204,l1) a25(r205,l1) a31(r113,l1) a50(r150,l1) a45(r129,l1) a46(r127,l1) a47(r117,l1) a48(r126,l1) a49(r125,l1) a51(r124,l1) a52(r123,l1) a53(r122,l1) a54(r121,l1) a55(r120,l1) a56(r118,l1) a57(r158,l1) a58(r152,l1) a63(r170,l1) a59(r116,l1) a62(r174,l1) a61(r176,l1) a60(r177,l1) a64(r151,l1) a65(r165,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a45(r129,l1) conflicts: a14(r153,l1) a15(r159,l1) a16(r160,l1) a17(r161,l1) a18(r198,l1) a19(r199,l1) a20(r200,l1) a21(r201,l1) a22(r202,l1) a23(r203,l1) a24(r204,l1) a25(r205,l1) a31(r113,l1) a44(r157,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a46(r127,l1) conflicts: a14(r153,l1) a15(r159,l1) a16(r160,l1) a17(r161,l1) a18(r198,l1) a19(r199,l1) a20(r200,l1) a21(r201,l1) a22(r202,l1) a23(r203,l1) a24(r204,l1) a25(r205,l1) a31(r113,l1) a44(r157,l1) a47(r117,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a47(r117,l1) conflicts: a14(r153,l1) a15(r159,l1) a16(r160,l1) a17(r161,l1) a18(r198,l1) a19(r199,l1) a20(r200,l1) a21(r201,l1) a22(r202,l1) a23(r203,l1) a24(r204,l1) a25(r205,l1) a31(r113,l1) a50(r150,l1) a44(r157,l1) a46(r127,l1) a48(r126,l1) a49(r125,l1) a51(r124,l1) a52(r123,l1) a53(r122,l1) a54(r121,l1) a55(r120,l1) a56(r118,l1) a57(r158,l1) a58(r152,l1) a63(r170,l1) a59(r116,l1) a62(r174,l1) a61(r176,l1) a60(r177,l1) a64(r151,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a48(r126,l1) conflicts: a14(r153,l1) a15(r159,l1) a16(r160,l1) a17(r161,l1) a18(r198,l1) a19(r199,l1) a20(r200,l1) a21(r201,l1) a22(r202,l1) a23(r203,l1) a24(r204,l1) a25(r205,l1) a31(r113,l1) a44(r157,l1) a47(r117,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a49(r125,l1) conflicts: a14(r153,l1) a15(r159,l1) a16(r160,l1) a17(r161,l1) a18(r198,l1) a19(r199,l1) a20(r200,l1) a21(r201,l1) a22(r202,l1) a23(r203,l1) a24(r204,l1) a25(r205,l1) a31(r113,l1) a50(r150,l1) a44(r157,l1) a47(r117,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a50(r150,l1) conflicts: a14(r153,l1) a15(r159,l1) a16(r160,l1) a17(r161,l1) a18(r198,l1) a19(r199,l1) a20(r200,l1) a21(r201,l1) a22(r202,l1) a23(r203,l1) a24(r204,l1) a25(r205,l1) a31(r113,l1) a44(r157,l1) a47(r117,l1) a49(r125,l1) a51(r124,l1) a52(r123,l1) a53(r122,l1) a54(r121,l1) a55(r120,l1) a56(r118,l1) a57(r158,l1) a58(r152,l1) a63(r170,l1) a59(r116,l1) a62(r174,l1) a61(r176,l1) a60(r177,l1) a64(r151,l1) a65(r165,l1) a66(r163,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a51(r124,l1) conflicts: a14(r153,l1) a15(r159,l1) a16(r160,l1) a17(r161,l1) a18(r198,l1) a19(r199,l1) a20(r200,l1) a21(r201,l1) a22(r202,l1) a23(r203,l1) a24(r204,l1) a25(r205,l1) a31(r113,l1) a50(r150,l1) a44(r157,l1) a47(r117,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a52(r123,l1) conflicts: a14(r153,l1) a15(r159,l1) a16(r160,l1) a17(r161,l1) a18(r198,l1) a19(r199,l1) a20(r200,l1) a21(r201,l1) a22(r202,l1) a23(r203,l1) a24(r204,l1) a25(r205,l1) a31(r113,l1) a50(r150,l1) a44(r157,l1) a47(r117,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a53(r122,l1) conflicts: a14(r153,l1) a15(r159,l1) a16(r160,l1) a17(r161,l1) a18(r198,l1) a19(r199,l1) a20(r200,l1) a21(r201,l1) a22(r202,l1) a23(r203,l1) a24(r204,l1) a25(r205,l1) a31(r113,l1) a50(r150,l1) a44(r157,l1) a47(r117,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a54(r121,l1) conflicts: a14(r153,l1) a15(r159,l1) a16(r160,l1) a17(r161,l1) a18(r198,l1) a19(r199,l1) a20(r200,l1) a21(r201,l1) a22(r202,l1) a23(r203,l1) a24(r204,l1) a25(r205,l1) a31(r113,l1) a50(r150,l1) a44(r157,l1) a47(r117,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a55(r120,l1) conflicts: a14(r153,l1) a15(r159,l1) a16(r160,l1) a17(r161,l1) a18(r198,l1) a19(r199,l1) a20(r200,l1) a21(r201,l1) a22(r202,l1) a23(r203,l1) a24(r204,l1) a25(r205,l1) a31(r113,l1) a50(r150,l1) a44(r157,l1) a47(r117,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a56(r118,l1) conflicts: a14(r153,l1) a15(r159,l1) a16(r160,l1) a17(r161,l1) a18(r198,l1) a19(r199,l1) a20(r200,l1) a21(r201,l1) a22(r202,l1) a23(r203,l1) a24(r204,l1) a25(r205,l1) a31(r113,l1) a50(r150,l1) a44(r157,l1) a47(r117,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a57(r158,l1) conflicts: a14(r153,l1) a15(r159,l1) a16(r160,l1) a17(r161,l1) a18(r198,l1) a19(r199,l1) a20(r200,l1) a21(r201,l1) a22(r202,l1) a23(r203,l1) a24(r204,l1) a25(r205,l1) a31(r113,l1) a50(r150,l1) a44(r157,l1) a47(r117,l1) a58(r152,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a58(r152,l1) conflicts: a14(r153,l1) a15(r159,l1) a16(r160,l1) a17(r161,l1) a18(r198,l1) a19(r199,l1) a20(r200,l1) a21(r201,l1) a22(r202,l1) a23(r203,l1) a24(r204,l1) a25(r205,l1) a31(r113,l1) a50(r150,l1) a44(r157,l1) a47(r117,l1) a57(r158,l1) a63(r170,l1) a59(r116,l1) a62(r174,l1) a61(r176,l1) a60(r177,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a59(r116,l1) conflicts: a14(r153,l1) a15(r159,l1) a16(r160,l1) a17(r161,l1) a18(r198,l1) a19(r199,l1) a20(r200,l1) a21(r201,l1) a22(r202,l1) a23(r203,l1) a24(r204,l1) a25(r205,l1) a31(r113,l1) a50(r150,l1) a44(r157,l1) a47(r117,l1) a58(r152,l1) a63(r170,l1) a62(r174,l1) a61(r176,l1) a60(r177,l1) a64(r151,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a60(r177,l1) conflicts: a14(r153,l1) a15(r159,l1) a16(r160,l1) a17(r161,l1) a18(r198,l1) a19(r199,l1) a20(r200,l1) a21(r201,l1) a22(r202,l1) a23(r203,l1) a24(r204,l1) a25(r205,l1) a31(r113,l1) a50(r150,l1) a44(r157,l1) a47(r117,l1) a58(r152,l1) a59(r116,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a61(r176,l1) conflicts: a14(r153,l1) a15(r159,l1) a16(r160,l1) a17(r161,l1) a18(r198,l1) a19(r199,l1) a20(r200,l1) a21(r201,l1) a22(r202,l1) a23(r203,l1) a24(r204,l1) a25(r205,l1) a31(r113,l1) a50(r150,l1) a44(r157,l1) a47(r117,l1) a58(r152,l1) a59(r116,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a62(r174,l1) conflicts: a14(r153,l1) a15(r159,l1) a16(r160,l1) a17(r161,l1) a18(r198,l1) a19(r199,l1) a20(r200,l1) a21(r201,l1) a22(r202,l1) a23(r203,l1) a24(r204,l1) a25(r205,l1) a31(r113,l1) a50(r150,l1) a44(r157,l1) a47(r117,l1) a58(r152,l1) a59(r116,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a63(r170,l1) conflicts: a14(r153,l1) a15(r159,l1) a16(r160,l1) a17(r161,l1) a18(r198,l1) a19(r199,l1) a20(r200,l1) a21(r201,l1) a22(r202,l1) a23(r203,l1) a24(r204,l1) a25(r205,l1) a31(r113,l1) a50(r150,l1) a44(r157,l1) a47(r117,l1) a58(r152,l1) a59(r116,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a64(r151,l1) conflicts: a14(r153,l1) a15(r159,l1) a16(r160,l1) a17(r161,l1) a18(r198,l1) a19(r199,l1) a20(r200,l1) a21(r201,l1) a22(r202,l1) a23(r203,l1) a24(r204,l1) a25(r205,l1) a31(r113,l1) a50(r150,l1) a44(r157,l1) a47(r117,l1) a59(r116,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a65(r165,l1) conflicts: a14(r153,l1) a15(r159,l1) a16(r160,l1) a17(r161,l1) a18(r198,l1) a19(r199,l1) a20(r200,l1) a21(r201,l1) a22(r202,l1) a23(r203,l1) a24(r204,l1) a25(r205,l1) a31(r113,l1) a50(r150,l1) a44(r157,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a66(r163,l1) conflicts: a14(r153,l1) a15(r159,l1) a16(r160,l1) a17(r161,l1) a18(r198,l1) a19(r199,l1) a20(r200,l1) a21(r201,l1) a22(r202,l1) a23(r203,l1) a24(r204,l1) a25(r205,l1) a31(r113,l1) a50(r150,l1)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a67(r147,l0) conflicts: a0(r199,l0) a1(r205,l0) a2(r204,l0) a3(r203,l0) a4(r202,l0) a5(r201,l0) a6(r200,l0) a7(r198,l0) a8(r161,l0) a9(r153,l0) a10(r159,l0) a11(r160,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a68(r146,l0) conflicts: a0(r199,l0) a1(r205,l0) a2(r204,l0) a3(r203,l0) a4(r202,l0) a5(r201,l0) a6(r200,l0) a7(r198,l0) a8(r161,l0) a9(r153,l0) a10(r159,l0) a11(r160,l0) a69(r131,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a69(r131,l0) conflicts: a0(r199,l0) a1(r205,l0) a2(r204,l0) a3(r203,l0) a4(r202,l0) a5(r201,l0) a6(r200,l0) a7(r198,l0) a8(r161,l0) a9(r153,l0) a10(r159,l0) a11(r160,l0) a72(r113,l0) a68(r146,l0) a70(r145,l0) a71(r143,l0) a73(r142,l0) a74(r140,l0) a76(r139,l0) a75(r154,l0) a77(r134,l0) a78(r193,l0) a79(r192,l0) a80(r191,l0) a81(r189,l0) a82(r132,l0) a83(r130,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a70(r145,l0) conflicts: a0(r199,l0) a1(r205,l0) a2(r204,l0) a3(r203,l0) a4(r202,l0) a5(r201,l0) a6(r200,l0) a7(r198,l0) a8(r161,l0) a9(r153,l0) a10(r159,l0) a11(r160,l0) a69(r131,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a71(r143,l0) conflicts: a0(r199,l0) a1(r205,l0) a2(r204,l0) a3(r203,l0) a4(r202,l0) a5(r201,l0) a6(r200,l0) a7(r198,l0) a8(r161,l0) a9(r153,l0) a10(r159,l0) a11(r160,l0) a72(r113,l0) a69(r131,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a72(r113,l0) conflicts: a0(r199,l0) a1(r205,l0) a2(r204,l0) a3(r203,l0) a4(r202,l0) a5(r201,l0) a6(r200,l0) a7(r198,l0) a8(r161,l0) a9(r153,l0) a10(r159,l0) a11(r160,l0) a91(r150,l0) a69(r131,l0) a71(r143,l0) a73(r142,l0) a74(r140,l0) a76(r139,l0) a75(r154,l0) a77(r134,l0) a78(r193,l0) a79(r192,l0) a80(r191,l0) a81(r189,l0) a82(r132,l0) a83(r130,l0) a84(r187,l0) a86(r129,l0) a85(r157,l0) a87(r127,l0) a88(r117,l0) a89(r126,l0) a90(r125,l0) a92(r124,l0) a93(r123,l0) a94(r122,l0) a95(r121,l0) a96(r120,l0) a97(r118,l0) a98(r158,l0) a99(r152,l0) a104(r170,l0) a100(r116,l0) a103(r174,l0) a102(r176,l0) a101(r177,l0) a105(r151,l0) a106(r165,l0) a107(r163,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a73(r142,l0) conflicts: a0(r199,l0) a1(r205,l0) a2(r204,l0) a3(r203,l0) a4(r202,l0) a5(r201,l0) a6(r200,l0) a7(r198,l0) a8(r161,l0) a9(r153,l0) a10(r159,l0) a11(r160,l0) a72(r113,l0) a69(r131,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a74(r140,l0) conflicts: a0(r199,l0) a1(r205,l0) a2(r204,l0) a3(r203,l0) a4(r202,l0) a5(r201,l0) a6(r200,l0) a7(r198,l0) a8(r161,l0) a9(r153,l0) a10(r159,l0) a11(r160,l0) a72(r113,l0) a69(r131,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a75(r154,l0) conflicts: a0(r199,l0) a1(r205,l0) a2(r204,l0) a3(r203,l0) a4(r202,l0) a5(r201,l0) a6(r200,l0) a7(r198,l0) a8(r161,l0) a9(r153,l0) a10(r159,l0) a11(r160,l0) a72(r113,l0) a69(r131,l0) a76(r139,l0) a77(r134,l0) a78(r193,l0) a79(r192,l0) a80(r191,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a76(r139,l0) conflicts: a0(r199,l0) a1(r205,l0) a2(r204,l0) a3(r203,l0) a4(r202,l0) a5(r201,l0) a6(r200,l0) a7(r198,l0) a8(r161,l0) a9(r153,l0) a10(r159,l0) a11(r160,l0) a72(r113,l0) a69(r131,l0) a75(r154,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a77(r134,l0) conflicts: a0(r199,l0) a1(r205,l0) a2(r204,l0) a3(r203,l0) a4(r202,l0) a5(r201,l0) a6(r200,l0) a7(r198,l0) a8(r161,l0) a9(r153,l0) a10(r159,l0) a11(r160,l0) a72(r113,l0) a69(r131,l0) a75(r154,l0) a78(r193,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a78(r193,l0) conflicts: a0(r199,l0) a1(r205,l0) a2(r204,l0) a3(r203,l0) a4(r202,l0) a5(r201,l0) a6(r200,l0) a7(r198,l0) a8(r161,l0) a9(r153,l0) a10(r159,l0) a11(r160,l0) a72(r113,l0) a69(r131,l0) a75(r154,l0) a77(r134,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a79(r192,l0) conflicts: a0(r199,l0) a1(r205,l0) a2(r204,l0) a3(r203,l0) a4(r202,l0) a5(r201,l0) a6(r200,l0) a7(r198,l0) a8(r161,l0) a9(r153,l0) a10(r159,l0) a11(r160,l0) a72(r113,l0) a69(r131,l0) a75(r154,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a80(r191,l0) conflicts: a0(r199,l0) a1(r205,l0) a2(r204,l0) a3(r203,l0) a4(r202,l0) a5(r201,l0) a6(r200,l0) a7(r198,l0) a8(r161,l0) a9(r153,l0) a10(r159,l0) a11(r160,l0) a72(r113,l0) a69(r131,l0) a75(r154,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a81(r189,l0) conflicts: a0(r199,l0) a1(r205,l0) a2(r204,l0) a3(r203,l0) a4(r202,l0) a5(r201,l0) a6(r200,l0) a7(r198,l0) a8(r161,l0) a9(r153,l0) a10(r159,l0) a11(r160,l0) a72(r113,l0) a69(r131,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a82(r132,l0) conflicts: a0(r199,l0) a1(r205,l0) a2(r204,l0) a3(r203,l0) a4(r202,l0) a5(r201,l0) a6(r200,l0) a7(r198,l0) a8(r161,l0) a9(r153,l0) a10(r159,l0) a11(r160,l0) a72(r113,l0) a69(r131,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a83(r130,l0) conflicts: a0(r199,l0) a1(r205,l0) a2(r204,l0) a3(r203,l0) a4(r202,l0) a5(r201,l0) a6(r200,l0) a7(r198,l0) a8(r161,l0) a9(r153,l0) a10(r159,l0) a11(r160,l0) a72(r113,l0) a69(r131,l0) a84(r187,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a84(r187,l0) conflicts: a0(r199,l0) a1(r205,l0) a2(r204,l0) a3(r203,l0) a4(r202,l0) a5(r201,l0) a6(r200,l0) a7(r198,l0) a8(r161,l0) a9(r153,l0) a10(r159,l0) a11(r160,l0) a72(r113,l0) a83(r130,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a85(r157,l0) conflicts: a0(r199,l0) a1(r205,l0) a2(r204,l0) a3(r203,l0) a4(r202,l0) a5(r201,l0) a6(r200,l0) a7(r198,l0) a8(r161,l0) a9(r153,l0) a10(r159,l0) a11(r160,l0) a72(r113,l0) a91(r150,l0) a86(r129,l0) a87(r127,l0) a88(r117,l0) a89(r126,l0) a90(r125,l0) a92(r124,l0) a93(r123,l0) a94(r122,l0) a95(r121,l0) a96(r120,l0) a97(r118,l0) a98(r158,l0) a99(r152,l0) a104(r170,l0) a100(r116,l0) a103(r174,l0) a102(r176,l0) a101(r177,l0) a105(r151,l0) a106(r165,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a86(r129,l0) conflicts: a0(r199,l0) a1(r205,l0) a2(r204,l0) a3(r203,l0) a4(r202,l0) a5(r201,l0) a6(r200,l0) a7(r198,l0) a8(r161,l0) a9(r153,l0) a10(r159,l0) a11(r160,l0) a72(r113,l0) a85(r157,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a87(r127,l0) conflicts: a0(r199,l0) a1(r205,l0) a2(r204,l0) a3(r203,l0) a4(r202,l0) a5(r201,l0) a6(r200,l0) a7(r198,l0) a8(r161,l0) a9(r153,l0) a10(r159,l0) a11(r160,l0) a72(r113,l0) a85(r157,l0) a88(r117,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a88(r117,l0) conflicts: a0(r199,l0) a1(r205,l0) a2(r204,l0) a3(r203,l0) a4(r202,l0) a5(r201,l0) a6(r200,l0) a7(r198,l0) a8(r161,l0) a9(r153,l0) a10(r159,l0) a11(r160,l0) a72(r113,l0) a91(r150,l0) a85(r157,l0) a87(r127,l0) a89(r126,l0) a90(r125,l0) a92(r124,l0) a93(r123,l0) a94(r122,l0) a95(r121,l0) a96(r120,l0) a97(r118,l0) a98(r158,l0) a99(r152,l0) a104(r170,l0) a100(r116,l0) a103(r174,l0) a102(r176,l0) a101(r177,l0) a105(r151,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a89(r126,l0) conflicts: a0(r199,l0) a1(r205,l0) a2(r204,l0) a3(r203,l0) a4(r202,l0) a5(r201,l0) a6(r200,l0) a7(r198,l0) a8(r161,l0) a9(r153,l0) a10(r159,l0) a11(r160,l0) a72(r113,l0) a85(r157,l0) a88(r117,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a90(r125,l0) conflicts: a0(r199,l0) a1(r205,l0) a2(r204,l0) a3(r203,l0) a4(r202,l0) a5(r201,l0) a6(r200,l0) a7(r198,l0) a8(r161,l0) a9(r153,l0) a10(r159,l0) a11(r160,l0) a72(r113,l0) a91(r150,l0) a85(r157,l0) a88(r117,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a91(r150,l0) conflicts: a0(r199,l0) a1(r205,l0) a2(r204,l0) a3(r203,l0) a4(r202,l0) a5(r201,l0) a6(r200,l0) a7(r198,l0) a8(r161,l0) a9(r153,l0) a10(r159,l0) a11(r160,l0) a72(r113,l0) a85(r157,l0) a88(r117,l0) a90(r125,l0) a92(r124,l0) a93(r123,l0) a94(r122,l0) a95(r121,l0) a96(r120,l0) a97(r118,l0) a98(r158,l0) a99(r152,l0) a104(r170,l0) a100(r116,l0) a103(r174,l0) a102(r176,l0) a101(r177,l0) a105(r151,l0) a106(r165,l0) a107(r163,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a92(r124,l0) conflicts: a0(r199,l0) a1(r205,l0) a2(r204,l0) a3(r203,l0) a4(r202,l0) a5(r201,l0) a6(r200,l0) a7(r198,l0) a8(r161,l0) a9(r153,l0) a10(r159,l0) a11(r160,l0) a72(r113,l0) a91(r150,l0) a85(r157,l0) a88(r117,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a93(r123,l0) conflicts: a0(r199,l0) a1(r205,l0) a2(r204,l0) a3(r203,l0) a4(r202,l0) a5(r201,l0) a6(r200,l0) a7(r198,l0) a8(r161,l0) a9(r153,l0) a10(r159,l0) a11(r160,l0) a72(r113,l0) a91(r150,l0) a85(r157,l0) a88(r117,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a94(r122,l0) conflicts: a0(r199,l0) a1(r205,l0) a2(r204,l0) a3(r203,l0) a4(r202,l0) a5(r201,l0) a6(r200,l0) a7(r198,l0) a8(r161,l0) a9(r153,l0) a10(r159,l0) a11(r160,l0) a72(r113,l0) a91(r150,l0) a85(r157,l0) a88(r117,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a95(r121,l0) conflicts: a0(r199,l0) a1(r205,l0) a2(r204,l0) a3(r203,l0) a4(r202,l0) a5(r201,l0) a6(r200,l0) a7(r198,l0) a8(r161,l0) a9(r153,l0) a10(r159,l0) a11(r160,l0) a72(r113,l0) a91(r150,l0) a85(r157,l0) a88(r117,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a96(r120,l0) conflicts: a0(r199,l0) a1(r205,l0) a2(r204,l0) a3(r203,l0) a4(r202,l0) a5(r201,l0) a6(r200,l0) a7(r198,l0) a8(r161,l0) a9(r153,l0) a10(r159,l0) a11(r160,l0) a72(r113,l0) a91(r150,l0) a85(r157,l0) a88(r117,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a97(r118,l0) conflicts: a0(r199,l0) a1(r205,l0) a2(r204,l0) a3(r203,l0) a4(r202,l0) a5(r201,l0) a6(r200,l0) a7(r198,l0) a8(r161,l0) a9(r153,l0) a10(r159,l0) a11(r160,l0) a72(r113,l0) a91(r150,l0) a85(r157,l0) a88(r117,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a98(r158,l0) conflicts: a0(r199,l0) a1(r205,l0) a2(r204,l0) a3(r203,l0) a4(r202,l0) a5(r201,l0) a6(r200,l0) a7(r198,l0) a8(r161,l0) a9(r153,l0) a10(r159,l0) a11(r160,l0) a72(r113,l0) a91(r150,l0) a85(r157,l0) a88(r117,l0) a99(r152,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a99(r152,l0) conflicts: a0(r199,l0) a1(r205,l0) a2(r204,l0) a3(r203,l0) a4(r202,l0) a5(r201,l0) a6(r200,l0) a7(r198,l0) a8(r161,l0) a9(r153,l0) a10(r159,l0) a11(r160,l0) a72(r113,l0) a91(r150,l0) a85(r157,l0) a88(r117,l0) a98(r158,l0) a104(r170,l0) a100(r116,l0) a103(r174,l0) a102(r176,l0) a101(r177,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a100(r116,l0) conflicts: a0(r199,l0) a1(r205,l0) a2(r204,l0) a3(r203,l0) a4(r202,l0) a5(r201,l0) a6(r200,l0) a7(r198,l0) a8(r161,l0) a9(r153,l0) a10(r159,l0) a11(r160,l0) a72(r113,l0) a91(r150,l0) a85(r157,l0) a88(r117,l0) a99(r152,l0) a104(r170,l0) a103(r174,l0) a102(r176,l0) a101(r177,l0) a105(r151,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a101(r177,l0) conflicts: a0(r199,l0) a1(r205,l0) a2(r204,l0) a3(r203,l0) a4(r202,l0) a5(r201,l0) a6(r200,l0) a7(r198,l0) a8(r161,l0) a9(r153,l0) a10(r159,l0) a11(r160,l0) a72(r113,l0) a91(r150,l0) a85(r157,l0) a88(r117,l0) a99(r152,l0) a100(r116,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a102(r176,l0) conflicts: a0(r199,l0) a1(r205,l0) a2(r204,l0) a3(r203,l0) a4(r202,l0) a5(r201,l0) a6(r200,l0) a7(r198,l0) a8(r161,l0) a9(r153,l0) a10(r159,l0) a11(r160,l0) a72(r113,l0) a91(r150,l0) a85(r157,l0) a88(r117,l0) a99(r152,l0) a100(r116,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a103(r174,l0) conflicts: a0(r199,l0) a1(r205,l0) a2(r204,l0) a3(r203,l0) a4(r202,l0) a5(r201,l0) a6(r200,l0) a7(r198,l0) a8(r161,l0) a9(r153,l0) a10(r159,l0) a11(r160,l0) a72(r113,l0) a91(r150,l0) a85(r157,l0) a88(r117,l0) a99(r152,l0) a100(r116,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a104(r170,l0) conflicts: a0(r199,l0) a1(r205,l0) a2(r204,l0) a3(r203,l0) a4(r202,l0) a5(r201,l0) a6(r200,l0) a7(r198,l0) a8(r161,l0) a9(r153,l0) a10(r159,l0) a11(r160,l0) a72(r113,l0) a91(r150,l0) a85(r157,l0) a88(r117,l0) a99(r152,l0) a100(r116,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a105(r151,l0) conflicts: a0(r199,l0) a1(r205,l0) a2(r204,l0) a3(r203,l0) a4(r202,l0) a5(r201,l0) a6(r200,l0) a7(r198,l0) a8(r161,l0) a9(r153,l0) a10(r159,l0) a11(r160,l0) a72(r113,l0) a91(r150,l0) a85(r157,l0) a88(r117,l0) a100(r116,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a106(r165,l0) conflicts: a0(r199,l0) a1(r205,l0) a2(r204,l0) a3(r203,l0) a4(r202,l0) a5(r201,l0) a6(r200,l0) a7(r198,l0) a8(r161,l0) a9(r153,l0) a10(r159,l0) a11(r160,l0) a72(r113,l0) a91(r150,l0) a85(r157,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a107(r163,l0) conflicts: a0(r199,l0) a1(r205,l0) a2(r204,l0) a3(r203,l0) a4(r202,l0) a5(r201,l0) a6(r200,l0) a7(r198,l0) a8(r161,l0) a9(r153,l0) a10(r159,l0) a11(r160,l0) a72(r113,l0) a91(r150,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a10(r159)<->a13(r206)@110:move
  cp1:a11(r160)<->a12(r207)@110:move
  cp2:a28(r131)<->a43(r187)@55:shuffle
  cp3:a41(r132)<->a42(r130)@55:shuffle
  cp4:a34(r154)<->a40(r189)@55:shuffle
  cp5:a38(r192)<->a39(r191)@55:shuffle
  cp6:a37(r193)<->a38(r192)@55:shuffle
  cp7:a35(r139)<->a36(r134)@55:shuffle
  cp8:a35(r139)<->a37(r193)@55:shuffle
  cp9:a32(r142)<->a33(r140)@55:shuffle
  cp10:a29(r145)<->a30(r143)@55:shuffle
  cp11:a29(r145)<->a31(r113)@55:shuffle
  cp12:a26(r147)<->a27(r146)@55:shuffle
  cp13:a26(r147)<->a28(r131)@55:shuffle
  cp14:a55(r120)<->a56(r118)@18:shuffle
  cp15:a53(r122)<->a54(r121)@18:shuffle
  cp16:a51(r124)<->a52(r123)@18:shuffle
  cp17:a48(r126)<->a49(r125)@18:shuffle
  cp18:a48(r126)<->a50(r150)@18:shuffle
  cp19:a45(r129)<->a46(r127)@18:shuffle
  cp20:a45(r129)<->a47(r117)@18:shuffle
  cp21:a57(r158)<->a60(r177)@2:shuffle
  cp22:a57(r158)<->a59(r116)@36:shuffle
  cp23:a57(r158)<->a61(r176)@6:shuffle
  cp24:a57(r158)<->a62(r174)@4:shuffle
  cp25:a57(r158)<->a63(r170)@8:shuffle
  cp26:a44(r157)<->a66(r163)@55:shuffle
  cp27:a59(r116)<->a65(r165)@55:shuffle
  cp28:a58(r152)<->a64(r151)@55:shuffle
  cp29:a69(r131)<->a84(r187)@55:shuffle
  cp30:a82(r132)<->a83(r130)@55:shuffle
  cp31:a75(r154)<->a81(r189)@55:shuffle
  cp32:a79(r192)<->a80(r191)@55:shuffle
  cp33:a78(r193)<->a79(r192)@55:shuffle
  cp34:a76(r139)<->a77(r134)@55:shuffle
  cp35:a76(r139)<->a78(r193)@55:shuffle
  cp36:a73(r142)<->a74(r140)@55:shuffle
  cp37:a70(r145)<->a71(r143)@55:shuffle
  cp38:a70(r145)<->a72(r113)@55:shuffle
  cp39:a67(r147)<->a68(r146)@55:shuffle
  cp40:a67(r147)<->a69(r131)@55:shuffle
  cp41:a96(r120)<->a97(r118)@18:shuffle
  cp42:a94(r122)<->a95(r121)@18:shuffle
  cp43:a92(r124)<->a93(r123)@18:shuffle
  cp44:a89(r126)<->a90(r125)@18:shuffle
  cp45:a89(r126)<->a91(r150)@18:shuffle
  cp46:a86(r129)<->a87(r127)@18:shuffle
  cp47:a86(r129)<->a88(r117)@18:shuffle
  cp48:a98(r158)<->a101(r177)@2:shuffle
  cp49:a98(r158)<->a100(r116)@36:shuffle
  cp50:a98(r158)<->a102(r176)@6:shuffle
  cp51:a98(r158)<->a103(r174)@4:shuffle
  cp52:a98(r158)<->a104(r170)@8:shuffle
  cp53:a85(r157)<->a107(r163)@55:shuffle
  cp54:a100(r116)<->a106(r165)@55:shuffle
  cp55:a99(r152)<->a105(r151)@55:shuffle
  pref0:a13(r206)<-hr0@220
  pref1:a12(r207)<-hr1@220
  regions=2, blocks=23, points=88
    allocnos=108 (big 0), copies=56, conflicts=0, ranges=79

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 22 3(->4:l1) 2
    all: 0r199 1r205 2r204 3r203 4r202 5r201 6r200 7r198 8r161 9r153 10r159 11r160 12r207 13r206 67r147 68r146 69r131 70r145 71r143 72r113 73r142 74r140 75r154 76r139 77r134 78r193 79r192 80r191 81r189 82r132 83r130 84r187 85r157 86r129 87r127 88r117 89r126 90r125 91r150 92r124 93r123 94r122 95r121 96r120 97r118 98r158 99r152 100r116 101r177 102r176 103r174 104r170 105r151 106r165 107r163
    modified regnos: 113 116 117 118 120 121 122 123 124 125 126 127 129 130 131 132 134 139 140 142 143 145 146 147 150 151 152 153 154 157 158 159 160 161 163 165 170 174 176 177 187 189 191 192 193 198 199 200 201 202 203 204 205 206 207
    border:
    Pressure: GENERAL_REGS=19
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@1030780
          2:( 0 2-12 14)@12760
      Allocno a0r199 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a1r205 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r204 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a3r203 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a4r202 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a5r201 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a6r200 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a7r198 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a8r161 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a9r153 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a10r159 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a11r160 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a12r207 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a13r206 of ALL_REGS(46) has 13 avail. regs  0 2-12 14, node:  0 2-12 14 (confl regs =  1 13 15 48-106)
      Allocno a67r147 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a68r146 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a69r131 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a70r145 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a71r143 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a72r113 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a73r142 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a74r140 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a75r154 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a76r139 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a77r134 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a78r193 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a79r192 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a80r191 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a81r189 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a82r132 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a83r130 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a84r187 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a85r157 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a86r129 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a87r127 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a88r117 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a89r126 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a90r125 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a91r150 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a92r124 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a93r123 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a94r122 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a95r121 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a96r120 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a97r118 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a98r158 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a99r152 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a100r116 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a101r177 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a102r176 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a103r174 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a104r170 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a105r151 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a106r165 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a107r163 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Forming thread by copy 37:a70r145-a71r143 (freq=55):
        Result (freq=1780): a70r145(890) a71r143(890)
      Forming thread by copy 39:a67r147-a68r146 (freq=55):
        Result (freq=1780): a67r147(890) a68r146(890)
      Pushing a13(r206,l0)(cost 0)
      Pushing a12(r207,l0)(cost 0)
      Pushing a70(r145,l0: a29(r145,l1))(cost 0)
      Pushing a68(r146,l0: a27(r146,l1))(cost 0)
      Pushing a67(r147,l0: a26(r147,l1))(cost 0)
      Pushing a1(r205,l0)(potential spill: pri=11, cost=1710)
        Making a71(r143,l0: a30(r143,l1)) colorable
        Making a73(r142,l0: a32(r142,l1)) colorable
      Forming thread by copy 36:a73r142-a74r140 (freq=55):
        Result (freq=1780): a73r142(890) a74r140(890)
        Making a74(r140,l0: a33(r140,l1)) colorable
        Making a81(r189,l0: a40(r189,l1)) colorable
        Making a82(r132,l0: a41(r132,l1)) colorable
        Making a84(r187,l0: a43(r187,l1)) colorable
        Making a86(r129,l0: a45(r129,l1)) colorable
        Making a107(r163,l0: a66(r163,l1)) colorable
      Forming thread by copy 30:a82r132-a83r130 (freq=55):
        Result (freq=1780): a82r132(890) a83r130(890)
      Forming thread by copy 46:a86r129-a87r127 (freq=18):
        Result (freq=604): a86r129(302) a87r127(302)
      Pushing a86(r129,l0: a45(r129,l1))(cost 3020)
      Pushing a107(r163,l0: a66(r163,l1))(cost 8900)
      Pushing a84(r187,l0: a43(r187,l1))(cost 8900)
        Making a83(r130,l0: a42(r130,l1)) colorable
      Pushing a81(r189,l0: a40(r189,l1))(cost 8900)
      Pushing a83(r130,l0: a42(r130,l1))(cost 8900)
      Pushing a82(r132,l0: a41(r132,l1))(cost 8900)
      Pushing a74(r140,l0: a33(r140,l1))(cost 8900)
      Pushing a73(r142,l0: a32(r142,l1))(cost 8900)
      Pushing a71(r143,l0: a30(r143,l1))(cost 8900)
      Pushing a2(r204,l0)(potential spill: pri=13, cost=2030)
        Making a76(r139,l0: a35(r139,l1)) colorable
        Making a79(r192,l0: a38(r192,l1)) colorable
      Forming thread by copy 32:a79r192-a80r191 (freq=55):
        Result (freq=1780): a79r192(890) a80r191(890)
        Making a80(r191,l0: a39(r191,l1)) colorable
        Making a87(r127,l0: a46(r127,l1)) colorable
        Making a89(r126,l0: a48(r126,l1)) colorable
        Making a106(r165,l0: a65(r165,l1)) colorable
      Forming thread by copy 34:a76r139-a77r134 (freq=55):
        Result (freq=1780): a76r139(890) a77r134(890)
      Forming thread by copy 44:a89r126-a90r125 (freq=18):
        Result (freq=604): a89r126(302) a90r125(302)
      Pushing a89(r126,l0: a48(r126,l1))(cost 3020)
      Pushing a87(r127,l0: a46(r127,l1))(cost 3020)
      Pushing a106(r165,l0: a65(r165,l1))(cost 8900)
      Pushing a80(r191,l0: a39(r191,l1))(cost 8900)
      Pushing a79(r192,l0: a38(r192,l1))(cost 8900)
      Pushing a76(r139,l0: a35(r139,l1))(cost 8900)
      Pushing a3(r203,l0)(potential spill: pri=16, cost=2490)
      Forming thread by copy 29:a69r131-a84r187 (freq=55):
        Result (freq=2670): a69r131(1780) a84r187(890)
        Making a69(r131,l0: a28(r131,l1)) colorable
      Forming thread by copy 31:a75r154-a81r189 (freq=55):
        Result (freq=2225): a75r154(1335) a81r189(890)
        Making a75(r154,l0: a34(r154,l1)) colorable
        Making a77(r134,l0: a36(r134,l1)) colorable
      Forming thread by copy 33:a78r193-a79r192 (freq=55):
        Result (freq=2670): a78r193(890) a79r192(890) a80r191(890)
        Making a78(r193,l0: a37(r193,l1)) colorable
        Making a90(r125,l0: a49(r125,l1)) colorable
        Making a92(r124,l0: a51(r124,l1)) colorable
      Forming thread by copy 43:a92r124-a93r123 (freq=18):
        Result (freq=604): a92r124(302) a93r123(302)
        Making a93(r123,l0: a52(r123,l1)) colorable
        Making a94(r122,l0: a53(r122,l1)) colorable
      Forming thread by copy 42:a94r122-a95r121 (freq=18):
        Result (freq=604): a94r122(302) a95r121(302)
        Making a95(r121,l0: a54(r121,l1)) colorable
        Making a96(r120,l0: a55(r120,l1)) colorable
      Forming thread by copy 41:a96r120-a97r118 (freq=18):
        Result (freq=604): a96r120(302) a97r118(302)
        Making a97(r118,l0: a56(r118,l1)) colorable
      Pushing a97(r118,l0: a56(r118,l1))(cost 3020)
      Pushing a96(r120,l0: a55(r120,l1))(cost 3020)
      Pushing a95(r121,l0: a54(r121,l1))(cost 3020)
      Pushing a94(r122,l0: a53(r122,l1))(cost 3020)
      Pushing a93(r123,l0: a52(r123,l1))(cost 3020)
      Pushing a92(r124,l0: a51(r124,l1))(cost 3020)
      Pushing a90(r125,l0: a49(r125,l1))(cost 3020)
      Pushing a77(r134,l0: a36(r134,l1))(cost 8900)
      Pushing a75(r154,l0: a34(r154,l1))(cost 13350)
      Pushing a78(r193,l0: a37(r193,l1))(cost 8900)
      Pushing a69(r131,l0: a28(r131,l1))(cost 17800)
      Pushing a4(r202,l0)(potential spill: pri=21, cost=3150)
        Making a98(r158,l0: a57(r158,l1)) colorable
        Making a105(r151,l0: a64(r151,l1)) colorable
      Forming thread by copy 49:a98r158-a100r116 (freq=36):
        Result (freq=2086): a98r158(887) a100r116(1199)
      Pushing a105(r151,l0: a64(r151,l1))(cost 8900)
      Pushing a98(r158,l0: a57(r158,l1))(cost 8870)
      Pushing a5(r201,l0)(potential spill: pri=27, cost=4080)
        Making a104(r170,l0: a63(r170,l1)) colorable
        Making a103(r174,l0: a62(r174,l1)) colorable
        Making a102(r176,l0: a61(r176,l1)) colorable
        Making a101(r177,l0: a60(r177,l1)) colorable
      Pushing a101(r177,l0: a60(r177,l1))(cost 440)
      Pushing a103(r174,l0: a62(r174,l1))(cost 640)
      Pushing a102(r176,l0: a61(r176,l1))(cost 1040)
        Making a0(r199,l0) colorable
        Making a6(r200,l0) colorable
        Making a7(r198,l0) colorable
        Making a8(r161,l0) colorable
        Making a9(r153,l0) colorable
      Forming thread by copy 0:a10r159-a13r206 (freq=110):
        Result (freq=5641): a10r159(5421) a13r206(220)
        Making a10(r159,l0) colorable
      Forming thread by copy 1:a11r160-a12r207 (freq=110):
        Result (freq=3110): a11r160(2890) a12r207(220)
        Making a11(r160,l0) colorable
        Making a72(r113,l0: a31(r113,l1)) colorable
        Making a91(r150,l0: a50(r150,l1)) colorable
      Forming thread by copy 53:a85r157-a107r163 (freq=55):
        Result (freq=2972): a85r157(2082) a107r163(890)
        Making a85(r157,l0: a44(r157,l1)) colorable
        Making a88(r117,l0: a47(r117,l1)) colorable
      Forming thread by copy 55:a99r152-a105r151 (freq=55):
        Result (freq=1780): a99r152(890) a105r151(890)
        Making a99(r152,l0: a58(r152,l1)) colorable
      Forming thread by copy 54:a100r116-a106r165 (freq=55):
        Result (freq=2976): a98r158(887) a106r165(890) a100r116(1199)
        Making a100(r116,l0: a59(r116,l1)) colorable
      Pushing a104(r170,l0: a63(r170,l1))(cost 1300)
      Pushing a0(r199,l0)(cost 5870)
      Pushing a7(r198,l0)(cost 9870)
      Pushing a88(r117,l0: a47(r117,l1))(cost 10410)
      Pushing a8(r161,l0)(cost 10800)
      Pushing a6(r200,l0)(cost 13050)
      Pushing a91(r150,l0: a50(r150,l1))(cost 14940)
      Pushing a99(r152,l0: a58(r152,l1))(cost 8900)
      Pushing a85(r157,l0: a44(r157,l1))(cost 20820)
      Pushing a100(r116,l0: a59(r116,l1))(cost 11990)
      Pushing a11(r160,l0)(cost 19780)
      Pushing a72(r113,l0: a31(r113,l1))(cost 22250)
      Pushing a10(r159,l0)(cost 54210)
      Pushing a9(r153,l0)(cost 58820)
      Popping a9(r153,l0)  -- assign reg 3
      Popping a10(r159,l0)  -- assign reg 0
      Popping a72(r113,l0: a31(r113,l1))  -- assign reg 2
      Popping a11(r160,l0)  -- assign reg 1
      Popping a100(r116,l0: a59(r116,l1))  -- assign reg 12
      Popping a85(r157,l0: a44(r157,l1))  -- assign reg 14
      Popping a99(r152,l0: a58(r152,l1))  -- assign reg 4
      Popping a91(r150,l0: a50(r150,l1))  -- assign reg 5
      Popping a6(r200,l0)  -- assign reg 6
      Popping a8(r161,l0)  -- assign reg 7
      Popping a88(r117,l0: a47(r117,l1))  -- assign reg 8
      Popping a7(r198,l0)  -- assign reg 9
      Popping a0(r199,l0)  -- assign reg 10
      Popping a104(r170,l0: a63(r170,l1))  -- assign reg 11
      Popping a102(r176,l0: a61(r176,l1))  -- assign reg 11
      Popping a103(r174,l0: a62(r174,l1))  -- assign reg 11
      Popping a101(r177,l0: a60(r177,l1))  -- assign reg 11
      Popping a5(r201,l0)  -- spill
      Popping a98(r158,l0: a57(r158,l1))  -- assign reg 12
      Popping a105(r151,l0: a64(r151,l1))  -- assign reg 4
      Popping a4(r202,l0)  -- spill
      Popping a69(r131,l0: a28(r131,l1))  -- assign reg 4
      Popping a78(r193,l0: a37(r193,l1))  -- assign reg 5
      Popping a75(r154,l0: a34(r154,l1))  -- assign reg 12
      Popping a77(r134,l0: a36(r134,l1))  -- assign reg 14
      Popping a90(r125,l0: a49(r125,l1))  -- assign reg 4
      Popping a92(r124,l0: a51(r124,l1))  -- assign reg 4
      Popping a93(r123,l0: a52(r123,l1))  -- assign reg 4
      Popping a94(r122,l0: a53(r122,l1))  -- assign reg 4
      Popping a95(r121,l0: a54(r121,l1))  -- assign reg 4
      Popping a96(r120,l0: a55(r120,l1))  -- assign reg 4
      Popping a97(r118,l0: a56(r118,l1))  -- assign reg 4
      Popping a3(r203,l0)  -- spill
      Popping a76(r139,l0: a35(r139,l1))  -- assign reg 5
      Popping a79(r192,l0: a38(r192,l1))  -- assign reg 5
      Popping a80(r191,l0: a39(r191,l1))  -- assign reg 5
      Popping a106(r165,l0: a65(r165,l1))  -- assign reg 12
      Popping a87(r127,l0: a46(r127,l1))  -- assign reg 4
      Popping a89(r126,l0: a48(r126,l1))  -- assign reg 4
      Popping a2(r204,l0)  -- spill
      Popping a71(r143,l0: a30(r143,l1))  -- assign reg 5
      Popping a73(r142,l0: a32(r142,l1))  -- assign reg 5
      Popping a74(r140,l0: a33(r140,l1))  -- assign reg 5
      Popping a82(r132,l0: a41(r132,l1))  -- assign reg 5
      Popping a83(r130,l0: a42(r130,l1))  -- assign reg 5
      Popping a81(r189,l0: a40(r189,l1))  -- assign reg 12
      Popping a84(r187,l0: a43(r187,l1))  -- assign reg 4
      Popping a107(r163,l0: a66(r163,l1))  -- assign reg 14
      Popping a86(r129,l0: a45(r129,l1))  -- assign reg 4
      Popping a1(r205,l0)  -- spill
      Popping a67(r147,l0: a26(r147,l1))  -- assign reg 4
      Popping a68(r146,l0: a27(r146,l1))  -- assign reg 2
      Popping a70(r145,l0: a29(r145,l1))  -- assign reg 2
      Popping a12(r207,l0)  -- assign reg 1
      Popping a13(r206,l0)  -- assign reg 0
Spilling a104r170 for a5r201
Spilling a103r174 for a5r201
Spilling a102r176 for a5r201
Spilling a101r177 for a5r201
Assigning 11 to a5r201
       a101(r177,l0: a60(r177,l1))  -- assign memory
       a103(r174,l0: a62(r174,l1))  -- assign memory
       a102(r176,l0: a61(r176,l1))  -- assign memory
       a104(r170,l0: a63(r170,l1))  -- assign memory

  Loop 1 (parent 0, header bb4, depth 1)
    bbs: 21(->22:l0) 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4
    all: 14r153 15r159 16r160 17r161 18r198 19r199 20r200 21r201 22r202 23r203 24r204 25r205 26r147 27r146 28r131 29r145 30r143 31r113 32r142 33r140 34r154 35r139 36r134 37r193 38r192 39r191 40r189 41r132 42r130 43r187 44r157 45r129 46r127 47r117 48r126 49r125 50r150 51r124 52r123 53r122 54r121 55r120 56r118 57r158 58r152 59r116 60r177 61r176 62r174 63r170 64r151 65r165 66r163
    modified regnos: 113 116 117 118 120 121 122 123 124 125 126 127 129 130 131 132 134 139 140 142 143 145 146 147 150 151 152 153 154 157 158 163 165 170 174 176 177 187 189 191 192 193
    border: 14r153 15r159 16r160 17r161 18r198 19r199 20r200 21r201 22r202 23r203 24r204 25r205
    Pressure: GENERAL_REGS=19
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-5 8 12 14)@903820
      Allocno a14r153 of GENERAL_REGS(14) has 9 avail. regs  0-5 8 12 14, node:  0-5 8 12 14 (confl regs =  13 15-106)
      Allocno a15r159 of GENERAL_REGS(14) has 9 avail. regs  0-5 8 12 14, node:  0-5 8 12 14 (confl regs =  13 15-106)
      Allocno a16r160 of GENERAL_REGS(14) has 9 avail. regs  0-5 8 12 14, node:  0-5 8 12 14 (confl regs =  13 15-106)
      Allocno a26r147 of GENERAL_REGS(14) has 9 avail. regs  0-5 8 12 14, node:  0-5 8 12 14 (confl regs =  13 15-106)
      Allocno a27r146 of GENERAL_REGS(14) has 9 avail. regs  0-5 8 12 14, node:  0-5 8 12 14 (confl regs =  13 15-106)
      Allocno a28r131 of GENERAL_REGS(14) has 9 avail. regs  0-5 8 12 14, node:  0-5 8 12 14 (confl regs =  13 15-106)
      Allocno a29r145 of GENERAL_REGS(14) has 9 avail. regs  0-5 8 12 14, node:  0-5 8 12 14 (confl regs =  13 15-106)
      Allocno a30r143 of GENERAL_REGS(14) has 9 avail. regs  0-5 8 12 14, node:  0-5 8 12 14 (confl regs =  13 15-106)
      Allocno a31r113 of GENERAL_REGS(14) has 9 avail. regs  0-5 8 12 14, node:  0-5 8 12 14 (confl regs =  13 15-106)
      Allocno a32r142 of GENERAL_REGS(14) has 9 avail. regs  0-5 8 12 14, node:  0-5 8 12 14 (confl regs =  13 15-106)
      Allocno a33r140 of GENERAL_REGS(14) has 9 avail. regs  0-5 8 12 14, node:  0-5 8 12 14 (confl regs =  13 15-106)
      Allocno a34r154 of GENERAL_REGS(14) has 9 avail. regs  0-5 8 12 14, node:  0-5 8 12 14 (confl regs =  13 15-106)
      Allocno a35r139 of GENERAL_REGS(14) has 9 avail. regs  0-5 8 12 14, node:  0-5 8 12 14 (confl regs =  13 15-106)
      Allocno a36r134 of GENERAL_REGS(14) has 9 avail. regs  0-5 8 12 14, node:  0-5 8 12 14 (confl regs =  13 15-106)
      Allocno a37r193 of GENERAL_REGS(14) has 9 avail. regs  0-5 8 12 14, node:  0-5 8 12 14 (confl regs =  13 15-106)
      Allocno a38r192 of GENERAL_REGS(14) has 9 avail. regs  0-5 8 12 14, node:  0-5 8 12 14 (confl regs =  13 15-106)
      Allocno a39r191 of GENERAL_REGS(14) has 9 avail. regs  0-5 8 12 14, node:  0-5 8 12 14 (confl regs =  13 15-106)
      Allocno a40r189 of GENERAL_REGS(14) has 9 avail. regs  0-5 8 12 14, node:  0-5 8 12 14 (confl regs =  13 15-106)
      Allocno a41r132 of GENERAL_REGS(14) has 9 avail. regs  0-5 8 12 14, node:  0-5 8 12 14 (confl regs =  13 15-106)
      Allocno a42r130 of GENERAL_REGS(14) has 9 avail. regs  0-5 8 12 14, node:  0-5 8 12 14 (confl regs =  13 15-106)
      Allocno a43r187 of GENERAL_REGS(14) has 9 avail. regs  0-5 8 12 14, node:  0-5 8 12 14 (confl regs =  13 15-106)
      Allocno a44r157 of GENERAL_REGS(14) has 9 avail. regs  0-5 8 12 14, node:  0-5 8 12 14 (confl regs =  13 15-106)
      Allocno a45r129 of GENERAL_REGS(14) has 9 avail. regs  0-5 8 12 14, node:  0-5 8 12 14 (confl regs =  13 15-106)
      Allocno a46r127 of GENERAL_REGS(14) has 9 avail. regs  0-5 8 12 14, node:  0-5 8 12 14 (confl regs =  13 15-106)
      Allocno a47r117 of GENERAL_REGS(14) has 9 avail. regs  0-5 8 12 14, node:  0-5 8 12 14 (confl regs =  13 15-106)
      Allocno a48r126 of GENERAL_REGS(14) has 9 avail. regs  0-5 8 12 14, node:  0-5 8 12 14 (confl regs =  13 15-106)
      Allocno a49r125 of GENERAL_REGS(14) has 9 avail. regs  0-5 8 12 14, node:  0-5 8 12 14 (confl regs =  13 15-106)
      Allocno a50r150 of GENERAL_REGS(14) has 9 avail. regs  0-5 8 12 14, node:  0-5 8 12 14 (confl regs =  13 15-106)
      Allocno a51r124 of GENERAL_REGS(14) has 9 avail. regs  0-5 8 12 14, node:  0-5 8 12 14 (confl regs =  13 15-106)
      Allocno a52r123 of GENERAL_REGS(14) has 9 avail. regs  0-5 8 12 14, node:  0-5 8 12 14 (confl regs =  13 15-106)
      Allocno a53r122 of GENERAL_REGS(14) has 9 avail. regs  0-5 8 12 14, node:  0-5 8 12 14 (confl regs =  13 15-106)
      Allocno a54r121 of GENERAL_REGS(14) has 9 avail. regs  0-5 8 12 14, node:  0-5 8 12 14 (confl regs =  13 15-106)
      Allocno a55r120 of GENERAL_REGS(14) has 9 avail. regs  0-5 8 12 14, node:  0-5 8 12 14 (confl regs =  13 15-106)
      Allocno a56r118 of GENERAL_REGS(14) has 9 avail. regs  0-5 8 12 14, node:  0-5 8 12 14 (confl regs =  13 15-106)
      Allocno a57r158 of GENERAL_REGS(14) has 9 avail. regs  0-5 8 12 14, node:  0-5 8 12 14 (confl regs =  13 15-106)
      Allocno a58r152 of GENERAL_REGS(14) has 9 avail. regs  0-5 8 12 14, node:  0-5 8 12 14 (confl regs =  13 15-106)
      Allocno a59r116 of GENERAL_REGS(14) has 9 avail. regs  0-5 8 12 14, node:  0-5 8 12 14 (confl regs =  13 15-106)
      Allocno a60r177 of GENERAL_REGS(14) has 9 avail. regs  0-5 8 12 14, node:  0-5 8 12 14 (confl regs =  13 15-106)
      Allocno a61r176 of GENERAL_REGS(14) has 9 avail. regs  0-5 8 12 14, node:  0-5 8 12 14 (confl regs =  13 15-106)
      Allocno a62r174 of GENERAL_REGS(14) has 9 avail. regs  0-5 8 12 14, node:  0-5 8 12 14 (confl regs =  13 15-106)
      Allocno a63r170 of GENERAL_REGS(14) has 9 avail. regs  0-5 8 12 14, node:  0-5 8 12 14 (confl regs =  13 15-106)
      Allocno a64r151 of GENERAL_REGS(14) has 9 avail. regs  0-5 8 12 14, node:  0-5 8 12 14 (confl regs =  13 15-106)
      Allocno a65r165 of GENERAL_REGS(14) has 9 avail. regs  0-5 8 12 14, node:  0-5 8 12 14 (confl regs =  13 15-106)
      Allocno a66r163 of GENERAL_REGS(14) has 9 avail. regs  0-5 8 12 14, node:  0-5 8 12 14 (confl regs =  13 15-106)
      Forming thread by copy 3:a41r132-a42r130 (freq=55):
        Result (freq=1780): a41r132(890) a42r130(890)
      Forming thread by copy 5:a38r192-a39r191 (freq=55):
        Result (freq=1780): a38r192(890) a39r191(890)
      Forming thread by copy 6:a37r193-a38r192 (freq=55):
        Result (freq=2670): a37r193(890) a38r192(890) a39r191(890)
      Forming thread by copy 7:a35r139-a36r134 (freq=55):
        Result (freq=1780): a35r139(890) a36r134(890)
      Forming thread by copy 9:a32r142-a33r140 (freq=55):
        Result (freq=1780): a32r142(890) a33r140(890)
      Forming thread by copy 10:a29r145-a30r143 (freq=55):
        Result (freq=1780): a29r145(890) a30r143(890)
      Forming thread by copy 12:a26r147-a27r146 (freq=55):
        Result (freq=1780): a26r147(890) a27r146(890)
      Forming thread by copy 22:a57r158-a59r116 (freq=36):
        Result (freq=2086): a57r158(887) a59r116(1199)
      Forming thread by copy 14:a55r120-a56r118 (freq=18):
        Result (freq=604): a55r120(302) a56r118(302)
      Forming thread by copy 15:a53r122-a54r121 (freq=18):
        Result (freq=604): a53r122(302) a54r121(302)
      Forming thread by copy 16:a51r124-a52r123 (freq=18):
        Result (freq=604): a51r124(302) a52r123(302)
      Forming thread by copy 17:a48r126-a49r125 (freq=18):
        Result (freq=604): a48r126(302) a49r125(302)
      Forming thread by copy 19:a45r129-a46r127 (freq=18):
        Result (freq=604): a45r129(302) a46r127(302)
      Pushing a56(r118,l1)(cost 0)
      Pushing a55(r120,l1)(cost 0)
      Pushing a54(r121,l1)(cost 0)
      Pushing a53(r122,l1)(cost 0)
      Pushing a52(r123,l1)(cost 0)
      Pushing a51(r124,l1)(cost 0)
      Pushing a49(r125,l1)(cost 0)
      Pushing a48(r126,l1)(cost 0)
      Pushing a46(r127,l1)(cost 0)
      Pushing a45(r129,l1)(cost 0)
      Pushing a66(r163,l1)(cost 0)
      Pushing a65(r165,l1)(cost 0)
      Pushing a64(r151,l1)(cost 0)
      Pushing a43(r187,l1)(cost 0)
      Pushing a40(r189,l1)(cost 0)
      Pushing a42(r130,l1)(cost 0)
      Pushing a41(r132,l1)(cost 0)
      Pushing a36(r134,l1)(cost 0)
      Pushing a35(r139,l1)(cost 0)
      Forming thread by copy 4:a34r154-a40r189 (freq=55):
        Result (freq=2225): a34r154(1335) a40r189(890)
        Making a34(r154,l1) colorable
      Pushing a33(r140,l1)(cost 0)
      Pushing a32(r142,l1)(cost 0)
      Pushing a30(r143,l1)(cost 0)
      Pushing a29(r145,l1)(cost 0)
      Pushing a27(r146,l1)(cost 0)
      Forming thread by copy 2:a28r131-a43r187 (freq=55):
        Result (freq=2670): a28r131(1780) a43r187(890)
        Making a28(r131,l1) colorable
      Pushing a26(r147,l1)(cost 0)
      Pushing a57(r158,l1)(cost 0)
      Pushing a34(r154,l1)(cost 13350)
      Pushing a39(r191,l1)(cost 0)
      Pushing a38(r192,l1)(cost 0)
      Pushing a37(r193,l1)(cost 0)
      Pushing a28(r131,l1)(cost 17800)
      Pushing a47(r117,l1)(potential spill: pri=97, cost=10410)
        Making a63(r170,l1) colorable
        Making a62(r174,l1) colorable
        Making a61(r176,l1) colorable
        Making a60(r177,l1) colorable
      Pushing a60(r177,l1)(cost 440)
      Pushing a62(r174,l1)(cost 640)
      Pushing a61(r176,l1)(cost 1040)
        Making a14(r153,l1) colorable
        Making a15(r159,l1) colorable
        Making a16(r160,l1) colorable
        Making a31(r113,l1) colorable
        Making a50(r150,l1) colorable
      Forming thread by copy 26:a44r157-a66r163 (freq=55):
        Result (freq=2972): a44r157(2082) a66r163(890)
        Making a44(r157,l1) colorable
      Forming thread by copy 28:a58r152-a64r151 (freq=55):
        Result (freq=1780): a58r152(890) a64r151(890)
        Making a58(r152,l1) colorable
      Forming thread by copy 27:a59r116-a65r165 (freq=55):
        Result (freq=2976): a57r158(887) a65r165(890) a59r116(1199)
        Making a59(r116,l1) colorable
      Pushing a63(r170,l1)(cost 1300)
      Pushing a50(r150,l1)(cost 14940)
      Pushing a58(r152,l1)(cost 8900)
      Pushing a16(r160,l1)(cost 19760)
      Pushing a44(r157,l1)(cost 20820)
      Pushing a59(r116,l1)(cost 11990)
      Pushing a31(r113,l1)(cost 22250)
      Pushing a15(r159,l1)(cost 55070)
      Pushing a14(r153,l1)(cost 59810)
      Popping a14(r153,l1)  -- assign reg 3
      Popping a15(r159,l1)  -- assign reg 0
      Popping a31(r113,l1)  -- assign reg 2
      Popping a59(r116,l1)  -- assign reg 4
      Popping a44(r157,l1)  -- assign reg 5
      Popping a16(r160,l1)  -- assign reg 1
      Popping a58(r152,l1)  -- assign reg 12
      Popping a50(r150,l1)  -- assign reg 14
      Popping a63(r170,l1)  -- assign reg 8
      Popping a61(r176,l1)  -- assign reg 8
      Popping a62(r174,l1)  -- assign reg 8
      Popping a60(r177,l1)  -- assign reg 8
      Popping a47(r117,l1)  -- spill
      Popping a28(r131,l1)  -- assign reg 4
      Popping a37(r193,l1)  -- assign reg 5
      Popping a38(r192,l1)  -- assign reg 5
      Popping a39(r191,l1)  -- assign reg 5
      Popping a34(r154,l1)  -- assign reg 12
      Popping a57(r158,l1)  -- assign reg 4
      Popping a26(r147,l1)  -- assign reg 4
      Popping a27(r146,l1)  -- assign reg 2
      Popping a29(r145,l1)  -- assign reg 2
      Popping a30(r143,l1)  -- assign reg 5
      Popping a32(r142,l1)  -- assign reg 5
      Popping a33(r140,l1)  -- assign reg 5
      Popping a35(r139,l1)  -- assign reg 5
      Popping a36(r134,l1)  -- assign reg 14
      Popping a41(r132,l1)  -- assign reg 5
      Popping a42(r130,l1)  -- assign reg 5
      Popping a40(r189,l1)  -- assign reg 12
      Popping a43(r187,l1)  -- assign reg 4
      Popping a64(r151,l1)  -- assign reg 12
      Popping a65(r165,l1)  -- assign reg 4
      Popping a66(r163,l1)  -- assign reg 5
      Popping a45(r129,l1)  -- assign reg 4
      Popping a46(r127,l1)  -- assign reg 4
      Popping a48(r126,l1)  -- assign reg 4
      Popping a49(r125,l1)  -- assign reg 4
      Popping a51(r124,l1)  -- assign reg 4
      Popping a52(r123,l1)  -- assign reg 4
      Popping a53(r122,l1)  -- assign reg 4
      Popping a54(r121,l1)  -- assign reg 4
      Popping a55(r120,l1)  -- assign reg 4
      Popping a56(r118,l1)  -- assign reg 4
Spilling a63r170 for a47r117
Spilling a62r174 for a47r117
Spilling a61r176 for a47r117
Spilling a60r177 for a47r117
Assigning 8 to a47r117
       a60(r177,l1)  -- assign memory
       a62(r174,l1)  -- assign memory
       a61(r176,l1)  -- assign memory
       a63(r170,l1)  -- assign memory
Disposition:
   31:r113 l1     2   59:r116 l1     4   47:r117 l1     8   56:r118 l1     4
   55:r120 l1     4   54:r121 l1     4   53:r122 l1     4   52:r123 l1     4
   51:r124 l1     4   49:r125 l1     4   48:r126 l1     4   46:r127 l1     4
   45:r129 l1     4   42:r130 l1     5   28:r131 l1     4   41:r132 l1     5
   36:r134 l1    14   35:r139 l1     5   33:r140 l1     5   32:r142 l1     5
   30:r143 l1     5   29:r145 l1     2   27:r146 l1     2   26:r147 l1     4
   50:r150 l1    14   64:r151 l1    12   58:r152 l1    12   14:r153 l1     3
    9:r153 l0     3   34:r154 l1    12   44:r157 l1     5   57:r158 l1     4
   15:r159 l1     0   10:r159 l0     0   16:r160 l1     1   11:r160 l0     1
   17:r161 l1     7    8:r161 l0     7   66:r163 l1     5   65:r165 l1     4
   63:r170 l1   mem   62:r174 l1   mem   61:r176 l1   mem   60:r177 l1   mem
   43:r187 l1     4   40:r189 l1    12   39:r191 l1     5   38:r192 l1     5
   37:r193 l1     5   18:r198 l1     9    7:r198 l0     9   19:r199 l1    10
    0:r199 l0    10   20:r200 l1     6    6:r200 l0     6   21:r201 l1    11
    5:r201 l0    11   22:r202 l1   mem    4:r202 l0   mem   23:r203 l1   mem
    3:r203 l0   mem   24:r204 l1   mem    2:r204 l0   mem   25:r205 l1   mem
    1:r205 l0   mem   13:r206 l0     0   12:r207 l0     1
New iteration of spill/restore move
      Changing RTL for loop 1 (header bb4)
  3 vs parent 3:      Creating newreg=208 from oldreg=153
  0 vs parent 0:      Creating newreg=209 from oldreg=159
  1 vs parent 1:      Creating newreg=210 from oldreg=160
rescanning insn with uid = 180.
rescanning insn with uid = 181.
rescanning insn with uid = 184.
rescanning insn with uid = 145.
rescanning insn with uid = 146.
rescanning insn with uid = 150.
rescanning insn with uid = 152.
rescanning insn with uid = 154.
rescanning insn with uid = 156.
rescanning insn with uid = 164.
rescanning insn with uid = 167.
rescanning insn with uid = 169.
rescanning insn with uid = 172.
rescanning insn with uid = 174.
rescanning insn with uid = 176.
rescanning insn with uid = 94.
rescanning insn with uid = 84.
rescanning insn with uid = 74.
rescanning insn with uid = 64.
rescanning insn with uid = 54.
rescanning insn with uid = 37.
rescanning insn with uid = 43.
rescanning insn with uid = 50.
rescanning insn with uid = 25.
rescanning insn with uid = 28.
rescanning insn with uid = 224.
rescanning insn with uid = 32.
scanning new insn with uid = 246.
scanning new insn with uid = 247.
scanning new insn with uid = 248.
    Adding cp56:a9r153-a14r208
    Adding range [89..89] to allocno a9r153
    Adding cp57:a10r159-a15r209
    Adding range [89..91] to allocno a10r159
    Adding cp58:a11r160-a16r210
    Adding range [89..93] to allocno a11r160
    Adding range [90..94] to allocno a14r208
    Adding range [92..94] to allocno a15r209
    Adding range [94..94] to allocno a16r210
    Adding range [89..94] to live through  allocno a8r161
    Adding range [89..94] to live through  allocno a7r198
    Adding range [89..94] to live through  allocno a0r199
    Adding range [89..94] to live through  allocno a6r200
    Adding range [89..94] to live through  allocno a5r201
    Adding range [89..94] to live through  allocno a4r202
    Adding range [89..94] to live through  allocno a3r203
    Adding range [89..94] to live through  allocno a2r204
    Adding range [89..94] to live through  allocno a1r205
    New r208: setting preferred GENERAL_REGS, alternative NO_REGS
    New r209: setting preferred GENERAL_REGS, alternative NO_REGS
    New r210: setting preferred GENERAL_REGS, alternative NO_REGS
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 23 n_edges 32 count 41 (  1.8)
;; 2 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22
;;
;; Loop 1
;;  header 4, latch 21
;;  depth 1, outer 0
;;  nodes: 4 21 20 19 18 17 9 13 15 7 11 16 14 12 10 8 6 5
;; 2 succs { 3 22 }
;; 3 succs { 4 }
;; 4 succs { 5 21 }
;; 5 succs { 6 17 }
;; 6 succs { 8 7 }
;; 7 succs { 18 }
;; 8 succs { 10 9 }
;; 9 succs { 18 }
;; 10 succs { 12 11 }
;; 11 succs { 18 }
;; 12 succs { 14 13 }
;; 13 succs { 18 }
;; 14 succs { 16 15 }
;; 15 succs { 18 }
;; 16 succs { 18 }
;; 17 succs { 18 }
;; 18 succs { 19 20 }
;; 19 succs { 20 }
;; 20 succs { 21 }
;; 21 succs { 4 22 }
;; 22 succs { 1 }
+++Costs: overall 18644, reg -3076, mem 21720, ld 0, st 0, move 582
+++       move loops 0, new jumps 0


HAL_GPIO_DeInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d} r3={1d} r7={1d,22u} r13={1d,22u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={10d,9u} r102={1d,22u} r103={1d,21u} r113={1d,4u} r116={1d,7u,7e} r117={1d,3u} r118={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r123={1d,1u} r124={1d,1u} r125={1d,1u} r126={1d,1u} r127={1d,1u} r129={1d,1u} r130={1d,1u} r131={1d,3u} r132={1d,1u} r134={1d,1u} r139={1d,1u} r140={1d,1u} r142={1d,1u} r143={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r150={1d,4u} r151={1d,2u} r152={1d,2u} r153={1d,1u} r154={1d,2u} r157={2d,4u} r158={7d,1u} r159={1d,1u} r160={1d,2u} r161={1d,2u} r163={1d,1u} r165={1d,1u} r170={1d,1u} r174={1d,1u} r176={1d,1u} r177={1d,1u} r187={1d,1u,1e} r189={1d,1u} r191={1d,1u} r192={1d,1u,1e} r193={1d,1u} r198={1d,2u} r199={1d,2u} r200={1d,8u} r201={1d,1u} r202={1d,1u} r203={1d,1u} r204={1d,1u} r205={1d,1u} r206={1d,1u} r207={1d,1u} r208={2d,10u,1e} r209={1d,15u,5e} r210={1d,4u} 
;;    total ref usage 331{101d,215u,15e} in 134{134 regular + 0 call} insns.
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 7 4 2 NOTE_INSN_DELETED)
(note 4 3 9 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 9 4 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":294:3 -1
     (nil))
(debug_insn 10 9 11 2 (var_location:SI position (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":294:12 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":295:3 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":296:3 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":299:3 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":300:3 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":303:3 -1
     (nil))
(debug_insn 16 15 17 2 (var_location:SI position (const_int 0 [0])) -1
     (nil))
(debug_insn 17 16 222 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":303:9 -1
     (nil))
(insn 222 17 223 2 (set (reg:SI 206)
        (reg:SI 0 r0 [ GPIOx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":293:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ GPIOx ])
        (nil)))
(insn 223 222 2 2 (set (reg:SI 207)
        (reg:SI 1 r1 [ GPIO_Pin ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":293:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ GPIO_Pin ])
        (nil)))
(insn 2 223 18 2 (set (reg/v/f:SI 159 [ GPIOx ])
        (reg:SI 206)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":293:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 206)
        (nil)))
(insn 18 2 19 2 (set (reg/v:SI 160 [ GPIO_Pin ])
        (reg:SI 207)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":303:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 207)
        (nil)))
(jump_insn 19 18 192 2 (parallel [
            (set (pc)
                (if_then_else (eq (reg/v:SI 160 [ GPIO_Pin ])
                        (const_int 0 [0]))
                    (label_ref:SI 190)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":303:9 1024 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 118111604 (nil)))
 -> 190)
(note 192 19 5 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 5 192 27 3 (set (reg/v:SI 153 [ position ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":294:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 27 5 45 3 (set (reg:SI 161)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":306:35 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn 45 27 111 3 (set (reg:SI 198)
        (const_int 15 [0xf])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":314:22 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 15 [0xf])
        (nil)))
(insn 111 45 53 3 (set (reg/f:SI 200)
        (const_int 1073808384 [0x40010400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":318:20 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073808384 [0x40010400])
        (nil)))
(insn 53 111 63 3 (set (reg:SI 201)
        (const_int 1207960576 [0x48000400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":315:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1207960576 [0x48000400])
        (nil)))
(insn 63 53 73 3 (set (reg:SI 202)
        (const_int 1207961600 [0x48000800])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":315:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1207961600 [0x48000800])
        (nil)))
(insn 73 63 83 3 (set (reg:SI 203)
        (const_int 1207962624 [0x48000c00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":315:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1207962624 [0x48000c00])
        (nil)))
(insn 83 73 93 3 (set (reg:SI 204)
        (const_int 1207963648 [0x48001000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":315:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1207963648 [0x48001000])
        (nil)))
(insn 93 83 147 3 (set (reg:SI 205)
        (const_int 1207964672 [0x48001400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":315:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1207964672 [0x48001400])
        (nil)))
(insn 147 93 246 3 (set (reg:SI 199)
        (const_int 3 [0x3])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":331:41 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 3 [0x3])
        (nil)))
(insn 246 147 247 3 (set (reg/v:SI 208 [orig:153 position ] [153])
        (reg/v:SI 153 [ position ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":331:41 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 153 [ position ])
        (nil)))
(insn 247 246 248 3 (set (reg/v/f:SI 209 [orig:159 GPIOx ] [159])
        (reg/v/f:SI 159 [ GPIOx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":331:41 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 159 [ GPIOx ])
        (nil)))
(insn 248 247 23 3 (set (reg/v:SI 210 [orig:160 GPIO_Pin ] [160])
        (reg/v:SI 160 [ GPIO_Pin ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":331:41 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 160 [ GPIO_Pin ])
        (nil)))
(code_label 23 248 24 4 45 (nil) [1 uses])
(note 24 23 29 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 29 24 25 4 NOTE_INSN_DELETED)
(debug_insn 25 29 26 4 (var_location:SI position (reg/v:SI 208 [orig:153 position ] [153])) -1
     (nil))
(debug_insn 26 25 28 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":306:5 -1
     (nil))
(insn 28 26 224 4 (set (reg:SI 113 [ _1 ])
        (ashift:SI (reg:SI 161)
            (reg/v:SI 208 [orig:153 position ] [153]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":306:35 147 {*arm_shiftsi3}
     (expr_list:REG_EQUAL (ashift:SI (const_int 1 [0x1])
            (reg/v:SI 208 [orig:153 position ] [153]))
        (nil)))
(debug_insn 224 28 30 4 (var_location:SI D#3 (and:SI (reg:SI 113 [ _1 ])
        (reg/v:SI 210 [orig:160 GPIO_Pin ] [160]))) -1
     (nil))
(debug_insn 30 224 31 4 (var_location:SI iocurrent (debug_expr:SI D#3)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":306:15 -1
     (nil))
(debug_insn 31 30 32 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":308:5 -1
     (nil))
(insn 32 31 33 4 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 113 [ _1 ])
                        (reg/v:SI 210 [orig:160 GPIO_Pin ] [160]))
                    (const_int 0 [0])))
            (set (reg/v:SI 150 [ iocurrent ])
                (and:SI (reg:SI 113 [ _1 ])
                    (reg/v:SI 210 [orig:160 GPIO_Pin ] [160])))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":308:8 91 {*andsi3_compare0}
     (nil))
(jump_insn 33 32 34 4 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 177)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":308:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 177)
(note 34 33 36 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 36 34 38 5 NOTE_INSN_DELETED)
(note 38 36 35 5 NOTE_INSN_DELETED)
(debug_insn 35 38 37 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":313:7 -1
     (nil))
(insn 37 35 237 5 (set (reg:SI 163)
        (and:SI (reg/v:SI 208 [orig:153 position ] [153])
            (const_int -4 [0xfffffffffffffffc]))) 90 {*arm_andsi3_insn}
     (nil))
(insn 237 37 238 5 (set (reg/f:SI 157 [ _74 ])
        (plus:SI (reg:SI 163)
            (const_int 1073741824 [0x40000000]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 163)
        (nil)))
(insn 238 237 43 5 (set (reg/f:SI 157 [ _74 ])
        (plus:SI (reg/f:SI 157 [ _74 ])
            (const_int 65536 [0x10000]))) 7 {*arm_addsi3}
     (nil))
(insn 43 238 44 5 (set (reg:SI 165)
        (and:SI (reg/v:SI 208 [orig:153 position ] [153])
            (const_int 3 [0x3]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":314:41 90 {*arm_andsi3_insn}
     (nil))
(insn 44 43 40 5 (set (reg:SI 116 [ _4 ])
        (ashift:SI (reg:SI 165)
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":314:29 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 165)
        (nil)))
(insn 40 44 41 5 (set (reg/v:SI 151 [ tmp ])
        (mem/v:SI (plus:SI (reg/f:SI 157 [ _74 ])
                (const_int 8 [0x8])) [5 MEM <volatile uint32_t> [(struct SYSCFG_TypeDef *)_74 + 8B]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":313:11 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 41 40 42 5 (var_location:SI tmp (reg/v:SI 151 [ tmp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":313:11 -1
     (nil))
(debug_insn 42 41 46 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":314:7 -1
     (nil))
(insn 46 42 47 5 (set (reg:SI 117 [ _5 ])
        (ashift:SI (reg:SI 198)
            (reg:SI 116 [ _4 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":314:22 147 {*arm_shiftsi3}
     (expr_list:REG_EQUAL (ashift:SI (const_int 15 [0xf])
            (reg:SI 116 [ _4 ]))
        (nil)))
(insn 47 46 48 5 (set (reg/v:SI 152 [ tmp ])
        (and:SI (reg:SI 117 [ _5 ])
            (reg/v:SI 151 [ tmp ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":314:11 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 151 [ tmp ])
        (nil)))
(debug_insn 48 47 49 5 (var_location:SI tmp (reg/v:SI 152 [ tmp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":314:11 -1
     (nil))
(debug_insn 49 48 50 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":315:7 -1
     (nil))
(insn 50 49 51 5 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 209 [orig:159 GPIOx ] [159])
            (const_int 1207959552 [0x48000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":315:19 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 51 50 52 5 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 197)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":315:19 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 197)
(note 52 51 54 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 54 52 55 6 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 209 [orig:159 GPIOx ] [159])
            (reg:SI 201))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":315:19 268 {*arm_cmpsi_insn}
     (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 209 [orig:159 GPIOx ] [159])
            (const_int 1207960576 [0x48000400]))
        (nil)))
(jump_insn 55 54 56 6 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 61)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":315:19 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 61)
(note 56 55 58 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 58 56 225 7 (set (reg:SI 158 [ _77 ])
        (ashift:SI (reg:SI 161)
            (reg:SI 116 [ _4 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":315:41 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
        (expr_list:REG_EQUAL (ashift:SI (const_int 1 [0x1])
                (reg:SI 116 [ _4 ]))
            (nil))))
(jump_insn 225 58 226 7 (set (pc)
        (label_ref 105)) 284 {*arm_jump}
     (nil)
 -> 105)
(barrier 226 225 61)
(code_label 61 226 62 8 48 (nil) [1 uses])
(note 62 61 64 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 64 62 65 8 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 209 [orig:159 GPIOx ] [159])
            (reg:SI 202))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":315:19 268 {*arm_cmpsi_insn}
     (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 209 [orig:159 GPIOx ] [159])
            (const_int 1207961600 [0x48000800]))
        (nil)))
(jump_insn 65 64 66 8 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 71)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":315:19 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 71)
(note 66 65 67 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 67 66 68 9 (set (reg:SI 170)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":315:41 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 2 [0x2])
        (nil)))
(insn 68 67 227 9 (set (reg:SI 158 [ _77 ])
        (ashift:SI (reg:SI 170)
            (reg:SI 116 [ _4 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":315:41 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 170)
        (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
            (expr_list:REG_EQUAL (ashift:SI (const_int 2 [0x2])
                    (reg:SI 116 [ _4 ]))
                (nil)))))
(jump_insn 227 68 228 9 (set (pc)
        (label_ref 105)) 284 {*arm_jump}
     (nil)
 -> 105)
(barrier 228 227 71)
(code_label 71 228 72 10 49 (nil) [1 uses])
(note 72 71 74 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 74 72 75 10 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 209 [orig:159 GPIOx ] [159])
            (reg:SI 203))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":315:19 268 {*arm_cmpsi_insn}
     (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 209 [orig:159 GPIOx ] [159])
            (const_int 1207962624 [0x48000c00]))
        (nil)))
(jump_insn 75 74 76 10 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 81)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":315:19 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 81)
(note 76 75 78 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 78 76 229 11 (set (reg:SI 158 [ _77 ])
        (ashift:SI (reg:SI 199)
            (reg:SI 116 [ _4 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":315:41 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
        (expr_list:REG_EQUAL (ashift:SI (const_int 3 [0x3])
                (reg:SI 116 [ _4 ]))
            (nil))))
(jump_insn 229 78 230 11 (set (pc)
        (label_ref 105)) 284 {*arm_jump}
     (nil)
 -> 105)
(barrier 230 229 81)
(code_label 81 230 82 12 50 (nil) [1 uses])
(note 82 81 84 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 84 82 85 12 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 209 [orig:159 GPIOx ] [159])
            (reg:SI 204))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":315:19 268 {*arm_cmpsi_insn}
     (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 209 [orig:159 GPIOx ] [159])
            (const_int 1207963648 [0x48001000]))
        (nil)))
(jump_insn 85 84 86 12 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 91)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":315:19 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 91)
(note 86 85 87 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 87 86 88 13 (set (reg:SI 174)
        (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":315:41 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 4 [0x4])
        (nil)))
(insn 88 87 231 13 (set (reg:SI 158 [ _77 ])
        (ashift:SI (reg:SI 174)
            (reg:SI 116 [ _4 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":315:41 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 174)
        (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
            (expr_list:REG_EQUAL (ashift:SI (const_int 4 [0x4])
                    (reg:SI 116 [ _4 ]))
                (nil)))))
(jump_insn 231 88 232 13 (set (pc)
        (label_ref 105)) 284 {*arm_jump}
     (nil)
 -> 105)
(barrier 232 231 91)
(code_label 91 232 92 14 51 (nil) [1 uses])
(note 92 91 94 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 94 92 95 14 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 209 [orig:159 GPIOx ] [159])
            (reg:SI 205))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":315:19 268 {*arm_cmpsi_insn}
     (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 209 [orig:159 GPIOx ] [159])
            (const_int 1207964672 [0x48001400]))
        (nil)))
(jump_insn 95 94 96 14 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 101)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":315:19 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 101)
(note 96 95 97 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 97 96 98 15 (set (reg:SI 176)
        (const_int 6 [0x6])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":315:41 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 6 [0x6])
        (nil)))
(insn 98 97 233 15 (set (reg:SI 158 [ _77 ])
        (ashift:SI (reg:SI 176)
            (reg:SI 116 [ _4 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":315:41 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 176)
        (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
            (expr_list:REG_EQUAL (ashift:SI (const_int 6 [0x6])
                    (reg:SI 116 [ _4 ]))
                (nil)))))
(jump_insn 233 98 234 15 (set (pc)
        (label_ref 105)) 284 {*arm_jump}
     (nil)
 -> 105)
(barrier 234 233 101)
(code_label 101 234 102 16 52 (nil) [1 uses])
(note 102 101 103 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 103 102 104 16 (set (reg:SI 177)
        (const_int 5 [0x5])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":315:41 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 5 [0x5])
        (nil)))
(insn 104 103 235 16 (set (reg:SI 158 [ _77 ])
        (ashift:SI (reg:SI 177)
            (reg:SI 116 [ _4 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":315:41 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 177)
        (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
            (expr_list:REG_EQUAL (ashift:SI (const_int 5 [0x5])
                    (reg:SI 116 [ _4 ]))
                (nil)))))
(jump_insn 235 104 236 16 (set (pc)
        (label_ref 105)) 284 {*arm_jump}
     (nil)
 -> 105)
(barrier 236 235 197)
(code_label 197 236 196 17 56 (nil) [1 uses])
(note 196 197 6 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 6 196 105 17 (set (reg:SI 158 [ _77 ])
        (const_int 0 [0])) 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 105 6 106 18 47 (nil) [6 uses])
(note 106 105 107 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 107 106 108 18 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 152 [ tmp ])
            (reg:SI 158 [ _77 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":315:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 158 [ _77 ])
        (expr_list:REG_DEAD (reg/v:SI 152 [ tmp ])
            (nil))))
(jump_insn 108 107 109 18 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 142)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":315:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 142)
(note 109 108 113 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(note 113 109 139 19 NOTE_INSN_DELETED)
(note 139 113 110 19 NOTE_INSN_DELETED)
(debug_insn 110 139 112 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":318:9 -1
     (nil))
(insn 112 110 114 19 (set (reg:SI 118 [ _7 ])
        (mem/v:SI (reg/f:SI 200) [1 MEM[(struct EXTI_TypeDef *)1073808384B].IMR1+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":318:20 728 {*thumb2_movsi_vfp}
     (nil))
(insn 114 112 116 19 (set (reg:SI 120 [ _9 ])
        (and:SI (not:SI (reg/v:SI 150 [ iocurrent ]))
            (reg:SI 118 [ _7 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":318:20 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg:SI 118 [ _7 ])
        (nil)))
(insn 116 114 117 19 (set (mem/v:SI (reg/f:SI 200) [1 MEM[(struct EXTI_TypeDef *)1073808384B].IMR1+0 S4 A64])
        (reg:SI 120 [ _9 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":318:20 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 120 [ _9 ])
        (nil)))
(debug_insn 117 116 119 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":319:9 -1
     (nil))
(insn 119 117 120 19 (set (reg:SI 121 [ _10 ])
        (mem/v:SI (plus:SI (reg/f:SI 200)
                (const_int 4 [0x4])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].EMR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":319:20 728 {*thumb2_movsi_vfp}
     (nil))
(insn 120 119 122 19 (set (reg:SI 122 [ _11 ])
        (and:SI (not:SI (reg/v:SI 150 [ iocurrent ]))
            (reg:SI 121 [ _10 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":319:20 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg:SI 121 [ _10 ])
        (nil)))
(insn 122 120 123 19 (set (mem/v:SI (plus:SI (reg/f:SI 200)
                (const_int 4 [0x4])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].EMR1+0 S4 A32])
        (reg:SI 122 [ _11 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":319:20 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 122 [ _11 ])
        (nil)))
(debug_insn 123 122 125 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":322:9 -1
     (nil))
(insn 125 123 126 19 (set (reg:SI 123 [ _12 ])
        (mem/v:SI (plus:SI (reg/f:SI 200)
                (const_int 12 [0xc])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].FTSR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":322:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 126 125 128 19 (set (reg:SI 124 [ _13 ])
        (and:SI (not:SI (reg/v:SI 150 [ iocurrent ]))
            (reg:SI 123 [ _12 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":322:21 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg:SI 123 [ _12 ])
        (nil)))
(insn 128 126 129 19 (set (mem/v:SI (plus:SI (reg/f:SI 200)
                (const_int 12 [0xc])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].FTSR1+0 S4 A32])
        (reg:SI 124 [ _13 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":322:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 124 [ _13 ])
        (nil)))
(debug_insn 129 128 131 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":323:9 -1
     (nil))
(insn 131 129 132 19 (set (reg:SI 125 [ _14 ])
        (mem/v:SI (plus:SI (reg/f:SI 200)
                (const_int 8 [0x8])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].RTSR1+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":323:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 132 131 134 19 (set (reg:SI 126 [ _15 ])
        (and:SI (not:SI (reg/v:SI 150 [ iocurrent ]))
            (reg:SI 125 [ _14 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":323:21 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg/v:SI 150 [ iocurrent ])
        (expr_list:REG_DEAD (reg:SI 125 [ _14 ])
            (nil))))
(insn 134 132 135 19 (set (mem/v:SI (plus:SI (reg/f:SI 200)
                (const_int 8 [0x8])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].RTSR1+0 S4 A64])
        (reg:SI 126 [ _15 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":323:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 126 [ _15 ])
        (nil)))
(debug_insn 135 134 136 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":325:9 -1
     (nil))
(debug_insn 136 135 137 19 (var_location:SI tmp (reg:SI 117 [ _5 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":325:13 -1
     (nil))
(debug_insn 137 136 138 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":326:9 -1
     (nil))
(insn 138 137 140 19 (set (reg:SI 127 [ _16 ])
        (mem/v:SI (plus:SI (reg/f:SI 157 [ _74 ])
                (const_int 8 [0x8])) [5 MEM <volatile uint32_t> [(struct SYSCFG_TypeDef *)_74 + 8B]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":326:40 728 {*thumb2_movsi_vfp}
     (nil))
(insn 140 138 141 19 (set (reg:SI 129 [ _18 ])
        (and:SI (not:SI (reg:SI 117 [ _5 ]))
            (reg:SI 127 [ _16 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":326:40 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg:SI 127 [ _16 ])
        (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
            (nil))))
(insn 141 140 142 19 (set (mem/v:SI (plus:SI (reg/f:SI 157 [ _74 ])
                (const_int 8 [0x8])) [5 MEM <volatile uint32_t> [(struct SYSCFG_TypeDef *)_74 + 8B]+0 S4 A32])
        (reg:SI 129 [ _18 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":326:40 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 157 [ _74 ])
        (expr_list:REG_DEAD (reg:SI 129 [ _18 ])
            (nil))))
(code_label 142 141 143 20 53 (nil) [1 uses])
(note 143 142 153 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(note 153 143 160 20 NOTE_INSN_DELETED)
(note 160 153 165 20 NOTE_INSN_DELETED)
(note 165 160 170 20 NOTE_INSN_DELETED)
(note 170 165 144 20 NOTE_INSN_DELETED)
(debug_insn 144 170 145 20 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":331:7 -1
     (nil))
(insn 145 144 146 20 (set (reg:SI 130 [ _19 ])
        (mem/v:SI (reg/v/f:SI 209 [orig:159 GPIOx ] [159]) [1 GPIOx_49(D)->MODER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":331:20 728 {*thumb2_movsi_vfp}
     (nil))
(insn 146 145 148 20 (set (reg:SI 187)
        (ashift:SI (reg/v:SI 208 [orig:153 position ] [153])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":331:41 147 {*arm_shiftsi3}
     (nil))
(insn 148 146 149 20 (set (reg:SI 131 [ _21 ])
        (ashift:SI (reg:SI 199)
            (reg:SI 187))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":331:41 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 187)
        (expr_list:REG_EQUAL (ashift:SI (const_int 3 [0x3])
                (reg:SI 187))
            (nil))))
(insn 149 148 150 20 (set (reg:SI 132 [ _22 ])
        (ior:SI (reg:SI 130 [ _19 ])
            (reg:SI 131 [ _21 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":331:20 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 130 [ _19 ])
        (nil)))
(insn 150 149 151 20 (set (mem/v:SI (reg/v/f:SI 209 [orig:159 GPIOx ] [159]) [1 GPIOx_49(D)->MODER+0 S4 A32])
        (reg:SI 132 [ _22 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":331:20 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 132 [ _22 ])
        (nil)))
(debug_insn 151 150 152 20 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":334:7 -1
     (nil))
(insn 152 151 154 20 (set (reg:SI 189)
        (lshiftrt:SI (reg/v:SI 208 [orig:153 position ] [153])
            (const_int 3 [0x3]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":334:34 147 {*arm_shiftsi3}
     (nil))
(insn 154 152 156 20 (set (reg/f:SI 154 [ _64 ])
        (plus:SI (ashift:SI (reg:SI 189)
                (const_int 2 [0x2]))
            (reg/v/f:SI 209 [orig:159 GPIOx ] [159]))) 318 {*add_shiftsi}
     (expr_list:REG_DEAD (reg:SI 189)
        (nil)))
(insn 156 154 157 20 (set (reg:SI 191)
        (and:SI (reg/v:SI 208 [orig:153 position ] [153])
            (const_int 7 [0x7]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":334:58 90 {*arm_andsi3_insn}
     (nil))
(insn 157 156 159 20 (set (reg:SI 192)
        (ashift:SI (reg:SI 191)
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":334:67 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 191)
        (nil)))
(insn 159 157 155 20 (set (reg:SI 193)
        (ashift:SI (reg:SI 198)
            (reg:SI 192))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":334:44 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 192)
        (expr_list:REG_EQUAL (ashift:SI (const_int 15 [0xf])
                (reg:SI 192))
            (nil))))
(insn 155 159 161 20 (set (reg:SI 134 [ _24 ])
        (mem/v:SI (plus:SI (reg/f:SI 154 [ _64 ])
                (const_int 32 [0x20])) [2 MEM <volatile uint32_t> [(struct GPIO_TypeDef *)_64 + 32B]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":334:34 728 {*thumb2_movsi_vfp}
     (nil))
(insn 161 155 162 20 (set (reg:SI 139 [ _29 ])
        (and:SI (not:SI (reg:SI 193))
            (reg:SI 134 [ _24 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":334:34 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg:SI 193)
        (expr_list:REG_DEAD (reg:SI 134 [ _24 ])
            (nil))))
(insn 162 161 163 20 (set (mem/v:SI (plus:SI (reg/f:SI 154 [ _64 ])
                (const_int 32 [0x20])) [2 MEM <volatile uint32_t> [(struct GPIO_TypeDef *)_64 + 32B]+0 S4 A32])
        (reg:SI 139 [ _29 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":334:34 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 154 [ _64 ])
        (expr_list:REG_DEAD (reg:SI 139 [ _29 ])
            (nil))))
(debug_insn 163 162 164 20 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":337:7 -1
     (nil))
(insn 164 163 166 20 (set (reg:SI 140 [ _30 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 209 [orig:159 GPIOx ] [159])
                (const_int 12 [0xc])) [1 GPIOx_49(D)->PUPDR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":337:20 728 {*thumb2_movsi_vfp}
     (nil))
(insn 166 164 167 20 (set (reg:SI 142 [ _32 ])
        (and:SI (not:SI (reg:SI 131 [ _21 ]))
            (reg:SI 140 [ _30 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":337:20 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg:SI 140 [ _30 ])
        (nil)))
(insn 167 166 168 20 (set (mem/v:SI (plus:SI (reg/v/f:SI 209 [orig:159 GPIOx ] [159])
                (const_int 12 [0xc])) [1 GPIOx_49(D)->PUPDR+0 S4 A32])
        (reg:SI 142 [ _32 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":337:20 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 142 [ _32 ])
        (nil)))
(debug_insn 168 167 169 20 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":340:7 -1
     (nil))
(insn 169 168 171 20 (set (reg:SI 143 [ _33 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 209 [orig:159 GPIOx ] [159])
                (const_int 4 [0x4])) [1 GPIOx_49(D)->OTYPER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":340:22 728 {*thumb2_movsi_vfp}
     (nil))
(insn 171 169 172 20 (set (reg:SI 145 [ _35 ])
        (and:SI (not:SI (reg:SI 113 [ _1 ]))
            (reg:SI 143 [ _33 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":340:22 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg:SI 143 [ _33 ])
        (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
            (nil))))
(insn 172 171 173 20 (set (mem/v:SI (plus:SI (reg/v/f:SI 209 [orig:159 GPIOx ] [159])
                (const_int 4 [0x4])) [1 GPIOx_49(D)->OTYPER+0 S4 A32])
        (reg:SI 145 [ _35 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":340:22 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 145 [ _35 ])
        (nil)))
(debug_insn 173 172 174 20 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":343:7 -1
     (nil))
(insn 174 173 175 20 (set (reg:SI 146 [ _36 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 209 [orig:159 GPIOx ] [159])
                (const_int 8 [0x8])) [1 GPIOx_49(D)->OSPEEDR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":343:22 728 {*thumb2_movsi_vfp}
     (nil))
(insn 175 174 176 20 (set (reg:SI 147 [ _37 ])
        (and:SI (not:SI (reg:SI 131 [ _21 ]))
            (reg:SI 146 [ _36 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":343:22 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg:SI 146 [ _36 ])
        (expr_list:REG_DEAD (reg:SI 131 [ _21 ])
            (nil))))
(insn 176 175 177 20 (set (mem/v:SI (plus:SI (reg/v/f:SI 209 [orig:159 GPIOx ] [159])
                (const_int 8 [0x8])) [1 GPIOx_49(D)->OSPEEDR+0 S4 A32])
        (reg:SI 147 [ _37 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":343:22 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 147 [ _37 ])
        (nil)))
(code_label 177 176 178 21 46 (nil) [1 uses])
(note 178 177 183 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(note 183 178 179 21 NOTE_INSN_DELETED)
(debug_insn 179 183 180 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":346:5 -1
     (nil))
(insn 180 179 181 21 (set (reg/v:SI 208 [orig:153 position ] [153])
        (plus:SI (reg/v:SI 208 [orig:153 position ] [153])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":346:13 7 {*arm_addsi3}
     (nil))
(debug_insn 181 180 182 21 (var_location:SI position (reg/v:SI 208 [orig:153 position ] [153])) -1
     (nil))
(debug_insn 182 181 184 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":303:9 -1
     (nil))
(insn 184 182 185 21 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (lshiftrt:SI (reg/v:SI 210 [orig:160 GPIO_Pin ] [160])
                        (reg/v:SI 208 [orig:153 position ] [153]))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":303:9 149 {*shiftsi3_compare0_scratch}
     (nil))
(jump_insn 185 184 190 21 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 23)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":303:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 23)
(code_label 190 185 191 22 44 (nil) [1 uses])
(note 191 190 245 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(note 245 191 0 NOTE_INSN_DELETED)

;; Function HAL_GPIO_ReadPin (HAL_GPIO_ReadPin, funcdef_no=331, decl_uid=7516, cgraph_uid=335, symbol_order=334)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 124 uninteresting
Reg 118: local to bb 2 def dominates all uses has unique first use
Reg 125: local to bb 2 def dominates all uses has unique first use
Reg 113 uninteresting
Examining insn 2, def for 118
  all ok
Found def insn 26 for 125 to be not moveable
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 1 for finding pseudo/allocno costs

    r125: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r124: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r118: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r113,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a1(r125,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000
  a2(r118,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a3(r124,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000

   Insn 23(l0): point = 0
   Insn 27(l0): point = 2
   Insn 14(l0): point = 4
   Insn 10(l0): point = 6
   Insn 26(l0): point = 8
   Insn 2(l0): point = 10
   Insn 25(l0): point = 12
 a0(r113): [5..6]
 a1(r125): [5..8]
 a2(r118): [7..10]
 a3(r124): [11..12]
Compressing live ranges: from 15 to 6 - 40%
Ranges after the compression:
 a0(r113): [0..1]
 a1(r125): [0..3]
 a2(r118): [2..3]
 a3(r124): [4..5]
+++Allocating 24 bytes for conflict table (uncompressed size 32)
;; a0(r113,l0) conflicts: a1(r125,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r125,l0) conflicts: a0(r113,l0) a2(r118,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r118,l0) conflicts: a1(r125,l0)
;;     total conflict hard regs: 1
;;     conflict hard regs: 1

;; a3(r124,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a2(r118)<->a3(r124)@1000:move
  pref0:a3(r124)<-hr0@2000
  pref1:a1(r125)<-hr1@2000
  regions=1, blocks=3, points=6
    allocnos=4 (big 0), copies=1, conflicts=0, ranges=4

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 2
    all: 0r113 1r125 2r118 3r124
    modified regnos: 113 118 124 125
    border:
    Pressure: GENERAL_REGS=2
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@156000
          2:( 0 2-12 14)@156000
      Allocno a0r113 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a1r125 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a2r118 of GENERAL_REGS(14) has 13 avail. regs  0 2-12 14, node:  0 2-12 14 (confl regs =  1 13 15-106)
      Allocno a3r124 of ALL_REGS(46) has 13 avail. regs  0 2-12 14, node:  0 2-12 14 (confl regs =  1 13 15 48-106)
      Forming thread by copy 0:a2r118-a3r124 (freq=1000):
        Result (freq=4000): a2r118(2000) a3r124(2000)
      Pushing a1(r125,l0)(cost 0)
      Pushing a0(r113,l0)(cost 0)
      Pushing a3(r124,l0)(cost 0)
      Pushing a2(r118,l0)(cost 0)
      Popping a2(r118,l0)  -- assign reg 0
      Popping a3(r124,l0)  -- assign reg 0
      Popping a0(r113,l0)  -- assign reg 3
      Popping a1(r125,l0)  -- assign reg 1
Disposition:
    0:r113 l0     3    2:r118 l0     0    3:r124 l0     0    1:r125 l0     1
New iteration of spill/restore move
+++Costs: overall -56000, reg -56000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_GPIO_ReadPin

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} r102={1d,2u} r103={1d,1u} r113={1d,2u} r118={1d,1u} r124={1d,1u} r125={1d,2u} 
;;    total ref usage 49{31d,18u,0e} in 12{12 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 5 4 2 NOTE_INSN_DELETED)
(note 4 3 13 2 NOTE_INSN_FUNCTION_BEG)
(note 13 4 15 2 NOTE_INSN_DELETED)
(note 15 13 17 2 NOTE_INSN_DELETED)
(note 17 15 7 2 NOTE_INSN_DELETED)
(debug_insn 7 17 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":375:3 -1
     (nil))
(debug_insn 8 7 9 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":378:3 -1
     (nil))
(debug_insn 9 8 25 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":380:3 -1
     (nil))
(insn 25 9 2 2 (set (reg:SI 124)
        (reg:SI 0 r0 [ GPIOx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":374:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ GPIOx ])
        (nil)))
(insn 2 25 26 2 (set (reg/v/f:SI 118 [ GPIOx ])
        (reg:SI 124)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":374:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 124)
        (nil)))
(insn 26 2 10 2 (set (reg:SI 125)
        (reg:SI 1 r1 [ GPIO_Pin ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":374:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ GPIO_Pin ])
        (nil)))
(insn 10 26 11 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 118 [ GPIOx ])
                (const_int 16 [0x10])) [1 GPIOx_6(D)->IDR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":380:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 118 [ GPIOx ])
        (nil)))
(debug_insn 11 10 12 2 (var_location:QI bitstatus (ne:QI (and:SI (reg:SI 125)
            (reg:SI 113 [ _1 ]))
        (const_int 0 [0]))) -1
     (nil))
(debug_insn 12 11 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":388:3 -1
     (nil))
(insn 14 12 27 2 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 125)
                        (reg:SI 113 [ _1 ]))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":380:6 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 125)
        (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
            (nil))))
(insn 27 14 23 2 (set (reg/i:SI 0 r0)
        (if_then_else:SI (ne:SI (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (const_int 1 [0x1])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":389:1 986 {*thumb2_movsicc_insn}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (nil)))
(insn 23 27 28 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":389:1 -1
     (nil))
(note 28 23 0 NOTE_INSN_DELETED)

;; Function HAL_GPIO_WritePin (HAL_GPIO_WritePin, funcdef_no=332, decl_uid=7520, cgraph_uid=336, symbol_order=335)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5
;; 2 succs { 3 4 }
;; 3 succs { 5 }
;; 4 succs { 5 }
;; 5 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 118: local to bb 2 def dominates all uses has unique first use
Reg 119: local to bb 2 def dominates all uses has unique first use
Reg 120: local to bb 2 def dominates all uses has unique first use
Reg 115 uninteresting (no unique first use)
Reg 116 uninteresting (no unique first use)
Found def insn 28 for 118 to be not moveable
Found def insn 29 for 119 to be not moveable
Found def insn 30 for 120 to be not moveable
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5
;; 2 succs { 3 4 }
;; 3 succs { 5 }
;; 4 succs { 5 }
;; 5 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 1 for finding pseudo/allocno costs

    r120: preferred LO_REGS, alternative ALL_REGS, allocno ALL_REGS
    r119: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r118: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS

  a0(r115,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a1(r116,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a2(r120,l0) costs: LO_REGS:2000,2000 HI_REGS:6000,6000 CALLER_SAVE_REGS:6000,6000 EVEN_REG:6000,6000 GENERAL_REGS:4000,4000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000
  a3(r119,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000
  a4(r118,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000

   Insn 23(l0): point = 1
   Insn 31(l0): point = 4
   Insn 16(l0): point = 6
   Insn 12(l0): point = 9
   Insn 3(l0): point = 11
   Insn 2(l0): point = 13
   Insn 30(l0): point = 15
   Insn 29(l0): point = 17
   Insn 28(l0): point = 19
 a0(r115): [7..13] [2..3]
 a1(r116): [7..11] [2..3]
 a2(r120): [10..15]
 a3(r119): [12..17]
 a4(r118): [14..19]
Compressing live ranges: from 22 to 8 - 36%
Ranges after the compression:
 a0(r115): [0..5]
 a1(r116): [0..3]
 a2(r120): [2..7]
 a3(r119): [4..7]
 a4(r118): [6..7]
+++Allocating 40 bytes for conflict table (uncompressed size 40)
;; a0(r115,l0) conflicts: a1(r116,l0) a2(r120,l0) a3(r119,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r116,l0) conflicts: a0(r115,l0) a2(r120,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r120,l0) conflicts: a1(r116,l0) a0(r115,l0) a3(r119,l0) a4(r118,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r119,l0) conflicts: a0(r115,l0) a2(r120,l0) a4(r118,l0)
;;     total conflict hard regs: 2
;;     conflict hard regs: 2

;; a4(r118,l0) conflicts: a2(r120,l0) a3(r119,l0)
;;     total conflict hard regs: 1-2
;;     conflict hard regs: 1-2


  cp0:a0(r115)<->a4(r118)@1000:move
  cp1:a1(r116)<->a3(r119)@1000:move
  pref0:a4(r118)<-hr0@2000
  pref1:a3(r119)<-hr1@2000
  pref2:a2(r120)<-hr2@2000
  regions=1, blocks=6, points=8
    allocnos=5 (big 0), copies=2, conflicts=0, ranges=5

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 5 4 3 2
    all: 0r115 1r116 2r120 3r119 4r118
    modified regnos: 115 116 118 119 120
    border:
    Pressure: GENERAL_REGS=3
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@196000
          2:( 0-1 3-12 14)@116000
            3:( 0 3-12 14)@116000
      Allocno a0r115 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a1r116 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r120 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a3r119 of ALL_REGS(46) has 13 avail. regs  0-1 3-12 14, node:  0-1 3-12 14 (confl regs =  2 13 15 48-106)
      Allocno a4r118 of ALL_REGS(46) has 12 avail. regs  0 3-12 14, node:  0 3-12 14 (confl regs =  1-2 13 15 48-106)
      Forming thread by copy 0:a0r115-a4r118 (freq=1000):
        Result (freq=4000): a0r115(2000) a4r118(2000)
      Forming thread by copy 1:a1r116-a3r119 (freq=1000):
        Result (freq=4000): a1r116(2000) a3r119(2000)
      Pushing a2(r120,l0)(cost 0)
      Pushing a1(r116,l0)(cost 0)
      Pushing a3(r119,l0)(cost 0)
      Pushing a0(r115,l0)(cost 0)
      Pushing a4(r118,l0)(cost 0)
      Popping a4(r118,l0)  -- assign reg 0
      Popping a0(r115,l0)  -- assign reg 0
      Popping a3(r119,l0)  -- assign reg 1
      Popping a1(r116,l0)  -- assign reg 1
      Popping a2(r120,l0)  -- assign reg 2
Disposition:
    0:r115 l0     0    1:r116 l0     1    4:r118 l0     0    3:r119 l0     1
    2:r120 l0     2
New iteration of spill/restore move
+++Costs: overall -84000, reg -84000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_GPIO_WritePin

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 100 [cc]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d,1u} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d} r102={1d,5u} r103={1d,4u} r115={1d,2u} r116={1d,2u} r118={1d,1u} r119={1d,1u} r120={1d,1u} 
;;    total ref usage 60{31d,29u,0e} in 14{14 regular + 0 call} insns.
(note 1 0 6 NOTE_INSN_DELETED)
(note 6 1 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 4 6 5 2 NOTE_INSN_DELETED)
(note 5 4 11 2 NOTE_INSN_FUNCTION_BEG)
(note 11 5 8 2 NOTE_INSN_DELETED)
(debug_insn 8 11 9 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":410:3 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":411:3 -1
     (nil))
(debug_insn 10 9 28 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":413:3 -1
     (nil))
(insn 28 10 29 2 (set (reg:SI 118)
        (reg:SI 0 r0 [ GPIOx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":408:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ GPIOx ])
        (nil)))
(insn 29 28 30 2 (set (reg:SI 119)
        (reg:SI 1 r1 [ GPIO_Pin ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":408:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ GPIO_Pin ])
        (nil)))
(insn 30 29 2 2 (set (reg:SI 120)
        (reg:SI 2 r2 [ PinState ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":408:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ PinState ])
        (nil)))
(insn 2 30 3 2 (set (reg/v/f:SI 115 [ GPIOx ])
        (reg:SI 118)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":408:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 118)
        (nil)))
(insn 3 2 12 2 (set (reg/v:SI 116 [ GPIO_Pin ])
        (reg:SI 119)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":408:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 119)
        (nil)))
(jump_insn 12 3 13 2 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 120)
                        (const_int 0 [0]))
                    (label_ref 19)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":413:6 1024 {*thumb2_cbz}
     (expr_list:REG_DEAD (reg:SI 120)
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 536870916 (nil))))
 -> 19)
(note 13 12 14 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 14 13 16 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":415:5 -1
     (nil))
(insn 16 14 31 3 (set (mem/v:SI (plus:SI (reg/v/f:SI 115 [ GPIOx ])
                (const_int 24 [0x18])) [1 GPIOx_7(D)->BSRR+0 S4 A32])
        (reg/v:SI 116 [ GPIO_Pin ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":415:17 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 116 [ GPIO_Pin ])
        (expr_list:REG_DEAD (reg/v/f:SI 115 [ GPIOx ])
            (nil))))
(jump_insn 31 16 32 3 (set (pc)
        (label_ref 26)) 284 {*arm_jump}
     (nil)
 -> 26)
(barrier 32 31 19)
(code_label 19 32 20 4 75 (nil) [1 uses])
(note 20 19 21 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 21 20 23 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":419:5 -1
     (nil))
(insn 23 21 26 4 (set (mem/v:SI (plus:SI (reg/v/f:SI 115 [ GPIOx ])
                (const_int 40 [0x28])) [1 GPIOx_7(D)->BRR+0 S4 A32])
        (reg/v:SI 116 [ GPIO_Pin ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":419:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 116 [ GPIO_Pin ])
        (expr_list:REG_DEAD (reg/v/f:SI 115 [ GPIOx ])
            (nil))))
(code_label 26 23 27 5 74 (nil) [1 uses])
(note 27 26 33 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 33 27 0 NOTE_INSN_DELETED)

;; Function HAL_GPIO_TogglePin (HAL_GPIO_TogglePin, funcdef_no=333, decl_uid=7523, cgraph_uid=337, symbol_order=336)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 126 uninteresting
Reg 120: local to bb 2 def dominates all uses has unique first use
Reg 127: local to bb 2 def dominates all uses has unique first use
Reg 119: local to bb 2 def dominates all uses has unique first use
Reg 121 uninteresting
Reg 122: local to bb 2 def dominates all uses has unique first use
Reg 125 uninteresting
Reg 118 uninteresting
Found def insn 10 for 119 to be not moveable
Examining insn 2, def for 120
  all ok
Examining insn 14, def for 122
  all ok
Found def insn 23 for 127 to be not moveable
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 1 for finding pseudo/allocno costs

    r127: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r126: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r125: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r122: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r121: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r120: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r120,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:45000,45000 MEM:30000,30000
  a1(r118,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a2(r125,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a3(r122,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a4(r121,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:45000,45000 MEM:30000,30000
  a5(r119,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:45000,45000 MEM:30000,30000
  a6(r127,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000
  a7(r126,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000

   Insn 19(l0): point = 0
   Insn 18(l0): point = 2
   Insn 17(l0): point = 4
   Insn 14(l0): point = 6
   Insn 3(l0): point = 8
   Insn 10(l0): point = 10
   Insn 23(l0): point = 12
   Insn 2(l0): point = 14
   Insn 22(l0): point = 16
 a0(r120): [1..14]
 a1(r118): [1..2]
 a2(r125): [3..4]
 a3(r122): [3..6]
 a4(r121): [5..8]
 a5(r119): [5..10]
 a6(r127): [9..12]
 a7(r126): [15..16]
Compressing live ranges: from 19 to 10 - 52%
Ranges after the compression:
 a0(r120): [0..7]
 a1(r118): [0..1]
 a2(r125): [2..3]
 a3(r122): [2..5]
 a4(r121): [4..5]
 a5(r119): [4..7]
 a6(r127): [6..7]
 a7(r126): [8..9]
+++Allocating 56 bytes for conflict table (uncompressed size 64)
;; a0(r120,l0) conflicts: a1(r118,l0) a2(r125,l0) a3(r122,l0) a4(r121,l0) a5(r119,l0) a6(r127,l0)
;;     total conflict hard regs: 1
;;     conflict hard regs: 1

;; a1(r118,l0) conflicts: a0(r120,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r125,l0) conflicts: a0(r120,l0) a3(r122,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r122,l0) conflicts: a0(r120,l0) a2(r125,l0) a4(r121,l0) a5(r119,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a4(r121,l0) conflicts: a0(r120,l0) a3(r122,l0) a5(r119,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a5(r119,l0) conflicts: a0(r120,l0) a3(r122,l0) a4(r121,l0) a6(r127,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a6(r127,l0) conflicts: a0(r120,l0) a5(r119,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a7(r126,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a0(r120)<->a7(r126)@1000:move
  cp1:a4(r121)<->a6(r127)@1000:move
  cp2:a2(r125)<->a4(r121)@125:shuffle
  cp3:a2(r125)<->a5(r119)@125:shuffle
  cp4:a1(r118)<->a2(r125)@125:shuffle
  cp5:a1(r118)<->a3(r122)@125:shuffle
  pref0:a7(r126)<-hr0@2000
  pref1:a6(r127)<-hr1@2000
  regions=1, blocks=3, points=10
    allocnos=8 (big 0), copies=6, conflicts=0, ranges=8

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 2
    all: 0r120 1r118 2r125 3r122 4r121 5r119 6r127 7r126
    modified regnos: 118 119 120 121 122 125 126 127
    border:
    Pressure: GENERAL_REGS=4
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@356000
          2:( 0 2-12 14)@176000
      Allocno a0r120 of GENERAL_REGS(14) has 13 avail. regs  0 2-12 14, node:  0 2-12 14 (confl regs =  1 13 15-106)
      Allocno a1r118 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r125 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a3r122 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a4r121 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a5r119 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a6r127 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a7r126 of ALL_REGS(46) has 13 avail. regs  0 2-12 14, node:  0 2-12 14 (confl regs =  1 13 15 48-106)
      Forming thread by copy 0:a0r120-a7r126 (freq=1000):
        Result (freq=5000): a0r120(3000) a7r126(2000)
      Forming thread by copy 1:a4r121-a6r127 (freq=1000):
        Result (freq=5000): a4r121(3000) a6r127(2000)
      Forming thread by copy 2:a2r125-a4r121 (freq=125):
        Result (freq=7000): a2r125(2000) a4r121(3000) a6r127(2000)
      Forming thread by copy 4:a1r118-a2r125 (freq=125):
        Result (freq=9000): a1r118(2000) a2r125(2000) a4r121(3000) a6r127(2000)
      Pushing a3(r122,l0)(cost 0)
      Pushing a5(r119,l0)(cost 0)
      Pushing a7(r126,l0)(cost 0)
      Pushing a0(r120,l0)(cost 0)
      Pushing a6(r127,l0)(cost 0)
      Pushing a2(r125,l0)(cost 0)
      Pushing a1(r118,l0)(cost 0)
      Pushing a4(r121,l0)(cost 0)
      Popping a4(r121,l0)  -- assign reg 1
      Popping a1(r118,l0)  -- assign reg 1
      Popping a2(r125,l0)  -- assign reg 1
      Popping a6(r127,l0)  -- assign reg 1
      Popping a0(r120,l0)  -- assign reg 0
      Popping a7(r126,l0)  -- assign reg 0
      Popping a5(r119,l0)  -- assign reg 3
      Popping a3(r122,l0)  -- assign reg 2
Disposition:
    1:r118 l0     1    5:r119 l0     3    0:r120 l0     0    4:r121 l0     1
    3:r122 l0     2    2:r125 l0     1    7:r126 l0     0    6:r127 l0     1
New iteration of spill/restore move
+++Costs: overall -56000, reg -56000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_GPIO_TogglePin

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r118={1d,1u} r119={1d,3u} r120={1d,2u} r121={1d,2u} r122={1d,1u} r125={1d,1u} r126={1d,1u} r127={1d,1u} 
;;    total ref usage 54{33d,21u,0e} in 14{14 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 4 5 15 2 NOTE_INSN_FUNCTION_BEG)
(note 15 4 16 2 NOTE_INSN_DELETED)
(note 16 15 7 2 NOTE_INSN_DELETED)
(debug_insn 7 16 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":432:3 -1
     (nil))
(debug_insn 8 7 9 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":435:3 -1
     (nil))
(debug_insn 9 8 22 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":438:3 -1
     (nil))
(insn 22 9 2 2 (set (reg:SI 126)
        (reg:SI 0 r0 [ GPIOx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":431:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ GPIOx ])
        (nil)))
(insn 2 22 23 2 (set (reg/v/f:SI 120 [ GPIOx ])
        (reg:SI 126)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":431:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 126)
        (nil)))
(insn 23 2 10 2 (set (reg:SI 127)
        (reg:SI 1 r1 [ GPIO_Pin ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":431:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ GPIO_Pin ])
        (nil)))
(insn 10 23 11 2 (set (reg/v:SI 119 [ odr ])
        (mem/v:SI (plus:SI (reg/v/f:SI 120 [ GPIOx ])
                (const_int 20 [0x14])) [1 GPIOx_8(D)->ODR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":438:7 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 11 10 12 2 (var_location:SI odr (reg/v:SI 119 [ odr ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":438:7 -1
     (nil))
(debug_insn 12 11 3 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":441:3 -1
     (nil))
(insn 3 12 14 2 (set (reg/v:SI 121 [ GPIO_Pin ])
        (reg:SI 127)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":431:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 127)
        (nil)))
(insn 14 3 17 2 (set (reg:SI 122)
        (and:SI (reg/v:SI 121 [ GPIO_Pin ])
            (reg/v:SI 119 [ odr ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":441:23 90 {*arm_andsi3_insn}
     (nil))
(insn 17 14 18 2 (set (reg:SI 125)
        (and:SI (not:SI (reg/v:SI 119 [ odr ]))
            (reg/v:SI 121 [ GPIO_Pin ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":441:59 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg/v:SI 121 [ GPIO_Pin ])
        (expr_list:REG_DEAD (reg/v:SI 119 [ odr ])
            (nil))))
(insn 18 17 19 2 (set (reg:SI 118 [ _6 ])
        (ior:SI (ashift:SI (reg:SI 122)
                (const_int 16 [0x10]))
            (reg:SI 125))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":441:51 320 {*orr_shiftsi}
     (expr_list:REG_DEAD (reg:SI 125)
        (expr_list:REG_DEAD (reg:SI 122)
            (nil))))
(insn 19 18 24 2 (set (mem/v:SI (plus:SI (reg/v/f:SI 120 [ GPIOx ])
                (const_int 24 [0x18])) [1 GPIOx_8(D)->BSRR+0 S4 A32])
        (reg:SI 118 [ _6 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":441:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 120 [ GPIOx ])
        (expr_list:REG_DEAD (reg:SI 118 [ _6 ])
            (nil))))
(note 24 19 0 NOTE_INSN_DELETED)

;; Function HAL_GPIO_LockPin (HAL_GPIO_LockPin, funcdef_no=334, decl_uid=7526, cgraph_uid=338, symbol_order=337)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 125 uninteresting
Reg 114: local to bb 2 def dominates all uses has unique first use
Reg 133 uninteresting
Reg 124: local to bb 2 def dominates all uses has unique first use
Reg 132: local to bb 2 def dominates all uses has unique first use
Reg 115 uninteresting
Reg 123: local to bb 2 def dominates all uses has unique first use
Reg 116 uninteresting
Reg 117 uninteresting
Reg 118 uninteresting
Reg 119 uninteresting
Reg 128 uninteresting
Found def insn 14 for 114 to be not moveable
Examining insn 2, def for 123
  all ok
Examining insn 3, def for 124
  all ok
Found def insn 42 for 132 to be not moveable
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 125: (insn_list:REG_DEP_TRUE 8 (nil))

Pass 1 for finding pseudo/allocno costs

    r133: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r132: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r128: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r125: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r124: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r123: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r128,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a1(r119,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a2(r123,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:90000,90000 VFP_LO_REGS:90000,90000 ALL_REGS:90000,90000 MEM:60000,60000
  a3(r118,l0) costs: LO_REGS:0,0 HI_REGS:4000,4000 CALLER_SAVE_REGS:4000,4000 EVEN_REG:4000,4000 GENERAL_REGS:4000,4000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a4(r117,l0) costs: LO_REGS:0,0 HI_REGS:4000,4000 CALLER_SAVE_REGS:4000,4000 EVEN_REG:4000,4000 GENERAL_REGS:4000,4000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a5(r124,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:45000,45000 MEM:30000,30000
  a6(r116,l0) costs: LO_REGS:0,0 HI_REGS:4000,4000 CALLER_SAVE_REGS:4000,4000 EVEN_REG:4000,4000 GENERAL_REGS:4000,4000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a7(r132,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000
  a8(r115,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a9(r114,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a10(r133,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000
  a11(r125,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000

   Insn 40(l0): point = 0
   Insn 39(l0): point = 2
   Insn 31(l0): point = 4
   Insn 29(l0): point = 6
   Insn 27(l0): point = 8
   Insn 26(l0): point = 10
   Insn 24(l0): point = 12
   Insn 23(l0): point = 14
   Insn 21(l0): point = 16
   Insn 19(l0): point = 18
   Insn 18(l0): point = 20
   Insn 2(l0): point = 22
   Insn 16(l0): point = 24
   Insn 15(l0): point = 26
   Insn 42(l0): point = 28
   Insn 3(l0): point = 30
   Insn 43(l0): point = 32
   Insn 14(l0): point = 34
   Insn 9(l0): point = 36
   Insn 8(l0): point = 38
 a0(r128): [3..4]
 a1(r119): [5..6]
 a2(r123): [7..22]
 a3(r118): [9..10]
 a4(r117): [13..14]
 a5(r124): [17..30]
 a6(r116): [19..20]
 a7(r132): [23..28]
 a8(r115): [25..26]
 a9(r114): [27..34]
 a10(r133): [31..32]
 a11(r125): [37..38]
Compressing live ranges: from 41 to 18 - 43%
Ranges after the compression:
 a0(r128): [0..1]
 a1(r119): [2..3]
 a2(r123): [4..9]
 a3(r118): [4..5]
 a4(r117): [6..7]
 a5(r124): [8..13]
 a6(r116): [8..9]
 a7(r132): [10..13]
 a8(r115): [10..11]
 a9(r114): [12..15]
 a10(r133): [14..15]
 a11(r125): [16..17]
+++Allocating 72 bytes for conflict table (uncompressed size 96)
;; a0(r128,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r119,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r123,l0) conflicts: a3(r118,l0) a4(r117,l0) a6(r116,l0) a5(r124,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r118,l0) conflicts: a2(r123,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a4(r117,l0) conflicts: a2(r123,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a5(r124,l0) conflicts: a2(r123,l0) a6(r116,l0) a8(r115,l0) a7(r132,l0) a9(r114,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a6(r116,l0) conflicts: a2(r123,l0) a5(r124,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a7(r132,l0) conflicts: a5(r124,l0) a8(r115,l0) a9(r114,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a8(r115,l0) conflicts: a5(r124,l0) a7(r132,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a9(r114,l0) conflicts: a5(r124,l0) a7(r132,l0) a10(r133,l0)
;;     total conflict hard regs: 0-1
;;     conflict hard regs: 0-1

;; a10(r133,l0) conflicts: a9(r114,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a11(r125,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a5(r124)<->a10(r133)@1000:move
  cp1:a8(r115)<->a9(r114)@125:shuffle
  cp2:a2(r123)<->a7(r132)@1000:move
  cp3:a0(r128)<->a1(r119)@125:shuffle
  pref0:a10(r133)<-hr1@2000
  pref1:a7(r132)<-hr0@2000
  pref2:a0(r128)<-hr0@125
  regions=1, blocks=3, points=18
    allocnos=12 (big 0), copies=4, conflicts=0, ranges=12

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 2
    all: 0r128 1r119 2r123 3r118 4r117 5r124 6r116 7r132 8r115 9r114 10r133 11r125
    modified regnos: 114 115 116 117 118 119 123 124 125 128 132 133
    border:
    Pressure: GENERAL_REGS=3
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@476500
          2:( 1-12 14)@176000
            3:( 2-12 14)@80000
      Allocno a0r128 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a1r119 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r123 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a3r118 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a4r117 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a5r124 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a6r116 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a7r132 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a8r115 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a9r114 of GENERAL_REGS(14) has 12 avail. regs  2-12 14, node:  2-12 14 (confl regs =  0-1 13 15-106)
      Allocno a10r133 of ALL_REGS(46) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15 48-106)
      Allocno a11r125 of GENERAL_REGS(14) has 12 avail. regs  2-12 14, node:  2-12 14 (confl regs =  0-1 13 15-106)
      Forming thread by copy 0:a5r124-a10r133 (freq=1000):
        Result (freq=5000): a5r124(3000) a10r133(2000)
      Forming thread by copy 2:a2r123-a7r132 (freq=1000):
        Result (freq=8000): a2r123(6000) a7r132(2000)
      Forming thread by copy 1:a8r115-a9r114 (freq=125):
        Result (freq=4000): a8r115(2000) a9r114(2000)
      Forming thread by copy 3:a0r128-a1r119 (freq=125):
        Result (freq=4000): a0r128(2000) a1r119(2000)
      Pushing a11(r125,l0)(cost 0)
      Pushing a6(r116,l0)(cost 0)
      Pushing a4(r117,l0)(cost 0)
      Pushing a3(r118,l0)(cost 0)
      Pushing a8(r115,l0)(cost 0)
      Pushing a9(r114,l0)(cost 0)
      Pushing a1(r119,l0)(cost 0)
      Pushing a0(r128,l0)(cost 0)
      Pushing a10(r133,l0)(cost 0)
      Pushing a5(r124,l0)(cost 0)
      Pushing a7(r132,l0)(cost 0)
      Pushing a2(r123,l0)(cost 0)
      Popping a2(r123,l0)  -- assign reg 0
      Popping a7(r132,l0)  -- assign reg 0
      Popping a5(r124,l0)  -- assign reg 1
      Popping a10(r133,l0)  -- assign reg 1
      Popping a0(r128,l0)  -- assign reg 0
      Popping a1(r119,l0)  -- assign reg 0
      Popping a9(r114,l0)  -- assign reg 3
      Popping a8(r115,l0)  -- assign reg 3
      Popping a3(r118,l0)  -- assign reg 3
      Popping a4(r117,l0)  -- assign reg 3
      Popping a6(r116,l0)  -- assign reg 3
      Popping a11(r125,l0)  -- assign reg 3
Disposition:
    9:r114 l0     3    8:r115 l0     3    6:r116 l0     3    4:r117 l0     3
    3:r118 l0     3    1:r119 l0     0    2:r123 l0     0    5:r124 l0     1
   11:r125 l0     3    0:r128 l0     0    7:r132 l0     0   10:r133 l0     1
New iteration of spill/restore move
+++Costs: overall -56250, reg -56250, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_GPIO_LockPin

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,8u} r103={1d,1u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r123={1d,5u} r124={1d,2u} r125={1d,1u} r128={1d,1u} r132={1d,1u} r133={1d,1u} 
;;    total ref usage 72{38d,34u,0e} in 29{29 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 4 5 30 2 NOTE_INSN_FUNCTION_BEG)
(note 30 4 33 2 NOTE_INSN_DELETED)
(note 33 30 34 2 NOTE_INSN_DELETED)
(note 34 33 7 2 NOTE_INSN_DELETED)
(debug_insn 7 34 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":457:3 -1
     (nil))
(insn 8 7 9 2 (set (reg:SI 125)
        (const_int 65536 [0x10000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":457:17 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 65536 [0x10000])
        (nil)))
(insn 9 8 10 2 (set (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -4 [0xfffffffffffffffc])) [1 tmp+0 S4 A32])
        (reg:SI 125)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":457:17 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 125)
        (nil)))
(debug_insn 10 9 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":460:3 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":461:3 -1
     (nil))
(debug_insn 12 11 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":464:3 -1
     (nil))
(insn 14 12 43 2 (set (reg:SI 114 [ tmp.13_2 ])
        (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -4 [0xfffffffffffffffc])) [1 tmp+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":464:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 43 14 3 2 (set (reg:SI 133)
        (reg:SI 1 r1 [ GPIO_Pin ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":456:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ GPIO_Pin ])
        (nil)))
(insn 3 43 42 2 (set (reg/v:SI 124 [ GPIO_Pin ])
        (reg:SI 133)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":456:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 133)
        (nil)))
(insn 42 3 15 2 (set (reg:SI 132)
        (reg:SI 0 r0 [ GPIOx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":456:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ GPIOx ])
        (nil)))
(insn 15 42 16 2 (set (reg:SI 115 [ _3 ])
        (ior:SI (reg/v:SI 124 [ GPIO_Pin ])
            (reg:SI 114 [ tmp.13_2 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":464:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ tmp.13_2 ])
        (nil)))
(insn 16 15 17 2 (set (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -4 [0xfffffffffffffffc])) [1 tmp+0 S4 A32])
        (reg:SI 115 [ _3 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":464:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(debug_insn 17 16 2 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":466:3 -1
     (nil))
(insn 2 17 18 2 (set (reg/v/f:SI 123 [ GPIOx ])
        (reg:SI 132)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":456:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 132)
        (nil)))
(insn 18 2 19 2 (set (reg:SI 116 [ tmp.14_4 ])
        (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -4 [0xfffffffffffffffc])) [1 tmp+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":466:15 728 {*thumb2_movsi_vfp}
     (nil))
(insn 19 18 20 2 (set (mem/v:SI (plus:SI (reg/v/f:SI 123 [ GPIOx ])
                (const_int 28 [0x1c])) [1 GPIOx_14(D)->LCKR+0 S4 A32])
        (reg:SI 116 [ tmp.14_4 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":466:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 116 [ tmp.14_4 ])
        (nil)))
(debug_insn 20 19 21 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":468:3 -1
     (nil))
(insn 21 20 22 2 (set (mem/v:SI (plus:SI (reg/v/f:SI 123 [ GPIOx ])
                (const_int 28 [0x1c])) [1 GPIOx_14(D)->LCKR+0 S4 A32])
        (reg/v:SI 124 [ GPIO_Pin ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":468:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 124 [ GPIO_Pin ])
        (nil)))
(debug_insn 22 21 23 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":470:3 -1
     (nil))
(insn 23 22 24 2 (set (reg:SI 117 [ tmp.15_5 ])
        (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -4 [0xfffffffffffffffc])) [1 tmp+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":470:15 728 {*thumb2_movsi_vfp}
     (nil))
(insn 24 23 25 2 (set (mem/v:SI (plus:SI (reg/v/f:SI 123 [ GPIOx ])
                (const_int 28 [0x1c])) [1 GPIOx_14(D)->LCKR+0 S4 A32])
        (reg:SI 117 [ tmp.15_5 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":470:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 117 [ tmp.15_5 ])
        (nil)))
(debug_insn 25 24 26 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":472:3 -1
     (nil))
(insn 26 25 27 2 (set (reg:SI 118 [ _6 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 123 [ GPIOx ])
                (const_int 28 [0x1c])) [1 GPIOx_14(D)->LCKR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":472:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 27 26 28 2 (set (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -4 [0xfffffffffffffffc])) [1 tmp+0 S4 A32])
        (reg:SI 118 [ _6 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":472:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 118 [ _6 ])
        (nil)))
(debug_insn 28 27 29 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":475:3 -1
     (nil))
(insn 29 28 31 2 (set (reg:SI 119 [ _7 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 123 [ GPIOx ])
                (const_int 28 [0x1c])) [1 GPIOx_14(D)->LCKR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":475:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 123 [ GPIOx ])
        (nil)))
(insn 31 29 39 2 (set (reg:SI 128)
        (xor:SI (reg:SI 119 [ _7 ])
            (const_int 65536 [0x10000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":475:6 109 {*arm_xorsi3}
     (expr_list:REG_DEAD (reg:SI 119 [ _7 ])
        (nil)))
(insn 39 31 40 2 (set (reg/i:SI 0 r0)
        (zero_extract:SI (reg:SI 128)
            (const_int 1 [0x1])
            (const_int 16 [0x10]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":483:1 161 {extzv_t2}
     (expr_list:REG_DEAD (reg:SI 128)
        (nil)))
(insn 40 39 44 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":483:1 -1
     (nil))
(note 44 40 0 NOTE_INSN_DELETED)

;; Function HAL_GPIO_EXTI_Callback (HAL_GPIO_EXTI_Callback, funcdef_no=336, decl_uid=7530, cgraph_uid=340, symbol_order=339)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 1 for finding pseudo/allocno costs



Compressing live ranges: from 1 to 0 - 0%
Ranges after the compression:
+++Allocating 0 bytes for conflict table (uncompressed size 0)

  regions=1, blocks=3, points=0
    allocnos=0 (big 0), copies=0, conflicts=0, ranges=0

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 2
    all:
    modified regnos:
    border:
    Pressure:
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
Disposition:
New iteration of spill/restore move
+++Costs: overall 0, reg 0, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_GPIO_EXTI_Callback

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} 
;;    total ref usage 32{25d,7u,0e} in 1{1 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 9 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":508:3 -1
     (nil))
(note 9 6 0 NOTE_INSN_DELETED)

;; Function HAL_GPIO_EXTI_IRQHandler (HAL_GPIO_EXTI_IRQHandler, funcdef_no=335, decl_uid=7528, cgraph_uid=339, symbol_order=338)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4
;; 2 succs { 3 4 }
;; 3 succs { 4 }
;; 4 succs { 1 }
Will split live ranges of parameters at BB 3
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4
;; 2 succs { 3 4 }
;; 3 succs { 4 }
;; 4 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 117: def dominates all uses has unique first use
Reg 120: local to bb 2 def dominates all uses has unique first use
Reg 113: local to bb 2 def dominates all uses has unique first use
Reg 116 uninteresting
Found def insn 8 for 113 to be not moveable
Reg 117 not local to one basic block
Found def insn 30 for 120 to be not moveable
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4
;; 2 succs { 3 4 }
;; 3 succs { 4 }
;; 4 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 117: (insn_list:REG_DEP_TRUE 7 (nil))

Pass 1 for finding pseudo/allocno costs

    r120: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r117,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:34950,34950 VFP_LO_REGS:34950,34950 ALL_REGS:34950,34950 MEM:23300,23300
  a1(r116,l0) costs: LO_REGS:0,0 HI_REGS:660,660 CALLER_SAVE_REGS:660,660 EVEN_REG:660,660 GENERAL_REGS:660,660 VFP_D0_D7_REGS:34950,34950 VFP_LO_REGS:34950,34950 ALL_REGS:34950,34950 MEM:23300,23300
  a2(r113,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a3(r120,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000

   Insn 19(l0): point = 1
   Insn 16(l0): point = 3
   Insn 12(l0): point = 6
   Insn 11(l0): point = 8
   Insn 2(l0): point = 10
   Insn 8(l0): point = 12
   Insn 30(l0): point = 14
   Insn 7(l0): point = 16
 a0(r117): [4..16]
 a1(r116): [4..10]
 a2(r113): [9..12]
 a3(r120): [11..14]
Compressing live ranges: from 19 to 4 - 21%
Ranges after the compression:
 a0(r117): [0..3]
 a1(r116): [0..1]
 a2(r113): [0..3]
 a3(r120): [2..3]
+++Allocating 32 bytes for conflict table (uncompressed size 32)
;; a0(r117,l0) conflicts: a1(r116,l0) a2(r113,l0) a3(r120,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a1(r116,l0) conflicts: a0(r117,l0) a2(r113,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a2(r113,l0) conflicts: a1(r116,l0) a0(r117,l0) a3(r120,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a3(r120,l0) conflicts: a0(r117,l0) a2(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a1(r116)<->a3(r120)@1000:move
  pref0:a3(r120)<-hr0@1000
  regions=1, blocks=5, points=4
    allocnos=4 (big 0), copies=1, conflicts=0, ranges=4

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 4 3 2
    all: 0r117 1r116 2r113 3r120
    modified regnos: 113 116 117 120
    border:
    Pressure: GENERAL_REGS=4
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@86000
          2:( 1-12 14)@133200
      Allocno a0r117 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a1r116 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a2r113 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a3r120 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Forming thread by copy 0:a1r116-a3r120 (freq=1000):
        Result (freq=4330): a1r116(2330) a3r120(2000)
      Pushing a2(r113,l0)(cost 0)
      Pushing a0(r117,l0)(cost 0)
      Pushing a3(r120,l0)(cost 0)
      Pushing a1(r116,l0)(cost 0)
      Popping a1(r116,l0)  -- assign reg 3
      Popping a3(r120,l0)  -- assign reg 0
      Popping a0(r117,l0)  -- assign reg 2
      Popping a2(r113,l0)  -- assign reg 1
Disposition:
    2:r113 l0     1    1:r116 l0     3    0:r117 l0     2    3:r120 l0     0
New iteration of spill/restore move
+++Costs: overall -13000, reg -13000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_GPIO_EXTI_IRQHandler

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={2d,2u} r1={2d} r2={2d} r3={2d} r7={1d,4u} r12={2d} r13={1d,5u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={2d,1u} r101={1d} r102={1d,4u} r103={1d,3u} r104={1d} r105={1d} r106={1d} r113={1d,1u} r116={1d,2u} r117={1d,2u} r120={1d,1u} 
;;    total ref usage 136{111d,25u,0e} in 11{10 regular + 1 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 10 2 NOTE_INSN_FUNCTION_BEG)
(note 10 3 6 2 NOTE_INSN_DELETED)
(debug_insn 6 10 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":493:3 -1
     (nil))
(insn 7 6 30 2 (set (reg/f:SI 117)
        (const_int 1073808384 [0x40010400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":493:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073808384 [0x40010400])
        (nil)))
(insn 30 7 8 2 (set (reg:SI 120)
        (reg:SI 0 r0 [ GPIO_Pin ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":491:1 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 30 2 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (reg/f:SI 117)
                (const_int 20 [0x14])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].PR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":493:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 2 8 11 2 (set (reg/v:SI 116 [ GPIO_Pin ])
        (reg:SI 120)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":491:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 120)
        (nil)))
(insn 11 2 12 2 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 113 [ _1 ])
                        (reg/v:SI 116 [ GPIO_Pin ]))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":493:6 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(jump_insn 12 11 13 2 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 22)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":493:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 719407028 (nil)))
 -> 22)
(note 13 12 14 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 14 13 16 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":495:5 -1
     (nil))
(insn 16 14 17 3 (set (mem/v:SI (plus:SI (reg/f:SI 117)
                (const_int 20 [0x14])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].PR1+0 S4 A32])
        (reg/v:SI 116 [ GPIO_Pin ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":495:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 117)
        (expr_list:REG_DEAD (reg/v:SI 116 [ GPIO_Pin ])
            (nil))))
(debug_insn 17 16 19 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":496:5 -1
     (nil))
(call_insn 19 17 22 3 (parallel [
            (call (mem:SI (symbol_ref/i:SI ("HAL_GPIO_EXTI_Callback") [flags 0x3]  <function_decl 0000000006882c00 HAL_GPIO_EXTI_Callback>) [0 HAL_GPIO_EXTI_Callback S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":496:5 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref/i:SI ("HAL_GPIO_EXTI_Callback") [flags 0x3]  <function_decl 0000000006882c00 HAL_GPIO_EXTI_Callback>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:HI (use (reg:SI 0 r0))
            (nil))))
(code_label 22 19 23 4 81 (nil) [1 uses])
(note 23 22 32 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 32 23 0 NOTE_INSN_DELETED)
