#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000026c24c580e0 .scope module, "tb" "tb" 2 2;
 .timescale 0 0;
v0000026c24dc4bf0_0 .net "AluResult_Memory", 31 0, L_0000026c24e26c80;  1 drivers
v0000026c24dc4830_0 .var "Clk", 0 0;
v0000026c24dc5cd0_0 .var "Reset", 0 0;
S_0000026c24c58270 .scope module, "DUT" "Top" 2 6, 3 4 0, S_0000026c24c580e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Clk";
    .port_info 1 /INPUT 1 "Reset";
    .port_info 2 /OUTPUT 32 "AluResult_Memory";
v0000026c24dc5410_0 .net "AluResult_Memory", 31 0, L_0000026c24e26c80;  alias, 1 drivers
v0000026c24dc5c30_0 .net "Clk", 0 0, v0000026c24dc4830_0;  1 drivers
v0000026c24dc55f0_0 .net "InstrF", 31 0, v0000026c24dc4790_0;  1 drivers
v0000026c24dc54b0_0 .net "Memory_Write", 0 0, L_0000026c24d34b40;  1 drivers
v0000026c24dc5370_0 .net "Pc", 31 0, L_0000026c24cfeea0;  1 drivers
v0000026c24dc4fb0_0 .net "ReadData_Memory", 31 0, L_0000026c24e266d0;  1 drivers
v0000026c24dc5730_0 .net "Reset", 0 0, v0000026c24dc5cd0_0;  1 drivers
v0000026c24dc5870_0 .net "WriteData_Memory", 31 0, L_0000026c24e26eb0;  1 drivers
S_0000026c24c372a0 .scope module, "cpu" "RISC_V" 3 10, 4 6 0, S_0000026c24c58270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Clk";
    .port_info 1 /INPUT 1 "Reset";
    .port_info 2 /INPUT 32 "Instruction";
    .port_info 3 /INPUT 32 "ReadData_Memory";
    .port_info 4 /OUTPUT 32 "Pc";
    .port_info 5 /OUTPUT 32 "AluResult_Memory";
    .port_info 6 /OUTPUT 32 "WriteData_Memory";
    .port_info 7 /OUTPUT 1 "Memory_Write";
v0000026c24dc3a70_0 .net "AluResult_Memory", 31 0, L_0000026c24e26c80;  alias, 1 drivers
v0000026c24dc41f0_0 .net "Clk", 0 0, v0000026c24dc4830_0;  alias, 1 drivers
v0000026c24dc2710_0 .net "Instruction", 31 0, v0000026c24dc4790_0;  alias, 1 drivers
v0000026c24dc2170_0 .net "Instruction_Decode", 31 0, L_0000026c24cfe340;  1 drivers
v0000026c24dc2c10_0 .net "Memory_Write", 0 0, L_0000026c24d34b40;  alias, 1 drivers
v0000026c24dc3cf0_0 .net "Pc", 31 0, L_0000026c24cfeea0;  alias, 1 drivers
v0000026c24dc4330_0 .net "ReadData_Memory", 31 0, L_0000026c24e266d0;  alias, 1 drivers
v0000026c24dc3b10_0 .net "Reset", 0 0, v0000026c24dc5cd0_0;  alias, 1 drivers
v0000026c24dc22b0_0 .net "Sign", 0 0, L_0000026c24e1e1a0;  1 drivers
v0000026c24dc4010_0 .net "WriteData_Memory", 31 0, L_0000026c24e26eb0;  alias, 1 drivers
v0000026c24dc2cb0_0 .net "Zero", 0 0, L_0000026c24e1dfc0;  1 drivers
v0000026c24dc2350_0 .net "alucontrol", 3 0, L_0000026c24d34ec0;  1 drivers
v0000026c24dc2490_0 .net "alusrca", 0 0, L_0000026c24d35160;  1 drivers
v0000026c24dc2530_0 .net "alusrcb", 1 0, L_0000026c24d34c20;  1 drivers
v0000026c24dc2df0_0 .net "flushd", 0 0, L_0000026c24d348a0;  1 drivers
v0000026c24dc27b0_0 .net "flushe", 0 0, L_0000026c24d34830;  1 drivers
v0000026c24dc2850_0 .net "forwarda", 1 0, L_0000026c24e1eba0;  1 drivers
v0000026c24dc28f0_0 .net "forwardb", 1 0, L_0000026c24e1e600;  1 drivers
v0000026c24dc2f30_0 .net "imm_src", 2 0, L_0000026c24d351d0;  1 drivers
v0000026c24dc2990_0 .net "pc_jal_src_o", 0 0, L_0000026c24e1ece0;  1 drivers
v0000026c24dc2a30_0 .net "pc_src_o", 0 0, L_0000026c24d352b0;  1 drivers
v0000026c24dc3070_0 .net "rde", 4 0, L_0000026c24e26e40;  1 drivers
v0000026c24dc2ad0_0 .net "rdm", 4 0, L_0000026c24e263c0;  1 drivers
v0000026c24dc2b70_0 .net "rdw", 4 0, L_0000026c24e26a50;  1 drivers
v0000026c24dc31b0_0 .net "regwritem", 0 0, L_0000026c24d34910;  1 drivers
v0000026c24dc3250_0 .net "regwritew", 0 0, L_0000026c24d34d70;  1 drivers
v0000026c24dc4a10_0 .net "resultsrc", 1 0, L_0000026c24d34e50;  1 drivers
v0000026c24dc5550_0 .net "resultsrc_0", 0 0, L_0000026c24e204a0;  1 drivers
v0000026c24dc5910_0 .net "rs1d", 4 0, L_0000026c24e21300;  1 drivers
v0000026c24dc5e10_0 .net "rs1e", 4 0, L_0000026c24e26ba0;  1 drivers
v0000026c24dc59b0_0 .net "rs2d", 4 0, L_0000026c24e21800;  1 drivers
v0000026c24dc4b50_0 .net "rs2e", 4 0, L_0000026c24e26660;  1 drivers
v0000026c24dc57d0_0 .net "stalld", 0 0, L_0000026c24d34c90;  1 drivers
v0000026c24dc48d0_0 .net "stallf", 0 0, L_0000026c24d347c0;  1 drivers
L_0000026c24e1ee20 .part L_0000026c24cfe340, 0, 7;
L_0000026c24e1f0a0 .part L_0000026c24cfe340, 12, 3;
L_0000026c24e1eec0 .part L_0000026c24cfe340, 30, 1;
S_0000026c24c37430 .scope module, "control" "Controller" 4 22, 5 3 0, S_0000026c24c372a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Clk";
    .port_info 1 /INPUT 1 "Reset";
    .port_info 2 /INPUT 7 "Opcode";
    .port_info 3 /INPUT 3 "funct3";
    .port_info 4 /INPUT 1 "funct7_5";
    .port_info 5 /INPUT 1 "Zero_E";
    .port_info 6 /INPUT 1 "Sign_E";
    .port_info 7 /INPUT 1 "Flush_E";
    .port_info 8 /OUTPUT 1 "Result_Src_0";
    .port_info 9 /OUTPUT 1 "MemWrite_M_O";
    .port_info 10 /OUTPUT 1 "PCJalSrc_E_O";
    .port_info 11 /OUTPUT 1 "PCSrc_E_O";
    .port_info 12 /OUTPUT 1 "Alu_SrcA_E_O";
    .port_info 13 /OUTPUT 1 "RegWriteM_O";
    .port_info 14 /OUTPUT 1 "RegWriteW_O";
    .port_info 15 /OUTPUT 2 "Alu_SrcB_E_O";
    .port_info 16 /OUTPUT 2 "Result_Src_W_O";
    .port_info 17 /OUTPUT 3 "ImmSrc_D_O";
    .port_info 18 /OUTPUT 4 "Alu_Control_E_O";
L_0000026c24d34b40 .functor BUFZ 1, v0000026c24dac810_0, C4<0>, C4<0>, C4<0>;
L_0000026c24d35160 .functor BUFZ 1, v0000026c24d1a850_0, C4<0>, C4<0>, C4<0>;
L_0000026c24d34910 .functor BUFZ 1, v0000026c24dad210_0, C4<0>, C4<0>, C4<0>;
L_0000026c24d34d70 .functor BUFZ 1, v0000026c24dad8f0_0, C4<0>, C4<0>, C4<0>;
L_0000026c24d34c20 .functor BUFZ 2, v0000026c24d1a5d0_0, C4<00>, C4<00>, C4<00>;
L_0000026c24d34e50 .functor BUFZ 2, v0000026c24dac270_0, C4<00>, C4<00>, C4<00>;
L_0000026c24d351d0 .functor BUFZ 3, v0000026c24d2fd20_0, C4<000>, C4<000>, C4<000>;
L_0000026c24d34ec0 .functor BUFZ 4, v0000026c24d199f0_0, C4<0000>, C4<0000>, C4<0000>;
L_0000026c24d35080 .functor NOT 1, L_0000026c24e1dfc0, C4<0>, C4<0>, C4<0>;
L_0000026c24d350f0 .functor NOT 1, L_0000026c24e1e1a0, C4<0>, C4<0>, C4<0>;
L_0000026c24d35240 .functor AND 1, v0000026c24d19950_0, L_0000026c24e20180, C4<1>, C4<1>;
L_0000026c24d352b0 .functor OR 1, L_0000026c24d35240, v0000026c24dacbd0_0, C4<0>, C4<0>;
v0000026c24dac3b0_0 .net "AluControl_E", 3 0, v0000026c24d199f0_0;  1 drivers
v0000026c24dacd10_0 .net "AluOP", 1 0, v0000026c24d2e600_0;  1 drivers
v0000026c24dad990_0 .net "AluSrcA_D", 0 0, v0000026c24d2e9c0_0;  1 drivers
v0000026c24dad2b0_0 .net "AluSrcA_E", 0 0, v0000026c24d1a850_0;  1 drivers
v0000026c24dabe10_0 .net "AluSrcB_D", 1 0, v0000026c24d2faa0_0;  1 drivers
v0000026c24dacef0_0 .net "AluSrcB_E", 1 0, v0000026c24d1a5d0_0;  1 drivers
v0000026c24dacf90_0 .net "Alu_Control_D", 3 0, v0000026c24d2f820_0;  1 drivers
v0000026c24dac950_0 .net "Alu_Control_E_O", 3 0, L_0000026c24d34ec0;  alias, 1 drivers
v0000026c24dabf50_0 .net "Alu_SrcA_E_O", 0 0, L_0000026c24d35160;  alias, 1 drivers
v0000026c24dac450_0 .net "Alu_SrcB_E_O", 1 0, L_0000026c24d34c20;  alias, 1 drivers
v0000026c24dad030_0 .net "Branch_D", 0 0, v0000026c24d302c0_0;  1 drivers
v0000026c24dabff0_0 .net "Branch_E", 0 0, v0000026c24d19950_0;  1 drivers
v0000026c24dad0d0_0 .net "Branch_Wire", 0 0, L_0000026c24e20180;  1 drivers
v0000026c24dadb70_0 .net "Clk", 0 0, v0000026c24dc4830_0;  alias, 1 drivers
v0000026c24dac9f0_0 .net "Flush_E", 0 0, L_0000026c24d34830;  alias, 1 drivers
v0000026c24dad350_0 .net "ImmSrc_D", 2 0, v0000026c24d2fd20_0;  1 drivers
v0000026c24dada30_0 .net "ImmSrc_D_O", 2 0, L_0000026c24d351d0;  alias, 1 drivers
v0000026c24daca90_0 .net "Jump_D", 0 0, v0000026c24d2e920_0;  1 drivers
v0000026c24dac4f0_0 .net "Jump_E", 0 0, v0000026c24dacbd0_0;  1 drivers
v0000026c24dad3f0_0 .net "MemWrite_D", 0 0, v0000026c24d2fa00_0;  1 drivers
v0000026c24dac090_0 .net "MemWrite_E", 0 0, v0000026c24dad710_0;  1 drivers
v0000026c24dac130_0 .net "MemWrite_M", 0 0, v0000026c24dac810_0;  1 drivers
v0000026c24dac1d0_0 .net "MemWrite_M_O", 0 0, L_0000026c24d34b40;  alias, 1 drivers
v0000026c24dac590_0 .net "Opcode", 6 0, L_0000026c24e1ee20;  1 drivers
v0000026c24dac630_0 .net "PCJalSrc_E_O", 0 0, L_0000026c24e1ece0;  alias, 1 drivers
v0000026c24d1ac10_0 .net "PCSrc_E_O", 0 0, L_0000026c24d352b0;  alias, 1 drivers
v0000026c24dadf10_0 .net "RegWriteM_O", 0 0, L_0000026c24d34910;  alias, 1 drivers
v0000026c24dae370_0 .net "RegWriteW_O", 0 0, L_0000026c24d34d70;  alias, 1 drivers
v0000026c24dafd10_0 .net "RegWrite_D", 0 0, v0000026c24d2eba0_0;  1 drivers
v0000026c24dadfb0_0 .net "RegWrite_E", 0 0, v0000026c24dac6d0_0;  1 drivers
v0000026c24dae230_0 .net "RegWrite_M", 0 0, v0000026c24dad210_0;  1 drivers
v0000026c24daf8b0_0 .net "RegWrite_W", 0 0, v0000026c24dad8f0_0;  1 drivers
v0000026c24daf810_0 .net "Reset", 0 0, v0000026c24dc5cd0_0;  alias, 1 drivers
v0000026c24dae050_0 .net "ResultSrc_D", 1 0, v0000026c24d2eb00_0;  1 drivers
v0000026c24dafbd0_0 .net "ResultSrc_E", 1 0, v0000026c24dad670_0;  1 drivers
v0000026c24daf630_0 .net "ResultSrc_M", 1 0, v0000026c24dac8b0_0;  1 drivers
v0000026c24daef50_0 .net "Result_Src_0", 0 0, L_0000026c24e204a0;  alias, 1 drivers
v0000026c24dae2d0_0 .net "Result_Src_W", 1 0, v0000026c24dac270_0;  1 drivers
v0000026c24dae5f0_0 .net "Result_Src_W_O", 1 0, L_0000026c24d34e50;  alias, 1 drivers
v0000026c24dae7d0_0 .net "Sign_E", 0 0, L_0000026c24e1e1a0;  alias, 1 drivers
v0000026c24dae550_0 .net "Zero_E", 0 0, L_0000026c24e1dfc0;  alias, 1 drivers
v0000026c24dafa90_0 .net *"_ivl_21", 0 0, L_0000026c24e1f640;  1 drivers
v0000026c24dafdb0_0 .net *"_ivl_23", 0 0, L_0000026c24e1e240;  1 drivers
v0000026c24dae690_0 .net *"_ivl_24", 0 0, L_0000026c24d35080;  1 drivers
v0000026c24dae0f0_0 .net *"_ivl_26", 0 0, L_0000026c24e1f820;  1 drivers
v0000026c24daf950_0 .net *"_ivl_29", 0 0, L_0000026c24e1f780;  1 drivers
v0000026c24daed70_0 .net *"_ivl_30", 0 0, L_0000026c24d350f0;  1 drivers
v0000026c24daeff0_0 .net *"_ivl_32", 0 0, L_0000026c24e1ed80;  1 drivers
v0000026c24dae4b0_0 .net *"_ivl_36", 0 0, L_0000026c24d35240;  1 drivers
L_0000026c24dc63c8 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0000026c24dae730_0 .net/2u *"_ivl_40", 6 0, L_0000026c24dc63c8;  1 drivers
v0000026c24dae870_0 .net *"_ivl_42", 0 0, L_0000026c24e20220;  1 drivers
L_0000026c24dc6410 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000026c24daf130_0 .net/2u *"_ivl_44", 0 0, L_0000026c24dc6410;  1 drivers
L_0000026c24dc6458 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000026c24dae190_0 .net/2u *"_ivl_46", 0 0, L_0000026c24dc6458;  1 drivers
v0000026c24dae410_0 .net "funct3", 2 0, L_0000026c24e1f0a0;  1 drivers
v0000026c24daeaf0_0 .net "funct7_5", 0 0, L_0000026c24e1eec0;  1 drivers
L_0000026c24e1e560 .part L_0000026c24e1ee20, 5, 1;
L_0000026c24e204a0 .part v0000026c24dad670_0, 0, 1;
L_0000026c24e1f640 .part L_0000026c24e1f0a0, 2, 1;
L_0000026c24e1e240 .part L_0000026c24e1f0a0, 0, 1;
L_0000026c24e1f820 .functor MUXZ 1, L_0000026c24d35080, L_0000026c24e1dfc0, L_0000026c24e1e240, C4<>;
L_0000026c24e1f780 .part L_0000026c24e1f0a0, 0, 1;
L_0000026c24e1ed80 .functor MUXZ 1, L_0000026c24d350f0, L_0000026c24e1e1a0, L_0000026c24e1f780, C4<>;
L_0000026c24e20180 .functor MUXZ 1, L_0000026c24e1ed80, L_0000026c24e1f820, L_0000026c24e1f640, C4<>;
L_0000026c24e20220 .cmp/eq 7, L_0000026c24e1ee20, L_0000026c24dc63c8;
L_0000026c24e1ece0 .functor MUXZ 1, L_0000026c24dc6458, L_0000026c24dc6410, L_0000026c24e20220, C4<>;
S_0000026c24c4a4d0 .scope module, "Decoder1" "Main_Decoder" 5 37, 6 48 0, S_0000026c24c37430;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "Opcode";
    .port_info 1 /OUTPUT 1 "RegWrite";
    .port_info 2 /OUTPUT 1 "Branch";
    .port_info 3 /OUTPUT 1 "Jump";
    .port_info 4 /OUTPUT 1 "MemWrite";
    .port_info 5 /OUTPUT 1 "AluSrcA";
    .port_info 6 /OUTPUT 2 "AluSrcB";
    .port_info 7 /OUTPUT 2 "ResultSrc";
    .port_info 8 /OUTPUT 2 "AluOP";
    .port_info 9 /OUTPUT 3 "ImmSrc";
P_0000026c24c4a660 .param/l "B_Type" 1 6 57, C4<1100011>;
P_0000026c24c4a698 .param/l "Def" 1 6 61, C4<0000000>;
P_0000026c24c4a6d0 .param/l "I_Type" 1 6 56, C4<0010011>;
P_0000026c24c4a708 .param/l "J_Type" 1 6 58, C4<1101111>;
P_0000026c24c4a740 .param/l "L_Type" 1 6 60, C4<0000011>;
P_0000026c24c4a778 .param/l "R_Type" 1 6 55, C4<0110011>;
P_0000026c24c4a7b0 .param/l "S_Type" 1 6 59, C4<0100011>;
v0000026c24d2e600_0 .var "AluOP", 1 0;
v0000026c24d2e9c0_0 .var "AluSrcA", 0 0;
v0000026c24d2faa0_0 .var "AluSrcB", 1 0;
v0000026c24d302c0_0 .var "Branch", 0 0;
v0000026c24d2fd20_0 .var "ImmSrc", 2 0;
v0000026c24d2e920_0 .var "Jump", 0 0;
v0000026c24d2fa00_0 .var "MemWrite", 0 0;
v0000026c24d2f780_0 .net "Opcode", 6 0, L_0000026c24e1ee20;  alias, 1 drivers
v0000026c24d2eba0_0 .var "RegWrite", 0 0;
v0000026c24d2eb00_0 .var "ResultSrc", 1 0;
E_0000026c24d4edc0 .event anyedge, v0000026c24d2f780_0;
S_0000026c24c7e810 .scope module, "Decoder2" "Alu_Decoder" 5 38, 6 4 0, S_0000026c24c37430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "opcode_5";
    .port_info 1 /INPUT 1 "funct7_5";
    .port_info 2 /INPUT 3 "funct3";
    .port_info 3 /INPUT 2 "AluOP";
    .port_info 4 /OUTPUT 4 "Alu_Control";
P_0000026c24c7e9a0 .param/l "ADD" 1 6 16, C4<000>;
P_0000026c24c7e9d8 .param/l "AND" 1 6 23, C4<111>;
P_0000026c24c7ea10 .param/l "OR" 1 6 22, C4<110>;
P_0000026c24c7ea48 .param/l "SLL" 1 6 17, C4<001>;
P_0000026c24c7ea80 .param/l "SLT" 1 6 18, C4<010>;
P_0000026c24c7eab8 .param/l "SLTU" 1 6 19, C4<011>;
P_0000026c24c7eaf0 .param/l "SRL" 1 6 21, C4<101>;
P_0000026c24c7eb28 .param/l "XOR" 1 6 20, C4<100>;
L_0000026c24d34ad0 .functor AND 1, L_0000026c24e1e560, L_0000026c24e1eec0, C4<1>, C4<1>;
L_0000026c24d34a60 .functor BUFZ 1, L_0000026c24e1eec0, C4<0>, C4<0>, C4<0>;
v0000026c24d2ee20_0 .net "AluOP", 1 0, v0000026c24d2e600_0;  alias, 1 drivers
v0000026c24d2f820_0 .var "Alu_Control", 3 0;
v0000026c24d2eec0_0 .net "RSub", 0 0, L_0000026c24d34ad0;  1 drivers
v0000026c24d2f000_0 .net "Sra", 0 0, L_0000026c24d34a60;  1 drivers
v0000026c24d2f8c0_0 .net "funct3", 2 0, L_0000026c24e1f0a0;  alias, 1 drivers
v0000026c24d2fb40_0 .net "funct7_5", 0 0, L_0000026c24e1eec0;  alias, 1 drivers
v0000026c24d2fbe0_0 .net "opcode_5", 0 0, L_0000026c24e1e560;  1 drivers
E_0000026c24d4ff40 .event anyedge, v0000026c24d2e600_0, v0000026c24d2f8c0_0, v0000026c24d2eec0_0, v0000026c24d2f000_0;
S_0000026c24c73530 .scope module, "Pipeline1" "C_Id_Iex" 5 40, 7 2 0, S_0000026c24c37430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Clk";
    .port_info 1 /INPUT 1 "Reset";
    .port_info 2 /INPUT 1 "Clear";
    .port_info 3 /INPUT 1 "RegWrite_D";
    .port_info 4 /INPUT 1 "Branch_D";
    .port_info 5 /INPUT 1 "Jump_D";
    .port_info 6 /INPUT 1 "MemWrite_D";
    .port_info 7 /INPUT 1 "AluSrcA_D";
    .port_info 8 /INPUT 2 "AluSrcB_D";
    .port_info 9 /INPUT 2 "ResultSrc_D";
    .port_info 10 /INPUT 4 "AluControl_D";
    .port_info 11 /OUTPUT 1 "RegWrite_E";
    .port_info 12 /OUTPUT 1 "Branch_E";
    .port_info 13 /OUTPUT 1 "Jump_E";
    .port_info 14 /OUTPUT 1 "MemWrite_E";
    .port_info 15 /OUTPUT 1 "AluSrcA_E";
    .port_info 16 /OUTPUT 2 "AluSrcB_E";
    .port_info 17 /OUTPUT 2 "ResultSrc_E";
    .port_info 18 /OUTPUT 4 "AluControl_E";
v0000026c24d196d0_0 .net "AluControl_D", 3 0, v0000026c24d2f820_0;  alias, 1 drivers
v0000026c24d199f0_0 .var "AluControl_E", 3 0;
v0000026c24d1af30_0 .net "AluSrcA_D", 0 0, v0000026c24d2e9c0_0;  alias, 1 drivers
v0000026c24d1a850_0 .var "AluSrcA_E", 0 0;
v0000026c24d1afd0_0 .net "AluSrcB_D", 1 0, v0000026c24d2faa0_0;  alias, 1 drivers
v0000026c24d1a5d0_0 .var "AluSrcB_E", 1 0;
v0000026c24d19810_0 .net "Branch_D", 0 0, v0000026c24d302c0_0;  alias, 1 drivers
v0000026c24d19950_0 .var "Branch_E", 0 0;
v0000026c24d1aa30_0 .net "Clear", 0 0, L_0000026c24d34830;  alias, 1 drivers
v0000026c24dad490_0 .net "Clk", 0 0, v0000026c24dc4830_0;  alias, 1 drivers
v0000026c24dad530_0 .net "Jump_D", 0 0, v0000026c24d2e920_0;  alias, 1 drivers
v0000026c24dacbd0_0 .var "Jump_E", 0 0;
v0000026c24dacdb0_0 .net "MemWrite_D", 0 0, v0000026c24d2fa00_0;  alias, 1 drivers
v0000026c24dad710_0 .var "MemWrite_E", 0 0;
v0000026c24dad170_0 .net "RegWrite_D", 0 0, v0000026c24d2eba0_0;  alias, 1 drivers
v0000026c24dac6d0_0 .var "RegWrite_E", 0 0;
v0000026c24dabd70_0 .net "Reset", 0 0, v0000026c24dc5cd0_0;  alias, 1 drivers
v0000026c24dacc70_0 .net "ResultSrc_D", 1 0, v0000026c24d2eb00_0;  alias, 1 drivers
v0000026c24dad670_0 .var "ResultSrc_E", 1 0;
E_0000026c24d4ff00 .event posedge, v0000026c24dabd70_0, v0000026c24dad490_0;
S_0000026c24dadd30 .scope module, "Pipeline2" "C_Iex_Imem" 5 42, 7 51 0, S_0000026c24c37430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Clk";
    .port_info 1 /INPUT 1 "Reset";
    .port_info 2 /INPUT 1 "RegWrite_E";
    .port_info 3 /INPUT 1 "MemWrite_E";
    .port_info 4 /INPUT 2 "ResultSrc_E";
    .port_info 5 /OUTPUT 1 "RegWrite_M";
    .port_info 6 /OUTPUT 1 "MemWrite_M";
    .port_info 7 /OUTPUT 2 "ResultSrc_M";
v0000026c24dac770_0 .net "Clk", 0 0, v0000026c24dc4830_0;  alias, 1 drivers
v0000026c24dad5d0_0 .net "MemWrite_E", 0 0, v0000026c24dad710_0;  alias, 1 drivers
v0000026c24dac810_0 .var "MemWrite_M", 0 0;
v0000026c24dad7b0_0 .net "RegWrite_E", 0 0, v0000026c24dac6d0_0;  alias, 1 drivers
v0000026c24dad210_0 .var "RegWrite_M", 0 0;
v0000026c24dabeb0_0 .net "Reset", 0 0, v0000026c24dc5cd0_0;  alias, 1 drivers
v0000026c24dacb30_0 .net "ResultSrc_E", 1 0, v0000026c24dad670_0;  alias, 1 drivers
v0000026c24dac8b0_0 .var "ResultSrc_M", 1 0;
S_0000026c24c736c0 .scope module, "Pipeline3" "C_Imem_Iw" 5 43, 7 76 0, S_0000026c24c37430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Clk";
    .port_info 1 /INPUT 1 "Reset";
    .port_info 2 /INPUT 1 "RegWrite_M";
    .port_info 3 /INPUT 2 "ResultSrc_M";
    .port_info 4 /OUTPUT 1 "RegWrite_W";
    .port_info 5 /OUTPUT 2 "ResultSrc_W";
v0000026c24dad850_0 .net "Clk", 0 0, v0000026c24dc4830_0;  alias, 1 drivers
v0000026c24dadc10_0 .net "RegWrite_M", 0 0, v0000026c24dad210_0;  alias, 1 drivers
v0000026c24dad8f0_0 .var "RegWrite_W", 0 0;
v0000026c24dac310_0 .net "Reset", 0 0, v0000026c24dc5cd0_0;  alias, 1 drivers
v0000026c24dadad0_0 .net "ResultSrc_M", 1 0, v0000026c24dac8b0_0;  alias, 1 drivers
v0000026c24dac270_0 .var "ResultSrc_W", 1 0;
S_0000026c24c73240 .scope module, "datapath" "DataPath" 4 24, 8 3 0, S_0000026c24c372a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Clk";
    .port_info 1 /INPUT 1 "Reset";
    .port_info 2 /INPUT 1 "PCJalSrc_E_O";
    .port_info 3 /INPUT 1 "PCSrc_E_O";
    .port_info 4 /INPUT 1 "Stall_F";
    .port_info 5 /INPUT 1 "Stall_D";
    .port_info 6 /INPUT 1 "Flush_D";
    .port_info 7 /INPUT 1 "Flush_E";
    .port_info 8 /INPUT 1 "RegWriteW_O";
    .port_info 9 /INPUT 1 "Alu_SrcA_E_O";
    .port_info 10 /INPUT 2 "Result_Src_W_O";
    .port_info 11 /INPUT 2 "Forward_AE";
    .port_info 12 /INPUT 2 "Forward_BE";
    .port_info 13 /INPUT 2 "Alu_SrcB_E_O";
    .port_info 14 /INPUT 3 "ImmSrc_D_O";
    .port_info 15 /INPUT 4 "Alu_Control_E_O";
    .port_info 16 /INPUT 32 "Instruction_Fetch";
    .port_info 17 /INPUT 32 "ReadData_Memory";
    .port_info 18 /OUTPUT 32 "Pc_F";
    .port_info 19 /OUTPUT 32 "Instruction_Decode";
    .port_info 20 /OUTPUT 32 "Alu_Result_M";
    .port_info 21 /OUTPUT 32 "WriteData_Mem";
    .port_info 22 /OUTPUT 1 "Zero_E";
    .port_info 23 /OUTPUT 1 "Sign_E";
    .port_info 24 /OUTPUT 5 "Rs1_Decode";
    .port_info 25 /OUTPUT 5 "Rs1_Execute";
    .port_info 26 /OUTPUT 5 "Rs2_Decode";
    .port_info 27 /OUTPUT 5 "Rs2_Execute";
    .port_info 28 /OUTPUT 5 "Rd_Execute";
    .port_info 29 /OUTPUT 5 "Rd_Memory";
    .port_info 30 /OUTPUT 5 "Rd_Writeback";
L_0000026c24cfedc0 .functor NOT 1, L_0000026c24d347c0, C4<0>, C4<0>, C4<0>;
L_0000026c24cfeea0 .functor BUFZ 32, v0000026c24db9fe0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000026c24cfef80 .functor NOT 1, L_0000026c24d34c90, C4<0>, C4<0>, C4<0>;
L_0000026c24cfe340 .functor BUFZ 32, v0000026c24db9f40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000026c24e26c80 .functor BUFZ 32, v0000026c24dba120_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000026c24e26eb0 .functor BUFZ 32, v0000026c24dbaf80_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000026c24e26ba0 .functor BUFZ 5, v0000026c24dba6c0_0, C4<00000>, C4<00000>, C4<00000>;
L_0000026c24e26660 .functor BUFZ 5, v0000026c24dbb3e0_0, C4<00000>, C4<00000>, C4<00000>;
L_0000026c24e26e40 .functor BUFZ 5, v0000026c24dbb020_0, C4<00000>, C4<00000>, C4<00000>;
L_0000026c24e263c0 .functor BUFZ 5, v0000026c24dbaa80_0, C4<00000>, C4<00000>, C4<00000>;
L_0000026c24e26a50 .functor BUFZ 5, v0000026c24dbdcb0_0, C4<00000>, C4<00000>, C4<00000>;
v0000026c24dbc810_0 .net "Alu_Control_E_O", 3 0, L_0000026c24d34ec0;  alias, 1 drivers
v0000026c24dbd0d0_0 .net "Alu_Result_E_W", 31 0, v0000026c24daf310_0;  1 drivers
v0000026c24dbd990_0 .net "Alu_Result_M", 31 0, L_0000026c24e26c80;  alias, 1 drivers
v0000026c24dbc090_0 .net "Alu_Result_M_W", 31 0, v0000026c24dba120_0;  1 drivers
v0000026c24dbc4f0_0 .net "Alu_Result_W_W", 31 0, v0000026c24dbb520_0;  1 drivers
v0000026c24dbd170_0 .net "Alu_SrcA_E_O", 0 0, L_0000026c24d35160;  alias, 1 drivers
v0000026c24dbddf0_0 .net "Alu_SrcB_E_O", 1 0, L_0000026c24d34c20;  alias, 1 drivers
v0000026c24dbc950_0 .net "Clk", 0 0, v0000026c24dc4830_0;  alias, 1 drivers
v0000026c24dbcd10 .array "Connector", 0 3;
v0000026c24dbcd10_0 .net v0000026c24dbcd10 0, 31 0, L_0000026c24e1e740; 1 drivers
v0000026c24dbcd10_1 .net v0000026c24dbcd10 1, 31 0, L_0000026c24e1fb40; 1 drivers
v0000026c24dbcd10_2 .net v0000026c24dbcd10 2, 31 0, L_0000026c24e1eb00; 1 drivers
v0000026c24dbcd10_3 .net v0000026c24dbcd10 3, 31 0, L_0000026c24e1fd20; 1 drivers
v0000026c24dbd210_0 .net "Flags", 1 0, L_0000026c24e205e0;  1 drivers
v0000026c24dbc590_0 .net "Flush_D", 0 0, L_0000026c24d348a0;  alias, 1 drivers
v0000026c24dbdad0_0 .net "Flush_E", 0 0, L_0000026c24d34830;  alias, 1 drivers
v0000026c24dbcb30_0 .net "Forward_AE", 1 0, L_0000026c24e1eba0;  alias, 1 drivers
v0000026c24dbc1d0_0 .net "Forward_BE", 1 0, L_0000026c24e1e600;  alias, 1 drivers
v0000026c24dbdc10_0 .net "ImmSrc_D_O", 2 0, L_0000026c24d351d0;  alias, 1 drivers
v0000026c24dbd2b0_0 .net "Imm_Extend_E_W", 31 0, v0000026c24dbbac0_0;  1 drivers
v0000026c24dbbff0_0 .net "Imm_Extend_W", 31 0, v0000026c24db9ab0_0;  1 drivers
v0000026c24dbc770_0 .net "IncrementPc", 31 0, L_0000026c24e20680;  1 drivers
v0000026c24dbc310_0 .net "Instruction_Decode", 31 0, L_0000026c24cfe340;  alias, 1 drivers
v0000026c24dbc630_0 .net "Instruction_Decode_W", 31 0, v0000026c24db9f40_0;  1 drivers
v0000026c24dbd490_0 .net "Instruction_Fetch", 31 0, v0000026c24dc4790_0;  alias, 1 drivers
v0000026c24dbd350_0 .net "JumpTarget_W", 31 0, L_0000026c24e1ef60;  1 drivers
v0000026c24dbd850_0 .net "PC4_Decode_W", 31 0, v0000026c24dba760_0;  1 drivers
v0000026c24dbc3b0_0 .net "PC4_Memory_W", 31 0, v0000026c24dbae40_0;  1 drivers
v0000026c24dbc6d0_0 .net "PC4_WriteBack_W", 31 0, v0000026c24dbc270_0;  1 drivers
v0000026c24dbd5d0_0 .net "PCJalSrc_E_O", 0 0, L_0000026c24e1ece0;  alias, 1 drivers
v0000026c24dbc8b0_0 .net "PCSrc_E_O", 0 0, L_0000026c24d352b0;  alias, 1 drivers
v0000026c24dbcdb0_0 .net "PC_Decode_W", 31 0, v0000026c24dba080_0;  1 drivers
v0000026c24dbd3f0_0 .net "PC_Next_W", 31 0, v0000026c24db9fe0_0;  1 drivers
v0000026c24dbda30_0 .net "PC_Target_W", 31 0, L_0000026c24e1e6a0;  1 drivers
v0000026c24dbc9f0_0 .net "Pc4_E_W", 31 0, v0000026c24dbbd40_0;  1 drivers
v0000026c24dbca90_0 .net "Pc_E_W", 31 0, v0000026c24dbbb60_0;  1 drivers
v0000026c24dbd710_0 .net "Pc_F", 31 0, L_0000026c24cfeea0;  alias, 1 drivers
v0000026c24dbd8f0_0 .net "Pc_Value_W", 31 0, L_0000026c24e1fe60;  1 drivers
v0000026c24dbdb70_0 .net "Rd1W", 31 0, v0000026c24dbd7b0_0;  1 drivers
v0000026c24dc0c90_0 .net "Rd2W", 31 0, v0000026c24dbce50_0;  1 drivers
v0000026c24dc0f10_0 .net "Rd_E_W", 4 0, v0000026c24dbb020_0;  1 drivers
v0000026c24dc17d0_0 .net "Rd_Execute", 4 0, L_0000026c24e26e40;  alias, 1 drivers
v0000026c24dbff70_0 .net "Rd_M_W", 4 0, v0000026c24dbaa80_0;  1 drivers
v0000026c24dc1050_0 .net "Rd_Memory", 4 0, L_0000026c24e263c0;  alias, 1 drivers
v0000026c24dc0a10_0 .net "Rd_Writeback", 4 0, L_0000026c24e26a50;  alias, 1 drivers
v0000026c24dc0470_0 .net "ReadData_Memory", 31 0, L_0000026c24e266d0;  alias, 1 drivers
v0000026c24dc1e10_0 .net "Read_Data1_E_W", 31 0, v0000026c24dba300_0;  1 drivers
v0000026c24dc1a50_0 .net "Read_Data2_E_W", 31 0, v0000026c24dbbde0_0;  1 drivers
v0000026c24dc1c30_0 .net "Read_DataW_W", 31 0, v0000026c24dbcc70_0;  1 drivers
v0000026c24dc0010_0 .net "RegWriteW_O", 0 0, L_0000026c24d34d70;  alias, 1 drivers
v0000026c24dc1910_0 .net "Reset", 0 0, v0000026c24dc5cd0_0;  alias, 1 drivers
v0000026c24dc0ab0_0 .net "Result_Src_W_O", 1 0, L_0000026c24d34e50;  alias, 1 drivers
v0000026c24dc1690_0 .net "Result_W", 31 0, L_0000026c24e20c20;  1 drivers
v0000026c24dc1b90_0 .net "Rs1_Decode", 4 0, L_0000026c24e21300;  alias, 1 drivers
v0000026c24dc1230_0 .net "Rs1_E_W", 4 0, v0000026c24dba6c0_0;  1 drivers
v0000026c24dc1cd0_0 .net "Rs1_Execute", 4 0, L_0000026c24e26ba0;  alias, 1 drivers
v0000026c24dc0510_0 .net "Rs2_Decode", 4 0, L_0000026c24e21800;  alias, 1 drivers
v0000026c24dc1870_0 .net "Rs2_E_W", 4 0, v0000026c24dbb3e0_0;  1 drivers
v0000026c24dc00b0_0 .net "Rs2_Execute", 4 0, L_0000026c24e26660;  alias, 1 drivers
v0000026c24dc1190_0 .net "Sign_E", 0 0, L_0000026c24e1e1a0;  alias, 1 drivers
v0000026c24dc1af0_0 .net "Stall_D", 0 0, L_0000026c24d34c90;  alias, 1 drivers
v0000026c24dc1550_0 .net "Stall_F", 0 0, L_0000026c24d347c0;  alias, 1 drivers
v0000026c24dc0b50_0 .net "WriteData_Mem", 31 0, L_0000026c24e26eb0;  alias, 1 drivers
v0000026c24dc0150_0 .net "Write_Data_M_W", 31 0, v0000026c24dbaf80_0;  1 drivers
v0000026c24dc05b0_0 .net "Zero_E", 0 0, L_0000026c24e1dfc0;  alias, 1 drivers
v0000026c24dc01f0_0 .net "rd_W", 4 0, v0000026c24dbdcb0_0;  1 drivers
L_0000026c24e20720 .part v0000026c24db9f40_0, 15, 5;
L_0000026c24e1faa0 .part v0000026c24db9f40_0, 20, 5;
L_0000026c24e1f000 .part v0000026c24db9f40_0, 15, 5;
L_0000026c24e1f6e0 .part v0000026c24db9f40_0, 20, 5;
L_0000026c24e1f8c0 .part v0000026c24db9f40_0, 7, 5;
L_0000026c24e205e0 .concat8 [ 1 1 0 0], v0000026c24dae9b0_0, v0000026c24dafb30_0;
L_0000026c24e1dfc0 .part L_0000026c24e205e0, 0, 1;
L_0000026c24e1e1a0 .part L_0000026c24e205e0, 1, 1;
L_0000026c24e21300 .part v0000026c24db9f40_0, 15, 5;
L_0000026c24e21800 .part v0000026c24db9f40_0, 20, 5;
S_0000026c24c6ed90 .scope module, "ALU" "Alu" 8 61, 9 50 0, S_0000026c24c73240;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "rs2";
    .port_info 2 /OUTPUT 32 "result";
    .port_info 3 /INPUT 4 "control";
    .port_info 4 /OUTPUT 1 "Zero_F";
    .port_info 5 /OUTPUT 1 "Sign_F";
P_0000026c24c61cd0 .param/l "ADD" 1 9 59, C4<000>;
P_0000026c24c61d08 .param/l "AND" 1 9 66, C4<111>;
P_0000026c24c61d40 .param/l "OR" 1 9 65, C4<110>;
P_0000026c24c61d78 .param/l "SLL" 1 9 60, C4<001>;
P_0000026c24c61db0 .param/l "SLT" 1 9 61, C4<010>;
P_0000026c24c61de8 .param/l "SLTU" 1 9 62, C4<011>;
P_0000026c24c61e20 .param/l "SRL" 1 9 64, C4<101>;
P_0000026c24c61e58 .param/l "XOR" 1 9 63, C4<100>;
L_0000026c24e26ac0 .functor NOT 32, L_0000026c24e1fd20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000026c24daf9f0_0 .net "Add", 31 0, L_0000026c24e1ffa0;  1 drivers
RS_0000026c24d61448 .resolv tri, L_0000026c24e1e420, L_0000026c24e20040;
v0000026c24daf3b0_0 .net8 "Shift", 31 0, RS_0000026c24d61448;  2 drivers
v0000026c24dafb30_0 .var "Sign_F", 0 0;
v0000026c24dae9b0_0 .var "Zero_F", 0 0;
v0000026c24dafc70_0 .net *"_ivl_1", 0 0, L_0000026c24e1e4c0;  1 drivers
v0000026c24daea50_0 .net *"_ivl_10", 31 0, L_0000026c24e1fdc0;  1 drivers
L_0000026c24dc6530 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026c24daeb90_0 .net *"_ivl_13", 30 0, L_0000026c24dc6530;  1 drivers
v0000026c24daec30_0 .net *"_ivl_2", 31 0, L_0000026c24e26ac0;  1 drivers
v0000026c24daecd0_0 .net *"_ivl_21", 0 0, L_0000026c24e1e9c0;  1 drivers
v0000026c24daee10_0 .net *"_ivl_23", 0 0, L_0000026c24e200e0;  1 drivers
L_0000026c24dc6578 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000026c24daeeb0_0 .net/2u *"_ivl_24", 0 0, L_0000026c24dc6578;  1 drivers
v0000026c24daf4f0_0 .net *"_ivl_26", 0 0, L_0000026c24e20400;  1 drivers
v0000026c24daf090_0 .net *"_ivl_4", 31 0, L_0000026c24e1e380;  1 drivers
v0000026c24daf1d0_0 .net *"_ivl_6", 31 0, L_0000026c24e20540;  1 drivers
v0000026c24daf450_0 .net *"_ivl_9", 0 0, L_0000026c24e1ec40;  1 drivers
v0000026c24daf270_0 .net "control", 3 0, L_0000026c24d34ec0;  alias, 1 drivers
v0000026c24daf310_0 .var "result", 31 0;
v0000026c24daf590_0 .net "rs1", 31 0, L_0000026c24e1fb40;  alias, 1 drivers
v0000026c24daf6d0_0 .net "rs2", 31 0, L_0000026c24e1fd20;  alias, 1 drivers
E_0000026c24d4fbc0/0 .event anyedge, v0000026c24dac950_0, v0000026c24daf9f0_0, v0000026c24daf590_0, v0000026c24daf6d0_0;
E_0000026c24d4fbc0/1 .event anyedge, v0000026c24daf3b0_0, v0000026c24daf310_0;
E_0000026c24d4fbc0 .event/or E_0000026c24d4fbc0/0, E_0000026c24d4fbc0/1;
L_0000026c24e1e4c0 .part L_0000026c24d34ec0, 0, 1;
L_0000026c24e1e380 .functor MUXZ 32, L_0000026c24e1fd20, L_0000026c24e26ac0, L_0000026c24e1e4c0, C4<>;
L_0000026c24e20540 .arith/sum 32, L_0000026c24e1fb40, L_0000026c24e1e380;
L_0000026c24e1ec40 .part L_0000026c24d34ec0, 0, 1;
L_0000026c24e1fdc0 .concat [ 1 31 0 0], L_0000026c24e1ec40, L_0000026c24dc6530;
L_0000026c24e1ffa0 .arith/sum 32, L_0000026c24e20540, L_0000026c24e1fdc0;
L_0000026c24e1e420 .shift/r 32, L_0000026c24e1fb40, L_0000026c24e1fd20;
L_0000026c24e20040 .part/pv L_0000026c24e20400, 31, 1, 32;
L_0000026c24e1e9c0 .part L_0000026c24d34ec0, 0, 1;
L_0000026c24e200e0 .part L_0000026c24e1fb40, 31, 1;
L_0000026c24e20400 .functor MUXZ 1, L_0000026c24dc6578, L_0000026c24e200e0, L_0000026c24e1e9c0, C4<>;
S_0000026c24c61ea0 .scope module, "Add_Circuit1" "Adder" 8 34, 9 96 0, S_0000026c24c73240;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Data1";
    .port_info 1 /INPUT 32 "Data2";
    .port_info 2 /OUTPUT 32 "Result";
v0000026c24daf770_0 .net "Data1", 31 0, v0000026c24db9fe0_0;  alias, 1 drivers
L_0000026c24dc64a0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000026c24d2f320_0 .net "Data2", 31 0, L_0000026c24dc64a0;  1 drivers
v0000026c24db8ed0_0 .net "Result", 31 0, L_0000026c24e20680;  alias, 1 drivers
L_0000026c24e20680 .arith/sum 32, v0000026c24db9fe0_0, L_0000026c24dc64a0;
S_0000026c24c50340 .scope module, "Add_Circuit2" "Adder" 8 60, 9 96 0, S_0000026c24c73240;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Data1";
    .port_info 1 /INPUT 32 "Data2";
    .port_info 2 /OUTPUT 32 "Result";
v0000026c24db9b50_0 .net "Data1", 31 0, v0000026c24dbbb60_0;  alias, 1 drivers
v0000026c24db9330_0 .net "Data2", 31 0, v0000026c24dbbac0_0;  alias, 1 drivers
v0000026c24db8930_0 .net "Result", 31 0, L_0000026c24e1e6a0;  alias, 1 drivers
L_0000026c24e1e6a0 .arith/sum 32, v0000026c24dbbb60_0, v0000026c24dbbac0_0;
S_0000026c24c504d0 .scope module, "Extend" "Sign_Extend" 8 47, 9 25 0, S_0000026c24c73240;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Instruction";
    .port_info 1 /INPUT 3 "ImmSrc";
    .port_info 2 /OUTPUT 32 "Imm_Extend";
P_0000026c24d413b0 .param/l "B" 1 9 31, C4<010>;
P_0000026c24d413e8 .param/l "I" 1 9 30, C4<000>;
P_0000026c24d41420 .param/l "J" 1 9 32, C4<011>;
P_0000026c24d41458 .param/l "L" 1 9 34, C4<000>;
P_0000026c24d41490 .param/l "S" 1 9 33, C4<001>;
v0000026c24db8e30_0 .net "ImmSrc", 2 0, L_0000026c24d351d0;  alias, 1 drivers
v0000026c24db9ab0_0 .var "Imm_Extend", 31 0;
v0000026c24db8f70_0 .net "Instruction", 31 0, v0000026c24db9f40_0;  alias, 1 drivers
E_0000026c24d50380 .event anyedge, v0000026c24dada30_0, v0000026c24db8f70_0;
S_0000026c24c88a70 .scope module, "Multiplexer1" "Pc_Mux" 8 24, 9 126 0, S_0000026c24c73240;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Pc4F";
    .port_info 1 /INPUT 32 "JumpTarget";
    .port_info 2 /INPUT 1 "PcSrc";
    .port_info 3 /OUTPUT 32 "Pc_Reg";
v0000026c24db7f30_0 .net "JumpTarget", 31 0, L_0000026c24e1ef60;  alias, 1 drivers
v0000026c24db9790_0 .net "Pc4F", 31 0, L_0000026c24e20680;  alias, 1 drivers
v0000026c24db9010_0 .net "PcSrc", 0 0, L_0000026c24d352b0;  alias, 1 drivers
v0000026c24db9510_0 .net "Pc_Reg", 31 0, L_0000026c24e1fe60;  alias, 1 drivers
L_0000026c24e1fe60 .functor MUXZ 32, L_0000026c24e20680, L_0000026c24e1ef60, L_0000026c24d352b0, C4<>;
S_0000026c24c88c00 .scope module, "Multiplexer2" "Pc_Mux2" 8 23, 9 136 0, S_0000026c24c73240;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Pc_Target";
    .port_info 1 /INPUT 32 "Alu_result";
    .port_info 2 /INPUT 1 "Pc_JalSrc";
    .port_info 3 /OUTPUT 32 "Jump_Target";
v0000026c24db9a10_0 .net "Alu_result", 31 0, v0000026c24daf310_0;  alias, 1 drivers
v0000026c24db8390_0 .net "Jump_Target", 31 0, L_0000026c24e1ef60;  alias, 1 drivers
v0000026c24db90b0_0 .net "Pc_JalSrc", 0 0, L_0000026c24e1ece0;  alias, 1 drivers
v0000026c24db9470_0 .net "Pc_Target", 31 0, L_0000026c24e1e6a0;  alias, 1 drivers
L_0000026c24e1ef60 .functor MUXZ 32, L_0000026c24e1e6a0, v0000026c24daf310_0, L_0000026c24e1ece0, C4<>;
S_0000026c24d5a440 .scope module, "Multiplexer3" "Forward1" 8 56, 9 13 0, S_0000026c24c73240;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rd1";
    .port_info 1 /INPUT 32 "Result_WriteBack";
    .port_info 2 /INPUT 32 "Alu_Result_M";
    .port_info 3 /INPUT 2 "Forward";
    .port_info 4 /OUTPUT 32 "Result";
v0000026c24db8250_0 .net "Alu_Result_M", 31 0, v0000026c24dba120_0;  alias, 1 drivers
v0000026c24db7fd0_0 .net "Forward", 1 0, L_0000026c24e1eba0;  alias, 1 drivers
v0000026c24db98d0_0 .net "Result", 31 0, L_0000026c24e1e740;  alias, 1 drivers
v0000026c24db84d0_0 .net "Result_WriteBack", 31 0, L_0000026c24e20c20;  alias, 1 drivers
v0000026c24db8bb0_0 .net *"_ivl_1", 0 0, L_0000026c24e1fa00;  1 drivers
v0000026c24db9650_0 .net *"_ivl_3", 0 0, L_0000026c24e1e060;  1 drivers
v0000026c24db82f0_0 .net *"_ivl_4", 31 0, L_0000026c24e202c0;  1 drivers
v0000026c24db8570_0 .net "rd1", 31 0, v0000026c24dba300_0;  alias, 1 drivers
L_0000026c24e1fa00 .part L_0000026c24e1eba0, 1, 1;
L_0000026c24e1e060 .part L_0000026c24e1eba0, 0, 1;
L_0000026c24e202c0 .functor MUXZ 32, v0000026c24dba300_0, L_0000026c24e20c20, L_0000026c24e1e060, C4<>;
L_0000026c24e1e740 .functor MUXZ 32, L_0000026c24e202c0, v0000026c24dba120_0, L_0000026c24e1fa00, C4<>;
S_0000026c24d5a5d0 .scope module, "Multiplexer4" "Mux2" 8 57, 9 106 0, S_0000026c24c73240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Select";
    .port_info 1 /INPUT 32 "Data1";
    .port_info 2 /INPUT 32 "Data2";
    .port_info 3 /OUTPUT 32 "Result";
v0000026c24db8610_0 .net "Data1", 31 0, L_0000026c24e1e740;  alias, 1 drivers
L_0000026c24dc64e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026c24db8110_0 .net "Data2", 31 0, L_0000026c24dc64e8;  1 drivers
v0000026c24db9bf0_0 .net "Result", 31 0, L_0000026c24e1fb40;  alias, 1 drivers
v0000026c24db9970_0 .net "Select", 0 0, L_0000026c24d35160;  alias, 1 drivers
L_0000026c24e1fb40 .functor MUXZ 32, L_0000026c24e1e740, L_0000026c24dc64e8, L_0000026c24d35160, C4<>;
S_0000026c24d5a8f0 .scope module, "Multiplexer5" "Forward2" 8 58, 9 1 0, S_0000026c24c73240;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rd2";
    .port_info 1 /INPUT 32 "Result_WriteBack";
    .port_info 2 /INPUT 32 "Alu_Result_M";
    .port_info 3 /INPUT 2 "Select";
    .port_info 4 /OUTPUT 32 "Result";
v0000026c24db9c90_0 .net "Alu_Result_M", 31 0, v0000026c24dba120_0;  alias, 1 drivers
v0000026c24db8b10_0 .net "Result", 31 0, L_0000026c24e1eb00;  alias, 1 drivers
v0000026c24db9d30_0 .net "Result_WriteBack", 31 0, L_0000026c24e20c20;  alias, 1 drivers
v0000026c24db9dd0_0 .net "Select", 1 0, L_0000026c24e1e600;  alias, 1 drivers
v0000026c24db8070_0 .net *"_ivl_1", 0 0, L_0000026c24e20360;  1 drivers
v0000026c24db9150_0 .net *"_ivl_3", 0 0, L_0000026c24e1e2e0;  1 drivers
v0000026c24db9830_0 .net *"_ivl_4", 31 0, L_0000026c24e1e100;  1 drivers
v0000026c24db81b0_0 .net "rd2", 31 0, v0000026c24dbbde0_0;  alias, 1 drivers
L_0000026c24e20360 .part L_0000026c24e1e600, 1, 1;
L_0000026c24e1e2e0 .part L_0000026c24e1e600, 0, 1;
L_0000026c24e1e100 .functor MUXZ 32, v0000026c24dbbde0_0, L_0000026c24e20c20, L_0000026c24e1e2e0, C4<>;
L_0000026c24e1eb00 .functor MUXZ 32, L_0000026c24e1e100, v0000026c24dba120_0, L_0000026c24e20360, C4<>;
S_0000026c24d5a120 .scope module, "Multiplexer6" "Mux3" 8 59, 9 116 0, S_0000026c24c73240;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "Select";
    .port_info 1 /INPUT 32 "Data1";
    .port_info 2 /INPUT 32 "Data2";
    .port_info 3 /INPUT 32 "Data3";
    .port_info 4 /OUTPUT 32 "Result";
v0000026c24db95b0_0 .net "Data1", 31 0, L_0000026c24e1eb00;  alias, 1 drivers
v0000026c24db8430_0 .net "Data2", 31 0, v0000026c24dbbac0_0;  alias, 1 drivers
v0000026c24db8d90_0 .net "Data3", 31 0, L_0000026c24e1e6a0;  alias, 1 drivers
v0000026c24db96f0_0 .net "Result", 31 0, L_0000026c24e1fd20;  alias, 1 drivers
v0000026c24db86b0_0 .net "Select", 1 0, L_0000026c24d34c20;  alias, 1 drivers
v0000026c24db8c50_0 .net *"_ivl_1", 0 0, L_0000026c24e1fbe0;  1 drivers
v0000026c24db8750_0 .net *"_ivl_3", 0 0, L_0000026c24e1fc80;  1 drivers
v0000026c24db87f0_0 .net *"_ivl_4", 31 0, L_0000026c24e1ff00;  1 drivers
L_0000026c24e1fbe0 .part L_0000026c24d34c20, 1, 1;
L_0000026c24e1fc80 .part L_0000026c24d34c20, 0, 1;
L_0000026c24e1ff00 .functor MUXZ 32, L_0000026c24e1eb00, v0000026c24dbbac0_0, L_0000026c24e1fc80, C4<>;
L_0000026c24e1fd20 .functor MUXZ 32, L_0000026c24e1ff00, L_0000026c24e1e6a0, L_0000026c24e1fbe0, C4<>;
S_0000026c24d5a2b0 .scope module, "Multiplexer7" "ResultSrc_Mux" 8 74, 9 183 0, S_0000026c24c73240;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Alu_Result_W";
    .port_info 1 /INPUT 32 "Read_DataW";
    .port_info 2 /INPUT 32 "PC4_WriteBack";
    .port_info 3 /INPUT 2 "ResultSrc";
    .port_info 4 /OUTPUT 32 "Result_WriteBack";
v0000026c24db8cf0_0 .net "Alu_Result_W", 31 0, v0000026c24dbb520_0;  alias, 1 drivers
v0000026c24db9290_0 .net "PC4_WriteBack", 31 0, v0000026c24dbc270_0;  alias, 1 drivers
v0000026c24db8890_0 .net "Read_DataW", 31 0, v0000026c24dbcc70_0;  alias, 1 drivers
v0000026c24db89d0_0 .net "ResultSrc", 1 0, L_0000026c24d34e50;  alias, 1 drivers
v0000026c24db8a70_0 .net "Result_WriteBack", 31 0, L_0000026c24e20c20;  alias, 1 drivers
v0000026c24db93d0_0 .net *"_ivl_1", 0 0, L_0000026c24e1e880;  1 drivers
v0000026c24db91f0_0 .net *"_ivl_3", 0 0, L_0000026c24e1e920;  1 drivers
v0000026c24dba1c0_0 .net *"_ivl_4", 31 0, L_0000026c24e21bc0;  1 drivers
L_0000026c24e1e880 .part L_0000026c24d34e50, 1, 1;
L_0000026c24e1e920 .part L_0000026c24d34e50, 0, 1;
L_0000026c24e21bc0 .functor MUXZ 32, v0000026c24dbb520_0, v0000026c24dbcc70_0, L_0000026c24e1e920, C4<>;
L_0000026c24e20c20 .functor MUXZ 32, L_0000026c24e21bc0, v0000026c24dbc270_0, L_0000026c24e1e880, C4<>;
S_0000026c24d5a760 .scope module, "PC" "Program_Counter" 8 26, 9 145 0, S_0000026c24c73240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Clk";
    .port_info 1 /INPUT 1 "Reset";
    .port_info 2 /INPUT 1 "Enable";
    .port_info 3 /INPUT 32 "Pc";
    .port_info 4 /OUTPUT 32 "Pc_next";
v0000026c24dba440_0 .net "Clk", 0 0, v0000026c24dc4830_0;  alias, 1 drivers
v0000026c24dbbc00_0 .net "Enable", 0 0, L_0000026c24cfedc0;  1 drivers
v0000026c24dbb660_0 .net "Pc", 31 0, L_0000026c24e1fe60;  alias, 1 drivers
v0000026c24db9fe0_0 .var "Pc_next", 31 0;
v0000026c24dbb980_0 .net "Reset", 0 0, v0000026c24dc5cd0_0;  alias, 1 drivers
S_0000026c24d5aa80 .scope module, "Pipeline2" "If_Id" 8 35, 10 107 0, S_0000026c24c73240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Clk";
    .port_info 1 /INPUT 1 "Reset";
    .port_info 2 /INPUT 1 "Clear";
    .port_info 3 /INPUT 1 "Enable";
    .port_info 4 /INPUT 32 "Instruction_Fetch";
    .port_info 5 /INPUT 32 "PC_Fetch";
    .port_info 6 /INPUT 32 "PC4_Fetch";
    .port_info 7 /OUTPUT 32 "Instruction_Decode";
    .port_info 8 /OUTPUT 32 "PC_Decode";
    .port_info 9 /OUTPUT 32 "PC4_Decode";
v0000026c24dbbca0_0 .net "Clear", 0 0, L_0000026c24d348a0;  alias, 1 drivers
v0000026c24dbba20_0 .net "Clk", 0 0, v0000026c24dc4830_0;  alias, 1 drivers
v0000026c24dbb2a0_0 .net "Enable", 0 0, L_0000026c24cfef80;  1 drivers
v0000026c24db9f40_0 .var "Instruction_Decode", 31 0;
v0000026c24dbb8e0_0 .net "Instruction_Fetch", 31 0, v0000026c24dc4790_0;  alias, 1 drivers
v0000026c24dba760_0 .var "PC4_Decode", 31 0;
v0000026c24dbb340_0 .net "PC4_Fetch", 31 0, L_0000026c24e20680;  alias, 1 drivers
v0000026c24dba080_0 .var "PC_Decode", 31 0;
v0000026c24dbb160_0 .net "PC_Fetch", 31 0, v0000026c24db9fe0_0;  alias, 1 drivers
v0000026c24dbabc0_0 .net "Reset", 0 0, v0000026c24dc5cd0_0;  alias, 1 drivers
S_0000026c24d59e00 .scope module, "Pipeline3" "Id_Iex" 8 49, 10 32 0, S_0000026c24c73240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Clk";
    .port_info 1 /INPUT 1 "Reset";
    .port_info 2 /INPUT 1 "Clear";
    .port_info 3 /INPUT 32 "Read_Data1";
    .port_info 4 /INPUT 32 "Read_Data2";
    .port_info 5 /INPUT 32 "PC_Decode";
    .port_info 6 /INPUT 32 "PC4_Decode";
    .port_info 7 /INPUT 32 "Imm_Extnd";
    .port_info 8 /INPUT 5 "Rs1_Decode";
    .port_info 9 /INPUT 5 "Rs2_Decode";
    .port_info 10 /INPUT 5 "Rd_Decode";
    .port_info 11 /OUTPUT 32 "Read_Data1_E";
    .port_info 12 /OUTPUT 32 "Read_Data2_E";
    .port_info 13 /OUTPUT 32 "PC_Execute";
    .port_info 14 /OUTPUT 32 "PC4_Execute";
    .port_info 15 /OUTPUT 32 "Imm_Extend_exe";
    .port_info 16 /OUTPUT 5 "Rs1_Execute";
    .port_info 17 /OUTPUT 5 "Rs2_Execute";
    .port_info 18 /OUTPUT 5 "Rd_Execute";
v0000026c24dba260_0 .net "Clear", 0 0, L_0000026c24d34830;  alias, 1 drivers
v0000026c24dbb200_0 .net "Clk", 0 0, v0000026c24dc4830_0;  alias, 1 drivers
v0000026c24dbbac0_0 .var "Imm_Extend_exe", 31 0;
v0000026c24dba9e0_0 .net "Imm_Extnd", 31 0, v0000026c24db9ab0_0;  alias, 1 drivers
v0000026c24dbb700_0 .net "PC4_Decode", 31 0, v0000026c24dba760_0;  alias, 1 drivers
v0000026c24dbbd40_0 .var "PC4_Execute", 31 0;
v0000026c24dbac60_0 .net "PC_Decode", 31 0, v0000026c24dba080_0;  alias, 1 drivers
v0000026c24dbbb60_0 .var "PC_Execute", 31 0;
v0000026c24dbad00_0 .net "Rd_Decode", 4 0, L_0000026c24e1f8c0;  1 drivers
v0000026c24dbb020_0 .var "Rd_Execute", 4 0;
v0000026c24dbada0_0 .net "Read_Data1", 31 0, v0000026c24dbd7b0_0;  alias, 1 drivers
v0000026c24dba300_0 .var "Read_Data1_E", 31 0;
v0000026c24dba620_0 .net "Read_Data2", 31 0, v0000026c24dbce50_0;  alias, 1 drivers
v0000026c24dbbde0_0 .var "Read_Data2_E", 31 0;
v0000026c24dba3a0_0 .net "Reset", 0 0, v0000026c24dc5cd0_0;  alias, 1 drivers
v0000026c24dba4e0_0 .net "Rs1_Decode", 4 0, L_0000026c24e1f000;  1 drivers
v0000026c24dba6c0_0 .var "Rs1_Execute", 4 0;
v0000026c24dbb840_0 .net "Rs2_Decode", 4 0, L_0000026c24e1f6e0;  1 drivers
v0000026c24dbb3e0_0 .var "Rs2_Execute", 4 0;
S_0000026c24d59f90 .scope module, "Pipeline4" "Iex_IMem" 8 70, 10 3 0, S_0000026c24c73240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Clk";
    .port_info 1 /INPUT 1 "Reset";
    .port_info 2 /INPUT 32 "Alu_Result_E";
    .port_info 3 /INPUT 32 "Write_Data_E";
    .port_info 4 /INPUT 32 "PC4_Execute";
    .port_info 5 /INPUT 5 "Rd_E";
    .port_info 6 /OUTPUT 32 "Alu_Result_M";
    .port_info 7 /OUTPUT 32 "Write_Data_M";
    .port_info 8 /OUTPUT 32 "PC4_Memory";
    .port_info 9 /OUTPUT 5 "Rd_M";
v0000026c24dbb480_0 .net "Alu_Result_E", 31 0, v0000026c24daf310_0;  alias, 1 drivers
v0000026c24dba120_0 .var "Alu_Result_M", 31 0;
v0000026c24dba800_0 .net "Clk", 0 0, v0000026c24dc4830_0;  alias, 1 drivers
v0000026c24dba8a0_0 .net "PC4_Execute", 31 0, v0000026c24dbbd40_0;  alias, 1 drivers
v0000026c24dbae40_0 .var "PC4_Memory", 31 0;
v0000026c24dba940_0 .net "Rd_E", 4 0, v0000026c24dbb020_0;  alias, 1 drivers
v0000026c24dbaa80_0 .var "Rd_M", 4 0;
v0000026c24dbaee0_0 .net "Reset", 0 0, v0000026c24dc5cd0_0;  alias, 1 drivers
v0000026c24dbab20_0 .net "Write_Data_E", 31 0, L_0000026c24e1eb00;  alias, 1 drivers
v0000026c24dbaf80_0 .var "Write_Data_M", 31 0;
S_0000026c24d59c70 .scope module, "Pipeline5" "Imem_Iw" 8 73, 10 78 0, S_0000026c24c73240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Clk";
    .port_info 1 /INPUT 1 "Reset";
    .port_info 2 /INPUT 32 "Alu_Result_M";
    .port_info 3 /INPUT 32 "Read_DataM";
    .port_info 4 /INPUT 32 "PC4_Memory";
    .port_info 5 /INPUT 5 "Rd_M";
    .port_info 6 /OUTPUT 32 "Alu_Result_W";
    .port_info 7 /OUTPUT 32 "Read_DataW";
    .port_info 8 /OUTPUT 32 "PC4_WriteBack";
    .port_info 9 /OUTPUT 5 "Rd_W";
v0000026c24dbb0c0_0 .net "Alu_Result_M", 31 0, v0000026c24dba120_0;  alias, 1 drivers
v0000026c24dbb520_0 .var "Alu_Result_W", 31 0;
v0000026c24dbb5c0_0 .net "Clk", 0 0, v0000026c24dc4830_0;  alias, 1 drivers
v0000026c24dbb7a0_0 .net "PC4_Memory", 31 0, v0000026c24dbae40_0;  alias, 1 drivers
v0000026c24dbc270_0 .var "PC4_WriteBack", 31 0;
v0000026c24dbd670_0 .net "Rd_M", 4 0, v0000026c24dbaa80_0;  alias, 1 drivers
v0000026c24dbdcb0_0 .var "Rd_W", 4 0;
v0000026c24dbcf90_0 .net "Read_DataM", 31 0, L_0000026c24e266d0;  alias, 1 drivers
v0000026c24dbcc70_0 .var "Read_DataW", 31 0;
v0000026c24dbcef0_0 .net "Reset", 0 0, v0000026c24dc5cd0_0;  alias, 1 drivers
S_0000026c24dbe8c0 .scope module, "Regiters" "RegFile" 8 48, 9 162 0, S_0000026c24c73240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Clk";
    .port_info 1 /INPUT 1 "Write_Enable";
    .port_info 2 /INPUT 5 "rs1";
    .port_info 3 /INPUT 5 "rs2";
    .port_info 4 /INPUT 5 "rd";
    .port_info 5 /INPUT 32 "Write_Data";
    .port_info 6 /OUTPUT 32 "Rd1";
    .port_info 7 /OUTPUT 32 "Rd2";
v0000026c24dbdd50_0 .net "Clk", 0 0, v0000026c24dc4830_0;  alias, 1 drivers
v0000026c24dbd7b0_0 .var "Rd1", 31 0;
v0000026c24dbce50_0 .var "Rd2", 31 0;
v0000026c24dbc130 .array "RegisterFile", 0 31, 31 0;
v0000026c24dbbf50_0 .net "Write_Data", 31 0, L_0000026c24e20c20;  alias, 1 drivers
v0000026c24dbcbd0_0 .net "Write_Enable", 0 0, L_0000026c24d34d70;  alias, 1 drivers
v0000026c24dbc450_0 .net "rd", 4 0, v0000026c24dbdcb0_0;  alias, 1 drivers
v0000026c24dbd030_0 .net "rs1", 4 0, L_0000026c24e20720;  1 drivers
v0000026c24dbd530_0 .net "rs2", 4 0, L_0000026c24e1faa0;  1 drivers
E_0000026c24d50000 .event negedge, v0000026c24dad490_0;
v0000026c24dbc130_0 .array/port v0000026c24dbc130, 0;
v0000026c24dbc130_1 .array/port v0000026c24dbc130, 1;
v0000026c24dbc130_2 .array/port v0000026c24dbc130, 2;
E_0000026c24d4fe80/0 .event anyedge, v0000026c24dbd030_0, v0000026c24dbc130_0, v0000026c24dbc130_1, v0000026c24dbc130_2;
v0000026c24dbc130_3 .array/port v0000026c24dbc130, 3;
v0000026c24dbc130_4 .array/port v0000026c24dbc130, 4;
v0000026c24dbc130_5 .array/port v0000026c24dbc130, 5;
v0000026c24dbc130_6 .array/port v0000026c24dbc130, 6;
E_0000026c24d4fe80/1 .event anyedge, v0000026c24dbc130_3, v0000026c24dbc130_4, v0000026c24dbc130_5, v0000026c24dbc130_6;
v0000026c24dbc130_7 .array/port v0000026c24dbc130, 7;
v0000026c24dbc130_8 .array/port v0000026c24dbc130, 8;
v0000026c24dbc130_9 .array/port v0000026c24dbc130, 9;
v0000026c24dbc130_10 .array/port v0000026c24dbc130, 10;
E_0000026c24d4fe80/2 .event anyedge, v0000026c24dbc130_7, v0000026c24dbc130_8, v0000026c24dbc130_9, v0000026c24dbc130_10;
v0000026c24dbc130_11 .array/port v0000026c24dbc130, 11;
v0000026c24dbc130_12 .array/port v0000026c24dbc130, 12;
v0000026c24dbc130_13 .array/port v0000026c24dbc130, 13;
v0000026c24dbc130_14 .array/port v0000026c24dbc130, 14;
E_0000026c24d4fe80/3 .event anyedge, v0000026c24dbc130_11, v0000026c24dbc130_12, v0000026c24dbc130_13, v0000026c24dbc130_14;
v0000026c24dbc130_15 .array/port v0000026c24dbc130, 15;
v0000026c24dbc130_16 .array/port v0000026c24dbc130, 16;
v0000026c24dbc130_17 .array/port v0000026c24dbc130, 17;
v0000026c24dbc130_18 .array/port v0000026c24dbc130, 18;
E_0000026c24d4fe80/4 .event anyedge, v0000026c24dbc130_15, v0000026c24dbc130_16, v0000026c24dbc130_17, v0000026c24dbc130_18;
v0000026c24dbc130_19 .array/port v0000026c24dbc130, 19;
v0000026c24dbc130_20 .array/port v0000026c24dbc130, 20;
v0000026c24dbc130_21 .array/port v0000026c24dbc130, 21;
v0000026c24dbc130_22 .array/port v0000026c24dbc130, 22;
E_0000026c24d4fe80/5 .event anyedge, v0000026c24dbc130_19, v0000026c24dbc130_20, v0000026c24dbc130_21, v0000026c24dbc130_22;
v0000026c24dbc130_23 .array/port v0000026c24dbc130, 23;
v0000026c24dbc130_24 .array/port v0000026c24dbc130, 24;
v0000026c24dbc130_25 .array/port v0000026c24dbc130, 25;
v0000026c24dbc130_26 .array/port v0000026c24dbc130, 26;
E_0000026c24d4fe80/6 .event anyedge, v0000026c24dbc130_23, v0000026c24dbc130_24, v0000026c24dbc130_25, v0000026c24dbc130_26;
v0000026c24dbc130_27 .array/port v0000026c24dbc130, 27;
v0000026c24dbc130_28 .array/port v0000026c24dbc130, 28;
v0000026c24dbc130_29 .array/port v0000026c24dbc130, 29;
v0000026c24dbc130_30 .array/port v0000026c24dbc130, 30;
E_0000026c24d4fe80/7 .event anyedge, v0000026c24dbc130_27, v0000026c24dbc130_28, v0000026c24dbc130_29, v0000026c24dbc130_30;
v0000026c24dbc130_31 .array/port v0000026c24dbc130, 31;
E_0000026c24d4fe80/8 .event anyedge, v0000026c24dbc130_31, v0000026c24dbd530_0;
E_0000026c24d4fe80 .event/or E_0000026c24d4fe80/0, E_0000026c24d4fe80/1, E_0000026c24d4fe80/2, E_0000026c24d4fe80/3, E_0000026c24d4fe80/4, E_0000026c24d4fe80/5, E_0000026c24d4fe80/6, E_0000026c24d4fe80/7, E_0000026c24d4fe80/8;
S_0000026c24dbfb80 .scope module, "hazard" "Hazard_Unit" 4 21, 11 1 0, S_0000026c24c372a0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Rs1_Decode";
    .port_info 1 /INPUT 5 "Rs1_Execute";
    .port_info 2 /INPUT 5 "Rs2_Decode";
    .port_info 3 /INPUT 5 "Rs2_Execute";
    .port_info 4 /INPUT 5 "Rd_Execute";
    .port_info 5 /INPUT 5 "Rd_Memory";
    .port_info 6 /INPUT 5 "Rd_Writeback";
    .port_info 7 /INPUT 1 "RegWrite_M";
    .port_info 8 /INPUT 1 "RegWrite_W";
    .port_info 9 /INPUT 1 "Result_Src_0";
    .port_info 10 /INPUT 1 "PCSrc_E_O";
    .port_info 11 /OUTPUT 2 "Forward_AE";
    .port_info 12 /OUTPUT 2 "Forward_BE";
    .port_info 13 /OUTPUT 1 "StallD";
    .port_info 14 /OUTPUT 1 "StallF";
    .port_info 15 /OUTPUT 1 "FlushD";
    .port_info 16 /OUTPUT 1 "Flush_E";
L_0000026c24d35320 .functor AND 1, L_0000026c24dc5d70, L_0000026c24d34910, C4<1>, C4<1>;
L_0000026c24d35390 .functor AND 1, L_0000026c24d35320, L_0000026c24dc4c90, C4<1>, C4<1>;
L_0000026c24d35010 .functor AND 1, L_0000026c24dc4e70, L_0000026c24d34d70, C4<1>, C4<1>;
L_0000026c24d346e0 .functor AND 1, L_0000026c24d35010, L_0000026c24dc5050, C4<1>, C4<1>;
L_0000026c24d34750 .functor AND 1, L_0000026c24e1f1e0, L_0000026c24d34910, C4<1>, C4<1>;
L_0000026c24d35470 .functor AND 1, L_0000026c24d34750, L_0000026c24e1f500, C4<1>, C4<1>;
L_0000026c24d34f30 .functor AND 1, L_0000026c24e1f280, L_0000026c24d34d70, C4<1>, C4<1>;
L_0000026c24d34980 .functor AND 1, L_0000026c24d34f30, L_0000026c24e1e7e0, C4<1>, C4<1>;
L_0000026c24d35400 .functor OR 1, L_0000026c24e1ea60, L_0000026c24e1f5a0, C4<0>, C4<0>;
L_0000026c24d349f0 .functor AND 1, L_0000026c24e1f320, L_0000026c24d35400, C4<1>, C4<1>;
L_0000026c24d347c0 .functor BUFZ 1, L_0000026c24d349f0, C4<0>, C4<0>, C4<0>;
L_0000026c24d34c90 .functor BUFZ 1, L_0000026c24d349f0, C4<0>, C4<0>, C4<0>;
L_0000026c24d34830 .functor OR 1, L_0000026c24d349f0, L_0000026c24d352b0, C4<0>, C4<0>;
L_0000026c24d348a0 .functor BUFZ 1, L_0000026c24d352b0, C4<0>, C4<0>, C4<0>;
v0000026c24dc0830_0 .net "FlushD", 0 0, L_0000026c24d348a0;  alias, 1 drivers
v0000026c24dc03d0_0 .net "Flush_E", 0 0, L_0000026c24d34830;  alias, 1 drivers
v0000026c24dc19b0_0 .net "Forward_AE", 1 0, L_0000026c24e1eba0;  alias, 1 drivers
v0000026c24dc1d70_0 .net "Forward_BE", 1 0, L_0000026c24e1e600;  alias, 1 drivers
v0000026c24dc0290_0 .net "PCSrc_E_O", 0 0, L_0000026c24d352b0;  alias, 1 drivers
v0000026c24dc0330_0 .net "Rd_Execute", 4 0, L_0000026c24e26e40;  alias, 1 drivers
v0000026c24dc0650_0 .net "Rd_Memory", 4 0, L_0000026c24e263c0;  alias, 1 drivers
v0000026c24dc06f0_0 .net "Rd_Writeback", 4 0, L_0000026c24e26a50;  alias, 1 drivers
v0000026c24dc0790_0 .net "RegWrite_M", 0 0, L_0000026c24d34910;  alias, 1 drivers
v0000026c24dc14b0_0 .net "RegWrite_W", 0 0, L_0000026c24d34d70;  alias, 1 drivers
v0000026c24dc08d0_0 .net "Result_Src_0", 0 0, L_0000026c24e204a0;  alias, 1 drivers
v0000026c24dc0970_0 .net "Rs1_Decode", 4 0, L_0000026c24e21300;  alias, 1 drivers
v0000026c24dc15f0_0 .net "Rs1_Execute", 4 0, L_0000026c24e26ba0;  alias, 1 drivers
v0000026c24dc0bf0_0 .net "Rs2_Decode", 4 0, L_0000026c24e21800;  alias, 1 drivers
v0000026c24dc1410_0 .net "Rs2_Execute", 4 0, L_0000026c24e26660;  alias, 1 drivers
v0000026c24dc0d30_0 .net "StallD", 0 0, L_0000026c24d34c90;  alias, 1 drivers
v0000026c24dc0dd0_0 .net "StallF", 0 0, L_0000026c24d347c0;  alias, 1 drivers
v0000026c24dc0e70_0 .net *"_ivl_0", 0 0, L_0000026c24dc5d70;  1 drivers
v0000026c24dc0fb0_0 .net *"_ivl_10", 0 0, L_0000026c24dc4c90;  1 drivers
v0000026c24dc10f0_0 .net *"_ivl_12", 0 0, L_0000026c24d35390;  1 drivers
L_0000026c24dc5fd8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000026c24dc12d0_0 .net/2u *"_ivl_14", 1 0, L_0000026c24dc5fd8;  1 drivers
v0000026c24dc1370_0 .net *"_ivl_16", 0 0, L_0000026c24dc4e70;  1 drivers
v0000026c24dc1730_0 .net *"_ivl_18", 0 0, L_0000026c24d35010;  1 drivers
v0000026c24dc37f0_0 .net *"_ivl_2", 0 0, L_0000026c24d35320;  1 drivers
v0000026c24dc3430_0 .net *"_ivl_20", 31 0, L_0000026c24dc4f10;  1 drivers
L_0000026c24dc6020 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026c24dc23f0_0 .net *"_ivl_23", 26 0, L_0000026c24dc6020;  1 drivers
L_0000026c24dc6068 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026c24dc2e90_0 .net/2u *"_ivl_24", 31 0, L_0000026c24dc6068;  1 drivers
v0000026c24dc3bb0_0 .net *"_ivl_26", 0 0, L_0000026c24dc5050;  1 drivers
v0000026c24dc3930_0 .net *"_ivl_28", 0 0, L_0000026c24d346e0;  1 drivers
L_0000026c24dc60b0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000026c24dc3e30_0 .net/2u *"_ivl_30", 1 0, L_0000026c24dc60b0;  1 drivers
L_0000026c24dc60f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000026c24dc32f0_0 .net/2u *"_ivl_32", 1 0, L_0000026c24dc60f8;  1 drivers
v0000026c24dc3d90_0 .net *"_ivl_34", 1 0, L_0000026c24dc50f0;  1 drivers
v0000026c24dc3c50_0 .net *"_ivl_38", 0 0, L_0000026c24e1f1e0;  1 drivers
v0000026c24dc43d0_0 .net *"_ivl_4", 31 0, L_0000026c24dc4970;  1 drivers
v0000026c24dc36b0_0 .net *"_ivl_40", 0 0, L_0000026c24d34750;  1 drivers
v0000026c24dc4510_0 .net *"_ivl_42", 31 0, L_0000026c24e1f960;  1 drivers
L_0000026c24dc6140 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026c24dc25d0_0 .net *"_ivl_45", 26 0, L_0000026c24dc6140;  1 drivers
L_0000026c24dc6188 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026c24dc3390_0 .net/2u *"_ivl_46", 31 0, L_0000026c24dc6188;  1 drivers
v0000026c24dc3ed0_0 .net *"_ivl_48", 0 0, L_0000026c24e1f500;  1 drivers
v0000026c24dc20d0_0 .net *"_ivl_50", 0 0, L_0000026c24d35470;  1 drivers
L_0000026c24dc61d0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000026c24dc4470_0 .net/2u *"_ivl_52", 1 0, L_0000026c24dc61d0;  1 drivers
v0000026c24dc3750_0 .net *"_ivl_54", 0 0, L_0000026c24e1f280;  1 drivers
v0000026c24dc45b0_0 .net *"_ivl_56", 0 0, L_0000026c24d34f30;  1 drivers
v0000026c24dc2210_0 .net *"_ivl_58", 31 0, L_0000026c24e1f460;  1 drivers
L_0000026c24dc6218 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026c24dc40b0_0 .net *"_ivl_61", 26 0, L_0000026c24dc6218;  1 drivers
L_0000026c24dc6260 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026c24dc4650_0 .net/2u *"_ivl_62", 31 0, L_0000026c24dc6260;  1 drivers
v0000026c24dc2670_0 .net *"_ivl_64", 0 0, L_0000026c24e1e7e0;  1 drivers
v0000026c24dc39d0_0 .net *"_ivl_66", 0 0, L_0000026c24d34980;  1 drivers
L_0000026c24dc62a8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000026c24dc3f70_0 .net/2u *"_ivl_68", 1 0, L_0000026c24dc62a8;  1 drivers
L_0000026c24dc5f48 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026c24dc46f0_0 .net *"_ivl_7", 26 0, L_0000026c24dc5f48;  1 drivers
L_0000026c24dc62f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000026c24dc2fd0_0 .net/2u *"_ivl_70", 1 0, L_0000026c24dc62f0;  1 drivers
v0000026c24dc4290_0 .net *"_ivl_72", 1 0, L_0000026c24e1f140;  1 drivers
v0000026c24dc2d50_0 .net *"_ivl_76", 31 0, L_0000026c24e1f3c0;  1 drivers
L_0000026c24dc6338 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026c24dc34d0_0 .net *"_ivl_79", 30 0, L_0000026c24dc6338;  1 drivers
L_0000026c24dc5f90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026c24dc3570_0 .net/2u *"_ivl_8", 31 0, L_0000026c24dc5f90;  1 drivers
L_0000026c24dc6380 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000026c24dc1f90_0 .net/2u *"_ivl_80", 31 0, L_0000026c24dc6380;  1 drivers
v0000026c24dc4150_0 .net *"_ivl_82", 0 0, L_0000026c24e1f320;  1 drivers
v0000026c24dc3890_0 .net *"_ivl_84", 0 0, L_0000026c24e1ea60;  1 drivers
v0000026c24dc3610_0 .net *"_ivl_86", 0 0, L_0000026c24e1f5a0;  1 drivers
v0000026c24dc2030_0 .net *"_ivl_88", 0 0, L_0000026c24d35400;  1 drivers
v0000026c24dc3110_0 .net "l_Stall", 0 0, L_0000026c24d349f0;  1 drivers
L_0000026c24dc5d70 .cmp/eq 5, L_0000026c24e26ba0, L_0000026c24e263c0;
L_0000026c24dc4970 .concat [ 5 27 0 0], L_0000026c24e26ba0, L_0000026c24dc5f48;
L_0000026c24dc4c90 .cmp/ne 32, L_0000026c24dc4970, L_0000026c24dc5f90;
L_0000026c24dc4e70 .cmp/eq 5, L_0000026c24e26ba0, L_0000026c24e26a50;
L_0000026c24dc4f10 .concat [ 5 27 0 0], L_0000026c24e26ba0, L_0000026c24dc6020;
L_0000026c24dc5050 .cmp/ne 32, L_0000026c24dc4f10, L_0000026c24dc6068;
L_0000026c24dc50f0 .functor MUXZ 2, L_0000026c24dc60f8, L_0000026c24dc60b0, L_0000026c24d346e0, C4<>;
L_0000026c24e1eba0 .functor MUXZ 2, L_0000026c24dc50f0, L_0000026c24dc5fd8, L_0000026c24d35390, C4<>;
L_0000026c24e1f1e0 .cmp/eq 5, L_0000026c24e26660, L_0000026c24e263c0;
L_0000026c24e1f960 .concat [ 5 27 0 0], L_0000026c24e26660, L_0000026c24dc6140;
L_0000026c24e1f500 .cmp/ne 32, L_0000026c24e1f960, L_0000026c24dc6188;
L_0000026c24e1f280 .cmp/eq 5, L_0000026c24e26660, L_0000026c24e26a50;
L_0000026c24e1f460 .concat [ 5 27 0 0], L_0000026c24e26660, L_0000026c24dc6218;
L_0000026c24e1e7e0 .cmp/ne 32, L_0000026c24e1f460, L_0000026c24dc6260;
L_0000026c24e1f140 .functor MUXZ 2, L_0000026c24dc62f0, L_0000026c24dc62a8, L_0000026c24d34980, C4<>;
L_0000026c24e1e600 .functor MUXZ 2, L_0000026c24e1f140, L_0000026c24dc61d0, L_0000026c24d35470, C4<>;
L_0000026c24e1f3c0 .concat [ 1 31 0 0], L_0000026c24e204a0, L_0000026c24dc6338;
L_0000026c24e1f320 .cmp/eq 32, L_0000026c24e1f3c0, L_0000026c24dc6380;
L_0000026c24e1ea60 .cmp/eq 5, L_0000026c24e26e40, L_0000026c24e21300;
L_0000026c24e1f5a0 .cmp/eq 5, L_0000026c24e26e40, L_0000026c24e21800;
S_0000026c24dbe410 .scope module, "dmem" "Data_Memory" 3 12, 12 2 0, S_0000026c24c58270;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Address";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "Clk";
    .port_info 3 /INPUT 1 "Write_Enable";
    .port_info 4 /OUTPUT 32 "Read_Data";
L_0000026c24e266d0 .functor BUFZ 32, L_0000026c24e213a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000026c24dc5b90_0 .net "Address", 31 0, L_0000026c24e26c80;  alias, 1 drivers
v0000026c24dc52d0_0 .net "Clk", 0 0, v0000026c24dc4830_0;  alias, 1 drivers
v0000026c24dc4ab0 .array "RAM", 0 127, 31 0;
v0000026c24dc5190_0 .net "Read_Data", 31 0, L_0000026c24e266d0;  alias, 1 drivers
v0000026c24dc5230_0 .net "Write_Data", 31 0, L_0000026c24e26eb0;  alias, 1 drivers
v0000026c24dc4d30_0 .net "Write_Enable", 0 0, L_0000026c24d34b40;  alias, 1 drivers
v0000026c24dc5af0_0 .net *"_ivl_0", 31 0, L_0000026c24e213a0;  1 drivers
v0000026c24dc5a50_0 .net *"_ivl_3", 29 0, L_0000026c24e21620;  1 drivers
E_0000026c24d50580 .event posedge, v0000026c24dad490_0;
L_0000026c24e213a0 .array/port v0000026c24dc4ab0, L_0000026c24e21620;
L_0000026c24e21620 .part L_0000026c24e26c80, 2, 30;
S_0000026c24dbf9f0 .scope module, "imem" "Instruction_Memory" 3 11, 13 3 0, S_0000026c24c58270;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Address";
    .port_info 1 /OUTPUT 32 "Read_Data";
v0000026c24dc5690_0 .net "Address", 31 0, L_0000026c24cfeea0;  alias, 1 drivers
v0000026c24dc4dd0 .array "MEMORY", 0 128, 7 0;
v0000026c24dc4790_0 .var "Read_Data", 31 0;
v0000026c24dc4dd0_0 .array/port v0000026c24dc4dd0, 0;
v0000026c24dc4dd0_1 .array/port v0000026c24dc4dd0, 1;
v0000026c24dc4dd0_2 .array/port v0000026c24dc4dd0, 2;
E_0000026c24d50040/0 .event anyedge, v0000026c24dbd710_0, v0000026c24dc4dd0_0, v0000026c24dc4dd0_1, v0000026c24dc4dd0_2;
v0000026c24dc4dd0_3 .array/port v0000026c24dc4dd0, 3;
v0000026c24dc4dd0_4 .array/port v0000026c24dc4dd0, 4;
v0000026c24dc4dd0_5 .array/port v0000026c24dc4dd0, 5;
v0000026c24dc4dd0_6 .array/port v0000026c24dc4dd0, 6;
E_0000026c24d50040/1 .event anyedge, v0000026c24dc4dd0_3, v0000026c24dc4dd0_4, v0000026c24dc4dd0_5, v0000026c24dc4dd0_6;
v0000026c24dc4dd0_7 .array/port v0000026c24dc4dd0, 7;
v0000026c24dc4dd0_8 .array/port v0000026c24dc4dd0, 8;
v0000026c24dc4dd0_9 .array/port v0000026c24dc4dd0, 9;
v0000026c24dc4dd0_10 .array/port v0000026c24dc4dd0, 10;
E_0000026c24d50040/2 .event anyedge, v0000026c24dc4dd0_7, v0000026c24dc4dd0_8, v0000026c24dc4dd0_9, v0000026c24dc4dd0_10;
v0000026c24dc4dd0_11 .array/port v0000026c24dc4dd0, 11;
v0000026c24dc4dd0_12 .array/port v0000026c24dc4dd0, 12;
v0000026c24dc4dd0_13 .array/port v0000026c24dc4dd0, 13;
v0000026c24dc4dd0_14 .array/port v0000026c24dc4dd0, 14;
E_0000026c24d50040/3 .event anyedge, v0000026c24dc4dd0_11, v0000026c24dc4dd0_12, v0000026c24dc4dd0_13, v0000026c24dc4dd0_14;
v0000026c24dc4dd0_15 .array/port v0000026c24dc4dd0, 15;
v0000026c24dc4dd0_16 .array/port v0000026c24dc4dd0, 16;
v0000026c24dc4dd0_17 .array/port v0000026c24dc4dd0, 17;
v0000026c24dc4dd0_18 .array/port v0000026c24dc4dd0, 18;
E_0000026c24d50040/4 .event anyedge, v0000026c24dc4dd0_15, v0000026c24dc4dd0_16, v0000026c24dc4dd0_17, v0000026c24dc4dd0_18;
v0000026c24dc4dd0_19 .array/port v0000026c24dc4dd0, 19;
v0000026c24dc4dd0_20 .array/port v0000026c24dc4dd0, 20;
v0000026c24dc4dd0_21 .array/port v0000026c24dc4dd0, 21;
v0000026c24dc4dd0_22 .array/port v0000026c24dc4dd0, 22;
E_0000026c24d50040/5 .event anyedge, v0000026c24dc4dd0_19, v0000026c24dc4dd0_20, v0000026c24dc4dd0_21, v0000026c24dc4dd0_22;
v0000026c24dc4dd0_23 .array/port v0000026c24dc4dd0, 23;
v0000026c24dc4dd0_24 .array/port v0000026c24dc4dd0, 24;
v0000026c24dc4dd0_25 .array/port v0000026c24dc4dd0, 25;
v0000026c24dc4dd0_26 .array/port v0000026c24dc4dd0, 26;
E_0000026c24d50040/6 .event anyedge, v0000026c24dc4dd0_23, v0000026c24dc4dd0_24, v0000026c24dc4dd0_25, v0000026c24dc4dd0_26;
v0000026c24dc4dd0_27 .array/port v0000026c24dc4dd0, 27;
v0000026c24dc4dd0_28 .array/port v0000026c24dc4dd0, 28;
v0000026c24dc4dd0_29 .array/port v0000026c24dc4dd0, 29;
v0000026c24dc4dd0_30 .array/port v0000026c24dc4dd0, 30;
E_0000026c24d50040/7 .event anyedge, v0000026c24dc4dd0_27, v0000026c24dc4dd0_28, v0000026c24dc4dd0_29, v0000026c24dc4dd0_30;
v0000026c24dc4dd0_31 .array/port v0000026c24dc4dd0, 31;
v0000026c24dc4dd0_32 .array/port v0000026c24dc4dd0, 32;
v0000026c24dc4dd0_33 .array/port v0000026c24dc4dd0, 33;
v0000026c24dc4dd0_34 .array/port v0000026c24dc4dd0, 34;
E_0000026c24d50040/8 .event anyedge, v0000026c24dc4dd0_31, v0000026c24dc4dd0_32, v0000026c24dc4dd0_33, v0000026c24dc4dd0_34;
v0000026c24dc4dd0_35 .array/port v0000026c24dc4dd0, 35;
v0000026c24dc4dd0_36 .array/port v0000026c24dc4dd0, 36;
v0000026c24dc4dd0_37 .array/port v0000026c24dc4dd0, 37;
v0000026c24dc4dd0_38 .array/port v0000026c24dc4dd0, 38;
E_0000026c24d50040/9 .event anyedge, v0000026c24dc4dd0_35, v0000026c24dc4dd0_36, v0000026c24dc4dd0_37, v0000026c24dc4dd0_38;
v0000026c24dc4dd0_39 .array/port v0000026c24dc4dd0, 39;
v0000026c24dc4dd0_40 .array/port v0000026c24dc4dd0, 40;
v0000026c24dc4dd0_41 .array/port v0000026c24dc4dd0, 41;
v0000026c24dc4dd0_42 .array/port v0000026c24dc4dd0, 42;
E_0000026c24d50040/10 .event anyedge, v0000026c24dc4dd0_39, v0000026c24dc4dd0_40, v0000026c24dc4dd0_41, v0000026c24dc4dd0_42;
v0000026c24dc4dd0_43 .array/port v0000026c24dc4dd0, 43;
v0000026c24dc4dd0_44 .array/port v0000026c24dc4dd0, 44;
v0000026c24dc4dd0_45 .array/port v0000026c24dc4dd0, 45;
v0000026c24dc4dd0_46 .array/port v0000026c24dc4dd0, 46;
E_0000026c24d50040/11 .event anyedge, v0000026c24dc4dd0_43, v0000026c24dc4dd0_44, v0000026c24dc4dd0_45, v0000026c24dc4dd0_46;
v0000026c24dc4dd0_47 .array/port v0000026c24dc4dd0, 47;
v0000026c24dc4dd0_48 .array/port v0000026c24dc4dd0, 48;
v0000026c24dc4dd0_49 .array/port v0000026c24dc4dd0, 49;
v0000026c24dc4dd0_50 .array/port v0000026c24dc4dd0, 50;
E_0000026c24d50040/12 .event anyedge, v0000026c24dc4dd0_47, v0000026c24dc4dd0_48, v0000026c24dc4dd0_49, v0000026c24dc4dd0_50;
v0000026c24dc4dd0_51 .array/port v0000026c24dc4dd0, 51;
v0000026c24dc4dd0_52 .array/port v0000026c24dc4dd0, 52;
v0000026c24dc4dd0_53 .array/port v0000026c24dc4dd0, 53;
v0000026c24dc4dd0_54 .array/port v0000026c24dc4dd0, 54;
E_0000026c24d50040/13 .event anyedge, v0000026c24dc4dd0_51, v0000026c24dc4dd0_52, v0000026c24dc4dd0_53, v0000026c24dc4dd0_54;
v0000026c24dc4dd0_55 .array/port v0000026c24dc4dd0, 55;
v0000026c24dc4dd0_56 .array/port v0000026c24dc4dd0, 56;
v0000026c24dc4dd0_57 .array/port v0000026c24dc4dd0, 57;
v0000026c24dc4dd0_58 .array/port v0000026c24dc4dd0, 58;
E_0000026c24d50040/14 .event anyedge, v0000026c24dc4dd0_55, v0000026c24dc4dd0_56, v0000026c24dc4dd0_57, v0000026c24dc4dd0_58;
v0000026c24dc4dd0_59 .array/port v0000026c24dc4dd0, 59;
v0000026c24dc4dd0_60 .array/port v0000026c24dc4dd0, 60;
v0000026c24dc4dd0_61 .array/port v0000026c24dc4dd0, 61;
v0000026c24dc4dd0_62 .array/port v0000026c24dc4dd0, 62;
E_0000026c24d50040/15 .event anyedge, v0000026c24dc4dd0_59, v0000026c24dc4dd0_60, v0000026c24dc4dd0_61, v0000026c24dc4dd0_62;
v0000026c24dc4dd0_63 .array/port v0000026c24dc4dd0, 63;
v0000026c24dc4dd0_64 .array/port v0000026c24dc4dd0, 64;
v0000026c24dc4dd0_65 .array/port v0000026c24dc4dd0, 65;
v0000026c24dc4dd0_66 .array/port v0000026c24dc4dd0, 66;
E_0000026c24d50040/16 .event anyedge, v0000026c24dc4dd0_63, v0000026c24dc4dd0_64, v0000026c24dc4dd0_65, v0000026c24dc4dd0_66;
v0000026c24dc4dd0_67 .array/port v0000026c24dc4dd0, 67;
v0000026c24dc4dd0_68 .array/port v0000026c24dc4dd0, 68;
v0000026c24dc4dd0_69 .array/port v0000026c24dc4dd0, 69;
v0000026c24dc4dd0_70 .array/port v0000026c24dc4dd0, 70;
E_0000026c24d50040/17 .event anyedge, v0000026c24dc4dd0_67, v0000026c24dc4dd0_68, v0000026c24dc4dd0_69, v0000026c24dc4dd0_70;
v0000026c24dc4dd0_71 .array/port v0000026c24dc4dd0, 71;
v0000026c24dc4dd0_72 .array/port v0000026c24dc4dd0, 72;
v0000026c24dc4dd0_73 .array/port v0000026c24dc4dd0, 73;
v0000026c24dc4dd0_74 .array/port v0000026c24dc4dd0, 74;
E_0000026c24d50040/18 .event anyedge, v0000026c24dc4dd0_71, v0000026c24dc4dd0_72, v0000026c24dc4dd0_73, v0000026c24dc4dd0_74;
v0000026c24dc4dd0_75 .array/port v0000026c24dc4dd0, 75;
v0000026c24dc4dd0_76 .array/port v0000026c24dc4dd0, 76;
v0000026c24dc4dd0_77 .array/port v0000026c24dc4dd0, 77;
v0000026c24dc4dd0_78 .array/port v0000026c24dc4dd0, 78;
E_0000026c24d50040/19 .event anyedge, v0000026c24dc4dd0_75, v0000026c24dc4dd0_76, v0000026c24dc4dd0_77, v0000026c24dc4dd0_78;
v0000026c24dc4dd0_79 .array/port v0000026c24dc4dd0, 79;
v0000026c24dc4dd0_80 .array/port v0000026c24dc4dd0, 80;
v0000026c24dc4dd0_81 .array/port v0000026c24dc4dd0, 81;
v0000026c24dc4dd0_82 .array/port v0000026c24dc4dd0, 82;
E_0000026c24d50040/20 .event anyedge, v0000026c24dc4dd0_79, v0000026c24dc4dd0_80, v0000026c24dc4dd0_81, v0000026c24dc4dd0_82;
v0000026c24dc4dd0_83 .array/port v0000026c24dc4dd0, 83;
v0000026c24dc4dd0_84 .array/port v0000026c24dc4dd0, 84;
v0000026c24dc4dd0_85 .array/port v0000026c24dc4dd0, 85;
v0000026c24dc4dd0_86 .array/port v0000026c24dc4dd0, 86;
E_0000026c24d50040/21 .event anyedge, v0000026c24dc4dd0_83, v0000026c24dc4dd0_84, v0000026c24dc4dd0_85, v0000026c24dc4dd0_86;
v0000026c24dc4dd0_87 .array/port v0000026c24dc4dd0, 87;
v0000026c24dc4dd0_88 .array/port v0000026c24dc4dd0, 88;
v0000026c24dc4dd0_89 .array/port v0000026c24dc4dd0, 89;
v0000026c24dc4dd0_90 .array/port v0000026c24dc4dd0, 90;
E_0000026c24d50040/22 .event anyedge, v0000026c24dc4dd0_87, v0000026c24dc4dd0_88, v0000026c24dc4dd0_89, v0000026c24dc4dd0_90;
v0000026c24dc4dd0_91 .array/port v0000026c24dc4dd0, 91;
v0000026c24dc4dd0_92 .array/port v0000026c24dc4dd0, 92;
v0000026c24dc4dd0_93 .array/port v0000026c24dc4dd0, 93;
v0000026c24dc4dd0_94 .array/port v0000026c24dc4dd0, 94;
E_0000026c24d50040/23 .event anyedge, v0000026c24dc4dd0_91, v0000026c24dc4dd0_92, v0000026c24dc4dd0_93, v0000026c24dc4dd0_94;
v0000026c24dc4dd0_95 .array/port v0000026c24dc4dd0, 95;
v0000026c24dc4dd0_96 .array/port v0000026c24dc4dd0, 96;
v0000026c24dc4dd0_97 .array/port v0000026c24dc4dd0, 97;
v0000026c24dc4dd0_98 .array/port v0000026c24dc4dd0, 98;
E_0000026c24d50040/24 .event anyedge, v0000026c24dc4dd0_95, v0000026c24dc4dd0_96, v0000026c24dc4dd0_97, v0000026c24dc4dd0_98;
v0000026c24dc4dd0_99 .array/port v0000026c24dc4dd0, 99;
v0000026c24dc4dd0_100 .array/port v0000026c24dc4dd0, 100;
v0000026c24dc4dd0_101 .array/port v0000026c24dc4dd0, 101;
v0000026c24dc4dd0_102 .array/port v0000026c24dc4dd0, 102;
E_0000026c24d50040/25 .event anyedge, v0000026c24dc4dd0_99, v0000026c24dc4dd0_100, v0000026c24dc4dd0_101, v0000026c24dc4dd0_102;
v0000026c24dc4dd0_103 .array/port v0000026c24dc4dd0, 103;
v0000026c24dc4dd0_104 .array/port v0000026c24dc4dd0, 104;
v0000026c24dc4dd0_105 .array/port v0000026c24dc4dd0, 105;
v0000026c24dc4dd0_106 .array/port v0000026c24dc4dd0, 106;
E_0000026c24d50040/26 .event anyedge, v0000026c24dc4dd0_103, v0000026c24dc4dd0_104, v0000026c24dc4dd0_105, v0000026c24dc4dd0_106;
v0000026c24dc4dd0_107 .array/port v0000026c24dc4dd0, 107;
v0000026c24dc4dd0_108 .array/port v0000026c24dc4dd0, 108;
v0000026c24dc4dd0_109 .array/port v0000026c24dc4dd0, 109;
v0000026c24dc4dd0_110 .array/port v0000026c24dc4dd0, 110;
E_0000026c24d50040/27 .event anyedge, v0000026c24dc4dd0_107, v0000026c24dc4dd0_108, v0000026c24dc4dd0_109, v0000026c24dc4dd0_110;
v0000026c24dc4dd0_111 .array/port v0000026c24dc4dd0, 111;
v0000026c24dc4dd0_112 .array/port v0000026c24dc4dd0, 112;
v0000026c24dc4dd0_113 .array/port v0000026c24dc4dd0, 113;
v0000026c24dc4dd0_114 .array/port v0000026c24dc4dd0, 114;
E_0000026c24d50040/28 .event anyedge, v0000026c24dc4dd0_111, v0000026c24dc4dd0_112, v0000026c24dc4dd0_113, v0000026c24dc4dd0_114;
v0000026c24dc4dd0_115 .array/port v0000026c24dc4dd0, 115;
v0000026c24dc4dd0_116 .array/port v0000026c24dc4dd0, 116;
v0000026c24dc4dd0_117 .array/port v0000026c24dc4dd0, 117;
v0000026c24dc4dd0_118 .array/port v0000026c24dc4dd0, 118;
E_0000026c24d50040/29 .event anyedge, v0000026c24dc4dd0_115, v0000026c24dc4dd0_116, v0000026c24dc4dd0_117, v0000026c24dc4dd0_118;
v0000026c24dc4dd0_119 .array/port v0000026c24dc4dd0, 119;
v0000026c24dc4dd0_120 .array/port v0000026c24dc4dd0, 120;
v0000026c24dc4dd0_121 .array/port v0000026c24dc4dd0, 121;
v0000026c24dc4dd0_122 .array/port v0000026c24dc4dd0, 122;
E_0000026c24d50040/30 .event anyedge, v0000026c24dc4dd0_119, v0000026c24dc4dd0_120, v0000026c24dc4dd0_121, v0000026c24dc4dd0_122;
v0000026c24dc4dd0_123 .array/port v0000026c24dc4dd0, 123;
v0000026c24dc4dd0_124 .array/port v0000026c24dc4dd0, 124;
v0000026c24dc4dd0_125 .array/port v0000026c24dc4dd0, 125;
v0000026c24dc4dd0_126 .array/port v0000026c24dc4dd0, 126;
E_0000026c24d50040/31 .event anyedge, v0000026c24dc4dd0_123, v0000026c24dc4dd0_124, v0000026c24dc4dd0_125, v0000026c24dc4dd0_126;
v0000026c24dc4dd0_127 .array/port v0000026c24dc4dd0, 127;
v0000026c24dc4dd0_128 .array/port v0000026c24dc4dd0, 128;
E_0000026c24d50040/32 .event anyedge, v0000026c24dc4dd0_127, v0000026c24dc4dd0_128;
E_0000026c24d50040 .event/or E_0000026c24d50040/0, E_0000026c24d50040/1, E_0000026c24d50040/2, E_0000026c24d50040/3, E_0000026c24d50040/4, E_0000026c24d50040/5, E_0000026c24d50040/6, E_0000026c24d50040/7, E_0000026c24d50040/8, E_0000026c24d50040/9, E_0000026c24d50040/10, E_0000026c24d50040/11, E_0000026c24d50040/12, E_0000026c24d50040/13, E_0000026c24d50040/14, E_0000026c24d50040/15, E_0000026c24d50040/16, E_0000026c24d50040/17, E_0000026c24d50040/18, E_0000026c24d50040/19, E_0000026c24d50040/20, E_0000026c24d50040/21, E_0000026c24d50040/22, E_0000026c24d50040/23, E_0000026c24d50040/24, E_0000026c24d50040/25, E_0000026c24d50040/26, E_0000026c24d50040/27, E_0000026c24d50040/28, E_0000026c24d50040/29, E_0000026c24d50040/30, E_0000026c24d50040/31, E_0000026c24d50040/32;
    .scope S_0000026c24c4a4d0;
T_0 ;
    %wait E_0000026c24d4edc0;
    %load/vec4 v0000026c24d2f780_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c24d2eba0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000026c24d2fd20_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c24d2e9c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000026c24d2faa0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c24d2fa00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000026c24d2eb00_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c24d302c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000026c24d2e600_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c24d2e920_0, 0, 1;
    %jmp T_0.7;
T_0.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026c24d2eba0_0, 0, 1;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v0000026c24d2fd20_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c24d2e9c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000026c24d2faa0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c24d2fa00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000026c24d2eb00_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c24d302c0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000026c24d2e600_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c24d2e920_0, 0, 1;
    %jmp T_0.7;
T_0.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026c24d2eba0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000026c24d2fd20_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c24d2e9c0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000026c24d2faa0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c24d2fa00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000026c24d2eb00_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c24d302c0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000026c24d2e600_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c24d2e920_0, 0, 1;
    %jmp T_0.7;
T_0.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c24d2eba0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000026c24d2fd20_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c24d2e9c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000026c24d2faa0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c24d2fa00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000026c24d2eb00_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026c24d302c0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000026c24d2e600_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c24d2e920_0, 0, 1;
    %jmp T_0.7;
T_0.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026c24d2eba0_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000026c24d2fd20_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c24d2e9c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000026c24d2faa0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c24d2fa00_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000026c24d2eb00_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c24d302c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000026c24d2e600_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026c24d2e920_0, 0, 1;
    %jmp T_0.7;
T_0.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c24d2eba0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000026c24d2fd20_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c24d2e9c0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000026c24d2faa0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026c24d2fa00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000026c24d2eb00_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c24d302c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000026c24d2e600_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c24d2e920_0, 0, 1;
    %jmp T_0.7;
T_0.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026c24d2eba0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000026c24d2fd20_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c24d2e9c0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000026c24d2faa0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c24d2fa00_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000026c24d2eb00_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c24d302c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000026c24d2e600_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c24d2e920_0, 0, 1;
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000026c24c7e810;
T_1 ;
    %wait E_0000026c24d4ff40;
    %load/vec4 v0000026c24d2ee20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %load/vec4 v0000026c24d2f8c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0000026c24d2f820_0, 0, 4;
    %jmp T_1.13;
T_1.4 ;
    %load/vec4 v0000026c24d2eec0_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.14, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_1.15, 8;
T_1.14 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_1.15, 8;
 ; End of false expr.
    %blend;
T_1.15;
    %store/vec4 v0000026c24d2f820_0, 0, 4;
    %jmp T_1.13;
T_1.5 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000026c24d2f820_0, 0, 4;
    %jmp T_1.13;
T_1.6 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000026c24d2f820_0, 0, 4;
    %jmp T_1.13;
T_1.7 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000026c24d2f820_0, 0, 4;
    %jmp T_1.13;
T_1.8 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000026c24d2f820_0, 0, 4;
    %jmp T_1.13;
T_1.9 ;
    %load/vec4 v0000026c24d2f000_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.16, 8;
    %pushi/vec4 11, 0, 4;
    %jmp/1 T_1.17, 8;
T_1.16 ; End of true expr.
    %pushi/vec4 10, 0, 4;
    %jmp/0 T_1.17, 8;
 ; End of false expr.
    %blend;
T_1.17;
    %store/vec4 v0000026c24d2f820_0, 0, 4;
    %jmp T_1.13;
T_1.10 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0000026c24d2f820_0, 0, 4;
    %jmp T_1.13;
T_1.11 ;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0000026c24d2f820_0, 0, 4;
    %jmp T_1.13;
T_1.13 ;
    %pop/vec4 1;
    %jmp T_1.3;
T_1.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000026c24d2f820_0, 0, 4;
    %jmp T_1.3;
T_1.1 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000026c24d2f820_0, 0, 4;
    %jmp T_1.3;
T_1.3 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000026c24c73530;
T_2 ;
    %wait E_0000026c24d4ff00;
    %load/vec4 v0000026c24dabd70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c24dac6d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c24d19950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c24dacbd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c24dad710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c24d1a850_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000026c24d1a5d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000026c24dad670_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000026c24d199f0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000026c24d1aa30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c24dac6d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c24d19950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c24dacbd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c24dad710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c24d1a850_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000026c24d1a5d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000026c24dad670_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000026c24d199f0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0000026c24dad170_0;
    %assign/vec4 v0000026c24dac6d0_0, 0;
    %load/vec4 v0000026c24d19810_0;
    %assign/vec4 v0000026c24d19950_0, 0;
    %load/vec4 v0000026c24dad530_0;
    %assign/vec4 v0000026c24dacbd0_0, 0;
    %load/vec4 v0000026c24dacdb0_0;
    %assign/vec4 v0000026c24dad710_0, 0;
    %load/vec4 v0000026c24d1af30_0;
    %assign/vec4 v0000026c24d1a850_0, 0;
    %load/vec4 v0000026c24d1afd0_0;
    %assign/vec4 v0000026c24d1a5d0_0, 0;
    %load/vec4 v0000026c24dacc70_0;
    %assign/vec4 v0000026c24dad670_0, 0;
    %load/vec4 v0000026c24d196d0_0;
    %assign/vec4 v0000026c24d199f0_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000026c24dadd30;
T_3 ;
    %wait E_0000026c24d4ff00;
    %load/vec4 v0000026c24dabeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c24dad210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c24dac810_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000026c24dac8b0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000026c24dad7b0_0;
    %assign/vec4 v0000026c24dad210_0, 0;
    %load/vec4 v0000026c24dad5d0_0;
    %assign/vec4 v0000026c24dac810_0, 0;
    %load/vec4 v0000026c24dacb30_0;
    %assign/vec4 v0000026c24dac8b0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000026c24c736c0;
T_4 ;
    %wait E_0000026c24d4ff00;
    %load/vec4 v0000026c24dac310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c24dad8f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000026c24dac270_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000026c24dadc10_0;
    %assign/vec4 v0000026c24dad8f0_0, 0;
    %load/vec4 v0000026c24dadad0_0;
    %assign/vec4 v0000026c24dac270_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000026c24d5a760;
T_5 ;
    %wait E_0000026c24d4ff00;
    %load/vec4 v0000026c24dbb980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026c24db9fe0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000026c24dbbc00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0000026c24dbb660_0;
    %assign/vec4 v0000026c24db9fe0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000026c24d5aa80;
T_6 ;
    %wait E_0000026c24d4ff00;
    %load/vec4 v0000026c24dbabc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026c24db9f40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026c24dba080_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026c24dba760_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000026c24dbb2a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0000026c24dbbca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026c24db9f40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026c24dba080_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026c24dba760_0, 0;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v0000026c24dbb8e0_0;
    %assign/vec4 v0000026c24db9f40_0, 0;
    %load/vec4 v0000026c24dbb160_0;
    %assign/vec4 v0000026c24dba080_0, 0;
    %load/vec4 v0000026c24dbb340_0;
    %assign/vec4 v0000026c24dba760_0, 0;
T_6.5 ;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000026c24c504d0;
T_7 ;
    %wait E_0000026c24d50380;
    %load/vec4 v0000026c24db8e30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026c24db9ab0_0, 0, 32;
    %jmp T_7.6;
T_7.0 ;
    %load/vec4 v0000026c24db8f70_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000026c24db8f70_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000026c24db9ab0_0, 0, 32;
    %jmp T_7.6;
T_7.1 ;
    %load/vec4 v0000026c24db8f70_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v0000026c24db8f70_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000026c24db8f70_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000026c24db8f70_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000026c24db8f70_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000026c24db9ab0_0, 0, 32;
    %jmp T_7.6;
T_7.2 ;
    %load/vec4 v0000026c24db8f70_0;
    %parti/s 1, 31, 6;
    %replicate 11;
    %load/vec4 v0000026c24db8f70_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000026c24db8f70_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000026c24db8f70_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000026c24db8f70_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000026c24db9ab0_0, 0, 32;
    %jmp T_7.6;
T_7.3 ;
    %load/vec4 v0000026c24db8f70_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000026c24db8f70_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000026c24db8f70_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000026c24db9ab0_0, 0, 32;
    %jmp T_7.6;
T_7.4 ;
    %load/vec4 v0000026c24db8f70_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000026c24db8f70_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000026c24db9ab0_0, 0, 32;
    %jmp T_7.6;
T_7.6 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000026c24dbe8c0;
T_8 ;
    %wait E_0000026c24d4fe80;
    %load/vec4 v0000026c24dbd030_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_8.0, 8;
    %load/vec4 v0000026c24dbd030_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000026c24dbc130, 4;
    %jmp/1 T_8.1, 8;
T_8.0 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_8.1, 8;
 ; End of false expr.
    %blend;
T_8.1;
    %store/vec4 v0000026c24dbd7b0_0, 0, 32;
    %load/vec4 v0000026c24dbd530_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_8.2, 8;
    %load/vec4 v0000026c24dbd530_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000026c24dbc130, 4;
    %jmp/1 T_8.3, 8;
T_8.2 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_8.3, 8;
 ; End of false expr.
    %blend;
T_8.3;
    %store/vec4 v0000026c24dbce50_0, 0, 32;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000026c24dbe8c0;
T_9 ;
    %wait E_0000026c24d50000;
    %load/vec4 v0000026c24dbcbd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0000026c24dbbf50_0;
    %load/vec4 v0000026c24dbc450_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c24dbc130, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000026c24d59e00;
T_10 ;
    %wait E_0000026c24d4ff00;
    %load/vec4 v0000026c24dba3a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000026c24dbb020_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000026c24dba6c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000026c24dbb3e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026c24dbbde0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026c24dba300_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026c24dbbb60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026c24dbbd40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026c24dbbac0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000026c24dba260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000026c24dbb020_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000026c24dba6c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000026c24dbb3e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026c24dbbde0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026c24dba300_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026c24dbbb60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026c24dbbd40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026c24dbbac0_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0000026c24dbad00_0;
    %assign/vec4 v0000026c24dbb020_0, 0;
    %load/vec4 v0000026c24dba4e0_0;
    %assign/vec4 v0000026c24dba6c0_0, 0;
    %load/vec4 v0000026c24dbb840_0;
    %assign/vec4 v0000026c24dbb3e0_0, 0;
    %load/vec4 v0000026c24dba620_0;
    %assign/vec4 v0000026c24dbbde0_0, 0;
    %load/vec4 v0000026c24dbada0_0;
    %assign/vec4 v0000026c24dba300_0, 0;
    %load/vec4 v0000026c24dbac60_0;
    %assign/vec4 v0000026c24dbbb60_0, 0;
    %load/vec4 v0000026c24dbb700_0;
    %assign/vec4 v0000026c24dbbd40_0, 0;
    %load/vec4 v0000026c24dba9e0_0;
    %assign/vec4 v0000026c24dbbac0_0, 0;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000026c24c6ed90;
T_11 ;
    %wait E_0000026c24d4fbc0;
    %load/vec4 v0000026c24daf270_0;
    %parti/s 3, 1, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0000026c24daf310_0, 0, 32;
    %jmp T_11.9;
T_11.0 ;
    %load/vec4 v0000026c24daf9f0_0;
    %store/vec4 v0000026c24daf310_0, 0, 32;
    %jmp T_11.9;
T_11.1 ;
    %load/vec4 v0000026c24daf590_0;
    %ix/getv 4, v0000026c24daf6d0_0;
    %shiftl 4;
    %store/vec4 v0000026c24daf310_0, 0, 32;
    %jmp T_11.9;
T_11.2 ;
    %load/vec4 v0000026c24daf590_0;
    %load/vec4 v0000026c24daf6d0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_11.10, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_11.11, 8;
T_11.10 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_11.11, 8;
 ; End of false expr.
    %blend;
T_11.11;
    %store/vec4 v0000026c24daf310_0, 0, 32;
    %jmp T_11.9;
T_11.3 ;
    %load/vec4 v0000026c24daf590_0;
    %load/vec4 v0000026c24daf6d0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_11.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_11.13, 8;
T_11.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_11.13, 8;
 ; End of false expr.
    %blend;
T_11.13;
    %store/vec4 v0000026c24daf310_0, 0, 32;
    %jmp T_11.9;
T_11.4 ;
    %load/vec4 v0000026c24daf590_0;
    %load/vec4 v0000026c24daf6d0_0;
    %xor;
    %store/vec4 v0000026c24daf310_0, 0, 32;
    %jmp T_11.9;
T_11.5 ;
    %load/vec4 v0000026c24daf3b0_0;
    %store/vec4 v0000026c24daf310_0, 0, 32;
    %jmp T_11.9;
T_11.6 ;
    %load/vec4 v0000026c24daf590_0;
    %load/vec4 v0000026c24daf6d0_0;
    %or;
    %store/vec4 v0000026c24daf310_0, 0, 32;
    %jmp T_11.9;
T_11.7 ;
    %load/vec4 v0000026c24daf590_0;
    %load/vec4 v0000026c24daf6d0_0;
    %and;
    %store/vec4 v0000026c24daf310_0, 0, 32;
    %jmp T_11.9;
T_11.9 ;
    %pop/vec4 1;
    %load/vec4 v0000026c24daf310_0;
    %inv;
    %and/r;
    %store/vec4 v0000026c24dae9b0_0, 0, 1;
    %load/vec4 v0000026c24daf310_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000026c24dafb30_0, 0, 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0000026c24d59f90;
T_12 ;
    %wait E_0000026c24d4ff00;
    %load/vec4 v0000026c24dbaee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026c24dba120_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026c24dbaf80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026c24dbae40_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000026c24dbaa80_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0000026c24dbb480_0;
    %assign/vec4 v0000026c24dba120_0, 0;
    %load/vec4 v0000026c24dbab20_0;
    %assign/vec4 v0000026c24dbaf80_0, 0;
    %load/vec4 v0000026c24dba8a0_0;
    %assign/vec4 v0000026c24dbae40_0, 0;
    %load/vec4 v0000026c24dba940_0;
    %assign/vec4 v0000026c24dbaa80_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000026c24d59c70;
T_13 ;
    %wait E_0000026c24d4ff00;
    %load/vec4 v0000026c24dbcef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026c24dbb520_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026c24dbcc70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026c24dbc270_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000026c24dbdcb0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0000026c24dbb0c0_0;
    %assign/vec4 v0000026c24dbb520_0, 0;
    %load/vec4 v0000026c24dbcf90_0;
    %assign/vec4 v0000026c24dbcc70_0, 0;
    %load/vec4 v0000026c24dbb7a0_0;
    %assign/vec4 v0000026c24dbc270_0, 0;
    %load/vec4 v0000026c24dbd670_0;
    %assign/vec4 v0000026c24dbdcb0_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0000026c24dbf9f0;
T_14 ;
    %pushi/vec4 5243155, 0, 32;
    %split/vec4 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026c24dc4dd0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026c24dc4dd0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026c24dc4dd0, 4, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026c24dc4dd0, 4, 0;
    %pushi/vec4 12583315, 0, 32;
    %split/vec4 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026c24dc4dd0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026c24dc4dd0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026c24dc4dd0, 4, 0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026c24dc4dd0, 4, 0;
    %pushi/vec4 4285629331, 0, 32;
    %split/vec4 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026c24dc4dd0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026c24dc4dd0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026c24dc4dd0, 4, 0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026c24dc4dd0, 4, 0;
    %pushi/vec4 2351667, 0, 32;
    %split/vec4 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026c24dc4dd0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026c24dc4dd0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026c24dc4dd0, 4, 0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026c24dc4dd0, 4, 0;
    %pushi/vec4 4309683, 0, 32;
    %split/vec4 8;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026c24dc4dd0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026c24dc4dd0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026c24dc4dd0, 4, 0;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026c24dc4dd0, 4, 0;
    %pushi/vec4 4359091, 0, 32;
    %split/vec4 8;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026c24dc4dd0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026c24dc4dd0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026c24dc4dd0, 4, 0;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026c24dc4dd0, 4, 0;
    %pushi/vec4 41060451, 0, 32;
    %split/vec4 8;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026c24dc4dd0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026c24dc4dd0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026c24dc4dd0, 4, 0;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026c24dc4dd0, 4, 0;
    %pushi/vec4 4301363, 0, 32;
    %split/vec4 8;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026c24dc4dd0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026c24dc4dd0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026c24dc4dd0, 4, 0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026c24dc4dd0, 4, 0;
    %pushi/vec4 132195, 0, 32;
    %split/vec4 8;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026c24dc4dd0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026c24dc4dd0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 34, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026c24dc4dd0, 4, 0;
    %ix/load 4, 35, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026c24dc4dd0, 4, 0;
    %pushi/vec4 659, 0, 32;
    %split/vec4 8;
    %ix/load 4, 36, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026c24dc4dd0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 37, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026c24dc4dd0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 38, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026c24dc4dd0, 4, 0;
    %ix/load 4, 39, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026c24dc4dd0, 4, 0;
    %pushi/vec4 2335283, 0, 32;
    %split/vec4 8;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026c24dc4dd0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 41, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026c24dc4dd0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 42, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026c24dc4dd0, 4, 0;
    %ix/load 4, 43, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026c24dc4dd0, 4, 0;
    %pushi/vec4 5374899, 0, 32;
    %split/vec4 8;
    %ix/load 4, 44, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026c24dc4dd0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 45, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026c24dc4dd0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 46, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026c24dc4dd0, 4, 0;
    %ix/load 4, 47, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026c24dc4dd0, 4, 0;
    %pushi/vec4 1076069299, 0, 32;
    %split/vec4 8;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026c24dc4dd0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 49, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026c24dc4dd0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 50, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026c24dc4dd0, 4, 0;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026c24dc4dd0, 4, 0;
    %pushi/vec4 74557987, 0, 32;
    %split/vec4 8;
    %ix/load 4, 52, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026c24dc4dd0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 53, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026c24dc4dd0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 54, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026c24dc4dd0, 4, 0;
    %ix/load 4, 55, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026c24dc4dd0, 4, 0;
    %pushi/vec4 100671747, 0, 32;
    %split/vec4 8;
    %ix/load 4, 56, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026c24dc4dd0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 57, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026c24dc4dd0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 58, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026c24dc4dd0, 4, 0;
    %ix/load 4, 59, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026c24dc4dd0, 4, 0;
    %pushi/vec4 5309619, 0, 32;
    %split/vec4 8;
    %ix/load 4, 60, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026c24dc4dd0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 61, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026c24dc4dd0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026c24dc4dd0, 4, 0;
    %ix/load 4, 63, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026c24dc4dd0, 4, 0;
    %pushi/vec4 8389103, 0, 32;
    %split/vec4 8;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026c24dc4dd0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 65, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026c24dc4dd0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 66, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026c24dc4dd0, 4, 0;
    %ix/load 4, 67, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026c24dc4dd0, 4, 0;
    %pushi/vec4 1048851, 0, 32;
    %split/vec4 8;
    %ix/load 4, 68, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026c24dc4dd0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 69, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026c24dc4dd0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 70, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026c24dc4dd0, 4, 0;
    %ix/load 4, 71, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026c24dc4dd0, 4, 0;
    %pushi/vec4 9503027, 0, 32;
    %split/vec4 8;
    %ix/load 4, 72, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026c24dc4dd0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 73, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026c24dc4dd0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 74, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026c24dc4dd0, 4, 0;
    %ix/load 4, 75, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026c24dc4dd0, 4, 0;
    %pushi/vec4 1049107, 0, 32;
    %split/vec4 8;
    %ix/load 4, 76, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026c24dc4dd0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 77, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026c24dc4dd0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 78, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026c24dc4dd0, 4, 0;
    %ix/load 4, 79, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026c24dc4dd0, 4, 0;
    %pushi/vec4 2147484343, 0, 32;
    %split/vec4 8;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026c24dc4dd0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 81, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026c24dc4dd0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 82, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026c24dc4dd0, 4, 0;
    %ix/load 4, 83, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026c24dc4dd0, 4, 0;
    %pushi/vec4 4367155, 0, 32;
    %split/vec4 8;
    %ix/load 4, 84, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026c24dc4dd0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 85, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026c24dc4dd0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 86, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026c24dc4dd0, 4, 0;
    %ix/load 4, 87, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026c24dc4dd0, 4, 0;
    %pushi/vec4 196707, 0, 32;
    %split/vec4 8;
    %ix/load 4, 88, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026c24dc4dd0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 89, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026c24dc4dd0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 90, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026c24dc4dd0, 4, 0;
    %ix/load 4, 91, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026c24dc4dd0, 4, 0;
    %pushi/vec4 2882397367, 0, 32;
    %split/vec4 8;
    %ix/load 4, 92, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026c24dc4dd0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 93, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026c24dc4dd0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 94, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026c24dc4dd0, 4, 0;
    %ix/load 4, 95, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026c24dc4dd0, 4, 0;
    %pushi/vec4 9503027, 0, 32;
    %split/vec4 8;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026c24dc4dd0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 97, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026c24dc4dd0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 98, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026c24dc4dd0, 4, 0;
    %ix/load 4, 99, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026c24dc4dd0, 4, 0;
    %pushi/vec4 69312547, 0, 32;
    %split/vec4 8;
    %ix/load 4, 100, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026c24dc4dd0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 101, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026c24dc4dd0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 102, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026c24dc4dd0, 4, 0;
    %ix/load 4, 103, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026c24dc4dd0, 4, 0;
    %pushi/vec4 2162787, 0, 32;
    %split/vec4 8;
    %ix/load 4, 104, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026c24dc4dd0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 105, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026c24dc4dd0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 106, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026c24dc4dd0, 4, 0;
    %ix/load 4, 107, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026c24dc4dd0, 4, 0;
    %end;
    .thread T_14;
    .scope S_0000026c24dbf9f0;
T_15 ;
    %wait E_0000026c24d50040;
    %load/vec4 v0000026c24dc5690_0;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0000026c24dc4dd0, 4;
    %load/vec4 v0000026c24dc5690_0;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0000026c24dc4dd0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000026c24dc5690_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0000026c24dc4dd0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0000026c24dc5690_0;
    %load/vec4a v0000026c24dc4dd0, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000026c24dc4790_0, 0, 32;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0000026c24dbe410;
T_16 ;
    %wait E_0000026c24d50580;
    %load/vec4 v0000026c24dc4d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0000026c24dc5230_0;
    %load/vec4 v0000026c24dc5b90_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c24dc4ab0, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0000026c24c580e0;
T_17 ;
    %vpi_call 2 8 "$dumpfile", "dff.vcd" {0 0 0};
    %vpi_call 2 9 "$dumpvars", 32'sb00000000000000000000000000000000 {0 0 0};
    %end;
    .thread T_17;
    .scope S_0000026c24c580e0;
T_18 ;
T_18.0 ;
    %delay 50, 0;
    %load/vec4 v0000026c24dc4830_0;
    %inv;
    %store/vec4 v0000026c24dc4830_0, 0, 1;
    %jmp T_18.0;
    %end;
    .thread T_18;
    .scope S_0000026c24c580e0;
T_19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c24dc4830_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026c24dc5cd0_0, 0, 1;
    %delay 60, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c24dc5cd0_0, 0, 1;
    %vpi_call 2 22 "$monitor", "%d", v0000026c24dc4bf0_0 {0 0 0};
    %end;
    .thread T_19;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "testbench.v";
    "Top_Block.v";
    "./MAIN/risc.v";
    "./MAIN/BLOCKS/controller.v";
    "./MAIN/BLOCKS/BUILDING BLOCKS/controller_blocks.v";
    "./MAIN/BLOCKS/BUILDING BLOCKS/controller_pipeline.v";
    "./MAIN/BLOCKS/datapath.v";
    "./MAIN/BLOCKS/BUILDING BLOCKS/datapath_blocks.v";
    "./MAIN/BLOCKS/BUILDING BLOCKS/datapath_pipeline.v";
    "./MAIN/BLOCKS/hazard_unit.v";
    "./MAIN/data_memory.v";
    "./MAIN/instruction_memory.v";
