
Efinity Interface Designer Report
Version: 2025.1.110.5.9
Date: 2025-11-12 23:50

Copyright (C) 2013 - 2025 Efinix Inc. All rights reserved.

Device: Ti375C529
Project: tools_core

Package: 529-ball FBGA (final)
Timing Model: C4 (final)
Configuration Mode: active (x1)

---------- Table of Contents (begin) ----------
   1. Periphery Usage Summary
   2. Generated Output Files
   3. I/O Banks Summary
   4. Global Connection Summary
   5. Clock Region Usage Summary
   6. Dual-Function Configuration Pin Usage
   7. GPIO Usage Summary
   8. PLL Usage Summary
   9. Oscillator Usage Summary
   10. Clock Mux Usage Summary
   11. Configuration Control Usage Summary
   12. Configuration SEU Detection Usage Summary
   13. JTAG Usage Summary
   14. DDR Usage Summary
   15. LVDS Rx Usage Summary
   16. LVDS Tx Usage Summary
   17. Bidirectional LVDS Usage Summary
   18. MIPI RX Lane Usage Summary
   19. MIPI TX Lane Usage Summary
   20. Quad-Core Risc-V Processor Usage Summary
   21. Regional Clock Mux (2-To-1) Usage Summary
   22. Regional Clock Mux (4-To-1) Usage Summary
---------- Table of Contents (end) ------------

---------- 1. Periphery Usage Summary (begin) ----------
clkmux: 4 / 4 (100.0%)
control: 0 / 1 (0.0%)
ddr: 1 / 1 (100.0%)
gpio: 1 / 51 (1.96%)
hsio: 0 / 88 (0.0%)
hsio_bg: 0 / 10 (0.0%)
hvio_poc: 0 / 21 (0.0%)
jtag: 1 / 4 (25.0%)
osc: 0 / 1 (0.0%)
pll: 1 / 12 (8.33%)
rclkmux_2to1: 10 / 10 (100.0%)
rclkmux_4to1: 12 / 12 (100.0%)
seu: 0 / 1 (0.0%)
soc: 0 / 1 (0.0%)
---------- Periphery Usage Summary (end) ----------

---------- 2. Generated Output Files (begin) ----------
Interface Configuration: tools_core.interface.csv
Peripheral Block Configuration: tools_core.lpf
Pinout Report: tools_core.pinout.rpt
Pinout CSV: tools_core.pinout.csv
Timing Report: tools_core.pt_timing.rpt
Timing SDC Template: tools_core.pt.sdc
Verilog Template: tools_core_template.v
Option Register File: tools_core_or.ini
---------- Generated Output Files (end) ----------

---------- 3. I/O Banks Summary (begin) ----------

+----------+-------------+
| I/O Bank | I/O Voltage |
+----------+-------------+
|    2A    |    1.8 V    |
|    2B    |    1.8 V    |
|    2C    |    1.8 V    |
|    2D    |    1.8 V    |
|    2E    |    1.8 V    |
|  4A_4B   |    1.8 V    |
|    4C    |    1.8 V    |
|    4D    |    1.8 V    |
| BL2_BL3  |    3.3 V    |
|   BR0    |    3.3 V    |
| BR3_BR4  |    3.3 V    |
| TL1_TL5  |    3.3 V    |
|   TR0    |    3.3 V    |
|   TR1    |    3.3 V    |
|   TR2    |    3.3 V    |
+----------+-------------+

---------- I/O Banks Summary (end) ----------

---------- 4. Global Connection Summary (begin) ----------

+-----------+-----------------+------+
|  Pin Name |     Resource    | Type |
+-----------+-----------------+------+
| axi0_ACLK | PLL_BL0.CLKOUT1 | GCLK |
| axi1_ACLK | PLL_BL0.CLKOUT2 | GCLK |
|  regACLK  | PLL_BL0.CLKOUT0 | GCLK |
+-----------+-----------------+------+

---------- Global Connection Summary (end) ----------

---------- 5. Clock Region Usage Summary (begin) ----------

+--------------+----------------+
| Clock Region | Used/Available |
+--------------+----------------+
|     B0_6     |      0/14      |
|    B0_14     |      0/14      |
|     B1_6     |      0/14      |
|    B1_14     |      0/14      |
|     L2_6     |      0/4       |
|    L2_14     |      0/4       |
|     L3_6     |      1/4       |
|     L6_6     |      1/4       |
|    L11_6     |      0/4       |
|    L11_14    |      1/4       |
|    L12_6     |      0/4       |
|    L12_14    |      0/4       |
|    L21_6     |      0/4       |
|    L21_14    |      0/4       |
|    L23_6     |      0/4       |
|    L23_14    |      0/4       |
|     R1_6     |      0/4       |
|    R1_14     |      0/4       |
|    R11_6     |      0/4       |
|    R11_14    |      0/4       |
|    R12_6     |      0/4       |
|    R12_14    |      0/4       |
|     T0_6     |      0/14      |
|    T0_14     |      0/14      |
|     T1_6     |      0/14      |
|    T1_14     |      0/14      |
+--------------+----------------+

---------- Clock Region Usage Summary (end) ----------

---------- 6. Dual-Function Configuration Pin Usage (begin) ----------

No instance using dual-function configuration pin.

---------- Dual-Function Configuration Pin Usage (end) ----------

---------- 7. GPIO Usage Summary (begin) ----------

Global Unused Setting: input with weak pullup

+---------------+----------+-------+----------+--------------+----------+--------------+-----------------+-------------+
| Instance Name | Resource |  Mode | Register | Clock Region | I/O Bank | I/O Standard |     Pad Name    | Package Pin |
+---------------+----------+-------+----------+--------------+----------+--------------+-----------------+-------------+
|   ddr_pllin   | GPIOL_25 | input |          |              | BL2_BL3  | 3.3 V LVCMOS | GPIOL_25_PLLIN1 |      U4     |
+---------------+----------+-------+----------+--------------+----------+--------------+-----------------+-------------+


Input GPIO Configuration:
=========================

+---------------+-----------+---------------------+-----------------+------+-----------------+--------------+---------------------+-----------------+----------+------------+-------+
| Instance Name | Input Pin | Alternate Input Pin | Input Clock Pin | DDIO | Deserialization | Pull Up/Down | Dynamic Pull Up Pin | Schmitt Trigger | Bus Hold | Delay Mode | Delay |
+---------------+-----------+---------------------+-----------------+------+-----------------+--------------+---------------------+-----------------+----------+------------+-------+
|   ddr_pllin   |           |      ddr_pllin      |                 |      |     Disable     |     none     |                     |     Disable     | Disable  |  Disable   |   0   |
+---------------+-----------+---------------------+-----------------+------+-----------------+--------------+---------------------+-----------------+----------+------------+-------+

---------- GPIO Usage Summary (end) ----------

---------- 8. PLL Usage Summary (begin) ----------

+---------------+----------+--------------+--------------+-----------------+---------------+----------------+---------+-----------+-----------+---------+---------+
| Instance Name | Resource | Clock Region | Clock Source | Reference Clock | Feedback Mode | Feedback Clock | Clkout0 |  Clkout1  |  Clkout2  | Clkout3 | Clkout4 |
+---------------+----------+--------------+--------------+-----------------+---------------+----------------+---------+-----------+-----------+---------+---------+
|   pll_inst2   | PLL_BL0  |              |   external   |    ddr_pllin    |     local     |    regACLK     | regACLK | axi0_ACLK | axi1_ACLK | ddr_clk |         |
+---------------+----------+--------------+--------------+-----------------+---------------+----------------+---------+-----------+-----------+---------+---------+

Instance Name                 : pll_inst2
Resource                      : PLL_BL0
Reset Pin Name                : ddr_pll_rstn
Locked Pin Name               : ddr_pll_lock
Clock Source                  : external
Reference Clock Resource      : GPIOL_25
Reference Clock               : ddr_pllin
Feedback Mode                 : local
Feedback Clock                : regACLK

Mode                          : Integer-N
Reference Clock Frequency     : 100.0000 MHz
Reference Clock Period        : 10.0000 ns
Multiplier (M)                : 1
Feedback Multiplier (FBK)     : 72.0000
Pre-Divider (N)               : 2
VCO Frequency                 : 3600.0000 MHz
Post-Divider (O)              : 1
PLL Frequency                 : 3600.0000 MHz

Output Clock 0
Clock Pin Name                : regACLK
Output Divider                : 72
Dynamic Phase Shift           : Disable
Phase Setting                 : 0
Phase Degree                  : 0.0000
Invert Output                 : false
Output Frequency              : 50.0000 MHz
Output Period                 : 20.000 ns
Duty Cycle                    : 50.0000 %

Output Clock 1
Clock Pin Name                : axi0_ACLK
Output Divider                : 20
Dynamic Phase Shift           : Disable
Phase Setting                 : 0
Phase Degree                  : 0.0000
Invert Output                 : false
Output Frequency              : 180.0000 MHz
Output Period                 : 5.556 ns
Duty Cycle                    : 50.0000 %

Output Clock 2
Clock Pin Name                : axi1_ACLK
Output Divider                : 20
Dynamic Phase Shift           : Disable
Phase Setting                 : 0
Phase Degree                  : 0.0000
Invert Output                 : false
Output Frequency              : 180.0000 MHz
Output Period                 : 5.556 ns
Duty Cycle                    : 50.0000 %

Output Clock 3
Clock Pin Name                : ddr_clk
Output Divider                : 5
Dynamic Phase Shift           : Disable
Phase Setting                 : 0
Phase Degree                  : 0.0000
Invert Output                 : false
Output Frequency              : 720.0000 MHz
Output Period                 : 1.389 ns
Duty Cycle                    : 50.0000 %

Frequency calculations:
	VCO = REFCLK * ((M * FBK) /N)
	    = 100.0000 MHz * ((1*72.0000) /2)
	    = 3600.0000 MHz
	PLL = VCO / O
	    = 3600.0000 MHz / 1
	    = 3600.0000 MHz

	CLKOUT0 = PLL / CLKOUT0_DIV
	        = 3600.0000 MHz / 72
	        = 50.0000 MHz
	CLKOUT1 = PLL / CLKOUT1_DIV
	        = 3600.0000 MHz / 20
	        = 180.0000 MHz
	CLKOUT2 = PLL / CLKOUT2_DIV
	        = 3600.0000 MHz / 20
	        = 180.0000 MHz
	CLKOUT3 = PLL / CLKOUT3_DIV
	        = 3600.0000 MHz / 5
	        = 720.0000 MHz

SDC Constraints:
	create_clock -period 20.000 -name regACLK [get_ports {regACLK}]
	create_clock -period 5.556 -name axi0_ACLK [get_ports {axi0_ACLK}]
	create_clock -period 5.556 -name axi1_ACLK [get_ports {axi1_ACLK}]

---------- PLL Usage Summary (end) ----------

---------- 9. Oscillator Usage Summary (begin) ----------

No Oscillator was configured

---------- Oscillator Usage Summary (end) ----------

---------- 10. Clock Mux Usage Summary (begin) ----------

+-----------+-----------------+
|  Resource | Output Assigned |
+-----------+-----------------+
| GCLKMUX_B |        0        |
| GCLKMUX_L |        3        |
| GCLKMUX_R |        0        |
| GCLKMUX_T |        0        |
+-----------+-----------------+

***** CLOCKMUX 0 *****

Resource: GCLKMUX_B

Dynamic Muxes
Dynamic Mux 0                       : Disable
Dynamic Mux 7                       : Disable

***** CLOCKMUX 1 *****

Resource: GCLKMUX_L

Clock mux assignment:

+-----------+---------+--------------+-----------------+--------+
|   Input   | Mux Pin | Top Mux: Sel | Bottom Mux: Sel | Output |
+-----------+---------+--------------+-----------------+--------+
|  regACLK  | PLL0[0] |              |     BOT_3: 1    | OUT[3] |
| axi1_ACLK | PLL0[2] |              |     BOT_5: 0    | OUT[5] |
| axi0_ACLK | PLL0[1] |              |     BOT_6: 0    | OUT[6] |
+-----------+---------+--------------+-----------------+--------+

Dynamic Muxes
Dynamic Mux 0                       : Disable
Dynamic Mux 7                       : Disable

***** CLOCKMUX 2 *****

Resource: GCLKMUX_R

Dynamic Muxes
Dynamic Mux 0                       : Disable
Dynamic Mux 7                       : Disable

***** CLOCKMUX 3 *****

Resource: GCLKMUX_T

Dynamic Muxes
Dynamic Mux 0                       : Disable
Dynamic Mux 7                       : Disable

---------- Clock Mux Usage Summary (end) ----------

---------- 11. Configuration Control Usage Summary (begin) ----------

Instance Name                           : cfg

Resource                                : CONFIG_CTRL0

Remote Update Retries                   : 3

---------- Configuration Control Usage Summary (end) ----------

---------- 12. Configuration SEU Detection Usage Summary (begin) ----------

No Configuration SEU Detection was configured

---------- Configuration SEU Detection Usage Summary (end) ----------

---------- 13. JTAG Usage Summary (begin) ----------

Instance Name                                     : jtag_inst1

Resource                                          : JTAG_USER1

Capture Pin Name                                  : jtag_inst1_CAPTURE
Gated Test Clock Pin Name                         : jtag_inst1_DRCK
Reset Pin Name                                    : jtag_inst1_RESET
Run Test Pin Name                                 : jtag_inst1_RUNTEST
User Instruction Active Pin Name                  : jtag_inst1_SEL
Shift Pin Name                                    : jtag_inst1_SHIFT
Test Clock Pin Name                               : jtag_inst1_TCK
Test Data Pin Name                                : jtag_inst1_TDI
Test Data Pin Name                                : jtag_inst1_TDO
Test Mode Select Pin Name                         : jtag_inst1_TMS
Update Pin Name                                   : jtag_inst1_UPDATE

---------- JTAG Usage Summary (end) ----------

---------- 14. DDR Usage Summary (begin) ----------

Instance Name                                             : ddr_inst1
Resource                                                  : DDR_0
Clock Region                                              : L11_14,L2_6,L3_6,L6_6
Data Width                                                : 32
Physical Rank                                             : 1
Clock Resource                                            : PLL_BL0
Clock Instance                                            : pll_inst2
Controller Clock Pin Name                                 : ddr_clk
Targeted DRAM Clock Frequency                             : 1440.0000 MHz

AXI Interface Target 0                                    
AXI Enabled                                               : true
AXI Data Width                                            : 512

AXI Interface Target 1                                    
AXI Enabled                                               : true
AXI Data Width                                            : 512

Pin Swizzling
Pin Swizzling Enabled                                     : true
DQ/DM Pin Swizzle Group0                                  : DQ[3],DQ[6],DQ[4],DQ[5],DQ[0],DQ[1],DQ[7],DQ[2],DM[0]
DQ/DM Pin Swizzle Group1                                  : DQ[15],DQ[9],DQ[12],DQ[11],DQ[8],DQ[10],DQ[13],DQ[14],DM[1]
DQ/DM Pin Swizzle Group2                                  : DQ[22],DQ[17],DQ[18],DQ[19],DQ[16],DQ[20],DQ[21],DQ[23],DM[2]
DQ/DM Pin Swizzle Group3                                  : DQ[29],DQ[31],DQ[28],DQ[30],DQ[25],DQ[27],DQ[26],DQ[24],DM[3]
Address Pin Swizzle                                       : CA[0],CA[1],CA[2],CA[3],CA[4],CA[5]

---------- DDR Usage Summary (end) ----------

---------- 15. LVDS Rx Usage Summary (begin) ----------

No LVDS Rx was configured

---------- LVDS Rx Usage Summary (end) ----------

---------- 16. LVDS Tx Usage Summary (begin) ----------

No LVDS Tx was configured

---------- LVDS Tx Usage Summary (end) ----------

---------- 17. Bidirectional LVDS Usage Summary (begin) ----------

No Bidirectional LVDS was configured

---------- Bidirectional LVDS Usage Summary (end) ----------

---------- 18. MIPI RX Lane Usage Summary (begin) ----------

No MIPI RX Lane was configured

---------- MIPI RX Lane Usage Summary (end) ----------

---------- 19. MIPI TX Lane Usage Summary (begin) ----------

No MIPI TX Lane was configured

---------- MIPI TX Lane Usage Summary (end) ----------

---------- 20. Quad-Core Risc-V Processor Usage Summary (begin) ----------

No Quad-Core Risc-V Processor was configured

---------- Quad-Core Risc-V Processor Usage Summary (end) ----------

---------- 21. Regional Clock Mux (2-To-1) Usage Summary (begin) ----------

No Regional Clock Mux (2-To-1) was configured

---------- Regional Clock Mux (2-To-1) Usage Summary (end) ----------

---------- 22. Regional Clock Mux (4-To-1) Usage Summary (begin) ----------

No Regional Clock Mux (4-To-1) was configured

---------- Regional Clock Mux (4-To-1) Usage Summary (end) ----------
