-- Catapult University Version: Report                                              
-- ---------------------------- ---------------------------------------------------
-- Version:                     2011a.126 Production Release                        
-- Build Date:                  Wed Aug  8 00:52:07 PDT 2012                        
                                                                                    
-- Generated by:                oh1015@EEWS104A-005                                 
-- Generated date:              Thu Apr 28 17:52:21 +0100 2016                      

Solution Settings: cdt.v5
  Current state: schedule
  Project: CDTNEW
  
  Design Input Files Specified
    $PROJECT_HOME/cdt.cpp
      $MGC_HOME/shared/include/ac_fixed.h
        $MGC_HOME/shared/include/ac_int.h
  
  Processes/Blocks in Design
    Process       Real Operation(s) count Latency Throughput Reset Length II Comments 
    ------------- ----------------------- ------- ---------- ------------ -- --------
    /cdt/core                          25       1          1            0  1          
    Design Total:                      25       1          1            0  1          
    
  Clock Information
    Clock Signal Edge   Period Sharing Alloc (%) Uncertainty Used by Processes/Blocks 
    ------------ ------ ------ ----------------- ----------- ------------------------
    clk          rising 20.000             20.00    0.000000 /cdt/core                
    
  I/O Data Ranges
    Port        Mode DeclType DeclWidth DeclRange ActType ActWidth ActRange 
    ----------- ---- -------- --------- --------- ------- -------- --------
    H_IN:rsc.z  IN   Unsigned        10                                     
    S_IN:rsc.z  IN   Unsigned        10                                     
    V_IN:rsc.z  IN   Unsigned        10                                     
    clk         IN   Unsigned         1                                     
    arst_n      IN   Unsigned         1                                     
    R_OUT:rsc.z OUT  Unsigned        10                                     
    G_OUT:rsc.z OUT  Unsigned        10                                     
    B_OUT:rsc.z OUT  Unsigned        10                                     
    
  Memory Resources
    Resource Name: /cdt/H_IN:rsc
      Memory Component: mgc_in_wire                  Size:         1 x 10
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable  Indices Phys Memory Address     
      --------- ------- -----------------------
      /cdt/H_IN     0:9 00000000-00000000 (0-0) 
      
    Resource Name: /cdt/S_IN:rsc
      Memory Component: mgc_in_wire                  Size:         1 x 10
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable  Indices Phys Memory Address     
      --------- ------- -----------------------
      /cdt/S_IN     0:9 00000000-00000000 (0-0) 
      
    Resource Name: /cdt/V_IN:rsc
      Memory Component: mgc_in_wire                  Size:         1 x 10
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable  Indices Phys Memory Address     
      --------- ------- -----------------------
      /cdt/V_IN     0:9 00000000-00000000 (0-0) 
      
    Resource Name: /cdt/R_OUT:rsc
      Memory Component: mgc_out_stdreg               Size:         1 x 10
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable   Indices Phys Memory Address     
      ---------- ------- -----------------------
      /cdt/R_OUT     0:9 00000000-00000000 (0-0) 
      
    Resource Name: /cdt/G_OUT:rsc
      Memory Component: mgc_out_stdreg               Size:         1 x 10
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable   Indices Phys Memory Address     
      ---------- ------- -----------------------
      /cdt/G_OUT     0:9 00000000-00000000 (0-0) 
      
    Resource Name: /cdt/B_OUT:rsc
      Memory Component: mgc_out_stdreg               Size:         1 x 10
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable   Indices Phys Memory Address     
      ---------- ------- -----------------------
      /cdt/B_OUT     0:9 00000000-00000000 (0-0) 
      
  Multi-Cycle (Combinational) Component Usage
    Instance Component Name Delay 
    -------- -------------- -----
    
  Loops
    Process   Loop             Iterations C-Steps Total Cycles  Duration  Unroll Init Comments 
    --------- ---------------- ---------- ------- ------------- --------- ------ ---- --------
    /cdt/core main               Infinite       2            1  20.00 ns            1          
    
  Loop Execution Profile
    Process   Loop             Total Cycles % of Overall Design Cycles Throughput Cycles Comments 
    --------- ---------------- ------------ -------------------------- ----------------- --------
    /cdt/core main                       1                      100.00                1           
    
  End of Report
