

================================================================
== Vitis HLS Report for 'fp2sqr503_mont_86_87_Pipeline_VITIS_LOOP_349_1'
================================================================
* Date:           Tue May 20 14:34:19 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.040 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       20|       20|  0.200 us|  0.200 us|   18|   18|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_349_1  |       18|       18|         4|          2|          1|     8|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 2, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.91>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [src/fpx.c:347->src/fpx.c:140->src/fpx.c:157]   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.58ns)   --->   "%store_ln347 = store i4 0, i4 %i" [src/fpx.c:347->src/fpx.c:140->src/fpx.c:157]   --->   Operation 8 'store' 'store_ln347' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.inc.i.i"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i_235 = load i4 %i" [src/fpx.c:349->src/fpx.c:140->src/fpx.c:157]   --->   Operation 10 'load' 'i_235' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.73ns)   --->   "%icmp_ln349 = icmp_eq  i4 %i_235, i4 8" [src/fpx.c:349->src/fpx.c:140->src/fpx.c:157]   --->   Operation 11 'icmp' 'icmp_ln349' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln349 = br i1 %icmp_ln349, void %for.inc.i.i.split, void %for.inc.i.preheader.exitStub" [src/fpx.c:349->src/fpx.c:140->src/fpx.c:157]   --->   Operation 12 'br' 'br_ln349' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %i_235, i32 1, i32 2" [src/fpx.c:347->src/fpx.c:140->src/fpx.c:157]   --->   Operation 13 'partselect' 'lshr_ln' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln350_2 = zext i2 %lshr_ln" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:157]   --->   Operation 14 'zext' 'zext_ln350_2' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%a_0_addr = getelementptr i64 %a_0, i32 0, i32 %zext_ln350_2" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:157]   --->   Operation 15 'getelementptr' 'a_0_addr' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_892_cast = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 1, i2 %lshr_ln" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:157]   --->   Operation 16 'bitconcatenate' 'tmp_892_cast' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln350_5 = zext i3 %tmp_892_cast" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:157]   --->   Operation 17 'zext' 'zext_ln350_5' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%a_0_addr_2 = getelementptr i64 %a_0, i32 0, i32 %zext_ln350_5" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:157]   --->   Operation 18 'getelementptr' 'a_0_addr_2' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%a_1_addr = getelementptr i64 %a_1, i32 0, i32 %zext_ln350_2" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:157]   --->   Operation 19 'getelementptr' 'a_1_addr' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%a_1_addr_2 = getelementptr i64 %a_1, i32 0, i32 %zext_ln350_5" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:157]   --->   Operation 20 'getelementptr' 'a_1_addr_2' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (2.32ns)   --->   "%a_0_load = load i3 %a_0_addr" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:157]   --->   Operation 21 'load' 'a_0_load' <Predicate = (!icmp_ln349)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 22 [2/2] (2.32ns)   --->   "%a_1_load = load i3 %a_1_addr" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:157]   --->   Operation 22 'load' 'a_1_load' <Predicate = (!icmp_ln349)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 23 [2/2] (2.32ns)   --->   "%a_0_load_2 = load i3 %a_0_addr_2" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:157]   --->   Operation 23 'load' 'a_0_load_2' <Predicate = (!icmp_ln349)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 24 [2/2] (2.32ns)   --->   "%a_1_load_2 = load i3 %a_1_addr_2" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:157]   --->   Operation 24 'load' 'a_1_load_2' <Predicate = (!icmp_ln349)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 2 <SV = 1> <Delay = 3.80>
ST_2 : Operation 25 [1/1] (1.73ns)   --->   "%add_ln349 = add i4 %i_235, i4 1" [src/fpx.c:349->src/fpx.c:140->src/fpx.c:157]   --->   Operation 25 'add' 'add_ln349' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln349 = trunc i4 %i_235" [src/fpx.c:349->src/fpx.c:140->src/fpx.c:157]   --->   Operation 26 'trunc' 'trunc_ln349' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln349_2 = trunc i4 %i_235" [src/fpx.c:349->src/fpx.c:140->src/fpx.c:157]   --->   Operation 27 'trunc' 'trunc_ln349_2' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_2 : Operation 28 [1/2] ( I:2.32ns O:2.32ns )   --->   "%a_0_load = load i3 %a_0_addr" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:157]   --->   Operation 28 'load' 'a_0_load' <Predicate = (!icmp_ln349)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 29 [1/2] ( I:2.32ns O:2.32ns )   --->   "%a_1_load = load i3 %a_1_addr" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:157]   --->   Operation 29 'load' 'a_1_load' <Predicate = (!icmp_ln349)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 30 [1/1] (1.48ns)   --->   "%select_ln350 = select i1 %trunc_ln349, i64 %a_1_load, i64 %a_0_load" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:157]   --->   Operation 30 'select' 'select_ln350' <Predicate = (!icmp_ln349)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/2] ( I:2.32ns O:2.32ns )   --->   "%a_0_load_2 = load i3 %a_0_addr_2" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:157]   --->   Operation 31 'load' 'a_0_load_2' <Predicate = (!icmp_ln349)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 32 [1/2] ( I:2.32ns O:2.32ns )   --->   "%a_1_load_2 = load i3 %a_1_addr_2" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:157]   --->   Operation 32 'load' 'a_1_load_2' <Predicate = (!icmp_ln349)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 33 [1/1] (1.48ns)   --->   "%select_ln350_1 = select i1 %trunc_ln349, i64 %a_1_load_2, i64 %a_0_load_2" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:157]   --->   Operation 33 'select' 'select_ln350_1' <Predicate = (!icmp_ln349)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln347 = store i4 %add_ln349, i4 %i" [src/fpx.c:347->src/fpx.c:140->src/fpx.c:157]   --->   Operation 34 'store' 'store_ln347' <Predicate = (!icmp_ln349)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 7.04>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%carry = phi i1 0, void %newFuncRoot, i1 %tmp, void %for.inc.i.i.split" [src/fpx.c:349->src/fpx.c:140->src/fpx.c:157]   --->   Operation 35 'phi' 'carry' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 36 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln350 = zext i1 %carry" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:157]   --->   Operation 37 'zext' 'zext_ln350' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (3.52ns)   --->   "%tempReg = add i64 %select_ln350, i64 %zext_ln350" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:157]   --->   Operation 38 'add' 'tempReg' <Predicate = (!icmp_ln349)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (3.52ns)   --->   "%add_ln350 = add i64 %select_ln350_1, i64 %tempReg" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:157]   --->   Operation 39 'add' 'add_ln350' <Predicate = (!icmp_ln349)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 57 'ret' 'ret_ln0' <Predicate = (icmp_ln349)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%specpipeline_ln347 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44" [src/fpx.c:347->src/fpx.c:140->src/fpx.c:157]   --->   Operation 40 'specpipeline' 'specpipeline_ln347' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln349 = specloopname void @_ssdm_op_SpecLoopName, void @empty_32" [src/fpx.c:349->src/fpx.c:140->src/fpx.c:157]   --->   Operation 41 'specloopname' 'specloopname_ln349' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln350_3 = zext i3 %trunc_ln349_2" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:157]   --->   Operation 42 'zext' 'zext_ln350_3' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%t1_addr = getelementptr i64 %t1, i32 0, i32 %zext_ln350_3" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:157]   --->   Operation 43 'getelementptr' 't1_addr' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln350 = store i64 %add_ln350, i3 %t1_addr" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:157]   --->   Operation 44 'store' 'store_ln350' <Predicate = (!icmp_ln349)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_4 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node xor_ln350_3)   --->   "%xor_ln350 = xor i64 %add_ln350, i64 %tempReg" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:157]   --->   Operation 45 'xor' 'xor_ln350' <Predicate = (!icmp_ln349)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node xor_ln350_3)   --->   "%xor_ln350_1 = xor i64 %select_ln350_1, i64 %tempReg" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:157]   --->   Operation 46 'xor' 'xor_ln350_1' <Predicate = (!icmp_ln349)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node xor_ln350_3)   --->   "%or_ln350 = or i64 %xor_ln350, i64 %xor_ln350_1" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:157]   --->   Operation 47 'or' 'or_ln350' <Predicate = (!icmp_ln349)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node or_ln350_1)   --->   "%bit_sel = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %tempReg, i64 63" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:157]   --->   Operation 48 'bitselect' 'bit_sel' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node or_ln350_1)   --->   "%xor_ln350_8 = xor i1 %bit_sel, i1 1" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:157]   --->   Operation 49 'xor' 'xor_ln350_8' <Predicate = (!icmp_ln349)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node or_ln350_1)   --->   "%trunc_ln350 = trunc i64 %tempReg" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:157]   --->   Operation 50 'trunc' 'trunc_ln350' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node or_ln350_1)   --->   "%xor_ln350_2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %xor_ln350_8, i63 %trunc_ln350" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:157]   --->   Operation 51 'bitconcatenate' 'xor_ln350_2' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node or_ln350_1)   --->   "%and_ln350 = and i64 %xor_ln350_2, i64 %select_ln350" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:157]   --->   Operation 52 'and' 'and_ln350' <Predicate = (!icmp_ln349)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln350_3 = xor i64 %or_ln350, i64 %add_ln350" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:157]   --->   Operation 53 'xor' 'xor_ln350_3' <Predicate = (!icmp_ln349)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln350_1 = or i64 %xor_ln350_3, i64 %and_ln350" [src/fpx.c:350->src/fpx.c:140->src/fpx.c:157]   --->   Operation 54 'or' 'or_ln350_1' <Predicate = (!icmp_ln349)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %or_ln350_1, i32 63" [src/fpx.c:349->src/fpx.c:140->src/fpx.c:157]   --->   Operation 55 'bitselect' 'tmp' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln349 = br void %for.inc.i.i" [src/fpx.c:349->src/fpx.c:140->src/fpx.c:157]   --->   Operation 56 'br' 'br_ln349' <Predicate = (!icmp_ln349)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ a_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ t1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                     (alloca           ) [ 01100]
store_ln347           (store            ) [ 00000]
br_ln0                (br               ) [ 01111]
i_235                 (load             ) [ 00100]
icmp_ln349            (icmp             ) [ 01111]
br_ln349              (br               ) [ 00000]
lshr_ln               (partselect       ) [ 00000]
zext_ln350_2          (zext             ) [ 00000]
a_0_addr              (getelementptr    ) [ 00100]
tmp_892_cast          (bitconcatenate   ) [ 00000]
zext_ln350_5          (zext             ) [ 00000]
a_0_addr_2            (getelementptr    ) [ 00100]
a_1_addr              (getelementptr    ) [ 00100]
a_1_addr_2            (getelementptr    ) [ 00100]
add_ln349             (add              ) [ 00000]
trunc_ln349           (trunc            ) [ 00000]
trunc_ln349_2         (trunc            ) [ 01111]
a_0_load              (load             ) [ 00000]
a_1_load              (load             ) [ 00000]
select_ln350          (select           ) [ 01111]
a_0_load_2            (load             ) [ 00000]
a_1_load_2            (load             ) [ 00000]
select_ln350_1        (select           ) [ 01111]
store_ln347           (store            ) [ 00000]
carry                 (phi              ) [ 01110]
speclooptripcount_ln0 (speclooptripcount) [ 00000]
zext_ln350            (zext             ) [ 00000]
tempReg               (add              ) [ 00101]
add_ln350             (add              ) [ 00101]
specpipeline_ln347    (specpipeline     ) [ 00000]
specloopname_ln349    (specloopname     ) [ 00000]
zext_ln350_3          (zext             ) [ 00000]
t1_addr               (getelementptr    ) [ 00000]
store_ln350           (store            ) [ 00000]
xor_ln350             (xor              ) [ 00000]
xor_ln350_1           (xor              ) [ 00000]
or_ln350              (or               ) [ 00000]
bit_sel               (bitselect        ) [ 00000]
xor_ln350_8           (xor              ) [ 00000]
trunc_ln350           (trunc            ) [ 00000]
xor_ln350_2           (bitconcatenate   ) [ 00000]
and_ln350             (and              ) [ 00000]
xor_ln350_3           (xor              ) [ 00000]
or_ln350_1            (or               ) [ 00000]
tmp                   (bitselect        ) [ 01111]
br_ln349              (br               ) [ 01111]
ret_ln0               (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="a_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="t1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i1.i2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_44"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i64"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i63"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="i_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="a_0_addr_gep_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="64" slack="0"/>
<pin id="56" dir="0" index="1" bw="1" slack="0"/>
<pin id="57" dir="0" index="2" bw="2" slack="0"/>
<pin id="58" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_0_addr/1 "/>
</bind>
</comp>

<comp id="61" class="1004" name="a_0_addr_2_gep_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="64" slack="0"/>
<pin id="63" dir="0" index="1" bw="1" slack="0"/>
<pin id="64" dir="0" index="2" bw="3" slack="0"/>
<pin id="65" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_0_addr_2/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="a_1_addr_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="64" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="2" slack="0"/>
<pin id="72" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_1_addr/1 "/>
</bind>
</comp>

<comp id="75" class="1004" name="a_1_addr_2_gep_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="64" slack="0"/>
<pin id="77" dir="0" index="1" bw="1" slack="0"/>
<pin id="78" dir="0" index="2" bw="3" slack="0"/>
<pin id="79" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_1_addr_2/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_access_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="3" slack="0"/>
<pin id="84" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="85" dir="0" index="2" bw="0" slack="0"/>
<pin id="87" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="88" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="89" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="86" dir="1" index="3" bw="64" slack="0"/>
<pin id="90" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_0_load/1 a_0_load_2/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_access_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="3" slack="0"/>
<pin id="94" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="95" dir="0" index="2" bw="0" slack="0"/>
<pin id="97" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="98" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="99" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="96" dir="1" index="3" bw="64" slack="0"/>
<pin id="100" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_1_load/1 a_1_load_2/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="t1_addr_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="64" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="3" slack="0"/>
<pin id="108" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t1_addr/4 "/>
</bind>
</comp>

<comp id="111" class="1004" name="store_ln350_access_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="3" slack="0"/>
<pin id="113" dir="0" index="1" bw="64" slack="1"/>
<pin id="114" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="115" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln350/4 "/>
</bind>
</comp>

<comp id="117" class="1005" name="carry_reg_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="1" slack="2"/>
<pin id="119" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="carry (phireg) "/>
</bind>
</comp>

<comp id="121" class="1004" name="carry_phi_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="1" slack="2"/>
<pin id="123" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="124" dir="0" index="2" bw="1" slack="1"/>
<pin id="125" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="carry/3 "/>
</bind>
</comp>

<comp id="128" class="1004" name="store_ln347_store_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="0" index="1" bw="4" slack="0"/>
<pin id="131" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln347/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="i_235_load_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="4" slack="0"/>
<pin id="135" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_235/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="icmp_ln349_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="4" slack="0"/>
<pin id="138" dir="0" index="1" bw="4" slack="0"/>
<pin id="139" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln349/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="lshr_ln_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="2" slack="0"/>
<pin id="144" dir="0" index="1" bw="4" slack="0"/>
<pin id="145" dir="0" index="2" bw="1" slack="0"/>
<pin id="146" dir="0" index="3" bw="3" slack="0"/>
<pin id="147" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="zext_ln350_2_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="2" slack="0"/>
<pin id="154" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln350_2/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="tmp_892_cast_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="3" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="0" index="2" bw="2" slack="0"/>
<pin id="162" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_892_cast/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="zext_ln350_5_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="3" slack="0"/>
<pin id="168" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln350_5/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="add_ln349_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="4" slack="1"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln349/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="trunc_ln349_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="4" slack="1"/>
<pin id="179" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln349/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="trunc_ln349_2_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="4" slack="1"/>
<pin id="182" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln349_2/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="select_ln350_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="0"/>
<pin id="185" dir="0" index="1" bw="64" slack="0"/>
<pin id="186" dir="0" index="2" bw="64" slack="0"/>
<pin id="187" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln350/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="select_ln350_1_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="0"/>
<pin id="193" dir="0" index="1" bw="64" slack="0"/>
<pin id="194" dir="0" index="2" bw="64" slack="0"/>
<pin id="195" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln350_1/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="store_ln347_store_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="4" slack="0"/>
<pin id="201" dir="0" index="1" bw="4" slack="1"/>
<pin id="202" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln347/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="zext_ln350_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln350/3 "/>
</bind>
</comp>

<comp id="208" class="1004" name="tempReg_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="64" slack="1"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tempReg/3 "/>
</bind>
</comp>

<comp id="213" class="1004" name="add_ln350_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="64" slack="1"/>
<pin id="215" dir="0" index="1" bw="64" slack="0"/>
<pin id="216" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln350/3 "/>
</bind>
</comp>

<comp id="218" class="1004" name="zext_ln350_3_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="3" slack="2"/>
<pin id="220" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln350_3/4 "/>
</bind>
</comp>

<comp id="222" class="1004" name="xor_ln350_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="64" slack="1"/>
<pin id="224" dir="0" index="1" bw="64" slack="1"/>
<pin id="225" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln350/4 "/>
</bind>
</comp>

<comp id="226" class="1004" name="xor_ln350_1_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="64" slack="2"/>
<pin id="228" dir="0" index="1" bw="64" slack="1"/>
<pin id="229" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln350_1/4 "/>
</bind>
</comp>

<comp id="230" class="1004" name="or_ln350_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="64" slack="0"/>
<pin id="232" dir="0" index="1" bw="64" slack="0"/>
<pin id="233" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln350/4 "/>
</bind>
</comp>

<comp id="236" class="1004" name="bit_sel_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="0" index="1" bw="64" slack="1"/>
<pin id="239" dir="0" index="2" bw="7" slack="0"/>
<pin id="240" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_sel/4 "/>
</bind>
</comp>

<comp id="243" class="1004" name="xor_ln350_8_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="0"/>
<pin id="245" dir="0" index="1" bw="1" slack="0"/>
<pin id="246" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln350_8/4 "/>
</bind>
</comp>

<comp id="249" class="1004" name="trunc_ln350_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="64" slack="1"/>
<pin id="251" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln350/4 "/>
</bind>
</comp>

<comp id="252" class="1004" name="xor_ln350_2_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="64" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="0" index="2" bw="63" slack="0"/>
<pin id="256" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="xor_ln350_2/4 "/>
</bind>
</comp>

<comp id="260" class="1004" name="and_ln350_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="64" slack="0"/>
<pin id="262" dir="0" index="1" bw="64" slack="2"/>
<pin id="263" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln350/4 "/>
</bind>
</comp>

<comp id="265" class="1004" name="xor_ln350_3_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="64" slack="0"/>
<pin id="267" dir="0" index="1" bw="64" slack="1"/>
<pin id="268" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln350_3/4 "/>
</bind>
</comp>

<comp id="270" class="1004" name="or_ln350_1_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="64" slack="0"/>
<pin id="272" dir="0" index="1" bw="64" slack="0"/>
<pin id="273" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln350_1/4 "/>
</bind>
</comp>

<comp id="276" class="1004" name="tmp_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="0" index="1" bw="64" slack="0"/>
<pin id="279" dir="0" index="2" bw="7" slack="0"/>
<pin id="280" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="284" class="1005" name="i_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="4" slack="0"/>
<pin id="286" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="291" class="1005" name="i_235_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="4" slack="1"/>
<pin id="293" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_235 "/>
</bind>
</comp>

<comp id="298" class="1005" name="icmp_ln349_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="1"/>
<pin id="300" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln349 "/>
</bind>
</comp>

<comp id="302" class="1005" name="a_0_addr_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="3" slack="1"/>
<pin id="304" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="a_0_addr "/>
</bind>
</comp>

<comp id="307" class="1005" name="a_0_addr_2_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="3" slack="1"/>
<pin id="309" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="a_0_addr_2 "/>
</bind>
</comp>

<comp id="312" class="1005" name="a_1_addr_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="3" slack="1"/>
<pin id="314" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="a_1_addr "/>
</bind>
</comp>

<comp id="317" class="1005" name="a_1_addr_2_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="3" slack="1"/>
<pin id="319" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="a_1_addr_2 "/>
</bind>
</comp>

<comp id="322" class="1005" name="trunc_ln349_2_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="3" slack="2"/>
<pin id="324" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln349_2 "/>
</bind>
</comp>

<comp id="327" class="1005" name="select_ln350_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="64" slack="1"/>
<pin id="329" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="select_ln350 "/>
</bind>
</comp>

<comp id="333" class="1005" name="select_ln350_1_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="64" slack="1"/>
<pin id="335" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="select_ln350_1 "/>
</bind>
</comp>

<comp id="339" class="1005" name="tempReg_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="64" slack="1"/>
<pin id="341" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tempReg "/>
</bind>
</comp>

<comp id="347" class="1005" name="add_ln350_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="64" slack="1"/>
<pin id="349" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln350 "/>
</bind>
</comp>

<comp id="354" class="1005" name="tmp_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="1"/>
<pin id="356" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="6" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="59"><net_src comp="0" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="16" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="66"><net_src comp="0" pin="0"/><net_sink comp="61" pin=0"/></net>

<net id="67"><net_src comp="16" pin="0"/><net_sink comp="61" pin=1"/></net>

<net id="73"><net_src comp="2" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="16" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="80"><net_src comp="2" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="81"><net_src comp="16" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="91"><net_src comp="54" pin="3"/><net_sink comp="82" pin=2"/></net>

<net id="101"><net_src comp="68" pin="3"/><net_sink comp="92" pin=2"/></net>

<net id="102"><net_src comp="61" pin="3"/><net_sink comp="82" pin=0"/></net>

<net id="103"><net_src comp="75" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="109"><net_src comp="4" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="16" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="116"><net_src comp="104" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="120"><net_src comp="24" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="127"><net_src comp="117" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="132"><net_src comp="8" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="140"><net_src comp="133" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="10" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="12" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="133" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="150"><net_src comp="6" pin="0"/><net_sink comp="142" pin=2"/></net>

<net id="151"><net_src comp="14" pin="0"/><net_sink comp="142" pin=3"/></net>

<net id="155"><net_src comp="142" pin="4"/><net_sink comp="152" pin=0"/></net>

<net id="156"><net_src comp="152" pin="1"/><net_sink comp="54" pin=2"/></net>

<net id="157"><net_src comp="152" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="163"><net_src comp="18" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="20" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="165"><net_src comp="142" pin="4"/><net_sink comp="158" pin=2"/></net>

<net id="169"><net_src comp="158" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="170"><net_src comp="166" pin="1"/><net_sink comp="61" pin=2"/></net>

<net id="171"><net_src comp="166" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="176"><net_src comp="22" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="188"><net_src comp="177" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="92" pin="7"/><net_sink comp="183" pin=1"/></net>

<net id="190"><net_src comp="82" pin="7"/><net_sink comp="183" pin=2"/></net>

<net id="196"><net_src comp="177" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="197"><net_src comp="92" pin="3"/><net_sink comp="191" pin=1"/></net>

<net id="198"><net_src comp="82" pin="3"/><net_sink comp="191" pin=2"/></net>

<net id="203"><net_src comp="172" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="207"><net_src comp="121" pin="4"/><net_sink comp="204" pin=0"/></net>

<net id="212"><net_src comp="204" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="217"><net_src comp="208" pin="2"/><net_sink comp="213" pin=1"/></net>

<net id="221"><net_src comp="218" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="234"><net_src comp="222" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="226" pin="2"/><net_sink comp="230" pin=1"/></net>

<net id="241"><net_src comp="40" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="42" pin="0"/><net_sink comp="236" pin=2"/></net>

<net id="247"><net_src comp="236" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="20" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="257"><net_src comp="44" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="243" pin="2"/><net_sink comp="252" pin=1"/></net>

<net id="259"><net_src comp="249" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="264"><net_src comp="252" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="269"><net_src comp="230" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="274"><net_src comp="265" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="260" pin="2"/><net_sink comp="270" pin=1"/></net>

<net id="281"><net_src comp="46" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="282"><net_src comp="270" pin="2"/><net_sink comp="276" pin=1"/></net>

<net id="283"><net_src comp="48" pin="0"/><net_sink comp="276" pin=2"/></net>

<net id="287"><net_src comp="50" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="289"><net_src comp="284" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="290"><net_src comp="284" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="294"><net_src comp="133" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="296"><net_src comp="291" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="297"><net_src comp="291" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="301"><net_src comp="136" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="305"><net_src comp="54" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="310"><net_src comp="61" pin="3"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="315"><net_src comp="68" pin="3"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="320"><net_src comp="75" pin="3"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="325"><net_src comp="180" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="330"><net_src comp="183" pin="3"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="332"><net_src comp="327" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="336"><net_src comp="191" pin="3"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="338"><net_src comp="333" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="342"><net_src comp="208" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="344"><net_src comp="339" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="345"><net_src comp="339" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="346"><net_src comp="339" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="350"><net_src comp="213" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="352"><net_src comp="347" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="353"><net_src comp="347" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="357"><net_src comp="276" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="121" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: t1 | {4 }
 - Input state : 
	Port: fp2sqr503_mont.86.87_Pipeline_VITIS_LOOP_349_1 : a_0 | {1 2 }
	Port: fp2sqr503_mont.86.87_Pipeline_VITIS_LOOP_349_1 : a_1 | {1 2 }
  - Chain level:
	State 1
		store_ln347 : 1
		i_235 : 1
		icmp_ln349 : 2
		br_ln349 : 3
		lshr_ln : 2
		zext_ln350_2 : 3
		a_0_addr : 4
		tmp_892_cast : 3
		zext_ln350_5 : 4
		a_0_addr_2 : 5
		a_1_addr : 4
		a_1_addr_2 : 5
		a_0_load : 5
		a_1_load : 5
		a_0_load_2 : 6
		a_1_load_2 : 6
	State 2
		select_ln350 : 1
		select_ln350_1 : 1
		store_ln347 : 1
	State 3
		zext_ln350 : 1
		tempReg : 2
		add_ln350 : 3
	State 4
		t1_addr : 1
		store_ln350 : 2
		xor_ln350_8 : 1
		xor_ln350_2 : 1
		and_ln350 : 2
		or_ln350_1 : 2
		tmp : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |    xor_ln350_fu_222   |    0    |    64   |
|    xor   |   xor_ln350_1_fu_226  |    0    |    64   |
|          |   xor_ln350_8_fu_243  |    0    |    2    |
|          |   xor_ln350_3_fu_265  |    0    |    64   |
|----------|-----------------------|---------|---------|
|          |    add_ln349_fu_172   |    0    |    13   |
|    add   |     tempReg_fu_208    |    0    |    71   |
|          |    add_ln350_fu_213   |    0    |    71   |
|----------|-----------------------|---------|---------|
|  select  |  select_ln350_fu_183  |    0    |    64   |
|          | select_ln350_1_fu_191 |    0    |    64   |
|----------|-----------------------|---------|---------|
|    or    |    or_ln350_fu_230    |    0    |    64   |
|          |   or_ln350_1_fu_270   |    0    |    64   |
|----------|-----------------------|---------|---------|
|    and   |    and_ln350_fu_260   |    0    |    64   |
|----------|-----------------------|---------|---------|
|   icmp   |   icmp_ln349_fu_136   |    0    |    13   |
|----------|-----------------------|---------|---------|
|partselect|     lshr_ln_fu_142    |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |  zext_ln350_2_fu_152  |    0    |    0    |
|   zext   |  zext_ln350_5_fu_166  |    0    |    0    |
|          |   zext_ln350_fu_204   |    0    |    0    |
|          |  zext_ln350_3_fu_218  |    0    |    0    |
|----------|-----------------------|---------|---------|
|bitconcatenate|  tmp_892_cast_fu_158  |    0    |    0    |
|          |   xor_ln350_2_fu_252  |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |   trunc_ln349_fu_177  |    0    |    0    |
|   trunc  |  trunc_ln349_2_fu_180 |    0    |    0    |
|          |   trunc_ln350_fu_249  |    0    |    0    |
|----------|-----------------------|---------|---------|
| bitselect|     bit_sel_fu_236    |    0    |    0    |
|          |       tmp_fu_276      |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |   682   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|  a_0_addr_2_reg_307  |    3   |
|   a_0_addr_reg_302   |    3   |
|  a_1_addr_2_reg_317  |    3   |
|   a_1_addr_reg_312   |    3   |
|   add_ln350_reg_347  |   64   |
|     carry_reg_117    |    1   |
|     i_235_reg_291    |    4   |
|       i_reg_284      |    4   |
|  icmp_ln349_reg_298  |    1   |
|select_ln350_1_reg_333|   64   |
| select_ln350_reg_327 |   64   |
|    tempReg_reg_339   |   64   |
|      tmp_reg_354     |    1   |
| trunc_ln349_2_reg_322|    3   |
+----------------------+--------+
|         Total        |   282  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_82 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
| grp_access_fu_82 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
| grp_access_fu_92 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
| grp_access_fu_92 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |   12   ||  6.352  ||    0    ||    36   |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   682  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    6   |    0   |   36   |
|  Register |    -   |   282  |    -   |
+-----------+--------+--------+--------+
|   Total   |    6   |   282  |   718  |
+-----------+--------+--------+--------+
