OpenROAD b16bda7e82721d10566ff7e2b68f1ff0be9f9e38 
Features included (+) or not (-): +Charts +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
define_corners Typical
read_liberty -corner Typical /home/openlane/.volare/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
[INFO]: Reading ODB at '/openlane/designs/counter16bit/runs/RUN_2025.06.18_19.32.36/tmp/routing/25-fill.odb'…
Reading design constraints file at '/openlane/scripts/base.sdc'…
[INFO]: Setting output delay to: 2.0
[INFO]: Setting input delay to: 2.0
[INFO]: Setting load to: 0.033442
[INFO]: Setting clock uncertainty to: 0.25
[INFO]: Setting clock transition to: 0.15
[INFO]: Setting timing derate to: 5.0 %
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   counter16bit
Die area:                 ( 0 0 ) ( 281355 292075 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     7454
Number of terminals:      20
Number of snets:          2
Number of nets:           99

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 66.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 41633.
[INFO DRT-0033] mcon shape region query size = 96840.
[INFO DRT-0033] met1 shape region query size = 15336.
[INFO DRT-0033] via shape region query size = 1000.
[INFO DRT-0033] met2 shape region query size = 609.
[INFO DRT-0033] via2 shape region query size = 800.
[INFO DRT-0033] met3 shape region query size = 609.
[INFO DRT-0033] via3 shape region query size = 800.
[INFO DRT-0033] met4 shape region query size = 216.
[INFO DRT-0033] via4 shape region query size = 8.
[INFO DRT-0033] met5 shape region query size = 16.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 159 pins.
[INFO DRT-0081]   Complete 48 unique inst patterns.
[INFO DRT-0084]   Complete 64 groups.
#scanned instances     = 7454
#unique  instances     = 66
#stdCellGenAp          = 1303
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 947
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 297
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:10, elapsed time = 00:00:05, memory = 129.56 (MB), peak = 130.80 (MB)

Number of guides:     672

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 40 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 42 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 233.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 187.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 105.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 12.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 2.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 340 vertical wires in 1 frboxes and 199 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 20 vertical wires in 1 frboxes and 44 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 134.20 (MB), peak = 148.14 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 134.20 (MB), peak = 148.14 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 148.09 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 169.07 (MB).
    Completing 30% with 2 violations.
    elapsed time = 00:00:00, memory = 166.18 (MB).
    Completing 40% with 2 violations.
    elapsed time = 00:00:00, memory = 166.18 (MB).
    Completing 50% with 2 violations.
    elapsed time = 00:00:01, memory = 175.71 (MB).
    Completing 60% with 4 violations.
    elapsed time = 00:00:01, memory = 175.71 (MB).
    Completing 70% with 4 violations.
    elapsed time = 00:00:01, memory = 175.71 (MB).
    Completing 80% with 4 violations.
    elapsed time = 00:00:01, memory = 175.71 (MB).
    Completing 90% with 4 violations.
    elapsed time = 00:00:01, memory = 175.71 (MB).
    Completing 100% with 6 violations.
    elapsed time = 00:00:02, memory = 176.49 (MB).
[INFO DRT-0199]   Number of violations = 15.
Viol/Layer        met1   met2   met3
Metal Spacing        2      0      2
Recheck              8      1      0
Short                2      0      0
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:02, memory = 508.88 (MB), peak = 520.72 (MB)
Total wire length = 3607 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1683 um.
Total wire length on LAYER met2 = 1731 um.
Total wire length on LAYER met3 = 169 um.
Total wire length on LAYER met4 = 22 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 618.
Up-via summary (total 618):

----------------------
 FR_MASTERSLICE      0
            li1    298
           met1    305
           met2     11
           met3      4
           met4      0
----------------------
                   618


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 15 violations.
    elapsed time = 00:00:00, memory = 508.88 (MB).
    Completing 20% with 15 violations.
    elapsed time = 00:00:00, memory = 508.88 (MB).
    Completing 30% with 15 violations.
    elapsed time = 00:00:00, memory = 508.88 (MB).
    Completing 40% with 15 violations.
    elapsed time = 00:00:00, memory = 508.88 (MB).
    Completing 50% with 15 violations.
    elapsed time = 00:00:00, memory = 508.88 (MB).
    Completing 60% with 13 violations.
    elapsed time = 00:00:00, memory = 508.88 (MB).
    Completing 70% with 13 violations.
    elapsed time = 00:00:00, memory = 508.88 (MB).
    Completing 80% with 6 violations.
    elapsed time = 00:00:01, memory = 508.88 (MB).
    Completing 90% with 6 violations.
    elapsed time = 00:00:01, memory = 508.88 (MB).
    Completing 100% with 5 violations.
    elapsed time = 00:00:01, memory = 509.02 (MB).
[INFO DRT-0199]   Number of violations = 5.
Viol/Layer        met1
Short                5
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:02, memory = 521.18 (MB), peak = 521.18 (MB)
Total wire length = 3568 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1665 um.
Total wire length on LAYER met2 = 1722 um.
Total wire length on LAYER met3 = 166 um.
Total wire length on LAYER met4 = 14 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 607.
Up-via summary (total 607):

----------------------
 FR_MASTERSLICE      0
            li1    298
           met1    298
           met2      9
           met3      2
           met4      0
----------------------
                   607


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 5 violations.
    elapsed time = 00:00:00, memory = 521.18 (MB).
    Completing 20% with 5 violations.
    elapsed time = 00:00:00, memory = 521.18 (MB).
    Completing 30% with 5 violations.
    elapsed time = 00:00:00, memory = 521.18 (MB).
    Completing 40% with 5 violations.
    elapsed time = 00:00:00, memory = 521.18 (MB).
    Completing 50% with 5 violations.
    elapsed time = 00:00:00, memory = 521.18 (MB).
    Completing 60% with 5 violations.
    elapsed time = 00:00:00, memory = 521.18 (MB).
    Completing 70% with 5 violations.
    elapsed time = 00:00:00, memory = 521.18 (MB).
    Completing 80% with 5 violations.
    elapsed time = 00:00:00, memory = 521.18 (MB).
    Completing 90% with 5 violations.
    elapsed time = 00:00:00, memory = 521.18 (MB).
    Completing 100% with 5 violations.
    elapsed time = 00:00:00, memory = 521.18 (MB).
[INFO DRT-0199]   Number of violations = 5.
Viol/Layer        met1
Metal Spacing        4
Short                1
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 521.18 (MB), peak = 521.18 (MB)
Total wire length = 3545 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1658 um.
Total wire length on LAYER met2 = 1706 um.
Total wire length on LAYER met3 = 166 um.
Total wire length on LAYER met4 = 14 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 598.
Up-via summary (total 598):

----------------------
 FR_MASTERSLICE      0
            li1    298
           met1    289
           met2      9
           met3      2
           met4      0
----------------------
                   598


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 5 violations.
    elapsed time = 00:00:00, memory = 521.18 (MB).
    Completing 20% with 5 violations.
    elapsed time = 00:00:00, memory = 521.18 (MB).
    Completing 30% with 4 violations.
    elapsed time = 00:00:00, memory = 521.18 (MB).
    Completing 40% with 4 violations.
    elapsed time = 00:00:00, memory = 521.18 (MB).
    Completing 50% with 4 violations.
    elapsed time = 00:00:00, memory = 521.18 (MB).
    Completing 60% with 4 violations.
    elapsed time = 00:00:00, memory = 521.18 (MB).
    Completing 70% with 4 violations.
    elapsed time = 00:00:00, memory = 521.18 (MB).
    Completing 80% with 4 violations.
    elapsed time = 00:00:00, memory = 521.18 (MB).
    Completing 90% with 4 violations.
    elapsed time = 00:00:00, memory = 521.18 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 521.18 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 521.18 (MB), peak = 521.18 (MB)
Total wire length = 3546 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1655 um.
Total wire length on LAYER met2 = 1707 um.
Total wire length on LAYER met3 = 169 um.
Total wire length on LAYER met4 = 14 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 601.
Up-via summary (total 601):

----------------------
 FR_MASTERSLICE      0
            li1    298
           met1    290
           met2     11
           met3      2
           met4      0
----------------------
                   601


[INFO DRT-0198] Complete detail routing.
Total wire length = 3546 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1655 um.
Total wire length on LAYER met2 = 1707 um.
Total wire length on LAYER met3 = 169 um.
Total wire length on LAYER met4 = 14 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 601.
Up-via summary (total 601):

----------------------
 FR_MASTERSLICE      0
            li1    298
           met1    290
           met2     11
           met3      2
           met4      0
----------------------
                   601


[INFO DRT-0267] cpu time = 00:00:11, elapsed time = 00:00:06, memory = 521.18 (MB), peak = 521.18 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
Writing OpenROAD database to '/openlane/designs/counter16bit/runs/RUN_2025.06.18_19.32.36/results/routing/counter16bit.odb'…
Writing netlist to '/openlane/designs/counter16bit/runs/RUN_2025.06.18_19.32.36/results/routing/counter16bit.nl.v'…
Writing powered netlist to '/openlane/designs/counter16bit/runs/RUN_2025.06.18_19.32.36/results/routing/counter16bit.pnl.v'…
Writing layout to '/openlane/designs/counter16bit/runs/RUN_2025.06.18_19.32.36/results/routing/counter16bit.def'…
