<stg><name>lenet</name>


<trans_list>

<trans id="2694" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2695" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2702" from="2" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2696" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2701" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2698" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2699" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2700" from="6" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2879" from="7" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2880" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2873" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2874" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2875" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2876" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2877" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2878" from="13" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2712" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2713" from="15" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2720" from="15" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2714" from="16" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2719" from="16" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2715" from="17" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2718" from="17" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2717" from="18" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2721" from="19" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2732" from="19" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2722" from="20" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2731" from="20" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2723" from="21" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2730" from="21" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2724" from="22" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2729" from="22" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2725" from="23" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2728" from="23" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2727" from="24" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2898" from="25" to="42">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2899" from="25" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2882" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2883" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2884" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2885" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2886" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2887" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2888" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2889" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2890" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2891" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2892" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2893" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2894" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2895" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2896" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2897" from="41" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2752" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2916" from="43" to="59">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2917" from="43" to="44">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2901" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2902" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2903" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2904" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2905" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2906" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2907" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2908" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2909" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2910" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2911" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2912" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2913" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2914" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2915" from="58" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2771" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2772" from="60" to="61">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2783" from="60" to="66">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2773" from="61" to="62">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2782" from="61" to="60">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2774" from="62" to="63">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2781" from="62" to="61">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2775" from="63" to="64">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2780" from="63" to="62">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2776" from="64" to="65">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2779" from="64" to="63">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2778" from="65" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2929" from="66" to="77">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2930" from="66" to="67">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2919" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2920" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2921" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2922" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2923" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2924" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2925" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2926" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2927" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2928" from="76" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2797" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2798" from="78" to="79">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2805" from="78" to="83">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2799" from="79" to="80">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2804" from="79" to="78">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2801" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2802" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2803" from="82" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2806" from="83" to="84">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2809" from="83" to="85">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2808" from="84" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2810" from="85" to="86">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2816" from="85" to="89">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2811" from="86" to="87">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2815" from="86" to="85">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2813" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2814" from="88" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2817" from="89" to="90">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln207" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2820" from="89" to="91">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln207" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2819" from="90" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2821" from="91" to="92">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2827" from="91" to="95">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2822" from="92" to="93">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2826" from="92" to="91">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2824" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2825" from="94" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2828" from="95" to="96">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2829" from="95" to="97">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2831" from="96" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2833" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2834" from="98" to="99">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln243" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2837" from="98" to="100">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln243" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2836" from="99" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2838" from="100" to="101">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2855" from="100" to="116">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2840" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2841" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2842" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2843" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2844" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2845" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2846" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2847" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2848" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2849" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2850" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2851" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2852" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2853" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2854" from="115" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2856" from="116" to="117">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2858" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2859" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2860" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2861" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2862" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2863" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2864" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2865" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2866" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2867" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2868" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2869" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2870" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2871" from="130" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
codeRepl20:0  call void (...)* @_ssdm_op_SpecBitsMap([1024 x float]* %input_r) nounwind, !map !114

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
codeRepl20:1  call void (...)* @_ssdm_op_SpecBitsMap([10 x float]* %Cout) nounwind, !map !120

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="64">
<![CDATA[
codeRepl20:2  %in_V = alloca [1024 x i16], align 2

]]></Node>
<StgValue><ssdm name="in_V"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
codeRepl20:3  call void (...)* @_ssdm_op_SpecTopModule([6 x i8]* @lenet_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
codeRepl20:4  call void (...)* @_ssdm_op_SpecResourceLimit(i32 65, [4 x i8]* @p_str18, [1 x i8]* @p_str119, [1 x i8]* @p_str119, [1 x i8]* @p_str119) nounwind

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln6"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl20:5  call void (...)* @_ssdm_op_SpecInterface([10 x float]* %Cout, [5 x i8]* @p_str220, i32 0, i32 0, [1 x i8]* @p_str119, i32 0, i32 0, [1 x i8]* @p_str119, [1 x i8]* @p_str119, [1 x i8]* @p_str119, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str119, [1 x i8]* @p_str119) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln6"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl20:6  call void (...)* @_ssdm_op_SpecInterface([1024 x float]* %input_r, [5 x i8]* @p_str220, i32 0, i32 0, [1 x i8]* @p_str119, i32 0, i32 0, [1 x i8]* @p_str119, [1 x i8]* @p_str119, [1 x i8]* @p_str119, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str119, [1 x i8]* @p_str119) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln6"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl20:7  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str321, i32 0, i32 0, [1 x i8]* @p_str119, i32 0, i32 0, [5 x i8]* @p_str422, [1 x i8]* @p_str119, [1 x i8]* @p_str119, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str119, [1 x i8]* @p_str119) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln6"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0">
<![CDATA[
codeRepl20:8  br label %.preheader228.i

]]></Node>
<StgValue><ssdm name="br_ln7"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader228.i:0  %i_0_i = phi i6 [ 0, %codeRepl20 ], [ %i, %.preheader228.i.loopexit ]

]]></Node>
<StgValue><ssdm name="i_0_i"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader228.i:1  %icmp_ln7 = icmp eq i6 %i_0_i, -32

]]></Node>
<StgValue><ssdm name="icmp_ln7"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader228.i:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader228.i:3  %i = add i6 %i_0_i, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader228.i:4  br i1 %icmp_ln7, label %.preheader226.i.preheader.preheader, label %.preheader227.preheader.i

]]></Node>
<StgValue><ssdm name="br_ln7"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
.preheader227.preheader.i:0  %tmp_3 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %i_0_i, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="12" op_0_bw="11">
<![CDATA[
.preheader227.preheader.i:1  %zext_ln11 = zext i11 %tmp_3 to i12

]]></Node>
<StgValue><ssdm name="zext_ln11"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="5" op_0_bw="6">
<![CDATA[
.preheader227.preheader.i:2  %trunc_ln11 = trunc i6 %i_0_i to i5

]]></Node>
<StgValue><ssdm name="trunc_ln11"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader227.preheader.i:3  %shl_ln = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %trunc_ln11, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0">
<![CDATA[
.preheader227.preheader.i:4  br label %.preheader227.i

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="0">
<![CDATA[
.preheader226.i.preheader.preheader:0  br label %.preheader226.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="151" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader227.i:0  %j_0_i = phi i6 [ %j, %_ifconv ], [ 0, %.preheader227.preheader.i ]

]]></Node>
<StgValue><ssdm name="j_0_i"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="10" op_0_bw="6">
<![CDATA[
.preheader227.i:1  %zext_ln9 = zext i6 %j_0_i to i10

]]></Node>
<StgValue><ssdm name="zext_ln9"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader227.i:2  %icmp_ln9 = icmp eq i6 %j_0_i, -32

]]></Node>
<StgValue><ssdm name="icmp_ln9"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader227.i:3  %empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader227.i:4  %j = add i6 %j_0_i, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader227.i:5  br i1 %icmp_ln9, label %.preheader228.i.loopexit, label %_ifconv

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="12" op_0_bw="6">
<![CDATA[
_ifconv:0  %zext_ln203_1 = zext i6 %j_0_i to i12

]]></Node>
<StgValue><ssdm name="zext_ln203_1"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:1  %add_ln203 = add i12 %zext_ln11, %zext_ln203_1

]]></Node>
<StgValue><ssdm name="add_ln203"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:4  %add_ln11 = add i10 %shl_ln, %zext_ln9

]]></Node>
<StgValue><ssdm name="add_ln11"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:5  %zext_ln11_1 = zext i10 %add_ln11 to i64

]]></Node>
<StgValue><ssdm name="zext_ln11_1"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:6  %input_addr = getelementptr [1024 x float]* %input_r, i64 0, i64 %zext_ln11_1

]]></Node>
<StgValue><ssdm name="input_addr"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="10">
<![CDATA[
_ifconv:7  %input_load = load float* %input_addr, align 4

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="0">
<![CDATA[
.preheader228.i.loopexit:0  br label %.preheader228.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="164" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="10">
<![CDATA[
_ifconv:7  %input_load = load float* %input_addr, align 4

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="165" st_id="4" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:8  %d_assign = fpext float %input_load to double

]]></Node>
<StgValue><ssdm name="d_assign"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="166" st_id="5" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:8  %d_assign = fpext float %input_load to double

]]></Node>
<StgValue><ssdm name="d_assign"/></StgValue>
</operation>

<operation id="167" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:9  %ireg_V = bitcast double %d_assign to i64

]]></Node>
<StgValue><ssdm name="ireg_V"/></StgValue>
</operation>

<operation id="168" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="63" op_0_bw="64">
<![CDATA[
_ifconv:10  %trunc_ln556 = trunc i64 %ireg_V to i63

]]></Node>
<StgValue><ssdm name="trunc_ln556"/></StgValue>
</operation>

<operation id="169" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv:11  %p_Result_8 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_8"/></StgValue>
</operation>

<operation id="170" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:12  %exp_tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="exp_tmp_V"/></StgValue>
</operation>

<operation id="171" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="12" op_0_bw="11">
<![CDATA[
_ifconv:13  %zext_ln461 = zext i11 %exp_tmp_V to i12

]]></Node>
<StgValue><ssdm name="zext_ln461"/></StgValue>
</operation>

<operation id="172" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="52" op_0_bw="64">
<![CDATA[
_ifconv:14  %trunc_ln565 = trunc i64 %ireg_V to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565"/></StgValue>
</operation>

<operation id="173" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
_ifconv:15  %tmp_2 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="174" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="54" op_0_bw="53">
<![CDATA[
_ifconv:16  %p_Result_9 = zext i53 %tmp_2 to i54

]]></Node>
<StgValue><ssdm name="p_Result_9"/></StgValue>
</operation>

<operation id="175" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv:17  %man_V_1 = sub i54 0, %p_Result_9

]]></Node>
<StgValue><ssdm name="man_V_1"/></StgValue>
</operation>

<operation id="176" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
_ifconv:18  %man_V_2 = select i1 %p_Result_8, i54 %man_V_1, i54 %p_Result_9

]]></Node>
<StgValue><ssdm name="man_V_2"/></StgValue>
</operation>

<operation id="177" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
_ifconv:19  %icmp_ln571 = icmp eq i63 %trunc_ln556, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571"/></StgValue>
</operation>

<operation id="178" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:20  %F2 = sub i12 1075, %zext_ln461

]]></Node>
<StgValue><ssdm name="F2"/></StgValue>
</operation>

<operation id="179" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:21  %icmp_ln581 = icmp sgt i12 %F2, 10

]]></Node>
<StgValue><ssdm name="icmp_ln581"/></StgValue>
</operation>

<operation id="180" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:22  %add_ln581 = add i12 -10, %F2

]]></Node>
<StgValue><ssdm name="add_ln581"/></StgValue>
</operation>

<operation id="181" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:23  %sub_ln581 = sub i12 10, %F2

]]></Node>
<StgValue><ssdm name="sub_ln581"/></StgValue>
</operation>

<operation id="182" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv:24  %sh_amt = select i1 %icmp_ln581, i12 %add_ln581, i12 %sub_ln581

]]></Node>
<StgValue><ssdm name="sh_amt"/></StgValue>
</operation>

<operation id="183" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:26  %icmp_ln582 = icmp eq i12 %F2, 10

]]></Node>
<StgValue><ssdm name="icmp_ln582"/></StgValue>
</operation>

<operation id="184" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="16" op_0_bw="54">
<![CDATA[
_ifconv:27  %trunc_ln583 = trunc i54 %man_V_2 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln583"/></StgValue>
</operation>

<operation id="185" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:29  %tmp_46 = call i8 @_ssdm_op_PartSelect.i8.i12.i32.i32(i12 %sh_amt, i32 4, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="186" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:30  %icmp_ln603 = icmp eq i8 %tmp_46, 0

]]></Node>
<StgValue><ssdm name="icmp_ln603"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="187" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:2  %zext_ln203_2 = zext i12 %add_ln203 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_2"/></StgValue>
</operation>

<operation id="188" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:3  %in_V_addr = getelementptr [1024 x i16]* %in_V, i64 0, i64 %zext_ln203_2

]]></Node>
<StgValue><ssdm name="in_V_addr"/></StgValue>
</operation>

<operation id="189" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:25  %sext_ln581 = sext i12 %sh_amt to i32

]]></Node>
<StgValue><ssdm name="sext_ln581"/></StgValue>
</operation>

<operation id="190" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:28  %icmp_ln585 = icmp ult i12 %sh_amt, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585"/></StgValue>
</operation>

<operation id="191" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="54" op_0_bw="32">
<![CDATA[
_ifconv:31  %zext_ln586 = zext i32 %sext_ln581 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586"/></StgValue>
</operation>

<operation id="192" st_id="6" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv:32  %ashr_ln586 = ashr i54 %man_V_2, %zext_ln586

]]></Node>
<StgValue><ssdm name="ashr_ln586"/></StgValue>
</operation>

<operation id="193" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="16" op_0_bw="54">
<![CDATA[
_ifconv:33  %trunc_ln586 = trunc i54 %ashr_ln586 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln586"/></StgValue>
</operation>

<operation id="194" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:34  %bitcast_ln696 = bitcast float %input_load to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696"/></StgValue>
</operation>

<operation id="195" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:35  %tmp_47 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="196" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:36  %select_ln588 = select i1 %tmp_47, i16 -1, i16 0

]]></Node>
<StgValue><ssdm name="select_ln588"/></StgValue>
</operation>

<operation id="197" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="16" op_0_bw="32">
<![CDATA[
_ifconv:37  %sext_ln581cast = trunc i32 %sext_ln581 to i16

]]></Node>
<StgValue><ssdm name="sext_ln581cast"/></StgValue>
</operation>

<operation id="198" st_id="6" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:38  %shl_ln604 = shl i16 %trunc_ln583, %sext_ln581cast

]]></Node>
<StgValue><ssdm name="shl_ln604"/></StgValue>
</operation>

<operation id="199" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:39  %xor_ln571 = xor i1 %icmp_ln571, true

]]></Node>
<StgValue><ssdm name="xor_ln571"/></StgValue>
</operation>

<operation id="200" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:40  %and_ln582 = and i1 %icmp_ln582, %xor_ln571

]]></Node>
<StgValue><ssdm name="and_ln582"/></StgValue>
</operation>

<operation id="201" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:41  %or_ln582 = or i1 %icmp_ln571, %icmp_ln582

]]></Node>
<StgValue><ssdm name="or_ln582"/></StgValue>
</operation>

<operation id="202" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:42  %xor_ln582 = xor i1 %or_ln582, true

]]></Node>
<StgValue><ssdm name="xor_ln582"/></StgValue>
</operation>

<operation id="203" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:43  %and_ln581 = and i1 %icmp_ln581, %xor_ln582

]]></Node>
<StgValue><ssdm name="and_ln581"/></StgValue>
</operation>

<operation id="204" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:44  %xor_ln585 = xor i1 %icmp_ln585, true

]]></Node>
<StgValue><ssdm name="xor_ln585"/></StgValue>
</operation>

<operation id="205" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:45  %and_ln585 = and i1 %and_ln581, %xor_ln585

]]></Node>
<StgValue><ssdm name="and_ln585"/></StgValue>
</operation>

<operation id="206" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:46  %and_ln585_1 = and i1 %and_ln581, %icmp_ln585

]]></Node>
<StgValue><ssdm name="and_ln585_1"/></StgValue>
</operation>

<operation id="207" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:47  %or_ln581 = or i1 %or_ln582, %icmp_ln581

]]></Node>
<StgValue><ssdm name="or_ln581"/></StgValue>
</operation>

<operation id="208" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:48  %xor_ln581 = xor i1 %or_ln581, true

]]></Node>
<StgValue><ssdm name="xor_ln581"/></StgValue>
</operation>

<operation id="209" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:49  %and_ln603 = and i1 %icmp_ln603, %xor_ln581

]]></Node>
<StgValue><ssdm name="and_ln603"/></StgValue>
</operation>

<operation id="210" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:50  %select_ln603 = select i1 %and_ln603, i16 %shl_ln604, i16 %trunc_ln586

]]></Node>
<StgValue><ssdm name="select_ln603"/></StgValue>
</operation>

<operation id="211" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:51  %or_ln603 = or i1 %and_ln603, %and_ln585_1

]]></Node>
<StgValue><ssdm name="or_ln603"/></StgValue>
</operation>

<operation id="212" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:52  %select_ln603_1 = select i1 %and_ln585, i16 %select_ln588, i16 %trunc_ln583

]]></Node>
<StgValue><ssdm name="select_ln603_1"/></StgValue>
</operation>

<operation id="213" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:53  %or_ln603_1 = or i1 %and_ln585, %and_ln582

]]></Node>
<StgValue><ssdm name="or_ln603_1"/></StgValue>
</operation>

<operation id="214" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:54  %select_ln603_2 = select i1 %or_ln603, i16 %select_ln603, i16 %select_ln603_1

]]></Node>
<StgValue><ssdm name="select_ln603_2"/></StgValue>
</operation>

<operation id="215" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:55  %or_ln603_2 = or i1 %or_ln603, %or_ln603_1

]]></Node>
<StgValue><ssdm name="or_ln603_2"/></StgValue>
</operation>

<operation id="216" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:56  %select_ln603_3 = select i1 %or_ln603_2, i16 %select_ln603_2, i16 0

]]></Node>
<StgValue><ssdm name="select_ln603_3"/></StgValue>
</operation>

<operation id="217" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
_ifconv:57  store i16 %select_ln603_3, i16* %in_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="218" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:58  br label %.preheader227.i

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="219" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
.preheader226.i.preheader:0  %indvar_flatten41 = phi i12 [ %add_ln15, %conv1_w1 ], [ 0, %.preheader226.i.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten41"/></StgValue>
</operation>

<operation id="220" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader226.i.preheader:1  %i4_0_i = phi i5 [ %select_ln25_1, %conv1_w1 ], [ 0, %.preheader226.i.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i4_0_i"/></StgValue>
</operation>

<operation id="221" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader226.i.preheader:2  %indvar_flatten = phi i8 [ %select_ln17, %conv1_w1 ], [ 0, %.preheader226.i.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="222" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader226.i.preheader:3  %j5_0_i = phi i5 [ %select_ln25_3, %conv1_w1 ], [ 0, %.preheader226.i.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="j5_0_i"/></StgValue>
</operation>

<operation id="223" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader226.i.preheader:4  %x_0_i = phi i3 [ %x, %conv1_w1 ], [ 0, %.preheader226.i.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="x_0_i"/></StgValue>
</operation>

<operation id="224" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader226.i.preheader:5  %j_1 = add i5 %j5_0_i, 1

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="225" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader226.i.preheader:6  %add_ln25_2 = add i5 %j5_0_i, 2

]]></Node>
<StgValue><ssdm name="add_ln25_2"/></StgValue>
</operation>

<operation id="226" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader226.i.preheader:7  %add_ln25_3 = add i5 %j5_0_i, 3

]]></Node>
<StgValue><ssdm name="add_ln25_3"/></StgValue>
</operation>

<operation id="227" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader226.i.preheader:8  %add_ln25_4 = add i5 %j5_0_i, 4

]]></Node>
<StgValue><ssdm name="add_ln25_4"/></StgValue>
</operation>

<operation id="228" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader226.i.preheader:9  %icmp_ln15 = icmp eq i12 %indvar_flatten41, -176

]]></Node>
<StgValue><ssdm name="icmp_ln15"/></StgValue>
</operation>

<operation id="229" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader226.i.preheader:10  %add_ln15 = add i12 %indvar_flatten41, 1

]]></Node>
<StgValue><ssdm name="add_ln15"/></StgValue>
</operation>

<operation id="230" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader226.i.preheader:11  br i1 %icmp_ln15, label %.preheader223.i.preheader, label %conv1_w1

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>

<operation id="231" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
conv1_w1:0  %i_2 = add i5 1, %i4_0_i

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="232" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
conv1_w1:3  %icmp_ln17 = icmp eq i8 %indvar_flatten, -116

]]></Node>
<StgValue><ssdm name="icmp_ln17"/></StgValue>
</operation>

<operation id="233" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
conv1_w1:4  %select_ln25 = select i1 %icmp_ln17, i5 0, i5 %j5_0_i

]]></Node>
<StgValue><ssdm name="select_ln25"/></StgValue>
</operation>

<operation id="234" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
conv1_w1:5  %select_ln25_1 = select i1 %icmp_ln17, i5 %i_2, i5 %i4_0_i

]]></Node>
<StgValue><ssdm name="select_ln25_1"/></StgValue>
</operation>

<operation id="235" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
conv1_w1:12  %xor_ln25 = xor i1 %icmp_ln17, true

]]></Node>
<StgValue><ssdm name="xor_ln25"/></StgValue>
</operation>

<operation id="236" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
conv1_w1:13  %icmp_ln19 = icmp eq i3 %x_0_i, -3

]]></Node>
<StgValue><ssdm name="icmp_ln19"/></StgValue>
</operation>

<operation id="237" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
conv1_w1:14  %and_ln25 = and i1 %icmp_ln19, %xor_ln25

]]></Node>
<StgValue><ssdm name="and_ln25"/></StgValue>
</operation>

<operation id="238" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
conv1_w1:15  %add_ln25_5 = add i5 1, %select_ln25

]]></Node>
<StgValue><ssdm name="add_ln25_5"/></StgValue>
</operation>

<operation id="239" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
conv1_w1:17  %or_ln25 = or i1 %and_ln25, %icmp_ln17

]]></Node>
<StgValue><ssdm name="or_ln25"/></StgValue>
</operation>

<operation id="240" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
conv1_w1:18  %select_ln25_2 = select i1 %or_ln25, i3 0, i3 %x_0_i

]]></Node>
<StgValue><ssdm name="select_ln25_2"/></StgValue>
</operation>

<operation id="241" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
conv1_w1:19  %select_ln25_3 = select i1 %and_ln25, i5 %add_ln25_5, i5 %select_ln25

]]></Node>
<StgValue><ssdm name="select_ln25_3"/></StgValue>
</operation>

<operation id="242" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
conv1_w1:44  %add_ln25_6 = add i5 2, %select_ln25

]]></Node>
<StgValue><ssdm name="add_ln25_6"/></StgValue>
</operation>

<operation id="243" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
conv1_w1:45  %add_ln25_7 = add i5 3, %select_ln25

]]></Node>
<StgValue><ssdm name="add_ln25_7"/></StgValue>
</operation>

<operation id="244" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
conv1_w1:46  %add_ln25_8 = add i5 4, %select_ln25

]]></Node>
<StgValue><ssdm name="add_ln25_8"/></StgValue>
</operation>

<operation id="245" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
conv1_w1:47  %add_ln25_9 = add i5 5, %select_ln25

]]></Node>
<StgValue><ssdm name="add_ln25_9"/></StgValue>
</operation>

<operation id="246" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="5" op_0_bw="3">
<![CDATA[
conv1_w1:48  %zext_ln19 = zext i3 %select_ln25_2 to i5

]]></Node>
<StgValue><ssdm name="zext_ln19"/></StgValue>
</operation>

<operation id="247" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
conv1_w1:52  %add_ln25 = add i5 %zext_ln19, %select_ln25_1

]]></Node>
<StgValue><ssdm name="add_ln25"/></StgValue>
</operation>

<operation id="248" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="5" op_3_bw="5">
<![CDATA[
conv1_w1:53  %tmp_16 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i5.i5(i54 0, i5 %add_ln25, i5 %select_ln25_3)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="249" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv1_w1:54  %in_V_addr_1 = getelementptr [1024 x i16]* %in_V, i64 0, i64 %tmp_16

]]></Node>
<StgValue><ssdm name="in_V_addr_1"/></StgValue>
</operation>

<operation id="250" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
conv1_w1:55  %select_ln25_4 = select i1 %icmp_ln17, i5 1, i5 %j_1

]]></Node>
<StgValue><ssdm name="select_ln25_4"/></StgValue>
</operation>

<operation id="251" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
conv1_w1:56  %select_ln25_5 = select i1 %and_ln25, i5 %add_ln25_6, i5 %select_ln25_4

]]></Node>
<StgValue><ssdm name="select_ln25_5"/></StgValue>
</operation>

<operation id="252" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="5" op_3_bw="5">
<![CDATA[
conv1_w1:57  %tmp_17 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i5.i5(i54 0, i5 %add_ln25, i5 %select_ln25_5)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="253" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv1_w1:58  %in_V_addr_2 = getelementptr [1024 x i16]* %in_V, i64 0, i64 %tmp_17

]]></Node>
<StgValue><ssdm name="in_V_addr_2"/></StgValue>
</operation>

<operation id="254" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
conv1_w1:59  %select_ln25_6 = select i1 %icmp_ln17, i5 2, i5 %add_ln25_2

]]></Node>
<StgValue><ssdm name="select_ln25_6"/></StgValue>
</operation>

<operation id="255" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
conv1_w1:60  %select_ln25_7 = select i1 %and_ln25, i5 %add_ln25_7, i5 %select_ln25_6

]]></Node>
<StgValue><ssdm name="select_ln25_7"/></StgValue>
</operation>

<operation id="256" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
conv1_w1:63  %select_ln25_8 = select i1 %icmp_ln17, i5 3, i5 %add_ln25_3

]]></Node>
<StgValue><ssdm name="select_ln25_8"/></StgValue>
</operation>

<operation id="257" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
conv1_w1:64  %select_ln25_9 = select i1 %and_ln25, i5 %add_ln25_8, i5 %select_ln25_8

]]></Node>
<StgValue><ssdm name="select_ln25_9"/></StgValue>
</operation>

<operation id="258" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
conv1_w1:67  %select_ln25_10 = select i1 %icmp_ln17, i5 4, i5 %add_ln25_4

]]></Node>
<StgValue><ssdm name="select_ln25_10"/></StgValue>
</operation>

<operation id="259" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
conv1_w1:68  %select_ln25_11 = select i1 %and_ln25, i5 %add_ln25_9, i5 %select_ln25_10

]]></Node>
<StgValue><ssdm name="select_ln25_11"/></StgValue>
</operation>

<operation id="260" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="64" op_0_bw="3">
<![CDATA[
conv1_w1:71  %zext_ln25_1 = zext i3 %select_ln25_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25_1"/></StgValue>
</operation>

<operation id="261" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="16" op_0_bw="10">
<![CDATA[
conv1_w1:72  %in_V_load = load i16* %in_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="in_V_load"/></StgValue>
</operation>

<operation id="262" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv1_w1:75  %K1_W_V_0_0_addr = getelementptr [5 x i10]* @K1_W_V_0_0, i64 0, i64 %zext_ln25_1

]]></Node>
<StgValue><ssdm name="K1_W_V_0_0_addr"/></StgValue>
</operation>

<operation id="263" st_id="7" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="10" op_0_bw="3">
<![CDATA[
conv1_w1:76  %K1_W_V_0_0_load = load i10* %K1_W_V_0_0_addr, align 2

]]></Node>
<StgValue><ssdm name="K1_W_V_0_0_load"/></StgValue>
</operation>

<operation id="264" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv1_w1:83  %K1_W_V_1_0_addr = getelementptr [5 x i10]* @K1_W_V_1_0, i64 0, i64 %zext_ln25_1

]]></Node>
<StgValue><ssdm name="K1_W_V_1_0_addr"/></StgValue>
</operation>

<operation id="265" st_id="7" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="10" op_0_bw="3">
<![CDATA[
conv1_w1:84  %K1_W_V_1_0_load = load i10* %K1_W_V_1_0_addr, align 2

]]></Node>
<StgValue><ssdm name="K1_W_V_1_0_load"/></StgValue>
</operation>

<operation id="266" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv1_w1:90  %K1_W_V_2_0_addr = getelementptr [5 x i10]* @K1_W_V_2_0, i64 0, i64 %zext_ln25_1

]]></Node>
<StgValue><ssdm name="K1_W_V_2_0_addr"/></StgValue>
</operation>

<operation id="267" st_id="7" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="10" op_0_bw="3">
<![CDATA[
conv1_w1:91  %K1_W_V_2_0_load = load i10* %K1_W_V_2_0_addr, align 2

]]></Node>
<StgValue><ssdm name="K1_W_V_2_0_load"/></StgValue>
</operation>

<operation id="268" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="3" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv1_w1:97  %K1_W_V_3_0_addr = getelementptr [5 x i9]* @K1_W_V_3_0, i64 0, i64 %zext_ln25_1

]]></Node>
<StgValue><ssdm name="K1_W_V_3_0_addr"/></StgValue>
</operation>

<operation id="269" st_id="7" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="9" op_0_bw="3">
<![CDATA[
conv1_w1:98  %K1_W_V_3_0_load = load i9* %K1_W_V_3_0_addr, align 2

]]></Node>
<StgValue><ssdm name="K1_W_V_3_0_load"/></StgValue>
</operation>

<operation id="270" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv1_w1:105  %K1_W_V_4_0_addr = getelementptr [5 x i8]* @K1_W_V_4_0, i64 0, i64 %zext_ln25_1

]]></Node>
<StgValue><ssdm name="K1_W_V_4_0_addr"/></StgValue>
</operation>

<operation id="271" st_id="7" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="8" op_0_bw="3">
<![CDATA[
conv1_w1:106  %K1_W_V_4_0_load = load i8* %K1_W_V_4_0_addr, align 1

]]></Node>
<StgValue><ssdm name="K1_W_V_4_0_load"/></StgValue>
</operation>

<operation id="272" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="3" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv1_w1:113  %K1_W_V_5_0_addr = getelementptr [5 x i9]* @K1_W_V_5_0, i64 0, i64 %zext_ln25_1

]]></Node>
<StgValue><ssdm name="K1_W_V_5_0_addr"/></StgValue>
</operation>

<operation id="273" st_id="7" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="9" op_0_bw="3">
<![CDATA[
conv1_w1:114  %K1_W_V_5_0_load = load i9* %K1_W_V_5_0_addr, align 2

]]></Node>
<StgValue><ssdm name="K1_W_V_5_0_load"/></StgValue>
</operation>

<operation id="274" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="16" op_0_bw="10">
<![CDATA[
conv1_w1:121  %in_V_load_1 = load i16* %in_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="in_V_load_1"/></StgValue>
</operation>

<operation id="275" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="3" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv1_w1:124  %K1_W_V_0_1_addr = getelementptr [5 x i9]* @K1_W_V_0_1, i64 0, i64 %zext_ln25_1

]]></Node>
<StgValue><ssdm name="K1_W_V_0_1_addr"/></StgValue>
</operation>

<operation id="276" st_id="7" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="9" op_0_bw="3">
<![CDATA[
conv1_w1:125  %K1_W_V_0_1_load = load i9* %K1_W_V_0_1_addr, align 2

]]></Node>
<StgValue><ssdm name="K1_W_V_0_1_load"/></StgValue>
</operation>

<operation id="277" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv1_w1:132  %K1_W_V_1_1_addr = getelementptr [5 x i10]* @K1_W_V_1_1, i64 0, i64 %zext_ln25_1

]]></Node>
<StgValue><ssdm name="K1_W_V_1_1_addr"/></StgValue>
</operation>

<operation id="278" st_id="7" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="10" op_0_bw="3">
<![CDATA[
conv1_w1:133  %K1_W_V_1_1_load = load i10* %K1_W_V_1_1_addr, align 2

]]></Node>
<StgValue><ssdm name="K1_W_V_1_1_load"/></StgValue>
</operation>

<operation id="279" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv1_w1:139  %K1_W_V_2_1_addr = getelementptr [5 x i10]* @K1_W_V_2_1, i64 0, i64 %zext_ln25_1

]]></Node>
<StgValue><ssdm name="K1_W_V_2_1_addr"/></StgValue>
</operation>

<operation id="280" st_id="7" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="10" op_0_bw="3">
<![CDATA[
conv1_w1:140  %K1_W_V_2_1_load = load i10* %K1_W_V_2_1_addr, align 2

]]></Node>
<StgValue><ssdm name="K1_W_V_2_1_load"/></StgValue>
</operation>

<operation id="281" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="3" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv1_w1:146  %K1_W_V_3_1_addr = getelementptr [5 x i9]* @K1_W_V_3_1, i64 0, i64 %zext_ln25_1

]]></Node>
<StgValue><ssdm name="K1_W_V_3_1_addr"/></StgValue>
</operation>

<operation id="282" st_id="7" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="9" op_0_bw="3">
<![CDATA[
conv1_w1:147  %K1_W_V_3_1_load = load i9* %K1_W_V_3_1_addr, align 2

]]></Node>
<StgValue><ssdm name="K1_W_V_3_1_load"/></StgValue>
</operation>

<operation id="283" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="3" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv1_w1:154  %K1_W_V_4_1_addr = getelementptr [5 x i9]* @K1_W_V_4_1, i64 0, i64 %zext_ln25_1

]]></Node>
<StgValue><ssdm name="K1_W_V_4_1_addr"/></StgValue>
</operation>

<operation id="284" st_id="7" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="9" op_0_bw="3">
<![CDATA[
conv1_w1:155  %K1_W_V_4_1_load = load i9* %K1_W_V_4_1_addr, align 2

]]></Node>
<StgValue><ssdm name="K1_W_V_4_1_load"/></StgValue>
</operation>

<operation id="285" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv1_w1:162  %K1_W_V_5_1_addr = getelementptr [5 x i10]* @K1_W_V_5_1, i64 0, i64 %zext_ln25_1

]]></Node>
<StgValue><ssdm name="K1_W_V_5_1_addr"/></StgValue>
</operation>

<operation id="286" st_id="7" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="10" op_0_bw="3">
<![CDATA[
conv1_w1:163  %K1_W_V_5_1_load = load i10* %K1_W_V_5_1_addr, align 2

]]></Node>
<StgValue><ssdm name="K1_W_V_5_1_load"/></StgValue>
</operation>

<operation id="287" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="3" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv1_w1:172  %K1_W_V_0_2_addr = getelementptr [5 x i9]* @K1_W_V_0_2, i64 0, i64 %zext_ln25_1

]]></Node>
<StgValue><ssdm name="K1_W_V_0_2_addr"/></StgValue>
</operation>

<operation id="288" st_id="7" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="9" op_0_bw="3">
<![CDATA[
conv1_w1:173  %K1_W_V_0_2_load = load i9* %K1_W_V_0_2_addr, align 2

]]></Node>
<StgValue><ssdm name="K1_W_V_0_2_load"/></StgValue>
</operation>

<operation id="289" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv1_w1:180  %K1_W_V_1_2_addr = getelementptr [5 x i10]* @K1_W_V_1_2, i64 0, i64 %zext_ln25_1

]]></Node>
<StgValue><ssdm name="K1_W_V_1_2_addr"/></StgValue>
</operation>

<operation id="290" st_id="7" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="10" op_0_bw="3">
<![CDATA[
conv1_w1:181  %K1_W_V_1_2_load = load i10* %K1_W_V_1_2_addr, align 2

]]></Node>
<StgValue><ssdm name="K1_W_V_1_2_load"/></StgValue>
</operation>

<operation id="291" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv1_w1:187  %K1_W_V_2_2_addr = getelementptr [5 x i10]* @K1_W_V_2_2, i64 0, i64 %zext_ln25_1

]]></Node>
<StgValue><ssdm name="K1_W_V_2_2_addr"/></StgValue>
</operation>

<operation id="292" st_id="7" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="10" op_0_bw="3">
<![CDATA[
conv1_w1:188  %K1_W_V_2_2_load = load i10* %K1_W_V_2_2_addr, align 2

]]></Node>
<StgValue><ssdm name="K1_W_V_2_2_load"/></StgValue>
</operation>

<operation id="293" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="3" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv1_w1:194  %K1_W_V_3_2_addr = getelementptr [5 x i9]* @K1_W_V_3_2, i64 0, i64 %zext_ln25_1

]]></Node>
<StgValue><ssdm name="K1_W_V_3_2_addr"/></StgValue>
</operation>

<operation id="294" st_id="7" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="9" op_0_bw="3">
<![CDATA[
conv1_w1:195  %K1_W_V_3_2_load = load i9* %K1_W_V_3_2_addr, align 2

]]></Node>
<StgValue><ssdm name="K1_W_V_3_2_load"/></StgValue>
</operation>

<operation id="295" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="3" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv1_w1:202  %K1_W_V_4_2_addr = getelementptr [5 x i9]* @K1_W_V_4_2, i64 0, i64 %zext_ln25_1

]]></Node>
<StgValue><ssdm name="K1_W_V_4_2_addr"/></StgValue>
</operation>

<operation id="296" st_id="7" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="9" op_0_bw="3">
<![CDATA[
conv1_w1:203  %K1_W_V_4_2_load = load i9* %K1_W_V_4_2_addr, align 2

]]></Node>
<StgValue><ssdm name="K1_W_V_4_2_load"/></StgValue>
</operation>

<operation id="297" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="3" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv1_w1:210  %K1_W_V_5_2_addr = getelementptr [5 x i9]* @K1_W_V_5_2, i64 0, i64 %zext_ln25_1

]]></Node>
<StgValue><ssdm name="K1_W_V_5_2_addr"/></StgValue>
</operation>

<operation id="298" st_id="7" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="9" op_0_bw="3">
<![CDATA[
conv1_w1:211  %K1_W_V_5_2_load = load i9* %K1_W_V_5_2_addr, align 2

]]></Node>
<StgValue><ssdm name="K1_W_V_5_2_load"/></StgValue>
</operation>

<operation id="299" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="3" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv1_w1:222  %K1_W_V_0_3_addr = getelementptr [5 x i9]* @K1_W_V_0_3, i64 0, i64 %zext_ln25_1

]]></Node>
<StgValue><ssdm name="K1_W_V_0_3_addr"/></StgValue>
</operation>

<operation id="300" st_id="7" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="9" op_0_bw="3">
<![CDATA[
conv1_w1:223  %K1_W_V_0_3_load = load i9* %K1_W_V_0_3_addr, align 2

]]></Node>
<StgValue><ssdm name="K1_W_V_0_3_load"/></StgValue>
</operation>

<operation id="301" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv1_w1:230  %K1_W_V_1_3_addr = getelementptr [5 x i10]* @K1_W_V_1_3, i64 0, i64 %zext_ln25_1

]]></Node>
<StgValue><ssdm name="K1_W_V_1_3_addr"/></StgValue>
</operation>

<operation id="302" st_id="7" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="10" op_0_bw="3">
<![CDATA[
conv1_w1:231  %K1_W_V_1_3_load = load i10* %K1_W_V_1_3_addr, align 2

]]></Node>
<StgValue><ssdm name="K1_W_V_1_3_load"/></StgValue>
</operation>

<operation id="303" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="3" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv1_w1:237  %K1_W_V_2_3_addr = getelementptr [5 x i9]* @K1_W_V_2_3, i64 0, i64 %zext_ln25_1

]]></Node>
<StgValue><ssdm name="K1_W_V_2_3_addr"/></StgValue>
</operation>

<operation id="304" st_id="7" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="9" op_0_bw="3">
<![CDATA[
conv1_w1:238  %K1_W_V_2_3_load = load i9* %K1_W_V_2_3_addr, align 2

]]></Node>
<StgValue><ssdm name="K1_W_V_2_3_load"/></StgValue>
</operation>

<operation id="305" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv1_w1:245  %K1_W_V_3_3_addr = getelementptr [5 x i10]* @K1_W_V_3_3, i64 0, i64 %zext_ln25_1

]]></Node>
<StgValue><ssdm name="K1_W_V_3_3_addr"/></StgValue>
</operation>

<operation id="306" st_id="7" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="10" op_0_bw="3">
<![CDATA[
conv1_w1:246  %K1_W_V_3_3_load = load i10* %K1_W_V_3_3_addr, align 2

]]></Node>
<StgValue><ssdm name="K1_W_V_3_3_load"/></StgValue>
</operation>

<operation id="307" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv1_w1:252  %K1_W_V_4_3_addr = getelementptr [5 x i8]* @K1_W_V_4_3, i64 0, i64 %zext_ln25_1

]]></Node>
<StgValue><ssdm name="K1_W_V_4_3_addr"/></StgValue>
</operation>

<operation id="308" st_id="7" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="8" op_0_bw="3">
<![CDATA[
conv1_w1:253  %K1_W_V_4_3_load = load i8* %K1_W_V_4_3_addr, align 1

]]></Node>
<StgValue><ssdm name="K1_W_V_4_3_load"/></StgValue>
</operation>

<operation id="309" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv1_w1:260  %K1_W_V_5_3_addr = getelementptr [5 x i10]* @K1_W_V_5_3, i64 0, i64 %zext_ln25_1

]]></Node>
<StgValue><ssdm name="K1_W_V_5_3_addr"/></StgValue>
</operation>

<operation id="310" st_id="7" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="10" op_0_bw="3">
<![CDATA[
conv1_w1:261  %K1_W_V_5_3_load = load i10* %K1_W_V_5_3_addr, align 2

]]></Node>
<StgValue><ssdm name="K1_W_V_5_3_load"/></StgValue>
</operation>

<operation id="311" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv1_w1:270  %K1_W_V_0_4_addr = getelementptr [5 x i10]* @K1_W_V_0_4, i64 0, i64 %zext_ln25_1

]]></Node>
<StgValue><ssdm name="K1_W_V_0_4_addr"/></StgValue>
</operation>

<operation id="312" st_id="7" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="10" op_0_bw="3">
<![CDATA[
conv1_w1:271  %K1_W_V_0_4_load = load i10* %K1_W_V_0_4_addr, align 2

]]></Node>
<StgValue><ssdm name="K1_W_V_0_4_load"/></StgValue>
</operation>

<operation id="313" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="3" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv1_w1:279  %K1_W_V_1_4_addr = getelementptr [5 x i9]* @K1_W_V_1_4, i64 0, i64 %zext_ln25_1

]]></Node>
<StgValue><ssdm name="K1_W_V_1_4_addr"/></StgValue>
</operation>

<operation id="314" st_id="7" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="9" op_0_bw="3">
<![CDATA[
conv1_w1:280  %K1_W_V_1_4_load = load i9* %K1_W_V_1_4_addr, align 2

]]></Node>
<StgValue><ssdm name="K1_W_V_1_4_load"/></StgValue>
</operation>

<operation id="315" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="3" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv1_w1:289  %K1_W_V_2_4_addr = getelementptr [5 x i9]* @K1_W_V_2_4, i64 0, i64 %zext_ln25_1

]]></Node>
<StgValue><ssdm name="K1_W_V_2_4_addr"/></StgValue>
</operation>

<operation id="316" st_id="7" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="9" op_0_bw="3">
<![CDATA[
conv1_w1:290  %K1_W_V_2_4_load = load i9* %K1_W_V_2_4_addr, align 2

]]></Node>
<StgValue><ssdm name="K1_W_V_2_4_load"/></StgValue>
</operation>

<operation id="317" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv1_w1:299  %K1_W_V_3_4_addr = getelementptr [5 x i10]* @K1_W_V_3_4, i64 0, i64 %zext_ln25_1

]]></Node>
<StgValue><ssdm name="K1_W_V_3_4_addr"/></StgValue>
</operation>

<operation id="318" st_id="7" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="10" op_0_bw="3">
<![CDATA[
conv1_w1:300  %K1_W_V_3_4_load = load i10* %K1_W_V_3_4_addr, align 2

]]></Node>
<StgValue><ssdm name="K1_W_V_3_4_load"/></StgValue>
</operation>

<operation id="319" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv1_w1:308  %K1_W_V_4_4_addr = getelementptr [5 x i10]* @K1_W_V_4_4, i64 0, i64 %zext_ln25_1

]]></Node>
<StgValue><ssdm name="K1_W_V_4_4_addr"/></StgValue>
</operation>

<operation id="320" st_id="7" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="10" op_0_bw="3">
<![CDATA[
conv1_w1:309  %K1_W_V_4_4_load = load i10* %K1_W_V_4_4_addr, align 2

]]></Node>
<StgValue><ssdm name="K1_W_V_4_4_load"/></StgValue>
</operation>

<operation id="321" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv1_w1:317  %K1_W_V_5_4_addr = getelementptr [5 x i10]* @K1_W_V_5_4, i64 0, i64 %zext_ln25_1

]]></Node>
<StgValue><ssdm name="K1_W_V_5_4_addr"/></StgValue>
</operation>

<operation id="322" st_id="7" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="10" op_0_bw="3">
<![CDATA[
conv1_w1:318  %K1_W_V_5_4_load = load i10* %K1_W_V_5_4_addr, align 2

]]></Node>
<StgValue><ssdm name="K1_W_V_5_4_load"/></StgValue>
</operation>

<operation id="323" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
conv1_w1:328  %add_ln17 = add i8 1, %indvar_flatten

]]></Node>
<StgValue><ssdm name="add_ln17"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="324" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
conv1_w1:6  %tmp_11 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %select_ln25_1, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="325" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="11" op_0_bw="10">
<![CDATA[
conv1_w1:7  %zext_ln1265_1 = zext i10 %tmp_11 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1265_1"/></StgValue>
</operation>

<operation id="326" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
conv1_w1:8  %tmp_14 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %select_ln25_1, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="327" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="11" op_0_bw="7">
<![CDATA[
conv1_w1:9  %zext_ln1265_2 = zext i7 %tmp_14 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1265_2"/></StgValue>
</operation>

<operation id="328" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
conv1_w1:10  %sub_ln1265 = sub i11 %zext_ln1265_1, %zext_ln1265_2

]]></Node>
<StgValue><ssdm name="sub_ln1265"/></StgValue>
</operation>

<operation id="329" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="12" op_0_bw="11">
<![CDATA[
conv1_w1:11  %sext_ln1265_3 = sext i11 %sub_ln1265 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1265_3"/></StgValue>
</operation>

<operation id="330" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="12" op_0_bw="5">
<![CDATA[
conv1_w1:20  %zext_ln25 = zext i5 %select_ln25_3 to i12

]]></Node>
<StgValue><ssdm name="zext_ln25"/></StgValue>
</operation>

<operation id="331" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
conv1_w1:21  %add_ln1265 = add i12 %zext_ln25, %sext_ln1265_3

]]></Node>
<StgValue><ssdm name="add_ln1265"/></StgValue>
</operation>

<operation id="332" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="11" op_0_bw="12">
<![CDATA[
conv1_w1:22  %trunc_ln1265 = trunc i12 %add_ln1265 to i11

]]></Node>
<StgValue><ssdm name="trunc_ln1265"/></StgValue>
</operation>

<operation id="333" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="14" op_0_bw="14" op_1_bw="11" op_2_bw="3">
<![CDATA[
conv1_w1:23  %p_shl_cast = call i14 @_ssdm_op_BitConcatenate.i14.i11.i3(i11 %trunc_ln1265, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="334" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="13" op_0_bw="13" op_1_bw="12" op_2_bw="1">
<![CDATA[
conv1_w1:24  %tmp_15 = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %add_ln1265, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="335" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="14" op_0_bw="13">
<![CDATA[
conv1_w1:25  %sext_ln1265_4 = sext i13 %tmp_15 to i14

]]></Node>
<StgValue><ssdm name="sext_ln1265_4"/></StgValue>
</operation>

<operation id="336" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
conv1_w1:26  %sub_ln1265_1 = sub i14 %p_shl_cast, %sext_ln1265_4

]]></Node>
<StgValue><ssdm name="sub_ln1265_1"/></StgValue>
</operation>

<operation id="337" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="64" op_0_bw="14">
<![CDATA[
conv1_w1:27  %zext_ln1265_3 = zext i14 %sub_ln1265_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1265_3"/></StgValue>
</operation>

<operation id="338" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv1_w1:28  %C1_out_V_addr_1 = getelementptr [4704 x i16]* @C1_out_V, i64 0, i64 %zext_ln1265_3

]]></Node>
<StgValue><ssdm name="C1_out_V_addr_1"/></StgValue>
</operation>

<operation id="339" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
conv1_w1:29  %or_ln1265 = or i14 %sub_ln1265_1, 1

]]></Node>
<StgValue><ssdm name="or_ln1265"/></StgValue>
</operation>

<operation id="340" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="64" op_0_bw="14">
<![CDATA[
conv1_w1:30  %zext_ln1265_4 = zext i14 %or_ln1265 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1265_4"/></StgValue>
</operation>

<operation id="341" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv1_w1:31  %C1_out_V_addr_3 = getelementptr [4704 x i16]* @C1_out_V, i64 0, i64 %zext_ln1265_4

]]></Node>
<StgValue><ssdm name="C1_out_V_addr_3"/></StgValue>
</operation>

<operation id="342" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="5" op_3_bw="5">
<![CDATA[
conv1_w1:61  %tmp_18 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i5.i5(i54 0, i5 %add_ln25, i5 %select_ln25_7)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="343" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv1_w1:62  %in_V_addr_3 = getelementptr [1024 x i16]* %in_V, i64 0, i64 %tmp_18

]]></Node>
<StgValue><ssdm name="in_V_addr_3"/></StgValue>
</operation>

<operation id="344" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="5" op_3_bw="5">
<![CDATA[
conv1_w1:65  %tmp_19 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i5.i5(i54 0, i5 %add_ln25, i5 %select_ln25_9)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="345" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv1_w1:66  %in_V_addr_4 = getelementptr [1024 x i16]* %in_V, i64 0, i64 %tmp_19

]]></Node>
<StgValue><ssdm name="in_V_addr_4"/></StgValue>
</operation>

<operation id="346" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="16" op_0_bw="10">
<![CDATA[
conv1_w1:72  %in_V_load = load i16* %in_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="in_V_load"/></StgValue>
</operation>

<operation id="347" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="25" op_0_bw="16">
<![CDATA[
conv1_w1:73  %sext_ln1117 = sext i16 %in_V_load to i25

]]></Node>
<StgValue><ssdm name="sext_ln1117"/></StgValue>
</operation>

<operation id="348" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="24" op_0_bw="16">
<![CDATA[
conv1_w1:74  %sext_ln1117_2 = sext i16 %in_V_load to i24

]]></Node>
<StgValue><ssdm name="sext_ln1117_2"/></StgValue>
</operation>

<operation id="349" st_id="8" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="10" op_0_bw="3">
<![CDATA[
conv1_w1:76  %K1_W_V_0_0_load = load i10* %K1_W_V_0_0_addr, align 2

]]></Node>
<StgValue><ssdm name="K1_W_V_0_0_load"/></StgValue>
</operation>

<operation id="350" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="26" op_0_bw="10">
<![CDATA[
conv1_w1:77  %sext_ln1118 = sext i10 %K1_W_V_0_0_load to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118"/></StgValue>
</operation>

<operation id="351" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="26" op_0_bw="16">
<![CDATA[
conv1_w1:78  %sext_ln1118_1 = sext i16 %in_V_load to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_1"/></StgValue>
</operation>

<operation id="352" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="16" op_0_bw="13">
<![CDATA[
conv1_w1:79  %C1_out_V_load = load i16* %C1_out_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="C1_out_V_load"/></StgValue>
</operation>

<operation id="353" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv1_w1:81  %mul_ln1192 = mul i26 %sext_ln1118, %sext_ln1118_1

]]></Node>
<StgValue><ssdm name="mul_ln1192"/></StgValue>
</operation>

<operation id="354" st_id="8" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="10" op_0_bw="3">
<![CDATA[
conv1_w1:84  %K1_W_V_1_0_load = load i10* %K1_W_V_1_0_addr, align 2

]]></Node>
<StgValue><ssdm name="K1_W_V_1_0_load"/></StgValue>
</operation>

<operation id="355" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="26" op_0_bw="10">
<![CDATA[
conv1_w1:85  %sext_ln1118_2 = sext i10 %K1_W_V_1_0_load to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_2"/></StgValue>
</operation>

<operation id="356" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="16" op_0_bw="13">
<![CDATA[
conv1_w1:86  %C1_out_V_load_1 = load i16* %C1_out_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="C1_out_V_load_1"/></StgValue>
</operation>

<operation id="357" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv1_w1:88  %mul_ln1192_1 = mul i26 %sext_ln1118_2, %sext_ln1118_1

]]></Node>
<StgValue><ssdm name="mul_ln1192_1"/></StgValue>
</operation>

<operation id="358" st_id="8" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="10" op_0_bw="3">
<![CDATA[
conv1_w1:91  %K1_W_V_2_0_load = load i10* %K1_W_V_2_0_addr, align 2

]]></Node>
<StgValue><ssdm name="K1_W_V_2_0_load"/></StgValue>
</operation>

<operation id="359" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="26" op_0_bw="10">
<![CDATA[
conv1_w1:92  %sext_ln1118_3 = sext i10 %K1_W_V_2_0_load to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_3"/></StgValue>
</operation>

<operation id="360" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv1_w1:95  %mul_ln1192_2 = mul i26 %sext_ln1118_3, %sext_ln1118_1

]]></Node>
<StgValue><ssdm name="mul_ln1192_2"/></StgValue>
</operation>

<operation id="361" st_id="8" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="9" op_0_bw="3">
<![CDATA[
conv1_w1:98  %K1_W_V_3_0_load = load i9* %K1_W_V_3_0_addr, align 2

]]></Node>
<StgValue><ssdm name="K1_W_V_3_0_load"/></StgValue>
</operation>

<operation id="362" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="25" op_0_bw="9">
<![CDATA[
conv1_w1:99  %zext_ln1118 = zext i9 %K1_W_V_3_0_load to i25

]]></Node>
<StgValue><ssdm name="zext_ln1118"/></StgValue>
</operation>

<operation id="363" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
conv1_w1:100  %mul_ln1118 = mul i25 %zext_ln1118, %sext_ln1117

]]></Node>
<StgValue><ssdm name="mul_ln1118"/></StgValue>
</operation>

<operation id="364" st_id="8" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="8" op_0_bw="3">
<![CDATA[
conv1_w1:106  %K1_W_V_4_0_load = load i8* %K1_W_V_4_0_addr, align 1

]]></Node>
<StgValue><ssdm name="K1_W_V_4_0_load"/></StgValue>
</operation>

<operation id="365" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="24" op_0_bw="8">
<![CDATA[
conv1_w1:107  %sext_ln1118_4 = sext i8 %K1_W_V_4_0_load to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_4"/></StgValue>
</operation>

<operation id="366" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
conv1_w1:108  %mul_ln1118_1 = mul i24 %sext_ln1118_4, %sext_ln1117_2

]]></Node>
<StgValue><ssdm name="mul_ln1118_1"/></StgValue>
</operation>

<operation id="367" st_id="8" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="9" op_0_bw="3">
<![CDATA[
conv1_w1:114  %K1_W_V_5_0_load = load i9* %K1_W_V_5_0_addr, align 2

]]></Node>
<StgValue><ssdm name="K1_W_V_5_0_load"/></StgValue>
</operation>

<operation id="368" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="25" op_0_bw="9">
<![CDATA[
conv1_w1:115  %zext_ln1118_1 = zext i9 %K1_W_V_5_0_load to i25

]]></Node>
<StgValue><ssdm name="zext_ln1118_1"/></StgValue>
</operation>

<operation id="369" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
conv1_w1:116  %mul_ln1118_2 = mul i25 %zext_ln1118_1, %sext_ln1117

]]></Node>
<StgValue><ssdm name="mul_ln1118_2"/></StgValue>
</operation>

<operation id="370" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="16" op_0_bw="10">
<![CDATA[
conv1_w1:121  %in_V_load_1 = load i16* %in_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="in_V_load_1"/></StgValue>
</operation>

<operation id="371" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="26" op_0_bw="16">
<![CDATA[
conv1_w1:122  %sext_ln1117_1 = sext i16 %in_V_load_1 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1117_1"/></StgValue>
</operation>

<operation id="372" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="25" op_0_bw="16">
<![CDATA[
conv1_w1:123  %sext_ln1117_9 = sext i16 %in_V_load_1 to i25

]]></Node>
<StgValue><ssdm name="sext_ln1117_9"/></StgValue>
</operation>

<operation id="373" st_id="8" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="9" op_0_bw="3">
<![CDATA[
conv1_w1:125  %K1_W_V_0_1_load = load i9* %K1_W_V_0_1_addr, align 2

]]></Node>
<StgValue><ssdm name="K1_W_V_0_1_load"/></StgValue>
</operation>

<operation id="374" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="25" op_0_bw="9">
<![CDATA[
conv1_w1:126  %zext_ln1118_2 = zext i9 %K1_W_V_0_1_load to i25

]]></Node>
<StgValue><ssdm name="zext_ln1118_2"/></StgValue>
</operation>

<operation id="375" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
conv1_w1:127  %mul_ln1118_3 = mul i25 %zext_ln1118_2, %sext_ln1117_9

]]></Node>
<StgValue><ssdm name="mul_ln1118_3"/></StgValue>
</operation>

<operation id="376" st_id="8" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="10" op_0_bw="3">
<![CDATA[
conv1_w1:133  %K1_W_V_1_1_load = load i10* %K1_W_V_1_1_addr, align 2

]]></Node>
<StgValue><ssdm name="K1_W_V_1_1_load"/></StgValue>
</operation>

<operation id="377" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="26" op_0_bw="10">
<![CDATA[
conv1_w1:134  %sext_ln1118_5 = sext i10 %K1_W_V_1_1_load to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_5"/></StgValue>
</operation>

<operation id="378" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv1_w1:137  %mul_ln1192_3 = mul i26 %sext_ln1118_5, %sext_ln1117_1

]]></Node>
<StgValue><ssdm name="mul_ln1192_3"/></StgValue>
</operation>

<operation id="379" st_id="8" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="10" op_0_bw="3">
<![CDATA[
conv1_w1:140  %K1_W_V_2_1_load = load i10* %K1_W_V_2_1_addr, align 2

]]></Node>
<StgValue><ssdm name="K1_W_V_2_1_load"/></StgValue>
</operation>

<operation id="380" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="26" op_0_bw="10">
<![CDATA[
conv1_w1:141  %sext_ln1118_6 = sext i10 %K1_W_V_2_1_load to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_6"/></StgValue>
</operation>

<operation id="381" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv1_w1:144  %mul_ln1192_4 = mul i26 %sext_ln1118_6, %sext_ln1117_1

]]></Node>
<StgValue><ssdm name="mul_ln1192_4"/></StgValue>
</operation>

<operation id="382" st_id="8" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="9" op_0_bw="3">
<![CDATA[
conv1_w1:147  %K1_W_V_3_1_load = load i9* %K1_W_V_3_1_addr, align 2

]]></Node>
<StgValue><ssdm name="K1_W_V_3_1_load"/></StgValue>
</operation>

<operation id="383" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="25" op_0_bw="9">
<![CDATA[
conv1_w1:148  %zext_ln1118_3 = zext i9 %K1_W_V_3_1_load to i25

]]></Node>
<StgValue><ssdm name="zext_ln1118_3"/></StgValue>
</operation>

<operation id="384" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
conv1_w1:149  %mul_ln1118_4 = mul i25 %zext_ln1118_3, %sext_ln1117_9

]]></Node>
<StgValue><ssdm name="mul_ln1118_4"/></StgValue>
</operation>

<operation id="385" st_id="8" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="9" op_0_bw="3">
<![CDATA[
conv1_w1:155  %K1_W_V_4_1_load = load i9* %K1_W_V_4_1_addr, align 2

]]></Node>
<StgValue><ssdm name="K1_W_V_4_1_load"/></StgValue>
</operation>

<operation id="386" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="25" op_0_bw="9">
<![CDATA[
conv1_w1:156  %sext_ln1118_7 = sext i9 %K1_W_V_4_1_load to i25

]]></Node>
<StgValue><ssdm name="sext_ln1118_7"/></StgValue>
</operation>

<operation id="387" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
conv1_w1:157  %mul_ln1118_5 = mul i25 %sext_ln1118_7, %sext_ln1117_9

]]></Node>
<StgValue><ssdm name="mul_ln1118_5"/></StgValue>
</operation>

<operation id="388" st_id="8" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="10" op_0_bw="3">
<![CDATA[
conv1_w1:163  %K1_W_V_5_1_load = load i10* %K1_W_V_5_1_addr, align 2

]]></Node>
<StgValue><ssdm name="K1_W_V_5_1_load"/></StgValue>
</operation>

<operation id="389" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="26" op_0_bw="10">
<![CDATA[
conv1_w1:164  %zext_ln1118_4 = zext i10 %K1_W_V_5_1_load to i26

]]></Node>
<StgValue><ssdm name="zext_ln1118_4"/></StgValue>
</operation>

<operation id="390" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv1_w1:165  %mul_ln1118_6 = mul i26 %zext_ln1118_4, %sext_ln1117_1

]]></Node>
<StgValue><ssdm name="mul_ln1118_6"/></StgValue>
</operation>

<operation id="391" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="16" op_0_bw="10">
<![CDATA[
conv1_w1:169  %in_V_load_2 = load i16* %in_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="in_V_load_2"/></StgValue>
</operation>

<operation id="392" st_id="8" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="9" op_0_bw="3">
<![CDATA[
conv1_w1:173  %K1_W_V_0_2_load = load i9* %K1_W_V_0_2_addr, align 2

]]></Node>
<StgValue><ssdm name="K1_W_V_0_2_load"/></StgValue>
</operation>

<operation id="393" st_id="8" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="10" op_0_bw="3">
<![CDATA[
conv1_w1:181  %K1_W_V_1_2_load = load i10* %K1_W_V_1_2_addr, align 2

]]></Node>
<StgValue><ssdm name="K1_W_V_1_2_load"/></StgValue>
</operation>

<operation id="394" st_id="8" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="10" op_0_bw="3">
<![CDATA[
conv1_w1:188  %K1_W_V_2_2_load = load i10* %K1_W_V_2_2_addr, align 2

]]></Node>
<StgValue><ssdm name="K1_W_V_2_2_load"/></StgValue>
</operation>

<operation id="395" st_id="8" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="9" op_0_bw="3">
<![CDATA[
conv1_w1:195  %K1_W_V_3_2_load = load i9* %K1_W_V_3_2_addr, align 2

]]></Node>
<StgValue><ssdm name="K1_W_V_3_2_load"/></StgValue>
</operation>

<operation id="396" st_id="8" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="9" op_0_bw="3">
<![CDATA[
conv1_w1:203  %K1_W_V_4_2_load = load i9* %K1_W_V_4_2_addr, align 2

]]></Node>
<StgValue><ssdm name="K1_W_V_4_2_load"/></StgValue>
</operation>

<operation id="397" st_id="8" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="9" op_0_bw="3">
<![CDATA[
conv1_w1:211  %K1_W_V_5_2_load = load i9* %K1_W_V_5_2_addr, align 2

]]></Node>
<StgValue><ssdm name="K1_W_V_5_2_load"/></StgValue>
</operation>

<operation id="398" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="16" op_0_bw="10">
<![CDATA[
conv1_w1:218  %in_V_load_3 = load i16* %in_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="in_V_load_3"/></StgValue>
</operation>

<operation id="399" st_id="8" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="9" op_0_bw="3">
<![CDATA[
conv1_w1:223  %K1_W_V_0_3_load = load i9* %K1_W_V_0_3_addr, align 2

]]></Node>
<StgValue><ssdm name="K1_W_V_0_3_load"/></StgValue>
</operation>

<operation id="400" st_id="8" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="10" op_0_bw="3">
<![CDATA[
conv1_w1:231  %K1_W_V_1_3_load = load i10* %K1_W_V_1_3_addr, align 2

]]></Node>
<StgValue><ssdm name="K1_W_V_1_3_load"/></StgValue>
</operation>

<operation id="401" st_id="8" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="9" op_0_bw="3">
<![CDATA[
conv1_w1:238  %K1_W_V_2_3_load = load i9* %K1_W_V_2_3_addr, align 2

]]></Node>
<StgValue><ssdm name="K1_W_V_2_3_load"/></StgValue>
</operation>

<operation id="402" st_id="8" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="10" op_0_bw="3">
<![CDATA[
conv1_w1:246  %K1_W_V_3_3_load = load i10* %K1_W_V_3_3_addr, align 2

]]></Node>
<StgValue><ssdm name="K1_W_V_3_3_load"/></StgValue>
</operation>

<operation id="403" st_id="8" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="8" op_0_bw="3">
<![CDATA[
conv1_w1:253  %K1_W_V_4_3_load = load i8* %K1_W_V_4_3_addr, align 1

]]></Node>
<StgValue><ssdm name="K1_W_V_4_3_load"/></StgValue>
</operation>

<operation id="404" st_id="8" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="10" op_0_bw="3">
<![CDATA[
conv1_w1:261  %K1_W_V_5_3_load = load i10* %K1_W_V_5_3_addr, align 2

]]></Node>
<StgValue><ssdm name="K1_W_V_5_3_load"/></StgValue>
</operation>

<operation id="405" st_id="8" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="10" op_0_bw="3">
<![CDATA[
conv1_w1:271  %K1_W_V_0_4_load = load i10* %K1_W_V_0_4_addr, align 2

]]></Node>
<StgValue><ssdm name="K1_W_V_0_4_load"/></StgValue>
</operation>

<operation id="406" st_id="8" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="9" op_0_bw="3">
<![CDATA[
conv1_w1:280  %K1_W_V_1_4_load = load i9* %K1_W_V_1_4_addr, align 2

]]></Node>
<StgValue><ssdm name="K1_W_V_1_4_load"/></StgValue>
</operation>

<operation id="407" st_id="8" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="9" op_0_bw="3">
<![CDATA[
conv1_w1:290  %K1_W_V_2_4_load = load i9* %K1_W_V_2_4_addr, align 2

]]></Node>
<StgValue><ssdm name="K1_W_V_2_4_load"/></StgValue>
</operation>

<operation id="408" st_id="8" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="10" op_0_bw="3">
<![CDATA[
conv1_w1:300  %K1_W_V_3_4_load = load i10* %K1_W_V_3_4_addr, align 2

]]></Node>
<StgValue><ssdm name="K1_W_V_3_4_load"/></StgValue>
</operation>

<operation id="409" st_id="8" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="10" op_0_bw="3">
<![CDATA[
conv1_w1:309  %K1_W_V_4_4_load = load i10* %K1_W_V_4_4_addr, align 2

]]></Node>
<StgValue><ssdm name="K1_W_V_4_4_load"/></StgValue>
</operation>

<operation id="410" st_id="8" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="10" op_0_bw="3">
<![CDATA[
conv1_w1:318  %K1_W_V_5_4_load = load i10* %K1_W_V_5_4_addr, align 2

]]></Node>
<StgValue><ssdm name="K1_W_V_5_4_load"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="411" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
conv1_w1:32  %add_ln1265_1 = add i14 2, %sub_ln1265_1

]]></Node>
<StgValue><ssdm name="add_ln1265_1"/></StgValue>
</operation>

<operation id="412" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="64" op_0_bw="14">
<![CDATA[
conv1_w1:33  %zext_ln1265_5 = zext i14 %add_ln1265_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1265_5"/></StgValue>
</operation>

<operation id="413" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv1_w1:34  %C1_out_V_addr_4 = getelementptr [4704 x i16]* @C1_out_V, i64 0, i64 %zext_ln1265_5

]]></Node>
<StgValue><ssdm name="C1_out_V_addr_4"/></StgValue>
</operation>

<operation id="414" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
conv1_w1:35  %add_ln1265_2 = add i14 3, %sub_ln1265_1

]]></Node>
<StgValue><ssdm name="add_ln1265_2"/></StgValue>
</operation>

<operation id="415" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="64" op_0_bw="14">
<![CDATA[
conv1_w1:36  %zext_ln1265_6 = zext i14 %add_ln1265_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1265_6"/></StgValue>
</operation>

<operation id="416" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv1_w1:37  %C1_out_V_addr_5 = getelementptr [4704 x i16]* @C1_out_V, i64 0, i64 %zext_ln1265_6

]]></Node>
<StgValue><ssdm name="C1_out_V_addr_5"/></StgValue>
</operation>

<operation id="417" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="5" op_3_bw="5">
<![CDATA[
conv1_w1:69  %tmp_20 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i5.i5(i54 0, i5 %add_ln25, i5 %select_ln25_11)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="418" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv1_w1:70  %in_V_addr_5 = getelementptr [1024 x i16]* %in_V, i64 0, i64 %tmp_20

]]></Node>
<StgValue><ssdm name="in_V_addr_5"/></StgValue>
</operation>

<operation id="419" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="16" op_0_bw="13">
<![CDATA[
conv1_w1:79  %C1_out_V_load = load i16* %C1_out_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="C1_out_V_load"/></StgValue>
</operation>

<operation id="420" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv1_w1:80  %shl_ln1 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %C1_out_V_load, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="421" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv1_w1:82  %add_ln1192 = add i26 %shl_ln1, %mul_ln1192

]]></Node>
<StgValue><ssdm name="add_ln1192"/></StgValue>
</operation>

<operation id="422" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="16" op_0_bw="13">
<![CDATA[
conv1_w1:86  %C1_out_V_load_1 = load i16* %C1_out_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="C1_out_V_load_1"/></StgValue>
</operation>

<operation id="423" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv1_w1:87  %shl_ln728_1 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %C1_out_V_load_1, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_1"/></StgValue>
</operation>

<operation id="424" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv1_w1:89  %add_ln1192_1 = add i26 %shl_ln728_1, %mul_ln1192_1

]]></Node>
<StgValue><ssdm name="add_ln1192_1"/></StgValue>
</operation>

<operation id="425" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="16" op_0_bw="13">
<![CDATA[
conv1_w1:93  %C1_out_V_load_2 = load i16* %C1_out_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name="C1_out_V_load_2"/></StgValue>
</operation>

<operation id="426" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="16" op_0_bw="13">
<![CDATA[
conv1_w1:101  %C1_out_V_load_3 = load i16* %C1_out_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="C1_out_V_load_3"/></StgValue>
</operation>

<operation id="427" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv1_w1:128  %tmp_21 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="428" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv1_w1:129  %shl_ln728_6 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_21, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_6"/></StgValue>
</operation>

<operation id="429" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="26" op_0_bw="25">
<![CDATA[
conv1_w1:130  %sext_ln1192_3 = sext i25 %mul_ln1118_3 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1192_3"/></StgValue>
</operation>

<operation id="430" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv1_w1:131  %add_ln1192_6 = add i26 %shl_ln728_6, %sext_ln1192_3

]]></Node>
<StgValue><ssdm name="add_ln1192_6"/></StgValue>
</operation>

<operation id="431" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv1_w1:135  %tmp_22 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_1, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="432" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv1_w1:136  %shl_ln728_7 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_22, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_7"/></StgValue>
</operation>

<operation id="433" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv1_w1:138  %add_ln1192_7 = add i26 %shl_ln728_7, %mul_ln1192_3

]]></Node>
<StgValue><ssdm name="add_ln1192_7"/></StgValue>
</operation>

<operation id="434" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="16" op_0_bw="10">
<![CDATA[
conv1_w1:169  %in_V_load_2 = load i16* %in_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="in_V_load_2"/></StgValue>
</operation>

<operation id="435" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="25" op_0_bw="16">
<![CDATA[
conv1_w1:170  %sext_ln1117_3 = sext i16 %in_V_load_2 to i25

]]></Node>
<StgValue><ssdm name="sext_ln1117_3"/></StgValue>
</operation>

<operation id="436" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="26" op_0_bw="16">
<![CDATA[
conv1_w1:171  %sext_ln1117_4 = sext i16 %in_V_load_2 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1117_4"/></StgValue>
</operation>

<operation id="437" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="25" op_0_bw="9">
<![CDATA[
conv1_w1:174  %zext_ln1118_5 = zext i9 %K1_W_V_0_2_load to i25

]]></Node>
<StgValue><ssdm name="zext_ln1118_5"/></StgValue>
</operation>

<operation id="438" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
conv1_w1:175  %mul_ln1118_7 = mul i25 %zext_ln1118_5, %sext_ln1117_3

]]></Node>
<StgValue><ssdm name="mul_ln1118_7"/></StgValue>
</operation>

<operation id="439" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv1_w1:176  %tmp_27 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_6, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="440" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="26" op_0_bw="10">
<![CDATA[
conv1_w1:182  %sext_ln1118_8 = sext i10 %K1_W_V_1_2_load to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_8"/></StgValue>
</operation>

<operation id="441" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv1_w1:183  %tmp_28 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_7, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="442" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv1_w1:185  %mul_ln1192_5 = mul i26 %sext_ln1118_8, %sext_ln1117_4

]]></Node>
<StgValue><ssdm name="mul_ln1192_5"/></StgValue>
</operation>

<operation id="443" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="26" op_0_bw="10">
<![CDATA[
conv1_w1:189  %sext_ln1118_9 = sext i10 %K1_W_V_2_2_load to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_9"/></StgValue>
</operation>

<operation id="444" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv1_w1:192  %mul_ln1192_6 = mul i26 %sext_ln1118_9, %sext_ln1117_4

]]></Node>
<StgValue><ssdm name="mul_ln1192_6"/></StgValue>
</operation>

<operation id="445" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="25" op_0_bw="9">
<![CDATA[
conv1_w1:196  %sext_ln1118_11 = sext i9 %K1_W_V_3_2_load to i25

]]></Node>
<StgValue><ssdm name="sext_ln1118_11"/></StgValue>
</operation>

<operation id="446" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
conv1_w1:197  %mul_ln1118_8 = mul i25 %sext_ln1118_11, %sext_ln1117_3

]]></Node>
<StgValue><ssdm name="mul_ln1118_8"/></StgValue>
</operation>

<operation id="447" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="25" op_0_bw="9">
<![CDATA[
conv1_w1:204  %sext_ln1118_15 = sext i9 %K1_W_V_4_2_load to i25

]]></Node>
<StgValue><ssdm name="sext_ln1118_15"/></StgValue>
</operation>

<operation id="448" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
conv1_w1:205  %mul_ln1118_9 = mul i25 %sext_ln1118_15, %sext_ln1117_3

]]></Node>
<StgValue><ssdm name="mul_ln1118_9"/></StgValue>
</operation>

<operation id="449" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="25" op_0_bw="9">
<![CDATA[
conv1_w1:212  %zext_ln1118_6 = zext i9 %K1_W_V_5_2_load to i25

]]></Node>
<StgValue><ssdm name="zext_ln1118_6"/></StgValue>
</operation>

<operation id="450" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
conv1_w1:213  %mul_ln1118_10 = mul i25 %zext_ln1118_6, %sext_ln1117_3

]]></Node>
<StgValue><ssdm name="mul_ln1118_10"/></StgValue>
</operation>

<operation id="451" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="16" op_0_bw="10">
<![CDATA[
conv1_w1:218  %in_V_load_3 = load i16* %in_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="in_V_load_3"/></StgValue>
</operation>

<operation id="452" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="25" op_0_bw="16">
<![CDATA[
conv1_w1:219  %sext_ln1117_5 = sext i16 %in_V_load_3 to i25

]]></Node>
<StgValue><ssdm name="sext_ln1117_5"/></StgValue>
</operation>

<operation id="453" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="24" op_0_bw="16">
<![CDATA[
conv1_w1:220  %sext_ln1117_10 = sext i16 %in_V_load_3 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1117_10"/></StgValue>
</operation>

<operation id="454" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="26" op_0_bw="16">
<![CDATA[
conv1_w1:221  %sext_ln1117_6 = sext i16 %in_V_load_3 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1117_6"/></StgValue>
</operation>

<operation id="455" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="25" op_0_bw="9">
<![CDATA[
conv1_w1:224  %sext_ln1118_22 = sext i9 %K1_W_V_0_3_load to i25

]]></Node>
<StgValue><ssdm name="sext_ln1118_22"/></StgValue>
</operation>

<operation id="456" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
conv1_w1:225  %mul_ln1118_11 = mul i25 %sext_ln1118_22, %sext_ln1117_5

]]></Node>
<StgValue><ssdm name="mul_ln1118_11"/></StgValue>
</operation>

<operation id="457" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="26" op_0_bw="10">
<![CDATA[
conv1_w1:232  %sext_ln1118_13 = sext i10 %K1_W_V_1_3_load to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_13"/></StgValue>
</operation>

<operation id="458" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv1_w1:235  %mul_ln1192_7 = mul i26 %sext_ln1118_13, %sext_ln1117_6

]]></Node>
<StgValue><ssdm name="mul_ln1192_7"/></StgValue>
</operation>

<operation id="459" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="25" op_0_bw="9">
<![CDATA[
conv1_w1:239  %zext_ln1118_7 = zext i9 %K1_W_V_2_3_load to i25

]]></Node>
<StgValue><ssdm name="zext_ln1118_7"/></StgValue>
</operation>

<operation id="460" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
conv1_w1:240  %mul_ln1118_12 = mul i25 %zext_ln1118_7, %sext_ln1117_5

]]></Node>
<StgValue><ssdm name="mul_ln1118_12"/></StgValue>
</operation>

<operation id="461" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="26" op_0_bw="10">
<![CDATA[
conv1_w1:247  %sext_ln1118_14 = sext i10 %K1_W_V_3_3_load to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_14"/></StgValue>
</operation>

<operation id="462" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv1_w1:250  %mul_ln1192_8 = mul i26 %sext_ln1118_14, %sext_ln1117_6

]]></Node>
<StgValue><ssdm name="mul_ln1192_8"/></StgValue>
</operation>

<operation id="463" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="24" op_0_bw="8">
<![CDATA[
conv1_w1:254  %sext_ln1118_24 = sext i8 %K1_W_V_4_3_load to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_24"/></StgValue>
</operation>

<operation id="464" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
conv1_w1:255  %mul_ln1118_13 = mul i24 %sext_ln1118_24, %sext_ln1117_10

]]></Node>
<StgValue><ssdm name="mul_ln1118_13"/></StgValue>
</operation>

<operation id="465" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="26" op_0_bw="10">
<![CDATA[
conv1_w1:262  %sext_ln1118_16 = sext i10 %K1_W_V_5_3_load to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_16"/></StgValue>
</operation>

<operation id="466" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv1_w1:265  %mul_ln1192_9 = mul i26 %sext_ln1118_16, %sext_ln1117_6

]]></Node>
<StgValue><ssdm name="mul_ln1192_9"/></StgValue>
</operation>

<operation id="467" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="16" op_0_bw="10">
<![CDATA[
conv1_w1:267  %in_V_load_4 = load i16* %in_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="in_V_load_4"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="468" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
conv1_w1:38  %add_ln1265_3 = add i14 4, %sub_ln1265_1

]]></Node>
<StgValue><ssdm name="add_ln1265_3"/></StgValue>
</operation>

<operation id="469" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="14">
<![CDATA[
conv1_w1:39  %zext_ln1265_7 = zext i14 %add_ln1265_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1265_7"/></StgValue>
</operation>

<operation id="470" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv1_w1:40  %C1_out_V_addr_6 = getelementptr [4704 x i16]* @C1_out_V, i64 0, i64 %zext_ln1265_7

]]></Node>
<StgValue><ssdm name="C1_out_V_addr_6"/></StgValue>
</operation>

<operation id="471" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
conv1_w1:41  %add_ln1265_4 = add i14 5, %sub_ln1265_1

]]></Node>
<StgValue><ssdm name="add_ln1265_4"/></StgValue>
</operation>

<operation id="472" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="64" op_0_bw="14">
<![CDATA[
conv1_w1:42  %zext_ln1265_8 = zext i14 %add_ln1265_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1265_8"/></StgValue>
</operation>

<operation id="473" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv1_w1:43  %C1_out_V_addr_7 = getelementptr [4704 x i16]* @C1_out_V, i64 0, i64 %zext_ln1265_8

]]></Node>
<StgValue><ssdm name="C1_out_V_addr_7"/></StgValue>
</operation>

<operation id="474" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="16" op_0_bw="13">
<![CDATA[
conv1_w1:93  %C1_out_V_load_2 = load i16* %C1_out_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name="C1_out_V_load_2"/></StgValue>
</operation>

<operation id="475" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv1_w1:94  %shl_ln728_2 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %C1_out_V_load_2, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_2"/></StgValue>
</operation>

<operation id="476" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv1_w1:96  %add_ln1192_2 = add i26 %shl_ln728_2, %mul_ln1192_2

]]></Node>
<StgValue><ssdm name="add_ln1192_2"/></StgValue>
</operation>

<operation id="477" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="16" op_0_bw="13">
<![CDATA[
conv1_w1:101  %C1_out_V_load_3 = load i16* %C1_out_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="C1_out_V_load_3"/></StgValue>
</operation>

<operation id="478" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv1_w1:102  %shl_ln728_3 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %C1_out_V_load_3, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_3"/></StgValue>
</operation>

<operation id="479" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="26" op_0_bw="25">
<![CDATA[
conv1_w1:103  %sext_ln1192 = sext i25 %mul_ln1118 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1192"/></StgValue>
</operation>

<operation id="480" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv1_w1:104  %add_ln1192_3 = add i26 %shl_ln728_3, %sext_ln1192

]]></Node>
<StgValue><ssdm name="add_ln1192_3"/></StgValue>
</operation>

<operation id="481" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="16" op_0_bw="13">
<![CDATA[
conv1_w1:109  %C1_out_V_load_4 = load i16* %C1_out_V_addr_6, align 4

]]></Node>
<StgValue><ssdm name="C1_out_V_load_4"/></StgValue>
</operation>

<operation id="482" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="16" op_0_bw="13">
<![CDATA[
conv1_w1:117  %C1_out_V_load_5 = load i16* %C1_out_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="C1_out_V_load_5"/></StgValue>
</operation>

<operation id="483" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv1_w1:142  %tmp_23 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_2, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="484" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv1_w1:143  %shl_ln728_8 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_23, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_8"/></StgValue>
</operation>

<operation id="485" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv1_w1:145  %add_ln1192_8 = add i26 %shl_ln728_8, %mul_ln1192_4

]]></Node>
<StgValue><ssdm name="add_ln1192_8"/></StgValue>
</operation>

<operation id="486" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv1_w1:150  %tmp_24 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_3, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="487" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv1_w1:151  %shl_ln728_9 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_24, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_9"/></StgValue>
</operation>

<operation id="488" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="26" op_0_bw="25">
<![CDATA[
conv1_w1:152  %sext_ln1192_4 = sext i25 %mul_ln1118_4 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1192_4"/></StgValue>
</operation>

<operation id="489" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv1_w1:153  %add_ln1192_9 = add i26 %shl_ln728_9, %sext_ln1192_4

]]></Node>
<StgValue><ssdm name="add_ln1192_9"/></StgValue>
</operation>

<operation id="490" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv1_w1:177  %shl_ln728_11 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_27, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_11"/></StgValue>
</operation>

<operation id="491" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="26" op_0_bw="25">
<![CDATA[
conv1_w1:178  %sext_ln1192_5 = sext i25 %mul_ln1118_7 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1192_5"/></StgValue>
</operation>

<operation id="492" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv1_w1:179  %add_ln1192_12 = add i26 %shl_ln728_11, %sext_ln1192_5

]]></Node>
<StgValue><ssdm name="add_ln1192_12"/></StgValue>
</operation>

<operation id="493" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv1_w1:184  %shl_ln728_12 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_28, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_12"/></StgValue>
</operation>

<operation id="494" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv1_w1:186  %add_ln1192_13 = add i26 %shl_ln728_12, %mul_ln1192_5

]]></Node>
<StgValue><ssdm name="add_ln1192_13"/></StgValue>
</operation>

<operation id="495" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv1_w1:190  %tmp_29 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_8, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="496" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv1_w1:191  %shl_ln728_13 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_29, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_13"/></StgValue>
</operation>

<operation id="497" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv1_w1:193  %add_ln1192_14 = add i26 %shl_ln728_13, %mul_ln1192_6

]]></Node>
<StgValue><ssdm name="add_ln1192_14"/></StgValue>
</operation>

<operation id="498" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="26" op_0_bw="25">
<![CDATA[
conv1_w1:198  %sext_ln1118_12 = sext i25 %mul_ln1118_8 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_12"/></StgValue>
</operation>

<operation id="499" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv1_w1:199  %tmp_30 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_9, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="500" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv1_w1:200  %shl_ln728_14 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_30, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_14"/></StgValue>
</operation>

<operation id="501" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv1_w1:201  %add_ln1192_15 = add i26 %shl_ln728_14, %sext_ln1118_12

]]></Node>
<StgValue><ssdm name="add_ln1192_15"/></StgValue>
</operation>

<operation id="502" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="26" op_0_bw="25">
<![CDATA[
conv1_w1:226  %sext_ln1118_23 = sext i25 %mul_ln1118_11 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_23"/></StgValue>
</operation>

<operation id="503" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv1_w1:227  %tmp_33 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_12, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="504" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv1_w1:228  %shl_ln728_17 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_33, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_17"/></StgValue>
</operation>

<operation id="505" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv1_w1:229  %add_ln1192_18 = add i26 %shl_ln728_17, %sext_ln1118_23

]]></Node>
<StgValue><ssdm name="add_ln1192_18"/></StgValue>
</operation>

<operation id="506" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv1_w1:233  %tmp_34 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_13, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="507" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv1_w1:234  %shl_ln728_18 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_34, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_18"/></StgValue>
</operation>

<operation id="508" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv1_w1:236  %add_ln1192_19 = add i26 %shl_ln728_18, %mul_ln1192_7

]]></Node>
<StgValue><ssdm name="add_ln1192_19"/></StgValue>
</operation>

<operation id="509" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv1_w1:241  %tmp_35 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_14, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="510" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv1_w1:248  %tmp_36 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_15, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="511" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="16" op_0_bw="10">
<![CDATA[
conv1_w1:267  %in_V_load_4 = load i16* %in_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="in_V_load_4"/></StgValue>
</operation>

<operation id="512" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="25" op_0_bw="16">
<![CDATA[
conv1_w1:268  %sext_ln1117_7 = sext i16 %in_V_load_4 to i25

]]></Node>
<StgValue><ssdm name="sext_ln1117_7"/></StgValue>
</operation>

<operation id="513" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="26" op_0_bw="16">
<![CDATA[
conv1_w1:269  %sext_ln1117_8 = sext i16 %in_V_load_4 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1117_8"/></StgValue>
</operation>

<operation id="514" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="26" op_0_bw="10">
<![CDATA[
conv1_w1:272  %sext_ln1118_17 = sext i10 %K1_W_V_0_4_load to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_17"/></StgValue>
</operation>

<operation id="515" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv1_w1:273  %tmp_39 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_18, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="516" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv1_w1:275  %mul_ln1192_10 = mul i26 %sext_ln1118_17, %sext_ln1117_8

]]></Node>
<StgValue><ssdm name="mul_ln1192_10"/></StgValue>
</operation>

<operation id="517" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="25" op_0_bw="9">
<![CDATA[
conv1_w1:281  %sext_ln1118_25 = sext i9 %K1_W_V_1_4_load to i25

]]></Node>
<StgValue><ssdm name="sext_ln1118_25"/></StgValue>
</operation>

<operation id="518" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
conv1_w1:282  %mul_ln1118_14 = mul i25 %sext_ln1118_25, %sext_ln1117_7

]]></Node>
<StgValue><ssdm name="mul_ln1118_14"/></StgValue>
</operation>

<operation id="519" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv1_w1:284  %tmp_40 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_19, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="520" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="25" op_0_bw="9">
<![CDATA[
conv1_w1:291  %zext_ln1118_8 = zext i9 %K1_W_V_2_4_load to i25

]]></Node>
<StgValue><ssdm name="zext_ln1118_8"/></StgValue>
</operation>

<operation id="521" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
conv1_w1:292  %mul_ln1118_15 = mul i25 %zext_ln1118_8, %sext_ln1117_7

]]></Node>
<StgValue><ssdm name="mul_ln1118_15"/></StgValue>
</operation>

<operation id="522" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="26" op_0_bw="10">
<![CDATA[
conv1_w1:301  %sext_ln1118_19 = sext i10 %K1_W_V_3_4_load to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_19"/></StgValue>
</operation>

<operation id="523" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv1_w1:304  %mul_ln1192_11 = mul i26 %sext_ln1118_19, %sext_ln1117_8

]]></Node>
<StgValue><ssdm name="mul_ln1192_11"/></StgValue>
</operation>

<operation id="524" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="26" op_0_bw="10">
<![CDATA[
conv1_w1:310  %sext_ln1118_20 = sext i10 %K1_W_V_4_4_load to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_20"/></StgValue>
</operation>

<operation id="525" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv1_w1:313  %mul_ln1192_12 = mul i26 %sext_ln1118_20, %sext_ln1117_8

]]></Node>
<StgValue><ssdm name="mul_ln1192_12"/></StgValue>
</operation>

<operation id="526" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="26" op_0_bw="10">
<![CDATA[
conv1_w1:319  %sext_ln1118_21 = sext i10 %K1_W_V_5_4_load to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_21"/></StgValue>
</operation>

<operation id="527" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv1_w1:322  %mul_ln1192_13 = mul i26 %sext_ln1118_21, %sext_ln1117_8

]]></Node>
<StgValue><ssdm name="mul_ln1192_13"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="528" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="16" op_0_bw="13">
<![CDATA[
conv1_w1:109  %C1_out_V_load_4 = load i16* %C1_out_V_addr_6, align 4

]]></Node>
<StgValue><ssdm name="C1_out_V_load_4"/></StgValue>
</operation>

<operation id="529" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv1_w1:110  %shl_ln728_4 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %C1_out_V_load_4, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_4"/></StgValue>
</operation>

<operation id="530" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="26" op_0_bw="24">
<![CDATA[
conv1_w1:111  %sext_ln1192_1 = sext i24 %mul_ln1118_1 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1192_1"/></StgValue>
</operation>

<operation id="531" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv1_w1:112  %add_ln1192_4 = add i26 %shl_ln728_4, %sext_ln1192_1

]]></Node>
<StgValue><ssdm name="add_ln1192_4"/></StgValue>
</operation>

<operation id="532" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="16" op_0_bw="13">
<![CDATA[
conv1_w1:117  %C1_out_V_load_5 = load i16* %C1_out_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="C1_out_V_load_5"/></StgValue>
</operation>

<operation id="533" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv1_w1:118  %shl_ln728_5 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %C1_out_V_load_5, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_5"/></StgValue>
</operation>

<operation id="534" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="26" op_0_bw="25">
<![CDATA[
conv1_w1:119  %sext_ln1192_2 = sext i25 %mul_ln1118_2 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1192_2"/></StgValue>
</operation>

<operation id="535" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv1_w1:120  %add_ln1192_5 = add i26 %shl_ln728_5, %sext_ln1192_2

]]></Node>
<StgValue><ssdm name="add_ln1192_5"/></StgValue>
</operation>

<operation id="536" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="26" op_0_bw="25">
<![CDATA[
conv1_w1:158  %sext_ln1118_10 = sext i25 %mul_ln1118_5 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_10"/></StgValue>
</operation>

<operation id="537" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv1_w1:159  %tmp_25 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_4, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="538" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv1_w1:160  %shl_ln728_s = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_25, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_s"/></StgValue>
</operation>

<operation id="539" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv1_w1:161  %add_ln1192_10 = add i26 %shl_ln728_s, %sext_ln1118_10

]]></Node>
<StgValue><ssdm name="add_ln1192_10"/></StgValue>
</operation>

<operation id="540" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv1_w1:166  %tmp_26 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_5, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="541" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv1_w1:167  %shl_ln728_10 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_26, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_10"/></StgValue>
</operation>

<operation id="542" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv1_w1:168  %add_ln1192_11 = add i26 %shl_ln728_10, %mul_ln1118_6

]]></Node>
<StgValue><ssdm name="add_ln1192_11"/></StgValue>
</operation>

<operation id="543" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="26" op_0_bw="25">
<![CDATA[
conv1_w1:206  %sext_ln1118_18 = sext i25 %mul_ln1118_9 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_18"/></StgValue>
</operation>

<operation id="544" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv1_w1:207  %tmp_31 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_10, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="545" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv1_w1:208  %shl_ln728_15 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_31, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_15"/></StgValue>
</operation>

<operation id="546" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv1_w1:209  %add_ln1192_16 = add i26 %shl_ln728_15, %sext_ln1118_18

]]></Node>
<StgValue><ssdm name="add_ln1192_16"/></StgValue>
</operation>

<operation id="547" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv1_w1:214  %tmp_32 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_11, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="548" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv1_w1:215  %shl_ln728_16 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_32, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_16"/></StgValue>
</operation>

<operation id="549" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="26" op_0_bw="25">
<![CDATA[
conv1_w1:216  %sext_ln1192_6 = sext i25 %mul_ln1118_10 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1192_6"/></StgValue>
</operation>

<operation id="550" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv1_w1:217  %add_ln1192_17 = add i26 %shl_ln728_16, %sext_ln1192_6

]]></Node>
<StgValue><ssdm name="add_ln1192_17"/></StgValue>
</operation>

<operation id="551" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv1_w1:242  %shl_ln728_19 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_35, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_19"/></StgValue>
</operation>

<operation id="552" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="26" op_0_bw="25">
<![CDATA[
conv1_w1:243  %sext_ln1192_7 = sext i25 %mul_ln1118_12 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1192_7"/></StgValue>
</operation>

<operation id="553" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv1_w1:244  %add_ln1192_20 = add i26 %shl_ln728_19, %sext_ln1192_7

]]></Node>
<StgValue><ssdm name="add_ln1192_20"/></StgValue>
</operation>

<operation id="554" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv1_w1:249  %shl_ln728_20 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_36, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_20"/></StgValue>
</operation>

<operation id="555" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv1_w1:251  %add_ln1192_21 = add i26 %shl_ln728_20, %mul_ln1192_8

]]></Node>
<StgValue><ssdm name="add_ln1192_21"/></StgValue>
</operation>

<operation id="556" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv1_w1:256  %tmp_37 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_16, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="557" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv1_w1:263  %tmp_38 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_17, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="558" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv1_w1:274  %shl_ln728_23 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_39, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_23"/></StgValue>
</operation>

<operation id="559" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv1_w1:276  %add_ln1192_24 = add i26 %shl_ln728_23, %mul_ln1192_10

]]></Node>
<StgValue><ssdm name="add_ln1192_24"/></StgValue>
</operation>

<operation id="560" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv1_w1:277  %trunc_ln708_s = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_24, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_s"/></StgValue>
</operation>

<operation id="561" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="0" op_0_bw="16" op_1_bw="13" op_2_bw="16">
<![CDATA[
conv1_w1:278  store i16 %trunc_ln708_s, i16* %C1_out_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="562" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="26" op_0_bw="25">
<![CDATA[
conv1_w1:283  %sext_ln1118_26 = sext i25 %mul_ln1118_14 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_26"/></StgValue>
</operation>

<operation id="563" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv1_w1:285  %shl_ln728_24 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_40, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_24"/></StgValue>
</operation>

<operation id="564" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv1_w1:286  %add_ln1192_25 = add i26 %shl_ln728_24, %sext_ln1118_26

]]></Node>
<StgValue><ssdm name="add_ln1192_25"/></StgValue>
</operation>

<operation id="565" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv1_w1:287  %trunc_ln708_1 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_25, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_1"/></StgValue>
</operation>

<operation id="566" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="0" op_0_bw="16" op_1_bw="13" op_2_bw="16">
<![CDATA[
conv1_w1:288  store i16 %trunc_ln708_1, i16* %C1_out_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="567" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv1_w1:293  %tmp_41 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_20, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="568" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv1_w1:294  %shl_ln728_25 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_41, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_25"/></StgValue>
</operation>

<operation id="569" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="26" op_0_bw="25">
<![CDATA[
conv1_w1:295  %sext_ln1192_9 = sext i25 %mul_ln1118_15 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1192_9"/></StgValue>
</operation>

<operation id="570" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv1_w1:296  %add_ln1192_26 = add i26 %shl_ln728_25, %sext_ln1192_9

]]></Node>
<StgValue><ssdm name="add_ln1192_26"/></StgValue>
</operation>

<operation id="571" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv1_w1:297  %trunc_ln708_4 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_26, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_4"/></StgValue>
</operation>

<operation id="572" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv1_w1:302  %tmp_42 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_21, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="573" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv1_w1:303  %shl_ln728_26 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_42, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_26"/></StgValue>
</operation>

<operation id="574" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv1_w1:305  %add_ln1192_27 = add i26 %shl_ln728_26, %mul_ln1192_11

]]></Node>
<StgValue><ssdm name="add_ln1192_27"/></StgValue>
</operation>

<operation id="575" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv1_w1:306  %trunc_ln708_5 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_27, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_5"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="576" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv1_w1:257  %shl_ln728_21 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_37, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_21"/></StgValue>
</operation>

<operation id="577" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="26" op_0_bw="24">
<![CDATA[
conv1_w1:258  %sext_ln1192_8 = sext i24 %mul_ln1118_13 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1192_8"/></StgValue>
</operation>

<operation id="578" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv1_w1:259  %add_ln1192_22 = add i26 %shl_ln728_21, %sext_ln1192_8

]]></Node>
<StgValue><ssdm name="add_ln1192_22"/></StgValue>
</operation>

<operation id="579" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv1_w1:264  %shl_ln728_22 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_38, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_22"/></StgValue>
</operation>

<operation id="580" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv1_w1:266  %add_ln1192_23 = add i26 %shl_ln728_22, %mul_ln1192_9

]]></Node>
<StgValue><ssdm name="add_ln1192_23"/></StgValue>
</operation>

<operation id="581" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="0" op_0_bw="16" op_1_bw="13" op_2_bw="16">
<![CDATA[
conv1_w1:298  store i16 %trunc_ln708_4, i16* %C1_out_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="582" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="16" op_1_bw="13" op_2_bw="16">
<![CDATA[
conv1_w1:307  store i16 %trunc_ln708_5, i16* %C1_out_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="583" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv1_w1:311  %tmp_43 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_22, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="584" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv1_w1:312  %shl_ln728_27 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_43, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_27"/></StgValue>
</operation>

<operation id="585" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv1_w1:314  %add_ln1192_28 = add i26 %shl_ln728_27, %mul_ln1192_12

]]></Node>
<StgValue><ssdm name="add_ln1192_28"/></StgValue>
</operation>

<operation id="586" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv1_w1:315  %trunc_ln708_6 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_28, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_6"/></StgValue>
</operation>

<operation id="587" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv1_w1:320  %tmp_44 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_23, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="588" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv1_w1:321  %shl_ln728_28 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_44, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_28"/></StgValue>
</operation>

<operation id="589" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv1_w1:323  %add_ln1192_29 = add i26 %shl_ln728_28, %mul_ln1192_13

]]></Node>
<StgValue><ssdm name="add_ln1192_29"/></StgValue>
</operation>

<operation id="590" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv1_w1:324  %trunc_ln708_7 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_29, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_7"/></StgValue>
</operation>

<operation id="591" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
conv1_w1:327  %x = add i3 1, %select_ln25_2

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="592" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
conv1_w1:329  %select_ln17 = select i1 %icmp_ln17, i8 1, i8 %add_ln17

]]></Node>
<StgValue><ssdm name="select_ln17"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="593" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
conv1_w1:1  call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @L_conv1_w_conv1_w1_s)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="594" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
conv1_w1:2  %empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3920, i64 3920, i64 3920) nounwind

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="595" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
conv1_w1:16  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @conv1_w_conv1_w1_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="596" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
conv1_w1:49  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln20"/></StgValue>
</operation>

<operation id="597" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
conv1_w1:50  %tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="598" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
conv1_w1:51  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln21"/></StgValue>
</operation>

<operation id="599" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="0" op_0_bw="16" op_1_bw="13" op_2_bw="16">
<![CDATA[
conv1_w1:316  store i16 %trunc_ln708_6, i16* %C1_out_V_addr_6, align 4

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="600" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="0" op_0_bw="16" op_1_bw="13" op_2_bw="16">
<![CDATA[
conv1_w1:325  store i16 %trunc_ln708_7, i16* %C1_out_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="601" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
conv1_w1:326  %empty_19 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str3, i32 %tmp_6) nounwind

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="602" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="0" op_0_bw="0">
<![CDATA[
conv1_w1:330  br label %.preheader226.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="603" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="0" op_0_bw="0">
<![CDATA[
.preheader223.i.preheader:0  br label %.preheader223.i

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="604" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader223.i:0  %i6_0_i = phi i5 [ %i_3, %.preheader223.i.loopexit ], [ 0, %.preheader223.i.preheader ]

]]></Node>
<StgValue><ssdm name="i6_0_i"/></StgValue>
</operation>

<operation id="605" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader223.i:1  %icmp_ln32 = icmp eq i5 %i6_0_i, -4

]]></Node>
<StgValue><ssdm name="icmp_ln32"/></StgValue>
</operation>

<operation id="606" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader223.i:2  %empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28) nounwind

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="607" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader223.i:3  %i_3 = add i5 %i6_0_i, 1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="608" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader223.i:4  br i1 %icmp_ln32, label %conv1.exit.preheader, label %.preheader.preheader.i

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>

<operation id="609" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader.preheader.i:0  %tmp_45 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %i6_0_i, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="610" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader.i:1  %zext_ln1265_9 = zext i10 %tmp_45 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1265_9"/></StgValue>
</operation>

<operation id="611" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
.preheader.preheader.i:2  %tmp_48 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %i6_0_i, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="612" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="11" op_0_bw="7">
<![CDATA[
.preheader.preheader.i:3  %zext_ln1265_10 = zext i7 %tmp_48 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1265_10"/></StgValue>
</operation>

<operation id="613" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader.i:4  %sub_ln1265_2 = sub i11 %zext_ln1265_9, %zext_ln1265_10

]]></Node>
<StgValue><ssdm name="sub_ln1265_2"/></StgValue>
</operation>

<operation id="614" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="12" op_0_bw="11">
<![CDATA[
.preheader.preheader.i:5  %sext_ln1265_5 = sext i11 %sub_ln1265_2 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1265_5"/></StgValue>
</operation>

<operation id="615" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.i:6  br label %.preheader.i

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="616" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="0" op_0_bw="0">
<![CDATA[
conv1.exit.preheader:0  br label %conv1.exit

]]></Node>
<StgValue><ssdm name="br_ln50"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="617" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader.i:0  %j7_0_i = phi i5 [ %j_3, %conv1_b_end ], [ 0, %.preheader.preheader.i ]

]]></Node>
<StgValue><ssdm name="j7_0_i"/></StgValue>
</operation>

<operation id="618" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.i:1  %icmp_ln34 = icmp eq i5 %j7_0_i, -4

]]></Node>
<StgValue><ssdm name="icmp_ln34"/></StgValue>
</operation>

<operation id="619" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i:2  %empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28) nounwind

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="620" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.i:3  %j_3 = add i5 %j7_0_i, 1

]]></Node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>

<operation id="621" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i:4  br i1 %icmp_ln34, label %.preheader223.i.loopexit, label %conv1_b_begin

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="622" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
conv1_b_begin:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln35"/></StgValue>
</operation>

<operation id="623" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
conv1_b_begin:1  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="624" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="12" op_0_bw="5">
<![CDATA[
conv1_b_begin:2  %zext_ln1265_11 = zext i5 %j7_0_i to i12

]]></Node>
<StgValue><ssdm name="zext_ln1265_11"/></StgValue>
</operation>

<operation id="625" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
conv1_b_begin:3  %add_ln1265_5 = add i12 %sext_ln1265_5, %zext_ln1265_11

]]></Node>
<StgValue><ssdm name="add_ln1265_5"/></StgValue>
</operation>

<operation id="626" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="11" op_0_bw="12">
<![CDATA[
conv1_b_begin:4  %trunc_ln1265_1 = trunc i12 %add_ln1265_5 to i11

]]></Node>
<StgValue><ssdm name="trunc_ln1265_1"/></StgValue>
</operation>

<operation id="627" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="14" op_0_bw="14" op_1_bw="11" op_2_bw="3">
<![CDATA[
conv1_b_begin:5  %p_shl2_cast = call i14 @_ssdm_op_BitConcatenate.i14.i11.i3(i11 %trunc_ln1265_1, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="628" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="13" op_0_bw="13" op_1_bw="12" op_2_bw="1">
<![CDATA[
conv1_b_begin:6  %tmp_50 = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %add_ln1265_5, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="629" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="14" op_0_bw="13">
<![CDATA[
conv1_b_begin:7  %sext_ln1265_6 = sext i13 %tmp_50 to i14

]]></Node>
<StgValue><ssdm name="sext_ln1265_6"/></StgValue>
</operation>

<operation id="630" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
conv1_b_begin:8  %sub_ln1265_3 = sub i14 %p_shl2_cast, %sext_ln1265_6

]]></Node>
<StgValue><ssdm name="sub_ln1265_3"/></StgValue>
</operation>

<operation id="631" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="0" op_0_bw="0">
<![CDATA[
conv1_b_begin:9  br label %0

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="632" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="0" op_0_bw="0">
<![CDATA[
.preheader223.i.loopexit:0  br label %.preheader223.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="633" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %k8_0_i = phi i3 [ 0, %conv1_b_begin ], [ %k, %_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i ]

]]></Node>
<StgValue><ssdm name="k8_0_i"/></StgValue>
</operation>

<operation id="634" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %icmp_ln36 = icmp eq i3 %k8_0_i, -2

]]></Node>
<StgValue><ssdm name="icmp_ln36"/></StgValue>
</operation>

<operation id="635" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="636" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %k = add i3 %k8_0_i, 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="637" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln36, label %conv1_b_end, label %_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="638" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="64" op_0_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i:1  %zext_ln38 = zext i3 %k8_0_i to i64

]]></Node>
<StgValue><ssdm name="zext_ln38"/></StgValue>
</operation>

<operation id="639" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="14" op_0_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i:2  %zext_ln1265_29 = zext i3 %k8_0_i to i14

]]></Node>
<StgValue><ssdm name="zext_ln1265_29"/></StgValue>
</operation>

<operation id="640" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i:3  %add_ln1265_8 = add i14 %sub_ln1265_3, %zext_ln1265_29

]]></Node>
<StgValue><ssdm name="add_ln1265_8"/></StgValue>
</operation>

<operation id="641" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="64" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i:4  %zext_ln1265_30 = zext i14 %add_ln1265_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1265_30"/></StgValue>
</operation>

<operation id="642" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i:5  %C1_out_V_addr = getelementptr [4704 x i16]* @C1_out_V, i64 0, i64 %zext_ln1265_30

]]></Node>
<StgValue><ssdm name="C1_out_V_addr"/></StgValue>
</operation>

<operation id="643" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="16" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i:6  %p_Val2_1 = load i16* %C1_out_V_addr, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="644" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="3" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i:7  %K1_B_V_addr = getelementptr [6 x i9]* @K1_B_V, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="K1_B_V_addr"/></StgValue>
</operation>

<operation id="645" st_id="17" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="9" op_0_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i:8  %p_Val2_2 = load i9* %K1_B_V_addr, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_2"/></StgValue>
</operation>

<operation id="646" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
conv1_b_end:0  %empty_23 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str4, i32 %tmp_4) nounwind

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="647" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="0" op_0_bw="0">
<![CDATA[
conv1_b_end:1  br label %.preheader.i

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="648" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i:0  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln37"/></StgValue>
</operation>

<operation id="649" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="16" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i:6  %p_Val2_1 = load i16* %C1_out_V_addr, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="650" st_id="18" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="9" op_0_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i:8  %p_Val2_2 = load i9* %K1_B_V_addr, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_2"/></StgValue>
</operation>

<operation id="651" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="16" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i:9  %zext_ln1265 = zext i9 %p_Val2_2 to i16

]]></Node>
<StgValue><ssdm name="zext_ln1265"/></StgValue>
</operation>

<operation id="652" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="15" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i:10  %zext_ln703 = zext i9 %p_Val2_2 to i15

]]></Node>
<StgValue><ssdm name="zext_ln703"/></StgValue>
</operation>

<operation id="653" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="15" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i:11  %trunc_ln703 = trunc i16 %p_Val2_1 to i15

]]></Node>
<StgValue><ssdm name="trunc_ln703"/></StgValue>
</operation>

<operation id="654" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i:12  %add_ln703 = add i16 %p_Val2_1, %zext_ln1265

]]></Node>
<StgValue><ssdm name="add_ln703"/></StgValue>
</operation>

<operation id="655" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i:13  %add_ln1495 = add i15 %zext_ln703, %trunc_ln703

]]></Node>
<StgValue><ssdm name="add_ln1495"/></StgValue>
</operation>

<operation id="656" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i:14  %tmp_137 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="657" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i:15  %select_ln39 = select i1 %tmp_137, i15 0, i15 %add_ln1495

]]></Node>
<StgValue><ssdm name="select_ln39"/></StgValue>
</operation>

<operation id="658" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="16" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i:16  %zext_ln39 = zext i15 %select_ln39 to i16

]]></Node>
<StgValue><ssdm name="zext_ln39"/></StgValue>
</operation>

<operation id="659" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="0" op_0_bw="16" op_1_bw="13" op_2_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i:17  store i16 %zext_ln39, i16* %C1_out_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln38"/></StgValue>
</operation>

<operation id="660" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i:18  br label %0

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="661" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
conv1.exit:0  %i_0_i2591 = phi i4 [ %i_4, %conv1.exit.loopexit ], [ 0, %conv1.exit.preheader ]

]]></Node>
<StgValue><ssdm name="i_0_i2591"/></StgValue>
</operation>

<operation id="662" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
conv1.exit:1  %icmp_ln50 = icmp eq i4 %i_0_i2591, -2

]]></Node>
<StgValue><ssdm name="icmp_ln50"/></StgValue>
</operation>

<operation id="663" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
conv1.exit:2  %empty_24 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 14, i64 14) nounwind

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="664" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
conv1.exit:3  %i_4 = add i4 %i_0_i2591, 1

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="665" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
conv1.exit:4  br i1 %icmp_ln50, label %.preheader209.i.preheader, label %.preheader26.preheader.i

]]></Node>
<StgValue><ssdm name="br_ln50"/></StgValue>
</operation>

<operation id="666" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
.preheader26.preheader.i:0  %shl_ln2 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %i_0_i2591, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="667" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader26.preheader.i:1  %tmp_49 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %i_0_i2591, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="668" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="9" op_0_bw="8">
<![CDATA[
.preheader26.preheader.i:2  %zext_ln203_3 = zext i8 %tmp_49 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_3"/></StgValue>
</operation>

<operation id="669" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="9" op_0_bw="5">
<![CDATA[
.preheader26.preheader.i:3  %zext_ln203_4 = zext i5 %shl_ln2 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_4"/></StgValue>
</operation>

<operation id="670" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader26.preheader.i:4  %sub_ln203 = sub i9 %zext_ln203_3, %zext_ln203_4

]]></Node>
<StgValue><ssdm name="sub_ln203"/></StgValue>
</operation>

<operation id="671" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="10" op_0_bw="9">
<![CDATA[
.preheader26.preheader.i:5  %sext_ln203 = sext i9 %sub_ln203 to i10

]]></Node>
<StgValue><ssdm name="sext_ln203"/></StgValue>
</operation>

<operation id="672" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="0" op_0_bw="0">
<![CDATA[
.preheader26.preheader.i:6  br label %.preheader26.i

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>

<operation id="673" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="0" op_0_bw="0">
<![CDATA[
.preheader209.i.preheader:0  br label %.preheader209.i

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="674" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader26.i:0  %j_0_i2592 = phi i4 [ %j_5, %pool1_1_end ], [ 0, %.preheader26.preheader.i ]

]]></Node>
<StgValue><ssdm name="j_0_i2592"/></StgValue>
</operation>

<operation id="675" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader26.i:1  %icmp_ln52 = icmp eq i4 %j_0_i2592, -2

]]></Node>
<StgValue><ssdm name="icmp_ln52"/></StgValue>
</operation>

<operation id="676" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader26.i:2  %empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 14, i64 14) nounwind

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="677" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader26.i:3  %j_5 = add i4 %j_0_i2592, 1

]]></Node>
<StgValue><ssdm name="j_5"/></StgValue>
</operation>

<operation id="678" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader26.i:4  br i1 %icmp_ln52, label %conv1.exit.loopexit, label %pool1_1_begin

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>

<operation id="679" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
pool1_1_begin:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln53"/></StgValue>
</operation>

<operation id="680" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
pool1_1_begin:1  %tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="681" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
pool1_1_begin:2  %shl_ln61_1 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %j_0_i2592, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln61_1"/></StgValue>
</operation>

<operation id="682" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="10" op_0_bw="4">
<![CDATA[
pool1_1_begin:3  %zext_ln203_5 = zext i4 %j_0_i2592 to i10

]]></Node>
<StgValue><ssdm name="zext_ln203_5"/></StgValue>
</operation>

<operation id="683" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
pool1_1_begin:4  %add_ln203_1 = add i10 %zext_ln203_5, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln203_1"/></StgValue>
</operation>

<operation id="684" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="9" op_0_bw="10">
<![CDATA[
pool1_1_begin:5  %trunc_ln203 = trunc i10 %add_ln203_1 to i9

]]></Node>
<StgValue><ssdm name="trunc_ln203"/></StgValue>
</operation>

<operation id="685" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="12" op_0_bw="12" op_1_bw="9" op_2_bw="3">
<![CDATA[
pool1_1_begin:6  %p_shl11_cast = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %trunc_ln203, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl11_cast"/></StgValue>
</operation>

<operation id="686" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
pool1_1_begin:7  %tmp_136 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %add_ln203_1, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="687" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="12" op_0_bw="11">
<![CDATA[
pool1_1_begin:8  %sext_ln203_1 = sext i11 %tmp_136 to i12

]]></Node>
<StgValue><ssdm name="sext_ln203_1"/></StgValue>
</operation>

<operation id="688" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
pool1_1_begin:9  %sub_ln203_1 = sub i12 %p_shl11_cast, %sext_ln203_1

]]></Node>
<StgValue><ssdm name="sub_ln203_1"/></StgValue>
</operation>

<operation id="689" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="0" op_0_bw="0">
<![CDATA[
pool1_1_begin:10  br label %1

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>

<operation id="690" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="0" op_0_bw="0">
<![CDATA[
conv1.exit.loopexit:0  br label %conv1.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="691" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %k_0_i2594 = phi i3 [ 0, %pool1_1_begin ], [ %k_1, %pool1_2_end ]

]]></Node>
<StgValue><ssdm name="k_0_i2594"/></StgValue>
</operation>

<operation id="692" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %icmp_ln54 = icmp eq i3 %k_0_i2594, -2

]]></Node>
<StgValue><ssdm name="icmp_ln54"/></StgValue>
</operation>

<operation id="693" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="694" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %k_1 = add i3 %k_0_i2594, 1

]]></Node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="695" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln54, label %pool1_1_end, label %pool1_2_begin

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>

<operation id="696" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
pool1_2_begin:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln55"/></StgValue>
</operation>

<operation id="697" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
pool1_2_begin:1  %tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="698" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="14" op_0_bw="3">
<![CDATA[
pool1_2_begin:2  %zext_ln203_6 = zext i3 %k_0_i2594 to i14

]]></Node>
<StgValue><ssdm name="zext_ln203_6"/></StgValue>
</operation>

<operation id="699" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="12" op_0_bw="3">
<![CDATA[
pool1_2_begin:3  %zext_ln203_7 = zext i3 %k_0_i2594 to i12

]]></Node>
<StgValue><ssdm name="zext_ln203_7"/></StgValue>
</operation>

<operation id="700" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
pool1_2_begin:4  %add_ln203_2 = add i12 %sub_ln203_1, %zext_ln203_7

]]></Node>
<StgValue><ssdm name="add_ln203_2"/></StgValue>
</operation>

<operation id="701" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="64" op_0_bw="12">
<![CDATA[
pool1_2_begin:5  %zext_ln203_8 = zext i12 %add_ln203_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_8"/></StgValue>
</operation>

<operation id="702" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
pool1_2_begin:6  %P1_out_V_addr = getelementptr [1176 x i16]* @P1_out_V, i64 0, i64 %zext_ln203_8

]]></Node>
<StgValue><ssdm name="P1_out_V_addr"/></StgValue>
</operation>

<operation id="703" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="0" op_0_bw="0">
<![CDATA[
pool1_2_begin:7  br label %.loopexit452

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="704" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
pool1_1_end:0  %empty_30 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str6, i32 %tmp_5) nounwind

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="705" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="0" op_0_bw="0">
<![CDATA[
pool1_1_end:1  br label %.preheader26.i

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="706" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.loopexit452:0  %p_07_1_i = phi i16 [ 0, %pool1_2_begin ], [ %p_07_2_i, %.loopexit452.loopexit ]

]]></Node>
<StgValue><ssdm name="p_07_1_i"/></StgValue>
</operation>

<operation id="707" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.loopexit452:1  %x_0_i2596 = phi i2 [ 0, %pool1_2_begin ], [ %x_2, %.loopexit452.loopexit ]

]]></Node>
<StgValue><ssdm name="x_0_i2596"/></StgValue>
</operation>

<operation id="708" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="5" op_0_bw="2">
<![CDATA[
.loopexit452:2  %zext_ln57 = zext i2 %x_0_i2596 to i5

]]></Node>
<StgValue><ssdm name="zext_ln57"/></StgValue>
</operation>

<operation id="709" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.loopexit452:3  %icmp_ln57 = icmp eq i2 %x_0_i2596, -2

]]></Node>
<StgValue><ssdm name="icmp_ln57"/></StgValue>
</operation>

<operation id="710" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit452:4  %empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="711" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.loopexit452:5  %x_2 = add i2 %x_0_i2596, 1

]]></Node>
<StgValue><ssdm name="x_2"/></StgValue>
</operation>

<operation id="712" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit452:6  br i1 %icmp_ln57, label %pool1_2_end, label %.preheader.preheader.i2597

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="713" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader.i2597:0  %add_ln61 = add i5 %zext_ln57, %shl_ln2

]]></Node>
<StgValue><ssdm name="add_ln61"/></StgValue>
</operation>

<operation id="714" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader.preheader.i2597:1  %tmp_150 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln61, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="715" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader.i2597:2  %zext_ln1494 = zext i10 %tmp_150 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1494"/></StgValue>
</operation>

<operation id="716" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
.preheader.preheader.i2597:3  %tmp_151 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln61, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="717" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="11" op_0_bw="7">
<![CDATA[
.preheader.preheader.i2597:4  %zext_ln1494_1 = zext i7 %tmp_151 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1494_1"/></StgValue>
</operation>

<operation id="718" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader.i2597:5  %sub_ln1494 = sub i11 %zext_ln1494, %zext_ln1494_1

]]></Node>
<StgValue><ssdm name="sub_ln1494"/></StgValue>
</operation>

<operation id="719" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="12" op_0_bw="11">
<![CDATA[
.preheader.preheader.i2597:6  %sext_ln1494 = sext i11 %sub_ln1494 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1494"/></StgValue>
</operation>

<operation id="720" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.i2597:7  br label %.preheader.i2599

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="721" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
pool1_2_end:0  store i16 %p_07_1_i, i16* %P1_out_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="722" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
pool1_2_end:1  %empty_29 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_9) nounwind

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="723" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="0" op_0_bw="0">
<![CDATA[
pool1_2_end:2  br label %1

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="724" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader.i2599:0  %p_07_2_i = phi i16 [ %select_ln61, %._crit_edge.i ], [ %p_07_1_i, %.preheader.preheader.i2597 ]

]]></Node>
<StgValue><ssdm name="p_07_2_i"/></StgValue>
</operation>

<operation id="725" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader.i2599:1  %y_0_i2598 = phi i2 [ %y_1, %._crit_edge.i ], [ 0, %.preheader.preheader.i2597 ]

]]></Node>
<StgValue><ssdm name="y_0_i2598"/></StgValue>
</operation>

<operation id="726" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="5" op_0_bw="2">
<![CDATA[
.preheader.i2599:2  %zext_ln59 = zext i2 %y_0_i2598 to i5

]]></Node>
<StgValue><ssdm name="zext_ln59"/></StgValue>
</operation>

<operation id="727" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.i2599:3  %icmp_ln59 = icmp eq i2 %y_0_i2598, -2

]]></Node>
<StgValue><ssdm name="icmp_ln59"/></StgValue>
</operation>

<operation id="728" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i2599:4  %empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="729" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.i2599:5  %y_1 = add i2 %y_0_i2598, 1

]]></Node>
<StgValue><ssdm name="y_1"/></StgValue>
</operation>

<operation id="730" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i2599:6  br i1 %icmp_ln59, label %.loopexit452.loopexit, label %._crit_edge.i

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="731" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
._crit_edge.i:0  %add_ln61_1 = add i5 %zext_ln59, %shl_ln61_1

]]></Node>
<StgValue><ssdm name="add_ln61_1"/></StgValue>
</operation>

<operation id="732" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="12" op_0_bw="5">
<![CDATA[
._crit_edge.i:1  %zext_ln1494_2 = zext i5 %add_ln61_1 to i12

]]></Node>
<StgValue><ssdm name="zext_ln1494_2"/></StgValue>
</operation>

<operation id="733" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.i:2  %add_ln1494 = add i12 %sext_ln1494, %zext_ln1494_2

]]></Node>
<StgValue><ssdm name="add_ln1494"/></StgValue>
</operation>

<operation id="734" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="11" op_0_bw="12">
<![CDATA[
._crit_edge.i:3  %trunc_ln1494 = trunc i12 %add_ln1494 to i11

]]></Node>
<StgValue><ssdm name="trunc_ln1494"/></StgValue>
</operation>

<operation id="735" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="14" op_0_bw="14" op_1_bw="11" op_2_bw="3">
<![CDATA[
._crit_edge.i:4  %p_shl15_cast = call i14 @_ssdm_op_BitConcatenate.i14.i11.i3(i11 %trunc_ln1494, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl15_cast"/></StgValue>
</operation>

<operation id="736" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="13" op_0_bw="13" op_1_bw="12" op_2_bw="1">
<![CDATA[
._crit_edge.i:5  %tmp_174 = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %add_ln1494, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_174"/></StgValue>
</operation>

<operation id="737" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="14" op_0_bw="13">
<![CDATA[
._crit_edge.i:6  %sext_ln1494_1 = sext i13 %tmp_174 to i14

]]></Node>
<StgValue><ssdm name="sext_ln1494_1"/></StgValue>
</operation>

<operation id="738" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
._crit_edge.i:7  %sub_ln1494_1 = sub i14 %p_shl15_cast, %sext_ln1494_1

]]></Node>
<StgValue><ssdm name="sub_ln1494_1"/></StgValue>
</operation>

<operation id="739" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
._crit_edge.i:8  %add_ln1494_1 = add i14 %sub_ln1494_1, %zext_ln203_6

]]></Node>
<StgValue><ssdm name="add_ln1494_1"/></StgValue>
</operation>

<operation id="740" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="64" op_0_bw="14">
<![CDATA[
._crit_edge.i:9  %zext_ln1494_3 = zext i14 %add_ln1494_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_3"/></StgValue>
</operation>

<operation id="741" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i:10  %C1_out_V_addr_2 = getelementptr [4704 x i16]* @C1_out_V, i64 0, i64 %zext_ln1494_3

]]></Node>
<StgValue><ssdm name="C1_out_V_addr_2"/></StgValue>
</operation>

<operation id="742" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="16" op_0_bw="13">
<![CDATA[
._crit_edge.i:11  %max_V = load i16* %C1_out_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="max_V"/></StgValue>
</operation>

<operation id="743" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="0" op_0_bw="0">
<![CDATA[
.loopexit452.loopexit:0  br label %.loopexit452

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="744" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="16" op_0_bw="13">
<![CDATA[
._crit_edge.i:11  %max_V = load i16* %C1_out_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="max_V"/></StgValue>
</operation>

<operation id="745" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.i:12  %icmp_ln1494 = icmp sgt i16 %max_V, %p_07_2_i

]]></Node>
<StgValue><ssdm name="icmp_ln1494"/></StgValue>
</operation>

<operation id="746" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i:13  %select_ln61 = select i1 %icmp_ln1494, i16 %max_V, i16 %p_07_2_i

]]></Node>
<StgValue><ssdm name="select_ln61"/></StgValue>
</operation>

<operation id="747" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i:14  br label %.preheader.i2599

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="748" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
.preheader209.i:0  %indvar_flatten130 = phi i12 [ %add_ln75, %conv2_w3 ], [ 0, %.preheader209.i.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten130"/></StgValue>
</operation>

<operation id="749" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader209.i:1  %i_0_i2601 = phi i4 [ %select_ln89_1, %conv2_w3 ], [ 0, %.preheader209.i.preheader ]

]]></Node>
<StgValue><ssdm name="i_0_i2601"/></StgValue>
</operation>

<operation id="750" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
.preheader209.i:2  %indvar_flatten100 = phi i9 [ %select_ln77, %conv2_w3 ], [ 0, %.preheader209.i.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten100"/></StgValue>
</operation>

<operation id="751" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader209.i:3  %j_0_i2602 = phi i4 [ %select_ln89_4, %conv2_w3 ], [ 0, %.preheader209.i.preheader ]

]]></Node>
<StgValue><ssdm name="j_0_i2602"/></StgValue>
</operation>

<operation id="752" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader209.i:4  %indvar_flatten48 = phi i6 [ %select_ln79_3, %conv2_w3 ], [ 0, %.preheader209.i.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten48"/></StgValue>
</operation>

<operation id="753" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader209.i:5  %x_0_i2603 = phi i3 [ %select_ln79_2, %conv2_w3 ], [ 0, %.preheader209.i.preheader ]

]]></Node>
<StgValue><ssdm name="x_0_i2603"/></StgValue>
</operation>

<operation id="754" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader209.i:6  %y_0_i2604 = phi i3 [ %y, %conv2_w3 ], [ 0, %.preheader209.i.preheader ]

]]></Node>
<StgValue><ssdm name="y_0_i2604"/></StgValue>
</operation>

<operation id="755" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="4" op_0_bw="3">
<![CDATA[
.preheader209.i:7  %zext_ln79 = zext i3 %x_0_i2603 to i4

]]></Node>
<StgValue><ssdm name="zext_ln79"/></StgValue>
</operation>

<operation id="756" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader209.i:8  %add_ln89 = add i4 %zext_ln79, %i_0_i2601

]]></Node>
<StgValue><ssdm name="add_ln89"/></StgValue>
</operation>

<operation id="757" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader209.i:9  %icmp_ln75 = icmp eq i12 %indvar_flatten130, -1596

]]></Node>
<StgValue><ssdm name="icmp_ln75"/></StgValue>
</operation>

<operation id="758" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader209.i:10  %add_ln75 = add i12 %indvar_flatten130, 1

]]></Node>
<StgValue><ssdm name="add_ln75"/></StgValue>
</operation>

<operation id="759" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader209.i:11  br i1 %icmp_ln75, label %.preheader206.i.preheader, label %conv2_w3

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="760" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
conv2_w3:0  %i_6 = add i4 1, %i_0_i2601

]]></Node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="761" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
conv2_w3:3  %icmp_ln77 = icmp eq i9 %indvar_flatten100, 250

]]></Node>
<StgValue><ssdm name="icmp_ln77"/></StgValue>
</operation>

<operation id="762" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
conv2_w3:4  %select_ln89 = select i1 %icmp_ln77, i4 0, i4 %j_0_i2602

]]></Node>
<StgValue><ssdm name="select_ln89"/></StgValue>
</operation>

<operation id="763" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
conv2_w3:5  %select_ln89_1 = select i1 %icmp_ln77, i4 %i_6, i4 %i_0_i2601

]]></Node>
<StgValue><ssdm name="select_ln89_1"/></StgValue>
</operation>

<operation id="764" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
conv2_w3:11  %select_ln89_2 = select i1 %icmp_ln77, i4 %i_6, i4 %add_ln89

]]></Node>
<StgValue><ssdm name="select_ln89_2"/></StgValue>
</operation>

<operation id="765" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
conv2_w3:12  %xor_ln89 = xor i1 %icmp_ln77, true

]]></Node>
<StgValue><ssdm name="xor_ln89"/></StgValue>
</operation>

<operation id="766" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
conv2_w3:13  %icmp_ln81 = icmp eq i3 %y_0_i2604, -3

]]></Node>
<StgValue><ssdm name="icmp_ln81"/></StgValue>
</operation>

<operation id="767" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
conv2_w3:14  %and_ln89 = and i1 %icmp_ln81, %xor_ln89

]]></Node>
<StgValue><ssdm name="and_ln89"/></StgValue>
</operation>

<operation id="768" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
conv2_w3:15  %icmp_ln79 = icmp eq i6 %indvar_flatten48, 25

]]></Node>
<StgValue><ssdm name="icmp_ln79"/></StgValue>
</operation>

<operation id="769" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
conv2_w3:16  %and_ln89_1 = and i1 %icmp_ln79, %xor_ln89

]]></Node>
<StgValue><ssdm name="and_ln89_1"/></StgValue>
</operation>

<operation id="770" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
conv2_w3:17  %j_9 = add i4 1, %select_ln89

]]></Node>
<StgValue><ssdm name="j_9"/></StgValue>
</operation>

<operation id="771" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
conv2_w3:19  %or_ln89 = or i1 %and_ln89_1, %icmp_ln77

]]></Node>
<StgValue><ssdm name="or_ln89"/></StgValue>
</operation>

<operation id="772" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
conv2_w3:20  %select_ln89_3 = select i1 %or_ln89, i3 0, i3 %x_0_i2603

]]></Node>
<StgValue><ssdm name="select_ln89_3"/></StgValue>
</operation>

<operation id="773" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
conv2_w3:21  %select_ln89_4 = select i1 %and_ln89_1, i4 %j_9, i4 %select_ln89

]]></Node>
<StgValue><ssdm name="select_ln89_4"/></StgValue>
</operation>

<operation id="774" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
conv2_w3:73  %select_ln89_5 = select i1 %and_ln89_1, i4 %select_ln89_1, i4 %select_ln89_2

]]></Node>
<StgValue><ssdm name="select_ln89_5"/></StgValue>
</operation>

<operation id="775" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
conv2_w3:74  %xor_ln89_1 = xor i1 %icmp_ln79, true

]]></Node>
<StgValue><ssdm name="xor_ln89_1"/></StgValue>
</operation>

<operation id="776" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
conv2_w3:75  %or_ln89_1 = or i1 %icmp_ln77, %xor_ln89_1

]]></Node>
<StgValue><ssdm name="or_ln89_1"/></StgValue>
</operation>

<operation id="777" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
conv2_w3:76  %and_ln89_2 = and i1 %and_ln89, %or_ln89_1

]]></Node>
<StgValue><ssdm name="and_ln89_2"/></StgValue>
</operation>

<operation id="778" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
conv2_w3:77  %x_4 = add i3 1, %select_ln89_3

]]></Node>
<StgValue><ssdm name="x_4"/></StgValue>
</operation>

<operation id="779" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
conv2_w3:79  %or_ln79 = or i1 %and_ln89_2, %and_ln89_1

]]></Node>
<StgValue><ssdm name="or_ln79"/></StgValue>
</operation>

<operation id="780" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
conv2_w3:80  %or_ln79_1 = or i1 %or_ln79, %icmp_ln77

]]></Node>
<StgValue><ssdm name="or_ln79_1"/></StgValue>
</operation>

<operation id="781" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
conv2_w3:81  %select_ln79 = select i1 %or_ln79_1, i3 0, i3 %y_0_i2604

]]></Node>
<StgValue><ssdm name="select_ln79"/></StgValue>
</operation>

<operation id="782" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="4" op_0_bw="3">
<![CDATA[
conv2_w3:82  %zext_ln79_1 = zext i3 %x_4 to i4

]]></Node>
<StgValue><ssdm name="zext_ln79_1"/></StgValue>
</operation>

<operation id="783" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
conv2_w3:83  %add_ln89_2 = add i4 %zext_ln79_1, %select_ln89_1

]]></Node>
<StgValue><ssdm name="add_ln89_2"/></StgValue>
</operation>

<operation id="784" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
conv2_w3:84  %select_ln79_1 = select i1 %and_ln89_2, i4 %add_ln89_2, i4 %select_ln89_5

]]></Node>
<StgValue><ssdm name="select_ln79_1"/></StgValue>
</operation>

<operation id="785" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1718" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
conv2_w3:941  %add_ln79_1 = add i6 1, %indvar_flatten48

]]></Node>
<StgValue><ssdm name="add_ln79_1"/></StgValue>
</operation>

<operation id="786" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1720" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
conv2_w3:943  %add_ln77_1 = add i9 1, %indvar_flatten100

]]></Node>
<StgValue><ssdm name="add_ln77_1"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="787" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
conv2_w3:6  %tmp_51 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %select_ln89_1, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="788" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="64" op_0_bw="7">
<![CDATA[
conv2_w3:7  %zext_ln1265_12 = zext i7 %tmp_51 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1265_12"/></StgValue>
</operation>

<operation id="789" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
conv2_w3:8  %tmp_52 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %select_ln89_1, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="790" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="64" op_0_bw="5">
<![CDATA[
conv2_w3:9  %zext_ln1265_13 = zext i5 %tmp_52 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1265_13"/></StgValue>
</operation>

<operation id="791" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
conv2_w3:10  %add_ln1265_6 = add i64 %zext_ln1265_13, %zext_ln1265_12

]]></Node>
<StgValue><ssdm name="add_ln1265_6"/></StgValue>
</operation>

<operation id="792" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="64" op_0_bw="4">
<![CDATA[
conv2_w3:22  %zext_ln89 = zext i4 %select_ln89_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln89"/></StgValue>
</operation>

<operation id="793" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
conv2_w3:23  %add_ln1265_7 = add i64 %add_ln1265_6, %zext_ln89

]]></Node>
<StgValue><ssdm name="add_ln1265_7"/></StgValue>
</operation>

<operation id="794" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="8" op_0_bw="64">
<![CDATA[
conv2_w3:24  %trunc_ln1265_2 = trunc i64 %add_ln1265_7 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln1265_2"/></StgValue>
</operation>

<operation id="795" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
conv2_w3:25  %shl_ln1265 = shl i64 %add_ln1265_7, 4

]]></Node>
<StgValue><ssdm name="shl_ln1265"/></StgValue>
</operation>

<operation id="796" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
conv2_w3:26  %tmp_67_cast = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %trunc_ln1265_2, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_67_cast"/></StgValue>
</operation>

<operation id="797" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv2_w3:27  %C2_out_V_addr_13 = getelementptr [1600 x i16]* @C2_out_V, i64 0, i64 %shl_ln1265

]]></Node>
<StgValue><ssdm name="C2_out_V_addr_13"/></StgValue>
</operation>

<operation id="798" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
conv2_w3:28  %or_ln1265_1 = or i12 %tmp_67_cast, 1

]]></Node>
<StgValue><ssdm name="or_ln1265_1"/></StgValue>
</operation>

<operation id="799" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="64" op_0_bw="12">
<![CDATA[
conv2_w3:29  %zext_ln1265_14 = zext i12 %or_ln1265_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1265_14"/></StgValue>
</operation>

<operation id="800" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv2_w3:30  %C2_out_V_addr_14 = getelementptr [1600 x i16]* @C2_out_V, i64 0, i64 %zext_ln1265_14

]]></Node>
<StgValue><ssdm name="C2_out_V_addr_14"/></StgValue>
</operation>

<operation id="801" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
conv2_w3:85  %tmp_53 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %select_ln79_1, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="802" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="64" op_0_bw="8">
<![CDATA[
conv2_w3:86  %zext_ln1116 = zext i8 %tmp_53 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116"/></StgValue>
</operation>

<operation id="803" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
conv2_w3:87  %tmp_54 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %select_ln79_1, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="804" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="64" op_0_bw="5">
<![CDATA[
conv2_w3:88  %zext_ln1116_1 = zext i5 %tmp_54 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_1"/></StgValue>
</operation>

<operation id="805" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
conv2_w3:89  %sub_ln1116 = sub i64 %zext_ln1116, %zext_ln1116_1

]]></Node>
<StgValue><ssdm name="sub_ln1116"/></StgValue>
</operation>

<operation id="806" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
conv2_w3:90  %select_ln79_2 = select i1 %and_ln89_2, i3 %x_4, i3 %select_ln89_3

]]></Node>
<StgValue><ssdm name="select_ln79_2"/></StgValue>
</operation>

<operation id="807" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="6" op_0_bw="3">
<![CDATA[
conv2_w3:91  %zext_ln79_2 = zext i3 %select_ln79_2 to i6

]]></Node>
<StgValue><ssdm name="zext_ln79_2"/></StgValue>
</operation>

<operation id="808" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
conv2_w3:92  %tmp_55 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %select_ln79_2, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="809" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="6" op_0_bw="5">
<![CDATA[
conv2_w3:93  %zext_ln1117 = zext i5 %tmp_55 to i6

]]></Node>
<StgValue><ssdm name="zext_ln1117"/></StgValue>
</operation>

<operation id="810" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
conv2_w3:94  %add_ln1117 = add i6 %zext_ln79_2, %zext_ln1117

]]></Node>
<StgValue><ssdm name="add_ln1117"/></StgValue>
</operation>

<operation id="811" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="4" op_0_bw="3">
<![CDATA[
conv2_w3:95  %zext_ln81 = zext i3 %select_ln79 to i4

]]></Node>
<StgValue><ssdm name="zext_ln81"/></StgValue>
</operation>

<operation id="812" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
conv2_w3:99  %add_ln89_1 = add i4 %zext_ln81, %select_ln89_4

]]></Node>
<StgValue><ssdm name="add_ln89_1"/></StgValue>
</operation>

<operation id="813" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="64" op_0_bw="4">
<![CDATA[
conv2_w3:100  %zext_ln89_1 = zext i4 %add_ln89_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln89_1"/></StgValue>
</operation>

<operation id="814" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
conv2_w3:101  %add_ln1116 = add i64 %sub_ln1116, %zext_ln89_1

]]></Node>
<StgValue><ssdm name="add_ln1116"/></StgValue>
</operation>

<operation id="815" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="9" op_0_bw="64">
<![CDATA[
conv2_w3:102  %trunc_ln1116 = trunc i64 %add_ln1116 to i9

]]></Node>
<StgValue><ssdm name="trunc_ln1116"/></StgValue>
</operation>

<operation id="816" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="12" op_0_bw="12" op_1_bw="9" op_2_bw="3">
<![CDATA[
conv2_w3:103  %p_shl9_cast = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %trunc_ln1116, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl9_cast"/></StgValue>
</operation>

<operation id="817" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="11" op_0_bw="64">
<![CDATA[
conv2_w3:104  %trunc_ln1116_1 = trunc i64 %add_ln1116 to i11

]]></Node>
<StgValue><ssdm name="trunc_ln1116_1"/></StgValue>
</operation>

<operation id="818" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="12" op_0_bw="12" op_1_bw="11" op_2_bw="1">
<![CDATA[
conv2_w3:105  %p_shl10_cast = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %trunc_ln1116_1, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl10_cast"/></StgValue>
</operation>

<operation id="819" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
conv2_w3:106  %sub_ln1116_1 = sub i12 %p_shl9_cast, %p_shl10_cast

]]></Node>
<StgValue><ssdm name="sub_ln1116_1"/></StgValue>
</operation>

<operation id="820" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="64" op_0_bw="12">
<![CDATA[
conv2_w3:107  %zext_ln1116_2 = zext i12 %sub_ln1116_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_2"/></StgValue>
</operation>

<operation id="821" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv2_w3:108  %P1_out_V_addr_1 = getelementptr [1176 x i16]* @P1_out_V, i64 0, i64 %zext_ln1116_2

]]></Node>
<StgValue><ssdm name="P1_out_V_addr_1"/></StgValue>
</operation>

<operation id="822" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
conv2_w3:109  %or_ln1116 = or i12 %sub_ln1116_1, 1

]]></Node>
<StgValue><ssdm name="or_ln1116"/></StgValue>
</operation>

<operation id="823" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="64" op_0_bw="12">
<![CDATA[
conv2_w3:110  %zext_ln1116_3 = zext i12 %or_ln1116 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_3"/></StgValue>
</operation>

<operation id="824" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv2_w3:111  %P1_out_V_addr_2 = getelementptr [1176 x i16]* @P1_out_V, i64 0, i64 %zext_ln1116_3

]]></Node>
<StgValue><ssdm name="P1_out_V_addr_2"/></StgValue>
</operation>

<operation id="825" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="6" op_0_bw="3">
<![CDATA[
conv2_w3:124  %zext_ln1117_1 = zext i3 %select_ln79 to i6

]]></Node>
<StgValue><ssdm name="zext_ln1117_1"/></StgValue>
</operation>

<operation id="826" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
conv2_w3:125  %add_ln1117_1 = add i6 %add_ln1117, %zext_ln1117_1

]]></Node>
<StgValue><ssdm name="add_ln1117_1"/></StgValue>
</operation>

<operation id="827" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="64" op_0_bw="6">
<![CDATA[
conv2_w3:126  %zext_ln1117_2 = zext i6 %add_ln1117_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_2"/></StgValue>
</operation>

<operation id="828" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="5" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv2_w3:127  %K2_W_V_0_0_addr = getelementptr [25 x i9]* @K2_W_V_0_0, i64 0, i64 %zext_ln1117_2

]]></Node>
<StgValue><ssdm name="K2_W_V_0_0_addr"/></StgValue>
</operation>

<operation id="829" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="5" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv2_w3:128  %K2_W_V_0_1_addr = getelementptr [25 x i9]* @K2_W_V_0_1, i64 0, i64 %zext_ln1117_2

]]></Node>
<StgValue><ssdm name="K2_W_V_0_1_addr"/></StgValue>
</operation>

<operation id="830" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="5" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv2_w3:129  %K2_W_V_0_2_addr = getelementptr [25 x i9]* @K2_W_V_0_2, i64 0, i64 %zext_ln1117_2

]]></Node>
<StgValue><ssdm name="K2_W_V_0_2_addr"/></StgValue>
</operation>

<operation id="831" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="5" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv2_w3:130  %K2_W_V_0_3_addr = getelementptr [25 x i9]* @K2_W_V_0_3, i64 0, i64 %zext_ln1117_2

]]></Node>
<StgValue><ssdm name="K2_W_V_0_3_addr"/></StgValue>
</operation>

<operation id="832" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv2_w3:131  %K2_W_V_0_4_addr = getelementptr [25 x i8]* @K2_W_V_0_4, i64 0, i64 %zext_ln1117_2

]]></Node>
<StgValue><ssdm name="K2_W_V_0_4_addr"/></StgValue>
</operation>

<operation id="833" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="5" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv2_w3:132  %K2_W_V_0_5_addr = getelementptr [25 x i9]* @K2_W_V_0_5, i64 0, i64 %zext_ln1117_2

]]></Node>
<StgValue><ssdm name="K2_W_V_0_5_addr"/></StgValue>
</operation>

<operation id="834" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="5" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv2_w3:133  %K2_W_V_1_0_addr = getelementptr [25 x i9]* @K2_W_V_1_0, i64 0, i64 %zext_ln1117_2

]]></Node>
<StgValue><ssdm name="K2_W_V_1_0_addr"/></StgValue>
</operation>

<operation id="835" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="5" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv2_w3:134  %K2_W_V_1_1_addr = getelementptr [25 x i9]* @K2_W_V_1_1, i64 0, i64 %zext_ln1117_2

]]></Node>
<StgValue><ssdm name="K2_W_V_1_1_addr"/></StgValue>
</operation>

<operation id="836" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="5" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv2_w3:135  %K2_W_V_1_2_addr = getelementptr [25 x i9]* @K2_W_V_1_2, i64 0, i64 %zext_ln1117_2

]]></Node>
<StgValue><ssdm name="K2_W_V_1_2_addr"/></StgValue>
</operation>

<operation id="837" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="5" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv2_w3:136  %K2_W_V_1_3_addr = getelementptr [25 x i9]* @K2_W_V_1_3, i64 0, i64 %zext_ln1117_2

]]></Node>
<StgValue><ssdm name="K2_W_V_1_3_addr"/></StgValue>
</operation>

<operation id="838" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv2_w3:137  %K2_W_V_1_4_addr = getelementptr [25 x i8]* @K2_W_V_1_4, i64 0, i64 %zext_ln1117_2

]]></Node>
<StgValue><ssdm name="K2_W_V_1_4_addr"/></StgValue>
</operation>

<operation id="839" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="5" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv2_w3:138  %K2_W_V_1_5_addr = getelementptr [25 x i9]* @K2_W_V_1_5, i64 0, i64 %zext_ln1117_2

]]></Node>
<StgValue><ssdm name="K2_W_V_1_5_addr"/></StgValue>
</operation>

<operation id="840" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv2_w3:139  %K2_W_V_10_0_addr = getelementptr [25 x i8]* @K2_W_V_10_0, i64 0, i64 %zext_ln1117_2

]]></Node>
<StgValue><ssdm name="K2_W_V_10_0_addr"/></StgValue>
</operation>

<operation id="841" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv2_w3:140  %K2_W_V_10_1_addr = getelementptr [25 x i8]* @K2_W_V_10_1, i64 0, i64 %zext_ln1117_2

]]></Node>
<StgValue><ssdm name="K2_W_V_10_1_addr"/></StgValue>
</operation>

<operation id="842" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv2_w3:141  %K2_W_V_10_2_addr = getelementptr [25 x i8]* @K2_W_V_10_2, i64 0, i64 %zext_ln1117_2

]]></Node>
<StgValue><ssdm name="K2_W_V_10_2_addr"/></StgValue>
</operation>

<operation id="843" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="5" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv2_w3:142  %K2_W_V_10_3_addr = getelementptr [25 x i9]* @K2_W_V_10_3, i64 0, i64 %zext_ln1117_2

]]></Node>
<StgValue><ssdm name="K2_W_V_10_3_addr"/></StgValue>
</operation>

<operation id="844" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv2_w3:143  %K2_W_V_10_4_addr = getelementptr [25 x i8]* @K2_W_V_10_4, i64 0, i64 %zext_ln1117_2

]]></Node>
<StgValue><ssdm name="K2_W_V_10_4_addr"/></StgValue>
</operation>

<operation id="845" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv2_w3:144  %K2_W_V_10_5_addr = getelementptr [25 x i8]* @K2_W_V_10_5, i64 0, i64 %zext_ln1117_2

]]></Node>
<StgValue><ssdm name="K2_W_V_10_5_addr"/></StgValue>
</operation>

<operation id="846" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="5" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv2_w3:145  %K2_W_V_11_0_addr = getelementptr [25 x i9]* @K2_W_V_11_0, i64 0, i64 %zext_ln1117_2

]]></Node>
<StgValue><ssdm name="K2_W_V_11_0_addr"/></StgValue>
</operation>

<operation id="847" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="5" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv2_w3:146  %K2_W_V_11_1_addr = getelementptr [25 x i9]* @K2_W_V_11_1, i64 0, i64 %zext_ln1117_2

]]></Node>
<StgValue><ssdm name="K2_W_V_11_1_addr"/></StgValue>
</operation>

<operation id="848" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="5" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv2_w3:147  %K2_W_V_11_2_addr = getelementptr [25 x i9]* @K2_W_V_11_2, i64 0, i64 %zext_ln1117_2

]]></Node>
<StgValue><ssdm name="K2_W_V_11_2_addr"/></StgValue>
</operation>

<operation id="849" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="5" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv2_w3:148  %K2_W_V_11_3_addr = getelementptr [25 x i9]* @K2_W_V_11_3, i64 0, i64 %zext_ln1117_2

]]></Node>
<StgValue><ssdm name="K2_W_V_11_3_addr"/></StgValue>
</operation>

<operation id="850" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="5" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv2_w3:149  %K2_W_V_11_4_addr = getelementptr [25 x i9]* @K2_W_V_11_4, i64 0, i64 %zext_ln1117_2

]]></Node>
<StgValue><ssdm name="K2_W_V_11_4_addr"/></StgValue>
</operation>

<operation id="851" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="5" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv2_w3:150  %K2_W_V_11_5_addr = getelementptr [25 x i9]* @K2_W_V_11_5, i64 0, i64 %zext_ln1117_2

]]></Node>
<StgValue><ssdm name="K2_W_V_11_5_addr"/></StgValue>
</operation>

<operation id="852" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="5" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv2_w3:151  %K2_W_V_12_0_addr = getelementptr [25 x i9]* @K2_W_V_12_0, i64 0, i64 %zext_ln1117_2

]]></Node>
<StgValue><ssdm name="K2_W_V_12_0_addr"/></StgValue>
</operation>

<operation id="853" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv2_w3:152  %K2_W_V_12_1_addr = getelementptr [25 x i8]* @K2_W_V_12_1, i64 0, i64 %zext_ln1117_2

]]></Node>
<StgValue><ssdm name="K2_W_V_12_1_addr"/></StgValue>
</operation>

<operation id="854" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv2_w3:153  %K2_W_V_12_2_addr = getelementptr [25 x i8]* @K2_W_V_12_2, i64 0, i64 %zext_ln1117_2

]]></Node>
<StgValue><ssdm name="K2_W_V_12_2_addr"/></StgValue>
</operation>

<operation id="855" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="5" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv2_w3:154  %K2_W_V_12_3_addr = getelementptr [25 x i9]* @K2_W_V_12_3, i64 0, i64 %zext_ln1117_2

]]></Node>
<StgValue><ssdm name="K2_W_V_12_3_addr"/></StgValue>
</operation>

<operation id="856" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv2_w3:155  %K2_W_V_12_4_addr = getelementptr [25 x i8]* @K2_W_V_12_4, i64 0, i64 %zext_ln1117_2

]]></Node>
<StgValue><ssdm name="K2_W_V_12_4_addr"/></StgValue>
</operation>

<operation id="857" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="5" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv2_w3:156  %K2_W_V_12_5_addr = getelementptr [25 x i9]* @K2_W_V_12_5, i64 0, i64 %zext_ln1117_2

]]></Node>
<StgValue><ssdm name="K2_W_V_12_5_addr"/></StgValue>
</operation>

<operation id="858" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv2_w3:157  %K2_W_V_13_0_addr = getelementptr [25 x i8]* @K2_W_V_13_0, i64 0, i64 %zext_ln1117_2

]]></Node>
<StgValue><ssdm name="K2_W_V_13_0_addr"/></StgValue>
</operation>

<operation id="859" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv2_w3:158  %K2_W_V_13_1_addr = getelementptr [25 x i8]* @K2_W_V_13_1, i64 0, i64 %zext_ln1117_2

]]></Node>
<StgValue><ssdm name="K2_W_V_13_1_addr"/></StgValue>
</operation>

<operation id="860" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="5" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv2_w3:159  %K2_W_V_13_2_addr = getelementptr [25 x i9]* @K2_W_V_13_2, i64 0, i64 %zext_ln1117_2

]]></Node>
<StgValue><ssdm name="K2_W_V_13_2_addr"/></StgValue>
</operation>

<operation id="861" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="5" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv2_w3:160  %K2_W_V_13_3_addr = getelementptr [25 x i9]* @K2_W_V_13_3, i64 0, i64 %zext_ln1117_2

]]></Node>
<StgValue><ssdm name="K2_W_V_13_3_addr"/></StgValue>
</operation>

<operation id="862" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv2_w3:161  %K2_W_V_13_4_addr = getelementptr [25 x i8]* @K2_W_V_13_4, i64 0, i64 %zext_ln1117_2

]]></Node>
<StgValue><ssdm name="K2_W_V_13_4_addr"/></StgValue>
</operation>

<operation id="863" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="5" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv2_w3:162  %K2_W_V_13_5_addr = getelementptr [25 x i9]* @K2_W_V_13_5, i64 0, i64 %zext_ln1117_2

]]></Node>
<StgValue><ssdm name="K2_W_V_13_5_addr"/></StgValue>
</operation>

<operation id="864" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="5" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv2_w3:163  %K2_W_V_14_0_addr = getelementptr [25 x i9]* @K2_W_V_14_0, i64 0, i64 %zext_ln1117_2

]]></Node>
<StgValue><ssdm name="K2_W_V_14_0_addr"/></StgValue>
</operation>

<operation id="865" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv2_w3:164  %K2_W_V_14_1_addr = getelementptr [25 x i8]* @K2_W_V_14_1, i64 0, i64 %zext_ln1117_2

]]></Node>
<StgValue><ssdm name="K2_W_V_14_1_addr"/></StgValue>
</operation>

<operation id="866" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv2_w3:165  %K2_W_V_14_2_addr = getelementptr [25 x i8]* @K2_W_V_14_2, i64 0, i64 %zext_ln1117_2

]]></Node>
<StgValue><ssdm name="K2_W_V_14_2_addr"/></StgValue>
</operation>

<operation id="867" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv2_w3:166  %K2_W_V_14_3_addr = getelementptr [25 x i8]* @K2_W_V_14_3, i64 0, i64 %zext_ln1117_2

]]></Node>
<StgValue><ssdm name="K2_W_V_14_3_addr"/></StgValue>
</operation>

<operation id="868" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv2_w3:167  %K2_W_V_14_4_addr = getelementptr [25 x i8]* @K2_W_V_14_4, i64 0, i64 %zext_ln1117_2

]]></Node>
<StgValue><ssdm name="K2_W_V_14_4_addr"/></StgValue>
</operation>

<operation id="869" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="5" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv2_w3:168  %K2_W_V_14_5_addr = getelementptr [25 x i9]* @K2_W_V_14_5, i64 0, i64 %zext_ln1117_2

]]></Node>
<StgValue><ssdm name="K2_W_V_14_5_addr"/></StgValue>
</operation>

<operation id="870" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="5" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv2_w3:169  %K2_W_V_15_0_addr = getelementptr [25 x i9]* @K2_W_V_15_0, i64 0, i64 %zext_ln1117_2

]]></Node>
<StgValue><ssdm name="K2_W_V_15_0_addr"/></StgValue>
</operation>

<operation id="871" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv2_w3:170  %K2_W_V_15_1_addr = getelementptr [25 x i8]* @K2_W_V_15_1, i64 0, i64 %zext_ln1117_2

]]></Node>
<StgValue><ssdm name="K2_W_V_15_1_addr"/></StgValue>
</operation>

<operation id="872" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv2_w3:171  %K2_W_V_15_2_addr = getelementptr [25 x i8]* @K2_W_V_15_2, i64 0, i64 %zext_ln1117_2

]]></Node>
<StgValue><ssdm name="K2_W_V_15_2_addr"/></StgValue>
</operation>

<operation id="873" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="5" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv2_w3:172  %K2_W_V_15_3_addr = getelementptr [25 x i9]* @K2_W_V_15_3, i64 0, i64 %zext_ln1117_2

]]></Node>
<StgValue><ssdm name="K2_W_V_15_3_addr"/></StgValue>
</operation>

<operation id="874" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="5" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv2_w3:173  %K2_W_V_15_4_addr = getelementptr [25 x i9]* @K2_W_V_15_4, i64 0, i64 %zext_ln1117_2

]]></Node>
<StgValue><ssdm name="K2_W_V_15_4_addr"/></StgValue>
</operation>

<operation id="875" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="5" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv2_w3:174  %K2_W_V_15_5_addr = getelementptr [25 x i9]* @K2_W_V_15_5, i64 0, i64 %zext_ln1117_2

]]></Node>
<StgValue><ssdm name="K2_W_V_15_5_addr"/></StgValue>
</operation>

<operation id="876" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="5" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv2_w3:175  %K2_W_V_2_0_addr = getelementptr [25 x i9]* @K2_W_V_2_0, i64 0, i64 %zext_ln1117_2

]]></Node>
<StgValue><ssdm name="K2_W_V_2_0_addr"/></StgValue>
</operation>

<operation id="877" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="5" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv2_w3:176  %K2_W_V_2_1_addr = getelementptr [25 x i9]* @K2_W_V_2_1, i64 0, i64 %zext_ln1117_2

]]></Node>
<StgValue><ssdm name="K2_W_V_2_1_addr"/></StgValue>
</operation>

<operation id="878" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="5" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv2_w3:177  %K2_W_V_2_2_addr = getelementptr [25 x i9]* @K2_W_V_2_2, i64 0, i64 %zext_ln1117_2

]]></Node>
<StgValue><ssdm name="K2_W_V_2_2_addr"/></StgValue>
</operation>

<operation id="879" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="5" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv2_w3:178  %K2_W_V_2_3_addr = getelementptr [25 x i9]* @K2_W_V_2_3, i64 0, i64 %zext_ln1117_2

]]></Node>
<StgValue><ssdm name="K2_W_V_2_3_addr"/></StgValue>
</operation>

<operation id="880" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv2_w3:179  %K2_W_V_2_4_addr = getelementptr [25 x i8]* @K2_W_V_2_4, i64 0, i64 %zext_ln1117_2

]]></Node>
<StgValue><ssdm name="K2_W_V_2_4_addr"/></StgValue>
</operation>

<operation id="881" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="5" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv2_w3:180  %K2_W_V_2_5_addr = getelementptr [25 x i9]* @K2_W_V_2_5, i64 0, i64 %zext_ln1117_2

]]></Node>
<StgValue><ssdm name="K2_W_V_2_5_addr"/></StgValue>
</operation>

<operation id="882" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="5" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv2_w3:181  %K2_W_V_3_0_addr = getelementptr [25 x i9]* @K2_W_V_3_0, i64 0, i64 %zext_ln1117_2

]]></Node>
<StgValue><ssdm name="K2_W_V_3_0_addr"/></StgValue>
</operation>

<operation id="883" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv2_w3:182  %K2_W_V_3_1_addr = getelementptr [25 x i8]* @K2_W_V_3_1, i64 0, i64 %zext_ln1117_2

]]></Node>
<StgValue><ssdm name="K2_W_V_3_1_addr"/></StgValue>
</operation>

<operation id="884" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="5" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv2_w3:183  %K2_W_V_3_2_addr = getelementptr [25 x i9]* @K2_W_V_3_2, i64 0, i64 %zext_ln1117_2

]]></Node>
<StgValue><ssdm name="K2_W_V_3_2_addr"/></StgValue>
</operation>

<operation id="885" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="5" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv2_w3:184  %K2_W_V_3_3_addr = getelementptr [25 x i9]* @K2_W_V_3_3, i64 0, i64 %zext_ln1117_2

]]></Node>
<StgValue><ssdm name="K2_W_V_3_3_addr"/></StgValue>
</operation>

<operation id="886" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv2_w3:185  %K2_W_V_3_4_addr = getelementptr [25 x i8]* @K2_W_V_3_4, i64 0, i64 %zext_ln1117_2

]]></Node>
<StgValue><ssdm name="K2_W_V_3_4_addr"/></StgValue>
</operation>

<operation id="887" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="5" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv2_w3:186  %K2_W_V_3_5_addr = getelementptr [25 x i9]* @K2_W_V_3_5, i64 0, i64 %zext_ln1117_2

]]></Node>
<StgValue><ssdm name="K2_W_V_3_5_addr"/></StgValue>
</operation>

<operation id="888" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="5" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv2_w3:187  %K2_W_V_4_0_addr = getelementptr [25 x i9]* @K2_W_V_4_0, i64 0, i64 %zext_ln1117_2

]]></Node>
<StgValue><ssdm name="K2_W_V_4_0_addr"/></StgValue>
</operation>

<operation id="889" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="5" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv2_w3:188  %K2_W_V_4_1_addr = getelementptr [25 x i9]* @K2_W_V_4_1, i64 0, i64 %zext_ln1117_2

]]></Node>
<StgValue><ssdm name="K2_W_V_4_1_addr"/></StgValue>
</operation>

<operation id="890" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="5" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv2_w3:189  %K2_W_V_4_2_addr = getelementptr [25 x i9]* @K2_W_V_4_2, i64 0, i64 %zext_ln1117_2

]]></Node>
<StgValue><ssdm name="K2_W_V_4_2_addr"/></StgValue>
</operation>

<operation id="891" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="5" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv2_w3:190  %K2_W_V_4_3_addr = getelementptr [25 x i9]* @K2_W_V_4_3, i64 0, i64 %zext_ln1117_2

]]></Node>
<StgValue><ssdm name="K2_W_V_4_3_addr"/></StgValue>
</operation>

<operation id="892" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="5" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv2_w3:191  %K2_W_V_4_4_addr = getelementptr [25 x i9]* @K2_W_V_4_4, i64 0, i64 %zext_ln1117_2

]]></Node>
<StgValue><ssdm name="K2_W_V_4_4_addr"/></StgValue>
</operation>

<operation id="893" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="5" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv2_w3:192  %K2_W_V_4_5_addr = getelementptr [25 x i9]* @K2_W_V_4_5, i64 0, i64 %zext_ln1117_2

]]></Node>
<StgValue><ssdm name="K2_W_V_4_5_addr"/></StgValue>
</operation>

<operation id="894" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="5" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv2_w3:193  %K2_W_V_5_0_addr = getelementptr [25 x i9]* @K2_W_V_5_0, i64 0, i64 %zext_ln1117_2

]]></Node>
<StgValue><ssdm name="K2_W_V_5_0_addr"/></StgValue>
</operation>

<operation id="895" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="5" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv2_w3:194  %K2_W_V_5_1_addr = getelementptr [25 x i9]* @K2_W_V_5_1, i64 0, i64 %zext_ln1117_2

]]></Node>
<StgValue><ssdm name="K2_W_V_5_1_addr"/></StgValue>
</operation>

<operation id="896" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="5" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv2_w3:195  %K2_W_V_5_2_addr = getelementptr [25 x i9]* @K2_W_V_5_2, i64 0, i64 %zext_ln1117_2

]]></Node>
<StgValue><ssdm name="K2_W_V_5_2_addr"/></StgValue>
</operation>

<operation id="897" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="5" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv2_w3:196  %K2_W_V_5_3_addr = getelementptr [25 x i9]* @K2_W_V_5_3, i64 0, i64 %zext_ln1117_2

]]></Node>
<StgValue><ssdm name="K2_W_V_5_3_addr"/></StgValue>
</operation>

<operation id="898" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv2_w3:197  %K2_W_V_5_4_addr = getelementptr [25 x i8]* @K2_W_V_5_4, i64 0, i64 %zext_ln1117_2

]]></Node>
<StgValue><ssdm name="K2_W_V_5_4_addr"/></StgValue>
</operation>

<operation id="899" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="5" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv2_w3:198  %K2_W_V_5_5_addr = getelementptr [25 x i9]* @K2_W_V_5_5, i64 0, i64 %zext_ln1117_2

]]></Node>
<StgValue><ssdm name="K2_W_V_5_5_addr"/></StgValue>
</operation>

<operation id="900" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="5" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv2_w3:199  %K2_W_V_6_0_addr = getelementptr [25 x i9]* @K2_W_V_6_0, i64 0, i64 %zext_ln1117_2

]]></Node>
<StgValue><ssdm name="K2_W_V_6_0_addr"/></StgValue>
</operation>

<operation id="901" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="5" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv2_w3:200  %K2_W_V_6_1_addr = getelementptr [25 x i9]* @K2_W_V_6_1, i64 0, i64 %zext_ln1117_2

]]></Node>
<StgValue><ssdm name="K2_W_V_6_1_addr"/></StgValue>
</operation>

<operation id="902" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="5" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv2_w3:201  %K2_W_V_6_2_addr = getelementptr [25 x i9]* @K2_W_V_6_2, i64 0, i64 %zext_ln1117_2

]]></Node>
<StgValue><ssdm name="K2_W_V_6_2_addr"/></StgValue>
</operation>

<operation id="903" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="5" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv2_w3:202  %K2_W_V_6_3_addr = getelementptr [25 x i9]* @K2_W_V_6_3, i64 0, i64 %zext_ln1117_2

]]></Node>
<StgValue><ssdm name="K2_W_V_6_3_addr"/></StgValue>
</operation>

<operation id="904" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv2_w3:203  %K2_W_V_6_4_addr = getelementptr [25 x i8]* @K2_W_V_6_4, i64 0, i64 %zext_ln1117_2

]]></Node>
<StgValue><ssdm name="K2_W_V_6_4_addr"/></StgValue>
</operation>

<operation id="905" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="5" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv2_w3:204  %K2_W_V_6_5_addr = getelementptr [25 x i9]* @K2_W_V_6_5, i64 0, i64 %zext_ln1117_2

]]></Node>
<StgValue><ssdm name="K2_W_V_6_5_addr"/></StgValue>
</operation>

<operation id="906" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="5" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv2_w3:205  %K2_W_V_7_0_addr = getelementptr [25 x i9]* @K2_W_V_7_0, i64 0, i64 %zext_ln1117_2

]]></Node>
<StgValue><ssdm name="K2_W_V_7_0_addr"/></StgValue>
</operation>

<operation id="907" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv2_w3:206  %K2_W_V_7_1_addr = getelementptr [25 x i8]* @K2_W_V_7_1, i64 0, i64 %zext_ln1117_2

]]></Node>
<StgValue><ssdm name="K2_W_V_7_1_addr"/></StgValue>
</operation>

<operation id="908" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="5" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv2_w3:207  %K2_W_V_7_2_addr = getelementptr [25 x i9]* @K2_W_V_7_2, i64 0, i64 %zext_ln1117_2

]]></Node>
<StgValue><ssdm name="K2_W_V_7_2_addr"/></StgValue>
</operation>

<operation id="909" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv2_w3:208  %K2_W_V_7_3_addr = getelementptr [25 x i8]* @K2_W_V_7_3, i64 0, i64 %zext_ln1117_2

]]></Node>
<StgValue><ssdm name="K2_W_V_7_3_addr"/></StgValue>
</operation>

<operation id="910" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv2_w3:209  %K2_W_V_7_4_addr = getelementptr [25 x i8]* @K2_W_V_7_4, i64 0, i64 %zext_ln1117_2

]]></Node>
<StgValue><ssdm name="K2_W_V_7_4_addr"/></StgValue>
</operation>

<operation id="911" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="5" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv2_w3:210  %K2_W_V_7_5_addr = getelementptr [25 x i9]* @K2_W_V_7_5, i64 0, i64 %zext_ln1117_2

]]></Node>
<StgValue><ssdm name="K2_W_V_7_5_addr"/></StgValue>
</operation>

<operation id="912" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="5" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv2_w3:211  %K2_W_V_8_0_addr = getelementptr [25 x i9]* @K2_W_V_8_0, i64 0, i64 %zext_ln1117_2

]]></Node>
<StgValue><ssdm name="K2_W_V_8_0_addr"/></StgValue>
</operation>

<operation id="913" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv2_w3:212  %K2_W_V_8_1_addr = getelementptr [25 x i8]* @K2_W_V_8_1, i64 0, i64 %zext_ln1117_2

]]></Node>
<StgValue><ssdm name="K2_W_V_8_1_addr"/></StgValue>
</operation>

<operation id="914" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="5" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv2_w3:213  %K2_W_V_8_2_addr = getelementptr [25 x i9]* @K2_W_V_8_2, i64 0, i64 %zext_ln1117_2

]]></Node>
<StgValue><ssdm name="K2_W_V_8_2_addr"/></StgValue>
</operation>

<operation id="915" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="5" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv2_w3:214  %K2_W_V_8_3_addr = getelementptr [25 x i9]* @K2_W_V_8_3, i64 0, i64 %zext_ln1117_2

]]></Node>
<StgValue><ssdm name="K2_W_V_8_3_addr"/></StgValue>
</operation>

<operation id="916" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="5" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv2_w3:215  %K2_W_V_8_4_addr = getelementptr [25 x i9]* @K2_W_V_8_4, i64 0, i64 %zext_ln1117_2

]]></Node>
<StgValue><ssdm name="K2_W_V_8_4_addr"/></StgValue>
</operation>

<operation id="917" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="5" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv2_w3:216  %K2_W_V_8_5_addr = getelementptr [25 x i9]* @K2_W_V_8_5, i64 0, i64 %zext_ln1117_2

]]></Node>
<StgValue><ssdm name="K2_W_V_8_5_addr"/></StgValue>
</operation>

<operation id="918" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="5" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv2_w3:217  %K2_W_V_9_0_addr = getelementptr [25 x i9]* @K2_W_V_9_0, i64 0, i64 %zext_ln1117_2

]]></Node>
<StgValue><ssdm name="K2_W_V_9_0_addr"/></StgValue>
</operation>

<operation id="919" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv2_w3:218  %K2_W_V_9_1_addr = getelementptr [25 x i8]* @K2_W_V_9_1, i64 0, i64 %zext_ln1117_2

]]></Node>
<StgValue><ssdm name="K2_W_V_9_1_addr"/></StgValue>
</operation>

<operation id="920" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="5" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv2_w3:219  %K2_W_V_9_2_addr = getelementptr [25 x i9]* @K2_W_V_9_2, i64 0, i64 %zext_ln1117_2

]]></Node>
<StgValue><ssdm name="K2_W_V_9_2_addr"/></StgValue>
</operation>

<operation id="921" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="5" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv2_w3:220  %K2_W_V_9_3_addr = getelementptr [25 x i9]* @K2_W_V_9_3, i64 0, i64 %zext_ln1117_2

]]></Node>
<StgValue><ssdm name="K2_W_V_9_3_addr"/></StgValue>
</operation>

<operation id="922" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv2_w3:221  %K2_W_V_9_4_addr = getelementptr [25 x i8]* @K2_W_V_9_4, i64 0, i64 %zext_ln1117_2

]]></Node>
<StgValue><ssdm name="K2_W_V_9_4_addr"/></StgValue>
</operation>

<operation id="923" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="5" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv2_w3:222  %K2_W_V_9_5_addr = getelementptr [25 x i9]* @K2_W_V_9_5, i64 0, i64 %zext_ln1117_2

]]></Node>
<StgValue><ssdm name="K2_W_V_9_5_addr"/></StgValue>
</operation>

<operation id="924" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="16" op_0_bw="11">
<![CDATA[
conv2_w3:223  %P1_out_V_load = load i16* %P1_out_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="P1_out_V_load"/></StgValue>
</operation>

<operation id="925" st_id="26" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="9" op_0_bw="5">
<![CDATA[
conv2_w3:224  %K2_W_V_0_0_load = load i9* %K2_W_V_0_0_addr, align 2

]]></Node>
<StgValue><ssdm name="K2_W_V_0_0_load"/></StgValue>
</operation>

<operation id="926" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="16" op_0_bw="11">
<![CDATA[
conv2_w3:227  %C2_out_V_load_12 = load i16* %C2_out_V_addr_13, align 16

]]></Node>
<StgValue><ssdm name="C2_out_V_load_12"/></StgValue>
</operation>

<operation id="927" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1009" bw="16" op_0_bw="11">
<![CDATA[
conv2_w3:232  %P1_out_V_load_1 = load i16* %P1_out_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="P1_out_V_load_1"/></StgValue>
</operation>

<operation id="928" st_id="26" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="9" op_0_bw="5">
<![CDATA[
conv2_w3:233  %K2_W_V_0_1_load = load i9* %K2_W_V_0_1_addr, align 2

]]></Node>
<StgValue><ssdm name="K2_W_V_0_1_load"/></StgValue>
</operation>

<operation id="929" st_id="26" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="9" op_0_bw="5">
<![CDATA[
conv2_w3:242  %K2_W_V_0_2_load = load i9* %K2_W_V_0_2_addr, align 2

]]></Node>
<StgValue><ssdm name="K2_W_V_0_2_load"/></StgValue>
</operation>

<operation id="930" st_id="26" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="9" op_0_bw="5">
<![CDATA[
conv2_w3:251  %K2_W_V_0_3_load = load i9* %K2_W_V_0_3_addr, align 2

]]></Node>
<StgValue><ssdm name="K2_W_V_0_3_load"/></StgValue>
</operation>

<operation id="931" st_id="26" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="8" op_0_bw="5">
<![CDATA[
conv2_w3:260  %K2_W_V_0_4_load = load i8* %K2_W_V_0_4_addr, align 1

]]></Node>
<StgValue><ssdm name="K2_W_V_0_4_load"/></StgValue>
</operation>

<operation id="932" st_id="26" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="9" op_0_bw="5">
<![CDATA[
conv2_w3:269  %K2_W_V_0_5_load = load i9* %K2_W_V_0_5_addr, align 2

]]></Node>
<StgValue><ssdm name="K2_W_V_0_5_load"/></StgValue>
</operation>

<operation id="933" st_id="26" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="9" op_0_bw="5">
<![CDATA[
conv2_w3:279  %K2_W_V_1_0_load = load i9* %K2_W_V_1_0_addr, align 2

]]></Node>
<StgValue><ssdm name="K2_W_V_1_0_load"/></StgValue>
</operation>

<operation id="934" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="16" op_0_bw="11">
<![CDATA[
conv2_w3:281  %C2_out_V_load_13 = load i16* %C2_out_V_addr_14, align 2

]]></Node>
<StgValue><ssdm name="C2_out_V_load_13"/></StgValue>
</operation>

<operation id="935" st_id="26" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="9" op_0_bw="5">
<![CDATA[
conv2_w3:286  %K2_W_V_1_1_load = load i9* %K2_W_V_1_1_addr, align 2

]]></Node>
<StgValue><ssdm name="K2_W_V_1_1_load"/></StgValue>
</operation>

<operation id="936" st_id="26" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="9" op_0_bw="5">
<![CDATA[
conv2_w3:293  %K2_W_V_1_2_load = load i9* %K2_W_V_1_2_addr, align 2

]]></Node>
<StgValue><ssdm name="K2_W_V_1_2_load"/></StgValue>
</operation>

<operation id="937" st_id="26" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="9" op_0_bw="5">
<![CDATA[
conv2_w3:300  %K2_W_V_1_3_load = load i9* %K2_W_V_1_3_addr, align 2

]]></Node>
<StgValue><ssdm name="K2_W_V_1_3_load"/></StgValue>
</operation>

<operation id="938" st_id="26" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="8" op_0_bw="5">
<![CDATA[
conv2_w3:307  %K2_W_V_1_4_load = load i8* %K2_W_V_1_4_addr, align 1

]]></Node>
<StgValue><ssdm name="K2_W_V_1_4_load"/></StgValue>
</operation>

<operation id="939" st_id="26" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="9" op_0_bw="5">
<![CDATA[
conv2_w3:314  %K2_W_V_1_5_load = load i9* %K2_W_V_1_5_addr, align 2

]]></Node>
<StgValue><ssdm name="K2_W_V_1_5_load"/></StgValue>
</operation>

<operation id="940" st_id="26" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="9" op_0_bw="5">
<![CDATA[
conv2_w3:323  %K2_W_V_2_0_load = load i9* %K2_W_V_2_0_addr, align 2

]]></Node>
<StgValue><ssdm name="K2_W_V_2_0_load"/></StgValue>
</operation>

<operation id="941" st_id="26" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="9" op_0_bw="5">
<![CDATA[
conv2_w3:330  %K2_W_V_2_1_load = load i9* %K2_W_V_2_1_addr, align 2

]]></Node>
<StgValue><ssdm name="K2_W_V_2_1_load"/></StgValue>
</operation>

<operation id="942" st_id="26" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1114" bw="9" op_0_bw="5">
<![CDATA[
conv2_w3:337  %K2_W_V_2_2_load = load i9* %K2_W_V_2_2_addr, align 2

]]></Node>
<StgValue><ssdm name="K2_W_V_2_2_load"/></StgValue>
</operation>

<operation id="943" st_id="26" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="9" op_0_bw="5">
<![CDATA[
conv2_w3:344  %K2_W_V_2_3_load = load i9* %K2_W_V_2_3_addr, align 2

]]></Node>
<StgValue><ssdm name="K2_W_V_2_3_load"/></StgValue>
</operation>

<operation id="944" st_id="26" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1128" bw="8" op_0_bw="5">
<![CDATA[
conv2_w3:351  %K2_W_V_2_4_load = load i8* %K2_W_V_2_4_addr, align 1

]]></Node>
<StgValue><ssdm name="K2_W_V_2_4_load"/></StgValue>
</operation>

<operation id="945" st_id="26" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1135" bw="9" op_0_bw="5">
<![CDATA[
conv2_w3:358  %K2_W_V_2_5_load = load i9* %K2_W_V_2_5_addr, align 2

]]></Node>
<StgValue><ssdm name="K2_W_V_2_5_load"/></StgValue>
</operation>

<operation id="946" st_id="26" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1144" bw="9" op_0_bw="5">
<![CDATA[
conv2_w3:367  %K2_W_V_3_0_load = load i9* %K2_W_V_3_0_addr, align 2

]]></Node>
<StgValue><ssdm name="K2_W_V_3_0_load"/></StgValue>
</operation>

<operation id="947" st_id="26" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="8" op_0_bw="5">
<![CDATA[
conv2_w3:374  %K2_W_V_3_1_load = load i8* %K2_W_V_3_1_addr, align 1

]]></Node>
<StgValue><ssdm name="K2_W_V_3_1_load"/></StgValue>
</operation>

<operation id="948" st_id="26" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="9" op_0_bw="5">
<![CDATA[
conv2_w3:381  %K2_W_V_3_2_load = load i9* %K2_W_V_3_2_addr, align 2

]]></Node>
<StgValue><ssdm name="K2_W_V_3_2_load"/></StgValue>
</operation>

<operation id="949" st_id="26" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1165" bw="9" op_0_bw="5">
<![CDATA[
conv2_w3:388  %K2_W_V_3_3_load = load i9* %K2_W_V_3_3_addr, align 2

]]></Node>
<StgValue><ssdm name="K2_W_V_3_3_load"/></StgValue>
</operation>

<operation id="950" st_id="26" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="8" op_0_bw="5">
<![CDATA[
conv2_w3:395  %K2_W_V_3_4_load = load i8* %K2_W_V_3_4_addr, align 1

]]></Node>
<StgValue><ssdm name="K2_W_V_3_4_load"/></StgValue>
</operation>

<operation id="951" st_id="26" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="9" op_0_bw="5">
<![CDATA[
conv2_w3:402  %K2_W_V_3_5_load = load i9* %K2_W_V_3_5_addr, align 2

]]></Node>
<StgValue><ssdm name="K2_W_V_3_5_load"/></StgValue>
</operation>

<operation id="952" st_id="26" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="9" op_0_bw="5">
<![CDATA[
conv2_w3:411  %K2_W_V_4_0_load = load i9* %K2_W_V_4_0_addr, align 2

]]></Node>
<StgValue><ssdm name="K2_W_V_4_0_load"/></StgValue>
</operation>

<operation id="953" st_id="26" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1195" bw="9" op_0_bw="5">
<![CDATA[
conv2_w3:418  %K2_W_V_4_1_load = load i9* %K2_W_V_4_1_addr, align 2

]]></Node>
<StgValue><ssdm name="K2_W_V_4_1_load"/></StgValue>
</operation>

<operation id="954" st_id="26" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1202" bw="9" op_0_bw="5">
<![CDATA[
conv2_w3:425  %K2_W_V_4_2_load = load i9* %K2_W_V_4_2_addr, align 2

]]></Node>
<StgValue><ssdm name="K2_W_V_4_2_load"/></StgValue>
</operation>

<operation id="955" st_id="26" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1209" bw="9" op_0_bw="5">
<![CDATA[
conv2_w3:432  %K2_W_V_4_3_load = load i9* %K2_W_V_4_3_addr, align 2

]]></Node>
<StgValue><ssdm name="K2_W_V_4_3_load"/></StgValue>
</operation>

<operation id="956" st_id="26" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1216" bw="9" op_0_bw="5">
<![CDATA[
conv2_w3:439  %K2_W_V_4_4_load = load i9* %K2_W_V_4_4_addr, align 2

]]></Node>
<StgValue><ssdm name="K2_W_V_4_4_load"/></StgValue>
</operation>

<operation id="957" st_id="26" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1223" bw="9" op_0_bw="5">
<![CDATA[
conv2_w3:446  %K2_W_V_4_5_load = load i9* %K2_W_V_4_5_addr, align 2

]]></Node>
<StgValue><ssdm name="K2_W_V_4_5_load"/></StgValue>
</operation>

<operation id="958" st_id="26" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1232" bw="9" op_0_bw="5">
<![CDATA[
conv2_w3:455  %K2_W_V_5_0_load = load i9* %K2_W_V_5_0_addr, align 2

]]></Node>
<StgValue><ssdm name="K2_W_V_5_0_load"/></StgValue>
</operation>

<operation id="959" st_id="26" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="9" op_0_bw="5">
<![CDATA[
conv2_w3:462  %K2_W_V_5_1_load = load i9* %K2_W_V_5_1_addr, align 2

]]></Node>
<StgValue><ssdm name="K2_W_V_5_1_load"/></StgValue>
</operation>

<operation id="960" st_id="26" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1246" bw="9" op_0_bw="5">
<![CDATA[
conv2_w3:469  %K2_W_V_5_2_load = load i9* %K2_W_V_5_2_addr, align 2

]]></Node>
<StgValue><ssdm name="K2_W_V_5_2_load"/></StgValue>
</operation>

<operation id="961" st_id="26" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="9" op_0_bw="5">
<![CDATA[
conv2_w3:476  %K2_W_V_5_3_load = load i9* %K2_W_V_5_3_addr, align 2

]]></Node>
<StgValue><ssdm name="K2_W_V_5_3_load"/></StgValue>
</operation>

<operation id="962" st_id="26" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1260" bw="8" op_0_bw="5">
<![CDATA[
conv2_w3:483  %K2_W_V_5_4_load = load i8* %K2_W_V_5_4_addr, align 1

]]></Node>
<StgValue><ssdm name="K2_W_V_5_4_load"/></StgValue>
</operation>

<operation id="963" st_id="26" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1267" bw="9" op_0_bw="5">
<![CDATA[
conv2_w3:490  %K2_W_V_5_5_load = load i9* %K2_W_V_5_5_addr, align 2

]]></Node>
<StgValue><ssdm name="K2_W_V_5_5_load"/></StgValue>
</operation>

<operation id="964" st_id="26" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1276" bw="9" op_0_bw="5">
<![CDATA[
conv2_w3:499  %K2_W_V_6_0_load = load i9* %K2_W_V_6_0_addr, align 2

]]></Node>
<StgValue><ssdm name="K2_W_V_6_0_load"/></StgValue>
</operation>

<operation id="965" st_id="26" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1283" bw="9" op_0_bw="5">
<![CDATA[
conv2_w3:506  %K2_W_V_6_1_load = load i9* %K2_W_V_6_1_addr, align 2

]]></Node>
<StgValue><ssdm name="K2_W_V_6_1_load"/></StgValue>
</operation>

<operation id="966" st_id="26" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="9" op_0_bw="5">
<![CDATA[
conv2_w3:513  %K2_W_V_6_2_load = load i9* %K2_W_V_6_2_addr, align 2

]]></Node>
<StgValue><ssdm name="K2_W_V_6_2_load"/></StgValue>
</operation>

<operation id="967" st_id="26" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1297" bw="9" op_0_bw="5">
<![CDATA[
conv2_w3:520  %K2_W_V_6_3_load = load i9* %K2_W_V_6_3_addr, align 2

]]></Node>
<StgValue><ssdm name="K2_W_V_6_3_load"/></StgValue>
</operation>

<operation id="968" st_id="26" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="8" op_0_bw="5">
<![CDATA[
conv2_w3:527  %K2_W_V_6_4_load = load i8* %K2_W_V_6_4_addr, align 1

]]></Node>
<StgValue><ssdm name="K2_W_V_6_4_load"/></StgValue>
</operation>

<operation id="969" st_id="26" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1311" bw="9" op_0_bw="5">
<![CDATA[
conv2_w3:534  %K2_W_V_6_5_load = load i9* %K2_W_V_6_5_addr, align 2

]]></Node>
<StgValue><ssdm name="K2_W_V_6_5_load"/></StgValue>
</operation>

<operation id="970" st_id="26" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1320" bw="9" op_0_bw="5">
<![CDATA[
conv2_w3:543  %K2_W_V_7_0_load = load i9* %K2_W_V_7_0_addr, align 2

]]></Node>
<StgValue><ssdm name="K2_W_V_7_0_load"/></StgValue>
</operation>

<operation id="971" st_id="26" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1327" bw="8" op_0_bw="5">
<![CDATA[
conv2_w3:550  %K2_W_V_7_1_load = load i8* %K2_W_V_7_1_addr, align 1

]]></Node>
<StgValue><ssdm name="K2_W_V_7_1_load"/></StgValue>
</operation>

<operation id="972" st_id="26" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1334" bw="9" op_0_bw="5">
<![CDATA[
conv2_w3:557  %K2_W_V_7_2_load = load i9* %K2_W_V_7_2_addr, align 2

]]></Node>
<StgValue><ssdm name="K2_W_V_7_2_load"/></StgValue>
</operation>

<operation id="973" st_id="26" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1341" bw="8" op_0_bw="5">
<![CDATA[
conv2_w3:564  %K2_W_V_7_3_load = load i8* %K2_W_V_7_3_addr, align 1

]]></Node>
<StgValue><ssdm name="K2_W_V_7_3_load"/></StgValue>
</operation>

<operation id="974" st_id="26" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1348" bw="8" op_0_bw="5">
<![CDATA[
conv2_w3:571  %K2_W_V_7_4_load = load i8* %K2_W_V_7_4_addr, align 1

]]></Node>
<StgValue><ssdm name="K2_W_V_7_4_load"/></StgValue>
</operation>

<operation id="975" st_id="26" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1355" bw="9" op_0_bw="5">
<![CDATA[
conv2_w3:578  %K2_W_V_7_5_load = load i9* %K2_W_V_7_5_addr, align 2

]]></Node>
<StgValue><ssdm name="K2_W_V_7_5_load"/></StgValue>
</operation>

<operation id="976" st_id="26" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1364" bw="9" op_0_bw="5">
<![CDATA[
conv2_w3:587  %K2_W_V_8_0_load = load i9* %K2_W_V_8_0_addr, align 2

]]></Node>
<StgValue><ssdm name="K2_W_V_8_0_load"/></StgValue>
</operation>

<operation id="977" st_id="26" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1371" bw="8" op_0_bw="5">
<![CDATA[
conv2_w3:594  %K2_W_V_8_1_load = load i8* %K2_W_V_8_1_addr, align 1

]]></Node>
<StgValue><ssdm name="K2_W_V_8_1_load"/></StgValue>
</operation>

<operation id="978" st_id="26" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1378" bw="9" op_0_bw="5">
<![CDATA[
conv2_w3:601  %K2_W_V_8_2_load = load i9* %K2_W_V_8_2_addr, align 2

]]></Node>
<StgValue><ssdm name="K2_W_V_8_2_load"/></StgValue>
</operation>

<operation id="979" st_id="26" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1385" bw="9" op_0_bw="5">
<![CDATA[
conv2_w3:608  %K2_W_V_8_3_load = load i9* %K2_W_V_8_3_addr, align 2

]]></Node>
<StgValue><ssdm name="K2_W_V_8_3_load"/></StgValue>
</operation>

<operation id="980" st_id="26" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1392" bw="9" op_0_bw="5">
<![CDATA[
conv2_w3:615  %K2_W_V_8_4_load = load i9* %K2_W_V_8_4_addr, align 2

]]></Node>
<StgValue><ssdm name="K2_W_V_8_4_load"/></StgValue>
</operation>

<operation id="981" st_id="26" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1399" bw="9" op_0_bw="5">
<![CDATA[
conv2_w3:622  %K2_W_V_8_5_load = load i9* %K2_W_V_8_5_addr, align 2

]]></Node>
<StgValue><ssdm name="K2_W_V_8_5_load"/></StgValue>
</operation>

<operation id="982" st_id="26" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1408" bw="9" op_0_bw="5">
<![CDATA[
conv2_w3:631  %K2_W_V_9_0_load = load i9* %K2_W_V_9_0_addr, align 2

]]></Node>
<StgValue><ssdm name="K2_W_V_9_0_load"/></StgValue>
</operation>

<operation id="983" st_id="26" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="8" op_0_bw="5">
<![CDATA[
conv2_w3:638  %K2_W_V_9_1_load = load i8* %K2_W_V_9_1_addr, align 1

]]></Node>
<StgValue><ssdm name="K2_W_V_9_1_load"/></StgValue>
</operation>

<operation id="984" st_id="26" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1422" bw="9" op_0_bw="5">
<![CDATA[
conv2_w3:645  %K2_W_V_9_2_load = load i9* %K2_W_V_9_2_addr, align 2

]]></Node>
<StgValue><ssdm name="K2_W_V_9_2_load"/></StgValue>
</operation>

<operation id="985" st_id="26" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1429" bw="9" op_0_bw="5">
<![CDATA[
conv2_w3:652  %K2_W_V_9_3_load = load i9* %K2_W_V_9_3_addr, align 2

]]></Node>
<StgValue><ssdm name="K2_W_V_9_3_load"/></StgValue>
</operation>

<operation id="986" st_id="26" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1436" bw="8" op_0_bw="5">
<![CDATA[
conv2_w3:659  %K2_W_V_9_4_load = load i8* %K2_W_V_9_4_addr, align 1

]]></Node>
<StgValue><ssdm name="K2_W_V_9_4_load"/></StgValue>
</operation>

<operation id="987" st_id="26" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1443" bw="9" op_0_bw="5">
<![CDATA[
conv2_w3:666  %K2_W_V_9_5_load = load i9* %K2_W_V_9_5_addr, align 2

]]></Node>
<StgValue><ssdm name="K2_W_V_9_5_load"/></StgValue>
</operation>

<operation id="988" st_id="26" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1452" bw="8" op_0_bw="5">
<![CDATA[
conv2_w3:675  %K2_W_V_10_0_load = load i8* %K2_W_V_10_0_addr, align 1

]]></Node>
<StgValue><ssdm name="K2_W_V_10_0_load"/></StgValue>
</operation>

<operation id="989" st_id="26" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1459" bw="8" op_0_bw="5">
<![CDATA[
conv2_w3:682  %K2_W_V_10_1_load = load i8* %K2_W_V_10_1_addr, align 1

]]></Node>
<StgValue><ssdm name="K2_W_V_10_1_load"/></StgValue>
</operation>

<operation id="990" st_id="26" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1466" bw="8" op_0_bw="5">
<![CDATA[
conv2_w3:689  %K2_W_V_10_2_load = load i8* %K2_W_V_10_2_addr, align 1

]]></Node>
<StgValue><ssdm name="K2_W_V_10_2_load"/></StgValue>
</operation>

<operation id="991" st_id="26" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1473" bw="9" op_0_bw="5">
<![CDATA[
conv2_w3:696  %K2_W_V_10_3_load = load i9* %K2_W_V_10_3_addr, align 2

]]></Node>
<StgValue><ssdm name="K2_W_V_10_3_load"/></StgValue>
</operation>

<operation id="992" st_id="26" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1480" bw="8" op_0_bw="5">
<![CDATA[
conv2_w3:703  %K2_W_V_10_4_load = load i8* %K2_W_V_10_4_addr, align 1

]]></Node>
<StgValue><ssdm name="K2_W_V_10_4_load"/></StgValue>
</operation>

<operation id="993" st_id="26" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1487" bw="8" op_0_bw="5">
<![CDATA[
conv2_w3:710  %K2_W_V_10_5_load = load i8* %K2_W_V_10_5_addr, align 1

]]></Node>
<StgValue><ssdm name="K2_W_V_10_5_load"/></StgValue>
</operation>

<operation id="994" st_id="26" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1496" bw="9" op_0_bw="5">
<![CDATA[
conv2_w3:719  %K2_W_V_11_0_load = load i9* %K2_W_V_11_0_addr, align 2

]]></Node>
<StgValue><ssdm name="K2_W_V_11_0_load"/></StgValue>
</operation>

<operation id="995" st_id="26" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1503" bw="9" op_0_bw="5">
<![CDATA[
conv2_w3:726  %K2_W_V_11_1_load = load i9* %K2_W_V_11_1_addr, align 2

]]></Node>
<StgValue><ssdm name="K2_W_V_11_1_load"/></StgValue>
</operation>

<operation id="996" st_id="26" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1510" bw="9" op_0_bw="5">
<![CDATA[
conv2_w3:733  %K2_W_V_11_2_load = load i9* %K2_W_V_11_2_addr, align 2

]]></Node>
<StgValue><ssdm name="K2_W_V_11_2_load"/></StgValue>
</operation>

<operation id="997" st_id="26" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1517" bw="9" op_0_bw="5">
<![CDATA[
conv2_w3:740  %K2_W_V_11_3_load = load i9* %K2_W_V_11_3_addr, align 2

]]></Node>
<StgValue><ssdm name="K2_W_V_11_3_load"/></StgValue>
</operation>

<operation id="998" st_id="26" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1524" bw="9" op_0_bw="5">
<![CDATA[
conv2_w3:747  %K2_W_V_11_4_load = load i9* %K2_W_V_11_4_addr, align 2

]]></Node>
<StgValue><ssdm name="K2_W_V_11_4_load"/></StgValue>
</operation>

<operation id="999" st_id="26" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1531" bw="9" op_0_bw="5">
<![CDATA[
conv2_w3:754  %K2_W_V_11_5_load = load i9* %K2_W_V_11_5_addr, align 2

]]></Node>
<StgValue><ssdm name="K2_W_V_11_5_load"/></StgValue>
</operation>

<operation id="1000" st_id="26" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1540" bw="9" op_0_bw="5">
<![CDATA[
conv2_w3:763  %K2_W_V_12_0_load = load i9* %K2_W_V_12_0_addr, align 2

]]></Node>
<StgValue><ssdm name="K2_W_V_12_0_load"/></StgValue>
</operation>

<operation id="1001" st_id="26" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1547" bw="8" op_0_bw="5">
<![CDATA[
conv2_w3:770  %K2_W_V_12_1_load = load i8* %K2_W_V_12_1_addr, align 1

]]></Node>
<StgValue><ssdm name="K2_W_V_12_1_load"/></StgValue>
</operation>

<operation id="1002" st_id="26" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1554" bw="8" op_0_bw="5">
<![CDATA[
conv2_w3:777  %K2_W_V_12_2_load = load i8* %K2_W_V_12_2_addr, align 1

]]></Node>
<StgValue><ssdm name="K2_W_V_12_2_load"/></StgValue>
</operation>

<operation id="1003" st_id="26" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1561" bw="9" op_0_bw="5">
<![CDATA[
conv2_w3:784  %K2_W_V_12_3_load = load i9* %K2_W_V_12_3_addr, align 2

]]></Node>
<StgValue><ssdm name="K2_W_V_12_3_load"/></StgValue>
</operation>

<operation id="1004" st_id="26" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1568" bw="8" op_0_bw="5">
<![CDATA[
conv2_w3:791  %K2_W_V_12_4_load = load i8* %K2_W_V_12_4_addr, align 1

]]></Node>
<StgValue><ssdm name="K2_W_V_12_4_load"/></StgValue>
</operation>

<operation id="1005" st_id="26" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1575" bw="9" op_0_bw="5">
<![CDATA[
conv2_w3:798  %K2_W_V_12_5_load = load i9* %K2_W_V_12_5_addr, align 2

]]></Node>
<StgValue><ssdm name="K2_W_V_12_5_load"/></StgValue>
</operation>

<operation id="1006" st_id="26" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1584" bw="8" op_0_bw="5">
<![CDATA[
conv2_w3:807  %K2_W_V_13_0_load = load i8* %K2_W_V_13_0_addr, align 1

]]></Node>
<StgValue><ssdm name="K2_W_V_13_0_load"/></StgValue>
</operation>

<operation id="1007" st_id="26" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1591" bw="8" op_0_bw="5">
<![CDATA[
conv2_w3:814  %K2_W_V_13_1_load = load i8* %K2_W_V_13_1_addr, align 1

]]></Node>
<StgValue><ssdm name="K2_W_V_13_1_load"/></StgValue>
</operation>

<operation id="1008" st_id="26" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1598" bw="9" op_0_bw="5">
<![CDATA[
conv2_w3:821  %K2_W_V_13_2_load = load i9* %K2_W_V_13_2_addr, align 2

]]></Node>
<StgValue><ssdm name="K2_W_V_13_2_load"/></StgValue>
</operation>

<operation id="1009" st_id="26" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1605" bw="9" op_0_bw="5">
<![CDATA[
conv2_w3:828  %K2_W_V_13_3_load = load i9* %K2_W_V_13_3_addr, align 2

]]></Node>
<StgValue><ssdm name="K2_W_V_13_3_load"/></StgValue>
</operation>

<operation id="1010" st_id="26" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1612" bw="8" op_0_bw="5">
<![CDATA[
conv2_w3:835  %K2_W_V_13_4_load = load i8* %K2_W_V_13_4_addr, align 1

]]></Node>
<StgValue><ssdm name="K2_W_V_13_4_load"/></StgValue>
</operation>

<operation id="1011" st_id="26" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1619" bw="9" op_0_bw="5">
<![CDATA[
conv2_w3:842  %K2_W_V_13_5_load = load i9* %K2_W_V_13_5_addr, align 2

]]></Node>
<StgValue><ssdm name="K2_W_V_13_5_load"/></StgValue>
</operation>

<operation id="1012" st_id="26" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1628" bw="9" op_0_bw="5">
<![CDATA[
conv2_w3:851  %K2_W_V_14_0_load = load i9* %K2_W_V_14_0_addr, align 2

]]></Node>
<StgValue><ssdm name="K2_W_V_14_0_load"/></StgValue>
</operation>

<operation id="1013" st_id="26" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1635" bw="8" op_0_bw="5">
<![CDATA[
conv2_w3:858  %K2_W_V_14_1_load = load i8* %K2_W_V_14_1_addr, align 1

]]></Node>
<StgValue><ssdm name="K2_W_V_14_1_load"/></StgValue>
</operation>

<operation id="1014" st_id="26" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1642" bw="8" op_0_bw="5">
<![CDATA[
conv2_w3:865  %K2_W_V_14_2_load = load i8* %K2_W_V_14_2_addr, align 1

]]></Node>
<StgValue><ssdm name="K2_W_V_14_2_load"/></StgValue>
</operation>

<operation id="1015" st_id="26" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1649" bw="8" op_0_bw="5">
<![CDATA[
conv2_w3:872  %K2_W_V_14_3_load = load i8* %K2_W_V_14_3_addr, align 1

]]></Node>
<StgValue><ssdm name="K2_W_V_14_3_load"/></StgValue>
</operation>

<operation id="1016" st_id="26" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1656" bw="8" op_0_bw="5">
<![CDATA[
conv2_w3:879  %K2_W_V_14_4_load = load i8* %K2_W_V_14_4_addr, align 1

]]></Node>
<StgValue><ssdm name="K2_W_V_14_4_load"/></StgValue>
</operation>

<operation id="1017" st_id="26" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1663" bw="9" op_0_bw="5">
<![CDATA[
conv2_w3:886  %K2_W_V_14_5_load = load i9* %K2_W_V_14_5_addr, align 2

]]></Node>
<StgValue><ssdm name="K2_W_V_14_5_load"/></StgValue>
</operation>

<operation id="1018" st_id="26" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1672" bw="9" op_0_bw="5">
<![CDATA[
conv2_w3:895  %K2_W_V_15_0_load = load i9* %K2_W_V_15_0_addr, align 2

]]></Node>
<StgValue><ssdm name="K2_W_V_15_0_load"/></StgValue>
</operation>

<operation id="1019" st_id="26" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1679" bw="8" op_0_bw="5">
<![CDATA[
conv2_w3:902  %K2_W_V_15_1_load = load i8* %K2_W_V_15_1_addr, align 1

]]></Node>
<StgValue><ssdm name="K2_W_V_15_1_load"/></StgValue>
</operation>

<operation id="1020" st_id="26" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1686" bw="8" op_0_bw="5">
<![CDATA[
conv2_w3:909  %K2_W_V_15_2_load = load i8* %K2_W_V_15_2_addr, align 1

]]></Node>
<StgValue><ssdm name="K2_W_V_15_2_load"/></StgValue>
</operation>

<operation id="1021" st_id="26" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1693" bw="9" op_0_bw="5">
<![CDATA[
conv2_w3:916  %K2_W_V_15_3_load = load i9* %K2_W_V_15_3_addr, align 2

]]></Node>
<StgValue><ssdm name="K2_W_V_15_3_load"/></StgValue>
</operation>

<operation id="1022" st_id="26" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1700" bw="9" op_0_bw="5">
<![CDATA[
conv2_w3:923  %K2_W_V_15_4_load = load i9* %K2_W_V_15_4_addr, align 2

]]></Node>
<StgValue><ssdm name="K2_W_V_15_4_load"/></StgValue>
</operation>

<operation id="1023" st_id="26" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1707" bw="9" op_0_bw="5">
<![CDATA[
conv2_w3:930  %K2_W_V_15_5_load = load i9* %K2_W_V_15_5_addr, align 2

]]></Node>
<StgValue><ssdm name="K2_W_V_15_5_load"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="1024" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
conv2_w3:31  %or_ln1265_2 = or i12 %tmp_67_cast, 2

]]></Node>
<StgValue><ssdm name="or_ln1265_2"/></StgValue>
</operation>

<operation id="1025" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="64" op_0_bw="12">
<![CDATA[
conv2_w3:32  %zext_ln1265_15 = zext i12 %or_ln1265_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1265_15"/></StgValue>
</operation>

<operation id="1026" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv2_w3:33  %C2_out_V_addr_15 = getelementptr [1600 x i16]* @C2_out_V, i64 0, i64 %zext_ln1265_15

]]></Node>
<StgValue><ssdm name="C2_out_V_addr_15"/></StgValue>
</operation>

<operation id="1027" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
conv2_w3:34  %or_ln1265_3 = or i12 %tmp_67_cast, 3

]]></Node>
<StgValue><ssdm name="or_ln1265_3"/></StgValue>
</operation>

<operation id="1028" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="64" op_0_bw="12">
<![CDATA[
conv2_w3:35  %zext_ln1265_16 = zext i12 %or_ln1265_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1265_16"/></StgValue>
</operation>

<operation id="1029" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv2_w3:36  %C2_out_V_addr_16 = getelementptr [1600 x i16]* @C2_out_V, i64 0, i64 %zext_ln1265_16

]]></Node>
<StgValue><ssdm name="C2_out_V_addr_16"/></StgValue>
</operation>

<operation id="1030" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
conv2_w3:112  %add_ln1116_1 = add i12 2, %sub_ln1116_1

]]></Node>
<StgValue><ssdm name="add_ln1116_1"/></StgValue>
</operation>

<operation id="1031" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="64" op_0_bw="12">
<![CDATA[
conv2_w3:113  %zext_ln1116_4 = zext i12 %add_ln1116_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_4"/></StgValue>
</operation>

<operation id="1032" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv2_w3:114  %P1_out_V_addr_3 = getelementptr [1176 x i16]* @P1_out_V, i64 0, i64 %zext_ln1116_4

]]></Node>
<StgValue><ssdm name="P1_out_V_addr_3"/></StgValue>
</operation>

<operation id="1033" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
conv2_w3:115  %add_ln1116_2 = add i12 3, %sub_ln1116_1

]]></Node>
<StgValue><ssdm name="add_ln1116_2"/></StgValue>
</operation>

<operation id="1034" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="64" op_0_bw="12">
<![CDATA[
conv2_w3:116  %zext_ln1116_5 = zext i12 %add_ln1116_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_5"/></StgValue>
</operation>

<operation id="1035" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv2_w3:117  %P1_out_V_addr_4 = getelementptr [1176 x i16]* @P1_out_V, i64 0, i64 %zext_ln1116_5

]]></Node>
<StgValue><ssdm name="P1_out_V_addr_4"/></StgValue>
</operation>

<operation id="1036" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
conv2_w3:118  %add_ln1116_3 = add i12 4, %sub_ln1116_1

]]></Node>
<StgValue><ssdm name="add_ln1116_3"/></StgValue>
</operation>

<operation id="1037" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
conv2_w3:121  %add_ln1116_4 = add i12 5, %sub_ln1116_1

]]></Node>
<StgValue><ssdm name="add_ln1116_4"/></StgValue>
</operation>

<operation id="1038" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="16" op_0_bw="11">
<![CDATA[
conv2_w3:223  %P1_out_V_load = load i16* %P1_out_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="P1_out_V_load"/></StgValue>
</operation>

<operation id="1039" st_id="27" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="9" op_0_bw="5">
<![CDATA[
conv2_w3:224  %K2_W_V_0_0_load = load i9* %K2_W_V_0_0_addr, align 2

]]></Node>
<StgValue><ssdm name="K2_W_V_0_0_load"/></StgValue>
</operation>

<operation id="1040" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="25" op_0_bw="16">
<![CDATA[
conv2_w3:225  %sext_ln1118_27 = sext i16 %P1_out_V_load to i25

]]></Node>
<StgValue><ssdm name="sext_ln1118_27"/></StgValue>
</operation>

<operation id="1041" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="25" op_0_bw="9">
<![CDATA[
conv2_w3:226  %sext_ln1265_7 = sext i9 %K2_W_V_0_0_load to i25

]]></Node>
<StgValue><ssdm name="sext_ln1265_7"/></StgValue>
</operation>

<operation id="1042" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="16" op_0_bw="11">
<![CDATA[
conv2_w3:227  %C2_out_V_load_12 = load i16* %C2_out_V_addr_13, align 16

]]></Node>
<StgValue><ssdm name="C2_out_V_load_12"/></StgValue>
</operation>

<operation id="1043" st_id="27" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
conv2_w3:229  %mul_ln1192_14 = mul i25 %sext_ln1265_7, %sext_ln1118_27

]]></Node>
<StgValue><ssdm name="mul_ln1192_14"/></StgValue>
</operation>

<operation id="1044" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1009" bw="16" op_0_bw="11">
<![CDATA[
conv2_w3:232  %P1_out_V_load_1 = load i16* %P1_out_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="P1_out_V_load_1"/></StgValue>
</operation>

<operation id="1045" st_id="27" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="9" op_0_bw="5">
<![CDATA[
conv2_w3:233  %K2_W_V_0_1_load = load i9* %K2_W_V_0_1_addr, align 2

]]></Node>
<StgValue><ssdm name="K2_W_V_0_1_load"/></StgValue>
</operation>

<operation id="1046" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="25" op_0_bw="16">
<![CDATA[
conv2_w3:234  %sext_ln1118_28 = sext i16 %P1_out_V_load_1 to i25

]]></Node>
<StgValue><ssdm name="sext_ln1118_28"/></StgValue>
</operation>

<operation id="1047" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="25" op_0_bw="9">
<![CDATA[
conv2_w3:235  %sext_ln728 = sext i9 %K2_W_V_0_1_load to i25

]]></Node>
<StgValue><ssdm name="sext_ln728"/></StgValue>
</operation>

<operation id="1048" st_id="27" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
conv2_w3:238  %mul_ln1192_15 = mul i25 %sext_ln728, %sext_ln1118_28

]]></Node>
<StgValue><ssdm name="mul_ln1192_15"/></StgValue>
</operation>

<operation id="1049" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="16" op_0_bw="11">
<![CDATA[
conv2_w3:241  %P1_out_V_load_2 = load i16* %P1_out_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="P1_out_V_load_2"/></StgValue>
</operation>

<operation id="1050" st_id="27" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="9" op_0_bw="5">
<![CDATA[
conv2_w3:242  %K2_W_V_0_2_load = load i9* %K2_W_V_0_2_addr, align 2

]]></Node>
<StgValue><ssdm name="K2_W_V_0_2_load"/></StgValue>
</operation>

<operation id="1051" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="16" op_0_bw="11">
<![CDATA[
conv2_w3:250  %P1_out_V_load_3 = load i16* %P1_out_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="P1_out_V_load_3"/></StgValue>
</operation>

<operation id="1052" st_id="27" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="9" op_0_bw="5">
<![CDATA[
conv2_w3:251  %K2_W_V_0_3_load = load i9* %K2_W_V_0_3_addr, align 2

]]></Node>
<StgValue><ssdm name="K2_W_V_0_3_load"/></StgValue>
</operation>

<operation id="1053" st_id="27" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="8" op_0_bw="5">
<![CDATA[
conv2_w3:260  %K2_W_V_0_4_load = load i8* %K2_W_V_0_4_addr, align 1

]]></Node>
<StgValue><ssdm name="K2_W_V_0_4_load"/></StgValue>
</operation>

<operation id="1054" st_id="27" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="9" op_0_bw="5">
<![CDATA[
conv2_w3:269  %K2_W_V_0_5_load = load i9* %K2_W_V_0_5_addr, align 2

]]></Node>
<StgValue><ssdm name="K2_W_V_0_5_load"/></StgValue>
</operation>

<operation id="1055" st_id="27" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="9" op_0_bw="5">
<![CDATA[
conv2_w3:279  %K2_W_V_1_0_load = load i9* %K2_W_V_1_0_addr, align 2

]]></Node>
<StgValue><ssdm name="K2_W_V_1_0_load"/></StgValue>
</operation>

<operation id="1056" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="25" op_0_bw="9">
<![CDATA[
conv2_w3:280  %sext_ln1265_8 = sext i9 %K2_W_V_1_0_load to i25

]]></Node>
<StgValue><ssdm name="sext_ln1265_8"/></StgValue>
</operation>

<operation id="1057" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="16" op_0_bw="11">
<![CDATA[
conv2_w3:281  %C2_out_V_load_13 = load i16* %C2_out_V_addr_14, align 2

]]></Node>
<StgValue><ssdm name="C2_out_V_load_13"/></StgValue>
</operation>

<operation id="1058" st_id="27" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
conv2_w3:283  %mul_ln1192_20 = mul i25 %sext_ln1265_8, %sext_ln1118_27

]]></Node>
<StgValue><ssdm name="mul_ln1192_20"/></StgValue>
</operation>

<operation id="1059" st_id="27" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="9" op_0_bw="5">
<![CDATA[
conv2_w3:286  %K2_W_V_1_1_load = load i9* %K2_W_V_1_1_addr, align 2

]]></Node>
<StgValue><ssdm name="K2_W_V_1_1_load"/></StgValue>
</operation>

<operation id="1060" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="25" op_0_bw="9">
<![CDATA[
conv2_w3:287  %sext_ln728_5 = sext i9 %K2_W_V_1_1_load to i25

]]></Node>
<StgValue><ssdm name="sext_ln728_5"/></StgValue>
</operation>

<operation id="1061" st_id="27" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1067" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
conv2_w3:290  %mul_ln1192_21 = mul i25 %sext_ln728_5, %sext_ln1118_28

]]></Node>
<StgValue><ssdm name="mul_ln1192_21"/></StgValue>
</operation>

<operation id="1062" st_id="27" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="9" op_0_bw="5">
<![CDATA[
conv2_w3:293  %K2_W_V_1_2_load = load i9* %K2_W_V_1_2_addr, align 2

]]></Node>
<StgValue><ssdm name="K2_W_V_1_2_load"/></StgValue>
</operation>

<operation id="1063" st_id="27" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="9" op_0_bw="5">
<![CDATA[
conv2_w3:300  %K2_W_V_1_3_load = load i9* %K2_W_V_1_3_addr, align 2

]]></Node>
<StgValue><ssdm name="K2_W_V_1_3_load"/></StgValue>
</operation>

<operation id="1064" st_id="27" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="8" op_0_bw="5">
<![CDATA[
conv2_w3:307  %K2_W_V_1_4_load = load i8* %K2_W_V_1_4_addr, align 1

]]></Node>
<StgValue><ssdm name="K2_W_V_1_4_load"/></StgValue>
</operation>

<operation id="1065" st_id="27" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="9" op_0_bw="5">
<![CDATA[
conv2_w3:314  %K2_W_V_1_5_load = load i9* %K2_W_V_1_5_addr, align 2

]]></Node>
<StgValue><ssdm name="K2_W_V_1_5_load"/></StgValue>
</operation>

<operation id="1066" st_id="27" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="9" op_0_bw="5">
<![CDATA[
conv2_w3:323  %K2_W_V_2_0_load = load i9* %K2_W_V_2_0_addr, align 2

]]></Node>
<StgValue><ssdm name="K2_W_V_2_0_load"/></StgValue>
</operation>

<operation id="1067" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="25" op_0_bw="9">
<![CDATA[
conv2_w3:324  %sext_ln1265_9 = sext i9 %K2_W_V_2_0_load to i25

]]></Node>
<StgValue><ssdm name="sext_ln1265_9"/></StgValue>
</operation>

<operation id="1068" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="16" op_0_bw="11">
<![CDATA[
conv2_w3:325  %C2_out_V_load_14 = load i16* %C2_out_V_addr_15, align 4

]]></Node>
<StgValue><ssdm name="C2_out_V_load_14"/></StgValue>
</operation>

<operation id="1069" st_id="27" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
conv2_w3:327  %mul_ln1192_26 = mul i25 %sext_ln1265_9, %sext_ln1118_27

]]></Node>
<StgValue><ssdm name="mul_ln1192_26"/></StgValue>
</operation>

<operation id="1070" st_id="27" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="9" op_0_bw="5">
<![CDATA[
conv2_w3:330  %K2_W_V_2_1_load = load i9* %K2_W_V_2_1_addr, align 2

]]></Node>
<StgValue><ssdm name="K2_W_V_2_1_load"/></StgValue>
</operation>

<operation id="1071" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1108" bw="25" op_0_bw="9">
<![CDATA[
conv2_w3:331  %sext_ln728_10 = sext i9 %K2_W_V_2_1_load to i25

]]></Node>
<StgValue><ssdm name="sext_ln728_10"/></StgValue>
</operation>

<operation id="1072" st_id="27" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1111" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
conv2_w3:334  %mul_ln1192_27 = mul i25 %sext_ln728_10, %sext_ln1118_28

]]></Node>
<StgValue><ssdm name="mul_ln1192_27"/></StgValue>
</operation>

<operation id="1073" st_id="27" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1114" bw="9" op_0_bw="5">
<![CDATA[
conv2_w3:337  %K2_W_V_2_2_load = load i9* %K2_W_V_2_2_addr, align 2

]]></Node>
<StgValue><ssdm name="K2_W_V_2_2_load"/></StgValue>
</operation>

<operation id="1074" st_id="27" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="9" op_0_bw="5">
<![CDATA[
conv2_w3:344  %K2_W_V_2_3_load = load i9* %K2_W_V_2_3_addr, align 2

]]></Node>
<StgValue><ssdm name="K2_W_V_2_3_load"/></StgValue>
</operation>

<operation id="1075" st_id="27" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1128" bw="8" op_0_bw="5">
<![CDATA[
conv2_w3:351  %K2_W_V_2_4_load = load i8* %K2_W_V_2_4_addr, align 1

]]></Node>
<StgValue><ssdm name="K2_W_V_2_4_load"/></StgValue>
</operation>

<operation id="1076" st_id="27" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1135" bw="9" op_0_bw="5">
<![CDATA[
conv2_w3:358  %K2_W_V_2_5_load = load i9* %K2_W_V_2_5_addr, align 2

]]></Node>
<StgValue><ssdm name="K2_W_V_2_5_load"/></StgValue>
</operation>

<operation id="1077" st_id="27" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1144" bw="9" op_0_bw="5">
<![CDATA[
conv2_w3:367  %K2_W_V_3_0_load = load i9* %K2_W_V_3_0_addr, align 2

]]></Node>
<StgValue><ssdm name="K2_W_V_3_0_load"/></StgValue>
</operation>

<operation id="1078" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1145" bw="25" op_0_bw="9">
<![CDATA[
conv2_w3:368  %sext_ln1265_10 = sext i9 %K2_W_V_3_0_load to i25

]]></Node>
<StgValue><ssdm name="sext_ln1265_10"/></StgValue>
</operation>

<operation id="1079" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1146" bw="16" op_0_bw="11">
<![CDATA[
conv2_w3:369  %C2_out_V_load_15 = load i16* %C2_out_V_addr_16, align 2

]]></Node>
<StgValue><ssdm name="C2_out_V_load_15"/></StgValue>
</operation>

<operation id="1080" st_id="27" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
conv2_w3:371  %mul_ln1192_32 = mul i25 %sext_ln1265_10, %sext_ln1118_27

]]></Node>
<StgValue><ssdm name="mul_ln1192_32"/></StgValue>
</operation>

<operation id="1081" st_id="27" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="8" op_0_bw="5">
<![CDATA[
conv2_w3:374  %K2_W_V_3_1_load = load i8* %K2_W_V_3_1_addr, align 1

]]></Node>
<StgValue><ssdm name="K2_W_V_3_1_load"/></StgValue>
</operation>

<operation id="1082" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1152" bw="25" op_0_bw="8">
<![CDATA[
conv2_w3:375  %sext_ln728_15 = sext i8 %K2_W_V_3_1_load to i25

]]></Node>
<StgValue><ssdm name="sext_ln728_15"/></StgValue>
</operation>

<operation id="1083" st_id="27" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
conv2_w3:378  %mul_ln1192_33 = mul i25 %sext_ln728_15, %sext_ln1118_28

]]></Node>
<StgValue><ssdm name="mul_ln1192_33"/></StgValue>
</operation>

<operation id="1084" st_id="27" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="9" op_0_bw="5">
<![CDATA[
conv2_w3:381  %K2_W_V_3_2_load = load i9* %K2_W_V_3_2_addr, align 2

]]></Node>
<StgValue><ssdm name="K2_W_V_3_2_load"/></StgValue>
</operation>

<operation id="1085" st_id="27" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1165" bw="9" op_0_bw="5">
<![CDATA[
conv2_w3:388  %K2_W_V_3_3_load = load i9* %K2_W_V_3_3_addr, align 2

]]></Node>
<StgValue><ssdm name="K2_W_V_3_3_load"/></StgValue>
</operation>

<operation id="1086" st_id="27" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="8" op_0_bw="5">
<![CDATA[
conv2_w3:395  %K2_W_V_3_4_load = load i8* %K2_W_V_3_4_addr, align 1

]]></Node>
<StgValue><ssdm name="K2_W_V_3_4_load"/></StgValue>
</operation>

<operation id="1087" st_id="27" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="9" op_0_bw="5">
<![CDATA[
conv2_w3:402  %K2_W_V_3_5_load = load i9* %K2_W_V_3_5_addr, align 2

]]></Node>
<StgValue><ssdm name="K2_W_V_3_5_load"/></StgValue>
</operation>

<operation id="1088" st_id="27" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="9" op_0_bw="5">
<![CDATA[
conv2_w3:411  %K2_W_V_4_0_load = load i9* %K2_W_V_4_0_addr, align 2

]]></Node>
<StgValue><ssdm name="K2_W_V_4_0_load"/></StgValue>
</operation>

<operation id="1089" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1189" bw="25" op_0_bw="9">
<![CDATA[
conv2_w3:412  %sext_ln1265_11 = sext i9 %K2_W_V_4_0_load to i25

]]></Node>
<StgValue><ssdm name="sext_ln1265_11"/></StgValue>
</operation>

<operation id="1090" st_id="27" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
conv2_w3:415  %mul_ln1192_38 = mul i25 %sext_ln1265_11, %sext_ln1118_27

]]></Node>
<StgValue><ssdm name="mul_ln1192_38"/></StgValue>
</operation>

<operation id="1091" st_id="27" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1195" bw="9" op_0_bw="5">
<![CDATA[
conv2_w3:418  %K2_W_V_4_1_load = load i9* %K2_W_V_4_1_addr, align 2

]]></Node>
<StgValue><ssdm name="K2_W_V_4_1_load"/></StgValue>
</operation>

<operation id="1092" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1196" bw="25" op_0_bw="9">
<![CDATA[
conv2_w3:419  %sext_ln728_20 = sext i9 %K2_W_V_4_1_load to i25

]]></Node>
<StgValue><ssdm name="sext_ln728_20"/></StgValue>
</operation>

<operation id="1093" st_id="27" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1199" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
conv2_w3:422  %mul_ln1192_39 = mul i25 %sext_ln728_20, %sext_ln1118_28

]]></Node>
<StgValue><ssdm name="mul_ln1192_39"/></StgValue>
</operation>

<operation id="1094" st_id="27" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1202" bw="9" op_0_bw="5">
<![CDATA[
conv2_w3:425  %K2_W_V_4_2_load = load i9* %K2_W_V_4_2_addr, align 2

]]></Node>
<StgValue><ssdm name="K2_W_V_4_2_load"/></StgValue>
</operation>

<operation id="1095" st_id="27" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1209" bw="9" op_0_bw="5">
<![CDATA[
conv2_w3:432  %K2_W_V_4_3_load = load i9* %K2_W_V_4_3_addr, align 2

]]></Node>
<StgValue><ssdm name="K2_W_V_4_3_load"/></StgValue>
</operation>

<operation id="1096" st_id="27" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1216" bw="9" op_0_bw="5">
<![CDATA[
conv2_w3:439  %K2_W_V_4_4_load = load i9* %K2_W_V_4_4_addr, align 2

]]></Node>
<StgValue><ssdm name="K2_W_V_4_4_load"/></StgValue>
</operation>

<operation id="1097" st_id="27" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1223" bw="9" op_0_bw="5">
<![CDATA[
conv2_w3:446  %K2_W_V_4_5_load = load i9* %K2_W_V_4_5_addr, align 2

]]></Node>
<StgValue><ssdm name="K2_W_V_4_5_load"/></StgValue>
</operation>

<operation id="1098" st_id="27" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1232" bw="9" op_0_bw="5">
<![CDATA[
conv2_w3:455  %K2_W_V_5_0_load = load i9* %K2_W_V_5_0_addr, align 2

]]></Node>
<StgValue><ssdm name="K2_W_V_5_0_load"/></StgValue>
</operation>

<operation id="1099" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1233" bw="25" op_0_bw="9">
<![CDATA[
conv2_w3:456  %sext_ln1265_12 = sext i9 %K2_W_V_5_0_load to i25

]]></Node>
<StgValue><ssdm name="sext_ln1265_12"/></StgValue>
</operation>

<operation id="1100" st_id="27" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1236" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
conv2_w3:459  %mul_ln1192_44 = mul i25 %sext_ln1265_12, %sext_ln1118_27

]]></Node>
<StgValue><ssdm name="mul_ln1192_44"/></StgValue>
</operation>

<operation id="1101" st_id="27" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="9" op_0_bw="5">
<![CDATA[
conv2_w3:462  %K2_W_V_5_1_load = load i9* %K2_W_V_5_1_addr, align 2

]]></Node>
<StgValue><ssdm name="K2_W_V_5_1_load"/></StgValue>
</operation>

<operation id="1102" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1240" bw="25" op_0_bw="9">
<![CDATA[
conv2_w3:463  %sext_ln728_25 = sext i9 %K2_W_V_5_1_load to i25

]]></Node>
<StgValue><ssdm name="sext_ln728_25"/></StgValue>
</operation>

<operation id="1103" st_id="27" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1243" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
conv2_w3:466  %mul_ln1192_45 = mul i25 %sext_ln728_25, %sext_ln1118_28

]]></Node>
<StgValue><ssdm name="mul_ln1192_45"/></StgValue>
</operation>

<operation id="1104" st_id="27" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1246" bw="9" op_0_bw="5">
<![CDATA[
conv2_w3:469  %K2_W_V_5_2_load = load i9* %K2_W_V_5_2_addr, align 2

]]></Node>
<StgValue><ssdm name="K2_W_V_5_2_load"/></StgValue>
</operation>

<operation id="1105" st_id="27" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="9" op_0_bw="5">
<![CDATA[
conv2_w3:476  %K2_W_V_5_3_load = load i9* %K2_W_V_5_3_addr, align 2

]]></Node>
<StgValue><ssdm name="K2_W_V_5_3_load"/></StgValue>
</operation>

<operation id="1106" st_id="27" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1260" bw="8" op_0_bw="5">
<![CDATA[
conv2_w3:483  %K2_W_V_5_4_load = load i8* %K2_W_V_5_4_addr, align 1

]]></Node>
<StgValue><ssdm name="K2_W_V_5_4_load"/></StgValue>
</operation>

<operation id="1107" st_id="27" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1267" bw="9" op_0_bw="5">
<![CDATA[
conv2_w3:490  %K2_W_V_5_5_load = load i9* %K2_W_V_5_5_addr, align 2

]]></Node>
<StgValue><ssdm name="K2_W_V_5_5_load"/></StgValue>
</operation>

<operation id="1108" st_id="27" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1276" bw="9" op_0_bw="5">
<![CDATA[
conv2_w3:499  %K2_W_V_6_0_load = load i9* %K2_W_V_6_0_addr, align 2

]]></Node>
<StgValue><ssdm name="K2_W_V_6_0_load"/></StgValue>
</operation>

<operation id="1109" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="25" op_0_bw="9">
<![CDATA[
conv2_w3:500  %sext_ln1265_13 = sext i9 %K2_W_V_6_0_load to i25

]]></Node>
<StgValue><ssdm name="sext_ln1265_13"/></StgValue>
</operation>

<operation id="1110" st_id="27" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1280" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
conv2_w3:503  %mul_ln1192_50 = mul i25 %sext_ln1265_13, %sext_ln1118_27

]]></Node>
<StgValue><ssdm name="mul_ln1192_50"/></StgValue>
</operation>

<operation id="1111" st_id="27" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1283" bw="9" op_0_bw="5">
<![CDATA[
conv2_w3:506  %K2_W_V_6_1_load = load i9* %K2_W_V_6_1_addr, align 2

]]></Node>
<StgValue><ssdm name="K2_W_V_6_1_load"/></StgValue>
</operation>

<operation id="1112" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1284" bw="25" op_0_bw="9">
<![CDATA[
conv2_w3:507  %sext_ln728_30 = sext i9 %K2_W_V_6_1_load to i25

]]></Node>
<StgValue><ssdm name="sext_ln728_30"/></StgValue>
</operation>

<operation id="1113" st_id="27" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
conv2_w3:510  %mul_ln1192_51 = mul i25 %sext_ln728_30, %sext_ln1118_28

]]></Node>
<StgValue><ssdm name="mul_ln1192_51"/></StgValue>
</operation>

<operation id="1114" st_id="27" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="9" op_0_bw="5">
<![CDATA[
conv2_w3:513  %K2_W_V_6_2_load = load i9* %K2_W_V_6_2_addr, align 2

]]></Node>
<StgValue><ssdm name="K2_W_V_6_2_load"/></StgValue>
</operation>

<operation id="1115" st_id="27" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1297" bw="9" op_0_bw="5">
<![CDATA[
conv2_w3:520  %K2_W_V_6_3_load = load i9* %K2_W_V_6_3_addr, align 2

]]></Node>
<StgValue><ssdm name="K2_W_V_6_3_load"/></StgValue>
</operation>

<operation id="1116" st_id="27" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="8" op_0_bw="5">
<![CDATA[
conv2_w3:527  %K2_W_V_6_4_load = load i8* %K2_W_V_6_4_addr, align 1

]]></Node>
<StgValue><ssdm name="K2_W_V_6_4_load"/></StgValue>
</operation>

<operation id="1117" st_id="27" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1311" bw="9" op_0_bw="5">
<![CDATA[
conv2_w3:534  %K2_W_V_6_5_load = load i9* %K2_W_V_6_5_addr, align 2

]]></Node>
<StgValue><ssdm name="K2_W_V_6_5_load"/></StgValue>
</operation>

<operation id="1118" st_id="27" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1320" bw="9" op_0_bw="5">
<![CDATA[
conv2_w3:543  %K2_W_V_7_0_load = load i9* %K2_W_V_7_0_addr, align 2

]]></Node>
<StgValue><ssdm name="K2_W_V_7_0_load"/></StgValue>
</operation>

<operation id="1119" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1321" bw="25" op_0_bw="9">
<![CDATA[
conv2_w3:544  %sext_ln1265_14 = sext i9 %K2_W_V_7_0_load to i25

]]></Node>
<StgValue><ssdm name="sext_ln1265_14"/></StgValue>
</operation>

<operation id="1120" st_id="27" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1324" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
conv2_w3:547  %mul_ln1192_56 = mul i25 %sext_ln1265_14, %sext_ln1118_27

]]></Node>
<StgValue><ssdm name="mul_ln1192_56"/></StgValue>
</operation>

<operation id="1121" st_id="27" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1327" bw="8" op_0_bw="5">
<![CDATA[
conv2_w3:550  %K2_W_V_7_1_load = load i8* %K2_W_V_7_1_addr, align 1

]]></Node>
<StgValue><ssdm name="K2_W_V_7_1_load"/></StgValue>
</operation>

<operation id="1122" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1328" bw="25" op_0_bw="8">
<![CDATA[
conv2_w3:551  %sext_ln728_35 = sext i8 %K2_W_V_7_1_load to i25

]]></Node>
<StgValue><ssdm name="sext_ln728_35"/></StgValue>
</operation>

<operation id="1123" st_id="27" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1331" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
conv2_w3:554  %mul_ln1192_57 = mul i25 %sext_ln728_35, %sext_ln1118_28

]]></Node>
<StgValue><ssdm name="mul_ln1192_57"/></StgValue>
</operation>

<operation id="1124" st_id="27" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1334" bw="9" op_0_bw="5">
<![CDATA[
conv2_w3:557  %K2_W_V_7_2_load = load i9* %K2_W_V_7_2_addr, align 2

]]></Node>
<StgValue><ssdm name="K2_W_V_7_2_load"/></StgValue>
</operation>

<operation id="1125" st_id="27" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1341" bw="8" op_0_bw="5">
<![CDATA[
conv2_w3:564  %K2_W_V_7_3_load = load i8* %K2_W_V_7_3_addr, align 1

]]></Node>
<StgValue><ssdm name="K2_W_V_7_3_load"/></StgValue>
</operation>

<operation id="1126" st_id="27" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1348" bw="8" op_0_bw="5">
<![CDATA[
conv2_w3:571  %K2_W_V_7_4_load = load i8* %K2_W_V_7_4_addr, align 1

]]></Node>
<StgValue><ssdm name="K2_W_V_7_4_load"/></StgValue>
</operation>

<operation id="1127" st_id="27" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1355" bw="9" op_0_bw="5">
<![CDATA[
conv2_w3:578  %K2_W_V_7_5_load = load i9* %K2_W_V_7_5_addr, align 2

]]></Node>
<StgValue><ssdm name="K2_W_V_7_5_load"/></StgValue>
</operation>

<operation id="1128" st_id="27" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1364" bw="9" op_0_bw="5">
<![CDATA[
conv2_w3:587  %K2_W_V_8_0_load = load i9* %K2_W_V_8_0_addr, align 2

]]></Node>
<StgValue><ssdm name="K2_W_V_8_0_load"/></StgValue>
</operation>

<operation id="1129" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1365" bw="25" op_0_bw="9">
<![CDATA[
conv2_w3:588  %sext_ln1265_15 = sext i9 %K2_W_V_8_0_load to i25

]]></Node>
<StgValue><ssdm name="sext_ln1265_15"/></StgValue>
</operation>

<operation id="1130" st_id="27" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1368" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
conv2_w3:591  %mul_ln1192_62 = mul i25 %sext_ln1265_15, %sext_ln1118_27

]]></Node>
<StgValue><ssdm name="mul_ln1192_62"/></StgValue>
</operation>

<operation id="1131" st_id="27" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1371" bw="8" op_0_bw="5">
<![CDATA[
conv2_w3:594  %K2_W_V_8_1_load = load i8* %K2_W_V_8_1_addr, align 1

]]></Node>
<StgValue><ssdm name="K2_W_V_8_1_load"/></StgValue>
</operation>

<operation id="1132" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1372" bw="25" op_0_bw="8">
<![CDATA[
conv2_w3:595  %sext_ln728_40 = sext i8 %K2_W_V_8_1_load to i25

]]></Node>
<StgValue><ssdm name="sext_ln728_40"/></StgValue>
</operation>

<operation id="1133" st_id="27" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1375" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
conv2_w3:598  %mul_ln1192_63 = mul i25 %sext_ln728_40, %sext_ln1118_28

]]></Node>
<StgValue><ssdm name="mul_ln1192_63"/></StgValue>
</operation>

<operation id="1134" st_id="27" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1378" bw="9" op_0_bw="5">
<![CDATA[
conv2_w3:601  %K2_W_V_8_2_load = load i9* %K2_W_V_8_2_addr, align 2

]]></Node>
<StgValue><ssdm name="K2_W_V_8_2_load"/></StgValue>
</operation>

<operation id="1135" st_id="27" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1385" bw="9" op_0_bw="5">
<![CDATA[
conv2_w3:608  %K2_W_V_8_3_load = load i9* %K2_W_V_8_3_addr, align 2

]]></Node>
<StgValue><ssdm name="K2_W_V_8_3_load"/></StgValue>
</operation>

<operation id="1136" st_id="27" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1392" bw="9" op_0_bw="5">
<![CDATA[
conv2_w3:615  %K2_W_V_8_4_load = load i9* %K2_W_V_8_4_addr, align 2

]]></Node>
<StgValue><ssdm name="K2_W_V_8_4_load"/></StgValue>
</operation>

<operation id="1137" st_id="27" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1399" bw="9" op_0_bw="5">
<![CDATA[
conv2_w3:622  %K2_W_V_8_5_load = load i9* %K2_W_V_8_5_addr, align 2

]]></Node>
<StgValue><ssdm name="K2_W_V_8_5_load"/></StgValue>
</operation>

<operation id="1138" st_id="27" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1408" bw="9" op_0_bw="5">
<![CDATA[
conv2_w3:631  %K2_W_V_9_0_load = load i9* %K2_W_V_9_0_addr, align 2

]]></Node>
<StgValue><ssdm name="K2_W_V_9_0_load"/></StgValue>
</operation>

<operation id="1139" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1409" bw="25" op_0_bw="9">
<![CDATA[
conv2_w3:632  %sext_ln1265_16 = sext i9 %K2_W_V_9_0_load to i25

]]></Node>
<StgValue><ssdm name="sext_ln1265_16"/></StgValue>
</operation>

<operation id="1140" st_id="27" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1412" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
conv2_w3:635  %mul_ln1192_68 = mul i25 %sext_ln1265_16, %sext_ln1118_27

]]></Node>
<StgValue><ssdm name="mul_ln1192_68"/></StgValue>
</operation>

<operation id="1141" st_id="27" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="8" op_0_bw="5">
<![CDATA[
conv2_w3:638  %K2_W_V_9_1_load = load i8* %K2_W_V_9_1_addr, align 1

]]></Node>
<StgValue><ssdm name="K2_W_V_9_1_load"/></StgValue>
</operation>

<operation id="1142" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1416" bw="25" op_0_bw="8">
<![CDATA[
conv2_w3:639  %sext_ln728_45 = sext i8 %K2_W_V_9_1_load to i25

]]></Node>
<StgValue><ssdm name="sext_ln728_45"/></StgValue>
</operation>

<operation id="1143" st_id="27" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1419" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
conv2_w3:642  %mul_ln1192_69 = mul i25 %sext_ln728_45, %sext_ln1118_28

]]></Node>
<StgValue><ssdm name="mul_ln1192_69"/></StgValue>
</operation>

<operation id="1144" st_id="27" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1422" bw="9" op_0_bw="5">
<![CDATA[
conv2_w3:645  %K2_W_V_9_2_load = load i9* %K2_W_V_9_2_addr, align 2

]]></Node>
<StgValue><ssdm name="K2_W_V_9_2_load"/></StgValue>
</operation>

<operation id="1145" st_id="27" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1429" bw="9" op_0_bw="5">
<![CDATA[
conv2_w3:652  %K2_W_V_9_3_load = load i9* %K2_W_V_9_3_addr, align 2

]]></Node>
<StgValue><ssdm name="K2_W_V_9_3_load"/></StgValue>
</operation>

<operation id="1146" st_id="27" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1436" bw="8" op_0_bw="5">
<![CDATA[
conv2_w3:659  %K2_W_V_9_4_load = load i8* %K2_W_V_9_4_addr, align 1

]]></Node>
<StgValue><ssdm name="K2_W_V_9_4_load"/></StgValue>
</operation>

<operation id="1147" st_id="27" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1443" bw="9" op_0_bw="5">
<![CDATA[
conv2_w3:666  %K2_W_V_9_5_load = load i9* %K2_W_V_9_5_addr, align 2

]]></Node>
<StgValue><ssdm name="K2_W_V_9_5_load"/></StgValue>
</operation>

<operation id="1148" st_id="27" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1452" bw="8" op_0_bw="5">
<![CDATA[
conv2_w3:675  %K2_W_V_10_0_load = load i8* %K2_W_V_10_0_addr, align 1

]]></Node>
<StgValue><ssdm name="K2_W_V_10_0_load"/></StgValue>
</operation>

<operation id="1149" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1453" bw="25" op_0_bw="8">
<![CDATA[
conv2_w3:676  %sext_ln1265_17 = sext i8 %K2_W_V_10_0_load to i25

]]></Node>
<StgValue><ssdm name="sext_ln1265_17"/></StgValue>
</operation>

<operation id="1150" st_id="27" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1456" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
conv2_w3:679  %mul_ln1192_74 = mul i25 %sext_ln1265_17, %sext_ln1118_27

]]></Node>
<StgValue><ssdm name="mul_ln1192_74"/></StgValue>
</operation>

<operation id="1151" st_id="27" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1459" bw="8" op_0_bw="5">
<![CDATA[
conv2_w3:682  %K2_W_V_10_1_load = load i8* %K2_W_V_10_1_addr, align 1

]]></Node>
<StgValue><ssdm name="K2_W_V_10_1_load"/></StgValue>
</operation>

<operation id="1152" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1460" bw="25" op_0_bw="8">
<![CDATA[
conv2_w3:683  %sext_ln728_50 = sext i8 %K2_W_V_10_1_load to i25

]]></Node>
<StgValue><ssdm name="sext_ln728_50"/></StgValue>
</operation>

<operation id="1153" st_id="27" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1463" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
conv2_w3:686  %mul_ln1192_75 = mul i25 %sext_ln728_50, %sext_ln1118_28

]]></Node>
<StgValue><ssdm name="mul_ln1192_75"/></StgValue>
</operation>

<operation id="1154" st_id="27" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1466" bw="8" op_0_bw="5">
<![CDATA[
conv2_w3:689  %K2_W_V_10_2_load = load i8* %K2_W_V_10_2_addr, align 1

]]></Node>
<StgValue><ssdm name="K2_W_V_10_2_load"/></StgValue>
</operation>

<operation id="1155" st_id="27" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1473" bw="9" op_0_bw="5">
<![CDATA[
conv2_w3:696  %K2_W_V_10_3_load = load i9* %K2_W_V_10_3_addr, align 2

]]></Node>
<StgValue><ssdm name="K2_W_V_10_3_load"/></StgValue>
</operation>

<operation id="1156" st_id="27" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1480" bw="8" op_0_bw="5">
<![CDATA[
conv2_w3:703  %K2_W_V_10_4_load = load i8* %K2_W_V_10_4_addr, align 1

]]></Node>
<StgValue><ssdm name="K2_W_V_10_4_load"/></StgValue>
</operation>

<operation id="1157" st_id="27" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1487" bw="8" op_0_bw="5">
<![CDATA[
conv2_w3:710  %K2_W_V_10_5_load = load i8* %K2_W_V_10_5_addr, align 1

]]></Node>
<StgValue><ssdm name="K2_W_V_10_5_load"/></StgValue>
</operation>

<operation id="1158" st_id="27" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1496" bw="9" op_0_bw="5">
<![CDATA[
conv2_w3:719  %K2_W_V_11_0_load = load i9* %K2_W_V_11_0_addr, align 2

]]></Node>
<StgValue><ssdm name="K2_W_V_11_0_load"/></StgValue>
</operation>

<operation id="1159" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1497" bw="25" op_0_bw="9">
<![CDATA[
conv2_w3:720  %sext_ln1265_18 = sext i9 %K2_W_V_11_0_load to i25

]]></Node>
<StgValue><ssdm name="sext_ln1265_18"/></StgValue>
</operation>

<operation id="1160" st_id="27" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1500" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
conv2_w3:723  %mul_ln1192_80 = mul i25 %sext_ln1265_18, %sext_ln1118_27

]]></Node>
<StgValue><ssdm name="mul_ln1192_80"/></StgValue>
</operation>

<operation id="1161" st_id="27" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1503" bw="9" op_0_bw="5">
<![CDATA[
conv2_w3:726  %K2_W_V_11_1_load = load i9* %K2_W_V_11_1_addr, align 2

]]></Node>
<StgValue><ssdm name="K2_W_V_11_1_load"/></StgValue>
</operation>

<operation id="1162" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1504" bw="25" op_0_bw="9">
<![CDATA[
conv2_w3:727  %sext_ln728_55 = sext i9 %K2_W_V_11_1_load to i25

]]></Node>
<StgValue><ssdm name="sext_ln728_55"/></StgValue>
</operation>

<operation id="1163" st_id="27" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1507" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
conv2_w3:730  %mul_ln1192_81 = mul i25 %sext_ln728_55, %sext_ln1118_28

]]></Node>
<StgValue><ssdm name="mul_ln1192_81"/></StgValue>
</operation>

<operation id="1164" st_id="27" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1510" bw="9" op_0_bw="5">
<![CDATA[
conv2_w3:733  %K2_W_V_11_2_load = load i9* %K2_W_V_11_2_addr, align 2

]]></Node>
<StgValue><ssdm name="K2_W_V_11_2_load"/></StgValue>
</operation>

<operation id="1165" st_id="27" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1517" bw="9" op_0_bw="5">
<![CDATA[
conv2_w3:740  %K2_W_V_11_3_load = load i9* %K2_W_V_11_3_addr, align 2

]]></Node>
<StgValue><ssdm name="K2_W_V_11_3_load"/></StgValue>
</operation>

<operation id="1166" st_id="27" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1524" bw="9" op_0_bw="5">
<![CDATA[
conv2_w3:747  %K2_W_V_11_4_load = load i9* %K2_W_V_11_4_addr, align 2

]]></Node>
<StgValue><ssdm name="K2_W_V_11_4_load"/></StgValue>
</operation>

<operation id="1167" st_id="27" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1531" bw="9" op_0_bw="5">
<![CDATA[
conv2_w3:754  %K2_W_V_11_5_load = load i9* %K2_W_V_11_5_addr, align 2

]]></Node>
<StgValue><ssdm name="K2_W_V_11_5_load"/></StgValue>
</operation>

<operation id="1168" st_id="27" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1540" bw="9" op_0_bw="5">
<![CDATA[
conv2_w3:763  %K2_W_V_12_0_load = load i9* %K2_W_V_12_0_addr, align 2

]]></Node>
<StgValue><ssdm name="K2_W_V_12_0_load"/></StgValue>
</operation>

<operation id="1169" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1541" bw="25" op_0_bw="9">
<![CDATA[
conv2_w3:764  %sext_ln1265_19 = sext i9 %K2_W_V_12_0_load to i25

]]></Node>
<StgValue><ssdm name="sext_ln1265_19"/></StgValue>
</operation>

<operation id="1170" st_id="27" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1544" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
conv2_w3:767  %mul_ln1192_86 = mul i25 %sext_ln1265_19, %sext_ln1118_27

]]></Node>
<StgValue><ssdm name="mul_ln1192_86"/></StgValue>
</operation>

<operation id="1171" st_id="27" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1547" bw="8" op_0_bw="5">
<![CDATA[
conv2_w3:770  %K2_W_V_12_1_load = load i8* %K2_W_V_12_1_addr, align 1

]]></Node>
<StgValue><ssdm name="K2_W_V_12_1_load"/></StgValue>
</operation>

<operation id="1172" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1548" bw="25" op_0_bw="8">
<![CDATA[
conv2_w3:771  %sext_ln728_60 = sext i8 %K2_W_V_12_1_load to i25

]]></Node>
<StgValue><ssdm name="sext_ln728_60"/></StgValue>
</operation>

<operation id="1173" st_id="27" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1551" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
conv2_w3:774  %mul_ln1192_87 = mul i25 %sext_ln728_60, %sext_ln1118_28

]]></Node>
<StgValue><ssdm name="mul_ln1192_87"/></StgValue>
</operation>

<operation id="1174" st_id="27" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1554" bw="8" op_0_bw="5">
<![CDATA[
conv2_w3:777  %K2_W_V_12_2_load = load i8* %K2_W_V_12_2_addr, align 1

]]></Node>
<StgValue><ssdm name="K2_W_V_12_2_load"/></StgValue>
</operation>

<operation id="1175" st_id="27" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1561" bw="9" op_0_bw="5">
<![CDATA[
conv2_w3:784  %K2_W_V_12_3_load = load i9* %K2_W_V_12_3_addr, align 2

]]></Node>
<StgValue><ssdm name="K2_W_V_12_3_load"/></StgValue>
</operation>

<operation id="1176" st_id="27" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1568" bw="8" op_0_bw="5">
<![CDATA[
conv2_w3:791  %K2_W_V_12_4_load = load i8* %K2_W_V_12_4_addr, align 1

]]></Node>
<StgValue><ssdm name="K2_W_V_12_4_load"/></StgValue>
</operation>

<operation id="1177" st_id="27" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1575" bw="9" op_0_bw="5">
<![CDATA[
conv2_w3:798  %K2_W_V_12_5_load = load i9* %K2_W_V_12_5_addr, align 2

]]></Node>
<StgValue><ssdm name="K2_W_V_12_5_load"/></StgValue>
</operation>

<operation id="1178" st_id="27" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1584" bw="8" op_0_bw="5">
<![CDATA[
conv2_w3:807  %K2_W_V_13_0_load = load i8* %K2_W_V_13_0_addr, align 1

]]></Node>
<StgValue><ssdm name="K2_W_V_13_0_load"/></StgValue>
</operation>

<operation id="1179" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1585" bw="25" op_0_bw="8">
<![CDATA[
conv2_w3:808  %sext_ln1265_20 = sext i8 %K2_W_V_13_0_load to i25

]]></Node>
<StgValue><ssdm name="sext_ln1265_20"/></StgValue>
</operation>

<operation id="1180" st_id="27" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1588" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
conv2_w3:811  %mul_ln1192_92 = mul i25 %sext_ln1265_20, %sext_ln1118_27

]]></Node>
<StgValue><ssdm name="mul_ln1192_92"/></StgValue>
</operation>

<operation id="1181" st_id="27" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1591" bw="8" op_0_bw="5">
<![CDATA[
conv2_w3:814  %K2_W_V_13_1_load = load i8* %K2_W_V_13_1_addr, align 1

]]></Node>
<StgValue><ssdm name="K2_W_V_13_1_load"/></StgValue>
</operation>

<operation id="1182" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1592" bw="25" op_0_bw="8">
<![CDATA[
conv2_w3:815  %sext_ln728_65 = sext i8 %K2_W_V_13_1_load to i25

]]></Node>
<StgValue><ssdm name="sext_ln728_65"/></StgValue>
</operation>

<operation id="1183" st_id="27" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1595" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
conv2_w3:818  %mul_ln1192_93 = mul i25 %sext_ln728_65, %sext_ln1118_28

]]></Node>
<StgValue><ssdm name="mul_ln1192_93"/></StgValue>
</operation>

<operation id="1184" st_id="27" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1598" bw="9" op_0_bw="5">
<![CDATA[
conv2_w3:821  %K2_W_V_13_2_load = load i9* %K2_W_V_13_2_addr, align 2

]]></Node>
<StgValue><ssdm name="K2_W_V_13_2_load"/></StgValue>
</operation>

<operation id="1185" st_id="27" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1605" bw="9" op_0_bw="5">
<![CDATA[
conv2_w3:828  %K2_W_V_13_3_load = load i9* %K2_W_V_13_3_addr, align 2

]]></Node>
<StgValue><ssdm name="K2_W_V_13_3_load"/></StgValue>
</operation>

<operation id="1186" st_id="27" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1612" bw="8" op_0_bw="5">
<![CDATA[
conv2_w3:835  %K2_W_V_13_4_load = load i8* %K2_W_V_13_4_addr, align 1

]]></Node>
<StgValue><ssdm name="K2_W_V_13_4_load"/></StgValue>
</operation>

<operation id="1187" st_id="27" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1619" bw="9" op_0_bw="5">
<![CDATA[
conv2_w3:842  %K2_W_V_13_5_load = load i9* %K2_W_V_13_5_addr, align 2

]]></Node>
<StgValue><ssdm name="K2_W_V_13_5_load"/></StgValue>
</operation>

<operation id="1188" st_id="27" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1628" bw="9" op_0_bw="5">
<![CDATA[
conv2_w3:851  %K2_W_V_14_0_load = load i9* %K2_W_V_14_0_addr, align 2

]]></Node>
<StgValue><ssdm name="K2_W_V_14_0_load"/></StgValue>
</operation>

<operation id="1189" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1629" bw="25" op_0_bw="9">
<![CDATA[
conv2_w3:852  %sext_ln1265_21 = sext i9 %K2_W_V_14_0_load to i25

]]></Node>
<StgValue><ssdm name="sext_ln1265_21"/></StgValue>
</operation>

<operation id="1190" st_id="27" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1632" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
conv2_w3:855  %mul_ln1192_98 = mul i25 %sext_ln1265_21, %sext_ln1118_27

]]></Node>
<StgValue><ssdm name="mul_ln1192_98"/></StgValue>
</operation>

<operation id="1191" st_id="27" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1635" bw="8" op_0_bw="5">
<![CDATA[
conv2_w3:858  %K2_W_V_14_1_load = load i8* %K2_W_V_14_1_addr, align 1

]]></Node>
<StgValue><ssdm name="K2_W_V_14_1_load"/></StgValue>
</operation>

<operation id="1192" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1636" bw="25" op_0_bw="8">
<![CDATA[
conv2_w3:859  %sext_ln728_70 = sext i8 %K2_W_V_14_1_load to i25

]]></Node>
<StgValue><ssdm name="sext_ln728_70"/></StgValue>
</operation>

<operation id="1193" st_id="27" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1639" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
conv2_w3:862  %mul_ln1192_99 = mul i25 %sext_ln728_70, %sext_ln1118_28

]]></Node>
<StgValue><ssdm name="mul_ln1192_99"/></StgValue>
</operation>

<operation id="1194" st_id="27" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1642" bw="8" op_0_bw="5">
<![CDATA[
conv2_w3:865  %K2_W_V_14_2_load = load i8* %K2_W_V_14_2_addr, align 1

]]></Node>
<StgValue><ssdm name="K2_W_V_14_2_load"/></StgValue>
</operation>

<operation id="1195" st_id="27" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1649" bw="8" op_0_bw="5">
<![CDATA[
conv2_w3:872  %K2_W_V_14_3_load = load i8* %K2_W_V_14_3_addr, align 1

]]></Node>
<StgValue><ssdm name="K2_W_V_14_3_load"/></StgValue>
</operation>

<operation id="1196" st_id="27" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1656" bw="8" op_0_bw="5">
<![CDATA[
conv2_w3:879  %K2_W_V_14_4_load = load i8* %K2_W_V_14_4_addr, align 1

]]></Node>
<StgValue><ssdm name="K2_W_V_14_4_load"/></StgValue>
</operation>

<operation id="1197" st_id="27" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1663" bw="9" op_0_bw="5">
<![CDATA[
conv2_w3:886  %K2_W_V_14_5_load = load i9* %K2_W_V_14_5_addr, align 2

]]></Node>
<StgValue><ssdm name="K2_W_V_14_5_load"/></StgValue>
</operation>

<operation id="1198" st_id="27" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1672" bw="9" op_0_bw="5">
<![CDATA[
conv2_w3:895  %K2_W_V_15_0_load = load i9* %K2_W_V_15_0_addr, align 2

]]></Node>
<StgValue><ssdm name="K2_W_V_15_0_load"/></StgValue>
</operation>

<operation id="1199" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1673" bw="25" op_0_bw="9">
<![CDATA[
conv2_w3:896  %sext_ln1265_22 = sext i9 %K2_W_V_15_0_load to i25

]]></Node>
<StgValue><ssdm name="sext_ln1265_22"/></StgValue>
</operation>

<operation id="1200" st_id="27" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1676" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
conv2_w3:899  %mul_ln1192_104 = mul i25 %sext_ln1265_22, %sext_ln1118_27

]]></Node>
<StgValue><ssdm name="mul_ln1192_104"/></StgValue>
</operation>

<operation id="1201" st_id="27" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1679" bw="8" op_0_bw="5">
<![CDATA[
conv2_w3:902  %K2_W_V_15_1_load = load i8* %K2_W_V_15_1_addr, align 1

]]></Node>
<StgValue><ssdm name="K2_W_V_15_1_load"/></StgValue>
</operation>

<operation id="1202" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1680" bw="25" op_0_bw="8">
<![CDATA[
conv2_w3:903  %sext_ln728_75 = sext i8 %K2_W_V_15_1_load to i25

]]></Node>
<StgValue><ssdm name="sext_ln728_75"/></StgValue>
</operation>

<operation id="1203" st_id="27" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1683" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
conv2_w3:906  %mul_ln1192_105 = mul i25 %sext_ln728_75, %sext_ln1118_28

]]></Node>
<StgValue><ssdm name="mul_ln1192_105"/></StgValue>
</operation>

<operation id="1204" st_id="27" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1686" bw="8" op_0_bw="5">
<![CDATA[
conv2_w3:909  %K2_W_V_15_2_load = load i8* %K2_W_V_15_2_addr, align 1

]]></Node>
<StgValue><ssdm name="K2_W_V_15_2_load"/></StgValue>
</operation>

<operation id="1205" st_id="27" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1693" bw="9" op_0_bw="5">
<![CDATA[
conv2_w3:916  %K2_W_V_15_3_load = load i9* %K2_W_V_15_3_addr, align 2

]]></Node>
<StgValue><ssdm name="K2_W_V_15_3_load"/></StgValue>
</operation>

<operation id="1206" st_id="27" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1700" bw="9" op_0_bw="5">
<![CDATA[
conv2_w3:923  %K2_W_V_15_4_load = load i9* %K2_W_V_15_4_addr, align 2

]]></Node>
<StgValue><ssdm name="K2_W_V_15_4_load"/></StgValue>
</operation>

<operation id="1207" st_id="27" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1707" bw="9" op_0_bw="5">
<![CDATA[
conv2_w3:930  %K2_W_V_15_5_load = load i9* %K2_W_V_15_5_addr, align 2

]]></Node>
<StgValue><ssdm name="K2_W_V_15_5_load"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="1208" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
conv2_w3:37  %or_ln1265_4 = or i12 %tmp_67_cast, 4

]]></Node>
<StgValue><ssdm name="or_ln1265_4"/></StgValue>
</operation>

<operation id="1209" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="64" op_0_bw="12">
<![CDATA[
conv2_w3:38  %zext_ln1265_17 = zext i12 %or_ln1265_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1265_17"/></StgValue>
</operation>

<operation id="1210" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv2_w3:39  %C2_out_V_addr_17 = getelementptr [1600 x i16]* @C2_out_V, i64 0, i64 %zext_ln1265_17

]]></Node>
<StgValue><ssdm name="C2_out_V_addr_17"/></StgValue>
</operation>

<operation id="1211" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
conv2_w3:40  %or_ln1265_5 = or i12 %tmp_67_cast, 5

]]></Node>
<StgValue><ssdm name="or_ln1265_5"/></StgValue>
</operation>

<operation id="1212" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="64" op_0_bw="12">
<![CDATA[
conv2_w3:41  %zext_ln1265_18 = zext i12 %or_ln1265_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1265_18"/></StgValue>
</operation>

<operation id="1213" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv2_w3:42  %C2_out_V_addr_18 = getelementptr [1600 x i16]* @C2_out_V, i64 0, i64 %zext_ln1265_18

]]></Node>
<StgValue><ssdm name="C2_out_V_addr_18"/></StgValue>
</operation>

<operation id="1214" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="64" op_0_bw="12">
<![CDATA[
conv2_w3:119  %zext_ln1116_6 = zext i12 %add_ln1116_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_6"/></StgValue>
</operation>

<operation id="1215" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv2_w3:120  %P1_out_V_addr_5 = getelementptr [1176 x i16]* @P1_out_V, i64 0, i64 %zext_ln1116_6

]]></Node>
<StgValue><ssdm name="P1_out_V_addr_5"/></StgValue>
</operation>

<operation id="1216" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="64" op_0_bw="12">
<![CDATA[
conv2_w3:122  %zext_ln1116_7 = zext i12 %add_ln1116_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_7"/></StgValue>
</operation>

<operation id="1217" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv2_w3:123  %P1_out_V_addr_6 = getelementptr [1176 x i16]* @P1_out_V, i64 0, i64 %zext_ln1116_7

]]></Node>
<StgValue><ssdm name="P1_out_V_addr_6"/></StgValue>
</operation>

<operation id="1218" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv2_w3:228  %shl_ln728_29 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %C2_out_V_load_12, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_29"/></StgValue>
</operation>

<operation id="1219" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="26" op_0_bw="25">
<![CDATA[
conv2_w3:230  %sext_ln1192_10 = sext i25 %mul_ln1192_14 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1192_10"/></StgValue>
</operation>

<operation id="1220" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv2_w3:231  %add_ln1192_30 = add i26 %sext_ln1192_10, %shl_ln728_29

]]></Node>
<StgValue><ssdm name="add_ln1192_30"/></StgValue>
</operation>

<operation id="1221" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv2_w3:236  %tmp_56 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_30, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="1222" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv2_w3:237  %shl_ln728_30 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_56, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_30"/></StgValue>
</operation>

<operation id="1223" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="26" op_0_bw="25">
<![CDATA[
conv2_w3:239  %sext_ln1192_11 = sext i25 %mul_ln1192_15 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1192_11"/></StgValue>
</operation>

<operation id="1224" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv2_w3:240  %add_ln1192_31 = add i26 %sext_ln1192_11, %shl_ln728_30

]]></Node>
<StgValue><ssdm name="add_ln1192_31"/></StgValue>
</operation>

<operation id="1225" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="16" op_0_bw="11">
<![CDATA[
conv2_w3:241  %P1_out_V_load_2 = load i16* %P1_out_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="P1_out_V_load_2"/></StgValue>
</operation>

<operation id="1226" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="25" op_0_bw="16">
<![CDATA[
conv2_w3:243  %sext_ln1118_29 = sext i16 %P1_out_V_load_2 to i25

]]></Node>
<StgValue><ssdm name="sext_ln1118_29"/></StgValue>
</operation>

<operation id="1227" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="25" op_0_bw="9">
<![CDATA[
conv2_w3:244  %sext_ln728_1 = sext i9 %K2_W_V_0_2_load to i25

]]></Node>
<StgValue><ssdm name="sext_ln728_1"/></StgValue>
</operation>

<operation id="1228" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv2_w3:245  %tmp_57 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_31, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="1229" st_id="28" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
conv2_w3:247  %mul_ln1192_16 = mul i25 %sext_ln728_1, %sext_ln1118_29

]]></Node>
<StgValue><ssdm name="mul_ln1192_16"/></StgValue>
</operation>

<operation id="1230" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="16" op_0_bw="11">
<![CDATA[
conv2_w3:250  %P1_out_V_load_3 = load i16* %P1_out_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="P1_out_V_load_3"/></StgValue>
</operation>

<operation id="1231" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="25" op_0_bw="16">
<![CDATA[
conv2_w3:252  %sext_ln1118_30 = sext i16 %P1_out_V_load_3 to i25

]]></Node>
<StgValue><ssdm name="sext_ln1118_30"/></StgValue>
</operation>

<operation id="1232" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="25" op_0_bw="9">
<![CDATA[
conv2_w3:253  %sext_ln728_2 = sext i9 %K2_W_V_0_3_load to i25

]]></Node>
<StgValue><ssdm name="sext_ln728_2"/></StgValue>
</operation>

<operation id="1233" st_id="28" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
conv2_w3:256  %mul_ln1192_17 = mul i25 %sext_ln728_2, %sext_ln1118_30

]]></Node>
<StgValue><ssdm name="mul_ln1192_17"/></StgValue>
</operation>

<operation id="1234" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="16" op_0_bw="11">
<![CDATA[
conv2_w3:259  %P1_out_V_load_4 = load i16* %P1_out_V_addr_5, align 4

]]></Node>
<StgValue><ssdm name="P1_out_V_load_4"/></StgValue>
</operation>

<operation id="1235" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="16" op_0_bw="11">
<![CDATA[
conv2_w3:268  %P1_out_V_load_5 = load i16* %P1_out_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="P1_out_V_load_5"/></StgValue>
</operation>

<operation id="1236" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv2_w3:282  %shl_ln728_35 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %C2_out_V_load_13, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_35"/></StgValue>
</operation>

<operation id="1237" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="26" op_0_bw="25">
<![CDATA[
conv2_w3:284  %sext_ln1192_16 = sext i25 %mul_ln1192_20 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1192_16"/></StgValue>
</operation>

<operation id="1238" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv2_w3:285  %add_ln1192_36 = add i26 %sext_ln1192_16, %shl_ln728_35

]]></Node>
<StgValue><ssdm name="add_ln1192_36"/></StgValue>
</operation>

<operation id="1239" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv2_w3:288  %tmp_61 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_36, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="1240" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv2_w3:289  %shl_ln728_36 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_61, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_36"/></StgValue>
</operation>

<operation id="1241" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1068" bw="26" op_0_bw="25">
<![CDATA[
conv2_w3:291  %sext_ln1192_17 = sext i25 %mul_ln1192_21 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1192_17"/></StgValue>
</operation>

<operation id="1242" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv2_w3:292  %add_ln1192_37 = add i26 %sext_ln1192_17, %shl_ln728_36

]]></Node>
<StgValue><ssdm name="add_ln1192_37"/></StgValue>
</operation>

<operation id="1243" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="25" op_0_bw="9">
<![CDATA[
conv2_w3:294  %sext_ln728_6 = sext i9 %K2_W_V_1_2_load to i25

]]></Node>
<StgValue><ssdm name="sext_ln728_6"/></StgValue>
</operation>

<operation id="1244" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1072" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv2_w3:295  %tmp_62 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_37, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="1245" st_id="28" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
conv2_w3:297  %mul_ln1192_22 = mul i25 %sext_ln728_6, %sext_ln1118_29

]]></Node>
<StgValue><ssdm name="mul_ln1192_22"/></StgValue>
</operation>

<operation id="1246" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="25" op_0_bw="9">
<![CDATA[
conv2_w3:301  %sext_ln728_7 = sext i9 %K2_W_V_1_3_load to i25

]]></Node>
<StgValue><ssdm name="sext_ln728_7"/></StgValue>
</operation>

<operation id="1247" st_id="28" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1081" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
conv2_w3:304  %mul_ln1192_23 = mul i25 %sext_ln728_7, %sext_ln1118_30

]]></Node>
<StgValue><ssdm name="mul_ln1192_23"/></StgValue>
</operation>

<operation id="1248" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="16" op_0_bw="11">
<![CDATA[
conv2_w3:325  %C2_out_V_load_14 = load i16* %C2_out_V_addr_15, align 4

]]></Node>
<StgValue><ssdm name="C2_out_V_load_14"/></StgValue>
</operation>

<operation id="1249" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1103" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv2_w3:326  %shl_ln728_41 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %C2_out_V_load_14, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_41"/></StgValue>
</operation>

<operation id="1250" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="26" op_0_bw="25">
<![CDATA[
conv2_w3:328  %sext_ln1192_22 = sext i25 %mul_ln1192_26 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1192_22"/></StgValue>
</operation>

<operation id="1251" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv2_w3:329  %add_ln1192_42 = add i26 %sext_ln1192_22, %shl_ln728_41

]]></Node>
<StgValue><ssdm name="add_ln1192_42"/></StgValue>
</operation>

<operation id="1252" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1109" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv2_w3:332  %tmp_66 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_42, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="1253" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1110" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv2_w3:333  %shl_ln728_42 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_66, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_42"/></StgValue>
</operation>

<operation id="1254" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1112" bw="26" op_0_bw="25">
<![CDATA[
conv2_w3:335  %sext_ln1192_23 = sext i25 %mul_ln1192_27 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1192_23"/></StgValue>
</operation>

<operation id="1255" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1113" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv2_w3:336  %add_ln1192_43 = add i26 %sext_ln1192_23, %shl_ln728_42

]]></Node>
<StgValue><ssdm name="add_ln1192_43"/></StgValue>
</operation>

<operation id="1256" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="25" op_0_bw="9">
<![CDATA[
conv2_w3:338  %sext_ln728_11 = sext i9 %K2_W_V_2_2_load to i25

]]></Node>
<StgValue><ssdm name="sext_ln728_11"/></StgValue>
</operation>

<operation id="1257" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1116" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv2_w3:339  %tmp_67 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_43, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="1258" st_id="28" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1118" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
conv2_w3:341  %mul_ln1192_28 = mul i25 %sext_ln728_11, %sext_ln1118_29

]]></Node>
<StgValue><ssdm name="mul_ln1192_28"/></StgValue>
</operation>

<operation id="1259" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="25" op_0_bw="9">
<![CDATA[
conv2_w3:345  %sext_ln728_12 = sext i9 %K2_W_V_2_3_load to i25

]]></Node>
<StgValue><ssdm name="sext_ln728_12"/></StgValue>
</operation>

<operation id="1260" st_id="28" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1125" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
conv2_w3:348  %mul_ln1192_29 = mul i25 %sext_ln728_12, %sext_ln1118_30

]]></Node>
<StgValue><ssdm name="mul_ln1192_29"/></StgValue>
</operation>

<operation id="1261" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1146" bw="16" op_0_bw="11">
<![CDATA[
conv2_w3:369  %C2_out_V_load_15 = load i16* %C2_out_V_addr_16, align 2

]]></Node>
<StgValue><ssdm name="C2_out_V_load_15"/></StgValue>
</operation>

<operation id="1262" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv2_w3:370  %shl_ln728_47 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %C2_out_V_load_15, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_47"/></StgValue>
</operation>

<operation id="1263" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="26" op_0_bw="25">
<![CDATA[
conv2_w3:372  %sext_ln1192_30 = sext i25 %mul_ln1192_32 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1192_30"/></StgValue>
</operation>

<operation id="1264" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv2_w3:373  %add_ln1192_48 = add i26 %sext_ln1192_30, %shl_ln728_47

]]></Node>
<StgValue><ssdm name="add_ln1192_48"/></StgValue>
</operation>

<operation id="1265" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1153" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv2_w3:376  %tmp_71 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_48, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="1266" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv2_w3:377  %shl_ln728_48 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_71, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_48"/></StgValue>
</operation>

<operation id="1267" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="26" op_0_bw="25">
<![CDATA[
conv2_w3:379  %sext_ln1192_31 = sext i25 %mul_ln1192_33 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1192_31"/></StgValue>
</operation>

<operation id="1268" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1157" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv2_w3:380  %add_ln1192_49 = add i26 %sext_ln1192_31, %shl_ln728_48

]]></Node>
<StgValue><ssdm name="add_ln1192_49"/></StgValue>
</operation>

<operation id="1269" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="25" op_0_bw="9">
<![CDATA[
conv2_w3:382  %sext_ln728_16 = sext i9 %K2_W_V_3_2_load to i25

]]></Node>
<StgValue><ssdm name="sext_ln728_16"/></StgValue>
</operation>

<operation id="1270" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv2_w3:383  %tmp_72 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_49, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="1271" st_id="28" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1162" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
conv2_w3:385  %mul_ln1192_34 = mul i25 %sext_ln728_16, %sext_ln1118_29

]]></Node>
<StgValue><ssdm name="mul_ln1192_34"/></StgValue>
</operation>

<operation id="1272" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1166" bw="25" op_0_bw="9">
<![CDATA[
conv2_w3:389  %sext_ln728_17 = sext i9 %K2_W_V_3_3_load to i25

]]></Node>
<StgValue><ssdm name="sext_ln728_17"/></StgValue>
</operation>

<operation id="1273" st_id="28" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1169" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
conv2_w3:392  %mul_ln1192_35 = mul i25 %sext_ln728_17, %sext_ln1118_30

]]></Node>
<StgValue><ssdm name="mul_ln1192_35"/></StgValue>
</operation>

<operation id="1274" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="16" op_0_bw="11">
<![CDATA[
conv2_w3:413  %C2_out_V_load_16 = load i16* %C2_out_V_addr_17, align 8

]]></Node>
<StgValue><ssdm name="C2_out_V_load_16"/></StgValue>
</operation>

<operation id="1275" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1203" bw="25" op_0_bw="9">
<![CDATA[
conv2_w3:426  %sext_ln728_21 = sext i9 %K2_W_V_4_2_load to i25

]]></Node>
<StgValue><ssdm name="sext_ln728_21"/></StgValue>
</operation>

<operation id="1276" st_id="28" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1206" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
conv2_w3:429  %mul_ln1192_40 = mul i25 %sext_ln728_21, %sext_ln1118_29

]]></Node>
<StgValue><ssdm name="mul_ln1192_40"/></StgValue>
</operation>

<operation id="1277" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1210" bw="25" op_0_bw="9">
<![CDATA[
conv2_w3:433  %sext_ln728_22 = sext i9 %K2_W_V_4_3_load to i25

]]></Node>
<StgValue><ssdm name="sext_ln728_22"/></StgValue>
</operation>

<operation id="1278" st_id="28" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1213" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
conv2_w3:436  %mul_ln1192_41 = mul i25 %sext_ln728_22, %sext_ln1118_30

]]></Node>
<StgValue><ssdm name="mul_ln1192_41"/></StgValue>
</operation>

<operation id="1279" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1234" bw="16" op_0_bw="11">
<![CDATA[
conv2_w3:457  %C2_out_V_load_17 = load i16* %C2_out_V_addr_18, align 2

]]></Node>
<StgValue><ssdm name="C2_out_V_load_17"/></StgValue>
</operation>

<operation id="1280" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="25" op_0_bw="9">
<![CDATA[
conv2_w3:470  %sext_ln728_26 = sext i9 %K2_W_V_5_2_load to i25

]]></Node>
<StgValue><ssdm name="sext_ln728_26"/></StgValue>
</operation>

<operation id="1281" st_id="28" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
conv2_w3:473  %mul_ln1192_46 = mul i25 %sext_ln728_26, %sext_ln1118_29

]]></Node>
<StgValue><ssdm name="mul_ln1192_46"/></StgValue>
</operation>

<operation id="1282" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="25" op_0_bw="9">
<![CDATA[
conv2_w3:477  %sext_ln728_27 = sext i9 %K2_W_V_5_3_load to i25

]]></Node>
<StgValue><ssdm name="sext_ln728_27"/></StgValue>
</operation>

<operation id="1283" st_id="28" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1257" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
conv2_w3:480  %mul_ln1192_47 = mul i25 %sext_ln728_27, %sext_ln1118_30

]]></Node>
<StgValue><ssdm name="mul_ln1192_47"/></StgValue>
</operation>

<operation id="1284" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="25" op_0_bw="9">
<![CDATA[
conv2_w3:514  %sext_ln728_31 = sext i9 %K2_W_V_6_2_load to i25

]]></Node>
<StgValue><ssdm name="sext_ln728_31"/></StgValue>
</operation>

<operation id="1285" st_id="28" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1294" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
conv2_w3:517  %mul_ln1192_52 = mul i25 %sext_ln728_31, %sext_ln1118_29

]]></Node>
<StgValue><ssdm name="mul_ln1192_52"/></StgValue>
</operation>

<operation id="1286" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1298" bw="25" op_0_bw="9">
<![CDATA[
conv2_w3:521  %sext_ln728_32 = sext i9 %K2_W_V_6_3_load to i25

]]></Node>
<StgValue><ssdm name="sext_ln728_32"/></StgValue>
</operation>

<operation id="1287" st_id="28" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
conv2_w3:524  %mul_ln1192_53 = mul i25 %sext_ln728_32, %sext_ln1118_30

]]></Node>
<StgValue><ssdm name="mul_ln1192_53"/></StgValue>
</operation>

<operation id="1288" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="25" op_0_bw="9">
<![CDATA[
conv2_w3:558  %sext_ln728_36 = sext i9 %K2_W_V_7_2_load to i25

]]></Node>
<StgValue><ssdm name="sext_ln728_36"/></StgValue>
</operation>

<operation id="1289" st_id="28" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
conv2_w3:561  %mul_ln1192_58 = mul i25 %sext_ln728_36, %sext_ln1118_29

]]></Node>
<StgValue><ssdm name="mul_ln1192_58"/></StgValue>
</operation>

<operation id="1290" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1342" bw="25" op_0_bw="8">
<![CDATA[
conv2_w3:565  %sext_ln728_37 = sext i8 %K2_W_V_7_3_load to i25

]]></Node>
<StgValue><ssdm name="sext_ln728_37"/></StgValue>
</operation>

<operation id="1291" st_id="28" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1345" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
conv2_w3:568  %mul_ln1192_59 = mul i25 %sext_ln728_37, %sext_ln1118_30

]]></Node>
<StgValue><ssdm name="mul_ln1192_59"/></StgValue>
</operation>

<operation id="1292" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1379" bw="25" op_0_bw="9">
<![CDATA[
conv2_w3:602  %sext_ln728_41 = sext i9 %K2_W_V_8_2_load to i25

]]></Node>
<StgValue><ssdm name="sext_ln728_41"/></StgValue>
</operation>

<operation id="1293" st_id="28" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
conv2_w3:605  %mul_ln1192_64 = mul i25 %sext_ln728_41, %sext_ln1118_29

]]></Node>
<StgValue><ssdm name="mul_ln1192_64"/></StgValue>
</operation>

<operation id="1294" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1386" bw="25" op_0_bw="9">
<![CDATA[
conv2_w3:609  %sext_ln728_42 = sext i9 %K2_W_V_8_3_load to i25

]]></Node>
<StgValue><ssdm name="sext_ln728_42"/></StgValue>
</operation>

<operation id="1295" st_id="28" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1389" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
conv2_w3:612  %mul_ln1192_65 = mul i25 %sext_ln728_42, %sext_ln1118_30

]]></Node>
<StgValue><ssdm name="mul_ln1192_65"/></StgValue>
</operation>

<operation id="1296" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1423" bw="25" op_0_bw="9">
<![CDATA[
conv2_w3:646  %sext_ln728_46 = sext i9 %K2_W_V_9_2_load to i25

]]></Node>
<StgValue><ssdm name="sext_ln728_46"/></StgValue>
</operation>

<operation id="1297" st_id="28" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1426" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
conv2_w3:649  %mul_ln1192_70 = mul i25 %sext_ln728_46, %sext_ln1118_29

]]></Node>
<StgValue><ssdm name="mul_ln1192_70"/></StgValue>
</operation>

<operation id="1298" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1430" bw="25" op_0_bw="9">
<![CDATA[
conv2_w3:653  %sext_ln728_47 = sext i9 %K2_W_V_9_3_load to i25

]]></Node>
<StgValue><ssdm name="sext_ln728_47"/></StgValue>
</operation>

<operation id="1299" st_id="28" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1433" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
conv2_w3:656  %mul_ln1192_71 = mul i25 %sext_ln728_47, %sext_ln1118_30

]]></Node>
<StgValue><ssdm name="mul_ln1192_71"/></StgValue>
</operation>

<operation id="1300" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1467" bw="25" op_0_bw="8">
<![CDATA[
conv2_w3:690  %sext_ln728_51 = sext i8 %K2_W_V_10_2_load to i25

]]></Node>
<StgValue><ssdm name="sext_ln728_51"/></StgValue>
</operation>

<operation id="1301" st_id="28" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1470" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
conv2_w3:693  %mul_ln1192_76 = mul i25 %sext_ln728_51, %sext_ln1118_29

]]></Node>
<StgValue><ssdm name="mul_ln1192_76"/></StgValue>
</operation>

<operation id="1302" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1474" bw="25" op_0_bw="9">
<![CDATA[
conv2_w3:697  %sext_ln728_52 = sext i9 %K2_W_V_10_3_load to i25

]]></Node>
<StgValue><ssdm name="sext_ln728_52"/></StgValue>
</operation>

<operation id="1303" st_id="28" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1477" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
conv2_w3:700  %mul_ln1192_77 = mul i25 %sext_ln728_52, %sext_ln1118_30

]]></Node>
<StgValue><ssdm name="mul_ln1192_77"/></StgValue>
</operation>

<operation id="1304" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1511" bw="25" op_0_bw="9">
<![CDATA[
conv2_w3:734  %sext_ln728_56 = sext i9 %K2_W_V_11_2_load to i25

]]></Node>
<StgValue><ssdm name="sext_ln728_56"/></StgValue>
</operation>

<operation id="1305" st_id="28" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1514" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
conv2_w3:737  %mul_ln1192_82 = mul i25 %sext_ln728_56, %sext_ln1118_29

]]></Node>
<StgValue><ssdm name="mul_ln1192_82"/></StgValue>
</operation>

<operation id="1306" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1518" bw="25" op_0_bw="9">
<![CDATA[
conv2_w3:741  %sext_ln728_57 = sext i9 %K2_W_V_11_3_load to i25

]]></Node>
<StgValue><ssdm name="sext_ln728_57"/></StgValue>
</operation>

<operation id="1307" st_id="28" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1521" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
conv2_w3:744  %mul_ln1192_83 = mul i25 %sext_ln728_57, %sext_ln1118_30

]]></Node>
<StgValue><ssdm name="mul_ln1192_83"/></StgValue>
</operation>

<operation id="1308" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1555" bw="25" op_0_bw="8">
<![CDATA[
conv2_w3:778  %sext_ln728_61 = sext i8 %K2_W_V_12_2_load to i25

]]></Node>
<StgValue><ssdm name="sext_ln728_61"/></StgValue>
</operation>

<operation id="1309" st_id="28" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1558" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
conv2_w3:781  %mul_ln1192_88 = mul i25 %sext_ln728_61, %sext_ln1118_29

]]></Node>
<StgValue><ssdm name="mul_ln1192_88"/></StgValue>
</operation>

<operation id="1310" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1562" bw="25" op_0_bw="9">
<![CDATA[
conv2_w3:785  %sext_ln728_62 = sext i9 %K2_W_V_12_3_load to i25

]]></Node>
<StgValue><ssdm name="sext_ln728_62"/></StgValue>
</operation>

<operation id="1311" st_id="28" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1565" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
conv2_w3:788  %mul_ln1192_89 = mul i25 %sext_ln728_62, %sext_ln1118_30

]]></Node>
<StgValue><ssdm name="mul_ln1192_89"/></StgValue>
</operation>

<operation id="1312" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1599" bw="25" op_0_bw="9">
<![CDATA[
conv2_w3:822  %sext_ln728_66 = sext i9 %K2_W_V_13_2_load to i25

]]></Node>
<StgValue><ssdm name="sext_ln728_66"/></StgValue>
</operation>

<operation id="1313" st_id="28" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1602" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
conv2_w3:825  %mul_ln1192_94 = mul i25 %sext_ln728_66, %sext_ln1118_29

]]></Node>
<StgValue><ssdm name="mul_ln1192_94"/></StgValue>
</operation>

<operation id="1314" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1606" bw="25" op_0_bw="9">
<![CDATA[
conv2_w3:829  %sext_ln728_67 = sext i9 %K2_W_V_13_3_load to i25

]]></Node>
<StgValue><ssdm name="sext_ln728_67"/></StgValue>
</operation>

<operation id="1315" st_id="28" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1609" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
conv2_w3:832  %mul_ln1192_95 = mul i25 %sext_ln728_67, %sext_ln1118_30

]]></Node>
<StgValue><ssdm name="mul_ln1192_95"/></StgValue>
</operation>

<operation id="1316" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1643" bw="25" op_0_bw="8">
<![CDATA[
conv2_w3:866  %sext_ln728_71 = sext i8 %K2_W_V_14_2_load to i25

]]></Node>
<StgValue><ssdm name="sext_ln728_71"/></StgValue>
</operation>

<operation id="1317" st_id="28" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1646" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
conv2_w3:869  %mul_ln1192_100 = mul i25 %sext_ln728_71, %sext_ln1118_29

]]></Node>
<StgValue><ssdm name="mul_ln1192_100"/></StgValue>
</operation>

<operation id="1318" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1650" bw="25" op_0_bw="8">
<![CDATA[
conv2_w3:873  %sext_ln728_72 = sext i8 %K2_W_V_14_3_load to i25

]]></Node>
<StgValue><ssdm name="sext_ln728_72"/></StgValue>
</operation>

<operation id="1319" st_id="28" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1653" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
conv2_w3:876  %mul_ln1192_101 = mul i25 %sext_ln728_72, %sext_ln1118_30

]]></Node>
<StgValue><ssdm name="mul_ln1192_101"/></StgValue>
</operation>

<operation id="1320" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1687" bw="25" op_0_bw="8">
<![CDATA[
conv2_w3:910  %sext_ln728_76 = sext i8 %K2_W_V_15_2_load to i25

]]></Node>
<StgValue><ssdm name="sext_ln728_76"/></StgValue>
</operation>

<operation id="1321" st_id="28" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1690" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
conv2_w3:913  %mul_ln1192_106 = mul i25 %sext_ln728_76, %sext_ln1118_29

]]></Node>
<StgValue><ssdm name="mul_ln1192_106"/></StgValue>
</operation>

<operation id="1322" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1694" bw="25" op_0_bw="9">
<![CDATA[
conv2_w3:917  %sext_ln728_77 = sext i9 %K2_W_V_15_3_load to i25

]]></Node>
<StgValue><ssdm name="sext_ln728_77"/></StgValue>
</operation>

<operation id="1323" st_id="28" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1697" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
conv2_w3:920  %mul_ln1192_107 = mul i25 %sext_ln728_77, %sext_ln1118_30

]]></Node>
<StgValue><ssdm name="mul_ln1192_107"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="1324" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
conv2_w3:43  %or_ln1265_6 = or i12 %tmp_67_cast, 6

]]></Node>
<StgValue><ssdm name="or_ln1265_6"/></StgValue>
</operation>

<operation id="1325" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="64" op_0_bw="12">
<![CDATA[
conv2_w3:44  %zext_ln1265_19 = zext i12 %or_ln1265_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1265_19"/></StgValue>
</operation>

<operation id="1326" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv2_w3:45  %C2_out_V_addr_19 = getelementptr [1600 x i16]* @C2_out_V, i64 0, i64 %zext_ln1265_19

]]></Node>
<StgValue><ssdm name="C2_out_V_addr_19"/></StgValue>
</operation>

<operation id="1327" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
conv2_w3:46  %or_ln1265_7 = or i12 %tmp_67_cast, 7

]]></Node>
<StgValue><ssdm name="or_ln1265_7"/></StgValue>
</operation>

<operation id="1328" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="64" op_0_bw="12">
<![CDATA[
conv2_w3:47  %zext_ln1265_20 = zext i12 %or_ln1265_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1265_20"/></StgValue>
</operation>

<operation id="1329" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv2_w3:48  %C2_out_V_addr_20 = getelementptr [1600 x i16]* @C2_out_V, i64 0, i64 %zext_ln1265_20

]]></Node>
<StgValue><ssdm name="C2_out_V_addr_20"/></StgValue>
</operation>

<operation id="1330" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv2_w3:246  %shl_ln728_31 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_57, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_31"/></StgValue>
</operation>

<operation id="1331" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="26" op_0_bw="25">
<![CDATA[
conv2_w3:248  %sext_ln1192_12 = sext i25 %mul_ln1192_16 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1192_12"/></StgValue>
</operation>

<operation id="1332" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv2_w3:249  %add_ln1192_32 = add i26 %sext_ln1192_12, %shl_ln728_31

]]></Node>
<StgValue><ssdm name="add_ln1192_32"/></StgValue>
</operation>

<operation id="1333" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv2_w3:254  %tmp_58 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_32, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="1334" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv2_w3:255  %shl_ln728_32 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_58, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_32"/></StgValue>
</operation>

<operation id="1335" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="26" op_0_bw="25">
<![CDATA[
conv2_w3:257  %sext_ln1192_13 = sext i25 %mul_ln1192_17 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1192_13"/></StgValue>
</operation>

<operation id="1336" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv2_w3:258  %add_ln1192_33 = add i26 %sext_ln1192_13, %shl_ln728_32

]]></Node>
<StgValue><ssdm name="add_ln1192_33"/></StgValue>
</operation>

<operation id="1337" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="16" op_0_bw="11">
<![CDATA[
conv2_w3:259  %P1_out_V_load_4 = load i16* %P1_out_V_addr_5, align 4

]]></Node>
<StgValue><ssdm name="P1_out_V_load_4"/></StgValue>
</operation>

<operation id="1338" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="25" op_0_bw="16">
<![CDATA[
conv2_w3:261  %sext_ln1118_31 = sext i16 %P1_out_V_load_4 to i25

]]></Node>
<StgValue><ssdm name="sext_ln1118_31"/></StgValue>
</operation>

<operation id="1339" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="25" op_0_bw="8">
<![CDATA[
conv2_w3:262  %sext_ln728_3 = sext i8 %K2_W_V_0_4_load to i25

]]></Node>
<StgValue><ssdm name="sext_ln728_3"/></StgValue>
</operation>

<operation id="1340" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv2_w3:263  %tmp_59 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_33, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="1341" st_id="29" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
conv2_w3:265  %mul_ln1192_18 = mul i25 %sext_ln728_3, %sext_ln1118_31

]]></Node>
<StgValue><ssdm name="mul_ln1192_18"/></StgValue>
</operation>

<operation id="1342" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="16" op_0_bw="11">
<![CDATA[
conv2_w3:268  %P1_out_V_load_5 = load i16* %P1_out_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="P1_out_V_load_5"/></StgValue>
</operation>

<operation id="1343" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="25" op_0_bw="16">
<![CDATA[
conv2_w3:270  %sext_ln1118_32 = sext i16 %P1_out_V_load_5 to i25

]]></Node>
<StgValue><ssdm name="sext_ln1118_32"/></StgValue>
</operation>

<operation id="1344" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="25" op_0_bw="9">
<![CDATA[
conv2_w3:271  %sext_ln728_4 = sext i9 %K2_W_V_0_5_load to i25

]]></Node>
<StgValue><ssdm name="sext_ln728_4"/></StgValue>
</operation>

<operation id="1345" st_id="29" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
conv2_w3:274  %mul_ln1192_19 = mul i25 %sext_ln728_4, %sext_ln1118_32

]]></Node>
<StgValue><ssdm name="mul_ln1192_19"/></StgValue>
</operation>

<operation id="1346" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv2_w3:296  %shl_ln728_37 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_62, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_37"/></StgValue>
</operation>

<operation id="1347" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="26" op_0_bw="25">
<![CDATA[
conv2_w3:298  %sext_ln1192_18 = sext i25 %mul_ln1192_22 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1192_18"/></StgValue>
</operation>

<operation id="1348" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv2_w3:299  %add_ln1192_38 = add i26 %sext_ln1192_18, %shl_ln728_37

]]></Node>
<StgValue><ssdm name="add_ln1192_38"/></StgValue>
</operation>

<operation id="1349" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv2_w3:302  %tmp_63 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_38, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="1350" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv2_w3:303  %shl_ln728_38 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_63, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_38"/></StgValue>
</operation>

<operation id="1351" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="26" op_0_bw="25">
<![CDATA[
conv2_w3:305  %sext_ln1192_19 = sext i25 %mul_ln1192_23 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1192_19"/></StgValue>
</operation>

<operation id="1352" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv2_w3:306  %add_ln1192_39 = add i26 %sext_ln1192_19, %shl_ln728_38

]]></Node>
<StgValue><ssdm name="add_ln1192_39"/></StgValue>
</operation>

<operation id="1353" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="25" op_0_bw="8">
<![CDATA[
conv2_w3:308  %sext_ln728_8 = sext i8 %K2_W_V_1_4_load to i25

]]></Node>
<StgValue><ssdm name="sext_ln728_8"/></StgValue>
</operation>

<operation id="1354" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv2_w3:309  %tmp_64 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_39, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="1355" st_id="29" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
conv2_w3:311  %mul_ln1192_24 = mul i25 %sext_ln728_8, %sext_ln1118_31

]]></Node>
<StgValue><ssdm name="mul_ln1192_24"/></StgValue>
</operation>

<operation id="1356" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1092" bw="25" op_0_bw="9">
<![CDATA[
conv2_w3:315  %sext_ln728_9 = sext i9 %K2_W_V_1_5_load to i25

]]></Node>
<StgValue><ssdm name="sext_ln728_9"/></StgValue>
</operation>

<operation id="1357" st_id="29" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
conv2_w3:318  %mul_ln1192_25 = mul i25 %sext_ln728_9, %sext_ln1118_32

]]></Node>
<StgValue><ssdm name="mul_ln1192_25"/></StgValue>
</operation>

<operation id="1358" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv2_w3:340  %shl_ln728_43 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_67, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_43"/></StgValue>
</operation>

<operation id="1359" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="26" op_0_bw="25">
<![CDATA[
conv2_w3:342  %sext_ln1192_24 = sext i25 %mul_ln1192_28 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1192_24"/></StgValue>
</operation>

<operation id="1360" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1120" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv2_w3:343  %add_ln1192_44 = add i26 %sext_ln1192_24, %shl_ln728_43

]]></Node>
<StgValue><ssdm name="add_ln1192_44"/></StgValue>
</operation>

<operation id="1361" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv2_w3:346  %tmp_68 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_44, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="1362" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv2_w3:347  %shl_ln728_44 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_68, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_44"/></StgValue>
</operation>

<operation id="1363" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1126" bw="26" op_0_bw="25">
<![CDATA[
conv2_w3:349  %sext_ln1192_25 = sext i25 %mul_ln1192_29 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1192_25"/></StgValue>
</operation>

<operation id="1364" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1127" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv2_w3:350  %add_ln1192_45 = add i26 %sext_ln1192_25, %shl_ln728_44

]]></Node>
<StgValue><ssdm name="add_ln1192_45"/></StgValue>
</operation>

<operation id="1365" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1129" bw="25" op_0_bw="8">
<![CDATA[
conv2_w3:352  %sext_ln728_13 = sext i8 %K2_W_V_2_4_load to i25

]]></Node>
<StgValue><ssdm name="sext_ln728_13"/></StgValue>
</operation>

<operation id="1366" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1130" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv2_w3:353  %tmp_69 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_45, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="1367" st_id="29" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
conv2_w3:355  %mul_ln1192_30 = mul i25 %sext_ln728_13, %sext_ln1118_31

]]></Node>
<StgValue><ssdm name="mul_ln1192_30"/></StgValue>
</operation>

<operation id="1368" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1136" bw="25" op_0_bw="9">
<![CDATA[
conv2_w3:359  %sext_ln728_14 = sext i9 %K2_W_V_2_5_load to i25

]]></Node>
<StgValue><ssdm name="sext_ln728_14"/></StgValue>
</operation>

<operation id="1369" st_id="29" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
conv2_w3:362  %mul_ln1192_31 = mul i25 %sext_ln728_14, %sext_ln1118_32

]]></Node>
<StgValue><ssdm name="mul_ln1192_31"/></StgValue>
</operation>

<operation id="1370" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1161" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv2_w3:384  %shl_ln728_49 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_72, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_49"/></StgValue>
</operation>

<operation id="1371" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1163" bw="26" op_0_bw="25">
<![CDATA[
conv2_w3:386  %sext_ln1192_32 = sext i25 %mul_ln1192_34 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1192_32"/></StgValue>
</operation>

<operation id="1372" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv2_w3:387  %add_ln1192_50 = add i26 %sext_ln1192_32, %shl_ln728_49

]]></Node>
<StgValue><ssdm name="add_ln1192_50"/></StgValue>
</operation>

<operation id="1373" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1167" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv2_w3:390  %tmp_73 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_50, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="1374" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1168" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv2_w3:391  %shl_ln728_50 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_73, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_50"/></StgValue>
</operation>

<operation id="1375" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="26" op_0_bw="25">
<![CDATA[
conv2_w3:393  %sext_ln1192_33 = sext i25 %mul_ln1192_35 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1192_33"/></StgValue>
</operation>

<operation id="1376" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv2_w3:394  %add_ln1192_51 = add i26 %sext_ln1192_33, %shl_ln728_50

]]></Node>
<StgValue><ssdm name="add_ln1192_51"/></StgValue>
</operation>

<operation id="1377" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="25" op_0_bw="8">
<![CDATA[
conv2_w3:396  %sext_ln728_18 = sext i8 %K2_W_V_3_4_load to i25

]]></Node>
<StgValue><ssdm name="sext_ln728_18"/></StgValue>
</operation>

<operation id="1378" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1174" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv2_w3:397  %tmp_74 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_51, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="1379" st_id="29" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1176" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
conv2_w3:399  %mul_ln1192_36 = mul i25 %sext_ln728_18, %sext_ln1118_31

]]></Node>
<StgValue><ssdm name="mul_ln1192_36"/></StgValue>
</operation>

<operation id="1380" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1180" bw="25" op_0_bw="9">
<![CDATA[
conv2_w3:403  %sext_ln728_19 = sext i9 %K2_W_V_3_5_load to i25

]]></Node>
<StgValue><ssdm name="sext_ln728_19"/></StgValue>
</operation>

<operation id="1381" st_id="29" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1183" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
conv2_w3:406  %mul_ln1192_37 = mul i25 %sext_ln728_19, %sext_ln1118_32

]]></Node>
<StgValue><ssdm name="mul_ln1192_37"/></StgValue>
</operation>

<operation id="1382" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="16" op_0_bw="11">
<![CDATA[
conv2_w3:413  %C2_out_V_load_16 = load i16* %C2_out_V_addr_17, align 8

]]></Node>
<StgValue><ssdm name="C2_out_V_load_16"/></StgValue>
</operation>

<operation id="1383" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv2_w3:414  %shl_ln728_53 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %C2_out_V_load_16, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_53"/></StgValue>
</operation>

<operation id="1384" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="26" op_0_bw="25">
<![CDATA[
conv2_w3:416  %sext_ln1192_36 = sext i25 %mul_ln1192_38 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1192_36"/></StgValue>
</operation>

<operation id="1385" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv2_w3:417  %add_ln1192_54 = add i26 %sext_ln1192_36, %shl_ln728_53

]]></Node>
<StgValue><ssdm name="add_ln1192_54"/></StgValue>
</operation>

<operation id="1386" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1197" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv2_w3:420  %tmp_76 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_54, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="1387" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1198" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv2_w3:421  %shl_ln728_54 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_76, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_54"/></StgValue>
</operation>

<operation id="1388" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1200" bw="26" op_0_bw="25">
<![CDATA[
conv2_w3:423  %sext_ln1192_37 = sext i25 %mul_ln1192_39 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1192_37"/></StgValue>
</operation>

<operation id="1389" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1201" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv2_w3:424  %add_ln1192_55 = add i26 %sext_ln1192_37, %shl_ln728_54

]]></Node>
<StgValue><ssdm name="add_ln1192_55"/></StgValue>
</operation>

<operation id="1390" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1204" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv2_w3:427  %tmp_77 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_55, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="1391" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv2_w3:428  %shl_ln728_55 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_77, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_55"/></StgValue>
</operation>

<operation id="1392" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1207" bw="26" op_0_bw="25">
<![CDATA[
conv2_w3:430  %sext_ln1192_38 = sext i25 %mul_ln1192_40 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1192_38"/></StgValue>
</operation>

<operation id="1393" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1208" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv2_w3:431  %add_ln1192_56 = add i26 %sext_ln1192_38, %shl_ln728_55

]]></Node>
<StgValue><ssdm name="add_ln1192_56"/></StgValue>
</operation>

<operation id="1394" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv2_w3:434  %tmp_78 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_56, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="1395" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1217" bw="25" op_0_bw="9">
<![CDATA[
conv2_w3:440  %sext_ln728_23 = sext i9 %K2_W_V_4_4_load to i25

]]></Node>
<StgValue><ssdm name="sext_ln728_23"/></StgValue>
</operation>

<operation id="1396" st_id="29" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1220" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
conv2_w3:443  %mul_ln1192_42 = mul i25 %sext_ln728_23, %sext_ln1118_31

]]></Node>
<StgValue><ssdm name="mul_ln1192_42"/></StgValue>
</operation>

<operation id="1397" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1224" bw="25" op_0_bw="9">
<![CDATA[
conv2_w3:447  %sext_ln728_24 = sext i9 %K2_W_V_4_5_load to i25

]]></Node>
<StgValue><ssdm name="sext_ln728_24"/></StgValue>
</operation>

<operation id="1398" st_id="29" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1227" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
conv2_w3:450  %mul_ln1192_43 = mul i25 %sext_ln728_24, %sext_ln1118_32

]]></Node>
<StgValue><ssdm name="mul_ln1192_43"/></StgValue>
</operation>

<operation id="1399" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1234" bw="16" op_0_bw="11">
<![CDATA[
conv2_w3:457  %C2_out_V_load_17 = load i16* %C2_out_V_addr_18, align 2

]]></Node>
<StgValue><ssdm name="C2_out_V_load_17"/></StgValue>
</operation>

<operation id="1400" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1235" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv2_w3:458  %shl_ln728_59 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %C2_out_V_load_17, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_59"/></StgValue>
</operation>

<operation id="1401" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1237" bw="26" op_0_bw="25">
<![CDATA[
conv2_w3:460  %sext_ln1192_42 = sext i25 %mul_ln1192_44 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1192_42"/></StgValue>
</operation>

<operation id="1402" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1238" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv2_w3:461  %add_ln1192_60 = add i26 %sext_ln1192_42, %shl_ln728_59

]]></Node>
<StgValue><ssdm name="add_ln1192_60"/></StgValue>
</operation>

<operation id="1403" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv2_w3:464  %tmp_81 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_60, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="1404" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1242" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv2_w3:465  %shl_ln728_60 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_81, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_60"/></StgValue>
</operation>

<operation id="1405" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="26" op_0_bw="25">
<![CDATA[
conv2_w3:467  %sext_ln1192_43 = sext i25 %mul_ln1192_45 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1192_43"/></StgValue>
</operation>

<operation id="1406" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv2_w3:468  %add_ln1192_61 = add i26 %sext_ln1192_43, %shl_ln728_60

]]></Node>
<StgValue><ssdm name="add_ln1192_61"/></StgValue>
</operation>

<operation id="1407" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv2_w3:471  %tmp_82 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_61, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="1408" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv2_w3:472  %shl_ln728_61 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_82, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_61"/></StgValue>
</operation>

<operation id="1409" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1251" bw="26" op_0_bw="25">
<![CDATA[
conv2_w3:474  %sext_ln1192_44 = sext i25 %mul_ln1192_46 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1192_44"/></StgValue>
</operation>

<operation id="1410" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv2_w3:475  %add_ln1192_62 = add i26 %sext_ln1192_44, %shl_ln728_61

]]></Node>
<StgValue><ssdm name="add_ln1192_62"/></StgValue>
</operation>

<operation id="1411" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1255" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv2_w3:478  %tmp_83 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_62, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="1412" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1261" bw="25" op_0_bw="8">
<![CDATA[
conv2_w3:484  %sext_ln728_28 = sext i8 %K2_W_V_5_4_load to i25

]]></Node>
<StgValue><ssdm name="sext_ln728_28"/></StgValue>
</operation>

<operation id="1413" st_id="29" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1264" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
conv2_w3:487  %mul_ln1192_48 = mul i25 %sext_ln728_28, %sext_ln1118_31

]]></Node>
<StgValue><ssdm name="mul_ln1192_48"/></StgValue>
</operation>

<operation id="1414" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="25" op_0_bw="9">
<![CDATA[
conv2_w3:491  %sext_ln728_29 = sext i9 %K2_W_V_5_5_load to i25

]]></Node>
<StgValue><ssdm name="sext_ln728_29"/></StgValue>
</operation>

<operation id="1415" st_id="29" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1271" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
conv2_w3:494  %mul_ln1192_49 = mul i25 %sext_ln728_29, %sext_ln1118_32

]]></Node>
<StgValue><ssdm name="mul_ln1192_49"/></StgValue>
</operation>

<operation id="1416" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1278" bw="16" op_0_bw="11">
<![CDATA[
conv2_w3:501  %C2_out_V_load_18 = load i16* %C2_out_V_addr_19, align 4

]]></Node>
<StgValue><ssdm name="C2_out_V_load_18"/></StgValue>
</operation>

<operation id="1417" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1305" bw="25" op_0_bw="8">
<![CDATA[
conv2_w3:528  %sext_ln728_33 = sext i8 %K2_W_V_6_4_load to i25

]]></Node>
<StgValue><ssdm name="sext_ln728_33"/></StgValue>
</operation>

<operation id="1418" st_id="29" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1308" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
conv2_w3:531  %mul_ln1192_54 = mul i25 %sext_ln728_33, %sext_ln1118_31

]]></Node>
<StgValue><ssdm name="mul_ln1192_54"/></StgValue>
</operation>

<operation id="1419" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1312" bw="25" op_0_bw="9">
<![CDATA[
conv2_w3:535  %sext_ln728_34 = sext i9 %K2_W_V_6_5_load to i25

]]></Node>
<StgValue><ssdm name="sext_ln728_34"/></StgValue>
</operation>

<operation id="1420" st_id="29" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1315" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
conv2_w3:538  %mul_ln1192_55 = mul i25 %sext_ln728_34, %sext_ln1118_32

]]></Node>
<StgValue><ssdm name="mul_ln1192_55"/></StgValue>
</operation>

<operation id="1421" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1322" bw="16" op_0_bw="11">
<![CDATA[
conv2_w3:545  %C2_out_V_load_19 = load i16* %C2_out_V_addr_20, align 2

]]></Node>
<StgValue><ssdm name="C2_out_V_load_19"/></StgValue>
</operation>

<operation id="1422" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1349" bw="25" op_0_bw="8">
<![CDATA[
conv2_w3:572  %sext_ln728_38 = sext i8 %K2_W_V_7_4_load to i25

]]></Node>
<StgValue><ssdm name="sext_ln728_38"/></StgValue>
</operation>

<operation id="1423" st_id="29" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1352" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
conv2_w3:575  %mul_ln1192_60 = mul i25 %sext_ln728_38, %sext_ln1118_31

]]></Node>
<StgValue><ssdm name="mul_ln1192_60"/></StgValue>
</operation>

<operation id="1424" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1356" bw="25" op_0_bw="9">
<![CDATA[
conv2_w3:579  %sext_ln728_39 = sext i9 %K2_W_V_7_5_load to i25

]]></Node>
<StgValue><ssdm name="sext_ln728_39"/></StgValue>
</operation>

<operation id="1425" st_id="29" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1359" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
conv2_w3:582  %mul_ln1192_61 = mul i25 %sext_ln728_39, %sext_ln1118_32

]]></Node>
<StgValue><ssdm name="mul_ln1192_61"/></StgValue>
</operation>

<operation id="1426" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1393" bw="25" op_0_bw="9">
<![CDATA[
conv2_w3:616  %sext_ln728_43 = sext i9 %K2_W_V_8_4_load to i25

]]></Node>
<StgValue><ssdm name="sext_ln728_43"/></StgValue>
</operation>

<operation id="1427" st_id="29" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1396" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
conv2_w3:619  %mul_ln1192_66 = mul i25 %sext_ln728_43, %sext_ln1118_31

]]></Node>
<StgValue><ssdm name="mul_ln1192_66"/></StgValue>
</operation>

<operation id="1428" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1400" bw="25" op_0_bw="9">
<![CDATA[
conv2_w3:623  %sext_ln728_44 = sext i9 %K2_W_V_8_5_load to i25

]]></Node>
<StgValue><ssdm name="sext_ln728_44"/></StgValue>
</operation>

<operation id="1429" st_id="29" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1403" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
conv2_w3:626  %mul_ln1192_67 = mul i25 %sext_ln728_44, %sext_ln1118_32

]]></Node>
<StgValue><ssdm name="mul_ln1192_67"/></StgValue>
</operation>

<operation id="1430" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1437" bw="25" op_0_bw="8">
<![CDATA[
conv2_w3:660  %sext_ln728_48 = sext i8 %K2_W_V_9_4_load to i25

]]></Node>
<StgValue><ssdm name="sext_ln728_48"/></StgValue>
</operation>

<operation id="1431" st_id="29" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
conv2_w3:663  %mul_ln1192_72 = mul i25 %sext_ln728_48, %sext_ln1118_31

]]></Node>
<StgValue><ssdm name="mul_ln1192_72"/></StgValue>
</operation>

<operation id="1432" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1444" bw="25" op_0_bw="9">
<![CDATA[
conv2_w3:667  %sext_ln728_49 = sext i9 %K2_W_V_9_5_load to i25

]]></Node>
<StgValue><ssdm name="sext_ln728_49"/></StgValue>
</operation>

<operation id="1433" st_id="29" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1447" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
conv2_w3:670  %mul_ln1192_73 = mul i25 %sext_ln728_49, %sext_ln1118_32

]]></Node>
<StgValue><ssdm name="mul_ln1192_73"/></StgValue>
</operation>

<operation id="1434" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1481" bw="25" op_0_bw="8">
<![CDATA[
conv2_w3:704  %sext_ln728_53 = sext i8 %K2_W_V_10_4_load to i25

]]></Node>
<StgValue><ssdm name="sext_ln728_53"/></StgValue>
</operation>

<operation id="1435" st_id="29" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1484" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
conv2_w3:707  %mul_ln1192_78 = mul i25 %sext_ln728_53, %sext_ln1118_31

]]></Node>
<StgValue><ssdm name="mul_ln1192_78"/></StgValue>
</operation>

<operation id="1436" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1488" bw="25" op_0_bw="8">
<![CDATA[
conv2_w3:711  %sext_ln728_54 = sext i8 %K2_W_V_10_5_load to i25

]]></Node>
<StgValue><ssdm name="sext_ln728_54"/></StgValue>
</operation>

<operation id="1437" st_id="29" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1491" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
conv2_w3:714  %mul_ln1192_79 = mul i25 %sext_ln728_54, %sext_ln1118_32

]]></Node>
<StgValue><ssdm name="mul_ln1192_79"/></StgValue>
</operation>

<operation id="1438" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1525" bw="25" op_0_bw="9">
<![CDATA[
conv2_w3:748  %sext_ln728_58 = sext i9 %K2_W_V_11_4_load to i25

]]></Node>
<StgValue><ssdm name="sext_ln728_58"/></StgValue>
</operation>

<operation id="1439" st_id="29" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1528" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
conv2_w3:751  %mul_ln1192_84 = mul i25 %sext_ln728_58, %sext_ln1118_31

]]></Node>
<StgValue><ssdm name="mul_ln1192_84"/></StgValue>
</operation>

<operation id="1440" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1532" bw="25" op_0_bw="9">
<![CDATA[
conv2_w3:755  %sext_ln728_59 = sext i9 %K2_W_V_11_5_load to i25

]]></Node>
<StgValue><ssdm name="sext_ln728_59"/></StgValue>
</operation>

<operation id="1441" st_id="29" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1535" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
conv2_w3:758  %mul_ln1192_85 = mul i25 %sext_ln728_59, %sext_ln1118_32

]]></Node>
<StgValue><ssdm name="mul_ln1192_85"/></StgValue>
</operation>

<operation id="1442" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1569" bw="25" op_0_bw="8">
<![CDATA[
conv2_w3:792  %sext_ln728_63 = sext i8 %K2_W_V_12_4_load to i25

]]></Node>
<StgValue><ssdm name="sext_ln728_63"/></StgValue>
</operation>

<operation id="1443" st_id="29" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1572" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
conv2_w3:795  %mul_ln1192_90 = mul i25 %sext_ln728_63, %sext_ln1118_31

]]></Node>
<StgValue><ssdm name="mul_ln1192_90"/></StgValue>
</operation>

<operation id="1444" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1576" bw="25" op_0_bw="9">
<![CDATA[
conv2_w3:799  %sext_ln728_64 = sext i9 %K2_W_V_12_5_load to i25

]]></Node>
<StgValue><ssdm name="sext_ln728_64"/></StgValue>
</operation>

<operation id="1445" st_id="29" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1579" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
conv2_w3:802  %mul_ln1192_91 = mul i25 %sext_ln728_64, %sext_ln1118_32

]]></Node>
<StgValue><ssdm name="mul_ln1192_91"/></StgValue>
</operation>

<operation id="1446" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1613" bw="25" op_0_bw="8">
<![CDATA[
conv2_w3:836  %sext_ln728_68 = sext i8 %K2_W_V_13_4_load to i25

]]></Node>
<StgValue><ssdm name="sext_ln728_68"/></StgValue>
</operation>

<operation id="1447" st_id="29" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1616" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
conv2_w3:839  %mul_ln1192_96 = mul i25 %sext_ln728_68, %sext_ln1118_31

]]></Node>
<StgValue><ssdm name="mul_ln1192_96"/></StgValue>
</operation>

<operation id="1448" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1620" bw="25" op_0_bw="9">
<![CDATA[
conv2_w3:843  %sext_ln728_69 = sext i9 %K2_W_V_13_5_load to i25

]]></Node>
<StgValue><ssdm name="sext_ln728_69"/></StgValue>
</operation>

<operation id="1449" st_id="29" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1623" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
conv2_w3:846  %mul_ln1192_97 = mul i25 %sext_ln728_69, %sext_ln1118_32

]]></Node>
<StgValue><ssdm name="mul_ln1192_97"/></StgValue>
</operation>

<operation id="1450" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1657" bw="25" op_0_bw="8">
<![CDATA[
conv2_w3:880  %sext_ln728_73 = sext i8 %K2_W_V_14_4_load to i25

]]></Node>
<StgValue><ssdm name="sext_ln728_73"/></StgValue>
</operation>

<operation id="1451" st_id="29" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1660" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
conv2_w3:883  %mul_ln1192_102 = mul i25 %sext_ln728_73, %sext_ln1118_31

]]></Node>
<StgValue><ssdm name="mul_ln1192_102"/></StgValue>
</operation>

<operation id="1452" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1664" bw="25" op_0_bw="9">
<![CDATA[
conv2_w3:887  %sext_ln728_74 = sext i9 %K2_W_V_14_5_load to i25

]]></Node>
<StgValue><ssdm name="sext_ln728_74"/></StgValue>
</operation>

<operation id="1453" st_id="29" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1667" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
conv2_w3:890  %mul_ln1192_103 = mul i25 %sext_ln728_74, %sext_ln1118_32

]]></Node>
<StgValue><ssdm name="mul_ln1192_103"/></StgValue>
</operation>

<operation id="1454" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1701" bw="25" op_0_bw="9">
<![CDATA[
conv2_w3:924  %sext_ln728_78 = sext i9 %K2_W_V_15_4_load to i25

]]></Node>
<StgValue><ssdm name="sext_ln728_78"/></StgValue>
</operation>

<operation id="1455" st_id="29" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1704" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
conv2_w3:927  %mul_ln1192_108 = mul i25 %sext_ln728_78, %sext_ln1118_31

]]></Node>
<StgValue><ssdm name="mul_ln1192_108"/></StgValue>
</operation>

<operation id="1456" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1708" bw="25" op_0_bw="9">
<![CDATA[
conv2_w3:931  %sext_ln728_79 = sext i9 %K2_W_V_15_5_load to i25

]]></Node>
<StgValue><ssdm name="sext_ln728_79"/></StgValue>
</operation>

<operation id="1457" st_id="29" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1711" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
conv2_w3:934  %mul_ln1192_109 = mul i25 %sext_ln728_79, %sext_ln1118_32

]]></Node>
<StgValue><ssdm name="mul_ln1192_109"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="1458" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
conv2_w3:49  %or_ln1265_8 = or i12 %tmp_67_cast, 8

]]></Node>
<StgValue><ssdm name="or_ln1265_8"/></StgValue>
</operation>

<operation id="1459" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="64" op_0_bw="12">
<![CDATA[
conv2_w3:50  %zext_ln1265_21 = zext i12 %or_ln1265_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1265_21"/></StgValue>
</operation>

<operation id="1460" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv2_w3:51  %C2_out_V_addr_21 = getelementptr [1600 x i16]* @C2_out_V, i64 0, i64 %zext_ln1265_21

]]></Node>
<StgValue><ssdm name="C2_out_V_addr_21"/></StgValue>
</operation>

<operation id="1461" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
conv2_w3:52  %or_ln1265_9 = or i12 %tmp_67_cast, 9

]]></Node>
<StgValue><ssdm name="or_ln1265_9"/></StgValue>
</operation>

<operation id="1462" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="64" op_0_bw="12">
<![CDATA[
conv2_w3:53  %zext_ln1265_22 = zext i12 %or_ln1265_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1265_22"/></StgValue>
</operation>

<operation id="1463" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv2_w3:54  %C2_out_V_addr_22 = getelementptr [1600 x i16]* @C2_out_V, i64 0, i64 %zext_ln1265_22

]]></Node>
<StgValue><ssdm name="C2_out_V_addr_22"/></StgValue>
</operation>

<operation id="1464" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv2_w3:264  %shl_ln728_33 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_59, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_33"/></StgValue>
</operation>

<operation id="1465" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="26" op_0_bw="25">
<![CDATA[
conv2_w3:266  %sext_ln1192_14 = sext i25 %mul_ln1192_18 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1192_14"/></StgValue>
</operation>

<operation id="1466" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv2_w3:267  %add_ln1192_34 = add i26 %sext_ln1192_14, %shl_ln728_33

]]></Node>
<StgValue><ssdm name="add_ln1192_34"/></StgValue>
</operation>

<operation id="1467" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv2_w3:272  %tmp_60 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_34, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="1468" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv2_w3:273  %shl_ln728_34 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_60, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_34"/></StgValue>
</operation>

<operation id="1469" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="26" op_0_bw="25">
<![CDATA[
conv2_w3:275  %sext_ln1192_15 = sext i25 %mul_ln1192_19 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1192_15"/></StgValue>
</operation>

<operation id="1470" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv2_w3:276  %add_ln1192_35 = add i26 %sext_ln1192_15, %shl_ln728_34

]]></Node>
<StgValue><ssdm name="add_ln1192_35"/></StgValue>
</operation>

<operation id="1471" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv2_w3:277  %trunc_ln708_8 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_35, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_8"/></StgValue>
</operation>

<operation id="1472" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv2_w3:310  %shl_ln728_39 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_64, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_39"/></StgValue>
</operation>

<operation id="1473" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="26" op_0_bw="25">
<![CDATA[
conv2_w3:312  %sext_ln1192_20 = sext i25 %mul_ln1192_24 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1192_20"/></StgValue>
</operation>

<operation id="1474" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv2_w3:313  %add_ln1192_40 = add i26 %sext_ln1192_20, %shl_ln728_39

]]></Node>
<StgValue><ssdm name="add_ln1192_40"/></StgValue>
</operation>

<operation id="1475" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv2_w3:316  %tmp_65 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_40, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="1476" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv2_w3:317  %shl_ln728_40 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_65, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_40"/></StgValue>
</operation>

<operation id="1477" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1096" bw="26" op_0_bw="25">
<![CDATA[
conv2_w3:319  %sext_ln1192_21 = sext i25 %mul_ln1192_25 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1192_21"/></StgValue>
</operation>

<operation id="1478" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv2_w3:320  %add_ln1192_41 = add i26 %sext_ln1192_21, %shl_ln728_40

]]></Node>
<StgValue><ssdm name="add_ln1192_41"/></StgValue>
</operation>

<operation id="1479" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv2_w3:321  %trunc_ln708_9 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_41, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_9"/></StgValue>
</operation>

<operation id="1480" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1131" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv2_w3:354  %shl_ln728_45 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_69, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_45"/></StgValue>
</operation>

<operation id="1481" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="26" op_0_bw="25">
<![CDATA[
conv2_w3:356  %sext_ln1192_26 = sext i25 %mul_ln1192_30 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1192_26"/></StgValue>
</operation>

<operation id="1482" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv2_w3:357  %add_ln1192_46 = add i26 %sext_ln1192_26, %shl_ln728_45

]]></Node>
<StgValue><ssdm name="add_ln1192_46"/></StgValue>
</operation>

<operation id="1483" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv2_w3:360  %tmp_70 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_46, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="1484" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv2_w3:361  %shl_ln728_46 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_70, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_46"/></StgValue>
</operation>

<operation id="1485" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="26" op_0_bw="25">
<![CDATA[
conv2_w3:363  %sext_ln1192_27 = sext i25 %mul_ln1192_31 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1192_27"/></StgValue>
</operation>

<operation id="1486" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv2_w3:364  %add_ln1192_47 = add i26 %sext_ln1192_27, %shl_ln728_46

]]></Node>
<StgValue><ssdm name="add_ln1192_47"/></StgValue>
</operation>

<operation id="1487" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv2_w3:365  %trunc_ln708_10 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_47, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_10"/></StgValue>
</operation>

<operation id="1488" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv2_w3:398  %shl_ln728_51 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_74, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_51"/></StgValue>
</operation>

<operation id="1489" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1177" bw="26" op_0_bw="25">
<![CDATA[
conv2_w3:400  %sext_ln1192_34 = sext i25 %mul_ln1192_36 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1192_34"/></StgValue>
</operation>

<operation id="1490" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1178" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv2_w3:401  %add_ln1192_52 = add i26 %sext_ln1192_34, %shl_ln728_51

]]></Node>
<StgValue><ssdm name="add_ln1192_52"/></StgValue>
</operation>

<operation id="1491" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1181" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv2_w3:404  %tmp_75 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_52, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="1492" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv2_w3:405  %shl_ln728_52 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_75, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_52"/></StgValue>
</operation>

<operation id="1493" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="26" op_0_bw="25">
<![CDATA[
conv2_w3:407  %sext_ln1192_35 = sext i25 %mul_ln1192_37 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1192_35"/></StgValue>
</operation>

<operation id="1494" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv2_w3:408  %add_ln1192_53 = add i26 %sext_ln1192_35, %shl_ln728_52

]]></Node>
<StgValue><ssdm name="add_ln1192_53"/></StgValue>
</operation>

<operation id="1495" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1186" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv2_w3:409  %trunc_ln708_11 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_53, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_11"/></StgValue>
</operation>

<operation id="1496" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1212" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv2_w3:435  %shl_ln728_56 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_78, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_56"/></StgValue>
</operation>

<operation id="1497" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1214" bw="26" op_0_bw="25">
<![CDATA[
conv2_w3:437  %sext_ln1192_39 = sext i25 %mul_ln1192_41 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1192_39"/></StgValue>
</operation>

<operation id="1498" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1215" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv2_w3:438  %add_ln1192_57 = add i26 %sext_ln1192_39, %shl_ln728_56

]]></Node>
<StgValue><ssdm name="add_ln1192_57"/></StgValue>
</operation>

<operation id="1499" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1218" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv2_w3:441  %tmp_79 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_57, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="1500" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1219" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv2_w3:442  %shl_ln728_57 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_79, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_57"/></StgValue>
</operation>

<operation id="1501" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1221" bw="26" op_0_bw="25">
<![CDATA[
conv2_w3:444  %sext_ln1192_40 = sext i25 %mul_ln1192_42 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1192_40"/></StgValue>
</operation>

<operation id="1502" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1222" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv2_w3:445  %add_ln1192_58 = add i26 %sext_ln1192_40, %shl_ln728_57

]]></Node>
<StgValue><ssdm name="add_ln1192_58"/></StgValue>
</operation>

<operation id="1503" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1225" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv2_w3:448  %tmp_80 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_58, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="1504" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv2_w3:449  %shl_ln728_58 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_80, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_58"/></StgValue>
</operation>

<operation id="1505" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1228" bw="26" op_0_bw="25">
<![CDATA[
conv2_w3:451  %sext_ln1192_41 = sext i25 %mul_ln1192_43 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1192_41"/></StgValue>
</operation>

<operation id="1506" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1229" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv2_w3:452  %add_ln1192_59 = add i26 %sext_ln1192_41, %shl_ln728_58

]]></Node>
<StgValue><ssdm name="add_ln1192_59"/></StgValue>
</operation>

<operation id="1507" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv2_w3:453  %trunc_ln708_12 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_59, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_12"/></StgValue>
</operation>

<operation id="1508" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1256" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv2_w3:479  %shl_ln728_62 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_83, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_62"/></StgValue>
</operation>

<operation id="1509" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1258" bw="26" op_0_bw="25">
<![CDATA[
conv2_w3:481  %sext_ln1192_45 = sext i25 %mul_ln1192_47 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1192_45"/></StgValue>
</operation>

<operation id="1510" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1259" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv2_w3:482  %add_ln1192_63 = add i26 %sext_ln1192_45, %shl_ln728_62

]]></Node>
<StgValue><ssdm name="add_ln1192_63"/></StgValue>
</operation>

<operation id="1511" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1262" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv2_w3:485  %tmp_84 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_63, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="1512" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1263" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv2_w3:486  %shl_ln728_63 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_84, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_63"/></StgValue>
</operation>

<operation id="1513" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1265" bw="26" op_0_bw="25">
<![CDATA[
conv2_w3:488  %sext_ln1192_46 = sext i25 %mul_ln1192_48 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1192_46"/></StgValue>
</operation>

<operation id="1514" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv2_w3:489  %add_ln1192_64 = add i26 %sext_ln1192_46, %shl_ln728_63

]]></Node>
<StgValue><ssdm name="add_ln1192_64"/></StgValue>
</operation>

<operation id="1515" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1269" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv2_w3:492  %tmp_85 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_64, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="1516" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv2_w3:493  %shl_ln728_64 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_85, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_64"/></StgValue>
</operation>

<operation id="1517" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="26" op_0_bw="25">
<![CDATA[
conv2_w3:495  %sext_ln1192_47 = sext i25 %mul_ln1192_49 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1192_47"/></StgValue>
</operation>

<operation id="1518" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1273" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv2_w3:496  %add_ln1192_65 = add i26 %sext_ln1192_47, %shl_ln728_64

]]></Node>
<StgValue><ssdm name="add_ln1192_65"/></StgValue>
</operation>

<operation id="1519" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv2_w3:497  %trunc_ln708_13 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_65, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_13"/></StgValue>
</operation>

<operation id="1520" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1278" bw="16" op_0_bw="11">
<![CDATA[
conv2_w3:501  %C2_out_V_load_18 = load i16* %C2_out_V_addr_19, align 4

]]></Node>
<StgValue><ssdm name="C2_out_V_load_18"/></StgValue>
</operation>

<operation id="1521" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1279" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv2_w3:502  %shl_ln728_65 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %C2_out_V_load_18, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_65"/></StgValue>
</operation>

<operation id="1522" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1281" bw="26" op_0_bw="25">
<![CDATA[
conv2_w3:504  %sext_ln1192_48 = sext i25 %mul_ln1192_50 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1192_48"/></StgValue>
</operation>

<operation id="1523" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1282" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv2_w3:505  %add_ln1192_66 = add i26 %sext_ln1192_48, %shl_ln728_65

]]></Node>
<StgValue><ssdm name="add_ln1192_66"/></StgValue>
</operation>

<operation id="1524" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1285" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv2_w3:508  %tmp_86 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_66, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="1525" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv2_w3:509  %shl_ln728_66 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_86, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_66"/></StgValue>
</operation>

<operation id="1526" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1288" bw="26" op_0_bw="25">
<![CDATA[
conv2_w3:511  %sext_ln1192_49 = sext i25 %mul_ln1192_51 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1192_49"/></StgValue>
</operation>

<operation id="1527" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1289" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv2_w3:512  %add_ln1192_67 = add i26 %sext_ln1192_49, %shl_ln728_66

]]></Node>
<StgValue><ssdm name="add_ln1192_67"/></StgValue>
</operation>

<operation id="1528" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1292" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv2_w3:515  %tmp_87 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_67, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="1529" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1293" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv2_w3:516  %shl_ln728_67 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_87, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_67"/></StgValue>
</operation>

<operation id="1530" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1295" bw="26" op_0_bw="25">
<![CDATA[
conv2_w3:518  %sext_ln1192_50 = sext i25 %mul_ln1192_52 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1192_50"/></StgValue>
</operation>

<operation id="1531" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1296" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv2_w3:519  %add_ln1192_68 = add i26 %sext_ln1192_50, %shl_ln728_67

]]></Node>
<StgValue><ssdm name="add_ln1192_68"/></StgValue>
</operation>

<operation id="1532" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1299" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv2_w3:522  %tmp_88 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_68, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="1533" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1322" bw="16" op_0_bw="11">
<![CDATA[
conv2_w3:545  %C2_out_V_load_19 = load i16* %C2_out_V_addr_20, align 2

]]></Node>
<StgValue><ssdm name="C2_out_V_load_19"/></StgValue>
</operation>

<operation id="1534" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1323" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv2_w3:546  %shl_ln728_71 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %C2_out_V_load_19, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_71"/></StgValue>
</operation>

<operation id="1535" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1325" bw="26" op_0_bw="25">
<![CDATA[
conv2_w3:548  %sext_ln1192_54 = sext i25 %mul_ln1192_56 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1192_54"/></StgValue>
</operation>

<operation id="1536" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1326" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv2_w3:549  %add_ln1192_72 = add i26 %sext_ln1192_54, %shl_ln728_71

]]></Node>
<StgValue><ssdm name="add_ln1192_72"/></StgValue>
</operation>

<operation id="1537" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv2_w3:552  %tmp_91 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_72, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="1538" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv2_w3:553  %shl_ln728_72 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_91, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_72"/></StgValue>
</operation>

<operation id="1539" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1332" bw="26" op_0_bw="25">
<![CDATA[
conv2_w3:555  %sext_ln1192_55 = sext i25 %mul_ln1192_57 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1192_55"/></StgValue>
</operation>

<operation id="1540" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1333" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv2_w3:556  %add_ln1192_73 = add i26 %sext_ln1192_55, %shl_ln728_72

]]></Node>
<StgValue><ssdm name="add_ln1192_73"/></StgValue>
</operation>

<operation id="1541" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1336" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv2_w3:559  %tmp_92 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_73, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="1542" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1337" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv2_w3:560  %shl_ln728_73 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_92, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_73"/></StgValue>
</operation>

<operation id="1543" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1339" bw="26" op_0_bw="25">
<![CDATA[
conv2_w3:562  %sext_ln1192_56 = sext i25 %mul_ln1192_58 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1192_56"/></StgValue>
</operation>

<operation id="1544" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1340" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv2_w3:563  %add_ln1192_74 = add i26 %sext_ln1192_56, %shl_ln728_73

]]></Node>
<StgValue><ssdm name="add_ln1192_74"/></StgValue>
</operation>

<operation id="1545" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1343" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv2_w3:566  %tmp_93 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_74, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="1546" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="16" op_0_bw="11">
<![CDATA[
conv2_w3:589  %C2_out_V_load_20 = load i16* %C2_out_V_addr_21, align 16

]]></Node>
<StgValue><ssdm name="C2_out_V_load_20"/></StgValue>
</operation>

<operation id="1547" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="16" op_0_bw="11">
<![CDATA[
conv2_w3:633  %C2_out_V_load_21 = load i16* %C2_out_V_addr_22, align 2

]]></Node>
<StgValue><ssdm name="C2_out_V_load_21"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="1548" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
conv2_w3:55  %or_ln1265_10 = or i12 %tmp_67_cast, 10

]]></Node>
<StgValue><ssdm name="or_ln1265_10"/></StgValue>
</operation>

<operation id="1549" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="64" op_0_bw="12">
<![CDATA[
conv2_w3:56  %zext_ln1265_23 = zext i12 %or_ln1265_10 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1265_23"/></StgValue>
</operation>

<operation id="1550" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv2_w3:57  %C2_out_V_addr_23 = getelementptr [1600 x i16]* @C2_out_V, i64 0, i64 %zext_ln1265_23

]]></Node>
<StgValue><ssdm name="C2_out_V_addr_23"/></StgValue>
</operation>

<operation id="1551" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
conv2_w3:58  %or_ln1265_11 = or i12 %tmp_67_cast, 11

]]></Node>
<StgValue><ssdm name="or_ln1265_11"/></StgValue>
</operation>

<operation id="1552" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="64" op_0_bw="12">
<![CDATA[
conv2_w3:59  %zext_ln1265_24 = zext i12 %or_ln1265_11 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1265_24"/></StgValue>
</operation>

<operation id="1553" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv2_w3:60  %C2_out_V_addr_24 = getelementptr [1600 x i16]* @C2_out_V, i64 0, i64 %zext_ln1265_24

]]></Node>
<StgValue><ssdm name="C2_out_V_addr_24"/></StgValue>
</operation>

<operation id="1554" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1300" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv2_w3:523  %shl_ln728_68 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_88, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_68"/></StgValue>
</operation>

<operation id="1555" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1302" bw="26" op_0_bw="25">
<![CDATA[
conv2_w3:525  %sext_ln1192_51 = sext i25 %mul_ln1192_53 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1192_51"/></StgValue>
</operation>

<operation id="1556" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1303" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv2_w3:526  %add_ln1192_69 = add i26 %sext_ln1192_51, %shl_ln728_68

]]></Node>
<StgValue><ssdm name="add_ln1192_69"/></StgValue>
</operation>

<operation id="1557" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1306" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv2_w3:529  %tmp_89 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_69, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="1558" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv2_w3:530  %shl_ln728_69 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_89, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_69"/></StgValue>
</operation>

<operation id="1559" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1309" bw="26" op_0_bw="25">
<![CDATA[
conv2_w3:532  %sext_ln1192_52 = sext i25 %mul_ln1192_54 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1192_52"/></StgValue>
</operation>

<operation id="1560" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1310" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv2_w3:533  %add_ln1192_70 = add i26 %sext_ln1192_52, %shl_ln728_69

]]></Node>
<StgValue><ssdm name="add_ln1192_70"/></StgValue>
</operation>

<operation id="1561" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv2_w3:536  %tmp_90 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_70, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="1562" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv2_w3:537  %shl_ln728_70 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_90, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_70"/></StgValue>
</operation>

<operation id="1563" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1316" bw="26" op_0_bw="25">
<![CDATA[
conv2_w3:539  %sext_ln1192_53 = sext i25 %mul_ln1192_55 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1192_53"/></StgValue>
</operation>

<operation id="1564" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1317" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv2_w3:540  %add_ln1192_71 = add i26 %sext_ln1192_53, %shl_ln728_70

]]></Node>
<StgValue><ssdm name="add_ln1192_71"/></StgValue>
</operation>

<operation id="1565" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1318" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv2_w3:541  %trunc_ln708_14 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_71, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_14"/></StgValue>
</operation>

<operation id="1566" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1344" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv2_w3:567  %shl_ln728_74 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_93, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_74"/></StgValue>
</operation>

<operation id="1567" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1346" bw="26" op_0_bw="25">
<![CDATA[
conv2_w3:569  %sext_ln1192_57 = sext i25 %mul_ln1192_59 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1192_57"/></StgValue>
</operation>

<operation id="1568" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1347" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv2_w3:570  %add_ln1192_75 = add i26 %sext_ln1192_57, %shl_ln728_74

]]></Node>
<StgValue><ssdm name="add_ln1192_75"/></StgValue>
</operation>

<operation id="1569" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv2_w3:573  %tmp_94 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_75, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="1570" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1351" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv2_w3:574  %shl_ln728_75 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_94, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_75"/></StgValue>
</operation>

<operation id="1571" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1353" bw="26" op_0_bw="25">
<![CDATA[
conv2_w3:576  %sext_ln1192_58 = sext i25 %mul_ln1192_60 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1192_58"/></StgValue>
</operation>

<operation id="1572" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1354" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv2_w3:577  %add_ln1192_76 = add i26 %sext_ln1192_58, %shl_ln728_75

]]></Node>
<StgValue><ssdm name="add_ln1192_76"/></StgValue>
</operation>

<operation id="1573" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1357" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv2_w3:580  %tmp_95 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_76, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="1574" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1358" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv2_w3:581  %shl_ln728_76 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_95, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_76"/></StgValue>
</operation>

<operation id="1575" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1360" bw="26" op_0_bw="25">
<![CDATA[
conv2_w3:583  %sext_ln1192_59 = sext i25 %mul_ln1192_61 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1192_59"/></StgValue>
</operation>

<operation id="1576" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1361" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv2_w3:584  %add_ln1192_77 = add i26 %sext_ln1192_59, %shl_ln728_76

]]></Node>
<StgValue><ssdm name="add_ln1192_77"/></StgValue>
</operation>

<operation id="1577" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1362" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv2_w3:585  %trunc_ln708_15 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_77, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_15"/></StgValue>
</operation>

<operation id="1578" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="16" op_0_bw="11">
<![CDATA[
conv2_w3:589  %C2_out_V_load_20 = load i16* %C2_out_V_addr_21, align 16

]]></Node>
<StgValue><ssdm name="C2_out_V_load_20"/></StgValue>
</operation>

<operation id="1579" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1367" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv2_w3:590  %shl_ln728_77 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %C2_out_V_load_20, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_77"/></StgValue>
</operation>

<operation id="1580" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1369" bw="26" op_0_bw="25">
<![CDATA[
conv2_w3:592  %sext_ln1192_60 = sext i25 %mul_ln1192_62 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1192_60"/></StgValue>
</operation>

<operation id="1581" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv2_w3:593  %add_ln1192_78 = add i26 %sext_ln1192_60, %shl_ln728_77

]]></Node>
<StgValue><ssdm name="add_ln1192_78"/></StgValue>
</operation>

<operation id="1582" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1373" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv2_w3:596  %tmp_96 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_78, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="1583" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1374" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv2_w3:597  %shl_ln728_78 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_96, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_78"/></StgValue>
</operation>

<operation id="1584" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1376" bw="26" op_0_bw="25">
<![CDATA[
conv2_w3:599  %sext_ln1192_61 = sext i25 %mul_ln1192_63 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1192_61"/></StgValue>
</operation>

<operation id="1585" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv2_w3:600  %add_ln1192_79 = add i26 %sext_ln1192_61, %shl_ln728_78

]]></Node>
<StgValue><ssdm name="add_ln1192_79"/></StgValue>
</operation>

<operation id="1586" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1380" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv2_w3:603  %tmp_97 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_79, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="1587" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1381" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv2_w3:604  %shl_ln728_79 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_97, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_79"/></StgValue>
</operation>

<operation id="1588" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1383" bw="26" op_0_bw="25">
<![CDATA[
conv2_w3:606  %sext_ln1192_62 = sext i25 %mul_ln1192_64 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1192_62"/></StgValue>
</operation>

<operation id="1589" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1384" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv2_w3:607  %add_ln1192_80 = add i26 %sext_ln1192_62, %shl_ln728_79

]]></Node>
<StgValue><ssdm name="add_ln1192_80"/></StgValue>
</operation>

<operation id="1590" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1387" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv2_w3:610  %tmp_98 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_80, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="1591" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="16" op_0_bw="11">
<![CDATA[
conv2_w3:633  %C2_out_V_load_21 = load i16* %C2_out_V_addr_22, align 2

]]></Node>
<StgValue><ssdm name="C2_out_V_load_21"/></StgValue>
</operation>

<operation id="1592" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv2_w3:634  %shl_ln728_83 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %C2_out_V_load_21, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_83"/></StgValue>
</operation>

<operation id="1593" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="26" op_0_bw="25">
<![CDATA[
conv2_w3:636  %sext_ln1192_66 = sext i25 %mul_ln1192_68 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1192_66"/></StgValue>
</operation>

<operation id="1594" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1414" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv2_w3:637  %add_ln1192_84 = add i26 %sext_ln1192_66, %shl_ln728_83

]]></Node>
<StgValue><ssdm name="add_ln1192_84"/></StgValue>
</operation>

<operation id="1595" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1417" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv2_w3:640  %tmp_101 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_84, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="1596" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1418" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv2_w3:641  %shl_ln728_84 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_101, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_84"/></StgValue>
</operation>

<operation id="1597" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1420" bw="26" op_0_bw="25">
<![CDATA[
conv2_w3:643  %sext_ln1192_67 = sext i25 %mul_ln1192_69 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1192_67"/></StgValue>
</operation>

<operation id="1598" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1421" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv2_w3:644  %add_ln1192_85 = add i26 %sext_ln1192_67, %shl_ln728_84

]]></Node>
<StgValue><ssdm name="add_ln1192_85"/></StgValue>
</operation>

<operation id="1599" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1424" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv2_w3:647  %tmp_102 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_85, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="1600" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1425" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv2_w3:648  %shl_ln728_85 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_102, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_85"/></StgValue>
</operation>

<operation id="1601" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1427" bw="26" op_0_bw="25">
<![CDATA[
conv2_w3:650  %sext_ln1192_68 = sext i25 %mul_ln1192_70 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1192_68"/></StgValue>
</operation>

<operation id="1602" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1428" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv2_w3:651  %add_ln1192_86 = add i26 %sext_ln1192_68, %shl_ln728_85

]]></Node>
<StgValue><ssdm name="add_ln1192_86"/></StgValue>
</operation>

<operation id="1603" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1431" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv2_w3:654  %tmp_103 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_86, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="1604" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1454" bw="16" op_0_bw="11">
<![CDATA[
conv2_w3:677  %C2_out_V_load_22 = load i16* %C2_out_V_addr_23, align 4

]]></Node>
<StgValue><ssdm name="C2_out_V_load_22"/></StgValue>
</operation>

<operation id="1605" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1498" bw="16" op_0_bw="11">
<![CDATA[
conv2_w3:721  %C2_out_V_load_23 = load i16* %C2_out_V_addr_24, align 2

]]></Node>
<StgValue><ssdm name="C2_out_V_load_23"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="1606" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
conv2_w3:61  %or_ln1265_12 = or i12 %tmp_67_cast, 12

]]></Node>
<StgValue><ssdm name="or_ln1265_12"/></StgValue>
</operation>

<operation id="1607" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="64" op_0_bw="12">
<![CDATA[
conv2_w3:62  %zext_ln1265_25 = zext i12 %or_ln1265_12 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1265_25"/></StgValue>
</operation>

<operation id="1608" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv2_w3:63  %C2_out_V_addr_25 = getelementptr [1600 x i16]* @C2_out_V, i64 0, i64 %zext_ln1265_25

]]></Node>
<StgValue><ssdm name="C2_out_V_addr_25"/></StgValue>
</operation>

<operation id="1609" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
conv2_w3:64  %or_ln1265_13 = or i12 %tmp_67_cast, 13

]]></Node>
<StgValue><ssdm name="or_ln1265_13"/></StgValue>
</operation>

<operation id="1610" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="64" op_0_bw="12">
<![CDATA[
conv2_w3:65  %zext_ln1265_26 = zext i12 %or_ln1265_13 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1265_26"/></StgValue>
</operation>

<operation id="1611" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv2_w3:66  %C2_out_V_addr_26 = getelementptr [1600 x i16]* @C2_out_V, i64 0, i64 %zext_ln1265_26

]]></Node>
<StgValue><ssdm name="C2_out_V_addr_26"/></StgValue>
</operation>

<operation id="1612" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1388" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv2_w3:611  %shl_ln728_80 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_98, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_80"/></StgValue>
</operation>

<operation id="1613" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1390" bw="26" op_0_bw="25">
<![CDATA[
conv2_w3:613  %sext_ln1192_63 = sext i25 %mul_ln1192_65 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1192_63"/></StgValue>
</operation>

<operation id="1614" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1391" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv2_w3:614  %add_ln1192_81 = add i26 %sext_ln1192_63, %shl_ln728_80

]]></Node>
<StgValue><ssdm name="add_ln1192_81"/></StgValue>
</operation>

<operation id="1615" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1394" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv2_w3:617  %tmp_99 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_81, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="1616" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1395" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv2_w3:618  %shl_ln728_81 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_99, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_81"/></StgValue>
</operation>

<operation id="1617" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1397" bw="26" op_0_bw="25">
<![CDATA[
conv2_w3:620  %sext_ln1192_64 = sext i25 %mul_ln1192_66 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1192_64"/></StgValue>
</operation>

<operation id="1618" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1398" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv2_w3:621  %add_ln1192_82 = add i26 %sext_ln1192_64, %shl_ln728_81

]]></Node>
<StgValue><ssdm name="add_ln1192_82"/></StgValue>
</operation>

<operation id="1619" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1401" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv2_w3:624  %tmp_100 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_82, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="1620" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1402" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv2_w3:625  %shl_ln728_82 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_100, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_82"/></StgValue>
</operation>

<operation id="1621" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1404" bw="26" op_0_bw="25">
<![CDATA[
conv2_w3:627  %sext_ln1192_65 = sext i25 %mul_ln1192_67 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1192_65"/></StgValue>
</operation>

<operation id="1622" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1405" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv2_w3:628  %add_ln1192_83 = add i26 %sext_ln1192_65, %shl_ln728_82

]]></Node>
<StgValue><ssdm name="add_ln1192_83"/></StgValue>
</operation>

<operation id="1623" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv2_w3:629  %trunc_ln708_16 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_83, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_16"/></StgValue>
</operation>

<operation id="1624" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1432" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv2_w3:655  %shl_ln728_86 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_103, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_86"/></StgValue>
</operation>

<operation id="1625" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1434" bw="26" op_0_bw="25">
<![CDATA[
conv2_w3:657  %sext_ln1192_69 = sext i25 %mul_ln1192_71 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1192_69"/></StgValue>
</operation>

<operation id="1626" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1435" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv2_w3:658  %add_ln1192_87 = add i26 %sext_ln1192_69, %shl_ln728_86

]]></Node>
<StgValue><ssdm name="add_ln1192_87"/></StgValue>
</operation>

<operation id="1627" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1438" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv2_w3:661  %tmp_104 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_87, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="1628" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv2_w3:662  %shl_ln728_87 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_104, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_87"/></StgValue>
</operation>

<operation id="1629" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="26" op_0_bw="25">
<![CDATA[
conv2_w3:664  %sext_ln1192_70 = sext i25 %mul_ln1192_72 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1192_70"/></StgValue>
</operation>

<operation id="1630" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1442" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv2_w3:665  %add_ln1192_88 = add i26 %sext_ln1192_70, %shl_ln728_87

]]></Node>
<StgValue><ssdm name="add_ln1192_88"/></StgValue>
</operation>

<operation id="1631" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1445" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv2_w3:668  %tmp_105 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_88, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="1632" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1446" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv2_w3:669  %shl_ln728_88 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_105, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_88"/></StgValue>
</operation>

<operation id="1633" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1448" bw="26" op_0_bw="25">
<![CDATA[
conv2_w3:671  %sext_ln1192_71 = sext i25 %mul_ln1192_73 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1192_71"/></StgValue>
</operation>

<operation id="1634" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1449" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv2_w3:672  %add_ln1192_89 = add i26 %sext_ln1192_71, %shl_ln728_88

]]></Node>
<StgValue><ssdm name="add_ln1192_89"/></StgValue>
</operation>

<operation id="1635" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1450" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv2_w3:673  %trunc_ln708_17 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_89, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_17"/></StgValue>
</operation>

<operation id="1636" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1454" bw="16" op_0_bw="11">
<![CDATA[
conv2_w3:677  %C2_out_V_load_22 = load i16* %C2_out_V_addr_23, align 4

]]></Node>
<StgValue><ssdm name="C2_out_V_load_22"/></StgValue>
</operation>

<operation id="1637" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1455" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv2_w3:678  %shl_ln728_89 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %C2_out_V_load_22, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_89"/></StgValue>
</operation>

<operation id="1638" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1457" bw="26" op_0_bw="25">
<![CDATA[
conv2_w3:680  %sext_ln1192_72 = sext i25 %mul_ln1192_74 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1192_72"/></StgValue>
</operation>

<operation id="1639" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1458" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv2_w3:681  %add_ln1192_90 = add i26 %sext_ln1192_72, %shl_ln728_89

]]></Node>
<StgValue><ssdm name="add_ln1192_90"/></StgValue>
</operation>

<operation id="1640" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1461" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv2_w3:684  %tmp_106 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_90, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="1641" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1462" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv2_w3:685  %shl_ln728_90 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_106, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_90"/></StgValue>
</operation>

<operation id="1642" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1464" bw="26" op_0_bw="25">
<![CDATA[
conv2_w3:687  %sext_ln1192_73 = sext i25 %mul_ln1192_75 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1192_73"/></StgValue>
</operation>

<operation id="1643" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1465" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv2_w3:688  %add_ln1192_91 = add i26 %sext_ln1192_73, %shl_ln728_90

]]></Node>
<StgValue><ssdm name="add_ln1192_91"/></StgValue>
</operation>

<operation id="1644" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1468" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv2_w3:691  %tmp_107 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_91, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="1645" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1469" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv2_w3:692  %shl_ln728_91 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_107, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_91"/></StgValue>
</operation>

<operation id="1646" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1471" bw="26" op_0_bw="25">
<![CDATA[
conv2_w3:694  %sext_ln1192_74 = sext i25 %mul_ln1192_76 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1192_74"/></StgValue>
</operation>

<operation id="1647" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1472" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv2_w3:695  %add_ln1192_92 = add i26 %sext_ln1192_74, %shl_ln728_91

]]></Node>
<StgValue><ssdm name="add_ln1192_92"/></StgValue>
</operation>

<operation id="1648" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1475" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv2_w3:698  %tmp_108 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_92, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="1649" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1498" bw="16" op_0_bw="11">
<![CDATA[
conv2_w3:721  %C2_out_V_load_23 = load i16* %C2_out_V_addr_24, align 2

]]></Node>
<StgValue><ssdm name="C2_out_V_load_23"/></StgValue>
</operation>

<operation id="1650" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1499" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv2_w3:722  %shl_ln728_95 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %C2_out_V_load_23, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_95"/></StgValue>
</operation>

<operation id="1651" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1501" bw="26" op_0_bw="25">
<![CDATA[
conv2_w3:724  %sext_ln1192_78 = sext i25 %mul_ln1192_80 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1192_78"/></StgValue>
</operation>

<operation id="1652" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1502" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv2_w3:725  %add_ln1192_96 = add i26 %sext_ln1192_78, %shl_ln728_95

]]></Node>
<StgValue><ssdm name="add_ln1192_96"/></StgValue>
</operation>

<operation id="1653" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1505" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv2_w3:728  %tmp_111 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_96, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="1654" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1506" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv2_w3:729  %shl_ln728_96 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_111, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_96"/></StgValue>
</operation>

<operation id="1655" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1508" bw="26" op_0_bw="25">
<![CDATA[
conv2_w3:731  %sext_ln1192_79 = sext i25 %mul_ln1192_81 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1192_79"/></StgValue>
</operation>

<operation id="1656" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1509" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv2_w3:732  %add_ln1192_97 = add i26 %sext_ln1192_79, %shl_ln728_96

]]></Node>
<StgValue><ssdm name="add_ln1192_97"/></StgValue>
</operation>

<operation id="1657" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1512" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv2_w3:735  %tmp_112 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_97, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="1658" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1513" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv2_w3:736  %shl_ln728_97 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_112, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_97"/></StgValue>
</operation>

<operation id="1659" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1515" bw="26" op_0_bw="25">
<![CDATA[
conv2_w3:738  %sext_ln1192_80 = sext i25 %mul_ln1192_82 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1192_80"/></StgValue>
</operation>

<operation id="1660" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1516" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv2_w3:739  %add_ln1192_98 = add i26 %sext_ln1192_80, %shl_ln728_97

]]></Node>
<StgValue><ssdm name="add_ln1192_98"/></StgValue>
</operation>

<operation id="1661" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1519" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv2_w3:742  %tmp_113 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_98, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="1662" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1542" bw="16" op_0_bw="11">
<![CDATA[
conv2_w3:765  %C2_out_V_load_24 = load i16* %C2_out_V_addr_25, align 8

]]></Node>
<StgValue><ssdm name="C2_out_V_load_24"/></StgValue>
</operation>

<operation id="1663" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1586" bw="16" op_0_bw="11">
<![CDATA[
conv2_w3:809  %C2_out_V_load_25 = load i16* %C2_out_V_addr_26, align 2

]]></Node>
<StgValue><ssdm name="C2_out_V_load_25"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="1664" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
conv2_w3:67  %or_ln1265_14 = or i12 %tmp_67_cast, 14

]]></Node>
<StgValue><ssdm name="or_ln1265_14"/></StgValue>
</operation>

<operation id="1665" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="64" op_0_bw="12">
<![CDATA[
conv2_w3:68  %zext_ln1265_27 = zext i12 %or_ln1265_14 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1265_27"/></StgValue>
</operation>

<operation id="1666" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv2_w3:69  %C2_out_V_addr_27 = getelementptr [1600 x i16]* @C2_out_V, i64 0, i64 %zext_ln1265_27

]]></Node>
<StgValue><ssdm name="C2_out_V_addr_27"/></StgValue>
</operation>

<operation id="1667" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
conv2_w3:70  %or_ln1265_15 = or i12 %tmp_67_cast, 15

]]></Node>
<StgValue><ssdm name="or_ln1265_15"/></StgValue>
</operation>

<operation id="1668" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="64" op_0_bw="12">
<![CDATA[
conv2_w3:71  %zext_ln1265_28 = zext i12 %or_ln1265_15 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1265_28"/></StgValue>
</operation>

<operation id="1669" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv2_w3:72  %C2_out_V_addr_28 = getelementptr [1600 x i16]* @C2_out_V, i64 0, i64 %zext_ln1265_28

]]></Node>
<StgValue><ssdm name="C2_out_V_addr_28"/></StgValue>
</operation>

<operation id="1670" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1476" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv2_w3:699  %shl_ln728_92 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_108, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_92"/></StgValue>
</operation>

<operation id="1671" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1478" bw="26" op_0_bw="25">
<![CDATA[
conv2_w3:701  %sext_ln1192_75 = sext i25 %mul_ln1192_77 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1192_75"/></StgValue>
</operation>

<operation id="1672" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1479" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv2_w3:702  %add_ln1192_93 = add i26 %sext_ln1192_75, %shl_ln728_92

]]></Node>
<StgValue><ssdm name="add_ln1192_93"/></StgValue>
</operation>

<operation id="1673" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1482" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv2_w3:705  %tmp_109 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_93, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="1674" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1483" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv2_w3:706  %shl_ln728_93 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_109, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_93"/></StgValue>
</operation>

<operation id="1675" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1485" bw="26" op_0_bw="25">
<![CDATA[
conv2_w3:708  %sext_ln1192_76 = sext i25 %mul_ln1192_78 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1192_76"/></StgValue>
</operation>

<operation id="1676" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1486" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv2_w3:709  %add_ln1192_94 = add i26 %sext_ln1192_76, %shl_ln728_93

]]></Node>
<StgValue><ssdm name="add_ln1192_94"/></StgValue>
</operation>

<operation id="1677" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1489" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv2_w3:712  %tmp_110 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_94, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="1678" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1490" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv2_w3:713  %shl_ln728_94 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_110, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_94"/></StgValue>
</operation>

<operation id="1679" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1492" bw="26" op_0_bw="25">
<![CDATA[
conv2_w3:715  %sext_ln1192_77 = sext i25 %mul_ln1192_79 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1192_77"/></StgValue>
</operation>

<operation id="1680" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1493" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv2_w3:716  %add_ln1192_95 = add i26 %sext_ln1192_77, %shl_ln728_94

]]></Node>
<StgValue><ssdm name="add_ln1192_95"/></StgValue>
</operation>

<operation id="1681" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1494" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv2_w3:717  %trunc_ln708_18 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_95, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_18"/></StgValue>
</operation>

<operation id="1682" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1520" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv2_w3:743  %shl_ln728_98 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_113, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_98"/></StgValue>
</operation>

<operation id="1683" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1522" bw="26" op_0_bw="25">
<![CDATA[
conv2_w3:745  %sext_ln1192_81 = sext i25 %mul_ln1192_83 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1192_81"/></StgValue>
</operation>

<operation id="1684" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1523" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv2_w3:746  %add_ln1192_99 = add i26 %sext_ln1192_81, %shl_ln728_98

]]></Node>
<StgValue><ssdm name="add_ln1192_99"/></StgValue>
</operation>

<operation id="1685" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1526" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv2_w3:749  %tmp_114 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_99, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="1686" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1527" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv2_w3:750  %shl_ln728_99 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_114, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_99"/></StgValue>
</operation>

<operation id="1687" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1529" bw="26" op_0_bw="25">
<![CDATA[
conv2_w3:752  %sext_ln1192_82 = sext i25 %mul_ln1192_84 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1192_82"/></StgValue>
</operation>

<operation id="1688" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1530" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv2_w3:753  %add_ln1192_100 = add i26 %sext_ln1192_82, %shl_ln728_99

]]></Node>
<StgValue><ssdm name="add_ln1192_100"/></StgValue>
</operation>

<operation id="1689" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1533" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv2_w3:756  %tmp_115 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_100, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="1690" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1534" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv2_w3:757  %shl_ln728_100 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_115, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_100"/></StgValue>
</operation>

<operation id="1691" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1536" bw="26" op_0_bw="25">
<![CDATA[
conv2_w3:759  %sext_ln1192_83 = sext i25 %mul_ln1192_85 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1192_83"/></StgValue>
</operation>

<operation id="1692" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1537" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv2_w3:760  %add_ln1192_101 = add i26 %sext_ln1192_83, %shl_ln728_100

]]></Node>
<StgValue><ssdm name="add_ln1192_101"/></StgValue>
</operation>

<operation id="1693" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1538" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv2_w3:761  %trunc_ln708_19 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_101, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_19"/></StgValue>
</operation>

<operation id="1694" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1542" bw="16" op_0_bw="11">
<![CDATA[
conv2_w3:765  %C2_out_V_load_24 = load i16* %C2_out_V_addr_25, align 8

]]></Node>
<StgValue><ssdm name="C2_out_V_load_24"/></StgValue>
</operation>

<operation id="1695" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1543" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv2_w3:766  %shl_ln728_101 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %C2_out_V_load_24, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_101"/></StgValue>
</operation>

<operation id="1696" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1545" bw="26" op_0_bw="25">
<![CDATA[
conv2_w3:768  %sext_ln1192_84 = sext i25 %mul_ln1192_86 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1192_84"/></StgValue>
</operation>

<operation id="1697" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1546" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv2_w3:769  %add_ln1192_102 = add i26 %sext_ln1192_84, %shl_ln728_101

]]></Node>
<StgValue><ssdm name="add_ln1192_102"/></StgValue>
</operation>

<operation id="1698" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1549" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv2_w3:772  %tmp_116 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_102, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="1699" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1550" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv2_w3:773  %shl_ln728_102 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_116, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_102"/></StgValue>
</operation>

<operation id="1700" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1552" bw="26" op_0_bw="25">
<![CDATA[
conv2_w3:775  %sext_ln1192_85 = sext i25 %mul_ln1192_87 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1192_85"/></StgValue>
</operation>

<operation id="1701" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1553" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv2_w3:776  %add_ln1192_103 = add i26 %sext_ln1192_85, %shl_ln728_102

]]></Node>
<StgValue><ssdm name="add_ln1192_103"/></StgValue>
</operation>

<operation id="1702" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1556" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv2_w3:779  %tmp_117 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_103, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="1703" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1557" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv2_w3:780  %shl_ln728_103 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_117, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_103"/></StgValue>
</operation>

<operation id="1704" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1559" bw="26" op_0_bw="25">
<![CDATA[
conv2_w3:782  %sext_ln1192_86 = sext i25 %mul_ln1192_88 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1192_86"/></StgValue>
</operation>

<operation id="1705" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1560" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv2_w3:783  %add_ln1192_104 = add i26 %sext_ln1192_86, %shl_ln728_103

]]></Node>
<StgValue><ssdm name="add_ln1192_104"/></StgValue>
</operation>

<operation id="1706" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1563" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv2_w3:786  %tmp_118 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_104, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="1707" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1586" bw="16" op_0_bw="11">
<![CDATA[
conv2_w3:809  %C2_out_V_load_25 = load i16* %C2_out_V_addr_26, align 2

]]></Node>
<StgValue><ssdm name="C2_out_V_load_25"/></StgValue>
</operation>

<operation id="1708" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1587" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv2_w3:810  %shl_ln728_107 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %C2_out_V_load_25, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_107"/></StgValue>
</operation>

<operation id="1709" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1589" bw="26" op_0_bw="25">
<![CDATA[
conv2_w3:812  %sext_ln1192_90 = sext i25 %mul_ln1192_92 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1192_90"/></StgValue>
</operation>

<operation id="1710" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1590" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv2_w3:813  %add_ln1192_108 = add i26 %sext_ln1192_90, %shl_ln728_107

]]></Node>
<StgValue><ssdm name="add_ln1192_108"/></StgValue>
</operation>

<operation id="1711" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1593" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv2_w3:816  %tmp_121 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_108, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="1712" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1594" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv2_w3:817  %shl_ln728_108 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_121, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_108"/></StgValue>
</operation>

<operation id="1713" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1596" bw="26" op_0_bw="25">
<![CDATA[
conv2_w3:819  %sext_ln1192_91 = sext i25 %mul_ln1192_93 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1192_91"/></StgValue>
</operation>

<operation id="1714" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1597" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv2_w3:820  %add_ln1192_109 = add i26 %sext_ln1192_91, %shl_ln728_108

]]></Node>
<StgValue><ssdm name="add_ln1192_109"/></StgValue>
</operation>

<operation id="1715" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1600" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv2_w3:823  %tmp_122 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_109, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="1716" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1601" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv2_w3:824  %shl_ln728_109 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_122, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_109"/></StgValue>
</operation>

<operation id="1717" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1603" bw="26" op_0_bw="25">
<![CDATA[
conv2_w3:826  %sext_ln1192_92 = sext i25 %mul_ln1192_94 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1192_92"/></StgValue>
</operation>

<operation id="1718" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1604" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv2_w3:827  %add_ln1192_110 = add i26 %sext_ln1192_92, %shl_ln728_109

]]></Node>
<StgValue><ssdm name="add_ln1192_110"/></StgValue>
</operation>

<operation id="1719" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1607" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv2_w3:830  %tmp_123 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_110, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="1720" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1630" bw="16" op_0_bw="11">
<![CDATA[
conv2_w3:853  %C2_out_V_load_26 = load i16* %C2_out_V_addr_27, align 4

]]></Node>
<StgValue><ssdm name="C2_out_V_load_26"/></StgValue>
</operation>

<operation id="1721" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1674" bw="16" op_0_bw="11">
<![CDATA[
conv2_w3:897  %C2_out_V_load_27 = load i16* %C2_out_V_addr_28, align 2

]]></Node>
<StgValue><ssdm name="C2_out_V_load_27"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="1722" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="16">
<![CDATA[
conv2_w3:278  store i16 %trunc_ln708_8, i16* %C2_out_V_addr_13, align 16

]]></Node>
<StgValue><ssdm name="store_ln89"/></StgValue>
</operation>

<operation id="1723" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1099" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="16">
<![CDATA[
conv2_w3:322  store i16 %trunc_ln708_9, i16* %C2_out_V_addr_14, align 2

]]></Node>
<StgValue><ssdm name="store_ln89"/></StgValue>
</operation>

<operation id="1724" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1564" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv2_w3:787  %shl_ln728_104 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_118, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_104"/></StgValue>
</operation>

<operation id="1725" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1566" bw="26" op_0_bw="25">
<![CDATA[
conv2_w3:789  %sext_ln1192_87 = sext i25 %mul_ln1192_89 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1192_87"/></StgValue>
</operation>

<operation id="1726" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1567" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv2_w3:790  %add_ln1192_105 = add i26 %sext_ln1192_87, %shl_ln728_104

]]></Node>
<StgValue><ssdm name="add_ln1192_105"/></StgValue>
</operation>

<operation id="1727" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1570" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv2_w3:793  %tmp_119 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_105, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="1728" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1571" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv2_w3:794  %shl_ln728_105 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_119, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_105"/></StgValue>
</operation>

<operation id="1729" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1573" bw="26" op_0_bw="25">
<![CDATA[
conv2_w3:796  %sext_ln1192_88 = sext i25 %mul_ln1192_90 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1192_88"/></StgValue>
</operation>

<operation id="1730" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1574" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv2_w3:797  %add_ln1192_106 = add i26 %sext_ln1192_88, %shl_ln728_105

]]></Node>
<StgValue><ssdm name="add_ln1192_106"/></StgValue>
</operation>

<operation id="1731" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1577" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv2_w3:800  %tmp_120 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_106, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="1732" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1578" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv2_w3:801  %shl_ln728_106 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_120, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_106"/></StgValue>
</operation>

<operation id="1733" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1580" bw="26" op_0_bw="25">
<![CDATA[
conv2_w3:803  %sext_ln1192_89 = sext i25 %mul_ln1192_91 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1192_89"/></StgValue>
</operation>

<operation id="1734" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1581" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv2_w3:804  %add_ln1192_107 = add i26 %sext_ln1192_89, %shl_ln728_106

]]></Node>
<StgValue><ssdm name="add_ln1192_107"/></StgValue>
</operation>

<operation id="1735" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1582" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv2_w3:805  %trunc_ln708_20 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_107, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_20"/></StgValue>
</operation>

<operation id="1736" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1608" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv2_w3:831  %shl_ln728_110 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_123, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_110"/></StgValue>
</operation>

<operation id="1737" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1610" bw="26" op_0_bw="25">
<![CDATA[
conv2_w3:833  %sext_ln1192_93 = sext i25 %mul_ln1192_95 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1192_93"/></StgValue>
</operation>

<operation id="1738" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1611" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv2_w3:834  %add_ln1192_111 = add i26 %sext_ln1192_93, %shl_ln728_110

]]></Node>
<StgValue><ssdm name="add_ln1192_111"/></StgValue>
</operation>

<operation id="1739" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1614" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv2_w3:837  %tmp_124 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_111, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="1740" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1615" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv2_w3:838  %shl_ln728_111 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_124, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_111"/></StgValue>
</operation>

<operation id="1741" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1617" bw="26" op_0_bw="25">
<![CDATA[
conv2_w3:840  %sext_ln1192_94 = sext i25 %mul_ln1192_96 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1192_94"/></StgValue>
</operation>

<operation id="1742" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1618" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv2_w3:841  %add_ln1192_112 = add i26 %sext_ln1192_94, %shl_ln728_111

]]></Node>
<StgValue><ssdm name="add_ln1192_112"/></StgValue>
</operation>

<operation id="1743" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1621" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv2_w3:844  %tmp_125 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_112, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="1744" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1622" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv2_w3:845  %shl_ln728_112 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_125, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_112"/></StgValue>
</operation>

<operation id="1745" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1624" bw="26" op_0_bw="25">
<![CDATA[
conv2_w3:847  %sext_ln1192_95 = sext i25 %mul_ln1192_97 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1192_95"/></StgValue>
</operation>

<operation id="1746" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1625" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv2_w3:848  %add_ln1192_113 = add i26 %sext_ln1192_95, %shl_ln728_112

]]></Node>
<StgValue><ssdm name="add_ln1192_113"/></StgValue>
</operation>

<operation id="1747" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1626" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv2_w3:849  %trunc_ln708_21 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_113, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_21"/></StgValue>
</operation>

<operation id="1748" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1630" bw="16" op_0_bw="11">
<![CDATA[
conv2_w3:853  %C2_out_V_load_26 = load i16* %C2_out_V_addr_27, align 4

]]></Node>
<StgValue><ssdm name="C2_out_V_load_26"/></StgValue>
</operation>

<operation id="1749" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1631" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv2_w3:854  %shl_ln728_113 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %C2_out_V_load_26, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_113"/></StgValue>
</operation>

<operation id="1750" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1633" bw="26" op_0_bw="25">
<![CDATA[
conv2_w3:856  %sext_ln1192_96 = sext i25 %mul_ln1192_98 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1192_96"/></StgValue>
</operation>

<operation id="1751" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1634" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv2_w3:857  %add_ln1192_114 = add i26 %sext_ln1192_96, %shl_ln728_113

]]></Node>
<StgValue><ssdm name="add_ln1192_114"/></StgValue>
</operation>

<operation id="1752" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1637" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv2_w3:860  %tmp_126 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_114, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="1753" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1638" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv2_w3:861  %shl_ln728_114 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_126, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_114"/></StgValue>
</operation>

<operation id="1754" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1640" bw="26" op_0_bw="25">
<![CDATA[
conv2_w3:863  %sext_ln1192_97 = sext i25 %mul_ln1192_99 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1192_97"/></StgValue>
</operation>

<operation id="1755" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1641" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv2_w3:864  %add_ln1192_115 = add i26 %sext_ln1192_97, %shl_ln728_114

]]></Node>
<StgValue><ssdm name="add_ln1192_115"/></StgValue>
</operation>

<operation id="1756" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1644" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv2_w3:867  %tmp_127 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_115, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="1757" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1645" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv2_w3:868  %shl_ln728_115 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_127, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_115"/></StgValue>
</operation>

<operation id="1758" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1647" bw="26" op_0_bw="25">
<![CDATA[
conv2_w3:870  %sext_ln1192_98 = sext i25 %mul_ln1192_100 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1192_98"/></StgValue>
</operation>

<operation id="1759" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1648" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv2_w3:871  %add_ln1192_116 = add i26 %sext_ln1192_98, %shl_ln728_115

]]></Node>
<StgValue><ssdm name="add_ln1192_116"/></StgValue>
</operation>

<operation id="1760" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1651" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv2_w3:874  %tmp_128 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_116, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="1761" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1674" bw="16" op_0_bw="11">
<![CDATA[
conv2_w3:897  %C2_out_V_load_27 = load i16* %C2_out_V_addr_28, align 2

]]></Node>
<StgValue><ssdm name="C2_out_V_load_27"/></StgValue>
</operation>

<operation id="1762" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1675" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv2_w3:898  %shl_ln728_119 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %C2_out_V_load_27, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_119"/></StgValue>
</operation>

<operation id="1763" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1677" bw="26" op_0_bw="25">
<![CDATA[
conv2_w3:900  %sext_ln1192_102 = sext i25 %mul_ln1192_104 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1192_102"/></StgValue>
</operation>

<operation id="1764" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1678" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv2_w3:901  %add_ln1192_120 = add i26 %sext_ln1192_102, %shl_ln728_119

]]></Node>
<StgValue><ssdm name="add_ln1192_120"/></StgValue>
</operation>

<operation id="1765" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1681" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv2_w3:904  %tmp_131 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_120, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="1766" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1682" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv2_w3:905  %shl_ln728_120 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_131, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_120"/></StgValue>
</operation>

<operation id="1767" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1684" bw="26" op_0_bw="25">
<![CDATA[
conv2_w3:907  %sext_ln1192_103 = sext i25 %mul_ln1192_105 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1192_103"/></StgValue>
</operation>

<operation id="1768" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1685" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv2_w3:908  %add_ln1192_121 = add i26 %sext_ln1192_103, %shl_ln728_120

]]></Node>
<StgValue><ssdm name="add_ln1192_121"/></StgValue>
</operation>

<operation id="1769" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1688" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv2_w3:911  %tmp_132 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_121, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="1770" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1689" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv2_w3:912  %shl_ln728_121 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_132, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_121"/></StgValue>
</operation>

<operation id="1771" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1691" bw="26" op_0_bw="25">
<![CDATA[
conv2_w3:914  %sext_ln1192_104 = sext i25 %mul_ln1192_106 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1192_104"/></StgValue>
</operation>

<operation id="1772" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1692" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv2_w3:915  %add_ln1192_122 = add i26 %sext_ln1192_104, %shl_ln728_121

]]></Node>
<StgValue><ssdm name="add_ln1192_122"/></StgValue>
</operation>

<operation id="1773" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1695" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv2_w3:918  %tmp_133 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_122, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="1774" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="16">
<![CDATA[
conv2_w3:366  store i16 %trunc_ln708_10, i16* %C2_out_V_addr_15, align 4

]]></Node>
<StgValue><ssdm name="store_ln89"/></StgValue>
</operation>

<operation id="1775" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1187" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="16">
<![CDATA[
conv2_w3:410  store i16 %trunc_ln708_11, i16* %C2_out_V_addr_16, align 2

]]></Node>
<StgValue><ssdm name="store_ln89"/></StgValue>
</operation>

<operation id="1776" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1652" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv2_w3:875  %shl_ln728_116 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_128, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_116"/></StgValue>
</operation>

<operation id="1777" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1654" bw="26" op_0_bw="25">
<![CDATA[
conv2_w3:877  %sext_ln1192_99 = sext i25 %mul_ln1192_101 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1192_99"/></StgValue>
</operation>

<operation id="1778" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1655" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv2_w3:878  %add_ln1192_117 = add i26 %sext_ln1192_99, %shl_ln728_116

]]></Node>
<StgValue><ssdm name="add_ln1192_117"/></StgValue>
</operation>

<operation id="1779" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1658" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv2_w3:881  %tmp_129 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_117, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="1780" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1659" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv2_w3:882  %shl_ln728_117 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_129, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_117"/></StgValue>
</operation>

<operation id="1781" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1661" bw="26" op_0_bw="25">
<![CDATA[
conv2_w3:884  %sext_ln1192_100 = sext i25 %mul_ln1192_102 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1192_100"/></StgValue>
</operation>

<operation id="1782" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1662" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv2_w3:885  %add_ln1192_118 = add i26 %sext_ln1192_100, %shl_ln728_117

]]></Node>
<StgValue><ssdm name="add_ln1192_118"/></StgValue>
</operation>

<operation id="1783" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1665" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv2_w3:888  %tmp_130 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_118, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="1784" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1666" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv2_w3:889  %shl_ln728_118 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_130, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_118"/></StgValue>
</operation>

<operation id="1785" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1668" bw="26" op_0_bw="25">
<![CDATA[
conv2_w3:891  %sext_ln1192_101 = sext i25 %mul_ln1192_103 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1192_101"/></StgValue>
</operation>

<operation id="1786" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1669" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv2_w3:892  %add_ln1192_119 = add i26 %sext_ln1192_101, %shl_ln728_118

]]></Node>
<StgValue><ssdm name="add_ln1192_119"/></StgValue>
</operation>

<operation id="1787" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1670" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv2_w3:893  %trunc_ln708_22 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_119, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_22"/></StgValue>
</operation>

<operation id="1788" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1696" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv2_w3:919  %shl_ln728_122 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_133, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_122"/></StgValue>
</operation>

<operation id="1789" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1698" bw="26" op_0_bw="25">
<![CDATA[
conv2_w3:921  %sext_ln1192_105 = sext i25 %mul_ln1192_107 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1192_105"/></StgValue>
</operation>

<operation id="1790" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1699" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv2_w3:922  %add_ln1192_123 = add i26 %sext_ln1192_105, %shl_ln728_122

]]></Node>
<StgValue><ssdm name="add_ln1192_123"/></StgValue>
</operation>

<operation id="1791" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1702" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv2_w3:925  %tmp_134 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_123, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="1792" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1703" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv2_w3:926  %shl_ln728_123 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_134, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_123"/></StgValue>
</operation>

<operation id="1793" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1705" bw="26" op_0_bw="25">
<![CDATA[
conv2_w3:928  %sext_ln1192_106 = sext i25 %mul_ln1192_108 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1192_106"/></StgValue>
</operation>

<operation id="1794" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1706" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv2_w3:929  %add_ln1192_124 = add i26 %sext_ln1192_106, %shl_ln728_123

]]></Node>
<StgValue><ssdm name="add_ln1192_124"/></StgValue>
</operation>

<operation id="1795" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1709" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv2_w3:932  %tmp_135 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_124, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="1796" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1710" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv2_w3:933  %shl_ln728_124 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_135, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_124"/></StgValue>
</operation>

<operation id="1797" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1712" bw="26" op_0_bw="25">
<![CDATA[
conv2_w3:935  %sext_ln1192_107 = sext i25 %mul_ln1192_109 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1192_107"/></StgValue>
</operation>

<operation id="1798" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1713" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv2_w3:936  %add_ln1192_125 = add i26 %sext_ln1192_107, %shl_ln728_124

]]></Node>
<StgValue><ssdm name="add_ln1192_125"/></StgValue>
</operation>

<operation id="1799" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1714" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv2_w3:937  %trunc_ln708_23 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_125, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_23"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="1800" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1231" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="16">
<![CDATA[
conv2_w3:454  store i16 %trunc_ln708_12, i16* %C2_out_V_addr_17, align 8

]]></Node>
<StgValue><ssdm name="store_ln89"/></StgValue>
</operation>

<operation id="1801" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1275" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="16">
<![CDATA[
conv2_w3:498  store i16 %trunc_ln708_13, i16* %C2_out_V_addr_18, align 2

]]></Node>
<StgValue><ssdm name="store_ln89"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="1802" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1319" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="16">
<![CDATA[
conv2_w3:542  store i16 %trunc_ln708_14, i16* %C2_out_V_addr_19, align 4

]]></Node>
<StgValue><ssdm name="store_ln89"/></StgValue>
</operation>

<operation id="1803" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="16">
<![CDATA[
conv2_w3:586  store i16 %trunc_ln708_15, i16* %C2_out_V_addr_20, align 2

]]></Node>
<StgValue><ssdm name="store_ln89"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="1804" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1407" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="16">
<![CDATA[
conv2_w3:630  store i16 %trunc_ln708_16, i16* %C2_out_V_addr_21, align 16

]]></Node>
<StgValue><ssdm name="store_ln89"/></StgValue>
</operation>

<operation id="1805" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1451" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="16">
<![CDATA[
conv2_w3:674  store i16 %trunc_ln708_17, i16* %C2_out_V_addr_22, align 2

]]></Node>
<StgValue><ssdm name="store_ln89"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="1806" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1495" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="16">
<![CDATA[
conv2_w3:718  store i16 %trunc_ln708_18, i16* %C2_out_V_addr_23, align 4

]]></Node>
<StgValue><ssdm name="store_ln89"/></StgValue>
</operation>

<operation id="1807" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1539" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="16">
<![CDATA[
conv2_w3:762  store i16 %trunc_ln708_19, i16* %C2_out_V_addr_24, align 2

]]></Node>
<StgValue><ssdm name="store_ln89"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="1808" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1583" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="16">
<![CDATA[
conv2_w3:806  store i16 %trunc_ln708_20, i16* %C2_out_V_addr_25, align 8

]]></Node>
<StgValue><ssdm name="store_ln89"/></StgValue>
</operation>

<operation id="1809" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1627" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="16">
<![CDATA[
conv2_w3:850  store i16 %trunc_ln708_21, i16* %C2_out_V_addr_26, align 2

]]></Node>
<StgValue><ssdm name="store_ln89"/></StgValue>
</operation>

<operation id="1810" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1717" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
conv2_w3:940  %y = add i3 1, %select_ln79

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="1811" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1719" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
conv2_w3:942  %select_ln79_3 = select i1 %or_ln89, i6 1, i6 %add_ln79_1

]]></Node>
<StgValue><ssdm name="select_ln79_3"/></StgValue>
</operation>

<operation id="1812" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1721" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
conv2_w3:944  %select_ln77 = select i1 %icmp_ln77, i9 1, i9 %add_ln77_1

]]></Node>
<StgValue><ssdm name="select_ln77"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="1813" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
conv2_w3:1  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @L_L_conv2_w3_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="1814" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
conv2_w3:2  %empty_31 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2500, i64 2500, i64 2500) nounwind

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="1815" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
conv2_w3:18  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @L_L_conv2_w3_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="1816" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
conv2_w3:78  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @L_conv2_w3_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="1817" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
conv2_w3:96  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln82"/></StgValue>
</operation>

<operation id="1818" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
conv2_w3:97  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="1819" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
conv2_w3:98  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln83"/></StgValue>
</operation>

<operation id="1820" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1671" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="16">
<![CDATA[
conv2_w3:894  store i16 %trunc_ln708_22, i16* %C2_out_V_addr_27, align 4

]]></Node>
<StgValue><ssdm name="store_ln89"/></StgValue>
</operation>

<operation id="1821" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1715" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="16">
<![CDATA[
conv2_w3:938  store i16 %trunc_ln708_23, i16* %C2_out_V_addr_28, align 2

]]></Node>
<StgValue><ssdm name="store_ln89"/></StgValue>
</operation>

<operation id="1822" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1716" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
conv2_w3:939  %empty_32 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str8, i32 %tmp_s) nounwind

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="1823" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1722" bw="0" op_0_bw="0">
<![CDATA[
conv2_w3:945  br label %.preheader209.i

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="1824" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1724" bw="0" op_0_bw="0">
<![CDATA[
.preheader206.i.preheader:0  br label %.preheader206.i

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="1825" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1726" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader206.i:0  %indvar_flatten137 = phi i7 [ %add_ln98, %conv2_b ], [ 0, %.preheader206.i.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten137"/></StgValue>
</operation>

<operation id="1826" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1727" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader206.i:1  %i1_0_i = phi i4 [ %select_ln106_1, %conv2_b ], [ 0, %.preheader206.i.preheader ]

]]></Node>
<StgValue><ssdm name="i1_0_i"/></StgValue>
</operation>

<operation id="1827" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1728" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader206.i:2  %j2_0_i = phi i4 [ %j_4, %conv2_b ], [ 0, %.preheader206.i.preheader ]

]]></Node>
<StgValue><ssdm name="j2_0_i"/></StgValue>
</operation>

<operation id="1828" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1729" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader206.i:3  %icmp_ln98 = icmp eq i7 %indvar_flatten137, -28

]]></Node>
<StgValue><ssdm name="icmp_ln98"/></StgValue>
</operation>

<operation id="1829" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1730" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader206.i:4  %add_ln98 = add i7 %indvar_flatten137, 1

]]></Node>
<StgValue><ssdm name="add_ln98"/></StgValue>
</operation>

<operation id="1830" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1731" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader206.i:5  br i1 %icmp_ln98, label %conv2.exit.preheader, label %conv2_b

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="1831" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
conv2_b:0  %i_8 = add i4 1, %i1_0_i

]]></Node>
<StgValue><ssdm name="i_8"/></StgValue>
</operation>

<operation id="1832" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1736" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
conv2_b:3  %icmp_ln100 = icmp eq i4 %j2_0_i, -6

]]></Node>
<StgValue><ssdm name="icmp_ln100"/></StgValue>
</operation>

<operation id="1833" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1737" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
conv2_b:4  %select_ln106 = select i1 %icmp_ln100, i4 0, i4 %j2_0_i

]]></Node>
<StgValue><ssdm name="select_ln106"/></StgValue>
</operation>

<operation id="1834" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1738" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
conv2_b:5  %select_ln106_1 = select i1 %icmp_ln100, i4 %i_8, i4 %i1_0_i

]]></Node>
<StgValue><ssdm name="select_ln106_1"/></StgValue>
</operation>

<operation id="1835" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1739" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
conv2_b:6  %tmp_138 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %select_ln106_1, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="1836" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1740" bw="8" op_0_bw="7">
<![CDATA[
conv2_b:7  %zext_ln1265_31 = zext i7 %tmp_138 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1265_31"/></StgValue>
</operation>

<operation id="1837" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1741" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
conv2_b:8  %tmp_139 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %select_ln106_1, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="1838" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1742" bw="8" op_0_bw="5">
<![CDATA[
conv2_b:9  %zext_ln1265_32 = zext i5 %tmp_139 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1265_32"/></StgValue>
</operation>

<operation id="1839" st_id="43" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1743" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
conv2_b:10  %add_ln1265_9 = add i8 %zext_ln1265_31, %zext_ln1265_32

]]></Node>
<StgValue><ssdm name="add_ln1265_9"/></StgValue>
</operation>

<operation id="1840" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1747" bw="8" op_0_bw="4">
<![CDATA[
conv2_b:14  %zext_ln1265_33 = zext i4 %select_ln106 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1265_33"/></StgValue>
</operation>

<operation id="1841" st_id="43" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1748" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
conv2_b:15  %add_ln1265_10 = add i8 %zext_ln1265_33, %add_ln1265_9

]]></Node>
<StgValue><ssdm name="add_ln1265_10"/></StgValue>
</operation>

<operation id="1842" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1749" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
conv2_b:16  %tmp_140 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %add_ln1265_10, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="1843" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1750" bw="64" op_0_bw="12">
<![CDATA[
conv2_b:17  %zext_ln1265_34 = zext i12 %tmp_140 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1265_34"/></StgValue>
</operation>

<operation id="1844" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1751" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv2_b:18  %C2_out_V_addr = getelementptr [1600 x i16]* @C2_out_V, i64 0, i64 %zext_ln1265_34

]]></Node>
<StgValue><ssdm name="C2_out_V_addr"/></StgValue>
</operation>

<operation id="1845" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1752" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
conv2_b:19  %or_ln1265_16 = or i12 %tmp_140, 1

]]></Node>
<StgValue><ssdm name="or_ln1265_16"/></StgValue>
</operation>

<operation id="1846" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1753" bw="64" op_0_bw="12">
<![CDATA[
conv2_b:20  %zext_ln1265_35 = zext i12 %or_ln1265_16 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1265_35"/></StgValue>
</operation>

<operation id="1847" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1754" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv2_b:21  %C2_out_V_addr_1 = getelementptr [1600 x i16]* @C2_out_V, i64 0, i64 %zext_ln1265_35

]]></Node>
<StgValue><ssdm name="C2_out_V_addr_1"/></StgValue>
</operation>

<operation id="1848" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1797" bw="16" op_0_bw="11">
<![CDATA[
conv2_b:64  %C2_out_V_load = load i16* %C2_out_V_addr, align 16

]]></Node>
<StgValue><ssdm name="C2_out_V_load"/></StgValue>
</operation>

<operation id="1849" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1805" bw="16" op_0_bw="11">
<![CDATA[
conv2_b:72  %C2_out_V_load_1 = load i16* %C2_out_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="C2_out_V_load_1"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="1850" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1755" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
conv2_b:22  %or_ln1265_17 = or i12 %tmp_140, 2

]]></Node>
<StgValue><ssdm name="or_ln1265_17"/></StgValue>
</operation>

<operation id="1851" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1756" bw="64" op_0_bw="12">
<![CDATA[
conv2_b:23  %zext_ln1265_36 = zext i12 %or_ln1265_17 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1265_36"/></StgValue>
</operation>

<operation id="1852" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1757" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv2_b:24  %C2_out_V_addr_2 = getelementptr [1600 x i16]* @C2_out_V, i64 0, i64 %zext_ln1265_36

]]></Node>
<StgValue><ssdm name="C2_out_V_addr_2"/></StgValue>
</operation>

<operation id="1853" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1758" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
conv2_b:25  %or_ln1265_18 = or i12 %tmp_140, 3

]]></Node>
<StgValue><ssdm name="or_ln1265_18"/></StgValue>
</operation>

<operation id="1854" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1759" bw="64" op_0_bw="12">
<![CDATA[
conv2_b:26  %zext_ln1265_37 = zext i12 %or_ln1265_18 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1265_37"/></StgValue>
</operation>

<operation id="1855" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1760" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv2_b:27  %C2_out_V_addr_4 = getelementptr [1600 x i16]* @C2_out_V, i64 0, i64 %zext_ln1265_37

]]></Node>
<StgValue><ssdm name="C2_out_V_addr_4"/></StgValue>
</operation>

<operation id="1856" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1797" bw="16" op_0_bw="11">
<![CDATA[
conv2_b:64  %C2_out_V_load = load i16* %C2_out_V_addr, align 16

]]></Node>
<StgValue><ssdm name="C2_out_V_load"/></StgValue>
</operation>

<operation id="1857" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1798" bw="15" op_0_bw="16">
<![CDATA[
conv2_b:65  %trunc_ln703_1 = trunc i16 %C2_out_V_load to i15

]]></Node>
<StgValue><ssdm name="trunc_ln703_1"/></StgValue>
</operation>

<operation id="1858" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1799" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
conv2_b:66  %add_ln703_1 = add i16 25, %C2_out_V_load

]]></Node>
<StgValue><ssdm name="add_ln703_1"/></StgValue>
</operation>

<operation id="1859" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1800" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
conv2_b:67  %add_ln1495_1 = add i15 25, %trunc_ln703_1

]]></Node>
<StgValue><ssdm name="add_ln1495_1"/></StgValue>
</operation>

<operation id="1860" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1801" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
conv2_b:68  %tmp_141 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_1, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="1861" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1802" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
conv2_b:69  %select_ln107 = select i1 %tmp_141, i15 0, i15 %add_ln1495_1

]]></Node>
<StgValue><ssdm name="select_ln107"/></StgValue>
</operation>

<operation id="1862" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1805" bw="16" op_0_bw="11">
<![CDATA[
conv2_b:72  %C2_out_V_load_1 = load i16* %C2_out_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="C2_out_V_load_1"/></StgValue>
</operation>

<operation id="1863" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1806" bw="15" op_0_bw="16">
<![CDATA[
conv2_b:73  %trunc_ln703_2 = trunc i16 %C2_out_V_load_1 to i15

]]></Node>
<StgValue><ssdm name="trunc_ln703_2"/></StgValue>
</operation>

<operation id="1864" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1807" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
conv2_b:74  %add_ln703_2 = add i16 5, %C2_out_V_load_1

]]></Node>
<StgValue><ssdm name="add_ln703_2"/></StgValue>
</operation>

<operation id="1865" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1808" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
conv2_b:75  %add_ln1495_2 = add i15 5, %trunc_ln703_2

]]></Node>
<StgValue><ssdm name="add_ln1495_2"/></StgValue>
</operation>

<operation id="1866" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1809" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
conv2_b:76  %tmp_142 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_2, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="1867" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1810" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
conv2_b:77  %select_ln107_1 = select i1 %tmp_142, i15 0, i15 %add_ln1495_2

]]></Node>
<StgValue><ssdm name="select_ln107_1"/></StgValue>
</operation>

<operation id="1868" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1813" bw="16" op_0_bw="11">
<![CDATA[
conv2_b:80  %C2_out_V_load_2 = load i16* %C2_out_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="C2_out_V_load_2"/></StgValue>
</operation>

<operation id="1869" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1821" bw="16" op_0_bw="11">
<![CDATA[
conv2_b:88  %C2_out_V_load_3 = load i16* %C2_out_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="C2_out_V_load_3"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="1870" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1761" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
conv2_b:28  %or_ln1265_19 = or i12 %tmp_140, 4

]]></Node>
<StgValue><ssdm name="or_ln1265_19"/></StgValue>
</operation>

<operation id="1871" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1762" bw="64" op_0_bw="12">
<![CDATA[
conv2_b:29  %zext_ln1265_38 = zext i12 %or_ln1265_19 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1265_38"/></StgValue>
</operation>

<operation id="1872" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1763" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv2_b:30  %C2_out_V_addr_5 = getelementptr [1600 x i16]* @C2_out_V, i64 0, i64 %zext_ln1265_38

]]></Node>
<StgValue><ssdm name="C2_out_V_addr_5"/></StgValue>
</operation>

<operation id="1873" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1764" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
conv2_b:31  %or_ln1265_20 = or i12 %tmp_140, 5

]]></Node>
<StgValue><ssdm name="or_ln1265_20"/></StgValue>
</operation>

<operation id="1874" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1765" bw="64" op_0_bw="12">
<![CDATA[
conv2_b:32  %zext_ln1265_39 = zext i12 %or_ln1265_20 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1265_39"/></StgValue>
</operation>

<operation id="1875" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1766" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv2_b:33  %C2_out_V_addr_6 = getelementptr [1600 x i16]* @C2_out_V, i64 0, i64 %zext_ln1265_39

]]></Node>
<StgValue><ssdm name="C2_out_V_addr_6"/></StgValue>
</operation>

<operation id="1876" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1813" bw="16" op_0_bw="11">
<![CDATA[
conv2_b:80  %C2_out_V_load_2 = load i16* %C2_out_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="C2_out_V_load_2"/></StgValue>
</operation>

<operation id="1877" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1814" bw="15" op_0_bw="16">
<![CDATA[
conv2_b:81  %trunc_ln703_3 = trunc i16 %C2_out_V_load_2 to i15

]]></Node>
<StgValue><ssdm name="trunc_ln703_3"/></StgValue>
</operation>

<operation id="1878" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1815" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
conv2_b:82  %add_ln703_3 = add i16 32, %C2_out_V_load_2

]]></Node>
<StgValue><ssdm name="add_ln703_3"/></StgValue>
</operation>

<operation id="1879" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1816" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
conv2_b:83  %add_ln1495_3 = add i15 32, %trunc_ln703_3

]]></Node>
<StgValue><ssdm name="add_ln1495_3"/></StgValue>
</operation>

<operation id="1880" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1817" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
conv2_b:84  %tmp_143 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_3, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="1881" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1818" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
conv2_b:85  %select_ln107_2 = select i1 %tmp_143, i15 0, i15 %add_ln1495_3

]]></Node>
<StgValue><ssdm name="select_ln107_2"/></StgValue>
</operation>

<operation id="1882" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1821" bw="16" op_0_bw="11">
<![CDATA[
conv2_b:88  %C2_out_V_load_3 = load i16* %C2_out_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="C2_out_V_load_3"/></StgValue>
</operation>

<operation id="1883" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1822" bw="15" op_0_bw="16">
<![CDATA[
conv2_b:89  %trunc_ln703_4 = trunc i16 %C2_out_V_load_3 to i15

]]></Node>
<StgValue><ssdm name="trunc_ln703_4"/></StgValue>
</operation>

<operation id="1884" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1823" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
conv2_b:90  %add_ln703_4 = add i16 29, %C2_out_V_load_3

]]></Node>
<StgValue><ssdm name="add_ln703_4"/></StgValue>
</operation>

<operation id="1885" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1824" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
conv2_b:91  %add_ln1495_4 = add i15 29, %trunc_ln703_4

]]></Node>
<StgValue><ssdm name="add_ln1495_4"/></StgValue>
</operation>

<operation id="1886" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1825" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
conv2_b:92  %tmp_144 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_4, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="1887" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1826" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
conv2_b:93  %select_ln107_3 = select i1 %tmp_144, i15 0, i15 %add_ln1495_4

]]></Node>
<StgValue><ssdm name="select_ln107_3"/></StgValue>
</operation>

<operation id="1888" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1829" bw="16" op_0_bw="11">
<![CDATA[
conv2_b:96  %C2_out_V_load_4 = load i16* %C2_out_V_addr_5, align 8

]]></Node>
<StgValue><ssdm name="C2_out_V_load_4"/></StgValue>
</operation>

<operation id="1889" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1837" bw="16" op_0_bw="11">
<![CDATA[
conv2_b:104  %C2_out_V_load_5 = load i16* %C2_out_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="C2_out_V_load_5"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="1890" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1767" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
conv2_b:34  %or_ln1265_21 = or i12 %tmp_140, 6

]]></Node>
<StgValue><ssdm name="or_ln1265_21"/></StgValue>
</operation>

<operation id="1891" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1768" bw="64" op_0_bw="12">
<![CDATA[
conv2_b:35  %zext_ln1265_40 = zext i12 %or_ln1265_21 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1265_40"/></StgValue>
</operation>

<operation id="1892" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1769" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv2_b:36  %C2_out_V_addr_7 = getelementptr [1600 x i16]* @C2_out_V, i64 0, i64 %zext_ln1265_40

]]></Node>
<StgValue><ssdm name="C2_out_V_addr_7"/></StgValue>
</operation>

<operation id="1893" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1770" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
conv2_b:37  %or_ln1265_22 = or i12 %tmp_140, 7

]]></Node>
<StgValue><ssdm name="or_ln1265_22"/></StgValue>
</operation>

<operation id="1894" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1771" bw="64" op_0_bw="12">
<![CDATA[
conv2_b:38  %zext_ln1265_41 = zext i12 %or_ln1265_22 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1265_41"/></StgValue>
</operation>

<operation id="1895" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1772" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv2_b:39  %C2_out_V_addr_8 = getelementptr [1600 x i16]* @C2_out_V, i64 0, i64 %zext_ln1265_41

]]></Node>
<StgValue><ssdm name="C2_out_V_addr_8"/></StgValue>
</operation>

<operation id="1896" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1829" bw="16" op_0_bw="11">
<![CDATA[
conv2_b:96  %C2_out_V_load_4 = load i16* %C2_out_V_addr_5, align 8

]]></Node>
<StgValue><ssdm name="C2_out_V_load_4"/></StgValue>
</operation>

<operation id="1897" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1830" bw="15" op_0_bw="16">
<![CDATA[
conv2_b:97  %trunc_ln703_5 = trunc i16 %C2_out_V_load_4 to i15

]]></Node>
<StgValue><ssdm name="trunc_ln703_5"/></StgValue>
</operation>

<operation id="1898" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1831" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
conv2_b:98  %add_ln703_5 = add i16 90, %C2_out_V_load_4

]]></Node>
<StgValue><ssdm name="add_ln703_5"/></StgValue>
</operation>

<operation id="1899" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1832" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
conv2_b:99  %add_ln1495_5 = add i15 90, %trunc_ln703_5

]]></Node>
<StgValue><ssdm name="add_ln1495_5"/></StgValue>
</operation>

<operation id="1900" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1833" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
conv2_b:100  %tmp_145 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_5, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="1901" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1834" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
conv2_b:101  %select_ln107_4 = select i1 %tmp_145, i15 0, i15 %add_ln1495_5

]]></Node>
<StgValue><ssdm name="select_ln107_4"/></StgValue>
</operation>

<operation id="1902" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1837" bw="16" op_0_bw="11">
<![CDATA[
conv2_b:104  %C2_out_V_load_5 = load i16* %C2_out_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="C2_out_V_load_5"/></StgValue>
</operation>

<operation id="1903" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1838" bw="15" op_0_bw="16">
<![CDATA[
conv2_b:105  %trunc_ln703_6 = trunc i16 %C2_out_V_load_5 to i15

]]></Node>
<StgValue><ssdm name="trunc_ln703_6"/></StgValue>
</operation>

<operation id="1904" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1839" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
conv2_b:106  %add_ln703_6 = add i16 39, %C2_out_V_load_5

]]></Node>
<StgValue><ssdm name="add_ln703_6"/></StgValue>
</operation>

<operation id="1905" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1840" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
conv2_b:107  %add_ln1495_6 = add i15 39, %trunc_ln703_6

]]></Node>
<StgValue><ssdm name="add_ln1495_6"/></StgValue>
</operation>

<operation id="1906" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1841" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
conv2_b:108  %tmp_146 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_6, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="1907" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1842" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
conv2_b:109  %select_ln107_5 = select i1 %tmp_146, i15 0, i15 %add_ln1495_6

]]></Node>
<StgValue><ssdm name="select_ln107_5"/></StgValue>
</operation>

<operation id="1908" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1845" bw="16" op_0_bw="11">
<![CDATA[
conv2_b:112  %C2_out_V_load_6 = load i16* %C2_out_V_addr_7, align 4

]]></Node>
<StgValue><ssdm name="C2_out_V_load_6"/></StgValue>
</operation>

<operation id="1909" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1853" bw="16" op_0_bw="11">
<![CDATA[
conv2_b:120  %C2_out_V_load_7 = load i16* %C2_out_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="C2_out_V_load_7"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="1910" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1773" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
conv2_b:40  %or_ln1265_23 = or i12 %tmp_140, 8

]]></Node>
<StgValue><ssdm name="or_ln1265_23"/></StgValue>
</operation>

<operation id="1911" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1774" bw="64" op_0_bw="12">
<![CDATA[
conv2_b:41  %zext_ln1265_42 = zext i12 %or_ln1265_23 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1265_42"/></StgValue>
</operation>

<operation id="1912" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1775" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv2_b:42  %C2_out_V_addr_9 = getelementptr [1600 x i16]* @C2_out_V, i64 0, i64 %zext_ln1265_42

]]></Node>
<StgValue><ssdm name="C2_out_V_addr_9"/></StgValue>
</operation>

<operation id="1913" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
conv2_b:43  %or_ln1265_24 = or i12 %tmp_140, 9

]]></Node>
<StgValue><ssdm name="or_ln1265_24"/></StgValue>
</operation>

<operation id="1914" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1777" bw="64" op_0_bw="12">
<![CDATA[
conv2_b:44  %zext_ln1265_43 = zext i12 %or_ln1265_24 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1265_43"/></StgValue>
</operation>

<operation id="1915" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1778" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv2_b:45  %C2_out_V_addr_10 = getelementptr [1600 x i16]* @C2_out_V, i64 0, i64 %zext_ln1265_43

]]></Node>
<StgValue><ssdm name="C2_out_V_addr_10"/></StgValue>
</operation>

<operation id="1916" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1845" bw="16" op_0_bw="11">
<![CDATA[
conv2_b:112  %C2_out_V_load_6 = load i16* %C2_out_V_addr_7, align 4

]]></Node>
<StgValue><ssdm name="C2_out_V_load_6"/></StgValue>
</operation>

<operation id="1917" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1846" bw="15" op_0_bw="16">
<![CDATA[
conv2_b:113  %trunc_ln703_7 = trunc i16 %C2_out_V_load_6 to i15

]]></Node>
<StgValue><ssdm name="trunc_ln703_7"/></StgValue>
</operation>

<operation id="1918" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1847" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
conv2_b:114  %add_ln703_7 = add i16 -79, %C2_out_V_load_6

]]></Node>
<StgValue><ssdm name="add_ln703_7"/></StgValue>
</operation>

<operation id="1919" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1848" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
conv2_b:115  %add_ln1495_7 = add i15 -79, %trunc_ln703_7

]]></Node>
<StgValue><ssdm name="add_ln1495_7"/></StgValue>
</operation>

<operation id="1920" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1849" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
conv2_b:116  %tmp_147 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_7, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="1921" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1850" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
conv2_b:117  %select_ln107_6 = select i1 %tmp_147, i15 0, i15 %add_ln1495_7

]]></Node>
<StgValue><ssdm name="select_ln107_6"/></StgValue>
</operation>

<operation id="1922" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1853" bw="16" op_0_bw="11">
<![CDATA[
conv2_b:120  %C2_out_V_load_7 = load i16* %C2_out_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="C2_out_V_load_7"/></StgValue>
</operation>

<operation id="1923" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1854" bw="15" op_0_bw="16">
<![CDATA[
conv2_b:121  %trunc_ln703_8 = trunc i16 %C2_out_V_load_7 to i15

]]></Node>
<StgValue><ssdm name="trunc_ln703_8"/></StgValue>
</operation>

<operation id="1924" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1855" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
conv2_b:122  %add_ln703_8 = add i16 14, %C2_out_V_load_7

]]></Node>
<StgValue><ssdm name="add_ln703_8"/></StgValue>
</operation>

<operation id="1925" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1856" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
conv2_b:123  %add_ln1495_8 = add i15 14, %trunc_ln703_8

]]></Node>
<StgValue><ssdm name="add_ln1495_8"/></StgValue>
</operation>

<operation id="1926" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1857" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
conv2_b:124  %tmp_148 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="1927" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1858" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
conv2_b:125  %select_ln107_7 = select i1 %tmp_148, i15 0, i15 %add_ln1495_8

]]></Node>
<StgValue><ssdm name="select_ln107_7"/></StgValue>
</operation>

<operation id="1928" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1861" bw="16" op_0_bw="11">
<![CDATA[
conv2_b:128  %C2_out_V_load_8 = load i16* %C2_out_V_addr_9, align 16

]]></Node>
<StgValue><ssdm name="C2_out_V_load_8"/></StgValue>
</operation>

<operation id="1929" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1864" bw="16" op_0_bw="11">
<![CDATA[
conv2_b:131  %C2_out_V_load_9 = load i16* %C2_out_V_addr_10, align 2

]]></Node>
<StgValue><ssdm name="C2_out_V_load_9"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="1930" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1779" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
conv2_b:46  %or_ln1265_25 = or i12 %tmp_140, 10

]]></Node>
<StgValue><ssdm name="or_ln1265_25"/></StgValue>
</operation>

<operation id="1931" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1780" bw="64" op_0_bw="12">
<![CDATA[
conv2_b:47  %zext_ln1265_44 = zext i12 %or_ln1265_25 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1265_44"/></StgValue>
</operation>

<operation id="1932" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1781" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv2_b:48  %C2_out_V_addr_11 = getelementptr [1600 x i16]* @C2_out_V, i64 0, i64 %zext_ln1265_44

]]></Node>
<StgValue><ssdm name="C2_out_V_addr_11"/></StgValue>
</operation>

<operation id="1933" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1782" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
conv2_b:49  %or_ln1265_26 = or i12 %tmp_140, 11

]]></Node>
<StgValue><ssdm name="or_ln1265_26"/></StgValue>
</operation>

<operation id="1934" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1783" bw="64" op_0_bw="12">
<![CDATA[
conv2_b:50  %zext_ln1265_45 = zext i12 %or_ln1265_26 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1265_45"/></StgValue>
</operation>

<operation id="1935" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1784" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv2_b:51  %C2_out_V_addr_12 = getelementptr [1600 x i16]* @C2_out_V, i64 0, i64 %zext_ln1265_45

]]></Node>
<StgValue><ssdm name="C2_out_V_addr_12"/></StgValue>
</operation>

<operation id="1936" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1861" bw="16" op_0_bw="11">
<![CDATA[
conv2_b:128  %C2_out_V_load_8 = load i16* %C2_out_V_addr_9, align 16

]]></Node>
<StgValue><ssdm name="C2_out_V_load_8"/></StgValue>
</operation>

<operation id="1937" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1864" bw="16" op_0_bw="11">
<![CDATA[
conv2_b:131  %C2_out_V_load_9 = load i16* %C2_out_V_addr_10, align 2

]]></Node>
<StgValue><ssdm name="C2_out_V_load_9"/></StgValue>
</operation>

<operation id="1938" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1867" bw="16" op_0_bw="11">
<![CDATA[
conv2_b:134  %C2_out_V_load_10 = load i16* %C2_out_V_addr_11, align 4

]]></Node>
<StgValue><ssdm name="C2_out_V_load_10"/></StgValue>
</operation>

<operation id="1939" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1870" bw="16" op_0_bw="11">
<![CDATA[
conv2_b:137  %C2_out_V_load_11 = load i16* %C2_out_V_addr_12, align 2

]]></Node>
<StgValue><ssdm name="C2_out_V_load_11"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="1940" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1785" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
conv2_b:52  %or_ln1265_27 = or i12 %tmp_140, 12

]]></Node>
<StgValue><ssdm name="or_ln1265_27"/></StgValue>
</operation>

<operation id="1941" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1786" bw="64" op_0_bw="12">
<![CDATA[
conv2_b:53  %zext_ln1265_46 = zext i12 %or_ln1265_27 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1265_46"/></StgValue>
</operation>

<operation id="1942" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1787" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv2_b:54  %C2_out_V_addr_29 = getelementptr [1600 x i16]* @C2_out_V, i64 0, i64 %zext_ln1265_46

]]></Node>
<StgValue><ssdm name="C2_out_V_addr_29"/></StgValue>
</operation>

<operation id="1943" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1788" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
conv2_b:55  %or_ln1265_28 = or i12 %tmp_140, 13

]]></Node>
<StgValue><ssdm name="or_ln1265_28"/></StgValue>
</operation>

<operation id="1944" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1789" bw="64" op_0_bw="12">
<![CDATA[
conv2_b:56  %zext_ln1265_47 = zext i12 %or_ln1265_28 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1265_47"/></StgValue>
</operation>

<operation id="1945" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1790" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv2_b:57  %C2_out_V_addr_30 = getelementptr [1600 x i16]* @C2_out_V, i64 0, i64 %zext_ln1265_47

]]></Node>
<StgValue><ssdm name="C2_out_V_addr_30"/></StgValue>
</operation>

<operation id="1946" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1867" bw="16" op_0_bw="11">
<![CDATA[
conv2_b:134  %C2_out_V_load_10 = load i16* %C2_out_V_addr_11, align 4

]]></Node>
<StgValue><ssdm name="C2_out_V_load_10"/></StgValue>
</operation>

<operation id="1947" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1870" bw="16" op_0_bw="11">
<![CDATA[
conv2_b:137  %C2_out_V_load_11 = load i16* %C2_out_V_addr_12, align 2

]]></Node>
<StgValue><ssdm name="C2_out_V_load_11"/></StgValue>
</operation>

<operation id="1948" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1873" bw="16" op_0_bw="11">
<![CDATA[
conv2_b:140  %C2_out_V_load_28 = load i16* %C2_out_V_addr_29, align 8

]]></Node>
<StgValue><ssdm name="C2_out_V_load_28"/></StgValue>
</operation>

<operation id="1949" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1876" bw="16" op_0_bw="11">
<![CDATA[
conv2_b:143  %C2_out_V_load_29 = load i16* %C2_out_V_addr_30, align 2

]]></Node>
<StgValue><ssdm name="C2_out_V_load_29"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="1950" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1791" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
conv2_b:58  %or_ln1265_29 = or i12 %tmp_140, 14

]]></Node>
<StgValue><ssdm name="or_ln1265_29"/></StgValue>
</operation>

<operation id="1951" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1792" bw="64" op_0_bw="12">
<![CDATA[
conv2_b:59  %zext_ln1265_48 = zext i12 %or_ln1265_29 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1265_48"/></StgValue>
</operation>

<operation id="1952" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1793" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv2_b:60  %C2_out_V_addr_31 = getelementptr [1600 x i16]* @C2_out_V, i64 0, i64 %zext_ln1265_48

]]></Node>
<StgValue><ssdm name="C2_out_V_addr_31"/></StgValue>
</operation>

<operation id="1953" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1794" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
conv2_b:61  %or_ln1265_30 = or i12 %tmp_140, 15

]]></Node>
<StgValue><ssdm name="or_ln1265_30"/></StgValue>
</operation>

<operation id="1954" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1795" bw="64" op_0_bw="12">
<![CDATA[
conv2_b:62  %zext_ln1265_49 = zext i12 %or_ln1265_30 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1265_49"/></StgValue>
</operation>

<operation id="1955" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1796" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv2_b:63  %C2_out_V_addr_32 = getelementptr [1600 x i16]* @C2_out_V, i64 0, i64 %zext_ln1265_49

]]></Node>
<StgValue><ssdm name="C2_out_V_addr_32"/></StgValue>
</operation>

<operation id="1956" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1873" bw="16" op_0_bw="11">
<![CDATA[
conv2_b:140  %C2_out_V_load_28 = load i16* %C2_out_V_addr_29, align 8

]]></Node>
<StgValue><ssdm name="C2_out_V_load_28"/></StgValue>
</operation>

<operation id="1957" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1876" bw="16" op_0_bw="11">
<![CDATA[
conv2_b:143  %C2_out_V_load_29 = load i16* %C2_out_V_addr_30, align 2

]]></Node>
<StgValue><ssdm name="C2_out_V_load_29"/></StgValue>
</operation>

<operation id="1958" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1879" bw="16" op_0_bw="11">
<![CDATA[
conv2_b:146  %C2_out_V_load_30 = load i16* %C2_out_V_addr_31, align 4

]]></Node>
<StgValue><ssdm name="C2_out_V_load_30"/></StgValue>
</operation>

<operation id="1959" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1882" bw="16" op_0_bw="11">
<![CDATA[
conv2_b:149  %C2_out_V_load_31 = load i16* %C2_out_V_addr_32, align 2

]]></Node>
<StgValue><ssdm name="C2_out_V_load_31"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="1960" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1803" bw="16" op_0_bw="15">
<![CDATA[
conv2_b:70  %zext_ln107 = zext i15 %select_ln107 to i16

]]></Node>
<StgValue><ssdm name="zext_ln107"/></StgValue>
</operation>

<operation id="1961" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1804" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="16">
<![CDATA[
conv2_b:71  store i16 %zext_ln107, i16* %C2_out_V_addr, align 16

]]></Node>
<StgValue><ssdm name="store_ln106"/></StgValue>
</operation>

<operation id="1962" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1811" bw="16" op_0_bw="15">
<![CDATA[
conv2_b:78  %zext_ln107_1 = zext i15 %select_ln107_1 to i16

]]></Node>
<StgValue><ssdm name="zext_ln107_1"/></StgValue>
</operation>

<operation id="1963" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1812" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="16">
<![CDATA[
conv2_b:79  store i16 %zext_ln107_1, i16* %C2_out_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln106"/></StgValue>
</operation>

<operation id="1964" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1879" bw="16" op_0_bw="11">
<![CDATA[
conv2_b:146  %C2_out_V_load_30 = load i16* %C2_out_V_addr_31, align 4

]]></Node>
<StgValue><ssdm name="C2_out_V_load_30"/></StgValue>
</operation>

<operation id="1965" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1882" bw="16" op_0_bw="11">
<![CDATA[
conv2_b:149  %C2_out_V_load_31 = load i16* %C2_out_V_addr_32, align 2

]]></Node>
<StgValue><ssdm name="C2_out_V_load_31"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="1966" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1819" bw="16" op_0_bw="15">
<![CDATA[
conv2_b:86  %zext_ln107_2 = zext i15 %select_ln107_2 to i16

]]></Node>
<StgValue><ssdm name="zext_ln107_2"/></StgValue>
</operation>

<operation id="1967" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1820" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="16">
<![CDATA[
conv2_b:87  store i16 %zext_ln107_2, i16* %C2_out_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln106"/></StgValue>
</operation>

<operation id="1968" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1827" bw="16" op_0_bw="15">
<![CDATA[
conv2_b:94  %zext_ln107_3 = zext i15 %select_ln107_3 to i16

]]></Node>
<StgValue><ssdm name="zext_ln107_3"/></StgValue>
</operation>

<operation id="1969" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1828" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="16">
<![CDATA[
conv2_b:95  store i16 %zext_ln107_3, i16* %C2_out_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="store_ln106"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="1970" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1835" bw="16" op_0_bw="15">
<![CDATA[
conv2_b:102  %zext_ln107_4 = zext i15 %select_ln107_4 to i16

]]></Node>
<StgValue><ssdm name="zext_ln107_4"/></StgValue>
</operation>

<operation id="1971" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1836" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="16">
<![CDATA[
conv2_b:103  store i16 %zext_ln107_4, i16* %C2_out_V_addr_5, align 8

]]></Node>
<StgValue><ssdm name="store_ln106"/></StgValue>
</operation>

<operation id="1972" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1843" bw="16" op_0_bw="15">
<![CDATA[
conv2_b:110  %zext_ln107_5 = zext i15 %select_ln107_5 to i16

]]></Node>
<StgValue><ssdm name="zext_ln107_5"/></StgValue>
</operation>

<operation id="1973" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1844" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="16">
<![CDATA[
conv2_b:111  store i16 %zext_ln107_5, i16* %C2_out_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="store_ln106"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="1974" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1851" bw="16" op_0_bw="15">
<![CDATA[
conv2_b:118  %zext_ln107_6 = zext i15 %select_ln107_6 to i16

]]></Node>
<StgValue><ssdm name="zext_ln107_6"/></StgValue>
</operation>

<operation id="1975" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1852" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="16">
<![CDATA[
conv2_b:119  store i16 %zext_ln107_6, i16* %C2_out_V_addr_7, align 4

]]></Node>
<StgValue><ssdm name="store_ln106"/></StgValue>
</operation>

<operation id="1976" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1859" bw="16" op_0_bw="15">
<![CDATA[
conv2_b:126  %zext_ln107_7 = zext i15 %select_ln107_7 to i16

]]></Node>
<StgValue><ssdm name="zext_ln107_7"/></StgValue>
</operation>

<operation id="1977" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1860" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="16">
<![CDATA[
conv2_b:127  store i16 %zext_ln107_7, i16* %C2_out_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="store_ln106"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="1978" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1862" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
conv2_b:129  %add_ln703_9 = add i16 -29, %C2_out_V_load_8

]]></Node>
<StgValue><ssdm name="add_ln703_9"/></StgValue>
</operation>

<operation id="1979" st_id="55" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1863" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="16">
<![CDATA[
conv2_b:130  store i16 %add_ln703_9, i16* %C2_out_V_addr_9, align 16

]]></Node>
<StgValue><ssdm name="store_ln106"/></StgValue>
</operation>

<operation id="1980" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1865" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
conv2_b:132  %add_ln703_10 = add i16 -29, %C2_out_V_load_9

]]></Node>
<StgValue><ssdm name="add_ln703_10"/></StgValue>
</operation>

<operation id="1981" st_id="55" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1866" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="16">
<![CDATA[
conv2_b:133  store i16 %add_ln703_10, i16* %C2_out_V_addr_10, align 2

]]></Node>
<StgValue><ssdm name="store_ln106"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="1982" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1868" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
conv2_b:135  %add_ln703_11 = add i16 85, %C2_out_V_load_10

]]></Node>
<StgValue><ssdm name="add_ln703_11"/></StgValue>
</operation>

<operation id="1983" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1869" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="16">
<![CDATA[
conv2_b:136  store i16 %add_ln703_11, i16* %C2_out_V_addr_11, align 4

]]></Node>
<StgValue><ssdm name="store_ln106"/></StgValue>
</operation>

<operation id="1984" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1871" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
conv2_b:138  %add_ln703_12 = add i16 12, %C2_out_V_load_11

]]></Node>
<StgValue><ssdm name="add_ln703_12"/></StgValue>
</operation>

<operation id="1985" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1872" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="16">
<![CDATA[
conv2_b:139  store i16 %add_ln703_12, i16* %C2_out_V_addr_12, align 2

]]></Node>
<StgValue><ssdm name="store_ln106"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="1986" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1874" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
conv2_b:141  %add_ln703_14 = add i16 -25, %C2_out_V_load_28

]]></Node>
<StgValue><ssdm name="add_ln703_14"/></StgValue>
</operation>

<operation id="1987" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1875" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="16">
<![CDATA[
conv2_b:142  store i16 %add_ln703_14, i16* %C2_out_V_addr_29, align 8

]]></Node>
<StgValue><ssdm name="store_ln106"/></StgValue>
</operation>

<operation id="1988" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1877" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
conv2_b:144  %add_ln703_15 = add i16 23, %C2_out_V_load_29

]]></Node>
<StgValue><ssdm name="add_ln703_15"/></StgValue>
</operation>

<operation id="1989" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1878" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="16">
<![CDATA[
conv2_b:145  store i16 %add_ln703_15, i16* %C2_out_V_addr_30, align 2

]]></Node>
<StgValue><ssdm name="store_ln106"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="1990" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1734" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
conv2_b:1  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @L_conv2_b_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="1991" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1735" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
conv2_b:2  %empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="1992" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1744" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
conv2_b:11  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str11) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln101"/></StgValue>
</operation>

<operation id="1993" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1745" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
conv2_b:12  %tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str11) nounwind

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="1994" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1746" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
conv2_b:13  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln102"/></StgValue>
</operation>

<operation id="1995" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1880" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
conv2_b:147  %add_ln703_17 = add i16 49, %C2_out_V_load_30

]]></Node>
<StgValue><ssdm name="add_ln703_17"/></StgValue>
</operation>

<operation id="1996" st_id="58" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1881" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="16">
<![CDATA[
conv2_b:148  store i16 %add_ln703_17, i16* %C2_out_V_addr_31, align 4

]]></Node>
<StgValue><ssdm name="store_ln106"/></StgValue>
</operation>

<operation id="1997" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1883" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
conv2_b:150  %add_ln703_18 = add i16 107, %C2_out_V_load_31

]]></Node>
<StgValue><ssdm name="add_ln703_18"/></StgValue>
</operation>

<operation id="1998" st_id="58" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1884" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="16">
<![CDATA[
conv2_b:151  store i16 %add_ln703_18, i16* %C2_out_V_addr_32, align 2

]]></Node>
<StgValue><ssdm name="store_ln106"/></StgValue>
</operation>

<operation id="1999" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1885" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
conv2_b:152  %empty_34 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str11, i32 %tmp_8) nounwind

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="2000" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1886" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
conv2_b:153  %j_4 = add i4 1, %select_ln106

]]></Node>
<StgValue><ssdm name="j_4"/></StgValue>
</operation>

<operation id="2001" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1887" bw="0" op_0_bw="0">
<![CDATA[
conv2_b:154  br label %.preheader206.i

]]></Node>
<StgValue><ssdm name="br_ln100"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="2002" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1889" bw="0" op_0_bw="0">
<![CDATA[
conv2.exit.preheader:0  br label %conv2.exit

]]></Node>
<StgValue><ssdm name="br_ln119"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="2003" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1891" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
conv2.exit:0  %i_0_i2617 = phi i3 [ %i_9, %conv2.exit.loopexit ], [ 0, %conv2.exit.preheader ]

]]></Node>
<StgValue><ssdm name="i_0_i2617"/></StgValue>
</operation>

<operation id="2004" st_id="60" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1892" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
conv2.exit:1  %icmp_ln119 = icmp eq i3 %i_0_i2617, -3

]]></Node>
<StgValue><ssdm name="icmp_ln119"/></StgValue>
</operation>

<operation id="2005" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1893" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
conv2.exit:2  %empty_35 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="2006" st_id="60" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1894" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
conv2.exit:3  %i_9 = add i3 %i_0_i2617, 1

]]></Node>
<StgValue><ssdm name="i_9"/></StgValue>
</operation>

<operation id="2007" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1895" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
conv2.exit:4  br i1 %icmp_ln119, label %.preheader210.i2639.0.0.preheader.preheader, label %.preheader27.preheader.i

]]></Node>
<StgValue><ssdm name="br_ln119"/></StgValue>
</operation>

<operation id="2008" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1897" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
.preheader27.preheader.i:0  %shl_ln3 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %i_0_i2617, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln3"/></StgValue>
</operation>

<operation id="2009" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1898" bw="6" op_0_bw="3">
<![CDATA[
.preheader27.preheader.i:1  %zext_ln203_9 = zext i3 %i_0_i2617 to i6

]]></Node>
<StgValue><ssdm name="zext_ln203_9"/></StgValue>
</operation>

<operation id="2010" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1899" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
.preheader27.preheader.i:2  %tmp_149 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %i_0_i2617, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="2011" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1900" bw="6" op_0_bw="5">
<![CDATA[
.preheader27.preheader.i:3  %zext_ln203_10 = zext i5 %tmp_149 to i6

]]></Node>
<StgValue><ssdm name="zext_ln203_10"/></StgValue>
</operation>

<operation id="2012" st_id="60" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1901" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader27.preheader.i:4  %add_ln203_3 = add i6 %zext_ln203_9, %zext_ln203_10

]]></Node>
<StgValue><ssdm name="add_ln203_3"/></StgValue>
</operation>

<operation id="2013" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1902" bw="0" op_0_bw="0">
<![CDATA[
.preheader27.preheader.i:5  br label %.preheader27.i

]]></Node>
<StgValue><ssdm name="br_ln121"/></StgValue>
</operation>

<operation id="2014" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1977" bw="0" op_0_bw="0">
<![CDATA[
.preheader210.i2639.0.0.preheader.preheader:0  br label %.preheader210.i2639.0.0.preheader

]]></Node>
<StgValue><ssdm name="br_ln158"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="2015" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1904" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader27.i:0  %j_0_i2618 = phi i3 [ 0, %.preheader27.preheader.i ], [ %j_6, %.preheader27.i.loopexit ]

]]></Node>
<StgValue><ssdm name="j_0_i2618"/></StgValue>
</operation>

<operation id="2016" st_id="61" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1905" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader27.i:1  %icmp_ln121 = icmp eq i3 %j_0_i2618, -3

]]></Node>
<StgValue><ssdm name="icmp_ln121"/></StgValue>
</operation>

<operation id="2017" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1906" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader27.i:2  %empty_36 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="2018" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1907" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader27.i:3  %j_6 = add i3 %j_0_i2618, 1

]]></Node>
<StgValue><ssdm name="j_6"/></StgValue>
</operation>

<operation id="2019" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1908" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader27.i:4  br i1 %icmp_ln121, label %conv2.exit.loopexit, label %.preheader26.preheader.i2619

]]></Node>
<StgValue><ssdm name="br_ln121"/></StgValue>
</operation>

<operation id="2020" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1910" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
.preheader26.preheader.i2619:0  %shl_ln130_1 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %j_0_i2618, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln130_1"/></StgValue>
</operation>

<operation id="2021" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1911" bw="6" op_0_bw="3">
<![CDATA[
.preheader26.preheader.i2619:1  %zext_ln203_11 = zext i3 %j_0_i2618 to i6

]]></Node>
<StgValue><ssdm name="zext_ln203_11"/></StgValue>
</operation>

<operation id="2022" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1912" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader26.preheader.i2619:2  %add_ln203_4 = add i6 %zext_ln203_11, %add_ln203_3

]]></Node>
<StgValue><ssdm name="add_ln203_4"/></StgValue>
</operation>

<operation id="2023" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1913" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader26.preheader.i2619:3  %tmp_188_cast = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %add_ln203_4, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_188_cast"/></StgValue>
</operation>

<operation id="2024" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1914" bw="0" op_0_bw="0">
<![CDATA[
.preheader26.preheader.i2619:4  br label %.preheader26.i2621

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="2025" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1975" bw="0" op_0_bw="0">
<![CDATA[
conv2.exit.loopexit:0  br label %conv2.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="2026" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1916" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader26.i2621:0  %k_0_i2620 = phi i5 [ %k_3, %pool2_1_end ], [ 0, %.preheader26.preheader.i2619 ]

]]></Node>
<StgValue><ssdm name="k_0_i2620"/></StgValue>
</operation>

<operation id="2027" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1917" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader26.i2621:1  %icmp_ln123 = icmp eq i5 %k_0_i2620, -16

]]></Node>
<StgValue><ssdm name="icmp_ln123"/></StgValue>
</operation>

<operation id="2028" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1918" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader26.i2621:2  %empty_37 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="2029" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1919" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader26.i2621:3  %k_3 = add i5 %k_0_i2620, 1

]]></Node>
<StgValue><ssdm name="k_3"/></StgValue>
</operation>

<operation id="2030" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1920" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader26.i2621:4  br i1 %icmp_ln123, label %.preheader27.i.loopexit, label %pool2_1_begin

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="2031" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1922" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
pool2_1_begin:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str13) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln124"/></StgValue>
</operation>

<operation id="2032" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1923" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
pool2_1_begin:1  %tmp_10 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str13) nounwind

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="2033" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1924" bw="12" op_0_bw="5">
<![CDATA[
pool2_1_begin:2  %zext_ln203_12 = zext i5 %k_0_i2620 to i12

]]></Node>
<StgValue><ssdm name="zext_ln203_12"/></StgValue>
</operation>

<operation id="2034" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1925" bw="10" op_0_bw="5">
<![CDATA[
pool2_1_begin:3  %zext_ln203_13 = zext i5 %k_0_i2620 to i10

]]></Node>
<StgValue><ssdm name="zext_ln203_13"/></StgValue>
</operation>

<operation id="2035" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1926" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
pool2_1_begin:4  %add_ln203_5 = add i10 %tmp_188_cast, %zext_ln203_13

]]></Node>
<StgValue><ssdm name="add_ln203_5"/></StgValue>
</operation>

<operation id="2036" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1927" bw="64" op_0_bw="10">
<![CDATA[
pool2_1_begin:5  %zext_ln203_14 = zext i10 %add_ln203_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_14"/></StgValue>
</operation>

<operation id="2037" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1928" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
pool2_1_begin:6  %P2_out_V_addr = getelementptr [400 x i16]* @P2_out_V, i64 0, i64 %zext_ln203_14

]]></Node>
<StgValue><ssdm name="P2_out_V_addr"/></StgValue>
</operation>

<operation id="2038" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1929" bw="0" op_0_bw="0">
<![CDATA[
pool2_1_begin:7  br label %.loopexit451

]]></Node>
<StgValue><ssdm name="br_ln126"/></StgValue>
</operation>

<operation id="2039" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1973" bw="0" op_0_bw="0">
<![CDATA[
.preheader27.i.loopexit:0  br label %.preheader27.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="2040" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1931" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.loopexit451:0  %p_07_1_i2624 = phi i16 [ 0, %pool2_1_begin ], [ %p_07_2_i2627, %.loopexit451.loopexit ]

]]></Node>
<StgValue><ssdm name="p_07_1_i2624"/></StgValue>
</operation>

<operation id="2041" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1932" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.loopexit451:1  %x_0_i2625 = phi i2 [ 0, %pool2_1_begin ], [ %x_3, %.loopexit451.loopexit ]

]]></Node>
<StgValue><ssdm name="x_0_i2625"/></StgValue>
</operation>

<operation id="2042" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1933" bw="4" op_0_bw="2">
<![CDATA[
.loopexit451:2  %zext_ln126 = zext i2 %x_0_i2625 to i4

]]></Node>
<StgValue><ssdm name="zext_ln126"/></StgValue>
</operation>

<operation id="2043" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1934" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.loopexit451:3  %icmp_ln126 = icmp eq i2 %x_0_i2625, -2

]]></Node>
<StgValue><ssdm name="icmp_ln126"/></StgValue>
</operation>

<operation id="2044" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1935" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit451:4  %empty_38 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_38"/></StgValue>
</operation>

<operation id="2045" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1936" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.loopexit451:5  %x_3 = add i2 %x_0_i2625, 1

]]></Node>
<StgValue><ssdm name="x_3"/></StgValue>
</operation>

<operation id="2046" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1937" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit451:6  br i1 %icmp_ln126, label %pool2_1_end, label %.preheader.preheader.i2626

]]></Node>
<StgValue><ssdm name="br_ln126"/></StgValue>
</operation>

<operation id="2047" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1939" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader.i2626:0  %add_ln130 = add i4 %zext_ln126, %shl_ln3

]]></Node>
<StgValue><ssdm name="add_ln130"/></StgValue>
</operation>

<operation id="2048" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1940" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
.preheader.preheader.i2626:1  %tmp_176 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %add_ln130, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_176"/></StgValue>
</operation>

<operation id="2049" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1941" bw="8" op_0_bw="7">
<![CDATA[
.preheader.preheader.i2626:2  %zext_ln1494_4 = zext i7 %tmp_176 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1494_4"/></StgValue>
</operation>

<operation id="2050" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1942" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
.preheader.preheader.i2626:3  %tmp_177 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %add_ln130, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_177"/></StgValue>
</operation>

<operation id="2051" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1943" bw="8" op_0_bw="5">
<![CDATA[
.preheader.preheader.i2626:4  %zext_ln1494_5 = zext i5 %tmp_177 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1494_5"/></StgValue>
</operation>

<operation id="2052" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1944" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader.i2626:5  %add_ln1494_2 = add i8 %zext_ln1494_5, %zext_ln1494_4

]]></Node>
<StgValue><ssdm name="add_ln1494_2"/></StgValue>
</operation>

<operation id="2053" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1945" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.i2626:6  br label %.preheader.i2629

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>

<operation id="2054" st_id="63" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1969" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
pool2_1_end:0  store i16 %p_07_1_i2624, i16* %P2_out_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln136"/></StgValue>
</operation>

<operation id="2055" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1970" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
pool2_1_end:1  %empty_40 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str13, i32 %tmp_10) nounwind

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="2056" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1971" bw="0" op_0_bw="0">
<![CDATA[
pool2_1_end:2  br label %.preheader26.i2621

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="2057" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1947" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader.i2629:0  %p_07_2_i2627 = phi i16 [ %select_ln130, %._crit_edge.i2631 ], [ %p_07_1_i2624, %.preheader.preheader.i2626 ]

]]></Node>
<StgValue><ssdm name="p_07_2_i2627"/></StgValue>
</operation>

<operation id="2058" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1948" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader.i2629:1  %y_0_i2628 = phi i2 [ %y_2, %._crit_edge.i2631 ], [ 0, %.preheader.preheader.i2626 ]

]]></Node>
<StgValue><ssdm name="y_0_i2628"/></StgValue>
</operation>

<operation id="2059" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1949" bw="4" op_0_bw="2">
<![CDATA[
.preheader.i2629:2  %zext_ln128 = zext i2 %y_0_i2628 to i4

]]></Node>
<StgValue><ssdm name="zext_ln128"/></StgValue>
</operation>

<operation id="2060" st_id="64" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1950" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.i2629:3  %icmp_ln128 = icmp eq i2 %y_0_i2628, -2

]]></Node>
<StgValue><ssdm name="icmp_ln128"/></StgValue>
</operation>

<operation id="2061" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1951" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i2629:4  %empty_39 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="2062" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1952" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.i2629:5  %y_2 = add i2 %y_0_i2628, 1

]]></Node>
<StgValue><ssdm name="y_2"/></StgValue>
</operation>

<operation id="2063" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1953" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i2629:6  br i1 %icmp_ln128, label %.loopexit451.loopexit, label %._crit_edge.i2631

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>

<operation id="2064" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1955" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge.i2631:0  %add_ln130_1 = add i4 %shl_ln130_1, %zext_ln128

]]></Node>
<StgValue><ssdm name="add_ln130_1"/></StgValue>
</operation>

<operation id="2065" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1956" bw="8" op_0_bw="4">
<![CDATA[
._crit_edge.i2631:1  %zext_ln1494_6 = zext i4 %add_ln130_1 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1494_6"/></StgValue>
</operation>

<operation id="2066" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1957" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.i2631:2  %add_ln1494_3 = add i8 %zext_ln1494_6, %add_ln1494_2

]]></Node>
<StgValue><ssdm name="add_ln1494_3"/></StgValue>
</operation>

<operation id="2067" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1958" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
._crit_edge.i2631:3  %tmp_196_cast = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %add_ln1494_3, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_196_cast"/></StgValue>
</operation>

<operation id="2068" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1959" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.i2631:4  %add_ln1494_4 = add i12 %zext_ln203_12, %tmp_196_cast

]]></Node>
<StgValue><ssdm name="add_ln1494_4"/></StgValue>
</operation>

<operation id="2069" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1960" bw="64" op_0_bw="12">
<![CDATA[
._crit_edge.i2631:5  %zext_ln1494_7 = zext i12 %add_ln1494_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1494_7"/></StgValue>
</operation>

<operation id="2070" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1961" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i2631:6  %C2_out_V_addr_3 = getelementptr [1600 x i16]* @C2_out_V, i64 0, i64 %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="C2_out_V_addr_3"/></StgValue>
</operation>

<operation id="2071" st_id="64" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1962" bw="16" op_0_bw="11">
<![CDATA[
._crit_edge.i2631:7  %max_V_1 = load i16* %C2_out_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="max_V_1"/></StgValue>
</operation>

<operation id="2072" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1967" bw="0" op_0_bw="0">
<![CDATA[
.loopexit451.loopexit:0  br label %.loopexit451

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="2073" st_id="65" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1962" bw="16" op_0_bw="11">
<![CDATA[
._crit_edge.i2631:7  %max_V_1 = load i16* %C2_out_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="max_V_1"/></StgValue>
</operation>

<operation id="2074" st_id="65" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1963" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.i2631:8  %icmp_ln1494_1 = icmp sgt i16 %max_V_1, %p_07_2_i2627

]]></Node>
<StgValue><ssdm name="icmp_ln1494_1"/></StgValue>
</operation>

<operation id="2075" st_id="65" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1964" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i2631:9  %select_ln130 = select i1 %icmp_ln1494_1, i16 %max_V_1, i16 %p_07_2_i2627

]]></Node>
<StgValue><ssdm name="select_ln130"/></StgValue>
</operation>

<operation id="2076" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1965" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i2631:10  br label %.preheader.i2629

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="2077" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1979" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
.preheader210.i2639.0.0.preheader:0  %indvar_flatten303 = phi i12 [ %add_ln148_1, %conv3_w1 ], [ 0, %.preheader210.i2639.0.0.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten303"/></StgValue>
</operation>

<operation id="2078" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1980" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader210.i2639.0.0.preheader:1  %x_0_i2638_0_0 = phi i3 [ %select_ln158_1, %conv3_w1 ], [ 0, %.preheader210.i2639.0.0.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="x_0_i2638_0_0"/></StgValue>
</operation>

<operation id="2079" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1981" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
.preheader210.i2639.0.0.preheader:2  %indvar_flatten181 = phi i10 [ %select_ln150, %conv3_w1 ], [ 0, %.preheader210.i2639.0.0.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten181"/></StgValue>
</operation>

<operation id="2080" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1982" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader210.i2639.0.0.preheader:3  %y_0_i2641_0_0 = phi i3 [ %select_ln158_4, %conv3_w1 ], [ 0, %.preheader210.i2639.0.0.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="y_0_i2641_0_0"/></StgValue>
</operation>

<operation id="2081" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1983" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader210.i2639.0.0.preheader:4  %indvar_flatten149 = phi i8 [ %select_ln152_3, %conv3_w1 ], [ 0, %.preheader210.i2639.0.0.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten149"/></StgValue>
</operation>

<operation id="2082" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1984" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader210.i2639.0.0.preheader:5  %set_0_i2644_0_0 = phi i4 [ %select_ln152_2, %conv3_w1 ], [ 0, %.preheader210.i2639.0.0.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="set_0_i2644_0_0"/></StgValue>
</operation>

<operation id="2083" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1985" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader210.i2639.0.0.preheader:6  %k_0_i2647_0_0 = phi i4 [ %add_ln154, %conv3_w1 ], [ 0, %.preheader210.i2639.0.0.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="k_0_i2647_0_0"/></StgValue>
</operation>

<operation id="2084" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1986" bw="6" op_0_bw="3">
<![CDATA[
.preheader210.i2639.0.0.preheader:7  %zext_ln1116_8 = zext i3 %x_0_i2638_0_0 to i6

]]></Node>
<StgValue><ssdm name="zext_ln1116_8"/></StgValue>
</operation>

<operation id="2085" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1987" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
.preheader210.i2639.0.0.preheader:8  %tmp_152 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %x_0_i2638_0_0, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="2086" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1988" bw="6" op_0_bw="5">
<![CDATA[
.preheader210.i2639.0.0.preheader:9  %zext_ln1116_9 = zext i5 %tmp_152 to i6

]]></Node>
<StgValue><ssdm name="zext_ln1116_9"/></StgValue>
</operation>

<operation id="2087" st_id="66" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1989" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader210.i2639.0.0.preheader:10  %add_ln1116_5 = add i6 %zext_ln1116_8, %zext_ln1116_9

]]></Node>
<StgValue><ssdm name="add_ln1116_5"/></StgValue>
</operation>

<operation id="2088" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1990" bw="6" op_0_bw="3">
<![CDATA[
.preheader210.i2639.0.0.preheader:11  %zext_ln1116_10 = zext i3 %y_0_i2641_0_0 to i6

]]></Node>
<StgValue><ssdm name="zext_ln1116_10"/></StgValue>
</operation>

<operation id="2089" st_id="66" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1991" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader210.i2639.0.0.preheader:12  %add_ln1116_6 = add i6 %add_ln1116_5, %zext_ln1116_10

]]></Node>
<StgValue><ssdm name="add_ln1116_6"/></StgValue>
</operation>

<operation id="2090" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1992" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader210.i2639.0.0.preheader:13  %tmp_153 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %add_ln1116_6, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="2091" st_id="66" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1993" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader210.i2639.0.0.preheader:14  %icmp_ln148 = icmp eq i12 %indvar_flatten303, -1096

]]></Node>
<StgValue><ssdm name="icmp_ln148"/></StgValue>
</operation>

<operation id="2092" st_id="66" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1994" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader210.i2639.0.0.preheader:15  %add_ln148_1 = add i12 %indvar_flatten303, 1

]]></Node>
<StgValue><ssdm name="add_ln148_1"/></StgValue>
</operation>

<operation id="2093" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1995" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader210.i2639.0.0.preheader:16  br i1 %icmp_ln148, label %conv3_b_begin, label %conv3_w1

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>

<operation id="2094" st_id="66" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2000" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
conv3_w1:3  %icmp_ln150 = icmp eq i10 %indvar_flatten181, -424

]]></Node>
<StgValue><ssdm name="icmp_ln150"/></StgValue>
</operation>

<operation id="2095" st_id="66" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2001" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
conv3_w1:4  %select_ln158 = select i1 %icmp_ln150, i3 0, i3 %y_0_i2641_0_0

]]></Node>
<StgValue><ssdm name="select_ln158"/></StgValue>
</operation>

<operation id="2096" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2015" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
conv3_w1:18  %xor_ln158 = xor i1 %icmp_ln150, true

]]></Node>
<StgValue><ssdm name="xor_ln158"/></StgValue>
</operation>

<operation id="2097" st_id="66" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2016" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
conv3_w1:19  %icmp_ln154 = icmp eq i4 %k_0_i2647_0_0, -8

]]></Node>
<StgValue><ssdm name="icmp_ln154"/></StgValue>
</operation>

<operation id="2098" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2017" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
conv3_w1:20  %and_ln158 = and i1 %icmp_ln154, %xor_ln158

]]></Node>
<StgValue><ssdm name="and_ln158"/></StgValue>
</operation>

<operation id="2099" st_id="66" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2018" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
conv3_w1:21  %icmp_ln152 = icmp eq i8 %indvar_flatten149, 120

]]></Node>
<StgValue><ssdm name="icmp_ln152"/></StgValue>
</operation>

<operation id="2100" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2019" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
conv3_w1:22  %and_ln158_1 = and i1 %icmp_ln152, %xor_ln158

]]></Node>
<StgValue><ssdm name="and_ln158_1"/></StgValue>
</operation>

<operation id="2101" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2022" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
conv3_w1:25  %or_ln158 = or i1 %and_ln158_1, %icmp_ln150

]]></Node>
<StgValue><ssdm name="or_ln158"/></StgValue>
</operation>

<operation id="2102" st_id="66" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2023" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
conv3_w1:26  %select_ln158_3 = select i1 %or_ln158, i4 0, i4 %set_0_i2644_0_0

]]></Node>
<StgValue><ssdm name="select_ln158_3"/></StgValue>
</operation>

<operation id="2103" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2111" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
conv3_w1:114  %xor_ln158_1 = xor i1 %icmp_ln152, true

]]></Node>
<StgValue><ssdm name="xor_ln158_1"/></StgValue>
</operation>

<operation id="2104" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2112" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
conv3_w1:115  %or_ln158_16 = or i1 %icmp_ln150, %xor_ln158_1

]]></Node>
<StgValue><ssdm name="or_ln158_16"/></StgValue>
</operation>

<operation id="2105" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2113" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
conv3_w1:116  %and_ln158_2 = and i1 %and_ln158, %or_ln158_16

]]></Node>
<StgValue><ssdm name="and_ln158_2"/></StgValue>
</operation>

<operation id="2106" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2116" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
conv3_w1:119  %or_ln152 = or i1 %and_ln158_2, %and_ln158_1

]]></Node>
<StgValue><ssdm name="or_ln152"/></StgValue>
</operation>

<operation id="2107" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2117" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
conv3_w1:120  %or_ln152_1 = or i1 %or_ln152, %icmp_ln150

]]></Node>
<StgValue><ssdm name="or_ln152_1"/></StgValue>
</operation>

<operation id="2108" st_id="66" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2118" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
conv3_w1:121  %select_ln152 = select i1 %or_ln152_1, i4 0, i4 %k_0_i2647_0_0

]]></Node>
<StgValue><ssdm name="select_ln152"/></StgValue>
</operation>

<operation id="2109" st_id="66" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2272" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
conv3_w1:275  %add_ln152_1 = add i8 1, %indvar_flatten149

]]></Node>
<StgValue><ssdm name="add_ln152_1"/></StgValue>
</operation>

<operation id="2110" st_id="66" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2274" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
conv3_w1:277  %add_ln150_1 = add i10 1, %indvar_flatten181

]]></Node>
<StgValue><ssdm name="add_ln150_1"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="2111" st_id="67" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1997" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
conv3_w1:0  %add_ln148 = add i3 1, %x_0_i2638_0_0

]]></Node>
<StgValue><ssdm name="add_ln148"/></StgValue>
</operation>

<operation id="2112" st_id="67" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2002" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
conv3_w1:5  %select_ln158_1 = select i1 %icmp_ln150, i3 %add_ln148, i3 %x_0_i2638_0_0

]]></Node>
<StgValue><ssdm name="select_ln158_1"/></StgValue>
</operation>

<operation id="2113" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2003" bw="10" op_0_bw="3">
<![CDATA[
conv3_w1:6  %zext_ln158 = zext i3 %select_ln158_1 to i10

]]></Node>
<StgValue><ssdm name="zext_ln158"/></StgValue>
</operation>

<operation id="2114" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
<literal name="and_ln158_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2004" bw="64" op_0_bw="3">
<![CDATA[
conv3_w1:7  %zext_ln158_1 = zext i3 %select_ln158_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln158_1"/></StgValue>
</operation>

<operation id="2115" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
<literal name="and_ln158_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2005" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
conv3_w1:8  %tmp_154 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %select_ln158_1, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="2116" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
<literal name="and_ln158_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2006" bw="64" op_0_bw="5">
<![CDATA[
conv3_w1:9  %zext_ln1116_11 = zext i5 %tmp_154 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_11"/></StgValue>
</operation>

<operation id="2117" st_id="67" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
<literal name="and_ln158_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2007" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
conv3_w1:10  %add_ln1116_7 = add i64 %zext_ln158_1, %zext_ln1116_11

]]></Node>
<StgValue><ssdm name="add_ln1116_7"/></StgValue>
</operation>

<operation id="2118" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
<literal name="icmp_ln150" val="1"/>
<literal name="and_ln158_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2008" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="6">
<![CDATA[
conv3_w1:11  %tmp_155 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i6(i3 %add_ln148, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="2119" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
<literal name="icmp_ln150" val="1"/>
<literal name="and_ln158_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2009" bw="10" op_0_bw="9">
<![CDATA[
conv3_w1:12  %zext_ln1116_12 = zext i9 %tmp_155 to i10

]]></Node>
<StgValue><ssdm name="zext_ln1116_12"/></StgValue>
</operation>

<operation id="2120" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
<literal name="icmp_ln150" val="1"/>
<literal name="and_ln158_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2010" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
conv3_w1:13  %tmp_156 = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %add_ln148, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="2121" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
<literal name="icmp_ln150" val="1"/>
<literal name="and_ln158_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2011" bw="10" op_0_bw="7">
<![CDATA[
conv3_w1:14  %zext_ln1116_13 = zext i7 %tmp_156 to i10

]]></Node>
<StgValue><ssdm name="zext_ln1116_13"/></StgValue>
</operation>

<operation id="2122" st_id="67" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
<literal name="icmp_ln150" val="1"/>
<literal name="and_ln158_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2012" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
conv3_w1:15  %add_ln1116_8 = add i10 %zext_ln1116_13, %zext_ln1116_12

]]></Node>
<StgValue><ssdm name="add_ln1116_8"/></StgValue>
</operation>

<operation id="2123" st_id="67" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
<literal name="and_ln158_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2013" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
conv3_w1:16  %select_ln158_2 = select i1 %icmp_ln150, i10 %add_ln1116_8, i10 %tmp_153

]]></Node>
<StgValue><ssdm name="select_ln158_2"/></StgValue>
</operation>

<operation id="2124" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
<literal name="and_ln158_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2014" bw="64" op_0_bw="10">
<![CDATA[
conv3_w1:17  %zext_ln158_3 = zext i10 %select_ln158_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln158_3"/></StgValue>
</operation>

<operation id="2125" st_id="67" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2020" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
conv3_w1:23  %add_ln150 = add i3 1, %select_ln158

]]></Node>
<StgValue><ssdm name="add_ln150"/></StgValue>
</operation>

<operation id="2126" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
<literal name="and_ln158_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2024" bw="64" op_0_bw="3">
<![CDATA[
conv3_w1:27  %zext_ln158_4 = zext i3 %add_ln150 to i64

]]></Node>
<StgValue><ssdm name="zext_ln158_4"/></StgValue>
</operation>

<operation id="2127" st_id="67" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
<literal name="and_ln158_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2025" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
conv3_w1:28  %add_ln1116_9 = add i64 %add_ln1116_7, %zext_ln158_4

]]></Node>
<StgValue><ssdm name="add_ln1116_9"/></StgValue>
</operation>

<operation id="2128" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
<literal name="and_ln158_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2026" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
conv3_w1:29  %shl_ln1116 = shl i64 %add_ln1116_9, 4

]]></Node>
<StgValue><ssdm name="shl_ln1116"/></StgValue>
</operation>

<operation id="2129" st_id="67" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2027" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
conv3_w1:30  %select_ln158_4 = select i1 %and_ln158_1, i3 %add_ln150, i3 %select_ln158

]]></Node>
<StgValue><ssdm name="select_ln158_4"/></StgValue>
</operation>

<operation id="2130" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2028" bw="13" op_0_bw="3">
<![CDATA[
conv3_w1:31  %zext_ln158_5 = zext i3 %select_ln158_4 to i13

]]></Node>
<StgValue><ssdm name="zext_ln158_5"/></StgValue>
</operation>

<operation id="2131" st_id="67" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2029" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv3_w1:32  %select_ln158_5 = select i1 %and_ln158_1, i64 %shl_ln1116, i64 %zext_ln158_3

]]></Node>
<StgValue><ssdm name="select_ln158_5"/></StgValue>
</operation>

<operation id="2132" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2030" bw="10" op_0_bw="64">
<![CDATA[
conv3_w1:33  %trunc_ln1116_2 = trunc i64 %select_ln158_5 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln1116_2"/></StgValue>
</operation>

<operation id="2133" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2031" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv3_w1:34  %P2_out_V_addr_1 = getelementptr [400 x i16]* @P2_out_V, i64 0, i64 %select_ln158_5

]]></Node>
<StgValue><ssdm name="P2_out_V_addr_1"/></StgValue>
</operation>

<operation id="2134" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2032" bw="16" op_0_bw="9">
<![CDATA[
conv3_w1:35  %P2_out_V_load = load i16* %P2_out_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="P2_out_V_load"/></StgValue>
</operation>

<operation id="2135" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2034" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
conv3_w1:37  %or_ln158_1 = or i10 %trunc_ln1116_2, 1

]]></Node>
<StgValue><ssdm name="or_ln158_1"/></StgValue>
</operation>

<operation id="2136" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2035" bw="64" op_0_bw="10">
<![CDATA[
conv3_w1:38  %zext_ln158_6 = zext i10 %or_ln158_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln158_6"/></StgValue>
</operation>

<operation id="2137" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2036" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv3_w1:39  %P2_out_V_addr_2 = getelementptr [400 x i16]* @P2_out_V, i64 0, i64 %zext_ln158_6

]]></Node>
<StgValue><ssdm name="P2_out_V_addr_2"/></StgValue>
</operation>

<operation id="2138" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2037" bw="16" op_0_bw="9">
<![CDATA[
conv3_w1:40  %P2_out_V_load_1 = load i16* %P2_out_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="P2_out_V_load_1"/></StgValue>
</operation>

<operation id="2139" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
<literal name="or_ln158" val="0"/>
<literal name="and_ln158_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2109" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
conv3_w1:112  %shl_ln4 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %set_0_i2644_0_0, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln4"/></StgValue>
</operation>

<operation id="2140" st_id="67" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
<literal name="and_ln158_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2110" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
conv3_w1:113  %select_ln158_6 = select i1 %or_ln158, i7 0, i7 %shl_ln4

]]></Node>
<StgValue><ssdm name="select_ln158_6"/></StgValue>
</operation>

<operation id="2141" st_id="67" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2114" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
conv3_w1:117  %add_ln152 = add i4 1, %select_ln158_3

]]></Node>
<StgValue><ssdm name="add_ln152"/></StgValue>
</operation>

<operation id="2142" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
<literal name="and_ln158_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2119" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
conv3_w1:122  %shl_ln158_mid1 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %add_ln152, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln158_mid1"/></StgValue>
</operation>

<operation id="2143" st_id="67" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2120" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
conv3_w1:123  %select_ln152_1 = select i1 %and_ln158_2, i7 %shl_ln158_mid1, i7 %select_ln158_6

]]></Node>
<StgValue><ssdm name="select_ln152_1"/></StgValue>
</operation>

<operation id="2144" st_id="67" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2121" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
conv3_w1:124  %select_ln152_2 = select i1 %and_ln158_2, i4 %add_ln152, i4 %select_ln158_3

]]></Node>
<StgValue><ssdm name="select_ln152_2"/></StgValue>
</operation>

<operation id="2145" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2122" bw="7" op_0_bw="4">
<![CDATA[
conv3_w1:125  %zext_ln154 = zext i4 %select_ln152 to i7

]]></Node>
<StgValue><ssdm name="zext_ln154"/></StgValue>
</operation>

<operation id="2146" st_id="67" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2126" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
conv3_w1:129  %add_ln158 = add i7 %zext_ln154, %select_ln152_1

]]></Node>
<StgValue><ssdm name="add_ln158"/></StgValue>
</operation>

<operation id="2147" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2127" bw="64" op_0_bw="7">
<![CDATA[
conv3_w1:130  %zext_ln158_2 = zext i7 %add_ln158 to i64

]]></Node>
<StgValue><ssdm name="zext_ln158_2"/></StgValue>
</operation>

<operation id="2148" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2128" bw="10" op_0_bw="7">
<![CDATA[
conv3_w1:131  %zext_ln1117_3 = zext i7 %add_ln158 to i10

]]></Node>
<StgValue><ssdm name="zext_ln1117_3"/></StgValue>
</operation>

<operation id="2149" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2129" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
conv3_w1:132  %tmp_157 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %add_ln158, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="2150" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2130" bw="10" op_0_bw="9">
<![CDATA[
conv3_w1:133  %zext_ln1117_4 = zext i9 %tmp_157 to i10

]]></Node>
<StgValue><ssdm name="zext_ln1117_4"/></StgValue>
</operation>

<operation id="2151" st_id="67" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2131" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
conv3_w1:134  %add_ln1117_2 = add i10 %zext_ln1117_3, %zext_ln1117_4

]]></Node>
<StgValue><ssdm name="add_ln1117_2"/></StgValue>
</operation>

<operation id="2152" st_id="67" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2132" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
conv3_w1:135  %add_ln1117_3 = add i10 %add_ln1117_2, %zext_ln158

]]></Node>
<StgValue><ssdm name="add_ln1117_3"/></StgValue>
</operation>

<operation id="2153" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2133" bw="13" op_0_bw="10">
<![CDATA[
conv3_w1:136  %zext_ln1117_5 = zext i10 %add_ln1117_3 to i13

]]></Node>
<StgValue><ssdm name="zext_ln1117_5"/></StgValue>
</operation>

<operation id="2154" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2134" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
conv3_w1:137  %tmp_158 = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %add_ln1117_3, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>

<operation id="2155" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2135" bw="13" op_0_bw="12">
<![CDATA[
conv3_w1:138  %zext_ln1117_6 = zext i12 %tmp_158 to i13

]]></Node>
<StgValue><ssdm name="zext_ln1117_6"/></StgValue>
</operation>

<operation id="2156" st_id="67" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2136" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
conv3_w1:139  %add_ln1117_4 = add i13 %zext_ln1117_5, %zext_ln1117_6

]]></Node>
<StgValue><ssdm name="add_ln1117_4"/></StgValue>
</operation>

<operation id="2157" st_id="67" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2137" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
conv3_w1:140  %add_ln1117_5 = add i13 %add_ln1117_4, %zext_ln158_5

]]></Node>
<StgValue><ssdm name="add_ln1117_5"/></StgValue>
</operation>

<operation id="2158" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2155" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv3_w1:158  %C3_out_V_0_0_addr_3 = getelementptr [120 x i16]* @C3_out_V_0_0, i64 0, i64 %zext_ln158_2

]]></Node>
<StgValue><ssdm name="C3_out_V_0_0_addr_3"/></StgValue>
</operation>

<operation id="2159" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2160" bw="16" op_0_bw="7">
<![CDATA[
conv3_w1:163  %C3_out_V_0_0_load_3 = load i16* %C3_out_V_0_0_addr_3, align 2

]]></Node>
<StgValue><ssdm name="C3_out_V_0_0_load_3"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="2160" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2032" bw="16" op_0_bw="9">
<![CDATA[
conv3_w1:35  %P2_out_V_load = load i16* %P2_out_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="P2_out_V_load"/></StgValue>
</operation>

<operation id="2161" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2037" bw="16" op_0_bw="9">
<![CDATA[
conv3_w1:40  %P2_out_V_load_1 = load i16* %P2_out_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="P2_out_V_load_1"/></StgValue>
</operation>

<operation id="2162" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2039" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
conv3_w1:42  %or_ln158_2 = or i10 %trunc_ln1116_2, 2

]]></Node>
<StgValue><ssdm name="or_ln158_2"/></StgValue>
</operation>

<operation id="2163" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2040" bw="64" op_0_bw="10">
<![CDATA[
conv3_w1:43  %zext_ln158_7 = zext i10 %or_ln158_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln158_7"/></StgValue>
</operation>

<operation id="2164" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2041" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv3_w1:44  %P2_out_V_addr_3 = getelementptr [400 x i16]* @P2_out_V, i64 0, i64 %zext_ln158_7

]]></Node>
<StgValue><ssdm name="P2_out_V_addr_3"/></StgValue>
</operation>

<operation id="2165" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2042" bw="16" op_0_bw="9">
<![CDATA[
conv3_w1:45  %P2_out_V_load_2 = load i16* %P2_out_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="P2_out_V_load_2"/></StgValue>
</operation>

<operation id="2166" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2044" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
conv3_w1:47  %or_ln158_3 = or i10 %trunc_ln1116_2, 3

]]></Node>
<StgValue><ssdm name="or_ln158_3"/></StgValue>
</operation>

<operation id="2167" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2045" bw="64" op_0_bw="10">
<![CDATA[
conv3_w1:48  %zext_ln158_8 = zext i10 %or_ln158_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln158_8"/></StgValue>
</operation>

<operation id="2168" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2046" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv3_w1:49  %P2_out_V_addr_4 = getelementptr [400 x i16]* @P2_out_V, i64 0, i64 %zext_ln158_8

]]></Node>
<StgValue><ssdm name="P2_out_V_addr_4"/></StgValue>
</operation>

<operation id="2169" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2047" bw="16" op_0_bw="9">
<![CDATA[
conv3_w1:50  %P2_out_V_load_3 = load i16* %P2_out_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="P2_out_V_load_3"/></StgValue>
</operation>

<operation id="2170" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2138" bw="64" op_0_bw="13">
<![CDATA[
conv3_w1:141  %zext_ln1117_7 = zext i13 %add_ln1117_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_7"/></StgValue>
</operation>

<operation id="2171" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2139" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv3_w1:142  %K3_W_V_0_addr = getelementptr [3000 x i8]* @K3_W_V_0, i64 0, i64 %zext_ln1117_7

]]></Node>
<StgValue><ssdm name="K3_W_V_0_addr"/></StgValue>
</operation>

<operation id="2172" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2140" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv3_w1:143  %K3_W_V_1_addr = getelementptr [3000 x i8]* @K3_W_V_1, i64 0, i64 %zext_ln1117_7

]]></Node>
<StgValue><ssdm name="K3_W_V_1_addr"/></StgValue>
</operation>

<operation id="2173" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2141" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv3_w1:144  %K3_W_V_10_addr = getelementptr [3000 x i8]* @K3_W_V_10, i64 0, i64 %zext_ln1117_7

]]></Node>
<StgValue><ssdm name="K3_W_V_10_addr"/></StgValue>
</operation>

<operation id="2174" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2142" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv3_w1:145  %K3_W_V_11_addr = getelementptr [3000 x i8]* @K3_W_V_11, i64 0, i64 %zext_ln1117_7

]]></Node>
<StgValue><ssdm name="K3_W_V_11_addr"/></StgValue>
</operation>

<operation id="2175" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2143" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv3_w1:146  %K3_W_V_12_addr = getelementptr [3000 x i8]* @K3_W_V_12, i64 0, i64 %zext_ln1117_7

]]></Node>
<StgValue><ssdm name="K3_W_V_12_addr"/></StgValue>
</operation>

<operation id="2176" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2144" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv3_w1:147  %K3_W_V_13_addr = getelementptr [3000 x i8]* @K3_W_V_13, i64 0, i64 %zext_ln1117_7

]]></Node>
<StgValue><ssdm name="K3_W_V_13_addr"/></StgValue>
</operation>

<operation id="2177" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2145" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv3_w1:148  %K3_W_V_14_addr = getelementptr [3000 x i8]* @K3_W_V_14, i64 0, i64 %zext_ln1117_7

]]></Node>
<StgValue><ssdm name="K3_W_V_14_addr"/></StgValue>
</operation>

<operation id="2178" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2146" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv3_w1:149  %K3_W_V_15_addr = getelementptr [3000 x i8]* @K3_W_V_15, i64 0, i64 %zext_ln1117_7

]]></Node>
<StgValue><ssdm name="K3_W_V_15_addr"/></StgValue>
</operation>

<operation id="2179" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2147" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv3_w1:150  %K3_W_V_2_addr = getelementptr [3000 x i8]* @K3_W_V_2, i64 0, i64 %zext_ln1117_7

]]></Node>
<StgValue><ssdm name="K3_W_V_2_addr"/></StgValue>
</operation>

<operation id="2180" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2148" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv3_w1:151  %K3_W_V_3_addr = getelementptr [3000 x i8]* @K3_W_V_3, i64 0, i64 %zext_ln1117_7

]]></Node>
<StgValue><ssdm name="K3_W_V_3_addr"/></StgValue>
</operation>

<operation id="2181" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2149" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv3_w1:152  %K3_W_V_4_addr = getelementptr [3000 x i8]* @K3_W_V_4, i64 0, i64 %zext_ln1117_7

]]></Node>
<StgValue><ssdm name="K3_W_V_4_addr"/></StgValue>
</operation>

<operation id="2182" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2150" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv3_w1:153  %K3_W_V_5_addr = getelementptr [3000 x i8]* @K3_W_V_5, i64 0, i64 %zext_ln1117_7

]]></Node>
<StgValue><ssdm name="K3_W_V_5_addr"/></StgValue>
</operation>

<operation id="2183" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2151" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv3_w1:154  %K3_W_V_6_addr = getelementptr [3000 x i8]* @K3_W_V_6, i64 0, i64 %zext_ln1117_7

]]></Node>
<StgValue><ssdm name="K3_W_V_6_addr"/></StgValue>
</operation>

<operation id="2184" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2152" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv3_w1:155  %K3_W_V_7_addr = getelementptr [3000 x i8]* @K3_W_V_7, i64 0, i64 %zext_ln1117_7

]]></Node>
<StgValue><ssdm name="K3_W_V_7_addr"/></StgValue>
</operation>

<operation id="2185" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2153" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv3_w1:156  %K3_W_V_8_addr = getelementptr [3000 x i8]* @K3_W_V_8, i64 0, i64 %zext_ln1117_7

]]></Node>
<StgValue><ssdm name="K3_W_V_8_addr"/></StgValue>
</operation>

<operation id="2186" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2154" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv3_w1:157  %K3_W_V_9_addr = getelementptr [3000 x i8]* @K3_W_V_9, i64 0, i64 %zext_ln1117_7

]]></Node>
<StgValue><ssdm name="K3_W_V_9_addr"/></StgValue>
</operation>

<operation id="2187" st_id="68" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2156" bw="8" op_0_bw="12">
<![CDATA[
conv3_w1:159  %K3_W_V_0_load = load i8* %K3_W_V_0_addr, align 1

]]></Node>
<StgValue><ssdm name="K3_W_V_0_load"/></StgValue>
</operation>

<operation id="2188" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2160" bw="16" op_0_bw="7">
<![CDATA[
conv3_w1:163  %C3_out_V_0_0_load_3 = load i16* %C3_out_V_0_0_addr_3, align 2

]]></Node>
<StgValue><ssdm name="C3_out_V_0_0_load_3"/></StgValue>
</operation>

<operation id="2189" st_id="68" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2163" bw="8" op_0_bw="12">
<![CDATA[
conv3_w1:166  %K3_W_V_1_load = load i8* %K3_W_V_1_addr, align 1

]]></Node>
<StgValue><ssdm name="K3_W_V_1_load"/></StgValue>
</operation>

<operation id="2190" st_id="68" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2170" bw="8" op_0_bw="12">
<![CDATA[
conv3_w1:173  %K3_W_V_2_load = load i8* %K3_W_V_2_addr, align 1

]]></Node>
<StgValue><ssdm name="K3_W_V_2_load"/></StgValue>
</operation>

<operation id="2191" st_id="68" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2177" bw="8" op_0_bw="12">
<![CDATA[
conv3_w1:180  %K3_W_V_3_load = load i8* %K3_W_V_3_addr, align 1

]]></Node>
<StgValue><ssdm name="K3_W_V_3_load"/></StgValue>
</operation>

<operation id="2192" st_id="68" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2184" bw="8" op_0_bw="12">
<![CDATA[
conv3_w1:187  %K3_W_V_4_load = load i8* %K3_W_V_4_addr, align 1

]]></Node>
<StgValue><ssdm name="K3_W_V_4_load"/></StgValue>
</operation>

<operation id="2193" st_id="68" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2191" bw="8" op_0_bw="12">
<![CDATA[
conv3_w1:194  %K3_W_V_5_load = load i8* %K3_W_V_5_addr, align 1

]]></Node>
<StgValue><ssdm name="K3_W_V_5_load"/></StgValue>
</operation>

<operation id="2194" st_id="68" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2198" bw="8" op_0_bw="12">
<![CDATA[
conv3_w1:201  %K3_W_V_6_load = load i8* %K3_W_V_6_addr, align 1

]]></Node>
<StgValue><ssdm name="K3_W_V_6_load"/></StgValue>
</operation>

<operation id="2195" st_id="68" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2205" bw="8" op_0_bw="12">
<![CDATA[
conv3_w1:208  %K3_W_V_7_load = load i8* %K3_W_V_7_addr, align 1

]]></Node>
<StgValue><ssdm name="K3_W_V_7_load"/></StgValue>
</operation>

<operation id="2196" st_id="68" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2212" bw="8" op_0_bw="12">
<![CDATA[
conv3_w1:215  %K3_W_V_8_load = load i8* %K3_W_V_8_addr, align 1

]]></Node>
<StgValue><ssdm name="K3_W_V_8_load"/></StgValue>
</operation>

<operation id="2197" st_id="68" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2219" bw="8" op_0_bw="12">
<![CDATA[
conv3_w1:222  %K3_W_V_9_load = load i8* %K3_W_V_9_addr, align 1

]]></Node>
<StgValue><ssdm name="K3_W_V_9_load"/></StgValue>
</operation>

<operation id="2198" st_id="68" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2226" bw="8" op_0_bw="12">
<![CDATA[
conv3_w1:229  %K3_W_V_10_load = load i8* %K3_W_V_10_addr, align 1

]]></Node>
<StgValue><ssdm name="K3_W_V_10_load"/></StgValue>
</operation>

<operation id="2199" st_id="68" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2233" bw="8" op_0_bw="12">
<![CDATA[
conv3_w1:236  %K3_W_V_11_load = load i8* %K3_W_V_11_addr, align 1

]]></Node>
<StgValue><ssdm name="K3_W_V_11_load"/></StgValue>
</operation>

<operation id="2200" st_id="68" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2240" bw="8" op_0_bw="12">
<![CDATA[
conv3_w1:243  %K3_W_V_12_load = load i8* %K3_W_V_12_addr, align 1

]]></Node>
<StgValue><ssdm name="K3_W_V_12_load"/></StgValue>
</operation>

<operation id="2201" st_id="68" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2247" bw="8" op_0_bw="12">
<![CDATA[
conv3_w1:250  %K3_W_V_13_load = load i8* %K3_W_V_13_addr, align 1

]]></Node>
<StgValue><ssdm name="K3_W_V_13_load"/></StgValue>
</operation>

<operation id="2202" st_id="68" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2254" bw="8" op_0_bw="12">
<![CDATA[
conv3_w1:257  %K3_W_V_14_load = load i8* %K3_W_V_14_addr, align 1

]]></Node>
<StgValue><ssdm name="K3_W_V_14_load"/></StgValue>
</operation>

<operation id="2203" st_id="68" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2261" bw="8" op_0_bw="12">
<![CDATA[
conv3_w1:264  %K3_W_V_15_load = load i8* %K3_W_V_15_addr, align 1

]]></Node>
<StgValue><ssdm name="K3_W_V_15_load"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="2204" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2033" bw="25" op_0_bw="16">
<![CDATA[
conv3_w1:36  %sext_ln158 = sext i16 %P2_out_V_load to i25

]]></Node>
<StgValue><ssdm name="sext_ln158"/></StgValue>
</operation>

<operation id="2205" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2038" bw="25" op_0_bw="16">
<![CDATA[
conv3_w1:41  %sext_ln158_1 = sext i16 %P2_out_V_load_1 to i25

]]></Node>
<StgValue><ssdm name="sext_ln158_1"/></StgValue>
</operation>

<operation id="2206" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2042" bw="16" op_0_bw="9">
<![CDATA[
conv3_w1:45  %P2_out_V_load_2 = load i16* %P2_out_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="P2_out_V_load_2"/></StgValue>
</operation>

<operation id="2207" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2043" bw="25" op_0_bw="16">
<![CDATA[
conv3_w1:46  %sext_ln158_2 = sext i16 %P2_out_V_load_2 to i25

]]></Node>
<StgValue><ssdm name="sext_ln158_2"/></StgValue>
</operation>

<operation id="2208" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2047" bw="16" op_0_bw="9">
<![CDATA[
conv3_w1:50  %P2_out_V_load_3 = load i16* %P2_out_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="P2_out_V_load_3"/></StgValue>
</operation>

<operation id="2209" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2048" bw="25" op_0_bw="16">
<![CDATA[
conv3_w1:51  %sext_ln158_3 = sext i16 %P2_out_V_load_3 to i25

]]></Node>
<StgValue><ssdm name="sext_ln158_3"/></StgValue>
</operation>

<operation id="2210" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2049" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
conv3_w1:52  %or_ln158_4 = or i10 %trunc_ln1116_2, 4

]]></Node>
<StgValue><ssdm name="or_ln158_4"/></StgValue>
</operation>

<operation id="2211" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2050" bw="64" op_0_bw="10">
<![CDATA[
conv3_w1:53  %zext_ln158_9 = zext i10 %or_ln158_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln158_9"/></StgValue>
</operation>

<operation id="2212" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2051" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv3_w1:54  %P2_out_V_addr_5 = getelementptr [400 x i16]* @P2_out_V, i64 0, i64 %zext_ln158_9

]]></Node>
<StgValue><ssdm name="P2_out_V_addr_5"/></StgValue>
</operation>

<operation id="2213" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2052" bw="16" op_0_bw="9">
<![CDATA[
conv3_w1:55  %P2_out_V_load_4 = load i16* %P2_out_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="P2_out_V_load_4"/></StgValue>
</operation>

<operation id="2214" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2054" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
conv3_w1:57  %or_ln158_5 = or i10 %trunc_ln1116_2, 5

]]></Node>
<StgValue><ssdm name="or_ln158_5"/></StgValue>
</operation>

<operation id="2215" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2055" bw="64" op_0_bw="10">
<![CDATA[
conv3_w1:58  %zext_ln158_10 = zext i10 %or_ln158_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln158_10"/></StgValue>
</operation>

<operation id="2216" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2056" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv3_w1:59  %P2_out_V_addr_6 = getelementptr [400 x i16]* @P2_out_V, i64 0, i64 %zext_ln158_10

]]></Node>
<StgValue><ssdm name="P2_out_V_addr_6"/></StgValue>
</operation>

<operation id="2217" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2057" bw="16" op_0_bw="9">
<![CDATA[
conv3_w1:60  %P2_out_V_load_5 = load i16* %P2_out_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="P2_out_V_load_5"/></StgValue>
</operation>

<operation id="2218" st_id="69" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2156" bw="8" op_0_bw="12">
<![CDATA[
conv3_w1:159  %K3_W_V_0_load = load i8* %K3_W_V_0_addr, align 1

]]></Node>
<StgValue><ssdm name="K3_W_V_0_load"/></StgValue>
</operation>

<operation id="2219" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2157" bw="25" op_0_bw="8">
<![CDATA[
conv3_w1:160  %sext_ln1192_108 = sext i8 %K3_W_V_0_load to i25

]]></Node>
<StgValue><ssdm name="sext_ln1192_108"/></StgValue>
</operation>

<operation id="2220" st_id="69" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2158" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
conv3_w1:161  %mul_ln1192_110 = mul i25 %sext_ln1192_108, %sext_ln158

]]></Node>
<StgValue><ssdm name="mul_ln1192_110"/></StgValue>
</operation>

<operation id="2221" st_id="69" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2163" bw="8" op_0_bw="12">
<![CDATA[
conv3_w1:166  %K3_W_V_1_load = load i8* %K3_W_V_1_addr, align 1

]]></Node>
<StgValue><ssdm name="K3_W_V_1_load"/></StgValue>
</operation>

<operation id="2222" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2164" bw="25" op_0_bw="8">
<![CDATA[
conv3_w1:167  %sext_ln1192_110 = sext i8 %K3_W_V_1_load to i25

]]></Node>
<StgValue><ssdm name="sext_ln1192_110"/></StgValue>
</operation>

<operation id="2223" st_id="69" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2165" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
conv3_w1:168  %mul_ln1192_111 = mul i25 %sext_ln1192_110, %sext_ln158_1

]]></Node>
<StgValue><ssdm name="mul_ln1192_111"/></StgValue>
</operation>

<operation id="2224" st_id="69" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2170" bw="8" op_0_bw="12">
<![CDATA[
conv3_w1:173  %K3_W_V_2_load = load i8* %K3_W_V_2_addr, align 1

]]></Node>
<StgValue><ssdm name="K3_W_V_2_load"/></StgValue>
</operation>

<operation id="2225" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2171" bw="25" op_0_bw="8">
<![CDATA[
conv3_w1:174  %sext_ln1192_112 = sext i8 %K3_W_V_2_load to i25

]]></Node>
<StgValue><ssdm name="sext_ln1192_112"/></StgValue>
</operation>

<operation id="2226" st_id="69" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2172" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
conv3_w1:175  %mul_ln1192_112 = mul i25 %sext_ln1192_112, %sext_ln158_2

]]></Node>
<StgValue><ssdm name="mul_ln1192_112"/></StgValue>
</operation>

<operation id="2227" st_id="69" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2177" bw="8" op_0_bw="12">
<![CDATA[
conv3_w1:180  %K3_W_V_3_load = load i8* %K3_W_V_3_addr, align 1

]]></Node>
<StgValue><ssdm name="K3_W_V_3_load"/></StgValue>
</operation>

<operation id="2228" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2178" bw="25" op_0_bw="8">
<![CDATA[
conv3_w1:181  %sext_ln1192_114 = sext i8 %K3_W_V_3_load to i25

]]></Node>
<StgValue><ssdm name="sext_ln1192_114"/></StgValue>
</operation>

<operation id="2229" st_id="69" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2179" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
conv3_w1:182  %mul_ln1192_113 = mul i25 %sext_ln1192_114, %sext_ln158_3

]]></Node>
<StgValue><ssdm name="mul_ln1192_113"/></StgValue>
</operation>

<operation id="2230" st_id="69" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2184" bw="8" op_0_bw="12">
<![CDATA[
conv3_w1:187  %K3_W_V_4_load = load i8* %K3_W_V_4_addr, align 1

]]></Node>
<StgValue><ssdm name="K3_W_V_4_load"/></StgValue>
</operation>

<operation id="2231" st_id="69" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2191" bw="8" op_0_bw="12">
<![CDATA[
conv3_w1:194  %K3_W_V_5_load = load i8* %K3_W_V_5_addr, align 1

]]></Node>
<StgValue><ssdm name="K3_W_V_5_load"/></StgValue>
</operation>

<operation id="2232" st_id="69" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2198" bw="8" op_0_bw="12">
<![CDATA[
conv3_w1:201  %K3_W_V_6_load = load i8* %K3_W_V_6_addr, align 1

]]></Node>
<StgValue><ssdm name="K3_W_V_6_load"/></StgValue>
</operation>

<operation id="2233" st_id="69" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2205" bw="8" op_0_bw="12">
<![CDATA[
conv3_w1:208  %K3_W_V_7_load = load i8* %K3_W_V_7_addr, align 1

]]></Node>
<StgValue><ssdm name="K3_W_V_7_load"/></StgValue>
</operation>

<operation id="2234" st_id="69" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2212" bw="8" op_0_bw="12">
<![CDATA[
conv3_w1:215  %K3_W_V_8_load = load i8* %K3_W_V_8_addr, align 1

]]></Node>
<StgValue><ssdm name="K3_W_V_8_load"/></StgValue>
</operation>

<operation id="2235" st_id="69" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2219" bw="8" op_0_bw="12">
<![CDATA[
conv3_w1:222  %K3_W_V_9_load = load i8* %K3_W_V_9_addr, align 1

]]></Node>
<StgValue><ssdm name="K3_W_V_9_load"/></StgValue>
</operation>

<operation id="2236" st_id="69" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2226" bw="8" op_0_bw="12">
<![CDATA[
conv3_w1:229  %K3_W_V_10_load = load i8* %K3_W_V_10_addr, align 1

]]></Node>
<StgValue><ssdm name="K3_W_V_10_load"/></StgValue>
</operation>

<operation id="2237" st_id="69" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2233" bw="8" op_0_bw="12">
<![CDATA[
conv3_w1:236  %K3_W_V_11_load = load i8* %K3_W_V_11_addr, align 1

]]></Node>
<StgValue><ssdm name="K3_W_V_11_load"/></StgValue>
</operation>

<operation id="2238" st_id="69" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2240" bw="8" op_0_bw="12">
<![CDATA[
conv3_w1:243  %K3_W_V_12_load = load i8* %K3_W_V_12_addr, align 1

]]></Node>
<StgValue><ssdm name="K3_W_V_12_load"/></StgValue>
</operation>

<operation id="2239" st_id="69" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2247" bw="8" op_0_bw="12">
<![CDATA[
conv3_w1:250  %K3_W_V_13_load = load i8* %K3_W_V_13_addr, align 1

]]></Node>
<StgValue><ssdm name="K3_W_V_13_load"/></StgValue>
</operation>

<operation id="2240" st_id="69" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2254" bw="8" op_0_bw="12">
<![CDATA[
conv3_w1:257  %K3_W_V_14_load = load i8* %K3_W_V_14_addr, align 1

]]></Node>
<StgValue><ssdm name="K3_W_V_14_load"/></StgValue>
</operation>

<operation id="2241" st_id="69" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2261" bw="8" op_0_bw="12">
<![CDATA[
conv3_w1:264  %K3_W_V_15_load = load i8* %K3_W_V_15_addr, align 1

]]></Node>
<StgValue><ssdm name="K3_W_V_15_load"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="2242" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2052" bw="16" op_0_bw="9">
<![CDATA[
conv3_w1:55  %P2_out_V_load_4 = load i16* %P2_out_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="P2_out_V_load_4"/></StgValue>
</operation>

<operation id="2243" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2053" bw="25" op_0_bw="16">
<![CDATA[
conv3_w1:56  %sext_ln158_4 = sext i16 %P2_out_V_load_4 to i25

]]></Node>
<StgValue><ssdm name="sext_ln158_4"/></StgValue>
</operation>

<operation id="2244" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2057" bw="16" op_0_bw="9">
<![CDATA[
conv3_w1:60  %P2_out_V_load_5 = load i16* %P2_out_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="P2_out_V_load_5"/></StgValue>
</operation>

<operation id="2245" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2058" bw="25" op_0_bw="16">
<![CDATA[
conv3_w1:61  %sext_ln158_5 = sext i16 %P2_out_V_load_5 to i25

]]></Node>
<StgValue><ssdm name="sext_ln158_5"/></StgValue>
</operation>

<operation id="2246" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2059" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
conv3_w1:62  %or_ln158_6 = or i10 %trunc_ln1116_2, 6

]]></Node>
<StgValue><ssdm name="or_ln158_6"/></StgValue>
</operation>

<operation id="2247" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2060" bw="64" op_0_bw="10">
<![CDATA[
conv3_w1:63  %zext_ln158_11 = zext i10 %or_ln158_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln158_11"/></StgValue>
</operation>

<operation id="2248" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2061" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv3_w1:64  %P2_out_V_addr_7 = getelementptr [400 x i16]* @P2_out_V, i64 0, i64 %zext_ln158_11

]]></Node>
<StgValue><ssdm name="P2_out_V_addr_7"/></StgValue>
</operation>

<operation id="2249" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2062" bw="16" op_0_bw="9">
<![CDATA[
conv3_w1:65  %P2_out_V_load_6 = load i16* %P2_out_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="P2_out_V_load_6"/></StgValue>
</operation>

<operation id="2250" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2064" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
conv3_w1:67  %or_ln158_7 = or i10 %trunc_ln1116_2, 7

]]></Node>
<StgValue><ssdm name="or_ln158_7"/></StgValue>
</operation>

<operation id="2251" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2065" bw="64" op_0_bw="10">
<![CDATA[
conv3_w1:68  %zext_ln158_12 = zext i10 %or_ln158_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln158_12"/></StgValue>
</operation>

<operation id="2252" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2066" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv3_w1:69  %P2_out_V_addr_8 = getelementptr [400 x i16]* @P2_out_V, i64 0, i64 %zext_ln158_12

]]></Node>
<StgValue><ssdm name="P2_out_V_addr_8"/></StgValue>
</operation>

<operation id="2253" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2067" bw="16" op_0_bw="9">
<![CDATA[
conv3_w1:70  %P2_out_V_load_7 = load i16* %P2_out_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="P2_out_V_load_7"/></StgValue>
</operation>

<operation id="2254" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2159" bw="26" op_0_bw="25">
<![CDATA[
conv3_w1:162  %sext_ln1192_109 = sext i25 %mul_ln1192_110 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1192_109"/></StgValue>
</operation>

<operation id="2255" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2161" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv3_w1:164  %shl_ln728_125 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %C3_out_V_0_0_load_3, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_125"/></StgValue>
</operation>

<operation id="2256" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2162" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv3_w1:165  %add_ln1192_126 = add i26 %sext_ln1192_109, %shl_ln728_125

]]></Node>
<StgValue><ssdm name="add_ln1192_126"/></StgValue>
</operation>

<operation id="2257" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2166" bw="26" op_0_bw="25">
<![CDATA[
conv3_w1:169  %sext_ln1192_111 = sext i25 %mul_ln1192_111 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1192_111"/></StgValue>
</operation>

<operation id="2258" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2167" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv3_w1:170  %tmp_159 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_126, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>

<operation id="2259" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2168" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv3_w1:171  %shl_ln728_126 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_159, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_126"/></StgValue>
</operation>

<operation id="2260" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2169" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv3_w1:172  %add_ln1192_127 = add i26 %sext_ln1192_111, %shl_ln728_126

]]></Node>
<StgValue><ssdm name="add_ln1192_127"/></StgValue>
</operation>

<operation id="2261" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2173" bw="26" op_0_bw="25">
<![CDATA[
conv3_w1:176  %sext_ln1192_113 = sext i25 %mul_ln1192_112 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1192_113"/></StgValue>
</operation>

<operation id="2262" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2174" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv3_w1:177  %tmp_160 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_127, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="2263" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2175" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv3_w1:178  %shl_ln728_127 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_160, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_127"/></StgValue>
</operation>

<operation id="2264" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2176" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv3_w1:179  %add_ln1192_128 = add i26 %sext_ln1192_113, %shl_ln728_127

]]></Node>
<StgValue><ssdm name="add_ln1192_128"/></StgValue>
</operation>

<operation id="2265" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2180" bw="26" op_0_bw="25">
<![CDATA[
conv3_w1:183  %sext_ln1192_115 = sext i25 %mul_ln1192_113 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1192_115"/></StgValue>
</operation>

<operation id="2266" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2181" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv3_w1:184  %tmp_161 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_128, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_161"/></StgValue>
</operation>

<operation id="2267" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2182" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv3_w1:185  %shl_ln728_128 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_161, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_128"/></StgValue>
</operation>

<operation id="2268" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2183" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv3_w1:186  %add_ln1192_129 = add i26 %sext_ln1192_115, %shl_ln728_128

]]></Node>
<StgValue><ssdm name="add_ln1192_129"/></StgValue>
</operation>

<operation id="2269" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2185" bw="25" op_0_bw="8">
<![CDATA[
conv3_w1:188  %sext_ln1192_116 = sext i8 %K3_W_V_4_load to i25

]]></Node>
<StgValue><ssdm name="sext_ln1192_116"/></StgValue>
</operation>

<operation id="2270" st_id="70" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2186" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
conv3_w1:189  %mul_ln1192_114 = mul i25 %sext_ln1192_116, %sext_ln158_4

]]></Node>
<StgValue><ssdm name="mul_ln1192_114"/></StgValue>
</operation>

<operation id="2271" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2188" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv3_w1:191  %tmp_162 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_129, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_162"/></StgValue>
</operation>

<operation id="2272" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2192" bw="25" op_0_bw="8">
<![CDATA[
conv3_w1:195  %sext_ln1192_118 = sext i8 %K3_W_V_5_load to i25

]]></Node>
<StgValue><ssdm name="sext_ln1192_118"/></StgValue>
</operation>

<operation id="2273" st_id="70" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2193" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
conv3_w1:196  %mul_ln1192_115 = mul i25 %sext_ln1192_118, %sext_ln158_5

]]></Node>
<StgValue><ssdm name="mul_ln1192_115"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="2274" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2062" bw="16" op_0_bw="9">
<![CDATA[
conv3_w1:65  %P2_out_V_load_6 = load i16* %P2_out_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="P2_out_V_load_6"/></StgValue>
</operation>

<operation id="2275" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2063" bw="25" op_0_bw="16">
<![CDATA[
conv3_w1:66  %sext_ln158_6 = sext i16 %P2_out_V_load_6 to i25

]]></Node>
<StgValue><ssdm name="sext_ln158_6"/></StgValue>
</operation>

<operation id="2276" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2067" bw="16" op_0_bw="9">
<![CDATA[
conv3_w1:70  %P2_out_V_load_7 = load i16* %P2_out_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="P2_out_V_load_7"/></StgValue>
</operation>

<operation id="2277" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2068" bw="25" op_0_bw="16">
<![CDATA[
conv3_w1:71  %sext_ln158_7 = sext i16 %P2_out_V_load_7 to i25

]]></Node>
<StgValue><ssdm name="sext_ln158_7"/></StgValue>
</operation>

<operation id="2278" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2069" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
conv3_w1:72  %or_ln158_8 = or i10 %trunc_ln1116_2, 8

]]></Node>
<StgValue><ssdm name="or_ln158_8"/></StgValue>
</operation>

<operation id="2279" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2070" bw="64" op_0_bw="10">
<![CDATA[
conv3_w1:73  %zext_ln158_13 = zext i10 %or_ln158_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln158_13"/></StgValue>
</operation>

<operation id="2280" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2071" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv3_w1:74  %P2_out_V_addr_9 = getelementptr [400 x i16]* @P2_out_V, i64 0, i64 %zext_ln158_13

]]></Node>
<StgValue><ssdm name="P2_out_V_addr_9"/></StgValue>
</operation>

<operation id="2281" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2072" bw="16" op_0_bw="9">
<![CDATA[
conv3_w1:75  %P2_out_V_load_8 = load i16* %P2_out_V_addr_9, align 2

]]></Node>
<StgValue><ssdm name="P2_out_V_load_8"/></StgValue>
</operation>

<operation id="2282" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2074" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
conv3_w1:77  %or_ln158_9 = or i10 %trunc_ln1116_2, 9

]]></Node>
<StgValue><ssdm name="or_ln158_9"/></StgValue>
</operation>

<operation id="2283" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2075" bw="64" op_0_bw="10">
<![CDATA[
conv3_w1:78  %zext_ln158_14 = zext i10 %or_ln158_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln158_14"/></StgValue>
</operation>

<operation id="2284" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2076" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv3_w1:79  %P2_out_V_addr_10 = getelementptr [400 x i16]* @P2_out_V, i64 0, i64 %zext_ln158_14

]]></Node>
<StgValue><ssdm name="P2_out_V_addr_10"/></StgValue>
</operation>

<operation id="2285" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2077" bw="16" op_0_bw="9">
<![CDATA[
conv3_w1:80  %P2_out_V_load_9 = load i16* %P2_out_V_addr_10, align 2

]]></Node>
<StgValue><ssdm name="P2_out_V_load_9"/></StgValue>
</operation>

<operation id="2286" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2187" bw="26" op_0_bw="25">
<![CDATA[
conv3_w1:190  %sext_ln1192_117 = sext i25 %mul_ln1192_114 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1192_117"/></StgValue>
</operation>

<operation id="2287" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2189" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv3_w1:192  %shl_ln728_129 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_162, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_129"/></StgValue>
</operation>

<operation id="2288" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2190" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv3_w1:193  %add_ln1192_130 = add i26 %sext_ln1192_117, %shl_ln728_129

]]></Node>
<StgValue><ssdm name="add_ln1192_130"/></StgValue>
</operation>

<operation id="2289" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2194" bw="26" op_0_bw="25">
<![CDATA[
conv3_w1:197  %sext_ln1192_119 = sext i25 %mul_ln1192_115 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1192_119"/></StgValue>
</operation>

<operation id="2290" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2195" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv3_w1:198  %tmp_163 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_130, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_163"/></StgValue>
</operation>

<operation id="2291" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2196" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv3_w1:199  %shl_ln728_130 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_163, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_130"/></StgValue>
</operation>

<operation id="2292" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2197" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv3_w1:200  %add_ln1192_131 = add i26 %sext_ln1192_119, %shl_ln728_130

]]></Node>
<StgValue><ssdm name="add_ln1192_131"/></StgValue>
</operation>

<operation id="2293" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2199" bw="25" op_0_bw="8">
<![CDATA[
conv3_w1:202  %sext_ln1192_120 = sext i8 %K3_W_V_6_load to i25

]]></Node>
<StgValue><ssdm name="sext_ln1192_120"/></StgValue>
</operation>

<operation id="2294" st_id="71" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2200" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
conv3_w1:203  %mul_ln1192_116 = mul i25 %sext_ln1192_120, %sext_ln158_6

]]></Node>
<StgValue><ssdm name="mul_ln1192_116"/></StgValue>
</operation>

<operation id="2295" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2202" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv3_w1:205  %tmp_164 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_131, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_164"/></StgValue>
</operation>

<operation id="2296" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2206" bw="25" op_0_bw="8">
<![CDATA[
conv3_w1:209  %sext_ln1192_122 = sext i8 %K3_W_V_7_load to i25

]]></Node>
<StgValue><ssdm name="sext_ln1192_122"/></StgValue>
</operation>

<operation id="2297" st_id="71" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2207" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
conv3_w1:210  %mul_ln1192_117 = mul i25 %sext_ln1192_122, %sext_ln158_7

]]></Node>
<StgValue><ssdm name="mul_ln1192_117"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="2298" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2072" bw="16" op_0_bw="9">
<![CDATA[
conv3_w1:75  %P2_out_V_load_8 = load i16* %P2_out_V_addr_9, align 2

]]></Node>
<StgValue><ssdm name="P2_out_V_load_8"/></StgValue>
</operation>

<operation id="2299" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2073" bw="25" op_0_bw="16">
<![CDATA[
conv3_w1:76  %sext_ln158_8 = sext i16 %P2_out_V_load_8 to i25

]]></Node>
<StgValue><ssdm name="sext_ln158_8"/></StgValue>
</operation>

<operation id="2300" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2077" bw="16" op_0_bw="9">
<![CDATA[
conv3_w1:80  %P2_out_V_load_9 = load i16* %P2_out_V_addr_10, align 2

]]></Node>
<StgValue><ssdm name="P2_out_V_load_9"/></StgValue>
</operation>

<operation id="2301" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2078" bw="25" op_0_bw="16">
<![CDATA[
conv3_w1:81  %sext_ln158_9 = sext i16 %P2_out_V_load_9 to i25

]]></Node>
<StgValue><ssdm name="sext_ln158_9"/></StgValue>
</operation>

<operation id="2302" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2079" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
conv3_w1:82  %or_ln158_10 = or i10 %trunc_ln1116_2, 10

]]></Node>
<StgValue><ssdm name="or_ln158_10"/></StgValue>
</operation>

<operation id="2303" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2080" bw="64" op_0_bw="10">
<![CDATA[
conv3_w1:83  %zext_ln158_15 = zext i10 %or_ln158_10 to i64

]]></Node>
<StgValue><ssdm name="zext_ln158_15"/></StgValue>
</operation>

<operation id="2304" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2081" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv3_w1:84  %P2_out_V_addr_11 = getelementptr [400 x i16]* @P2_out_V, i64 0, i64 %zext_ln158_15

]]></Node>
<StgValue><ssdm name="P2_out_V_addr_11"/></StgValue>
</operation>

<operation id="2305" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2082" bw="16" op_0_bw="9">
<![CDATA[
conv3_w1:85  %P2_out_V_load_10 = load i16* %P2_out_V_addr_11, align 2

]]></Node>
<StgValue><ssdm name="P2_out_V_load_10"/></StgValue>
</operation>

<operation id="2306" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2084" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
conv3_w1:87  %or_ln158_11 = or i10 %trunc_ln1116_2, 11

]]></Node>
<StgValue><ssdm name="or_ln158_11"/></StgValue>
</operation>

<operation id="2307" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2085" bw="64" op_0_bw="10">
<![CDATA[
conv3_w1:88  %zext_ln158_16 = zext i10 %or_ln158_11 to i64

]]></Node>
<StgValue><ssdm name="zext_ln158_16"/></StgValue>
</operation>

<operation id="2308" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2086" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv3_w1:89  %P2_out_V_addr_12 = getelementptr [400 x i16]* @P2_out_V, i64 0, i64 %zext_ln158_16

]]></Node>
<StgValue><ssdm name="P2_out_V_addr_12"/></StgValue>
</operation>

<operation id="2309" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2087" bw="16" op_0_bw="9">
<![CDATA[
conv3_w1:90  %P2_out_V_load_11 = load i16* %P2_out_V_addr_12, align 2

]]></Node>
<StgValue><ssdm name="P2_out_V_load_11"/></StgValue>
</operation>

<operation id="2310" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2201" bw="26" op_0_bw="25">
<![CDATA[
conv3_w1:204  %sext_ln1192_121 = sext i25 %mul_ln1192_116 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1192_121"/></StgValue>
</operation>

<operation id="2311" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2203" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv3_w1:206  %shl_ln728_131 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_164, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_131"/></StgValue>
</operation>

<operation id="2312" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2204" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv3_w1:207  %add_ln1192_132 = add i26 %sext_ln1192_121, %shl_ln728_131

]]></Node>
<StgValue><ssdm name="add_ln1192_132"/></StgValue>
</operation>

<operation id="2313" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2208" bw="26" op_0_bw="25">
<![CDATA[
conv3_w1:211  %sext_ln1192_123 = sext i25 %mul_ln1192_117 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1192_123"/></StgValue>
</operation>

<operation id="2314" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2209" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv3_w1:212  %tmp_165 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_132, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_165"/></StgValue>
</operation>

<operation id="2315" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2210" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv3_w1:213  %shl_ln728_132 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_165, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_132"/></StgValue>
</operation>

<operation id="2316" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2211" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv3_w1:214  %add_ln1192_133 = add i26 %sext_ln1192_123, %shl_ln728_132

]]></Node>
<StgValue><ssdm name="add_ln1192_133"/></StgValue>
</operation>

<operation id="2317" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2213" bw="25" op_0_bw="8">
<![CDATA[
conv3_w1:216  %sext_ln1192_124 = sext i8 %K3_W_V_8_load to i25

]]></Node>
<StgValue><ssdm name="sext_ln1192_124"/></StgValue>
</operation>

<operation id="2318" st_id="72" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2214" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
conv3_w1:217  %mul_ln1192_118 = mul i25 %sext_ln1192_124, %sext_ln158_8

]]></Node>
<StgValue><ssdm name="mul_ln1192_118"/></StgValue>
</operation>

<operation id="2319" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2216" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv3_w1:219  %tmp_166 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_133, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_166"/></StgValue>
</operation>

<operation id="2320" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2220" bw="25" op_0_bw="8">
<![CDATA[
conv3_w1:223  %sext_ln1192_126 = sext i8 %K3_W_V_9_load to i25

]]></Node>
<StgValue><ssdm name="sext_ln1192_126"/></StgValue>
</operation>

<operation id="2321" st_id="72" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2221" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
conv3_w1:224  %mul_ln1192_119 = mul i25 %sext_ln1192_126, %sext_ln158_9

]]></Node>
<StgValue><ssdm name="mul_ln1192_119"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="2322" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2082" bw="16" op_0_bw="9">
<![CDATA[
conv3_w1:85  %P2_out_V_load_10 = load i16* %P2_out_V_addr_11, align 2

]]></Node>
<StgValue><ssdm name="P2_out_V_load_10"/></StgValue>
</operation>

<operation id="2323" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2083" bw="25" op_0_bw="16">
<![CDATA[
conv3_w1:86  %sext_ln158_10 = sext i16 %P2_out_V_load_10 to i25

]]></Node>
<StgValue><ssdm name="sext_ln158_10"/></StgValue>
</operation>

<operation id="2324" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2087" bw="16" op_0_bw="9">
<![CDATA[
conv3_w1:90  %P2_out_V_load_11 = load i16* %P2_out_V_addr_12, align 2

]]></Node>
<StgValue><ssdm name="P2_out_V_load_11"/></StgValue>
</operation>

<operation id="2325" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2088" bw="25" op_0_bw="16">
<![CDATA[
conv3_w1:91  %sext_ln158_11 = sext i16 %P2_out_V_load_11 to i25

]]></Node>
<StgValue><ssdm name="sext_ln158_11"/></StgValue>
</operation>

<operation id="2326" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2089" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
conv3_w1:92  %or_ln158_12 = or i10 %trunc_ln1116_2, 12

]]></Node>
<StgValue><ssdm name="or_ln158_12"/></StgValue>
</operation>

<operation id="2327" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2090" bw="64" op_0_bw="10">
<![CDATA[
conv3_w1:93  %zext_ln158_17 = zext i10 %or_ln158_12 to i64

]]></Node>
<StgValue><ssdm name="zext_ln158_17"/></StgValue>
</operation>

<operation id="2328" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2091" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv3_w1:94  %P2_out_V_addr_13 = getelementptr [400 x i16]* @P2_out_V, i64 0, i64 %zext_ln158_17

]]></Node>
<StgValue><ssdm name="P2_out_V_addr_13"/></StgValue>
</operation>

<operation id="2329" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2092" bw="16" op_0_bw="9">
<![CDATA[
conv3_w1:95  %P2_out_V_load_12 = load i16* %P2_out_V_addr_13, align 2

]]></Node>
<StgValue><ssdm name="P2_out_V_load_12"/></StgValue>
</operation>

<operation id="2330" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2094" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
conv3_w1:97  %or_ln158_13 = or i10 %trunc_ln1116_2, 13

]]></Node>
<StgValue><ssdm name="or_ln158_13"/></StgValue>
</operation>

<operation id="2331" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2095" bw="64" op_0_bw="10">
<![CDATA[
conv3_w1:98  %zext_ln158_18 = zext i10 %or_ln158_13 to i64

]]></Node>
<StgValue><ssdm name="zext_ln158_18"/></StgValue>
</operation>

<operation id="2332" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2096" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv3_w1:99  %P2_out_V_addr_14 = getelementptr [400 x i16]* @P2_out_V, i64 0, i64 %zext_ln158_18

]]></Node>
<StgValue><ssdm name="P2_out_V_addr_14"/></StgValue>
</operation>

<operation id="2333" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2097" bw="16" op_0_bw="9">
<![CDATA[
conv3_w1:100  %P2_out_V_load_13 = load i16* %P2_out_V_addr_14, align 2

]]></Node>
<StgValue><ssdm name="P2_out_V_load_13"/></StgValue>
</operation>

<operation id="2334" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2215" bw="26" op_0_bw="25">
<![CDATA[
conv3_w1:218  %sext_ln1192_125 = sext i25 %mul_ln1192_118 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1192_125"/></StgValue>
</operation>

<operation id="2335" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2217" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv3_w1:220  %shl_ln728_133 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_166, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_133"/></StgValue>
</operation>

<operation id="2336" st_id="73" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2218" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv3_w1:221  %add_ln1192_134 = add i26 %sext_ln1192_125, %shl_ln728_133

]]></Node>
<StgValue><ssdm name="add_ln1192_134"/></StgValue>
</operation>

<operation id="2337" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2222" bw="26" op_0_bw="25">
<![CDATA[
conv3_w1:225  %sext_ln1192_127 = sext i25 %mul_ln1192_119 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1192_127"/></StgValue>
</operation>

<operation id="2338" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2223" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv3_w1:226  %tmp_167 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_134, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_167"/></StgValue>
</operation>

<operation id="2339" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2224" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv3_w1:227  %shl_ln728_134 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_167, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_134"/></StgValue>
</operation>

<operation id="2340" st_id="73" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2225" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv3_w1:228  %add_ln1192_135 = add i26 %sext_ln1192_127, %shl_ln728_134

]]></Node>
<StgValue><ssdm name="add_ln1192_135"/></StgValue>
</operation>

<operation id="2341" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2227" bw="25" op_0_bw="8">
<![CDATA[
conv3_w1:230  %sext_ln1192_128 = sext i8 %K3_W_V_10_load to i25

]]></Node>
<StgValue><ssdm name="sext_ln1192_128"/></StgValue>
</operation>

<operation id="2342" st_id="73" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2228" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
conv3_w1:231  %mul_ln1192_120 = mul i25 %sext_ln1192_128, %sext_ln158_10

]]></Node>
<StgValue><ssdm name="mul_ln1192_120"/></StgValue>
</operation>

<operation id="2343" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2230" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv3_w1:233  %tmp_168 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_135, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>

<operation id="2344" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2234" bw="25" op_0_bw="8">
<![CDATA[
conv3_w1:237  %sext_ln1192_130 = sext i8 %K3_W_V_11_load to i25

]]></Node>
<StgValue><ssdm name="sext_ln1192_130"/></StgValue>
</operation>

<operation id="2345" st_id="73" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2235" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
conv3_w1:238  %mul_ln1192_121 = mul i25 %sext_ln1192_130, %sext_ln158_11

]]></Node>
<StgValue><ssdm name="mul_ln1192_121"/></StgValue>
</operation>

<operation id="2346" st_id="73" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2271" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
conv3_w1:274  %add_ln154 = add i4 1, %select_ln152

]]></Node>
<StgValue><ssdm name="add_ln154"/></StgValue>
</operation>

<operation id="2347" st_id="73" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2273" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
conv3_w1:276  %select_ln152_3 = select i1 %or_ln158, i8 1, i8 %add_ln152_1

]]></Node>
<StgValue><ssdm name="select_ln152_3"/></StgValue>
</operation>

<operation id="2348" st_id="73" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2275" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
conv3_w1:278  %select_ln150 = select i1 %icmp_ln150, i10 1, i10 %add_ln150_1

]]></Node>
<StgValue><ssdm name="select_ln150"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="2349" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2092" bw="16" op_0_bw="9">
<![CDATA[
conv3_w1:95  %P2_out_V_load_12 = load i16* %P2_out_V_addr_13, align 2

]]></Node>
<StgValue><ssdm name="P2_out_V_load_12"/></StgValue>
</operation>

<operation id="2350" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2093" bw="25" op_0_bw="16">
<![CDATA[
conv3_w1:96  %sext_ln158_12 = sext i16 %P2_out_V_load_12 to i25

]]></Node>
<StgValue><ssdm name="sext_ln158_12"/></StgValue>
</operation>

<operation id="2351" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2097" bw="16" op_0_bw="9">
<![CDATA[
conv3_w1:100  %P2_out_V_load_13 = load i16* %P2_out_V_addr_14, align 2

]]></Node>
<StgValue><ssdm name="P2_out_V_load_13"/></StgValue>
</operation>

<operation id="2352" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2098" bw="25" op_0_bw="16">
<![CDATA[
conv3_w1:101  %sext_ln158_13 = sext i16 %P2_out_V_load_13 to i25

]]></Node>
<StgValue><ssdm name="sext_ln158_13"/></StgValue>
</operation>

<operation id="2353" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2099" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
conv3_w1:102  %or_ln158_14 = or i10 %trunc_ln1116_2, 14

]]></Node>
<StgValue><ssdm name="or_ln158_14"/></StgValue>
</operation>

<operation id="2354" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2100" bw="64" op_0_bw="10">
<![CDATA[
conv3_w1:103  %zext_ln158_19 = zext i10 %or_ln158_14 to i64

]]></Node>
<StgValue><ssdm name="zext_ln158_19"/></StgValue>
</operation>

<operation id="2355" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2101" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv3_w1:104  %P2_out_V_addr_15 = getelementptr [400 x i16]* @P2_out_V, i64 0, i64 %zext_ln158_19

]]></Node>
<StgValue><ssdm name="P2_out_V_addr_15"/></StgValue>
</operation>

<operation id="2356" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2102" bw="16" op_0_bw="9">
<![CDATA[
conv3_w1:105  %P2_out_V_load_14 = load i16* %P2_out_V_addr_15, align 2

]]></Node>
<StgValue><ssdm name="P2_out_V_load_14"/></StgValue>
</operation>

<operation id="2357" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2104" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
conv3_w1:107  %or_ln158_15 = or i10 %trunc_ln1116_2, 15

]]></Node>
<StgValue><ssdm name="or_ln158_15"/></StgValue>
</operation>

<operation id="2358" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2105" bw="64" op_0_bw="10">
<![CDATA[
conv3_w1:108  %zext_ln158_20 = zext i10 %or_ln158_15 to i64

]]></Node>
<StgValue><ssdm name="zext_ln158_20"/></StgValue>
</operation>

<operation id="2359" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2106" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
conv3_w1:109  %P2_out_V_addr_16 = getelementptr [400 x i16]* @P2_out_V, i64 0, i64 %zext_ln158_20

]]></Node>
<StgValue><ssdm name="P2_out_V_addr_16"/></StgValue>
</operation>

<operation id="2360" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2107" bw="16" op_0_bw="9">
<![CDATA[
conv3_w1:110  %P2_out_V_load_15 = load i16* %P2_out_V_addr_16, align 2

]]></Node>
<StgValue><ssdm name="P2_out_V_load_15"/></StgValue>
</operation>

<operation id="2361" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2229" bw="26" op_0_bw="25">
<![CDATA[
conv3_w1:232  %sext_ln1192_129 = sext i25 %mul_ln1192_120 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1192_129"/></StgValue>
</operation>

<operation id="2362" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2231" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv3_w1:234  %shl_ln728_135 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_168, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_135"/></StgValue>
</operation>

<operation id="2363" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2232" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv3_w1:235  %add_ln1192_136 = add i26 %sext_ln1192_129, %shl_ln728_135

]]></Node>
<StgValue><ssdm name="add_ln1192_136"/></StgValue>
</operation>

<operation id="2364" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2236" bw="26" op_0_bw="25">
<![CDATA[
conv3_w1:239  %sext_ln1192_131 = sext i25 %mul_ln1192_121 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1192_131"/></StgValue>
</operation>

<operation id="2365" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2237" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv3_w1:240  %tmp_169 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_136, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_169"/></StgValue>
</operation>

<operation id="2366" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2238" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv3_w1:241  %shl_ln728_136 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_169, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_136"/></StgValue>
</operation>

<operation id="2367" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2239" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv3_w1:242  %add_ln1192_137 = add i26 %sext_ln1192_131, %shl_ln728_136

]]></Node>
<StgValue><ssdm name="add_ln1192_137"/></StgValue>
</operation>

<operation id="2368" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2241" bw="25" op_0_bw="8">
<![CDATA[
conv3_w1:244  %sext_ln1192_132 = sext i8 %K3_W_V_12_load to i25

]]></Node>
<StgValue><ssdm name="sext_ln1192_132"/></StgValue>
</operation>

<operation id="2369" st_id="74" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2242" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
conv3_w1:245  %mul_ln1192_122 = mul i25 %sext_ln1192_132, %sext_ln158_12

]]></Node>
<StgValue><ssdm name="mul_ln1192_122"/></StgValue>
</operation>

<operation id="2370" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2244" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv3_w1:247  %tmp_170 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_137, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>

<operation id="2371" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2248" bw="25" op_0_bw="8">
<![CDATA[
conv3_w1:251  %sext_ln1192_134 = sext i8 %K3_W_V_13_load to i25

]]></Node>
<StgValue><ssdm name="sext_ln1192_134"/></StgValue>
</operation>

<operation id="2372" st_id="74" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2249" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
conv3_w1:252  %mul_ln1192_123 = mul i25 %sext_ln1192_134, %sext_ln158_13

]]></Node>
<StgValue><ssdm name="mul_ln1192_123"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="2373" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2102" bw="16" op_0_bw="9">
<![CDATA[
conv3_w1:105  %P2_out_V_load_14 = load i16* %P2_out_V_addr_15, align 2

]]></Node>
<StgValue><ssdm name="P2_out_V_load_14"/></StgValue>
</operation>

<operation id="2374" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2103" bw="25" op_0_bw="16">
<![CDATA[
conv3_w1:106  %sext_ln158_14 = sext i16 %P2_out_V_load_14 to i25

]]></Node>
<StgValue><ssdm name="sext_ln158_14"/></StgValue>
</operation>

<operation id="2375" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2107" bw="16" op_0_bw="9">
<![CDATA[
conv3_w1:110  %P2_out_V_load_15 = load i16* %P2_out_V_addr_16, align 2

]]></Node>
<StgValue><ssdm name="P2_out_V_load_15"/></StgValue>
</operation>

<operation id="2376" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2108" bw="25" op_0_bw="16">
<![CDATA[
conv3_w1:111  %sext_ln158_15 = sext i16 %P2_out_V_load_15 to i25

]]></Node>
<StgValue><ssdm name="sext_ln158_15"/></StgValue>
</operation>

<operation id="2377" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2243" bw="26" op_0_bw="25">
<![CDATA[
conv3_w1:246  %sext_ln1192_133 = sext i25 %mul_ln1192_122 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1192_133"/></StgValue>
</operation>

<operation id="2378" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2245" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv3_w1:248  %shl_ln728_137 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_170, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_137"/></StgValue>
</operation>

<operation id="2379" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2246" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv3_w1:249  %add_ln1192_138 = add i26 %sext_ln1192_133, %shl_ln728_137

]]></Node>
<StgValue><ssdm name="add_ln1192_138"/></StgValue>
</operation>

<operation id="2380" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2250" bw="26" op_0_bw="25">
<![CDATA[
conv3_w1:253  %sext_ln1192_135 = sext i25 %mul_ln1192_123 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1192_135"/></StgValue>
</operation>

<operation id="2381" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2251" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv3_w1:254  %tmp_171 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_138, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_171"/></StgValue>
</operation>

<operation id="2382" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2252" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv3_w1:255  %shl_ln728_138 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_171, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_138"/></StgValue>
</operation>

<operation id="2383" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2253" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv3_w1:256  %add_ln1192_139 = add i26 %sext_ln1192_135, %shl_ln728_138

]]></Node>
<StgValue><ssdm name="add_ln1192_139"/></StgValue>
</operation>

<operation id="2384" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2255" bw="25" op_0_bw="8">
<![CDATA[
conv3_w1:258  %sext_ln1192_136 = sext i8 %K3_W_V_14_load to i25

]]></Node>
<StgValue><ssdm name="sext_ln1192_136"/></StgValue>
</operation>

<operation id="2385" st_id="75" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2256" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
conv3_w1:259  %mul_ln1192_124 = mul i25 %sext_ln1192_136, %sext_ln158_14

]]></Node>
<StgValue><ssdm name="mul_ln1192_124"/></StgValue>
</operation>

<operation id="2386" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2258" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv3_w1:261  %tmp_172 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_139, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_172"/></StgValue>
</operation>

<operation id="2387" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2262" bw="25" op_0_bw="8">
<![CDATA[
conv3_w1:265  %sext_ln1192_138 = sext i8 %K3_W_V_15_load to i25

]]></Node>
<StgValue><ssdm name="sext_ln1192_138"/></StgValue>
</operation>

<operation id="2388" st_id="75" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2263" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
conv3_w1:266  %mul_ln1192_125 = mul i25 %sext_ln1192_138, %sext_ln158_15

]]></Node>
<StgValue><ssdm name="mul_ln1192_125"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="2389" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1998" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
conv3_w1:1  call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @L_conv3_w_conv3_w1_s)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="2390" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1999" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
conv3_w1:2  %empty_41 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3000, i64 3000, i64 3000) nounwind

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="2391" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2021" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
conv3_w1:24  call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @L_conv3_w_conv3_w1_s)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="2392" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2115" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
conv3_w1:118  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @conv3_w_conv3_w1_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="2393" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2123" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
conv3_w1:126  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str15) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln155"/></StgValue>
</operation>

<operation id="2394" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2124" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
conv3_w1:127  %tmp_12 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str15) nounwind

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="2395" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2125" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
conv3_w1:128  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln156"/></StgValue>
</operation>

<operation id="2396" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2257" bw="26" op_0_bw="25">
<![CDATA[
conv3_w1:260  %sext_ln1192_137 = sext i25 %mul_ln1192_124 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1192_137"/></StgValue>
</operation>

<operation id="2397" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2259" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv3_w1:262  %shl_ln728_139 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_172, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_139"/></StgValue>
</operation>

<operation id="2398" st_id="76" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2260" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv3_w1:263  %add_ln1192_140 = add i26 %sext_ln1192_137, %shl_ln728_139

]]></Node>
<StgValue><ssdm name="add_ln1192_140"/></StgValue>
</operation>

<operation id="2399" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2264" bw="26" op_0_bw="25">
<![CDATA[
conv3_w1:267  %sext_ln1192_139 = sext i25 %mul_ln1192_125 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1192_139"/></StgValue>
</operation>

<operation id="2400" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2265" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv3_w1:268  %tmp_173 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_140, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_173"/></StgValue>
</operation>

<operation id="2401" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2266" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
conv3_w1:269  %shl_ln728_140 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_173, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_140"/></StgValue>
</operation>

<operation id="2402" st_id="76" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2267" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
conv3_w1:270  %add_ln1192_141 = add i26 %sext_ln1192_139, %shl_ln728_140

]]></Node>
<StgValue><ssdm name="add_ln1192_141"/></StgValue>
</operation>

<operation id="2403" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2268" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
conv3_w1:271  %trunc_ln708_24 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_141, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_24"/></StgValue>
</operation>

<operation id="2404" st_id="76" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2269" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
conv3_w1:272  store i16 %trunc_ln708_24, i16* %C3_out_V_0_0_addr_3, align 2

]]></Node>
<StgValue><ssdm name="store_ln158"/></StgValue>
</operation>

<operation id="2405" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2270" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
conv3_w1:273  %empty_42 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str15, i32 %tmp_12) nounwind

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="2406" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2276" bw="0" op_0_bw="0">
<![CDATA[
conv3_w1:279  br label %.preheader210.i2639.0.0.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="2407" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2278" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
conv3_b_begin:0  %tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str17) nounwind

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="2408" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2279" bw="0" op_0_bw="0">
<![CDATA[
conv3_b_begin:1  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln171"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="2409" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2281" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.loopexit:0  %set3_0_i2664_0_0 = phi i4 [ 0, %conv3_b_begin ], [ %add_ln171, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="set3_0_i2664_0_0"/></StgValue>
</operation>

<operation id="2410" st_id="78" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2282" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.loopexit:1  %icmp_ln171 = icmp eq i4 %set3_0_i2664_0_0, -1

]]></Node>
<StgValue><ssdm name="icmp_ln171"/></StgValue>
</operation>

<operation id="2411" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2283" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:2  %empty_44 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 15, i64 15, i64 15) nounwind

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="2412" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2284" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.loopexit:3  %add_ln171 = add i4 %set3_0_i2664_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln171"/></StgValue>
</operation>

<operation id="2413" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2285" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:4  br i1 %icmp_ln171, label %conv3_b_end, label %.preheader.preheader.i2665.0.0

]]></Node>
<StgValue><ssdm name="br_ln171"/></StgValue>
</operation>

<operation id="2414" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2287" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
.preheader.preheader.i2665.0.0:0  %shl_ln5 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %set3_0_i2664_0_0, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln5"/></StgValue>
</operation>

<operation id="2415" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2288" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.i2665.0.0:1  br label %.preheader.i2667.0.0

]]></Node>
<StgValue><ssdm name="br_ln173"/></StgValue>
</operation>

<operation id="2416" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2319" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
conv3_b_end:0  %empty_43 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str17, i32 %tmp_7) nounwind

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="2417" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2320" bw="0" op_0_bw="0">
<![CDATA[
conv3_b_end:1  br label %conv3.exit

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="2418" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2290" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader.i2667.0.0:0  %k4_0_i2666_0_0 = phi i4 [ %add_ln173, %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEpLILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit._crit_edge.i2672.0.0 ], [ 0, %.preheader.preheader.i2665.0.0 ]

]]></Node>
<StgValue><ssdm name="k4_0_i2666_0_0"/></StgValue>
</operation>

<operation id="2419" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2291" bw="7" op_0_bw="4">
<![CDATA[
.preheader.i2667.0.0:1  %zext_ln173 = zext i4 %k4_0_i2666_0_0 to i7

]]></Node>
<StgValue><ssdm name="zext_ln173"/></StgValue>
</operation>

<operation id="2420" st_id="79" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2292" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.i2667.0.0:2  %icmp_ln173 = icmp eq i4 %k4_0_i2666_0_0, -8

]]></Node>
<StgValue><ssdm name="icmp_ln173"/></StgValue>
</operation>

<operation id="2421" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2293" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i2667.0.0:3  %empty_45 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="2422" st_id="79" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2294" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.i2667.0.0:4  %add_ln173 = add i4 %k4_0_i2666_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln173"/></StgValue>
</operation>

<operation id="2423" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2295" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i2667.0.0:5  br i1 %icmp_ln173, label %.loopexit.loopexit, label %_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i2669.0.0

]]></Node>
<StgValue><ssdm name="br_ln173"/></StgValue>
</operation>

<operation id="2424" st_id="79" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2297" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i2669.0.0:0  %add_ln175 = add i7 %shl_ln5, %zext_ln173

]]></Node>
<StgValue><ssdm name="add_ln175"/></StgValue>
</operation>

<operation id="2425" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2298" bw="64" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i2669.0.0:1  %zext_ln175 = zext i7 %add_ln175 to i64

]]></Node>
<StgValue><ssdm name="zext_ln175"/></StgValue>
</operation>

<operation id="2426" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2299" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i2669.0.0:2  %C3_out_V_0_0_addr_1 = getelementptr [120 x i16]* @C3_out_V_0_0, i64 0, i64 %zext_ln175

]]></Node>
<StgValue><ssdm name="C3_out_V_0_0_addr_1"/></StgValue>
</operation>

<operation id="2427" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2300" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i2669.0.0:3  %C3_out_V_0_0_load_1 = load i16* %C3_out_V_0_0_addr_1, align 2

]]></Node>
<StgValue><ssdm name="C3_out_V_0_0_load_1"/></StgValue>
</operation>

<operation id="2428" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2301" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i2669.0.0:4  %K3_B_V_addr = getelementptr [120 x i8]* @K3_B_V, i64 0, i64 %zext_ln175

]]></Node>
<StgValue><ssdm name="K3_B_V_addr"/></StgValue>
</operation>

<operation id="2429" st_id="79" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2302" bw="8" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i2669.0.0:5  %K3_B_V_load = load i8* %K3_B_V_addr, align 1

]]></Node>
<StgValue><ssdm name="K3_B_V_load"/></StgValue>
</operation>

<operation id="2430" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2317" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="2431" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2300" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i2669.0.0:3  %C3_out_V_0_0_load_1 = load i16* %C3_out_V_0_0_addr_1, align 2

]]></Node>
<StgValue><ssdm name="C3_out_V_0_0_load_1"/></StgValue>
</operation>

<operation id="2432" st_id="80" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2302" bw="8" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i2669.0.0:5  %K3_B_V_load = load i8* %K3_B_V_addr, align 1

]]></Node>
<StgValue><ssdm name="K3_B_V_load"/></StgValue>
</operation>

<operation id="2433" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2303" bw="16" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i2669.0.0:6  %sext_ln1265 = sext i8 %K3_B_V_load to i16

]]></Node>
<StgValue><ssdm name="sext_ln1265"/></StgValue>
</operation>

<operation id="2434" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2304" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i2669.0.0:7  %add_ln703_13 = add i16 %C3_out_V_0_0_load_1, %sext_ln1265

]]></Node>
<StgValue><ssdm name="add_ln703_13"/></StgValue>
</operation>

<operation id="2435" st_id="80" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2305" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i2669.0.0:8  store i16 %add_ln703_13, i16* %C3_out_V_0_0_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln175"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="2436" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2306" bw="64" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i2669.0.0:9  %zext_ln176 = zext i4 %k4_0_i2666_0_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln176"/></StgValue>
</operation>

<operation id="2437" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2307" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i2669.0.0:10  %C3_out_V_0_0_addr_2 = getelementptr [120 x i16]* @C3_out_V_0_0, i64 0, i64 %zext_ln176

]]></Node>
<StgValue><ssdm name="C3_out_V_0_0_addr_2"/></StgValue>
</operation>

<operation id="2438" st_id="81" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2308" bw="16" op_0_bw="7" op_1_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i2669.0.0:11  %C3_out_V_0_0_load_2 = load i16* %C3_out_V_0_0_addr_2, align 2

]]></Node>
<StgValue><ssdm name="C3_out_V_0_0_load_2"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="2439" st_id="82" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2308" bw="16" op_0_bw="7" op_1_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i2669.0.0:11  %C3_out_V_0_0_load_2 = load i16* %C3_out_V_0_0_addr_2, align 2

]]></Node>
<StgValue><ssdm name="C3_out_V_0_0_load_2"/></StgValue>
</operation>

<operation id="2440" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2309" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i2669.0.0:12  %tmp_175 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %C3_out_V_0_0_load_2, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_175"/></StgValue>
</operation>

<operation id="2441" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2310" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i2669.0.0:13  br i1 %tmp_175, label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i2671.0.0, label %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEpLILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit._crit_edge.i2672.0.0

]]></Node>
<StgValue><ssdm name="br_ln176"/></StgValue>
</operation>

<operation id="2442" st_id="82" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2312" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16" op_3_bw="0" op_4_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i2671.0.0:0  store i16 0, i16* %C3_out_V_0_0_addr_2, align 2

]]></Node>
<StgValue><ssdm name="store_ln178"/></StgValue>
</operation>

<operation id="2443" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2313" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i2671.0.0:1  br label %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEpLILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit._crit_edge.i2672.0.0

]]></Node>
<StgValue><ssdm name="br_ln179"/></StgValue>
</operation>

<operation id="2444" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2315" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEpLILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit._crit_edge.i2672.0.0:0  br label %.preheader.i2667.0.0

]]></Node>
<StgValue><ssdm name="br_ln173"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="2445" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2322" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
conv3.exit:0  %m_0_i = phi i7 [ %m_6, %2 ], [ 0, %conv3_b_end ]

]]></Node>
<StgValue><ssdm name="m_0_i"/></StgValue>
</operation>

<operation id="2446" st_id="83" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2323" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
conv3.exit:1  %icmp_ln189 = icmp eq i7 %m_0_i, -8

]]></Node>
<StgValue><ssdm name="icmp_ln189"/></StgValue>
</operation>

<operation id="2447" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2324" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
conv3.exit:2  %empty_46 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120) nounwind

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="2448" st_id="83" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2325" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
conv3.exit:3  %m_6 = add i7 %m_0_i, 1

]]></Node>
<StgValue><ssdm name="m_6"/></StgValue>
</operation>

<operation id="2449" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2326" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
conv3.exit:4  br i1 %icmp_ln189, label %reshape.exit.preheader, label %2

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="2450" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2328" bw="64" op_0_bw="7">
<![CDATA[
:0  %zext_ln191 = zext i7 %m_0_i to i64

]]></Node>
<StgValue><ssdm name="zext_ln191"/></StgValue>
</operation>

<operation id="2451" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2329" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %C3_out_V_0_0_addr = getelementptr [120 x i16]* @C3_out_V_0_0, i64 0, i64 %zext_ln191

]]></Node>
<StgValue><ssdm name="C3_out_V_0_0_addr"/></StgValue>
</operation>

<operation id="2452" st_id="83" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2330" bw="16" op_0_bw="7">
<![CDATA[
:2  %C3_out_V_0_0_load = load i16* %C3_out_V_0_0_addr, align 2

]]></Node>
<StgValue><ssdm name="C3_out_V_0_0_load"/></StgValue>
</operation>

<operation id="2453" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2335" bw="0" op_0_bw="0">
<![CDATA[
reshape.exit.preheader:0  br label %reshape.exit

]]></Node>
<StgValue><ssdm name="br_ln198"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="2454" st_id="84" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2330" bw="16" op_0_bw="7">
<![CDATA[
:2  %C3_out_V_0_0_load = load i16* %C3_out_V_0_0_addr, align 2

]]></Node>
<StgValue><ssdm name="C3_out_V_0_0_load"/></StgValue>
</operation>

<operation id="2455" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2331" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %Re_out_V_addr = getelementptr [120 x i16]* @Re_out_V, i64 0, i64 %zext_ln191

]]></Node>
<StgValue><ssdm name="Re_out_V_addr"/></StgValue>
</operation>

<operation id="2456" st_id="84" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2332" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
:4  store i16 %C3_out_V_0_0_load, i16* %Re_out_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln191"/></StgValue>
</operation>

<operation id="2457" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2333" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %conv3.exit

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="2458" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2337" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
reshape.exit:0  %i_0_i2674 = phi i7 [ %i_10, %reshape.exit.loopexit ], [ 0, %reshape.exit.preheader ]

]]></Node>
<StgValue><ssdm name="i_0_i2674"/></StgValue>
</operation>

<operation id="2459" st_id="85" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2338" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
reshape.exit:1  %icmp_ln198 = icmp eq i7 %i_0_i2674, -44

]]></Node>
<StgValue><ssdm name="icmp_ln198"/></StgValue>
</operation>

<operation id="2460" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2339" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
reshape.exit:2  %empty_47 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 84, i64 84, i64 84) nounwind

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="2461" st_id="85" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2340" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
reshape.exit:3  %i_10 = add i7 %i_0_i2674, 1

]]></Node>
<StgValue><ssdm name="i_10"/></StgValue>
</operation>

<operation id="2462" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2341" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
reshape.exit:4  br i1 %icmp_ln198, label %.preheader.i2680.preheader, label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i2675

]]></Node>
<StgValue><ssdm name="br_ln198"/></StgValue>
</operation>

<operation id="2463" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2343" bw="64" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i2675:0  %zext_ln200 = zext i7 %i_0_i2674 to i64

]]></Node>
<StgValue><ssdm name="zext_ln200"/></StgValue>
</operation>

<operation id="2464" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2344" bw="14" op_0_bw="14" op_1_bw="7" op_2_bw="7">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i2675:1  %tmp_178 = call i14 @_ssdm_op_BitConcatenate.i14.i7.i7(i7 %i_0_i2674, i7 0)

]]></Node>
<StgValue><ssdm name="tmp_178"/></StgValue>
</operation>

<operation id="2465" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2345" bw="15" op_0_bw="14">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i2675:2  %zext_ln1117_8 = zext i14 %tmp_178 to i15

]]></Node>
<StgValue><ssdm name="zext_ln1117_8"/></StgValue>
</operation>

<operation id="2466" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2346" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i2675:3  %tmp_179 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %i_0_i2674, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_179"/></StgValue>
</operation>

<operation id="2467" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2347" bw="15" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i2675:4  %zext_ln1117_9 = zext i10 %tmp_179 to i15

]]></Node>
<StgValue><ssdm name="zext_ln1117_9"/></StgValue>
</operation>

<operation id="2468" st_id="85" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2348" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i2675:5  %sub_ln1117 = sub i15 %zext_ln1117_8, %zext_ln1117_9

]]></Node>
<StgValue><ssdm name="sub_ln1117"/></StgValue>
</operation>

<operation id="2469" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2349" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i2675:6  %FC1_out_V_addr = getelementptr [84 x i16]* @FC1_out_V, i64 0, i64 %zext_ln200

]]></Node>
<StgValue><ssdm name="FC1_out_V_addr"/></StgValue>
</operation>

<operation id="2470" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2350" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i2675:7  br label %3

]]></Node>
<StgValue><ssdm name="br_ln201"/></StgValue>
</operation>

<operation id="2471" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2379" bw="0" op_0_bw="0">
<![CDATA[
.preheader.i2680.preheader:0  br label %.preheader.i2680

]]></Node>
<StgValue><ssdm name="br_ln207"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="2472" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2352" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:0  %p_Val2_5 = phi i16 [ 0, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i2675 ], [ %trunc_ln708_2, %_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i2677 ]

]]></Node>
<StgValue><ssdm name="p_Val2_5"/></StgValue>
</operation>

<operation id="2473" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2353" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:1  %j_0_i2676 = phi i7 [ 0, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i2675 ], [ %j_7, %_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i2677 ]

]]></Node>
<StgValue><ssdm name="j_0_i2676"/></StgValue>
</operation>

<operation id="2474" st_id="86" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2354" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
:2  store i16 %p_Val2_5, i16* %FC1_out_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln203"/></StgValue>
</operation>

<operation id="2475" st_id="86" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2355" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %icmp_ln201 = icmp eq i7 %j_0_i2676, -8

]]></Node>
<StgValue><ssdm name="icmp_ln201"/></StgValue>
</operation>

<operation id="2476" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2356" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_48 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120) nounwind

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="2477" st_id="86" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2357" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %j_7 = add i7 %j_0_i2676, 1

]]></Node>
<StgValue><ssdm name="j_7"/></StgValue>
</operation>

<operation id="2478" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2358" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln201, label %reshape.exit.loopexit, label %_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i2677

]]></Node>
<StgValue><ssdm name="br_ln201"/></StgValue>
</operation>

<operation id="2479" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2360" bw="64" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i2677:0  %zext_ln203 = zext i7 %j_0_i2676 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203"/></StgValue>
</operation>

<operation id="2480" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2361" bw="15" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i2677:1  %zext_ln1117_10 = zext i7 %j_0_i2676 to i15

]]></Node>
<StgValue><ssdm name="zext_ln1117_10"/></StgValue>
</operation>

<operation id="2481" st_id="86" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2362" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i2677:2  %add_ln1117_6 = add i15 %zext_ln1117_10, %sub_ln1117

]]></Node>
<StgValue><ssdm name="add_ln1117_6"/></StgValue>
</operation>

<operation id="2482" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2363" bw="64" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i2677:3  %sext_ln1117_11 = sext i15 %add_ln1117_6 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117_11"/></StgValue>
</operation>

<operation id="2483" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2364" bw="14" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i2677:4  %FC1_W_V_addr = getelementptr [10080 x i9]* @FC1_W_V, i64 0, i64 %sext_ln1117_11

]]></Node>
<StgValue><ssdm name="FC1_W_V_addr"/></StgValue>
</operation>

<operation id="2484" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2365" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i2677:5  %Re_out_V_addr_1 = getelementptr [120 x i16]* @Re_out_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="Re_out_V_addr_1"/></StgValue>
</operation>

<operation id="2485" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2366" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i2677:6  %Re_out_V_load = load i16* %Re_out_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="Re_out_V_load"/></StgValue>
</operation>

<operation id="2486" st_id="86" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2368" bw="9" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i2677:8  %FC1_W_V_load = load i9* %FC1_W_V_addr, align 2

]]></Node>
<StgValue><ssdm name="FC1_W_V_load"/></StgValue>
</operation>

<operation id="2487" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln201" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2377" bw="0" op_0_bw="0">
<![CDATA[
reshape.exit.loopexit:0  br label %reshape.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="2488" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2366" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i2677:6  %Re_out_V_load = load i16* %Re_out_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="Re_out_V_load"/></StgValue>
</operation>

<operation id="2489" st_id="87" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2368" bw="9" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i2677:8  %FC1_W_V_load = load i9* %FC1_W_V_addr, align 2

]]></Node>
<StgValue><ssdm name="FC1_W_V_load"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="2490" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2367" bw="25" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i2677:7  %sext_ln1117_12 = sext i16 %Re_out_V_load to i25

]]></Node>
<StgValue><ssdm name="sext_ln1117_12"/></StgValue>
</operation>

<operation id="2491" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2369" bw="25" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i2677:9  %sext_ln1192_140 = sext i9 %FC1_W_V_load to i25

]]></Node>
<StgValue><ssdm name="sext_ln1192_140"/></StgValue>
</operation>

<operation id="2492" st_id="88" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2370" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i2677:10  %mul_ln1192_126 = mul i25 %sext_ln1117_12, %sext_ln1192_140

]]></Node>
<StgValue><ssdm name="mul_ln1192_126"/></StgValue>
</operation>

<operation id="2493" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2371" bw="26" op_0_bw="25">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i2677:11  %sext_ln1192_141 = sext i25 %mul_ln1192_126 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1192_141"/></StgValue>
</operation>

<operation id="2494" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2372" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i2677:12  %lhs_V = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %p_Val2_5, i10 0)

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="2495" st_id="88" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2373" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i2677:13  %ret_V = add i26 %lhs_V, %sext_ln1192_141

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="2496" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2374" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i2677:14  %trunc_ln708_2 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %ret_V, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_2"/></StgValue>
</operation>

<operation id="2497" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2375" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i2677:15  br label %3

]]></Node>
<StgValue><ssdm name="br_ln201"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="2498" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2381" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader.i2680:0  %i1_0_i2679 = phi i7 [ %i_11, %_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i2682 ], [ 0, %.preheader.i2680.preheader ]

]]></Node>
<StgValue><ssdm name="i1_0_i2679"/></StgValue>
</operation>

<operation id="2499" st_id="89" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2382" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.i2680:1  %icmp_ln207 = icmp eq i7 %i1_0_i2679, -44

]]></Node>
<StgValue><ssdm name="icmp_ln207"/></StgValue>
</operation>

<operation id="2500" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2383" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i2680:2  %empty_49 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 84, i64 84, i64 84) nounwind

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="2501" st_id="89" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2384" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.i2680:3  %i_11 = add i7 %i1_0_i2679, 1

]]></Node>
<StgValue><ssdm name="i_11"/></StgValue>
</operation>

<operation id="2502" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2385" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i2680:4  br i1 %icmp_ln207, label %fc1.exit.preheader, label %_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i2682

]]></Node>
<StgValue><ssdm name="br_ln207"/></StgValue>
</operation>

<operation id="2503" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln207" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2387" bw="64" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i2682:0  %zext_ln209 = zext i7 %i1_0_i2679 to i64

]]></Node>
<StgValue><ssdm name="zext_ln209"/></StgValue>
</operation>

<operation id="2504" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln207" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2388" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i2682:1  %FC1_out_V_addr_1 = getelementptr [84 x i16]* @FC1_out_V, i64 0, i64 %zext_ln209

]]></Node>
<StgValue><ssdm name="FC1_out_V_addr_1"/></StgValue>
</operation>

<operation id="2505" st_id="89" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln207" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2389" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i2682:2  %p_Val2_3 = load i16* %FC1_out_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_3"/></StgValue>
</operation>

<operation id="2506" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln207" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2390" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i2682:3  %FC1_B_V_addr = getelementptr [120 x i8]* @FC1_B_V, i64 0, i64 %zext_ln209

]]></Node>
<StgValue><ssdm name="FC1_B_V_addr"/></StgValue>
</operation>

<operation id="2507" st_id="89" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln207" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2391" bw="8" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i2682:4  %p_Val2_4 = load i8* %FC1_B_V_addr, align 1

]]></Node>
<StgValue><ssdm name="p_Val2_4"/></StgValue>
</operation>

<operation id="2508" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln207" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2403" bw="0" op_0_bw="0">
<![CDATA[
fc1.exit.preheader:0  br label %fc1.exit

]]></Node>
<StgValue><ssdm name="br_ln219"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="2509" st_id="90" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2389" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i2682:2  %p_Val2_3 = load i16* %FC1_out_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_3"/></StgValue>
</operation>

<operation id="2510" st_id="90" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2391" bw="8" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i2682:4  %p_Val2_4 = load i8* %FC1_B_V_addr, align 1

]]></Node>
<StgValue><ssdm name="p_Val2_4"/></StgValue>
</operation>

<operation id="2511" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2392" bw="16" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i2682:5  %sext_ln1265_1 = sext i8 %p_Val2_4 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1265_1"/></StgValue>
</operation>

<operation id="2512" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2393" bw="15" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i2682:6  %sext_ln703 = sext i8 %p_Val2_4 to i15

]]></Node>
<StgValue><ssdm name="sext_ln703"/></StgValue>
</operation>

<operation id="2513" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2394" bw="15" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i2682:7  %trunc_ln703_9 = trunc i16 %p_Val2_3 to i15

]]></Node>
<StgValue><ssdm name="trunc_ln703_9"/></StgValue>
</operation>

<operation id="2514" st_id="90" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2395" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i2682:8  %add_ln703_16 = add i16 %sext_ln1265_1, %p_Val2_3

]]></Node>
<StgValue><ssdm name="add_ln703_16"/></StgValue>
</operation>

<operation id="2515" st_id="90" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2396" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i2682:9  %add_ln1495_9 = add i15 %trunc_ln703_9, %sext_ln703

]]></Node>
<StgValue><ssdm name="add_ln1495_9"/></StgValue>
</operation>

<operation id="2516" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2397" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i2682:10  %tmp_180 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_16, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_180"/></StgValue>
</operation>

<operation id="2517" st_id="90" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2398" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i2682:11  %select_ln210 = select i1 %tmp_180, i15 0, i15 %add_ln1495_9

]]></Node>
<StgValue><ssdm name="select_ln210"/></StgValue>
</operation>

<operation id="2518" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2399" bw="16" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i2682:12  %zext_ln210 = zext i15 %select_ln210 to i16

]]></Node>
<StgValue><ssdm name="zext_ln210"/></StgValue>
</operation>

<operation id="2519" st_id="90" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2400" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i2682:13  store i16 %zext_ln210, i16* %FC1_out_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln209"/></StgValue>
</operation>

<operation id="2520" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2401" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i2682:14  br label %.preheader.i2680

]]></Node>
<StgValue><ssdm name="br_ln207"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="2521" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2405" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
fc1.exit:0  %i_0_i2685 = phi i4 [ %i_12, %fc1.exit.loopexit ], [ 0, %fc1.exit.preheader ]

]]></Node>
<StgValue><ssdm name="i_0_i2685"/></StgValue>
</operation>

<operation id="2522" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2406" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
fc1.exit:1  %phi_mul = phi i10 [ %add_ln219, %fc1.exit.loopexit ], [ 0, %fc1.exit.preheader ]

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="2523" st_id="91" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2407" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fc1.exit:2  %add_ln219 = add i10 %phi_mul, 84

]]></Node>
<StgValue><ssdm name="add_ln219"/></StgValue>
</operation>

<operation id="2524" st_id="91" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2408" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
fc1.exit:3  %icmp_ln219 = icmp eq i4 %i_0_i2685, -6

]]></Node>
<StgValue><ssdm name="icmp_ln219"/></StgValue>
</operation>

<operation id="2525" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2409" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
fc1.exit:4  %empty_50 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="2526" st_id="91" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2410" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
fc1.exit:5  %i_12 = add i4 %i_0_i2685, 1

]]></Node>
<StgValue><ssdm name="i_12"/></StgValue>
</operation>

<operation id="2527" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2411" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
fc1.exit:6  br i1 %icmp_ln219, label %.preheader.i2693.preheader, label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i2686

]]></Node>
<StgValue><ssdm name="br_ln219"/></StgValue>
</operation>

<operation id="2528" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2413" bw="64" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i2686:0  %zext_ln221 = zext i4 %i_0_i2685 to i64

]]></Node>
<StgValue><ssdm name="zext_ln221"/></StgValue>
</operation>

<operation id="2529" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2414" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i2686:1  %FC2_out_V_addr = getelementptr [10 x i16]* @FC2_out_V, i64 0, i64 %zext_ln221

]]></Node>
<StgValue><ssdm name="FC2_out_V_addr"/></StgValue>
</operation>

<operation id="2530" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2415" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i2686:2  br label %4

]]></Node>
<StgValue><ssdm name="br_ln222"/></StgValue>
</operation>

<operation id="2531" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2443" bw="0" op_0_bw="0">
<![CDATA[
.preheader.i2693.preheader:0  br label %.preheader.i2693

]]></Node>
<StgValue><ssdm name="br_ln228"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="2532" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2417" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:0  %p_Val2_9 = phi i16 [ 0, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i2686 ], [ %trunc_ln708_3, %_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i2690 ]

]]></Node>
<StgValue><ssdm name="p_Val2_9"/></StgValue>
</operation>

<operation id="2533" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2418" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:1  %j_0_i2687 = phi i7 [ 0, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i2686 ], [ %j_8, %_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i2690 ]

]]></Node>
<StgValue><ssdm name="j_0_i2687"/></StgValue>
</operation>

<operation id="2534" st_id="92" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2419" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
:2  store i16 %p_Val2_9, i16* %FC2_out_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln224"/></StgValue>
</operation>

<operation id="2535" st_id="92" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2420" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %icmp_ln222 = icmp eq i7 %j_0_i2687, -44

]]></Node>
<StgValue><ssdm name="icmp_ln222"/></StgValue>
</operation>

<operation id="2536" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2421" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_51 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 84, i64 84, i64 84) nounwind

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="2537" st_id="92" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2422" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %j_8 = add i7 %j_0_i2687, 1

]]></Node>
<StgValue><ssdm name="j_8"/></StgValue>
</operation>

<operation id="2538" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2423" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln222, label %fc1.exit.loopexit, label %_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i2690

]]></Node>
<StgValue><ssdm name="br_ln222"/></StgValue>
</operation>

<operation id="2539" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2425" bw="64" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i2690:0  %zext_ln224 = zext i7 %j_0_i2687 to i64

]]></Node>
<StgValue><ssdm name="zext_ln224"/></StgValue>
</operation>

<operation id="2540" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2426" bw="10" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i2690:1  %zext_ln1117_11 = zext i7 %j_0_i2687 to i10

]]></Node>
<StgValue><ssdm name="zext_ln1117_11"/></StgValue>
</operation>

<operation id="2541" st_id="92" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2427" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i2690:2  %add_ln1117_7 = add i10 %zext_ln1117_11, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln1117_7"/></StgValue>
</operation>

<operation id="2542" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2428" bw="64" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i2690:3  %zext_ln1117_12 = zext i10 %add_ln1117_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_12"/></StgValue>
</operation>

<operation id="2543" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2429" bw="10" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i2690:4  %FC2_W_V_addr = getelementptr [840 x i10]* @FC2_W_V, i64 0, i64 %zext_ln1117_12

]]></Node>
<StgValue><ssdm name="FC2_W_V_addr"/></StgValue>
</operation>

<operation id="2544" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2430" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i2690:5  %FC1_out_V_addr_2 = getelementptr [84 x i16]* @FC1_out_V, i64 0, i64 %zext_ln224

]]></Node>
<StgValue><ssdm name="FC1_out_V_addr_2"/></StgValue>
</operation>

<operation id="2545" st_id="92" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2431" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i2690:6  %FC1_out_V_load = load i16* %FC1_out_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="FC1_out_V_load"/></StgValue>
</operation>

<operation id="2546" st_id="92" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2433" bw="10" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i2690:8  %FC2_W_V_load = load i10* %FC2_W_V_addr, align 2

]]></Node>
<StgValue><ssdm name="FC2_W_V_load"/></StgValue>
</operation>

<operation id="2547" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2441" bw="0" op_0_bw="0">
<![CDATA[
fc1.exit.loopexit:0  br label %fc1.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="2548" st_id="93" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2431" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i2690:6  %FC1_out_V_load = load i16* %FC1_out_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="FC1_out_V_load"/></StgValue>
</operation>

<operation id="2549" st_id="93" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2433" bw="10" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i2690:8  %FC2_W_V_load = load i10* %FC2_W_V_addr, align 2

]]></Node>
<StgValue><ssdm name="FC2_W_V_load"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="2550" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2432" bw="26" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i2690:7  %sext_ln1192_28 = sext i16 %FC1_out_V_load to i26

]]></Node>
<StgValue><ssdm name="sext_ln1192_28"/></StgValue>
</operation>

<operation id="2551" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2434" bw="26" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i2690:9  %sext_ln1192_29 = sext i10 %FC2_W_V_load to i26

]]></Node>
<StgValue><ssdm name="sext_ln1192_29"/></StgValue>
</operation>

<operation id="2552" st_id="94" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2435" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i2690:10  %mul_ln1192_127 = mul i26 %sext_ln1192_28, %sext_ln1192_29

]]></Node>
<StgValue><ssdm name="mul_ln1192_127"/></StgValue>
</operation>

<operation id="2553" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2436" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i2690:11  %lhs_V_1 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %p_Val2_9, i10 0)

]]></Node>
<StgValue><ssdm name="lhs_V_1"/></StgValue>
</operation>

<operation id="2554" st_id="94" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2437" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i2690:12  %ret_V_1 = add i26 %lhs_V_1, %mul_ln1192_127

]]></Node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>

<operation id="2555" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2438" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i2690:13  %trunc_ln708_3 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %ret_V_1, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_3"/></StgValue>
</operation>

<operation id="2556" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2439" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i2690:14  br label %4

]]></Node>
<StgValue><ssdm name="br_ln222"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="2557" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2445" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader.i2693:0  %i1_0_i2692 = phi i4 [ %i_13, %_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i2695 ], [ 0, %.preheader.i2693.preheader ]

]]></Node>
<StgValue><ssdm name="i1_0_i2692"/></StgValue>
</operation>

<operation id="2558" st_id="95" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2446" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.i2693:1  %icmp_ln228 = icmp eq i4 %i1_0_i2692, -6

]]></Node>
<StgValue><ssdm name="icmp_ln228"/></StgValue>
</operation>

<operation id="2559" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2447" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i2693:2  %empty_52 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>

<operation id="2560" st_id="95" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2448" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.i2693:3  %i_13 = add i4 %i1_0_i2692, 1

]]></Node>
<StgValue><ssdm name="i_13"/></StgValue>
</operation>

<operation id="2561" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2449" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i2693:4  br i1 %icmp_ln228, label %fc2.exit, label %_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i2695

]]></Node>
<StgValue><ssdm name="br_ln228"/></StgValue>
</operation>

<operation id="2562" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2451" bw="64" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i2695:0  %zext_ln230 = zext i4 %i1_0_i2692 to i64

]]></Node>
<StgValue><ssdm name="zext_ln230"/></StgValue>
</operation>

<operation id="2563" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2452" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i2695:1  %FC2_out_V_addr_1 = getelementptr [10 x i16]* @FC2_out_V, i64 0, i64 %zext_ln230

]]></Node>
<StgValue><ssdm name="FC2_out_V_addr_1"/></StgValue>
</operation>

<operation id="2564" st_id="95" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2453" bw="16" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i2695:2  %p_Val2_7 = load i16* %FC2_out_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_7"/></StgValue>
</operation>

<operation id="2565" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2454" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i2695:3  %FC2_B_V_addr = getelementptr [10 x i8]* @FC2_B_V, i64 0, i64 %zext_ln230

]]></Node>
<StgValue><ssdm name="FC2_B_V_addr"/></StgValue>
</operation>

<operation id="2566" st_id="95" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2455" bw="8" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i2695:4  %p_Val2_8 = load i8* %FC2_B_V_addr, align 1

]]></Node>
<StgValue><ssdm name="p_Val2_8"/></StgValue>
</operation>

<operation id="2567" st_id="95" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2467" bw="16" op_0_bw="16">
<![CDATA[
fc2.exit:0  %max_val_V = load i16* getelementptr inbounds ([10 x i16]* @FC2_out_V, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="max_val_V"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="2568" st_id="96" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2453" bw="16" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i2695:2  %p_Val2_7 = load i16* %FC2_out_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_7"/></StgValue>
</operation>

<operation id="2569" st_id="96" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2455" bw="8" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i2695:4  %p_Val2_8 = load i8* %FC2_B_V_addr, align 1

]]></Node>
<StgValue><ssdm name="p_Val2_8"/></StgValue>
</operation>

<operation id="2570" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2456" bw="16" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i2695:5  %sext_ln1265_2 = sext i8 %p_Val2_8 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1265_2"/></StgValue>
</operation>

<operation id="2571" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2457" bw="15" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i2695:6  %sext_ln703_1 = sext i8 %p_Val2_8 to i15

]]></Node>
<StgValue><ssdm name="sext_ln703_1"/></StgValue>
</operation>

<operation id="2572" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2458" bw="15" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i2695:7  %trunc_ln703_10 = trunc i16 %p_Val2_7 to i15

]]></Node>
<StgValue><ssdm name="trunc_ln703_10"/></StgValue>
</operation>

<operation id="2573" st_id="96" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2459" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i2695:8  %add_ln703_19 = add i16 %sext_ln1265_2, %p_Val2_7

]]></Node>
<StgValue><ssdm name="add_ln703_19"/></StgValue>
</operation>

<operation id="2574" st_id="96" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2460" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i2695:9  %add_ln1495_10 = add i15 %trunc_ln703_10, %sext_ln703_1

]]></Node>
<StgValue><ssdm name="add_ln1495_10"/></StgValue>
</operation>

<operation id="2575" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2461" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i2695:10  %tmp_181 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_19, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_181"/></StgValue>
</operation>

<operation id="2576" st_id="96" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2462" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i2695:11  %select_ln231 = select i1 %tmp_181, i15 0, i15 %add_ln1495_10

]]></Node>
<StgValue><ssdm name="select_ln231"/></StgValue>
</operation>

<operation id="2577" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2463" bw="16" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i2695:12  %zext_ln231 = zext i15 %select_ln231 to i16

]]></Node>
<StgValue><ssdm name="zext_ln231"/></StgValue>
</operation>

<operation id="2578" st_id="96" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2464" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i2695:13  store i16 %zext_ln231, i16* %FC2_out_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln230"/></StgValue>
</operation>

<operation id="2579" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2465" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i2695:14  br label %.preheader.i2693

]]></Node>
<StgValue><ssdm name="br_ln228"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="2580" st_id="97" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2467" bw="16" op_0_bw="16">
<![CDATA[
fc2.exit:0  %max_val_V = load i16* getelementptr inbounds ([10 x i16]* @FC2_out_V, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="max_val_V"/></StgValue>
</operation>

<operation id="2581" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2468" bw="0" op_0_bw="0">
<![CDATA[
fc2.exit:1  br label %5

]]></Node>
<StgValue><ssdm name="br_ln243"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="2582" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2470" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:0  %p_Val2_12 = phi i16 [ %max_val_V, %fc2.exit ], [ %select_ln245, %._crit_edge.i2700 ]

]]></Node>
<StgValue><ssdm name="p_Val2_12"/></StgValue>
</operation>

<operation id="2583" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2471" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:1  %i_0_i2699 = phi i4 [ 1, %fc2.exit ], [ %i_14, %._crit_edge.i2700 ]

]]></Node>
<StgValue><ssdm name="i_0_i2699"/></StgValue>
</operation>

<operation id="2584" st_id="98" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2472" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2  %icmp_ln243 = icmp eq i4 %i_0_i2699, -6

]]></Node>
<StgValue><ssdm name="icmp_ln243"/></StgValue>
</operation>

<operation id="2585" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2473" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_53 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9) nounwind

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="2586" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2474" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln243, label %.preheader89.preheader.i, label %._crit_edge.i2700

]]></Node>
<StgValue><ssdm name="br_ln243"/></StgValue>
</operation>

<operation id="2587" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln243" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2476" bw="64" op_0_bw="4">
<![CDATA[
._crit_edge.i2700:0  %zext_ln245 = zext i4 %i_0_i2699 to i64

]]></Node>
<StgValue><ssdm name="zext_ln245"/></StgValue>
</operation>

<operation id="2588" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln243" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2477" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i2700:1  %FC2_out_V_addr_2 = getelementptr [10 x i16]* @FC2_out_V, i64 0, i64 %zext_ln245

]]></Node>
<StgValue><ssdm name="FC2_out_V_addr_2"/></StgValue>
</operation>

<operation id="2589" st_id="98" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln243" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2478" bw="16" op_0_bw="4">
<![CDATA[
._crit_edge.i2700:2  %max_val_V_1 = load i16* %FC2_out_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="max_val_V_1"/></StgValue>
</operation>

<operation id="2590" st_id="98" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln243" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2481" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge.i2700:5  %i_14 = add i4 %i_0_i2699, 1

]]></Node>
<StgValue><ssdm name="i_14"/></StgValue>
</operation>

<operation id="2591" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln243" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2484" bw="17" op_0_bw="16">
<![CDATA[
.preheader89.preheader.i:0  %rhs_V = sext i16 %p_Val2_12 to i17

]]></Node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="2592" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln243" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2485" bw="0" op_0_bw="0">
<![CDATA[
.preheader89.preheader.i:1  br label %.preheader89.i

]]></Node>
<StgValue><ssdm name="br_ln249"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="2593" st_id="99" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2478" bw="16" op_0_bw="4">
<![CDATA[
._crit_edge.i2700:2  %max_val_V_1 = load i16* %FC2_out_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="max_val_V_1"/></StgValue>
</operation>

<operation id="2594" st_id="99" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2479" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.i2700:3  %icmp_ln1494_2 = icmp sgt i16 %max_val_V_1, %p_Val2_12

]]></Node>
<StgValue><ssdm name="icmp_ln1494_2"/></StgValue>
</operation>

<operation id="2595" st_id="99" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2480" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i2700:4  %select_ln245 = select i1 %icmp_ln1494_2, i16 %max_val_V_1, i16 %p_Val2_12

]]></Node>
<StgValue><ssdm name="select_ln245"/></StgValue>
</operation>

<operation id="2596" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2482" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i2700:6  br label %5

]]></Node>
<StgValue><ssdm name="br_ln243"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="2597" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2487" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader89.i:0  %sum_0_i = phi float [ %sum, %_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv ], [ 0.000000e+00, %.preheader89.preheader.i ]

]]></Node>
<StgValue><ssdm name="sum_0_i"/></StgValue>
</operation>

<operation id="2598" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2488" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader89.i:1  %i1_0_i2701 = phi i4 [ %i_15, %_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv ], [ 1, %.preheader89.preheader.i ]

]]></Node>
<StgValue><ssdm name="i1_0_i2701"/></StgValue>
</operation>

<operation id="2599" st_id="100" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2489" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader89.i:2  %icmp_ln249 = icmp eq i4 %i1_0_i2701, -6

]]></Node>
<StgValue><ssdm name="icmp_ln249"/></StgValue>
</operation>

<operation id="2600" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2490" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader89.i:3  %empty_54 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9) nounwind

]]></Node>
<StgValue><ssdm name="empty_54"/></StgValue>
</operation>

<operation id="2601" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2491" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader89.i:4  br i1 %icmp_ln249, label %.preheader.i2703.preheader, label %_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv

]]></Node>
<StgValue><ssdm name="br_ln249"/></StgValue>
</operation>

<operation id="2602" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2493" bw="64" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:0  %zext_ln251 = zext i4 %i1_0_i2701 to i64

]]></Node>
<StgValue><ssdm name="zext_ln251"/></StgValue>
</operation>

<operation id="2603" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2494" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:1  %FC2_out_V_addr_3 = getelementptr [10 x i16]* @FC2_out_V, i64 0, i64 %zext_ln251

]]></Node>
<StgValue><ssdm name="FC2_out_V_addr_3"/></StgValue>
</operation>

<operation id="2604" st_id="100" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2495" bw="16" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:2  %p_Val2_11 = load i16* %FC2_out_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_11"/></StgValue>
</operation>

<operation id="2605" st_id="100" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2547" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:54  %i_15 = add i4 1, %i1_0_i2701

]]></Node>
<StgValue><ssdm name="i_15"/></StgValue>
</operation>

<operation id="2606" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2550" bw="0" op_0_bw="0">
<![CDATA[
.preheader.i2703.preheader:0  br label %.preheader.i2703

]]></Node>
<StgValue><ssdm name="br_ln255"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="2607" st_id="101" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2495" bw="16" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:2  %p_Val2_11 = load i16* %FC2_out_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_11"/></StgValue>
</operation>

<operation id="2608" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2496" bw="17" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:3  %lhs_V_2 = sext i16 %p_Val2_11 to i17

]]></Node>
<StgValue><ssdm name="lhs_V_2"/></StgValue>
</operation>

<operation id="2609" st_id="101" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2497" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:4  %tmp_V_3 = sub i17 %lhs_V_2, %rhs_V

]]></Node>
<StgValue><ssdm name="tmp_V_3"/></StgValue>
</operation>

<operation id="2610" st_id="101" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2498" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:5  %icmp_ln935 = icmp eq i16 %p_Val2_11, %p_Val2_12

]]></Node>
<StgValue><ssdm name="icmp_ln935"/></StgValue>
</operation>

<operation id="2611" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2499" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:6  %p_Result_10 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %tmp_V_3, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_10"/></StgValue>
</operation>

<operation id="2612" st_id="101" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2500" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:7  %tmp_V = sub i17 0, %tmp_V_3

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="2613" st_id="101" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2501" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:8  %tmp_V_4 = select i1 %p_Result_10, i17 %tmp_V, i17 %tmp_V_3

]]></Node>
<StgValue><ssdm name="tmp_V_4"/></StgValue>
</operation>

<operation id="2614" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2502" bw="17" op_0_bw="17" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:9  %p_Result_s = call i17 @llvm.part.select.i17(i17 %tmp_V_4, i32 16, i32 0) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="2615" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2503" bw="32" op_0_bw="32" op_1_bw="15" op_2_bw="17">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:10  %p_Result_11 = call i32 @_ssdm_op_BitConcatenate.i32.i15.i17(i15 -1, i17 %p_Result_s)

]]></Node>
<StgValue><ssdm name="p_Result_11"/></StgValue>
</operation>

<operation id="2616" st_id="101" stage="1" lat="1">
<core>CTTZ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2504" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:11  %l = call i32 @llvm.cttz.i32(i32 %p_Result_11, i1 true) nounwind

]]></Node>
<StgValue><ssdm name="l"/></StgValue>
</operation>

<operation id="2617" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2536" bw="8" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:43  %trunc_ln943 = trunc i32 %l to i8

]]></Node>
<StgValue><ssdm name="trunc_ln943"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="2618" st_id="102" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2505" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:12  %sub_ln944 = sub nsw i32 17, %l

]]></Node>
<StgValue><ssdm name="sub_ln944"/></StgValue>
</operation>

<operation id="2619" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2506" bw="17" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:13  %trunc_ln944 = trunc i32 %sub_ln944 to i17

]]></Node>
<StgValue><ssdm name="trunc_ln944"/></StgValue>
</operation>

<operation id="2620" st_id="102" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:14  %lsb_index = add nsw i32 -24, %sub_ln944

]]></Node>
<StgValue><ssdm name="lsb_index"/></StgValue>
</operation>

<operation id="2621" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2508" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:15  %tmp_183 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_183"/></StgValue>
</operation>

<operation id="2622" st_id="102" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2509" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:16  %icmp_ln947 = icmp sgt i31 %tmp_183, 0

]]></Node>
<StgValue><ssdm name="icmp_ln947"/></StgValue>
</operation>

<operation id="2623" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2510" bw="5" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:17  %trunc_ln947 = trunc i32 %sub_ln944 to i5

]]></Node>
<StgValue><ssdm name="trunc_ln947"/></StgValue>
</operation>

<operation id="2624" st_id="102" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2511" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:18  %sub_ln947 = sub i5 10, %trunc_ln947

]]></Node>
<StgValue><ssdm name="sub_ln947"/></StgValue>
</operation>

<operation id="2625" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2512" bw="17" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:19  %zext_ln947 = zext i5 %sub_ln947 to i17

]]></Node>
<StgValue><ssdm name="zext_ln947"/></StgValue>
</operation>

<operation id="2626" st_id="102" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2513" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:20  %lshr_ln947 = lshr i17 -1, %zext_ln947

]]></Node>
<StgValue><ssdm name="lshr_ln947"/></StgValue>
</operation>

<operation id="2627" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2514" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:21  %p_Result_6 = and i17 %tmp_V_4, %lshr_ln947

]]></Node>
<StgValue><ssdm name="p_Result_6"/></StgValue>
</operation>

<operation id="2628" st_id="102" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2515" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:22  %icmp_ln947_1 = icmp ne i17 %p_Result_6, 0

]]></Node>
<StgValue><ssdm name="icmp_ln947_1"/></StgValue>
</operation>

<operation id="2629" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2516" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:23  %a = and i1 %icmp_ln947, %icmp_ln947_1

]]></Node>
<StgValue><ssdm name="a"/></StgValue>
</operation>

<operation id="2630" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2517" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:24  %tmp_184 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_184"/></StgValue>
</operation>

<operation id="2631" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2518" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:25  %xor_ln949 = xor i1 %tmp_184, true

]]></Node>
<StgValue><ssdm name="xor_ln949"/></StgValue>
</operation>

<operation id="2632" st_id="102" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2519" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:26  %add_ln949 = add i17 -24, %trunc_ln944

]]></Node>
<StgValue><ssdm name="add_ln949"/></StgValue>
</operation>

<operation id="2633" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2520" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:27  %p_Result_5 = call i1 @_ssdm_op_BitSelect.i1.i17.i17(i17 %tmp_V_4, i17 %add_ln949) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_5"/></StgValue>
</operation>

<operation id="2634" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2521" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:28  %and_ln949 = and i1 %p_Result_5, %xor_ln949

]]></Node>
<StgValue><ssdm name="and_ln949"/></StgValue>
</operation>

<operation id="2635" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2522" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:29  %or_ln949 = or i1 %and_ln949, %a

]]></Node>
<StgValue><ssdm name="or_ln949"/></StgValue>
</operation>

<operation id="2636" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2523" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:30  %or_ln = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949)

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="2637" st_id="102" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2525" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:32  %icmp_ln958 = icmp sgt i32 %lsb_index, 0

]]></Node>
<StgValue><ssdm name="icmp_ln958"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="2638" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2524" bw="32" op_0_bw="17">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:31  %m = zext i17 %tmp_V_4 to i32

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="2639" st_id="103" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln958" val="1"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2526" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:33  %add_ln958 = add nsw i32 -25, %sub_ln944

]]></Node>
<StgValue><ssdm name="add_ln958"/></StgValue>
</operation>

<operation id="2640" st_id="103" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln958" val="1"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2527" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:34  %lshr_ln958 = lshr i32 %m, %add_ln958

]]></Node>
<StgValue><ssdm name="lshr_ln958"/></StgValue>
</operation>

<operation id="2641" st_id="103" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln958" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2528" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:35  %sub_ln958 = sub i32 25, %sub_ln944

]]></Node>
<StgValue><ssdm name="sub_ln958"/></StgValue>
</operation>

<operation id="2642" st_id="103" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln958" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2529" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:36  %shl_ln958 = shl i32 %m, %sub_ln958

]]></Node>
<StgValue><ssdm name="shl_ln958"/></StgValue>
</operation>

<operation id="2643" st_id="103" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2530" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:37  %m_2 = select i1 %icmp_ln958, i32 %lshr_ln958, i32 %shl_ln958

]]></Node>
<StgValue><ssdm name="m_2"/></StgValue>
</operation>

<operation id="2644" st_id="103" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2531" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:38  %m_3 = add i32 %m_2, %or_ln

]]></Node>
<StgValue><ssdm name="m_3"/></StgValue>
</operation>

<operation id="2645" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2532" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:39  %m_7 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %m_3, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="m_7"/></StgValue>
</operation>

<operation id="2646" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2533" bw="32" op_0_bw="31">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:40  %m_8 = zext i31 %m_7 to i32

]]></Node>
<StgValue><ssdm name="m_8"/></StgValue>
</operation>

<operation id="2647" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2534" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:41  %tmp_185 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %m_3, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_185"/></StgValue>
</operation>

<operation id="2648" st_id="103" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2535" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:42  %select_ln964 = select i1 %tmp_185, i8 127, i8 126

]]></Node>
<StgValue><ssdm name="select_ln964"/></StgValue>
</operation>

<operation id="2649" st_id="103" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2537" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:44  %sub_ln964 = sub i8 7, %trunc_ln943

]]></Node>
<StgValue><ssdm name="sub_ln964"/></StgValue>
</operation>

<operation id="2650" st_id="103" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2538" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:45  %add_ln964 = add i8 %select_ln964, %sub_ln964

]]></Node>
<StgValue><ssdm name="add_ln964"/></StgValue>
</operation>

<operation id="2651" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2539" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:46  %tmp_13 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %p_Result_10, i8 %add_ln964)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="2652" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2540" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:47  %p_Result_12 = call i32 @_ssdm_op_PartSet.i32.i32.i9.i32.i32(i32 %m_8, i9 %tmp_13, i32 23, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_12"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="2653" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2541" bw="32" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:48  %bitcast_ln739 = bitcast i32 %p_Result_12 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln739"/></StgValue>
</operation>

<operation id="2654" st_id="104" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2542" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:49  %select_ln935 = select i1 %icmp_ln935, float 0.000000e+00, float %bitcast_ln739

]]></Node>
<StgValue><ssdm name="select_ln935"/></StgValue>
</operation>

<operation id="2655" st_id="104" stage="8" lat="8">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2543" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:50  %tmp_1 = call float @llvm.exp.f32(float %select_ln935) nounwind

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="2656" st_id="105" stage="7" lat="8">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2543" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:50  %tmp_1 = call float @llvm.exp.f32(float %select_ln935) nounwind

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="2657" st_id="106" stage="6" lat="8">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2543" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:50  %tmp_1 = call float @llvm.exp.f32(float %select_ln935) nounwind

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="2658" st_id="107" stage="5" lat="8">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2543" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:50  %tmp_1 = call float @llvm.exp.f32(float %select_ln935) nounwind

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="2659" st_id="108" stage="4" lat="8">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2543" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:50  %tmp_1 = call float @llvm.exp.f32(float %select_ln935) nounwind

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="2660" st_id="109" stage="3" lat="8">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2543" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:50  %tmp_1 = call float @llvm.exp.f32(float %select_ln935) nounwind

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="2661" st_id="110" stage="2" lat="8">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2543" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:50  %tmp_1 = call float @llvm.exp.f32(float %select_ln935) nounwind

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="2662" st_id="111" stage="1" lat="8">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2543" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:50  %tmp_1 = call float @llvm.exp.f32(float %select_ln935) nounwind

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="2663" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2544" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:51  %Cout_addr_1 = getelementptr [10 x float]* %Cout, i64 0, i64 %zext_ln251

]]></Node>
<StgValue><ssdm name="Cout_addr_1"/></StgValue>
</operation>

<operation id="2664" st_id="112" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2545" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:52  store float %tmp_1, float* %Cout_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln251"/></StgValue>
</operation>

<operation id="2665" st_id="112" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2546" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:53  %sum = fadd float %sum_0_i, %tmp_1

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="2666" st_id="113" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2546" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:53  %sum = fadd float %sum_0_i, %tmp_1

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="2667" st_id="114" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2546" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:53  %sum = fadd float %sum_0_i, %tmp_1

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="2668" st_id="115" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2546" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:53  %sum = fadd float %sum_0_i, %tmp_1

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="2669" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2548" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:55  br label %.preheader89.i

]]></Node>
<StgValue><ssdm name="br_ln249"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="2670" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2552" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader.i2703:0  %i2_0_i = phi i4 [ %i_16, %6 ], [ 1, %.preheader.i2703.preheader ]

]]></Node>
<StgValue><ssdm name="i2_0_i"/></StgValue>
</operation>

<operation id="2671" st_id="116" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2553" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.i2703:1  %icmp_ln255 = icmp eq i4 %i2_0_i, -6

]]></Node>
<StgValue><ssdm name="icmp_ln255"/></StgValue>
</operation>

<operation id="2672" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2554" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i2703:2  %empty_55 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9) nounwind

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>

<operation id="2673" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2555" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i2703:3  br i1 %icmp_ln255, label %softmax.exit, label %6

]]></Node>
<StgValue><ssdm name="br_ln255"/></StgValue>
</operation>

<operation id="2674" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2557" bw="64" op_0_bw="4">
<![CDATA[
:0  %zext_ln257 = zext i4 %i2_0_i to i64

]]></Node>
<StgValue><ssdm name="zext_ln257"/></StgValue>
</operation>

<operation id="2675" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2558" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %Cout_addr = getelementptr [10 x float]* %Cout, i64 0, i64 %zext_ln257

]]></Node>
<StgValue><ssdm name="Cout_addr"/></StgValue>
</operation>

<operation id="2676" st_id="116" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2559" bw="32" op_0_bw="4">
<![CDATA[
:2  %Cout_load = load float* %Cout_addr, align 4

]]></Node>
<StgValue><ssdm name="Cout_load"/></StgValue>
</operation>

<operation id="2677" st_id="116" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2562" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:5  %i_16 = add i4 %i2_0_i, 1

]]></Node>
<StgValue><ssdm name="i_16"/></StgValue>
</operation>

<operation id="2678" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln255" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2565" bw="0">
<![CDATA[
softmax.exit:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln56"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="2679" st_id="117" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2559" bw="32" op_0_bw="4">
<![CDATA[
:2  %Cout_load = load float* %Cout_addr, align 4

]]></Node>
<StgValue><ssdm name="Cout_load"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="2680" st_id="118" stage="12" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2560" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp = fdiv float %Cout_load, %sum_0_i

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="2681" st_id="119" stage="11" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2560" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp = fdiv float %Cout_load, %sum_0_i

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="2682" st_id="120" stage="10" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2560" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp = fdiv float %Cout_load, %sum_0_i

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="2683" st_id="121" stage="9" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2560" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp = fdiv float %Cout_load, %sum_0_i

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="2684" st_id="122" stage="8" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2560" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp = fdiv float %Cout_load, %sum_0_i

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="2685" st_id="123" stage="7" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2560" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp = fdiv float %Cout_load, %sum_0_i

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="2686" st_id="124" stage="6" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2560" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp = fdiv float %Cout_load, %sum_0_i

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="2687" st_id="125" stage="5" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2560" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp = fdiv float %Cout_load, %sum_0_i

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="2688" st_id="126" stage="4" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2560" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp = fdiv float %Cout_load, %sum_0_i

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="2689" st_id="127" stage="3" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2560" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp = fdiv float %Cout_load, %sum_0_i

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="2690" st_id="128" stage="2" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2560" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp = fdiv float %Cout_load, %sum_0_i

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="2691" st_id="129" stage="1" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2560" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp = fdiv float %Cout_load, %sum_0_i

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="2692" st_id="130" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2561" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
:4  store float %tmp, float* %Cout_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln257"/></StgValue>
</operation>

<operation id="2693" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2563" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader.i2703

]]></Node>
<StgValue><ssdm name="br_ln255"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
