---
layout: post
title: EE316 Digital Logic Design Lab 2
---

Design an excess-3 code converter to drive a seven-segment indicator. The four
inputs to the converter circuit (A, B, C, and D in Figure 8-15) represent an excess-3
coded decimal digit. Assume that only input combinations representing the digits
0 through 9 can occur as inputs, so that the six unused combinations are donâ€™tcares.
Design your circuit using only two-, three-, and four-input NAND gates and
inverters. Try to minimize the number of gates and inverters required. The variables
A, B, C, and D will be available from toggle switches.
Use (not ) for 6. Use (not ) for 9.
Any solution with 16 or fewer gates and inverters (not counting the four inverters
for the inputs) is acceptable.


<img src="/files/ee316_lab_2_minimal_solutions.jpg" alt="EE Lab 2 Minimal Solutions" style="width:75%;text-align:center;margin: auto;">

<img src="/files/ee316_lab_2_truth_table.jpg" alt="EE Lab 2 Truth Table" style="width:75%;text-align:center;margin: auto;">

<img src="/files/ee316_lab_2_circuit_diagram.jpg" alt="EE Lab 2 Circuit Diagram" style="width:75%;text-align:center;margin: auto;">