

================================================================
== Vitis HLS Report for 'xf_QuatizationDithering_17_9_1080_1920_256_1024_1_s'
================================================================
* Date:           Wed Sep  4 19:39:13 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        isppipeline.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  2.587 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+---------+---------+---------+
    |  Latency (cycles) |  Latency (absolute) |      Interval     | Pipeline|
    |   min   |   max   |    min   |    max   |   min   |   max   |   Type  |
    +---------+---------+----------+----------+---------+---------+---------+
    |  2075532|  2075532|  6.849 ms|  6.849 ms|  2075532|  2075532|       no|
    +---------+---------+----------+----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------+----------------------------------------------------+---------+---------+----------+----------+---------+---------+---------+
        |                                                              |                                                    |  Latency (cycles) |  Latency (absolute) |      Interval     | Pipeline|
        |                           Instance                           |                       Module                       |   min   |   max   |    min   |    max   |   min   |   max   |   Type  |
        +--------------------------------------------------------------+----------------------------------------------------+---------+---------+----------+----------+---------+---------+---------+
        |grp_xf_QuatizationDithering_Pipeline_VITIS_LOOP_110_1_fu_54   |xf_QuatizationDithering_Pipeline_VITIS_LOOP_110_1   |     1922|     1922|  6.343 us|  6.343 us|     1922|     1922|       no|
        |grp_xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL_fu_62  |xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL  |  2073605|  2073605|  6.843 ms|  6.843 ms|  2073605|  2073605|       no|
        +--------------------------------------------------------------+----------------------------------------------------+---------+---------+----------+----------+---------+---------+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.23>
ST_1 : Operation 7 [1/1] (1.20ns)   --->   "%p_read_1 = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %p_read1"   --->   Operation 7 'read' 'p_read_1' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 8 [1/1] (1.23ns)   --->   "%offset_buffer_V = alloca i64 1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:104]   --->   Operation 8 'alloca' 'offset_buffer_V' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 9 [1/1] (1.23ns)   --->   "%offset_buffer_V_1 = alloca i64 1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:104]   --->   Operation 9 'alloca' 'offset_buffer_V_1' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 10 [1/1] (1.23ns)   --->   "%offset_buffer_V_2 = alloca i64 1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:104]   --->   Operation 10 'alloca' 'offset_buffer_V_2' <Predicate = true> <Delay = 1.23>

State 2 <SV = 1> <Delay = 2.18>
ST_2 : Operation 11 [1/1] (1.20ns)   --->   "%p_read_2 = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %p_read"   --->   Operation 11 'read' 'p_read_2' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln97 = zext i11 %p_read_1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:97]   --->   Operation 12 'zext' 'zext_ln97' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [2/2] (2.18ns)   --->   "%call_ln0 = call void @xf_QuatizationDithering_Pipeline_VITIS_LOOP_110_1, i11 %p_read_1, i9 %offset_buffer_V_2, i9 %offset_buffer_V_1, i9 %offset_buffer_V"   --->   Operation 13 'call' 'call_ln0' <Predicate = true> <Delay = 2.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 14 [1/1] (0.79ns)   --->   "%add_ln165 = add i12 %zext_ln97, i12 1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:165]   --->   Operation 14 'add' 'add_ln165' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln165 = zext i11 %p_read_2" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:165]   --->   Operation 15 'zext' 'zext_ln165' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln165_1 = zext i12 %add_ln165" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:165]   --->   Operation 16 'zext' 'zext_ln165_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln165 = mul i22 %zext_ln165, i22 %zext_ln165_1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:165]   --->   Operation 17 'mul' 'mul_ln165' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 0.53>
ST_3 : Operation 18 [1/2] (0.00ns)   --->   "%call_ln0 = call void @xf_QuatizationDithering_Pipeline_VITIS_LOOP_110_1, i11 %p_read_1, i9 %offset_buffer_V_2, i9 %offset_buffer_V_1, i9 %offset_buffer_V"   --->   Operation 18 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 19 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln165 = mul i22 %zext_ln165, i22 %zext_ln165_1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:165]   --->   Operation 19 'mul' 'mul_ln165' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.53>
ST_4 : Operation 20 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln165 = mul i22 %zext_ln165, i22 %zext_ln165_1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:165]   --->   Operation 20 'mul' 'mul_ln165' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 21 'wait' 'empty' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 22 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln165 = mul i22 %zext_ln165, i22 %zext_ln165_1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:165]   --->   Operation 22 'mul' 'mul_ln165' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 23 [2/2] (0.00ns)   --->   "%call_ln165 = call void @xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL, i22 %mul_ln165, i24 %aecin_data245, i9 %offset_buffer_V_2, i9 %offset_buffer_V_1, i11 %p_read_1, i9 %offset_buffer_V, i12 %add_ln165, i30 %lsc_out_data243" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:165]   --->   Operation 23 'call' 'call_ln165' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %aecin_data245, void @empty_36, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i30 %lsc_out_data243, void @empty_36, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 26 [1/2] (0.00ns)   --->   "%call_ln165 = call void @xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL, i22 %mul_ln165, i24 %aecin_data245, i9 %offset_buffer_V_2, i9 %offset_buffer_V_1, i11 %p_read_1, i9 %offset_buffer_V, i12 %add_ln165, i30 %lsc_out_data243" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:165]   --->   Operation 26 'call' 'call_ln165' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 27 [1/1] (0.00ns)   --->   "%ret_ln252 = ret" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_quantizationdithering.hpp:252]   --->   Operation 27 'ret' 'ret_ln252' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ lsc_out_data243]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ aecin_data245]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read_1          (read         ) [ 0011111]
offset_buffer_V   (alloca       ) [ 0011111]
offset_buffer_V_1 (alloca       ) [ 0011111]
offset_buffer_V_2 (alloca       ) [ 0011111]
p_read_2          (read         ) [ 0000000]
zext_ln97         (zext         ) [ 0000000]
add_ln165         (add          ) [ 0001111]
zext_ln165        (zext         ) [ 0001110]
zext_ln165_1      (zext         ) [ 0001110]
call_ln0          (call         ) [ 0000000]
empty             (wait         ) [ 0000000]
mul_ln165         (mul          ) [ 0000001]
specinterface_ln0 (specinterface) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
call_ln165        (call         ) [ 0000000]
ret_ln252         (ret          ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="lsc_out_data243">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lsc_out_data243"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="aecin_data245">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aecin_data245"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i11"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xf_QuatizationDithering_Pipeline_VITIS_LOOP_110_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_36"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1004" name="offset_buffer_V_alloca_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="1" slack="0"/>
<pin id="32" dir="1" index="1" bw="9" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="offset_buffer_V/1 "/>
</bind>
</comp>

<comp id="34" class="1004" name="offset_buffer_V_1_alloca_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="1" slack="0"/>
<pin id="36" dir="1" index="1" bw="9" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="offset_buffer_V_1/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="offset_buffer_V_2_alloca_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="9" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="offset_buffer_V_2/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="p_read_1_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="11" slack="0"/>
<pin id="44" dir="0" index="1" bw="11" slack="0"/>
<pin id="45" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="p_read_2_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="11" slack="0"/>
<pin id="50" dir="0" index="1" bw="11" slack="0"/>
<pin id="51" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_2/2 "/>
</bind>
</comp>

<comp id="54" class="1004" name="grp_xf_QuatizationDithering_Pipeline_VITIS_LOOP_110_1_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="0" slack="0"/>
<pin id="56" dir="0" index="1" bw="11" slack="1"/>
<pin id="57" dir="0" index="2" bw="9" slack="2147483647"/>
<pin id="58" dir="0" index="3" bw="9" slack="2147483647"/>
<pin id="59" dir="0" index="4" bw="9" slack="2147483647"/>
<pin id="60" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="62" class="1004" name="grp_xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="0" slack="0"/>
<pin id="64" dir="0" index="1" bw="22" slack="0"/>
<pin id="65" dir="0" index="2" bw="24" slack="0"/>
<pin id="66" dir="0" index="3" bw="9" slack="2147483647"/>
<pin id="67" dir="0" index="4" bw="9" slack="2147483647"/>
<pin id="68" dir="0" index="5" bw="11" slack="4"/>
<pin id="69" dir="0" index="6" bw="9" slack="2147483647"/>
<pin id="70" dir="0" index="7" bw="12" slack="3"/>
<pin id="71" dir="0" index="8" bw="30" slack="0"/>
<pin id="72" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln165/5 "/>
</bind>
</comp>

<comp id="76" class="1004" name="zext_ln97_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="11" slack="1"/>
<pin id="78" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln97/2 "/>
</bind>
</comp>

<comp id="79" class="1004" name="add_ln165_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="11" slack="0"/>
<pin id="81" dir="0" index="1" bw="1" slack="0"/>
<pin id="82" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln165/2 "/>
</bind>
</comp>

<comp id="85" class="1004" name="zext_ln165_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="11" slack="0"/>
<pin id="87" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln165/2 "/>
</bind>
</comp>

<comp id="89" class="1004" name="zext_ln165_1_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="12" slack="0"/>
<pin id="91" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln165_1/2 "/>
</bind>
</comp>

<comp id="93" class="1007" name="grp_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="11" slack="0"/>
<pin id="95" dir="0" index="1" bw="12" slack="0"/>
<pin id="96" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln165/2 "/>
</bind>
</comp>

<comp id="100" class="1005" name="p_read_1_reg_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="11" slack="1"/>
<pin id="102" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_read_1 "/>
</bind>
</comp>

<comp id="107" class="1005" name="add_ln165_reg_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="12" slack="3"/>
<pin id="109" dir="1" index="1" bw="12" slack="3"/>
</pin_list>
<bind>
<opset="add_ln165 "/>
</bind>
</comp>

<comp id="112" class="1005" name="zext_ln165_reg_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="22" slack="1"/>
<pin id="114" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln165 "/>
</bind>
</comp>

<comp id="117" class="1005" name="zext_ln165_1_reg_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="22" slack="1"/>
<pin id="119" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln165_1 "/>
</bind>
</comp>

<comp id="122" class="1005" name="mul_ln165_reg_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="22" slack="1"/>
<pin id="124" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln165 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="33"><net_src comp="10" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="37"><net_src comp="10" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="41"><net_src comp="10" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="46"><net_src comp="8" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="2" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="52"><net_src comp="8" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="0" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="61"><net_src comp="12" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="73"><net_src comp="18" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="74"><net_src comp="6" pin="0"/><net_sink comp="62" pin=2"/></net>

<net id="75"><net_src comp="4" pin="0"/><net_sink comp="62" pin=8"/></net>

<net id="83"><net_src comp="76" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="84"><net_src comp="14" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="88"><net_src comp="48" pin="2"/><net_sink comp="85" pin=0"/></net>

<net id="92"><net_src comp="79" pin="2"/><net_sink comp="89" pin=0"/></net>

<net id="97"><net_src comp="85" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="98"><net_src comp="89" pin="1"/><net_sink comp="93" pin=1"/></net>

<net id="99"><net_src comp="93" pin="2"/><net_sink comp="62" pin=1"/></net>

<net id="103"><net_src comp="42" pin="2"/><net_sink comp="100" pin=0"/></net>

<net id="104"><net_src comp="100" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="105"><net_src comp="100" pin="1"/><net_sink comp="54" pin=1"/></net>

<net id="106"><net_src comp="100" pin="1"/><net_sink comp="62" pin=5"/></net>

<net id="110"><net_src comp="79" pin="2"/><net_sink comp="107" pin=0"/></net>

<net id="111"><net_src comp="107" pin="1"/><net_sink comp="62" pin=7"/></net>

<net id="115"><net_src comp="85" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="116"><net_src comp="112" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="120"><net_src comp="89" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="121"><net_src comp="117" pin="1"/><net_sink comp="93" pin=1"/></net>

<net id="125"><net_src comp="93" pin="2"/><net_sink comp="122" pin=0"/></net>

<net id="126"><net_src comp="122" pin="1"/><net_sink comp="62" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: aecin_data245 | {5 6 }
 - Input state : 
	Port: xf_QuatizationDithering<17, 9, 1080, 1920, 256, 1024, 1> : p_read | {2 }
	Port: xf_QuatizationDithering<17, 9, 1080, 1920, 256, 1024, 1> : p_read1 | {1 }
	Port: xf_QuatizationDithering<17, 9, 1080, 1920, 256, 1024, 1> : lsc_out_data243 | {5 6 }
  - Chain level:
	State 1
	State 2
		add_ln165 : 1
		zext_ln165_1 : 2
		mul_ln165 : 3
	State 3
	State 4
	State 5
		call_ln165 : 1
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                        Functional Unit                       |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|
|   call   |  grp_xf_QuatizationDithering_Pipeline_VITIS_LOOP_110_1_fu_54 |    0    |    0    |    11   |    29   |
|          | grp_xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL_fu_62 |    0    |  1.281  |   374   |   632   |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|
|    add   |                        add_ln165_fu_79                       |    0    |    0    |    0    |    18   |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|
|    mul   |                           grp_fu_93                          |    1    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|
|   read   |                      p_read_1_read_fu_42                     |    0    |    0    |    0    |    0    |
|          |                      p_read_2_read_fu_48                     |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|
|          |                        zext_ln97_fu_76                       |    0    |    0    |    0    |    0    |
|   zext   |                       zext_ln165_fu_85                       |    0    |    0    |    0    |    0    |
|          |                      zext_ln165_1_fu_89                      |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                              |    1    |  1.281  |   385   |   679   |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|

Memories:
+-----------------+--------+--------+--------+--------+
|                 |  BRAM  |   FF   |   LUT  |  URAM  |
+-----------------+--------+--------+--------+--------+
| offset_buffer_V |    1   |    0   |    0   |    0   |
|offset_buffer_V_1|    1   |    0   |    0   |    0   |
|offset_buffer_V_2|    1   |    0   |    0   |    0   |
+-----------------+--------+--------+--------+--------+
|      Total      |    3   |    0   |    0   |    0   |
+-----------------+--------+--------+--------+--------+

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|  add_ln165_reg_107 |   12   |
|  mul_ln165_reg_122 |   22   |
|  p_read_1_reg_100  |   11   |
|zext_ln165_1_reg_117|   22   |
| zext_ln165_reg_112 |   22   |
+--------------------+--------+
|        Total       |   89   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------------------------------------|------|------|------|--------||---------||---------|
|                             Comp                             |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------------------------------------|------|------|------|--------||---------||---------|
| grp_xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL_fu_62 |  p1  |   2  |  22  |   44   ||    9    |
|                           grp_fu_93                          |  p0  |   2  |  11  |   22   ||    9    |
|                           grp_fu_93                          |  p1  |   2  |  12  |   24   ||    9    |
|--------------------------------------------------------------|------|------|------|--------||---------||---------|
|                             Total                            |      |      |      |   90   ||  1.281  ||    27   |
|--------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    1   |    1   |   385  |   679  |    -   |
|   Memory  |    3   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    1   |    -   |   27   |    -   |
|  Register |    -   |    -   |    -   |   89   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    3   |    1   |    2   |   474  |   706  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
