;--------------------------------------------------------------------------
;
;
;   PEEDI target configuration file for PowerPC MPC8349 processor
;
;   Ronetix GmbH
;
;   Supported devices   : MPC8349
;
;   Board               : MPC8349E-mITX
;
;   Revision            : 1.0
;
;   Date                : April 28, 2008
;
; The file is delivered "AS IS" without warranty or condition of any
; kind, either express, implied or statutory. This includes without
; limitation any warranty or condition with respect to merchantability or
; fitness for any particular purpose, or against the infringements of
; intellectual property rights of others.
;
;--------------------------------------------------------------------------

;--------------------------------------------------------------------------
; The following section contains licenses that are required for PEEDI
; to operate.
;
; These licenses must be filled before using this file.
;
;   Example:
;       [LICENSE]
;       KEY         = UPDATE_24MAY2007, 1111-1111-1111-1
;       KEY         = ARM7,             2222-2222-2222-2
;
; The minimum required licenses are provided when PEEDI is purchased
; and are printed on the bottom side of PEEDI.
;

[LICENSE]
KEY=UPDATE_25APR2009, 1111-1111-1111-1
KEY=MPC8300,          2222-2222-2222-2
KEY=GDB_REMOTE,       3333-3333-3333-3

; The license keys for one or more PEEDIs can be loaded from an external file
; FILE = tftp://192.168.3.1/licenses.txt
;-------------------------------------------------------------------------------

[DEBUGGER]
PROTOCOL                = gdb_remote
REMOTE_PORT             = 2000              ; TCP/IP port
GDB_READ_INGNORE_TIME   = 3000

[TARGET]
PLATFORM                = MPC8300           ; platform is PowerPC

[PLATFORM_MPC8300]
JTAG_CHAIN              = 8                 ; list of IR lenght of all TAP controller in JTAG chain
JTAG_CLOCK              = 20000             ; JTAG Clock in [kHz] - 10kHz jtag clock for init operations and 16MHz for normal work
TRST_TYPE               = PUSHPULL          ; type of TRST output: OPENDRAIN or PUSHPULL
RESET_TIME              = 500               ; lenght of RESET pulse in ms; 0 means no RESET
WAKEUP_TIME             = 500

CORE0                   = MPC8349           ; TAP is PowerPC CPU
CORE0_INIT              = INIT_MPC8349IXT
CORE0_STARTUP_MODE      = reset
CORE0_BOOT_ADDR         = 0xFFF00100

; Reset Configuration words: Hi, Lo registers
; The bit order differs from the Freescale's User Manual:
;   arg1 bit31 - PCIHOST
;   arg1 bit30 - PCI64
;   arg1 bit29 - PCIARB
;   ....................
;   arg2 bit31 - LBCM
;   arg2 bit30 - DDRCM
;   ..................
;
; If you want to set RCWHR bit-0 (PCIHOST) and RCWLR bit-1 (DDRCM) regarding
; the Freescale's User Manual, you should use: CORE0_RCW = 0x80000000, 0x40000000
;
CORE0_RCW               = 0x84600000, 0x04040000 ; arg1, arg2: override reset configuration words
CORE0_MMU_PTBASE        = 0x000000F0
CORE0_BREAKMODE         = soft              ; breakpoint mode:
CORE0_ENDIAN            = big               ; core is little endian
CORE0_FLASH0            = FLASH0_EN29LV640
CORE0_FLASH1            = FLASH1_EN29LV640
CORE0_WORKSPACE_ADDR    = 0x00000000        ; start address of workspace for flash programmer
CORE0_WORKSPACE_LEN     = 0x10600           ; length of workspace in bytes 1.5KB agent + 8KB data buffer (min. 2048(0x800) bytes)

; Default path to be used if only a file name (without the full path) is
; provided to a PEEDI command or for the FILE parameter in the Flash sections
; Examples:
;   In a console:
;      "flash prog tftp://192.168.3.1/image.elf"
;            is equal to
;      "flash prog image.elf"
;
;   In a Flash Profile:
;      FILE="tftp://192.168.3.1/image.bin", BIN, 0
;            is equal to
;      FILE="image.bin", BIN, 0
;
CORE0_PATH  = "tftp://192.168.3.1"
;CORE0_PATH  = "card://"

CORE0_FILE              = "myfile.bin", BIN, 0x2000000 ; default file

[INIT_MPC8349IXT]
mem write 0xff400020 0xff400000         ; LBLAWBAR0  - begining at 0xff400000
mem write 0xff400028 0xf8000000         ; LBLAWBAR1  - begining at 0xf8000000
mem write 0xff40002c 0x8000001a         ; LBLAWAR1   - enable, size = 128MB
mem write 0xff400060 0x80000000         ; PCILAWBAR0 - begining at 0x80000000
mem write 0xff400064 0x8000001c         ; PCILAWAR0  - enable, size = 512MB
mem write 0xff400068 0xa0000000         ; PCILAWBAR1 - begining at 0xa0000000
mem write 0xff40006c 0x8000001c         ; PCILAWAR1  - enable, size = 512MB
mem write 0xff4000a0 0x00000000         ; DDRLAWBAR0 - begining at 0x00000000
mem write 0xff4000a4 0x8000001b         ; DDRLAWAR0  - enable, size = 256MB
mem write 0xff4000a8 0x10000000         ; DDRLAWBAR1 - begining at 0x10000000
mem write 0xff4000ac 0x8000001b         ; DDRLAWAR1  - enable, size = 256MB
mem write 0xff402000 0x00000007         ; 0x00000000 - 0x07FFFFFF
mem write 0xff402080 0x80000102
mem write 0xff402108 0x37324321
mem write 0xff40210C 0x00000800
mem write 0xff402110 0x42000000
mem write 0xff402118 0x00000022
mem write 0xff402124 0x04060100
mem write 0xff402130 0x82000000
wait 300
mem write 0xff402110 0xc2000000

mem write 0xff405000 0xfe001001         ; BR0 base address at 0xFE000000, port size 16 bit, GPCM, valid
mem write 0xff405004 0xff006ff7         ; OR0 16MB flash size (two 8M), 15 w.s., timing relaxed
mem write 0xff405008 0xf8000801         ; BR1 base address at 0xFE400000, port size 8 bit, GPCM, valid
mem write 0xff40500c 0xfffe09ff         ; OR1 128KB size, 15 w.s., timing relaxed, external TA
mem write 0xff405014 0xffe0ef97         ; OR2 128KB size
mem write 0xff405010 0xf8000801         ; BR2 base address at 0xF8000000, port size 8 bit, GPCM, valid
mem write 0xff4050d0 0x00000000
mem write 0xff4050d4 0x00030004
mem write 0xff400800 0x00000000         ; ACR

set msr 0                               ; let the interupt vectors point to valid RAM

[FLASH0_EN29LV640]
CHIP                = EN29LV640         ; flash chip
ACCESS_METHOD       = AGENT             ; program method auto
CHECK_ID            = NO                ; check chip ID
CHIP_WIDTH          = 16                ; chip is in 16 bit configuration
CHIP_COUNT          = 1                 ; one chip is used
BASE_ADDR           = 0xFE000000        ; chip is mapped at 0x1000000
FILE                = "myfile", BIN, 0xFE000000 ; file to program
AUTO_ERASE          = NO                ; erase before program
AUTO_LOCK           = NO                ; lock after program

[FLASH1_EN29LV640]
CHIP                = EN29LV640         ; flash chip
ACCESS_METHOD       = AGENT             ; program method auto
CHECK_ID            = NO                ; check chip ID
CHIP_WIDTH          = 16                ; chip is in 16 bit configuration
CHIP_COUNT          = 1                 ; one chip is used
BASE_ADDR           = 0xFE800000        ; chip is mapped at 0x1000000
FILE                = "myfile.bin", BIN, 0xFE800000 ; file to program
AUTO_ERASE          = NO                ; erase before program
AUTO_LOCK           = NO                ; lock after program

[SERIAL]                                ; serial port configuration
BAUD                = 115200
STOP_BITS           = 1
PARITY              = NONE
TCP_PORT            = 0

[TELNET]
PROMPT              = "mpc8349> "       ; telnet prompt
;BACKSPACE          = 127               ; comment out for autodetect

[DISPLAY]
BRIGHTNESS          = 20                ; LED indicator brightness
VOLUME              = 100               ; zummer volume

[ACTIONS]                               ; user defined scripts
1 = erase
2 = prog

[erase]                                 ; erase flash
flash erase

[prog]                                  ; program flash
flash program
