---
title: ARM架构版本及处理器系列详细介绍
password: www
abstract: 'Welcome to my blog, enter password to read.'
message: 'Welcome to my blog, enter password to read.'
date: 2022-02-26 13:58:34
tags:
categories:
---

# ARM架构版本及处理器系列详细介绍

<!-- TOC -->

- [ARM架构版本及处理器系列详细介绍](#arm架构版本及处理器系列详细介绍)
	- [1. ARM发展](#1-arm发展)
	- [2. ARM版本](#2-arm版本)
	- [3. ARM系列说明](#3-arm系列说明)
		- [3.1 ARM7系列](#31-arm7系列)
		- [3.2 ARM9系列](#32-arm9系列)
		- [3.3 ARM11系列](#33-arm11系列)
		- [3.4 Cortex-R系列](#34-cortex-r系列)
		- [3.5 Cortex-M系列](#35-cortex-m系列)
		- [3.6 Cortex-A系列](#36-cortex-a系列)
	- [4. ARM 内核时间表](#4-arm-内核时间表)
	- [5. ARM第三方设计公司](#5-arm第三方设计公司)

<!-- /TOC -->

## 1. ARM发展

  ARM是Advanced RISC Machine的缩写，即进阶精简指令集机器。arm更早称为Acorn RISC Machine，是一个32位精简指令集（RISC）处理器架构。也有基于ARM设计的派生产品，主要产品包括Marvell的XScale架构和和德州仪器的OMAP系列。ARM家族中32位嵌入式处理器占比达75%，由于ARM的低功耗特性，被广泛反应于移动通信领域、便携式设备等领域。

1983年Acorn电脑公司（Acorn Computers Ltd）开始开发一颗主要用于路由器的Conexant ARM处理器，由Roger Wilson和Steve Furber带领团队，着手开发一种新架构，类似进阶的MOS Technology 6502处理器。Acorn有一大堆建构在6502架构上的电脑。该团队在1985年时开发出ARM1 Sample版，并于次年量产了ARM2，ARM2具有32位的数据总线、26位的寻址空间，并提供64 Mbyte的寻址范围与16个32-bit的暂存器。

在1980年代晚期，苹果电脑开始与Acorn合作开发新版的ARM核心。1990年将设计团队另组成一间名为安谋国际科技（Advanced RISC Machines Ltd.）的新公司,。1991年首版ARM6出样，然后苹果电脑使用ARM6架构的ARM 610来当作他们Apple Newton PDA的基础。在1994年，Acorn使用ARM 610做为他们Risc PC电脑内的CPU。

ARM是一家微处理器行业的知名企业，该企业设计了大量高性能、廉价、耗能低的RISC （精简指令集）处理器，它只设计芯片而不生产。ARM的经营模式在于出售其知识产权核（IP core），将技术授权给世界上许多著名的半导体、软件和OEM厂商，并提供技术服务。

ARM的版本分为两类，一个是内核版本，一个处理器版本。内核版本也就是ARM架构，如ARMv1、ARMv2、ARMv3、ARMv4、ARMv5、ARMv6、ARMv7、ARMv8等。处理器版本也就是ARM处理器，如ARM1、ARM9、ARM11、ARM Cortex-A（A7、A9、A15），ARM Cortex-M（M1、M3、M4）、ARM Cortex-R，这个也是我们通常意义上所指的ARM版本。


## 2. ARM版本

ARM版本信息简化表如下表所示。

| 内核（架构）版本 | 处理器版本                                     |
|------------------|------------------------------------------------|
| ARMv1            | ARM1                                           |
| ARMv2            | ARM2、ARM3                                     |
| ARMv3            | ARM6、ARM7                                     |
| ARMv4            | StrongARM、ARM7TDMI、ARM9TDMI                  |
| ARMv5            | ARM7EJ、ARM9E、ARM10E、XScale                  |
| ARMv6            | ARM11、ARM Cortex-M                            |
| ARMv7            | ARM Cortex-A、ARM Cortex-M、ARM Cortex-R       |
| ARMv8            | ARM Cortex-A30、ARM Cortex-A50、ARM Cortex-A70 |

[ARM版本信息详细表](https://en.wikipedia.org/wiki/List_of_ARM_microarchitectures)

|   Product family  |  ARM architecture  |    Processor   |                                                                                                                                                                                           Feature                                                                                                                                                                                           |                                                      Cache (I / D), MMU                                                      |                                     Typical MIPS @ MHz                                     | Reference |
|:-----------------:|:------------------:|:--------------:|:-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------:|:----------------------------------------------------------------------------------------------------------------------------:|:------------------------------------------------------------------------------------------:|:---------:|
|        ARM1       |        ARMv1       |      ARM1      |                                                                                                                                                                                     First implementation                                                                                                                                                                                    |                                                             None                                                             |                                                                                            |           |
|        ARM2       |        ARMv2       |      ARM2      |                                                                                                                                                                          ARMv2 added the MUL (multiply) instruction                                                                                                                                                                         |                                                             None                                                             |                                4 MIPS @ 8 MHz 0.33 DMIPS/MHz                               |           |
|                   |       ARMv2a       |     ARM250     |                                                                                                                                             Integrated MEMC (MMU), graphics and I/O processor. ARMv2a added the SWP and SWPB (swap) instructions                                                                                                                                            |                                                         None, MEMC1a                                                         |                                       7 MIPS @ 12 MHz                                      |           |
|        ARM3       |       ARMv2a       |      ARM3      |                                                                                                                                                                                First integrated memory cache                                                                                                                                                                                |                                                         4 KB unified                                                         |                               12 MIPS @ 25 MHz 0.50 DMIPS/MHz                              |           |
|        ARM6       |        ARMv3       |      ARM60     |                                                                                                                              ARMv3 first to support 32-bit memory address space (previously 26-bit). ARMv3M first added long multiply instructions (32x32=64).                                                                                                                              |                                                             None                                                             |                                      10 MIPS @ 12 MHz                                      |           |
|                   |                    |     ARM600     |                                                                                                                                                             As ARM60, cache and coprocessor bus (for FPA10 floating-point unit)                                                                                                                                                             |                                                         4 KB unified                                                         |                                      28 MIPS @ 33 MHz                                      |           |
|                   |                    |     ARM610     |                                                                                                                                                                             As ARM60, cache, no coprocessor bus                                                                                                                                                                             |                                                         4 KB unified                                                         |                               17 MIPS @ 20 MHz 0.65 DMIPS/MHz                              |    [4]    |
|        ARM7       |        ARMv3       |     ARM700     |                                                                                                                                                                                                                                                                                                                                                                                             |                                                         8 KB unified                                                         |                                           40 MHz                                           |           |
|                   |                    |     ARM710     |                                                                                                                                                                                As ARM700, no coprocessor bus                                                                                                                                                                                |                                                         8 KB unified                                                         |                                           40 MHz                                           |    [5]    |
|                   |                    |     ARM710a    |                                                                                                                                                                                          As ARM710                                                                                                                                                                                          |                                                         8 KB unified                                                         |                                    40 MHz 0.68 DMIPS/MHz                                   |           |
|       ARM7T       |       ARMv4T       |  ARM7TDMI(-S)  |                                                                                                                                                          3-stage pipeline, Thumb, ARMv4 first to drop legacy ARM 26-bit addressing                                                                                                                                                          |                                                             None                                                             |                            15 MIPS @ 16.8 MHz 63 DMIPS @ 70 MHz                            |           |
|                   |                    |     ARM710T    |                                                                                                                                                                                      As ARM7TDMI, cache                                                                                                                                                                                     |                                                       8 KB unified, MMU                                                      |                                      36 MIPS @ 40 MHz                                      |           |
|                   |                    |     ARM720T    |                                                                                                                                                                                      As ARM7TDMI, cache                                                                                                                                                                                     |                                  8 KB unified, MMU with FCSE (Fast Context Switch Extension)                                 |                                     60 MIPS @ 59.8 MHz                                     |           |
|                   |                    |     ARM740T    |                                                                                                                                                                                      As ARM7TDMI, cache                                                                                                                                                                                     |                                                              MPU                                                             |                                                                                            |           |
|       ARM7EJ      |      ARMv5TEJ      |    ARM7EJ-S    |                                                                                                                                                               5-stage pipeline, Thumb, Jazelle DBX, enhanced DSP instructions                                                                                                                                                               |                                                             None                                                             |                                                                                            |           |
|        ARM8       |        ARMv4       |     ARM810     |                                                                                                                                                             5-stage pipeline, static branch prediction, double-bandwidth memory                                                                                                                                                             |                                                       8 KB unified, MMU                                                      |                               84 MIPS @ 72 MHz 1.16 DMIPS/MHz                              |   [6][7]  |
|       ARM9T       |       ARMv4T       |    ARM9TDMI    |                                                                                                                                                                                   5-stage pipeline, Thumb                                                                                                                                                                                   |                                                             None                                                             |                                                                                            |           |
|                   |                    |     ARM920T    |                                                                                                                                                                                      As ARM9TDMI, cache                                                                                                                                                                                     |                                 16 KB / 16 KB, MMU with FCSE (Fast Context Switch Extension)                                 |                                     200 MIPS @ 180 MHz                                     |    [8]    |
|                   |                    |     ARM922T    |                                                                                                                                                                                     As ARM9TDMI, caches                                                                                                                                                                                     |                                                       8 KB / 8 KB, MMU                                                       |                                                                                            |           |
|                   |                    |     ARM940T    |                                                                                                                                                                                     As ARM9TDMI, caches                                                                                                                                                                                     |                                                       4 KB / 4 KB, MPU                                                       |                                                                                            |           |
|       ARM9E       |       ARMv5TE      |    ARM946E-S   |                                                                                                                                                                           Thumb, enhanced DSP instructions, caches                                                                                                                                                                          |                                            Variable, tightly coupled memories, MPU                                           |                                                                                            |           |
|                   |                    |    ARM966E-S   |                                                                                                                                                                               Thumb, enhanced DSP instructions                                                                                                                                                                              |                                                        No cache, TCMs                                                        |                                                                                            |           |
|                   |                    |    ARM968E-S   |                                                                                                                                                                                         As ARM966E-S                                                                                                                                                                                        |                                                        No cache, TCMs                                                        |                                                                                            |           |
|                   |      ARMv5TEJ      |   ARM926EJ-S   |                                                                                                                                                                        Thumb, Jazelle DBX, enhanced DSP instructions                                                                                                                                                                        |                                                      Variable, TCMs, MMU                                                     |                                     220 MIPS @ 200 MHz                                     |           |
|                   |       ARMv5TE      |    ARM996HS    |                                                                                                                                                                              Clockless processor, as ARM966E-S                                                                                                                                                                              |                                                     No caches, TCMs, MPU                                                     |                                                                                            |           |
|       ARM10E      |       ARMv5TE      |    ARM1020E    |                                                                                                                                                                  6-stage pipeline, Thumb, enhanced DSP instructions, (VFP)                                                                                                                                                                  |                                                      32 KB / 32 KB, MMU                                                      |                                                                                            |           |
|                   |                    |    ARM1022E    |                                                                                                                                                                                         As ARM1020E                                                                                                                                                                                         |                                                      16 KB / 16 KB, MMU                                                      |                                                                                            |           |
|                   |      ARMv5TEJ      |   ARM1026EJ-S  |                                                                                                                                                                     Thumb, Jazelle DBX, enhanced DSP instructions, (VFP)                                                                                                                                                                    |                                                     Variable, MMU or MPU                                                     |                                                                                            |           |
|       ARM11       |        ARMv6       |  ARM1136J(F)-S |                                                                                                                                            8-stage pipeline, SIMD, Thumb, Jazelle DBX, (VFP), enhanced DSP instructions, unaligned memory access                                                                                                                                            |                                                         Variable, MMU                                                        |                         740 @ 532–665 MHz (i.MX31 SoC), 400–528 MHz                        |    [9]    |
|                   |       ARMv6T2      | ARM1156T2(F)-S |                                                                                                                                                              9-stage pipeline, SIMD, Thumb-2, (VFP), enhanced DSP instructions                                                                                                                                                              |                                                         Variable, MPU                                                        |                                                                                            |    [10]   |
|                   |       ARMv6Z       | ARM1176JZ(F)-S |                                                                                                                                                                                      As ARM1136EJ(F)-S                                                                                                                                                                                      |                                                   Variable, MMU + TrustZone                                                  |                 965 DMIPS @ 772 MHz, up to 2,600 DMIPS with four processors                |    [11]   |
|                   |       ARMv6K       |   ARM11MPCore  |                                                                                                                                                                               As ARM1136EJ(F)-S, 1–4 core SMP                                                                                                                                                                               |                                                         Variable, MMU                                                        |                                                                                            |           |
|     SecurCore     |       ARMv6-M      |      SC000     |                                                                                                                                                                                         As Cortex-M0                                                                                                                                                                                        |                                                                                                                              |                                        0.9 DMIPS/MHz                                       |           |
|                   |       ARMv4T       |      SC100     |                                                                                                                                                                                         As ARM7TDMI                                                                                                                                                                                         |                                                                                                                              |                                                                                            |           |
|                   |       ARMv7-M      |      SC300     |                                                                                                                                                                                         As Cortex-M3                                                                                                                                                                                        |                                                                                                                              |                                       1.25 DMIPS/MHz                                       |           |
|      Cortex-M     |       ARMv6-M      |    Cortex-M0   |                                                                                                                  Microcontroller profile, most Thumb + some Thumb-2,[12] hardware multiply instruction (optional small), optional system timer, optional bit-banding memory                                                                                                                 |                                                Optional cache, no TCM, no MPU                                                |                                       0.84 DMIPS/MHz                                       |    [13]   |
|                   |                    |   Cortex-M0+   |                                                                                                                  Microcontroller profile, most Thumb + some Thumb-2,[12] hardware multiply instruction (optional small), optional system timer, optional bit-banding memory                                                                                                                 |                                      Optional cache, no TCM, optional MPU with 8 regions                                     |                                       0.93 DMIPS/MHz                                       |    [14]   |
|                   |                    |    Cortex-M1   |                                                                                               Microcontroller profile, most Thumb + some Thumb-2,[12] hardware multiply instruction (optional small), OS option adds SVC / banked stack pointer, optional system timer, no bit-banding memory                                                                                               |                                   Optional cache, 0–1024 KB I-TCM, 0–1024 KB D-TCM, no MPU                                   |                 136 DMIPS @ 170 MHz,[15] (0.8 DMIPS/MHz FPGA-dependent)[16]                |    [17]   |
|                   |       ARMv7-M      |    Cortex-M3   |                                                                                                                                       Microcontroller profile, Thumb / Thumb-2, hardware multiply and divide instructions, optional bit-banding memory                                                                                                                                      |                                      Optional cache, no TCM, optional MPU with 8 regions                                     |                                       1.25 DMIPS/MHz                                       |    [18]   |
|                   |      ARMv7E-M      |    Cortex-M4   |                                                                                                               Microcontroller profile, Thumb / Thumb-2 / DSP / optional VFPv4-SP single-precision FPU, hardware multiply and divide instructions, optional bit-banding memory                                                                                                               |                                      Optional cache, no TCM, optional MPU with 8 regions                                     |                                 1.25 DMIPS/MHz (1.27 w/FPU)                                |    [19]   |
|                   |                    |    Cortex-M7   |                                                                                                                          Microcontroller profile, Thumb / Thumb-2 / DSP / optional VFPv5 single and double precision FPU, hardware multiply and divide instructions                                                                                                                         | 0−64 KB I-cache, 0−64 KB D-cache, 0–16 MB I-TCM, 0–16 MB D-TCM (all these w/optional ECC), optional MPU with 8 or 16 regions |                                       2.14 DMIPS/MHz                                       |    [20]   |
|                   |  ARMv8-M Baseline  |   Cortex-M23   |                                                                                                                                                          Microcontroller profile, Thumb-1 (most), Thumb-2 (some), Divide, TrustZone                                                                                                                                                         |                                     Optional cache, no TCM, optional MPU with 16 regions                                     |                                       0.99 DMIPS/MHz                                       |    [21]   |
|                   |  ARMv8-M Mainline  |   Cortex-M33   |                                                                                                                                             Microcontroller profile, Thumb-1, Thumb-2, Saturated, DSP, Divide, FPU (SP), TrustZone, Co-processor                                                                                                                                            |                                     Optional cache, no TCM, optional MPU with 16 regions                                     |                                       1.50 DMIPS/MHz                                       |    [22]   |
|                   |                    |   Cortex-M35P  |                                                                                                                                             Microcontroller profile, Thumb-1, Thumb-2, Saturated, DSP, Divide, FPU (SP), TrustZone, Co-processor                                                                                                                                            |                      Built-in cache (with option 2–16 KB), I-cache, no TCM, optional MPU with 16 regions                     |                                       1.50 DMIPS/MHz                                       |    [23]   |
|                   | ARMv8.1-M Mainline |   Cortex-M55   |                                                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                              |                                                                                            |    [24]   |
|      Cortex-R     |       ARMv7-R      |    Cortex-R4   |                                                                           Real-time profile, Thumb / Thumb-2 / DSP / optional VFPv3 FPU, hardware multiply and optional divide instructions, optional parity & ECC for internal buses / cache / TCM, 8-stage pipeline dual-core running lockstep with fault logic                                                                           |                               0–64 KB / 0–64 KB, 0–2 of 0–8 MB TCM, opt. MPU with 8/12 regions                               |                                     1.67 DMIPS/MHz[25]                                     |    [26]   |
|                   |                    |    Cortex-R5   |              Real-time profile, Thumb / Thumb-2 / DSP / optional VFPv3 FPU and precision, hardware multiply and optional divide instructions, optional parity & ECC for internal buses / cache / TCM, 8-stage pipeline dual-core running lock-step with fault logic / optional as 2 independent cores, low-latency peripheral port (LLPP), accelerator coherency port (ACP)[27]             |                               0–64 KB / 0–64 KB, 0–2 of 0–8 MB TCM, opt. MPU with 12/16 regions                              |                                     1.67 DMIPS/MHz[25]                                     |    [28]   |
|                   |                    |    Cortex-R7   | Real-time profile, Thumb / Thumb-2 / DSP / optional VFPv3 FPU and precision, hardware multiply and optional divide instructions, optional parity & ECC for internal buses / cache / TCM, 11-stage pipeline dual-core running lock-step with fault logic / out-of-order execution / dynamic register renaming / optional as 2 independent cores, low-latency peripheral port (LLPP), ACP[27] |                                0–64 KB / 0–64 KB, ? of 0–128 KB TCM, opt. MPU with 16 regions                                |                                     2.50 DMIPS/MHz[25]                                     |    [29]   |
|                   |                    |    Cortex-R8   |                                                                                                                                                                                             TBD                                                                                                                                                                                             |                                0–64 KB / 0–64 KB L1, 0–1 / 0–1 MB TCM, opt MPU with 24 regions                               |                                     2.50 DMIPS/MHz[25]                                     |    [30]   |
|                   |       ARMv8-R      |   Cortex-R52   |                                                                                                                                                                                             TBD                                                                                                                                                                                             |                              0–32 KB / 0–32 KB L1, 0–1 / 0–1 MB TCM, opt MPU with 24+24 regions                              |                                     2.16 DMIPS/MHz[31]                                     |    [32]   |
|                   |                    |   Cortex-R82   |                                                                                                                                                                                             TBD                                                                                                                                                                                             |                    16–128 KB /16–64 KB L1, 64K–1MB L2, 0.16–1 / 0.16–1 MB TCM, opt MPU with 32+32 regions                    |                                     3.41 DMIPS/MHz[33]                                     |    [34]   |
| Cortex-A (32-bit) |       ARMv7-A      |    Cortex-A5   |                                                                     Application profile, ARM / Thumb / Thumb-2 / DSP / SIMD / Optional VFPv4-D16 FPU / Optional NEON / Jazelle RCT and DBX, 1–4 cores / optional MPCore, snoop control unit (SCU), generic interrupt controller (GIC), accelerator coherence port (ACP)                                                                     |                                             4−64 KB / 4−64 KB L1, MMU + TrustZone                                            |                                   1.57 DMIPS/MHz per core                                  |    [35]   |
|                   |                    |    Cortex-A7   |      Application profile, ARM / Thumb / Thumb-2 / DSP / VFPv4 FPU / NEON / Jazelle RCT and DBX / Hardware virtualization, in-order execution, superscalar, 1–4 SMP cores, MPCore, Large Physical Address Extensions (LPAE), snoop control unit (SCU), generic interrupt controller (GIC), architecture and feature set are identical to A15, 8–10 stage pipeline, low-power design[36]      |                                       8−64 KB / 8−64 KB L1, 0–1 MB L2, MMU + TrustZone                                       |                                   1.9 DMIPS/MHz per core                                   |    [37]   |
|                   |                    |    Cortex-A8   |                                                                                                                                      Application profile, ARM / Thumb / Thumb-2 / VFPv3 FPU / NEON / Jazelle RCT and DAC, 13-stage superscalar pipeline                                                                                                                                     |                                  16–32 KB / 16–32 KB L1, 0–1 MB L2 opt. ECC, MMU + TrustZone                                 |           Up to 2000 (2.0 DMIPS/MHz in speed from 600 MHz to greater than 1 GHz)           |    [38]   |
|                   |                    |    Cortex-A9   |                                                        Application profile, ARM / Thumb / Thumb-2 / DSP / Optional VFPv3 FPU / Optional NEON / Jazelle RCT and DBX, out-of-order speculative issue superscalar, 1–4 SMP cores, MPCore, snoop control unit (SCU), generic interrupt controller (GIC), accelerator coherence port (ACP)                                                       |                                16–64 KB / 16–64 KB L1, 0–8 MB L2 opt. parity, MMU + TrustZone                                | 2.5 DMIPS/MHz per core, 10,000 DMIPS @ 2 GHz on Performance Optimized TSMC 40G (dual-core) |    [39]   |
|                   |                    |   Cortex-A12   |                                                  Application profile, ARM / Thumb-2 / DSP / VFPv4 FPU / NEON / Hardware virtualization, out-of-order speculative issue superscalar, 1–4 SMP cores, Large Physical Address Extensions (LPAE), snoop control unit (SCU), generic interrupt controller (GIC), accelerator coherence port (ACP)                                                 |                                                           32−64 KB                                                           |                                   3.0 DMIPS/MHz per core                                   |    [40]   |
|                   |                    |   Cortex-A15   |                      Application profile, ARM / Thumb / Thumb-2 / DSP / VFPv4 FPU / NEON / integer divide / fused MAC / Jazelle RCT / hardware virtualization, out-of-order speculative issue superscalar, 1–4 SMP cores, MPCore, Large Physical Address Extensions (LPAE), snoop control unit (SCU), generic interrupt controller (GIC), ACP, 15-24 stage pipeline[36]                     |                            32 KB w/parity / 32 KB w/ECC L1, 0–4 MB L2, L2 has ECC, MMU + TrustZone                           |   At least 3.5 DMIPS/MHz per core (up to 4.01 DMIPS/MHz depending on implementation)[41]   |    [42]   |
|                   |                    |   Cortex-A17   |                                   Application profile, ARM / Thumb / Thumb-2 / DSP / VFPv4 FPU / NEON / integer divide / fused MAC / Jazelle RCT / hardware virtualization, out-of-order speculative issue superscalar, 1–4 SMP cores, MPCore, Large Physical Address Extensions (LPAE), snoop control unit (SCU), generic interrupt controller (GIC), ACP                                  |                                            32 KB L1, 256 KB–8 MB L2 w/optional ECC                                           |                                        2.8 DMIPS/MHz                                       |    [43]   |
|                   |       ARMv8-A      |   Cortex-A32   |                                                                                                                          Application profile, AArch32, 1–4 SMP cores, TrustZone, NEON advanced SIMD, VFPv4, hardware virtualization, dual issue, in-order pipeline                                                                                                                          |             8–64 KB w/optional parity / 8−64 KB w/optional ECC L1 per core, 128 KB–1 MB L2 w/optional ECC shared             |                                                                                            |    [44]   |
| Cortex-A (64-bit) |       ARMv8-A      |   Cortex-A34   |                                                                                                                        Application profile, AArch64, 1–4 SMP cores, TrustZone, NEON advanced SIMD, VFPv4, hardware virtualization, 2-width decode, in-order pipeline                                                                                                                        |                8−64 KB w/parity / 8−64 KB w/ECC L1 per core, 128 KB–1 MB L2 shared, 40-bit physical addresses                |                                                                                            |    [45]   |
|                   |                    |   Cortex-A35   |                                                                                                                  Application profile, AArch32 and AArch64, 1–4 SMP cores, TrustZone, NEON advanced SIMD, VFPv4, hardware virtualization, 2-width decode, in-order pipeline                                                                                                                  |                8−64 KB w/parity / 8−64 KB w/ECC L1 per core, 128 KB–1 MB L2 shared, 40-bit physical addresses                |                                       1.78 DMIPS/MHz                                       |    [46]   |
|                   |                    |   Cortex-A53   |                                                                                                                  Application profile, AArch32 and AArch64, 1–4 SMP cores, TrustZone, NEON advanced SIMD, VFPv4, hardware virtualization, 2-width decode, in-order pipeline                                                                                                                  |                8−64 KB w/parity / 8−64 KB w/ECC L1 per core, 128 KB–2 MB L2 shared, 40-bit physical addresses                |                                        2.3 DMIPS/MHz                                       |    [47]   |
|                   |                    |   Cortex-A57   |                                                                                                       Application profile, AArch32 and AArch64, 1–4 SMP cores, TrustZone, NEON advanced SIMD, VFPv4, hardware virtualization, 3-width decode superscalar, deeply out-of-order pipeline                                                                                                      |             48 KB w/DED parity / 32 KB w/ECC L1 per core; 512 KB–2 MB L2 shared w/ECC; 44-bit physical addresses             |                                  4.1–4.5 DMIPS/MHz[48][49]                                 |    [50]   |
|                   |                    |   Cortex-A72   |                                                                                                          Application profile, AArch32 and AArch64, 1–4 SMP cores, TrustZone, NEON advanced SIMD, VFPv4, hardware virtualization, 3-width superscalar, deeply out-of-order pipeline                                                                                                          |             48 KB w/DED parity / 32 KB w/ECC L1 per core; 512 KB–2 MB L2 shared w/ECC; 44-bit physical addresses             |                                        4.7 DMIPS/MHz                                       |    [51]   |
|                   |                    |   Cortex-A73   |                                                                                                          Application profile, AArch32 and AArch64, 1–4 SMP cores, TrustZone, NEON advanced SIMD, VFPv4, hardware virtualization, 2-width superscalar, deeply out-of-order pipeline                                                                                                          |                64 KB / 32−64 KB L1 per core, 256 KB–8 MB L2 shared w/ optional ECC, 44-bit physical addresses                |                                      4.8 DMIPS/MHz[48]                                     |    [52]   |
|                   |      ARMv8.2-A     |   Cortex-A55   |                                                                                                                Application profile, AArch32 and AArch64, 1–8 SMP cores, TrustZone, NEON advanced SIMD, VFPv4, hardware virtualization, 2-width decode, in-order pipeline[53]                                                                                                                |                                  16−64 KB / 16−64 KB L1, 256 KB L2 per core, 4 MB L3 shared                                  |                                                                                            |    [54]   |
|                   |                    |   Cortex-A65   |                                                                                                       Application profile, AArch64, 1–8 SMP cores, TrustZone, NEON advanced SIMD, VFPv4, hardware virtualization, 2-wide decode superscalar, 3-width issue, out-of-order pipeline, SMT                                                                                                      |                                                                                                                              |                                                                                            |    [55]   |
|                   |                    |  Cortex-A65AE  |                                                                                                                                                              As ARM Cortex-A65, adds dual core lockstep for safety applications                                                                                                                                                             |                                       64 / 64 KB L1, 256 KB L2 per core, 4 MB L3 shared                                      |                                                                                            |    [56]   |
|                   |                    |   Cortex-A75   |                                                                                                     Application profile, AArch32 and AArch64, 1–8 SMP cores, TrustZone, NEON advanced SIMD, VFPv4, hardware virtualization, 3-width decode superscalar, deeply out-of-order pipeline[57]                                                                                                    |                                       64 / 64 KB L1, 512 KB L2 per core, 4 MB L3 shared                                      |                                                                                            |    [58]   |
|                   |                    |   Cortex-A76   |                                                                   Application profile, AArch32 (non-privileged level or EL0 only) and AArch64, 1–4 SMP cores, TrustZone, NEON advanced SIMD, VFPv4, hardware virtualization, 4-width decode superscalar, 8-way issue, 13 stage pipeline, deeply out-of-order pipeline[59]                                                                   |                                 64 / 64 KB L1, 256−512 KB L2 per core, 512 KB−4 MB L3 shared                                 |                                                                                            |    [60]   |
|                   |                    |  Cortex-A76AE  |                                                                                                                                                              As ARM Cortex-A76, adds dual core lockstep for safety applications                                                                                                                                                             |                                                                                                                              |                                                                                            |    [61]   |
|                   |                    |   Cortex-A77   |                                                     Application profile, AArch32 (non-privileged level or EL0 only) and AArch64, 1–4 SMP cores, TrustZone, NEON advanced SIMD, VFPv4, hardware virtualization, 4-width decode superscalar, 6-width instruction fetch, 12-way issue, 13 stage pipeline, deeply out-of-order pipeline[59]                                                     |                       1.5K L0 MOPs cache, 64 / 64 KB L1, 256−512 KB L2 per core, 512 KB−4 MB L3 shared                       |                                                                                            |    [62]   |
|                   |                    |   Cortex-A78   |                                                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                              |                                                                                            |    [63]   |
|                   |                    |  Cortex-A78AE  |                                                                                                                                                              As ARM Cortex-A78, adds dual core lockstep for safety applications                                                                                                                                                             |                                                                                                                              |                                                                                            |    [64]   |
|                   |                    |   Cortex-A78C  |                                                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                              |                                                                                            |    [65]   |
|                   |       ARMv9-A      |   Cortex-A510  |                                                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                              |                                                                                            |           |
|                   |                    |   Cortex-A710  |                                                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                              |                                                                                            |    [66]   |
|      Cortex-X     |      ARMv8.2-A     |    Cortex-X1   |                                                                                                                                                                           Performance-tuned variant of Cortex-A78                                                                                                                                                                           |                                                                                                                              |                                                                                            |           |
|                   |       ARMv9-A      |    Cortex-X2   |                                                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                              |                                                                                            |           |
|      Neoverse     |                    |   Neoverse N1  |                                                               Application profile, AArch32 (non-privileged level or EL0 only) and AArch64, 1–4 SMP cores, TrustZone, NEON advanced SIMD, VFPv4, hardware virtualization, 4-width decode superscalar, 8-way dispatch/issue, 13 stage pipeline, deeply out-of-order pipeline[59]                                                              |                     64 / 64 KB L1, 512−1024 KB L2 per core, 2−128 MB L3 shared, 128 MB system level cache                    |                                                                                            |    [67]   |
|                   |                    |   Neoverse E1  |                                                                                             Application profile, AArch64, 1–8 SMP cores, TrustZone, NEON advanced SIMD, VFPv4, hardware virtualization, 2-wide decode superscalar, 3-width issue, 10 stage pipeline, out-of-order pipeline, SMT                                                                                             |                                  32−64 KB / 32−64 KB L1, 256 KB L2 per core, 4 MB L3 shared                                  |                                                                                            |    [68]   |
|     ARM family    |  ARM architecture  |    ARM core    |                                                                                                                                                                                           Feature                                                                                                                                                                                           |                                                      Cache (I / D), MMU                                                      |                                     Typical MIPS @ MHz                                     | Reference |




## 3. ARM系列说明

### 3.1 ARM7系列

该系列主要针对某些简单的32位设备，作为目前较旧的一个系列，ARM7处理器已经不建议继续在新品中使用。主要包括ARM7TDMI-S（ARMv4T架构）和ARM7EJ-S（ARMv5TEJ架构）。

### 3.2 ARM9系列

主要针对嵌入式实时应用，主要包括ARM926EJ-S、ARM946E-S和 ARM968E-S。

### 3.3 ARM11系列

主要应用在高可靠性和实时嵌入式应用领域，主要包括ARM11MPCore、ARM1176、ARM1156、ARM1136。

### 3.4 Cortex-R系列

Cortex-R，代表实时的意义（Real-Time），目标是实时任务处理，主要应用领域包括汽车、相机、工业、医学等。

该系列处理器主要包括Cortex-R4、Cortex-R5、Cortex-R7、Cortex-R8、Cortex-R52、Cortex-A17。

### 3.5 Cortex-M系列

Cortex-M，代表微处理器的意义（Microcontrollers），目标是最节能的嵌入式设备，主要应用领域包括汽车、能源网、医学、嵌入式、智能卡、智能设备。传感器融合、穿戴设备等。

该系列处理器主要包括Cortex-M0、Cortex-M0+、Cortex-M3、Cortex-M4、Cortex-M7、Cortex-M23、Cortex-M33、Cortex-M35P。

### 3.6 Cortex-A系列

Cortex-A，代表的是先进意义（Advanced），目标是以最佳功耗实现最高性能，主要应用领域包括汽车、工业、医学、调制解调器、存储等。Cortex-A也是目前应用最广的处理器版本。

该系列处理器主要包括Cortex-A5、Cortex-A7、Cortex-A8、Cortex-A9、Cortex-A15、Cortex-A17、Cortex-A32、Cortex-A35、Cortex-A53、Cortex-A57、Cortex-A72、Cortex-A73。Cortex-A8只支持单核。其中，Cortex-A5、Cortex-A7、Cortex-A8、Cortex-A9、Cortex-A15、Cortex-A17基于ARMv7-A架构；Cortex-A32、Cortex-A35、Cortex-A53、Cortex-A57、Cortex-A72、Cortex-A73基于ARMv8-A架构，除了Cortex-A32为32位结构，其它支持64位结构。

Cortex-A处理器从高到低可排序为：Cortex-A73、Cortex-A72、Cortex-A57、Cortex-A53、Cortex-A35、Cortex-A32、Cortex-A17、Cortex-A15、Cortex-A7、Cortex-A9、Cortex-A8、Cortex-A5。




## 4. ARM 内核时间表

## 5. ARM第三方设计公司