Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "project.src"
Input Format                       : mixed

---- Target Parameters
Target Device                      : xc7a100t-1csg324
Output File Name                   : "project.ngc"
Output Format                      : NGC

---- Source Options
Top Module Name                    : pwm_top

---- General Options
Optimization Goal                  : Area
Optimization Effort                : 1
RTL Output                         : yes

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/camila/Documentos/proy.digII/PWM_Top/pwm_top.v" into library work
Parsing module <pwm_top>.
Analyzing Verilog file "/home/camila/Documentos/proy.digII/PWM_Top/pwm_servos0.v" into library work
Parsing module <pwm_servos0>.
Analyzing Verilog file "/home/camila/Documentos/proy.digII/PWM_Top/pwm_servos1.v" into library work
Parsing module <pwm_servos1>.
Analyzing Verilog file "/home/camila/Documentos/proy.digII/PWM_Top/pwm_servos2.v" into library work
Parsing module <pwm_servos2>.
Analyzing Verilog file "/home/camila/Documentos/proy.digII/PWM_Top/pwm_servos3.v" into library work
Parsing module <pwm_servos3>.
Analyzing Verilog file "/home/camila/Documentos/proy.digII/PWM_Top/pwm_servos4.v" into library work
Parsing module <pwm_servos4>.
Analyzing Verilog file "/home/camila/Documentos/proy.digII/PWM_Top/pwm_servos5.v" into library work
Parsing module <pwm_servos5>.
Analyzing Verilog file "/home/camila/Documentos/proy.digII/PWM_Top/pwm_servos6.v" into library work
Parsing module <pwm_servos6>.
Analyzing Verilog file "/home/camila/Documentos/proy.digII/PWM_Top/pwm_servos7.v" into library work
Parsing module <pwm_servos7>.
Analyzing Verilog file "/home/camila/Documentos/proy.digII/PWM_Top/div_frec.v" into library work
Parsing module <div_frec>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <pwm_top>.

Elaborating module <pwm_servos0>.
WARNING:HDLCompiler:189 - "/home/camila/Documentos/proy.digII/PWM_Top/pwm_top.v" Line 50: Size mismatch in connection of port <enable>. Formal port size is 1-bit while actual signal size is 32-bit.

Elaborating module <pwm_servos1>.
WARNING:HDLCompiler:189 - "/home/camila/Documentos/proy.digII/PWM_Top/pwm_top.v" Line 51: Size mismatch in connection of port <enable>. Formal port size is 1-bit while actual signal size is 32-bit.

Elaborating module <pwm_servos2>.
WARNING:HDLCompiler:189 - "/home/camila/Documentos/proy.digII/PWM_Top/pwm_top.v" Line 52: Size mismatch in connection of port <enable>. Formal port size is 1-bit while actual signal size is 32-bit.

Elaborating module <pwm_servos3>.
WARNING:HDLCompiler:189 - "/home/camila/Documentos/proy.digII/PWM_Top/pwm_top.v" Line 53: Size mismatch in connection of port <enable>. Formal port size is 1-bit while actual signal size is 32-bit.

Elaborating module <pwm_servos4>.
WARNING:HDLCompiler:189 - "/home/camila/Documentos/proy.digII/PWM_Top/pwm_top.v" Line 54: Size mismatch in connection of port <enable>. Formal port size is 1-bit while actual signal size is 32-bit.

Elaborating module <pwm_servos5>.
WARNING:HDLCompiler:189 - "/home/camila/Documentos/proy.digII/PWM_Top/pwm_top.v" Line 55: Size mismatch in connection of port <enable>. Formal port size is 1-bit while actual signal size is 32-bit.

Elaborating module <pwm_servos6>.
WARNING:HDLCompiler:189 - "/home/camila/Documentos/proy.digII/PWM_Top/pwm_top.v" Line 56: Size mismatch in connection of port <enable>. Formal port size is 1-bit while actual signal size is 32-bit.

Elaborating module <pwm_servos7>.
WARNING:HDLCompiler:189 - "/home/camila/Documentos/proy.digII/PWM_Top/pwm_top.v" Line 57: Size mismatch in connection of port <enable>. Formal port size is 1-bit while actual signal size is 32-bit.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <pwm_top>.
    Related source file is "/home/camila/Documentos/proy.digII/PWM_Top/pwm_top.v".
    Found 32-bit register for signal <d0>.
    Found 32-bit register for signal <t0>.
    Found 32-bit register for signal <e1>.
    Found 32-bit register for signal <d1>.
    Found 32-bit register for signal <t1>.
    Found 32-bit register for signal <e2>.
    Found 32-bit register for signal <d2>.
    Found 32-bit register for signal <t2>.
    Found 32-bit register for signal <e3>.
    Found 32-bit register for signal <d3>.
    Found 32-bit register for signal <t3>.
    Found 32-bit register for signal <e4>.
    Found 32-bit register for signal <d4>.
    Found 32-bit register for signal <t4>.
    Found 32-bit register for signal <e5>.
    Found 32-bit register for signal <d5>.
    Found 32-bit register for signal <t5>.
    Found 32-bit register for signal <e6>.
    Found 32-bit register for signal <d6>.
    Found 32-bit register for signal <t6>.
    Found 32-bit register for signal <e7>.
    Found 32-bit register for signal <d7>.
    Found 32-bit register for signal <t7>.
    Found 32-bit register for signal <data_out>.
    Found 32-bit register for signal <e0>.
    Summary:
	inferred 800 D-type flip-flop(s).
	inferred  23 Multiplexer(s).
Unit <pwm_top> synthesized.

Synthesizing Unit <pwm_servos0>.
    Related source file is "/home/camila/Documentos/proy.digII/PWM_Top/pwm_servos0.v".
    Found 32-bit register for signal <cnt_d>.
    Found 32-bit register for signal <cnt_t>.
    Found 1-bit register for signal <pwm>.
    Found 32-bit subtractor for signal <t[31]_d[31]_sub_4_OUT> created at line 30.
    Found 32-bit adder for signal <cnt_d[31]_GND_2_o_add_2_OUT> created at line 26.
    Found 32-bit adder for signal <cnt_t[31]_GND_2_o_add_5_OUT> created at line 31.
    Found 32-bit comparator greater for signal <cnt_d[31]_d[31]_LessThan_2_o> created at line 25
    Found 32-bit comparator greater for signal <cnt_t[31]_t[31]_LessThan_5_o> created at line 30
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  65 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <pwm_servos0> synthesized.

Synthesizing Unit <pwm_servos1>.
    Related source file is "/home/camila/Documentos/proy.digII/PWM_Top/pwm_servos1.v".
    Found 32-bit register for signal <cnt_d>.
    Found 32-bit register for signal <cnt_t>.
    Found 1-bit register for signal <pwm>.
    Found 32-bit subtractor for signal <t[31]_d[31]_sub_4_OUT> created at line 30.
    Found 32-bit adder for signal <cnt_d[31]_GND_3_o_add_2_OUT> created at line 26.
    Found 32-bit adder for signal <cnt_t[31]_GND_3_o_add_5_OUT> created at line 31.
    Found 32-bit comparator greater for signal <cnt_d[31]_d[31]_LessThan_2_o> created at line 25
    Found 32-bit comparator greater for signal <cnt_t[31]_t[31]_LessThan_5_o> created at line 30
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  65 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <pwm_servos1> synthesized.

Synthesizing Unit <pwm_servos2>.
    Related source file is "/home/camila/Documentos/proy.digII/PWM_Top/pwm_servos2.v".
    Found 32-bit register for signal <cnt_d>.
    Found 32-bit register for signal <cnt_t>.
    Found 1-bit register for signal <pwm>.
    Found 32-bit subtractor for signal <t[31]_d[31]_sub_4_OUT> created at line 30.
    Found 32-bit adder for signal <cnt_d[31]_GND_4_o_add_2_OUT> created at line 26.
    Found 32-bit adder for signal <cnt_t[31]_GND_4_o_add_5_OUT> created at line 31.
    Found 32-bit comparator greater for signal <cnt_d[31]_d[31]_LessThan_2_o> created at line 25
    Found 32-bit comparator greater for signal <cnt_t[31]_t[31]_LessThan_5_o> created at line 30
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  65 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <pwm_servos2> synthesized.

Synthesizing Unit <pwm_servos3>.
    Related source file is "/home/camila/Documentos/proy.digII/PWM_Top/pwm_servos3.v".
    Found 32-bit register for signal <cnt_d>.
    Found 32-bit register for signal <cnt_t>.
    Found 1-bit register for signal <pwm>.
    Found 32-bit subtractor for signal <t[31]_d[31]_sub_4_OUT> created at line 30.
    Found 32-bit adder for signal <cnt_d[31]_GND_5_o_add_2_OUT> created at line 26.
    Found 32-bit adder for signal <cnt_t[31]_GND_5_o_add_5_OUT> created at line 31.
    Found 32-bit comparator greater for signal <cnt_d[31]_d[31]_LessThan_2_o> created at line 25
    Found 32-bit comparator greater for signal <cnt_t[31]_t[31]_LessThan_5_o> created at line 30
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  65 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <pwm_servos3> synthesized.

Synthesizing Unit <pwm_servos4>.
    Related source file is "/home/camila/Documentos/proy.digII/PWM_Top/pwm_servos4.v".
    Found 32-bit register for signal <cnt_d>.
    Found 32-bit register for signal <cnt_t>.
    Found 1-bit register for signal <pwm>.
    Found 32-bit subtractor for signal <t[31]_d[31]_sub_4_OUT> created at line 30.
    Found 32-bit adder for signal <cnt_d[31]_GND_6_o_add_2_OUT> created at line 26.
    Found 32-bit adder for signal <cnt_t[31]_GND_6_o_add_5_OUT> created at line 31.
    Found 32-bit comparator greater for signal <cnt_d[31]_d[31]_LessThan_2_o> created at line 25
    Found 32-bit comparator greater for signal <cnt_t[31]_t[31]_LessThan_5_o> created at line 30
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  65 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <pwm_servos4> synthesized.

Synthesizing Unit <pwm_servos5>.
    Related source file is "/home/camila/Documentos/proy.digII/PWM_Top/pwm_servos5.v".
    Found 32-bit register for signal <cnt_d>.
    Found 32-bit register for signal <cnt_t>.
    Found 1-bit register for signal <pwm>.
    Found 32-bit subtractor for signal <t[31]_d[31]_sub_4_OUT> created at line 30.
    Found 32-bit adder for signal <cnt_d[31]_GND_7_o_add_2_OUT> created at line 26.
    Found 32-bit adder for signal <cnt_t[31]_GND_7_o_add_5_OUT> created at line 31.
    Found 32-bit comparator greater for signal <cnt_d[31]_d[31]_LessThan_2_o> created at line 25
    Found 32-bit comparator greater for signal <cnt_t[31]_t[31]_LessThan_5_o> created at line 30
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  65 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <pwm_servos5> synthesized.

Synthesizing Unit <pwm_servos6>.
    Related source file is "/home/camila/Documentos/proy.digII/PWM_Top/pwm_servos6.v".
    Found 32-bit register for signal <cnt_d>.
    Found 32-bit register for signal <cnt_t>.
    Found 1-bit register for signal <pwm>.
    Found 32-bit subtractor for signal <t[31]_d[31]_sub_4_OUT> created at line 30.
    Found 32-bit adder for signal <cnt_d[31]_GND_8_o_add_2_OUT> created at line 26.
    Found 32-bit adder for signal <cnt_t[31]_GND_8_o_add_5_OUT> created at line 31.
    Found 32-bit comparator greater for signal <cnt_d[31]_d[31]_LessThan_2_o> created at line 25
    Found 32-bit comparator greater for signal <cnt_t[31]_t[31]_LessThan_5_o> created at line 30
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  65 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <pwm_servos6> synthesized.

Synthesizing Unit <pwm_servos7>.
    Related source file is "/home/camila/Documentos/proy.digII/PWM_Top/pwm_servos7.v".
    Found 32-bit register for signal <cnt_d>.
    Found 32-bit register for signal <cnt_t>.
    Found 1-bit register for signal <pwm>.
    Found 32-bit subtractor for signal <t[31]_d[31]_sub_4_OUT> created at line 30.
    Found 32-bit adder for signal <cnt_d[31]_GND_9_o_add_2_OUT> created at line 26.
    Found 32-bit adder for signal <cnt_t[31]_GND_9_o_add_5_OUT> created at line 31.
    Found 32-bit comparator greater for signal <cnt_d[31]_d[31]_LessThan_2_o> created at line 25
    Found 32-bit comparator greater for signal <cnt_t[31]_t[31]_LessThan_5_o> created at line 30
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  65 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <pwm_servos7> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 24
 32-bit adder                                          : 16
 32-bit subtractor                                     : 8
# Registers                                            : 49
 1-bit register                                        : 8
 32-bit register                                       : 41
# Comparators                                          : 16
 32-bit comparator greater                             : 16
# Multiplexers                                         : 31
 32-bit 2-to-1 multiplexer                             : 31

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <pwm_servos0>.
The following registers are absorbed into counter <cnt_t>: 1 register on signal <cnt_t>.
The following registers are absorbed into counter <cnt_d>: 1 register on signal <cnt_d>.
Unit <pwm_servos0> synthesized (advanced).

Synthesizing (advanced) Unit <pwm_servos1>.
The following registers are absorbed into counter <cnt_t>: 1 register on signal <cnt_t>.
The following registers are absorbed into counter <cnt_d>: 1 register on signal <cnt_d>.
Unit <pwm_servos1> synthesized (advanced).

Synthesizing (advanced) Unit <pwm_servos2>.
The following registers are absorbed into counter <cnt_t>: 1 register on signal <cnt_t>.
The following registers are absorbed into counter <cnt_d>: 1 register on signal <cnt_d>.
Unit <pwm_servos2> synthesized (advanced).

Synthesizing (advanced) Unit <pwm_servos3>.
The following registers are absorbed into counter <cnt_t>: 1 register on signal <cnt_t>.
The following registers are absorbed into counter <cnt_d>: 1 register on signal <cnt_d>.
Unit <pwm_servos3> synthesized (advanced).

Synthesizing (advanced) Unit <pwm_servos4>.
The following registers are absorbed into counter <cnt_t>: 1 register on signal <cnt_t>.
The following registers are absorbed into counter <cnt_d>: 1 register on signal <cnt_d>.
Unit <pwm_servos4> synthesized (advanced).

Synthesizing (advanced) Unit <pwm_servos5>.
The following registers are absorbed into counter <cnt_t>: 1 register on signal <cnt_t>.
The following registers are absorbed into counter <cnt_d>: 1 register on signal <cnt_d>.
Unit <pwm_servos5> synthesized (advanced).

Synthesizing (advanced) Unit <pwm_servos6>.
The following registers are absorbed into counter <cnt_t>: 1 register on signal <cnt_t>.
The following registers are absorbed into counter <cnt_d>: 1 register on signal <cnt_d>.
Unit <pwm_servos6> synthesized (advanced).

Synthesizing (advanced) Unit <pwm_servos7>.
The following registers are absorbed into counter <cnt_t>: 1 register on signal <cnt_t>.
The following registers are absorbed into counter <cnt_d>: 1 register on signal <cnt_d>.
Unit <pwm_servos7> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 8
 32-bit subtractor                                     : 8
# Counters                                             : 16
 32-bit up counter                                     : 16
# Registers                                            : 808
 Flip-Flops                                            : 808
# Comparators                                          : 16
 32-bit comparator greater                             : 16
# Multiplexers                                         : 395
 1-bit 2-to-1 multiplexer                              : 384
 32-bit 2-to-1 multiplexer                             : 11

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <pwm_top> ...

Optimizing unit <pwm_servos0> ...

Optimizing unit <pwm_servos1> ...

Optimizing unit <pwm_servos2> ...

Optimizing unit <pwm_servos3> ...

Optimizing unit <pwm_servos4> ...

Optimizing unit <pwm_servos5> ...

Optimizing unit <pwm_servos6> ...

Optimizing unit <pwm_servos7> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block pwm_top, actual ratio is 3.
FlipFlop servo7/pwm has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop servo6/pwm has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop servo5/pwm has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop servo4/pwm has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop servo3/pwm has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop servo2/pwm has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop servo1/pwm has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop servo0/pwm has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1328
 Flip-Flops                                            : 1328

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : project.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 3398
#      GND                         : 1
#      INV                         : 8
#      LUT1                        : 248
#      LUT2                        : 512
#      LUT3                        : 57
#      LUT4                        : 522
#      LUT5                        : 13
#      LUT6                        : 236
#      MUXCY                       : 1000
#      MUXF7                       : 32
#      VCC                         : 1
#      XORCY                       : 768
# FlipFlops/Latches                : 1328
#      FDE                         : 800
#      FDR                         : 16
#      FDRE                        : 512
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 107
#      IBUF                        : 67
#      OBUF                        : 40

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-1 


Slice Logic Utilization: 
 Number of Slice Registers:            1288  out of  126800     1%  
 Number of Slice LUTs:                 1596  out of  63400     2%  
    Number used as Logic:              1596  out of  63400     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2138
   Number with an unused Flip Flop:     850  out of   2138    39%  
   Number with an unused LUT:           542  out of   2138    25%  
   Number of fully used LUT-FF pairs:   746  out of   2138    34%  
   Number of unique control sets:        42

IO Utilization: 
 Number of IOs:                         108
 Number of bonded IOBs:                 108  out of    210    51%  
    IOB Flip Flops/Latches:              40

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 1328  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 6.940ns (Maximum Frequency: 144.093MHz)
   Minimum input arrival time before clock: 3.967ns
   Maximum output required time after clock: 0.877ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 6.940ns (frequency: 144.093MHz)
  Total number of paths / destination ports: 15161840 / 1584
-------------------------------------------------------------------------
Delay:               6.940ns (Levels of Logic = 67)
  Source:            t0_0 (FF)
  Destination:       servo0/cnt_t_31 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: t0_0 to servo0/cnt_t_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.478   0.542  t0_0 (t0_0)
     LUT2:I0->O            1   0.124   0.000  servo0/Msub_t[31]_d[31]_sub_4_OUT_lut<0> (servo0/Msub_t[31]_d[31]_sub_4_OUT_lut<0>)
     MUXCY:S->O            1   0.472   0.000  servo0/Msub_t[31]_d[31]_sub_4_OUT_cy<0> (servo0/Msub_t[31]_d[31]_sub_4_OUT_cy<0>)
     MUXCY:CI->O           1   0.029   0.000  servo0/Msub_t[31]_d[31]_sub_4_OUT_cy<1> (servo0/Msub_t[31]_d[31]_sub_4_OUT_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  servo0/Msub_t[31]_d[31]_sub_4_OUT_cy<2> (servo0/Msub_t[31]_d[31]_sub_4_OUT_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  servo0/Msub_t[31]_d[31]_sub_4_OUT_cy<3> (servo0/Msub_t[31]_d[31]_sub_4_OUT_cy<3>)
     MUXCY:CI->O           1   0.029   0.000  servo0/Msub_t[31]_d[31]_sub_4_OUT_cy<4> (servo0/Msub_t[31]_d[31]_sub_4_OUT_cy<4>)
     MUXCY:CI->O           1   0.029   0.000  servo0/Msub_t[31]_d[31]_sub_4_OUT_cy<5> (servo0/Msub_t[31]_d[31]_sub_4_OUT_cy<5>)
     MUXCY:CI->O           1   0.029   0.000  servo0/Msub_t[31]_d[31]_sub_4_OUT_cy<6> (servo0/Msub_t[31]_d[31]_sub_4_OUT_cy<6>)
     MUXCY:CI->O           1   0.029   0.000  servo0/Msub_t[31]_d[31]_sub_4_OUT_cy<7> (servo0/Msub_t[31]_d[31]_sub_4_OUT_cy<7>)
     MUXCY:CI->O           1   0.029   0.000  servo0/Msub_t[31]_d[31]_sub_4_OUT_cy<8> (servo0/Msub_t[31]_d[31]_sub_4_OUT_cy<8>)
     MUXCY:CI->O           1   0.029   0.000  servo0/Msub_t[31]_d[31]_sub_4_OUT_cy<9> (servo0/Msub_t[31]_d[31]_sub_4_OUT_cy<9>)
     MUXCY:CI->O           1   0.029   0.000  servo0/Msub_t[31]_d[31]_sub_4_OUT_cy<10> (servo0/Msub_t[31]_d[31]_sub_4_OUT_cy<10>)
     MUXCY:CI->O           1   0.029   0.000  servo0/Msub_t[31]_d[31]_sub_4_OUT_cy<11> (servo0/Msub_t[31]_d[31]_sub_4_OUT_cy<11>)
     MUXCY:CI->O           1   0.029   0.000  servo0/Msub_t[31]_d[31]_sub_4_OUT_cy<12> (servo0/Msub_t[31]_d[31]_sub_4_OUT_cy<12>)
     MUXCY:CI->O           1   0.029   0.000  servo0/Msub_t[31]_d[31]_sub_4_OUT_cy<13> (servo0/Msub_t[31]_d[31]_sub_4_OUT_cy<13>)
     MUXCY:CI->O           1   0.029   0.000  servo0/Msub_t[31]_d[31]_sub_4_OUT_cy<14> (servo0/Msub_t[31]_d[31]_sub_4_OUT_cy<14>)
     MUXCY:CI->O           1   0.029   0.000  servo0/Msub_t[31]_d[31]_sub_4_OUT_cy<15> (servo0/Msub_t[31]_d[31]_sub_4_OUT_cy<15>)
     MUXCY:CI->O           1   0.029   0.000  servo0/Msub_t[31]_d[31]_sub_4_OUT_cy<16> (servo0/Msub_t[31]_d[31]_sub_4_OUT_cy<16>)
     MUXCY:CI->O           1   0.029   0.000  servo0/Msub_t[31]_d[31]_sub_4_OUT_cy<17> (servo0/Msub_t[31]_d[31]_sub_4_OUT_cy<17>)
     MUXCY:CI->O           1   0.029   0.000  servo0/Msub_t[31]_d[31]_sub_4_OUT_cy<18> (servo0/Msub_t[31]_d[31]_sub_4_OUT_cy<18>)
     MUXCY:CI->O           1   0.029   0.000  servo0/Msub_t[31]_d[31]_sub_4_OUT_cy<19> (servo0/Msub_t[31]_d[31]_sub_4_OUT_cy<19>)
     MUXCY:CI->O           1   0.029   0.000  servo0/Msub_t[31]_d[31]_sub_4_OUT_cy<20> (servo0/Msub_t[31]_d[31]_sub_4_OUT_cy<20>)
     MUXCY:CI->O           1   0.029   0.000  servo0/Msub_t[31]_d[31]_sub_4_OUT_cy<21> (servo0/Msub_t[31]_d[31]_sub_4_OUT_cy<21>)
     MUXCY:CI->O           1   0.029   0.000  servo0/Msub_t[31]_d[31]_sub_4_OUT_cy<22> (servo0/Msub_t[31]_d[31]_sub_4_OUT_cy<22>)
     MUXCY:CI->O           1   0.029   0.000  servo0/Msub_t[31]_d[31]_sub_4_OUT_cy<23> (servo0/Msub_t[31]_d[31]_sub_4_OUT_cy<23>)
     MUXCY:CI->O           1   0.029   0.000  servo0/Msub_t[31]_d[31]_sub_4_OUT_cy<24> (servo0/Msub_t[31]_d[31]_sub_4_OUT_cy<24>)
     MUXCY:CI->O           1   0.029   0.000  servo0/Msub_t[31]_d[31]_sub_4_OUT_cy<25> (servo0/Msub_t[31]_d[31]_sub_4_OUT_cy<25>)
     MUXCY:CI->O           1   0.029   0.000  servo0/Msub_t[31]_d[31]_sub_4_OUT_cy<26> (servo0/Msub_t[31]_d[31]_sub_4_OUT_cy<26>)
     MUXCY:CI->O           1   0.029   0.000  servo0/Msub_t[31]_d[31]_sub_4_OUT_cy<27> (servo0/Msub_t[31]_d[31]_sub_4_OUT_cy<27>)
     MUXCY:CI->O           1   0.029   0.000  servo0/Msub_t[31]_d[31]_sub_4_OUT_cy<28> (servo0/Msub_t[31]_d[31]_sub_4_OUT_cy<28>)
     MUXCY:CI->O           1   0.029   0.000  servo0/Msub_t[31]_d[31]_sub_4_OUT_cy<29> (servo0/Msub_t[31]_d[31]_sub_4_OUT_cy<29>)
     XORCY:CI->O           2   0.510   0.782  servo0/Msub_t[31]_d[31]_sub_4_OUT_xor<30> (servo0/t[31]_d[31]_sub_4_OUT<30>)
     LUT4:I0->O            1   0.124   0.000  servo0/Mcompar_cnt_t[31]_t[31]_LessThan_5_o_lut<15> (servo0/Mcompar_cnt_t[31]_t[31]_LessThan_5_o_lut<15>)
     MUXCY:S->O           35   0.472   0.574  servo0/Mcompar_cnt_t[31]_t[31]_LessThan_5_o_cy<15> (servo0/Mcompar_cnt_t[31]_t[31]_LessThan_5_o_cy<15>)
     LUT2:I1->O            1   0.124   0.000  servo0/Mcount_cnt_t_lut<0> (servo0/Mcount_cnt_t_lut<0>)
     MUXCY:S->O            1   0.472   0.000  servo0/Mcount_cnt_t_cy<0> (servo0/Mcount_cnt_t_cy<0>)
     MUXCY:CI->O           1   0.029   0.000  servo0/Mcount_cnt_t_cy<1> (servo0/Mcount_cnt_t_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  servo0/Mcount_cnt_t_cy<2> (servo0/Mcount_cnt_t_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  servo0/Mcount_cnt_t_cy<3> (servo0/Mcount_cnt_t_cy<3>)
     MUXCY:CI->O           1   0.029   0.000  servo0/Mcount_cnt_t_cy<4> (servo0/Mcount_cnt_t_cy<4>)
     MUXCY:CI->O           1   0.029   0.000  servo0/Mcount_cnt_t_cy<5> (servo0/Mcount_cnt_t_cy<5>)
     MUXCY:CI->O           1   0.029   0.000  servo0/Mcount_cnt_t_cy<6> (servo0/Mcount_cnt_t_cy<6>)
     MUXCY:CI->O           1   0.029   0.000  servo0/Mcount_cnt_t_cy<7> (servo0/Mcount_cnt_t_cy<7>)
     MUXCY:CI->O           1   0.029   0.000  servo0/Mcount_cnt_t_cy<8> (servo0/Mcount_cnt_t_cy<8>)
     MUXCY:CI->O           1   0.029   0.000  servo0/Mcount_cnt_t_cy<9> (servo0/Mcount_cnt_t_cy<9>)
     MUXCY:CI->O           1   0.029   0.000  servo0/Mcount_cnt_t_cy<10> (servo0/Mcount_cnt_t_cy<10>)
     MUXCY:CI->O           1   0.029   0.000  servo0/Mcount_cnt_t_cy<11> (servo0/Mcount_cnt_t_cy<11>)
     MUXCY:CI->O           1   0.029   0.000  servo0/Mcount_cnt_t_cy<12> (servo0/Mcount_cnt_t_cy<12>)
     MUXCY:CI->O           1   0.029   0.000  servo0/Mcount_cnt_t_cy<13> (servo0/Mcount_cnt_t_cy<13>)
     MUXCY:CI->O           1   0.029   0.000  servo0/Mcount_cnt_t_cy<14> (servo0/Mcount_cnt_t_cy<14>)
     MUXCY:CI->O           1   0.029   0.000  servo0/Mcount_cnt_t_cy<15> (servo0/Mcount_cnt_t_cy<15>)
     MUXCY:CI->O           1   0.029   0.000  servo0/Mcount_cnt_t_cy<16> (servo0/Mcount_cnt_t_cy<16>)
     MUXCY:CI->O           1   0.029   0.000  servo0/Mcount_cnt_t_cy<17> (servo0/Mcount_cnt_t_cy<17>)
     MUXCY:CI->O           1   0.029   0.000  servo0/Mcount_cnt_t_cy<18> (servo0/Mcount_cnt_t_cy<18>)
     MUXCY:CI->O           1   0.029   0.000  servo0/Mcount_cnt_t_cy<19> (servo0/Mcount_cnt_t_cy<19>)
     MUXCY:CI->O           1   0.029   0.000  servo0/Mcount_cnt_t_cy<20> (servo0/Mcount_cnt_t_cy<20>)
     MUXCY:CI->O           1   0.029   0.000  servo0/Mcount_cnt_t_cy<21> (servo0/Mcount_cnt_t_cy<21>)
     MUXCY:CI->O           1   0.029   0.000  servo0/Mcount_cnt_t_cy<22> (servo0/Mcount_cnt_t_cy<22>)
     MUXCY:CI->O           1   0.029   0.000  servo0/Mcount_cnt_t_cy<23> (servo0/Mcount_cnt_t_cy<23>)
     MUXCY:CI->O           1   0.029   0.000  servo0/Mcount_cnt_t_cy<24> (servo0/Mcount_cnt_t_cy<24>)
     MUXCY:CI->O           1   0.029   0.000  servo0/Mcount_cnt_t_cy<25> (servo0/Mcount_cnt_t_cy<25>)
     MUXCY:CI->O           1   0.029   0.000  servo0/Mcount_cnt_t_cy<26> (servo0/Mcount_cnt_t_cy<26>)
     MUXCY:CI->O           1   0.029   0.000  servo0/Mcount_cnt_t_cy<27> (servo0/Mcount_cnt_t_cy<27>)
     MUXCY:CI->O           1   0.029   0.000  servo0/Mcount_cnt_t_cy<28> (servo0/Mcount_cnt_t_cy<28>)
     MUXCY:CI->O           1   0.029   0.000  servo0/Mcount_cnt_t_cy<29> (servo0/Mcount_cnt_t_cy<29>)
     MUXCY:CI->O           0   0.029   0.000  servo0/Mcount_cnt_t_cy<30> (servo0/Mcount_cnt_t_cy<30>)
     XORCY:CI->O           1   0.510   0.000  servo0/Mcount_cnt_t_xor<31> (servo0/Mcount_cnt_t31)
     FDRE:D                    0.030          servo0/cnt_t_31
    ----------------------------------------
    Total                      6.940ns (5.042ns logic, 1.898ns route)
                                       (72.6% logic, 27.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 28112 / 2128
-------------------------------------------------------------------------
Offset:              3.967ns (Levels of Logic = 5)
  Source:            addr<11> (PAD)
  Destination:       t2_0 (FF)
  Destination Clock: clk rising

  Data Path: addr<11> to t2_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.001   0.939  addr_11_IBUF (addr_11_IBUF)
     LUT6:I0->O            1   0.124   0.919  _n0284_inv12 (_n0284_inv12)
     LUT5:I0->O            6   0.124   0.454  _n0284_inv16 (_n0284_inv1)
     LUT4:I3->O            8   0.124   0.467  _n0312_inv11 (_n0312_inv1)
     LUT4:I3->O           32   0.124   0.552  _n0312_inv1 (_n0312_inv)
     FDE:CE                    0.139          t2_0
    ----------------------------------------
    Total                      3.967ns (0.636ns logic, 3.331ns route)
                                       (16.0% logic, 84.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 40 / 40
-------------------------------------------------------------------------
Offset:              0.877ns (Levels of Logic = 1)
  Source:            data_out_31 (FF)
  Destination:       data_out<31> (PAD)
  Source Clock:      clk rising

  Data Path: data_out_31 to data_out<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.478   0.399  data_out_31 (data_out_31)
     OBUF:I->O                 0.000          data_out_31_OBUF (data_out<31>)
    ----------------------------------------
    Total                      0.877ns (0.478ns logic, 0.399ns route)
                                       (54.5% logic, 45.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.940|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 13.00 secs
Total CPU time to Xst completion: 10.76 secs
 
--> 


Total memory usage is 508128 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    8 (   0 filtered)
Number of infos    :    0 (   0 filtered)

