Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/nimer/Documents/ControlUnit/FPGA/ControlUnit/ControlUnit_Test_isim_beh.exe -prj C:/Users/nimer/Documents/ControlUnit/FPGA/ControlUnit/ControlUnit_Test_beh.prj work.ControlUnit_Test work.glbl 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/nimer/Documents/ControlUnit/FPGA/ControlUnit/ControlUnit.v" into library work
Analyzing Verilog file "C:/Users/nimer/Documents/ControlUnit/FPGA/ControlUnit/ControlUnit_Test.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 101996 KB
Fuse CPU Usage: 202 ms
Compiling module ControlUnit
Compiling module ControlUnit_Test
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 3 Verilog Units
Built simulation executable C:/Users/nimer/Documents/ControlUnit/FPGA/ControlUnit/ControlUnit_Test_isim_beh.exe
Fuse Memory Usage: 105560 KB
Fuse CPU Usage: 218 ms
