Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 669584d3354d485181ae3f418703ef06 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot password_in_tb_behav xil_defaultlib.password_in_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.frequency_1_2
Compiling module xil_defaultlib.uart_r
Compiling module xil_defaultlib.uart_t
Compiling module xil_defaultlib.bluetooth
Compiling module xil_defaultlib.bcd_view_out
Compiling module xil_defaultlib.display_decode
Compiling module xil_defaultlib.password_in
Compiling module xil_defaultlib.password_in_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot password_in_tb_behav
