aag 2035 179 240 1 1616
2
4
6
8
10
12
14
16
18
20
22
24
26
28
30
32
34
36
38
40
42
44
46
48
50
52
54
56
58
60
62
64
66
68
70
72
74
76
78
80
82
84
86
88
90
92
94
96
98
100
102
104
106
108
110
112
114
116
118
120
122
124
126
128
130
132
134
136
138
140
142
144
146
148
150
152
154
156
158
160
162
164
166
168
170
172
174
176
178
180
182
184
186
188
190
192
194
196
198
200
202
204
206
208
210
212
214
216
218
220
222
224
226
228
230
232
234
236
238
240
242
244
246
248
250
252
254
256
258
260
262
264
266
268
270
272
274
276
278
280
282
284
286
288
290
292
294
296
298
300
302
304
306
308
310
312
314
316
318
320
322
324
326
328
330
332
334
336
338
340
342
344
346
348
350
352
354
356
358
360 1
362 893
364 901
366 909
368 917
370 925
372 933
374 941
376 949
378 961
380 969
382 977
384 985
386 993
388 1001
390 1009
392 1017
394 1025
396 1033
398 1041
400 1049
402 1057
404 1065
406 1073
408 1081
410 1089
412 1097
414 1105
416 1113
418 1121
420 1129
422 1137
424 1145
426 1153
428 1161
430 1169
432 1177
434 1185
436 1193
438 1201
440 1209
442 1217
444 1225
446 1233
448 1241
450 1249
452 1257
454 1265
456 1273
458 1297
460 1305
462 1313
464 1321
466 1329
468 1337
470 1345
472 1353
474 1361
476 1369
478 1377
480 1385
482 1393
484 1401
486 1409
488 1417
490 1425
492 1433
494 1441
496 1449
498 1457
500 1465
502 1473
504 1481
506 1567
508 1587
510 1594
512 1609
514 1617
516 1625
518 1633
520 1641
522 1649
524 1657
526 1665
528 1673
530 1681
532 1689
534 1697
536 1705
538 1713
540 1721
542 1729
544 1737
546 1745
548 1753
550 1761
552 1769
554 1777
556 1785
558 1793
560 1819
562 1829
564 1839
566 1849
568 1859
570 1869
572 1879
574 1889
576 30
578 18
580 1915
582 1925
584 1935
586 1945
588 1955
590 1965
592 1975
594 1985
596 2241
598 2253
600 2259
602 2265
604 2271
606 2277
608 2283
610 2289
612 2295
614 2301
616 2309
618 2317
620 2325
622 2333
624 2341
626 2349
628 2357
630 2365
632 3407
634 3427
636 3437
638 3445
640 3451
642 3457
644 3463
646 3469
648 3475
650 3481
652 3487
654 3493
656 3499
658 3505
660 3511
662 3517
664 3523
666 3529
668 3535
670 3541
672 3547
674 3553
676 3559
678 3565
680 3571
682 3577
684 3583
686 3589
688 3595
690 3601
692 3607
694 3613
696 3619
698 3625
700 3631
702 3637
704 3643
706 3649
708 3655
710 3661
712 3667
714 3673
716 3679
718 3685
720 3691
722 3697
724 3703
726 3709
728 3715
730 3721
732 3727
734 3733
736 24
738 3736
740 3746
742 3754
744 3775
746 3781
748 3787
750 3793
752 3799
754 3805
756 3811
758 3817
760 3823
762 3829
764 3835
766 3841
768 3847
770 3853
772 3859
774 3865
776 3885
778 3891
780 3897
782 3903
784 3909
786 3915
788 3921
790 3927
792 3933
794 3939
796 3945
798 3951
800 3957
802 3963
804 3969
806 3975
808 3981
810 3987
812 3993
814 3999
816 4005
818 4011
820 4017
822 4023
824 4029
826 4035
828 4041
830 4047
832 4053
834 4059
836 4065
838 4071
847
840 339 337
842 841 340
844 742 360
846 845 843
848 337 335
850 848 339
852 850 341
854 247 245
856 854 249
858 856 250
860 858 253
862 860 255
864 862 257
866 864 259
868 866 852
870 4 3
872 870 7
874 872 9
876 874 11
878 876 13
880 878 15
882 880 17
884 882 868
886 884 18
888 362 360
890 888 885
892 891 887
894 884 20
896 364 360
898 896 885
900 899 895
902 884 22
904 366 360
906 904 885
908 907 903
910 884 24
912 368 360
914 912 885
916 915 911
918 884 26
920 370 360
922 920 885
924 923 919
926 884 28
928 372 360
930 928 885
932 931 927
934 884 30
936 374 360
938 936 885
940 939 935
942 884 32
944 376 360
946 944 885
948 947 943
950 848 338
952 950 341
954 952 178
956 378 360
958 956 953
960 959 955
962 952 180
964 380 360
966 964 953
968 967 963
970 952 182
972 382 360
974 972 953
976 975 971
978 952 184
980 384 360
982 980 953
984 983 979
986 952 186
988 386 360
990 988 953
992 991 987
994 952 188
996 388 360
998 996 953
1000 999 995
1002 952 190
1004 390 360
1006 1004 953
1008 1007 1003
1010 952 192
1012 392 360
1014 1012 953
1016 1015 1011
1018 952 34
1020 394 360
1022 1020 953
1024 1023 1019
1026 952 36
1028 396 360
1030 1028 953
1032 1031 1027
1034 952 38
1036 398 360
1038 1036 953
1040 1039 1035
1042 952 40
1044 400 360
1046 1044 953
1048 1047 1043
1050 952 42
1052 402 360
1054 1052 953
1056 1055 1051
1058 952 44
1060 404 360
1062 1060 953
1064 1063 1059
1066 952 46
1068 406 360
1070 1068 953
1072 1071 1067
1074 952 48
1076 408 360
1078 1076 953
1080 1079 1075
1082 952 50
1084 410 360
1086 1084 953
1088 1087 1083
1090 952 52
1092 412 360
1094 1092 953
1096 1095 1091
1098 952 54
1100 414 360
1102 1100 953
1104 1103 1099
1106 952 56
1108 416 360
1110 1108 953
1112 1111 1107
1114 952 58
1116 418 360
1118 1116 953
1120 1119 1115
1122 952 60
1124 420 360
1126 1124 953
1128 1127 1123
1130 952 62
1132 422 360
1134 1132 953
1136 1135 1131
1138 952 64
1140 424 360
1142 1140 953
1144 1143 1139
1146 952 66
1148 426 360
1150 1148 953
1152 1151 1147
1154 952 68
1156 428 360
1158 1156 953
1160 1159 1155
1162 952 70
1164 430 360
1166 1164 953
1168 1167 1163
1170 952 72
1172 432 360
1174 1172 953
1176 1175 1171
1178 952 74
1180 434 360
1182 1180 953
1184 1183 1179
1186 952 76
1188 436 360
1190 1188 953
1192 1191 1187
1194 952 78
1196 438 360
1198 1196 953
1200 1199 1195
1202 952 80
1204 440 360
1206 1204 953
1208 1207 1203
1210 952 82
1212 442 360
1214 1212 953
1216 1215 1211
1218 952 84
1220 444 360
1222 1220 953
1224 1223 1219
1226 952 86
1228 446 360
1230 1228 953
1232 1231 1227
1234 952 88
1236 448 360
1238 1236 953
1240 1239 1235
1242 952 90
1244 450 360
1246 1244 953
1248 1247 1243
1250 952 92
1252 452 360
1254 1252 953
1256 1255 1251
1258 952 94
1260 454 360
1262 1260 953
1264 1263 1259
1266 952 96
1268 456 360
1270 1268 953
1272 1271 1267
1274 5 2
1276 1274 7
1278 1276 9
1280 1278 11
1282 1280 13
1284 1282 15
1286 1284 17
1288 1286 868
1290 1288 18
1292 458 360
1294 1292 1289
1296 1295 1291
1298 1288 20
1300 460 360
1302 1300 1289
1304 1303 1299
1306 1288 22
1308 462 360
1310 1308 1289
1312 1311 1307
1314 1288 24
1316 464 360
1318 1316 1289
1320 1319 1315
1322 1288 26
1324 466 360
1326 1324 1289
1328 1327 1323
1330 1288 28
1332 468 360
1334 1332 1289
1336 1335 1331
1338 1288 30
1340 470 360
1342 1340 1289
1344 1343 1339
1346 1288 32
1348 472 360
1350 1348 1289
1352 1351 1347
1354 952 282
1356 474 360
1358 1356 953
1360 1359 1355
1362 952 284
1364 476 360
1366 1364 953
1368 1367 1363
1370 952 286
1372 478 360
1374 1372 953
1376 1375 1371
1378 952 288
1380 480 360
1382 1380 953
1384 1383 1379
1386 952 290
1388 482 360
1390 1388 953
1392 1391 1387
1394 952 292
1396 484 360
1398 1396 953
1400 1399 1395
1402 952 294
1404 486 360
1406 1404 953
1408 1407 1403
1410 952 296
1412 488 360
1414 1412 953
1416 1415 1411
1418 952 194
1420 490 360
1422 1420 953
1424 1423 1419
1426 952 196
1428 492 360
1430 1428 953
1432 1431 1427
1434 952 198
1436 494 360
1438 1436 953
1440 1439 1435
1442 952 200
1444 496 360
1446 1444 953
1448 1447 1443
1450 952 202
1452 498 360
1454 1452 953
1456 1455 1451
1458 952 204
1460 500 360
1462 1460 953
1464 1463 1459
1466 952 206
1468 502 360
1470 1468 953
1472 1471 1467
1474 952 208
1476 504 360
1478 1476 953
1480 1479 1475
1482 337 334
1484 1482 339
1486 1484 340
1488 510 360
1490 506 360
1492 508 360
1494 1493 1491
1496 1494 1489
1498 1496 1486
1500 1300 1293
1502 1500 1309
1504 1502 1317
1506 1504 1325
1508 1506 1333
1510 1508 1341
1512 1510 1349
1514 1512 1498
1516 1300 1292
1518 1516 1309
1520 1518 1317
1522 1520 1325
1524 1522 1333
1526 1524 1341
1528 1526 1349
1530 1528 1498
1532 1493 1490
1534 1532 1489
1536 1534 1486
1538 1536 332
1540 1492 1490
1542 1540 1489
1544 1486 260
1546 1544 1542
1548 1547 1539
1550 1548 1531
1552 1550 1490
1554 921 913
1556 1554 929
1558 1556 936
1560 1530 945
1562 1560 1558
1564 1563 1553
1566 1564 1515
1568 1510 1348
1570 1568 1498
1572 1492 1491
1574 1572 1489
1576 1574 342
1578 1576 1486
1580 1579 1492
1582 1580 1550
1584 1583 1563
1586 1584 1571
1588 1544 1494
1590 1589 1488
1592 1591 1531
1594 1593 1563
1596 336 335
1598 1596 339
1600 1598 341
1602 1600 298
1604 512 360
1606 1604 1601
1608 1607 1603
1610 1600 300
1612 514 360
1614 1612 1601
1616 1615 1611
1618 1600 302
1620 516 360
1622 1620 1601
1624 1623 1619
1626 1600 304
1628 518 360
1630 1628 1601
1632 1631 1627
1634 1600 306
1636 520 360
1638 1636 1601
1640 1639 1635
1642 1600 308
1644 522 360
1646 1644 1601
1648 1647 1643
1650 1600 310
1652 524 360
1654 1652 1601
1656 1655 1651
1658 1600 312
1660 526 360
1662 1660 1601
1664 1663 1659
1666 1600 314
1668 528 360
1670 1668 1601
1672 1671 1667
1674 1600 316
1676 530 360
1678 1676 1601
1680 1679 1675
1682 1600 318
1684 532 360
1686 1684 1601
1688 1687 1683
1690 1600 320
1692 534 360
1694 1692 1601
1696 1695 1691
1698 1600 322
1700 536 360
1702 1700 1601
1704 1703 1699
1706 1600 324
1708 538 360
1710 1708 1601
1712 1711 1707
1714 1600 326
1716 540 360
1718 1716 1601
1720 1719 1715
1722 1600 328
1724 542 360
1726 1724 1601
1728 1727 1723
1730 952 228
1732 544 360
1734 1732 953
1736 1735 1731
1738 952 230
1740 546 360
1742 1740 953
1744 1743 1739
1746 952 232
1748 548 360
1750 1748 953
1752 1751 1747
1754 952 234
1756 550 360
1758 1756 953
1760 1759 1755
1762 952 236
1764 552 360
1766 1764 953
1768 1767 1763
1770 952 238
1772 554 360
1774 1772 953
1776 1775 1771
1778 952 240
1780 556 360
1782 1780 953
1784 1783 1779
1786 952 242
1788 558 360
1790 1788 953
1792 1791 1787
1794 4 2
1796 1794 7
1798 1796 9
1800 1798 11
1802 1800 13
1804 1802 15
1806 1804 17
1808 1806 868
1810 808 360
1812 1810 1808
1814 560 360
1816 1814 1809
1818 1817 1813
1820 810 360
1822 1820 1808
1824 562 360
1826 1824 1809
1828 1827 1823
1830 812 360
1832 1830 1808
1834 564 360
1836 1834 1809
1838 1837 1833
1840 814 360
1842 1840 1808
1844 566 360
1846 1844 1809
1848 1847 1843
1850 816 360
1852 1850 1808
1854 568 360
1856 1854 1809
1858 1857 1853
1860 818 360
1862 1860 1808
1864 570 360
1866 1864 1809
1868 1867 1863
1870 820 360
1872 1870 1808
1874 572 360
1876 1874 1809
1878 1877 1873
1880 822 360
1882 1880 1808
1884 574 360
1886 1884 1809
1888 1887 1883
1890 5 3
1892 1890 6
1894 1892 9
1896 1894 11
1898 1896 13
1900 1898 15
1902 1900 17
1904 1902 868
1906 824 360
1908 1906 1904
1910 580 360
1912 1910 1905
1914 1913 1909
1916 826 360
1918 1916 1904
1920 582 360
1922 1920 1905
1924 1923 1919
1926 828 360
1928 1926 1904
1930 584 360
1932 1930 1905
1934 1933 1929
1936 830 360
1938 1936 1904
1940 586 360
1942 1940 1905
1944 1943 1939
1946 832 360
1948 1946 1904
1950 588 360
1952 1950 1905
1954 1953 1949
1956 834 360
1958 1956 1904
1960 590 360
1962 1960 1905
1964 1963 1959
1966 836 360
1968 1966 1904
1970 592 360
1972 1970 1905
1974 1973 1969
1976 838 360
1978 1976 1904
1980 594 360
1982 1980 1905
1984 1983 1979
1986 246 245
1988 1986 249
1990 1988 251
1992 1990 253
1994 1992 255
1996 1994 257
1998 1996 259
2000 1998 852
2002 1890 7
2004 2002 9
2006 2004 11
2008 2006 13
2010 2008 15
2012 2010 17
2014 2012 2000
2016 578 360
2018 2017 18
2020 596 360
2022 2020 2019
2024 2022 2014
2026 598 360
2028 2026 2020
2030 2028 330
2032 2031 2020
2034 2026 2021
2036 1660 945
2038 1661 944
2040 2039 2037
2042 1652 937
2044 1653 936
2046 2045 2043
2048 1644 929
2050 1645 928
2052 2051 2049
2054 1636 921
2056 1637 920
2058 2057 2055
2060 1628 913
2062 1629 912
2064 2063 2061
2066 1620 905
2068 1621 904
2070 2069 2067
2072 1604 889
2074 1605 888
2076 2075 2073
2078 1612 897
2080 1613 896
2082 2081 2079
2084 2082 2076
2086 2084 2070
2088 2086 2064
2090 2088 2058
2092 2090 2052
2094 2092 2046
2096 2094 2040
2098 752 360
2100 746 360
2102 736 360
2104 758 360
2106 756 360
2108 2107 2105
2110 2108 2103
2112 754 360
2114 750 360
2116 2115 2112
2118 748 360
2120 744 360
2122 2120 2118
2124 2122 2116
2126 2124 2110
2128 2106 2104
2130 2128 2102
2132 2114 2113
2134 2121 2119
2136 2134 2132
2138 2136 2130
2140 2139 2127
2142 2141 2101
2144 2142 2099
2146 2144 2096
2148 614 360
2150 2149 1724
2152 2148 1725
2154 2153 2151
2156 612 360
2158 2157 1716
2160 2156 1717
2162 2161 2159
2164 610 360
2166 2165 1708
2168 2164 1709
2170 2169 2167
2172 608 360
2174 2173 1700
2176 2172 1701
2178 2177 2175
2180 606 360
2182 2181 1692
2184 2180 1693
2186 2185 2183
2188 604 360
2190 2189 1684
2192 2188 1685
2194 2193 2191
2196 600 360
2198 2197 1668
2200 2196 1669
2202 2201 2199
2204 602 360
2206 2205 1676
2208 2204 1677
2210 2209 2207
2212 2210 2202
2214 2212 2194
2216 2214 2186
2218 2216 2178
2220 2218 2170
2222 2220 2162
2224 2222 2154
2226 2224 2146
2228 576 360
2230 2228 2226
2232 2230 226
2234 2232 2034
2236 2235 2033
2238 2237 2015
2240 2239 2025
2242 2027 2019
2244 2243 2014
2246 2031 2028
2248 2247 2035
2250 2249 2015
2252 2251 2245
2254 888 884
2256 2196 885
2258 2257 2255
2260 896 884
2262 2204 885
2264 2263 2261
2266 904 884
2268 2188 885
2270 2269 2267
2272 912 884
2274 2180 885
2276 2275 2273
2278 920 884
2280 2172 885
2282 2281 2279
2284 928 884
2286 2164 885
2288 2287 2285
2290 936 884
2292 2156 885
2294 2293 2291
2296 944 884
2298 2148 885
2300 2299 2297
2302 952 344
2304 616 360
2306 2304 953
2308 2307 2303
2310 952 346
2312 618 360
2314 2312 953
2316 2315 2311
2318 952 348
2320 620 360
2322 2320 953
2324 2323 2319
2326 952 350
2328 622 360
2330 2328 953
2332 2331 2327
2334 952 352
2336 624 360
2338 2336 953
2340 2339 2335
2342 952 354
2344 626 360
2346 2344 953
2348 2347 2343
2350 952 356
2352 628 360
2354 2352 953
2356 2355 2351
2358 952 358
2360 630 360
2362 2360 953
2364 2363 2359
2366 638 360
2368 636 360
2370 632 360
2372 634 360
2374 2373 2371
2376 2374 2369
2378 2376 2367
2380 336 334
2382 2380 339
2384 2382 341
2386 2384 2378
2388 2372 2370
2390 2388 2369
2392 2390 2367
2394 2392 952
2396 2394 281
2398 2374 2368
2400 2398 2367
2402 2400 2030
2404 1880 1477
2406 1881 1476
2408 2407 2405
2410 1870 1469
2412 1871 1468
2414 2413 2411
2416 1860 1461
2418 1861 1460
2420 2419 2417
2422 1850 1453
2424 1851 1452
2426 2425 2423
2428 1840 1445
2430 1841 1444
2432 2431 2429
2434 1830 1437
2436 1831 1436
2438 2437 2435
2440 1810 1421
2442 1811 1420
2444 2443 2441
2446 1820 1429
2448 1821 1428
2450 2449 2447
2452 2450 2444
2454 2452 2438
2456 2454 2432
2458 2456 2426
2460 2458 2420
2462 2460 2414
2464 2462 2408
2466 774 360
2468 2467 1884
2470 2466 1885
2472 2471 2469
2474 772 360
2476 2475 1874
2478 2474 1875
2480 2479 2477
2482 770 360
2484 2483 1864
2486 2482 1865
2488 2487 2485
2490 768 360
2492 2491 1854
2494 2490 1855
2496 2495 2493
2498 766 360
2500 2499 1844
2502 2498 1845
2504 2503 2501
2506 764 360
2508 2507 1834
2510 2506 1835
2512 2511 2509
2514 760 360
2516 2515 1814
2518 2514 1815
2520 2519 2517
2522 762 360
2524 2523 1824
2526 2522 1825
2528 2527 2525
2530 2528 2520
2532 2530 2512
2534 2532 2504
2536 2534 2496
2538 2536 2488
2540 2538 2480
2542 2540 2472
2544 2542 2464
2546 2361 1976
2548 2360 1977
2550 2549 2547
2552 2353 1966
2554 2352 1967
2556 2555 2553
2558 2345 1956
2560 2344 1957
2562 2561 2559
2564 2337 1946
2566 2336 1947
2568 2567 2565
2570 2329 1936
2572 2328 1937
2574 2573 2571
2576 2321 1926
2578 2320 1927
2580 2579 2577
2582 2305 1906
2584 2304 1907
2586 2585 2583
2588 2313 1916
2590 2312 1917
2592 2591 2589
2594 2592 2586
2596 2594 2580
2598 2596 2574
2600 2598 2568
2602 2600 2562
2604 2602 2556
2606 2604 2550
2608 2606 2544
2610 1980 1013
2612 1981 1012
2614 2613 2611
2616 1970 1005
2618 1971 1004
2620 2619 2617
2622 1960 997
2624 1961 996
2626 2625 2623
2628 1950 989
2630 1951 988
2632 2631 2629
2634 1940 981
2636 1941 980
2638 2637 2635
2640 1930 973
2642 1931 972
2644 2643 2641
2646 1910 957
2648 1911 956
2650 2649 2647
2652 1920 965
2654 1921 964
2656 2655 2653
2658 2656 2650
2660 2658 2644
2662 2660 2638
2664 2662 2632
2666 2664 2626
2668 2666 2620
2670 2668 2614
2672 2670 2608
2674 790 360
2676 734 360
2678 2677 2674
2680 2676 2675
2682 2681 2679
2684 788 360
2686 732 360
2688 2687 2684
2690 2686 2685
2692 2691 2689
2694 786 360
2696 730 360
2698 2697 2694
2700 2696 2695
2702 2701 2699
2704 784 360
2706 728 360
2708 2707 2704
2710 2706 2705
2712 2711 2709
2714 782 360
2716 726 360
2718 2717 2714
2720 2716 2715
2722 2721 2719
2724 780 360
2726 724 360
2728 2727 2724
2730 2726 2725
2732 2731 2729
2734 776 360
2736 720 360
2738 2737 2734
2740 2736 2735
2742 2741 2739
2744 778 360
2746 722 360
2748 2747 2744
2750 2746 2745
2752 2751 2749
2754 2752 2742
2756 2754 2732
2758 2756 2722
2760 2758 2712
2762 2760 2702
2764 2762 2692
2766 2764 2682
2768 2766 2672
2770 806 360
2772 2770 1789
2774 2771 1788
2776 2775 2773
2778 804 360
2780 2778 1781
2782 2779 1780
2784 2783 2781
2786 802 360
2788 2786 1773
2790 2787 1772
2792 2791 2789
2794 800 360
2796 2794 1765
2798 2795 1764
2800 2799 2797
2802 798 360
2804 2802 1757
2806 2803 1756
2808 2807 2805
2810 796 360
2812 2810 1749
2814 2811 1748
2816 2815 2813
2818 792 360
2820 2818 1733
2822 2819 1732
2824 2823 2821
2826 794 360
2828 2826 1741
2830 2827 1740
2832 2831 2829
2834 2832 2824
2836 2834 2816
2838 2836 2808
2840 2838 2800
2842 2840 2792
2844 2842 2784
2846 2844 2776
2848 2846 2768
2850 1413 944
2852 1412 945
2854 2853 2851
2856 1405 936
2858 1404 937
2860 2859 2857
2862 1397 928
2864 1396 929
2866 2865 2863
2868 1389 920
2870 1388 921
2872 2871 2869
2874 1381 912
2876 1380 913
2878 2877 2875
2880 1373 904
2882 1372 905
2884 2883 2881
2886 1357 888
2888 1356 889
2890 2889 2887
2892 1365 896
2894 1364 897
2896 2895 2893
2898 2896 2890
2900 2898 2884
2902 2900 2878
2904 2902 2872
2906 2904 2866
2908 2906 2860
2910 2908 2854
2912 2910 2848
2914 718 360
2916 2915 2148
2918 2914 2149
2920 2919 2917
2922 716 360
2924 2923 2156
2926 2922 2157
2928 2927 2925
2930 714 360
2932 2931 2164
2934 2930 2165
2936 2935 2933
2938 712 360
2940 2939 2172
2942 2938 2173
2944 2943 2941
2946 710 360
2948 2947 2180
2950 2946 2181
2952 2951 2949
2954 708 360
2956 2955 2188
2958 2954 2189
2960 2959 2957
2962 704 360
2964 2963 2196
2966 2962 2197
2968 2967 2965
2970 706 360
2972 2971 2204
2974 2970 2205
2976 2975 2973
2978 2976 2968
2980 2978 2960
2982 2980 2952
2984 2982 2944
2986 2984 2936
2988 2986 2928
2990 2988 2920
2992 2990 2912
2994 702 360
2996 2994 1269
2998 2995 1268
3000 2999 2997
3002 700 360
3004 3002 1261
3006 3003 1260
3008 3007 3005
3010 698 360
3012 3010 1253
3014 3011 1252
3016 3015 3013
3018 696 360
3020 3018 1245
3022 3019 1244
3024 3023 3021
3026 694 360
3028 3026 1237
3030 3027 1236
3032 3031 3029
3034 692 360
3036 3034 1229
3038 3035 1228
3040 3039 3037
3042 690 360
3044 3042 1221
3046 3043 1220
3048 3047 3045
3050 688 360
3052 3050 1213
3054 3051 1212
3056 3055 3053
3058 686 360
3060 3058 1205
3062 3059 1204
3064 3063 3061
3066 684 360
3068 3066 1197
3070 3067 1196
3072 3071 3069
3074 682 360
3076 3074 1189
3078 3075 1188
3080 3079 3077
3082 680 360
3084 3082 1181
3086 3083 1180
3088 3087 3085
3090 678 360
3092 3090 1173
3094 3091 1172
3096 3095 3093
3098 676 360
3100 3098 1165
3102 3099 1164
3104 3103 3101
3106 674 360
3108 3106 1157
3110 3107 1156
3112 3111 3109
3114 672 360
3116 3114 1149
3118 3115 1148
3120 3119 3117
3122 670 360
3124 3122 1141
3126 3123 1140
3128 3127 3125
3130 668 360
3132 3130 1133
3134 3131 1132
3136 3135 3133
3138 666 360
3140 3138 1125
3142 3139 1124
3144 3143 3141
3146 664 360
3148 3146 1117
3150 3147 1116
3152 3151 3149
3154 662 360
3156 3154 1109
3158 3155 1108
3160 3159 3157
3162 660 360
3164 3162 1101
3166 3163 1100
3168 3167 3165
3170 658 360
3172 3170 1093
3174 3171 1092
3176 3175 3173
3178 656 360
3180 3178 1085
3182 3179 1084
3184 3183 3181
3186 654 360
3188 3186 1077
3190 3187 1076
3192 3191 3189
3194 652 360
3196 3194 1069
3198 3195 1068
3200 3199 3197
3202 650 360
3204 3202 1061
3206 3203 1060
3208 3207 3205
3210 648 360
3212 3210 1053
3214 3211 1052
3216 3215 3213
3218 646 360
3220 3218 1045
3222 3219 1044
3224 3223 3221
3226 644 360
3228 3226 1037
3230 3227 1036
3232 3231 3229
3234 640 360
3236 3234 1021
3238 3235 1020
3240 3239 3237
3242 642 360
3244 3242 1029
3246 3243 1028
3248 3247 3245
3250 3248 3240
3252 3250 3232
3254 3252 3224
3256 3254 3216
3258 3256 3208
3260 3258 3200
3262 3260 3192
3264 3262 3184
3266 3264 3176
3268 3266 3168
3270 3268 3160
3272 3270 3152
3274 3272 3144
3276 3274 3136
3278 3276 3128
3280 3278 3120
3282 3280 3112
3284 3282 3104
3286 3284 3096
3288 3286 3088
3290 3288 3080
3292 3290 3072
3294 3292 3064
3296 3294 3056
3298 3296 3048
3300 3298 3040
3302 3300 3032
3304 3302 3024
3306 3304 3016
3308 3306 3008
3310 3308 3000
3312 3310 2992
3314 3312 2103
3316 3315 2402
3318 3316 1486
3320 2402 263
3322 3320 1486
3324 2373 2370
3326 3324 2368
3328 3326 2367
3330 3328 2030
3332 3312 2102
3334 3333 3330
3336 3334 1486
3338 3330 262
3340 3338 1486
3342 2372 2371
3344 3342 2368
3346 3344 2367
3348 1482 338
3350 3348 341
3352 3350 3346
3354 2388 2368
3356 3354 2367
3358 1596 338
3360 3358 341
3362 3360 3356
3364 2376 2366
3366 2380 338
3368 3366 341
3370 3368 3364
3372 3371 3363
3374 3372 3353
3376 3374 2371
3378 3377 3341
3380 3378 3337
3382 3381 3323
3384 3383 3319
3386 3384 2397
3388 3342 2369
3390 3388 2367
3392 3390 1488
3394 3392 1588
3396 3395 3387
3398 3324 2369
3400 3398 2367
3402 3400 1578
3404 3403 3397
3406 3405 2387
3408 3398 2366
3410 850 340
3412 3410 3408
3414 3413 2373
3416 3414 3374
3418 3416 3337
3420 2402 1486
3422 3421 3418
3424 3423 2395
3426 3425 3403
3428 3374 2368
3430 3330 1486
3432 3431 3428
3434 3432 3319
3436 3435 2395
3438 3413 2366
3440 3438 3374
3442 3441 3431
3444 3442 3319
3446 1600 114
3448 3234 1601
3450 3449 3447
3452 1600 116
3454 3242 1601
3456 3455 3453
3458 1600 118
3460 3226 1601
3462 3461 3459
3464 1600 120
3466 3218 1601
3468 3467 3465
3470 1600 122
3472 3210 1601
3474 3473 3471
3476 1600 124
3478 3202 1601
3480 3479 3477
3482 1600 126
3484 3194 1601
3486 3485 3483
3488 1600 128
3490 3186 1601
3492 3491 3489
3494 1600 130
3496 3178 1601
3498 3497 3495
3500 1600 132
3502 3170 1601
3504 3503 3501
3506 1600 134
3508 3162 1601
3510 3509 3507
3512 1600 136
3514 3154 1601
3516 3515 3513
3518 1600 138
3520 3146 1601
3522 3521 3519
3524 1600 140
3526 3138 1601
3528 3527 3525
3530 1600 142
3532 3130 1601
3534 3533 3531
3536 1600 144
3538 3122 1601
3540 3539 3537
3542 1600 146
3544 3114 1601
3546 3545 3543
3548 1600 148
3550 3106 1601
3552 3551 3549
3554 1600 150
3556 3098 1601
3558 3557 3555
3560 1600 152
3562 3090 1601
3564 3563 3561
3566 1600 154
3568 3082 1601
3570 3569 3567
3572 1600 156
3574 3074 1601
3576 3575 3573
3578 1600 158
3580 3066 1601
3582 3581 3579
3584 1600 160
3586 3058 1601
3588 3587 3585
3590 1600 162
3592 3050 1601
3594 3593 3591
3596 1600 164
3598 3042 1601
3600 3599 3597
3602 1600 166
3604 3034 1601
3606 3605 3603
3608 1600 168
3610 3026 1601
3612 3611 3609
3614 1600 170
3616 3018 1601
3618 3617 3615
3620 1600 172
3622 3010 1601
3624 3623 3621
3626 1600 174
3628 3002 1601
3630 3629 3627
3632 1600 176
3634 2994 1601
3636 3635 3633
3638 952 264
3640 2962 953
3642 3641 3639
3644 952 266
3646 2970 953
3648 3647 3645
3650 952 268
3652 2954 953
3654 3653 3651
3656 952 270
3658 2946 953
3660 3659 3657
3662 952 272
3664 2938 953
3666 3665 3663
3668 952 274
3670 2930 953
3672 3671 3669
3674 952 276
3676 2922 953
3678 3677 3675
3680 952 278
3682 2914 953
3684 3683 3681
3686 952 210
3688 2736 953
3690 3689 3687
3692 952 212
3694 2746 953
3696 3695 3693
3698 952 214
3700 2726 953
3702 3701 3699
3704 952 216
3706 2716 953
3708 3707 3705
3710 952 218
3712 2706 953
3714 3713 3711
3716 952 220
3718 2696 953
3720 3719 3717
3722 952 222
3724 2686 953
3726 3725 3723
3728 952 224
3730 2676 953
3732 3731 3729
3734 738 360
3736 3735 2393
3738 740 360
3740 3738 3734
3742 3739 3735
3744 3743 3741
3746 3744 2393
3748 3740 845
3750 3741 844
3752 3751 3749
3754 3753 2393
3756 1794 6
3758 3756 9
3760 3758 11
3762 3760 13
3764 3762 15
3766 3764 17
3768 3766 868
3770 3768 18
3772 3769 2120
3774 3773 3771
3776 3768 20
3778 3769 2100
3780 3779 3777
3782 3768 22
3784 3769 2118
3786 3785 3783
3788 3768 24
3790 3769 2114
3792 3791 3789
3794 3768 26
3796 3769 2098
3798 3797 3795
3800 3768 28
3802 3769 2112
3804 3803 3801
3806 3768 30
3808 3769 2106
3810 3809 3807
3812 3768 32
3814 3769 2104
3816 3815 3813
3818 952 98
3820 2514 953
3822 3821 3819
3824 952 100
3826 2522 953
3828 3827 3825
3830 952 102
3832 2506 953
3834 3833 3831
3836 952 104
3838 2498 953
3840 3839 3837
3842 952 106
3844 2490 953
3846 3845 3843
3848 952 108
3850 2482 953
3852 3851 3849
3854 952 110
3856 2474 953
3858 3857 3855
3860 952 112
3862 2466 953
3864 3863 3861
3866 1274 6
3868 3866 9
3870 3868 11
3872 3870 13
3874 3872 15
3876 3874 17
3878 3876 868
3880 3878 18
3882 3879 2734
3884 3883 3881
3886 3878 20
3888 3879 2744
3890 3889 3887
3892 3878 22
3894 3879 2724
3896 3895 3893
3898 3878 24
3900 3879 2714
3902 3901 3899
3904 3878 26
3906 3879 2704
3908 3907 3905
3910 3878 28
3912 3879 2694
3914 3913 3911
3916 3878 30
3918 3879 2684
3920 3919 3917
3922 3878 32
3924 3879 2674
3926 3925 3923
3928 3878 2734
3930 3879 2818
3932 3931 3929
3934 3878 2744
3936 3879 2826
3938 3937 3935
3940 3878 2724
3942 3879 2810
3944 3943 3941
3946 3878 2714
3948 3879 2802
3950 3949 3947
3952 3878 2704
3954 3879 2794
3956 3955 3953
3958 3878 2694
3960 3879 2786
3962 3961 3959
3964 3878 2684
3966 3879 2778
3968 3967 3965
3970 3878 2674
3972 3879 2770
3974 3973 3971
3976 1808 18
3978 1810 1809
3980 3979 3977
3982 1808 20
3984 1820 1809
3986 3985 3983
3988 1808 22
3990 1830 1809
3992 3991 3989
3994 1808 24
3996 1840 1809
3998 3997 3995
4000 1808 26
4002 1850 1809
4004 4003 4001
4006 1808 28
4008 1860 1809
4010 4009 4007
4012 1808 30
4014 1870 1809
4016 4015 4013
4018 1808 32
4020 1880 1809
4022 4021 4019
4024 1904 18
4026 1906 1905
4028 4027 4025
4030 1904 20
4032 1916 1905
4034 4033 4031
4036 1904 22
4038 1926 1905
4040 4039 4037
4042 1904 24
4044 1936 1905
4046 4045 4043
4048 1904 26
4050 1946 1905
4052 4051 4049
4054 1904 28
4056 1956 1905
4058 4057 4055
4060 1904 30
4062 1966 1905
4064 4063 4061
4066 1904 32
4068 1976 1905
4070 4069 4067
i0 controllable_addr_abs<0>
i1 controllable_addr_abs<1>
i2 controllable_addr_abs<2>
i3 controllable_addr_abs<3>
i4 controllable_addr_abs<4>
i5 controllable_addr_abs<5>
i6 controllable_addr_abs<6>
i7 controllable_addr_abs<7>
i8 controllable_write8_val_abs<0>
i9 controllable_write8_val_abs<1>
i10 controllable_write8_val_abs<2>
i11 controllable_write8_val_abs<3>
i12 controllable_write8_val_abs<4>
i13 controllable_write8_val_abs<5>
i14 controllable_write8_val_abs<6>
i15 controllable_write8_val_abs<7>
i16 i_reqBuf_abs<0>
i17 i_reqBuf_abs<1>
i18 i_reqBuf_abs<2>
i19 i_reqBuf_abs<3>
i20 i_reqBuf_abs<4>
i21 i_reqBuf_abs<5>
i22 i_reqBuf_abs<6>
i23 i_reqBuf_abs<7>
i24 i_reqBuf_abs<8>
i25 i_reqBuf_abs<9>
i26 i_reqBuf_abs<10>
i27 i_reqBuf_abs<11>
i28 i_reqBuf_abs<12>
i29 i_reqBuf_abs<13>
i30 i_reqBuf_abs<14>
i31 i_reqBuf_abs<15>
i32 i_reqBuf_abs<16>
i33 i_reqBuf_abs<17>
i34 i_reqBuf_abs<18>
i35 i_reqBuf_abs<19>
i36 i_reqBuf_abs<20>
i37 i_reqBuf_abs<21>
i38 i_reqBuf_abs<22>
i39 i_reqBuf_abs<23>
i40 i_reqBuf_abs<24>
i41 i_reqBuf_abs<25>
i42 i_reqBuf_abs<26>
i43 i_reqBuf_abs<27>
i44 i_reqBuf_abs<28>
i45 i_reqBuf_abs<29>
i46 i_reqBuf_abs<30>
i47 i_reqBuf_abs<31>
i48 i_reqLBA1_abs<0>
i49 i_reqLBA1_abs<1>
i50 i_reqLBA1_abs<2>
i51 i_reqLBA1_abs<3>
i52 i_reqLBA1_abs<4>
i53 i_reqLBA1_abs<5>
i54 i_reqLBA1_abs<6>
i55 i_reqLBA1_abs<7>
i56 controllable_fillPrdAddr_abs<0>
i57 controllable_fillPrdAddr_abs<1>
i58 controllable_fillPrdAddr_abs<2>
i59 controllable_fillPrdAddr_abs<3>
i60 controllable_fillPrdAddr_abs<4>
i61 controllable_fillPrdAddr_abs<5>
i62 controllable_fillPrdAddr_abs<6>
i63 controllable_fillPrdAddr_abs<7>
i64 controllable_fillPrdAddr_abs<8>
i65 controllable_fillPrdAddr_abs<9>
i66 controllable_fillPrdAddr_abs<10>
i67 controllable_fillPrdAddr_abs<11>
i68 controllable_fillPrdAddr_abs<12>
i69 controllable_fillPrdAddr_abs<13>
i70 controllable_fillPrdAddr_abs<14>
i71 controllable_fillPrdAddr_abs<15>
i72 controllable_fillPrdAddr_abs<16>
i73 controllable_fillPrdAddr_abs<17>
i74 controllable_fillPrdAddr_abs<18>
i75 controllable_fillPrdAddr_abs<19>
i76 controllable_fillPrdAddr_abs<20>
i77 controllable_fillPrdAddr_abs<21>
i78 controllable_fillPrdAddr_abs<22>
i79 controllable_fillPrdAddr_abs<23>
i80 controllable_fillPrdAddr_abs<24>
i81 controllable_fillPrdAddr_abs<25>
i82 controllable_fillPrdAddr_abs<26>
i83 controllable_fillPrdAddr_abs<27>
i84 controllable_fillPrdAddr_abs<28>
i85 controllable_fillPrdAddr_abs<29>
i86 controllable_fillPrdAddr_abs<30>
i87 controllable_fillPrdAddr_abs<31>
i88 i_reqLBA3_abs<0>
i89 i_reqLBA3_abs<1>
i90 i_reqLBA3_abs<2>
i91 i_reqLBA3_abs<3>
i92 i_reqLBA3_abs<4>
i93 i_reqLBA3_abs<5>
i94 i_reqLBA3_abs<6>
i95 i_reqLBA3_abs<7>
i96 i_reqLBA0_abs<0>
i97 i_reqLBA0_abs<1>
i98 i_reqLBA0_abs<2>
i99 i_reqLBA0_abs<3>
i100 i_reqLBA0_abs<4>
i101 i_reqLBA0_abs<5>
i102 i_reqLBA0_abs<6>
i103 i_reqLBA0_abs<7>
i104 i_reqLBA4_abs<0>
i105 i_reqLBA4_abs<1>
i106 i_reqLBA4_abs<2>
i107 i_reqLBA4_abs<3>
i108 i_reqLBA4_abs<4>
i109 i_reqLBA4_abs<5>
i110 i_reqLBA4_abs<6>
i111 i_reqLBA4_abs<7>
i112 controllable_dmaStartClass_conc
i113 i_reqLBA5_abs<0>
i114 i_reqLBA5_abs<1>
i115 i_reqLBA5_abs<2>
i116 i_reqLBA5_abs<3>
i117 i_reqLBA5_abs<4>
i118 i_reqLBA5_abs<5>
i119 i_reqLBA5_abs<6>
i120 i_reqLBA5_abs<7>
i121 controllable_bank_abs<0>
i122 controllable_bank_abs<1>
i123 controllable_bank_abs<2>
i124 controllable_bank_abs<3>
i125 controllable_bank_abs<4>
i126 controllable_bank_abs<5>
i127 controllable_bank_abs<6>
i128 controllable_bank_abs<7>
i129 controllable_featXFRClass_conc
i130 i_transSuccess_conc
i131 i_reqSect1_abs<0>
i132 i_reqSect1_abs<1>
i133 i_reqSect1_abs<2>
i134 i_reqSect1_abs<3>
i135 i_reqSect1_abs<4>
i136 i_reqSect1_abs<5>
i137 i_reqSect1_abs<6>
i138 i_reqSect1_abs<7>
i139 i_osReqType_conc
i140 i_reqSect0_abs<0>
i141 i_reqSect0_abs<1>
i142 i_reqSect0_abs<2>
i143 i_reqSect0_abs<3>
i144 i_reqSect0_abs<4>
i145 i_reqSect0_abs<5>
i146 i_reqSect0_abs<6>
i147 i_reqSect0_abs<7>
i148 controllable_fillPrdNSect_abs<0>
i149 controllable_fillPrdNSect_abs<1>
i150 controllable_fillPrdNSect_abs<2>
i151 controllable_fillPrdNSect_abs<3>
i152 controllable_fillPrdNSect_abs<4>
i153 controllable_fillPrdNSect_abs<5>
i154 controllable_fillPrdNSect_abs<6>
i155 controllable_fillPrdNSect_abs<7>
i156 controllable_fillPrdNSect_abs<8>
i157 controllable_fillPrdNSect_abs<9>
i158 controllable_fillPrdNSect_abs<10>
i159 controllable_fillPrdNSect_abs<11>
i160 controllable_fillPrdNSect_abs<12>
i161 controllable_fillPrdNSect_abs<13>
i162 controllable_fillPrdNSect_abs<14>
i163 controllable_fillPrdNSect_abs<15>
i164 controllable_busMasterClass_conc
i165 controllable_featWCClass_conc
i166 controllable_tag_conc<0>
i167 controllable_tag_conc<1>
i168 controllable_tag_conc<2>
i169 controllable_tag_conc<3>
i170 controllable_featNWCClass_conc
i171 i_reqLBA2_abs<0>
i172 i_reqLBA2_abs<1>
i173 i_reqLBA2_abs<2>
i174 i_reqLBA2_abs<3>
i175 i_reqLBA2_abs<4>
i176 i_reqLBA2_abs<5>
i177 i_reqLBA2_abs<6>
i178 i_reqLBA2_abs<7>
l0 n361
l1 state_regSectors0_abs<0>_out
l2 state_regSectors0_abs<1>_out
l3 state_regSectors0_abs<2>_out
l4 state_regSectors0_abs<3>_out
l5 state_regSectors0_abs<4>_out
l6 state_regSectors0_abs<5>_out
l7 state_regSectors0_abs<6>_out
l8 state_regSectors0_abs<7>_out
l9 state_os_lba3_abs<0>_out
l10 state_os_lba3_abs<1>_out
l11 state_os_lba3_abs<2>_out
l12 state_os_lba3_abs<3>_out
l13 state_os_lba3_abs<4>_out
l14 state_os_lba3_abs<5>_out
l15 state_os_lba3_abs<6>_out
l16 state_os_lba3_abs<7>_out
l17 state_os_buf_abs<0>_out
l18 state_os_buf_abs<1>_out
l19 state_os_buf_abs<2>_out
l20 state_os_buf_abs<3>_out
l21 state_os_buf_abs<4>_out
l22 state_os_buf_abs<5>_out
l23 state_os_buf_abs<6>_out
l24 state_os_buf_abs<7>_out
l25 state_os_buf_abs<8>_out
l26 state_os_buf_abs<9>_out
l27 state_os_buf_abs<10>_out
l28 state_os_buf_abs<11>_out
l29 state_os_buf_abs<12>_out
l30 state_os_buf_abs<13>_out
l31 state_os_buf_abs<14>_out
l32 state_os_buf_abs<15>_out
l33 state_os_buf_abs<16>_out
l34 state_os_buf_abs<17>_out
l35 state_os_buf_abs<18>_out
l36 state_os_buf_abs<19>_out
l37 state_os_buf_abs<20>_out
l38 state_os_buf_abs<21>_out
l39 state_os_buf_abs<22>_out
l40 state_os_buf_abs<23>_out
l41 state_os_buf_abs<24>_out
l42 state_os_buf_abs<25>_out
l43 state_os_buf_abs<26>_out
l44 state_os_buf_abs<27>_out
l45 state_os_buf_abs<28>_out
l46 state_os_buf_abs<29>_out
l47 state_os_buf_abs<30>_out
l48 state_os_buf_abs<31>_out
l49 state_regFeature0_abs<0>_out
l50 state_regFeature0_abs<1>_out
l51 state_regFeature0_abs<2>_out
l52 state_regFeature0_abs<3>_out
l53 state_regFeature0_abs<4>_out
l54 state_regFeature0_abs<5>_out
l55 state_regFeature0_abs<6>_out
l56 state_regFeature0_abs<7>_out
l57 state_os_sect0_abs<0>_out
l58 state_os_sect0_abs<1>_out
l59 state_os_sect0_abs<2>_out
l60 state_os_sect0_abs<3>_out
l61 state_os_sect0_abs<4>_out
l62 state_os_sect0_abs<5>_out
l63 state_os_sect0_abs<6>_out
l64 state_os_sect0_abs<7>_out
l65 state_os_lba0_abs<0>_out
l66 state_os_lba0_abs<1>_out
l67 state_os_lba0_abs<2>_out
l68 state_os_lba0_abs<3>_out
l69 state_os_lba0_abs<4>_out
l70 state_os_lba0_abs<5>_out
l71 state_os_lba0_abs<6>_out
l72 state_os_lba0_abs<7>_out
l73 state_setFeatState_conc<0>_out
l74 state_setFeatState_conc<1>_out
l75 state_setFeatState_conc<2>_out
l76 state_bufSectors_abs<0>_out
l77 state_bufSectors_abs<1>_out
l78 state_bufSectors_abs<2>_out
l79 state_bufSectors_abs<3>_out
l80 state_bufSectors_abs<4>_out
l81 state_bufSectors_abs<5>_out
l82 state_bufSectors_abs<6>_out
l83 state_bufSectors_abs<7>_out
l84 state_bufSectors_abs<8>_out
l85 state_bufSectors_abs<9>_out
l86 state_bufSectors_abs<10>_out
l87 state_bufSectors_abs<11>_out
l88 state_bufSectors_abs<12>_out
l89 state_bufSectors_abs<13>_out
l90 state_bufSectors_abs<14>_out
l91 state_bufSectors_abs<15>_out
l92 state_os_lba5_abs<0>_out
l93 state_os_lba5_abs<1>_out
l94 state_os_lba5_abs<2>_out
l95 state_os_lba5_abs<3>_out
l96 state_os_lba5_abs<4>_out
l97 state_os_lba5_abs<5>_out
l98 state_os_lba5_abs<6>_out
l99 state_os_lba5_abs<7>_out
l100 state_regLBALow1_abs<0>_out
l101 state_regLBALow1_abs<1>_out
l102 state_regLBALow1_abs<2>_out
l103 state_regLBALow1_abs<3>_out
l104 state_regLBALow1_abs<4>_out
l105 state_regLBALow1_abs<5>_out
l106 state_regLBALow1_abs<6>_out
l107 state_regLBALow1_abs<7>_out
l108 state_regDev_LBA_abs_out
l109 state_regBMCommand_Start_abs_out
l110 state_regLBAMid1_abs<0>_out
l111 state_regLBAMid1_abs<1>_out
l112 state_regLBAMid1_abs<2>_out
l113 state_regLBAMid1_abs<3>_out
l114 state_regLBAMid1_abs<4>_out
l115 state_regLBAMid1_abs<5>_out
l116 state_regLBAMid1_abs<6>_out
l117 state_regLBAMid1_abs<7>_out
l118 state_stDMACmd_conc<0>_out
l119 state_stDMACmd_conc<1>_out
l120 state_regSectors1_abs<0>_out
l121 state_regSectors1_abs<1>_out
l122 state_regSectors1_abs<2>_out
l123 state_regSectors1_abs<3>_out
l124 state_regSectors1_abs<4>_out
l125 state_regSectors1_abs<5>_out
l126 state_regSectors1_abs<6>_out
l127 state_regSectors1_abs<7>_out
l128 state_os_lba2_abs<0>_out
l129 state_os_lba2_abs<1>_out
l130 state_os_lba2_abs<2>_out
l131 state_os_lba2_abs<3>_out
l132 state_os_lba2_abs<4>_out
l133 state_os_lba2_abs<5>_out
l134 state_os_lba2_abs<6>_out
l135 state_os_lba2_abs<7>_out
l136 state_osState_conc<0>_out
l137 state_osState_conc<1>_out
l138 state_osState_conc<2>_out
l139 state_osState_conc<3>_out
l140 state_bufAddr_abs<0>_out
l141 state_bufAddr_abs<1>_out
l142 state_bufAddr_abs<2>_out
l143 state_bufAddr_abs<3>_out
l144 state_bufAddr_abs<4>_out
l145 state_bufAddr_abs<5>_out
l146 state_bufAddr_abs<6>_out
l147 state_bufAddr_abs<7>_out
l148 state_bufAddr_abs<8>_out
l149 state_bufAddr_abs<9>_out
l150 state_bufAddr_abs<10>_out
l151 state_bufAddr_abs<11>_out
l152 state_bufAddr_abs<12>_out
l153 state_bufAddr_abs<13>_out
l154 state_bufAddr_abs<14>_out
l155 state_bufAddr_abs<15>_out
l156 state_bufAddr_abs<16>_out
l157 state_bufAddr_abs<17>_out
l158 state_bufAddr_abs<18>_out
l159 state_bufAddr_abs<19>_out
l160 state_bufAddr_abs<20>_out
l161 state_bufAddr_abs<21>_out
l162 state_bufAddr_abs<22>_out
l163 state_bufAddr_abs<23>_out
l164 state_bufAddr_abs<24>_out
l165 state_bufAddr_abs<25>_out
l166 state_bufAddr_abs<26>_out
l167 state_bufAddr_abs<27>_out
l168 state_bufAddr_abs<28>_out
l169 state_bufAddr_abs<29>_out
l170 state_bufAddr_abs<30>_out
l171 state_bufAddr_abs<31>_out
l172 state_os_sect1_abs<0>_out
l173 state_os_sect1_abs<1>_out
l174 state_os_sect1_abs<2>_out
l175 state_os_sect1_abs<3>_out
l176 state_os_sect1_abs<4>_out
l177 state_os_sect1_abs<5>_out
l178 state_os_sect1_abs<6>_out
l179 state_os_sect1_abs<7>_out
l180 state_os_lba4_abs<0>_out
l181 state_os_lba4_abs<1>_out
l182 state_os_lba4_abs<2>_out
l183 state_os_lba4_abs<3>_out
l184 state_os_lba4_abs<4>_out
l185 state_os_lba4_abs<5>_out
l186 state_os_lba4_abs<6>_out
l187 state_os_lba4_abs<7>_out
l188 state_regBMCommand_RW_abs_out
l189 fair_cnt<0>_out
l190 fair_cnt<1>_out
l191 fair_cnt<2>_out
l192 state_regCommand_abs<0>_out
l193 state_regCommand_abs<1>_out
l194 state_regCommand_abs<2>_out
l195 state_regCommand_abs<3>_out
l196 state_regCommand_abs<4>_out
l197 state_regCommand_abs<5>_out
l198 state_regCommand_abs<6>_out
l199 state_regCommand_abs<7>_out
l200 state_os_lba1_abs<0>_out
l201 state_os_lba1_abs<1>_out
l202 state_os_lba1_abs<2>_out
l203 state_os_lba1_abs<3>_out
l204 state_os_lba1_abs<4>_out
l205 state_os_lba1_abs<5>_out
l206 state_os_lba1_abs<6>_out
l207 state_os_lba1_abs<7>_out
l208 state_regLBAHigh0_abs<0>_out
l209 state_regLBAHigh0_abs<1>_out
l210 state_regLBAHigh0_abs<2>_out
l211 state_regLBAHigh0_abs<3>_out
l212 state_regLBAHigh0_abs<4>_out
l213 state_regLBAHigh0_abs<5>_out
l214 state_regLBAHigh0_abs<6>_out
l215 state_regLBAHigh0_abs<7>_out
l216 state_regLBAHigh1_abs<0>_out
l217 state_regLBAHigh1_abs<1>_out
l218 state_regLBAHigh1_abs<2>_out
l219 state_regLBAHigh1_abs<3>_out
l220 state_regLBAHigh1_abs<4>_out
l221 state_regLBAHigh1_abs<5>_out
l222 state_regLBAHigh1_abs<6>_out
l223 state_regLBAHigh1_abs<7>_out
l224 state_regLBALow0_abs<0>_out
l225 state_regLBALow0_abs<1>_out
l226 state_regLBALow0_abs<2>_out
l227 state_regLBALow0_abs<3>_out
l228 state_regLBALow0_abs<4>_out
l229 state_regLBALow0_abs<5>_out
l230 state_regLBALow0_abs<6>_out
l231 state_regLBALow0_abs<7>_out
l232 state_regLBAMid0_abs<0>_out
l233 state_regLBAMid0_abs<1>_out
l234 state_regLBAMid0_abs<2>_out
l235 state_regLBAMid0_abs<3>_out
l236 state_regLBAMid0_abs<4>_out
l237 state_regLBAMid0_abs<5>_out
l238 state_regLBAMid0_abs<6>_out
l239 state_regLBAMid0_abs<7>_out
o0 o_err
c
ide_hard_drive_controller_2
This file was written by ABC on Tue Mar 11 20:24:18 2014
For information about AIGER format, refer to http://fmv.jku.at/aiger
-------------------------------
This AIGER file has been created by the following sequence of commands:
> vl2mv driver_b4.v   ---gives--> driver_b4.mv
> abc -c "read_blif_mv driver_b4.mv; strash; refactor; rewrite; dfraig; rewrite; dfraig; write_aiger -s driver_b4y.aig"   ---gives--> driver_b4y.aig
> aigtoaig driver_b4y.aig driver_b4y.aag   ---gives--> driver_b4y.aag (this file)
Content of driver_b4.v:
// IDE hard drive controller specification and operating system interface
// specification for device driver synthesis.
// This file describes a GR(1) game played by a device driver for an IDE hard
// disk against its environment consisting of the hard disk and operating
// system.

`define CMD_READ_DMA_EXT  200
`define CMD_WRITE_DMA_EXT 37
`define CMD_SET_FEATURE   239
`define FEAT_WC           2
`define FEAT_NWC          130
`define FEAT_XFR_MODE     3
`define XM_ULTRA_DMA      8

`define RCMD              8
`define REG_FEATURE0      1
`define REG_SECTORS       2
`define REG_LBA_LOW       3
`define REG_LBA_MID       4
`define REG_LBA_HIGH      5
`define REG_DEV           6
`define REG_ERRCMD        7

`define RCTL              1
`define REG_CTLSTAT       2
`define REG_BM_STATUS     2
`define REG_BM_PRD        4
`define RDMA              2
`define REG_BM_COMMAND    0

//typedef enum {read=0, write=1} i_osReqType_enum;
`define read              0
`define write             1

//typedef enum {write8, write32, fillPrd, reset, os_req, ack_read_succ, ack_read_fail, ack_write_succ, ack_write_fail, class_event} controllable_tag_enum;
`define write8            0
`define write32           1
`define fillPrd           2
`define reset             3
`define os_req            4
`define ack_read_succ     5
`define ack_read_fail     6
`define ack_write_succ    7
`define ack_write_fail    8
`define class_event       9

//typedef enum {idle=0, command=1, reset_signal=2, reset_ready=3} state_stInternal_enum;
`define idle              0
`define command           1
`define reset_signal      2
`define reset_ready       3

//typedef enum {wait_bm_ready=0, dma_read=1, bm_read_prd=2, bm_ready=3} state_stDMACmd_enum;
`define wait_bm_ready     0
`define dma_read          1
`define bm_read_prd       2
`define bm_ready          3

//typedef enum {command_start=0, dma_cmd=1, set_features_cmd=2} state_stCommand_enum;
`define command_start     0
`define dma_cmd           1
`define set_features_cmd  2


//typedef enum {setFeatIdle=0, setFeatWC=1, setFeatNWC=2, setFeatXFR0=3, setFeatXFR1=4} state_setFeatState_enum;
`define setFeatIdle       0
`define setFeatWC         1
`define setFeatNWC        2
`define setFeatXFR0       3
`define setFeatXFR1       4

//typedef enum {os_init=0, os_reset=1, os_write_cache=2, os_idle=3, os_read_pending=4, os_write_pending=5, os_read_ack_succ=6, os_read_ack_fail=7, os_write_ack_succ=8, os_write_ack_fail=9, os_error=10} state_osState_enum;
`define os_init           0
`define os_reset          1
`define os_write_cache    2
`define os_idle           3
`define os_read_pending   4
`define os_write_pending  5
`define os_read_ack_succ  6
`define os_read_ack_fail  7
`define os_write_ack_succ 8
`define os_write_ack_fail 9
`define os_error          10

module ide_hard_drive_controller_2(
        o_err,
        i_clk,
        i_osReqType_conc,
        i_reqLBA0_abs,
        i_reqLBA1_abs,
        i_reqLBA2_abs,
        i_reqLBA3_abs,
        i_reqLBA4_abs,
        i_reqLBA5_abs,
        i_reqSect0_abs,
        i_reqSect1_abs,
        i_reqBuf_abs,
        i_transSuccess_conc,
        controllable_tag_conc,
        controllable_bank_abs,
        controllable_addr_abs,
        controllable_write8_val_abs,
        controllable_fillPrdAddr_abs,
        controllable_fillPrdNSect_abs,
        controllable_featWCClass_conc,
        controllable_featNWCClass_conc,
        controllable_featXFRClass_conc,
        controllable_busMasterClass_conc,
        controllable_dmaStartClass_conc );

input i_clk;
input i_osReqType_conc ;
input [7:0] i_reqLBA0_abs ;
input [7:0] i_reqLBA1_abs ;
input [7:0] i_reqLBA2_abs ;
input [7:0] i_reqLBA3_abs ;
input [7:0] i_reqLBA4_abs ;
input [7:0] i_reqLBA5_abs ;
input [7:0] i_reqSect0_abs ;
input [7:0] i_reqSect1_abs ;
input [31:0] i_reqBuf_abs ;
input i_transSuccess_conc ;
input [3:0] controllable_tag_conc ;
input [7:0] controllable_bank_abs ;
input [7:0] controllable_addr_abs ;
input [7:0] controllable_write8_val_abs ;
input [31:0] controllable_fillPrdAddr_abs ;
input [15:0] controllable_fillPrdNSect_abs ;
input controllable_featWCClass_conc ;
input controllable_featNWCClass_conc ;
input controllable_featXFRClass_conc ;
input controllable_busMasterClass_conc ;
input controllable_dmaStartClass_conc ;
output o_err;

reg [1:0] state_stDMACmd_conc ;
reg [2:0] state_setFeatState_conc ;
reg [7:0] state_regFeature0_abs ;
reg [7:0] state_regSectors0_abs ;
reg [7:0] state_regSectors1_abs ;
reg [7:0] state_regLBALow0_abs ;
reg [7:0] state_regLBALow1_abs ;
reg [7:0] state_regLBAMid0_abs ;
reg [7:0] state_regLBAMid1_abs ;
reg [7:0] state_regLBAHigh0_abs ;
reg [7:0] state_regLBAHigh1_abs ;
reg state_regDev_LBA_abs ;
reg [7:0] state_regCommand_abs ;
reg state_regBMCommand_Start_abs ;
reg state_regBMCommand_RW_abs ;
reg [31:0] state_bufAddr_abs ;
reg [15:0] state_bufSectors_abs ;

reg [3:0] state_osState_conc ;
reg [7:0] state_os_lba0_abs ;
reg [7:0] state_os_lba1_abs ;
reg [7:0] state_os_lba2_abs ;
reg [7:0] state_os_lba3_abs ;
reg [7:0] state_os_lba4_abs ;
reg [7:0] state_os_lba5_abs ;
reg [7:0] state_os_sect0_abs ;
reg [7:0] state_os_sect1_abs ;
reg [31:0] state_os_buf_abs ;

reg [2:0] fair_cnt;

wire transferMode3;
wire nwc;
wire bm_event;
wire transferCorrect;
wire transferCorrect_0;
wire transferCorrect_1;
wire buechi_satisfied;
wire [1:0] next_state_stDMACmd_conc ;
wire [2:0] next_state_setFeatState_conc ;
wire [7:0] next_state_regFeature0_abs ;
wire [7:0] next_state_regSectors0_abs ;
wire [7:0] next_state_regSectors1_abs ;
wire [7:0] next_state_regLBALow0_abs ;
wire [7:0] next_state_regLBALow1_abs ;
wire [7:0] next_state_regLBAMid0_abs ;
wire [7:0] next_state_regLBAMid1_abs ;
wire [7:0] next_state_regLBAHigh0_abs ;
wire [7:0] next_state_regLBAHigh1_abs ;
wire next_state_regDev_LBA_abs ;
wire [7:0] next_state_regCommand_abs ;
wire next_state_regBMCommand_Start_abs ;
wire next_state_regBMCommand_RW_abs ;
wire [31:0] next_state_bufAddr_abs ;
wire [15:0] next_state_bufSectors_abs ;

wire [3:0] next_state_osState_conc ;
wire [7:0] next_state_os_lba0_abs ;
wire [7:0] next_state_os_lba1_abs ;
wire [7:0] next_state_os_lba2_abs ;
wire [7:0] next_state_os_lba3_abs ;
wire [7:0] next_state_os_lba4_abs ;
wire [7:0] next_state_os_lba5_abs ;
wire [7:0] next_state_os_sect0_abs ;
wire [7:0] next_state_os_sect1_abs ;
wire [31:0] next_state_os_buf_abs ;

// some abbreviations:
assign transferMode3 = (state_setFeatState_conc==`setFeatXFR1 && controllable_featXFRClass_conc==1);
assign nwc =           (state_setFeatState_conc==`setFeatNWC  && controllable_featNWCClass_conc==1);
assign bm_event = (state_stDMACmd_conc==`bm_ready && controllable_busMasterClass_conc==1);
assign transferCorrect = (state_os_lba0_abs==state_regLBALow0_abs    &&
                          state_os_lba1_abs==state_regLBALow1_abs    &&
                          state_os_lba2_abs==state_regLBAMid0_abs    &&
                          state_os_lba3_abs==state_regLBAMid1_abs    &&
                          state_os_lba4_abs==state_regLBAHigh0_abs   &&
                          state_os_lba5_abs==state_regLBAHigh1_abs   &&
                          state_os_sect0_abs==state_regSectors0_abs  &&
                          state_os_sect1_abs==state_regSectors1_abs  &&
                          state_os_buf_abs==state_bufAddr_abs);
assign transferCorrect_0 = (transferCorrect      &&
                            state_regBMCommand_RW_abs==0);
assign transferCorrect_1 = (transferCorrect      &&
                            state_regBMCommand_RW_abs==1);


// state updates:
  //Device state updates:
assign next_state_regFeature0_abs  = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_FEATURE0) ? controllable_write8_val_abs  : state_regFeature0_abs;
assign next_state_regSectors0_abs  = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_SECTORS)  ? controllable_write8_val_abs  : state_regSectors0_abs;
assign next_state_regSectors1_abs  = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_SECTORS)  ? state_regSectors0_abs : state_regSectors1_abs;
assign next_state_regLBALow0_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_LOW)  ? controllable_write8_val_abs  : state_regLBALow0_abs;
assign next_state_regLBALow1_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_LOW)  ? state_regLBALow0_abs  : state_regLBALow1_abs;
assign next_state_regLBAMid0_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_MID)  ? controllable_write8_val_abs  : state_regLBAMid0_abs;
assign next_state_regLBAMid1_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_MID)  ? state_regLBAMid0_abs  : state_regLBAMid1_abs;
assign next_state_regLBAHigh0_abs  = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_HIGH) ? controllable_write8_val_abs  : state_regLBAHigh0_abs;
assign next_state_regLBAHigh1_abs  = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_HIGH) ? state_regLBAHigh0_abs : state_regLBAHigh1_abs;
assign next_state_regDev_LBA_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_DEV)      ? controllable_write8_val_abs[6:6] : state_regDev_LBA_abs;
assign next_state_regCommand_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_ERRCMD)   ? controllable_write8_val_abs  : state_regCommand_abs;
assign next_state_regBMCommand_Start_abs = (controllable_tag_conc==`write8 && controllable_bank_abs==`RDMA && controllable_addr_abs==`REG_BM_COMMAND) ? controllable_write8_val_abs[0:0] : state_regBMCommand_Start_abs;
assign next_state_regBMCommand_RW_abs = (controllable_tag_conc==`write8 && controllable_bank_abs==`RDMA && controllable_addr_abs==`REG_BM_COMMAND) ? controllable_write8_val_abs[3:3] : state_regBMCommand_RW_abs;
assign next_state_bufAddr_abs = (controllable_tag_conc==`fillPrd) ? controllable_fillPrdAddr_abs : state_bufAddr_abs;
assign next_state_bufSectors_abs = (controllable_tag_conc==`fillPrd) ? controllable_fillPrdNSect_abs : state_bufSectors_abs;

assign next_state_setFeatState_conc = (controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatIdle && state_regFeature0_abs==`FEAT_WC) ? `setFeatWC :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatIdle && state_regFeature0_abs==`FEAT_NWC) ? `setFeatNWC :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatIdle && state_regFeature0_abs==`FEAT_XFR_MODE && state_regSectors0_abs[7:3]==`XM_ULTRA_DMA) ? `setFeatXFR0 :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatIdle && state_regFeature0_abs==`FEAT_XFR_MODE) ? `setFeatXFR1 :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatWC   && controllable_featWCClass_conc==1) ? `setFeatIdle :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatNWC  && controllable_featNWCClass_conc==1) ? `setFeatIdle :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatXFR0 && controllable_featXFRClass_conc==1) ? `setFeatIdle :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatXFR1 && controllable_featXFRClass_conc==1) ? `setFeatIdle : state_setFeatState_conc)))))));

assign next_state_stDMACmd_conc = (controllable_tag_conc==`write8 && controllable_bank_abs==`RDMA && controllable_addr_abs==`REG_BM_COMMAND) ?
               (
                 (state_regBMCommand_Start_abs==0 && controllable_write8_val_abs[0:0]==1) ? `bm_read_prd : state_stDMACmd_conc
               ) :
               (
                 (state_stDMACmd_conc==`bm_read_prd) ?
                 (((state_regBMCommand_RW_abs == 1 && state_regCommand_abs != `CMD_READ_DMA_EXT) || (state_regBMCommand_RW_abs == 0 && state_regCommand_abs != `CMD_WRITE_DMA_EXT) || (state_regSectors0_abs != state_bufSectors_abs[7:0]) || (state_regSectors1_abs != state_bufSectors_abs[15:8]) || state_regDev_LBA_abs != 1) ? state_stDMACmd_conc : ((controllable_dmaStartClass_conc==1) ? `bm_ready : state_stDMACmd_conc)) :
                 ((state_stDMACmd_conc==`bm_ready && controllable_busMasterClass_conc==1) ? `wait_bm_ready : state_stDMACmd_conc)
               );

//OS state updates
assign next_state_os_lba0_abs = (controllable_tag_conc==`os_req) ? i_reqLBA0_abs : state_os_lba0_abs;
assign next_state_os_lba1_abs = (controllable_tag_conc==`os_req) ? i_reqLBA1_abs : state_os_lba1_abs;
assign next_state_os_lba2_abs = (controllable_tag_conc==`os_req) ? i_reqLBA2_abs : state_os_lba2_abs;
assign next_state_os_lba3_abs = (controllable_tag_conc==`os_req) ? i_reqLBA3_abs : state_os_lba3_abs;
assign next_state_os_lba4_abs = (controllable_tag_conc==`os_req) ? i_reqLBA4_abs : state_os_lba4_abs;
assign next_state_os_lba5_abs = (controllable_tag_conc==`os_req) ? i_reqLBA5_abs : state_os_lba5_abs;
assign next_state_os_sect0_abs = (controllable_tag_conc==`os_req) ? i_reqSect0_abs : state_os_sect0_abs;
assign next_state_os_sect1_abs = (controllable_tag_conc==`os_req) ? i_reqSect1_abs : state_os_sect1_abs;
assign next_state_os_buf_abs = (controllable_tag_conc==`os_req) ? i_reqBuf_abs : state_os_buf_abs;

assign next_state_osState_conc = (state_osState_conc==`os_init && controllable_tag_conc==`reset) ? `os_reset :
      ((state_osState_conc==`os_reset && nwc && controllable_tag_conc==`class_event) ? `os_write_cache :
      ((state_osState_conc==`os_write_cache && transferMode3 && controllable_tag_conc==`class_event) ? `os_idle :
      ((state_osState_conc==`os_idle && controllable_tag_conc==`os_req && i_osReqType_conc==`read) ? `os_read_pending :
      ((state_osState_conc==`os_idle && controllable_tag_conc==`os_req && i_osReqType_conc==`write) ? `os_write_pending :
      ((state_osState_conc==`os_read_pending && bm_event && !transferCorrect_0 && controllable_tag_conc==`class_event) ? `os_error :
      ((state_osState_conc==`os_read_pending && bm_event && i_transSuccess_conc==1 && controllable_tag_conc==`class_event) ? `os_read_ack_succ :
      ((state_osState_conc==`os_read_pending && bm_event && i_transSuccess_conc==0 && controllable_tag_conc==`class_event) ? `os_read_ack_fail :
      ((state_osState_conc==`os_write_pending && bm_event && !transferCorrect_1 && controllable_tag_conc==`class_event) ? `os_error :
      ((state_osState_conc==`os_write_pending && bm_event && i_transSuccess_conc==1 && controllable_tag_conc==`class_event) ? `os_write_ack_succ :
      ((state_osState_conc==`os_write_pending && bm_event && i_transSuccess_conc==0 && controllable_tag_conc==`class_event) ? `os_write_ack_fail :
      ((state_osState_conc==`os_read_ack_succ && controllable_tag_conc==`ack_read_succ) ? `os_idle :
      ((state_osState_conc==`os_read_ack_fail && controllable_tag_conc==`ack_read_fail) ? `os_idle :
      ((state_osState_conc==`os_write_ack_succ && controllable_tag_conc==`ack_write_succ) ? `os_idle :
      ((state_osState_conc==`os_write_ack_fail && controllable_tag_conc==`ack_write_fail) ? `os_idle : state_osState_conc))))))))))))));


// buechi-to-safety construction:                            
assign buechi_satisfied = (state_osState_conc == `os_idle);                          
                            
assign o_err = (fair_cnt >= 4) || controllable_tag_conc >= 10;

initial
 begin
  state_stDMACmd_conc = `wait_bm_ready;
  state_setFeatState_conc = `setFeatIdle;
  state_regFeature0_abs = 0;
  state_regSectors0_abs = 0;
  state_regSectors1_abs = 0;
  state_regLBALow0_abs = 0;
  state_regLBALow1_abs = 0;
  state_regLBAMid0_abs = 0;
  state_regLBAMid1_abs = 0;
  state_regLBAHigh0_abs = 0;
  state_regLBAHigh1_abs = 0;
  state_regDev_LBA_abs = 0;
  state_regCommand_abs = 0;
  state_regBMCommand_Start_abs = 0;
  state_regBMCommand_RW_abs = 0;
  state_bufAddr_abs = 0;
  state_bufSectors_abs = 0;
  state_osState_conc = `os_init;
  state_os_lba0_abs = 0;
  state_os_lba1_abs = 0;
  state_os_lba2_abs = 0;
  state_os_lba3_abs = 0;
  state_os_lba4_abs = 0;
  state_os_lba5_abs = 0;
  state_os_sect0_abs = 0;
  state_os_sect1_abs = 0;
  state_os_buf_abs = 0;
  fair_cnt = 0;
 end

always @(posedge i_clk)
 begin

  if(buechi_satisfied)
   begin
    fair_cnt = 0;
   end
  else
   begin
    fair_cnt = fair_cnt + 1;
   end
 
  //Device state updates:
  state_regFeature0_abs          = next_state_regFeature0_abs ;
  state_regSectors0_abs          = next_state_regSectors0_abs ;
  state_regSectors1_abs          = next_state_regSectors1_abs ;
  state_regLBALow0_abs           = next_state_regLBALow0_abs ;
  state_regLBALow1_abs           = next_state_regLBALow1_abs ;
  state_regLBAMid0_abs           = next_state_regLBAMid0_abs ;
  state_regLBAMid1_abs           = next_state_regLBAMid1_abs ;
  state_regLBAHigh0_abs          = next_state_regLBAHigh0_abs ;
  state_regLBAHigh1_abs          = next_state_regLBAHigh1_abs ;
  state_regDev_LBA_abs           = next_state_regDev_LBA_abs ;
  state_regCommand_abs           = next_state_regCommand_abs ;
  state_regBMCommand_Start_abs   = next_state_regBMCommand_Start_abs ;
  state_regBMCommand_RW_abs      = next_state_regBMCommand_RW_abs ;
  state_bufAddr_abs              = next_state_bufAddr_abs ;
  state_bufSectors_abs           = next_state_bufSectors_abs ;
  state_setFeatState_conc        = next_state_setFeatState_conc ;
  state_stDMACmd_conc            = next_state_stDMACmd_conc ;
  state_os_lba0_abs              = next_state_os_lba0_abs ;
  state_os_lba1_abs              = next_state_os_lba1_abs ;
  state_os_lba2_abs              = next_state_os_lba2_abs ;
  state_os_lba3_abs              = next_state_os_lba3_abs ;
  state_os_lba4_abs              = next_state_os_lba4_abs ;
  state_os_lba5_abs              = next_state_os_lba5_abs ;
  state_os_sect0_abs             = next_state_os_sect0_abs ;
  state_os_sect1_abs             = next_state_os_sect1_abs ;
  state_os_buf_abs               = next_state_os_buf_abs ;
  state_osState_conc             = next_state_osState_conc ;
 end
 
 
endmodule
-------------------------------
#!SYNTCOMP
SOLVED_BY : 2/3 [2015-pre-classification], 4/4 [SYNTCOMP2015-SyntSeq], 3/3 [SYNTCOMP2015-SyntPar], 7/7 [SYNTCOMP2015-RealSeq], 4/4 [SYNTCOMP2015-RealPar], 7/7 [SYNTCOMP2016-SyntSeq], 4/4 [SYNTCOMP2016-SyntPar], 11/11 [SYNTCOMP2016-RealSeq], 6/6 [SYNTCOMP2016-RealPar]
SOLVED_IN : 16.2722 [2015-pre-classification], 0.302397 [SYNTCOMP2015-RealSeq], 0.117703 [SYNTCOMP2015-RealPar], 0.208 [SYNTCOMP2016-RealSeq], 0.06104 [SYNTCOMP2016-RealPar]
REF_SIZE : 0
STATUS : unrealizable
#.
