# Reading C:/altera/14.0/modelsim_ase/tcl/vsim/pref.tcl 
# OpenFile C:/Users/dirk/Documents/FH/Lehre/VHDL/Praktikum/audiocodec/vhdl_data/addr_path/sram_simu_address1/sram_controler_address.mpf 
# Loading project sram_controler_address
# Compile of sram_controler_pack.vhd was successful.
# Compile of sram_controler_address.vhd was successful.
# Compile of sram_controler_address_tb.vhd failed with 1 errors.
# 3 compiles, 1 failed with 1 error. 
