Release 14.5 Map P.58f (nt64)
Xilinx Mapping Report File for Design 'rt21_top'

Design Information
------------------
Command Line   : map -intstyle ise -p xc6slx16-ftg256-2 -w -logic_opt on -ol
high -xe n -t 2 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir
off -pr off -lc off -power off -o rt21_top_map.ncd rt21_top.ngd rt21_top.pcf 
Target Device  : xc6slx16
Target Package : ftg256
Target Speed   : -2
Mapper Version : spartan6 -- $Revision: 1.55 $
Mapped Date    : Tue Jan 19 11:03:20 2016

Design Summary
--------------
Number of errors:      0
Number of warnings:    8
Slice Logic Utilization:
  Number of Slice Registers:                 8,336 out of  18,224   45%
    Number used as Flip Flops:               8,325
    Number used as Latches:                     11
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                      7,044 out of   9,112   77%
    Number used as logic:                    6,484 out of   9,112   71%
      Number using O6 output only:           4,856
      Number using O5 output only:             337
      Number using O5 and O6:                1,291
      Number used as ROM:                        0
    Number used as Memory:                      66 out of   2,176    3%
      Number used as Dual Port RAM:              0
      Number used as Single Port RAM:            0
      Number used as Shift Register:            66
        Number using O6 output only:            59
        Number using O5 output only:             1
        Number using O5 and O6:                  6
    Number used exclusively as route-thrus:    494
      Number with same-slice register load:    460
      Number with same-slice carry load:        34
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 2,267 out of   2,278   99%
  Number of MUXCYs used:                     2,148 out of   4,556   47%
  Number of LUT Flip Flop pairs used:        8,138
    Number with an unused Flip Flop:           945 out of   8,138   11%
    Number with an unused LUT:               1,094 out of   8,138   13%
    Number of fully used LUT-FF pairs:       6,099 out of   8,138   74%
    Number of unique control sets:             318
    Number of slice register sites lost
      to control set restrictions:           1,072 out of  18,224    5%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        58 out of     186   31%
    Number of LOCed IOBs:                       58 out of      58  100%

Specific Feature Utilization:
  Number of RAMB16BWERs:                        17 out of      32   53%
  Number of RAMB8BWERs:                         30 out of      64   46%
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3%
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             1 out of      32    3%
    Number used as BUFIO2FBs:                    1
    Number used as BUFIO2FB_2CLKs:               0
  Number of BUFG/BUFGMUXs:                       9 out of      16   56%
    Number used as BUFGs:                        9
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0%
  Number of ILOGIC2/ISERDES2s:                   0 out of     248    0%
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     248    0%
  Number of OLOGIC2/OSERDES2s:                   0 out of     248    0%
  Number of BSCANs:                              1 out of       4   25%
  Number of BUFHs:                               0 out of     128    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                            2 out of      32    6%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       2    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            1 out of       2   50%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

  Number of RPM macros:            9
Average Fanout of Non-Clock Nets:                3.69

Peak Memory Usage:  606 MB
Total REAL time to MAP completion:  5 mins 28 secs 
Total CPU time to MAP completion:   5 mins 23 secs 

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:Timing:3223 - Timing constraint TS_Path_A_B = MAXDELAY FROM TIMEGRP "GRP_A" TO TIMEGRP "GRP_B" 12 ns DATAPATHONLY ignored during
   timing analysis.
WARNING:Place:1206 - This design contains a global buffer instance,
   <u0_clk_rst/u0_pll_60m/clkout2_buf>, driving the net, <clk_if_OBUF>, that is
   driving the following (first 30) non-clock load pins off chip.
   < PIN: clk_if.O; >
   This design practice, in Spartan-6, can lead to an unroutable situation due
   to limitations in the global routing. If the design does route there may be
   excessive delay or skew on this net. It is recommended to use a Clock
   Forwarding technique to create a reliable and repeatable low skew solution:
   instantiate an ODDR2 component; tie the .D0 pin to Logic1; tie the .D1 pin to
   Logic0; tie the clock net to be forwarded to .C0; tie the inverted clock to
   .C1. This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint was
   applied on COMP.PIN <u0_clk_rst/u0_pll_60m/clkout2_buf.O> allowing your
   design to continue. This constraint disables all clock placer rules related
   to the specified COMP.PIN.
WARNING:Place:1137 - This design is not guaranteed to be routable! This design
   contains a global buffer instance, <u0_clk_rst/u0_pll_60m/clkout2_buf>,
   driving the net, <clk_if_OBUF>, that is driving the following (first 30)
   non-clock load pins.
   < PIN: clk_if.O; >
   This is not a recommended design practice in Spartan-6 due to limitations in
   the global routing that may cause excessive delay, skew or unroutable
   situations.  It is recommended to only use a BUFG resource to drive clock
   loads. Please pay extra attention to the timing and routing of this path to
   ensure the design goals are met. This is normally an ERROR but the
   CLOCK_DEDICATED_ROUTE constraint was applied on COMP.PIN
   <u0_clk_rst/u0_pll_60m/clkout2_buf.O> allowing your design to continue. This
   constraint disables all clock placer rules related to the specified COMP.PIN.
WARNING:Place:1109 - A clock IOB / BUFGMUX clock component pair have been found
   that are not placed at an optimal clock IOB / BUFGMUX site pair. The clock
   IOB component <tuner_tsclk<2>> is placed at site <F16>. The corresponding
   BUFG component <tuner_tsclk_bufg<2>_BUFG> is placed at site <BUFGMUX_X2Y10>.
   There is only a select set of IOBs that can use the fast path to the Clocker
   buffer, and they are not being used. You may want to analyze why this problem
   exists and correct it. This is normally an ERROR but the
   CLOCK_DEDICATED_ROUTE constraint was applied on COMP.PIN <tuner_tsclk<2>.PAD>
   allowing your design to continue. This constraint disables all clock placer
   rules related to the specified COMP.PIN. The use of this override is highly
   discouraged as it may lead to very poor timing results. It is recommended
   that this error condition be corrected in the design.
WARNING:Place:1109 - A clock IOB / BUFGMUX clock component pair have been found
   that are not placed at an optimal clock IOB / BUFGMUX site pair. The clock
   IOB component <tuner_tsclk<1>> is placed at site <D16>. The corresponding
   BUFG component <tuner_tsclk_bufg<1>_BUFG> is placed at site <BUFGMUX_X2Y1>.
   There is only a select set of IOBs that can use the fast path to the Clocker
   buffer, and they are not being used. You may want to analyze why this problem
   exists and correct it. This is normally an ERROR but the
   CLOCK_DEDICATED_ROUTE constraint was applied on COMP.PIN <tuner_tsclk<1>.PAD>
   allowing your design to continue. This constraint disables all clock placer
   rules related to the specified COMP.PIN. The use of this override is highly
   discouraged as it may lead to very poor timing results. It is recommended
   that this error condition be corrected in the design.
WARNING:PhysDesignRules:372 - Gated clock. Clock net icon_control0<13> is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   u0_security_module/u0_TDES_Top/Mram__n01163 is sourced by a combinatorial
   pin. This is not good design practice. Use the CE pin to control the loading
   of data into the flip-flop.
WARNING:PhysDesignRules:2410 - This design is using one or more 9K Block RAMs
   (RAMB8BWER).  9K Block RAM initialization data, both user defined and
   default, may be incorrect and should not be used.  For more information,
   please reference Xilinx Answer Record 39999.

Section 3 - Informational
-------------------------
INFO:LIT:243 - Logical network icon_control0<35> has no load.
INFO:LIT:395 - The above info message is repeated 92 more times for the
   following (max. 5 shown):
   icon_control0<34>,
   icon_control0<33>,
   icon_control0<32>,
   icon_control0<31>,
   icon_control0<30>
   To see the details of these info messages, please use the -detail switch.
INFO:MapLib:562 - No environment variables are currently set.
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs.
INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
   0.000 to 85.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 1.140 Volts. (default - Range: 1.140 to
   1.260 Volts)
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
INFO:Pack:1650 - Map created a placed design.

Section 4 - Removed Logic Summary
---------------------------------
 151 block(s) removed
  87 block(s) optimized away
 191 signal(s) removed

Section 5 - Removed Logic
-------------------------

The trimmed logic report below shows the logic removed from your design due to
sourceless or loadless signals, and VCC or ground connections.  If the removal
of a signal or symbol results in the subsequent removal of an additional signal
or symbol, the message explaining that second removal will be indented.  This
indentation will be repeated as a chain of related logic is removed.

To quickly locate the original cause for the removal of a chain of logic, look
above the place where that logic is listed in the trimming report, then locate
the lines that are least indented (begin at the leftmost edge).

Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[10].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[11].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[12].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[13].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[14].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[1].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[2].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[3].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[4].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[5].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[6].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[7].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[8].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[9].U_LUT" (ROM)
removed.
Loadless block "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSR" (ROM) removed.
Loadless block "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_B"
(ROM) removed.
Loadless block "u0_clk_rst/u1_rst30m_sync/reset_sync2" (FF) removed.
 The signal "u0_clk_rst/u1_rst30m_sync/reset_stage1" is loadless and has been
removed.
  Loadless block "u0_clk_rst/u1_rst30m_sync/reset_sync1" (FF) removed.
The signal "icon_control0<35>" is sourceless and has been removed.
The signal "icon_control0<34>" is sourceless and has been removed.
The signal "icon_control0<33>" is sourceless and has been removed.
The signal "icon_control0<32>" is sourceless and has been removed.
The signal "icon_control0<31>" is sourceless and has been removed.
The signal "icon_control0<30>" is sourceless and has been removed.
The signal "icon_control0<29>" is sourceless and has been removed.
The signal "icon_control0<28>" is sourceless and has been removed.
The signal "icon_control0<27>" is sourceless and has been removed.
The signal "icon_control0<26>" is sourceless and has been removed.
The signal "icon_control0<25>" is sourceless and has been removed.
The signal "icon_control0<24>" is sourceless and has been removed.
The signal "icon_control0<23>" is sourceless and has been removed.
The signal "icon_control0<22>" is sourceless and has been removed.
The signal "icon_control0<21>" is sourceless and has been removed.
The signal "icon_control0<18>" is sourceless and has been removed.
The signal "icon_control0<17>" is sourceless and has been removed.
The signal "icon_control0<16>" is sourceless and has been removed.
The signal "icon_control0<15>" is sourceless and has been removed.
The signal "icon_control0<11>" is sourceless and has been removed.
The signal "icon_control0<10>" is sourceless and has been removed.
The signal "icon_control0<7>" is sourceless and has been removed.
The signal "u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/u0_asyncfifo_w32d64/dout<15>"
is sourceless and has been removed.
The signal "u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/u0_asyncfifo_w32d64/dout<14>"
is sourceless and has been removed.
The signal "u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/u0_asyncfifo_w32d64/dout<13>"
is sourceless and has been removed.
The signal "u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/u0_asyncfifo_w32d64/dout<12>"
is sourceless and has been removed.
The signal
"u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator
/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" is
sourceless and has been removed.
The signal
"u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator
/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i" is
sourceless and has been removed.
The signal "u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncfifo_w32d64/dout<15>"
is sourceless and has been removed.
The signal "u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncfifo_w32d64/dout<14>"
is sourceless and has been removed.
The signal "u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncfifo_w32d64/dout<13>"
is sourceless and has been removed.
The signal "u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncfifo_w32d64/dout<12>"
is sourceless and has been removed.
The signal
"u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator
/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" is
sourceless and has been removed.
The signal
"u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator
/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i" is
sourceless and has been removed.
The signal "u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/u0_asyncfifo_w32d64/dout<15>"
is sourceless and has been removed.
The signal "u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/u0_asyncfifo_w32d64/dout<14>"
is sourceless and has been removed.
The signal "u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/u0_asyncfifo_w32d64/dout<13>"
is sourceless and has been removed.
The signal "u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/u0_asyncfifo_w32d64/dout<12>"
is sourceless and has been removed.
The signal
"u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator
/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" is
sourceless and has been removed.
The signal
"u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator
/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i" is
sourceless and has been removed.
The signal
"u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" is sourceless and has been removed.
The signal "u0_spi_if/u_spi_cmd/recv_buf/u_ram/doutb<31>" is sourceless and has
been removed.
The signal "u0_spi_if/u_spi_cmd/recv_buf/u_ram/doutb<30>" is sourceless and has
been removed.
The signal "u0_spi_if/u_spi_cmd/recv_buf/u_ram/doutb<29>" is sourceless and has
been removed.
The signal "u0_spi_if/u_spi_cmd/recv_buf/u_ram/doutb<28>" is sourceless and has
been removed.
The signal "u0_spi_if/u_spi_cmd/recv_buf/u_ram/doutb<27>" is sourceless and has
been removed.
The signal "u0_spi_if/u_spi_cmd/recv_buf/u_ram/doutb<26>" is sourceless and has
been removed.
The signal
"u0_psi_filter/u_psi_section/u_info/U0/xst_blk_mem_generator/gnativebmg.native_b
lk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/douta_n<34>" is sourceless
and has been removed.
The signal
"u0_psi_filter/u_psi_section/u_info/U0/xst_blk_mem_generator/gnativebmg.native_b
lk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/douta_n<33>" is sourceless
and has been removed.
The signal
"u0_psi_filter/u_psi_section/u_info/U0/xst_blk_mem_generator/gnativebmg.native_b
lk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/douta_n<32>" is sourceless
and has been removed.
The signal
"u0_psi_filter/u_psi_section/u_info/U0/xst_blk_mem_generator/gnativebmg.native_b
lk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/doutb_n<34>" is sourceless
and has been removed.
The signal
"u0_psi_filter/u_psi_section/u_info/U0/xst_blk_mem_generator/gnativebmg.native_b
lk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/doutb_n<33>" is sourceless
and has been removed.
The signal
"u0_psi_filter/u_psi_section/u_info/U0/xst_blk_mem_generator/gnativebmg.native_b
lk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/doutb_n<32>" is sourceless
and has been removed.
The signal
"u0_psi_filter/u_psi_section/u_info/U0/xst_blk_mem_generator/gnativebmg.native_b
lk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/doutb_n<25>" is sourceless
and has been removed.
The signal
"u0_psi_filter/u_psi_section/u_info/U0/xst_blk_mem_generator/gnativebmg.native_b
lk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/doutb_n<24>" is sourceless
and has been removed.
The signal
"u0_psi_filter/u_psi_section/u_info/U0/xst_blk_mem_generator/gnativebmg.native_b
lk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/doutb_n<23>" is sourceless
and has been removed.
The signal
"u0_psi_filter/u_psi_section/u_info/U0/xst_blk_mem_generator/gnativebmg.native_b
lk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/doutb_n<22>" is sourceless
and has been removed.
The signal
"u0_psi_filter/u_psi_section/u_info/U0/xst_blk_mem_generator/gnativebmg.native_b
lk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/doutb_n<21>" is sourceless
and has been removed.
The signal
"u0_psi_filter/u_psi_section/u_info/U0/xst_blk_mem_generator/gnativebmg.native_b
lk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/doutb_n<20>" is sourceless
and has been removed.
The signal
"u0_psi_filter/u_psi_section/u_info/U0/xst_blk_mem_generator/gnativebmg.native_b
lk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/doutb_n<19>" is sourceless
and has been removed.
The signal
"u0_psi_filter/u_psi_section/u_info/U0/xst_blk_mem_generator/gnativebmg.native_b
lk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/doutb_n<18>" is sourceless
and has been removed.
The signal
"u0_psi_filter/u_psi_section/u_info/U0/xst_blk_mem_generator/gnativebmg.native_b
lk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/doutb_n<16>" is sourceless
and has been removed.
The signal
"u0_psi_filter/u_psi_section/u_info/U0/xst_blk_mem_generator/gnativebmg.native_b
lk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/doutb_n<15>" is sourceless
and has been removed.
The signal
"u0_psi_filter/u_psi_section/u_info/U0/xst_blk_mem_generator/gnativebmg.native_b
lk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/doutb_n<14>" is sourceless
and has been removed.
The signal
"u0_psi_filter/u_psi_section/u_info/U0/xst_blk_mem_generator/gnativebmg.native_b
lk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/doutb_n<13>" is sourceless
and has been removed.
The signal
"u0_psi_filter/u_psi_section/u_info/U0/xst_blk_mem_generator/gnativebmg.native_b
lk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/doutb_n<12>" is sourceless
and has been removed.
The signal
"u0_psi_filter/u_psi_section/u_info/U0/xst_blk_mem_generator/gnativebmg.native_b
lk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/doutb_n<11>" is sourceless
and has been removed.
The signal
"u0_psi_filter/u_psi_section/u_info/U0/xst_blk_mem_generator/gnativebmg.native_b
lk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/doutb_n<10>" is sourceless
and has been removed.
The signal
"u0_psi_filter/u_psi_section/u_info/U0/xst_blk_mem_generator/gnativebmg.native_b
lk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/doutb_n<9>" is sourceless
and has been removed.
The signal
"u0_psi_filter/u_psi_section/u_info/U0/xst_blk_mem_generator/gnativebmg.native_b
lk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/doutb_n<7>" is sourceless
and has been removed.
The signal
"u0_psi_filter/u_psi_section/u_info/U0/xst_blk_mem_generator/gnativebmg.native_b
lk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/doutb_n<6>" is sourceless
and has been removed.
The signal
"u0_psi_filter/u_psi_section/u_info/U0/xst_blk_mem_generator/gnativebmg.native_b
lk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/doutb_n<5>" is sourceless
and has been removed.
The signal
"u0_psi_filter/u_psi_section/u_info/U0/xst_blk_mem_generator/gnativebmg.native_b
lk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/doutb_n<4>" is sourceless
and has been removed.
The signal
"u0_psi_filter/u_psi_section/u_info/U0/xst_blk_mem_generator/gnativebmg.native_b
lk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/doutb_n<3>" is sourceless
and has been removed.
The signal
"u0_psi_filter/u_psi_section/u_info/U0/xst_blk_mem_generator/gnativebmg.native_b
lk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/doutb_n<2>" is sourceless
and has been removed.
The signal
"u0_psi_filter/u_psi_section/u_info/U0/xst_blk_mem_generator/gnativebmg.native_b
lk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/doutb_n<1>" is sourceless
and has been removed.
The signal
"u0_psi_filter/u_psi_section/u_info/U0/xst_blk_mem_generator/gnativebmg.native_b
lk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/doutb_n<0>" is sourceless
and has been removed.
The signal
"u0_psi_filter/u_psi_section/u_info/U0/xst_blk_mem_generator/gnativebmg.native_b
lk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/pad_dout_a32<31>" is
sourceless and has been removed.
 Sourceless block
"u0_psi_filter/u_psi_section/u_info/U0/xst_blk_mem_generator/gnativebmg.native_b
lk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/douta_n_34" (SFF) removed.
The signal
"u0_psi_filter/u_psi_section/u_info/U0/xst_blk_mem_generator/gnativebmg.native_b
lk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/pad_dout_a32<30>" is
sourceless and has been removed.
 Sourceless block
"u0_psi_filter/u_psi_section/u_info/U0/xst_blk_mem_generator/gnativebmg.native_b
lk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/douta_n_33" (SFF) removed.
The signal
"u0_psi_filter/u_psi_section/u_info/U0/xst_blk_mem_generator/gnativebmg.native_b
lk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/pad_dout_a32<29>" is
sourceless and has been removed.
 Sourceless block
"u0_psi_filter/u_psi_section/u_info/U0/xst_blk_mem_generator/gnativebmg.native_b
lk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/douta_n_32" (SFF) removed.
The signal
"u0_psi_filter/u_psi_section/u_info/U0/xst_blk_mem_generator/gnativebmg.native_b
lk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/pad_dout_b32<31>" is
sourceless and has been removed.
 Sourceless block
"u0_psi_filter/u_psi_section/u_info/U0/xst_blk_mem_generator/gnativebmg.native_b
lk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/doutb_n_34" (SFF) removed.
The signal
"u0_psi_filter/u_psi_section/u_info/U0/xst_blk_mem_generator/gnativebmg.native_b
lk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/pad_dout_b32<30>" is
sourceless and has been removed.
 Sourceless block
"u0_psi_filter/u_psi_section/u_info/U0/xst_blk_mem_generator/gnativebmg.native_b
lk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/doutb_n_33" (SFF) removed.
The signal
"u0_psi_filter/u_psi_section/u_info/U0/xst_blk_mem_generator/gnativebmg.native_b
lk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/pad_dout_b32<29>" is
sourceless and has been removed.
 Sourceless block
"u0_psi_filter/u_psi_section/u_info/U0/xst_blk_mem_generator/gnativebmg.native_b
lk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/doutb_n_32" (SFF) removed.
The signal
"u0_psi_filter/u_psi_section/u_info/U0/xst_blk_mem_generator/gnativebmg.native_b
lk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/pad_dout_b32<23>" is
sourceless and has been removed.
 Sourceless block
"u0_psi_filter/u_psi_section/u_info/U0/xst_blk_mem_generator/gnativebmg.native_b
lk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/doutb_n_25" (SFF) removed.
The signal
"u0_psi_filter/u_psi_section/u_info/U0/xst_blk_mem_generator/gnativebmg.native_b
lk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/pad_dout_b32<22>" is
sourceless and has been removed.
 Sourceless block
"u0_psi_filter/u_psi_section/u_info/U0/xst_blk_mem_generator/gnativebmg.native_b
lk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/doutb_n_24" (SFF) removed.
The signal
"u0_psi_filter/u_psi_section/u_info/U0/xst_blk_mem_generator/gnativebmg.native_b
lk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/pad_dout_b32<21>" is
sourceless and has been removed.
 Sourceless block
"u0_psi_filter/u_psi_section/u_info/U0/xst_blk_mem_generator/gnativebmg.native_b
lk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/doutb_n_23" (SFF) removed.
The signal
"u0_psi_filter/u_psi_section/u_info/U0/xst_blk_mem_generator/gnativebmg.native_b
lk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/pad_dout_b32<20>" is
sourceless and has been removed.
 Sourceless block
"u0_psi_filter/u_psi_section/u_info/U0/xst_blk_mem_generator/gnativebmg.native_b
lk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/doutb_n_22" (SFF) removed.
The signal
"u0_psi_filter/u_psi_section/u_info/U0/xst_blk_mem_generator/gnativebmg.native_b
lk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/pad_dout_b32<19>" is
sourceless and has been removed.
 Sourceless block
"u0_psi_filter/u_psi_section/u_info/U0/xst_blk_mem_generator/gnativebmg.native_b
lk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/doutb_n_21" (SFF) removed.
The signal
"u0_psi_filter/u_psi_section/u_info/U0/xst_blk_mem_generator/gnativebmg.native_b
lk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/pad_dout_b32<18>" is
sourceless and has been removed.
 Sourceless block
"u0_psi_filter/u_psi_section/u_info/U0/xst_blk_mem_generator/gnativebmg.native_b
lk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/doutb_n_20" (SFF) removed.
The signal
"u0_psi_filter/u_psi_section/u_info/U0/xst_blk_mem_generator/gnativebmg.native_b
lk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/pad_dout_b32<17>" is
sourceless and has been removed.
 Sourceless block
"u0_psi_filter/u_psi_section/u_info/U0/xst_blk_mem_generator/gnativebmg.native_b
lk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/doutb_n_19" (SFF) removed.
The signal
"u0_psi_filter/u_psi_section/u_info/U0/xst_blk_mem_generator/gnativebmg.native_b
lk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/pad_dout_b32<16>" is
sourceless and has been removed.
 Sourceless block
"u0_psi_filter/u_psi_section/u_info/U0/xst_blk_mem_generator/gnativebmg.native_b
lk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/doutb_n_18" (SFF) removed.
The signal
"u0_psi_filter/u_psi_section/u_info/U0/xst_blk_mem_generator/gnativebmg.native_b
lk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/pad_dout_b32<15>" is
sourceless and has been removed.
 Sourceless block
"u0_psi_filter/u_psi_section/u_info/U0/xst_blk_mem_generator/gnativebmg.native_b
lk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/doutb_n_16" (SFF) removed.
The signal
"u0_psi_filter/u_psi_section/u_info/U0/xst_blk_mem_generator/gnativebmg.native_b
lk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/pad_dout_b32<14>" is
sourceless and has been removed.
 Sourceless block
"u0_psi_filter/u_psi_section/u_info/U0/xst_blk_mem_generator/gnativebmg.native_b
lk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/doutb_n_15" (SFF) removed.
The signal
"u0_psi_filter/u_psi_section/u_info/U0/xst_blk_mem_generator/gnativebmg.native_b
lk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/pad_dout_b32<13>" is
sourceless and has been removed.
 Sourceless block
"u0_psi_filter/u_psi_section/u_info/U0/xst_blk_mem_generator/gnativebmg.native_b
lk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/doutb_n_14" (SFF) removed.
The signal
"u0_psi_filter/u_psi_section/u_info/U0/xst_blk_mem_generator/gnativebmg.native_b
lk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/pad_dout_b32<12>" is
sourceless and has been removed.
 Sourceless block
"u0_psi_filter/u_psi_section/u_info/U0/xst_blk_mem_generator/gnativebmg.native_b
lk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/doutb_n_13" (SFF) removed.
The signal
"u0_psi_filter/u_psi_section/u_info/U0/xst_blk_mem_generator/gnativebmg.native_b
lk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/pad_dout_b32<11>" is
sourceless and has been removed.
 Sourceless block
"u0_psi_filter/u_psi_section/u_info/U0/xst_blk_mem_generator/gnativebmg.native_b
lk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/doutb_n_12" (SFF) removed.
The signal
"u0_psi_filter/u_psi_section/u_info/U0/xst_blk_mem_generator/gnativebmg.native_b
lk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/pad_dout_b32<10>" is
sourceless and has been removed.
 Sourceless block
"u0_psi_filter/u_psi_section/u_info/U0/xst_blk_mem_generator/gnativebmg.native_b
lk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/doutb_n_11" (SFF) removed.
The signal
"u0_psi_filter/u_psi_section/u_info/U0/xst_blk_mem_generator/gnativebmg.native_b
lk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/pad_dout_b32<9>" is
sourceless and has been removed.
 Sourceless block
"u0_psi_filter/u_psi_section/u_info/U0/xst_blk_mem_generator/gnativebmg.native_b
lk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/doutb_n_10" (SFF) removed.
The signal
"u0_psi_filter/u_psi_section/u_info/U0/xst_blk_mem_generator/gnativebmg.native_b
lk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/pad_dout_b32<8>" is
sourceless and has been removed.
 Sourceless block
"u0_psi_filter/u_psi_section/u_info/U0/xst_blk_mem_generator/gnativebmg.native_b
lk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/doutb_n_9" (SFF) removed.
The signal
"u0_psi_filter/u_psi_section/u_info/U0/xst_blk_mem_generator/gnativebmg.native_b
lk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/pad_dout_b32<7>" is
sourceless and has been removed.
 Sourceless block
"u0_psi_filter/u_psi_section/u_info/U0/xst_blk_mem_generator/gnativebmg.native_b
lk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/doutb_n_7" (SFF) removed.
The signal
"u0_psi_filter/u_psi_section/u_info/U0/xst_blk_mem_generator/gnativebmg.native_b
lk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/pad_dout_b32<6>" is
sourceless and has been removed.
 Sourceless block
"u0_psi_filter/u_psi_section/u_info/U0/xst_blk_mem_generator/gnativebmg.native_b
lk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/doutb_n_6" (SFF) removed.
The signal
"u0_psi_filter/u_psi_section/u_info/U0/xst_blk_mem_generator/gnativebmg.native_b
lk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/pad_dout_b32<5>" is
sourceless and has been removed.
 Sourceless block
"u0_psi_filter/u_psi_section/u_info/U0/xst_blk_mem_generator/gnativebmg.native_b
lk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/doutb_n_5" (SFF) removed.
The signal
"u0_psi_filter/u_psi_section/u_info/U0/xst_blk_mem_generator/gnativebmg.native_b
lk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/pad_dout_b32<4>" is
sourceless and has been removed.
 Sourceless block
"u0_psi_filter/u_psi_section/u_info/U0/xst_blk_mem_generator/gnativebmg.native_b
lk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/doutb_n_4" (SFF) removed.
The signal
"u0_psi_filter/u_psi_section/u_info/U0/xst_blk_mem_generator/gnativebmg.native_b
lk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/pad_dout_b32<3>" is
sourceless and has been removed.
 Sourceless block
"u0_psi_filter/u_psi_section/u_info/U0/xst_blk_mem_generator/gnativebmg.native_b
lk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/doutb_n_3" (SFF) removed.
The signal
"u0_psi_filter/u_psi_section/u_info/U0/xst_blk_mem_generator/gnativebmg.native_b
lk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/pad_dout_b32<2>" is
sourceless and has been removed.
 Sourceless block
"u0_psi_filter/u_psi_section/u_info/U0/xst_blk_mem_generator/gnativebmg.native_b
lk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/doutb_n_2" (SFF) removed.
The signal
"u0_psi_filter/u_psi_section/u_info/U0/xst_blk_mem_generator/gnativebmg.native_b
lk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/pad_dout_b32<1>" is
sourceless and has been removed.
 Sourceless block
"u0_psi_filter/u_psi_section/u_info/U0/xst_blk_mem_generator/gnativebmg.native_b
lk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/doutb_n_1" (SFF) removed.
The signal
"u0_psi_filter/u_psi_section/u_info/U0/xst_blk_mem_generator/gnativebmg.native_b
lk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/pad_dout_b32<0>" is
sourceless and has been removed.
 Sourceless block
"u0_psi_filter/u_psi_section/u_info/U0/xst_blk_mem_generator/gnativebmg.native_b
lk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/doutb_n_0" (SFF) removed.
The signal "u0_encrypt_pro/u0_info_fifo/dout<43>" is sourceless and has been
removed.
The signal
"u0_encrypt_pro/u0_info_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
ync_fifo.gl0.wr/gwss.wsts/ram_full_i" is sourceless and has been removed.
The signal
"u0_encrypt_pro/u0_info_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
ync_fifo.gl0.rd/grss.rsts/ram_empty_i" is sourceless and has been removed.
The signal "u0_ca_message_pro/u0_camms_fifo/dout<15>" is sourceless and has been
removed.
The signal "u0_ca_message_pro/u0_camms_fifo/dout<14>" is sourceless and has been
removed.
The signal "u0_ca_message_pro/u0_camms_fifo/dout<13>" is sourceless and has been
removed.
The signal "u0_ca_message_pro/u0_camms_fifo/dout<12>" is sourceless and has been
removed.
The signal "u0_ca_message_pro/u0_camms_fifo/dout<11>" is sourceless and has been
removed.
The signal "u0_ca_message_pro/u0_camms_fifo/dout<10>" is sourceless and has been
removed.
The signal
"u0_ca_message_pro/u0_camms_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_
or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i" is sourceless and has been removed.
The signal
"u0_ca_message_pro/u0_camms_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_
or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i" is sourceless and has been removed.
The signal "u0_security_module/u0_otp_ram/doutb<0>" is sourceless and has been
removed.
The signal
"u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/gwas.wsts/ram_full_i" is sourceless and has been removed.
The signal
"u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/gras.rsts/ram_empty_i" is sourceless and has been removed.
The signal
"u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i" is sourceless and has been removed.
 Sourceless block
"u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i_rstpot" (ROM) removed.
  The signal
"u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i_rstpot" is sourceless and has been
removed.
   Sourceless block
"u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i" (FF) removed.
The signal
"u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pa
d[13]_add_3_OUT_cy<12>" is sourceless and has been removed.
 Sourceless block
"u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pa
d[13]_add_3_OUT_xor<13>" (XOR) removed.
  The signal
"u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/gwas.gpf.wrpf/wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pad[13]
_add_3_OUT<13>" is sourceless and has been removed.
   Sourceless block
"u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_13" (FF) removed.
    The signal
"u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad<13>" is sourceless and has been
removed.
     Sourceless block
"u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i_rstpot_SW1" (ROM) removed.
      The signal "u0_pktmux_slfifo/fifo_8k/N29" is sourceless and has been removed.
     Sourceless block
"u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i_rstpot_SW0" (ROM) removed.
      The signal "u0_pktmux_slfifo/fifo_8k/N28" is sourceless and has been removed.
The signal
"u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pa
d[13]_add_3_OUT_lut<13>" is sourceless and has been removed.
The signal
"u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pa
d[13]_add_3_OUT_cy<11>" is sourceless and has been removed.
 Sourceless block
"u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pa
d[13]_add_3_OUT_xor<12>" (XOR) removed.
  The signal
"u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/gwas.gpf.wrpf/wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pad[13]
_add_3_OUT<12>" is sourceless and has been removed.
   Sourceless block
"u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_12" (FF) removed.
    The signal
"u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad<12>" is sourceless and has been
removed.
 Sourceless block
"u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pa
d[13]_add_3_OUT_cy<12>" (MUX) removed.
The signal
"u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pa
d[13]_add_3_OUT_lut<12>" is sourceless and has been removed.
The signal
"u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pa
d[13]_add_3_OUT_cy<10>" is sourceless and has been removed.
 Sourceless block
"u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pa
d[13]_add_3_OUT_xor<11>" (XOR) removed.
  The signal
"u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/gwas.gpf.wrpf/wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pad[13]
_add_3_OUT<11>" is sourceless and has been removed.
   Sourceless block
"u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_11" (FF) removed.
    The signal
"u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad<11>" is sourceless and has been
removed.
     Sourceless block
"u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/gwas.gpf.wrpf/Mmux_prog_full_i_GND_188_o_MUX_37_o1_SW0" (ROM)
removed.
      The signal "u0_pktmux_slfifo/fifo_8k/N4" is sourceless and has been removed.
 Sourceless block
"u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pa
d[13]_add_3_OUT_cy<11>" (MUX) removed.
The signal
"u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pa
d[13]_add_3_OUT_lut<11>" is sourceless and has been removed.
The signal
"u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pa
d[13]_add_3_OUT_cy<9>" is sourceless and has been removed.
 Sourceless block
"u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pa
d[13]_add_3_OUT_xor<10>" (XOR) removed.
  The signal
"u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/gwas.gpf.wrpf/wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pad[13]
_add_3_OUT<10>" is sourceless and has been removed.
   Sourceless block
"u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_10" (FF) removed.
    The signal
"u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad<10>" is sourceless and has been
removed.
 Sourceless block
"u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pa
d[13]_add_3_OUT_cy<10>" (MUX) removed.
The signal
"u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pa
d[13]_add_3_OUT_lut<10>" is sourceless and has been removed.
The signal
"u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pa
d[13]_add_3_OUT_cy<8>" is sourceless and has been removed.
 Sourceless block
"u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pa
d[13]_add_3_OUT_xor<9>" (XOR) removed.
  The signal
"u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/gwas.gpf.wrpf/wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pad[13]
_add_3_OUT<9>" is sourceless and has been removed.
   Sourceless block
"u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_9" (FF) removed.
    The signal
"u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad<9>" is sourceless and has been removed.
 Sourceless block
"u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pa
d[13]_add_3_OUT_cy<9>" (MUX) removed.
The signal
"u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pa
d[13]_add_3_OUT_lut<9>" is sourceless and has been removed.
The signal
"u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pa
d[13]_add_3_OUT_cy<7>" is sourceless and has been removed.
 Sourceless block
"u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pa
d[13]_add_3_OUT_xor<8>" (XOR) removed.
  The signal
"u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/gwas.gpf.wrpf/wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pad[13]
_add_3_OUT<8>" is sourceless and has been removed.
   Sourceless block
"u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_8" (FF) removed.
    The signal
"u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad<8>" is sourceless and has been removed.
 Sourceless block
"u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pa
d[13]_add_3_OUT_cy<8>" (MUX) removed.
The signal
"u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pa
d[13]_add_3_OUT_lut<8>" is sourceless and has been removed.
The signal
"u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pa
d[13]_add_3_OUT_cy<6>" is sourceless and has been removed.
 Sourceless block
"u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pa
d[13]_add_3_OUT_xor<7>" (XOR) removed.
  The signal
"u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/gwas.gpf.wrpf/wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pad[13]
_add_3_OUT<7>" is sourceless and has been removed.
   Sourceless block
"u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_7" (FF) removed.
    The signal
"u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad<7>" is sourceless and has been removed.
     Sourceless block
"u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/gwas.gpf.wrpf/Mmux_prog_full_i_GND_188_o_MUX_37_o11" (ROM) removed.
      The signal
"u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/gwas.gpf.wrpf/Mmux_prog_full_i_GND_188_o_MUX_37_o11" is sourceless
and has been removed.
 Sourceless block
"u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pa
d[13]_add_3_OUT_cy<7>" (MUX) removed.
The signal
"u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pa
d[13]_add_3_OUT_lut<7>" is sourceless and has been removed.
The signal
"u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pa
d[13]_add_3_OUT_cy<5>" is sourceless and has been removed.
 Sourceless block
"u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pa
d[13]_add_3_OUT_xor<6>" (XOR) removed.
  The signal
"u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/gwas.gpf.wrpf/wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pad[13]
_add_3_OUT<6>" is sourceless and has been removed.
   Sourceless block
"u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_6" (FF) removed.
    The signal
"u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad<6>" is sourceless and has been removed.
 Sourceless block
"u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pa
d[13]_add_3_OUT_cy<6>" (MUX) removed.
The signal
"u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pa
d[13]_add_3_OUT_lut<6>" is sourceless and has been removed.
The signal
"u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pa
d[13]_add_3_OUT_cy<4>" is sourceless and has been removed.
 Sourceless block
"u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pa
d[13]_add_3_OUT_xor<5>" (XOR) removed.
  The signal
"u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/gwas.gpf.wrpf/wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pad[13]
_add_3_OUT<5>" is sourceless and has been removed.
   Sourceless block
"u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_5" (FF) removed.
    The signal
"u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad<5>" is sourceless and has been removed.
 Sourceless block
"u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pa
d[13]_add_3_OUT_cy<5>" (MUX) removed.
The signal
"u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pa
d[13]_add_3_OUT_lut<5>" is sourceless and has been removed.
The signal
"u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pa
d[13]_add_3_OUT_cy<3>" is sourceless and has been removed.
 Sourceless block
"u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pa
d[13]_add_3_OUT_xor<4>" (XOR) removed.
  The signal
"u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/gwas.gpf.wrpf/wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pad[13]
_add_3_OUT<4>" is sourceless and has been removed.
   Sourceless block
"u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_4" (FF) removed.
    The signal
"u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad<4>" is sourceless and has been removed.
 Sourceless block
"u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pa
d[13]_add_3_OUT_cy<4>" (MUX) removed.
The signal
"u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pa
d[13]_add_3_OUT_lut<4>" is sourceless and has been removed.
The signal
"u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pa
d[13]_add_3_OUT_cy<2>" is sourceless and has been removed.
 Sourceless block
"u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pa
d[13]_add_3_OUT_xor<3>" (XOR) removed.
  The signal
"u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/gwas.gpf.wrpf/wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pad[13]
_add_3_OUT<3>" is sourceless and has been removed.
   Sourceless block
"u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_3" (FF) removed.
    The signal
"u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad<3>" is sourceless and has been removed.
 Sourceless block
"u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pa
d[13]_add_3_OUT_cy<3>" (MUX) removed.
The signal
"u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pa
d[13]_add_3_OUT_lut<3>" is sourceless and has been removed.
The signal
"u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pa
d[13]_add_3_OUT_cy<1>" is sourceless and has been removed.
 Sourceless block
"u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pa
d[13]_add_3_OUT_xor<2>" (XOR) removed.
  The signal
"u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/gwas.gpf.wrpf/wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pad[13]
_add_3_OUT<2>" is sourceless and has been removed.
   Sourceless block
"u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_2" (FF) removed.
    The signal
"u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad<2>" is sourceless and has been removed.
     Sourceless block
"u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/gwas.gpf.wrpf/Mmux_prog_full_i_GND_188_o_MUX_37_o11_SW0" (ROM)
removed.
      The signal "u0_pktmux_slfifo/fifo_8k/N6" is sourceless and has been removed.
 Sourceless block
"u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pa
d[13]_add_3_OUT_cy<2>" (MUX) removed.
The signal
"u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pa
d[13]_add_3_OUT_lut<2>" is sourceless and has been removed.
The signal
"u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/wr_pntr_plus1<1>" is sourceless and has been removed.
The signal
"u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pa
d[13]_add_3_OUT_cy<0>" is sourceless and has been removed.
 Sourceless block
"u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pa
d[13]_add_3_OUT_xor<1>" (XOR) removed.
  The signal
"u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/gwas.gpf.wrpf/wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pad[13]
_add_3_OUT<1>" is sourceless and has been removed.
   Sourceless block
"u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_1" (FF) removed.
    The signal
"u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad<1>" is sourceless and has been removed.
 Sourceless block
"u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pa
d[13]_add_3_OUT_cy<1>" (MUX) removed.
The signal
"u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pa
d[13]_add_3_OUT_lut<1>" is sourceless and has been removed.
The signal
"u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/ram_wr_en_i1_1" is sourceless and has been removed.
 Sourceless block
"u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pa
d[13]_add_3_OUT_cy<0>" (MUX) removed.
The signal "U_icon_pro/U0/U_ICON/iCOMMAND_SEL<14>" is sourceless and has been
removed.
 Sourceless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[14].U_HCE"
(ROM) removed.
 Sourceless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[14].U_LCE"
(ROM) removed.
The signal "U_icon_pro/U0/U_ICON/iCOMMAND_SEL<13>" is sourceless and has been
removed.
 Sourceless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[13].U_HCE"
(ROM) removed.
 Sourceless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[13].U_LCE"
(ROM) removed.
The signal "U_icon_pro/U0/U_ICON/iCOMMAND_SEL<12>" is sourceless and has been
removed.
 Sourceless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[12].U_HCE"
(ROM) removed.
 Sourceless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[12].U_LCE"
(ROM) removed.
The signal "U_icon_pro/U0/U_ICON/iCOMMAND_SEL<11>" is sourceless and has been
removed.
 Sourceless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[11].U_HCE"
(ROM) removed.
 Sourceless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[11].U_LCE"
(ROM) removed.
The signal "U_icon_pro/U0/U_ICON/iCOMMAND_SEL<7>" is sourceless and has been
removed.
 Sourceless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[7].U_HCE" (ROM)
removed.
 Sourceless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[7].U_LCE" (ROM)
removed.
The signal "U_icon_pro/U0/U_ICON/iCOMMAND_SEL<6>" is sourceless and has been
removed.
 Sourceless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[6].U_HCE" (ROM)
removed.
 Sourceless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[6].U_LCE" (ROM)
removed.
The signal "U_icon_pro/U0/U_ICON/iCOMMAND_SEL<3>" is sourceless and has been
removed.
 Sourceless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_HCE" (ROM)
removed.
 Sourceless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_LCE" (ROM)
removed.
The signal
"U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I
_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U
_GAND_SRL_SET/SRL_Q_O" is sourceless and has been removed.
Unused block "U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[11].U_LUT" (ROM)
removed.
Unused block "U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[12].U_LUT" (ROM)
removed.
Unused block "U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[13].U_LUT" (ROM)
removed.
Unused block "U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[14].U_LUT" (ROM)
removed.
Unused block "U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[3].U_LUT" (ROM)
removed.
Unused block "U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[6].U_LUT" (ROM)
removed.
Unused block "U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[7].U_LUT" (ROM)
removed.
Unused block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[10].U_HCE" (ROM)
removed.
Unused block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[15].U_HCE" (ROM)
removed.
Unused block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_HCE" (ROM)
removed.
Unused block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_HCE" (ROM)
removed.
Unused block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[4].U_HCE" (ROM)
removed.
Unused block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_HCE" (ROM)
removed.
Unused block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[8].U_HCE" (ROM)
removed.
Unused block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_HCE" (ROM)
removed.
Unused block
"u0_ca_message_pro/u0_camms_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_
or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i" (FF) removed.
Unused block
"u0_ca_message_pro/u0_camms_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_
or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i" (FF) removed.
Unused block
"u0_encrypt_pro/u0_info_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
ync_fifo.gl0.rd/grss.rsts/ram_empty_i" (FF) removed.
Unused block
"u0_encrypt_pro/u0_info_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
ync_fifo.gl0.wr/gwss.wsts/ram_full_i" (FF) removed.
Unused block
"u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.rd/gras.rsts/ram_empty_i" (FF) removed.
Unused block
"u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pa
d[13]_add_3_OUT_lut<10>" (ROM) removed.
Unused block
"u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pa
d[13]_add_3_OUT_lut<11>" (ROM) removed.
Unused block
"u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pa
d[13]_add_3_OUT_lut<12>" (ROM) removed.
Unused block
"u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pa
d[13]_add_3_OUT_lut<13>" (ROM) removed.
Unused block
"u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pa
d[13]_add_3_OUT_lut<1>" (ROM) removed.
Unused block
"u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pa
d[13]_add_3_OUT_lut<2>" (ROM) removed.
Unused block
"u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pa
d[13]_add_3_OUT_lut<3>" (ROM) removed.
Unused block
"u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pa
d[13]_add_3_OUT_lut<4>" (ROM) removed.
Unused block
"u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pa
d[13]_add_3_OUT_lut<5>" (ROM) removed.
Unused block
"u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pa
d[13]_add_3_OUT_lut<6>" (ROM) removed.
Unused block
"u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pa
d[13]_add_3_OUT_lut<7>" (ROM) removed.
Unused block
"u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pa
d[13]_add_3_OUT_lut<8>" (ROM) removed.
Unused block
"u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pa
d[13]_add_3_OUT_lut<9>" (ROM) removed.
Unused block
"u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/gwas.wsts/ram_full_i" (FF) removed.
Unused block
"u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/ram_wr_en_i1_2" (ROM) removed.
Unused block
"u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
_fifo.gl0.wr/wr_pntr_plus3<1>_inv1_INV_0" (BUF) removed.
Unused block
"u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" (FF) removed.
Unused block
"u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator
/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i" (FF)
removed.
Unused block
"u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator
/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" (FF)
removed.
Unused block
"u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator
/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i" (FF)
removed.
Unused block
"u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator
/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" (FF)
removed.
Unused block
"u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator
/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i" (FF)
removed.
Unused block
"u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generator
/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" (FF)
removed.

Optimized Block(s):
TYPE 		BLOCK
GND 		U_icon_pro/XST_GND
VCC 		U_icon_pro/XST_VCC
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GA
ND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SL
ICE.U_GAND_SRL_SLICE/XST_GND
VCC
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GA
ND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SL
ICE.U_GAND_SRL_SLICE/XST_VCC
VCC
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GA
ND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/XST_VCC
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_G
AND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_S
LICE.U_GAND_SRL_SLICE/XST_GND
VCC
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_G
AND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_S
LICE.U_GAND_SRL_SLICE/XST_VCC
VCC
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_G
AND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/XST_VCC
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_G
AND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_S
LICE.U_GAND_SRL_SLICE/XST_GND
VCC
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_G
AND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_S
LICE.U_GAND_SRL_SLICE/XST_VCC
VCC
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_G
AND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/XST_VCC
LUT4 		U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/F_SSTAT[6].I_STAT.U_STAT
   optimized to 0
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/XST_GND
VCC
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/XST_VCC
GND 		U_ila_pro_0/XST_GND
VCC 		U_ila_pro_0/XST_VCC
GND 		XST_GND
VCC 		XST_VCC
GND
		u0_ca_message_pro/u0_camms_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.c
str/XST_GND
GND 		u0_ca_message_pro/u0_camms_fifo/XST_GND
GND 		u0_ca_message_pro/u0_camms_ram/XST_GND
VCC 		u0_ca_message_pro/u0_camms_ram/XST_VCC
GND 		u0_encrypt_pro/u0_chacha_bypass_counter_ram/XST_GND
VCC 		u0_encrypt_pro/u0_chacha_bypass_counter_ram/XST_VCC
GND 		u0_encrypt_pro/u0_datram/XST_GND
VCC 		u0_encrypt_pro/u0_datram/XST_VCC
GND 		u0_encrypt_pro/u0_encrypt_cfg/u0_chacha_bypassdata_ram/XST_GND
VCC 		u0_encrypt_pro/u0_encrypt_cfg/u0_chacha_bypassdata_ram/XST_VCC
GND 		u0_encrypt_pro/u0_encrypt_cfg/u0_chacha_bypassmask_ram/XST_GND
VCC 		u0_encrypt_pro/u0_encrypt_cfg/u0_chacha_bypassmask_ram/XST_VCC
GND 		u0_encrypt_pro/u0_encrypt_cfg/u0_chacha_cw_ram/XST_GND
VCC 		u0_encrypt_pro/u0_encrypt_cfg/u0_chacha_cw_ram/XST_VCC
GND
		u0_encrypt_pro/u0_info_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/
XST_GND
GND 		u0_encrypt_pro/u0_info_fifo/XST_GND
GND 		u0_encrypt_pro/u0_keyram/XST_GND
VCC 		u0_encrypt_pro/u0_keyram/XST_VCC
GND 		u0_pkt_eypt/encypt_ramw8d128/XST_GND
VCC 		u0_pkt_eypt/encypt_ramw8d128/XST_VCC
GND
		u0_pktmux_slfifo/fifo_8k/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_syn
c_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST
_GND
GND 		u0_pktmux_slfifo/fifo_8k/XST_GND
VCC 		u0_pktmux_slfifo/fifo_8k/XST_VCC
GND 		u0_psi_filter/u_bus_read_buf/u_ram/XST_GND
VCC 		u0_psi_filter/u_bus_read_buf/u_ram/XST_VCC
GND 		u0_psi_filter/u_pid_filter/u_match_buf/u_ram/XST_GND
VCC 		u0_psi_filter/u_pid_filter/u_match_buf/u_ram/XST_VCC
GND 		u0_psi_filter/u_pid_filter/u_pid_filt_info/map_ram/XST_GND
VCC 		u0_psi_filter/u_pid_filter/u_pid_filt_info/map_ram/XST_VCC
GND 		u0_psi_filter/u_psi_section/u_data_ram/XST_GND
VCC 		u0_psi_filter/u_psi_section/u_data_ram/XST_VCC
GND 		u0_psi_filter/u_psi_section/u_info/XST_GND
VCC 		u0_psi_filter/u_psi_section/u_info/XST_VCC
GND 		u0_sc_interface/SC_BUFFER_inst/XST_GND
GND 		u0_security_module/u0_dckram/XST_GND
VCC 		u0_security_module/u0_dckram/XST_VCC
GND 		u0_security_module/u0_dskmask_ram/XST_GND
VCC 		u0_security_module/u0_dskmask_ram/XST_VCC
GND 		u0_security_module/u0_otp_ram/XST_GND
VCC 		u0_security_module/u0_otp_ram/XST_VCC
GND
		u0_spi_if/u_spi_cmd/out_state_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
d.cstr/XST_GND
GND 		u0_spi_if/u_spi_cmd/out_state_fifo/XST_GND
VCC 		u0_spi_if/u_spi_cmd/out_state_fifo/XST_VCC
GND 		u0_spi_if/u_spi_cmd/recv_buf/u_ram/XST_GND
VCC 		u0_spi_if/u_spi_cmd/recv_buf/u_ram/XST_VCC
GND 		u0_ts_descramble/u0_cw_ram/XST_GND
VCC 		u0_ts_descramble/u0_cw_ram/XST_VCC
GND 		u0_ts_descramble/u0_descram_dram/XST_GND
VCC 		u0_ts_descramble/u0_descram_dram/XST_VCC
GND 		u0_ts_descramble/u0_dsc3/u0_b_cipher/u0_sbox_rom/XST_GND
VCC 		u0_ts_descramble/u0_dsc3/u0_b_cipher/u0_sbox_rom/XST_VCC
GND 		u0_ts_filter/u0_pid_filter_dram/XST_GND
VCC 		u0_ts_filter/u0_pid_filter_dram/XST_VCC
GND 		u0_ts_filter/u0_pid_lut_ram/XST_GND
VCC 		u0_ts_filter/u0_pid_lut_ram/XST_VCC
GND
		u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generato
r/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.
native_blk_mem_gen/valid.cstr/XST_GND
GND 		u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/u0_asyncfifo_w32d64/XST_GND
GND 		u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/u0_asyncram_w8d1024/XST_GND
VCC 		u0_ts_mux/TS_SER_TO_PAR[0].ser2par_ch/u0_asyncram_w8d1024/XST_VCC
GND
		u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generato
r/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.
native_blk_mem_gen/valid.cstr/XST_GND
GND 		u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncfifo_w32d64/XST_GND
GND 		u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncram_w8d1024/XST_GND
VCC 		u0_ts_mux/TS_SER_TO_PAR[1].ser2par_ch/u0_asyncram_w8d1024/XST_VCC
GND
		u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/u0_asyncfifo_w32d64/U0/xst_fifo_generato
r/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.
native_blk_mem_gen/valid.cstr/XST_GND
GND 		u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/u0_asyncfifo_w32d64/XST_GND
GND 		u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/u0_asyncram_w8d1024/XST_GND
VCC 		u0_ts_mux/TS_SER_TO_PAR[2].ser2par_ch/u0_asyncram_w8d1024/XST_VCC

To enable printing of redundant blocks removed and signals merged, set the
detailed map report option and rerun map.

Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| all_cfg                            | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| clk_27m                            | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| clk_if                             | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| gpif_ad<0>                         | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| gpif_ad<1>                         | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| gpif_ad<2>                         | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| gpif_ad<3>                         | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| gpif_ad<4>                         | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| gpif_ad<5>                         | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| gpif_ad<6>                         | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| gpif_ad<7>                         | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| gpif_ctrl<0>                       | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| gpif_ctrl<1>                       | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| gpif_ctrl<2>                       | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| gpio_led                           | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| ram_full                           | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| rst_n                              | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| sc_cmdvcc                          | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| sc_data                            | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| sc_rstin                           | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| sc_sel5v3v                         | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| sc_xtali                           | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| sl_cs_n                            | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| sl_data<0>                         | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| sl_data<1>                         | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| sl_data<2>                         | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| sl_data<3>                         | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| sl_data<4>                         | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| sl_data<5>                         | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| sl_data<6>                         | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| sl_data<7>                         | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| sl_fifo_adr<0>                     | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| sl_fifo_adr<1>                     | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| sl_flag<0>                         | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| sl_flag<1>                         | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| sl_oe                              | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| sl_pkt_end                         | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| sl_rd                              | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| sl_wr                              | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| spi_clk                            | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| spi_csn                            | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| spi_miso                           | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| spi_mosi                           | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| tport                              | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| tuner_rst_i                        | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| tuner_rst_o                        | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| tuner_tsclk<0>                     | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| tuner_tsclk<1>                     | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| tuner_tsclk<2>                     | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| tuner_tsdata<0>                    | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| tuner_tsdata<1>                    | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| tuner_tsdata<2>                    | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| tuner_tssync<0>                    | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| tuner_tssync<1>                    | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| tuner_tssync<2>                    | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| tuner_tsvadlid<0>                  | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| tuner_tsvadlid<1>                  | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| tuner_tsvadlid<2>                  | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------
U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND
.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/MSET
U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAN
D.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/MSET
U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAN
D.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/MSET
U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1.U_CDONE_MSET
U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1.U_CMPRESET_MSET
U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1.U_NS0_MSET
U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1.U_NS1_MSET
U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1.U_SCRST_MSET
U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_
CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_
GAND_SRL_SET/MSET

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Timing Report
--------------------------
A logic-level (pre-route) timing report can be generated by using Xilinx static
timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
mapped NCD and PCF files. Please note that this timing report will be generated
using estimated delay information. For accurate numbers, please generate a
timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing
Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
Command Line Tools User Guide "TRACE" chapter.

Section 11 - Configuration String Details
-----------------------------------------
Use the "-detail" map option to print out Configuration Strings

Section 12 - Control Set Information
------------------------------------
Use the "-detail" map option to print out Control Set Information.

Section 13 - Utilization by Hierarchy
-------------------------------------
Use the "-detail" map option to print out the Utilization by Hierarchy section.
