Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Aug  2 17:04:37 2019
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.388        0.000                      0                   33        0.171        0.000                      0                   33        3.500        0.000                       0                    33  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                Waveform(ns)                     Period(ns)      Frequency(MHz)
-----                                ------------                     ----------      --------------
sys_clk_pin                          {0.000 4.000}                    8.000           125.000         
  design_1_i/divider_0/inst/clk_div  {0.000 500000000.000}            1000000000.000  0.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                       WNS(ns)         TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints         WHS(ns)         THS(ns)  THS Failing Endpoints  THS Total Endpoints        WPWS(ns)        TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                       -------         -------  ---------------------  -------------------         -------         -------  ---------------------  -------------------        --------        --------  ----------------------  --------------------  
sys_clk_pin                                   4.388           0.000                      0                   28           0.220           0.000                      0                   28           3.500           0.000                       0                    28  
  design_1_i/divider_0/inst/clk_div  1000000000.000           0.000                      0                    5           0.171           0.000                      0                    5   500000000.000           0.000                       0                     5  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.388ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.220ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.388ns  (required time - arrival time)
  Source:                 design_1_i/divider_0/inst/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/divider_0/inst/cnt_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.588ns  (logic 2.221ns (61.907%)  route 1.367ns (38.093%))
  Logic Levels:           8  (CARRY4=7 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.855ns = ( 9.855 - 8.000 ) 
    Source Clock Delay      (SCD):    2.057ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          2.057     2.057    design_1_i/divider_0/inst/clk
    SLICE_X110Y105       FDCE                                         r  design_1_i/divider_0/inst/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y105       FDCE (Prop_fdce_C_Q)         0.456     2.513 r  design_1_i/divider_0/inst/cnt_reg[2]/Q
                         net (fo=2, routed)           0.504     3.017    design_1_i/divider_0/inst/cnt_reg_n_0_[2]
    SLICE_X109Y104       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     3.691 r  design_1_i/divider_0/inst/cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.691    design_1_i/divider_0/inst/cnt_reg[4]_i_2_n_0
    SLICE_X109Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.805 r  design_1_i/divider_0/inst/cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.805    design_1_i/divider_0/inst/cnt_reg[8]_i_2_n_0
    SLICE_X109Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.919 r  design_1_i/divider_0/inst/cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.919    design_1_i/divider_0/inst/cnt_reg[12]_i_2_n_0
    SLICE_X109Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.033 r  design_1_i/divider_0/inst/cnt_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.033    design_1_i/divider_0/inst/cnt_reg[16]_i_2_n_0
    SLICE_X109Y108       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.147 r  design_1_i/divider_0/inst/cnt_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.147    design_1_i/divider_0/inst/cnt_reg[20]_i_2_n_0
    SLICE_X109Y109       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.261 r  design_1_i/divider_0/inst/cnt_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.261    design_1_i/divider_0/inst/cnt_reg[24]_i_2_n_0
    SLICE_X109Y110       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.483 r  design_1_i/divider_0/inst/cnt_reg[26]_i_2/O[0]
                         net (fo=1, routed)           0.863     5.346    design_1_i/divider_0/inst/data0[25]
    SLICE_X108Y110       LUT6 (Prop_lut6_I0_O)        0.299     5.645 r  design_1_i/divider_0/inst/cnt[25]_i_1/O
                         net (fo=1, routed)           0.000     5.645    design_1_i/divider_0/inst/cnt[25]
    SLICE_X108Y110       FDCE                                         r  design_1_i/divider_0/inst/cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.855     9.855    design_1_i/divider_0/inst/clk
    SLICE_X108Y110       FDCE                                         r  design_1_i/divider_0/inst/cnt_reg[25]/C
                         clock pessimism              0.132     9.987    
                         clock uncertainty           -0.035     9.952    
    SLICE_X108Y110       FDCE (Setup_fdce_C_D)        0.081    10.033    design_1_i/divider_0/inst/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         10.033    
                         arrival time                          -5.645    
  -------------------------------------------------------------------
                         slack                                  4.388    

Slack (MET) :             4.402ns  (required time - arrival time)
  Source:                 design_1_i/divider_0/inst/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/divider_0/inst/cnt_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.571ns  (logic 2.205ns (61.740%)  route 1.366ns (38.260%))
  Logic Levels:           7  (CARRY4=6 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.855ns = ( 9.855 - 8.000 ) 
    Source Clock Delay      (SCD):    2.057ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          2.057     2.057    design_1_i/divider_0/inst/clk
    SLICE_X110Y105       FDCE                                         r  design_1_i/divider_0/inst/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y105       FDCE (Prop_fdce_C_Q)         0.456     2.513 r  design_1_i/divider_0/inst/cnt_reg[2]/Q
                         net (fo=2, routed)           0.504     3.017    design_1_i/divider_0/inst/cnt_reg_n_0_[2]
    SLICE_X109Y104       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     3.691 r  design_1_i/divider_0/inst/cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.691    design_1_i/divider_0/inst/cnt_reg[4]_i_2_n_0
    SLICE_X109Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.805 r  design_1_i/divider_0/inst/cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.805    design_1_i/divider_0/inst/cnt_reg[8]_i_2_n_0
    SLICE_X109Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.919 r  design_1_i/divider_0/inst/cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.919    design_1_i/divider_0/inst/cnt_reg[12]_i_2_n_0
    SLICE_X109Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.033 r  design_1_i/divider_0/inst/cnt_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.033    design_1_i/divider_0/inst/cnt_reg[16]_i_2_n_0
    SLICE_X109Y108       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.147 r  design_1_i/divider_0/inst/cnt_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.147    design_1_i/divider_0/inst/cnt_reg[20]_i_2_n_0
    SLICE_X109Y109       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.460 r  design_1_i/divider_0/inst/cnt_reg[24]_i_2/O[3]
                         net (fo=1, routed)           0.862     5.322    design_1_i/divider_0/inst/data0[24]
    SLICE_X108Y109       LUT6 (Prop_lut6_I0_O)        0.306     5.628 r  design_1_i/divider_0/inst/cnt[24]_i_1/O
                         net (fo=1, routed)           0.000     5.628    design_1_i/divider_0/inst/cnt[24]
    SLICE_X108Y109       FDCE                                         r  design_1_i/divider_0/inst/cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.855     9.855    design_1_i/divider_0/inst/clk
    SLICE_X108Y109       FDCE                                         r  design_1_i/divider_0/inst/cnt_reg[24]/C
                         clock pessimism              0.132     9.987    
                         clock uncertainty           -0.035     9.952    
    SLICE_X108Y109       FDCE (Setup_fdce_C_D)        0.079    10.031    design_1_i/divider_0/inst/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         10.031    
                         arrival time                          -5.628    
  -------------------------------------------------------------------
                         slack                                  4.402    

Slack (MET) :             4.450ns  (required time - arrival time)
  Source:                 design_1_i/divider_0/inst/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/divider_0/inst/cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.526ns  (logic 2.223ns (63.047%)  route 1.303ns (36.953%))
  Logic Levels:           7  (CARRY4=6 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.855ns = ( 9.855 - 8.000 ) 
    Source Clock Delay      (SCD):    2.057ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          2.057     2.057    design_1_i/divider_0/inst/clk
    SLICE_X110Y105       FDCE                                         r  design_1_i/divider_0/inst/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y105       FDCE (Prop_fdce_C_Q)         0.456     2.513 r  design_1_i/divider_0/inst/cnt_reg[2]/Q
                         net (fo=2, routed)           0.504     3.017    design_1_i/divider_0/inst/cnt_reg_n_0_[2]
    SLICE_X109Y104       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     3.691 r  design_1_i/divider_0/inst/cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.691    design_1_i/divider_0/inst/cnt_reg[4]_i_2_n_0
    SLICE_X109Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.805 r  design_1_i/divider_0/inst/cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.805    design_1_i/divider_0/inst/cnt_reg[8]_i_2_n_0
    SLICE_X109Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.919 r  design_1_i/divider_0/inst/cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.919    design_1_i/divider_0/inst/cnt_reg[12]_i_2_n_0
    SLICE_X109Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.033 r  design_1_i/divider_0/inst/cnt_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.033    design_1_i/divider_0/inst/cnt_reg[16]_i_2_n_0
    SLICE_X109Y108       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.147 r  design_1_i/divider_0/inst/cnt_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.147    design_1_i/divider_0/inst/cnt_reg[20]_i_2_n_0
    SLICE_X109Y109       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.481 r  design_1_i/divider_0/inst/cnt_reg[24]_i_2/O[1]
                         net (fo=1, routed)           0.799     5.280    design_1_i/divider_0/inst/data0[22]
    SLICE_X108Y109       LUT6 (Prop_lut6_I0_O)        0.303     5.583 r  design_1_i/divider_0/inst/cnt[22]_i_1/O
                         net (fo=1, routed)           0.000     5.583    design_1_i/divider_0/inst/cnt[22]
    SLICE_X108Y109       FDCE                                         r  design_1_i/divider_0/inst/cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.855     9.855    design_1_i/divider_0/inst/clk
    SLICE_X108Y109       FDCE                                         r  design_1_i/divider_0/inst/cnt_reg[22]/C
                         clock pessimism              0.132     9.987    
                         clock uncertainty           -0.035     9.952    
    SLICE_X108Y109       FDCE (Setup_fdce_C_D)        0.081    10.033    design_1_i/divider_0/inst/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         10.033    
                         arrival time                          -5.583    
  -------------------------------------------------------------------
                         slack                                  4.450    

Slack (MET) :             4.462ns  (required time - arrival time)
  Source:                 design_1_i/divider_0/inst/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/divider_0/inst/cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.510ns  (logic 0.828ns (23.590%)  route 2.682ns (76.410%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.855ns = ( 9.855 - 8.000 ) 
    Source Clock Delay      (SCD):    2.057ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          2.057     2.057    design_1_i/divider_0/inst/clk
    SLICE_X110Y105       FDCE                                         r  design_1_i/divider_0/inst/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y105       FDCE (Prop_fdce_C_Q)         0.456     2.513 f  design_1_i/divider_0/inst/cnt_reg[6]/Q
                         net (fo=3, routed)           1.027     3.540    design_1_i/divider_0/inst/cnt_reg_n_0_[6]
    SLICE_X108Y106       LUT4 (Prop_lut4_I1_O)        0.124     3.664 r  design_1_i/divider_0/inst/cnt[26]_i_8/O
                         net (fo=1, routed)           0.413     4.077    design_1_i/divider_0/inst/cnt[26]_i_8_n_0
    SLICE_X107Y107       LUT5 (Prop_lut5_I4_O)        0.124     4.201 r  design_1_i/divider_0/inst/cnt[26]_i_4/O
                         net (fo=27, routed)          1.242     5.443    design_1_i/divider_0/inst/cnt[26]_i_4_n_0
    SLICE_X108Y110       LUT6 (Prop_lut6_I5_O)        0.124     5.567 r  design_1_i/divider_0/inst/cnt[23]_i_1/O
                         net (fo=1, routed)           0.000     5.567    design_1_i/divider_0/inst/cnt[23]
    SLICE_X108Y110       FDCE                                         r  design_1_i/divider_0/inst/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.855     9.855    design_1_i/divider_0/inst/clk
    SLICE_X108Y110       FDCE                                         r  design_1_i/divider_0/inst/cnt_reg[23]/C
                         clock pessimism              0.132     9.987    
                         clock uncertainty           -0.035     9.952    
    SLICE_X108Y110       FDCE (Setup_fdce_C_D)        0.077    10.029    design_1_i/divider_0/inst/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         10.029    
                         arrival time                          -5.567    
  -------------------------------------------------------------------
                         slack                                  4.462    

Slack (MET) :             4.468ns  (required time - arrival time)
  Source:                 design_1_i/divider_0/inst/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/divider_0/inst/cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.526ns  (logic 0.828ns (23.485%)  route 2.698ns (76.515%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.860ns = ( 9.860 - 8.000 ) 
    Source Clock Delay      (SCD):    2.057ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          2.057     2.057    design_1_i/divider_0/inst/clk
    SLICE_X110Y105       FDCE                                         r  design_1_i/divider_0/inst/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y105       FDCE (Prop_fdce_C_Q)         0.456     2.513 r  design_1_i/divider_0/inst/cnt_reg[2]/Q
                         net (fo=2, routed)           0.973     3.486    design_1_i/divider_0/inst/cnt_reg_n_0_[2]
    SLICE_X108Y105       LUT4 (Prop_lut4_I1_O)        0.124     3.610 r  design_1_i/divider_0/inst/cnt[26]_i_5/O
                         net (fo=1, routed)           0.660     4.270    design_1_i/divider_0/inst/cnt[26]_i_5_n_0
    SLICE_X108Y107       LUT6 (Prop_lut6_I3_O)        0.124     4.394 r  design_1_i/divider_0/inst/cnt[26]_i_3/O
                         net (fo=27, routed)          1.065     5.459    design_1_i/divider_0/inst/cnt[26]_i_3_n_0
    SLICE_X110Y105       LUT6 (Prop_lut6_I1_O)        0.124     5.583 r  design_1_i/divider_0/inst/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     5.583    design_1_i/divider_0/inst/cnt[2]
    SLICE_X110Y105       FDCE                                         r  design_1_i/divider_0/inst/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.860     9.860    design_1_i/divider_0/inst/clk
    SLICE_X110Y105       FDCE                                         r  design_1_i/divider_0/inst/cnt_reg[2]/C
                         clock pessimism              0.197    10.057    
                         clock uncertainty           -0.035    10.022    
    SLICE_X110Y105       FDCE (Setup_fdce_C_D)        0.029    10.051    design_1_i/divider_0/inst/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         10.051    
                         arrival time                          -5.583    
  -------------------------------------------------------------------
                         slack                                  4.468    

Slack (MET) :             4.477ns  (required time - arrival time)
  Source:                 design_1_i/divider_0/inst/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/divider_0/inst/cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.518ns  (logic 0.828ns (23.534%)  route 2.690ns (76.466%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.860ns = ( 9.860 - 8.000 ) 
    Source Clock Delay      (SCD):    2.057ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          2.057     2.057    design_1_i/divider_0/inst/clk
    SLICE_X110Y105       FDCE                                         r  design_1_i/divider_0/inst/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y105       FDCE (Prop_fdce_C_Q)         0.456     2.513 r  design_1_i/divider_0/inst/cnt_reg[2]/Q
                         net (fo=2, routed)           0.973     3.486    design_1_i/divider_0/inst/cnt_reg_n_0_[2]
    SLICE_X108Y105       LUT4 (Prop_lut4_I1_O)        0.124     3.610 r  design_1_i/divider_0/inst/cnt[26]_i_5/O
                         net (fo=1, routed)           0.660     4.270    design_1_i/divider_0/inst/cnt[26]_i_5_n_0
    SLICE_X108Y107       LUT6 (Prop_lut6_I3_O)        0.124     4.394 r  design_1_i/divider_0/inst/cnt[26]_i_3/O
                         net (fo=27, routed)          1.057     5.451    design_1_i/divider_0/inst/cnt[26]_i_3_n_0
    SLICE_X110Y105       LUT6 (Prop_lut6_I1_O)        0.124     5.575 r  design_1_i/divider_0/inst/cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     5.575    design_1_i/divider_0/inst/cnt[6]
    SLICE_X110Y105       FDCE                                         r  design_1_i/divider_0/inst/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.860     9.860    design_1_i/divider_0/inst/clk
    SLICE_X110Y105       FDCE                                         r  design_1_i/divider_0/inst/cnt_reg[6]/C
                         clock pessimism              0.197    10.057    
                         clock uncertainty           -0.035    10.022    
    SLICE_X110Y105       FDCE (Setup_fdce_C_D)        0.031    10.053    design_1_i/divider_0/inst/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         10.053    
                         arrival time                          -5.575    
  -------------------------------------------------------------------
                         slack                                  4.477    

Slack (MET) :             4.582ns  (required time - arrival time)
  Source:                 design_1_i/divider_0/inst/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/divider_0/inst/cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.342ns  (logic 0.828ns (24.773%)  route 2.514ns (75.227%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.856ns = ( 9.856 - 8.000 ) 
    Source Clock Delay      (SCD):    2.057ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          2.057     2.057    design_1_i/divider_0/inst/clk
    SLICE_X110Y105       FDCE                                         r  design_1_i/divider_0/inst/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y105       FDCE (Prop_fdce_C_Q)         0.456     2.513 r  design_1_i/divider_0/inst/cnt_reg[2]/Q
                         net (fo=2, routed)           0.973     3.486    design_1_i/divider_0/inst/cnt_reg_n_0_[2]
    SLICE_X108Y105       LUT4 (Prop_lut4_I1_O)        0.124     3.610 r  design_1_i/divider_0/inst/cnt[26]_i_5/O
                         net (fo=1, routed)           0.660     4.270    design_1_i/divider_0/inst/cnt[26]_i_5_n_0
    SLICE_X108Y107       LUT6 (Prop_lut6_I3_O)        0.124     4.394 r  design_1_i/divider_0/inst/cnt[26]_i_3/O
                         net (fo=27, routed)          0.882     5.275    design_1_i/divider_0/inst/cnt[26]_i_3_n_0
    SLICE_X107Y107       LUT6 (Prop_lut6_I1_O)        0.124     5.399 r  design_1_i/divider_0/inst/cnt[13]_i_1/O
                         net (fo=1, routed)           0.000     5.399    design_1_i/divider_0/inst/cnt[13]
    SLICE_X107Y107       FDCE                                         r  design_1_i/divider_0/inst/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.856     9.856    design_1_i/divider_0/inst/clk
    SLICE_X107Y107       FDCE                                         r  design_1_i/divider_0/inst/cnt_reg[13]/C
                         clock pessimism              0.132     9.988    
                         clock uncertainty           -0.035     9.953    
    SLICE_X107Y107       FDCE (Setup_fdce_C_D)        0.029     9.982    design_1_i/divider_0/inst/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          9.982    
                         arrival time                          -5.399    
  -------------------------------------------------------------------
                         slack                                  4.582    

Slack (MET) :             4.589ns  (required time - arrival time)
  Source:                 design_1_i/divider_0/inst/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/divider_0/inst/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.384ns  (logic 0.828ns (24.466%)  route 2.556ns (75.534%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.857ns = ( 9.857 - 8.000 ) 
    Source Clock Delay      (SCD):    2.057ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          2.057     2.057    design_1_i/divider_0/inst/clk
    SLICE_X110Y105       FDCE                                         r  design_1_i/divider_0/inst/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y105       FDCE (Prop_fdce_C_Q)         0.456     2.513 r  design_1_i/divider_0/inst/cnt_reg[2]/Q
                         net (fo=2, routed)           0.973     3.486    design_1_i/divider_0/inst/cnt_reg_n_0_[2]
    SLICE_X108Y105       LUT4 (Prop_lut4_I1_O)        0.124     3.610 r  design_1_i/divider_0/inst/cnt[26]_i_5/O
                         net (fo=1, routed)           0.660     4.270    design_1_i/divider_0/inst/cnt[26]_i_5_n_0
    SLICE_X108Y107       LUT6 (Prop_lut6_I3_O)        0.124     4.394 r  design_1_i/divider_0/inst/cnt[26]_i_3/O
                         net (fo=27, routed)          0.923     5.317    design_1_i/divider_0/inst/cnt[26]_i_3_n_0
    SLICE_X108Y106       LUT6 (Prop_lut6_I1_O)        0.124     5.441 r  design_1_i/divider_0/inst/cnt[11]_i_1/O
                         net (fo=1, routed)           0.000     5.441    design_1_i/divider_0/inst/cnt[11]
    SLICE_X108Y106       FDCE                                         r  design_1_i/divider_0/inst/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.857     9.857    design_1_i/divider_0/inst/clk
    SLICE_X108Y106       FDCE                                         r  design_1_i/divider_0/inst/cnt_reg[11]/C
                         clock pessimism              0.132     9.989    
                         clock uncertainty           -0.035     9.954    
    SLICE_X108Y106       FDCE (Setup_fdce_C_D)        0.077    10.031    design_1_i/divider_0/inst/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         10.031    
                         arrival time                          -5.441    
  -------------------------------------------------------------------
                         slack                                  4.589    

Slack (MET) :             4.603ns  (required time - arrival time)
  Source:                 design_1_i/divider_0/inst/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/divider_0/inst/cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.370ns  (logic 1.993ns (59.146%)  route 1.377ns (40.854%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.856ns = ( 9.856 - 8.000 ) 
    Source Clock Delay      (SCD):    2.057ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          2.057     2.057    design_1_i/divider_0/inst/clk
    SLICE_X110Y105       FDCE                                         r  design_1_i/divider_0/inst/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y105       FDCE (Prop_fdce_C_Q)         0.456     2.513 r  design_1_i/divider_0/inst/cnt_reg[2]/Q
                         net (fo=2, routed)           0.504     3.017    design_1_i/divider_0/inst/cnt_reg_n_0_[2]
    SLICE_X109Y104       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     3.691 r  design_1_i/divider_0/inst/cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.691    design_1_i/divider_0/inst/cnt_reg[4]_i_2_n_0
    SLICE_X109Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.805 r  design_1_i/divider_0/inst/cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.805    design_1_i/divider_0/inst/cnt_reg[8]_i_2_n_0
    SLICE_X109Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.919 r  design_1_i/divider_0/inst/cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.919    design_1_i/divider_0/inst/cnt_reg[12]_i_2_n_0
    SLICE_X109Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.033 r  design_1_i/divider_0/inst/cnt_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.033    design_1_i/divider_0/inst/cnt_reg[16]_i_2_n_0
    SLICE_X109Y108       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.255 r  design_1_i/divider_0/inst/cnt_reg[20]_i_2/O[0]
                         net (fo=1, routed)           0.873     5.128    design_1_i/divider_0/inst/data0[17]
    SLICE_X108Y108       LUT6 (Prop_lut6_I0_O)        0.299     5.427 r  design_1_i/divider_0/inst/cnt[17]_i_1/O
                         net (fo=1, routed)           0.000     5.427    design_1_i/divider_0/inst/cnt[17]
    SLICE_X108Y108       FDCE                                         r  design_1_i/divider_0/inst/cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.856     9.856    design_1_i/divider_0/inst/clk
    SLICE_X108Y108       FDCE                                         r  design_1_i/divider_0/inst/cnt_reg[17]/C
                         clock pessimism              0.132     9.988    
                         clock uncertainty           -0.035     9.953    
    SLICE_X108Y108       FDCE (Setup_fdce_C_D)        0.077    10.030    design_1_i/divider_0/inst/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         10.030    
                         arrival time                          -5.427    
  -------------------------------------------------------------------
                         slack                                  4.603    

Slack (MET) :             4.610ns  (required time - arrival time)
  Source:                 design_1_i/divider_0/inst/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/divider_0/inst/cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.364ns  (logic 2.013ns (59.832%)  route 1.351ns (40.168%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.856ns = ( 9.856 - 8.000 ) 
    Source Clock Delay      (SCD):    2.057ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          2.057     2.057    design_1_i/divider_0/inst/clk
    SLICE_X110Y105       FDCE                                         r  design_1_i/divider_0/inst/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y105       FDCE (Prop_fdce_C_Q)         0.456     2.513 r  design_1_i/divider_0/inst/cnt_reg[2]/Q
                         net (fo=2, routed)           0.504     3.017    design_1_i/divider_0/inst/cnt_reg_n_0_[2]
    SLICE_X109Y104       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     3.691 r  design_1_i/divider_0/inst/cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.691    design_1_i/divider_0/inst/cnt_reg[4]_i_2_n_0
    SLICE_X109Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.805 r  design_1_i/divider_0/inst/cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.805    design_1_i/divider_0/inst/cnt_reg[8]_i_2_n_0
    SLICE_X109Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.919 r  design_1_i/divider_0/inst/cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.919    design_1_i/divider_0/inst/cnt_reg[12]_i_2_n_0
    SLICE_X109Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.033 r  design_1_i/divider_0/inst/cnt_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.033    design_1_i/divider_0/inst/cnt_reg[16]_i_2_n_0
    SLICE_X109Y108       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.272 r  design_1_i/divider_0/inst/cnt_reg[20]_i_2/O[2]
                         net (fo=1, routed)           0.847     5.119    design_1_i/divider_0/inst/data0[19]
    SLICE_X108Y108       LUT6 (Prop_lut6_I0_O)        0.302     5.421 r  design_1_i/divider_0/inst/cnt[19]_i_1/O
                         net (fo=1, routed)           0.000     5.421    design_1_i/divider_0/inst/cnt[19]
    SLICE_X108Y108       FDCE                                         r  design_1_i/divider_0/inst/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.856     9.856    design_1_i/divider_0/inst/clk
    SLICE_X108Y108       FDCE                                         r  design_1_i/divider_0/inst/cnt_reg[19]/C
                         clock pessimism              0.132     9.988    
                         clock uncertainty           -0.035     9.953    
    SLICE_X108Y108       FDCE (Setup_fdce_C_D)        0.079    10.032    design_1_i/divider_0/inst/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         10.032    
                         arrival time                          -5.421    
  -------------------------------------------------------------------
                         slack                                  4.610    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 design_1_i/divider_0/inst/cnt_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/divider_0/inst/clk_div_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.209ns (58.739%)  route 0.147ns (41.261%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.990ns
    Source Clock Delay      (SCD):    0.716ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.716     0.716    design_1_i/divider_0/inst/clk
    SLICE_X108Y109       FDCE                                         r  design_1_i/divider_0/inst/cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y109       FDCE (Prop_fdce_C_Q)         0.164     0.880 r  design_1_i/divider_0/inst/cnt_reg[22]/Q
                         net (fo=4, routed)           0.147     1.027    design_1_i/divider_0/inst/cnt_reg_n_0_[22]
    SLICE_X108Y107       LUT6 (Prop_lut6_I5_O)        0.045     1.072 r  design_1_i/divider_0/inst/clk_div_i_1/O
                         net (fo=1, routed)           0.000     1.072    design_1_i/divider_0/inst/p_0_in
    SLICE_X108Y107       FDCE                                         r  design_1_i/divider_0/inst/clk_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.990     0.990    design_1_i/divider_0/inst/clk
    SLICE_X108Y107       FDCE                                         r  design_1_i/divider_0/inst/clk_div_reg/C
                         clock pessimism             -0.258     0.732    
    SLICE_X108Y107       FDCE (Hold_fdce_C_D)         0.120     0.852    design_1_i/divider_0/inst/clk_div_reg
  -------------------------------------------------------------------
                         required time                         -0.852    
                         arrival time                           1.072    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 design_1_i/divider_0/inst/cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/divider_0/inst/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.186ns (43.568%)  route 0.241ns (56.432%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.991ns
    Source Clock Delay      (SCD):    0.718ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.718     0.718    design_1_i/divider_0/inst/clk
    SLICE_X110Y105       FDCE                                         r  design_1_i/divider_0/inst/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y105       FDCE (Prop_fdce_C_Q)         0.141     0.859 f  design_1_i/divider_0/inst/cnt_reg[8]/Q
                         net (fo=29, routed)          0.241     1.100    design_1_i/divider_0/inst/cnt_reg_n_0_[8]
    SLICE_X108Y106       LUT6 (Prop_lut6_I4_O)        0.045     1.145 r  design_1_i/divider_0/inst/cnt[11]_i_1/O
                         net (fo=1, routed)           0.000     1.145    design_1_i/divider_0/inst/cnt[11]
    SLICE_X108Y106       FDCE                                         r  design_1_i/divider_0/inst/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.991     0.991    design_1_i/divider_0/inst/clk
    SLICE_X108Y106       FDCE                                         r  design_1_i/divider_0/inst/cnt_reg[11]/C
                         clock pessimism             -0.238     0.753    
    SLICE_X108Y106       FDCE (Hold_fdce_C_D)         0.120     0.873    design_1_i/divider_0/inst/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.873    
                         arrival time                           1.145    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 design_1_i/divider_0/inst/cnt_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/divider_0/inst/cnt_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.209ns (51.291%)  route 0.198ns (48.709%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.989ns
    Source Clock Delay      (SCD):    0.715ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.715     0.715    design_1_i/divider_0/inst/clk
    SLICE_X108Y110       FDCE                                         r  design_1_i/divider_0/inst/cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y110       FDCE (Prop_fdce_C_Q)         0.164     0.879 r  design_1_i/divider_0/inst/cnt_reg[23]/Q
                         net (fo=29, routed)          0.198     1.078    design_1_i/divider_0/inst/cnt_reg_n_0_[23]
    SLICE_X108Y110       LUT6 (Prop_lut6_I3_O)        0.045     1.123 r  design_1_i/divider_0/inst/cnt[25]_i_1/O
                         net (fo=1, routed)           0.000     1.123    design_1_i/divider_0/inst/cnt[25]
    SLICE_X108Y110       FDCE                                         r  design_1_i/divider_0/inst/cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.989     0.989    design_1_i/divider_0/inst/clk
    SLICE_X108Y110       FDCE                                         r  design_1_i/divider_0/inst/cnt_reg[25]/C
                         clock pessimism             -0.274     0.715    
    SLICE_X108Y110       FDCE (Hold_fdce_C_D)         0.121     0.836    design_1_i/divider_0/inst/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.836    
                         arrival time                           1.123    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 design_1_i/divider_0/inst/cnt_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/divider_0/inst/cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.209ns (51.291%)  route 0.198ns (48.709%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.989ns
    Source Clock Delay      (SCD):    0.715ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.715     0.715    design_1_i/divider_0/inst/clk
    SLICE_X108Y110       FDCE                                         r  design_1_i/divider_0/inst/cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y110       FDCE (Prop_fdce_C_Q)         0.164     0.879 r  design_1_i/divider_0/inst/cnt_reg[23]/Q
                         net (fo=29, routed)          0.198     1.078    design_1_i/divider_0/inst/cnt_reg_n_0_[23]
    SLICE_X108Y110       LUT6 (Prop_lut6_I3_O)        0.045     1.123 r  design_1_i/divider_0/inst/cnt[23]_i_1/O
                         net (fo=1, routed)           0.000     1.123    design_1_i/divider_0/inst/cnt[23]
    SLICE_X108Y110       FDCE                                         r  design_1_i/divider_0/inst/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.989     0.989    design_1_i/divider_0/inst/clk
    SLICE_X108Y110       FDCE                                         r  design_1_i/divider_0/inst/cnt_reg[23]/C
                         clock pessimism             -0.274     0.715    
    SLICE_X108Y110       FDCE (Hold_fdce_C_D)         0.120     0.835    design_1_i/divider_0/inst/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.835    
                         arrival time                           1.123    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 design_1_i/divider_0/inst/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/divider_0/inst/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.573%)  route 0.197ns (51.427%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.717ns
    Clock Pessimism Removal (CPR):    0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.717     0.717    design_1_i/divider_0/inst/clk
    SLICE_X110Y107       FDCE                                         r  design_1_i/divider_0/inst/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y107       FDCE (Prop_fdce_C_Q)         0.141     0.858 f  design_1_i/divider_0/inst/cnt_reg[0]/Q
                         net (fo=3, routed)           0.197     1.055    design_1_i/divider_0/inst/cnt_reg_n_0_[0]
    SLICE_X110Y107       LUT6 (Prop_lut6_I0_O)        0.045     1.100 r  design_1_i/divider_0/inst/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.100    design_1_i/divider_0/inst/cnt[0]
    SLICE_X110Y107       FDCE                                         r  design_1_i/divider_0/inst/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.993     0.993    design_1_i/divider_0/inst/clk
    SLICE_X110Y107       FDCE                                         r  design_1_i/divider_0/inst/cnt_reg[0]/C
                         clock pessimism             -0.276     0.717    
    SLICE_X110Y107       FDCE (Hold_fdce_C_D)         0.091     0.808    design_1_i/divider_0/inst/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.808    
                         arrival time                           1.100    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 design_1_i/divider_0/inst/cnt_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/divider_0/inst/cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.209ns (48.534%)  route 0.222ns (51.466%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.990ns
    Source Clock Delay      (SCD):    0.716ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.716     0.716    design_1_i/divider_0/inst/clk
    SLICE_X108Y108       FDCE                                         r  design_1_i/divider_0/inst/cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y108       FDCE (Prop_fdce_C_Q)         0.164     0.880 r  design_1_i/divider_0/inst/cnt_reg[18]/Q
                         net (fo=29, routed)          0.222     1.102    design_1_i/divider_0/inst/cnt_reg_n_0_[18]
    SLICE_X108Y109       LUT6 (Prop_lut6_I2_O)        0.045     1.147 r  design_1_i/divider_0/inst/cnt[21]_i_1/O
                         net (fo=1, routed)           0.000     1.147    design_1_i/divider_0/inst/cnt[21]
    SLICE_X108Y109       FDCE                                         r  design_1_i/divider_0/inst/cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.990     0.990    design_1_i/divider_0/inst/clk
    SLICE_X108Y109       FDCE                                         r  design_1_i/divider_0/inst/cnt_reg[21]/C
                         clock pessimism             -0.258     0.732    
    SLICE_X108Y109       FDCE (Hold_fdce_C_D)         0.120     0.852    design_1_i/divider_0/inst/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.852    
                         arrival time                           1.147    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 design_1_i/divider_0/inst/cnt_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/divider_0/inst/cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.209ns (48.087%)  route 0.226ns (51.913%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.990ns
    Source Clock Delay      (SCD):    0.716ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.716     0.716    design_1_i/divider_0/inst/clk
    SLICE_X108Y108       FDCE                                         r  design_1_i/divider_0/inst/cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y108       FDCE (Prop_fdce_C_Q)         0.164     0.880 r  design_1_i/divider_0/inst/cnt_reg[18]/Q
                         net (fo=29, routed)          0.226     1.106    design_1_i/divider_0/inst/cnt_reg_n_0_[18]
    SLICE_X108Y109       LUT6 (Prop_lut6_I2_O)        0.045     1.151 r  design_1_i/divider_0/inst/cnt[22]_i_1/O
                         net (fo=1, routed)           0.000     1.151    design_1_i/divider_0/inst/cnt[22]
    SLICE_X108Y109       FDCE                                         r  design_1_i/divider_0/inst/cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.990     0.990    design_1_i/divider_0/inst/clk
    SLICE_X108Y109       FDCE                                         r  design_1_i/divider_0/inst/cnt_reg[22]/C
                         clock pessimism             -0.258     0.732    
    SLICE_X108Y109       FDCE (Hold_fdce_C_D)         0.121     0.853    design_1_i/divider_0/inst/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.853    
                         arrival time                           1.151    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 design_1_i/divider_0/inst/cnt_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/divider_0/inst/cnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.209ns (49.336%)  route 0.215ns (50.664%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.990ns
    Source Clock Delay      (SCD):    0.716ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.716     0.716    design_1_i/divider_0/inst/clk
    SLICE_X108Y108       FDCE                                         r  design_1_i/divider_0/inst/cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y108       FDCE (Prop_fdce_C_Q)         0.164     0.880 r  design_1_i/divider_0/inst/cnt_reg[18]/Q
                         net (fo=29, routed)          0.215     1.095    design_1_i/divider_0/inst/cnt_reg_n_0_[18]
    SLICE_X108Y108       LUT6 (Prop_lut6_I2_O)        0.045     1.140 r  design_1_i/divider_0/inst/cnt[20]_i_1/O
                         net (fo=1, routed)           0.000     1.140    design_1_i/divider_0/inst/cnt[20]
    SLICE_X108Y108       FDCE                                         r  design_1_i/divider_0/inst/cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.990     0.990    design_1_i/divider_0/inst/clk
    SLICE_X108Y108       FDCE                                         r  design_1_i/divider_0/inst/cnt_reg[20]/C
                         clock pessimism             -0.274     0.716    
    SLICE_X108Y108       FDCE (Hold_fdce_C_D)         0.121     0.837    design_1_i/divider_0/inst/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.837    
                         arrival time                           1.140    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 design_1_i/divider_0/inst/cnt_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/divider_0/inst/cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.209ns (48.309%)  route 0.224ns (51.691%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.990ns
    Source Clock Delay      (SCD):    0.716ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.716     0.716    design_1_i/divider_0/inst/clk
    SLICE_X108Y108       FDCE                                         r  design_1_i/divider_0/inst/cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y108       FDCE (Prop_fdce_C_Q)         0.164     0.880 r  design_1_i/divider_0/inst/cnt_reg[18]/Q
                         net (fo=29, routed)          0.224     1.104    design_1_i/divider_0/inst/cnt_reg_n_0_[18]
    SLICE_X108Y108       LUT6 (Prop_lut6_I2_O)        0.045     1.149 r  design_1_i/divider_0/inst/cnt[19]_i_1/O
                         net (fo=1, routed)           0.000     1.149    design_1_i/divider_0/inst/cnt[19]
    SLICE_X108Y108       FDCE                                         r  design_1_i/divider_0/inst/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.990     0.990    design_1_i/divider_0/inst/clk
    SLICE_X108Y108       FDCE                                         r  design_1_i/divider_0/inst/cnt_reg[19]/C
                         clock pessimism             -0.274     0.716    
    SLICE_X108Y108       FDCE (Hold_fdce_C_D)         0.121     0.837    design_1_i/divider_0/inst/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.837    
                         arrival time                           1.149    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 design_1_i/divider_0/inst/cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/divider_0/inst/cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.186ns (45.748%)  route 0.221ns (54.252%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.994ns
    Source Clock Delay      (SCD):    0.718ns
    Clock Pessimism Removal (CPR):    0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.718     0.718    design_1_i/divider_0/inst/clk
    SLICE_X110Y105       FDCE                                         r  design_1_i/divider_0/inst/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y105       FDCE (Prop_fdce_C_Q)         0.141     0.859 f  design_1_i/divider_0/inst/cnt_reg[8]/Q
                         net (fo=29, routed)          0.221     1.080    design_1_i/divider_0/inst/cnt_reg_n_0_[8]
    SLICE_X110Y105       LUT6 (Prop_lut6_I4_O)        0.045     1.125 r  design_1_i/divider_0/inst/cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     1.125    design_1_i/divider_0/inst/cnt[8]
    SLICE_X110Y105       FDCE                                         r  design_1_i/divider_0/inst/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.994     0.994    design_1_i/divider_0/inst/clk
    SLICE_X110Y105       FDCE                                         r  design_1_i/divider_0/inst/cnt_reg[8]/C
                         clock pessimism             -0.276     0.718    
    SLICE_X110Y105       FDCE (Hold_fdce_C_D)         0.092     0.810    design_1_i/divider_0/inst/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.810    
                         arrival time                           1.125    
  -------------------------------------------------------------------
                         slack                                  0.315    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/divider_0/inst/clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X108Y107  design_1_i/divider_0/inst/clk_div_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X110Y107  design_1_i/divider_0/inst/cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X110Y106  design_1_i/divider_0/inst/cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X108Y106  design_1_i/divider_0/inst/cnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X110Y106  design_1_i/divider_0/inst/cnt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X107Y107  design_1_i/divider_0/inst/cnt_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X107Y107  design_1_i/divider_0/inst/cnt_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X110Y107  design_1_i/divider_0/inst/cnt_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X110Y107  design_1_i/divider_0/inst/cnt_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X108Y108  design_1_i/divider_0/inst/cnt_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y106  design_1_i/divider_0/inst/cnt_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y106  design_1_i/divider_0/inst/cnt_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y105  design_1_i/divider_0/inst/cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y106  design_1_i/divider_0/inst/cnt_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y105  design_1_i/divider_0/inst/cnt_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y105  design_1_i/divider_0/inst/cnt_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y105  design_1_i/divider_0/inst/cnt_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X108Y107  design_1_i/divider_0/inst/clk_div_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X108Y107  design_1_i/divider_0/inst/clk_div_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X107Y107  design_1_i/divider_0/inst/cnt_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X108Y107  design_1_i/divider_0/inst/clk_div_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y107  design_1_i/divider_0/inst/cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y106  design_1_i/divider_0/inst/cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X108Y106  design_1_i/divider_0/inst/cnt_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y106  design_1_i/divider_0/inst/cnt_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X107Y107  design_1_i/divider_0/inst/cnt_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X107Y107  design_1_i/divider_0/inst/cnt_reg[14]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y107  design_1_i/divider_0/inst/cnt_reg[15]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y107  design_1_i/divider_0/inst/cnt_reg[16]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X108Y108  design_1_i/divider_0/inst/cnt_reg[17]/C



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/divider_0/inst/clk_div
  To Clock:  design_1_i/divider_0/inst/clk_div

Setup :            0  Failing Endpoints,  Worst Slack 1000000000.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack 500000000.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1000000000.000ns  (required time - arrival time)
  Source:                 design_1_i/FSM_Decoder_0/inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/divider_0/inst/clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            design_1_i/FSM_Decoder_0/inst/c_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/divider_0/inst/clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             design_1_i/divider_0/inst/clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000000000.000ns  (design_1_i/divider_0/inst/clk_div rise@1000000000.000ns - design_1_i/divider_0/inst/clk_div rise@0.000ns)
  Data Path Delay:        1.809ns  (logic 0.718ns (39.700%)  route 1.091ns (60.300%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.822ns = ( 1000000000.000 - 1000000000.000 ) 
    Source Clock Delay      (SCD):    3.210ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/divider_0/inst/clk_div rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          2.054     2.054    design_1_i/divider_0/inst/clk
    SLICE_X108Y107       FDCE (Prop_fdce_C_Q)         0.518     2.572 r  design_1_i/divider_0/inst/clk_div_reg/Q
                         net (fo=5, routed)           0.638     3.210    design_1_i/FSM_Decoder_0/inst/clk
    SLICE_X110Y109       FDRE                                         r  design_1_i/FSM_Decoder_0/inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y109       FDRE (Prop_fdre_C_Q)         0.419     3.629 r  design_1_i/FSM_Decoder_0/inst/count_reg[1]/Q
                         net (fo=5, routed)           1.091     4.719    design_1_i/FSM_Decoder_0/inst/count[1]
    SLICE_X110Y109       LUT4 (Prop_lut4_I2_O)        0.299     5.018 r  design_1_i/FSM_Decoder_0/inst/c_state[0]_i_1/O
                         net (fo=1, routed)           0.000     5.018    design_1_i/FSM_Decoder_0/inst/c_state[0]_i_1_n_0
    SLICE_X110Y109       FDRE                                         r  design_1_i/FSM_Decoder_0/inst/c_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/divider_0/inst/clk_div rise edge)
                                                  1000000000.000 1000000000.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 1000000000.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.856 1000000000.000    design_1_i/divider_0/inst/clk
    SLICE_X108Y107       FDCE (Prop_fdce_C_Q)         0.418 1000000000.000 r  design_1_i/divider_0/inst/clk_div_reg/Q
                         net (fo=5, routed)           0.548 1000000000.000    design_1_i/FSM_Decoder_0/inst/clk
    SLICE_X110Y109       FDRE                                         r  design_1_i/FSM_Decoder_0/inst/c_state_reg[0]/C
                         clock pessimism              0.388 1000000000.000    
                         clock uncertainty           -0.035 1000000000.000    
    SLICE_X110Y109       FDRE (Setup_fdre_C_D)        0.029 1000000000.000    design_1_i/FSM_Decoder_0/inst/c_state_reg[0]
  -------------------------------------------------------------------
                         required time                      1000000000.000    
                         arrival time                          -5.018    
  -------------------------------------------------------------------
                         slack                              1000000000.000    

Slack (MET) :             1000000000.000ns  (required time - arrival time)
  Source:                 design_1_i/FSM_Decoder_0/inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/divider_0/inst/clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            design_1_i/FSM_Decoder_0/inst/c_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/divider_0/inst/clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             design_1_i/divider_0/inst/clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000000000.000ns  (design_1_i/divider_0/inst/clk_div rise@1000000000.000ns - design_1_i/divider_0/inst/clk_div rise@0.000ns)
  Data Path Delay:        1.414ns  (logic 0.718ns (50.780%)  route 0.696ns (49.220%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.822ns = ( 1000000000.000 - 1000000000.000 ) 
    Source Clock Delay      (SCD):    3.210ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/divider_0/inst/clk_div rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          2.054     2.054    design_1_i/divider_0/inst/clk
    SLICE_X108Y107       FDCE (Prop_fdce_C_Q)         0.518     2.572 r  design_1_i/divider_0/inst/clk_div_reg/Q
                         net (fo=5, routed)           0.638     3.210    design_1_i/FSM_Decoder_0/inst/clk
    SLICE_X110Y109       FDRE                                         r  design_1_i/FSM_Decoder_0/inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y109       FDRE (Prop_fdre_C_Q)         0.419     3.629 r  design_1_i/FSM_Decoder_0/inst/count_reg[1]/Q
                         net (fo=5, routed)           0.696     4.325    design_1_i/FSM_Decoder_0/inst/count[1]
    SLICE_X110Y109       LUT6 (Prop_lut6_I2_O)        0.299     4.624 r  design_1_i/FSM_Decoder_0/inst/c_state[1]_i_1/O
                         net (fo=1, routed)           0.000     4.624    design_1_i/FSM_Decoder_0/inst/c_state[1]_i_1_n_0
    SLICE_X110Y109       FDRE                                         r  design_1_i/FSM_Decoder_0/inst/c_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/divider_0/inst/clk_div rise edge)
                                                  1000000000.000 1000000000.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 1000000000.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.856 1000000000.000    design_1_i/divider_0/inst/clk
    SLICE_X108Y107       FDCE (Prop_fdce_C_Q)         0.418 1000000000.000 r  design_1_i/divider_0/inst/clk_div_reg/Q
                         net (fo=5, routed)           0.548 1000000000.000    design_1_i/FSM_Decoder_0/inst/clk
    SLICE_X110Y109       FDRE                                         r  design_1_i/FSM_Decoder_0/inst/c_state_reg[1]/C
                         clock pessimism              0.388 1000000000.000    
                         clock uncertainty           -0.035 1000000000.000    
    SLICE_X110Y109       FDRE (Setup_fdre_C_D)        0.031 1000000000.000    design_1_i/FSM_Decoder_0/inst/c_state_reg[1]
  -------------------------------------------------------------------
                         required time                      1000000000.000    
                         arrival time                          -4.624    
  -------------------------------------------------------------------
                         slack                              1000000000.000    

Slack (MET) :             1000000000.000ns  (required time - arrival time)
  Source:                 design_1_i/FSM_Decoder_0/inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/divider_0/inst/clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            design_1_i/FSM_Decoder_0/inst/c_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/divider_0/inst/clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             design_1_i/divider_0/inst/clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000000000.000ns  (design_1_i/divider_0/inst/clk_div rise@1000000000.000ns - design_1_i/divider_0/inst/clk_div rise@0.000ns)
  Data Path Delay:        1.598ns  (logic 0.718ns (44.921%)  route 0.880ns (55.079%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.822ns = ( 1000000000.000 - 1000000000.000 ) 
    Source Clock Delay      (SCD):    3.210ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/divider_0/inst/clk_div rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          2.054     2.054    design_1_i/divider_0/inst/clk
    SLICE_X108Y107       FDCE (Prop_fdce_C_Q)         0.518     2.572 r  design_1_i/divider_0/inst/clk_div_reg/Q
                         net (fo=5, routed)           0.638     3.210    design_1_i/FSM_Decoder_0/inst/clk
    SLICE_X110Y109       FDRE                                         r  design_1_i/FSM_Decoder_0/inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y109       FDRE (Prop_fdre_C_Q)         0.419     3.629 r  design_1_i/FSM_Decoder_0/inst/count_reg[1]/Q
                         net (fo=5, routed)           0.880     4.509    design_1_i/FSM_Decoder_0/inst/count[1]
    SLICE_X111Y109       LUT6 (Prop_lut6_I2_O)        0.299     4.808 r  design_1_i/FSM_Decoder_0/inst/c_state[2]_i_1/O
                         net (fo=1, routed)           0.000     4.808    design_1_i/FSM_Decoder_0/inst/c_state[2]_i_1_n_0
    SLICE_X111Y109       FDRE                                         r  design_1_i/FSM_Decoder_0/inst/c_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/divider_0/inst/clk_div rise edge)
                                                  1000000000.000 1000000000.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 1000000000.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.856 1000000000.000    design_1_i/divider_0/inst/clk
    SLICE_X108Y107       FDCE (Prop_fdce_C_Q)         0.418 1000000000.000 r  design_1_i/divider_0/inst/clk_div_reg/Q
                         net (fo=5, routed)           0.548 1000000000.000    design_1_i/FSM_Decoder_0/inst/clk
    SLICE_X111Y109       FDRE                                         r  design_1_i/FSM_Decoder_0/inst/c_state_reg[2]/C
                         clock pessimism              0.366 1000000000.000    
                         clock uncertainty           -0.035 1000000000.000    
    SLICE_X111Y109       FDRE (Setup_fdre_C_D)        0.029 1000000000.000    design_1_i/FSM_Decoder_0/inst/c_state_reg[2]
  -------------------------------------------------------------------
                         required time                      1000000000.000    
                         arrival time                          -4.808    
  -------------------------------------------------------------------
                         slack                              1000000000.000    

Slack (MET) :             1000000000.000ns  (required time - arrival time)
  Source:                 design_1_i/FSM_Decoder_0/inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/divider_0/inst/clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            design_1_i/FSM_Decoder_0/inst/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/divider_0/inst/clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             design_1_i/divider_0/inst/clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000000000.000ns  (design_1_i/divider_0/inst/clk_div rise@1000000000.000ns - design_1_i/divider_0/inst/clk_div rise@0.000ns)
  Data Path Delay:        1.600ns  (logic 0.718ns (44.865%)  route 0.882ns (55.135%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.822ns = ( 1000000000.000 - 1000000000.000 ) 
    Source Clock Delay      (SCD):    3.210ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/divider_0/inst/clk_div rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          2.054     2.054    design_1_i/divider_0/inst/clk
    SLICE_X108Y107       FDCE (Prop_fdce_C_Q)         0.518     2.572 r  design_1_i/divider_0/inst/clk_div_reg/Q
                         net (fo=5, routed)           0.638     3.210    design_1_i/FSM_Decoder_0/inst/clk
    SLICE_X110Y109       FDRE                                         r  design_1_i/FSM_Decoder_0/inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y109       FDRE (Prop_fdre_C_Q)         0.419     3.629 f  design_1_i/FSM_Decoder_0/inst/count_reg[1]/Q
                         net (fo=5, routed)           0.882     4.511    design_1_i/FSM_Decoder_0/inst/count[1]
    SLICE_X111Y109       LUT3 (Prop_lut3_I1_O)        0.299     4.810 r  design_1_i/FSM_Decoder_0/inst/count[0]_i_1/O
                         net (fo=1, routed)           0.000     4.810    design_1_i/FSM_Decoder_0/inst/count[0]_i_1_n_0
    SLICE_X111Y109       FDRE                                         r  design_1_i/FSM_Decoder_0/inst/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/divider_0/inst/clk_div rise edge)
                                                  1000000000.000 1000000000.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 1000000000.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.856 1000000000.000    design_1_i/divider_0/inst/clk
    SLICE_X108Y107       FDCE (Prop_fdce_C_Q)         0.418 1000000000.000 r  design_1_i/divider_0/inst/clk_div_reg/Q
                         net (fo=5, routed)           0.548 1000000000.000    design_1_i/FSM_Decoder_0/inst/clk
    SLICE_X111Y109       FDRE                                         r  design_1_i/FSM_Decoder_0/inst/count_reg[0]/C
                         clock pessimism              0.366 1000000000.000    
                         clock uncertainty           -0.035 1000000000.000    
    SLICE_X111Y109       FDRE (Setup_fdre_C_D)        0.031 1000000000.000    design_1_i/FSM_Decoder_0/inst/count_reg[0]
  -------------------------------------------------------------------
                         required time                      1000000000.000    
                         arrival time                          -4.810    
  -------------------------------------------------------------------
                         slack                              1000000000.000    

Slack (MET) :             1000000000.000ns  (required time - arrival time)
  Source:                 design_1_i/FSM_Decoder_0/inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/divider_0/inst/clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            design_1_i/FSM_Decoder_0/inst/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/divider_0/inst/clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             design_1_i/divider_0/inst/clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000000000.000ns  (design_1_i/divider_0/inst/clk_div rise@1000000000.000ns - design_1_i/divider_0/inst/clk_div rise@0.000ns)
  Data Path Delay:        1.837ns  (logic 0.746ns (40.619%)  route 1.091ns (59.381%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.822ns = ( 1000000000.000 - 1000000000.000 ) 
    Source Clock Delay      (SCD):    3.210ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/divider_0/inst/clk_div rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          2.054     2.054    design_1_i/divider_0/inst/clk
    SLICE_X108Y107       FDCE (Prop_fdce_C_Q)         0.518     2.572 r  design_1_i/divider_0/inst/clk_div_reg/Q
                         net (fo=5, routed)           0.638     3.210    design_1_i/FSM_Decoder_0/inst/clk
    SLICE_X110Y109       FDRE                                         r  design_1_i/FSM_Decoder_0/inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y109       FDRE (Prop_fdre_C_Q)         0.419     3.629 f  design_1_i/FSM_Decoder_0/inst/count_reg[1]/Q
                         net (fo=5, routed)           1.091     4.719    design_1_i/FSM_Decoder_0/inst/count[1]
    SLICE_X110Y109       LUT3 (Prop_lut3_I1_O)        0.327     5.046 r  design_1_i/FSM_Decoder_0/inst/count[1]_i_1/O
                         net (fo=1, routed)           0.000     5.046    design_1_i/FSM_Decoder_0/inst/count[1]_i_1_n_0
    SLICE_X110Y109       FDRE                                         r  design_1_i/FSM_Decoder_0/inst/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/divider_0/inst/clk_div rise edge)
                                                  1000000000.000 1000000000.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 1000000000.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.856 1000000000.000    design_1_i/divider_0/inst/clk
    SLICE_X108Y107       FDCE (Prop_fdce_C_Q)         0.418 1000000000.000 r  design_1_i/divider_0/inst/clk_div_reg/Q
                         net (fo=5, routed)           0.548 1000000000.000    design_1_i/FSM_Decoder_0/inst/clk
    SLICE_X110Y109       FDRE                                         r  design_1_i/FSM_Decoder_0/inst/count_reg[1]/C
                         clock pessimism              0.388 1000000000.000    
                         clock uncertainty           -0.035 1000000000.000    
    SLICE_X110Y109       FDRE (Setup_fdre_C_D)        0.075 1000000000.000    design_1_i/FSM_Decoder_0/inst/count_reg[1]
  -------------------------------------------------------------------
                         required time                      1000000000.000    
                         arrival time                          -5.046    
  -------------------------------------------------------------------
                         slack                              1000000000.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 design_1_i/FSM_Decoder_0/inst/c_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/divider_0/inst/clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            design_1_i/FSM_Decoder_0/inst/c_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/divider_0/inst/clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             design_1_i/divider_0/inst/clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/divider_0/inst/clk_div rise@0.000ns - design_1_i/divider_0/inst/clk_div rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.556%)  route 0.089ns (32.444%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.497ns
    Source Clock Delay      (SCD):    1.141ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/divider_0/inst/clk_div rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.716     0.716    design_1_i/divider_0/inst/clk
    SLICE_X108Y107       FDCE (Prop_fdce_C_Q)         0.164     0.880 r  design_1_i/divider_0/inst/clk_div_reg/Q
                         net (fo=5, routed)           0.261     1.141    design_1_i/FSM_Decoder_0/inst/clk
    SLICE_X110Y109       FDRE                                         r  design_1_i/FSM_Decoder_0/inst/c_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y109       FDRE (Prop_fdre_C_Q)         0.141     1.282 r  design_1_i/FSM_Decoder_0/inst/c_state_reg[1]/Q
                         net (fo=7, routed)           0.089     1.371    design_1_i/FSM_Decoder_0/inst/c_state[1]
    SLICE_X111Y109       LUT6 (Prop_lut6_I3_O)        0.045     1.416 r  design_1_i/FSM_Decoder_0/inst/c_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.416    design_1_i/FSM_Decoder_0/inst/c_state[2]_i_1_n_0
    SLICE_X111Y109       FDRE                                         r  design_1_i/FSM_Decoder_0/inst/c_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/divider_0/inst/clk_div rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.990     0.990    design_1_i/divider_0/inst/clk
    SLICE_X108Y107       FDCE (Prop_fdce_C_Q)         0.204     1.194 r  design_1_i/divider_0/inst/clk_div_reg/Q
                         net (fo=5, routed)           0.303     1.497    design_1_i/FSM_Decoder_0/inst/clk
    SLICE_X111Y109       FDRE                                         r  design_1_i/FSM_Decoder_0/inst/c_state_reg[2]/C
                         clock pessimism             -0.343     1.154    
    SLICE_X111Y109       FDRE (Hold_fdre_C_D)         0.091     1.245    design_1_i/FSM_Decoder_0/inst/c_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.416    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 design_1_i/FSM_Decoder_0/inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/divider_0/inst/clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            design_1_i/FSM_Decoder_0/inst/c_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/divider_0/inst/clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             design_1_i/divider_0/inst/clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/divider_0/inst/clk_div rise@0.000ns - design_1_i/divider_0/inst/clk_div rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.186ns (66.993%)  route 0.092ns (33.007%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.497ns
    Source Clock Delay      (SCD):    1.141ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/divider_0/inst/clk_div rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.716     0.716    design_1_i/divider_0/inst/clk
    SLICE_X108Y107       FDCE (Prop_fdce_C_Q)         0.164     0.880 r  design_1_i/divider_0/inst/clk_div_reg/Q
                         net (fo=5, routed)           0.261     1.141    design_1_i/FSM_Decoder_0/inst/clk
    SLICE_X111Y109       FDRE                                         r  design_1_i/FSM_Decoder_0/inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y109       FDRE (Prop_fdre_C_Q)         0.141     1.282 r  design_1_i/FSM_Decoder_0/inst/count_reg[0]/Q
                         net (fo=5, routed)           0.092     1.374    design_1_i/FSM_Decoder_0/inst/count[0]
    SLICE_X110Y109       LUT6 (Prop_lut6_I1_O)        0.045     1.419 r  design_1_i/FSM_Decoder_0/inst/c_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.419    design_1_i/FSM_Decoder_0/inst/c_state[1]_i_1_n_0
    SLICE_X110Y109       FDRE                                         r  design_1_i/FSM_Decoder_0/inst/c_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/divider_0/inst/clk_div rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.990     0.990    design_1_i/divider_0/inst/clk
    SLICE_X108Y107       FDCE (Prop_fdce_C_Q)         0.204     1.194 r  design_1_i/divider_0/inst/clk_div_reg/Q
                         net (fo=5, routed)           0.303     1.497    design_1_i/FSM_Decoder_0/inst/clk
    SLICE_X110Y109       FDRE                                         r  design_1_i/FSM_Decoder_0/inst/c_state_reg[1]/C
                         clock pessimism             -0.343     1.154    
    SLICE_X110Y109       FDRE (Hold_fdre_C_D)         0.092     1.246    design_1_i/FSM_Decoder_0/inst/c_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.419    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 design_1_i/FSM_Decoder_0/inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/divider_0/inst/clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            design_1_i/FSM_Decoder_0/inst/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/divider_0/inst/clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             design_1_i/divider_0/inst/clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/divider_0/inst/clk_div rise@0.000ns - design_1_i/divider_0/inst/clk_div rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.187ns (51.025%)  route 0.179ns (48.975%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.497ns
    Source Clock Delay      (SCD):    1.141ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/divider_0/inst/clk_div rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.716     0.716    design_1_i/divider_0/inst/clk
    SLICE_X108Y107       FDCE (Prop_fdce_C_Q)         0.164     0.880 r  design_1_i/divider_0/inst/clk_div_reg/Q
                         net (fo=5, routed)           0.261     1.141    design_1_i/FSM_Decoder_0/inst/clk
    SLICE_X111Y109       FDRE                                         r  design_1_i/FSM_Decoder_0/inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y109       FDRE (Prop_fdre_C_Q)         0.141     1.282 r  design_1_i/FSM_Decoder_0/inst/count_reg[0]/Q
                         net (fo=5, routed)           0.179     1.461    design_1_i/FSM_Decoder_0/inst/count[0]
    SLICE_X110Y109       LUT3 (Prop_lut3_I0_O)        0.046     1.507 r  design_1_i/FSM_Decoder_0/inst/count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.507    design_1_i/FSM_Decoder_0/inst/count[1]_i_1_n_0
    SLICE_X110Y109       FDRE                                         r  design_1_i/FSM_Decoder_0/inst/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/divider_0/inst/clk_div rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.990     0.990    design_1_i/divider_0/inst/clk
    SLICE_X108Y107       FDCE (Prop_fdce_C_Q)         0.204     1.194 r  design_1_i/divider_0/inst/clk_div_reg/Q
                         net (fo=5, routed)           0.303     1.497    design_1_i/FSM_Decoder_0/inst/clk
    SLICE_X110Y109       FDRE                                         r  design_1_i/FSM_Decoder_0/inst/count_reg[1]/C
                         clock pessimism             -0.343     1.154    
    SLICE_X110Y109       FDRE (Hold_fdre_C_D)         0.107     1.261    design_1_i/FSM_Decoder_0/inst/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.261    
                         arrival time                           1.507    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 design_1_i/FSM_Decoder_0/inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/divider_0/inst/clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            design_1_i/FSM_Decoder_0/inst/c_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/divider_0/inst/clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             design_1_i/divider_0/inst/clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/divider_0/inst/clk_div rise@0.000ns - design_1_i/divider_0/inst/clk_div rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.891%)  route 0.179ns (49.109%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.497ns
    Source Clock Delay      (SCD):    1.141ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/divider_0/inst/clk_div rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.716     0.716    design_1_i/divider_0/inst/clk
    SLICE_X108Y107       FDCE (Prop_fdce_C_Q)         0.164     0.880 r  design_1_i/divider_0/inst/clk_div_reg/Q
                         net (fo=5, routed)           0.261     1.141    design_1_i/FSM_Decoder_0/inst/clk
    SLICE_X111Y109       FDRE                                         r  design_1_i/FSM_Decoder_0/inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y109       FDRE (Prop_fdre_C_Q)         0.141     1.282 r  design_1_i/FSM_Decoder_0/inst/count_reg[0]/Q
                         net (fo=5, routed)           0.179     1.461    design_1_i/FSM_Decoder_0/inst/count[0]
    SLICE_X110Y109       LUT4 (Prop_lut4_I1_O)        0.045     1.506 r  design_1_i/FSM_Decoder_0/inst/c_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.506    design_1_i/FSM_Decoder_0/inst/c_state[0]_i_1_n_0
    SLICE_X110Y109       FDRE                                         r  design_1_i/FSM_Decoder_0/inst/c_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/divider_0/inst/clk_div rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.990     0.990    design_1_i/divider_0/inst/clk
    SLICE_X108Y107       FDCE (Prop_fdce_C_Q)         0.204     1.194 r  design_1_i/divider_0/inst/clk_div_reg/Q
                         net (fo=5, routed)           0.303     1.497    design_1_i/FSM_Decoder_0/inst/clk
    SLICE_X110Y109       FDRE                                         r  design_1_i/FSM_Decoder_0/inst/c_state_reg[0]/C
                         clock pessimism             -0.343     1.154    
    SLICE_X110Y109       FDRE (Hold_fdre_C_D)         0.091     1.245    design_1_i/FSM_Decoder_0/inst/c_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.506    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 design_1_i/FSM_Decoder_0/inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/divider_0/inst/clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            design_1_i/FSM_Decoder_0/inst/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/divider_0/inst/clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             design_1_i/divider_0/inst/clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/divider_0/inst/clk_div rise@0.000ns - design_1_i/divider_0/inst/clk_div rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.186ns (42.425%)  route 0.252ns (57.575%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.497ns
    Source Clock Delay      (SCD):    1.141ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/divider_0/inst/clk_div rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.716     0.716    design_1_i/divider_0/inst/clk
    SLICE_X108Y107       FDCE (Prop_fdce_C_Q)         0.164     0.880 r  design_1_i/divider_0/inst/clk_div_reg/Q
                         net (fo=5, routed)           0.261     1.141    design_1_i/FSM_Decoder_0/inst/clk
    SLICE_X111Y109       FDRE                                         r  design_1_i/FSM_Decoder_0/inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y109       FDRE (Prop_fdre_C_Q)         0.141     1.282 f  design_1_i/FSM_Decoder_0/inst/count_reg[0]/Q
                         net (fo=5, routed)           0.252     1.534    design_1_i/FSM_Decoder_0/inst/count[0]
    SLICE_X111Y109       LUT3 (Prop_lut3_I0_O)        0.045     1.579 r  design_1_i/FSM_Decoder_0/inst/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.579    design_1_i/FSM_Decoder_0/inst/count[0]_i_1_n_0
    SLICE_X111Y109       FDRE                                         r  design_1_i/FSM_Decoder_0/inst/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/divider_0/inst/clk_div rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.990     0.990    design_1_i/divider_0/inst/clk
    SLICE_X108Y107       FDCE (Prop_fdce_C_Q)         0.204     1.194 r  design_1_i/divider_0/inst/clk_div_reg/Q
                         net (fo=5, routed)           0.303     1.497    design_1_i/FSM_Decoder_0/inst/clk
    SLICE_X111Y109       FDRE                                         r  design_1_i/FSM_Decoder_0/inst/count_reg[0]/C
                         clock pessimism             -0.356     1.141    
    SLICE_X111Y109       FDRE (Hold_fdre_C_D)         0.092     1.233    design_1_i/FSM_Decoder_0/inst/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.233    
                         arrival time                           1.579    
  -------------------------------------------------------------------
                         slack                                  0.346    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/divider_0/inst/clk_div
Waveform(ns):       { 0.000 500000000.000 }
Period(ns):         1000000000.000
Sources:            { design_1_i/divider_0/inst/clk_div }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)      Slack(ns)       Location        Pin
Min Period        n/a     FDRE/C   n/a            1.000         1000000000.000  1000000000.000  SLICE_X110Y109  design_1_i/FSM_Decoder_0/inst/c_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000000000.000  1000000000.000  SLICE_X110Y109  design_1_i/FSM_Decoder_0/inst/c_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000000000.000  1000000000.000  SLICE_X111Y109  design_1_i/FSM_Decoder_0/inst/c_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000000000.000  1000000000.000  SLICE_X111Y109  design_1_i/FSM_Decoder_0/inst/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000000000.000  1000000000.000  SLICE_X110Y109  design_1_i/FSM_Decoder_0/inst/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X110Y109  design_1_i/FSM_Decoder_0/inst/c_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X110Y109  design_1_i/FSM_Decoder_0/inst/c_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X110Y109  design_1_i/FSM_Decoder_0/inst/c_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X110Y109  design_1_i/FSM_Decoder_0/inst/c_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X111Y109  design_1_i/FSM_Decoder_0/inst/c_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X111Y109  design_1_i/FSM_Decoder_0/inst/c_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X111Y109  design_1_i/FSM_Decoder_0/inst/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X111Y109  design_1_i/FSM_Decoder_0/inst/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X110Y109  design_1_i/FSM_Decoder_0/inst/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X110Y109  design_1_i/FSM_Decoder_0/inst/count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X110Y109  design_1_i/FSM_Decoder_0/inst/c_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X110Y109  design_1_i/FSM_Decoder_0/inst/c_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X110Y109  design_1_i/FSM_Decoder_0/inst/c_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X110Y109  design_1_i/FSM_Decoder_0/inst/c_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X111Y109  design_1_i/FSM_Decoder_0/inst/c_state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X111Y109  design_1_i/FSM_Decoder_0/inst/c_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X111Y109  design_1_i/FSM_Decoder_0/inst/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X111Y109  design_1_i/FSM_Decoder_0/inst/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X110Y109  design_1_i/FSM_Decoder_0/inst/count_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X110Y109  design_1_i/FSM_Decoder_0/inst/count_reg[1]/C



