Analysis & Synthesis report for DUT
Tue May 10 23:31:11 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Parameter Settings for User Entity Instance: Top_Level_Entity:TLE|IF_Stage:IFstage|instruction_memory:IM
 10. Parameter Settings for User Entity Instance: Top_Level_Entity:TLE|MEM_Stage:MEMstage|data_memory:DM
 11. Port Connectivity Checks: "Top_Level_Entity:TLE|WB_Stage:WBstage"
 12. Port Connectivity Checks: "Top_Level_Entity:TLE|MEM_WB:MEMWB"
 13. Port Connectivity Checks: "Top_Level_Entity:TLE|MEM_Stage:MEMstage"
 14. Port Connectivity Checks: "Top_Level_Entity:TLE|EXE_MEM:EXEMEM"
 15. Port Connectivity Checks: "Top_Level_Entity:TLE|EX_stage:EXstage"
 16. Port Connectivity Checks: "Top_Level_Entity:TLE|RR_EXE:RREXE"
 17. Port Connectivity Checks: "Top_Level_Entity:TLE|RR_stage:RRstage"
 18. Port Connectivity Checks: "Top_Level_Entity:TLE|ID_RR:IDRR"
 19. Port Connectivity Checks: "Top_Level_Entity:TLE|ID_stage:IDstage"
 20. Port Connectivity Checks: "Top_Level_Entity:TLE|IF_ID:IFID"
 21. Port Connectivity Checks: "Top_Level_Entity:TLE|IF_Stage:IFstage"
 22. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Successful - Tue May 10 23:31:11 2022       ;
; Quartus Prime Version       ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name               ; DUT                                         ;
; Top-level Entity Name       ; DUT                                         ;
; Family                      ; MAX V                                       ;
; Total logic elements        ; 0                                           ;
; Total pins                  ; 2                                           ;
; Total virtual pins          ; 0                                           ;
; UFM blocks                  ; 0 / 1 ( 0 % )                               ;
+-----------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 5M1270ZT144C5      ;                    ;
; Top-level entity name                                            ; DUT                ; DUT                ;
; Family name                                                      ; MAX V              ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                               ;
+----------------------------------+-----------------+-----------------+-------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                                                        ; Library ;
+----------------------------------+-----------------+-----------------+-------------------------------------------------------------------------------------+---------+
; Testbench.vhdl                   ; yes             ; User VHDL File  ; D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/Testbench.vhdl       ;         ;
; DUT.vhdl                         ; yes             ; User VHDL File  ; D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/DUT.vhdl             ;         ;
; WB_Stage.vhd                     ; yes             ; User VHDL File  ; D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/WB_Stage.vhd         ;         ;
; Top_Level_Entity.vhd             ; yes             ; User VHDL File  ; D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/Top_Level_Entity.vhd ;         ;
; RR_stage.vhd                     ; yes             ; User VHDL File  ; D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_stage.vhd         ;         ;
; RR_EXE.vhd                       ; yes             ; User VHDL File  ; D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_EXE.vhd           ;         ;
; Reg_File.vhd                     ; yes             ; User VHDL File  ; D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/Reg_File.vhd         ;         ;
; muxes.vhd                        ; yes             ; User VHDL File  ; D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/muxes.vhd            ;         ;
; MEM_WB.vhd                       ; yes             ; User VHDL File  ; D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_WB.vhd           ;         ;
; MEM_Stage.vhd                    ; yes             ; User VHDL File  ; D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_Stage.vhd        ;         ;
; memory.vhd                       ; yes             ; User VHDL File  ; D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/memory.vhd           ;         ;
; IM.vhd                           ; yes             ; User VHDL File  ; D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/IM.vhd               ;         ;
; IF_Stage.vhd                     ; yes             ; User VHDL File  ; D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/IF_Stage.vhd         ;         ;
; IF_ID.vhd                        ; yes             ; User VHDL File  ; D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/IF_ID.vhd            ;         ;
; ID_stage.vhd                     ; yes             ; User VHDL File  ; D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_stage.vhd         ;         ;
; ID_RR.vhd                        ; yes             ; User VHDL File  ; D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_RR.vhd            ;         ;
; FU.vhd                           ; yes             ; User VHDL File  ; D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/FU.vhd               ;         ;
; EX_stage.vhd                     ; yes             ; User VHDL File  ; D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd         ;         ;
; EXE_MEM.vhd                      ; yes             ; User VHDL File  ; D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EXE_MEM.vhd          ;         ;
; Branch_Control.vhd               ; yes             ; User VHDL File  ; D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/Branch_Control.vhd   ;         ;
; ALU.vhd                          ; yes             ; User VHDL File  ; D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ALU.vhd              ;         ;
+----------------------------------+-----------------+-----------------+-------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Total logic elements                        ; 0     ;
;     -- Combinational with no register       ; 0     ;
;     -- Register only                        ; 0     ;
;     -- Combinational with a register        ; 0     ;
;                                             ;       ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 0     ;
;     -- 3 input functions                    ; 0     ;
;     -- 2 input functions                    ; 0     ;
;     -- 1 input functions                    ; 0     ;
;     -- 0 input functions                    ; 0     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 0     ;
;     -- arithmetic mode                      ; 0     ;
;     -- qfbk mode                            ; 0     ;
;     -- register cascade mode                ; 0     ;
;     -- synchronous clear/load mode          ; 0     ;
;     -- asynchronous clear/load mode         ; 0     ;
;                                             ;       ;
; Total registers                             ; 0     ;
; I/O pins                                    ; 2     ;
+---------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                ;
+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------+-------------+--------------+
; Compilation Hierarchy Node ; Logic Cells ; LC Registers ; UFM Blocks ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name ; Entity Name ; Library Name ;
+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------+-------------+--------------+
; |DUT                       ; 0 (0)       ; 0            ; 0          ; 2    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |DUT                ; DUT         ; work         ;
+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top_Level_Entity:TLE|IF_Stage:IFstage|instruction_memory:IM ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; mem_a_width    ; 16    ; Signed Integer                                                                  ;
; data_width     ; 16    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top_Level_Entity:TLE|MEM_Stage:MEMstage|data_memory:DM ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; mem_a_width    ; 16    ; Signed Integer                                                             ;
; data_width     ; 16    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Port Connectivity Checks: "Top_Level_Entity:TLE|WB_Stage:WBstage" ;
+-------+-------+----------+----------------------------------------+
; Port  ; Type  ; Severity ; Details                                ;
+-------+-------+----------+----------------------------------------+
; wb_en ; Input ; Info     ; Stuck at VCC                           ;
+-------+-------+----------+----------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "Top_Level_Entity:TLE|MEM_WB:MEMWB" ;
+-----------+-------+----------+--------------------------------+
; Port      ; Type  ; Severity ; Details                        ;
+-----------+-------+----------+--------------------------------+
; ls7_in    ; Input ; Info     ; Stuck at GND                   ;
; aluout_in ; Input ; Info     ; Stuck at GND                   ;
; dr_in     ; Input ; Info     ; Stuck at GND                   ;
; pcn_in    ; Input ; Info     ; Stuck at GND                   ;
; op_in     ; Input ; Info     ; Stuck at GND                   ;
; d113_in   ; Input ; Info     ; Stuck at GND                   ;
+-----------+-------+----------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Top_Level_Entity:TLE|MEM_Stage:MEMstage"                                                  ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; mem_en     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; ls7_out    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; aluout_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dr_out     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pcn_out    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; op_out     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; d113_out   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "Top_Level_Entity:TLE|EXE_MEM:EXEMEM" ;
+-----------+-------+----------+----------------------------------+
; Port      ; Type  ; Severity ; Details                          ;
+-----------+-------+----------+----------------------------------+
; ls7_in    ; Input ; Info     ; Stuck at GND                     ;
; aluout_in ; Input ; Info     ; Stuck at GND                     ;
; d2_in     ; Input ; Info     ; Stuck at GND                     ;
; pcn_in    ; Input ; Info     ; Stuck at GND                     ;
; op_in     ; Input ; Info     ; Stuck at GND                     ;
; d113_in   ; Input ; Info     ; Stuck at GND                     ;
+-----------+-------+----------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Top_Level_Entity:TLE|EX_stage:EXstage"                                                  ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; ex_en    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; pc_in    ; Input  ; Info     ; Stuck at GND                                                                        ;
; ls7_out  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; alu_out  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pcn_out  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; d2_out   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; d113_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; op_out   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Top_Level_Entity:TLE|RR_EXE:RREXE"                                                     ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; se10_in ; Input  ; Info     ; Stuck at GND                                                                        ;
; se7_in  ; Input  ; Info     ; Stuck at GND                                                                        ;
; ls7_in  ; Input  ; Info     ; Stuck at GND                                                                        ;
; d1_in   ; Input  ; Info     ; Stuck at GND                                                                        ;
; d2_in   ; Input  ; Info     ; Stuck at GND                                                                        ;
; pc_in   ; Input  ; Info     ; Stuck at GND                                                                        ;
; pcn_in  ; Input  ; Info     ; Stuck at GND                                                                        ;
; op_in   ; Input  ; Info     ; Stuck at GND                                                                        ;
; flag_in ; Input  ; Info     ; Stuck at GND                                                                        ;
; d113_in ; Input  ; Info     ; Stuck at GND                                                                        ;
; pc_out  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; op_out  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Top_Level_Entity:TLE|RR_stage:RRstage"                                                  ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; ls7_out  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; se7_out  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; se10_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pc_out   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pcn_out  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; d1       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; d2       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; flags    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; op_out   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; d113     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "Top_Level_Entity:TLE|ID_RR:IDRR" ;
+---------+-------+----------+--------------------------------+
; Port    ; Type  ; Severity ; Details                        ;
+---------+-------+----------+--------------------------------+
; pc_in   ; Input ; Info     ; Stuck at GND                   ;
; se10_in ; Input ; Info     ; Stuck at GND                   ;
; se7_in  ; Input ; Info     ; Stuck at GND                   ;
; ls7_in  ; Input ; Info     ; Stuck at GND                   ;
; pcn_in  ; Input ; Info     ; Stuck at GND                   ;
; op_in   ; Input ; Info     ; Stuck at GND                   ;
; d119_in ; Input ; Info     ; Stuck at GND                   ;
; d86_in  ; Input ; Info     ; Stuck at GND                   ;
; d70_in  ; Input ; Info     ; Stuck at GND                   ;
+---------+-------+----------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Top_Level_Entity:TLE|ID_stage:IDstage"                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; ls7     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; se7     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; se10    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pc_out  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pcn_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; d70     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; d86     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; d119    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; op      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "Top_Level_Entity:TLE|IF_ID:IFID" ;
+--------+-------+----------+---------------------------------+
; Port   ; Type  ; Severity ; Details                         ;
+--------+-------+----------+---------------------------------+
; ir_in  ; Input ; Info     ; Stuck at GND                    ;
; pc_in  ; Input ; Info     ; Stuck at GND                    ;
; pcn_in ; Input ; Info     ; Stuck at GND                    ;
+--------+-------+----------+---------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Top_Level_Entity:TLE|IF_Stage:IFstage"                                                       ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; ir_out[15..6] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pcn_out       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Tue May 10 23:31:03 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off IITB_RISC_Pipelined -c DUT
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file testbench.vhdl
    Info (12022): Found design unit 1: Testbench-Behave File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/Testbench.vhdl Line: 9
    Info (12023): Found entity 1: Testbench File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/Testbench.vhdl Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file dut.vhdl
    Info (12022): Found design unit 1: DUT-DutWrap File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/DUT.vhdl Line: 9
    Info (12023): Found entity 1: DUT File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/DUT.vhdl Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file wb_stage.vhd
    Info (12022): Found design unit 1: WB_Stage-WB_Stage_Arch File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/WB_Stage.vhd Line: 14
    Info (12023): Found entity 1: WB_Stage File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/WB_Stage.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file top_level_entity.vhd
    Info (12022): Found design unit 1: Top_Level_Entity-TLE_arch File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/Top_Level_Entity.vhd Line: 11
    Info (12023): Found entity 1: Top_Level_Entity File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/Top_Level_Entity.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file rr_stage.vhd
    Info (12022): Found design unit 1: RR_stage-RR_arch File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_stage.vhd Line: 19
    Info (12023): Found entity 1: RR_stage File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_stage.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file rr_exe.vhd
    Info (12022): Found design unit 1: RR_EXE-RR_EXE_arch File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_EXE.vhd Line: 17
    Info (12023): Found entity 1: RR_EXE File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_EXE.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file reg_file.vhd
    Info (12022): Found design unit 1: RF-RF_arch File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/Reg_File.vhd Line: 12
    Info (12023): Found entity 1: RF File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/Reg_File.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file muxes.vhd
    Info (12022): Found design unit 1: mux8-mux8_arch File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/muxes.vhd Line: 10
    Info (12023): Found entity 1: mux8 File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/muxes.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file mem_wb.vhd
    Info (12022): Found design unit 1: MEM_WB-MEM_WB_Arch File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_WB.vhd Line: 15
    Info (12023): Found entity 1: MEM_WB File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_WB.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file mem_stage.vhd
    Info (12022): Found design unit 1: MEM_Stage-MEM_Stage_Arch File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_Stage.vhd Line: 17
    Info (12023): Found entity 1: MEM_Stage File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_Stage.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file memory.vhd
    Info (12022): Found design unit 1: data_memory-struct File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/memory.vhd Line: 15
    Info (12023): Found entity 1: data_memory File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/memory.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file im.vhd
    Info (12022): Found design unit 1: instruction_memory-struct File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/IM.vhd Line: 13
    Info (12023): Found entity 1: instruction_memory File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/IM.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file if_stage.vhd
    Info (12022): Found design unit 1: IF_Stage-IF_Arch File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/IF_Stage.vhd Line: 14
    Info (12023): Found entity 1: IF_Stage File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/IF_Stage.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file if_id.vhd
    Info (12022): Found design unit 1: IF_ID-IF_ID_arch File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/IF_ID.vhd Line: 11
    Info (12023): Found entity 1: IF_ID File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/IF_ID.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file id_stage.vhd
    Info (12022): Found design unit 1: ID_stage-ID_arch File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_stage.vhd Line: 13
    Info (12023): Found entity 1: ID_stage File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_stage.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file id_rr.vhd
    Info (12022): Found design unit 1: ID_RR-ID_RR_arch File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_RR.vhd Line: 17
    Info (12023): Found entity 1: ID_RR File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_RR.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file fu.vhd
    Info (12022): Found design unit 1: forwarding_unit-forwarding_unit_arch File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/FU.vhd Line: 17
    Info (12023): Found entity 1: forwarding_unit File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/FU.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file ex_stage.vhd
    Info (12022): Found design unit 1: EX_stage-EX_arch File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 19
    Info (12023): Found entity 1: EX_stage File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file exe_mem.vhd
    Info (12022): Found design unit 1: EXE_MEM-EXE_MEM_Arch File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EXE_MEM.vhd Line: 15
    Info (12023): Found entity 1: EXE_MEM File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EXE_MEM.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file branch_control.vhd
    Info (12022): Found design unit 1: Branch_Control-branch_control_arch File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/Branch_Control.vhd Line: 14
    Info (12023): Found entity 1: Branch_Control File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/Branch_Control.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhd
    Info (12022): Found design unit 1: alu-alu_arch File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ALU.vhd Line: 13
    Info (12023): Found entity 1: alu File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ALU.vhd Line: 5
Info (12127): Elaborating entity "DUT" for the top level hierarchy
Info (12128): Elaborating entity "Top_Level_Entity" for hierarchy "Top_Level_Entity:TLE" File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/DUT.vhdl Line: 14
Warning (10541): VHDL Signal Declaration warning at Top_Level_Entity.vhd(23): used implicit default value for signal "IF_ID_EN" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/Top_Level_Entity.vhd Line: 23
Warning (10541): VHDL Signal Declaration warning at Top_Level_Entity.vhd(23): used implicit default value for signal "ifid_RST" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/Top_Level_Entity.vhd Line: 23
Warning (10541): VHDL Signal Declaration warning at Top_Level_Entity.vhd(48): used implicit default value for signal "ID_RR_EN" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/Top_Level_Entity.vhd Line: 48
Warning (10541): VHDL Signal Declaration warning at Top_Level_Entity.vhd(48): used implicit default value for signal "idrr_RST" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/Top_Level_Entity.vhd Line: 48
Warning (10541): VHDL Signal Declaration warning at Top_Level_Entity.vhd(72): used implicit default value for signal "rr_LM_SM_in" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/Top_Level_Entity.vhd Line: 72
Warning (10541): VHDL Signal Declaration warning at Top_Level_Entity.vhd(90): used implicit default value for signal "RR_EXE_EN" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/Top_Level_Entity.vhd Line: 90
Warning (10541): VHDL Signal Declaration warning at Top_Level_Entity.vhd(90): used implicit default value for signal "rrexe_RST" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/Top_Level_Entity.vhd Line: 90
Warning (10036): Verilog HDL or VHDL warning at Top_Level_Entity.vhd(92): object "rrexe_PC_out" assigned a value but never read File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/Top_Level_Entity.vhd Line: 92
Warning (10036): Verilog HDL or VHDL warning at Top_Level_Entity.vhd(93): object "rrexe_OP_out" assigned a value but never read File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/Top_Level_Entity.vhd Line: 93
Warning (10541): VHDL Signal Declaration warning at Top_Level_Entity.vhd(113): used implicit default value for signal "ex_OP_in" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/Top_Level_Entity.vhd Line: 113
Warning (10541): VHDL Signal Declaration warning at Top_Level_Entity.vhd(129): used implicit default value for signal "EXE_MEM_EN" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/Top_Level_Entity.vhd Line: 129
Warning (10541): VHDL Signal Declaration warning at Top_Level_Entity.vhd(129): used implicit default value for signal "exemem_RST" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/Top_Level_Entity.vhd Line: 129
Warning (10541): VHDL Signal Declaration warning at Top_Level_Entity.vhd(160): used implicit default value for signal "MEM_WB_EN" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/Top_Level_Entity.vhd Line: 160
Warning (10541): VHDL Signal Declaration warning at Top_Level_Entity.vhd(160): used implicit default value for signal "memwb_RST" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/Top_Level_Entity.vhd Line: 160
Warning (10492): VHDL Process Statement warning at Top_Level_Entity.vhd(271): signal "bc_mux" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/Top_Level_Entity.vhd Line: 271
Warning (10492): VHDL Process Statement warning at Top_Level_Entity.vhd(273): signal "ex_IF_PC_mux" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/Top_Level_Entity.vhd Line: 273
Warning (10873): Using initial value X (don't care) for net "ifid_IR_in" at Top_Level_Entity.vhd(24) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/Top_Level_Entity.vhd Line: 24
Warning (10873): Using initial value X (don't care) for net "ifid_PC_in" at Top_Level_Entity.vhd(24) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/Top_Level_Entity.vhd Line: 24
Warning (10873): Using initial value X (don't care) for net "ifid_PCn_in" at Top_Level_Entity.vhd(24) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/Top_Level_Entity.vhd Line: 24
Warning (10873): Using initial value X (don't care) for net "idrr_PC_in" at Top_Level_Entity.vhd(49) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/Top_Level_Entity.vhd Line: 49
Warning (10873): Using initial value X (don't care) for net "idrr_SE10_in" at Top_Level_Entity.vhd(49) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/Top_Level_Entity.vhd Line: 49
Warning (10873): Using initial value X (don't care) for net "idrr_SE7_in" at Top_Level_Entity.vhd(49) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/Top_Level_Entity.vhd Line: 49
Warning (10873): Using initial value X (don't care) for net "idrr_LS7_in" at Top_Level_Entity.vhd(49) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/Top_Level_Entity.vhd Line: 49
Warning (10873): Using initial value X (don't care) for net "idrr_PCn_in" at Top_Level_Entity.vhd(49) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/Top_Level_Entity.vhd Line: 49
Warning (10873): Using initial value X (don't care) for net "idrr_OP_in" at Top_Level_Entity.vhd(51) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/Top_Level_Entity.vhd Line: 51
Warning (10873): Using initial value X (don't care) for net "idrr_D119_in" at Top_Level_Entity.vhd(52) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/Top_Level_Entity.vhd Line: 52
Warning (10873): Using initial value X (don't care) for net "idrr_D86_in" at Top_Level_Entity.vhd(52) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/Top_Level_Entity.vhd Line: 52
Warning (10873): Using initial value X (don't care) for net "idrr_D70_in" at Top_Level_Entity.vhd(53) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/Top_Level_Entity.vhd Line: 53
Warning (10873): Using initial value X (don't care) for net "rrexe_SE10_in" at Top_Level_Entity.vhd(91) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/Top_Level_Entity.vhd Line: 91
Warning (10873): Using initial value X (don't care) for net "rrexe_SE7_in" at Top_Level_Entity.vhd(91) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/Top_Level_Entity.vhd Line: 91
Warning (10873): Using initial value X (don't care) for net "rrexe_LS7_in" at Top_Level_Entity.vhd(91) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/Top_Level_Entity.vhd Line: 91
Warning (10873): Using initial value X (don't care) for net "rrexe_D1_in" at Top_Level_Entity.vhd(91) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/Top_Level_Entity.vhd Line: 91
Warning (10873): Using initial value X (don't care) for net "rrexe_D2_in" at Top_Level_Entity.vhd(91) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/Top_Level_Entity.vhd Line: 91
Warning (10873): Using initial value X (don't care) for net "rrexe_PC_in" at Top_Level_Entity.vhd(91) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/Top_Level_Entity.vhd Line: 91
Warning (10873): Using initial value X (don't care) for net "rrexe_PCn_in" at Top_Level_Entity.vhd(91) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/Top_Level_Entity.vhd Line: 91
Warning (10873): Using initial value X (don't care) for net "rrexe_OP_in" at Top_Level_Entity.vhd(93) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/Top_Level_Entity.vhd Line: 93
Warning (10873): Using initial value X (don't care) for net "rrexe_flags_in" at Top_Level_Entity.vhd(94) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/Top_Level_Entity.vhd Line: 94
Warning (10873): Using initial value X (don't care) for net "rrexe_D113_in" at Top_Level_Entity.vhd(95) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/Top_Level_Entity.vhd Line: 95
Warning (10873): Using initial value X (don't care) for net "exemem_LS7_in" at Top_Level_Entity.vhd(130) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/Top_Level_Entity.vhd Line: 130
Warning (10873): Using initial value X (don't care) for net "exemem_ALUout_in" at Top_Level_Entity.vhd(130) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/Top_Level_Entity.vhd Line: 130
Warning (10873): Using initial value X (don't care) for net "exemem_D2_in" at Top_Level_Entity.vhd(130) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/Top_Level_Entity.vhd Line: 130
Warning (10873): Using initial value X (don't care) for net "exemem_PCn_in" at Top_Level_Entity.vhd(130) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/Top_Level_Entity.vhd Line: 130
Warning (10873): Using initial value X (don't care) for net "exemem_OP_in" at Top_Level_Entity.vhd(132) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/Top_Level_Entity.vhd Line: 132
Warning (10873): Using initial value X (don't care) for net "exemem_D113_in" at Top_Level_Entity.vhd(133) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/Top_Level_Entity.vhd Line: 133
Warning (10873): Using initial value X (don't care) for net "memwb_LS7_in" at Top_Level_Entity.vhd(161) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/Top_Level_Entity.vhd Line: 161
Warning (10873): Using initial value X (don't care) for net "memwb_ALUout_in" at Top_Level_Entity.vhd(161) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/Top_Level_Entity.vhd Line: 161
Warning (10873): Using initial value X (don't care) for net "memwb_DR_in" at Top_Level_Entity.vhd(161) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/Top_Level_Entity.vhd Line: 161
Warning (10873): Using initial value X (don't care) for net "memwb_PCn_in" at Top_Level_Entity.vhd(161) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/Top_Level_Entity.vhd Line: 161
Warning (10873): Using initial value X (don't care) for net "memwb_OP_in" at Top_Level_Entity.vhd(163) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/Top_Level_Entity.vhd Line: 163
Warning (10873): Using initial value X (don't care) for net "memwb_D113_in" at Top_Level_Entity.vhd(164) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/Top_Level_Entity.vhd Line: 164
Info (12128): Elaborating entity "IF_Stage" for hierarchy "Top_Level_Entity:TLE|IF_Stage:IFstage" File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/Top_Level_Entity.vhd Line: 220
Warning (10492): VHDL Process Statement warning at IF_Stage.vhd(37): signal "PCn_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/IF_Stage.vhd Line: 37
Warning (10492): VHDL Process Statement warning at IF_Stage.vhd(39): signal "PC_EX_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/IF_Stage.vhd Line: 39
Warning (10492): VHDL Process Statement warning at IF_Stage.vhd(41): signal "PC_BP_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/IF_Stage.vhd Line: 41
Warning (10631): VHDL Process Statement warning at IF_Stage.vhd(30): inferring latch(es) for signal or variable "dummy2", which holds its previous value in one or more paths through the process File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/IF_Stage.vhd Line: 30
Warning (10631): VHDL Process Statement warning at IF_Stage.vhd(30): inferring latch(es) for signal or variable "PCn_out", which holds its previous value in one or more paths through the process File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/IF_Stage.vhd Line: 30
Warning (10631): VHDL Process Statement warning at IF_Stage.vhd(30): inferring latch(es) for signal or variable "PC", which holds its previous value in one or more paths through the process File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/IF_Stage.vhd Line: 30
Warning (10631): VHDL Process Statement warning at IF_Stage.vhd(30): inferring latch(es) for signal or variable "PC_out", which holds its previous value in one or more paths through the process File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/IF_Stage.vhd Line: 30
Info (10041): Inferred latch for "PC_out[0]" at IF_Stage.vhd(30) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/IF_Stage.vhd Line: 30
Info (10041): Inferred latch for "PC_out[1]" at IF_Stage.vhd(30) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/IF_Stage.vhd Line: 30
Info (10041): Inferred latch for "PC_out[2]" at IF_Stage.vhd(30) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/IF_Stage.vhd Line: 30
Info (10041): Inferred latch for "PC_out[3]" at IF_Stage.vhd(30) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/IF_Stage.vhd Line: 30
Info (10041): Inferred latch for "PC_out[4]" at IF_Stage.vhd(30) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/IF_Stage.vhd Line: 30
Info (10041): Inferred latch for "PC_out[5]" at IF_Stage.vhd(30) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/IF_Stage.vhd Line: 30
Info (10041): Inferred latch for "PC_out[6]" at IF_Stage.vhd(30) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/IF_Stage.vhd Line: 30
Info (10041): Inferred latch for "PC_out[7]" at IF_Stage.vhd(30) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/IF_Stage.vhd Line: 30
Info (10041): Inferred latch for "PC_out[8]" at IF_Stage.vhd(30) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/IF_Stage.vhd Line: 30
Info (10041): Inferred latch for "PC_out[9]" at IF_Stage.vhd(30) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/IF_Stage.vhd Line: 30
Info (10041): Inferred latch for "PC_out[10]" at IF_Stage.vhd(30) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/IF_Stage.vhd Line: 30
Info (10041): Inferred latch for "PC_out[11]" at IF_Stage.vhd(30) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/IF_Stage.vhd Line: 30
Info (10041): Inferred latch for "PC_out[12]" at IF_Stage.vhd(30) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/IF_Stage.vhd Line: 30
Info (10041): Inferred latch for "PC_out[13]" at IF_Stage.vhd(30) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/IF_Stage.vhd Line: 30
Info (10041): Inferred latch for "PC_out[14]" at IF_Stage.vhd(30) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/IF_Stage.vhd Line: 30
Info (10041): Inferred latch for "PC_out[15]" at IF_Stage.vhd(30) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/IF_Stage.vhd Line: 30
Info (10041): Inferred latch for "PC[0]" at IF_Stage.vhd(30) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/IF_Stage.vhd Line: 30
Info (10041): Inferred latch for "PC[1]" at IF_Stage.vhd(30) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/IF_Stage.vhd Line: 30
Info (10041): Inferred latch for "PC[2]" at IF_Stage.vhd(30) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/IF_Stage.vhd Line: 30
Info (10041): Inferred latch for "PC[3]" at IF_Stage.vhd(30) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/IF_Stage.vhd Line: 30
Info (10041): Inferred latch for "PC[4]" at IF_Stage.vhd(30) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/IF_Stage.vhd Line: 30
Info (10041): Inferred latch for "PC[5]" at IF_Stage.vhd(30) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/IF_Stage.vhd Line: 30
Info (10041): Inferred latch for "PC[6]" at IF_Stage.vhd(30) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/IF_Stage.vhd Line: 30
Info (10041): Inferred latch for "PC[7]" at IF_Stage.vhd(30) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/IF_Stage.vhd Line: 30
Info (10041): Inferred latch for "PC[8]" at IF_Stage.vhd(30) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/IF_Stage.vhd Line: 30
Info (10041): Inferred latch for "PC[9]" at IF_Stage.vhd(30) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/IF_Stage.vhd Line: 30
Info (10041): Inferred latch for "PC[10]" at IF_Stage.vhd(30) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/IF_Stage.vhd Line: 30
Info (10041): Inferred latch for "PC[11]" at IF_Stage.vhd(30) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/IF_Stage.vhd Line: 30
Info (10041): Inferred latch for "PC[12]" at IF_Stage.vhd(30) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/IF_Stage.vhd Line: 30
Info (10041): Inferred latch for "PC[13]" at IF_Stage.vhd(30) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/IF_Stage.vhd Line: 30
Info (10041): Inferred latch for "PC[14]" at IF_Stage.vhd(30) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/IF_Stage.vhd Line: 30
Info (10041): Inferred latch for "PC[15]" at IF_Stage.vhd(30) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/IF_Stage.vhd Line: 30
Info (10041): Inferred latch for "PCn_out[0]" at IF_Stage.vhd(30) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/IF_Stage.vhd Line: 30
Info (10041): Inferred latch for "PCn_out[1]" at IF_Stage.vhd(30) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/IF_Stage.vhd Line: 30
Info (10041): Inferred latch for "PCn_out[2]" at IF_Stage.vhd(30) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/IF_Stage.vhd Line: 30
Info (10041): Inferred latch for "PCn_out[3]" at IF_Stage.vhd(30) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/IF_Stage.vhd Line: 30
Info (10041): Inferred latch for "PCn_out[4]" at IF_Stage.vhd(30) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/IF_Stage.vhd Line: 30
Info (10041): Inferred latch for "PCn_out[5]" at IF_Stage.vhd(30) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/IF_Stage.vhd Line: 30
Info (10041): Inferred latch for "PCn_out[6]" at IF_Stage.vhd(30) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/IF_Stage.vhd Line: 30
Info (10041): Inferred latch for "PCn_out[7]" at IF_Stage.vhd(30) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/IF_Stage.vhd Line: 30
Info (10041): Inferred latch for "PCn_out[8]" at IF_Stage.vhd(30) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/IF_Stage.vhd Line: 30
Info (10041): Inferred latch for "PCn_out[9]" at IF_Stage.vhd(30) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/IF_Stage.vhd Line: 30
Info (10041): Inferred latch for "PCn_out[10]" at IF_Stage.vhd(30) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/IF_Stage.vhd Line: 30
Info (10041): Inferred latch for "PCn_out[11]" at IF_Stage.vhd(30) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/IF_Stage.vhd Line: 30
Info (10041): Inferred latch for "PCn_out[12]" at IF_Stage.vhd(30) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/IF_Stage.vhd Line: 30
Info (10041): Inferred latch for "PCn_out[13]" at IF_Stage.vhd(30) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/IF_Stage.vhd Line: 30
Info (10041): Inferred latch for "PCn_out[14]" at IF_Stage.vhd(30) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/IF_Stage.vhd Line: 30
Info (10041): Inferred latch for "PCn_out[15]" at IF_Stage.vhd(30) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/IF_Stage.vhd Line: 30
Info (10041): Inferred latch for "dummy2[0]" at IF_Stage.vhd(33) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/IF_Stage.vhd Line: 33
Info (10041): Inferred latch for "dummy2[1]" at IF_Stage.vhd(33) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/IF_Stage.vhd Line: 33
Info (10041): Inferred latch for "dummy2[2]" at IF_Stage.vhd(33) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/IF_Stage.vhd Line: 33
Info (10041): Inferred latch for "dummy2[3]" at IF_Stage.vhd(33) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/IF_Stage.vhd Line: 33
Info (10041): Inferred latch for "dummy2[4]" at IF_Stage.vhd(33) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/IF_Stage.vhd Line: 33
Info (10041): Inferred latch for "dummy2[5]" at IF_Stage.vhd(33) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/IF_Stage.vhd Line: 33
Info (10041): Inferred latch for "dummy2[6]" at IF_Stage.vhd(33) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/IF_Stage.vhd Line: 33
Info (10041): Inferred latch for "dummy2[7]" at IF_Stage.vhd(33) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/IF_Stage.vhd Line: 33
Info (10041): Inferred latch for "dummy2[8]" at IF_Stage.vhd(33) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/IF_Stage.vhd Line: 33
Info (10041): Inferred latch for "dummy2[9]" at IF_Stage.vhd(33) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/IF_Stage.vhd Line: 33
Info (10041): Inferred latch for "dummy2[10]" at IF_Stage.vhd(33) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/IF_Stage.vhd Line: 33
Info (10041): Inferred latch for "dummy2[11]" at IF_Stage.vhd(33) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/IF_Stage.vhd Line: 33
Info (10041): Inferred latch for "dummy2[12]" at IF_Stage.vhd(33) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/IF_Stage.vhd Line: 33
Info (10041): Inferred latch for "dummy2[13]" at IF_Stage.vhd(33) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/IF_Stage.vhd Line: 33
Info (10041): Inferred latch for "dummy2[14]" at IF_Stage.vhd(33) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/IF_Stage.vhd Line: 33
Info (10041): Inferred latch for "dummy2[15]" at IF_Stage.vhd(33) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/IF_Stage.vhd Line: 33
Info (12128): Elaborating entity "instruction_memory" for hierarchy "Top_Level_Entity:TLE|IF_Stage:IFstage|instruction_memory:IM" File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/IF_Stage.vhd Line: 27
Info (12128): Elaborating entity "IF_ID" for hierarchy "Top_Level_Entity:TLE|IF_ID:IFID" File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/Top_Level_Entity.vhd Line: 223
Warning (10631): VHDL Process Statement warning at IF_ID.vhd(14): inferring latch(es) for signal or variable "IR", which holds its previous value in one or more paths through the process File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/IF_ID.vhd Line: 14
Warning (10631): VHDL Process Statement warning at IF_ID.vhd(14): inferring latch(es) for signal or variable "PC", which holds its previous value in one or more paths through the process File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/IF_ID.vhd Line: 14
Warning (10631): VHDL Process Statement warning at IF_ID.vhd(14): inferring latch(es) for signal or variable "PCn", which holds its previous value in one or more paths through the process File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/IF_ID.vhd Line: 14
Info (10041): Inferred latch for "PCn[0]" at IF_ID.vhd(14) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/IF_ID.vhd Line: 14
Info (10041): Inferred latch for "PCn[1]" at IF_ID.vhd(14) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/IF_ID.vhd Line: 14
Info (10041): Inferred latch for "PCn[2]" at IF_ID.vhd(14) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/IF_ID.vhd Line: 14
Info (10041): Inferred latch for "PCn[3]" at IF_ID.vhd(14) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/IF_ID.vhd Line: 14
Info (10041): Inferred latch for "PCn[4]" at IF_ID.vhd(14) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/IF_ID.vhd Line: 14
Info (10041): Inferred latch for "PCn[5]" at IF_ID.vhd(14) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/IF_ID.vhd Line: 14
Info (10041): Inferred latch for "PCn[6]" at IF_ID.vhd(14) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/IF_ID.vhd Line: 14
Info (10041): Inferred latch for "PCn[7]" at IF_ID.vhd(14) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/IF_ID.vhd Line: 14
Info (10041): Inferred latch for "PCn[8]" at IF_ID.vhd(14) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/IF_ID.vhd Line: 14
Info (10041): Inferred latch for "PCn[9]" at IF_ID.vhd(14) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/IF_ID.vhd Line: 14
Info (10041): Inferred latch for "PCn[10]" at IF_ID.vhd(14) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/IF_ID.vhd Line: 14
Info (10041): Inferred latch for "PCn[11]" at IF_ID.vhd(14) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/IF_ID.vhd Line: 14
Info (10041): Inferred latch for "PCn[12]" at IF_ID.vhd(14) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/IF_ID.vhd Line: 14
Info (10041): Inferred latch for "PCn[13]" at IF_ID.vhd(14) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/IF_ID.vhd Line: 14
Info (10041): Inferred latch for "PCn[14]" at IF_ID.vhd(14) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/IF_ID.vhd Line: 14
Info (10041): Inferred latch for "PCn[15]" at IF_ID.vhd(14) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/IF_ID.vhd Line: 14
Info (10041): Inferred latch for "PC[0]" at IF_ID.vhd(14) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/IF_ID.vhd Line: 14
Info (10041): Inferred latch for "PC[1]" at IF_ID.vhd(14) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/IF_ID.vhd Line: 14
Info (10041): Inferred latch for "PC[2]" at IF_ID.vhd(14) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/IF_ID.vhd Line: 14
Info (10041): Inferred latch for "PC[3]" at IF_ID.vhd(14) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/IF_ID.vhd Line: 14
Info (10041): Inferred latch for "PC[4]" at IF_ID.vhd(14) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/IF_ID.vhd Line: 14
Info (10041): Inferred latch for "PC[5]" at IF_ID.vhd(14) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/IF_ID.vhd Line: 14
Info (10041): Inferred latch for "PC[6]" at IF_ID.vhd(14) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/IF_ID.vhd Line: 14
Info (10041): Inferred latch for "PC[7]" at IF_ID.vhd(14) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/IF_ID.vhd Line: 14
Info (10041): Inferred latch for "PC[8]" at IF_ID.vhd(14) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/IF_ID.vhd Line: 14
Info (10041): Inferred latch for "PC[9]" at IF_ID.vhd(14) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/IF_ID.vhd Line: 14
Info (10041): Inferred latch for "PC[10]" at IF_ID.vhd(14) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/IF_ID.vhd Line: 14
Info (10041): Inferred latch for "PC[11]" at IF_ID.vhd(14) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/IF_ID.vhd Line: 14
Info (10041): Inferred latch for "PC[12]" at IF_ID.vhd(14) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/IF_ID.vhd Line: 14
Info (10041): Inferred latch for "PC[13]" at IF_ID.vhd(14) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/IF_ID.vhd Line: 14
Info (10041): Inferred latch for "PC[14]" at IF_ID.vhd(14) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/IF_ID.vhd Line: 14
Info (10041): Inferred latch for "PC[15]" at IF_ID.vhd(14) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/IF_ID.vhd Line: 14
Info (10041): Inferred latch for "IR[0]" at IF_ID.vhd(14) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/IF_ID.vhd Line: 14
Info (10041): Inferred latch for "IR[1]" at IF_ID.vhd(14) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/IF_ID.vhd Line: 14
Info (10041): Inferred latch for "IR[2]" at IF_ID.vhd(14) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/IF_ID.vhd Line: 14
Info (10041): Inferred latch for "IR[3]" at IF_ID.vhd(14) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/IF_ID.vhd Line: 14
Info (10041): Inferred latch for "IR[4]" at IF_ID.vhd(14) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/IF_ID.vhd Line: 14
Info (10041): Inferred latch for "IR[5]" at IF_ID.vhd(14) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/IF_ID.vhd Line: 14
Info (10041): Inferred latch for "IR[6]" at IF_ID.vhd(14) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/IF_ID.vhd Line: 14
Info (10041): Inferred latch for "IR[7]" at IF_ID.vhd(14) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/IF_ID.vhd Line: 14
Info (10041): Inferred latch for "IR[8]" at IF_ID.vhd(14) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/IF_ID.vhd Line: 14
Info (10041): Inferred latch for "IR[9]" at IF_ID.vhd(14) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/IF_ID.vhd Line: 14
Info (10041): Inferred latch for "IR[10]" at IF_ID.vhd(14) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/IF_ID.vhd Line: 14
Info (10041): Inferred latch for "IR[11]" at IF_ID.vhd(14) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/IF_ID.vhd Line: 14
Info (10041): Inferred latch for "IR[12]" at IF_ID.vhd(14) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/IF_ID.vhd Line: 14
Info (10041): Inferred latch for "IR[13]" at IF_ID.vhd(14) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/IF_ID.vhd Line: 14
Info (10041): Inferred latch for "IR[14]" at IF_ID.vhd(14) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/IF_ID.vhd Line: 14
Info (10041): Inferred latch for "IR[15]" at IF_ID.vhd(14) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/IF_ID.vhd Line: 14
Info (12128): Elaborating entity "ID_stage" for hierarchy "Top_Level_Entity:TLE|ID_stage:IDstage" File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/Top_Level_Entity.vhd Line: 226
Warning (10631): VHDL Process Statement warning at ID_stage.vhd(15): inferring latch(es) for signal or variable "LS7", which holds its previous value in one or more paths through the process File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_stage.vhd Line: 15
Warning (10631): VHDL Process Statement warning at ID_stage.vhd(15): inferring latch(es) for signal or variable "SE7", which holds its previous value in one or more paths through the process File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_stage.vhd Line: 15
Warning (10631): VHDL Process Statement warning at ID_stage.vhd(15): inferring latch(es) for signal or variable "SE10", which holds its previous value in one or more paths through the process File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_stage.vhd Line: 15
Warning (10631): VHDL Process Statement warning at ID_stage.vhd(15): inferring latch(es) for signal or variable "PCn_out", which holds its previous value in one or more paths through the process File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_stage.vhd Line: 15
Warning (10631): VHDL Process Statement warning at ID_stage.vhd(15): inferring latch(es) for signal or variable "D70", which holds its previous value in one or more paths through the process File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_stage.vhd Line: 15
Warning (10631): VHDL Process Statement warning at ID_stage.vhd(15): inferring latch(es) for signal or variable "D86", which holds its previous value in one or more paths through the process File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_stage.vhd Line: 15
Warning (10631): VHDL Process Statement warning at ID_stage.vhd(15): inferring latch(es) for signal or variable "D119", which holds its previous value in one or more paths through the process File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_stage.vhd Line: 15
Warning (10631): VHDL Process Statement warning at ID_stage.vhd(15): inferring latch(es) for signal or variable "OP", which holds its previous value in one or more paths through the process File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_stage.vhd Line: 15
Warning (10631): VHDL Process Statement warning at ID_stage.vhd(15): inferring latch(es) for signal or variable "PC_out", which holds its previous value in one or more paths through the process File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_stage.vhd Line: 15
Info (10041): Inferred latch for "PC_out[0]" at ID_stage.vhd(15) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_stage.vhd Line: 15
Info (10041): Inferred latch for "PC_out[1]" at ID_stage.vhd(15) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_stage.vhd Line: 15
Info (10041): Inferred latch for "PC_out[2]" at ID_stage.vhd(15) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_stage.vhd Line: 15
Info (10041): Inferred latch for "PC_out[3]" at ID_stage.vhd(15) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_stage.vhd Line: 15
Info (10041): Inferred latch for "PC_out[4]" at ID_stage.vhd(15) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_stage.vhd Line: 15
Info (10041): Inferred latch for "PC_out[5]" at ID_stage.vhd(15) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_stage.vhd Line: 15
Info (10041): Inferred latch for "PC_out[6]" at ID_stage.vhd(15) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_stage.vhd Line: 15
Info (10041): Inferred latch for "PC_out[7]" at ID_stage.vhd(15) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_stage.vhd Line: 15
Info (10041): Inferred latch for "PC_out[8]" at ID_stage.vhd(15) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_stage.vhd Line: 15
Info (10041): Inferred latch for "PC_out[9]" at ID_stage.vhd(15) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_stage.vhd Line: 15
Info (10041): Inferred latch for "PC_out[10]" at ID_stage.vhd(15) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_stage.vhd Line: 15
Info (10041): Inferred latch for "PC_out[11]" at ID_stage.vhd(15) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_stage.vhd Line: 15
Info (10041): Inferred latch for "PC_out[12]" at ID_stage.vhd(15) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_stage.vhd Line: 15
Info (10041): Inferred latch for "PC_out[13]" at ID_stage.vhd(15) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_stage.vhd Line: 15
Info (10041): Inferred latch for "PC_out[14]" at ID_stage.vhd(15) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_stage.vhd Line: 15
Info (10041): Inferred latch for "PC_out[15]" at ID_stage.vhd(15) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_stage.vhd Line: 15
Info (10041): Inferred latch for "OP[0]" at ID_stage.vhd(15) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_stage.vhd Line: 15
Info (10041): Inferred latch for "OP[1]" at ID_stage.vhd(15) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_stage.vhd Line: 15
Info (10041): Inferred latch for "OP[2]" at ID_stage.vhd(15) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_stage.vhd Line: 15
Info (10041): Inferred latch for "OP[3]" at ID_stage.vhd(15) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_stage.vhd Line: 15
Info (10041): Inferred latch for "D119[0]" at ID_stage.vhd(15) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_stage.vhd Line: 15
Info (10041): Inferred latch for "D119[1]" at ID_stage.vhd(15) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_stage.vhd Line: 15
Info (10041): Inferred latch for "D119[2]" at ID_stage.vhd(15) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_stage.vhd Line: 15
Info (10041): Inferred latch for "D86[0]" at ID_stage.vhd(15) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_stage.vhd Line: 15
Info (10041): Inferred latch for "D86[1]" at ID_stage.vhd(15) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_stage.vhd Line: 15
Info (10041): Inferred latch for "D86[2]" at ID_stage.vhd(15) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_stage.vhd Line: 15
Info (10041): Inferred latch for "D70[0]" at ID_stage.vhd(15) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_stage.vhd Line: 15
Info (10041): Inferred latch for "D70[1]" at ID_stage.vhd(15) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_stage.vhd Line: 15
Info (10041): Inferred latch for "D70[2]" at ID_stage.vhd(15) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_stage.vhd Line: 15
Info (10041): Inferred latch for "D70[3]" at ID_stage.vhd(15) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_stage.vhd Line: 15
Info (10041): Inferred latch for "D70[4]" at ID_stage.vhd(15) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_stage.vhd Line: 15
Info (10041): Inferred latch for "D70[5]" at ID_stage.vhd(15) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_stage.vhd Line: 15
Info (10041): Inferred latch for "D70[6]" at ID_stage.vhd(15) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_stage.vhd Line: 15
Info (10041): Inferred latch for "D70[7]" at ID_stage.vhd(15) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_stage.vhd Line: 15
Info (10041): Inferred latch for "PCn_out[0]" at ID_stage.vhd(15) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_stage.vhd Line: 15
Info (10041): Inferred latch for "PCn_out[1]" at ID_stage.vhd(15) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_stage.vhd Line: 15
Info (10041): Inferred latch for "PCn_out[2]" at ID_stage.vhd(15) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_stage.vhd Line: 15
Info (10041): Inferred latch for "PCn_out[3]" at ID_stage.vhd(15) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_stage.vhd Line: 15
Info (10041): Inferred latch for "PCn_out[4]" at ID_stage.vhd(15) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_stage.vhd Line: 15
Info (10041): Inferred latch for "PCn_out[5]" at ID_stage.vhd(15) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_stage.vhd Line: 15
Info (10041): Inferred latch for "PCn_out[6]" at ID_stage.vhd(15) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_stage.vhd Line: 15
Info (10041): Inferred latch for "PCn_out[7]" at ID_stage.vhd(15) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_stage.vhd Line: 15
Info (10041): Inferred latch for "PCn_out[8]" at ID_stage.vhd(15) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_stage.vhd Line: 15
Info (10041): Inferred latch for "PCn_out[9]" at ID_stage.vhd(15) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_stage.vhd Line: 15
Info (10041): Inferred latch for "PCn_out[10]" at ID_stage.vhd(15) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_stage.vhd Line: 15
Info (10041): Inferred latch for "PCn_out[11]" at ID_stage.vhd(15) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_stage.vhd Line: 15
Info (10041): Inferred latch for "PCn_out[12]" at ID_stage.vhd(15) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_stage.vhd Line: 15
Info (10041): Inferred latch for "PCn_out[13]" at ID_stage.vhd(15) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_stage.vhd Line: 15
Info (10041): Inferred latch for "PCn_out[14]" at ID_stage.vhd(15) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_stage.vhd Line: 15
Info (10041): Inferred latch for "PCn_out[15]" at ID_stage.vhd(15) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_stage.vhd Line: 15
Info (10041): Inferred latch for "SE10[0]" at ID_stage.vhd(15) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_stage.vhd Line: 15
Info (10041): Inferred latch for "SE10[1]" at ID_stage.vhd(15) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_stage.vhd Line: 15
Info (10041): Inferred latch for "SE10[2]" at ID_stage.vhd(15) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_stage.vhd Line: 15
Info (10041): Inferred latch for "SE10[3]" at ID_stage.vhd(15) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_stage.vhd Line: 15
Info (10041): Inferred latch for "SE10[4]" at ID_stage.vhd(15) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_stage.vhd Line: 15
Info (10041): Inferred latch for "SE10[5]" at ID_stage.vhd(15) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_stage.vhd Line: 15
Info (10041): Inferred latch for "SE10[6]" at ID_stage.vhd(15) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_stage.vhd Line: 15
Info (10041): Inferred latch for "SE10[7]" at ID_stage.vhd(15) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_stage.vhd Line: 15
Info (10041): Inferred latch for "SE10[8]" at ID_stage.vhd(15) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_stage.vhd Line: 15
Info (10041): Inferred latch for "SE10[9]" at ID_stage.vhd(15) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_stage.vhd Line: 15
Info (10041): Inferred latch for "SE10[10]" at ID_stage.vhd(15) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_stage.vhd Line: 15
Info (10041): Inferred latch for "SE10[11]" at ID_stage.vhd(15) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_stage.vhd Line: 15
Info (10041): Inferred latch for "SE10[12]" at ID_stage.vhd(15) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_stage.vhd Line: 15
Info (10041): Inferred latch for "SE10[13]" at ID_stage.vhd(15) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_stage.vhd Line: 15
Info (10041): Inferred latch for "SE10[14]" at ID_stage.vhd(15) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_stage.vhd Line: 15
Info (10041): Inferred latch for "SE10[15]" at ID_stage.vhd(15) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_stage.vhd Line: 15
Info (10041): Inferred latch for "SE7[0]" at ID_stage.vhd(15) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_stage.vhd Line: 15
Info (10041): Inferred latch for "SE7[1]" at ID_stage.vhd(15) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_stage.vhd Line: 15
Info (10041): Inferred latch for "SE7[2]" at ID_stage.vhd(15) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_stage.vhd Line: 15
Info (10041): Inferred latch for "SE7[3]" at ID_stage.vhd(15) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_stage.vhd Line: 15
Info (10041): Inferred latch for "SE7[4]" at ID_stage.vhd(15) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_stage.vhd Line: 15
Info (10041): Inferred latch for "SE7[5]" at ID_stage.vhd(15) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_stage.vhd Line: 15
Info (10041): Inferred latch for "SE7[6]" at ID_stage.vhd(15) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_stage.vhd Line: 15
Info (10041): Inferred latch for "SE7[7]" at ID_stage.vhd(15) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_stage.vhd Line: 15
Info (10041): Inferred latch for "SE7[8]" at ID_stage.vhd(15) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_stage.vhd Line: 15
Info (10041): Inferred latch for "SE7[9]" at ID_stage.vhd(15) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_stage.vhd Line: 15
Info (10041): Inferred latch for "SE7[10]" at ID_stage.vhd(15) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_stage.vhd Line: 15
Info (10041): Inferred latch for "SE7[11]" at ID_stage.vhd(15) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_stage.vhd Line: 15
Info (10041): Inferred latch for "SE7[12]" at ID_stage.vhd(15) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_stage.vhd Line: 15
Info (10041): Inferred latch for "SE7[13]" at ID_stage.vhd(15) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_stage.vhd Line: 15
Info (10041): Inferred latch for "SE7[14]" at ID_stage.vhd(15) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_stage.vhd Line: 15
Info (10041): Inferred latch for "SE7[15]" at ID_stage.vhd(15) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_stage.vhd Line: 15
Info (10041): Inferred latch for "LS7[0]" at ID_stage.vhd(15) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_stage.vhd Line: 15
Info (10041): Inferred latch for "LS7[1]" at ID_stage.vhd(15) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_stage.vhd Line: 15
Info (10041): Inferred latch for "LS7[2]" at ID_stage.vhd(15) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_stage.vhd Line: 15
Info (10041): Inferred latch for "LS7[3]" at ID_stage.vhd(15) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_stage.vhd Line: 15
Info (10041): Inferred latch for "LS7[4]" at ID_stage.vhd(15) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_stage.vhd Line: 15
Info (10041): Inferred latch for "LS7[5]" at ID_stage.vhd(15) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_stage.vhd Line: 15
Info (10041): Inferred latch for "LS7[6]" at ID_stage.vhd(15) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_stage.vhd Line: 15
Info (10041): Inferred latch for "LS7[7]" at ID_stage.vhd(15) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_stage.vhd Line: 15
Info (10041): Inferred latch for "LS7[8]" at ID_stage.vhd(15) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_stage.vhd Line: 15
Info (10041): Inferred latch for "LS7[9]" at ID_stage.vhd(15) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_stage.vhd Line: 15
Info (10041): Inferred latch for "LS7[10]" at ID_stage.vhd(15) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_stage.vhd Line: 15
Info (10041): Inferred latch for "LS7[11]" at ID_stage.vhd(15) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_stage.vhd Line: 15
Info (10041): Inferred latch for "LS7[12]" at ID_stage.vhd(15) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_stage.vhd Line: 15
Info (10041): Inferred latch for "LS7[13]" at ID_stage.vhd(15) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_stage.vhd Line: 15
Info (10041): Inferred latch for "LS7[14]" at ID_stage.vhd(15) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_stage.vhd Line: 15
Info (10041): Inferred latch for "LS7[15]" at ID_stage.vhd(15) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_stage.vhd Line: 15
Info (12128): Elaborating entity "ID_RR" for hierarchy "Top_Level_Entity:TLE|ID_RR:IDRR" File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/Top_Level_Entity.vhd Line: 229
Warning (10631): VHDL Process Statement warning at ID_RR.vhd(23): inferring latch(es) for signal or variable "PC", which holds its previous value in one or more paths through the process File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_RR.vhd Line: 23
Warning (10631): VHDL Process Statement warning at ID_RR.vhd(23): inferring latch(es) for signal or variable "SE10", which holds its previous value in one or more paths through the process File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_RR.vhd Line: 23
Warning (10631): VHDL Process Statement warning at ID_RR.vhd(23): inferring latch(es) for signal or variable "SE7", which holds its previous value in one or more paths through the process File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_RR.vhd Line: 23
Warning (10631): VHDL Process Statement warning at ID_RR.vhd(23): inferring latch(es) for signal or variable "LS7", which holds its previous value in one or more paths through the process File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_RR.vhd Line: 23
Warning (10631): VHDL Process Statement warning at ID_RR.vhd(23): inferring latch(es) for signal or variable "PCn", which holds its previous value in one or more paths through the process File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_RR.vhd Line: 23
Warning (10631): VHDL Process Statement warning at ID_RR.vhd(23): inferring latch(es) for signal or variable "OP", which holds its previous value in one or more paths through the process File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_RR.vhd Line: 23
Warning (10631): VHDL Process Statement warning at ID_RR.vhd(23): inferring latch(es) for signal or variable "D119", which holds its previous value in one or more paths through the process File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_RR.vhd Line: 23
Warning (10631): VHDL Process Statement warning at ID_RR.vhd(23): inferring latch(es) for signal or variable "D86", which holds its previous value in one or more paths through the process File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_RR.vhd Line: 23
Warning (10631): VHDL Process Statement warning at ID_RR.vhd(23): inferring latch(es) for signal or variable "D70", which holds its previous value in one or more paths through the process File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_RR.vhd Line: 23
Info (10041): Inferred latch for "D70[0]" at ID_RR.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_RR.vhd Line: 23
Info (10041): Inferred latch for "D70[1]" at ID_RR.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_RR.vhd Line: 23
Info (10041): Inferred latch for "D70[2]" at ID_RR.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_RR.vhd Line: 23
Info (10041): Inferred latch for "D70[3]" at ID_RR.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_RR.vhd Line: 23
Info (10041): Inferred latch for "D70[4]" at ID_RR.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_RR.vhd Line: 23
Info (10041): Inferred latch for "D70[5]" at ID_RR.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_RR.vhd Line: 23
Info (10041): Inferred latch for "D70[6]" at ID_RR.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_RR.vhd Line: 23
Info (10041): Inferred latch for "D70[7]" at ID_RR.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_RR.vhd Line: 23
Info (10041): Inferred latch for "D86[0]" at ID_RR.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_RR.vhd Line: 23
Info (10041): Inferred latch for "D86[1]" at ID_RR.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_RR.vhd Line: 23
Info (10041): Inferred latch for "D86[2]" at ID_RR.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_RR.vhd Line: 23
Info (10041): Inferred latch for "D119[0]" at ID_RR.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_RR.vhd Line: 23
Info (10041): Inferred latch for "D119[1]" at ID_RR.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_RR.vhd Line: 23
Info (10041): Inferred latch for "D119[2]" at ID_RR.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_RR.vhd Line: 23
Info (10041): Inferred latch for "OP[0]" at ID_RR.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_RR.vhd Line: 23
Info (10041): Inferred latch for "OP[1]" at ID_RR.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_RR.vhd Line: 23
Info (10041): Inferred latch for "OP[2]" at ID_RR.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_RR.vhd Line: 23
Info (10041): Inferred latch for "OP[3]" at ID_RR.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_RR.vhd Line: 23
Info (10041): Inferred latch for "PCn[0]" at ID_RR.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_RR.vhd Line: 23
Info (10041): Inferred latch for "PCn[1]" at ID_RR.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_RR.vhd Line: 23
Info (10041): Inferred latch for "PCn[2]" at ID_RR.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_RR.vhd Line: 23
Info (10041): Inferred latch for "PCn[3]" at ID_RR.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_RR.vhd Line: 23
Info (10041): Inferred latch for "PCn[4]" at ID_RR.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_RR.vhd Line: 23
Info (10041): Inferred latch for "PCn[5]" at ID_RR.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_RR.vhd Line: 23
Info (10041): Inferred latch for "PCn[6]" at ID_RR.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_RR.vhd Line: 23
Info (10041): Inferred latch for "PCn[7]" at ID_RR.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_RR.vhd Line: 23
Info (10041): Inferred latch for "PCn[8]" at ID_RR.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_RR.vhd Line: 23
Info (10041): Inferred latch for "PCn[9]" at ID_RR.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_RR.vhd Line: 23
Info (10041): Inferred latch for "PCn[10]" at ID_RR.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_RR.vhd Line: 23
Info (10041): Inferred latch for "PCn[11]" at ID_RR.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_RR.vhd Line: 23
Info (10041): Inferred latch for "PCn[12]" at ID_RR.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_RR.vhd Line: 23
Info (10041): Inferred latch for "PCn[13]" at ID_RR.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_RR.vhd Line: 23
Info (10041): Inferred latch for "PCn[14]" at ID_RR.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_RR.vhd Line: 23
Info (10041): Inferred latch for "PCn[15]" at ID_RR.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_RR.vhd Line: 23
Info (10041): Inferred latch for "LS7[0]" at ID_RR.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_RR.vhd Line: 23
Info (10041): Inferred latch for "LS7[1]" at ID_RR.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_RR.vhd Line: 23
Info (10041): Inferred latch for "LS7[2]" at ID_RR.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_RR.vhd Line: 23
Info (10041): Inferred latch for "LS7[3]" at ID_RR.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_RR.vhd Line: 23
Info (10041): Inferred latch for "LS7[4]" at ID_RR.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_RR.vhd Line: 23
Info (10041): Inferred latch for "LS7[5]" at ID_RR.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_RR.vhd Line: 23
Info (10041): Inferred latch for "LS7[6]" at ID_RR.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_RR.vhd Line: 23
Info (10041): Inferred latch for "LS7[7]" at ID_RR.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_RR.vhd Line: 23
Info (10041): Inferred latch for "LS7[8]" at ID_RR.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_RR.vhd Line: 23
Info (10041): Inferred latch for "LS7[9]" at ID_RR.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_RR.vhd Line: 23
Info (10041): Inferred latch for "LS7[10]" at ID_RR.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_RR.vhd Line: 23
Info (10041): Inferred latch for "LS7[11]" at ID_RR.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_RR.vhd Line: 23
Info (10041): Inferred latch for "LS7[12]" at ID_RR.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_RR.vhd Line: 23
Info (10041): Inferred latch for "LS7[13]" at ID_RR.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_RR.vhd Line: 23
Info (10041): Inferred latch for "LS7[14]" at ID_RR.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_RR.vhd Line: 23
Info (10041): Inferred latch for "LS7[15]" at ID_RR.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_RR.vhd Line: 23
Info (10041): Inferred latch for "SE7[0]" at ID_RR.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_RR.vhd Line: 23
Info (10041): Inferred latch for "SE7[1]" at ID_RR.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_RR.vhd Line: 23
Info (10041): Inferred latch for "SE7[2]" at ID_RR.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_RR.vhd Line: 23
Info (10041): Inferred latch for "SE7[3]" at ID_RR.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_RR.vhd Line: 23
Info (10041): Inferred latch for "SE7[4]" at ID_RR.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_RR.vhd Line: 23
Info (10041): Inferred latch for "SE7[5]" at ID_RR.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_RR.vhd Line: 23
Info (10041): Inferred latch for "SE7[6]" at ID_RR.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_RR.vhd Line: 23
Info (10041): Inferred latch for "SE7[7]" at ID_RR.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_RR.vhd Line: 23
Info (10041): Inferred latch for "SE7[8]" at ID_RR.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_RR.vhd Line: 23
Info (10041): Inferred latch for "SE7[9]" at ID_RR.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_RR.vhd Line: 23
Info (10041): Inferred latch for "SE7[10]" at ID_RR.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_RR.vhd Line: 23
Info (10041): Inferred latch for "SE7[11]" at ID_RR.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_RR.vhd Line: 23
Info (10041): Inferred latch for "SE7[12]" at ID_RR.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_RR.vhd Line: 23
Info (10041): Inferred latch for "SE7[13]" at ID_RR.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_RR.vhd Line: 23
Info (10041): Inferred latch for "SE7[14]" at ID_RR.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_RR.vhd Line: 23
Info (10041): Inferred latch for "SE7[15]" at ID_RR.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_RR.vhd Line: 23
Info (10041): Inferred latch for "SE10[0]" at ID_RR.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_RR.vhd Line: 23
Info (10041): Inferred latch for "SE10[1]" at ID_RR.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_RR.vhd Line: 23
Info (10041): Inferred latch for "SE10[2]" at ID_RR.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_RR.vhd Line: 23
Info (10041): Inferred latch for "SE10[3]" at ID_RR.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_RR.vhd Line: 23
Info (10041): Inferred latch for "SE10[4]" at ID_RR.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_RR.vhd Line: 23
Info (10041): Inferred latch for "SE10[5]" at ID_RR.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_RR.vhd Line: 23
Info (10041): Inferred latch for "SE10[6]" at ID_RR.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_RR.vhd Line: 23
Info (10041): Inferred latch for "SE10[7]" at ID_RR.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_RR.vhd Line: 23
Info (10041): Inferred latch for "SE10[8]" at ID_RR.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_RR.vhd Line: 23
Info (10041): Inferred latch for "SE10[9]" at ID_RR.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_RR.vhd Line: 23
Info (10041): Inferred latch for "SE10[10]" at ID_RR.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_RR.vhd Line: 23
Info (10041): Inferred latch for "SE10[11]" at ID_RR.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_RR.vhd Line: 23
Info (10041): Inferred latch for "SE10[12]" at ID_RR.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_RR.vhd Line: 23
Info (10041): Inferred latch for "SE10[13]" at ID_RR.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_RR.vhd Line: 23
Info (10041): Inferred latch for "SE10[14]" at ID_RR.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_RR.vhd Line: 23
Info (10041): Inferred latch for "SE10[15]" at ID_RR.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_RR.vhd Line: 23
Info (10041): Inferred latch for "PC[0]" at ID_RR.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_RR.vhd Line: 23
Info (10041): Inferred latch for "PC[1]" at ID_RR.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_RR.vhd Line: 23
Info (10041): Inferred latch for "PC[2]" at ID_RR.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_RR.vhd Line: 23
Info (10041): Inferred latch for "PC[3]" at ID_RR.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_RR.vhd Line: 23
Info (10041): Inferred latch for "PC[4]" at ID_RR.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_RR.vhd Line: 23
Info (10041): Inferred latch for "PC[5]" at ID_RR.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_RR.vhd Line: 23
Info (10041): Inferred latch for "PC[6]" at ID_RR.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_RR.vhd Line: 23
Info (10041): Inferred latch for "PC[7]" at ID_RR.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_RR.vhd Line: 23
Info (10041): Inferred latch for "PC[8]" at ID_RR.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_RR.vhd Line: 23
Info (10041): Inferred latch for "PC[9]" at ID_RR.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_RR.vhd Line: 23
Info (10041): Inferred latch for "PC[10]" at ID_RR.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_RR.vhd Line: 23
Info (10041): Inferred latch for "PC[11]" at ID_RR.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_RR.vhd Line: 23
Info (10041): Inferred latch for "PC[12]" at ID_RR.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_RR.vhd Line: 23
Info (10041): Inferred latch for "PC[13]" at ID_RR.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_RR.vhd Line: 23
Info (10041): Inferred latch for "PC[14]" at ID_RR.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_RR.vhd Line: 23
Info (10041): Inferred latch for "PC[15]" at ID_RR.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ID_RR.vhd Line: 23
Info (12128): Elaborating entity "RR_stage" for hierarchy "Top_Level_Entity:TLE|RR_stage:RRstage" File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/Top_Level_Entity.vhd Line: 234
Warning (10492): VHDL Process Statement warning at RR_stage.vhd(48): signal "A3_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_stage.vhd Line: 48
Warning (10492): VHDL Process Statement warning at RR_stage.vhd(51): signal "A3_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_stage.vhd Line: 51
Warning (10492): VHDL Process Statement warning at RR_stage.vhd(54): signal "LM_SM_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_stage.vhd Line: 54
Warning (10492): VHDL Process Statement warning at RR_stage.vhd(56): signal "A3_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_stage.vhd Line: 56
Warning (10631): VHDL Process Statement warning at RR_stage.vhd(36): inferring latch(es) for signal or variable "sig_A1", which holds its previous value in one or more paths through the process File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_stage.vhd Line: 36
Warning (10631): VHDL Process Statement warning at RR_stage.vhd(36): inferring latch(es) for signal or variable "sig_A2", which holds its previous value in one or more paths through the process File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_stage.vhd Line: 36
Warning (10492): VHDL Process Statement warning at RR_stage.vhd(73): signal "LM_SM_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_stage.vhd Line: 73
Warning (10492): VHDL Process Statement warning at RR_stage.vhd(87): signal "OP_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_stage.vhd Line: 87
Warning (10631): VHDL Process Statement warning at RR_stage.vhd(60): inferring latch(es) for signal or variable "sig_RF_A1", which holds its previous value in one or more paths through the process File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_stage.vhd Line: 60
Warning (10631): VHDL Process Statement warning at RR_stage.vhd(60): inferring latch(es) for signal or variable "sig_RF_A2", which holds its previous value in one or more paths through the process File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_stage.vhd Line: 60
Warning (10631): VHDL Process Statement warning at RR_stage.vhd(60): inferring latch(es) for signal or variable "sig_RF_A3", which holds its previous value in one or more paths through the process File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_stage.vhd Line: 60
Warning (10631): VHDL Process Statement warning at RR_stage.vhd(60): inferring latch(es) for signal or variable "LS7_out", which holds its previous value in one or more paths through the process File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_stage.vhd Line: 60
Warning (10631): VHDL Process Statement warning at RR_stage.vhd(60): inferring latch(es) for signal or variable "SE7_out", which holds its previous value in one or more paths through the process File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_stage.vhd Line: 60
Warning (10631): VHDL Process Statement warning at RR_stage.vhd(60): inferring latch(es) for signal or variable "SE10_out", which holds its previous value in one or more paths through the process File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_stage.vhd Line: 60
Warning (10631): VHDL Process Statement warning at RR_stage.vhd(60): inferring latch(es) for signal or variable "OP_out", which holds its previous value in one or more paths through the process File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_stage.vhd Line: 60
Warning (10631): VHDL Process Statement warning at RR_stage.vhd(60): inferring latch(es) for signal or variable "Flags", which holds its previous value in one or more paths through the process File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_stage.vhd Line: 60
Warning (10631): VHDL Process Statement warning at RR_stage.vhd(60): inferring latch(es) for signal or variable "D113", which holds its previous value in one or more paths through the process File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_stage.vhd Line: 60
Warning (10631): VHDL Process Statement warning at RR_stage.vhd(60): inferring latch(es) for signal or variable "PC_out", which holds its previous value in one or more paths through the process File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_stage.vhd Line: 60
Warning (10631): VHDL Process Statement warning at RR_stage.vhd(60): inferring latch(es) for signal or variable "PCn_out", which holds its previous value in one or more paths through the process File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_stage.vhd Line: 60
Info (10041): Inferred latch for "PCn_out[0]" at RR_stage.vhd(60) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_stage.vhd Line: 60
Info (10041): Inferred latch for "PCn_out[1]" at RR_stage.vhd(60) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_stage.vhd Line: 60
Info (10041): Inferred latch for "PCn_out[2]" at RR_stage.vhd(60) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_stage.vhd Line: 60
Info (10041): Inferred latch for "PCn_out[3]" at RR_stage.vhd(60) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_stage.vhd Line: 60
Info (10041): Inferred latch for "PCn_out[4]" at RR_stage.vhd(60) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_stage.vhd Line: 60
Info (10041): Inferred latch for "PCn_out[5]" at RR_stage.vhd(60) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_stage.vhd Line: 60
Info (10041): Inferred latch for "PCn_out[6]" at RR_stage.vhd(60) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_stage.vhd Line: 60
Info (10041): Inferred latch for "PCn_out[7]" at RR_stage.vhd(60) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_stage.vhd Line: 60
Info (10041): Inferred latch for "PCn_out[8]" at RR_stage.vhd(60) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_stage.vhd Line: 60
Info (10041): Inferred latch for "PCn_out[9]" at RR_stage.vhd(60) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_stage.vhd Line: 60
Info (10041): Inferred latch for "PCn_out[10]" at RR_stage.vhd(60) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_stage.vhd Line: 60
Info (10041): Inferred latch for "PCn_out[11]" at RR_stage.vhd(60) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_stage.vhd Line: 60
Info (10041): Inferred latch for "PCn_out[12]" at RR_stage.vhd(60) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_stage.vhd Line: 60
Info (10041): Inferred latch for "PCn_out[13]" at RR_stage.vhd(60) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_stage.vhd Line: 60
Info (10041): Inferred latch for "PCn_out[14]" at RR_stage.vhd(60) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_stage.vhd Line: 60
Info (10041): Inferred latch for "PCn_out[15]" at RR_stage.vhd(60) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_stage.vhd Line: 60
Info (10041): Inferred latch for "PC_out[0]" at RR_stage.vhd(60) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_stage.vhd Line: 60
Info (10041): Inferred latch for "PC_out[1]" at RR_stage.vhd(60) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_stage.vhd Line: 60
Info (10041): Inferred latch for "PC_out[2]" at RR_stage.vhd(60) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_stage.vhd Line: 60
Info (10041): Inferred latch for "PC_out[3]" at RR_stage.vhd(60) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_stage.vhd Line: 60
Info (10041): Inferred latch for "PC_out[4]" at RR_stage.vhd(60) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_stage.vhd Line: 60
Info (10041): Inferred latch for "PC_out[5]" at RR_stage.vhd(60) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_stage.vhd Line: 60
Info (10041): Inferred latch for "PC_out[6]" at RR_stage.vhd(60) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_stage.vhd Line: 60
Info (10041): Inferred latch for "PC_out[7]" at RR_stage.vhd(60) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_stage.vhd Line: 60
Info (10041): Inferred latch for "PC_out[8]" at RR_stage.vhd(60) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_stage.vhd Line: 60
Info (10041): Inferred latch for "PC_out[9]" at RR_stage.vhd(60) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_stage.vhd Line: 60
Info (10041): Inferred latch for "PC_out[10]" at RR_stage.vhd(60) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_stage.vhd Line: 60
Info (10041): Inferred latch for "PC_out[11]" at RR_stage.vhd(60) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_stage.vhd Line: 60
Info (10041): Inferred latch for "PC_out[12]" at RR_stage.vhd(60) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_stage.vhd Line: 60
Info (10041): Inferred latch for "PC_out[13]" at RR_stage.vhd(60) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_stage.vhd Line: 60
Info (10041): Inferred latch for "PC_out[14]" at RR_stage.vhd(60) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_stage.vhd Line: 60
Info (10041): Inferred latch for "PC_out[15]" at RR_stage.vhd(60) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_stage.vhd Line: 60
Info (10041): Inferred latch for "D113[0]" at RR_stage.vhd(60) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_stage.vhd Line: 60
Info (10041): Inferred latch for "D113[1]" at RR_stage.vhd(60) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_stage.vhd Line: 60
Info (10041): Inferred latch for "D113[2]" at RR_stage.vhd(60) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_stage.vhd Line: 60
Info (10041): Inferred latch for "D113[3]" at RR_stage.vhd(60) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_stage.vhd Line: 60
Info (10041): Inferred latch for "D113[4]" at RR_stage.vhd(60) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_stage.vhd Line: 60
Info (10041): Inferred latch for "D113[5]" at RR_stage.vhd(60) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_stage.vhd Line: 60
Info (10041): Inferred latch for "D113[6]" at RR_stage.vhd(60) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_stage.vhd Line: 60
Info (10041): Inferred latch for "D113[7]" at RR_stage.vhd(60) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_stage.vhd Line: 60
Info (10041): Inferred latch for "D113[8]" at RR_stage.vhd(60) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_stage.vhd Line: 60
Info (10041): Inferred latch for "Flags[0]" at RR_stage.vhd(60) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_stage.vhd Line: 60
Info (10041): Inferred latch for "Flags[1]" at RR_stage.vhd(60) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_stage.vhd Line: 60
Info (10041): Inferred latch for "OP_out[0]" at RR_stage.vhd(60) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_stage.vhd Line: 60
Info (10041): Inferred latch for "OP_out[1]" at RR_stage.vhd(60) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_stage.vhd Line: 60
Info (10041): Inferred latch for "OP_out[2]" at RR_stage.vhd(60) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_stage.vhd Line: 60
Info (10041): Inferred latch for "OP_out[3]" at RR_stage.vhd(60) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_stage.vhd Line: 60
Info (10041): Inferred latch for "SE10_out[0]" at RR_stage.vhd(60) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_stage.vhd Line: 60
Info (10041): Inferred latch for "SE10_out[1]" at RR_stage.vhd(60) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_stage.vhd Line: 60
Info (10041): Inferred latch for "SE10_out[2]" at RR_stage.vhd(60) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_stage.vhd Line: 60
Info (10041): Inferred latch for "SE10_out[3]" at RR_stage.vhd(60) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_stage.vhd Line: 60
Info (10041): Inferred latch for "SE10_out[4]" at RR_stage.vhd(60) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_stage.vhd Line: 60
Info (10041): Inferred latch for "SE10_out[5]" at RR_stage.vhd(60) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_stage.vhd Line: 60
Info (10041): Inferred latch for "SE10_out[6]" at RR_stage.vhd(60) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_stage.vhd Line: 60
Info (10041): Inferred latch for "SE10_out[7]" at RR_stage.vhd(60) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_stage.vhd Line: 60
Info (10041): Inferred latch for "SE10_out[8]" at RR_stage.vhd(60) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_stage.vhd Line: 60
Info (10041): Inferred latch for "SE10_out[9]" at RR_stage.vhd(60) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_stage.vhd Line: 60
Info (10041): Inferred latch for "SE10_out[10]" at RR_stage.vhd(60) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_stage.vhd Line: 60
Info (10041): Inferred latch for "SE10_out[11]" at RR_stage.vhd(60) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_stage.vhd Line: 60
Info (10041): Inferred latch for "SE10_out[12]" at RR_stage.vhd(60) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_stage.vhd Line: 60
Info (10041): Inferred latch for "SE10_out[13]" at RR_stage.vhd(60) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_stage.vhd Line: 60
Info (10041): Inferred latch for "SE10_out[14]" at RR_stage.vhd(60) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_stage.vhd Line: 60
Info (10041): Inferred latch for "SE10_out[15]" at RR_stage.vhd(60) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_stage.vhd Line: 60
Info (10041): Inferred latch for "SE7_out[0]" at RR_stage.vhd(60) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_stage.vhd Line: 60
Info (10041): Inferred latch for "SE7_out[1]" at RR_stage.vhd(60) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_stage.vhd Line: 60
Info (10041): Inferred latch for "SE7_out[2]" at RR_stage.vhd(60) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_stage.vhd Line: 60
Info (10041): Inferred latch for "SE7_out[3]" at RR_stage.vhd(60) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_stage.vhd Line: 60
Info (10041): Inferred latch for "SE7_out[4]" at RR_stage.vhd(60) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_stage.vhd Line: 60
Info (10041): Inferred latch for "SE7_out[5]" at RR_stage.vhd(60) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_stage.vhd Line: 60
Info (10041): Inferred latch for "SE7_out[6]" at RR_stage.vhd(60) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_stage.vhd Line: 60
Info (10041): Inferred latch for "SE7_out[7]" at RR_stage.vhd(60) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_stage.vhd Line: 60
Info (10041): Inferred latch for "SE7_out[8]" at RR_stage.vhd(60) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_stage.vhd Line: 60
Info (10041): Inferred latch for "SE7_out[9]" at RR_stage.vhd(60) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_stage.vhd Line: 60
Info (10041): Inferred latch for "SE7_out[10]" at RR_stage.vhd(60) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_stage.vhd Line: 60
Info (10041): Inferred latch for "SE7_out[11]" at RR_stage.vhd(60) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_stage.vhd Line: 60
Info (10041): Inferred latch for "SE7_out[12]" at RR_stage.vhd(60) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_stage.vhd Line: 60
Info (10041): Inferred latch for "SE7_out[13]" at RR_stage.vhd(60) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_stage.vhd Line: 60
Info (10041): Inferred latch for "SE7_out[14]" at RR_stage.vhd(60) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_stage.vhd Line: 60
Info (10041): Inferred latch for "SE7_out[15]" at RR_stage.vhd(60) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_stage.vhd Line: 60
Info (10041): Inferred latch for "LS7_out[0]" at RR_stage.vhd(60) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_stage.vhd Line: 60
Info (10041): Inferred latch for "LS7_out[1]" at RR_stage.vhd(60) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_stage.vhd Line: 60
Info (10041): Inferred latch for "LS7_out[2]" at RR_stage.vhd(60) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_stage.vhd Line: 60
Info (10041): Inferred latch for "LS7_out[3]" at RR_stage.vhd(60) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_stage.vhd Line: 60
Info (10041): Inferred latch for "LS7_out[4]" at RR_stage.vhd(60) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_stage.vhd Line: 60
Info (10041): Inferred latch for "LS7_out[5]" at RR_stage.vhd(60) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_stage.vhd Line: 60
Info (10041): Inferred latch for "LS7_out[6]" at RR_stage.vhd(60) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_stage.vhd Line: 60
Info (10041): Inferred latch for "LS7_out[7]" at RR_stage.vhd(60) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_stage.vhd Line: 60
Info (10041): Inferred latch for "LS7_out[8]" at RR_stage.vhd(60) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_stage.vhd Line: 60
Info (10041): Inferred latch for "LS7_out[9]" at RR_stage.vhd(60) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_stage.vhd Line: 60
Info (10041): Inferred latch for "LS7_out[10]" at RR_stage.vhd(60) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_stage.vhd Line: 60
Info (10041): Inferred latch for "LS7_out[11]" at RR_stage.vhd(60) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_stage.vhd Line: 60
Info (10041): Inferred latch for "LS7_out[12]" at RR_stage.vhd(60) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_stage.vhd Line: 60
Info (10041): Inferred latch for "LS7_out[13]" at RR_stage.vhd(60) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_stage.vhd Line: 60
Info (10041): Inferred latch for "LS7_out[14]" at RR_stage.vhd(60) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_stage.vhd Line: 60
Info (10041): Inferred latch for "LS7_out[15]" at RR_stage.vhd(60) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_stage.vhd Line: 60
Info (10041): Inferred latch for "sig_RF_A3[0]" at RR_stage.vhd(60) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_stage.vhd Line: 60
Info (10041): Inferred latch for "sig_RF_A3[1]" at RR_stage.vhd(60) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_stage.vhd Line: 60
Info (10041): Inferred latch for "sig_RF_A3[2]" at RR_stage.vhd(60) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_stage.vhd Line: 60
Info (10041): Inferred latch for "sig_RF_A2[0]" at RR_stage.vhd(60) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_stage.vhd Line: 60
Info (10041): Inferred latch for "sig_RF_A2[1]" at RR_stage.vhd(60) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_stage.vhd Line: 60
Info (10041): Inferred latch for "sig_RF_A2[2]" at RR_stage.vhd(60) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_stage.vhd Line: 60
Info (10041): Inferred latch for "sig_RF_A1[0]" at RR_stage.vhd(60) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_stage.vhd Line: 60
Info (10041): Inferred latch for "sig_RF_A1[1]" at RR_stage.vhd(60) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_stage.vhd Line: 60
Info (10041): Inferred latch for "sig_RF_A1[2]" at RR_stage.vhd(60) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_stage.vhd Line: 60
Info (10041): Inferred latch for "sig_A2[0]" at RR_stage.vhd(36) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_stage.vhd Line: 36
Info (10041): Inferred latch for "sig_A2[1]" at RR_stage.vhd(36) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_stage.vhd Line: 36
Info (10041): Inferred latch for "sig_A1" at RR_stage.vhd(36) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_stage.vhd Line: 36
Info (12128): Elaborating entity "RF" for hierarchy "Top_Level_Entity:TLE|RR_stage:RRstage|RF:RegFile" File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_stage.vhd Line: 34
Info (12128): Elaborating entity "mux8" for hierarchy "Top_Level_Entity:TLE|RR_stage:RRstage|RF:RegFile|mux8:m0" File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/Reg_File.vhd Line: 20
Info (12128): Elaborating entity "RR_EXE" for hierarchy "Top_Level_Entity:TLE|RR_EXE:RREXE" File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/Top_Level_Entity.vhd Line: 238
Warning (10631): VHDL Process Statement warning at RR_EXE.vhd(23): inferring latch(es) for signal or variable "SE10", which holds its previous value in one or more paths through the process File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_EXE.vhd Line: 23
Warning (10631): VHDL Process Statement warning at RR_EXE.vhd(23): inferring latch(es) for signal or variable "SE7", which holds its previous value in one or more paths through the process File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_EXE.vhd Line: 23
Warning (10631): VHDL Process Statement warning at RR_EXE.vhd(23): inferring latch(es) for signal or variable "LS7", which holds its previous value in one or more paths through the process File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_EXE.vhd Line: 23
Warning (10631): VHDL Process Statement warning at RR_EXE.vhd(23): inferring latch(es) for signal or variable "D1", which holds its previous value in one or more paths through the process File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_EXE.vhd Line: 23
Warning (10631): VHDL Process Statement warning at RR_EXE.vhd(23): inferring latch(es) for signal or variable "D2", which holds its previous value in one or more paths through the process File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_EXE.vhd Line: 23
Warning (10631): VHDL Process Statement warning at RR_EXE.vhd(23): inferring latch(es) for signal or variable "PC", which holds its previous value in one or more paths through the process File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_EXE.vhd Line: 23
Warning (10631): VHDL Process Statement warning at RR_EXE.vhd(23): inferring latch(es) for signal or variable "PCn", which holds its previous value in one or more paths through the process File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_EXE.vhd Line: 23
Warning (10631): VHDL Process Statement warning at RR_EXE.vhd(23): inferring latch(es) for signal or variable "OP", which holds its previous value in one or more paths through the process File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_EXE.vhd Line: 23
Warning (10631): VHDL Process Statement warning at RR_EXE.vhd(23): inferring latch(es) for signal or variable "flag", which holds its previous value in one or more paths through the process File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_EXE.vhd Line: 23
Warning (10631): VHDL Process Statement warning at RR_EXE.vhd(23): inferring latch(es) for signal or variable "D113", which holds its previous value in one or more paths through the process File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_EXE.vhd Line: 23
Info (10041): Inferred latch for "D113[0]" at RR_EXE.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_EXE.vhd Line: 23
Info (10041): Inferred latch for "D113[1]" at RR_EXE.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_EXE.vhd Line: 23
Info (10041): Inferred latch for "D113[2]" at RR_EXE.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_EXE.vhd Line: 23
Info (10041): Inferred latch for "D113[3]" at RR_EXE.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_EXE.vhd Line: 23
Info (10041): Inferred latch for "D113[4]" at RR_EXE.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_EXE.vhd Line: 23
Info (10041): Inferred latch for "D113[5]" at RR_EXE.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_EXE.vhd Line: 23
Info (10041): Inferred latch for "D113[6]" at RR_EXE.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_EXE.vhd Line: 23
Info (10041): Inferred latch for "D113[7]" at RR_EXE.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_EXE.vhd Line: 23
Info (10041): Inferred latch for "D113[8]" at RR_EXE.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_EXE.vhd Line: 23
Info (10041): Inferred latch for "flag[0]" at RR_EXE.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_EXE.vhd Line: 23
Info (10041): Inferred latch for "flag[1]" at RR_EXE.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_EXE.vhd Line: 23
Info (10041): Inferred latch for "OP[0]" at RR_EXE.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_EXE.vhd Line: 23
Info (10041): Inferred latch for "OP[1]" at RR_EXE.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_EXE.vhd Line: 23
Info (10041): Inferred latch for "OP[2]" at RR_EXE.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_EXE.vhd Line: 23
Info (10041): Inferred latch for "OP[3]" at RR_EXE.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_EXE.vhd Line: 23
Info (10041): Inferred latch for "PCn[0]" at RR_EXE.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_EXE.vhd Line: 23
Info (10041): Inferred latch for "PCn[1]" at RR_EXE.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_EXE.vhd Line: 23
Info (10041): Inferred latch for "PCn[2]" at RR_EXE.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_EXE.vhd Line: 23
Info (10041): Inferred latch for "PCn[3]" at RR_EXE.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_EXE.vhd Line: 23
Info (10041): Inferred latch for "PCn[4]" at RR_EXE.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_EXE.vhd Line: 23
Info (10041): Inferred latch for "PCn[5]" at RR_EXE.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_EXE.vhd Line: 23
Info (10041): Inferred latch for "PCn[6]" at RR_EXE.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_EXE.vhd Line: 23
Info (10041): Inferred latch for "PCn[7]" at RR_EXE.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_EXE.vhd Line: 23
Info (10041): Inferred latch for "PCn[8]" at RR_EXE.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_EXE.vhd Line: 23
Info (10041): Inferred latch for "PCn[9]" at RR_EXE.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_EXE.vhd Line: 23
Info (10041): Inferred latch for "PCn[10]" at RR_EXE.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_EXE.vhd Line: 23
Info (10041): Inferred latch for "PCn[11]" at RR_EXE.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_EXE.vhd Line: 23
Info (10041): Inferred latch for "PCn[12]" at RR_EXE.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_EXE.vhd Line: 23
Info (10041): Inferred latch for "PCn[13]" at RR_EXE.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_EXE.vhd Line: 23
Info (10041): Inferred latch for "PCn[14]" at RR_EXE.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_EXE.vhd Line: 23
Info (10041): Inferred latch for "PCn[15]" at RR_EXE.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_EXE.vhd Line: 23
Info (10041): Inferred latch for "PC[0]" at RR_EXE.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_EXE.vhd Line: 23
Info (10041): Inferred latch for "PC[1]" at RR_EXE.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_EXE.vhd Line: 23
Info (10041): Inferred latch for "PC[2]" at RR_EXE.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_EXE.vhd Line: 23
Info (10041): Inferred latch for "PC[3]" at RR_EXE.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_EXE.vhd Line: 23
Info (10041): Inferred latch for "PC[4]" at RR_EXE.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_EXE.vhd Line: 23
Info (10041): Inferred latch for "PC[5]" at RR_EXE.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_EXE.vhd Line: 23
Info (10041): Inferred latch for "PC[6]" at RR_EXE.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_EXE.vhd Line: 23
Info (10041): Inferred latch for "PC[7]" at RR_EXE.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_EXE.vhd Line: 23
Info (10041): Inferred latch for "PC[8]" at RR_EXE.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_EXE.vhd Line: 23
Info (10041): Inferred latch for "PC[9]" at RR_EXE.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_EXE.vhd Line: 23
Info (10041): Inferred latch for "PC[10]" at RR_EXE.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_EXE.vhd Line: 23
Info (10041): Inferred latch for "PC[11]" at RR_EXE.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_EXE.vhd Line: 23
Info (10041): Inferred latch for "PC[12]" at RR_EXE.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_EXE.vhd Line: 23
Info (10041): Inferred latch for "PC[13]" at RR_EXE.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_EXE.vhd Line: 23
Info (10041): Inferred latch for "PC[14]" at RR_EXE.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_EXE.vhd Line: 23
Info (10041): Inferred latch for "PC[15]" at RR_EXE.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_EXE.vhd Line: 23
Info (10041): Inferred latch for "D2[0]" at RR_EXE.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_EXE.vhd Line: 23
Info (10041): Inferred latch for "D2[1]" at RR_EXE.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_EXE.vhd Line: 23
Info (10041): Inferred latch for "D2[2]" at RR_EXE.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_EXE.vhd Line: 23
Info (10041): Inferred latch for "D2[3]" at RR_EXE.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_EXE.vhd Line: 23
Info (10041): Inferred latch for "D2[4]" at RR_EXE.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_EXE.vhd Line: 23
Info (10041): Inferred latch for "D2[5]" at RR_EXE.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_EXE.vhd Line: 23
Info (10041): Inferred latch for "D2[6]" at RR_EXE.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_EXE.vhd Line: 23
Info (10041): Inferred latch for "D2[7]" at RR_EXE.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_EXE.vhd Line: 23
Info (10041): Inferred latch for "D2[8]" at RR_EXE.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_EXE.vhd Line: 23
Info (10041): Inferred latch for "D2[9]" at RR_EXE.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_EXE.vhd Line: 23
Info (10041): Inferred latch for "D2[10]" at RR_EXE.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_EXE.vhd Line: 23
Info (10041): Inferred latch for "D2[11]" at RR_EXE.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_EXE.vhd Line: 23
Info (10041): Inferred latch for "D2[12]" at RR_EXE.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_EXE.vhd Line: 23
Info (10041): Inferred latch for "D2[13]" at RR_EXE.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_EXE.vhd Line: 23
Info (10041): Inferred latch for "D2[14]" at RR_EXE.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_EXE.vhd Line: 23
Info (10041): Inferred latch for "D2[15]" at RR_EXE.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_EXE.vhd Line: 23
Info (10041): Inferred latch for "D1[0]" at RR_EXE.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_EXE.vhd Line: 23
Info (10041): Inferred latch for "D1[1]" at RR_EXE.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_EXE.vhd Line: 23
Info (10041): Inferred latch for "D1[2]" at RR_EXE.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_EXE.vhd Line: 23
Info (10041): Inferred latch for "D1[3]" at RR_EXE.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_EXE.vhd Line: 23
Info (10041): Inferred latch for "D1[4]" at RR_EXE.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_EXE.vhd Line: 23
Info (10041): Inferred latch for "D1[5]" at RR_EXE.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_EXE.vhd Line: 23
Info (10041): Inferred latch for "D1[6]" at RR_EXE.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_EXE.vhd Line: 23
Info (10041): Inferred latch for "D1[7]" at RR_EXE.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_EXE.vhd Line: 23
Info (10041): Inferred latch for "D1[8]" at RR_EXE.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_EXE.vhd Line: 23
Info (10041): Inferred latch for "D1[9]" at RR_EXE.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_EXE.vhd Line: 23
Info (10041): Inferred latch for "D1[10]" at RR_EXE.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_EXE.vhd Line: 23
Info (10041): Inferred latch for "D1[11]" at RR_EXE.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_EXE.vhd Line: 23
Info (10041): Inferred latch for "D1[12]" at RR_EXE.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_EXE.vhd Line: 23
Info (10041): Inferred latch for "D1[13]" at RR_EXE.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_EXE.vhd Line: 23
Info (10041): Inferred latch for "D1[14]" at RR_EXE.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_EXE.vhd Line: 23
Info (10041): Inferred latch for "D1[15]" at RR_EXE.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_EXE.vhd Line: 23
Info (10041): Inferred latch for "LS7[0]" at RR_EXE.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_EXE.vhd Line: 23
Info (10041): Inferred latch for "LS7[1]" at RR_EXE.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_EXE.vhd Line: 23
Info (10041): Inferred latch for "LS7[2]" at RR_EXE.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_EXE.vhd Line: 23
Info (10041): Inferred latch for "LS7[3]" at RR_EXE.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_EXE.vhd Line: 23
Info (10041): Inferred latch for "LS7[4]" at RR_EXE.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_EXE.vhd Line: 23
Info (10041): Inferred latch for "LS7[5]" at RR_EXE.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_EXE.vhd Line: 23
Info (10041): Inferred latch for "LS7[6]" at RR_EXE.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_EXE.vhd Line: 23
Info (10041): Inferred latch for "LS7[7]" at RR_EXE.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_EXE.vhd Line: 23
Info (10041): Inferred latch for "LS7[8]" at RR_EXE.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_EXE.vhd Line: 23
Info (10041): Inferred latch for "LS7[9]" at RR_EXE.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_EXE.vhd Line: 23
Info (10041): Inferred latch for "LS7[10]" at RR_EXE.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_EXE.vhd Line: 23
Info (10041): Inferred latch for "LS7[11]" at RR_EXE.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_EXE.vhd Line: 23
Info (10041): Inferred latch for "LS7[12]" at RR_EXE.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_EXE.vhd Line: 23
Info (10041): Inferred latch for "LS7[13]" at RR_EXE.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_EXE.vhd Line: 23
Info (10041): Inferred latch for "LS7[14]" at RR_EXE.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_EXE.vhd Line: 23
Info (10041): Inferred latch for "LS7[15]" at RR_EXE.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_EXE.vhd Line: 23
Info (10041): Inferred latch for "SE7[0]" at RR_EXE.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_EXE.vhd Line: 23
Info (10041): Inferred latch for "SE7[1]" at RR_EXE.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_EXE.vhd Line: 23
Info (10041): Inferred latch for "SE7[2]" at RR_EXE.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_EXE.vhd Line: 23
Info (10041): Inferred latch for "SE7[3]" at RR_EXE.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_EXE.vhd Line: 23
Info (10041): Inferred latch for "SE7[4]" at RR_EXE.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_EXE.vhd Line: 23
Info (10041): Inferred latch for "SE7[5]" at RR_EXE.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_EXE.vhd Line: 23
Info (10041): Inferred latch for "SE7[6]" at RR_EXE.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_EXE.vhd Line: 23
Info (10041): Inferred latch for "SE7[7]" at RR_EXE.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_EXE.vhd Line: 23
Info (10041): Inferred latch for "SE7[8]" at RR_EXE.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_EXE.vhd Line: 23
Info (10041): Inferred latch for "SE7[9]" at RR_EXE.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_EXE.vhd Line: 23
Info (10041): Inferred latch for "SE7[10]" at RR_EXE.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_EXE.vhd Line: 23
Info (10041): Inferred latch for "SE7[11]" at RR_EXE.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_EXE.vhd Line: 23
Info (10041): Inferred latch for "SE7[12]" at RR_EXE.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_EXE.vhd Line: 23
Info (10041): Inferred latch for "SE7[13]" at RR_EXE.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_EXE.vhd Line: 23
Info (10041): Inferred latch for "SE7[14]" at RR_EXE.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_EXE.vhd Line: 23
Info (10041): Inferred latch for "SE7[15]" at RR_EXE.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_EXE.vhd Line: 23
Info (10041): Inferred latch for "SE10[0]" at RR_EXE.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_EXE.vhd Line: 23
Info (10041): Inferred latch for "SE10[1]" at RR_EXE.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_EXE.vhd Line: 23
Info (10041): Inferred latch for "SE10[2]" at RR_EXE.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_EXE.vhd Line: 23
Info (10041): Inferred latch for "SE10[3]" at RR_EXE.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_EXE.vhd Line: 23
Info (10041): Inferred latch for "SE10[4]" at RR_EXE.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_EXE.vhd Line: 23
Info (10041): Inferred latch for "SE10[5]" at RR_EXE.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_EXE.vhd Line: 23
Info (10041): Inferred latch for "SE10[6]" at RR_EXE.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_EXE.vhd Line: 23
Info (10041): Inferred latch for "SE10[7]" at RR_EXE.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_EXE.vhd Line: 23
Info (10041): Inferred latch for "SE10[8]" at RR_EXE.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_EXE.vhd Line: 23
Info (10041): Inferred latch for "SE10[9]" at RR_EXE.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_EXE.vhd Line: 23
Info (10041): Inferred latch for "SE10[10]" at RR_EXE.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_EXE.vhd Line: 23
Info (10041): Inferred latch for "SE10[11]" at RR_EXE.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_EXE.vhd Line: 23
Info (10041): Inferred latch for "SE10[12]" at RR_EXE.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_EXE.vhd Line: 23
Info (10041): Inferred latch for "SE10[13]" at RR_EXE.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_EXE.vhd Line: 23
Info (10041): Inferred latch for "SE10[14]" at RR_EXE.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_EXE.vhd Line: 23
Info (10041): Inferred latch for "SE10[15]" at RR_EXE.vhd(23) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/RR_EXE.vhd Line: 23
Info (12128): Elaborating entity "EX_stage" for hierarchy "Top_Level_Entity:TLE|EX_stage:EXstage" File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/Top_Level_Entity.vhd Line: 243
Warning (10541): VHDL Signal Declaration warning at EX_stage.vhd(20): used implicit default value for signal "fc" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 20
Warning (10492): VHDL Process Statement warning at EX_stage.vhd(61): signal "D1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 61
Warning (10492): VHDL Process Statement warning at EX_stage.vhd(61): signal "D2_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 61
Warning (10631): VHDL Process Statement warning at EX_stage.vhd(39): inferring latch(es) for signal or variable "IF_PC_mux", which holds its previous value in one or more paths through the process File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 39
Warning (10631): VHDL Process Statement warning at EX_stage.vhd(39): inferring latch(es) for signal or variable "sig_func", which holds its previous value in one or more paths through the process File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 39
Warning (10492): VHDL Process Statement warning at EX_stage.vhd(86): signal "D1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 86
Warning (10492): VHDL Process Statement warning at EX_stage.vhd(88): signal "PC_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 88
Warning (10492): VHDL Process Statement warning at EX_stage.vhd(90): signal "FU_Data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 90
Warning (10492): VHDL Process Statement warning at EX_stage.vhd(94): signal "D2_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 94
Warning (10492): VHDL Process Statement warning at EX_stage.vhd(96): signal "SE10" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 96
Warning (10492): VHDL Process Statement warning at EX_stage.vhd(98): signal "SE7" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 98
Warning (10492): VHDL Process Statement warning at EX_stage.vhd(100): signal "FU_Data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 100
Warning (10492): VHDL Process Statement warning at EX_stage.vhd(102): signal "alu_o" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 102
Warning (10492): VHDL Process Statement warning at EX_stage.vhd(107): signal "alu_o" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 107
Warning (10492): VHDL Process Statement warning at EX_stage.vhd(108): signal "D2_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 108
Warning (10492): VHDL Process Statement warning at EX_stage.vhd(109): signal "zf" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 109
Warning (10631): VHDL Process Statement warning at EX_stage.vhd(82): inferring latch(es) for signal or variable "alu_a", which holds its previous value in one or more paths through the process File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 82
Warning (10631): VHDL Process Statement warning at EX_stage.vhd(82): inferring latch(es) for signal or variable "alu_b", which holds its previous value in one or more paths through the process File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 82
Warning (10631): VHDL Process Statement warning at EX_stage.vhd(82): inferring latch(es) for signal or variable "to_PC", which holds its previous value in one or more paths through the process File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 82
Warning (10631): VHDL Process Statement warning at EX_stage.vhd(82): inferring latch(es) for signal or variable "LS7_out", which holds its previous value in one or more paths through the process File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 82
Warning (10631): VHDL Process Statement warning at EX_stage.vhd(82): inferring latch(es) for signal or variable "OP_out", which holds its previous value in one or more paths through the process File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 82
Warning (10631): VHDL Process Statement warning at EX_stage.vhd(82): inferring latch(es) for signal or variable "D113_out", which holds its previous value in one or more paths through the process File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 82
Warning (10631): VHDL Process Statement warning at EX_stage.vhd(82): inferring latch(es) for signal or variable "PCn_out", which holds its previous value in one or more paths through the process File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 82
Warning (10631): VHDL Process Statement warning at EX_stage.vhd(82): inferring latch(es) for signal or variable "ALU_out", which holds its previous value in one or more paths through the process File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 82
Warning (10631): VHDL Process Statement warning at EX_stage.vhd(82): inferring latch(es) for signal or variable "D2_out", which holds its previous value in one or more paths through the process File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 82
Warning (10631): VHDL Process Statement warning at EX_stage.vhd(82): inferring latch(es) for signal or variable "hb", which holds its previous value in one or more paths through the process File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 82
Info (10041): Inferred latch for "hb" at EX_stage.vhd(82) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 82
Info (10041): Inferred latch for "D2_out[0]" at EX_stage.vhd(82) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 82
Info (10041): Inferred latch for "D2_out[1]" at EX_stage.vhd(82) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 82
Info (10041): Inferred latch for "D2_out[2]" at EX_stage.vhd(82) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 82
Info (10041): Inferred latch for "D2_out[3]" at EX_stage.vhd(82) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 82
Info (10041): Inferred latch for "D2_out[4]" at EX_stage.vhd(82) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 82
Info (10041): Inferred latch for "D2_out[5]" at EX_stage.vhd(82) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 82
Info (10041): Inferred latch for "D2_out[6]" at EX_stage.vhd(82) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 82
Info (10041): Inferred latch for "D2_out[7]" at EX_stage.vhd(82) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 82
Info (10041): Inferred latch for "D2_out[8]" at EX_stage.vhd(82) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 82
Info (10041): Inferred latch for "D2_out[9]" at EX_stage.vhd(82) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 82
Info (10041): Inferred latch for "D2_out[10]" at EX_stage.vhd(82) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 82
Info (10041): Inferred latch for "D2_out[11]" at EX_stage.vhd(82) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 82
Info (10041): Inferred latch for "D2_out[12]" at EX_stage.vhd(82) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 82
Info (10041): Inferred latch for "D2_out[13]" at EX_stage.vhd(82) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 82
Info (10041): Inferred latch for "D2_out[14]" at EX_stage.vhd(82) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 82
Info (10041): Inferred latch for "D2_out[15]" at EX_stage.vhd(82) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 82
Info (10041): Inferred latch for "ALU_out[0]" at EX_stage.vhd(82) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 82
Info (10041): Inferred latch for "ALU_out[1]" at EX_stage.vhd(82) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 82
Info (10041): Inferred latch for "ALU_out[2]" at EX_stage.vhd(82) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 82
Info (10041): Inferred latch for "ALU_out[3]" at EX_stage.vhd(82) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 82
Info (10041): Inferred latch for "ALU_out[4]" at EX_stage.vhd(82) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 82
Info (10041): Inferred latch for "ALU_out[5]" at EX_stage.vhd(82) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 82
Info (10041): Inferred latch for "ALU_out[6]" at EX_stage.vhd(82) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 82
Info (10041): Inferred latch for "ALU_out[7]" at EX_stage.vhd(82) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 82
Info (10041): Inferred latch for "ALU_out[8]" at EX_stage.vhd(82) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 82
Info (10041): Inferred latch for "ALU_out[9]" at EX_stage.vhd(82) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 82
Info (10041): Inferred latch for "ALU_out[10]" at EX_stage.vhd(82) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 82
Info (10041): Inferred latch for "ALU_out[11]" at EX_stage.vhd(82) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 82
Info (10041): Inferred latch for "ALU_out[12]" at EX_stage.vhd(82) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 82
Info (10041): Inferred latch for "ALU_out[13]" at EX_stage.vhd(82) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 82
Info (10041): Inferred latch for "ALU_out[14]" at EX_stage.vhd(82) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 82
Info (10041): Inferred latch for "ALU_out[15]" at EX_stage.vhd(82) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 82
Info (10041): Inferred latch for "PCn_out[0]" at EX_stage.vhd(82) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 82
Info (10041): Inferred latch for "PCn_out[1]" at EX_stage.vhd(82) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 82
Info (10041): Inferred latch for "PCn_out[2]" at EX_stage.vhd(82) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 82
Info (10041): Inferred latch for "PCn_out[3]" at EX_stage.vhd(82) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 82
Info (10041): Inferred latch for "PCn_out[4]" at EX_stage.vhd(82) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 82
Info (10041): Inferred latch for "PCn_out[5]" at EX_stage.vhd(82) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 82
Info (10041): Inferred latch for "PCn_out[6]" at EX_stage.vhd(82) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 82
Info (10041): Inferred latch for "PCn_out[7]" at EX_stage.vhd(82) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 82
Info (10041): Inferred latch for "PCn_out[8]" at EX_stage.vhd(82) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 82
Info (10041): Inferred latch for "PCn_out[9]" at EX_stage.vhd(82) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 82
Info (10041): Inferred latch for "PCn_out[10]" at EX_stage.vhd(82) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 82
Info (10041): Inferred latch for "PCn_out[11]" at EX_stage.vhd(82) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 82
Info (10041): Inferred latch for "PCn_out[12]" at EX_stage.vhd(82) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 82
Info (10041): Inferred latch for "PCn_out[13]" at EX_stage.vhd(82) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 82
Info (10041): Inferred latch for "PCn_out[14]" at EX_stage.vhd(82) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 82
Info (10041): Inferred latch for "PCn_out[15]" at EX_stage.vhd(82) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 82
Info (10041): Inferred latch for "D113_out[0]" at EX_stage.vhd(82) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 82
Info (10041): Inferred latch for "D113_out[1]" at EX_stage.vhd(82) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 82
Info (10041): Inferred latch for "D113_out[2]" at EX_stage.vhd(82) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 82
Info (10041): Inferred latch for "D113_out[3]" at EX_stage.vhd(82) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 82
Info (10041): Inferred latch for "D113_out[4]" at EX_stage.vhd(82) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 82
Info (10041): Inferred latch for "D113_out[5]" at EX_stage.vhd(82) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 82
Info (10041): Inferred latch for "D113_out[6]" at EX_stage.vhd(82) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 82
Info (10041): Inferred latch for "D113_out[7]" at EX_stage.vhd(82) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 82
Info (10041): Inferred latch for "D113_out[8]" at EX_stage.vhd(82) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 82
Info (10041): Inferred latch for "OP_out[0]" at EX_stage.vhd(82) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 82
Info (10041): Inferred latch for "OP_out[1]" at EX_stage.vhd(82) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 82
Info (10041): Inferred latch for "OP_out[2]" at EX_stage.vhd(82) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 82
Info (10041): Inferred latch for "OP_out[3]" at EX_stage.vhd(82) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 82
Info (10041): Inferred latch for "LS7_out[0]" at EX_stage.vhd(82) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 82
Info (10041): Inferred latch for "LS7_out[1]" at EX_stage.vhd(82) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 82
Info (10041): Inferred latch for "LS7_out[2]" at EX_stage.vhd(82) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 82
Info (10041): Inferred latch for "LS7_out[3]" at EX_stage.vhd(82) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 82
Info (10041): Inferred latch for "LS7_out[4]" at EX_stage.vhd(82) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 82
Info (10041): Inferred latch for "LS7_out[5]" at EX_stage.vhd(82) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 82
Info (10041): Inferred latch for "LS7_out[6]" at EX_stage.vhd(82) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 82
Info (10041): Inferred latch for "LS7_out[7]" at EX_stage.vhd(82) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 82
Info (10041): Inferred latch for "LS7_out[8]" at EX_stage.vhd(82) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 82
Info (10041): Inferred latch for "LS7_out[9]" at EX_stage.vhd(82) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 82
Info (10041): Inferred latch for "LS7_out[10]" at EX_stage.vhd(82) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 82
Info (10041): Inferred latch for "LS7_out[11]" at EX_stage.vhd(82) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 82
Info (10041): Inferred latch for "LS7_out[12]" at EX_stage.vhd(82) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 82
Info (10041): Inferred latch for "LS7_out[13]" at EX_stage.vhd(82) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 82
Info (10041): Inferred latch for "LS7_out[14]" at EX_stage.vhd(82) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 82
Info (10041): Inferred latch for "LS7_out[15]" at EX_stage.vhd(82) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 82
Info (10041): Inferred latch for "to_PC[0]" at EX_stage.vhd(82) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 82
Info (10041): Inferred latch for "to_PC[1]" at EX_stage.vhd(82) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 82
Info (10041): Inferred latch for "to_PC[2]" at EX_stage.vhd(82) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 82
Info (10041): Inferred latch for "to_PC[3]" at EX_stage.vhd(82) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 82
Info (10041): Inferred latch for "to_PC[4]" at EX_stage.vhd(82) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 82
Info (10041): Inferred latch for "to_PC[5]" at EX_stage.vhd(82) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 82
Info (10041): Inferred latch for "to_PC[6]" at EX_stage.vhd(82) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 82
Info (10041): Inferred latch for "to_PC[7]" at EX_stage.vhd(82) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 82
Info (10041): Inferred latch for "to_PC[8]" at EX_stage.vhd(82) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 82
Info (10041): Inferred latch for "to_PC[9]" at EX_stage.vhd(82) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 82
Info (10041): Inferred latch for "to_PC[10]" at EX_stage.vhd(82) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 82
Info (10041): Inferred latch for "to_PC[11]" at EX_stage.vhd(82) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 82
Info (10041): Inferred latch for "to_PC[12]" at EX_stage.vhd(82) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 82
Info (10041): Inferred latch for "to_PC[13]" at EX_stage.vhd(82) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 82
Info (10041): Inferred latch for "to_PC[14]" at EX_stage.vhd(82) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 82
Info (10041): Inferred latch for "to_PC[15]" at EX_stage.vhd(82) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 82
Info (10041): Inferred latch for "alu_b[0]" at EX_stage.vhd(82) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 82
Info (10041): Inferred latch for "alu_b[1]" at EX_stage.vhd(82) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 82
Info (10041): Inferred latch for "alu_b[2]" at EX_stage.vhd(82) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 82
Info (10041): Inferred latch for "alu_b[3]" at EX_stage.vhd(82) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 82
Info (10041): Inferred latch for "alu_b[4]" at EX_stage.vhd(82) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 82
Info (10041): Inferred latch for "alu_b[5]" at EX_stage.vhd(82) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 82
Info (10041): Inferred latch for "alu_b[6]" at EX_stage.vhd(82) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 82
Info (10041): Inferred latch for "alu_b[7]" at EX_stage.vhd(82) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 82
Info (10041): Inferred latch for "alu_b[8]" at EX_stage.vhd(82) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 82
Info (10041): Inferred latch for "alu_b[9]" at EX_stage.vhd(82) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 82
Info (10041): Inferred latch for "alu_b[10]" at EX_stage.vhd(82) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 82
Info (10041): Inferred latch for "alu_b[11]" at EX_stage.vhd(82) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 82
Info (10041): Inferred latch for "alu_b[12]" at EX_stage.vhd(82) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 82
Info (10041): Inferred latch for "alu_b[13]" at EX_stage.vhd(82) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 82
Info (10041): Inferred latch for "alu_b[14]" at EX_stage.vhd(82) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 82
Info (10041): Inferred latch for "alu_b[15]" at EX_stage.vhd(82) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 82
Info (10041): Inferred latch for "alu_a[0]" at EX_stage.vhd(82) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 82
Info (10041): Inferred latch for "alu_a[1]" at EX_stage.vhd(82) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 82
Info (10041): Inferred latch for "alu_a[2]" at EX_stage.vhd(82) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 82
Info (10041): Inferred latch for "alu_a[3]" at EX_stage.vhd(82) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 82
Info (10041): Inferred latch for "alu_a[4]" at EX_stage.vhd(82) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 82
Info (10041): Inferred latch for "alu_a[5]" at EX_stage.vhd(82) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 82
Info (10041): Inferred latch for "alu_a[6]" at EX_stage.vhd(82) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 82
Info (10041): Inferred latch for "alu_a[7]" at EX_stage.vhd(82) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 82
Info (10041): Inferred latch for "alu_a[8]" at EX_stage.vhd(82) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 82
Info (10041): Inferred latch for "alu_a[9]" at EX_stage.vhd(82) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 82
Info (10041): Inferred latch for "alu_a[10]" at EX_stage.vhd(82) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 82
Info (10041): Inferred latch for "alu_a[11]" at EX_stage.vhd(82) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 82
Info (10041): Inferred latch for "alu_a[12]" at EX_stage.vhd(82) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 82
Info (10041): Inferred latch for "alu_a[13]" at EX_stage.vhd(82) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 82
Info (10041): Inferred latch for "alu_a[14]" at EX_stage.vhd(82) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 82
Info (10041): Inferred latch for "alu_a[15]" at EX_stage.vhd(82) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 82
Info (10041): Inferred latch for "sig_func[0]" at EX_stage.vhd(39) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 39
Info (10041): Inferred latch for "sig_func[1]" at EX_stage.vhd(39) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 39
Info (10041): Inferred latch for "IF_PC_mux[0]" at EX_stage.vhd(39) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 39
Info (10041): Inferred latch for "IF_PC_mux[1]" at EX_stage.vhd(39) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 39
Info (12128): Elaborating entity "alu" for hierarchy "Top_Level_Entity:TLE|EX_stage:EXstage|alu:ALU_EX" File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EX_stage.vhd Line: 36
Warning (10492): VHDL Process Statement warning at ALU.vhd(38): signal "flag_change" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ALU.vhd Line: 38
Warning (10631): VHDL Process Statement warning at ALU.vhd(15): inferring latch(es) for signal or variable "c", which holds its previous value in one or more paths through the process File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ALU.vhd Line: 15
Warning (10631): VHDL Process Statement warning at ALU.vhd(15): inferring latch(es) for signal or variable "o", which holds its previous value in one or more paths through the process File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ALU.vhd Line: 15
Warning (10631): VHDL Process Statement warning at ALU.vhd(15): inferring latch(es) for signal or variable "cf", which holds its previous value in one or more paths through the process File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ALU.vhd Line: 15
Warning (10631): VHDL Process Statement warning at ALU.vhd(15): inferring latch(es) for signal or variable "zf", which holds its previous value in one or more paths through the process File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ALU.vhd Line: 15
Info (10041): Inferred latch for "zf" at ALU.vhd(15) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ALU.vhd Line: 15
Info (10041): Inferred latch for "cf" at ALU.vhd(15) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ALU.vhd Line: 15
Info (10041): Inferred latch for "c" at ALU.vhd(15) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/ALU.vhd Line: 15
Info (12128): Elaborating entity "EXE_MEM" for hierarchy "Top_Level_Entity:TLE|EXE_MEM:EXEMEM" File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/Top_Level_Entity.vhd Line: 247
Warning (10631): VHDL Process Statement warning at EXE_MEM.vhd(22): inferring latch(es) for signal or variable "LS7", which holds its previous value in one or more paths through the process File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EXE_MEM.vhd Line: 22
Warning (10631): VHDL Process Statement warning at EXE_MEM.vhd(22): inferring latch(es) for signal or variable "ALUout", which holds its previous value in one or more paths through the process File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EXE_MEM.vhd Line: 22
Warning (10631): VHDL Process Statement warning at EXE_MEM.vhd(22): inferring latch(es) for signal or variable "D2", which holds its previous value in one or more paths through the process File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EXE_MEM.vhd Line: 22
Warning (10631): VHDL Process Statement warning at EXE_MEM.vhd(22): inferring latch(es) for signal or variable "PCn", which holds its previous value in one or more paths through the process File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EXE_MEM.vhd Line: 22
Warning (10631): VHDL Process Statement warning at EXE_MEM.vhd(22): inferring latch(es) for signal or variable "OP", which holds its previous value in one or more paths through the process File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EXE_MEM.vhd Line: 22
Warning (10631): VHDL Process Statement warning at EXE_MEM.vhd(22): inferring latch(es) for signal or variable "D113", which holds its previous value in one or more paths through the process File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EXE_MEM.vhd Line: 22
Info (10041): Inferred latch for "D113[0]" at EXE_MEM.vhd(22) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EXE_MEM.vhd Line: 22
Info (10041): Inferred latch for "D113[1]" at EXE_MEM.vhd(22) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EXE_MEM.vhd Line: 22
Info (10041): Inferred latch for "D113[2]" at EXE_MEM.vhd(22) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EXE_MEM.vhd Line: 22
Info (10041): Inferred latch for "D113[3]" at EXE_MEM.vhd(22) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EXE_MEM.vhd Line: 22
Info (10041): Inferred latch for "D113[4]" at EXE_MEM.vhd(22) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EXE_MEM.vhd Line: 22
Info (10041): Inferred latch for "D113[5]" at EXE_MEM.vhd(22) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EXE_MEM.vhd Line: 22
Info (10041): Inferred latch for "D113[6]" at EXE_MEM.vhd(22) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EXE_MEM.vhd Line: 22
Info (10041): Inferred latch for "D113[7]" at EXE_MEM.vhd(22) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EXE_MEM.vhd Line: 22
Info (10041): Inferred latch for "D113[8]" at EXE_MEM.vhd(22) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EXE_MEM.vhd Line: 22
Info (10041): Inferred latch for "OP[0]" at EXE_MEM.vhd(22) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EXE_MEM.vhd Line: 22
Info (10041): Inferred latch for "OP[1]" at EXE_MEM.vhd(22) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EXE_MEM.vhd Line: 22
Info (10041): Inferred latch for "OP[2]" at EXE_MEM.vhd(22) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EXE_MEM.vhd Line: 22
Info (10041): Inferred latch for "OP[3]" at EXE_MEM.vhd(22) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EXE_MEM.vhd Line: 22
Info (10041): Inferred latch for "PCn[0]" at EXE_MEM.vhd(22) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EXE_MEM.vhd Line: 22
Info (10041): Inferred latch for "PCn[1]" at EXE_MEM.vhd(22) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EXE_MEM.vhd Line: 22
Info (10041): Inferred latch for "PCn[2]" at EXE_MEM.vhd(22) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EXE_MEM.vhd Line: 22
Info (10041): Inferred latch for "PCn[3]" at EXE_MEM.vhd(22) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EXE_MEM.vhd Line: 22
Info (10041): Inferred latch for "PCn[4]" at EXE_MEM.vhd(22) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EXE_MEM.vhd Line: 22
Info (10041): Inferred latch for "PCn[5]" at EXE_MEM.vhd(22) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EXE_MEM.vhd Line: 22
Info (10041): Inferred latch for "PCn[6]" at EXE_MEM.vhd(22) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EXE_MEM.vhd Line: 22
Info (10041): Inferred latch for "PCn[7]" at EXE_MEM.vhd(22) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EXE_MEM.vhd Line: 22
Info (10041): Inferred latch for "PCn[8]" at EXE_MEM.vhd(22) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EXE_MEM.vhd Line: 22
Info (10041): Inferred latch for "PCn[9]" at EXE_MEM.vhd(22) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EXE_MEM.vhd Line: 22
Info (10041): Inferred latch for "PCn[10]" at EXE_MEM.vhd(22) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EXE_MEM.vhd Line: 22
Info (10041): Inferred latch for "PCn[11]" at EXE_MEM.vhd(22) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EXE_MEM.vhd Line: 22
Info (10041): Inferred latch for "PCn[12]" at EXE_MEM.vhd(22) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EXE_MEM.vhd Line: 22
Info (10041): Inferred latch for "PCn[13]" at EXE_MEM.vhd(22) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EXE_MEM.vhd Line: 22
Info (10041): Inferred latch for "PCn[14]" at EXE_MEM.vhd(22) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EXE_MEM.vhd Line: 22
Info (10041): Inferred latch for "PCn[15]" at EXE_MEM.vhd(22) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EXE_MEM.vhd Line: 22
Info (10041): Inferred latch for "D2[0]" at EXE_MEM.vhd(22) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EXE_MEM.vhd Line: 22
Info (10041): Inferred latch for "D2[1]" at EXE_MEM.vhd(22) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EXE_MEM.vhd Line: 22
Info (10041): Inferred latch for "D2[2]" at EXE_MEM.vhd(22) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EXE_MEM.vhd Line: 22
Info (10041): Inferred latch for "D2[3]" at EXE_MEM.vhd(22) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EXE_MEM.vhd Line: 22
Info (10041): Inferred latch for "D2[4]" at EXE_MEM.vhd(22) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EXE_MEM.vhd Line: 22
Info (10041): Inferred latch for "D2[5]" at EXE_MEM.vhd(22) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EXE_MEM.vhd Line: 22
Info (10041): Inferred latch for "D2[6]" at EXE_MEM.vhd(22) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EXE_MEM.vhd Line: 22
Info (10041): Inferred latch for "D2[7]" at EXE_MEM.vhd(22) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EXE_MEM.vhd Line: 22
Info (10041): Inferred latch for "D2[8]" at EXE_MEM.vhd(22) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EXE_MEM.vhd Line: 22
Info (10041): Inferred latch for "D2[9]" at EXE_MEM.vhd(22) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EXE_MEM.vhd Line: 22
Info (10041): Inferred latch for "D2[10]" at EXE_MEM.vhd(22) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EXE_MEM.vhd Line: 22
Info (10041): Inferred latch for "D2[11]" at EXE_MEM.vhd(22) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EXE_MEM.vhd Line: 22
Info (10041): Inferred latch for "D2[12]" at EXE_MEM.vhd(22) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EXE_MEM.vhd Line: 22
Info (10041): Inferred latch for "D2[13]" at EXE_MEM.vhd(22) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EXE_MEM.vhd Line: 22
Info (10041): Inferred latch for "D2[14]" at EXE_MEM.vhd(22) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EXE_MEM.vhd Line: 22
Info (10041): Inferred latch for "D2[15]" at EXE_MEM.vhd(22) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EXE_MEM.vhd Line: 22
Info (10041): Inferred latch for "ALUout[0]" at EXE_MEM.vhd(22) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EXE_MEM.vhd Line: 22
Info (10041): Inferred latch for "ALUout[1]" at EXE_MEM.vhd(22) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EXE_MEM.vhd Line: 22
Info (10041): Inferred latch for "ALUout[2]" at EXE_MEM.vhd(22) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EXE_MEM.vhd Line: 22
Info (10041): Inferred latch for "ALUout[3]" at EXE_MEM.vhd(22) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EXE_MEM.vhd Line: 22
Info (10041): Inferred latch for "ALUout[4]" at EXE_MEM.vhd(22) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EXE_MEM.vhd Line: 22
Info (10041): Inferred latch for "ALUout[5]" at EXE_MEM.vhd(22) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EXE_MEM.vhd Line: 22
Info (10041): Inferred latch for "ALUout[6]" at EXE_MEM.vhd(22) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EXE_MEM.vhd Line: 22
Info (10041): Inferred latch for "ALUout[7]" at EXE_MEM.vhd(22) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EXE_MEM.vhd Line: 22
Info (10041): Inferred latch for "ALUout[8]" at EXE_MEM.vhd(22) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EXE_MEM.vhd Line: 22
Info (10041): Inferred latch for "ALUout[9]" at EXE_MEM.vhd(22) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EXE_MEM.vhd Line: 22
Info (10041): Inferred latch for "ALUout[10]" at EXE_MEM.vhd(22) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EXE_MEM.vhd Line: 22
Info (10041): Inferred latch for "ALUout[11]" at EXE_MEM.vhd(22) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EXE_MEM.vhd Line: 22
Info (10041): Inferred latch for "ALUout[12]" at EXE_MEM.vhd(22) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EXE_MEM.vhd Line: 22
Info (10041): Inferred latch for "ALUout[13]" at EXE_MEM.vhd(22) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EXE_MEM.vhd Line: 22
Info (10041): Inferred latch for "ALUout[14]" at EXE_MEM.vhd(22) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EXE_MEM.vhd Line: 22
Info (10041): Inferred latch for "ALUout[15]" at EXE_MEM.vhd(22) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EXE_MEM.vhd Line: 22
Info (10041): Inferred latch for "LS7[0]" at EXE_MEM.vhd(22) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EXE_MEM.vhd Line: 22
Info (10041): Inferred latch for "LS7[1]" at EXE_MEM.vhd(22) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EXE_MEM.vhd Line: 22
Info (10041): Inferred latch for "LS7[2]" at EXE_MEM.vhd(22) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EXE_MEM.vhd Line: 22
Info (10041): Inferred latch for "LS7[3]" at EXE_MEM.vhd(22) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EXE_MEM.vhd Line: 22
Info (10041): Inferred latch for "LS7[4]" at EXE_MEM.vhd(22) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EXE_MEM.vhd Line: 22
Info (10041): Inferred latch for "LS7[5]" at EXE_MEM.vhd(22) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EXE_MEM.vhd Line: 22
Info (10041): Inferred latch for "LS7[6]" at EXE_MEM.vhd(22) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EXE_MEM.vhd Line: 22
Info (10041): Inferred latch for "LS7[7]" at EXE_MEM.vhd(22) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EXE_MEM.vhd Line: 22
Info (10041): Inferred latch for "LS7[8]" at EXE_MEM.vhd(22) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EXE_MEM.vhd Line: 22
Info (10041): Inferred latch for "LS7[9]" at EXE_MEM.vhd(22) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EXE_MEM.vhd Line: 22
Info (10041): Inferred latch for "LS7[10]" at EXE_MEM.vhd(22) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EXE_MEM.vhd Line: 22
Info (10041): Inferred latch for "LS7[11]" at EXE_MEM.vhd(22) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EXE_MEM.vhd Line: 22
Info (10041): Inferred latch for "LS7[12]" at EXE_MEM.vhd(22) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EXE_MEM.vhd Line: 22
Info (10041): Inferred latch for "LS7[13]" at EXE_MEM.vhd(22) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EXE_MEM.vhd Line: 22
Info (10041): Inferred latch for "LS7[14]" at EXE_MEM.vhd(22) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EXE_MEM.vhd Line: 22
Info (10041): Inferred latch for "LS7[15]" at EXE_MEM.vhd(22) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/EXE_MEM.vhd Line: 22
Info (12128): Elaborating entity "MEM_Stage" for hierarchy "Top_Level_Entity:TLE|MEM_Stage:MEMstage" File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/Top_Level_Entity.vhd Line: 251
Warning (10492): VHDL Process Statement warning at MEM_Stage.vhd(46): signal "PCn_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_Stage.vhd Line: 46
Warning (10631): VHDL Process Statement warning at MEM_Stage.vhd(33): inferring latch(es) for signal or variable "LS7_out", which holds its previous value in one or more paths through the process File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_Stage.vhd Line: 33
Warning (10631): VHDL Process Statement warning at MEM_Stage.vhd(33): inferring latch(es) for signal or variable "ALUout_out", which holds its previous value in one or more paths through the process File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_Stage.vhd Line: 33
Warning (10631): VHDL Process Statement warning at MEM_Stage.vhd(33): inferring latch(es) for signal or variable "D113_out", which holds its previous value in one or more paths through the process File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_Stage.vhd Line: 33
Warning (10631): VHDL Process Statement warning at MEM_Stage.vhd(33): inferring latch(es) for signal or variable "OP_out", which holds its previous value in one or more paths through the process File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_Stage.vhd Line: 33
Warning (10631): VHDL Process Statement warning at MEM_Stage.vhd(33): inferring latch(es) for signal or variable "PCn_out", which holds its previous value in one or more paths through the process File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_Stage.vhd Line: 33
Info (10041): Inferred latch for "PCn_out[0]" at MEM_Stage.vhd(33) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_Stage.vhd Line: 33
Info (10041): Inferred latch for "PCn_out[1]" at MEM_Stage.vhd(33) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_Stage.vhd Line: 33
Info (10041): Inferred latch for "PCn_out[2]" at MEM_Stage.vhd(33) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_Stage.vhd Line: 33
Info (10041): Inferred latch for "PCn_out[3]" at MEM_Stage.vhd(33) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_Stage.vhd Line: 33
Info (10041): Inferred latch for "PCn_out[4]" at MEM_Stage.vhd(33) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_Stage.vhd Line: 33
Info (10041): Inferred latch for "PCn_out[5]" at MEM_Stage.vhd(33) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_Stage.vhd Line: 33
Info (10041): Inferred latch for "PCn_out[6]" at MEM_Stage.vhd(33) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_Stage.vhd Line: 33
Info (10041): Inferred latch for "PCn_out[7]" at MEM_Stage.vhd(33) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_Stage.vhd Line: 33
Info (10041): Inferred latch for "PCn_out[8]" at MEM_Stage.vhd(33) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_Stage.vhd Line: 33
Info (10041): Inferred latch for "PCn_out[9]" at MEM_Stage.vhd(33) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_Stage.vhd Line: 33
Info (10041): Inferred latch for "PCn_out[10]" at MEM_Stage.vhd(33) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_Stage.vhd Line: 33
Info (10041): Inferred latch for "PCn_out[11]" at MEM_Stage.vhd(33) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_Stage.vhd Line: 33
Info (10041): Inferred latch for "PCn_out[12]" at MEM_Stage.vhd(33) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_Stage.vhd Line: 33
Info (10041): Inferred latch for "PCn_out[13]" at MEM_Stage.vhd(33) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_Stage.vhd Line: 33
Info (10041): Inferred latch for "PCn_out[14]" at MEM_Stage.vhd(33) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_Stage.vhd Line: 33
Info (10041): Inferred latch for "PCn_out[15]" at MEM_Stage.vhd(33) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_Stage.vhd Line: 33
Info (10041): Inferred latch for "OP_out[0]" at MEM_Stage.vhd(33) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_Stage.vhd Line: 33
Info (10041): Inferred latch for "OP_out[1]" at MEM_Stage.vhd(33) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_Stage.vhd Line: 33
Info (10041): Inferred latch for "OP_out[2]" at MEM_Stage.vhd(33) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_Stage.vhd Line: 33
Info (10041): Inferred latch for "OP_out[3]" at MEM_Stage.vhd(33) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_Stage.vhd Line: 33
Info (10041): Inferred latch for "D113_out[0]" at MEM_Stage.vhd(33) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_Stage.vhd Line: 33
Info (10041): Inferred latch for "D113_out[1]" at MEM_Stage.vhd(33) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_Stage.vhd Line: 33
Info (10041): Inferred latch for "D113_out[2]" at MEM_Stage.vhd(33) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_Stage.vhd Line: 33
Info (10041): Inferred latch for "D113_out[3]" at MEM_Stage.vhd(33) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_Stage.vhd Line: 33
Info (10041): Inferred latch for "D113_out[4]" at MEM_Stage.vhd(33) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_Stage.vhd Line: 33
Info (10041): Inferred latch for "D113_out[5]" at MEM_Stage.vhd(33) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_Stage.vhd Line: 33
Info (10041): Inferred latch for "D113_out[6]" at MEM_Stage.vhd(33) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_Stage.vhd Line: 33
Info (10041): Inferred latch for "D113_out[7]" at MEM_Stage.vhd(33) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_Stage.vhd Line: 33
Info (10041): Inferred latch for "D113_out[8]" at MEM_Stage.vhd(33) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_Stage.vhd Line: 33
Info (10041): Inferred latch for "ALUout_out[0]" at MEM_Stage.vhd(33) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_Stage.vhd Line: 33
Info (10041): Inferred latch for "ALUout_out[1]" at MEM_Stage.vhd(33) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_Stage.vhd Line: 33
Info (10041): Inferred latch for "ALUout_out[2]" at MEM_Stage.vhd(33) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_Stage.vhd Line: 33
Info (10041): Inferred latch for "ALUout_out[3]" at MEM_Stage.vhd(33) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_Stage.vhd Line: 33
Info (10041): Inferred latch for "ALUout_out[4]" at MEM_Stage.vhd(33) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_Stage.vhd Line: 33
Info (10041): Inferred latch for "ALUout_out[5]" at MEM_Stage.vhd(33) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_Stage.vhd Line: 33
Info (10041): Inferred latch for "ALUout_out[6]" at MEM_Stage.vhd(33) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_Stage.vhd Line: 33
Info (10041): Inferred latch for "ALUout_out[7]" at MEM_Stage.vhd(33) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_Stage.vhd Line: 33
Info (10041): Inferred latch for "ALUout_out[8]" at MEM_Stage.vhd(33) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_Stage.vhd Line: 33
Info (10041): Inferred latch for "ALUout_out[9]" at MEM_Stage.vhd(33) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_Stage.vhd Line: 33
Info (10041): Inferred latch for "ALUout_out[10]" at MEM_Stage.vhd(33) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_Stage.vhd Line: 33
Info (10041): Inferred latch for "ALUout_out[11]" at MEM_Stage.vhd(33) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_Stage.vhd Line: 33
Info (10041): Inferred latch for "ALUout_out[12]" at MEM_Stage.vhd(33) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_Stage.vhd Line: 33
Info (10041): Inferred latch for "ALUout_out[13]" at MEM_Stage.vhd(33) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_Stage.vhd Line: 33
Info (10041): Inferred latch for "ALUout_out[14]" at MEM_Stage.vhd(33) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_Stage.vhd Line: 33
Info (10041): Inferred latch for "ALUout_out[15]" at MEM_Stage.vhd(33) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_Stage.vhd Line: 33
Info (10041): Inferred latch for "LS7_out[0]" at MEM_Stage.vhd(33) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_Stage.vhd Line: 33
Info (10041): Inferred latch for "LS7_out[1]" at MEM_Stage.vhd(33) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_Stage.vhd Line: 33
Info (10041): Inferred latch for "LS7_out[2]" at MEM_Stage.vhd(33) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_Stage.vhd Line: 33
Info (10041): Inferred latch for "LS7_out[3]" at MEM_Stage.vhd(33) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_Stage.vhd Line: 33
Info (10041): Inferred latch for "LS7_out[4]" at MEM_Stage.vhd(33) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_Stage.vhd Line: 33
Info (10041): Inferred latch for "LS7_out[5]" at MEM_Stage.vhd(33) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_Stage.vhd Line: 33
Info (10041): Inferred latch for "LS7_out[6]" at MEM_Stage.vhd(33) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_Stage.vhd Line: 33
Info (10041): Inferred latch for "LS7_out[7]" at MEM_Stage.vhd(33) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_Stage.vhd Line: 33
Info (10041): Inferred latch for "LS7_out[8]" at MEM_Stage.vhd(33) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_Stage.vhd Line: 33
Info (10041): Inferred latch for "LS7_out[9]" at MEM_Stage.vhd(33) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_Stage.vhd Line: 33
Info (10041): Inferred latch for "LS7_out[10]" at MEM_Stage.vhd(33) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_Stage.vhd Line: 33
Info (10041): Inferred latch for "LS7_out[11]" at MEM_Stage.vhd(33) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_Stage.vhd Line: 33
Info (10041): Inferred latch for "LS7_out[12]" at MEM_Stage.vhd(33) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_Stage.vhd Line: 33
Info (10041): Inferred latch for "LS7_out[13]" at MEM_Stage.vhd(33) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_Stage.vhd Line: 33
Info (10041): Inferred latch for "LS7_out[14]" at MEM_Stage.vhd(33) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_Stage.vhd Line: 33
Info (10041): Inferred latch for "LS7_out[15]" at MEM_Stage.vhd(33) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_Stage.vhd Line: 33
Info (12128): Elaborating entity "data_memory" for hierarchy "Top_Level_Entity:TLE|MEM_Stage:MEMstage|data_memory:DM" File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_Stage.vhd Line: 32
Info (12128): Elaborating entity "MEM_WB" for hierarchy "Top_Level_Entity:TLE|MEM_WB:MEMWB" File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/Top_Level_Entity.vhd Line: 255
Warning (10631): VHDL Process Statement warning at MEM_WB.vhd(20): inferring latch(es) for signal or variable "LS7", which holds its previous value in one or more paths through the process File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_WB.vhd Line: 20
Warning (10631): VHDL Process Statement warning at MEM_WB.vhd(20): inferring latch(es) for signal or variable "ALUout", which holds its previous value in one or more paths through the process File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_WB.vhd Line: 20
Warning (10631): VHDL Process Statement warning at MEM_WB.vhd(20): inferring latch(es) for signal or variable "DR", which holds its previous value in one or more paths through the process File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_WB.vhd Line: 20
Warning (10631): VHDL Process Statement warning at MEM_WB.vhd(20): inferring latch(es) for signal or variable "PCn", which holds its previous value in one or more paths through the process File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_WB.vhd Line: 20
Warning (10631): VHDL Process Statement warning at MEM_WB.vhd(20): inferring latch(es) for signal or variable "OP", which holds its previous value in one or more paths through the process File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_WB.vhd Line: 20
Warning (10631): VHDL Process Statement warning at MEM_WB.vhd(20): inferring latch(es) for signal or variable "D113", which holds its previous value in one or more paths through the process File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_WB.vhd Line: 20
Info (10041): Inferred latch for "D113[0]" at MEM_WB.vhd(20) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_WB.vhd Line: 20
Info (10041): Inferred latch for "D113[1]" at MEM_WB.vhd(20) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_WB.vhd Line: 20
Info (10041): Inferred latch for "D113[2]" at MEM_WB.vhd(20) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_WB.vhd Line: 20
Info (10041): Inferred latch for "D113[3]" at MEM_WB.vhd(20) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_WB.vhd Line: 20
Info (10041): Inferred latch for "D113[4]" at MEM_WB.vhd(20) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_WB.vhd Line: 20
Info (10041): Inferred latch for "D113[5]" at MEM_WB.vhd(20) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_WB.vhd Line: 20
Info (10041): Inferred latch for "D113[6]" at MEM_WB.vhd(20) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_WB.vhd Line: 20
Info (10041): Inferred latch for "D113[7]" at MEM_WB.vhd(20) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_WB.vhd Line: 20
Info (10041): Inferred latch for "D113[8]" at MEM_WB.vhd(20) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_WB.vhd Line: 20
Info (10041): Inferred latch for "OP[0]" at MEM_WB.vhd(20) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_WB.vhd Line: 20
Info (10041): Inferred latch for "OP[1]" at MEM_WB.vhd(20) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_WB.vhd Line: 20
Info (10041): Inferred latch for "OP[2]" at MEM_WB.vhd(20) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_WB.vhd Line: 20
Info (10041): Inferred latch for "OP[3]" at MEM_WB.vhd(20) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_WB.vhd Line: 20
Info (10041): Inferred latch for "PCn[0]" at MEM_WB.vhd(20) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_WB.vhd Line: 20
Info (10041): Inferred latch for "PCn[1]" at MEM_WB.vhd(20) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_WB.vhd Line: 20
Info (10041): Inferred latch for "PCn[2]" at MEM_WB.vhd(20) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_WB.vhd Line: 20
Info (10041): Inferred latch for "PCn[3]" at MEM_WB.vhd(20) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_WB.vhd Line: 20
Info (10041): Inferred latch for "PCn[4]" at MEM_WB.vhd(20) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_WB.vhd Line: 20
Info (10041): Inferred latch for "PCn[5]" at MEM_WB.vhd(20) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_WB.vhd Line: 20
Info (10041): Inferred latch for "PCn[6]" at MEM_WB.vhd(20) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_WB.vhd Line: 20
Info (10041): Inferred latch for "PCn[7]" at MEM_WB.vhd(20) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_WB.vhd Line: 20
Info (10041): Inferred latch for "PCn[8]" at MEM_WB.vhd(20) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_WB.vhd Line: 20
Info (10041): Inferred latch for "PCn[9]" at MEM_WB.vhd(20) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_WB.vhd Line: 20
Info (10041): Inferred latch for "PCn[10]" at MEM_WB.vhd(20) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_WB.vhd Line: 20
Info (10041): Inferred latch for "PCn[11]" at MEM_WB.vhd(20) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_WB.vhd Line: 20
Info (10041): Inferred latch for "PCn[12]" at MEM_WB.vhd(20) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_WB.vhd Line: 20
Info (10041): Inferred latch for "PCn[13]" at MEM_WB.vhd(20) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_WB.vhd Line: 20
Info (10041): Inferred latch for "PCn[14]" at MEM_WB.vhd(20) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_WB.vhd Line: 20
Info (10041): Inferred latch for "PCn[15]" at MEM_WB.vhd(20) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_WB.vhd Line: 20
Info (10041): Inferred latch for "DR[0]" at MEM_WB.vhd(20) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_WB.vhd Line: 20
Info (10041): Inferred latch for "DR[1]" at MEM_WB.vhd(20) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_WB.vhd Line: 20
Info (10041): Inferred latch for "DR[2]" at MEM_WB.vhd(20) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_WB.vhd Line: 20
Info (10041): Inferred latch for "DR[3]" at MEM_WB.vhd(20) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_WB.vhd Line: 20
Info (10041): Inferred latch for "DR[4]" at MEM_WB.vhd(20) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_WB.vhd Line: 20
Info (10041): Inferred latch for "DR[5]" at MEM_WB.vhd(20) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_WB.vhd Line: 20
Info (10041): Inferred latch for "DR[6]" at MEM_WB.vhd(20) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_WB.vhd Line: 20
Info (10041): Inferred latch for "DR[7]" at MEM_WB.vhd(20) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_WB.vhd Line: 20
Info (10041): Inferred latch for "DR[8]" at MEM_WB.vhd(20) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_WB.vhd Line: 20
Info (10041): Inferred latch for "DR[9]" at MEM_WB.vhd(20) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_WB.vhd Line: 20
Info (10041): Inferred latch for "DR[10]" at MEM_WB.vhd(20) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_WB.vhd Line: 20
Info (10041): Inferred latch for "DR[11]" at MEM_WB.vhd(20) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_WB.vhd Line: 20
Info (10041): Inferred latch for "DR[12]" at MEM_WB.vhd(20) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_WB.vhd Line: 20
Info (10041): Inferred latch for "DR[13]" at MEM_WB.vhd(20) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_WB.vhd Line: 20
Info (10041): Inferred latch for "DR[14]" at MEM_WB.vhd(20) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_WB.vhd Line: 20
Info (10041): Inferred latch for "DR[15]" at MEM_WB.vhd(20) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_WB.vhd Line: 20
Info (10041): Inferred latch for "ALUout[0]" at MEM_WB.vhd(20) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_WB.vhd Line: 20
Info (10041): Inferred latch for "ALUout[1]" at MEM_WB.vhd(20) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_WB.vhd Line: 20
Info (10041): Inferred latch for "ALUout[2]" at MEM_WB.vhd(20) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_WB.vhd Line: 20
Info (10041): Inferred latch for "ALUout[3]" at MEM_WB.vhd(20) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_WB.vhd Line: 20
Info (10041): Inferred latch for "ALUout[4]" at MEM_WB.vhd(20) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_WB.vhd Line: 20
Info (10041): Inferred latch for "ALUout[5]" at MEM_WB.vhd(20) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_WB.vhd Line: 20
Info (10041): Inferred latch for "ALUout[6]" at MEM_WB.vhd(20) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_WB.vhd Line: 20
Info (10041): Inferred latch for "ALUout[7]" at MEM_WB.vhd(20) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_WB.vhd Line: 20
Info (10041): Inferred latch for "ALUout[8]" at MEM_WB.vhd(20) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_WB.vhd Line: 20
Info (10041): Inferred latch for "ALUout[9]" at MEM_WB.vhd(20) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_WB.vhd Line: 20
Info (10041): Inferred latch for "ALUout[10]" at MEM_WB.vhd(20) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_WB.vhd Line: 20
Info (10041): Inferred latch for "ALUout[11]" at MEM_WB.vhd(20) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_WB.vhd Line: 20
Info (10041): Inferred latch for "ALUout[12]" at MEM_WB.vhd(20) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_WB.vhd Line: 20
Info (10041): Inferred latch for "ALUout[13]" at MEM_WB.vhd(20) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_WB.vhd Line: 20
Info (10041): Inferred latch for "ALUout[14]" at MEM_WB.vhd(20) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_WB.vhd Line: 20
Info (10041): Inferred latch for "ALUout[15]" at MEM_WB.vhd(20) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_WB.vhd Line: 20
Info (10041): Inferred latch for "LS7[0]" at MEM_WB.vhd(20) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_WB.vhd Line: 20
Info (10041): Inferred latch for "LS7[1]" at MEM_WB.vhd(20) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_WB.vhd Line: 20
Info (10041): Inferred latch for "LS7[2]" at MEM_WB.vhd(20) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_WB.vhd Line: 20
Info (10041): Inferred latch for "LS7[3]" at MEM_WB.vhd(20) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_WB.vhd Line: 20
Info (10041): Inferred latch for "LS7[4]" at MEM_WB.vhd(20) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_WB.vhd Line: 20
Info (10041): Inferred latch for "LS7[5]" at MEM_WB.vhd(20) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_WB.vhd Line: 20
Info (10041): Inferred latch for "LS7[6]" at MEM_WB.vhd(20) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_WB.vhd Line: 20
Info (10041): Inferred latch for "LS7[7]" at MEM_WB.vhd(20) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_WB.vhd Line: 20
Info (10041): Inferred latch for "LS7[8]" at MEM_WB.vhd(20) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_WB.vhd Line: 20
Info (10041): Inferred latch for "LS7[9]" at MEM_WB.vhd(20) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_WB.vhd Line: 20
Info (10041): Inferred latch for "LS7[10]" at MEM_WB.vhd(20) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_WB.vhd Line: 20
Info (10041): Inferred latch for "LS7[11]" at MEM_WB.vhd(20) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_WB.vhd Line: 20
Info (10041): Inferred latch for "LS7[12]" at MEM_WB.vhd(20) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_WB.vhd Line: 20
Info (10041): Inferred latch for "LS7[13]" at MEM_WB.vhd(20) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_WB.vhd Line: 20
Info (10041): Inferred latch for "LS7[14]" at MEM_WB.vhd(20) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_WB.vhd Line: 20
Info (10041): Inferred latch for "LS7[15]" at MEM_WB.vhd(20) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/MEM_WB.vhd Line: 20
Info (12128): Elaborating entity "WB_Stage" for hierarchy "Top_Level_Entity:TLE|WB_Stage:WBstage" File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/Top_Level_Entity.vhd Line: 259
Warning (10631): VHDL Process Statement warning at WB_Stage.vhd(17): inferring latch(es) for signal or variable "sig_d3", which holds its previous value in one or more paths through the process File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/WB_Stage.vhd Line: 17
Warning (10492): VHDL Process Statement warning at WB_Stage.vhd(33): signal "sig_d3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/WB_Stage.vhd Line: 33
Warning (10492): VHDL Process Statement warning at WB_Stage.vhd(35): signal "sig_d3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/WB_Stage.vhd Line: 35
Warning (10492): VHDL Process Statement warning at WB_Stage.vhd(37): signal "sig_d3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/WB_Stage.vhd Line: 37
Warning (10631): VHDL Process Statement warning at WB_Stage.vhd(30): inferring latch(es) for signal or variable "D3_out", which holds its previous value in one or more paths through the process File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/WB_Stage.vhd Line: 30
Warning (10631): VHDL Process Statement warning at WB_Stage.vhd(30): inferring latch(es) for signal or variable "A3_out", which holds its previous value in one or more paths through the process File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/WB_Stage.vhd Line: 30
Info (10041): Inferred latch for "A3_out[0]" at WB_Stage.vhd(30) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/WB_Stage.vhd Line: 30
Info (10041): Inferred latch for "A3_out[1]" at WB_Stage.vhd(30) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/WB_Stage.vhd Line: 30
Info (10041): Inferred latch for "A3_out[2]" at WB_Stage.vhd(30) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/WB_Stage.vhd Line: 30
Info (10041): Inferred latch for "A3_out[3]" at WB_Stage.vhd(30) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/WB_Stage.vhd Line: 30
Info (10041): Inferred latch for "A3_out[4]" at WB_Stage.vhd(30) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/WB_Stage.vhd Line: 30
Info (10041): Inferred latch for "A3_out[5]" at WB_Stage.vhd(30) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/WB_Stage.vhd Line: 30
Info (10041): Inferred latch for "A3_out[6]" at WB_Stage.vhd(30) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/WB_Stage.vhd Line: 30
Info (10041): Inferred latch for "A3_out[7]" at WB_Stage.vhd(30) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/WB_Stage.vhd Line: 30
Info (10041): Inferred latch for "A3_out[8]" at WB_Stage.vhd(30) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/WB_Stage.vhd Line: 30
Info (10041): Inferred latch for "A3_out[9]" at WB_Stage.vhd(30) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/WB_Stage.vhd Line: 30
Info (10041): Inferred latch for "A3_out[10]" at WB_Stage.vhd(30) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/WB_Stage.vhd Line: 30
Info (10041): Inferred latch for "A3_out[11]" at WB_Stage.vhd(30) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/WB_Stage.vhd Line: 30
Info (10041): Inferred latch for "D3_out[0]" at WB_Stage.vhd(30) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/WB_Stage.vhd Line: 30
Info (10041): Inferred latch for "D3_out[1]" at WB_Stage.vhd(30) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/WB_Stage.vhd Line: 30
Info (10041): Inferred latch for "D3_out[2]" at WB_Stage.vhd(30) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/WB_Stage.vhd Line: 30
Info (10041): Inferred latch for "D3_out[3]" at WB_Stage.vhd(30) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/WB_Stage.vhd Line: 30
Info (10041): Inferred latch for "D3_out[4]" at WB_Stage.vhd(30) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/WB_Stage.vhd Line: 30
Info (10041): Inferred latch for "D3_out[5]" at WB_Stage.vhd(30) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/WB_Stage.vhd Line: 30
Info (10041): Inferred latch for "D3_out[6]" at WB_Stage.vhd(30) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/WB_Stage.vhd Line: 30
Info (10041): Inferred latch for "D3_out[7]" at WB_Stage.vhd(30) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/WB_Stage.vhd Line: 30
Info (10041): Inferred latch for "D3_out[8]" at WB_Stage.vhd(30) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/WB_Stage.vhd Line: 30
Info (10041): Inferred latch for "D3_out[9]" at WB_Stage.vhd(30) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/WB_Stage.vhd Line: 30
Info (10041): Inferred latch for "D3_out[10]" at WB_Stage.vhd(30) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/WB_Stage.vhd Line: 30
Info (10041): Inferred latch for "D3_out[11]" at WB_Stage.vhd(30) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/WB_Stage.vhd Line: 30
Info (10041): Inferred latch for "D3_out[12]" at WB_Stage.vhd(30) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/WB_Stage.vhd Line: 30
Info (10041): Inferred latch for "D3_out[13]" at WB_Stage.vhd(30) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/WB_Stage.vhd Line: 30
Info (10041): Inferred latch for "D3_out[14]" at WB_Stage.vhd(30) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/WB_Stage.vhd Line: 30
Info (10041): Inferred latch for "D3_out[15]" at WB_Stage.vhd(30) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/WB_Stage.vhd Line: 30
Info (10041): Inferred latch for "sig_d3[0]" at WB_Stage.vhd(17) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/WB_Stage.vhd Line: 17
Info (10041): Inferred latch for "sig_d3[1]" at WB_Stage.vhd(17) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/WB_Stage.vhd Line: 17
Info (12128): Elaborating entity "Branch_Control" for hierarchy "Top_Level_Entity:TLE|Branch_Control:Branch_Pred" File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/Top_Level_Entity.vhd Line: 262
Warning (10492): VHDL Process Statement warning at Branch_Control.vhd(66): signal "PC_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/Branch_Control.vhd Line: 66
Info (12128): Elaborating entity "forwarding_unit" for hierarchy "Top_Level_Entity:TLE|forwarding_unit:FU" File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/Top_Level_Entity.vhd Line: 265
Warning (10812): VHDL warning at FU.vhd(33): sensitivity list already contains ir3 File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/FU.vhd Line: 33
Warning (10492): VHDL Process Statement warning at FU.vhd(35): signal "ir1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/FU.vhd Line: 35
Warning (10492): VHDL Process Statement warning at FU.vhd(39): signal "ir1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/FU.vhd Line: 39
Warning (10492): VHDL Process Statement warning at FU.vhd(43): signal "ir1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/FU.vhd Line: 43
Warning (10492): VHDL Process Statement warning at FU.vhd(51): signal "ir1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/FU.vhd Line: 51
Warning (10492): VHDL Process Statement warning at FU.vhd(55): signal "ir1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/FU.vhd Line: 55
Warning (10492): VHDL Process Statement warning at FU.vhd(63): signal "ir1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/FU.vhd Line: 63
Warning (10492): VHDL Process Statement warning at FU.vhd(67): signal "ir1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/FU.vhd Line: 67
Warning (10492): VHDL Process Statement warning at FU.vhd(75): signal "ir1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/FU.vhd Line: 75
Warning (10492): VHDL Process Statement warning at FU.vhd(79): signal "ir1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/FU.vhd Line: 79
Warning (10492): VHDL Process Statement warning at FU.vhd(87): signal "ir1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/FU.vhd Line: 87
Warning (10492): VHDL Process Statement warning at FU.vhd(91): signal "ir1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/FU.vhd Line: 91
Warning (10492): VHDL Process Statement warning at FU.vhd(95): signal "ir1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/FU.vhd Line: 95
Warning (10492): VHDL Process Statement warning at FU.vhd(103): signal "ir1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/FU.vhd Line: 103
Warning (10492): VHDL Process Statement warning at FU.vhd(107): signal "ir1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/FU.vhd Line: 107
Warning (10492): VHDL Process Statement warning at FU.vhd(115): signal "ir1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/FU.vhd Line: 115
Warning (10492): VHDL Process Statement warning at FU.vhd(119): signal "ir1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/FU.vhd Line: 119
Warning (10492): VHDL Process Statement warning at FU.vhd(127): signal "ir1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/FU.vhd Line: 127
Warning (10492): VHDL Process Statement warning at FU.vhd(131): signal "ir1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/FU.vhd Line: 131
Warning (10492): VHDL Process Statement warning at FU.vhd(139): signal "ir1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/FU.vhd Line: 139
Warning (10492): VHDL Process Statement warning at FU.vhd(143): signal "ir1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/FU.vhd Line: 143
Warning (10492): VHDL Process Statement warning at FU.vhd(147): signal "ir1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/FU.vhd Line: 147
Warning (10492): VHDL Process Statement warning at FU.vhd(155): signal "ir1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/FU.vhd Line: 155
Warning (10492): VHDL Process Statement warning at FU.vhd(159): signal "ir1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/FU.vhd Line: 159
Warning (10492): VHDL Process Statement warning at FU.vhd(167): signal "ir1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/FU.vhd Line: 167
Warning (10492): VHDL Process Statement warning at FU.vhd(171): signal "ir1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/FU.vhd Line: 171
Warning (10492): VHDL Process Statement warning at FU.vhd(179): signal "ir1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/FU.vhd Line: 179
Warning (10492): VHDL Process Statement warning at FU.vhd(183): signal "ir1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/FU.vhd Line: 183
Warning (10492): VHDL Process Statement warning at FU.vhd(191): signal "ir1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/FU.vhd Line: 191
Warning (10492): VHDL Process Statement warning at FU.vhd(192): signal "ir1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/FU.vhd Line: 192
Warning (10492): VHDL Process Statement warning at FU.vhd(200): signal "ir1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/FU.vhd Line: 200
Warning (10492): VHDL Process Statement warning at FU.vhd(215): signal "ir1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/FU.vhd Line: 215
Warning (10492): VHDL Process Statement warning at FU.vhd(216): signal "ir1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/FU.vhd Line: 216
Warning (10492): VHDL Process Statement warning at FU.vhd(231): signal "ir1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/FU.vhd Line: 231
Warning (10492): VHDL Process Statement warning at FU.vhd(232): signal "ir1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/FU.vhd Line: 232
Warning (10492): VHDL Process Statement warning at FU.vhd(247): signal "ir1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/FU.vhd Line: 247
Warning (10492): VHDL Process Statement warning at FU.vhd(248): signal "ir1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/FU.vhd Line: 248
Warning (10492): VHDL Process Statement warning at FU.vhd(271): signal "ir1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/FU.vhd Line: 271
Warning (10492): VHDL Process Statement warning at FU.vhd(272): signal "ir1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/FU.vhd Line: 272
Warning (10492): VHDL Process Statement warning at FU.vhd(276): signal "ir1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/FU.vhd Line: 276
Warning (10492): VHDL Process Statement warning at FU.vhd(284): signal "ir1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/FU.vhd Line: 284
Warning (10492): VHDL Process Statement warning at FU.vhd(285): signal "ir1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/FU.vhd Line: 285
Warning (10492): VHDL Process Statement warning at FU.vhd(293): signal "ir1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/FU.vhd Line: 293
Warning (10492): VHDL Process Statement warning at FU.vhd(294): signal "ir1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/FU.vhd Line: 294
Warning (10492): VHDL Process Statement warning at FU.vhd(302): signal "ir1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/FU.vhd Line: 302
Warning (10492): VHDL Process Statement warning at FU.vhd(303): signal "ir1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/FU.vhd Line: 303
Warning (10492): VHDL Process Statement warning at FU.vhd(311): signal "ir1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/FU.vhd Line: 311
Warning (10492): VHDL Process Statement warning at FU.vhd(312): signal "ir1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/FU.vhd Line: 312
Warning (10492): VHDL Process Statement warning at FU.vhd(316): signal "ir1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/FU.vhd Line: 316
Warning (10492): VHDL Process Statement warning at FU.vhd(324): signal "ir1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/FU.vhd Line: 324
Warning (10492): VHDL Process Statement warning at FU.vhd(325): signal "ir1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/FU.vhd Line: 325
Warning (10492): VHDL Process Statement warning at FU.vhd(333): signal "ir1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/FU.vhd Line: 333
Warning (10492): VHDL Process Statement warning at FU.vhd(334): signal "ir1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/FU.vhd Line: 334
Warning (10492): VHDL Process Statement warning at FU.vhd(342): signal "ir1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/FU.vhd Line: 342
Warning (10492): VHDL Process Statement warning at FU.vhd(343): signal "ir1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/FU.vhd Line: 343
Warning (10492): VHDL Process Statement warning at FU.vhd(351): signal "ir1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/FU.vhd Line: 351
Warning (10492): VHDL Process Statement warning at FU.vhd(352): signal "ir1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/FU.vhd Line: 352
Warning (10492): VHDL Process Statement warning at FU.vhd(356): signal "ir1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/FU.vhd Line: 356
Warning (10492): VHDL Process Statement warning at FU.vhd(364): signal "ir1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/FU.vhd Line: 364
Warning (10492): VHDL Process Statement warning at FU.vhd(365): signal "ir1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/FU.vhd Line: 365
Warning (10492): VHDL Process Statement warning at FU.vhd(373): signal "ir1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/FU.vhd Line: 373
Warning (10492): VHDL Process Statement warning at FU.vhd(374): signal "ir1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/FU.vhd Line: 374
Warning (10492): VHDL Process Statement warning at FU.vhd(382): signal "ir1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/FU.vhd Line: 382
Warning (10492): VHDL Process Statement warning at FU.vhd(383): signal "ir1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/FU.vhd Line: 383
Warning (10492): VHDL Process Statement warning at FU.vhd(391): signal "ir1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/FU.vhd Line: 391
Warning (10492): VHDL Process Statement warning at FU.vhd(392): signal "ir1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/FU.vhd Line: 392
Warning (10492): VHDL Process Statement warning at FU.vhd(396): signal "ir1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/FU.vhd Line: 396
Warning (10492): VHDL Process Statement warning at FU.vhd(404): signal "ir1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/FU.vhd Line: 404
Warning (10492): VHDL Process Statement warning at FU.vhd(405): signal "ir1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/FU.vhd Line: 405
Warning (10492): VHDL Process Statement warning at FU.vhd(413): signal "ir1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/FU.vhd Line: 413
Warning (10492): VHDL Process Statement warning at FU.vhd(414): signal "ir1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/FU.vhd Line: 414
Warning (10492): VHDL Process Statement warning at FU.vhd(422): signal "ir1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/FU.vhd Line: 422
Warning (10492): VHDL Process Statement warning at FU.vhd(423): signal "ir1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/FU.vhd Line: 423
Warning (10631): VHDL Process Statement warning at FU.vhd(33): inferring latch(es) for signal or variable "FU_out", which holds its previous value in one or more paths through the process File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/FU.vhd Line: 33
Info (10041): Inferred latch for "FU_out[0]" at FU.vhd(33) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/FU.vhd Line: 33
Info (10041): Inferred latch for "FU_out[1]" at FU.vhd(33) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/FU.vhd Line: 33
Info (10041): Inferred latch for "FU_out[2]" at FU.vhd(33) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/FU.vhd Line: 33
Info (10041): Inferred latch for "FU_out[3]" at FU.vhd(33) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/FU.vhd Line: 33
Info (10041): Inferred latch for "FU_out[4]" at FU.vhd(33) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/FU.vhd Line: 33
Info (10041): Inferred latch for "FU_out[5]" at FU.vhd(33) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/FU.vhd Line: 33
Info (10041): Inferred latch for "FU_out[6]" at FU.vhd(33) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/FU.vhd Line: 33
Info (10041): Inferred latch for "FU_out[7]" at FU.vhd(33) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/FU.vhd Line: 33
Info (10041): Inferred latch for "FU_out[8]" at FU.vhd(33) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/FU.vhd Line: 33
Info (10041): Inferred latch for "FU_out[9]" at FU.vhd(33) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/FU.vhd Line: 33
Info (10041): Inferred latch for "FU_out[10]" at FU.vhd(33) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/FU.vhd Line: 33
Info (10041): Inferred latch for "FU_out[11]" at FU.vhd(33) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/FU.vhd Line: 33
Info (10041): Inferred latch for "FU_out[12]" at FU.vhd(33) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/FU.vhd Line: 33
Info (10041): Inferred latch for "FU_out[13]" at FU.vhd(33) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/FU.vhd Line: 33
Info (10041): Inferred latch for "FU_out[14]" at FU.vhd(33) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/FU.vhd Line: 33
Info (10041): Inferred latch for "FU_out[15]" at FU.vhd(33) File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/FU.vhd Line: 33
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "output_vector" is stuck at GND File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/DUT.vhdl Line: 6
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "input_vector" File: D:/IITB/EE 309 Microprocessor/ProjectBouns/IITB_RISC_Pipelined/DUT.vhdl Line: 5
Info (21057): Implemented 2 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 1 input pins
    Info (21059): Implemented 1 output pins
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 242 warnings
    Info: Peak virtual memory: 4764 megabytes
    Info: Processing ended: Tue May 10 23:31:11 2022
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:16


