Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Tue Jun  9 22:57:24 2020
| Host         : grosportable running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (94)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (176)
5. checking no_input_delay (3)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (94)
-------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/interface_DAC8551_1/inst/sync_reg/Q (HIGH)

 There are 92 register/latch pins with no clock driven by root clock pin: design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/horloge_divisu_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (176)
--------------------------------------------------
 There are 176 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.754    -2680.849                   1004                15276        0.017        0.000                      0                15276        7.020        0.000                       0                  6447  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 8.000}      16.000          62.500          
clk_fpga_1  {0.000 25.000}     50.000          20.000          
clk_fpga_2  {0.000 25.000}     50.000          20.000          
clk_fpga_3  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.396        0.000                      0                12944        0.017        0.000                      0                12944        7.020        0.000                       0                  5911  
clk_fpga_2         38.183        0.000                      0                 1968        0.033        0.000                      0                 1968       24.500        0.000                       0                   536  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_2    clk_fpga_0         -2.947     -240.843                     96                   96        0.151        0.000                      0                   96  
clk_fpga_0    clk_fpga_2         -3.754    -2319.151                    860                  860        0.059        0.000                      0                  860  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              13.255        0.000                      0                   64        0.500        0.000                      0                   64  
**async_default**  clk_fpga_0         clk_fpga_2              -2.649     -120.856                     48                   48        0.251        0.000                      0                   48  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.396ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.396ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt_reg[29]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 fall@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.843ns  (logic 2.505ns (36.606%)  route 4.338ns (63.394%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns = ( 10.750 - 8.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.480ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5916, routed)        1.665     2.973    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X17Y17         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y17         FDRE (Prop_fdre_C_Q)         0.456     3.429 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=232, routed)         1.581     5.010    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/s00_axi_aresetn
    SLICE_X37Y17         LUT2 (Prop_lut2_I0_O)        0.124     5.134 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt0_carry_i_1/O
                         net (fo=1, routed)           0.331     5.465    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt[0]
    SLICE_X37Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.045 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.045    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt0_carry_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.159 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.159    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt0_carry__0_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.273 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.273    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt0_carry__1_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.387 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.387    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt0_carry__2_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.501 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.501    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt0_carry__3_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.615 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.615    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt0_carry__4_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     6.963 f  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt0_carry__5/O[1]
                         net (fo=2, routed)           1.080     8.043    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/p_1_in[26]
    SLICE_X36Y24         LUT6 (Prop_lut6_I0_O)        0.303     8.346 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt[31]_i_2/O
                         net (fo=1, routed)           0.642     8.988    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt[31]_i_2_n_0
    SLICE_X36Y22         LUT4 (Prop_lut4_I0_O)        0.124     9.112 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt[31]_i_1/O
                         net (fo=32, routed)          0.704     9.816    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt[31]_i_1_n_0
    SLICE_X37Y25         FDRE                                         r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      8.000     8.000 f  
    PS7_X0Y0             PS7                          0.000     8.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5916, routed)        1.558    10.750    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/s00_axi_aclk
    SLICE_X37Y25         FDRE                                         r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt_reg[29]/C  (IS_INVERTED)
                         clock pessimism              0.130    10.880    
                         clock uncertainty           -0.243    10.638    
    SLICE_X37Y25         FDRE (Setup_fdre_C_R)       -0.426    10.212    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt_reg[29]
  -------------------------------------------------------------------
                         required time                         10.212    
                         arrival time                          -9.816    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.396ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt_reg[30]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 fall@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.843ns  (logic 2.505ns (36.606%)  route 4.338ns (63.394%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns = ( 10.750 - 8.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.480ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5916, routed)        1.665     2.973    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X17Y17         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y17         FDRE (Prop_fdre_C_Q)         0.456     3.429 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=232, routed)         1.581     5.010    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/s00_axi_aresetn
    SLICE_X37Y17         LUT2 (Prop_lut2_I0_O)        0.124     5.134 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt0_carry_i_1/O
                         net (fo=1, routed)           0.331     5.465    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt[0]
    SLICE_X37Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.045 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.045    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt0_carry_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.159 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.159    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt0_carry__0_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.273 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.273    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt0_carry__1_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.387 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.387    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt0_carry__2_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.501 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.501    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt0_carry__3_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.615 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.615    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt0_carry__4_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     6.963 f  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt0_carry__5/O[1]
                         net (fo=2, routed)           1.080     8.043    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/p_1_in[26]
    SLICE_X36Y24         LUT6 (Prop_lut6_I0_O)        0.303     8.346 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt[31]_i_2/O
                         net (fo=1, routed)           0.642     8.988    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt[31]_i_2_n_0
    SLICE_X36Y22         LUT4 (Prop_lut4_I0_O)        0.124     9.112 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt[31]_i_1/O
                         net (fo=32, routed)          0.704     9.816    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt[31]_i_1_n_0
    SLICE_X37Y25         FDRE                                         r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      8.000     8.000 f  
    PS7_X0Y0             PS7                          0.000     8.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5916, routed)        1.558    10.750    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/s00_axi_aclk
    SLICE_X37Y25         FDRE                                         r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt_reg[30]/C  (IS_INVERTED)
                         clock pessimism              0.130    10.880    
                         clock uncertainty           -0.243    10.638    
    SLICE_X37Y25         FDRE (Setup_fdre_C_R)       -0.426    10.212    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt_reg[30]
  -------------------------------------------------------------------
                         required time                         10.212    
                         arrival time                          -9.816    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.396ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt_reg[31]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 fall@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.843ns  (logic 2.505ns (36.606%)  route 4.338ns (63.394%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns = ( 10.750 - 8.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.480ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5916, routed)        1.665     2.973    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X17Y17         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y17         FDRE (Prop_fdre_C_Q)         0.456     3.429 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=232, routed)         1.581     5.010    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/s00_axi_aresetn
    SLICE_X37Y17         LUT2 (Prop_lut2_I0_O)        0.124     5.134 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt0_carry_i_1/O
                         net (fo=1, routed)           0.331     5.465    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt[0]
    SLICE_X37Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.045 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.045    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt0_carry_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.159 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.159    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt0_carry__0_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.273 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.273    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt0_carry__1_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.387 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.387    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt0_carry__2_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.501 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.501    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt0_carry__3_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.615 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.615    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt0_carry__4_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     6.963 f  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt0_carry__5/O[1]
                         net (fo=2, routed)           1.080     8.043    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/p_1_in[26]
    SLICE_X36Y24         LUT6 (Prop_lut6_I0_O)        0.303     8.346 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt[31]_i_2/O
                         net (fo=1, routed)           0.642     8.988    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt[31]_i_2_n_0
    SLICE_X36Y22         LUT4 (Prop_lut4_I0_O)        0.124     9.112 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt[31]_i_1/O
                         net (fo=32, routed)          0.704     9.816    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt[31]_i_1_n_0
    SLICE_X37Y25         FDRE                                         r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      8.000     8.000 f  
    PS7_X0Y0             PS7                          0.000     8.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5916, routed)        1.558    10.750    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/s00_axi_aclk
    SLICE_X37Y25         FDRE                                         r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt_reg[31]/C  (IS_INVERTED)
                         clock pessimism              0.130    10.880    
                         clock uncertainty           -0.243    10.638    
    SLICE_X37Y25         FDRE (Setup_fdre_C_R)       -0.426    10.212    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt_reg[31]
  -------------------------------------------------------------------
                         required time                         10.212    
                         arrival time                          -9.816    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.404ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt_reg[0]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 fall@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.842ns  (logic 2.505ns (36.613%)  route 4.337ns (63.387%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 10.757 - 8.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.480ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5916, routed)        1.665     2.973    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X17Y17         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y17         FDRE (Prop_fdre_C_Q)         0.456     3.429 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=232, routed)         1.581     5.010    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/s00_axi_aresetn
    SLICE_X37Y17         LUT2 (Prop_lut2_I0_O)        0.124     5.134 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt0_carry_i_1/O
                         net (fo=1, routed)           0.331     5.465    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt[0]
    SLICE_X37Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.045 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.045    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt0_carry_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.159 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.159    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt0_carry__0_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.273 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.273    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt0_carry__1_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.387 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.387    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt0_carry__2_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.501 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.501    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt0_carry__3_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.615 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.615    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt0_carry__4_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     6.963 f  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt0_carry__5/O[1]
                         net (fo=2, routed)           1.080     8.043    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/p_1_in[26]
    SLICE_X36Y24         LUT6 (Prop_lut6_I0_O)        0.303     8.346 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt[31]_i_2/O
                         net (fo=1, routed)           0.642     8.988    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt[31]_i_2_n_0
    SLICE_X36Y22         LUT4 (Prop_lut4_I0_O)        0.124     9.112 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt[31]_i_1/O
                         net (fo=32, routed)          0.703     9.815    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt[31]_i_1_n_0
    SLICE_X36Y18         FDRE                                         r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      8.000     8.000 f  
    PS7_X0Y0             PS7                          0.000     8.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5916, routed)        1.565    10.757    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/s00_axi_aclk
    SLICE_X36Y18         FDRE                                         r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.130    10.887    
                         clock uncertainty           -0.243    10.645    
    SLICE_X36Y18         FDRE (Setup_fdre_C_R)       -0.426    10.219    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt_reg[0]
  -------------------------------------------------------------------
                         required time                         10.219    
                         arrival time                          -9.815    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.408ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt_reg[1]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 fall@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.837ns  (logic 2.505ns (36.636%)  route 4.332ns (63.364%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 10.757 - 8.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.480ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5916, routed)        1.665     2.973    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X17Y17         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y17         FDRE (Prop_fdre_C_Q)         0.456     3.429 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=232, routed)         1.581     5.010    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/s00_axi_aresetn
    SLICE_X37Y17         LUT2 (Prop_lut2_I0_O)        0.124     5.134 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt0_carry_i_1/O
                         net (fo=1, routed)           0.331     5.465    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt[0]
    SLICE_X37Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.045 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.045    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt0_carry_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.159 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.159    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt0_carry__0_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.273 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.273    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt0_carry__1_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.387 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.387    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt0_carry__2_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.501 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.501    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt0_carry__3_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.615 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.615    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt0_carry__4_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     6.963 f  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt0_carry__5/O[1]
                         net (fo=2, routed)           1.080     8.043    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/p_1_in[26]
    SLICE_X36Y24         LUT6 (Prop_lut6_I0_O)        0.303     8.346 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt[31]_i_2/O
                         net (fo=1, routed)           0.642     8.988    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt[31]_i_2_n_0
    SLICE_X36Y22         LUT4 (Prop_lut4_I0_O)        0.124     9.112 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt[31]_i_1/O
                         net (fo=32, routed)          0.699     9.810    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt[31]_i_1_n_0
    SLICE_X37Y18         FDRE                                         r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      8.000     8.000 f  
    PS7_X0Y0             PS7                          0.000     8.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5916, routed)        1.565    10.757    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/s00_axi_aclk
    SLICE_X37Y18         FDRE                                         r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.130    10.887    
                         clock uncertainty           -0.243    10.645    
    SLICE_X37Y18         FDRE (Setup_fdre_C_R)       -0.426    10.219    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt_reg[1]
  -------------------------------------------------------------------
                         required time                         10.219    
                         arrival time                          -9.810    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.408ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt_reg[2]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 fall@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.837ns  (logic 2.505ns (36.636%)  route 4.332ns (63.364%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 10.757 - 8.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.480ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5916, routed)        1.665     2.973    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X17Y17         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y17         FDRE (Prop_fdre_C_Q)         0.456     3.429 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=232, routed)         1.581     5.010    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/s00_axi_aresetn
    SLICE_X37Y17         LUT2 (Prop_lut2_I0_O)        0.124     5.134 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt0_carry_i_1/O
                         net (fo=1, routed)           0.331     5.465    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt[0]
    SLICE_X37Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.045 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.045    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt0_carry_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.159 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.159    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt0_carry__0_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.273 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.273    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt0_carry__1_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.387 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.387    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt0_carry__2_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.501 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.501    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt0_carry__3_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.615 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.615    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt0_carry__4_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     6.963 f  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt0_carry__5/O[1]
                         net (fo=2, routed)           1.080     8.043    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/p_1_in[26]
    SLICE_X36Y24         LUT6 (Prop_lut6_I0_O)        0.303     8.346 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt[31]_i_2/O
                         net (fo=1, routed)           0.642     8.988    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt[31]_i_2_n_0
    SLICE_X36Y22         LUT4 (Prop_lut4_I0_O)        0.124     9.112 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt[31]_i_1/O
                         net (fo=32, routed)          0.699     9.810    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt[31]_i_1_n_0
    SLICE_X37Y18         FDRE                                         r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      8.000     8.000 f  
    PS7_X0Y0             PS7                          0.000     8.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5916, routed)        1.565    10.757    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/s00_axi_aclk
    SLICE_X37Y18         FDRE                                         r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.130    10.887    
                         clock uncertainty           -0.243    10.645    
    SLICE_X37Y18         FDRE (Setup_fdre_C_R)       -0.426    10.219    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt_reg[2]
  -------------------------------------------------------------------
                         required time                         10.219    
                         arrival time                          -9.810    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.408ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt_reg[3]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 fall@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.837ns  (logic 2.505ns (36.636%)  route 4.332ns (63.364%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 10.757 - 8.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.480ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5916, routed)        1.665     2.973    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X17Y17         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y17         FDRE (Prop_fdre_C_Q)         0.456     3.429 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=232, routed)         1.581     5.010    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/s00_axi_aresetn
    SLICE_X37Y17         LUT2 (Prop_lut2_I0_O)        0.124     5.134 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt0_carry_i_1/O
                         net (fo=1, routed)           0.331     5.465    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt[0]
    SLICE_X37Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.045 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.045    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt0_carry_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.159 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.159    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt0_carry__0_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.273 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.273    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt0_carry__1_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.387 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.387    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt0_carry__2_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.501 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.501    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt0_carry__3_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.615 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.615    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt0_carry__4_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     6.963 f  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt0_carry__5/O[1]
                         net (fo=2, routed)           1.080     8.043    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/p_1_in[26]
    SLICE_X36Y24         LUT6 (Prop_lut6_I0_O)        0.303     8.346 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt[31]_i_2/O
                         net (fo=1, routed)           0.642     8.988    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt[31]_i_2_n_0
    SLICE_X36Y22         LUT4 (Prop_lut4_I0_O)        0.124     9.112 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt[31]_i_1/O
                         net (fo=32, routed)          0.699     9.810    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt[31]_i_1_n_0
    SLICE_X37Y18         FDRE                                         r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      8.000     8.000 f  
    PS7_X0Y0             PS7                          0.000     8.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5916, routed)        1.565    10.757    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/s00_axi_aclk
    SLICE_X37Y18         FDRE                                         r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.130    10.887    
                         clock uncertainty           -0.243    10.645    
    SLICE_X37Y18         FDRE (Setup_fdre_C_R)       -0.426    10.219    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt_reg[3]
  -------------------------------------------------------------------
                         required time                         10.219    
                         arrival time                          -9.810    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.408ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt_reg[4]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 fall@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.837ns  (logic 2.505ns (36.636%)  route 4.332ns (63.364%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 10.757 - 8.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.480ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5916, routed)        1.665     2.973    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X17Y17         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y17         FDRE (Prop_fdre_C_Q)         0.456     3.429 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=232, routed)         1.581     5.010    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/s00_axi_aresetn
    SLICE_X37Y17         LUT2 (Prop_lut2_I0_O)        0.124     5.134 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt0_carry_i_1/O
                         net (fo=1, routed)           0.331     5.465    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt[0]
    SLICE_X37Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.045 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.045    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt0_carry_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.159 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.159    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt0_carry__0_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.273 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.273    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt0_carry__1_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.387 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.387    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt0_carry__2_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.501 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.501    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt0_carry__3_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.615 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.615    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt0_carry__4_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     6.963 f  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt0_carry__5/O[1]
                         net (fo=2, routed)           1.080     8.043    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/p_1_in[26]
    SLICE_X36Y24         LUT6 (Prop_lut6_I0_O)        0.303     8.346 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt[31]_i_2/O
                         net (fo=1, routed)           0.642     8.988    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt[31]_i_2_n_0
    SLICE_X36Y22         LUT4 (Prop_lut4_I0_O)        0.124     9.112 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt[31]_i_1/O
                         net (fo=32, routed)          0.699     9.810    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt[31]_i_1_n_0
    SLICE_X37Y18         FDRE                                         r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      8.000     8.000 f  
    PS7_X0Y0             PS7                          0.000     8.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5916, routed)        1.565    10.757    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/s00_axi_aclk
    SLICE_X37Y18         FDRE                                         r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.130    10.887    
                         clock uncertainty           -0.243    10.645    
    SLICE_X37Y18         FDRE (Setup_fdre_C_R)       -0.426    10.219    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt_reg[4]
  -------------------------------------------------------------------
                         required time                         10.219    
                         arrival time                          -9.810    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.422ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt_reg[17]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 fall@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.819ns  (logic 2.505ns (36.734%)  route 4.314ns (63.266%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.753ns = ( 10.753 - 8.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.480ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5916, routed)        1.665     2.973    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X17Y17         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y17         FDRE (Prop_fdre_C_Q)         0.456     3.429 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=232, routed)         1.581     5.010    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/s00_axi_aresetn
    SLICE_X37Y17         LUT2 (Prop_lut2_I0_O)        0.124     5.134 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt0_carry_i_1/O
                         net (fo=1, routed)           0.331     5.465    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt[0]
    SLICE_X37Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.045 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.045    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt0_carry_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.159 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.159    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt0_carry__0_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.273 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.273    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt0_carry__1_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.387 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.387    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt0_carry__2_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.501 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.501    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt0_carry__3_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.615 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.615    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt0_carry__4_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     6.963 f  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt0_carry__5/O[1]
                         net (fo=2, routed)           1.080     8.043    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/p_1_in[26]
    SLICE_X36Y24         LUT6 (Prop_lut6_I0_O)        0.303     8.346 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt[31]_i_2/O
                         net (fo=1, routed)           0.642     8.988    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt[31]_i_2_n_0
    SLICE_X36Y22         LUT4 (Prop_lut4_I0_O)        0.124     9.112 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt[31]_i_1/O
                         net (fo=32, routed)          0.681     9.792    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt[31]_i_1_n_0
    SLICE_X37Y22         FDRE                                         r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      8.000     8.000 f  
    PS7_X0Y0             PS7                          0.000     8.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5916, routed)        1.561    10.753    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/s00_axi_aclk
    SLICE_X37Y22         FDRE                                         r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt_reg[17]/C  (IS_INVERTED)
                         clock pessimism              0.130    10.883    
                         clock uncertainty           -0.243    10.641    
    SLICE_X37Y22         FDRE (Setup_fdre_C_R)       -0.426    10.215    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt_reg[17]
  -------------------------------------------------------------------
                         required time                         10.215    
                         arrival time                          -9.792    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.422ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt_reg[18]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 fall@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.819ns  (logic 2.505ns (36.734%)  route 4.314ns (63.266%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.753ns = ( 10.753 - 8.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.480ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5916, routed)        1.665     2.973    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X17Y17         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y17         FDRE (Prop_fdre_C_Q)         0.456     3.429 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=232, routed)         1.581     5.010    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/s00_axi_aresetn
    SLICE_X37Y17         LUT2 (Prop_lut2_I0_O)        0.124     5.134 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt0_carry_i_1/O
                         net (fo=1, routed)           0.331     5.465    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt[0]
    SLICE_X37Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.045 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.045    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt0_carry_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.159 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.159    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt0_carry__0_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.273 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.273    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt0_carry__1_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.387 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.387    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt0_carry__2_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.501 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.501    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt0_carry__3_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.615 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.615    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt0_carry__4_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     6.963 f  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt0_carry__5/O[1]
                         net (fo=2, routed)           1.080     8.043    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/p_1_in[26]
    SLICE_X36Y24         LUT6 (Prop_lut6_I0_O)        0.303     8.346 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt[31]_i_2/O
                         net (fo=1, routed)           0.642     8.988    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt[31]_i_2_n_0
    SLICE_X36Y22         LUT4 (Prop_lut4_I0_O)        0.124     9.112 r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt[31]_i_1/O
                         net (fo=32, routed)          0.681     9.792    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt[31]_i_1_n_0
    SLICE_X37Y22         FDRE                                         r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      8.000     8.000 f  
    PS7_X0Y0             PS7                          0.000     8.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5916, routed)        1.561    10.753    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/s00_axi_aclk
    SLICE_X37Y22         FDRE                                         r  design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt_reg[18]/C  (IS_INVERTED)
                         clock pessimism              0.130    10.883    
                         clock uncertainty           -0.243    10.641    
    SLICE_X37Y22         FDRE (Setup_fdre_C_R)       -0.426    10.215    design_1_i/mongyrocopse_0/U0/mongyrocopse_v1_0_S00_AXI_inst/spi_gyro_inst/diviseur_horloge_inst/cpt_reg[18]
  -------------------------------------------------------------------
                         required time                         10.215    
                         arrival time                          -9.792    
  -------------------------------------------------------------------
                         slack                                  0.422    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.128ns (38.241%)  route 0.207ns (61.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5916, routed)        0.547     0.888    design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X21Y25         FDRE                                         r  design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y25         FDRE (Prop_fdre_C_Q)         0.128     1.016 r  design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/Q
                         net (fo=1, routed)           0.207     1.222    design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[5]
    SLICE_X24Y26         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5916, routed)        0.813     1.183    design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X24Y26         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.034     1.149    
    SLICE_X24Y26         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.056     1.205    design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.205    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/b.b_pipe/m_payload_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.128ns (40.891%)  route 0.185ns (59.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5916, routed)        0.556     0.897    design_1_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X22Y61         FDRE                                         r  design_1_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y61         FDRE (Prop_fdre_C_Q)         0.128     1.025 r  design_1_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.185     1.210    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/b.b_pipe/m_payload_i_reg[13]_1[1]
    SLICE_X19Y60         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/b.b_pipe/m_payload_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5916, routed)        0.828     1.198    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/b.b_pipe/aclk
    SLICE_X19Y60         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/b.b_pipe/m_payload_i_reg[1]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X19Y60         FDRE (Hold_fdre_C_D)         0.016     1.180    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/b.b_pipe/m_payload_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.210    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b.b_pipe/m_payload_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.128ns (40.631%)  route 0.187ns (59.369%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5916, routed)        0.557     0.898    design_1_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X22Y58         FDRE                                         r  design_1_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y58         FDRE (Prop_fdre_C_Q)         0.128     1.026 r  design_1_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.187     1.213    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b.b_pipe/m_payload_i_reg[13]_1[1]
    SLICE_X18Y59         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b.b_pipe/m_payload_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5916, routed)        0.829     1.199    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b.b_pipe/aclk
    SLICE_X18Y59         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b.b_pipe/m_payload_i_reg[1]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X18Y59         FDRE (Hold_fdre_C_D)         0.016     1.181    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b.b_pipe/m_payload_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.213    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b.b_pipe/m_payload_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.128ns (40.920%)  route 0.185ns (59.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5916, routed)        0.557     0.898    design_1_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X22Y58         FDRE                                         r  design_1_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y58         FDRE (Prop_fdre_C_Q)         0.128     1.026 r  design_1_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/Q
                         net (fo=1, routed)           0.185     1.210    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b.b_pipe/m_payload_i_reg[13]_1[13]
    SLICE_X18Y59         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b.b_pipe/m_payload_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5916, routed)        0.829     1.199    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b.b_pipe/aclk
    SLICE_X18Y59         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b.b_pipe/m_payload_i_reg[13]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X18Y59         FDRE (Hold_fdre_C_D)         0.013     1.178    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b.b_pipe/m_payload_i_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.178    
                         arrival time                           1.210    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (53.971%)  route 0.120ns (46.029%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5916, routed)        0.558     0.899    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y38         FDRE                                         r  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y38         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/axi_rdata_reg[7]/Q
                         net (fo=1, routed)           0.120     1.160    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[7]
    SLICE_X16Y38         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5916, routed)        0.829     1.199    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X16Y38         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.262     0.937    
    SLICE_X16Y38         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.120    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.120    
                         arrival time                           1.160    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/axi_rdata_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5916, routed)        0.567     0.908    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y48         FDRE                                         r  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/axi_rdata_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/axi_rdata_reg[31]/Q
                         net (fo=1, routed)           0.101     1.150    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[31]
    SLICE_X12Y47         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5916, routed)        0.835     1.205    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X12Y47         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
                         clock pessimism             -0.281     0.924    
    SLICE_X12Y47         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.107    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32
  -------------------------------------------------------------------
                         required time                         -1.107    
                         arrival time                           1.150    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.447%)  route 0.100ns (41.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5916, routed)        0.550     0.891    design_1_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X23Y22         FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y22         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/Q
                         net (fo=1, routed)           0.100     1.132    design_1_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[6]
    SLICE_X24Y21         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5916, routed)        0.816     1.186    design_1_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X24Y21         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.281     0.905    
    SLICE_X24Y21         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.088    design_1_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.088    
                         arrival time                           1.132    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5916, routed)        0.579     0.920    design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X3Y63          FDRE                                         r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.141     1.061 r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.102     1.163    design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[15]
    SLICE_X4Y63          SRL16E                                       r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5916, routed)        0.847     1.217    design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X4Y63          SRL16E                                       r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.282     0.935    
    SLICE_X4Y63          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.118    design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.118    
                         arrival time                           1.163    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.148ns (39.950%)  route 0.222ns (60.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5916, routed)        0.547     0.888    design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X20Y25         FDRE                                         r  design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y25         FDRE (Prop_fdre_C_Q)         0.148     1.036 r  design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/Q
                         net (fo=1, routed)           0.222     1.258    design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[11]
    SLICE_X24Y26         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5916, routed)        0.813     1.183    design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X24Y26         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
                         clock pessimism             -0.034     1.149    
    SLICE_X24Y26         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.062     1.211    design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.128ns (34.107%)  route 0.247ns (65.893%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5916, routed)        0.547     0.888    design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X21Y25         FDRE                                         r  design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y25         FDRE (Prop_fdre_C_Q)         0.128     1.016 r  design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/Q
                         net (fo=1, routed)           0.247     1.263    design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[10]
    SLICE_X24Y26         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5916, routed)        0.813     1.183    design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X24Y26         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
                         clock pessimism             -0.034     1.149    
    SLICE_X24Y26         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.064     1.213    design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32
  -------------------------------------------------------------------
                         required time                         -1.213    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.050    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         16.000      12.116     DSP48_X0Y13    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/audio_out_temp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         16.000      12.116     DSP48_X0Y11    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain3_inst/audio_out_temp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         16.000      12.116     DSP48_X0Y7     design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/audio_out_temp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         16.000      12.116     DSP48_X0Y9     design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain1_inst/audio_out_temp_reg/CLK
Min Period        n/a     BUFG/I       n/a            2.155         16.000      13.845     BUFGCTRL_X0Y0  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         16.000      15.000     SLICE_X7Y3     design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/ECRITRAMCOEF_reg_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         16.000      15.000     SLICE_X7Y1     design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/G0FIR_reg_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         16.000      15.000     SLICE_X6Y0     design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/G0FIR_reg_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         16.000      15.000     SLICE_X12Y23   design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain1_inst/sortie_prete_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         16.000      15.000     SLICE_X11Y28   design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/sortie_prete_reg/C
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         8.000       7.020      SLICE_X16Y40   design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         8.000       7.020      SLICE_X16Y40   design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         8.000       7.020      SLICE_X16Y38   design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         8.000       7.020      SLICE_X12Y43   design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         8.000       7.020      SLICE_X12Y43   design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         8.000       7.020      SLICE_X16Y43   design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         8.000       7.020      SLICE_X16Y43   design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         8.000       7.020      SLICE_X16Y43   design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         8.000       7.020      SLICE_X16Y45   design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         8.000       7.020      SLICE_X16Y43   design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         8.000       7.020      SLICE_X16Y43   design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         8.000       7.020      SLICE_X16Y43   design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         8.000       7.020      SLICE_X16Y43   design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         8.000       7.020      SLICE_X16Y45   design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         8.000       7.020      SLICE_X16Y43   design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         8.000       7.020      SLICE_X16Y45   design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         8.000       7.020      SLICE_X16Y45   design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         8.000       7.020      SLICE_X16Y45   design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         8.000       7.020      SLICE_X16Y47   design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         8.000       7.020      SLICE_X16Y47   design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_2

Setup :            0  Failing Endpoints,  Worst Slack       38.183ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.183ns  (required time - arrival time)
  Source:                 design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_2 rise@50.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        10.870ns  (logic 8.355ns (76.863%)  route 2.515ns (23.137%))
  Logic Levels:           12  (CARRY4=9 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 52.681 - 50.000 ) 
    Source Clock Delay      (SCD):    3.069ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.761     3.069    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    DSP48_X1Y4           DSP48E1                                      r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.275 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.277    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1_n_106
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.795 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__2/P[0]
                         net (fo=2, routed)           0.935     9.729    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__2_n_105
    SLICE_X31Y10         LUT2 (Prop_lut2_I0_O)        0.124     9.853 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry_i_3/O
                         net (fo=1, routed)           0.000     9.853    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry_i_3_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.403 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry/CO[3]
                         net (fo=1, routed)           0.000    10.403    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.625 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__0/O[0]
                         net (fo=2, routed)           1.578    12.203    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__0_n_7
    SLICE_X21Y13         LUT2 (Prop_lut2_I0_O)        0.299    12.502 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    12.502    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__4_i_4_n_0
    SLICE_X21Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.034 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.034    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__4_n_0
    SLICE_X21Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.148 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.148    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__5_n_0
    SLICE_X21Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.262 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    13.262    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__6_n_0
    SLICE_X21Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.376 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__7/CO[3]
                         net (fo=1, routed)           0.000    13.376    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__7_n_0
    SLICE_X21Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.490 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    13.490    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__8_n_0
    SLICE_X21Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.604 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    13.604    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__9_n_0
    SLICE_X21Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.938 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__10/O[1]
                         net (fo=1, routed)           0.000    13.938    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0[45]
    SLICE_X21Y19         FDRE                                         r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.488    52.681    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X21Y19         FDRE                                         r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[45]/C
                         clock pessimism              0.130    52.810    
                         clock uncertainty           -0.751    52.060    
    SLICE_X21Y19         FDRE (Setup_fdre_C_D)        0.062    52.122    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[45]
  -------------------------------------------------------------------
                         required time                         52.122    
                         arrival time                         -13.938    
  -------------------------------------------------------------------
                         slack                                 38.183    

Slack (MET) :             38.204ns  (required time - arrival time)
  Source:                 design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_2 rise@50.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        10.849ns  (logic 8.334ns (76.818%)  route 2.515ns (23.182%))
  Logic Levels:           12  (CARRY4=9 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 52.681 - 50.000 ) 
    Source Clock Delay      (SCD):    3.069ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.761     3.069    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    DSP48_X1Y4           DSP48E1                                      r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.275 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.277    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1_n_106
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.795 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__2/P[0]
                         net (fo=2, routed)           0.935     9.729    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__2_n_105
    SLICE_X31Y10         LUT2 (Prop_lut2_I0_O)        0.124     9.853 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry_i_3/O
                         net (fo=1, routed)           0.000     9.853    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry_i_3_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.403 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry/CO[3]
                         net (fo=1, routed)           0.000    10.403    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.625 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__0/O[0]
                         net (fo=2, routed)           1.578    12.203    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__0_n_7
    SLICE_X21Y13         LUT2 (Prop_lut2_I0_O)        0.299    12.502 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    12.502    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__4_i_4_n_0
    SLICE_X21Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.034 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.034    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__4_n_0
    SLICE_X21Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.148 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.148    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__5_n_0
    SLICE_X21Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.262 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    13.262    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__6_n_0
    SLICE_X21Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.376 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__7/CO[3]
                         net (fo=1, routed)           0.000    13.376    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__7_n_0
    SLICE_X21Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.490 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    13.490    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__8_n_0
    SLICE_X21Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.604 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    13.604    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__9_n_0
    SLICE_X21Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.917 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__10/O[3]
                         net (fo=1, routed)           0.000    13.917    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0[47]
    SLICE_X21Y19         FDRE                                         r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.488    52.681    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X21Y19         FDRE                                         r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[47]/C
                         clock pessimism              0.130    52.810    
                         clock uncertainty           -0.751    52.060    
    SLICE_X21Y19         FDRE (Setup_fdre_C_D)        0.062    52.122    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[47]
  -------------------------------------------------------------------
                         required time                         52.122    
                         arrival time                         -13.917    
  -------------------------------------------------------------------
                         slack                                 38.204    

Slack (MET) :             38.251ns  (required time - arrival time)
  Source:                 design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_2 rise@50.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        10.810ns  (logic 8.489ns (78.531%)  route 2.321ns (21.469%))
  Logic Levels:           12  (CARRY4=9 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 52.677 - 50.000 ) 
    Source Clock Delay      (SCD):    3.058ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.750     3.058    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    DSP48_X1Y8           DSP48E1                                      r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.264 r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.266    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1_n_106
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.784 r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__2/P[0]
                         net (fo=2, routed)           1.019     9.802    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__2_n_105
    SLICE_X33Y19         LUT2 (Prop_lut2_I0_O)        0.124     9.926 r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry_i_3/O
                         net (fo=1, routed)           0.000     9.926    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry_i_3_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.476 r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry/CO[3]
                         net (fo=1, routed)           0.000    10.476    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.590 r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.590    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__0_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.704 r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.704    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__1_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.038 r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__2/O[1]
                         net (fo=2, routed)           1.291    12.329    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__2_n_6
    SLICE_X19Y22         LUT2 (Prop_lut2_I0_O)        0.303    12.632 r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__6_i_3/O
                         net (fo=1, routed)           0.000    12.632    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__6_i_3_n_0
    SLICE_X19Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.182 r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    13.182    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__6_n_0
    SLICE_X19Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.296 r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__7/CO[3]
                         net (fo=1, routed)           0.000    13.296    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__7_n_0
    SLICE_X19Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.410 r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__8/CO[3]
                         net (fo=1, routed)           0.009    13.419    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__8_n_0
    SLICE_X19Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.533 r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    13.533    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__9_n_0
    SLICE_X19Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.867 r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__10/O[1]
                         net (fo=1, routed)           0.000    13.867    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0[45]
    SLICE_X19Y26         FDRE                                         r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.485    52.678    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X19Y26         FDRE                                         r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[45]/C
                         clock pessimism              0.130    52.807    
                         clock uncertainty           -0.751    52.057    
    SLICE_X19Y26         FDRE (Setup_fdre_C_D)        0.062    52.119    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[45]
  -------------------------------------------------------------------
                         required time                         52.119    
                         arrival time                         -13.867    
  -------------------------------------------------------------------
                         slack                                 38.251    

Slack (MET) :             38.272ns  (required time - arrival time)
  Source:                 design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_2 rise@50.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        10.789ns  (logic 8.468ns (78.489%)  route 2.321ns (21.511%))
  Logic Levels:           12  (CARRY4=9 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 52.677 - 50.000 ) 
    Source Clock Delay      (SCD):    3.058ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.750     3.058    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    DSP48_X1Y8           DSP48E1                                      r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.264 r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.266    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1_n_106
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.784 r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__2/P[0]
                         net (fo=2, routed)           1.019     9.802    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__2_n_105
    SLICE_X33Y19         LUT2 (Prop_lut2_I0_O)        0.124     9.926 r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry_i_3/O
                         net (fo=1, routed)           0.000     9.926    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry_i_3_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.476 r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry/CO[3]
                         net (fo=1, routed)           0.000    10.476    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.590 r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.590    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__0_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.704 r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.704    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__1_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.038 r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__2/O[1]
                         net (fo=2, routed)           1.291    12.329    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__2_n_6
    SLICE_X19Y22         LUT2 (Prop_lut2_I0_O)        0.303    12.632 r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__6_i_3/O
                         net (fo=1, routed)           0.000    12.632    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__6_i_3_n_0
    SLICE_X19Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.182 r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    13.182    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__6_n_0
    SLICE_X19Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.296 r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__7/CO[3]
                         net (fo=1, routed)           0.000    13.296    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__7_n_0
    SLICE_X19Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.410 r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__8/CO[3]
                         net (fo=1, routed)           0.009    13.419    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__8_n_0
    SLICE_X19Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.533 r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    13.533    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__9_n_0
    SLICE_X19Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.846 r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__10/O[3]
                         net (fo=1, routed)           0.000    13.846    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0[47]
    SLICE_X19Y26         FDRE                                         r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.485    52.678    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X19Y26         FDRE                                         r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[47]/C
                         clock pessimism              0.130    52.807    
                         clock uncertainty           -0.751    52.057    
    SLICE_X19Y26         FDRE (Setup_fdre_C_D)        0.062    52.119    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[47]
  -------------------------------------------------------------------
                         required time                         52.119    
                         arrival time                         -13.846    
  -------------------------------------------------------------------
                         slack                                 38.272    

Slack (MET) :             38.278ns  (required time - arrival time)
  Source:                 design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_2 rise@50.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        10.775ns  (logic 8.260ns (76.659%)  route 2.515ns (23.341%))
  Logic Levels:           12  (CARRY4=9 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 52.681 - 50.000 ) 
    Source Clock Delay      (SCD):    3.069ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.761     3.069    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    DSP48_X1Y4           DSP48E1                                      r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.275 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.277    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1_n_106
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.795 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__2/P[0]
                         net (fo=2, routed)           0.935     9.729    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__2_n_105
    SLICE_X31Y10         LUT2 (Prop_lut2_I0_O)        0.124     9.853 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry_i_3/O
                         net (fo=1, routed)           0.000     9.853    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry_i_3_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.403 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry/CO[3]
                         net (fo=1, routed)           0.000    10.403    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.625 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__0/O[0]
                         net (fo=2, routed)           1.578    12.203    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__0_n_7
    SLICE_X21Y13         LUT2 (Prop_lut2_I0_O)        0.299    12.502 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    12.502    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__4_i_4_n_0
    SLICE_X21Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.034 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.034    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__4_n_0
    SLICE_X21Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.148 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.148    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__5_n_0
    SLICE_X21Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.262 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    13.262    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__6_n_0
    SLICE_X21Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.376 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__7/CO[3]
                         net (fo=1, routed)           0.000    13.376    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__7_n_0
    SLICE_X21Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.490 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    13.490    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__8_n_0
    SLICE_X21Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.604 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    13.604    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__9_n_0
    SLICE_X21Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.843 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__10/O[2]
                         net (fo=1, routed)           0.000    13.843    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0[46]
    SLICE_X21Y19         FDRE                                         r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.488    52.681    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X21Y19         FDRE                                         r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[46]/C
                         clock pessimism              0.130    52.810    
                         clock uncertainty           -0.751    52.060    
    SLICE_X21Y19         FDRE (Setup_fdre_C_D)        0.062    52.122    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[46]
  -------------------------------------------------------------------
                         required time                         52.122    
                         arrival time                         -13.843    
  -------------------------------------------------------------------
                         slack                                 38.278    

Slack (MET) :             38.294ns  (required time - arrival time)
  Source:                 design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_2 rise@50.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        10.759ns  (logic 8.244ns (76.624%)  route 2.515ns (23.376%))
  Logic Levels:           12  (CARRY4=9 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 52.681 - 50.000 ) 
    Source Clock Delay      (SCD):    3.069ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.761     3.069    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    DSP48_X1Y4           DSP48E1                                      r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.275 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.277    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1_n_106
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.795 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__2/P[0]
                         net (fo=2, routed)           0.935     9.729    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__2_n_105
    SLICE_X31Y10         LUT2 (Prop_lut2_I0_O)        0.124     9.853 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry_i_3/O
                         net (fo=1, routed)           0.000     9.853    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry_i_3_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.403 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry/CO[3]
                         net (fo=1, routed)           0.000    10.403    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.625 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__0/O[0]
                         net (fo=2, routed)           1.578    12.203    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__0_n_7
    SLICE_X21Y13         LUT2 (Prop_lut2_I0_O)        0.299    12.502 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    12.502    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__4_i_4_n_0
    SLICE_X21Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.034 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.034    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__4_n_0
    SLICE_X21Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.148 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.148    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__5_n_0
    SLICE_X21Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.262 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    13.262    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__6_n_0
    SLICE_X21Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.376 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__7/CO[3]
                         net (fo=1, routed)           0.000    13.376    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__7_n_0
    SLICE_X21Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.490 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    13.490    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__8_n_0
    SLICE_X21Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.604 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    13.604    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__9_n_0
    SLICE_X21Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.827 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__10/O[0]
                         net (fo=1, routed)           0.000    13.827    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0[44]
    SLICE_X21Y19         FDRE                                         r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.488    52.681    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X21Y19         FDRE                                         r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[44]/C
                         clock pessimism              0.130    52.810    
                         clock uncertainty           -0.751    52.060    
    SLICE_X21Y19         FDRE (Setup_fdre_C_D)        0.062    52.122    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[44]
  -------------------------------------------------------------------
                         required time                         52.122    
                         arrival time                         -13.827    
  -------------------------------------------------------------------
                         slack                                 38.294    

Slack (MET) :             38.298ns  (required time - arrival time)
  Source:                 design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_2 rise@50.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        10.756ns  (logic 8.241ns (76.618%)  route 2.515ns (23.382%))
  Logic Levels:           11  (CARRY4=8 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 52.681 - 50.000 ) 
    Source Clock Delay      (SCD):    3.069ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.761     3.069    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    DSP48_X1Y4           DSP48E1                                      r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.275 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.277    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1_n_106
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.795 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__2/P[0]
                         net (fo=2, routed)           0.935     9.729    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__2_n_105
    SLICE_X31Y10         LUT2 (Prop_lut2_I0_O)        0.124     9.853 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry_i_3/O
                         net (fo=1, routed)           0.000     9.853    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry_i_3_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.403 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry/CO[3]
                         net (fo=1, routed)           0.000    10.403    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.625 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__0/O[0]
                         net (fo=2, routed)           1.578    12.203    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__0_n_7
    SLICE_X21Y13         LUT2 (Prop_lut2_I0_O)        0.299    12.502 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    12.502    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__4_i_4_n_0
    SLICE_X21Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.034 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.034    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__4_n_0
    SLICE_X21Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.148 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.148    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__5_n_0
    SLICE_X21Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.262 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    13.262    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__6_n_0
    SLICE_X21Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.376 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__7/CO[3]
                         net (fo=1, routed)           0.000    13.376    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__7_n_0
    SLICE_X21Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.490 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    13.490    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__8_n_0
    SLICE_X21Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.824 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__9/O[1]
                         net (fo=1, routed)           0.000    13.824    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0[41]
    SLICE_X21Y18         FDRE                                         r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.489    52.681    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X21Y18         FDRE                                         r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[41]/C
                         clock pessimism              0.130    52.811    
                         clock uncertainty           -0.751    52.061    
    SLICE_X21Y18         FDRE (Setup_fdre_C_D)        0.062    52.123    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[41]
  -------------------------------------------------------------------
                         required time                         52.123    
                         arrival time                         -13.824    
  -------------------------------------------------------------------
                         slack                                 38.298    

Slack (MET) :             38.319ns  (required time - arrival time)
  Source:                 design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_2 rise@50.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        10.735ns  (logic 8.220ns (76.572%)  route 2.515ns (23.428%))
  Logic Levels:           11  (CARRY4=8 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 52.681 - 50.000 ) 
    Source Clock Delay      (SCD):    3.069ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.761     3.069    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    DSP48_X1Y4           DSP48E1                                      r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.275 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.277    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1_n_106
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.795 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__2/P[0]
                         net (fo=2, routed)           0.935     9.729    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__2_n_105
    SLICE_X31Y10         LUT2 (Prop_lut2_I0_O)        0.124     9.853 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry_i_3/O
                         net (fo=1, routed)           0.000     9.853    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry_i_3_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.403 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry/CO[3]
                         net (fo=1, routed)           0.000    10.403    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.625 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__0/O[0]
                         net (fo=2, routed)           1.578    12.203    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__0_n_7
    SLICE_X21Y13         LUT2 (Prop_lut2_I0_O)        0.299    12.502 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    12.502    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__4_i_4_n_0
    SLICE_X21Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.034 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.034    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__4_n_0
    SLICE_X21Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.148 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.148    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__5_n_0
    SLICE_X21Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.262 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    13.262    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__6_n_0
    SLICE_X21Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.376 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__7/CO[3]
                         net (fo=1, routed)           0.000    13.376    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__7_n_0
    SLICE_X21Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.490 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    13.490    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__8_n_0
    SLICE_X21Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.803 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__9/O[3]
                         net (fo=1, routed)           0.000    13.803    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0[43]
    SLICE_X21Y18         FDRE                                         r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.489    52.681    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X21Y18         FDRE                                         r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[43]/C
                         clock pessimism              0.130    52.811    
                         clock uncertainty           -0.751    52.061    
    SLICE_X21Y18         FDRE (Setup_fdre_C_D)        0.062    52.123    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[43]
  -------------------------------------------------------------------
                         required time                         52.123    
                         arrival time                         -13.803    
  -------------------------------------------------------------------
                         slack                                 38.319    

Slack (MET) :             38.346ns  (required time - arrival time)
  Source:                 design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_2 rise@50.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        10.715ns  (logic 8.394ns (78.341%)  route 2.321ns (21.659%))
  Logic Levels:           12  (CARRY4=9 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 52.677 - 50.000 ) 
    Source Clock Delay      (SCD):    3.058ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.750     3.058    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    DSP48_X1Y8           DSP48E1                                      r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.264 r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.266    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1_n_106
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.784 r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__2/P[0]
                         net (fo=2, routed)           1.019     9.802    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__2_n_105
    SLICE_X33Y19         LUT2 (Prop_lut2_I0_O)        0.124     9.926 r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry_i_3/O
                         net (fo=1, routed)           0.000     9.926    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry_i_3_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.476 r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry/CO[3]
                         net (fo=1, routed)           0.000    10.476    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.590 r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.590    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__0_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.704 r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.704    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__1_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.038 r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__2/O[1]
                         net (fo=2, routed)           1.291    12.329    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__2_n_6
    SLICE_X19Y22         LUT2 (Prop_lut2_I0_O)        0.303    12.632 r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__6_i_3/O
                         net (fo=1, routed)           0.000    12.632    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__6_i_3_n_0
    SLICE_X19Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.182 r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    13.182    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__6_n_0
    SLICE_X19Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.296 r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__7/CO[3]
                         net (fo=1, routed)           0.000    13.296    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__7_n_0
    SLICE_X19Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.410 r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__8/CO[3]
                         net (fo=1, routed)           0.009    13.419    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__8_n_0
    SLICE_X19Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.533 r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    13.533    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__9_n_0
    SLICE_X19Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.772 r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__10/O[2]
                         net (fo=1, routed)           0.000    13.772    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0[46]
    SLICE_X19Y26         FDRE                                         r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.485    52.678    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X19Y26         FDRE                                         r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[46]/C
                         clock pessimism              0.130    52.807    
                         clock uncertainty           -0.751    52.057    
    SLICE_X19Y26         FDRE (Setup_fdre_C_D)        0.062    52.119    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[46]
  -------------------------------------------------------------------
                         required time                         52.119    
                         arrival time                         -13.772    
  -------------------------------------------------------------------
                         slack                                 38.346    

Slack (MET) :             38.349ns  (required time - arrival time)
  Source:                 design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_2 rise@50.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        10.846ns  (logic 8.224ns (75.822%)  route 2.622ns (24.178%))
  Logic Levels:           10  (CARRY4=7 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 52.686 - 50.000 ) 
    Source Clock Delay      (SCD):    3.079ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.771     3.079    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    DSP48_X0Y2           DSP48E1                                      r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.285 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.287    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__1_n_106
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.518     8.805 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__2/P[7]
                         net (fo=2, routed)           1.349    10.154    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1__2_n_98
    SLICE_X9Y10          LUT2 (Prop_lut2_I0_O)        0.124    10.278 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__1_i_4/O
                         net (fo=1, routed)           0.000    10.278    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__1_i_4_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.810 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.810    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__1_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.144 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__2/O[1]
                         net (fo=2, routed)           1.271    12.415    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult1_carry__2_n_6
    SLICE_X20Y11         LUT2 (Prop_lut2_I0_O)        0.303    12.718 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__6_i_3/O
                         net (fo=1, routed)           0.000    12.718    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__6_i_3_n_0
    SLICE_X20Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.251 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    13.251    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__6_n_0
    SLICE_X20Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.368 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__7/CO[3]
                         net (fo=1, routed)           0.000    13.368    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__7_n_0
    SLICE_X20Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.485 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    13.485    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__8_n_0
    SLICE_X20Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.602 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    13.602    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__9_n_0
    SLICE_X20Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.925 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0_carry__10/O[1]
                         net (fo=1, routed)           0.000    13.925    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult0[45]
    SLICE_X20Y15         FDRE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.493    52.686    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X20Y15         FDRE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[45]/C
                         clock pessimism              0.230    52.916    
                         clock uncertainty           -0.751    52.165    
    SLICE_X20Y15         FDRE (Setup_fdre_C_D)        0.109    52.274    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[45]
  -------------------------------------------------------------------
                         required time                         52.274    
                         arrival time                         -13.925    
  -------------------------------------------------------------------
                         slack                                 38.349    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.752%)  route 0.232ns (62.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.552     0.893    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X22Y19         FDRE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y19         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[32]/Q
                         net (fo=2, routed)           0.232     1.266    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult[32]
    SLICE_X17Y18         FDRE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.822     1.192    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X17Y18         FDRE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[0]/C
                         clock pessimism             -0.034     1.158    
    SLICE_X17Y18         FDRE (Hold_fdre_C_D)         0.075     1.233    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.233    
                         arrival time                           1.266    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.049%)  route 0.250ns (63.951%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.550     0.891    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X22Y21         FDRE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y21         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[43]/Q
                         net (fo=2, routed)           0.250     1.282    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult[43]
    SLICE_X16Y18         FDRE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.822     1.192    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X16Y18         FDRE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[11]/C
                         clock pessimism             -0.034     1.158    
    SLICE_X16Y18         FDRE (Hold_fdre_C_D)         0.076     1.234    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.119%)  route 0.239ns (62.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.552     0.893    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X22Y19         FDRE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y19         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[33]/Q
                         net (fo=2, routed)           0.239     1.272    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult[33]
    SLICE_X16Y18         FDRE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.822     1.192    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X16Y18         FDRE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[1]/C
                         clock pessimism             -0.034     1.158    
    SLICE_X16Y18         FDRE (Hold_fdre_C_D)         0.064     1.222    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.880%)  route 0.231ns (62.119%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.550     0.891    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X22Y21         FDRE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y21         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[40]/Q
                         net (fo=2, routed)           0.231     1.263    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult[40]
    SLICE_X17Y18         FDRE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.822     1.192    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X17Y18         FDRE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[8]/C
                         clock pessimism             -0.034     1.158    
    SLICE_X17Y18         FDRE (Hold_fdre_C_D)         0.051     1.209    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.209    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.252%)  route 0.259ns (64.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.551     0.892    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X22Y20         FDRE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y20         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[38]/Q
                         net (fo=2, routed)           0.259     1.291    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult[38]
    SLICE_X17Y18         FDRE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.822     1.192    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X17Y18         FDRE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[6]/C
                         clock pessimism             -0.034     1.158    
    SLICE_X17Y18         FDRE (Hold_fdre_C_D)         0.072     1.230    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.664%)  route 0.278ns (66.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.550     0.891    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X22Y22         FDRE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y22         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[46]/Q
                         net (fo=2, routed)           0.278     1.309    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult[46]
    SLICE_X16Y18         FDRE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.822     1.192    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X16Y18         FDRE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[14]/C
                         clock pessimism             -0.034     1.158    
    SLICE_X16Y18         FDRE (Hold_fdre_C_D)         0.060     1.218    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.218    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.024%)  route 0.273ns (65.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.550     0.891    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X22Y22         FDRE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y22         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[47]/Q
                         net (fo=2, routed)           0.273     1.305    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult[47]
    SLICE_X16Y18         FDRE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.822     1.192    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X16Y18         FDRE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[15]/C
                         clock pessimism             -0.034     1.158    
    SLICE_X16Y18         FDRE (Hold_fdre_C_D)         0.053     1.211    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.305    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.066%)  route 0.299ns (67.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.550     0.891    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X22Y22         FDRE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y22         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[45]/Q
                         net (fo=2, routed)           0.299     1.330    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult[45]
    SLICE_X16Y18         FDRE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.822     1.192    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X16Y18         FDRE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[13]/C
                         clock pessimism             -0.034     1.158    
    SLICE_X16Y18         FDRE (Hold_fdre_C_D)         0.076     1.234    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.330    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.141ns (32.874%)  route 0.288ns (67.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.552     0.893    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X22Y19         FDRE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y19         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[35]/Q
                         net (fo=2, routed)           0.288     1.321    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult[35]
    SLICE_X17Y18         FDRE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.822     1.192    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X17Y18         FDRE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[3]/C
                         clock pessimism             -0.034     1.158    
    SLICE_X17Y18         FDRE (Hold_fdre_C_D)         0.066     1.224    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.321    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg/DIBDI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.128ns (24.819%)  route 0.388ns (75.181%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.556     0.896    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X18Y18         FDRE                                         r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y18         FDRE (Prop_fdre_C_Q)         0.128     1.025 r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dinRAM_reg[26]/Q
                         net (fo=1, routed)           0.388     1.412    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg_1[10]
    RAMB18_X1Y8          RAMB18E1                                     r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.861     1.231    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/s00_clk
    RAMB18_X1Y8          RAMB18E1                                     r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg/CLKBWRCLK
                         clock pessimism             -0.034     1.197    
    RAMB18_X1Y8          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[10])
                                                      0.102     1.299    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.299    
                         arrival time                           1.412    
  -------------------------------------------------------------------
                         slack                                  0.113    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_2
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         50.000      47.056     RAMB18_X1Y3   design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         50.000      47.056     RAMB18_X1Y3   design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         50.000      47.056     RAMB18_X0Y0   design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         50.000      47.056     RAMB18_X0Y0   design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         50.000      47.056     RAMB18_X0Y4   design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         50.000      47.056     RAMB18_X0Y4   design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         50.000      47.056     RAMB18_X1Y4   design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         50.000      47.056     RAMB18_X1Y4   design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         50.000      47.056     RAMB18_X1Y8   design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         50.000      47.056     RAMB18_X1Y8   design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMAudio/mem_reg/CLKBWRCLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X22Y11  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X22Y13  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X22Y13  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X22Y14  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X22Y14  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X22Y14  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X22Y14  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X22Y15  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X22Y15  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X22Y15  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X20Y4   design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X20Y4   design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X20Y6   design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X20Y6   design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X20Y6   design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X20Y6   design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X20Y7   design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X20Y7   design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X20Y7   design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X20Y7   design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/dout_mult_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_0

Setup :           96  Failing Endpoints,  Worst Slack       -2.947ns,  Total Violation     -240.843ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.947ns  (required time - arrival time)
  Source:                 design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/traitement_fini_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/audio_out_temp_reg/CEB2
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_0 rise@352.000ns - clk_fpga_2 rise@350.000ns)
  Data Path Delay:        3.452ns  (logic 0.642ns (18.597%)  route 2.810ns (81.403%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.782ns = ( 354.782 - 352.000 ) 
    Source Clock Delay      (SCD):    2.975ns = ( 352.975 - 350.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                    350.000   350.000 r  
    PS7_X0Y0             PS7                          0.000   350.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207   351.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   351.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.667   352.975    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X10Y28         FDRE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/traitement_fini_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDRE (Prop_fdre_C_Q)         0.518   353.493 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/traitement_fini_reg/Q
                         net (fo=5, routed)           1.353   354.846    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/audio_in_2_pret
    SLICE_X10Y28         LUT4 (Prop_lut4_I0_O)        0.124   354.970 r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/audio_out_temp_reg_i_1__0/O
                         net (fo=2, routed)           1.458   356.427    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/audio_out_temp_reg_i_1__0_n_0
    DSP48_X0Y13          DSP48E1                                      r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/audio_out_temp_reg/CEB2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    352.000   352.000 r  
    PS7_X0Y0             PS7                          0.000   352.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   353.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   353.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5916, routed)        1.590   354.782    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/s00_axi_aclk
    DSP48_X0Y13          DSP48E1                                      r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/audio_out_temp_reg/CLK
                         clock pessimism              0.000   354.782    
                         clock uncertainty           -0.788   353.994    
    DSP48_X0Y13          DSP48E1 (Setup_dsp48e1_CLK_CEB2)
                                                     -0.514   353.480    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/audio_out_temp_reg
  -------------------------------------------------------------------
                         required time                        353.480    
                         arrival time                        -356.427    
  -------------------------------------------------------------------
                         slack                                 -2.947    

Slack (VIOLATED) :        -2.912ns  (required time - arrival time)
  Source:                 design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/traitement_fini_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain3_inst/audio_out_temp_reg/CEB2
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_0 rise@352.000ns - clk_fpga_2 rise@350.000ns)
  Data Path Delay:        3.409ns  (logic 0.580ns (17.015%)  route 2.829ns (82.985%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.777ns = ( 354.777 - 352.000 ) 
    Source Clock Delay      (SCD):    2.978ns = ( 352.978 - 350.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                    350.000   350.000 r  
    PS7_X0Y0             PS7                          0.000   350.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207   351.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   351.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.670   352.978    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X11Y18         FDRE                                         r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/traitement_fini_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDRE (Prop_fdre_C_Q)         0.456   353.434 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/traitement_fini_reg/Q
                         net (fo=5, routed)           1.408   354.842    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain3_inst/audio_in_3_pret
    SLICE_X11Y18         LUT4 (Prop_lut4_I0_O)        0.124   354.966 r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain3_inst/audio_out_temp_reg_i_1__1/O
                         net (fo=2, routed)           1.421   356.387    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain3_inst/audio_out_temp_reg_i_1__1_n_0
    DSP48_X0Y11          DSP48E1                                      r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain3_inst/audio_out_temp_reg/CEB2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    352.000   352.000 r  
    PS7_X0Y0             PS7                          0.000   352.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   353.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   353.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5916, routed)        1.585   354.777    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain3_inst/s00_axi_aclk
    DSP48_X0Y11          DSP48E1                                      r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain3_inst/audio_out_temp_reg/CLK
                         clock pessimism              0.000   354.777    
                         clock uncertainty           -0.788   353.989    
    DSP48_X0Y11          DSP48E1 (Setup_dsp48e1_CLK_CEB2)
                                                     -0.514   353.475    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain3_inst/audio_out_temp_reg
  -------------------------------------------------------------------
                         required time                        353.475    
                         arrival time                        -356.387    
  -------------------------------------------------------------------
                         slack                                 -2.912    

Slack (VIOLATED) :        -2.910ns  (required time - arrival time)
  Source:                 design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/traitement_fini_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain3_inst/multOp/CEA2
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_0 rise@352.000ns - clk_fpga_2 rise@350.000ns)
  Data Path Delay:        3.421ns  (logic 0.580ns (16.955%)  route 2.841ns (83.045%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.774ns = ( 354.774 - 352.000 ) 
    Source Clock Delay      (SCD):    2.978ns = ( 352.978 - 350.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                    350.000   350.000 r  
    PS7_X0Y0             PS7                          0.000   350.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207   351.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   351.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.670   352.978    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X11Y18         FDRE                                         r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/traitement_fini_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDRE (Prop_fdre_C_Q)         0.456   353.434 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/traitement_fini_reg/Q
                         net (fo=5, routed)           1.408   354.842    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain3_inst/audio_in_3_pret
    SLICE_X11Y18         LUT4 (Prop_lut4_I0_O)        0.124   354.966 r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain3_inst/audio_out_temp_reg_i_1__1/O
                         net (fo=2, routed)           1.433   356.399    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain3_inst/audio_out_temp_reg_i_1__1_n_0
    DSP48_X0Y10          DSP48E1                                      r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain3_inst/multOp/CEA2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    352.000   352.000 r  
    PS7_X0Y0             PS7                          0.000   352.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   353.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   353.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5916, routed)        1.582   354.774    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain3_inst/s00_axi_aclk
    DSP48_X0Y10          DSP48E1                                      r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain3_inst/multOp/CLK
                         clock pessimism              0.000   354.774    
                         clock uncertainty           -0.788   353.986    
    DSP48_X0Y10          DSP48E1 (Setup_dsp48e1_CLK_CEA2)
                                                     -0.497   353.489    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain3_inst/multOp
  -------------------------------------------------------------------
                         required time                        353.489    
                         arrival time                        -356.399    
  -------------------------------------------------------------------
                         slack                                 -2.910    

Slack (VIOLATED) :        -2.822ns  (required time - arrival time)
  Source:                 design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/audio_out_temp_reg/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_0 rise@352.000ns - clk_fpga_2 rise@350.000ns)
  Data Path Delay:        3.215ns  (logic 0.419ns (13.031%)  route 2.796ns (86.969%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.779ns = ( 354.779 - 352.000 ) 
    Source Clock Delay      (SCD):    2.975ns = ( 352.975 - 350.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                    350.000   350.000 r  
    PS7_X0Y0             PS7                          0.000   350.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207   351.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   351.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.667   352.975    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X14Y17         FDRE                                         r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y17         FDRE (Prop_fdre_C_Q)         0.419   353.394 r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[15]/Q
                         net (fo=4, routed)           2.796   356.190    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/audio_in_4[15]
    DSP48_X0Y7           DSP48E1                                      r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/audio_out_temp_reg/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    352.000   352.000 r  
    PS7_X0Y0             PS7                          0.000   352.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   353.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   353.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5916, routed)        1.587   354.779    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/s00_axi_aclk
    DSP48_X0Y7           DSP48E1                                      r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/audio_out_temp_reg/CLK
                         clock pessimism              0.000   354.779    
                         clock uncertainty           -0.788   353.991    
    DSP48_X0Y7           DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -0.622   353.369    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/audio_out_temp_reg
  -------------------------------------------------------------------
                         required time                        353.369    
                         arrival time                        -356.190    
  -------------------------------------------------------------------
                         slack                                 -2.822    

Slack (VIOLATED) :        -2.807ns  (required time - arrival time)
  Source:                 design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain1_inst/audio_out_temp_reg/B[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_0 rise@352.000ns - clk_fpga_2 rise@350.000ns)
  Data Path Delay:        3.191ns  (logic 0.478ns (14.980%)  route 2.713ns (85.020%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.774ns = ( 354.774 - 352.000 ) 
    Source Clock Delay      (SCD):    2.978ns = ( 352.978 - 350.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                    350.000   350.000 r  
    PS7_X0Y0             PS7                          0.000   350.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207   351.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   351.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.670   352.978    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X12Y18         FDRE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y18         FDRE (Prop_fdre_C_Q)         0.478   353.456 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[4]/Q
                         net (fo=1, routed)           2.713   356.169    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain1_inst/audio_in_1[4]
    DSP48_X0Y9           DSP48E1                                      r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain1_inst/audio_out_temp_reg/B[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    352.000   352.000 r  
    PS7_X0Y0             PS7                          0.000   352.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   353.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   353.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5916, routed)        1.582   354.774    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain1_inst/s00_axi_aclk
    DSP48_X0Y9           DSP48E1                                      r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain1_inst/audio_out_temp_reg/CLK
                         clock pessimism              0.000   354.774    
                         clock uncertainty           -0.788   353.986    
    DSP48_X0Y9           DSP48E1 (Setup_dsp48e1_CLK_B[3])
                                                     -0.624   353.362    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain1_inst/audio_out_temp_reg
  -------------------------------------------------------------------
                         required time                        353.362    
                         arrival time                        -356.169    
  -------------------------------------------------------------------
                         slack                                 -2.807    

Slack (VIOLATED) :        -2.800ns  (required time - arrival time)
  Source:                 design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/audio_out_temp_reg/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_0 rise@352.000ns - clk_fpga_2 rise@350.000ns)
  Data Path Delay:        3.208ns  (logic 0.478ns (14.900%)  route 2.730ns (85.100%))
  Logic Levels:           0  
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.782ns = ( 354.782 - 352.000 ) 
    Source Clock Delay      (SCD):    2.964ns = ( 352.964 - 350.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                    350.000   350.000 r  
    PS7_X0Y0             PS7                          0.000   350.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207   351.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   351.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.656   352.964    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X16Y23         FDRE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y23         FDRE (Prop_fdre_C_Q)         0.478   353.442 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[10]/Q
                         net (fo=1, routed)           2.730   356.172    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/audio_in_2[10]
    DSP48_X0Y13          DSP48E1                                      r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/audio_out_temp_reg/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    352.000   352.000 r  
    PS7_X0Y0             PS7                          0.000   352.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   353.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   353.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5916, routed)        1.590   354.782    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/s00_axi_aclk
    DSP48_X0Y13          DSP48E1                                      r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/audio_out_temp_reg/CLK
                         clock pessimism              0.000   354.782    
                         clock uncertainty           -0.788   353.994    
    DSP48_X0Y13          DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -0.622   353.372    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/audio_out_temp_reg
  -------------------------------------------------------------------
                         required time                        353.372    
                         arrival time                        -356.172    
  -------------------------------------------------------------------
                         slack                                 -2.800    

Slack (VIOLATED) :        -2.800ns  (required time - arrival time)
  Source:                 design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain1_inst/audio_out_temp_reg/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_0 rise@352.000ns - clk_fpga_2 rise@350.000ns)
  Data Path Delay:        3.180ns  (logic 0.478ns (15.029%)  route 2.702ns (84.971%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.774ns = ( 354.774 - 352.000 ) 
    Source Clock Delay      (SCD):    2.978ns = ( 352.978 - 350.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                    350.000   350.000 r  
    PS7_X0Y0             PS7                          0.000   350.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207   351.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   351.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.670   352.978    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X12Y18         FDRE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y18         FDRE (Prop_fdre_C_Q)         0.478   353.456 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[7]/Q
                         net (fo=1, routed)           2.702   356.159    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain1_inst/audio_in_1[7]
    DSP48_X0Y9           DSP48E1                                      r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain1_inst/audio_out_temp_reg/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    352.000   352.000 r  
    PS7_X0Y0             PS7                          0.000   352.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   353.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   353.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5916, routed)        1.582   354.774    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain1_inst/s00_axi_aclk
    DSP48_X0Y9           DSP48E1                                      r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain1_inst/audio_out_temp_reg/CLK
                         clock pessimism              0.000   354.774    
                         clock uncertainty           -0.788   353.986    
    DSP48_X0Y9           DSP48E1 (Setup_dsp48e1_CLK_B[6])
                                                     -0.627   353.359    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain1_inst/audio_out_temp_reg
  -------------------------------------------------------------------
                         required time                        353.359    
                         arrival time                        -356.159    
  -------------------------------------------------------------------
                         slack                                 -2.800    

Slack (VIOLATED) :        -2.792ns  (required time - arrival time)
  Source:                 design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/traitement_fini_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/multOp/CEA2
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_0 rise@352.000ns - clk_fpga_2 rise@350.000ns)
  Data Path Delay:        3.311ns  (logic 0.642ns (19.390%)  route 2.669ns (80.610%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.779ns = ( 354.779 - 352.000 ) 
    Source Clock Delay      (SCD):    2.975ns = ( 352.975 - 350.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                    350.000   350.000 r  
    PS7_X0Y0             PS7                          0.000   350.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207   351.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   351.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.667   352.975    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X10Y28         FDRE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/traitement_fini_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDRE (Prop_fdre_C_Q)         0.518   353.493 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/traitement_fini_reg/Q
                         net (fo=5, routed)           1.353   354.846    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/audio_in_2_pret
    SLICE_X10Y28         LUT4 (Prop_lut4_I0_O)        0.124   354.970 r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/audio_out_temp_reg_i_1__0/O
                         net (fo=2, routed)           1.316   356.286    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/audio_out_temp_reg_i_1__0_n_0
    DSP48_X0Y12          DSP48E1                                      r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/multOp/CEA2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    352.000   352.000 r  
    PS7_X0Y0             PS7                          0.000   352.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   353.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   353.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5916, routed)        1.587   354.779    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/s00_axi_aclk
    DSP48_X0Y12          DSP48E1                                      r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/multOp/CLK
                         clock pessimism              0.000   354.779    
                         clock uncertainty           -0.788   353.991    
    DSP48_X0Y12          DSP48E1 (Setup_dsp48e1_CLK_CEA2)
                                                     -0.497   353.494    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/multOp
  -------------------------------------------------------------------
                         required time                        353.494    
                         arrival time                        -356.286    
  -------------------------------------------------------------------
                         slack                                 -2.792    

Slack (VIOLATED) :        -2.792ns  (required time - arrival time)
  Source:                 design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain1_inst/audio_out_temp_reg/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_0 rise@352.000ns - clk_fpga_2 rise@350.000ns)
  Data Path Delay:        3.180ns  (logic 0.478ns (15.032%)  route 2.702ns (84.968%))
  Logic Levels:           0  
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.774ns = ( 354.774 - 352.000 ) 
    Source Clock Delay      (SCD):    2.971ns = ( 352.971 - 350.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                    350.000   350.000 r  
    PS7_X0Y0             PS7                          0.000   350.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207   351.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   351.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.663   352.971    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X16Y18         FDRE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y18         FDRE (Prop_fdre_C_Q)         0.478   353.449 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[15]/Q
                         net (fo=4, routed)           2.702   356.151    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain1_inst/audio_in_1[15]
    DSP48_X0Y9           DSP48E1                                      r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain1_inst/audio_out_temp_reg/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    352.000   352.000 r  
    PS7_X0Y0             PS7                          0.000   352.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   353.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   353.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5916, routed)        1.582   354.774    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain1_inst/s00_axi_aclk
    DSP48_X0Y9           DSP48E1                                      r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain1_inst/audio_out_temp_reg/CLK
                         clock pessimism              0.000   354.774    
                         clock uncertainty           -0.788   353.986    
    DSP48_X0Y9           DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -0.627   353.359    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain1_inst/audio_out_temp_reg
  -------------------------------------------------------------------
                         required time                        353.359    
                         arrival time                        -356.151    
  -------------------------------------------------------------------
                         slack                                 -2.792    

Slack (VIOLATED) :        -2.792ns  (required time - arrival time)
  Source:                 design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain1_inst/audio_out_temp_reg/B[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_0 rise@352.000ns - clk_fpga_2 rise@350.000ns)
  Data Path Delay:        3.180ns  (logic 0.478ns (15.032%)  route 2.702ns (84.968%))
  Logic Levels:           0  
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.774ns = ( 354.774 - 352.000 ) 
    Source Clock Delay      (SCD):    2.971ns = ( 352.971 - 350.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                    350.000   350.000 r  
    PS7_X0Y0             PS7                          0.000   350.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207   351.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   351.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.663   352.971    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X16Y18         FDRE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y18         FDRE (Prop_fdre_C_Q)         0.478   353.449 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[15]/Q
                         net (fo=4, routed)           2.702   356.151    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain1_inst/audio_in_1[15]
    DSP48_X0Y9           DSP48E1                                      r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain1_inst/audio_out_temp_reg/B[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    352.000   352.000 r  
    PS7_X0Y0             PS7                          0.000   352.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   353.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   353.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5916, routed)        1.582   354.774    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain1_inst/s00_axi_aclk
    DSP48_X0Y9           DSP48E1                                      r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain1_inst/audio_out_temp_reg/CLK
                         clock pessimism              0.000   354.774    
                         clock uncertainty           -0.788   353.986    
    DSP48_X0Y9           DSP48E1 (Setup_dsp48e1_CLK_B[17])
                                                     -0.627   353.359    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain1_inst/audio_out_temp_reg
  -------------------------------------------------------------------
                         required time                        353.359    
                         arrival time                        -356.151    
  -------------------------------------------------------------------
                         slack                                 -2.792    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/traitement_fini_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain1_inst/sortie_prete_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.353ns  (logic 0.209ns (15.452%)  route 1.144ns (84.548%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.556     0.896    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X10Y21         FDRE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/traitement_fini_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y21         FDRE (Prop_fdre_C_Q)         0.164     1.061 f  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/traitement_fini_reg/Q
                         net (fo=5, routed)           1.144     2.204    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain1_inst/audio_in_1_pret
    SLICE_X12Y23         LUT5 (Prop_lut5_I0_O)        0.045     2.249 r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain1_inst/sortie_prete_i_1/O
                         net (fo=1, routed)           0.000     2.249    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain1_inst/sortie_prete_i_1_n_0
    SLICE_X12Y23         FDRE                                         r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain1_inst/sortie_prete_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5916, routed)        0.819     1.189    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain1_inst/s00_axi_aclk
    SLICE_X12Y23         FDRE                                         r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain1_inst/sortie_prete_reg/C
                         clock pessimism              0.000     1.189    
                         clock uncertainty            0.788     1.977    
    SLICE_X12Y23         FDRE (Hold_fdre_C_D)         0.121     2.098    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain1_inst/sortie_prete_reg
  -------------------------------------------------------------------
                         required time                         -2.098    
                         arrival time                           2.249    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/traitement_fini_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain1_inst/cpt_audio_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.355ns  (logic 0.209ns (15.429%)  route 1.146ns (84.571%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.556     0.896    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X10Y21         FDRE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/traitement_fini_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y21         FDRE (Prop_fdre_C_Q)         0.164     1.061 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/traitement_fini_reg/Q
                         net (fo=5, routed)           1.146     2.206    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain1_inst/audio_in_1_pret
    SLICE_X12Y23         LUT4 (Prop_lut4_I2_O)        0.045     2.251 r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain1_inst/cpt_audio[0]_i_1/O
                         net (fo=1, routed)           0.000     2.251    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain1_inst/p_0_in[0]
    SLICE_X12Y23         FDRE                                         r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain1_inst/cpt_audio_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5916, routed)        0.819     1.189    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain1_inst/s00_axi_aclk
    SLICE_X12Y23         FDRE                                         r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain1_inst/cpt_audio_reg[0]/C
                         clock pessimism              0.000     1.189    
                         clock uncertainty            0.788     1.977    
    SLICE_X12Y23         FDRE (Hold_fdre_C_D)         0.120     2.097    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain1_inst/cpt_audio_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.097    
                         arrival time                           2.251    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/traitement_fini_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain3_inst/cpt_audio_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.372ns  (logic 0.186ns (13.556%)  route 1.186ns (86.444%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.559     0.900    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X11Y18         FDRE                                         r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/traitement_fini_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/traitement_fini_reg/Q
                         net (fo=5, routed)           1.186     2.227    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain3_inst/audio_in_3_pret
    SLICE_X10Y22         LUT4 (Prop_lut4_I3_O)        0.045     2.272 r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain3_inst/cpt_audio[1]_i_1__1/O
                         net (fo=1, routed)           0.000     2.272    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain3_inst/p_0_in[1]
    SLICE_X10Y22         FDRE                                         r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain3_inst/cpt_audio_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5916, routed)        0.821     1.191    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain3_inst/s00_axi_aclk
    SLICE_X10Y22         FDRE                                         r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain3_inst/cpt_audio_reg[1]/C
                         clock pessimism              0.000     1.191    
                         clock uncertainty            0.788     1.979    
    SLICE_X10Y22         FDRE (Hold_fdre_C_D)         0.121     2.100    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain3_inst/cpt_audio_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.100    
                         arrival time                           2.272    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/traitement_fini_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain3_inst/cpt_audio_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.374ns  (logic 0.186ns (13.536%)  route 1.188ns (86.464%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.559     0.900    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X11Y18         FDRE                                         r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/traitement_fini_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/traitement_fini_reg/Q
                         net (fo=5, routed)           1.188     2.229    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain3_inst/audio_in_3_pret
    SLICE_X10Y22         LUT4 (Prop_lut4_I2_O)        0.045     2.274 r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain3_inst/cpt_audio[0]_i_1__1/O
                         net (fo=1, routed)           0.000     2.274    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain3_inst/p_0_in[0]
    SLICE_X10Y22         FDRE                                         r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain3_inst/cpt_audio_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5916, routed)        0.821     1.191    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain3_inst/s00_axi_aclk
    SLICE_X10Y22         FDRE                                         r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain3_inst/cpt_audio_reg[0]/C
                         clock pessimism              0.000     1.191    
                         clock uncertainty            0.788     1.979    
    SLICE_X10Y22         FDRE (Hold_fdre_C_D)         0.120     2.099    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain3_inst/cpt_audio_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.099    
                         arrival time                           2.274    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/audio_out_temp_reg/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.376ns  (logic 0.128ns (9.300%)  route 1.248ns (90.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.384ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.285ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.560     0.901    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X13Y17         FDRE                                         r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y17         FDRE (Prop_fdre_C_Q)         0.128     1.029 r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[10]/Q
                         net (fo=1, routed)           1.248     2.277    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/audio_in_4[10]
    DSP48_X0Y7           DSP48E1                                      r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/audio_out_temp_reg/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5916, routed)        0.915     1.285    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/s00_axi_aclk
    DSP48_X0Y7           DSP48E1                                      r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/audio_out_temp_reg/CLK
                         clock pessimism              0.000     1.285    
                         clock uncertainty            0.788     2.073    
    DSP48_X0Y7           DSP48E1 (Hold_dsp48e1_CLK_B[9])
                                                      0.029     2.102    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/audio_out_temp_reg
  -------------------------------------------------------------------
                         required time                         -2.102    
                         arrival time                           2.277    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/traitement_fini_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/cpt_audio_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.355ns  (logic 0.209ns (15.428%)  route 1.146ns (84.572%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.556     0.896    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X10Y28         FDRE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/traitement_fini_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDRE (Prop_fdre_C_Q)         0.164     1.061 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/traitement_fini_reg/Q
                         net (fo=5, routed)           1.146     2.206    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/audio_in_2_pret
    SLICE_X11Y28         LUT4 (Prop_lut4_I3_O)        0.045     2.251 r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/cpt_audio[1]_i_1__0/O
                         net (fo=1, routed)           0.000     2.251    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/p_0_in[1]
    SLICE_X11Y28         FDRE                                         r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/cpt_audio_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5916, routed)        0.822     1.192    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/s00_axi_aclk
    SLICE_X11Y28         FDRE                                         r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/cpt_audio_reg[1]/C
                         clock pessimism              0.000     1.192    
                         clock uncertainty            0.788     1.980    
    SLICE_X11Y28         FDRE (Hold_fdre_C_D)         0.092     2.072    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/cpt_audio_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.072    
                         arrival time                           2.251    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/traitement_fini_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/cpt_audio_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.356ns  (logic 0.209ns (15.417%)  route 1.147ns (84.583%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.556     0.896    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X10Y28         FDRE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/traitement_fini_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDRE (Prop_fdre_C_Q)         0.164     1.061 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/traitement_fini_reg/Q
                         net (fo=5, routed)           1.147     2.207    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/audio_in_2_pret
    SLICE_X11Y28         LUT4 (Prop_lut4_I2_O)        0.045     2.252 r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/cpt_audio[0]_i_1__0/O
                         net (fo=1, routed)           0.000     2.252    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/p_0_in[0]
    SLICE_X11Y28         FDRE                                         r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/cpt_audio_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5916, routed)        0.822     1.192    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/s00_axi_aclk
    SLICE_X11Y28         FDRE                                         r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/cpt_audio_reg[0]/C
                         clock pessimism              0.000     1.192    
                         clock uncertainty            0.788     1.980    
    SLICE_X11Y28         FDRE (Hold_fdre_C_D)         0.091     2.071    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain2_inst/cpt_audio_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.071    
                         arrival time                           2.252    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain3_inst/audio_out_temp_reg/B[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.390ns  (logic 0.128ns (9.209%)  route 1.262ns (90.791%))
  Logic Levels:           0  
  Clock Path Skew:        0.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.282ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.551     0.892    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X21Y20         FDRE                                         r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y20         FDRE (Prop_fdre_C_Q)         0.128     1.020 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[9]/Q
                         net (fo=1, routed)           1.262     2.281    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain3_inst/audio_in_3[9]
    DSP48_X0Y11          DSP48E1                                      r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain3_inst/audio_out_temp_reg/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5916, routed)        0.912     1.282    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain3_inst/s00_axi_aclk
    DSP48_X0Y11          DSP48E1                                      r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain3_inst/audio_out_temp_reg/CLK
                         clock pessimism              0.000     1.282    
                         clock uncertainty            0.788     2.070    
    DSP48_X0Y11          DSP48E1 (Hold_dsp48e1_CLK_B[8])
                                                      0.029     2.099    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain3_inst/audio_out_temp_reg
  -------------------------------------------------------------------
                         required time                         -2.099    
                         arrival time                           2.281    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/traitement_fini_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/multOp/CEA2
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.378ns  (logic 0.186ns (13.495%)  route 1.192ns (86.505%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.287ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.559     0.900    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X11Y18         FDRE                                         r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/traitement_fini_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/traitement_fini_reg/Q
                         net (fo=5, routed)           0.582     1.623    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/audio_in_4_pret
    SLICE_X11Y17         LUT4 (Prop_lut4_I0_O)        0.045     1.668 r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/audio_out_temp_reg_i_1__2/O
                         net (fo=2, routed)           0.610     2.278    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/audio_out_temp_reg_i_1__2_n_0
    DSP48_X0Y6           DSP48E1                                      r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/multOp/CEA2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5916, routed)        0.917     1.287    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/s00_axi_aclk
    DSP48_X0Y6           DSP48E1                                      r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/multOp/CLK
                         clock pessimism              0.000     1.287    
                         clock uncertainty            0.788     2.075    
    DSP48_X0Y6           DSP48E1 (Hold_dsp48e1_CLK_CEA2)
                                                      0.018     2.093    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain4_inst/multOp
  -------------------------------------------------------------------
                         required time                         -2.093    
                         arrival time                           2.278    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain1_inst/audio_out_temp_reg/B[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.397ns  (logic 0.148ns (10.595%)  route 1.249ns (89.405%))
  Logic Levels:           0  
  Clock Path Skew:        0.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.279ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.559     0.900    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X12Y18         FDRE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y18         FDRE (Prop_fdre_C_Q)         0.148     1.048 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[4]/Q
                         net (fo=1, routed)           1.249     2.296    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain1_inst/audio_in_1[4]
    DSP48_X0Y9           DSP48E1                                      r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain1_inst/audio_out_temp_reg/B[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5916, routed)        0.909     1.279    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain1_inst/s00_axi_aclk
    DSP48_X0Y9           DSP48E1                                      r  design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain1_inst/audio_out_temp_reg/CLK
                         clock pessimism              0.000     1.279    
                         clock uncertainty            0.788     2.067    
    DSP48_X0Y9           DSP48E1 (Hold_dsp48e1_CLK_B[3])
                                                      0.029     2.096    design_1_i/gainNvoies_0/U0/gainNvoies_v1_0_S00_AXI_inst/gain1_inst/audio_out_temp_reg
  -------------------------------------------------------------------
                         required time                         -2.096    
                         arrival time                           2.296    
  -------------------------------------------------------------------
                         slack                                  0.201    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_2

Setup :          860  Failing Endpoints,  Worst Slack       -3.754ns,  Total Violation    -2319.151ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.754ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_2 rise@50.000ns - clk_fpga_0 rise@48.000ns)
  Data Path Delay:        4.158ns  (logic 0.704ns (16.931%)  route 3.454ns (83.069%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 52.689 - 50.000 ) 
    Source Clock Delay      (SCD):    2.973ns = ( 50.973 - 48.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     48.000    48.000 r  
    PS7_X0Y0             PS7                          0.000    48.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    49.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    49.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5916, routed)        1.665    50.973    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X17Y17         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y17         FDRE (Prop_fdre_C_Q)         0.456    51.429 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=232, routed)         1.111    52.540    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_axi_aresetn
    SLICE_X17Y18         LUT5 (Prop_lut5_I4_O)        0.124    52.664 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_4/O
                         net (fo=1, routed)           0.870    53.534    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_4_n_0
    SLICE_X15Y18         LUT3 (Prop_lut3_I2_O)        0.124    53.658 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_1/O
                         net (fo=16, routed)          1.473    55.131    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_1_n_0
    SLICE_X12Y18         FDRE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.497    52.689    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X12Y18         FDRE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[4]/C
                         clock pessimism              0.000    52.689    
                         clock uncertainty           -0.788    51.901    
    SLICE_X12Y18         FDRE (Setup_fdre_C_R)       -0.524    51.377    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[4]
  -------------------------------------------------------------------
                         required time                         51.377    
                         arrival time                         -55.131    
  -------------------------------------------------------------------
                         slack                                 -3.754    

Slack (VIOLATED) :        -3.754ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_2 rise@50.000ns - clk_fpga_0 rise@48.000ns)
  Data Path Delay:        4.158ns  (logic 0.704ns (16.931%)  route 3.454ns (83.069%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 52.689 - 50.000 ) 
    Source Clock Delay      (SCD):    2.973ns = ( 50.973 - 48.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     48.000    48.000 r  
    PS7_X0Y0             PS7                          0.000    48.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    49.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    49.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5916, routed)        1.665    50.973    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X17Y17         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y17         FDRE (Prop_fdre_C_Q)         0.456    51.429 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=232, routed)         1.111    52.540    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_axi_aresetn
    SLICE_X17Y18         LUT5 (Prop_lut5_I4_O)        0.124    52.664 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_4/O
                         net (fo=1, routed)           0.870    53.534    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_4_n_0
    SLICE_X15Y18         LUT3 (Prop_lut3_I2_O)        0.124    53.658 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_1/O
                         net (fo=16, routed)          1.473    55.131    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_1_n_0
    SLICE_X12Y18         FDRE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.497    52.689    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X12Y18         FDRE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[7]/C
                         clock pessimism              0.000    52.689    
                         clock uncertainty           -0.788    51.901    
    SLICE_X12Y18         FDRE (Setup_fdre_C_R)       -0.524    51.377    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[7]
  -------------------------------------------------------------------
                         required time                         51.377    
                         arrival time                         -55.131    
  -------------------------------------------------------------------
                         slack                                 -3.754    

Slack (VIOLATED) :        -3.754ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_2 rise@50.000ns - clk_fpga_0 rise@48.000ns)
  Data Path Delay:        4.158ns  (logic 0.704ns (16.931%)  route 3.454ns (83.069%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 52.689 - 50.000 ) 
    Source Clock Delay      (SCD):    2.973ns = ( 50.973 - 48.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     48.000    48.000 r  
    PS7_X0Y0             PS7                          0.000    48.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    49.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    49.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5916, routed)        1.665    50.973    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X17Y17         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y17         FDRE (Prop_fdre_C_Q)         0.456    51.429 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=232, routed)         1.111    52.540    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_axi_aresetn
    SLICE_X17Y18         LUT5 (Prop_lut5_I4_O)        0.124    52.664 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_4/O
                         net (fo=1, routed)           0.870    53.534    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_4_n_0
    SLICE_X15Y18         LUT3 (Prop_lut3_I2_O)        0.124    53.658 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_1/O
                         net (fo=16, routed)          1.473    55.131    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_1_n_0
    SLICE_X12Y18         FDRE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.497    52.689    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X12Y18         FDRE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[9]/C
                         clock pessimism              0.000    52.689    
                         clock uncertainty           -0.788    51.901    
    SLICE_X12Y18         FDRE (Setup_fdre_C_R)       -0.524    51.377    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[9]
  -------------------------------------------------------------------
                         required time                         51.377    
                         arrival time                         -55.131    
  -------------------------------------------------------------------
                         slack                                 -3.754    

Slack (VIOLATED) :        -3.657ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_2 rise@50.000ns - clk_fpga_0 rise@48.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.373%)  route 3.348ns (82.627%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 52.681 - 50.000 ) 
    Source Clock Delay      (SCD):    2.973ns = ( 50.973 - 48.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     48.000    48.000 r  
    PS7_X0Y0             PS7                          0.000    48.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    49.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    49.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5916, routed)        1.665    50.973    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X17Y17         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y17         FDRE (Prop_fdre_C_Q)         0.456    51.429 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=232, routed)         1.142    52.571    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_axi_aresetn
    SLICE_X20Y19         LUT5 (Prop_lut5_I4_O)        0.124    52.695 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_4/O
                         net (fo=1, routed)           0.844    53.540    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_4_n_0
    SLICE_X20Y19         LUT3 (Prop_lut3_I2_O)        0.124    53.664 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_1/O
                         net (fo=16, routed)          1.362    55.025    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_1_n_0
    SLICE_X20Y20         FDRE                                         r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.488    52.681    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X20Y20         FDRE                                         r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[10]/C
                         clock pessimism              0.000    52.681    
                         clock uncertainty           -0.788    51.892    
    SLICE_X20Y20         FDRE (Setup_fdre_C_R)       -0.524    51.368    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[10]
  -------------------------------------------------------------------
                         required time                         51.368    
                         arrival time                         -55.025    
  -------------------------------------------------------------------
                         slack                                 -3.657    

Slack (VIOLATED) :        -3.657ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_2 rise@50.000ns - clk_fpga_0 rise@48.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.373%)  route 3.348ns (82.627%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 52.681 - 50.000 ) 
    Source Clock Delay      (SCD):    2.973ns = ( 50.973 - 48.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     48.000    48.000 r  
    PS7_X0Y0             PS7                          0.000    48.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    49.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    49.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5916, routed)        1.665    50.973    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X17Y17         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y17         FDRE (Prop_fdre_C_Q)         0.456    51.429 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=232, routed)         1.142    52.571    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_axi_aresetn
    SLICE_X20Y19         LUT5 (Prop_lut5_I4_O)        0.124    52.695 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_4/O
                         net (fo=1, routed)           0.844    53.540    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_4_n_0
    SLICE_X20Y19         LUT3 (Prop_lut3_I2_O)        0.124    53.664 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_1/O
                         net (fo=16, routed)          1.362    55.025    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_1_n_0
    SLICE_X20Y20         FDRE                                         r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.488    52.681    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X20Y20         FDRE                                         r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[11]/C
                         clock pessimism              0.000    52.681    
                         clock uncertainty           -0.788    51.892    
    SLICE_X20Y20         FDRE (Setup_fdre_C_R)       -0.524    51.368    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[11]
  -------------------------------------------------------------------
                         required time                         51.368    
                         arrival time                         -55.025    
  -------------------------------------------------------------------
                         slack                                 -3.657    

Slack (VIOLATED) :        -3.657ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_2 rise@50.000ns - clk_fpga_0 rise@48.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.373%)  route 3.348ns (82.627%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 52.681 - 50.000 ) 
    Source Clock Delay      (SCD):    2.973ns = ( 50.973 - 48.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     48.000    48.000 r  
    PS7_X0Y0             PS7                          0.000    48.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    49.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    49.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5916, routed)        1.665    50.973    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X17Y17         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y17         FDRE (Prop_fdre_C_Q)         0.456    51.429 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=232, routed)         1.142    52.571    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_axi_aresetn
    SLICE_X20Y19         LUT5 (Prop_lut5_I4_O)        0.124    52.695 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_4/O
                         net (fo=1, routed)           0.844    53.540    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_4_n_0
    SLICE_X20Y19         LUT3 (Prop_lut3_I2_O)        0.124    53.664 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_1/O
                         net (fo=16, routed)          1.362    55.025    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_1_n_0
    SLICE_X20Y20         FDRE                                         r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.488    52.681    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X20Y20         FDRE                                         r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[13]/C
                         clock pessimism              0.000    52.681    
                         clock uncertainty           -0.788    51.892    
    SLICE_X20Y20         FDRE (Setup_fdre_C_R)       -0.524    51.368    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[13]
  -------------------------------------------------------------------
                         required time                         51.368    
                         arrival time                         -55.025    
  -------------------------------------------------------------------
                         slack                                 -3.657    

Slack (VIOLATED) :        -3.657ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_2 rise@50.000ns - clk_fpga_0 rise@48.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.373%)  route 3.348ns (82.627%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 52.681 - 50.000 ) 
    Source Clock Delay      (SCD):    2.973ns = ( 50.973 - 48.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     48.000    48.000 r  
    PS7_X0Y0             PS7                          0.000    48.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    49.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    49.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5916, routed)        1.665    50.973    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X17Y17         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y17         FDRE (Prop_fdre_C_Q)         0.456    51.429 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=232, routed)         1.142    52.571    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_axi_aresetn
    SLICE_X20Y19         LUT5 (Prop_lut5_I4_O)        0.124    52.695 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_4/O
                         net (fo=1, routed)           0.844    53.540    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_4_n_0
    SLICE_X20Y19         LUT3 (Prop_lut3_I2_O)        0.124    53.664 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_1/O
                         net (fo=16, routed)          1.362    55.025    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_1_n_0
    SLICE_X20Y20         FDRE                                         r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.488    52.681    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X20Y20         FDRE                                         r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[1]/C
                         clock pessimism              0.000    52.681    
                         clock uncertainty           -0.788    51.892    
    SLICE_X20Y20         FDRE (Setup_fdre_C_R)       -0.524    51.368    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[1]
  -------------------------------------------------------------------
                         required time                         51.368    
                         arrival time                         -55.025    
  -------------------------------------------------------------------
                         slack                                 -3.657    

Slack (VIOLATED) :        -3.657ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_2 rise@50.000ns - clk_fpga_0 rise@48.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.373%)  route 3.348ns (82.627%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 52.681 - 50.000 ) 
    Source Clock Delay      (SCD):    2.973ns = ( 50.973 - 48.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     48.000    48.000 r  
    PS7_X0Y0             PS7                          0.000    48.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    49.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    49.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5916, routed)        1.665    50.973    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X17Y17         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y17         FDRE (Prop_fdre_C_Q)         0.456    51.429 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=232, routed)         1.142    52.571    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_axi_aresetn
    SLICE_X20Y19         LUT5 (Prop_lut5_I4_O)        0.124    52.695 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_4/O
                         net (fo=1, routed)           0.844    53.540    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_4_n_0
    SLICE_X20Y19         LUT3 (Prop_lut3_I2_O)        0.124    53.664 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_1/O
                         net (fo=16, routed)          1.362    55.025    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_1_n_0
    SLICE_X20Y20         FDRE                                         r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.488    52.681    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X20Y20         FDRE                                         r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[2]/C
                         clock pessimism              0.000    52.681    
                         clock uncertainty           -0.788    51.892    
    SLICE_X20Y20         FDRE (Setup_fdre_C_R)       -0.524    51.368    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[2]
  -------------------------------------------------------------------
                         required time                         51.368    
                         arrival time                         -55.025    
  -------------------------------------------------------------------
                         slack                                 -3.657    

Slack (VIOLATED) :        -3.657ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_2 rise@50.000ns - clk_fpga_0 rise@48.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.373%)  route 3.348ns (82.627%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 52.681 - 50.000 ) 
    Source Clock Delay      (SCD):    2.973ns = ( 50.973 - 48.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     48.000    48.000 r  
    PS7_X0Y0             PS7                          0.000    48.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    49.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    49.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5916, routed)        1.665    50.973    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X17Y17         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y17         FDRE (Prop_fdre_C_Q)         0.456    51.429 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=232, routed)         1.142    52.571    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_axi_aresetn
    SLICE_X20Y19         LUT5 (Prop_lut5_I4_O)        0.124    52.695 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_4/O
                         net (fo=1, routed)           0.844    53.540    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_4_n_0
    SLICE_X20Y19         LUT3 (Prop_lut3_I2_O)        0.124    53.664 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_1/O
                         net (fo=16, routed)          1.362    55.025    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_1_n_0
    SLICE_X20Y20         FDRE                                         r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.488    52.681    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X20Y20         FDRE                                         r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[5]/C
                         clock pessimism              0.000    52.681    
                         clock uncertainty           -0.788    51.892    
    SLICE_X20Y20         FDRE (Setup_fdre_C_R)       -0.524    51.368    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[5]
  -------------------------------------------------------------------
                         required time                         51.368    
                         arrival time                         -55.025    
  -------------------------------------------------------------------
                         slack                                 -3.657    

Slack (VIOLATED) :        -3.657ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_2 rise@50.000ns - clk_fpga_0 rise@48.000ns)
  Data Path Delay:        4.052ns  (logic 0.704ns (17.373%)  route 3.348ns (82.627%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 52.681 - 50.000 ) 
    Source Clock Delay      (SCD):    2.973ns = ( 50.973 - 48.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     48.000    48.000 r  
    PS7_X0Y0             PS7                          0.000    48.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    49.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    49.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5916, routed)        1.665    50.973    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X17Y17         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y17         FDRE (Prop_fdre_C_Q)         0.456    51.429 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=232, routed)         1.142    52.571    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_axi_aresetn
    SLICE_X20Y19         LUT5 (Prop_lut5_I4_O)        0.124    52.695 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_4/O
                         net (fo=1, routed)           0.844    53.540    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_4_n_0
    SLICE_X20Y19         LUT3 (Prop_lut3_I2_O)        0.124    53.664 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_1/O
                         net (fo=16, routed)          1.362    55.025    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir[15]_i_1_n_0
    SLICE_X20Y20         FDRE                                         r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.488    52.681    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X20Y20         FDRE                                         r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[6]/C
                         clock pessimism              0.000    52.681    
                         clock uncertainty           -0.788    51.892    
    SLICE_X20Y20         FDRE (Setup_fdre_C_R)       -0.524    51.368    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/sortie_fir_reg[6]
  -------------------------------------------------------------------
                         required time                         51.368    
                         arrival time                         -55.025    
  -------------------------------------------------------------------
                         slack                                 -3.657    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/WADDREAMCOEF_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.317ns  (logic 0.128ns (9.720%)  route 1.189ns (90.280%))
  Logic Levels:           0  
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5916, routed)        0.566     0.907    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y5           FDRE                                         r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/WADDREAMCOEF_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y5           FDRE (Prop_fdre_C_Q)         0.128     1.035 r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/WADDREAMCOEF_reg_reg[2]/Q
                         net (fo=1, routed)           1.189     2.223    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg_0[2]
    RAMB18_X0Y2          RAMB18E1                                     r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.876     1.246    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/s00_clk
    RAMB18_X0Y2          RAMB18E1                                     r  design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg/CLKBWRCLK
                         clock pessimism              0.000     1.246    
                         clock uncertainty            0.788     2.035    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.130     2.165    design_1_i/FIR_1/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg
  -------------------------------------------------------------------
                         required time                         -2.165    
                         arrival time                           2.223    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/WADDREAMCOEF_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.352ns  (logic 0.141ns (10.428%)  route 1.211ns (89.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.247ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5916, routed)        0.585     0.926    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X5Y5           FDRE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/WADDREAMCOEF_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDRE (Prop_fdre_C_Q)         0.141     1.067 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/WADDREAMCOEF_reg_reg[1]/Q
                         net (fo=1, routed)           1.211     2.278    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg_0[1]
    RAMB18_X0Y0          RAMB18E1                                     r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.877     1.247    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/s00_clk
    RAMB18_X0Y0          RAMB18E1                                     r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg/CLKBWRCLK
                         clock pessimism              0.000     1.247    
                         clock uncertainty            0.788     2.036    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     2.219    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg
  -------------------------------------------------------------------
                         required time                         -2.219    
                         arrival time                           2.278    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/WADDREAMCOEF_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.370ns  (logic 0.141ns (10.291%)  route 1.229ns (89.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5916, routed)        0.561     0.901    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y10         FDRE                                         r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/WADDREAMCOEF_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y10         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/WADDREAMCOEF_reg_reg[0]/Q
                         net (fo=1, routed)           1.229     2.272    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg_0[0]
    RAMB18_X1Y5          RAMB18E1                                     r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.871     1.241    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/s00_clk
    RAMB18_X1Y5          RAMB18E1                                     r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg/CLKBWRCLK
                         clock pessimism              0.000     1.241    
                         clock uncertainty            0.788     2.030    
    RAMB18_X1Y5          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     2.213    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg
  -------------------------------------------------------------------
                         required time                         -2.213    
                         arrival time                           2.272    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/WADDREAMCOEF_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.352ns  (logic 0.141ns (10.426%)  route 1.211ns (89.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.247ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5916, routed)        0.585     0.926    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X5Y5           FDRE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/WADDREAMCOEF_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDRE (Prop_fdre_C_Q)         0.141     1.067 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/WADDREAMCOEF_reg_reg[3]/Q
                         net (fo=1, routed)           1.211     2.278    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg_0[3]
    RAMB18_X0Y0          RAMB18E1                                     r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.877     1.247    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/s00_clk
    RAMB18_X0Y0          RAMB18E1                                     r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg/CLKBWRCLK
                         clock pessimism              0.000     1.247    
                         clock uncertainty            0.788     2.036    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     2.219    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg
  -------------------------------------------------------------------
                         required time                         -2.219    
                         arrival time                           2.278    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/WADDREAMCOEF_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.319ns  (logic 0.148ns (11.224%)  route 1.171ns (88.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.237ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5916, routed)        0.557     0.898    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y29          FDRE                                         r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/WADDREAMCOEF_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29          FDRE (Prop_fdre_C_Q)         0.148     1.046 r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/WADDREAMCOEF_reg_reg[2]/Q
                         net (fo=1, routed)           1.171     2.216    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg_0[2]
    RAMB18_X0Y12         RAMB18E1                                     r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.867     1.237    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/s00_clk
    RAMB18_X0Y12         RAMB18E1                                     r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg/CLKBWRCLK
                         clock pessimism              0.000     1.237    
                         clock uncertainty            0.788     2.026    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.130     2.156    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg
  -------------------------------------------------------------------
                         required time                         -2.156    
                         arrival time                           2.216    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/WADDREAMCOEF_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.372ns  (logic 0.141ns (10.275%)  route 1.231ns (89.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5916, routed)        0.561     0.901    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y10         FDRE                                         r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/WADDREAMCOEF_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y10         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/WADDREAMCOEF_reg_reg[3]/Q
                         net (fo=1, routed)           1.231     2.274    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg_0[3]
    RAMB18_X1Y5          RAMB18E1                                     r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.871     1.241    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/s00_clk
    RAMB18_X1Y5          RAMB18E1                                     r  design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg/CLKBWRCLK
                         clock pessimism              0.000     1.241    
                         clock uncertainty            0.788     2.030    
    RAMB18_X1Y5          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     2.213    design_1_i/FIR_2/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg
  -------------------------------------------------------------------
                         required time                         -2.213    
                         arrival time                           2.274    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/WADDREAMCOEF_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.321ns  (logic 0.148ns (11.200%)  route 1.173ns (88.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.247ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5916, routed)        0.566     0.907    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y3           FDRE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/WADDREAMCOEF_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y3           FDRE (Prop_fdre_C_Q)         0.148     1.055 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/WADDREAMCOEF_reg_reg[5]/Q
                         net (fo=1, routed)           1.173     2.228    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg_0[5]
    RAMB18_X0Y0          RAMB18E1                                     r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.877     1.247    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/s00_clk
    RAMB18_X0Y0          RAMB18E1                                     r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg/CLKBWRCLK
                         clock pessimism              0.000     1.247    
                         clock uncertainty            0.788     2.036    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.130     2.166    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg
  -------------------------------------------------------------------
                         required time                         -2.166    
                         arrival time                           2.228    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/WADDREAMCOEF_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.319ns  (logic 0.148ns (11.217%)  route 1.171ns (88.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.237ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5916, routed)        0.558     0.899    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y30          FDRE                                         r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/WADDREAMCOEF_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDRE (Prop_fdre_C_Q)         0.148     1.046 r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/WADDREAMCOEF_reg_reg[4]/Q
                         net (fo=1, routed)           1.171     2.218    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg_0[4]
    RAMB18_X0Y12         RAMB18E1                                     r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.867     1.237    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/s00_clk
    RAMB18_X0Y12         RAMB18E1                                     r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg/CLKBWRCLK
                         clock pessimism              0.000     1.237    
                         clock uncertainty            0.788     2.026    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.130     2.156    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg
  -------------------------------------------------------------------
                         required time                         -2.156    
                         arrival time                           2.218    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/WADDREAMCOEF_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.322ns  (logic 0.148ns (11.197%)  route 1.174ns (88.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.247ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5916, routed)        0.566     0.907    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y3           FDRE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/WADDREAMCOEF_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y3           FDRE (Prop_fdre_C_Q)         0.148     1.055 r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/WADDREAMCOEF_reg_reg[2]/Q
                         net (fo=1, routed)           1.174     2.228    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg_0[2]
    RAMB18_X0Y0          RAMB18E1                                     r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.877     1.247    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/s00_clk
    RAMB18_X0Y0          RAMB18E1                                     r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg/CLKBWRCLK
                         clock pessimism              0.000     1.247    
                         clock uncertainty            0.788     2.036    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.130     2.166    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg
  -------------------------------------------------------------------
                         required time                         -2.166    
                         arrival time                           2.228    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/WADDREAMCOEF_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.320ns  (logic 0.148ns (11.215%)  route 1.172ns (88.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.237ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5916, routed)        0.558     0.899    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y30          FDRE                                         r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/WADDREAMCOEF_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDRE (Prop_fdre_C_Q)         0.148     1.046 r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/WADDREAMCOEF_reg_reg[1]/Q
                         net (fo=1, routed)           1.172     2.218    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg_0[1]
    RAMB18_X0Y12         RAMB18E1                                     r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.867     1.237    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/s00_clk
    RAMB18_X0Y12         RAMB18E1                                     r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg/CLKBWRCLK
                         clock pessimism              0.000     1.237    
                         clock uncertainty            0.788     2.026    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.129     2.155    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/RAMCoef/mem_reg
  -------------------------------------------------------------------
                         required time                         -2.155    
                         arrival time                           2.218    
  -------------------------------------------------------------------
                         slack                                  0.063    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       13.255ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.255ns  (required time - arrival time)
  Source:                 design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_fpga_0 rise@16.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.068ns  (logic 0.642ns (31.045%)  route 1.426ns (68.955%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 18.737 - 16.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.480ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5916, routed)        1.726     3.034    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X4Y40          FDRE                                         r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.518     3.552 r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/Q
                         net (fo=2, routed)           0.325     3.877    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/E[0]
    SLICE_X4Y39          LUT1 (Prop_lut1_I0_O)        0.124     4.001 f  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/gain_ampli_i_1/O
                         net (fo=32, routed)          1.101     5.102    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clear
    SLICE_X5Y34          FDCE                                         f  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     16.000    16.000 r  
    PS7_X0Y0             PS7                          0.000    16.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    17.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5916, routed)        1.545    18.738    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clk_pwm
    SLICE_X5Y34          FDCE                                         r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[0]/C
                         clock pessimism              0.267    19.005    
                         clock uncertainty           -0.243    18.762    
    SLICE_X5Y34          FDCE (Recov_fdce_C_CLR)     -0.405    18.357    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[0]
  -------------------------------------------------------------------
                         required time                         18.357    
                         arrival time                          -5.102    
  -------------------------------------------------------------------
                         slack                                 13.255    

Slack (MET) :             13.255ns  (required time - arrival time)
  Source:                 design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_fpga_0 rise@16.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.068ns  (logic 0.642ns (31.045%)  route 1.426ns (68.955%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 18.737 - 16.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.480ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5916, routed)        1.726     3.034    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X4Y40          FDRE                                         r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.518     3.552 r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/Q
                         net (fo=2, routed)           0.325     3.877    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/E[0]
    SLICE_X4Y39          LUT1 (Prop_lut1_I0_O)        0.124     4.001 f  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/gain_ampli_i_1/O
                         net (fo=32, routed)          1.101     5.102    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clear
    SLICE_X5Y34          FDCE                                         f  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     16.000    16.000 r  
    PS7_X0Y0             PS7                          0.000    16.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    17.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5916, routed)        1.545    18.738    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clk_pwm
    SLICE_X5Y34          FDCE                                         r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[1]/C
                         clock pessimism              0.267    19.005    
                         clock uncertainty           -0.243    18.762    
    SLICE_X5Y34          FDCE (Recov_fdce_C_CLR)     -0.405    18.357    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[1]
  -------------------------------------------------------------------
                         required time                         18.357    
                         arrival time                          -5.102    
  -------------------------------------------------------------------
                         slack                                 13.255    

Slack (MET) :             13.255ns  (required time - arrival time)
  Source:                 design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_fpga_0 rise@16.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.068ns  (logic 0.642ns (31.045%)  route 1.426ns (68.955%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 18.737 - 16.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.480ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5916, routed)        1.726     3.034    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X4Y40          FDRE                                         r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.518     3.552 r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/Q
                         net (fo=2, routed)           0.325     3.877    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/E[0]
    SLICE_X4Y39          LUT1 (Prop_lut1_I0_O)        0.124     4.001 f  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/gain_ampli_i_1/O
                         net (fo=32, routed)          1.101     5.102    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clear
    SLICE_X5Y34          FDCE                                         f  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     16.000    16.000 r  
    PS7_X0Y0             PS7                          0.000    16.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    17.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5916, routed)        1.545    18.738    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clk_pwm
    SLICE_X5Y34          FDCE                                         r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[2]/C
                         clock pessimism              0.267    19.005    
                         clock uncertainty           -0.243    18.762    
    SLICE_X5Y34          FDCE (Recov_fdce_C_CLR)     -0.405    18.357    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[2]
  -------------------------------------------------------------------
                         required time                         18.357    
                         arrival time                          -5.102    
  -------------------------------------------------------------------
                         slack                                 13.255    

Slack (MET) :             13.255ns  (required time - arrival time)
  Source:                 design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_fpga_0 rise@16.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.068ns  (logic 0.642ns (31.045%)  route 1.426ns (68.955%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 18.737 - 16.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.480ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5916, routed)        1.726     3.034    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X4Y40          FDRE                                         r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.518     3.552 r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/Q
                         net (fo=2, routed)           0.325     3.877    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/E[0]
    SLICE_X4Y39          LUT1 (Prop_lut1_I0_O)        0.124     4.001 f  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/gain_ampli_i_1/O
                         net (fo=32, routed)          1.101     5.102    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clear
    SLICE_X5Y34          FDCE                                         f  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     16.000    16.000 r  
    PS7_X0Y0             PS7                          0.000    16.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    17.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5916, routed)        1.545    18.738    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clk_pwm
    SLICE_X5Y34          FDCE                                         r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[3]/C
                         clock pessimism              0.267    19.005    
                         clock uncertainty           -0.243    18.762    
    SLICE_X5Y34          FDCE (Recov_fdce_C_CLR)     -0.405    18.357    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[3]
  -------------------------------------------------------------------
                         required time                         18.357    
                         arrival time                          -5.102    
  -------------------------------------------------------------------
                         slack                                 13.255    

Slack (MET) :             13.296ns  (required time - arrival time)
  Source:                 design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[28]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_fpga_0 rise@16.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.032ns  (logic 0.642ns (31.595%)  route 1.390ns (68.405%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 18.743 - 16.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.480ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5916, routed)        1.726     3.034    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X4Y40          FDRE                                         r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.518     3.552 r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/Q
                         net (fo=2, routed)           0.325     3.877    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/E[0]
    SLICE_X4Y39          LUT1 (Prop_lut1_I0_O)        0.124     4.001 f  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/gain_ampli_i_1/O
                         net (fo=32, routed)          1.065     5.066    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clear
    SLICE_X5Y41          FDCE                                         f  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     16.000    16.000 r  
    PS7_X0Y0             PS7                          0.000    16.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    17.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5916, routed)        1.550    18.743    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clk_pwm
    SLICE_X5Y41          FDCE                                         r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[28]/C
                         clock pessimism              0.267    19.010    
                         clock uncertainty           -0.243    18.767    
    SLICE_X5Y41          FDCE (Recov_fdce_C_CLR)     -0.405    18.362    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[28]
  -------------------------------------------------------------------
                         required time                         18.362    
                         arrival time                          -5.066    
  -------------------------------------------------------------------
                         slack                                 13.296    

Slack (MET) :             13.296ns  (required time - arrival time)
  Source:                 design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[29]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_fpga_0 rise@16.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.032ns  (logic 0.642ns (31.595%)  route 1.390ns (68.405%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 18.743 - 16.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.480ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5916, routed)        1.726     3.034    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X4Y40          FDRE                                         r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.518     3.552 r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/Q
                         net (fo=2, routed)           0.325     3.877    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/E[0]
    SLICE_X4Y39          LUT1 (Prop_lut1_I0_O)        0.124     4.001 f  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/gain_ampli_i_1/O
                         net (fo=32, routed)          1.065     5.066    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clear
    SLICE_X5Y41          FDCE                                         f  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     16.000    16.000 r  
    PS7_X0Y0             PS7                          0.000    16.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    17.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5916, routed)        1.550    18.743    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clk_pwm
    SLICE_X5Y41          FDCE                                         r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[29]/C
                         clock pessimism              0.267    19.010    
                         clock uncertainty           -0.243    18.767    
    SLICE_X5Y41          FDCE (Recov_fdce_C_CLR)     -0.405    18.362    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[29]
  -------------------------------------------------------------------
                         required time                         18.362    
                         arrival time                          -5.066    
  -------------------------------------------------------------------
                         slack                                 13.296    

Slack (MET) :             13.296ns  (required time - arrival time)
  Source:                 design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[30]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_fpga_0 rise@16.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.032ns  (logic 0.642ns (31.595%)  route 1.390ns (68.405%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 18.743 - 16.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.480ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5916, routed)        1.726     3.034    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X4Y40          FDRE                                         r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.518     3.552 r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/Q
                         net (fo=2, routed)           0.325     3.877    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/E[0]
    SLICE_X4Y39          LUT1 (Prop_lut1_I0_O)        0.124     4.001 f  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/gain_ampli_i_1/O
                         net (fo=32, routed)          1.065     5.066    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clear
    SLICE_X5Y41          FDCE                                         f  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     16.000    16.000 r  
    PS7_X0Y0             PS7                          0.000    16.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    17.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5916, routed)        1.550    18.743    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clk_pwm
    SLICE_X5Y41          FDCE                                         r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[30]/C
                         clock pessimism              0.267    19.010    
                         clock uncertainty           -0.243    18.767    
    SLICE_X5Y41          FDCE (Recov_fdce_C_CLR)     -0.405    18.362    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[30]
  -------------------------------------------------------------------
                         required time                         18.362    
                         arrival time                          -5.066    
  -------------------------------------------------------------------
                         slack                                 13.296    

Slack (MET) :             13.296ns  (required time - arrival time)
  Source:                 design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[31]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_fpga_0 rise@16.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.032ns  (logic 0.642ns (31.595%)  route 1.390ns (68.405%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 18.743 - 16.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.480ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5916, routed)        1.726     3.034    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X4Y40          FDRE                                         r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.518     3.552 r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/Q
                         net (fo=2, routed)           0.325     3.877    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/E[0]
    SLICE_X4Y39          LUT1 (Prop_lut1_I0_O)        0.124     4.001 f  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/gain_ampli_i_1/O
                         net (fo=32, routed)          1.065     5.066    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clear
    SLICE_X5Y41          FDCE                                         f  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     16.000    16.000 r  
    PS7_X0Y0             PS7                          0.000    16.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    17.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5916, routed)        1.550    18.743    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clk_pwm
    SLICE_X5Y41          FDCE                                         r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[31]/C
                         clock pessimism              0.267    19.010    
                         clock uncertainty           -0.243    18.767    
    SLICE_X5Y41          FDCE (Recov_fdce_C_CLR)     -0.405    18.362    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[31]
  -------------------------------------------------------------------
                         required time                         18.362    
                         arrival time                          -5.066    
  -------------------------------------------------------------------
                         slack                                 13.296    

Slack (MET) :             13.305ns  (required time - arrival time)
  Source:                 design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_fpga_0 rise@16.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.019ns  (logic 0.642ns (31.798%)  route 1.377ns (68.202%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 18.739 - 16.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.480ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5916, routed)        1.726     3.034    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X4Y40          FDRE                                         r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.518     3.552 r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/Q
                         net (fo=2, routed)           0.325     3.877    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/E[0]
    SLICE_X4Y39          LUT1 (Prop_lut1_I0_O)        0.124     4.001 f  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/gain_ampli_i_1/O
                         net (fo=32, routed)          1.052     5.053    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clear
    SLICE_X5Y35          FDCE                                         f  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     16.000    16.000 r  
    PS7_X0Y0             PS7                          0.000    16.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    17.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5916, routed)        1.546    18.739    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clk_pwm
    SLICE_X5Y35          FDCE                                         r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[4]/C
                         clock pessimism              0.267    19.006    
                         clock uncertainty           -0.243    18.763    
    SLICE_X5Y35          FDCE (Recov_fdce_C_CLR)     -0.405    18.358    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[4]
  -------------------------------------------------------------------
                         required time                         18.358    
                         arrival time                          -5.053    
  -------------------------------------------------------------------
                         slack                                 13.305    

Slack (MET) :             13.305ns  (required time - arrival time)
  Source:                 design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_fpga_0 rise@16.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.019ns  (logic 0.642ns (31.798%)  route 1.377ns (68.202%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 18.739 - 16.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.480ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5916, routed)        1.726     3.034    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X4Y40          FDRE                                         r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.518     3.552 r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/Q
                         net (fo=2, routed)           0.325     3.877    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/E[0]
    SLICE_X4Y39          LUT1 (Prop_lut1_I0_O)        0.124     4.001 f  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/gain_ampli_i_1/O
                         net (fo=32, routed)          1.052     5.053    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clear
    SLICE_X5Y35          FDCE                                         f  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     16.000    16.000 r  
    PS7_X0Y0             PS7                          0.000    16.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    17.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5916, routed)        1.546    18.739    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clk_pwm
    SLICE_X5Y35          FDCE                                         r  design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[5]/C
                         clock pessimism              0.267    19.006    
                         clock uncertainty           -0.243    18.763    
    SLICE_X5Y35          FDCE (Recov_fdce_C_CLR)     -0.405    18.358    design_1_i/pmod_audio_1/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[5]
  -------------------------------------------------------------------
                         required time                         18.358    
                         arrival time                          -5.053    
  -------------------------------------------------------------------
                         slack                                 13.305    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[20]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.186ns (41.705%)  route 0.260ns (58.295%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5916, routed)        0.560     0.901    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y45         FDRE                                         r  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/Q
                         net (fo=2, routed)           0.103     1.145    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/E[0]
    SLICE_X20Y45         LUT1 (Prop_lut1_I0_O)        0.045     1.190 f  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/gain_ampli_i_1/O
                         net (fo=32, routed)          0.157     1.346    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clear
    SLICE_X19Y45         FDCE                                         f  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5916, routed)        0.831     1.201    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clk_pwm
    SLICE_X19Y45         FDCE                                         r  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[20]/C
                         clock pessimism             -0.262     0.939    
    SLICE_X19Y45         FDCE (Remov_fdce_C_CLR)     -0.092     0.847    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.846    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[21]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.186ns (41.705%)  route 0.260ns (58.295%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5916, routed)        0.560     0.901    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y45         FDRE                                         r  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/Q
                         net (fo=2, routed)           0.103     1.145    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/E[0]
    SLICE_X20Y45         LUT1 (Prop_lut1_I0_O)        0.045     1.190 f  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/gain_ampli_i_1/O
                         net (fo=32, routed)          0.157     1.346    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clear
    SLICE_X19Y45         FDCE                                         f  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5916, routed)        0.831     1.201    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clk_pwm
    SLICE_X19Y45         FDCE                                         r  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[21]/C
                         clock pessimism             -0.262     0.939    
    SLICE_X19Y45         FDCE (Remov_fdce_C_CLR)     -0.092     0.847    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.846    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[22]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.186ns (41.705%)  route 0.260ns (58.295%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5916, routed)        0.560     0.901    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y45         FDRE                                         r  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/Q
                         net (fo=2, routed)           0.103     1.145    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/E[0]
    SLICE_X20Y45         LUT1 (Prop_lut1_I0_O)        0.045     1.190 f  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/gain_ampli_i_1/O
                         net (fo=32, routed)          0.157     1.346    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clear
    SLICE_X19Y45         FDCE                                         f  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5916, routed)        0.831     1.201    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clk_pwm
    SLICE_X19Y45         FDCE                                         r  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[22]/C
                         clock pessimism             -0.262     0.939    
    SLICE_X19Y45         FDCE (Remov_fdce_C_CLR)     -0.092     0.847    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.846    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[23]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.186ns (41.705%)  route 0.260ns (58.295%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5916, routed)        0.560     0.901    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y45         FDRE                                         r  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/Q
                         net (fo=2, routed)           0.103     1.145    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/E[0]
    SLICE_X20Y45         LUT1 (Prop_lut1_I0_O)        0.045     1.190 f  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/gain_ampli_i_1/O
                         net (fo=32, routed)          0.157     1.346    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clear
    SLICE_X19Y45         FDCE                                         f  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5916, routed)        0.831     1.201    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clk_pwm
    SLICE_X19Y45         FDCE                                         r  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[23]/C
                         clock pessimism             -0.262     0.939    
    SLICE_X19Y45         FDCE (Remov_fdce_C_CLR)     -0.092     0.847    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.846    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.545ns  (arrival time - required time)
  Source:                 design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[24]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.186ns (37.891%)  route 0.305ns (62.109%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5916, routed)        0.560     0.901    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y45         FDRE                                         r  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/Q
                         net (fo=2, routed)           0.103     1.145    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/E[0]
    SLICE_X20Y45         LUT1 (Prop_lut1_I0_O)        0.045     1.190 f  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/gain_ampli_i_1/O
                         net (fo=32, routed)          0.202     1.391    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clear
    SLICE_X19Y46         FDCE                                         f  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5916, routed)        0.831     1.201    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clk_pwm
    SLICE_X19Y46         FDCE                                         r  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[24]/C
                         clock pessimism             -0.262     0.939    
    SLICE_X19Y46         FDCE (Remov_fdce_C_CLR)     -0.092     0.847    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.846    
                         arrival time                           1.391    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.545ns  (arrival time - required time)
  Source:                 design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[25]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.186ns (37.891%)  route 0.305ns (62.109%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5916, routed)        0.560     0.901    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y45         FDRE                                         r  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/Q
                         net (fo=2, routed)           0.103     1.145    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/E[0]
    SLICE_X20Y45         LUT1 (Prop_lut1_I0_O)        0.045     1.190 f  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/gain_ampli_i_1/O
                         net (fo=32, routed)          0.202     1.391    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clear
    SLICE_X19Y46         FDCE                                         f  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5916, routed)        0.831     1.201    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clk_pwm
    SLICE_X19Y46         FDCE                                         r  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[25]/C
                         clock pessimism             -0.262     0.939    
    SLICE_X19Y46         FDCE (Remov_fdce_C_CLR)     -0.092     0.847    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.846    
                         arrival time                           1.391    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.545ns  (arrival time - required time)
  Source:                 design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[26]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.186ns (37.891%)  route 0.305ns (62.109%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5916, routed)        0.560     0.901    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y45         FDRE                                         r  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/Q
                         net (fo=2, routed)           0.103     1.145    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/E[0]
    SLICE_X20Y45         LUT1 (Prop_lut1_I0_O)        0.045     1.190 f  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/gain_ampli_i_1/O
                         net (fo=32, routed)          0.202     1.391    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clear
    SLICE_X19Y46         FDCE                                         f  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5916, routed)        0.831     1.201    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clk_pwm
    SLICE_X19Y46         FDCE                                         r  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[26]/C
                         clock pessimism             -0.262     0.939    
    SLICE_X19Y46         FDCE (Remov_fdce_C_CLR)     -0.092     0.847    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.846    
                         arrival time                           1.391    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.545ns  (arrival time - required time)
  Source:                 design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[27]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.186ns (37.891%)  route 0.305ns (62.109%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5916, routed)        0.560     0.901    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y45         FDRE                                         r  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/Q
                         net (fo=2, routed)           0.103     1.145    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/E[0]
    SLICE_X20Y45         LUT1 (Prop_lut1_I0_O)        0.045     1.190 f  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/gain_ampli_i_1/O
                         net (fo=32, routed)          0.202     1.391    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clear
    SLICE_X19Y46         FDCE                                         f  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5916, routed)        0.831     1.201    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clk_pwm
    SLICE_X19Y46         FDCE                                         r  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[27]/C
                         clock pessimism             -0.262     0.939    
    SLICE_X19Y46         FDCE (Remov_fdce_C_CLR)     -0.092     0.847    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.846    
                         arrival time                           1.391    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[28]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.186ns (37.570%)  route 0.309ns (62.430%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5916, routed)        0.560     0.901    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y45         FDRE                                         r  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/Q
                         net (fo=2, routed)           0.103     1.145    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/E[0]
    SLICE_X20Y45         LUT1 (Prop_lut1_I0_O)        0.045     1.190 f  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/gain_ampli_i_1/O
                         net (fo=32, routed)          0.206     1.396    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clear
    SLICE_X19Y47         FDCE                                         f  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5916, routed)        0.832     1.202    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clk_pwm
    SLICE_X19Y47         FDCE                                         r  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[28]/C
                         clock pessimism             -0.262     0.940    
    SLICE_X19Y47         FDCE (Remov_fdce_C_CLR)     -0.092     0.848    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.848    
                         arrival time                           1.396    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[29]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.186ns (37.570%)  route 0.309ns (62.430%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5916, routed)        0.560     0.901    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y45         FDRE                                         r  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/reset_codec_reg/Q
                         net (fo=2, routed)           0.103     1.145    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/E[0]
    SLICE_X20Y45         LUT1 (Prop_lut1_I0_O)        0.045     1.190 f  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/gain_ampli_i_1/O
                         net (fo=32, routed)          0.206     1.396    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clear
    SLICE_X19Y47         FDCE                                         f  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5916, routed)        0.832     1.202    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/clk_pwm
    SLICE_X19Y47         FDCE                                         r  design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[29]/C
                         clock pessimism             -0.262     0.940    
    SLICE_X19Y47         FDCE (Remov_fdce_C_CLR)     -0.092     0.848    design_1_i/pmod_audio_0/U0/pmod_audio_v1_0_S00_AXI_inst/interfaceCodec_inst/valeur_sortie_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.848    
                         arrival time                           1.396    
  -------------------------------------------------------------------
                         slack                                  0.548    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_2

Setup :           48  Failing Endpoints,  Worst Slack       -2.649ns,  Total Violation     -120.856ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.251ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.649ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_2 rise@50.000ns - clk_fpga_0 rise@48.000ns)
  Data Path Delay:        3.213ns  (logic 0.580ns (18.049%)  route 2.633ns (81.951%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 52.687 - 50.000 ) 
    Source Clock Delay      (SCD):    2.973ns = ( 50.973 - 48.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     48.000    48.000 r  
    PS7_X0Y0             PS7                          0.000    48.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    49.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    49.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5916, routed)        1.665    50.973    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X17Y17         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y17         FDRE (Prop_fdre_C_Q)         0.456    51.429 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=232, routed)         1.282    52.711    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_axi_aresetn
    SLICE_X15Y15         LUT1 (Prop_lut1_I0_O)        0.124    52.835 f  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/axi_awready_i_1/O
                         net (fo=90, routed)          1.351    54.186    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]
    SLICE_X16Y15         FDCE                                         f  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.494    52.687    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X16Y15         FDCE                                         r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[5]/C
                         clock pessimism              0.000    52.687    
                         clock uncertainty           -0.788    51.898    
    SLICE_X16Y15         FDCE (Recov_fdce_C_CLR)     -0.361    51.537    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[5]
  -------------------------------------------------------------------
                         required time                         51.537    
                         arrival time                         -54.186    
  -------------------------------------------------------------------
                         slack                                 -2.649    

Slack (VIOLATED) :        -2.649ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_2 rise@50.000ns - clk_fpga_0 rise@48.000ns)
  Data Path Delay:        3.213ns  (logic 0.580ns (18.049%)  route 2.633ns (81.951%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 52.687 - 50.000 ) 
    Source Clock Delay      (SCD):    2.973ns = ( 50.973 - 48.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     48.000    48.000 r  
    PS7_X0Y0             PS7                          0.000    48.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    49.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    49.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5916, routed)        1.665    50.973    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X17Y17         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y17         FDRE (Prop_fdre_C_Q)         0.456    51.429 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=232, routed)         1.282    52.711    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_axi_aresetn
    SLICE_X15Y15         LUT1 (Prop_lut1_I0_O)        0.124    52.835 f  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/axi_awready_i_1/O
                         net (fo=90, routed)          1.351    54.186    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]
    SLICE_X16Y15         FDCE                                         f  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.494    52.687    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X16Y15         FDCE                                         r  design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[7]/C
                         clock pessimism              0.000    52.687    
                         clock uncertainty           -0.788    51.898    
    SLICE_X16Y15         FDCE (Recov_fdce_C_CLR)     -0.361    51.537    design_1_i/FIR_3/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[7]
  -------------------------------------------------------------------
                         required time                         51.537    
                         arrival time                         -54.186    
  -------------------------------------------------------------------
                         slack                                 -2.649    

Slack (VIOLATED) :        -2.646ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_2 rise@50.000ns - clk_fpga_0 rise@48.000ns)
  Data Path Delay:        3.168ns  (logic 0.580ns (18.310%)  route 2.588ns (81.690%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 52.688 - 50.000 ) 
    Source Clock Delay      (SCD):    2.973ns = ( 50.973 - 48.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     48.000    48.000 r  
    PS7_X0Y0             PS7                          0.000    48.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    49.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    49.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5916, routed)        1.665    50.973    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X17Y17         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y17         FDRE (Prop_fdre_C_Q)         0.456    51.429 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=232, routed)         1.364    52.793    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_axi_aresetn
    SLICE_X17Y13         LUT1 (Prop_lut1_I0_O)        0.124    52.917 f  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/axi_awready_i_1/O
                         net (fo=90, routed)          1.224    54.141    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]
    SLICE_X18Y13         FDCE                                         f  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.495    52.688    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X18Y13         FDCE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[2]/C
                         clock pessimism              0.000    52.688    
                         clock uncertainty           -0.788    51.899    
    SLICE_X18Y13         FDCE (Recov_fdce_C_CLR)     -0.405    51.494    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[2]
  -------------------------------------------------------------------
                         required time                         51.494    
                         arrival time                         -54.141    
  -------------------------------------------------------------------
                         slack                                 -2.646    

Slack (VIOLATED) :        -2.646ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_2 rise@50.000ns - clk_fpga_0 rise@48.000ns)
  Data Path Delay:        3.168ns  (logic 0.580ns (18.310%)  route 2.588ns (81.690%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 52.688 - 50.000 ) 
    Source Clock Delay      (SCD):    2.973ns = ( 50.973 - 48.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     48.000    48.000 r  
    PS7_X0Y0             PS7                          0.000    48.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    49.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    49.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5916, routed)        1.665    50.973    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X17Y17         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y17         FDRE (Prop_fdre_C_Q)         0.456    51.429 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=232, routed)         1.364    52.793    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_axi_aresetn
    SLICE_X17Y13         LUT1 (Prop_lut1_I0_O)        0.124    52.917 f  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/axi_awready_i_1/O
                         net (fo=90, routed)          1.224    54.141    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]
    SLICE_X18Y13         FDCE                                         f  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.495    52.688    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X18Y13         FDCE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[4]/C
                         clock pessimism              0.000    52.688    
                         clock uncertainty           -0.788    51.899    
    SLICE_X18Y13         FDCE (Recov_fdce_C_CLR)     -0.405    51.494    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[4]
  -------------------------------------------------------------------
                         required time                         51.494    
                         arrival time                         -54.141    
  -------------------------------------------------------------------
                         slack                                 -2.646    

Slack (VIOLATED) :        -2.646ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_2 rise@50.000ns - clk_fpga_0 rise@48.000ns)
  Data Path Delay:        3.168ns  (logic 0.580ns (18.310%)  route 2.588ns (81.690%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 52.688 - 50.000 ) 
    Source Clock Delay      (SCD):    2.973ns = ( 50.973 - 48.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     48.000    48.000 r  
    PS7_X0Y0             PS7                          0.000    48.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    49.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    49.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5916, routed)        1.665    50.973    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X17Y17         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y17         FDRE (Prop_fdre_C_Q)         0.456    51.429 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=232, routed)         1.364    52.793    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_axi_aresetn
    SLICE_X17Y13         LUT1 (Prop_lut1_I0_O)        0.124    52.917 f  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/axi_awready_i_1/O
                         net (fo=90, routed)          1.224    54.141    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]
    SLICE_X18Y13         FDCE                                         f  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.495    52.688    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X18Y13         FDCE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[5]/C
                         clock pessimism              0.000    52.688    
                         clock uncertainty           -0.788    51.899    
    SLICE_X18Y13         FDCE (Recov_fdce_C_CLR)     -0.405    51.494    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[5]
  -------------------------------------------------------------------
                         required time                         51.494    
                         arrival time                         -54.141    
  -------------------------------------------------------------------
                         slack                                 -2.646    

Slack (VIOLATED) :        -2.646ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_2 rise@50.000ns - clk_fpga_0 rise@48.000ns)
  Data Path Delay:        3.168ns  (logic 0.580ns (18.310%)  route 2.588ns (81.690%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 52.688 - 50.000 ) 
    Source Clock Delay      (SCD):    2.973ns = ( 50.973 - 48.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     48.000    48.000 r  
    PS7_X0Y0             PS7                          0.000    48.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    49.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    49.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5916, routed)        1.665    50.973    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X17Y17         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y17         FDRE (Prop_fdre_C_Q)         0.456    51.429 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=232, routed)         1.364    52.793    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_axi_aresetn
    SLICE_X17Y13         LUT1 (Prop_lut1_I0_O)        0.124    52.917 f  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/axi_awready_i_1/O
                         net (fo=90, routed)          1.224    54.141    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]
    SLICE_X18Y13         FDCE                                         f  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.495    52.688    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X18Y13         FDCE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[6]/C
                         clock pessimism              0.000    52.688    
                         clock uncertainty           -0.788    51.899    
    SLICE_X18Y13         FDCE (Recov_fdce_C_CLR)     -0.405    51.494    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[6]
  -------------------------------------------------------------------
                         required time                         51.494    
                         arrival time                         -54.141    
  -------------------------------------------------------------------
                         slack                                 -2.646    

Slack (VIOLATED) :        -2.646ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_2 rise@50.000ns - clk_fpga_0 rise@48.000ns)
  Data Path Delay:        3.168ns  (logic 0.580ns (18.310%)  route 2.588ns (81.690%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 52.688 - 50.000 ) 
    Source Clock Delay      (SCD):    2.973ns = ( 50.973 - 48.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     48.000    48.000 r  
    PS7_X0Y0             PS7                          0.000    48.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    49.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    49.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5916, routed)        1.665    50.973    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X17Y17         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y17         FDRE (Prop_fdre_C_Q)         0.456    51.429 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=232, routed)         1.364    52.793    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_axi_aresetn
    SLICE_X17Y13         LUT1 (Prop_lut1_I0_O)        0.124    52.917 f  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/axi_awready_i_1/O
                         net (fo=90, routed)          1.224    54.141    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]
    SLICE_X18Y13         FDCE                                         f  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.495    52.688    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X18Y13         FDCE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[7]/C
                         clock pessimism              0.000    52.688    
                         clock uncertainty           -0.788    51.899    
    SLICE_X18Y13         FDCE (Recov_fdce_C_CLR)     -0.405    51.494    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[7]
  -------------------------------------------------------------------
                         required time                         51.494    
                         arrival time                         -54.141    
  -------------------------------------------------------------------
                         slack                                 -2.646    

Slack (VIOLATED) :        -2.642ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_2 rise@50.000ns - clk_fpga_0 rise@48.000ns)
  Data Path Delay:        3.163ns  (logic 0.580ns (18.336%)  route 2.583ns (81.664%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 52.688 - 50.000 ) 
    Source Clock Delay      (SCD):    2.973ns = ( 50.973 - 48.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     48.000    48.000 r  
    PS7_X0Y0             PS7                          0.000    48.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    49.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    49.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5916, routed)        1.665    50.973    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X17Y17         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y17         FDRE (Prop_fdre_C_Q)         0.456    51.429 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=232, routed)         1.364    52.793    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_axi_aresetn
    SLICE_X17Y13         LUT1 (Prop_lut1_I0_O)        0.124    52.917 f  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/axi_awready_i_1/O
                         net (fo=90, routed)          1.219    54.136    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]
    SLICE_X19Y13         FDCE                                         f  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.495    52.688    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X19Y13         FDCE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[0]/C
                         clock pessimism              0.000    52.688    
                         clock uncertainty           -0.788    51.899    
    SLICE_X19Y13         FDCE (Recov_fdce_C_CLR)     -0.405    51.494    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[0]
  -------------------------------------------------------------------
                         required time                         51.494    
                         arrival time                         -54.136    
  -------------------------------------------------------------------
                         slack                                 -2.642    

Slack (VIOLATED) :        -2.642ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_2 rise@50.000ns - clk_fpga_0 rise@48.000ns)
  Data Path Delay:        3.163ns  (logic 0.580ns (18.336%)  route 2.583ns (81.664%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 52.688 - 50.000 ) 
    Source Clock Delay      (SCD):    2.973ns = ( 50.973 - 48.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     48.000    48.000 r  
    PS7_X0Y0             PS7                          0.000    48.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    49.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    49.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5916, routed)        1.665    50.973    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X17Y17         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y17         FDRE (Prop_fdre_C_Q)         0.456    51.429 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=232, routed)         1.364    52.793    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_axi_aresetn
    SLICE_X17Y13         LUT1 (Prop_lut1_I0_O)        0.124    52.917 f  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/axi_awready_i_1/O
                         net (fo=90, routed)          1.219    54.136    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]
    SLICE_X19Y13         FDCE                                         f  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.495    52.688    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X19Y13         FDCE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[1]/C
                         clock pessimism              0.000    52.688    
                         clock uncertainty           -0.788    51.899    
    SLICE_X19Y13         FDCE (Recov_fdce_C_CLR)     -0.405    51.494    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[1]
  -------------------------------------------------------------------
                         required time                         51.494    
                         arrival time                         -54.136    
  -------------------------------------------------------------------
                         slack                                 -2.642    

Slack (VIOLATED) :        -2.642ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_2 rise@50.000ns - clk_fpga_0 rise@48.000ns)
  Data Path Delay:        3.163ns  (logic 0.580ns (18.336%)  route 2.583ns (81.664%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 52.688 - 50.000 ) 
    Source Clock Delay      (SCD):    2.973ns = ( 50.973 - 48.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     48.000    48.000 r  
    PS7_X0Y0             PS7                          0.000    48.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    49.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    49.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5916, routed)        1.665    50.973    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X17Y17         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y17         FDRE (Prop_fdre_C_Q)         0.456    51.429 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=232, routed)         1.364    52.793    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_axi_aresetn
    SLICE_X17Y13         LUT1 (Prop_lut1_I0_O)        0.124    52.917 f  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/axi_awready_i_1/O
                         net (fo=90, routed)          1.219    54.136    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]
    SLICE_X19Y13         FDCE                                         f  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         1.495    52.688    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X19Y13         FDCE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[3]/C
                         clock pessimism              0.000    52.688    
                         clock uncertainty           -0.788    51.899    
    SLICE_X19Y13         FDCE (Recov_fdce_C_CLR)     -0.405    51.494    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[3]
  -------------------------------------------------------------------
                         required time                         51.494    
                         arrival time                         -54.136    
  -------------------------------------------------------------------
                         slack                                 -2.642    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.246ns  (logic 0.186ns (14.925%)  route 1.060ns (85.075%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5916, routed)        0.557     0.898    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X17Y17         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y17         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=232, routed)         0.576     1.614    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_axi_aresetn
    SLICE_X17Y13         LUT1 (Prop_lut1_I0_O)        0.045     1.659 f  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/axi_awready_i_1/O
                         net (fo=90, routed)          0.484     2.144    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]
    SLICE_X19Y13         FDCE                                         f  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.826     1.196    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X19Y13         FDCE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[0]/C
                         clock pessimism              0.000     1.196    
                         clock uncertainty            0.788     1.984    
    SLICE_X19Y13         FDCE (Remov_fdce_C_CLR)     -0.092     1.892    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.892    
                         arrival time                           2.144    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.246ns  (logic 0.186ns (14.925%)  route 1.060ns (85.075%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5916, routed)        0.557     0.898    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X17Y17         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y17         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=232, routed)         0.576     1.614    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_axi_aresetn
    SLICE_X17Y13         LUT1 (Prop_lut1_I0_O)        0.045     1.659 f  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/axi_awready_i_1/O
                         net (fo=90, routed)          0.484     2.144    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]
    SLICE_X19Y13         FDCE                                         f  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.826     1.196    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X19Y13         FDCE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[1]/C
                         clock pessimism              0.000     1.196    
                         clock uncertainty            0.788     1.984    
    SLICE_X19Y13         FDCE (Remov_fdce_C_CLR)     -0.092     1.892    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.892    
                         arrival time                           2.144    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.246ns  (logic 0.186ns (14.925%)  route 1.060ns (85.075%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5916, routed)        0.557     0.898    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X17Y17         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y17         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=232, routed)         0.576     1.614    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_axi_aresetn
    SLICE_X17Y13         LUT1 (Prop_lut1_I0_O)        0.045     1.659 f  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/axi_awready_i_1/O
                         net (fo=90, routed)          0.484     2.144    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]
    SLICE_X19Y13         FDCE                                         f  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.826     1.196    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X19Y13         FDCE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[3]/C
                         clock pessimism              0.000     1.196    
                         clock uncertainty            0.788     1.984    
    SLICE_X19Y13         FDCE (Remov_fdce_C_CLR)     -0.092     1.892    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.892    
                         arrival time                           2.144    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.251ns  (logic 0.186ns (14.873%)  route 1.065ns (85.127%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5916, routed)        0.557     0.898    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X17Y17         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y17         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=232, routed)         0.576     1.614    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_axi_aresetn
    SLICE_X17Y13         LUT1 (Prop_lut1_I0_O)        0.045     1.659 f  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/axi_awready_i_1/O
                         net (fo=90, routed)          0.489     2.148    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]
    SLICE_X18Y13         FDCE                                         f  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.826     1.196    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X18Y13         FDCE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[2]/C
                         clock pessimism              0.000     1.196    
                         clock uncertainty            0.788     1.984    
    SLICE_X18Y13         FDCE (Remov_fdce_C_CLR)     -0.092     1.892    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.892    
                         arrival time                           2.148    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.251ns  (logic 0.186ns (14.873%)  route 1.065ns (85.127%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5916, routed)        0.557     0.898    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X17Y17         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y17         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=232, routed)         0.576     1.614    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_axi_aresetn
    SLICE_X17Y13         LUT1 (Prop_lut1_I0_O)        0.045     1.659 f  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/axi_awready_i_1/O
                         net (fo=90, routed)          0.489     2.148    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]
    SLICE_X18Y13         FDCE                                         f  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.826     1.196    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X18Y13         FDCE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[4]/C
                         clock pessimism              0.000     1.196    
                         clock uncertainty            0.788     1.984    
    SLICE_X18Y13         FDCE (Remov_fdce_C_CLR)     -0.092     1.892    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.892    
                         arrival time                           2.148    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.251ns  (logic 0.186ns (14.873%)  route 1.065ns (85.127%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5916, routed)        0.557     0.898    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X17Y17         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y17         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=232, routed)         0.576     1.614    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_axi_aresetn
    SLICE_X17Y13         LUT1 (Prop_lut1_I0_O)        0.045     1.659 f  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/axi_awready_i_1/O
                         net (fo=90, routed)          0.489     2.148    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]
    SLICE_X18Y13         FDCE                                         f  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.826     1.196    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X18Y13         FDCE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[5]/C
                         clock pessimism              0.000     1.196    
                         clock uncertainty            0.788     1.984    
    SLICE_X18Y13         FDCE (Remov_fdce_C_CLR)     -0.092     1.892    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.892    
                         arrival time                           2.148    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.251ns  (logic 0.186ns (14.873%)  route 1.065ns (85.127%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5916, routed)        0.557     0.898    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X17Y17         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y17         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=232, routed)         0.576     1.614    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_axi_aresetn
    SLICE_X17Y13         LUT1 (Prop_lut1_I0_O)        0.045     1.659 f  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/axi_awready_i_1/O
                         net (fo=90, routed)          0.489     2.148    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]
    SLICE_X18Y13         FDCE                                         f  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.826     1.196    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X18Y13         FDCE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[6]/C
                         clock pessimism              0.000     1.196    
                         clock uncertainty            0.788     1.984    
    SLICE_X18Y13         FDCE (Remov_fdce_C_CLR)     -0.092     1.892    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.892    
                         arrival time                           2.148    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[7]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.251ns  (logic 0.186ns (14.873%)  route 1.065ns (85.127%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5916, routed)        0.557     0.898    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X17Y17         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y17         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=232, routed)         0.576     1.614    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_axi_aresetn
    SLICE_X17Y13         LUT1 (Prop_lut1_I0_O)        0.045     1.659 f  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/axi_awready_i_1/O
                         net (fo=90, routed)          0.489     2.148    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]
    SLICE_X18Y13         FDCE                                         f  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.826     1.196    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X18Y13         FDCE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[7]/C
                         clock pessimism              0.000     1.196    
                         clock uncertainty            0.788     1.984    
    SLICE_X18Y13         FDCE (Remov_fdce_C_CLR)     -0.092     1.892    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/waddrRAM_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.892    
                         arrival time                           2.148    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/machine_d_etat_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.339ns  (logic 0.186ns (13.886%)  route 1.153ns (86.114%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5916, routed)        0.557     0.898    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X17Y17         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y17         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=232, routed)         0.576     1.614    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_axi_aresetn
    SLICE_X17Y13         LUT1 (Prop_lut1_I0_O)        0.045     1.659 f  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/axi_awready_i_1/O
                         net (fo=90, routed)          0.578     2.237    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]
    SLICE_X19Y14         FDCE                                         f  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/machine_d_etat_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.826     1.196    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X19Y14         FDCE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/machine_d_etat_reg[0]/C
                         clock pessimism              0.000     1.196    
                         clock uncertainty            0.788     1.984    
    SLICE_X19Y14         FDCE (Remov_fdce_C_CLR)     -0.092     1.892    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/machine_d_etat_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.892    
                         arrival time                           2.237    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/machine_d_etat_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.339ns  (logic 0.186ns (13.886%)  route 1.153ns (86.114%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.788ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.575ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5916, routed)        0.557     0.898    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X17Y17         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y17         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=232, routed)         0.576     1.614    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_axi_aresetn
    SLICE_X17Y13         LUT1 (Prop_lut1_I0_O)        0.045     1.659 f  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/axi_awready_i_1/O
                         net (fo=90, routed)          0.578     2.237    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/SR[0]
    SLICE_X19Y14         FDCE                                         f  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/machine_d_etat_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=552, routed)         0.826     1.196    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/s00_clk
    SLICE_X19Y14         FDCE                                         r  design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/machine_d_etat_reg[1]/C
                         clock pessimism              0.000     1.196    
                         clock uncertainty            0.788     1.984    
    SLICE_X19Y14         FDCE (Remov_fdce_C_CLR)     -0.092     1.892    design_1_i/FIR_0/inst/FIR_RAM_v1_0_S00_AXI_inst/filtre/machine_d_etat_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.892    
                         arrival time                           2.237    
  -------------------------------------------------------------------
                         slack                                  0.345    





