#ifndef REGXML_H
#define REGXML_H

#include <QObject>
#include "../include/misa.h"

class RegXml : public QObject
{
    Q_OBJECT
public:
    explicit RegXml(QObject *parent = nullptr);
    void InitRegXml(Misa* misa, quint64 vlenb);
    quint32 GetRegXmlLen(void);
    QByteArray GetRegXml(quint32 addr);

private:
    QByteArray regxml;

    QByteArray feature_cpu = {"org.gnu.gdb.riscv.cpu"};
    QByteArray feature_fpu = {"org.gnu.gdb.riscv.fpu"};
    QByteArray feature_csr = {"org.gnu.gdb.riscv.csr"};
    QByteArray feature_vector = {"org.gnu.gdb.riscv.vector"};
    QByteArray feature_virtual = {"org.gnu.gdb.riscv.virtual"};
    QByteArray feature_custom = {"org.gnu.gdb.riscv.custom"};

    typedef struct {
        QByteArray name;
        quint32 bitsize;
        quint32 regnum;
        bool save_restore;
        QByteArray type;
        QByteArray group;
        QByteArray feature;
    }reg_t;

    QList<QByteArray> features = {
        feature_cpu,
        feature_fpu,
        feature_csr,
        feature_vector,
        feature_virtual,
        feature_custom,
    };

    QList<reg_t> regs = {
        /* name             bitsize    regnum      save-restore    type      group         feature */
        {"zero",            32,        0,          true,           "int",    "general",    feature_cpu},
        {"ra",              32,        1,          true,           "int",    "general",    feature_cpu},
        {"sp",              32,        2,          true,           "int",    "general",    feature_cpu},
        {"gp",              32,        3,          true,           "int",    "general",    feature_cpu},
        {"tp",              32,        4,          true,           "int",    "general",    feature_cpu},
        {"t0",              32,        5,          true,           "int",    "general",    feature_cpu},
        {"t1",              32,        6,          true,           "int",    "general",    feature_cpu},
        {"t2",              32,        7,          true,           "int",    "general",    feature_cpu},
        {"fp",              32,        8,          true,           "int",    "general",    feature_cpu},
        {"s1",              32,        9,          true,           "int",    "general",    feature_cpu},
        {"a0",              32,        10,         true,           "int",    "general",    feature_cpu},
        {"a1",              32,        11,         true,           "int",    "general",    feature_cpu},
        {"a2",              32,        12,         true,           "int",    "general",    feature_cpu},
        {"a3",              32,        13,         true,           "int",    "general",    feature_cpu},
        {"a4",              32,        14,         true,           "int",    "general",    feature_cpu},
        {"a5",              32,        15,         true,           "int",    "general",    feature_cpu},
        {"a6",              32,        16,         true,           "int",    "general",    feature_cpu},
        {"a7",              32,        17,         true,           "int",    "general",    feature_cpu},
        {"s2",              32,        18,         true,           "int",    "general",    feature_cpu},
        {"s3",              32,        19,         true,           "int",    "general",    feature_cpu},
        {"s4",              32,        20,         true,           "int",    "general",    feature_cpu},
        {"s5",              32,        21,         true,           "int",    "general",    feature_cpu},
        {"s6",              32,        22,         true,           "int",    "general",    feature_cpu},
        {"s7",              32,        23,         true,           "int",    "general",    feature_cpu},
        {"s8",              32,        24,         true,           "int",    "general",    feature_cpu},
        {"s9",              32,        25,         true,           "int",    "general",    feature_cpu},
        {"s10",             32,        26,         true,           "int",    "general",    feature_cpu},
        {"s11",             32,        27,         true,           "int",    "general",    feature_cpu},
        {"t3",              32,        28,         true,           "int",    "general",    feature_cpu},
        {"t4",              32,        29,         true,           "int",    "general",    feature_cpu},
        {"t5",              32,        30,         true,           "int",    "general",    feature_cpu},
        {"t6",              32,        31,         true,           "int",    "general",    feature_cpu},
        {"pc",              32,        32,         true,           "int",    "general",    feature_cpu},
        /* name             bitsize    regnum      save-restore    type      group         feature */
        {"ft0",             32,        33,         true,           "int",    "float",      feature_fpu},
        {"ft1",             32,        34,         true,           "int",    "float",      feature_fpu},
        {"ft2",             32,        35,         true,           "int",    "float",      feature_fpu},
        {"ft3",             32,        36,         true,           "int",    "float",      feature_fpu},
        {"ft4",             32,        37,         true,           "int",    "float",      feature_fpu},
        {"ft5",             32,        38,         true,           "int",    "float",      feature_fpu},
        {"ft6",             32,        39,         true,           "int",    "float",      feature_fpu},
        {"ft7",             32,        40,         true,           "int",    "float",      feature_fpu},
        {"fs0",             32,        41,         true,           "int",    "float",      feature_fpu},
        {"fs1",             32,        42,         true,           "int",    "float",      feature_fpu},
        {"fa0",             32,        43,         true,           "int",    "float",      feature_fpu},
        {"fa1",             32,        44,         true,           "int",    "float",      feature_fpu},
        {"fa2",             32,        45,         true,           "int",    "float",      feature_fpu},
        {"fa3",             32,        46,         true,           "int",    "float",      feature_fpu},
        {"fa4",             32,        47,         true,           "int",    "float",      feature_fpu},
        {"fa5",             32,        48,         true,           "int",    "float",      feature_fpu},
        {"fa6",             32,        49,         true,           "int",    "float",      feature_fpu},
        {"fa7",             32,        50,         true,           "int",    "float",      feature_fpu},
        {"fs2",             32,        51,         true,           "int",    "float",      feature_fpu},
        {"fs3",             32,        52,         true,           "int",    "float",      feature_fpu},
        {"fs4",             32,        53,         true,           "int",    "float",      feature_fpu},
        {"fs5",             32,        54,         true,           "int",    "float",      feature_fpu},
        {"fs6",             32,        55,         true,           "int",    "float",      feature_fpu},
        {"fs7",             32,        56,         true,           "int",    "float",      feature_fpu},
        {"fs8",             32,        57,         true,           "int",    "float",      feature_fpu},
        {"fs9",             32,        58,         true,           "int",    "float",      feature_fpu},
        {"fs10",            32,        59,         true,           "int",    "float",      feature_fpu},
        {"fs11",            32,        60,         true,           "int",    "float",      feature_fpu},
        {"ft8",             32,        61,         true,           "int",    "float",      feature_fpu},
        {"ft9",             32,        62,         true,           "int",    "float",      feature_fpu},
        {"ft10",            32,        63,         true,           "int",    "float",      feature_fpu},
        {"ft11",            32,        64,         true,           "int",    "float",      feature_fpu},
        /* name             bitsize    regnum      save-restore    type      group         feature */
        {"csr0",            32,        65,         false,          "int",    "csr",        feature_csr},
        {"fflags",          32,        65+0x1,     false,          "int",    "csr",        feature_csr},
        {"frm",             32,        65+0x2,     false,          "int",    "csr",        feature_csr},
        {"fcsr",            32,        65+0x3,     false,          "int",    "csr",        feature_csr},
        {"utvt",            32,        65+0x7,     false,          "int",    "csr",        feature_csr},
        {"vstart",          32,        65+0x8,     false,          "int",    "csr",        feature_csr},
        {"vxsat",           32,        65+0x9,     false,          "int",    "csr",        feature_csr},
        {"vxrm",            32,        65+0xa,     false,          "int",    "csr",        feature_csr},
        {"vcsr",            32,        65+0xf,     false,          "int",    "csr",        feature_csr},
        {"seed",            32,        65+0x15,    false,          "int",    "csr",        feature_csr},
        {"unxti",           32,        65+0x45,    false,          "int",    "csr",        feature_csr},
        {"uintstatus",      32,        65+0x46,    false,          "int",    "csr",        feature_csr},
        {"uscratchcsw",     32,        65+0x48,    false,          "int",    "csr",        feature_csr},
        {"uscratchcswl",    32,        65+0x49,    false,          "int",    "csr",        feature_csr},
        {"sstatus",         32,        65+0x100,   false,          "int",    "csr",        feature_csr},
        {"sedeleg",         32,        65+0x102,   false,          "int",    "csr",        feature_csr},
        {"sideleg",         32,        65+0x103,   false,          "int",    "csr",        feature_csr},
        {"sie",             32,        65+0x104,   false,          "int",    "csr",        feature_csr},
        {"stvec",           32,        65+0x105,   false,          "int",    "csr",        feature_csr},
        {"scounteren",      32,        65+0x106,   false,          "int",    "csr",        feature_csr},
        {"stvt",            32,        65+0x107,   false,          "int",    "csr",        feature_csr},
        {"senvcfg",         32,        65+0x10a,   false,          "int",    "csr",        feature_csr},
        {"sstateen0",       32,        65+0x10c,   false,          "int",    "csr",        feature_csr},
        {"sstateen1",       32,        65+0x10d,   false,          "int",    "csr",        feature_csr},
        {"sstateen2",       32,        65+0x10e,   false,          "int",    "csr",        feature_csr},
        {"sstateen3",       32,        65+0x10f,   false,          "int",    "csr",        feature_csr},
        {"sscratch",        32,        65+0x140,   false,          "int",    "csr",        feature_csr},
        {"sepc",            32,        65+0x141,   false,          "int",    "csr",        feature_csr},
        {"scause",          32,        65+0x142,   false,          "int",    "csr",        feature_csr},
        {"stval",           32,        65+0x143,   false,          "int",    "csr",        feature_csr},
        {"sip",             32,        65+0x144,   false,          "int",    "csr",        feature_csr},
        {"snxti",           32,        65+0x145,   false,          "int",    "csr",        feature_csr},
        {"sintstatus",      32,        65+0x146,   false,          "int",    "csr",        feature_csr},
        {"sscratchcsw",     32,        65+0x148,   false,          "int",    "csr",        feature_csr},
        {"sscratchcswl",    32,        65+0x149,   false,          "int",    "csr",        feature_csr},
        {"stimecmp",        32,        65+0x14d,   false,          "int",    "csr",        feature_csr},
        {"stimecmph",       32,        65+0x15d,   false,          "int",    "csr",        feature_csr},
        {"satp",            32,        65+0x180,   false,          "int",    "csr",        feature_csr},
        {"spmpcfg0",        32,        65+0x1a0,   false,          "int",    "csr",        feature_csr},
        {"spmpcfg1",        32,        65+0x1a1,   false,          "int",    "csr",        feature_csr},
        {"spmpcfg2",        32,        65+0x1a2,   false,          "int",    "csr",        feature_csr},
        {"spmpcfg3",        32,        65+0x1a3,   false,          "int",    "csr",        feature_csr},
        {"spmpaddr0",       32,        65+0x1b0,   false,          "int",    "csr",        feature_csr},
        {"spmpaddr1",       32,        65+0x1b1,   false,          "int",    "csr",        feature_csr},
        {"spmpaddr2",       32,        65+0x1b2,   false,          "int",    "csr",        feature_csr},
        {"spmpaddr3",       32,        65+0x1b3,   false,          "int",    "csr",        feature_csr},
        {"spmpaddr4",       32,        65+0x1b4,   false,          "int",    "csr",        feature_csr},
        {"spmpaddr5",       32,        65+0x1b5,   false,          "int",    "csr",        feature_csr},
        {"spmpaddr6",       32,        65+0x1b6,   false,          "int",    "csr",        feature_csr},
        {"spmpaddr7",       32,        65+0x1b7,   false,          "int",    "csr",        feature_csr},
        {"spmpaddr8",       32,        65+0x1b8,   false,          "int",    "csr",        feature_csr},
        {"spmpaddr9",       32,        65+0x1b9,   false,          "int",    "csr",        feature_csr},
        {"spmpaddr10",      32,        65+0x1ba,   false,          "int",    "csr",        feature_csr},
        {"spmpaddr11",      32,        65+0x1bb,   false,          "int",    "csr",        feature_csr},
        {"spmpaddr12",      32,        65+0x1bc,   false,          "int",    "csr",        feature_csr},
        {"spmpaddr13",      32,        65+0x1bd,   false,          "int",    "csr",        feature_csr},
        {"spmpaddr14",      32,        65+0x1be,   false,          "int",    "csr",        feature_csr},
        {"spmpaddr15",      32,        65+0x1bf,   false,          "int",    "csr",        feature_csr},
        {"vsstatus",        32,        65+0x200,   false,          "int",    "csr",        feature_csr},
        {"vsie",            32,        65+0x204,   false,          "int",    "csr",        feature_csr},
        {"vstvec",          32,        65+0x205,   false,          "int",    "csr",        feature_csr},
        {"vsscratch",       32,        65+0x240,   false,          "int",    "csr",        feature_csr},
        {"vsepc",           32,        65+0x241,   false,          "int",    "csr",        feature_csr},
        {"vscause",         32,        65+0x242,   false,          "int",    "csr",        feature_csr},
        {"vstval",          32,        65+0x243,   false,          "int",    "csr",        feature_csr},
        {"vsip",            32,        65+0x244,   false,          "int",    "csr",        feature_csr},
        {"vstimecmp",       32,        65+0x24d,   false,          "int",    "csr",        feature_csr},
        {"vstimecmph",      32,        65+0x25d,   false,          "int",    "csr",        feature_csr},
        {"vsatp",           32,        65+0x280,   false,          "int",    "csr",        feature_csr},
        {"mstatus",         32,        65+0x300,   false,          "int",    "csr",        feature_csr},
        {"misa",            32,        65+0x301,   false,          "int",    "csr",        feature_csr},
        {"medeleg",         32,        65+0x302,   false,          "int",    "csr",        feature_csr},
        {"mideleg",         32,        65+0x303,   false,          "int",    "csr",        feature_csr},
        {"mie",             32,        65+0x304,   false,          "int",    "csr",        feature_csr},
        {"mtvec",           32,        65+0x305,   false,          "int",    "csr",        feature_csr},
        {"mcounteren",      32,        65+0x306,   false,          "int",    "csr",        feature_csr},
        {"mtvt",            32,        65+0x307,   false,          "int",    "csr",        feature_csr},
        {"menvcfg",         32,        65+0x30a,   false,          "int",    "csr",        feature_csr},
        {"mstateen0",       32,        65+0x30c,   false,          "int",    "csr",        feature_csr},
        {"mstateen1",       32,        65+0x30d,   false,          "int",    "csr",        feature_csr},
        {"mstateen2",       32,        65+0x30e,   false,          "int",    "csr",        feature_csr},
        {"mstateen3",       32,        65+0x30f,   false,          "int",    "csr",        feature_csr},
        {"mstatush",        32,        65+0x310,   false,          "int",    "csr",        feature_csr},
        {"menvcfgh",        32,        65+0x31a,   false,          "int",    "csr",        feature_csr},
        {"mstateen0h",      32,        65+0x31c,   false,          "int",    "csr",        feature_csr},
        {"mstateen1h",      32,        65+0x31d,   false,          "int",    "csr",        feature_csr},
        {"mstateen2h",      32,        65+0x31e,   false,          "int",    "csr",        feature_csr},
        {"mstateen3h",      32,        65+0x31f,   false,          "int",    "csr",        feature_csr},
        {"mcountinhibit",   32,        65+0x320,   false,          "int",    "csr",        feature_csr},
        {"mhpmevent3",      32,        65+0x323,   false,          "int",    "csr",        feature_csr},
        {"mhpmevent4",      32,        65+0x324,   false,          "int",    "csr",        feature_csr},
        {"mhpmevent5",      32,        65+0x325,   false,          "int",    "csr",        feature_csr},
        {"mhpmevent6",      32,        65+0x326,   false,          "int",    "csr",        feature_csr},
        {"mhpmevent7",      32,        65+0x327,   false,          "int",    "csr",        feature_csr},
        {"mhpmevent8",      32,        65+0x328,   false,          "int",    "csr",        feature_csr},
        {"mhpmevent9",      32,        65+0x329,   false,          "int",    "csr",        feature_csr},
        {"mhpmevent10",     32,        65+0x32a,   false,          "int",    "csr",        feature_csr},
        {"mhpmevent11",     32,        65+0x32b,   false,          "int",    "csr",        feature_csr},
        {"mhpmevent12",     32,        65+0x32c,   false,          "int",    "csr",        feature_csr},
        {"mhpmevent13",     32,        65+0x32d,   false,          "int",    "csr",        feature_csr},
        {"mhpmevent14",     32,        65+0x32e,   false,          "int",    "csr",        feature_csr},
        {"mhpmevent15",     32,        65+0x32f,   false,          "int",    "csr",        feature_csr},
        {"mhpmevent16",     32,        65+0x330,   false,          "int",    "csr",        feature_csr},
        {"mhpmevent17",     32,        65+0x331,   false,          "int",    "csr",        feature_csr},
        {"mhpmevent18",     32,        65+0x332,   false,          "int",    "csr",        feature_csr},
        {"mhpmevent19",     32,        65+0x333,   false,          "int",    "csr",        feature_csr},
        {"mhpmevent20",     32,        65+0x334,   false,          "int",    "csr",        feature_csr},
        {"mhpmevent21",     32,        65+0x335,   false,          "int",    "csr",        feature_csr},
        {"mhpmevent22",     32,        65+0x336,   false,          "int",    "csr",        feature_csr},
        {"mhpmevent23",     32,        65+0x337,   false,          "int",    "csr",        feature_csr},
        {"mhpmevent24",     32,        65+0x338,   false,          "int",    "csr",        feature_csr},
        {"mhpmevent25",     32,        65+0x339,   false,          "int",    "csr",        feature_csr},
        {"mhpmevent26",     32,        65+0x33a,   false,          "int",    "csr",        feature_csr},
        {"mhpmevent27",     32,        65+0x33b,   false,          "int",    "csr",        feature_csr},
        {"mhpmevent28",     32,        65+0x33c,   false,          "int",    "csr",        feature_csr},
        {"mhpmevent29",     32,        65+0x33d,   false,          "int",    "csr",        feature_csr},
        {"mhpmevent30",     32,        65+0x33e,   false,          "int",    "csr",        feature_csr},
        {"mhpmevent31",     32,        65+0x33f,   false,          "int",    "csr",        feature_csr},
        {"mscratch",        32,        65+0x340,   false,          "int",    "csr",        feature_csr},
        {"mepc",            32,        65+0x341,   false,          "int",    "csr",        feature_csr},
        {"mcause",          32,        65+0x342,   false,          "int",    "csr",        feature_csr},
        {"mtval",           32,        65+0x343,   false,          "int",    "csr",        feature_csr},
        {"mip",             32,        65+0x344,   false,          "int",    "csr",        feature_csr},
        {"mnxti",           32,        65+0x345,   false,          "int",    "csr",        feature_csr},
        {"mintstatus",      32,        65+0x346,   false,          "int",    "csr",        feature_csr},
        {"mscratchcsw",     32,        65+0x348,   false,          "int",    "csr",        feature_csr},
        {"mscratchcswl",    32,        65+0x349,   false,          "int",    "csr",        feature_csr},
        {"mtinst",          32,        65+0x34a,   false,          "int",    "csr",        feature_csr},
        {"mtval2",          32,        65+0x34b,   false,          "int",    "csr",        feature_csr},
        {"mclicbase",       32,        65+0x350,   false,          "int",    "csr",        feature_csr},
        {"pmpcfg0",         32,        65+0x3a0,   false,          "int",    "csr",        feature_csr},
        {"pmpcfg1",         32,        65+0x3a1,   false,          "int",    "csr",        feature_csr},
        {"pmpcfg2",         32,        65+0x3a2,   false,          "int",    "csr",        feature_csr},
        {"pmpcfg3",         32,        65+0x3a3,   false,          "int",    "csr",        feature_csr},
        {"pmpcfg4",         32,        65+0x3a4,   false,          "int",    "csr",        feature_csr},
        {"pmpcfg5",         32,        65+0x3a5,   false,          "int",    "csr",        feature_csr},
        {"pmpcfg6",         32,        65+0x3a6,   false,          "int",    "csr",        feature_csr},
        {"pmpcfg7",         32,        65+0x3a7,   false,          "int",    "csr",        feature_csr},
        {"pmpcfg8",         32,        65+0x3a8,   false,          "int",    "csr",        feature_csr},
        {"pmpcfg9",         32,        65+0x3a9,   false,          "int",    "csr",        feature_csr},
        {"pmpcfg10",        32,        65+0x3aa,   false,          "int",    "csr",        feature_csr},
        {"pmpcfg11",        32,        65+0x3ab,   false,          "int",    "csr",        feature_csr},
        {"pmpcfg12",        32,        65+0x3ac,   false,          "int",    "csr",        feature_csr},
        {"pmpcfg13",        32,        65+0x3ad,   false,          "int",    "csr",        feature_csr},
        {"pmpcfg14",        32,        65+0x3ae,   false,          "int",    "csr",        feature_csr},
        {"pmpcfg15",        32,        65+0x3af,   false,          "int",    "csr",        feature_csr},
        {"pmpaddr0",        32,        65+0x3b0,   false,          "int",    "csr",        feature_csr},
        {"pmpaddr1",        32,        65+0x3b1,   false,          "int",    "csr",        feature_csr},
        {"pmpaddr2",        32,        65+0x3b2,   false,          "int",    "csr",        feature_csr},
        {"pmpaddr3",        32,        65+0x3b3,   false,          "int",    "csr",        feature_csr},
        {"pmpaddr4",        32,        65+0x3b4,   false,          "int",    "csr",        feature_csr},
        {"pmpaddr5",        32,        65+0x3b5,   false,          "int",    "csr",        feature_csr},
        {"pmpaddr6",        32,        65+0x3b6,   false,          "int",    "csr",        feature_csr},
        {"pmpaddr7",        32,        65+0x3b7,   false,          "int",    "csr",        feature_csr},
        {"pmpaddr8",        32,        65+0x3b8,   false,          "int",    "csr",        feature_csr},
        {"pmpaddr9",        32,        65+0x3b9,   false,          "int",    "csr",        feature_csr},
        {"pmpaddr10",       32,        65+0x3ba,   false,          "int",    "csr",        feature_csr},
        {"pmpaddr11",       32,        65+0x3bb,   false,          "int",    "csr",        feature_csr},
        {"pmpaddr12",       32,        65+0x3bc,   false,          "int",    "csr",        feature_csr},
        {"pmpaddr13",       32,        65+0x3bd,   false,          "int",    "csr",        feature_csr},
        {"pmpaddr14",       32,        65+0x3be,   false,          "int",    "csr",        feature_csr},
        {"pmpaddr15",       32,        65+0x3bf,   false,          "int",    "csr",        feature_csr},
        {"pmpaddr16",       32,        65+0x3c0,   false,          "int",    "csr",        feature_csr},
        {"pmpaddr17",       32,        65+0x3c1,   false,          "int",    "csr",        feature_csr},
        {"pmpaddr18",       32,        65+0x3c2,   false,          "int",    "csr",        feature_csr},
        {"pmpaddr19",       32,        65+0x3c3,   false,          "int",    "csr",        feature_csr},
        {"pmpaddr20",       32,        65+0x3c4,   false,          "int",    "csr",        feature_csr},
        {"pmpaddr21",       32,        65+0x3c5,   false,          "int",    "csr",        feature_csr},
        {"pmpaddr22",       32,        65+0x3c6,   false,          "int",    "csr",        feature_csr},
        {"pmpaddr23",       32,        65+0x3c7,   false,          "int",    "csr",        feature_csr},
        {"pmpaddr24",       32,        65+0x3c8,   false,          "int",    "csr",        feature_csr},
        {"pmpaddr25",       32,        65+0x3c9,   false,          "int",    "csr",        feature_csr},
        {"pmpaddr26",       32,        65+0x3ca,   false,          "int",    "csr",        feature_csr},
        {"pmpaddr27",       32,        65+0x3cb,   false,          "int",    "csr",        feature_csr},
        {"pmpaddr28",       32,        65+0x3cc,   false,          "int",    "csr",        feature_csr},
        {"pmpaddr29",       32,        65+0x3cd,   false,          "int",    "csr",        feature_csr},
        {"pmpaddr30",       32,        65+0x3ce,   false,          "int",    "csr",        feature_csr},
        {"pmpaddr31",       32,        65+0x3cf,   false,          "int",    "csr",        feature_csr},
        {"pmpaddr32",       32,        65+0x3d0,   false,          "int",    "csr",        feature_csr},
        {"pmpaddr33",       32,        65+0x3d1,   false,          "int",    "csr",        feature_csr},
        {"pmpaddr34",       32,        65+0x3d2,   false,          "int",    "csr",        feature_csr},
        {"pmpaddr35",       32,        65+0x3d3,   false,          "int",    "csr",        feature_csr},
        {"pmpaddr36",       32,        65+0x3d4,   false,          "int",    "csr",        feature_csr},
        {"pmpaddr37",       32,        65+0x3d5,   false,          "int",    "csr",        feature_csr},
        {"pmpaddr38",       32,        65+0x3d6,   false,          "int",    "csr",        feature_csr},
        {"pmpaddr39",       32,        65+0x3d7,   false,          "int",    "csr",        feature_csr},
        {"pmpaddr40",       32,        65+0x3d8,   false,          "int",    "csr",        feature_csr},
        {"pmpaddr41",       32,        65+0x3d9,   false,          "int",    "csr",        feature_csr},
        {"pmpaddr42",       32,        65+0x3da,   false,          "int",    "csr",        feature_csr},
        {"pmpaddr43",       32,        65+0x3db,   false,          "int",    "csr",        feature_csr},
        {"pmpaddr44",       32,        65+0x3dc,   false,          "int",    "csr",        feature_csr},
        {"pmpaddr45",       32,        65+0x3dd,   false,          "int",    "csr",        feature_csr},
        {"pmpaddr46",       32,        65+0x3de,   false,          "int",    "csr",        feature_csr},
        {"pmpaddr47",       32,        65+0x3df,   false,          "int",    "csr",        feature_csr},
        {"pmpaddr48",       32,        65+0x3e0,   false,          "int",    "csr",        feature_csr},
        {"pmpaddr49",       32,        65+0x3e1,   false,          "int",    "csr",        feature_csr},
        {"pmpaddr50",       32,        65+0x3e2,   false,          "int",    "csr",        feature_csr},
        {"pmpaddr51",       32,        65+0x3e3,   false,          "int",    "csr",        feature_csr},
        {"pmpaddr52",       32,        65+0x3e4,   false,          "int",    "csr",        feature_csr},
        {"pmpaddr53",       32,        65+0x3e5,   false,          "int",    "csr",        feature_csr},
        {"pmpaddr54",       32,        65+0x3e6,   false,          "int",    "csr",        feature_csr},
        {"pmpaddr55",       32,        65+0x3e7,   false,          "int",    "csr",        feature_csr},
        {"pmpaddr56",       32,        65+0x3e8,   false,          "int",    "csr",        feature_csr},
        {"pmpaddr57",       32,        65+0x3e9,   false,          "int",    "csr",        feature_csr},
        {"pmpaddr58",       32,        65+0x3ea,   false,          "int",    "csr",        feature_csr},
        {"pmpaddr59",       32,        65+0x3eb,   false,          "int",    "csr",        feature_csr},
        {"pmpaddr60",       32,        65+0x3ec,   false,          "int",    "csr",        feature_csr},
        {"pmpaddr61",       32,        65+0x3ed,   false,          "int",    "csr",        feature_csr},
        {"pmpaddr62",       32,        65+0x3ee,   false,          "int",    "csr",        feature_csr},
        {"pmpaddr63",       32,        65+0x3ef,   false,          "int",    "csr",        feature_csr},
        {"ccm_ubeginaddr",  32,        65+0x4cb,   false,          "int",    "csr",        feature_csr},
        {"ccm_ucommand",    32,        65+0x4cc,   false,          "int",    "csr",        feature_csr},
        {"ccm_udata",       32,        65+0x4cd,   false,          "int",    "csr",        feature_csr},
        {"ccm_fpipe",       32,        65+0x4cf,   false,          "int",    "csr",        feature_csr},
        {"scontext",        32,        65+0x5a8,   false,          "int",    "csr",        feature_csr},
        {"ccm_sbeginaddr",  32,        65+0x5cb,   false,          "int",    "csr",        feature_csr},
        {"ccm_scommand",    32,        65+0x5cc,   false,          "int",    "csr",        feature_csr},
        {"ccm_sdata",       32,        65+0x5cd,   false,          "int",    "csr",        feature_csr},
        {"hstatus",         32,        65+0x600,   false,          "int",    "csr",        feature_csr},
        {"hedeleg",         32,        65+0x602,   false,          "int",    "csr",        feature_csr},
        {"hideleg",         32,        65+0x603,   false,          "int",    "csr",        feature_csr},
        {"hie",             32,        65+0x604,   false,          "int",    "csr",        feature_csr},
        {"htimedelta",      32,        65+0x605,   false,          "int",    "csr",        feature_csr},
        {"hcounteren",      32,        65+0x606,   false,          "int",    "csr",        feature_csr},
        {"hgeie",           32,        65+0x607,   false,          "int",    "csr",        feature_csr},
        {"henvcfg",         32,        65+0x60a,   false,          "int",    "csr",        feature_csr},
        {"hstateen0",       32,        65+0x60c,   false,          "int",    "csr",        feature_csr},
        {"hstateen1",       32,        65+0x60d,   false,          "int",    "csr",        feature_csr},
        {"hstateen2",       32,        65+0x60e,   false,          "int",    "csr",        feature_csr},
        {"hstateen3",       32,        65+0x60f,   false,          "int",    "csr",        feature_csr},
        {"htimedeltah",     32,        65+0x615,   false,          "int",    "csr",        feature_csr},
        {"henvcfgh",        32,        65+0x61a,   false,          "int",    "csr",        feature_csr},
        {"hstateen0h",      32,        65+0x61c,   false,          "int",    "csr",        feature_csr},
        {"hstateen1h",      32,        65+0x61d,   false,          "int",    "csr",        feature_csr},
        {"hstateen2h",      32,        65+0x61e,   false,          "int",    "csr",        feature_csr},
        {"hstateen3h",      32,        65+0x61f,   false,          "int",    "csr",        feature_csr},
        {"htval",           32,        65+0x643,   false,          "int",    "csr",        feature_csr},
        {"hip",             32,        65+0x644,   false,          "int",    "csr",        feature_csr},
        {"hvip",            32,        65+0x645,   false,          "int",    "csr",        feature_csr},
        {"htinst",          32,        65+0x64a,   false,          "int",    "csr",        feature_csr},
        {"hgatp",           32,        65+0x680,   false,          "int",    "csr",        feature_csr},
        {"hcontext",        32,        65+0x6a8,   false,          "int",    "csr",        feature_csr},
        {"mhpmevent3h",     32,        65+0x723,   false,          "int",    "csr",        feature_csr},
        {"mhpmevent4h",     32,        65+0x724,   false,          "int",    "csr",        feature_csr},
        {"mhpmevent5h",     32,        65+0x725,   false,          "int",    "csr",        feature_csr},
        {"mhpmevent6h",     32,        65+0x726,   false,          "int",    "csr",        feature_csr},
        {"mhpmevent7h",     32,        65+0x727,   false,          "int",    "csr",        feature_csr},
        {"mhpmevent8h",     32,        65+0x728,   false,          "int",    "csr",        feature_csr},
        {"mhpmevent9h",     32,        65+0x729,   false,          "int",    "csr",        feature_csr},
        {"mhpmevent10h",    32,        65+0x72a,   false,          "int",    "csr",        feature_csr},
        {"mhpmevent11h",    32,        65+0x72b,   false,          "int",    "csr",        feature_csr},
        {"mhpmevent12h",    32,        65+0x72c,   false,          "int",    "csr",        feature_csr},
        {"mhpmevent13h",    32,        65+0x72d,   false,          "int",    "csr",        feature_csr},
        {"mhpmevent14h",    32,        65+0x72e,   false,          "int",    "csr",        feature_csr},
        {"mhpmevent15h",    32,        65+0x72f,   false,          "int",    "csr",        feature_csr},
        {"mhpmevent16h",    32,        65+0x730,   false,          "int",    "csr",        feature_csr},
        {"mhpmevent17h",    32,        65+0x731,   false,          "int",    "csr",        feature_csr},
        {"mhpmevent18h",    32,        65+0x732,   false,          "int",    "csr",        feature_csr},
        {"mhpmevent19h",    32,        65+0x733,   false,          "int",    "csr",        feature_csr},
        {"mhpmevent20h",    32,        65+0x734,   false,          "int",    "csr",        feature_csr},
        {"mhpmevent21h",    32,        65+0x735,   false,          "int",    "csr",        feature_csr},
        {"mhpmevent22h",    32,        65+0x736,   false,          "int",    "csr",        feature_csr},
        {"mhpmevent23h",    32,        65+0x737,   false,          "int",    "csr",        feature_csr},
        {"mhpmevent24h",    32,        65+0x738,   false,          "int",    "csr",        feature_csr},
        {"mhpmevent25h",    32,        65+0x739,   false,          "int",    "csr",        feature_csr},
        {"mhpmevent26h",    32,        65+0x73a,   false,          "int",    "csr",        feature_csr},
        {"mhpmevent27h",    32,        65+0x73b,   false,          "int",    "csr",        feature_csr},
        {"mhpmevent28h",    32,        65+0x73c,   false,          "int",    "csr",        feature_csr},
        {"mhpmevent29h",    32,        65+0x73d,   false,          "int",    "csr",        feature_csr},
        {"mhpmevent30h",    32,        65+0x73e,   false,          "int",    "csr",        feature_csr},
        {"mhpmevent31h",    32,        65+0x73f,   false,          "int",    "csr",        feature_csr},
        {"mseccfg",         32,        65+0x747,   false,          "int",    "csr",        feature_csr},
        {"mseccfgh",        32,        65+0x757,   false,          "int",    "csr",        feature_csr},
        {"tselect",         32,        65+0x7a0,   false,          "int",    "csr",        feature_csr},
        {"tdata1",          32,        65+0x7a1,   false,          "int",    "csr",        feature_csr},
        {"tdata2",          32,        65+0x7a2,   false,          "int",    "csr",        feature_csr},
        {"tdata3",          32,        65+0x7a3,   false,          "int",    "csr",        feature_csr},
        {"tinfo",           32,        65+0x7a4,   false,          "int",    "csr",        feature_csr},
        {"tcontrol",        32,        65+0x7a5,   false,          "int",    "csr",        feature_csr},
        {"mcontext",        32,        65+0x7a8,   false,          "int",    "csr",        feature_csr},
        {"mscontext",       32,        65+0x7aa,   false,          "int",    "csr",        feature_csr},
        {"dcsr",            32,        65+0x7b0,   false,          "int",    "csr",        feature_csr},
        {"dpc",             32,        65+0x7b1,   false,          "int",    "csr",        feature_csr},
        {"dscratch0",       32,        65+0x7b2,   false,          "int",    "csr",        feature_csr},
        {"dscratch1",       32,        65+0x7b3,   false,          "int",    "csr",        feature_csr},
        {"milm_ctl",        32,        65+0x7c0,   false,          "int",    "csr",        feature_csr},
        {"mdlm_ctl",        32,        65+0x7c1,   false,          "int",    "csr",        feature_csr},
        {"mecc_code",       32,        65+0x7c2,   false,          "int",    "csr",        feature_csr},
        {"mnvec",           32,        65+0x7c3,   false,          "int",    "csr",        feature_csr},
        {"msubm",           32,        65+0x7c4,   false,          "int",    "csr",        feature_csr},
        {"mdcause",         32,        65+0x7c9,   false,          "int",    "csr",        feature_csr},
        {"mcache_ctl",      32,        65+0x7ca,   false,          "int",    "csr",        feature_csr},
        {"ccm_mbeginaddr",  32,        65+0x7cb,   false,          "int",    "csr",        feature_csr},
        {"ccm_mcommand",    32,        65+0x7cc,   false,          "int",    "csr",        feature_csr},
        {"ccm_mdata",       32,        65+0x7cd,   false,          "int",    "csr",        feature_csr},
        {"ccm_suen",        32,        65+0x7ce,   false,          "int",    "csr",        feature_csr},
        {"mmisc_ctl",       32,        65+0x7d0,   false,          "int",    "csr",        feature_csr},
        {"msavestatus",     32,        65+0x7d6,   false,          "int",    "csr",        feature_csr},
        {"msaveepc1",       32,        65+0x7d7,   false,          "int",    "csr",        feature_csr},
        {"msavecause1",     32,        65+0x7d8,   false,          "int",    "csr",        feature_csr},
        {"msaveepc2",       32,        65+0x7d9,   false,          "int",    "csr",        feature_csr},
        {"msavecause2",     32,        65+0x7da,   false,          "int",    "csr",        feature_csr},
        {"msavedcause1",    32,        65+0x7db,   false,          "int",    "csr",        feature_csr},
        {"msavedcause2",    32,        65+0x7dc,   false,          "int",    "csr",        feature_csr},
        {"mtlb_ctl",        32,        65+0x7dd,   false,          "int",    "csr",        feature_csr},
        {"mecc_lock",       32,        65+0x7de,   false,          "int",    "csr",        feature_csr},
        {"mfp16mode",       32,        65+0x7e2,   false,          "int",    "csr",        feature_csr},
        {"lstepforc",       32,        65+0x7e9,   false,          "int",    "csr",        feature_csr},
        {"pushmsubm",       32,        65+0x7eb,   false,          "int",    "csr",        feature_csr},
        {"mtvt2",           32,        65+0x7ec,   false,          "int",    "csr",        feature_csr},
        {"jalmnxti",        32,        65+0x7ed,   false,          "int",    "csr",        feature_csr},
        {"pushmcause",      32,        65+0x7ee,   false,          "int",    "csr",        feature_csr},
        {"pushmepc",        32,        65+0x7ef,   false,          "int",    "csr",        feature_csr},
        {"mppicfg_info",    32,        65+0x7f0,   false,          "int",    "csr",        feature_csr},
        {"mfiocfg_info",    32,        65+0x7f1,   false,          "int",    "csr",        feature_csr},
        {"mdevb",           32,        65+0x7f3,   false,          "int",    "csr",        feature_csr},
        {"mdevm",           32,        65+0x7f4,   false,          "int",    "csr",        feature_csr},
        {"mnocb",           32,        65+0x7f5,   false,          "int",    "csr",        feature_csr},
        {"mnocm",           32,        65+0x7f6,   false,          "int",    "csr",        feature_csr},
        {"mirgb_info",      32,        65+0x7f7,   false,          "int",    "csr",        feature_csr},
        {"ucode",           32,        65+0x801,   false,          "int",    "csr",        feature_csr},
        {"sleepvalue",      32,        65+0x811,   false,          "int",    "csr",        feature_csr},
        {"txevt",           32,        65+0x812,   false,          "int",    "csr",        feature_csr},
        {"wfe",             32,        65+0x810,   false,          "int",    "csr",        feature_csr},
        {"jalsnxti",        32,        65+0x947,   false,          "int",    "csr",        feature_csr},
        {"stvt2",           32,        65+0x948,   false,          "int",    "csr",        feature_csr},
        {"pushscause",      32,        65+0x949,   false,          "int",    "csr",        feature_csr},
        {"pushsepc",        32,        65+0x94a,   false,          "int",    "csr",        feature_csr},
        {"sdcause",         32,        65+0x9c0,   false,          "int",    "csr",        feature_csr},
        {"mcycle",          32,        65+0xb00,   false,          "int",    "csr",        feature_csr},
        {"minstret",        32,        65+0xb02,   false,          "int",    "csr",        feature_csr},
        {"mhpmcounter3",    32,        65+0xb03,   false,          "int",    "csr",        feature_csr},
        {"mhpmcounter4",    32,        65+0xb04,   false,          "int",    "csr",        feature_csr},
        {"mhpmcounter5",    32,        65+0xb05,   false,          "int",    "csr",        feature_csr},
        {"mhpmcounter6",    32,        65+0xb06,   false,          "int",    "csr",        feature_csr},
        {"mhpmcounter7",    32,        65+0xb07,   false,          "int",    "csr",        feature_csr},
        {"mhpmcounter8",    32,        65+0xb08,   false,          "int",    "csr",        feature_csr},
        {"mhpmcounter9",    32,        65+0xb09,   false,          "int",    "csr",        feature_csr},
        {"mhpmcounter10",   32,        65+0xb0a,   false,          "int",    "csr",        feature_csr},
        {"mhpmcounter11",   32,        65+0xb0b,   false,          "int",    "csr",        feature_csr},
        {"mhpmcounter12",   32,        65+0xb0c,   false,          "int",    "csr",        feature_csr},
        {"mhpmcounter13",   32,        65+0xb0d,   false,          "int",    "csr",        feature_csr},
        {"mhpmcounter14",   32,        65+0xb0e,   false,          "int",    "csr",        feature_csr},
        {"mhpmcounter15",   32,        65+0xb0f,   false,          "int",    "csr",        feature_csr},
        {"mhpmcounter16",   32,        65+0xb10,   false,          "int",    "csr",        feature_csr},
        {"mhpmcounter17",   32,        65+0xb11,   false,          "int",    "csr",        feature_csr},
        {"mhpmcounter18",   32,        65+0xb12,   false,          "int",    "csr",        feature_csr},
        {"mhpmcounter19",   32,        65+0xb13,   false,          "int",    "csr",        feature_csr},
        {"mhpmcounter20",   32,        65+0xb14,   false,          "int",    "csr",        feature_csr},
        {"mhpmcounter21",   32,        65+0xb15,   false,          "int",    "csr",        feature_csr},
        {"mhpmcounter22",   32,        65+0xb16,   false,          "int",    "csr",        feature_csr},
        {"mhpmcounter23",   32,        65+0xb17,   false,          "int",    "csr",        feature_csr},
        {"mhpmcounter24",   32,        65+0xb18,   false,          "int",    "csr",        feature_csr},
        {"mhpmcounter25",   32,        65+0xb19,   false,          "int",    "csr",        feature_csr},
        {"mhpmcounter26",   32,        65+0xb1a,   false,          "int",    "csr",        feature_csr},
        {"mhpmcounter27",   32,        65+0xb1b,   false,          "int",    "csr",        feature_csr},
        {"mhpmcounter28",   32,        65+0xb1c,   false,          "int",    "csr",        feature_csr},
        {"mhpmcounter29",   32,        65+0xb1d,   false,          "int",    "csr",        feature_csr},
        {"mhpmcounter30",   32,        65+0xb1e,   false,          "int",    "csr",        feature_csr},
        {"mhpmcounter31",   32,        65+0xb1f,   false,          "int",    "csr",        feature_csr},
        {"mcycleh",         32,        65+0xb80,   false,          "int",    "csr",        feature_csr},
        {"minstreth",       32,        65+0xb82,   false,          "int",    "csr",        feature_csr},
        {"mhpmcounter3h",   32,        65+0xb83,   false,          "int",    "csr",        feature_csr},
        {"mhpmcounter4h",   32,        65+0xb84,   false,          "int",    "csr",        feature_csr},
        {"mhpmcounter5h",   32,        65+0xb85,   false,          "int",    "csr",        feature_csr},
        {"mhpmcounter6h",   32,        65+0xb86,   false,          "int",    "csr",        feature_csr},
        {"mhpmcounter7h",   32,        65+0xb87,   false,          "int",    "csr",        feature_csr},
        {"mhpmcounter8h",   32,        65+0xb88,   false,          "int",    "csr",        feature_csr},
        {"mhpmcounter9h",   32,        65+0xb89,   false,          "int",    "csr",        feature_csr},
        {"mhpmcounter10h",  32,        65+0xb8a,   false,          "int",    "csr",        feature_csr},
        {"mhpmcounter11h",  32,        65+0xb8b,   false,          "int",    "csr",        feature_csr},
        {"mhpmcounter12h",  32,        65+0xb8c,   false,          "int",    "csr",        feature_csr},
        {"mhpmcounter13h",  32,        65+0xb8d,   false,          "int",    "csr",        feature_csr},
        {"mhpmcounter14h",  32,        65+0xb8e,   false,          "int",    "csr",        feature_csr},
        {"mhpmcounter15h",  32,        65+0xb8f,   false,          "int",    "csr",        feature_csr},
        {"mhpmcounter16h",  32,        65+0xb90,   false,          "int",    "csr",        feature_csr},
        {"mhpmcounter17h",  32,        65+0xb91,   false,          "int",    "csr",        feature_csr},
        {"mhpmcounter18h",  32,        65+0xb92,   false,          "int",    "csr",        feature_csr},
        {"mhpmcounter19h",  32,        65+0xb93,   false,          "int",    "csr",        feature_csr},
        {"mhpmcounter20h",  32,        65+0xb94,   false,          "int",    "csr",        feature_csr},
        {"mhpmcounter21h",  32,        65+0xb95,   false,          "int",    "csr",        feature_csr},
        {"mhpmcounter22h",  32,        65+0xb96,   false,          "int",    "csr",        feature_csr},
        {"mhpmcounter23h",  32,        65+0xb97,   false,          "int",    "csr",        feature_csr},
        {"mhpmcounter24h",  32,        65+0xb98,   false,          "int",    "csr",        feature_csr},
        {"mhpmcounter25h",  32,        65+0xb99,   false,          "int",    "csr",        feature_csr},
        {"mhpmcounter26h",  32,        65+0xb9a,   false,          "int",    "csr",        feature_csr},
        {"mhpmcounter27h",  32,        65+0xb9b,   false,          "int",    "csr",        feature_csr},
        {"mhpmcounter28h",  32,        65+0xb9c,   false,          "int",    "csr",        feature_csr},
        {"mhpmcounter29h",  32,        65+0xb9d,   false,          "int",    "csr",        feature_csr},
        {"mhpmcounter30h",  32,        65+0xb9e,   false,          "int",    "csr",        feature_csr},
        {"mhpmcounter31h",  32,        65+0xb9f,   false,          "int",    "csr",        feature_csr},
        {"cycle",           32,        65+0xc00,   false,          "int",    "csr",        feature_csr},
        {"time",            32,        65+0xc01,   false,          "int",    "csr",        feature_csr},
        {"instret",         32,        65+0xc02,   false,          "int",    "csr",        feature_csr},
        {"hpmcounter3",     32,        65+0xc03,   false,          "int",    "csr",        feature_csr},
        {"hpmcounter4",     32,        65+0xc04,   false,          "int",    "csr",        feature_csr},
        {"hpmcounter5",     32,        65+0xc05,   false,          "int",    "csr",        feature_csr},
        {"hpmcounter6",     32,        65+0xc06,   false,          "int",    "csr",        feature_csr},
        {"hpmcounter7",     32,        65+0xc07,   false,          "int",    "csr",        feature_csr},
        {"hpmcounter8",     32,        65+0xc08,   false,          "int",    "csr",        feature_csr},
        {"hpmcounter9",     32,        65+0xc09,   false,          "int",    "csr",        feature_csr},
        {"hpmcounter10",    32,        65+0xc0a,   false,          "int",    "csr",        feature_csr},
        {"hpmcounter11",    32,        65+0xc0b,   false,          "int",    "csr",        feature_csr},
        {"hpmcounter12",    32,        65+0xc0c,   false,          "int",    "csr",        feature_csr},
        {"hpmcounter13",    32,        65+0xc0d,   false,          "int",    "csr",        feature_csr},
        {"hpmcounter14",    32,        65+0xc0e,   false,          "int",    "csr",        feature_csr},
        {"hpmcounter15",    32,        65+0xc0f,   false,          "int",    "csr",        feature_csr},
        {"hpmcounter16",    32,        65+0xc10,   false,          "int",    "csr",        feature_csr},
        {"hpmcounter17",    32,        65+0xc11,   false,          "int",    "csr",        feature_csr},
        {"hpmcounter18",    32,        65+0xc12,   false,          "int",    "csr",        feature_csr},
        {"hpmcounter19",    32,        65+0xc13,   false,          "int",    "csr",        feature_csr},
        {"hpmcounter20",    32,        65+0xc14,   false,          "int",    "csr",        feature_csr},
        {"hpmcounter21",    32,        65+0xc15,   false,          "int",    "csr",        feature_csr},
        {"hpmcounter22",    32,        65+0xc16,   false,          "int",    "csr",        feature_csr},
        {"hpmcounter23",    32,        65+0xc17,   false,          "int",    "csr",        feature_csr},
        {"hpmcounter24",    32,        65+0xc18,   false,          "int",    "csr",        feature_csr},
        {"hpmcounter25",    32,        65+0xc19,   false,          "int",    "csr",        feature_csr},
        {"hpmcounter26",    32,        65+0xc1a,   false,          "int",    "csr",        feature_csr},
        {"hpmcounter27",    32,        65+0xc1b,   false,          "int",    "csr",        feature_csr},
        {"hpmcounter28",    32,        65+0xc1c,   false,          "int",    "csr",        feature_csr},
        {"hpmcounter29",    32,        65+0xc1d,   false,          "int",    "csr",        feature_csr},
        {"hpmcounter30",    32,        65+0xc1e,   false,          "int",    "csr",        feature_csr},
        {"hpmcounter31",    32,        65+0xc1f,   false,          "int",    "csr",        feature_csr},
        {"vl",              32,        65+0xc20,   false,          "int",    "csr",        feature_csr},
        {"vtype",           32,        65+0xc21,   false,          "int",    "csr",        feature_csr},
        {"vlenb",           32,        65+0xc22,   false,          "int",    "csr",        feature_csr},
        {"cycleh",          32,        65+0xc80,   false,          "int",    "csr",        feature_csr},
        {"timeh",           32,        65+0xc81,   false,          "int",    "csr",        feature_csr},
        {"instreth",        32,        65+0xc82,   false,          "int",    "csr",        feature_csr},
        {"hpmcounter3h",    32,        65+0xc83,   false,          "int",    "csr",        feature_csr},
        {"hpmcounter4h",    32,        65+0xc84,   false,          "int",    "csr",        feature_csr},
        {"hpmcounter5h",    32,        65+0xc85,   false,          "int",    "csr",        feature_csr},
        {"hpmcounter6h",    32,        65+0xc86,   false,          "int",    "csr",        feature_csr},
        {"hpmcounter7h",    32,        65+0xc87,   false,          "int",    "csr",        feature_csr},
        {"hpmcounter8h",    32,        65+0xc88,   false,          "int",    "csr",        feature_csr},
        {"hpmcounter9h",    32,        65+0xc89,   false,          "int",    "csr",        feature_csr},
        {"hpmcounter10h",   32,        65+0xc8a,   false,          "int",    "csr",        feature_csr},
        {"hpmcounter11h",   32,        65+0xc8b,   false,          "int",    "csr",        feature_csr},
        {"hpmcounter12h",   32,        65+0xc8c,   false,          "int",    "csr",        feature_csr},
        {"hpmcounter13h",   32,        65+0xc8d,   false,          "int",    "csr",        feature_csr},
        {"hpmcounter14h",   32,        65+0xc8e,   false,          "int",    "csr",        feature_csr},
        {"hpmcounter15h",   32,        65+0xc8f,   false,          "int",    "csr",        feature_csr},
        {"hpmcounter16h",   32,        65+0xc90,   false,          "int",    "csr",        feature_csr},
        {"hpmcounter17h",   32,        65+0xc91,   false,          "int",    "csr",        feature_csr},
        {"hpmcounter18h",   32,        65+0xc92,   false,          "int",    "csr",        feature_csr},
        {"hpmcounter19h",   32,        65+0xc93,   false,          "int",    "csr",        feature_csr},
        {"hpmcounter20h",   32,        65+0xc94,   false,          "int",    "csr",        feature_csr},
        {"hpmcounter21h",   32,        65+0xc95,   false,          "int",    "csr",        feature_csr},
        {"hpmcounter22h",   32,        65+0xc96,   false,          "int",    "csr",        feature_csr},
        {"hpmcounter23h",   32,        65+0xc97,   false,          "int",    "csr",        feature_csr},
        {"hpmcounter24h",   32,        65+0xc98,   false,          "int",    "csr",        feature_csr},
        {"hpmcounter25h",   32,        65+0xc99,   false,          "int",    "csr",        feature_csr},
        {"hpmcounter26h",   32,        65+0xc9a,   false,          "int",    "csr",        feature_csr},
        {"hpmcounter27h",   32,        65+0xc9b,   false,          "int",    "csr",        feature_csr},
        {"hpmcounter28h",   32,        65+0xc9c,   false,          "int",    "csr",        feature_csr},
        {"hpmcounter29h",   32,        65+0xc9d,   false,          "int",    "csr",        feature_csr},
        {"hpmcounter30h",   32,        65+0xc9e,   false,          "int",    "csr",        feature_csr},
        {"hpmcounter31h",   32,        65+0xc9f,   false,          "int",    "csr",        feature_csr},
        {"scountovf",       32,        65+0xda0,   false,          "int",    "csr",        feature_csr},
        {"hgeip",           32,        65+0xe12,   false,          "int",    "csr",        feature_csr},
        {"mvendorid",       32,        65+0xf11,   false,          "int",    "csr",        feature_csr},
        {"marchid",         32,        65+0xf12,   false,          "int",    "csr",        feature_csr},
        {"mimpid",          32,        65+0xf13,   false,          "int",    "csr",        feature_csr},
        {"mhartid",         32,        65+0xf14,   false,          "int",    "csr",        feature_csr},
        {"mconfigptr",      32,        65+0xf15,   false,          "int",    "csr",        feature_csr},
        {"micfg_info",      32,        65+0xfc0,   false,          "int",    "csr",        feature_csr},
        {"mdcfg_info",      32,        65+0xfc1,   false,          "int",    "csr",        feature_csr},
        {"mcfg_info",       32,        65+0xfc2,   false,          "int",    "csr",        feature_csr},
        {"mtlbcfg_info",    32,        65+0xfc3,   false,          "int",    "csr",        feature_csr},
        /* name             bitsize    regnum      save-restore    type      group         feature */
        {"priv",            32,        4161,       false,          "int",    "general",    feature_cpu},
        /* name             bitsize    regnum      save-restore    type      group         feature */
        {"v0",              32,        4162,       false,          "int",    "vector",     feature_vector},
        {"v1",              32,        4163,       false,          "int",    "vector",     feature_vector},
        {"v2",              32,        4164,       false,          "int",    "vector",     feature_vector},
        {"v3",              32,        4165,       false,          "int",    "vector",     feature_vector},
        {"v4",              32,        4166,       false,          "int",    "vector",     feature_vector},
        {"v5",              32,        4167,       false,          "int",    "vector",     feature_vector},
        {"v6",              32,        4168,       false,          "int",    "vector",     feature_vector},
        {"v7",              32,        4169,       false,          "int",    "vector",     feature_vector},
        {"v8",              32,        4170,       false,          "int",    "vector",     feature_vector},
        {"v9",              32,        4171,       false,          "int",    "vector",     feature_vector},
        {"v10",             32,        4172,       false,          "int",    "vector",     feature_vector},
        {"v11",             32,        4173,       false,          "int",    "vector",     feature_vector},
        {"v12",             32,        4174,       false,          "int",    "vector",     feature_vector},
        {"v13",             32,        4175,       false,          "int",    "vector",     feature_vector},
        {"v14",             32,        4176,       false,          "int",    "vector",     feature_vector},
        {"v15",             32,        4177,       false,          "int",    "vector",     feature_vector},
        {"v16",             32,        4178,       false,          "int",    "vector",     feature_vector},
        {"v17",             32,        4179,       false,          "int",    "vector",     feature_vector},
        {"v18",             32,        4181,       false,          "int",    "vector",     feature_vector},
        {"v19",             32,        4182,       false,          "int",    "vector",     feature_vector},
        {"v20",             32,        4182,       false,          "int",    "vector",     feature_vector},
        {"v21",             32,        4183,       false,          "int",    "vector",     feature_vector},
        {"v22",             32,        4184,       false,          "int",    "vector",     feature_vector},
        {"v23",             32,        4185,       false,          "int",    "vector",     feature_vector},
        {"v24",             32,        4186,       false,          "int",    "vector",     feature_vector},
        {"v25",             32,        4187,       false,          "int",    "vector",     feature_vector},
        {"v26",             32,        4188,       false,          "int",    "vector",     feature_vector},
        {"v27",             32,        4189,       false,          "int",    "vector",     feature_vector},
        {"v28",             32,        4190,       false,          "int",    "vector",     feature_vector},
        {"v29",             32,        4191,       false,          "int",    "vector",     feature_vector},
        {"v30",             32,        4192,       false,          "int",    "vector",     feature_vector},
        {"v31",             32,        4193,       false,          "int",    "vector",     feature_vector},
    };

signals:

};

#endif // REGXML_H
