EARLY_POWER_ESTIMATOR_FILE_FORMAT_VERSION,6
QUARTUS_II_VERSION,9.0 Build 235 06/17/2009 SP 2 SJ Full Version
PROJECT,"VGA"
REVISION,"VGA"
PROJECT_FILE,"F:/ICDev/EP3C25/EP3C25_Program/EP3C25_VHDL/VGA/VGA.qpf"
TIME,"Wed Jan 13 21:20:14 2010"
TIME_SECONDS,"1263388814"
FAMILY,"Cyclone III"
DEVICE,"EP3C25"
PACKAGE,"PQFP"
PART,"EP3C25Q240C8"
POWER_USE_DEVICE_CHARACTERISTICS,"TYPICAL"
POWER_AUTO_COMPUTE_TJ,"ON"
POWER_TJ_VALUE,"25"
POWER_USE_CUSTOM_COOLING_SOLUTION,"OFF"
MIN_JUNCTION_TEMPERATURE,"0"
MAX_JUNCTION_TEMPERATURE,"85"
POWER_PRESET_COOLING_SOLUTION,"23 mm heat sink with 200 LFpM airflow"
POWER_BOARD_THERMAL_MODEL,"None (Conservative)"
POWER_USE_TA_VALUE,"25.00"
POWER_BOARD_TEMPERATURE,"-1.00"
POWER_OJC_VALUE,"4.20"
POWER_OCS_VALUE,"0.10"
POWER_OSA_VALUE,"2.20"
POWER_OJB_VALUE,"-1.00"
VCCIO,,1,3.30,2,3.30,3,3.30,4,3.30,5,3.30,6,3.30,7,3.30,8,3.30,
RAIL_VOLTAGES,,VCCINT,1.200,VCCA,2.500,VCCD,1.200,



BLOCK,Combinational cell,count,83,avg_toggle_rate,"0.104839",avg_toggle_rate_ratio,"0.000000",avg_fanout,"1.626506",fmax,"0.000000"
BLOCK,Clock control block,count,1,avg_toggle_rate,"1.000000",avg_toggle_rate_ratio,"0.000000",avg_fanout,"51.000000",fmax,"0.000000",global_type,"GCLK",global_clk_ena_static_prob,"1.000000",global_type_usage,"Other",num_raw_fanout,"51",num_lc_comb_fanout,"0",num_lc_ff_fanout,"51",sum_lc_ff_clkena_static_prob,"51.000000",avg_lc_ff_clk_ena_static_prob,"1",num_pin_fanout,"0",num_m512_fanout,"0",num_m9k_fanout,"0",num_m144k_fanout,"0",num_mlab_fanout,"0",num_dsp_fanout,"0",num_dsp9x9_fanout,"0",num_misc_fanout,"0"
BLOCK,Clock control block,count,1,avg_toggle_rate,"0.000000",avg_toggle_rate_ratio,"0.000000",avg_fanout,"3.000000",fmax,"0.000000",global_type,"GCLK",global_clk_ena_static_prob,"1.000000",global_type_usage,"Clock",num_raw_fanout,"3",num_lc_comb_fanout,"0",num_lc_ff_fanout,"3",sum_lc_ff_clkena_static_prob,"3.000000",avg_lc_ff_clk_ena_static_prob,"1",num_pin_fanout,"0",num_m512_fanout,"0",num_m9k_fanout,"0",num_m144k_fanout,"0",num_mlab_fanout,"0",num_dsp_fanout,"0",num_dsp9x9_fanout,"0",num_misc_fanout,"0"
BLOCK,Clock control block,count,1,avg_toggle_rate,"1.000000",avg_toggle_rate_ratio,"0.000000",avg_fanout,"11.000000",fmax,"0.000000",global_type,"GCLK",global_clk_ena_static_prob,"1.000000",global_type_usage,"Clock",num_raw_fanout,"11",num_lc_comb_fanout,"0",num_lc_ff_fanout,"11",sum_lc_ff_clkena_static_prob,"11.000000",avg_lc_ff_clk_ena_static_prob,"1",num_pin_fanout,"0",num_m512_fanout,"0",num_m9k_fanout,"0",num_m144k_fanout,"0",num_mlab_fanout,"0",num_dsp_fanout,"0",num_dsp9x9_fanout,"0",num_misc_fanout,"0"
BLOCK,Clock control block,count,1,avg_toggle_rate,"1.000000",avg_toggle_rate_ratio,"0.000000",avg_fanout,"12.000000",fmax,"0.000000",global_type,"GCLK",global_clk_ena_static_prob,"1.000000",global_type_usage,"Clock",num_raw_fanout,"12",num_lc_comb_fanout,"0",num_lc_ff_fanout,"12",sum_lc_ff_clkena_static_prob,"12.000000",avg_lc_ff_clk_ena_static_prob,"1",num_pin_fanout,"0",num_m512_fanout,"0",num_m9k_fanout,"0",num_m144k_fanout,"0",num_mlab_fanout,"0",num_dsp_fanout,"0",num_dsp9x9_fanout,"0",num_misc_fanout,"0"
BLOCK,Clock control block,count,1,avg_toggle_rate,"0.000000",avg_toggle_rate_ratio,"0.000000",avg_fanout,"10.000000",fmax,"0.000000",global_type,"GCLK",global_clk_ena_static_prob,"1.000000",global_type_usage,"Clock",num_raw_fanout,"10",num_lc_comb_fanout,"0",num_lc_ff_fanout,"10",sum_lc_ff_clkena_static_prob,"10.000000",avg_lc_ff_clk_ena_static_prob,"1",num_pin_fanout,"0",num_m512_fanout,"0",num_m9k_fanout,"0",num_m144k_fanout,"0",num_mlab_fanout,"0",num_dsp_fanout,"0",num_dsp9x9_fanout,"0",num_misc_fanout,"0"
BLOCK,Clock control block,count,1,avg_toggle_rate,"0.000000",avg_toggle_rate_ratio,"0.000000",avg_fanout,"10.000000",fmax,"0.000000",global_type,"GCLK",global_clk_ena_static_prob,"1.000000",global_type_usage,"Clock",num_raw_fanout,"10",num_lc_comb_fanout,"0",num_lc_ff_fanout,"10",sum_lc_ff_clkena_static_prob,"10.000000",avg_lc_ff_clk_ena_static_prob,"1",num_pin_fanout,"0",num_m512_fanout,"0",num_m9k_fanout,"0",num_m144k_fanout,"0",num_mlab_fanout,"0",num_dsp_fanout,"0",num_dsp9x9_fanout,"0",num_misc_fanout,"0"
BLOCK,Clock control block,count,1,avg_toggle_rate,"0.000000",avg_toggle_rate_ratio,"0.000000",avg_fanout,"6.000000",fmax,"0.000000",global_type,"GCLK",global_clk_ena_static_prob,"1.000000",global_type_usage,"Clock",num_raw_fanout,"6",num_lc_comb_fanout,"0",num_lc_ff_fanout,"6",sum_lc_ff_clkena_static_prob,"6.000000",avg_lc_ff_clk_ena_static_prob,"1",num_pin_fanout,"0",num_m512_fanout,"0",num_m9k_fanout,"0",num_m144k_fanout,"0",num_mlab_fanout,"0",num_dsp_fanout,"0",num_dsp9x9_fanout,"0",num_misc_fanout,"0"
BLOCK,Register cell,count,53,avg_toggle_rate,"0.075472",avg_toggle_rate_ratio,"0.000000",avg_fanout,"2.660377",fmax,"0.000000"
BLOCK,I/O pad,count,3,avg_toggle_rate,"0.333333",avg_toggle_rate_ratio,"0.000000",avg_fanout,"1.000000",fmax,"0.000000",io_mode,"INPUT_PIN",output_load,"0",io_standard,"LVTTL",drive_strength,"DEFAULT",is_ddr,"0",input_termination,"OFF",output_termination,"OFF",output_termination_sp,"0.000000",output_ena_static_prob,"0.000000",vod,"-1",slew_rate,"-1"
BLOCK,I/O pad,count,14,avg_toggle_rate,"1.000000",avg_toggle_rate_ratio,"0.000000",avg_fanout,"0.000000",fmax,"0.000000",io_mode,"OUTPUT_PIN",output_load,"0",io_standard,"LVTTL",drive_strength,"8MA",is_ddr,"0",input_termination,"OFF",output_termination,"OFF",output_termination_sp,"0.000000",output_ena_static_prob,"1.000000",vod,"-1",slew_rate,"2"
