Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Thu Oct 19 09:17:57 2023
| Host         : ubuntu2004 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2 -file /home/ubuntu/Desktop/Lab03/vivado_fir_1018/timing_report.txt
| Design       : fir
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (160)
6. checking no_output_delay (165)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (160)
--------------------------------
 There are 160 input ports with no input delay specified. (HIGH)

araddr[0]
araddr[10]
araddr[11]
araddr[1]
araddr[2]
araddr[3]
araddr[4]
araddr[5]
araddr[6]
araddr[7]
araddr[8]
araddr[9]
arvalid
awaddr[0]
awaddr[10]
awaddr[11]
awaddr[1]
awaddr[2]
awaddr[3]
awaddr[4]
awaddr[5]
awaddr[6]
awaddr[7]
awaddr[8]
awaddr[9]
awvalid
axis_rst_n
data_Do[0]
data_Do[10]
data_Do[11]
data_Do[12]
data_Do[13]
data_Do[14]
data_Do[15]
data_Do[16]
data_Do[17]
data_Do[18]
data_Do[19]
data_Do[1]
data_Do[20]
data_Do[21]
data_Do[22]
data_Do[23]
data_Do[24]
data_Do[25]
data_Do[26]
data_Do[27]
data_Do[28]
data_Do[29]
data_Do[2]
data_Do[30]
data_Do[31]
data_Do[3]
data_Do[4]
data_Do[5]
data_Do[6]
data_Do[7]
data_Do[8]
data_Do[9]
rready
sm_tready
ss_tdata[0]
ss_tdata[10]
ss_tdata[11]
ss_tdata[12]
ss_tdata[13]
ss_tdata[14]
ss_tdata[15]
ss_tdata[16]
ss_tdata[17]
ss_tdata[18]
ss_tdata[19]
ss_tdata[1]
ss_tdata[20]
ss_tdata[21]
ss_tdata[22]
ss_tdata[23]
ss_tdata[24]
ss_tdata[25]
ss_tdata[26]
ss_tdata[27]
ss_tdata[28]
ss_tdata[29]
ss_tdata[2]
ss_tdata[30]
ss_tdata[31]
ss_tdata[3]
ss_tdata[4]
ss_tdata[5]
ss_tdata[6]
ss_tdata[7]
ss_tdata[8]
ss_tdata[9]
ss_tlast
ss_tvalid
tap_Do[0]
tap_Do[10]
tap_Do[11]
tap_Do[12]
tap_Do[13]
tap_Do[14]
tap_Do[15]
tap_Do[16]
tap_Do[17]
tap_Do[18]
tap_Do[19]
tap_Do[1]
tap_Do[20]
tap_Do[21]
tap_Do[22]
tap_Do[23]
tap_Do[24]
tap_Do[25]
tap_Do[26]
tap_Do[27]
tap_Do[28]
tap_Do[29]
tap_Do[2]
tap_Do[30]
tap_Do[31]
tap_Do[3]
tap_Do[4]
tap_Do[5]
tap_Do[6]
tap_Do[7]
tap_Do[8]
tap_Do[9]
wdata[0]
wdata[10]
wdata[11]
wdata[12]
wdata[13]
wdata[14]
wdata[15]
wdata[16]
wdata[17]
wdata[18]
wdata[19]
wdata[1]
wdata[20]
wdata[21]
wdata[22]
wdata[23]
wdata[24]
wdata[25]
wdata[26]
wdata[27]
wdata[28]
wdata[29]
wdata[2]
wdata[30]
wdata[31]
wdata[3]
wdata[4]
wdata[5]
wdata[6]
wdata[7]
wdata[8]
wdata[9]
wvalid

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (165)
---------------------------------
 There are 165 ports with no output delay specified. (HIGH)

arready
awready
data_A[10]
data_A[11]
data_A[2]
data_A[3]
data_A[4]
data_A[5]
data_A[6]
data_A[7]
data_A[8]
data_A[9]
data_Di[0]
data_Di[10]
data_Di[11]
data_Di[12]
data_Di[13]
data_Di[14]
data_Di[15]
data_Di[16]
data_Di[17]
data_Di[18]
data_Di[19]
data_Di[1]
data_Di[20]
data_Di[21]
data_Di[22]
data_Di[23]
data_Di[24]
data_Di[25]
data_Di[26]
data_Di[27]
data_Di[28]
data_Di[29]
data_Di[2]
data_Di[30]
data_Di[31]
data_Di[3]
data_Di[4]
data_Di[5]
data_Di[6]
data_Di[7]
data_Di[8]
data_Di[9]
data_WE[0]
data_WE[1]
data_WE[2]
data_WE[3]
rdata[0]
rdata[10]
rdata[11]
rdata[12]
rdata[13]
rdata[14]
rdata[15]
rdata[16]
rdata[17]
rdata[18]
rdata[19]
rdata[1]
rdata[20]
rdata[21]
rdata[22]
rdata[23]
rdata[24]
rdata[25]
rdata[26]
rdata[27]
rdata[28]
rdata[29]
rdata[2]
rdata[30]
rdata[31]
rdata[3]
rdata[4]
rdata[5]
rdata[6]
rdata[7]
rdata[8]
rdata[9]
rvalid
sm_tdata[0]
sm_tdata[10]
sm_tdata[11]
sm_tdata[12]
sm_tdata[13]
sm_tdata[14]
sm_tdata[15]
sm_tdata[16]
sm_tdata[17]
sm_tdata[18]
sm_tdata[19]
sm_tdata[1]
sm_tdata[20]
sm_tdata[21]
sm_tdata[22]
sm_tdata[23]
sm_tdata[24]
sm_tdata[25]
sm_tdata[26]
sm_tdata[27]
sm_tdata[28]
sm_tdata[29]
sm_tdata[2]
sm_tdata[30]
sm_tdata[31]
sm_tdata[3]
sm_tdata[4]
sm_tdata[5]
sm_tdata[6]
sm_tdata[7]
sm_tdata[8]
sm_tdata[9]
sm_tlast
sm_tvalid
ss_tready
tap_A[0]
tap_A[10]
tap_A[11]
tap_A[1]
tap_A[2]
tap_A[3]
tap_A[4]
tap_A[5]
tap_A[6]
tap_A[7]
tap_A[8]
tap_A[9]
tap_Di[0]
tap_Di[10]
tap_Di[11]
tap_Di[12]
tap_Di[13]
tap_Di[14]
tap_Di[15]
tap_Di[16]
tap_Di[17]
tap_Di[18]
tap_Di[19]
tap_Di[1]
tap_Di[20]
tap_Di[21]
tap_Di[22]
tap_Di[23]
tap_Di[24]
tap_Di[25]
tap_Di[26]
tap_Di[27]
tap_Di[28]
tap_Di[29]
tap_Di[2]
tap_Di[30]
tap_Di[31]
tap_Di[3]
tap_Di[4]
tap_Di[5]
tap_Di[6]
tap_Di[7]
tap_Di[8]
tap_Di[9]
tap_WE[0]
tap_WE[1]
tap_WE[2]
tap_WE[3]
wready

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.611        0.000                      0                  553        0.142        0.000                      0                  553        5.000        0.000                       0                   270  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
axis_clk  {0.000 5.500}      11.000          90.909          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
axis_clk            0.611        0.000                      0                  553        0.142        0.000                      0                  553        5.000        0.000                       0                   270  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        axis_clk                    
(none)                      axis_clk      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  axis_clk
  To Clock:  axis_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.611ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.611ns  (required time - arrival time)
  Source:                 data_y1__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            data_y_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (axis_clk rise@11.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        10.253ns  (logic 8.142ns (79.413%)  route 2.111ns (20.587%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=1 LUT2=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 13.128 - 11.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=272, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         DSP48E1                                      r  data_y1__0/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     6.662 r  data_y1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.717    data_y1__0_n_106
                                                                      r  data_y1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.235 r  data_y1__1/P[0]
                         net (fo=2, unplaced)         0.800     9.035    data_y1__1_n_105
                                                                      r  data_y[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.159 r  data_y[19]_i_10/O
                         net (fo=1, unplaced)         0.000     9.159    data_y[19]_i_10_n_0
                                                                      r  data_y_reg[19]_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.692 r  data_y_reg[19]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009     9.701    data_y_reg[19]_i_3_n_0
                                                                      r  data_y_reg[23]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.818 r  data_y_reg[23]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     9.818    data_y_reg[23]_i_3_n_0
                                                                      r  data_y_reg[27]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.149 r  data_y_reg[27]_i_3/O[3]
                         net (fo=2, unplaced)         0.629    10.778    data_y_reg[27]_i_3_n_4
                                                                      r  data_y[27]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    11.085 r  data_y[27]_i_4/O
                         net (fo=1, unplaced)         0.000    11.085    data_y[27]_i_4_n_0
                                                                      r  data_y_reg[27]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.461 r  data_y_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    11.461    data_y_reg[27]_i_2_n_0
                                                                      r  data_y_reg[31]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.792 r  data_y_reg[31]_i_2/O[3]
                         net (fo=1, unplaced)         0.618    12.410    data_y0[31]
                                                                      r  data_y[31]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.299    12.709 r  data_y[31]_i_1/O
                         net (fo=1, unplaced)         0.000    12.709    data_y[31]_i_1_n_0
                         FDRE                                         r  data_y_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     11.000    11.000 r  
                                                      0.000    11.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    11.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    11.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    12.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=272, unplaced)       0.439    13.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_y_reg[31]/C
                         clock pessimism              0.184    13.311    
                         clock uncertainty           -0.035    13.276    
                         FDRE (Setup_fdre_C_D)        0.044    13.320    data_y_reg[31]
  -------------------------------------------------------------------
                         required time                         13.320    
                         arrival time                         -12.709    
  -------------------------------------------------------------------
                         slack                                  0.611    

Slack (MET) :             0.728ns  (required time - arrival time)
  Source:                 data_y1__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            data_y_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (axis_clk rise@11.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        10.136ns  (logic 8.025ns (79.175%)  route 2.111ns (20.825%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=1 LUT2=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 13.128 - 11.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=272, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         DSP48E1                                      r  data_y1__0/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     6.662 r  data_y1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.717    data_y1__0_n_106
                                                                      r  data_y1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.235 r  data_y1__1/P[0]
                         net (fo=2, unplaced)         0.800     9.035    data_y1__1_n_105
                                                                      r  data_y[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.159 r  data_y[19]_i_10/O
                         net (fo=1, unplaced)         0.000     9.159    data_y[19]_i_10_n_0
                                                                      r  data_y_reg[19]_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.692 r  data_y_reg[19]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009     9.701    data_y_reg[19]_i_3_n_0
                                                                      r  data_y_reg[23]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.032 r  data_y_reg[23]_i_3/O[3]
                         net (fo=2, unplaced)         0.629    10.661    data_y_reg[23]_i_3_n_4
                                                                      r  data_y[23]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    10.968 r  data_y[23]_i_4/O
                         net (fo=1, unplaced)         0.000    10.968    data_y[23]_i_4_n_0
                                                                      r  data_y_reg[23]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.344 r  data_y_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    11.344    data_y_reg[23]_i_2_n_0
                                                                      r  data_y_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.675 r  data_y_reg[27]_i_2/O[3]
                         net (fo=1, unplaced)         0.618    12.293    data_y0[27]
                                                                      r  data_y[27]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.299    12.592 r  data_y[27]_i_1/O
                         net (fo=1, unplaced)         0.000    12.592    data_y[27]_i_1_n_0
                         FDRE                                         r  data_y_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     11.000    11.000 r  
                                                      0.000    11.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    11.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    11.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    12.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=272, unplaced)       0.439    13.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_y_reg[27]/C
                         clock pessimism              0.184    13.311    
                         clock uncertainty           -0.035    13.276    
                         FDRE (Setup_fdre_C_D)        0.044    13.320    data_y_reg[27]
  -------------------------------------------------------------------
                         required time                         13.320    
                         arrival time                         -12.592    
  -------------------------------------------------------------------
                         slack                                  0.728    

Slack (MET) :             0.858ns  (required time - arrival time)
  Source:                 data_y1__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            data_y_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (axis_clk rise@11.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        10.006ns  (logic 8.061ns (80.564%)  route 1.945ns (19.436%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=1 LUT2=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 13.128 - 11.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=272, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         DSP48E1                                      r  data_y1__0/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     6.662 r  data_y1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.717    data_y1__0_n_106
                                                                      r  data_y1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.235 r  data_y1__1/P[0]
                         net (fo=2, unplaced)         0.800     9.035    data_y1__1_n_105
                                                                      r  data_y[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.159 r  data_y[19]_i_10/O
                         net (fo=1, unplaced)         0.000     9.159    data_y[19]_i_10_n_0
                                                                      r  data_y_reg[19]_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.692 r  data_y_reg[19]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009     9.701    data_y_reg[19]_i_3_n_0
                                                                      r  data_y_reg[23]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.818 r  data_y_reg[23]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     9.818    data_y_reg[23]_i_3_n_0
                                                                      r  data_y_reg[27]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.149 r  data_y_reg[27]_i_3/O[3]
                         net (fo=2, unplaced)         0.629    10.778    data_y_reg[27]_i_3_n_4
                                                                      r  data_y[27]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    11.085 r  data_y[27]_i_4/O
                         net (fo=1, unplaced)         0.000    11.085    data_y[27]_i_4_n_0
                                                                      r  data_y_reg[27]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.461 r  data_y_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    11.461    data_y_reg[27]_i_2_n_0
                                                                      r  data_y_reg[31]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    11.717 r  data_y_reg[31]_i_2/O[2]
                         net (fo=1, unplaced)         0.452    12.169    data_y0[30]
                                                                      r  data_y[30]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.293    12.462 r  data_y[30]_i_1/O
                         net (fo=1, unplaced)         0.000    12.462    data_y[30]_i_1_n_0
                         FDRE                                         r  data_y_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     11.000    11.000 r  
                                                      0.000    11.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    11.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    11.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    12.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=272, unplaced)       0.439    13.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_y_reg[30]/C
                         clock pessimism              0.184    13.311    
                         clock uncertainty           -0.035    13.276    
                         FDRE (Setup_fdre_C_D)        0.044    13.320    data_y_reg[30]
  -------------------------------------------------------------------
                         required time                         13.320    
                         arrival time                         -12.462    
  -------------------------------------------------------------------
                         slack                                  0.858    

Slack (MET) :             0.904ns  (required time - arrival time)
  Source:                 data_y1__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            data_y_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (axis_clk rise@11.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        9.960ns  (logic 8.155ns (81.880%)  route 1.805ns (18.120%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=1 LUT2=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 13.128 - 11.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=272, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         DSP48E1                                      r  data_y1__0/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     6.662 r  data_y1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.717    data_y1__0_n_106
                                                                      r  data_y1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.235 r  data_y1__1/P[0]
                         net (fo=2, unplaced)         0.800     9.035    data_y1__1_n_105
                                                                      r  data_y[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.159 r  data_y[19]_i_10/O
                         net (fo=1, unplaced)         0.000     9.159    data_y[19]_i_10_n_0
                                                                      r  data_y_reg[19]_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.692 r  data_y_reg[19]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009     9.701    data_y_reg[19]_i_3_n_0
                                                                      r  data_y_reg[23]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.818 r  data_y_reg[23]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     9.818    data_y_reg[23]_i_3_n_0
                                                                      r  data_y_reg[27]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.149 r  data_y_reg[27]_i_3/O[3]
                         net (fo=2, unplaced)         0.629    10.778    data_y_reg[27]_i_3_n_4
                                                                      r  data_y[27]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    11.085 r  data_y[27]_i_4/O
                         net (fo=1, unplaced)         0.000    11.085    data_y[27]_i_4_n_0
                                                                      r  data_y_reg[27]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.461 r  data_y_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    11.461    data_y_reg[27]_i_2_n_0
                                                                      r  data_y_reg[31]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    11.798 r  data_y_reg[31]_i_2/O[1]
                         net (fo=1, unplaced)         0.312    12.110    data_y0[29]
                                                                      r  data_y[29]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.306    12.416 r  data_y[29]_i_1/O
                         net (fo=1, unplaced)         0.000    12.416    data_y[29]_i_1_n_0
                         FDRE                                         r  data_y_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     11.000    11.000 r  
                                                      0.000    11.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    11.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    11.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    12.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=272, unplaced)       0.439    13.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_y_reg[29]/C
                         clock pessimism              0.184    13.311    
                         clock uncertainty           -0.035    13.276    
                         FDRE (Setup_fdre_C_D)        0.044    13.320    data_y_reg[29]
  -------------------------------------------------------------------
                         required time                         13.320    
                         arrival time                         -12.416    
  -------------------------------------------------------------------
                         slack                                  0.904    

Slack (MET) :             0.958ns  (required time - arrival time)
  Source:                 data_y1__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            data_y_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (axis_clk rise@11.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        9.906ns  (logic 7.804ns (78.783%)  route 2.102ns (21.217%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT2=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 13.128 - 11.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=272, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         DSP48E1                                      r  data_y1__0/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     6.662 r  data_y1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.717    data_y1__0_n_106
                                                                      r  data_y1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.235 r  data_y1__1/P[0]
                         net (fo=2, unplaced)         0.800     9.035    data_y1__1_n_105
                                                                      r  data_y[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.159 r  data_y[19]_i_10/O
                         net (fo=1, unplaced)         0.000     9.159    data_y[19]_i_10_n_0
                                                                      r  data_y_reg[19]_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.802 r  data_y_reg[19]_i_3/O[3]
                         net (fo=2, unplaced)         0.629    10.431    data_y_reg[19]_i_3_n_4
                                                                      r  data_y[19]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    10.738 r  data_y[19]_i_4/O
                         net (fo=1, unplaced)         0.000    10.738    data_y[19]_i_4_n_0
                                                                      r  data_y_reg[19]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.114 r  data_y_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    11.114    data_y_reg[19]_i_2_n_0
                                                                      r  data_y_reg[23]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.445 r  data_y_reg[23]_i_2/O[3]
                         net (fo=1, unplaced)         0.618    12.063    data_y0[23]
                                                                      r  data_y[23]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.299    12.362 r  data_y[23]_i_1/O
                         net (fo=1, unplaced)         0.000    12.362    data_y[23]_i_1_n_0
                         FDRE                                         r  data_y_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     11.000    11.000 r  
                                                      0.000    11.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    11.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    11.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    12.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=272, unplaced)       0.439    13.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_y_reg[23]/C
                         clock pessimism              0.184    13.311    
                         clock uncertainty           -0.035    13.276    
                         FDRE (Setup_fdre_C_D)        0.044    13.320    data_y_reg[23]
  -------------------------------------------------------------------
                         required time                         13.320    
                         arrival time                         -12.362    
  -------------------------------------------------------------------
                         slack                                  0.958    

Slack (MET) :             0.975ns  (required time - arrival time)
  Source:                 data_y1__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            data_y_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (axis_clk rise@11.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        9.889ns  (logic 7.944ns (80.334%)  route 1.945ns (19.666%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=1 LUT2=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 13.128 - 11.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=272, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         DSP48E1                                      r  data_y1__0/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     6.662 r  data_y1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.717    data_y1__0_n_106
                                                                      r  data_y1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.235 r  data_y1__1/P[0]
                         net (fo=2, unplaced)         0.800     9.035    data_y1__1_n_105
                                                                      r  data_y[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.159 r  data_y[19]_i_10/O
                         net (fo=1, unplaced)         0.000     9.159    data_y[19]_i_10_n_0
                                                                      r  data_y_reg[19]_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.692 r  data_y_reg[19]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009     9.701    data_y_reg[19]_i_3_n_0
                                                                      r  data_y_reg[23]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.032 r  data_y_reg[23]_i_3/O[3]
                         net (fo=2, unplaced)         0.629    10.661    data_y_reg[23]_i_3_n_4
                                                                      r  data_y[23]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    10.968 r  data_y[23]_i_4/O
                         net (fo=1, unplaced)         0.000    10.968    data_y[23]_i_4_n_0
                                                                      r  data_y_reg[23]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.344 r  data_y_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    11.344    data_y_reg[23]_i_2_n_0
                                                                      r  data_y_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    11.600 r  data_y_reg[27]_i_2/O[2]
                         net (fo=1, unplaced)         0.452    12.052    data_y0[26]
                                                                      r  data_y[26]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.293    12.345 r  data_y[26]_i_1/O
                         net (fo=1, unplaced)         0.000    12.345    data_y[26]_i_1_n_0
                         FDRE                                         r  data_y_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     11.000    11.000 r  
                                                      0.000    11.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    11.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    11.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    12.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=272, unplaced)       0.439    13.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_y_reg[26]/C
                         clock pessimism              0.184    13.311    
                         clock uncertainty           -0.035    13.276    
                         FDRE (Setup_fdre_C_D)        0.044    13.320    data_y_reg[26]
  -------------------------------------------------------------------
                         required time                         13.320    
                         arrival time                         -12.345    
  -------------------------------------------------------------------
                         slack                                  0.975    

Slack (MET) :             1.021ns  (required time - arrival time)
  Source:                 data_y1__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            data_y_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (axis_clk rise@11.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        9.843ns  (logic 8.039ns (81.675%)  route 1.804ns (18.325%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=1 LUT2=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 13.128 - 11.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=272, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         DSP48E1                                      r  data_y1__0/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     6.662 r  data_y1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.717    data_y1__0_n_106
                                                                      r  data_y1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.235 r  data_y1__1/P[0]
                         net (fo=2, unplaced)         0.800     9.035    data_y1__1_n_105
                                                                      r  data_y[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.159 r  data_y[19]_i_10/O
                         net (fo=1, unplaced)         0.000     9.159    data_y[19]_i_10_n_0
                                                                      r  data_y_reg[19]_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.692 r  data_y_reg[19]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009     9.701    data_y_reg[19]_i_3_n_0
                                                                      r  data_y_reg[23]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.818 r  data_y_reg[23]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     9.818    data_y_reg[23]_i_3_n_0
                                                                      r  data_y_reg[27]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.149 r  data_y_reg[27]_i_3/O[3]
                         net (fo=2, unplaced)         0.629    10.778    data_y_reg[27]_i_3_n_4
                                                                      r  data_y[27]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    11.085 r  data_y[27]_i_4/O
                         net (fo=1, unplaced)         0.000    11.085    data_y[27]_i_4_n_0
                                                                      r  data_y_reg[27]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.461 r  data_y_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    11.461    data_y_reg[27]_i_2_n_0
                                                                      r  data_y_reg[31]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    11.693 r  data_y_reg[31]_i_2/O[0]
                         net (fo=1, unplaced)         0.311    12.004    data_y0[28]
                                                                      r  data_y[28]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295    12.299 r  data_y[28]_i_1/O
                         net (fo=1, unplaced)         0.000    12.299    data_y[28]_i_1_n_0
                         FDRE                                         r  data_y_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     11.000    11.000 r  
                                                      0.000    11.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    11.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    11.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    12.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=272, unplaced)       0.439    13.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_y_reg[28]/C
                         clock pessimism              0.184    13.311    
                         clock uncertainty           -0.035    13.276    
                         FDRE (Setup_fdre_C_D)        0.044    13.320    data_y_reg[28]
  -------------------------------------------------------------------
                         required time                         13.320    
                         arrival time                         -12.299    
  -------------------------------------------------------------------
                         slack                                  1.021    

Slack (MET) :             1.021ns  (required time - arrival time)
  Source:                 data_y1__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            data_y_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (axis_clk rise@11.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        9.843ns  (logic 8.038ns (81.664%)  route 1.805ns (18.336%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=1 LUT2=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 13.128 - 11.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=272, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         DSP48E1                                      r  data_y1__0/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     6.662 r  data_y1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.717    data_y1__0_n_106
                                                                      r  data_y1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.235 r  data_y1__1/P[0]
                         net (fo=2, unplaced)         0.800     9.035    data_y1__1_n_105
                                                                      r  data_y[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.159 r  data_y[19]_i_10/O
                         net (fo=1, unplaced)         0.000     9.159    data_y[19]_i_10_n_0
                                                                      r  data_y_reg[19]_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.692 r  data_y_reg[19]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009     9.701    data_y_reg[19]_i_3_n_0
                                                                      r  data_y_reg[23]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.032 r  data_y_reg[23]_i_3/O[3]
                         net (fo=2, unplaced)         0.629    10.661    data_y_reg[23]_i_3_n_4
                                                                      r  data_y[23]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    10.968 r  data_y[23]_i_4/O
                         net (fo=1, unplaced)         0.000    10.968    data_y[23]_i_4_n_0
                                                                      r  data_y_reg[23]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.344 r  data_y_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    11.344    data_y_reg[23]_i_2_n_0
                                                                      r  data_y_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    11.681 r  data_y_reg[27]_i_2/O[1]
                         net (fo=1, unplaced)         0.312    11.993    data_y0[25]
                                                                      r  data_y[25]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.306    12.299 r  data_y[25]_i_1/O
                         net (fo=1, unplaced)         0.000    12.299    data_y[25]_i_1_n_0
                         FDRE                                         r  data_y_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     11.000    11.000 r  
                                                      0.000    11.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    11.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    11.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    12.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=272, unplaced)       0.439    13.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_y_reg[25]/C
                         clock pessimism              0.184    13.311    
                         clock uncertainty           -0.035    13.276    
                         FDRE (Setup_fdre_C_D)        0.044    13.320    data_y_reg[25]
  -------------------------------------------------------------------
                         required time                         13.320    
                         arrival time                         -12.299    
  -------------------------------------------------------------------
                         slack                                  1.021    

Slack (MET) :             1.138ns  (required time - arrival time)
  Source:                 data_y1__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            data_y_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (axis_clk rise@11.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        9.726ns  (logic 7.922ns (81.454%)  route 1.804ns (18.546%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=1 LUT2=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 13.128 - 11.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=272, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         DSP48E1                                      r  data_y1__0/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     6.662 r  data_y1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.717    data_y1__0_n_106
                                                                      r  data_y1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.235 r  data_y1__1/P[0]
                         net (fo=2, unplaced)         0.800     9.035    data_y1__1_n_105
                                                                      r  data_y[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.159 r  data_y[19]_i_10/O
                         net (fo=1, unplaced)         0.000     9.159    data_y[19]_i_10_n_0
                                                                      r  data_y_reg[19]_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.692 r  data_y_reg[19]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009     9.701    data_y_reg[19]_i_3_n_0
                                                                      r  data_y_reg[23]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.032 r  data_y_reg[23]_i_3/O[3]
                         net (fo=2, unplaced)         0.629    10.661    data_y_reg[23]_i_3_n_4
                                                                      r  data_y[23]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    10.968 r  data_y[23]_i_4/O
                         net (fo=1, unplaced)         0.000    10.968    data_y[23]_i_4_n_0
                                                                      r  data_y_reg[23]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.344 r  data_y_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    11.344    data_y_reg[23]_i_2_n_0
                                                                      r  data_y_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    11.576 r  data_y_reg[27]_i_2/O[0]
                         net (fo=1, unplaced)         0.311    11.887    data_y0[24]
                                                                      r  data_y[24]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.295    12.182 r  data_y[24]_i_1/O
                         net (fo=1, unplaced)         0.000    12.182    data_y[24]_i_1_n_0
                         FDRE                                         r  data_y_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     11.000    11.000 r  
                                                      0.000    11.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    11.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    11.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    12.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=272, unplaced)       0.439    13.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_y_reg[24]/C
                         clock pessimism              0.184    13.311    
                         clock uncertainty           -0.035    13.276    
                         FDRE (Setup_fdre_C_D)        0.044    13.320    data_y_reg[24]
  -------------------------------------------------------------------
                         required time                         13.320    
                         arrival time                         -12.182    
  -------------------------------------------------------------------
                         slack                                  1.138    

Slack (MET) :             1.197ns  (required time - arrival time)
  Source:                 data_y1__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            data_y_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (axis_clk rise@11.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        9.667ns  (logic 7.731ns (79.975%)  route 1.936ns (20.025%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT2=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 13.128 - 11.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=272, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         DSP48E1                                      r  data_y1__0/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     6.662 r  data_y1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.717    data_y1__0_n_106
                                                                      r  data_y1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.235 r  data_y1__1/P[0]
                         net (fo=2, unplaced)         0.800     9.035    data_y1__1_n_105
                                                                      r  data_y[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.159 r  data_y[19]_i_10/O
                         net (fo=1, unplaced)         0.000     9.159    data_y[19]_i_10_n_0
                                                                      r  data_y_reg[19]_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.802 r  data_y_reg[19]_i_3/O[3]
                         net (fo=2, unplaced)         0.629    10.431    data_y_reg[19]_i_3_n_4
                                                                      r  data_y[19]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    10.738 r  data_y[19]_i_4/O
                         net (fo=1, unplaced)         0.000    10.738    data_y[19]_i_4_n_0
                                                                      r  data_y_reg[19]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.114 r  data_y_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    11.114    data_y_reg[19]_i_2_n_0
                                                                      r  data_y_reg[23]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    11.370 r  data_y_reg[23]_i_2/O[2]
                         net (fo=1, unplaced)         0.452    11.822    data_y0[22]
                                                                      r  data_y[22]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.301    12.123 r  data_y[22]_i_1/O
                         net (fo=1, unplaced)         0.000    12.123    data_y[22]_i_1_n_0
                         FDRE                                         r  data_y_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     11.000    11.000 r  
                                                      0.000    11.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    11.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    11.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    12.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=272, unplaced)       0.439    13.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_y_reg[22]/C
                         clock pessimism              0.184    13.311    
                         clock uncertainty           -0.035    13.276    
                         FDRE (Setup_fdre_C_D)        0.044    13.320    data_y_reg[22]
  -------------------------------------------------------------------
                         required time                         13.320    
                         arrival time                         -12.123    
  -------------------------------------------------------------------
                         slack                                  1.197    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 cnt_cal_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            cnt_cal_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.245ns (63.437%)  route 0.141ns (36.563%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=272, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  cnt_cal_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  cnt_cal_reg[2]/Q
                         net (fo=4, unplaced)         0.141     0.966    cnt_cal_reg[2]
                                                                      r  cnt_cal[3]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.064 r  cnt_cal[3]_i_1/O
                         net (fo=1, unplaced)         0.000     1.064    p_0_in[3]
                         FDRE                                         r  cnt_cal_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=272, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  cnt_cal_reg[3]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    cnt_cal_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.064    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 flag_ss_last_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            flag_ss_last_reg/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.245ns (63.437%)  route 0.141ns (36.563%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=272, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  flag_ss_last_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  flag_ss_last_reg/Q
                         net (fo=4, unplaced)         0.141     0.966    ap[1]
                                                                      r  flag_ss_last_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.064 r  flag_ss_last_i_1/O
                         net (fo=1, unplaced)         0.000     1.064    flag_ss_last_i_1_n_0
                         FDRE                                         r  flag_ss_last_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=272, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  flag_ss_last_reg/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    flag_ss_last_reg
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.064    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 cnt_cal_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            cnt_cal_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.248ns (64.136%)  route 0.139ns (35.864%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=272, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  cnt_cal_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  cnt_cal_reg[3]/Q
                         net (fo=3, unplaced)         0.139     0.963    cnt_cal_reg[3]
                                                                      r  cnt_cal[4]_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.101     1.064 r  cnt_cal[4]_i_2/O
                         net (fo=1, unplaced)         0.000     1.064    p_0_in[4]
                         FDRE                                         r  cnt_cal_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=272, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  cnt_cal_reg[4]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    cnt_cal_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.064    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 flag_ram_write_done_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            flag_ram_write_done_reg/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.248ns (64.136%)  route 0.139ns (35.864%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=272, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  flag_ram_write_done_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  flag_ram_write_done_reg/Q
                         net (fo=3, unplaced)         0.139     0.963    flag_ram_write_done
                                                                      r  flag_ram_write_done_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.101     1.064 r  flag_ram_write_done_i_1/O
                         net (fo=1, unplaced)         0.000     1.064    flag_ram_write_done_i_1_n_0
                         FDRE                                         r  flag_ram_write_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=272, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  flag_ram_write_done_reg/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    flag_ram_write_done_reg
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.064    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 cnt_round_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            cnt_round_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.245ns (63.161%)  route 0.143ns (36.839%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=272, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDSE                                         r  cnt_round_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.147     0.825 r  cnt_round_reg[2]/Q
                         net (fo=5, unplaced)         0.143     0.967    cnt_round[2]
                                                                      r  cnt_round[2]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.065 r  cnt_round[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.065    cnt_round[2]_i_1_n_0
                         FDSE                                         r  cnt_round_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=272, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDSE                                         r  cnt_round_reg[2]/C
                         clock pessimism             -0.210     0.823    
                         FDSE (Hold_fdse_C_D)         0.099     0.922    cnt_round_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.065    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 cnt_round_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            cnt_round_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.248ns (63.719%)  route 0.141ns (36.281%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=272, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDSE                                         r  cnt_round_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.147     0.825 r  cnt_round_reg[3]/Q
                         net (fo=4, unplaced)         0.141     0.966    cnt_round[3]
                                                                      r  cnt_round[3]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.101     1.067 r  cnt_round[3]_i_1/O
                         net (fo=1, unplaced)         0.000     1.067    cnt_round[3]_i_1_n_0
                         FDSE                                         r  cnt_round_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=272, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDSE                                         r  cnt_round_reg[3]/C
                         clock pessimism             -0.210     0.823    
                         FDSE (Hold_fdse_C_D)         0.099     0.922    cnt_round_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.067    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 cnt_cal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            cnt_cal_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.245ns (62.888%)  route 0.145ns (37.112%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=272, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  cnt_cal_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 f  cnt_cal_reg[0]/Q
                         net (fo=6, unplaced)         0.145     0.969    cnt_cal_reg[0]
                                                                      f  cnt_cal[0]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.098     1.067 r  cnt_cal[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.067    p_0_in[0]
                         FDRE                                         r  cnt_cal_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=272, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  cnt_cal_reg[0]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    cnt_cal_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.067    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 cnt_cal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            cnt_cal_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.245ns (62.888%)  route 0.145ns (37.112%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=272, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  cnt_cal_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  cnt_cal_reg[0]/Q
                         net (fo=6, unplaced)         0.145     0.969    cnt_cal_reg[0]
                                                                      r  cnt_cal[1]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.067 r  cnt_cal[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.067    p_0_in[1]
                         FDRE                                         r  cnt_cal_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=272, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  cnt_cal_reg[1]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    cnt_cal_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.067    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 cnt_round_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            cnt_round_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.245ns (62.685%)  route 0.146ns (37.315%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=272, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDSE                                         r  cnt_round_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.147     0.825 f  cnt_round_reg[0]/Q
                         net (fo=7, unplaced)         0.146     0.970    cnt_round[0]
                                                                      f  cnt_round[0]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.068 r  cnt_round[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.068    cnt_round[0]_i_1_n_0
                         FDSE                                         r  cnt_round_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=272, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDSE                                         r  cnt_round_reg[0]/C
                         clock pessimism             -0.210     0.823    
                         FDSE (Hold_fdse_C_D)         0.099     0.922    cnt_round_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.068    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 cnt_cal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            cnt_cal_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.248ns (63.444%)  route 0.143ns (36.556%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=272, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  cnt_cal_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  cnt_cal_reg[1]/Q
                         net (fo=5, unplaced)         0.143     0.967    cnt_cal_reg[1]
                                                                      r  cnt_cal[2]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.101     1.068 r  cnt_cal[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.068    p_0_in[2]
                         FDRE                                         r  cnt_cal_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=272, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  cnt_cal_reg[2]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    cnt_cal_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.068    
  -------------------------------------------------------------------
                         slack                                  0.147    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axis_clk
Waveform(ns):       { 0.000 5.500 }
Period(ns):         11.000
Sources:            { axis_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            2.155         11.000      8.845                axis_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         11.000      10.000               addr_read_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         11.000      10.000               addr_read_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         11.000      10.000               addr_read_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         11.000      10.000               addr_read_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         11.000      10.000               addr_read_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         11.000      10.000               addr_read_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         11.000      10.000               addr_read_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         11.000      10.000               addr_read_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         11.000      10.000               addr_read_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.500       5.000                addr_read_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.500       5.000                addr_read_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.500       5.000                addr_read_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.500       5.000                addr_read_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.500       5.000                addr_read_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.500       5.000                addr_read_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.500       5.000                addr_read_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.500       5.000                addr_read_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.500       5.000                addr_read_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.500       5.000                addr_read_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.500       5.000                addr_read_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.500       5.000                addr_read_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.500       5.000                addr_read_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.500       5.000                addr_read_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.500       5.000                addr_read_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.500       5.000                addr_read_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.500       5.000                addr_read_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.500       5.000                addr_read_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.500       5.000                addr_read_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.500       5.000                addr_read_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ss_tvalid
                            (input port)
  Destination:            ss_tready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.352ns  (logic 3.752ns (70.113%)  route 1.599ns (29.887%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tvalid (IN)
                         net (fo=0)                   0.000     0.000    ss_tvalid
                                                                      r  ss_tvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  ss_tvalid_IBUF_inst/O
                         net (fo=4, unplaced)         0.800     1.771    ss_tvalid_IBUF
                                                                      r  ss_tready_OBUF_inst_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.146     1.917 r  ss_tready_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.717    ss_tready_OBUF
                                                                      r  ss_tready_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.352 r  ss_tready_OBUF_inst/O
                         net (fo=0)                   0.000     5.352    ss_tready
                                                                      r  ss_tready (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ss_tvalid
                            (input port)
  Destination:            ss_tready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.070ns  (logic 1.396ns (67.429%)  route 0.674ns (32.571%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tvalid (IN)
                         net (fo=0)                   0.000     0.000    ss_tvalid
                                                                      r  ss_tvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tvalid_IBUF_inst/O
                         net (fo=4, unplaced)         0.337     0.538    ss_tvalid_IBUF
                                                                      r  ss_tready_OBUF_inst_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.044     0.582 r  ss_tready_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.919    ss_tready_OBUF
                                                                      r  ss_tready_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.070 r  ss_tready_OBUF_inst/O
                         net (fo=0)                   0.000     2.070    ss_tready
                                                                      r  ss_tready (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  axis_clk
  To Clock:  

Max Delay           165 Endpoints
Min Delay           165 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cs_axir_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            tap_A[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.253ns  (logic 3.763ns (51.887%)  route 3.490ns (48.113%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=272, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  cs_axir_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 f  cs_axir_reg[1]/Q
                         net (fo=41, unplaced)        0.818     3.752    cs_axir[1]
                                                                      f  data_read[31]_i_5/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.047 f  data_read[31]_i_5/O
                         net (fo=4, unplaced)         0.473     4.520    data_read[31]_i_5_n_0
                                                                      f  tap_A_OBUF[11]_inst_i_6/I4
                         LUT5 (Prop_lut5_I4_O)        0.116     4.636 f  tap_A_OBUF[11]_inst_i_6/O
                         net (fo=1, unplaced)         0.449     5.085    tap_A_OBUF[11]_inst_i_6_n_0
                                                                      f  tap_A_OBUF[11]_inst_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.116     5.201 f  tap_A_OBUF[11]_inst_i_2/O
                         net (fo=12, unplaced)        0.950     6.151    tap_A_OBUF[11]_inst_i_2_n_0
                                                                      f  tap_A_OBUF[10]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.275 r  tap_A_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.075    tap_A_OBUF[10]
                                                                      r  tap_A_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.710 r  tap_A_OBUF[10]_inst/O
                         net (fo=0)                   0.000     9.710    tap_A[10]
                                                                      r  tap_A[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cs_axir_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            tap_A[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.253ns  (logic 3.763ns (51.887%)  route 3.490ns (48.113%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=272, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  cs_axir_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 f  cs_axir_reg[1]/Q
                         net (fo=41, unplaced)        0.818     3.752    cs_axir[1]
                                                                      f  data_read[31]_i_5/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.047 f  data_read[31]_i_5/O
                         net (fo=4, unplaced)         0.473     4.520    data_read[31]_i_5_n_0
                                                                      f  tap_A_OBUF[11]_inst_i_6/I4
                         LUT5 (Prop_lut5_I4_O)        0.116     4.636 f  tap_A_OBUF[11]_inst_i_6/O
                         net (fo=1, unplaced)         0.449     5.085    tap_A_OBUF[11]_inst_i_6_n_0
                                                                      f  tap_A_OBUF[11]_inst_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.116     5.201 f  tap_A_OBUF[11]_inst_i_2/O
                         net (fo=12, unplaced)        0.950     6.151    tap_A_OBUF[11]_inst_i_2_n_0
                                                                      f  tap_A_OBUF[11]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.275 r  tap_A_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.075    tap_A_OBUF[11]
                                                                      r  tap_A_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.710 r  tap_A_OBUF[11]_inst/O
                         net (fo=0)                   0.000     9.710    tap_A[11]
                                                                      r  tap_A[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cs_axir_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            tap_A[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.253ns  (logic 3.763ns (51.887%)  route 3.490ns (48.113%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=272, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  cs_axir_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 f  cs_axir_reg[1]/Q
                         net (fo=41, unplaced)        0.818     3.752    cs_axir[1]
                                                                      f  data_read[31]_i_5/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.047 f  data_read[31]_i_5/O
                         net (fo=4, unplaced)         0.473     4.520    data_read[31]_i_5_n_0
                                                                      f  tap_A_OBUF[11]_inst_i_6/I4
                         LUT5 (Prop_lut5_I4_O)        0.116     4.636 f  tap_A_OBUF[11]_inst_i_6/O
                         net (fo=1, unplaced)         0.449     5.085    tap_A_OBUF[11]_inst_i_6_n_0
                                                                      f  tap_A_OBUF[11]_inst_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.116     5.201 f  tap_A_OBUF[11]_inst_i_2/O
                         net (fo=12, unplaced)        0.950     6.151    tap_A_OBUF[11]_inst_i_2_n_0
                                                                      f  tap_A_OBUF[8]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.275 r  tap_A_OBUF[8]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.075    tap_A_OBUF[8]
                                                                      r  tap_A_OBUF[8]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.710 r  tap_A_OBUF[8]_inst/O
                         net (fo=0)                   0.000     9.710    tap_A[8]
                                                                      r  tap_A[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cs_axir_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            tap_A[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.253ns  (logic 3.763ns (51.887%)  route 3.490ns (48.113%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=272, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  cs_axir_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 f  cs_axir_reg[1]/Q
                         net (fo=41, unplaced)        0.818     3.752    cs_axir[1]
                                                                      f  data_read[31]_i_5/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.047 f  data_read[31]_i_5/O
                         net (fo=4, unplaced)         0.473     4.520    data_read[31]_i_5_n_0
                                                                      f  tap_A_OBUF[11]_inst_i_6/I4
                         LUT5 (Prop_lut5_I4_O)        0.116     4.636 f  tap_A_OBUF[11]_inst_i_6/O
                         net (fo=1, unplaced)         0.449     5.085    tap_A_OBUF[11]_inst_i_6_n_0
                                                                      f  tap_A_OBUF[11]_inst_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.116     5.201 f  tap_A_OBUF[11]_inst_i_2/O
                         net (fo=12, unplaced)        0.950     6.151    tap_A_OBUF[11]_inst_i_2_n_0
                                                                      f  tap_A_OBUF[9]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.275 r  tap_A_OBUF[9]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.075    tap_A_OBUF[9]
                                                                      r  tap_A_OBUF[9]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.710 r  tap_A_OBUF[9]_inst/O
                         net (fo=0)                   0.000     9.710    tap_A[9]
                                                                      r  tap_A[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cs_axir_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            tap_A[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.800ns  (logic 3.763ns (55.344%)  route 3.037ns (44.656%))
  Logic Levels:           5  (LUT4=3 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=272, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  cs_axir_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 f  cs_axir_reg[1]/Q
                         net (fo=41, unplaced)        0.818     3.752    cs_axir[1]
                                                                      f  data_read[31]_i_5/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.047 f  data_read[31]_i_5/O
                         net (fo=4, unplaced)         0.473     4.520    data_read[31]_i_5_n_0
                                                                      f  tap_A_OBUF[11]_inst_i_6/I4
                         LUT5 (Prop_lut5_I4_O)        0.116     4.636 f  tap_A_OBUF[11]_inst_i_6/O
                         net (fo=1, unplaced)         0.449     5.085    tap_A_OBUF[11]_inst_i_6_n_0
                                                                      f  tap_A_OBUF[11]_inst_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.116     5.201 f  tap_A_OBUF[11]_inst_i_2/O
                         net (fo=12, unplaced)        0.497     5.698    tap_A_OBUF[11]_inst_i_2_n_0
                                                                      f  tap_A_OBUF[0]_inst_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     5.822 r  tap_A_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.622    tap_A_OBUF[0]
                                                                      r  tap_A_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.257 r  tap_A_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.257    tap_A[0]
                                                                      r  tap_A[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cs_axir_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            tap_A[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.800ns  (logic 3.763ns (55.344%)  route 3.037ns (44.656%))
  Logic Levels:           5  (LUT4=3 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=272, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  cs_axir_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 f  cs_axir_reg[1]/Q
                         net (fo=41, unplaced)        0.818     3.752    cs_axir[1]
                                                                      f  data_read[31]_i_5/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.047 f  data_read[31]_i_5/O
                         net (fo=4, unplaced)         0.473     4.520    data_read[31]_i_5_n_0
                                                                      f  tap_A_OBUF[11]_inst_i_6/I4
                         LUT5 (Prop_lut5_I4_O)        0.116     4.636 f  tap_A_OBUF[11]_inst_i_6/O
                         net (fo=1, unplaced)         0.449     5.085    tap_A_OBUF[11]_inst_i_6_n_0
                                                                      f  tap_A_OBUF[11]_inst_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.116     5.201 f  tap_A_OBUF[11]_inst_i_2/O
                         net (fo=12, unplaced)        0.497     5.698    tap_A_OBUF[11]_inst_i_2_n_0
                                                                      f  tap_A_OBUF[1]_inst_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     5.822 r  tap_A_OBUF[1]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.622    tap_A_OBUF[1]
                                                                      r  tap_A_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.257 r  tap_A_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.257    tap_A[1]
                                                                      r  tap_A[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cs_axir_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            tap_A[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.800ns  (logic 3.763ns (55.344%)  route 3.037ns (44.656%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=272, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  cs_axir_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 f  cs_axir_reg[1]/Q
                         net (fo=41, unplaced)        0.818     3.752    cs_axir[1]
                                                                      f  data_read[31]_i_5/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.047 f  data_read[31]_i_5/O
                         net (fo=4, unplaced)         0.473     4.520    data_read[31]_i_5_n_0
                                                                      f  tap_A_OBUF[11]_inst_i_6/I4
                         LUT5 (Prop_lut5_I4_O)        0.116     4.636 f  tap_A_OBUF[11]_inst_i_6/O
                         net (fo=1, unplaced)         0.449     5.085    tap_A_OBUF[11]_inst_i_6_n_0
                                                                      f  tap_A_OBUF[11]_inst_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.116     5.201 f  tap_A_OBUF[11]_inst_i_2/O
                         net (fo=12, unplaced)        0.497     5.698    tap_A_OBUF[11]_inst_i_2_n_0
                                                                      f  tap_A_OBUF[2]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.822 r  tap_A_OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.622    tap_A_OBUF[2]
                                                                      r  tap_A_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.257 r  tap_A_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.257    tap_A[2]
                                                                      r  tap_A[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cs_axir_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            tap_A[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.800ns  (logic 3.763ns (55.344%)  route 3.037ns (44.656%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=272, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  cs_axir_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 f  cs_axir_reg[1]/Q
                         net (fo=41, unplaced)        0.818     3.752    cs_axir[1]
                                                                      f  data_read[31]_i_5/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.047 f  data_read[31]_i_5/O
                         net (fo=4, unplaced)         0.473     4.520    data_read[31]_i_5_n_0
                                                                      f  tap_A_OBUF[11]_inst_i_6/I4
                         LUT5 (Prop_lut5_I4_O)        0.116     4.636 f  tap_A_OBUF[11]_inst_i_6/O
                         net (fo=1, unplaced)         0.449     5.085    tap_A_OBUF[11]_inst_i_6_n_0
                                                                      f  tap_A_OBUF[11]_inst_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.116     5.201 f  tap_A_OBUF[11]_inst_i_2/O
                         net (fo=12, unplaced)        0.497     5.698    tap_A_OBUF[11]_inst_i_2_n_0
                                                                      f  tap_A_OBUF[3]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.822 r  tap_A_OBUF[3]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.622    tap_A_OBUF[3]
                                                                      r  tap_A_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.257 r  tap_A_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.257    tap_A[3]
                                                                      r  tap_A[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cs_axir_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            tap_A[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.800ns  (logic 3.763ns (55.344%)  route 3.037ns (44.656%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=272, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  cs_axir_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 f  cs_axir_reg[1]/Q
                         net (fo=41, unplaced)        0.818     3.752    cs_axir[1]
                                                                      f  data_read[31]_i_5/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.047 f  data_read[31]_i_5/O
                         net (fo=4, unplaced)         0.473     4.520    data_read[31]_i_5_n_0
                                                                      f  tap_A_OBUF[11]_inst_i_6/I4
                         LUT5 (Prop_lut5_I4_O)        0.116     4.636 f  tap_A_OBUF[11]_inst_i_6/O
                         net (fo=1, unplaced)         0.449     5.085    tap_A_OBUF[11]_inst_i_6_n_0
                                                                      f  tap_A_OBUF[11]_inst_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.116     5.201 f  tap_A_OBUF[11]_inst_i_2/O
                         net (fo=12, unplaced)        0.497     5.698    tap_A_OBUF[11]_inst_i_2_n_0
                                                                      f  tap_A_OBUF[4]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.822 r  tap_A_OBUF[4]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.622    tap_A_OBUF[4]
                                                                      r  tap_A_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.257 r  tap_A_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.257    tap_A[4]
                                                                      r  tap_A[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cs_axir_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            tap_A[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.800ns  (logic 3.763ns (55.344%)  route 3.037ns (44.656%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=272, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  cs_axir_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 f  cs_axir_reg[1]/Q
                         net (fo=41, unplaced)        0.818     3.752    cs_axir[1]
                                                                      f  data_read[31]_i_5/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.047 f  data_read[31]_i_5/O
                         net (fo=4, unplaced)         0.473     4.520    data_read[31]_i_5_n_0
                                                                      f  tap_A_OBUF[11]_inst_i_6/I4
                         LUT5 (Prop_lut5_I4_O)        0.116     4.636 f  tap_A_OBUF[11]_inst_i_6/O
                         net (fo=1, unplaced)         0.449     5.085    tap_A_OBUF[11]_inst_i_6_n_0
                                                                      f  tap_A_OBUF[11]_inst_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.116     5.201 f  tap_A_OBUF[11]_inst_i_2/O
                         net (fo=12, unplaced)        0.497     5.698    tap_A_OBUF[11]_inst_i_2_n_0
                                                                      f  tap_A_OBUF[5]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.822 r  tap_A_OBUF[5]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.622    tap_A_OBUF[5]
                                                                      r  tap_A_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.257 r  tap_A_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.257    tap_A[5]
                                                                      r  tap_A[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cs_axiw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            awready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.883ns  (logic 1.396ns (74.167%)  route 0.486ns (25.833%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=272, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  cs_axiw_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 f  cs_axiw_reg[1]/Q
                         net (fo=10, unplaced)        0.149     0.974    cs_axiw[1]
                                                                      f  awready_OBUF_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.072 r  awready_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.409    awready_OBUF
                                                                      r  awready_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.560 r  awready_OBUF_inst/O
                         net (fo=0)                   0.000     2.560    awready
                                                                      r  awready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cs_axiw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            wready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.883ns  (logic 1.396ns (74.167%)  route 0.486ns (25.833%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=272, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  cs_axiw_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 f  cs_axiw_reg[0]/Q
                         net (fo=10, unplaced)        0.149     0.974    cs_axiw[0]
                                                                      f  wready_OBUF_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.072 r  wready_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.409    wready_OBUF
                                                                      r  wready_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.560 r  wready_OBUF_inst/O
                         net (fo=0)                   0.000     2.560    wready
                                                                      r  wready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cs_axir_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            arready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.897ns  (logic 1.396ns (73.607%)  route 0.501ns (26.393%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=272, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  cs_axir_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 f  cs_axir_reg[0]/Q
                         net (fo=41, unplaced)        0.164     0.988    cs_axir[0]
                                                                      f  arready_OBUF_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.086 r  arready_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.423    arready_OBUF
                                                                      r  arready_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.574 r  arready_OBUF_inst/O
                         net (fo=0)                   0.000     2.574    arready
                                                                      r  arready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cs_axir_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rdata[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.897ns  (logic 1.396ns (73.607%)  route 0.501ns (26.393%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=272, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  cs_axir_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  cs_axir_reg[0]/Q
                         net (fo=41, unplaced)        0.164     0.988    cs_axir[0]
                                                                      r  rdata_OBUF[10]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.086 r  rdata_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.423    rdata_OBUF[10]
                                                                      r  rdata_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.574 r  rdata_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.574    rdata[10]
                                                                      r  rdata[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cs_axir_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rdata[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.897ns  (logic 1.396ns (73.607%)  route 0.501ns (26.393%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=272, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  cs_axir_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  cs_axir_reg[0]/Q
                         net (fo=41, unplaced)        0.164     0.988    cs_axir[0]
                                                                      r  rdata_OBUF[12]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.086 r  rdata_OBUF[12]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.423    rdata_OBUF[12]
                                                                      r  rdata_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.574 r  rdata_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.574    rdata[12]
                                                                      r  rdata[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cs_axir_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rdata[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.897ns  (logic 1.396ns (73.607%)  route 0.501ns (26.393%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=272, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  cs_axir_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  cs_axir_reg[0]/Q
                         net (fo=41, unplaced)        0.164     0.988    cs_axir[0]
                                                                      r  rdata_OBUF[14]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.086 r  rdata_OBUF[14]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.423    rdata_OBUF[14]
                                                                      r  rdata_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.574 r  rdata_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.574    rdata[14]
                                                                      r  rdata[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cs_axir_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rdata[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.897ns  (logic 1.396ns (73.607%)  route 0.501ns (26.393%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=272, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  cs_axir_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  cs_axir_reg[0]/Q
                         net (fo=41, unplaced)        0.164     0.988    cs_axir[0]
                                                                      r  rdata_OBUF[16]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.086 r  rdata_OBUF[16]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.423    rdata_OBUF[16]
                                                                      r  rdata_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.574 r  rdata_OBUF[16]_inst/O
                         net (fo=0)                   0.000     2.574    rdata[16]
                                                                      r  rdata[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cs_axir_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rdata[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.897ns  (logic 1.396ns (73.607%)  route 0.501ns (26.393%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=272, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  cs_axir_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  cs_axir_reg[0]/Q
                         net (fo=41, unplaced)        0.164     0.988    cs_axir[0]
                                                                      r  rdata_OBUF[18]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.086 r  rdata_OBUF[18]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.423    rdata_OBUF[18]
                                                                      r  rdata_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.574 r  rdata_OBUF[18]_inst/O
                         net (fo=0)                   0.000     2.574    rdata[18]
                                                                      r  rdata[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cs_axir_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rdata[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.897ns  (logic 1.396ns (73.607%)  route 0.501ns (26.393%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=272, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  cs_axir_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  cs_axir_reg[0]/Q
                         net (fo=41, unplaced)        0.164     0.988    cs_axir[0]
                                                                      r  rdata_OBUF[20]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.086 r  rdata_OBUF[20]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.423    rdata_OBUF[20]
                                                                      r  rdata_OBUF[20]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.574 r  rdata_OBUF[20]_inst/O
                         net (fo=0)                   0.000     2.574    rdata[20]
                                                                      r  rdata[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cs_axir_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rdata[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.897ns  (logic 1.396ns (73.607%)  route 0.501ns (26.393%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=272, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  cs_axir_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  cs_axir_reg[0]/Q
                         net (fo=41, unplaced)        0.164     0.988    cs_axir[0]
                                                                      r  rdata_OBUF[22]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.086 r  rdata_OBUF[22]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.423    rdata_OBUF[22]
                                                                      r  rdata_OBUF[22]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.574 r  rdata_OBUF[22]_inst/O
                         net (fo=0)                   0.000     2.574    rdata[22]
                                                                      r  rdata[22] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  axis_clk

Max Delay           625 Endpoints
Min Delay           625 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 axis_rst_n
                            (input port)
  Destination:            ap_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.384ns  (logic 1.220ns (36.038%)  route 2.165ns (63.962%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  axis_rst_n (IN)
                         net (fo=0)                   0.000     0.000    axis_rst_n
                                                                      f  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  axis_rst_n_IBUF_inst/O
                         net (fo=10, unplaced)        0.800     1.771    axis_rst_n_IBUF
                                                                      f  ap[31]_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  ap[31]_i_2/O
                         net (fo=32, unplaced)        0.520     2.415    ap[31]_i_2_n_0
                                                                      r  ap[31]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     2.539 r  ap[31]_i_1/O
                         net (fo=29, unplaced)        0.845     3.384    ap[31]_i_1_n_0
                         FDRE                                         r  ap_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=272, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  ap_reg[10]/C

Slack:                    inf
  Source:                 axis_rst_n
                            (input port)
  Destination:            ap_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.384ns  (logic 1.220ns (36.038%)  route 2.165ns (63.962%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  axis_rst_n (IN)
                         net (fo=0)                   0.000     0.000    axis_rst_n
                                                                      f  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  axis_rst_n_IBUF_inst/O
                         net (fo=10, unplaced)        0.800     1.771    axis_rst_n_IBUF
                                                                      f  ap[31]_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  ap[31]_i_2/O
                         net (fo=32, unplaced)        0.520     2.415    ap[31]_i_2_n_0
                                                                      r  ap[31]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     2.539 r  ap[31]_i_1/O
                         net (fo=29, unplaced)        0.845     3.384    ap[31]_i_1_n_0
                         FDRE                                         r  ap_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=272, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  ap_reg[11]/C

Slack:                    inf
  Source:                 axis_rst_n
                            (input port)
  Destination:            ap_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.384ns  (logic 1.220ns (36.038%)  route 2.165ns (63.962%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  axis_rst_n (IN)
                         net (fo=0)                   0.000     0.000    axis_rst_n
                                                                      f  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  axis_rst_n_IBUF_inst/O
                         net (fo=10, unplaced)        0.800     1.771    axis_rst_n_IBUF
                                                                      f  ap[31]_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  ap[31]_i_2/O
                         net (fo=32, unplaced)        0.520     2.415    ap[31]_i_2_n_0
                                                                      r  ap[31]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     2.539 r  ap[31]_i_1/O
                         net (fo=29, unplaced)        0.845     3.384    ap[31]_i_1_n_0
                         FDRE                                         r  ap_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=272, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  ap_reg[12]/C

Slack:                    inf
  Source:                 axis_rst_n
                            (input port)
  Destination:            ap_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.384ns  (logic 1.220ns (36.038%)  route 2.165ns (63.962%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  axis_rst_n (IN)
                         net (fo=0)                   0.000     0.000    axis_rst_n
                                                                      f  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  axis_rst_n_IBUF_inst/O
                         net (fo=10, unplaced)        0.800     1.771    axis_rst_n_IBUF
                                                                      f  ap[31]_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  ap[31]_i_2/O
                         net (fo=32, unplaced)        0.520     2.415    ap[31]_i_2_n_0
                                                                      r  ap[31]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     2.539 r  ap[31]_i_1/O
                         net (fo=29, unplaced)        0.845     3.384    ap[31]_i_1_n_0
                         FDRE                                         r  ap_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=272, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  ap_reg[13]/C

Slack:                    inf
  Source:                 axis_rst_n
                            (input port)
  Destination:            ap_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.384ns  (logic 1.220ns (36.038%)  route 2.165ns (63.962%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  axis_rst_n (IN)
                         net (fo=0)                   0.000     0.000    axis_rst_n
                                                                      f  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  axis_rst_n_IBUF_inst/O
                         net (fo=10, unplaced)        0.800     1.771    axis_rst_n_IBUF
                                                                      f  ap[31]_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  ap[31]_i_2/O
                         net (fo=32, unplaced)        0.520     2.415    ap[31]_i_2_n_0
                                                                      r  ap[31]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     2.539 r  ap[31]_i_1/O
                         net (fo=29, unplaced)        0.845     3.384    ap[31]_i_1_n_0
                         FDRE                                         r  ap_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=272, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  ap_reg[14]/C

Slack:                    inf
  Source:                 axis_rst_n
                            (input port)
  Destination:            ap_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.384ns  (logic 1.220ns (36.038%)  route 2.165ns (63.962%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  axis_rst_n (IN)
                         net (fo=0)                   0.000     0.000    axis_rst_n
                                                                      f  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  axis_rst_n_IBUF_inst/O
                         net (fo=10, unplaced)        0.800     1.771    axis_rst_n_IBUF
                                                                      f  ap[31]_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  ap[31]_i_2/O
                         net (fo=32, unplaced)        0.520     2.415    ap[31]_i_2_n_0
                                                                      r  ap[31]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     2.539 r  ap[31]_i_1/O
                         net (fo=29, unplaced)        0.845     3.384    ap[31]_i_1_n_0
                         FDRE                                         r  ap_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=272, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  ap_reg[15]/C

Slack:                    inf
  Source:                 axis_rst_n
                            (input port)
  Destination:            ap_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.384ns  (logic 1.220ns (36.038%)  route 2.165ns (63.962%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  axis_rst_n (IN)
                         net (fo=0)                   0.000     0.000    axis_rst_n
                                                                      f  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  axis_rst_n_IBUF_inst/O
                         net (fo=10, unplaced)        0.800     1.771    axis_rst_n_IBUF
                                                                      f  ap[31]_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  ap[31]_i_2/O
                         net (fo=32, unplaced)        0.520     2.415    ap[31]_i_2_n_0
                                                                      r  ap[31]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     2.539 r  ap[31]_i_1/O
                         net (fo=29, unplaced)        0.845     3.384    ap[31]_i_1_n_0
                         FDRE                                         r  ap_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=272, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  ap_reg[16]/C

Slack:                    inf
  Source:                 axis_rst_n
                            (input port)
  Destination:            ap_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.384ns  (logic 1.220ns (36.038%)  route 2.165ns (63.962%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  axis_rst_n (IN)
                         net (fo=0)                   0.000     0.000    axis_rst_n
                                                                      f  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  axis_rst_n_IBUF_inst/O
                         net (fo=10, unplaced)        0.800     1.771    axis_rst_n_IBUF
                                                                      f  ap[31]_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  ap[31]_i_2/O
                         net (fo=32, unplaced)        0.520     2.415    ap[31]_i_2_n_0
                                                                      r  ap[31]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     2.539 r  ap[31]_i_1/O
                         net (fo=29, unplaced)        0.845     3.384    ap[31]_i_1_n_0
                         FDRE                                         r  ap_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=272, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  ap_reg[17]/C

Slack:                    inf
  Source:                 axis_rst_n
                            (input port)
  Destination:            ap_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.384ns  (logic 1.220ns (36.038%)  route 2.165ns (63.962%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  axis_rst_n (IN)
                         net (fo=0)                   0.000     0.000    axis_rst_n
                                                                      f  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  axis_rst_n_IBUF_inst/O
                         net (fo=10, unplaced)        0.800     1.771    axis_rst_n_IBUF
                                                                      f  ap[31]_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  ap[31]_i_2/O
                         net (fo=32, unplaced)        0.520     2.415    ap[31]_i_2_n_0
                                                                      r  ap[31]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     2.539 r  ap[31]_i_1/O
                         net (fo=29, unplaced)        0.845     3.384    ap[31]_i_1_n_0
                         FDRE                                         r  ap_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=272, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  ap_reg[18]/C

Slack:                    inf
  Source:                 axis_rst_n
                            (input port)
  Destination:            ap_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.384ns  (logic 1.220ns (36.038%)  route 2.165ns (63.962%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  axis_rst_n (IN)
                         net (fo=0)                   0.000     0.000    axis_rst_n
                                                                      f  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  axis_rst_n_IBUF_inst/O
                         net (fo=10, unplaced)        0.800     1.771    axis_rst_n_IBUF
                                                                      f  ap[31]_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  ap[31]_i_2/O
                         net (fo=32, unplaced)        0.520     2.415    ap[31]_i_2_n_0
                                                                      r  ap[31]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     2.539 r  ap[31]_i_1/O
                         net (fo=29, unplaced)        0.845     3.384    ap[31]_i_1_n_0
                         FDRE                                         r  ap_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=272, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  ap_reg[19]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 araddr[0]
                            (input port)
  Destination:            addr_read_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[0] (IN)
                         net (fo=0)                   0.000     0.000    araddr[0]
                                                                      r  araddr_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  araddr_IBUF[0]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    araddr_IBUF[0]
                         FDRE                                         r  addr_read_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=272, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  addr_read_reg[0]/C

Slack:                    inf
  Source:                 araddr[10]
                            (input port)
  Destination:            addr_read_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[10] (IN)
                         net (fo=0)                   0.000     0.000    araddr[10]
                                                                      r  araddr_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  araddr_IBUF[10]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    araddr_IBUF[10]
                         FDRE                                         r  addr_read_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=272, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  addr_read_reg[10]/C

Slack:                    inf
  Source:                 araddr[11]
                            (input port)
  Destination:            addr_read_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[11] (IN)
                         net (fo=0)                   0.000     0.000    araddr[11]
                                                                      r  araddr_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  araddr_IBUF[11]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    araddr_IBUF[11]
                         FDRE                                         r  addr_read_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=272, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  addr_read_reg[11]/C

Slack:                    inf
  Source:                 araddr[1]
                            (input port)
  Destination:            addr_read_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[1] (IN)
                         net (fo=0)                   0.000     0.000    araddr[1]
                                                                      r  araddr_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  araddr_IBUF[1]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    araddr_IBUF[1]
                         FDRE                                         r  addr_read_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=272, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  addr_read_reg[1]/C

Slack:                    inf
  Source:                 araddr[2]
                            (input port)
  Destination:            addr_read_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[2] (IN)
                         net (fo=0)                   0.000     0.000    araddr[2]
                                                                      r  araddr_IBUF[2]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  araddr_IBUF[2]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    araddr_IBUF[2]
                         FDRE                                         r  addr_read_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=272, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  addr_read_reg[2]/C

Slack:                    inf
  Source:                 araddr[3]
                            (input port)
  Destination:            addr_read_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[3] (IN)
                         net (fo=0)                   0.000     0.000    araddr[3]
                                                                      r  araddr_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  araddr_IBUF[3]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    araddr_IBUF[3]
                         FDRE                                         r  addr_read_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=272, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  addr_read_reg[3]/C

Slack:                    inf
  Source:                 araddr[4]
                            (input port)
  Destination:            addr_read_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[4] (IN)
                         net (fo=0)                   0.000     0.000    araddr[4]
                                                                      r  araddr_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  araddr_IBUF[4]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    araddr_IBUF[4]
                         FDRE                                         r  addr_read_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=272, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  addr_read_reg[4]/C

Slack:                    inf
  Source:                 araddr[5]
                            (input port)
  Destination:            addr_read_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[5] (IN)
                         net (fo=0)                   0.000     0.000    araddr[5]
                                                                      r  araddr_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  araddr_IBUF[5]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    araddr_IBUF[5]
                         FDRE                                         r  addr_read_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=272, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  addr_read_reg[5]/C

Slack:                    inf
  Source:                 araddr[6]
                            (input port)
  Destination:            addr_read_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[6] (IN)
                         net (fo=0)                   0.000     0.000    araddr[6]
                                                                      r  araddr_IBUF[6]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  araddr_IBUF[6]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    araddr_IBUF[6]
                         FDRE                                         r  addr_read_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=272, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  addr_read_reg[6]/C

Slack:                    inf
  Source:                 araddr[7]
                            (input port)
  Destination:            addr_read_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[7] (IN)
                         net (fo=0)                   0.000     0.000    araddr[7]
                                                                      r  araddr_IBUF[7]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  araddr_IBUF[7]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    araddr_IBUF[7]
                         FDRE                                         r  addr_read_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=272, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  addr_read_reg[7]/C





