s1(27Aug2024:17:13:49):  irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0 -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 
s2(27Aug2024:17:19:45):  irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0 -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 
s3(27Aug2024:17:24:57):  irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0 -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 
s4(27Aug2024:18:28:06):  irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0 -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 
s5(27Aug2024:18:28:47):  irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0 -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 
s6(27Aug2024:18:29:20):  irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0 -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 
s7(27Aug2024:18:30:26):  irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0 -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 
s8(27Aug2024:18:30:53):  irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0 -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 
s9(27Aug2024:18:34:27):  irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0 -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 
s10(27Aug2024:18:36:43):  irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0+FSDB -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 
s11(27Aug2024:18:47:03):  irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0+FSDB -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 
s12(27Aug2024:18:50:55):  irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0+FSDB -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 
s13(27Aug2024:18:54:02):  irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0+FSDB -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 
s14(27Aug2024:18:56:51):  irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0+FSDB -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 
s15(27Aug2024:19:00:20):  irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0+FSDB -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 
s16(27Aug2024:19:14:04):  irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0+FSDB -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 
s17(27Aug2024:19:14:50):  irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0+FSDB -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 
s18(27Aug2024:19:19:04):  irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0+FSDB -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 
s19(27Aug2024:19:28:45):  irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0+FSDB -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 
s20(27Aug2024:19:38:48):  irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0+FSDB -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 
s21(27Aug2024:19:45:50):  irun /home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./src+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include+/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim +define+prog0+FSDB -define CYCLE=10.0 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/prog0 
