#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Tue Apr 26 15:32:17 2022
# Process ID: 20768
# Current directory: D:/dataD files/FPGA Lab/Lab6/ila
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2708 D:\dataD files\FPGA Lab\Lab6\ila\ila.xpr
# Log file: D:/dataD files/FPGA Lab/Lab6/ila/vivado.log
# Journal file: D:/dataD files/FPGA Lab/Lab6/ila\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/dataD files/FPGA Lab/Lab6/ila/ila.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/VIVADO/Vivado/2020.1/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'vio_0' is locked:
* The IP Data in the repository is incompatible with the current instance (despite having identical Version and Revision). You will need to upgrade the IP before viewing the customization and generating outputs.
WARNING: [IP_Flow 19-2162] IP 'ila_0' is locked:
* IP definition 'ILA (Integrated Logic Analyzer) (6.2)' for IP 'ila_0' (customized with software release 2018.2) has a different revision in the IP Catalog.
open_project: Time (s): cpu = 00:00:50 ; elapsed = 00:00:44 . Memory (MB): peak = 1005.695 ; gain = 0.000
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Wed Apr 27 11:11:44 2022...
