/********************************************************************************
 * Broadcom Proprietary and Confidential. (c)2016 Broadcom. All rights reserved.
 *
 * This program is the proprietary software of Broadcom and/or its
 * licensors, and may only be used, duplicated, modified or distributed pursuant
 * to the terms and conditions of a separate, written license agreement executed
 * between you and Broadcom (an "Authorized License").  Except as set forth in
 * an Authorized License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and Broadcom
 * expressly reserves all rights in and to the Software and all intellectual
 * property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 * HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 * NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 * Except as expressly set forth in the Authorized License,
 *
 * 1. This program, including its structure, sequence and organization,
 *    constitutes the valuable trade secrets of Broadcom, and you shall use all
 *    reasonable efforts to protect the confidentiality thereof, and to use
 *    this information only in connection with your use of Broadcom integrated
 *    circuit products.
 *
 * 2. TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *    AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *    WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT
 *    TO THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED
 *    WARRANTIES OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A
 *    PARTICULAR PURPOSE, LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET
 *    ENJOYMENT, QUIET POSSESSION OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME
 *    THE ENTIRE RISK ARISING OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 *
 * 3. TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *    LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT,
 *    OR EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO
 *    YOUR USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN
 *    ADVISED OF THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS
 *    OF THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER
 *    IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF
 *    ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://bcgbu.broadcom.com/RDB/SitePages/Home.aspx
 *
 * Date:           Generated on               Fri Oct  7 09:58:43 2016
 *                 Full Compile MD5 Checksum  5cb26230737d0bcd479d552dccc3ad90
 *                     (minus title and desc)
 *                 MD5 Checksum               1900306b860a4790a41d2145717e7f67
 *
 * lock_release:   n/a
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     1139
 *                 unknown                    unknown
 *                 Perl Interpreter           5.014001
 *                 Operating System           linux
 *                 Script Source              /home/pntruong/sbin/combo_header.pl
 *                 DVTSWVER                   n/a
 *
 *
********************************************************************************/

#ifndef BCHP_BSP_CONTROL_INTR2_H__
#define BCHP_BSP_CONTROL_INTR2_H__

/***************************************************************************
 *BSP_CONTROL_INTR2 - BSP to HOST L2 interrupt control registers
 ***************************************************************************/
#define BCHP_BSP_CONTROL_INTR2_CPU_STATUS        0x0032d800 /* [RO][32] CPU interrupt Status Register */
#define BCHP_BSP_CONTROL_INTR2_CPU_SET           0x0032d804 /* [WO][32] CPU interrupt Set Register */
#define BCHP_BSP_CONTROL_INTR2_CPU_CLEAR         0x0032d808 /* [WO][32] CPU interrupt Clear Register */
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_STATUS   0x0032d80c /* [RO][32] CPU interrupt Mask Status Register */
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_SET      0x0032d810 /* [WO][32] CPU interrupt Mask Set Register */
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_CLEAR    0x0032d814 /* [WO][32] CPU interrupt Mask Clear Register */
#define BCHP_BSP_CONTROL_INTR2_PCI_STATUS        0x0032d818 /* [RO][32] PCI interrupt Status Register */
#define BCHP_BSP_CONTROL_INTR2_PCI_SET           0x0032d81c /* [WO][32] PCI interrupt Set Register */
#define BCHP_BSP_CONTROL_INTR2_PCI_CLEAR         0x0032d820 /* [WO][32] PCI interrupt Clear Register */
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_STATUS   0x0032d824 /* [RO][32] PCI interrupt Mask Status Register */
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_SET      0x0032d828 /* [WO][32] PCI interrupt Mask Set Register */
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_CLEAR    0x0032d82c /* [WO][32] PCI interrupt Mask Clear Register */

/***************************************************************************
 *CPU_STATUS - CPU interrupt Status Register
 ***************************************************************************/
/* BSP_CONTROL_INTR2 :: CPU_STATUS :: reserved0 [31:10] */
#define BCHP_BSP_CONTROL_INTR2_CPU_STATUS_reserved0_MASK           0xfffffc00
#define BCHP_BSP_CONTROL_INTR2_CPU_STATUS_reserved0_SHIFT          10

/* BSP_CONTROL_INTR2 :: CPU_STATUS :: BSP_TO_HOST_CPU1_INTR [09:09] */
#define BCHP_BSP_CONTROL_INTR2_CPU_STATUS_BSP_TO_HOST_CPU1_INTR_MASK 0x00000200
#define BCHP_BSP_CONTROL_INTR2_CPU_STATUS_BSP_TO_HOST_CPU1_INTR_SHIFT 9
#define BCHP_BSP_CONTROL_INTR2_CPU_STATUS_BSP_TO_HOST_CPU1_INTR_DEFAULT 0x00000000

/* BSP_CONTROL_INTR2 :: CPU_STATUS :: SCPU_SCB_INIT_ACK [08:08] */
#define BCHP_BSP_CONTROL_INTR2_CPU_STATUS_SCPU_SCB_INIT_ACK_MASK   0x00000100
#define BCHP_BSP_CONTROL_INTR2_CPU_STATUS_SCPU_SCB_INIT_ACK_SHIFT  8
#define BCHP_BSP_CONTROL_INTR2_CPU_STATUS_SCPU_SCB_INIT_ACK_DEFAULT 0x00000000

/* BSP_CONTROL_INTR2 :: CPU_STATUS :: SECTOP_GR_ERROR_INTR [07:07] */
#define BCHP_BSP_CONTROL_INTR2_CPU_STATUS_SECTOP_GR_ERROR_INTR_MASK 0x00000080
#define BCHP_BSP_CONTROL_INTR2_CPU_STATUS_SECTOP_GR_ERROR_INTR_SHIFT 7
#define BCHP_BSP_CONTROL_INTR2_CPU_STATUS_SECTOP_GR_ERROR_INTR_DEFAULT 0x00000000

/* BSP_CONTROL_INTR2 :: CPU_STATUS :: VISTA_INTR [06:06] */
#define BCHP_BSP_CONTROL_INTR2_CPU_STATUS_VISTA_INTR_MASK          0x00000040
#define BCHP_BSP_CONTROL_INTR2_CPU_STATUS_VISTA_INTR_SHIFT         6
#define BCHP_BSP_CONTROL_INTR2_CPU_STATUS_VISTA_INTR_DEFAULT       0x00000000

/* BSP_CONTROL_INTR2 :: CPU_STATUS :: PKL_INTR [05:05] */
#define BCHP_BSP_CONTROL_INTR2_CPU_STATUS_PKL_INTR_MASK            0x00000020
#define BCHP_BSP_CONTROL_INTR2_CPU_STATUS_PKL_INTR_SHIFT           5
#define BCHP_BSP_CONTROL_INTR2_CPU_STATUS_PKL_INTR_DEFAULT         0x00000000

/* BSP_CONTROL_INTR2 :: CPU_STATUS :: BSP_TO_HOST_INTR [04:04] */
#define BCHP_BSP_CONTROL_INTR2_CPU_STATUS_BSP_TO_HOST_INTR_MASK    0x00000010
#define BCHP_BSP_CONTROL_INTR2_CPU_STATUS_BSP_TO_HOST_INTR_SHIFT   4
#define BCHP_BSP_CONTROL_INTR2_CPU_STATUS_BSP_TO_HOST_INTR_DEFAULT 0x00000000

/* BSP_CONTROL_INTR2 :: CPU_STATUS :: ZZYZX_INTR [03:03] */
#define BCHP_BSP_CONTROL_INTR2_CPU_STATUS_ZZYZX_INTR_MASK          0x00000008
#define BCHP_BSP_CONTROL_INTR2_CPU_STATUS_ZZYZX_INTR_SHIFT         3
#define BCHP_BSP_CONTROL_INTR2_CPU_STATUS_ZZYZX_INTR_DEFAULT       0x00000000

/* BSP_CONTROL_INTR2 :: CPU_STATUS :: OCMDQUE_CR_INTR [02:02] */
#define BCHP_BSP_CONTROL_INTR2_CPU_STATUS_OCMDQUE_CR_INTR_MASK     0x00000004
#define BCHP_BSP_CONTROL_INTR2_CPU_STATUS_OCMDQUE_CR_INTR_SHIFT    2
#define BCHP_BSP_CONTROL_INTR2_CPU_STATUS_OCMDQUE_CR_INTR_DEFAULT  0x00000000

/* BSP_CONTROL_INTR2 :: CPU_STATUS :: OCMDQUE2_INTR [01:01] */
#define BCHP_BSP_CONTROL_INTR2_CPU_STATUS_OCMDQUE2_INTR_MASK       0x00000002
#define BCHP_BSP_CONTROL_INTR2_CPU_STATUS_OCMDQUE2_INTR_SHIFT      1
#define BCHP_BSP_CONTROL_INTR2_CPU_STATUS_OCMDQUE2_INTR_DEFAULT    0x00000000

/* BSP_CONTROL_INTR2 :: CPU_STATUS :: OCMDQUE1_INTR [00:00] */
#define BCHP_BSP_CONTROL_INTR2_CPU_STATUS_OCMDQUE1_INTR_MASK       0x00000001
#define BCHP_BSP_CONTROL_INTR2_CPU_STATUS_OCMDQUE1_INTR_SHIFT      0
#define BCHP_BSP_CONTROL_INTR2_CPU_STATUS_OCMDQUE1_INTR_DEFAULT    0x00000000

/***************************************************************************
 *CPU_SET - CPU interrupt Set Register
 ***************************************************************************/
/* BSP_CONTROL_INTR2 :: CPU_SET :: reserved0 [31:10] */
#define BCHP_BSP_CONTROL_INTR2_CPU_SET_reserved0_MASK              0xfffffc00
#define BCHP_BSP_CONTROL_INTR2_CPU_SET_reserved0_SHIFT             10

/* BSP_CONTROL_INTR2 :: CPU_SET :: BSP_TO_HOST_CPU1_INTR [09:09] */
#define BCHP_BSP_CONTROL_INTR2_CPU_SET_BSP_TO_HOST_CPU1_INTR_MASK  0x00000200
#define BCHP_BSP_CONTROL_INTR2_CPU_SET_BSP_TO_HOST_CPU1_INTR_SHIFT 9
#define BCHP_BSP_CONTROL_INTR2_CPU_SET_BSP_TO_HOST_CPU1_INTR_DEFAULT 0x00000000

/* BSP_CONTROL_INTR2 :: CPU_SET :: SCPU_SCB_INIT_ACK [08:08] */
#define BCHP_BSP_CONTROL_INTR2_CPU_SET_SCPU_SCB_INIT_ACK_MASK      0x00000100
#define BCHP_BSP_CONTROL_INTR2_CPU_SET_SCPU_SCB_INIT_ACK_SHIFT     8
#define BCHP_BSP_CONTROL_INTR2_CPU_SET_SCPU_SCB_INIT_ACK_DEFAULT   0x00000000

/* BSP_CONTROL_INTR2 :: CPU_SET :: SECTOP_GR_ERROR_INTR [07:07] */
#define BCHP_BSP_CONTROL_INTR2_CPU_SET_SECTOP_GR_ERROR_INTR_MASK   0x00000080
#define BCHP_BSP_CONTROL_INTR2_CPU_SET_SECTOP_GR_ERROR_INTR_SHIFT  7
#define BCHP_BSP_CONTROL_INTR2_CPU_SET_SECTOP_GR_ERROR_INTR_DEFAULT 0x00000000

/* BSP_CONTROL_INTR2 :: CPU_SET :: VISTA_INTR [06:06] */
#define BCHP_BSP_CONTROL_INTR2_CPU_SET_VISTA_INTR_MASK             0x00000040
#define BCHP_BSP_CONTROL_INTR2_CPU_SET_VISTA_INTR_SHIFT            6
#define BCHP_BSP_CONTROL_INTR2_CPU_SET_VISTA_INTR_DEFAULT          0x00000000

/* BSP_CONTROL_INTR2 :: CPU_SET :: PKL_INTR [05:05] */
#define BCHP_BSP_CONTROL_INTR2_CPU_SET_PKL_INTR_MASK               0x00000020
#define BCHP_BSP_CONTROL_INTR2_CPU_SET_PKL_INTR_SHIFT              5
#define BCHP_BSP_CONTROL_INTR2_CPU_SET_PKL_INTR_DEFAULT            0x00000000

/* BSP_CONTROL_INTR2 :: CPU_SET :: BSP_TO_HOST_INTR [04:04] */
#define BCHP_BSP_CONTROL_INTR2_CPU_SET_BSP_TO_HOST_INTR_MASK       0x00000010
#define BCHP_BSP_CONTROL_INTR2_CPU_SET_BSP_TO_HOST_INTR_SHIFT      4
#define BCHP_BSP_CONTROL_INTR2_CPU_SET_BSP_TO_HOST_INTR_DEFAULT    0x00000000

/* BSP_CONTROL_INTR2 :: CPU_SET :: ZZYZX_INTR [03:03] */
#define BCHP_BSP_CONTROL_INTR2_CPU_SET_ZZYZX_INTR_MASK             0x00000008
#define BCHP_BSP_CONTROL_INTR2_CPU_SET_ZZYZX_INTR_SHIFT            3
#define BCHP_BSP_CONTROL_INTR2_CPU_SET_ZZYZX_INTR_DEFAULT          0x00000000

/* BSP_CONTROL_INTR2 :: CPU_SET :: OCMDQUE_CR_INTR [02:02] */
#define BCHP_BSP_CONTROL_INTR2_CPU_SET_OCMDQUE_CR_INTR_MASK        0x00000004
#define BCHP_BSP_CONTROL_INTR2_CPU_SET_OCMDQUE_CR_INTR_SHIFT       2
#define BCHP_BSP_CONTROL_INTR2_CPU_SET_OCMDQUE_CR_INTR_DEFAULT     0x00000000

/* BSP_CONTROL_INTR2 :: CPU_SET :: OCMDQUE2_INTR [01:01] */
#define BCHP_BSP_CONTROL_INTR2_CPU_SET_OCMDQUE2_INTR_MASK          0x00000002
#define BCHP_BSP_CONTROL_INTR2_CPU_SET_OCMDQUE2_INTR_SHIFT         1
#define BCHP_BSP_CONTROL_INTR2_CPU_SET_OCMDQUE2_INTR_DEFAULT       0x00000000

/* BSP_CONTROL_INTR2 :: CPU_SET :: OCMDQUE1_INTR [00:00] */
#define BCHP_BSP_CONTROL_INTR2_CPU_SET_OCMDQUE1_INTR_MASK          0x00000001
#define BCHP_BSP_CONTROL_INTR2_CPU_SET_OCMDQUE1_INTR_SHIFT         0
#define BCHP_BSP_CONTROL_INTR2_CPU_SET_OCMDQUE1_INTR_DEFAULT       0x00000000

/***************************************************************************
 *CPU_CLEAR - CPU interrupt Clear Register
 ***************************************************************************/
/* BSP_CONTROL_INTR2 :: CPU_CLEAR :: reserved0 [31:10] */
#define BCHP_BSP_CONTROL_INTR2_CPU_CLEAR_reserved0_MASK            0xfffffc00
#define BCHP_BSP_CONTROL_INTR2_CPU_CLEAR_reserved0_SHIFT           10

/* BSP_CONTROL_INTR2 :: CPU_CLEAR :: BSP_TO_HOST_CPU1_INTR [09:09] */
#define BCHP_BSP_CONTROL_INTR2_CPU_CLEAR_BSP_TO_HOST_CPU1_INTR_MASK 0x00000200
#define BCHP_BSP_CONTROL_INTR2_CPU_CLEAR_BSP_TO_HOST_CPU1_INTR_SHIFT 9
#define BCHP_BSP_CONTROL_INTR2_CPU_CLEAR_BSP_TO_HOST_CPU1_INTR_DEFAULT 0x00000000

/* BSP_CONTROL_INTR2 :: CPU_CLEAR :: SCPU_SCB_INIT_ACK [08:08] */
#define BCHP_BSP_CONTROL_INTR2_CPU_CLEAR_SCPU_SCB_INIT_ACK_MASK    0x00000100
#define BCHP_BSP_CONTROL_INTR2_CPU_CLEAR_SCPU_SCB_INIT_ACK_SHIFT   8
#define BCHP_BSP_CONTROL_INTR2_CPU_CLEAR_SCPU_SCB_INIT_ACK_DEFAULT 0x00000000

/* BSP_CONTROL_INTR2 :: CPU_CLEAR :: SECTOP_GR_ERROR_INTR [07:07] */
#define BCHP_BSP_CONTROL_INTR2_CPU_CLEAR_SECTOP_GR_ERROR_INTR_MASK 0x00000080
#define BCHP_BSP_CONTROL_INTR2_CPU_CLEAR_SECTOP_GR_ERROR_INTR_SHIFT 7
#define BCHP_BSP_CONTROL_INTR2_CPU_CLEAR_SECTOP_GR_ERROR_INTR_DEFAULT 0x00000000

/* BSP_CONTROL_INTR2 :: CPU_CLEAR :: VISTA_INTR [06:06] */
#define BCHP_BSP_CONTROL_INTR2_CPU_CLEAR_VISTA_INTR_MASK           0x00000040
#define BCHP_BSP_CONTROL_INTR2_CPU_CLEAR_VISTA_INTR_SHIFT          6
#define BCHP_BSP_CONTROL_INTR2_CPU_CLEAR_VISTA_INTR_DEFAULT        0x00000000

/* BSP_CONTROL_INTR2 :: CPU_CLEAR :: PKL_INTR [05:05] */
#define BCHP_BSP_CONTROL_INTR2_CPU_CLEAR_PKL_INTR_MASK             0x00000020
#define BCHP_BSP_CONTROL_INTR2_CPU_CLEAR_PKL_INTR_SHIFT            5
#define BCHP_BSP_CONTROL_INTR2_CPU_CLEAR_PKL_INTR_DEFAULT          0x00000000

/* BSP_CONTROL_INTR2 :: CPU_CLEAR :: BSP_TO_HOST_INTR [04:04] */
#define BCHP_BSP_CONTROL_INTR2_CPU_CLEAR_BSP_TO_HOST_INTR_MASK     0x00000010
#define BCHP_BSP_CONTROL_INTR2_CPU_CLEAR_BSP_TO_HOST_INTR_SHIFT    4
#define BCHP_BSP_CONTROL_INTR2_CPU_CLEAR_BSP_TO_HOST_INTR_DEFAULT  0x00000000

/* BSP_CONTROL_INTR2 :: CPU_CLEAR :: ZZYZX_INTR [03:03] */
#define BCHP_BSP_CONTROL_INTR2_CPU_CLEAR_ZZYZX_INTR_MASK           0x00000008
#define BCHP_BSP_CONTROL_INTR2_CPU_CLEAR_ZZYZX_INTR_SHIFT          3
#define BCHP_BSP_CONTROL_INTR2_CPU_CLEAR_ZZYZX_INTR_DEFAULT        0x00000000

/* BSP_CONTROL_INTR2 :: CPU_CLEAR :: OCMDQUE_CR_INTR [02:02] */
#define BCHP_BSP_CONTROL_INTR2_CPU_CLEAR_OCMDQUE_CR_INTR_MASK      0x00000004
#define BCHP_BSP_CONTROL_INTR2_CPU_CLEAR_OCMDQUE_CR_INTR_SHIFT     2
#define BCHP_BSP_CONTROL_INTR2_CPU_CLEAR_OCMDQUE_CR_INTR_DEFAULT   0x00000000

/* BSP_CONTROL_INTR2 :: CPU_CLEAR :: OCMDQUE2_INTR [01:01] */
#define BCHP_BSP_CONTROL_INTR2_CPU_CLEAR_OCMDQUE2_INTR_MASK        0x00000002
#define BCHP_BSP_CONTROL_INTR2_CPU_CLEAR_OCMDQUE2_INTR_SHIFT       1
#define BCHP_BSP_CONTROL_INTR2_CPU_CLEAR_OCMDQUE2_INTR_DEFAULT     0x00000000

/* BSP_CONTROL_INTR2 :: CPU_CLEAR :: OCMDQUE1_INTR [00:00] */
#define BCHP_BSP_CONTROL_INTR2_CPU_CLEAR_OCMDQUE1_INTR_MASK        0x00000001
#define BCHP_BSP_CONTROL_INTR2_CPU_CLEAR_OCMDQUE1_INTR_SHIFT       0
#define BCHP_BSP_CONTROL_INTR2_CPU_CLEAR_OCMDQUE1_INTR_DEFAULT     0x00000000

/***************************************************************************
 *CPU_MASK_STATUS - CPU interrupt Mask Status Register
 ***************************************************************************/
/* BSP_CONTROL_INTR2 :: CPU_MASK_STATUS :: reserved0 [31:10] */
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_STATUS_reserved0_MASK      0xfffffc00
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_STATUS_reserved0_SHIFT     10

/* BSP_CONTROL_INTR2 :: CPU_MASK_STATUS :: BSP_TO_HOST_CPU1_INTR [09:09] */
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_STATUS_BSP_TO_HOST_CPU1_INTR_MASK 0x00000200
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_STATUS_BSP_TO_HOST_CPU1_INTR_SHIFT 9
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_STATUS_BSP_TO_HOST_CPU1_INTR_DEFAULT 0x00000001

/* BSP_CONTROL_INTR2 :: CPU_MASK_STATUS :: SCPU_SCB_INIT_ACK [08:08] */
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_STATUS_SCPU_SCB_INIT_ACK_MASK 0x00000100
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_STATUS_SCPU_SCB_INIT_ACK_SHIFT 8
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_STATUS_SCPU_SCB_INIT_ACK_DEFAULT 0x00000001

/* BSP_CONTROL_INTR2 :: CPU_MASK_STATUS :: SECTOP_GR_ERROR_INTR [07:07] */
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_STATUS_SECTOP_GR_ERROR_INTR_MASK 0x00000080
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_STATUS_SECTOP_GR_ERROR_INTR_SHIFT 7
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_STATUS_SECTOP_GR_ERROR_INTR_DEFAULT 0x00000001

/* BSP_CONTROL_INTR2 :: CPU_MASK_STATUS :: VISTA_INTR [06:06] */
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_STATUS_VISTA_INTR_MASK     0x00000040
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_STATUS_VISTA_INTR_SHIFT    6
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_STATUS_VISTA_INTR_DEFAULT  0x00000001

/* BSP_CONTROL_INTR2 :: CPU_MASK_STATUS :: PKL_INTR [05:05] */
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_STATUS_PKL_INTR_MASK       0x00000020
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_STATUS_PKL_INTR_SHIFT      5
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_STATUS_PKL_INTR_DEFAULT    0x00000001

/* BSP_CONTROL_INTR2 :: CPU_MASK_STATUS :: BSP_TO_HOST_INTR [04:04] */
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_STATUS_BSP_TO_HOST_INTR_MASK 0x00000010
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_STATUS_BSP_TO_HOST_INTR_SHIFT 4
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_STATUS_BSP_TO_HOST_INTR_DEFAULT 0x00000001

/* BSP_CONTROL_INTR2 :: CPU_MASK_STATUS :: ZZYZX_INTR [03:03] */
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_STATUS_ZZYZX_INTR_MASK     0x00000008
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_STATUS_ZZYZX_INTR_SHIFT    3
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_STATUS_ZZYZX_INTR_DEFAULT  0x00000001

/* BSP_CONTROL_INTR2 :: CPU_MASK_STATUS :: OCMDQUE_CR_INTR [02:02] */
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_STATUS_OCMDQUE_CR_INTR_MASK 0x00000004
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_STATUS_OCMDQUE_CR_INTR_SHIFT 2
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_STATUS_OCMDQUE_CR_INTR_DEFAULT 0x00000001

/* BSP_CONTROL_INTR2 :: CPU_MASK_STATUS :: OCMDQUE2_INTR [01:01] */
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_STATUS_OCMDQUE2_INTR_MASK  0x00000002
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_STATUS_OCMDQUE2_INTR_SHIFT 1
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_STATUS_OCMDQUE2_INTR_DEFAULT 0x00000001

/* BSP_CONTROL_INTR2 :: CPU_MASK_STATUS :: OCMDQUE1_INTR [00:00] */
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_STATUS_OCMDQUE1_INTR_MASK  0x00000001
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_STATUS_OCMDQUE1_INTR_SHIFT 0
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_STATUS_OCMDQUE1_INTR_DEFAULT 0x00000001

/***************************************************************************
 *CPU_MASK_SET - CPU interrupt Mask Set Register
 ***************************************************************************/
/* BSP_CONTROL_INTR2 :: CPU_MASK_SET :: reserved0 [31:10] */
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_SET_reserved0_MASK         0xfffffc00
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_SET_reserved0_SHIFT        10

/* BSP_CONTROL_INTR2 :: CPU_MASK_SET :: BSP_TO_HOST_CPU1_INTR [09:09] */
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_SET_BSP_TO_HOST_CPU1_INTR_MASK 0x00000200
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_SET_BSP_TO_HOST_CPU1_INTR_SHIFT 9
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_SET_BSP_TO_HOST_CPU1_INTR_DEFAULT 0x00000001

/* BSP_CONTROL_INTR2 :: CPU_MASK_SET :: SCPU_SCB_INIT_ACK [08:08] */
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_SET_SCPU_SCB_INIT_ACK_MASK 0x00000100
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_SET_SCPU_SCB_INIT_ACK_SHIFT 8
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_SET_SCPU_SCB_INIT_ACK_DEFAULT 0x00000001

/* BSP_CONTROL_INTR2 :: CPU_MASK_SET :: SECTOP_GR_ERROR_INTR [07:07] */
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_SET_SECTOP_GR_ERROR_INTR_MASK 0x00000080
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_SET_SECTOP_GR_ERROR_INTR_SHIFT 7
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_SET_SECTOP_GR_ERROR_INTR_DEFAULT 0x00000001

/* BSP_CONTROL_INTR2 :: CPU_MASK_SET :: VISTA_INTR [06:06] */
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_SET_VISTA_INTR_MASK        0x00000040
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_SET_VISTA_INTR_SHIFT       6
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_SET_VISTA_INTR_DEFAULT     0x00000001

/* BSP_CONTROL_INTR2 :: CPU_MASK_SET :: PKL_INTR [05:05] */
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_SET_PKL_INTR_MASK          0x00000020
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_SET_PKL_INTR_SHIFT         5
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_SET_PKL_INTR_DEFAULT       0x00000001

/* BSP_CONTROL_INTR2 :: CPU_MASK_SET :: BSP_TO_HOST_INTR [04:04] */
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_SET_BSP_TO_HOST_INTR_MASK  0x00000010
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_SET_BSP_TO_HOST_INTR_SHIFT 4
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_SET_BSP_TO_HOST_INTR_DEFAULT 0x00000001

/* BSP_CONTROL_INTR2 :: CPU_MASK_SET :: ZZYZX_INTR [03:03] */
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_SET_ZZYZX_INTR_MASK        0x00000008
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_SET_ZZYZX_INTR_SHIFT       3
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_SET_ZZYZX_INTR_DEFAULT     0x00000001

/* BSP_CONTROL_INTR2 :: CPU_MASK_SET :: OCMDQUE_CR_INTR [02:02] */
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_SET_OCMDQUE_CR_INTR_MASK   0x00000004
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_SET_OCMDQUE_CR_INTR_SHIFT  2
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_SET_OCMDQUE_CR_INTR_DEFAULT 0x00000001

/* BSP_CONTROL_INTR2 :: CPU_MASK_SET :: OCMDQUE2_INTR [01:01] */
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_SET_OCMDQUE2_INTR_MASK     0x00000002
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_SET_OCMDQUE2_INTR_SHIFT    1
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_SET_OCMDQUE2_INTR_DEFAULT  0x00000001

/* BSP_CONTROL_INTR2 :: CPU_MASK_SET :: OCMDQUE1_INTR [00:00] */
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_SET_OCMDQUE1_INTR_MASK     0x00000001
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_SET_OCMDQUE1_INTR_SHIFT    0
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_SET_OCMDQUE1_INTR_DEFAULT  0x00000001

/***************************************************************************
 *CPU_MASK_CLEAR - CPU interrupt Mask Clear Register
 ***************************************************************************/
/* BSP_CONTROL_INTR2 :: CPU_MASK_CLEAR :: reserved0 [31:10] */
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_CLEAR_reserved0_MASK       0xfffffc00
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_CLEAR_reserved0_SHIFT      10

/* BSP_CONTROL_INTR2 :: CPU_MASK_CLEAR :: BSP_TO_HOST_CPU1_INTR [09:09] */
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_CLEAR_BSP_TO_HOST_CPU1_INTR_MASK 0x00000200
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_CLEAR_BSP_TO_HOST_CPU1_INTR_SHIFT 9
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_CLEAR_BSP_TO_HOST_CPU1_INTR_DEFAULT 0x00000001

/* BSP_CONTROL_INTR2 :: CPU_MASK_CLEAR :: SCPU_SCB_INIT_ACK [08:08] */
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_CLEAR_SCPU_SCB_INIT_ACK_MASK 0x00000100
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_CLEAR_SCPU_SCB_INIT_ACK_SHIFT 8
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_CLEAR_SCPU_SCB_INIT_ACK_DEFAULT 0x00000001

/* BSP_CONTROL_INTR2 :: CPU_MASK_CLEAR :: SECTOP_GR_ERROR_INTR [07:07] */
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_CLEAR_SECTOP_GR_ERROR_INTR_MASK 0x00000080
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_CLEAR_SECTOP_GR_ERROR_INTR_SHIFT 7
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_CLEAR_SECTOP_GR_ERROR_INTR_DEFAULT 0x00000001

/* BSP_CONTROL_INTR2 :: CPU_MASK_CLEAR :: VISTA_INTR [06:06] */
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_CLEAR_VISTA_INTR_MASK      0x00000040
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_CLEAR_VISTA_INTR_SHIFT     6
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_CLEAR_VISTA_INTR_DEFAULT   0x00000001

/* BSP_CONTROL_INTR2 :: CPU_MASK_CLEAR :: PKL_INTR [05:05] */
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_CLEAR_PKL_INTR_MASK        0x00000020
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_CLEAR_PKL_INTR_SHIFT       5
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_CLEAR_PKL_INTR_DEFAULT     0x00000001

/* BSP_CONTROL_INTR2 :: CPU_MASK_CLEAR :: BSP_TO_HOST_INTR [04:04] */
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_CLEAR_BSP_TO_HOST_INTR_MASK 0x00000010
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_CLEAR_BSP_TO_HOST_INTR_SHIFT 4
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_CLEAR_BSP_TO_HOST_INTR_DEFAULT 0x00000001

/* BSP_CONTROL_INTR2 :: CPU_MASK_CLEAR :: ZZYZX_INTR [03:03] */
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_CLEAR_ZZYZX_INTR_MASK      0x00000008
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_CLEAR_ZZYZX_INTR_SHIFT     3
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_CLEAR_ZZYZX_INTR_DEFAULT   0x00000001

/* BSP_CONTROL_INTR2 :: CPU_MASK_CLEAR :: OCMDQUE_CR_INTR [02:02] */
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_CLEAR_OCMDQUE_CR_INTR_MASK 0x00000004
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_CLEAR_OCMDQUE_CR_INTR_SHIFT 2
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_CLEAR_OCMDQUE_CR_INTR_DEFAULT 0x00000001

/* BSP_CONTROL_INTR2 :: CPU_MASK_CLEAR :: OCMDQUE2_INTR [01:01] */
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_CLEAR_OCMDQUE2_INTR_MASK   0x00000002
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_CLEAR_OCMDQUE2_INTR_SHIFT  1
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_CLEAR_OCMDQUE2_INTR_DEFAULT 0x00000001

/* BSP_CONTROL_INTR2 :: CPU_MASK_CLEAR :: OCMDQUE1_INTR [00:00] */
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_CLEAR_OCMDQUE1_INTR_MASK   0x00000001
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_CLEAR_OCMDQUE1_INTR_SHIFT  0
#define BCHP_BSP_CONTROL_INTR2_CPU_MASK_CLEAR_OCMDQUE1_INTR_DEFAULT 0x00000001

/***************************************************************************
 *PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* BSP_CONTROL_INTR2 :: PCI_STATUS :: reserved0 [31:10] */
#define BCHP_BSP_CONTROL_INTR2_PCI_STATUS_reserved0_MASK           0xfffffc00
#define BCHP_BSP_CONTROL_INTR2_PCI_STATUS_reserved0_SHIFT          10

/* BSP_CONTROL_INTR2 :: PCI_STATUS :: BSP_TO_HOST_CPU1_INTR [09:09] */
#define BCHP_BSP_CONTROL_INTR2_PCI_STATUS_BSP_TO_HOST_CPU1_INTR_MASK 0x00000200
#define BCHP_BSP_CONTROL_INTR2_PCI_STATUS_BSP_TO_HOST_CPU1_INTR_SHIFT 9
#define BCHP_BSP_CONTROL_INTR2_PCI_STATUS_BSP_TO_HOST_CPU1_INTR_DEFAULT 0x00000000

/* BSP_CONTROL_INTR2 :: PCI_STATUS :: SCPU_SCB_INIT_ACK [08:08] */
#define BCHP_BSP_CONTROL_INTR2_PCI_STATUS_SCPU_SCB_INIT_ACK_MASK   0x00000100
#define BCHP_BSP_CONTROL_INTR2_PCI_STATUS_SCPU_SCB_INIT_ACK_SHIFT  8
#define BCHP_BSP_CONTROL_INTR2_PCI_STATUS_SCPU_SCB_INIT_ACK_DEFAULT 0x00000000

/* BSP_CONTROL_INTR2 :: PCI_STATUS :: SECTOP_GR_ERROR_INTR [07:07] */
#define BCHP_BSP_CONTROL_INTR2_PCI_STATUS_SECTOP_GR_ERROR_INTR_MASK 0x00000080
#define BCHP_BSP_CONTROL_INTR2_PCI_STATUS_SECTOP_GR_ERROR_INTR_SHIFT 7
#define BCHP_BSP_CONTROL_INTR2_PCI_STATUS_SECTOP_GR_ERROR_INTR_DEFAULT 0x00000000

/* BSP_CONTROL_INTR2 :: PCI_STATUS :: VISTA_INTR [06:06] */
#define BCHP_BSP_CONTROL_INTR2_PCI_STATUS_VISTA_INTR_MASK          0x00000040
#define BCHP_BSP_CONTROL_INTR2_PCI_STATUS_VISTA_INTR_SHIFT         6
#define BCHP_BSP_CONTROL_INTR2_PCI_STATUS_VISTA_INTR_DEFAULT       0x00000000

/* BSP_CONTROL_INTR2 :: PCI_STATUS :: PKL_INTR [05:05] */
#define BCHP_BSP_CONTROL_INTR2_PCI_STATUS_PKL_INTR_MASK            0x00000020
#define BCHP_BSP_CONTROL_INTR2_PCI_STATUS_PKL_INTR_SHIFT           5
#define BCHP_BSP_CONTROL_INTR2_PCI_STATUS_PKL_INTR_DEFAULT         0x00000000

/* BSP_CONTROL_INTR2 :: PCI_STATUS :: BSP_TO_HOST_INTR [04:04] */
#define BCHP_BSP_CONTROL_INTR2_PCI_STATUS_BSP_TO_HOST_INTR_MASK    0x00000010
#define BCHP_BSP_CONTROL_INTR2_PCI_STATUS_BSP_TO_HOST_INTR_SHIFT   4
#define BCHP_BSP_CONTROL_INTR2_PCI_STATUS_BSP_TO_HOST_INTR_DEFAULT 0x00000000

/* BSP_CONTROL_INTR2 :: PCI_STATUS :: ZZYZX_INTR [03:03] */
#define BCHP_BSP_CONTROL_INTR2_PCI_STATUS_ZZYZX_INTR_MASK          0x00000008
#define BCHP_BSP_CONTROL_INTR2_PCI_STATUS_ZZYZX_INTR_SHIFT         3
#define BCHP_BSP_CONTROL_INTR2_PCI_STATUS_ZZYZX_INTR_DEFAULT       0x00000000

/* BSP_CONTROL_INTR2 :: PCI_STATUS :: OCMDQUE_CR_INTR [02:02] */
#define BCHP_BSP_CONTROL_INTR2_PCI_STATUS_OCMDQUE_CR_INTR_MASK     0x00000004
#define BCHP_BSP_CONTROL_INTR2_PCI_STATUS_OCMDQUE_CR_INTR_SHIFT    2
#define BCHP_BSP_CONTROL_INTR2_PCI_STATUS_OCMDQUE_CR_INTR_DEFAULT  0x00000000

/* BSP_CONTROL_INTR2 :: PCI_STATUS :: OCMDQUE2_INTR [01:01] */
#define BCHP_BSP_CONTROL_INTR2_PCI_STATUS_OCMDQUE2_INTR_MASK       0x00000002
#define BCHP_BSP_CONTROL_INTR2_PCI_STATUS_OCMDQUE2_INTR_SHIFT      1
#define BCHP_BSP_CONTROL_INTR2_PCI_STATUS_OCMDQUE2_INTR_DEFAULT    0x00000000

/* BSP_CONTROL_INTR2 :: PCI_STATUS :: OCMDQUE1_INTR [00:00] */
#define BCHP_BSP_CONTROL_INTR2_PCI_STATUS_OCMDQUE1_INTR_MASK       0x00000001
#define BCHP_BSP_CONTROL_INTR2_PCI_STATUS_OCMDQUE1_INTR_SHIFT      0
#define BCHP_BSP_CONTROL_INTR2_PCI_STATUS_OCMDQUE1_INTR_DEFAULT    0x00000000

/***************************************************************************
 *PCI_SET - PCI interrupt Set Register
 ***************************************************************************/
/* BSP_CONTROL_INTR2 :: PCI_SET :: reserved0 [31:10] */
#define BCHP_BSP_CONTROL_INTR2_PCI_SET_reserved0_MASK              0xfffffc00
#define BCHP_BSP_CONTROL_INTR2_PCI_SET_reserved0_SHIFT             10

/* BSP_CONTROL_INTR2 :: PCI_SET :: BSP_TO_HOST_CPU1_INTR [09:09] */
#define BCHP_BSP_CONTROL_INTR2_PCI_SET_BSP_TO_HOST_CPU1_INTR_MASK  0x00000200
#define BCHP_BSP_CONTROL_INTR2_PCI_SET_BSP_TO_HOST_CPU1_INTR_SHIFT 9
#define BCHP_BSP_CONTROL_INTR2_PCI_SET_BSP_TO_HOST_CPU1_INTR_DEFAULT 0x00000000

/* BSP_CONTROL_INTR2 :: PCI_SET :: SCPU_SCB_INIT_ACK [08:08] */
#define BCHP_BSP_CONTROL_INTR2_PCI_SET_SCPU_SCB_INIT_ACK_MASK      0x00000100
#define BCHP_BSP_CONTROL_INTR2_PCI_SET_SCPU_SCB_INIT_ACK_SHIFT     8
#define BCHP_BSP_CONTROL_INTR2_PCI_SET_SCPU_SCB_INIT_ACK_DEFAULT   0x00000000

/* BSP_CONTROL_INTR2 :: PCI_SET :: SECTOP_GR_ERROR_INTR [07:07] */
#define BCHP_BSP_CONTROL_INTR2_PCI_SET_SECTOP_GR_ERROR_INTR_MASK   0x00000080
#define BCHP_BSP_CONTROL_INTR2_PCI_SET_SECTOP_GR_ERROR_INTR_SHIFT  7
#define BCHP_BSP_CONTROL_INTR2_PCI_SET_SECTOP_GR_ERROR_INTR_DEFAULT 0x00000000

/* BSP_CONTROL_INTR2 :: PCI_SET :: VISTA_INTR [06:06] */
#define BCHP_BSP_CONTROL_INTR2_PCI_SET_VISTA_INTR_MASK             0x00000040
#define BCHP_BSP_CONTROL_INTR2_PCI_SET_VISTA_INTR_SHIFT            6
#define BCHP_BSP_CONTROL_INTR2_PCI_SET_VISTA_INTR_DEFAULT          0x00000000

/* BSP_CONTROL_INTR2 :: PCI_SET :: PKL_INTR [05:05] */
#define BCHP_BSP_CONTROL_INTR2_PCI_SET_PKL_INTR_MASK               0x00000020
#define BCHP_BSP_CONTROL_INTR2_PCI_SET_PKL_INTR_SHIFT              5
#define BCHP_BSP_CONTROL_INTR2_PCI_SET_PKL_INTR_DEFAULT            0x00000000

/* BSP_CONTROL_INTR2 :: PCI_SET :: BSP_TO_HOST_INTR [04:04] */
#define BCHP_BSP_CONTROL_INTR2_PCI_SET_BSP_TO_HOST_INTR_MASK       0x00000010
#define BCHP_BSP_CONTROL_INTR2_PCI_SET_BSP_TO_HOST_INTR_SHIFT      4
#define BCHP_BSP_CONTROL_INTR2_PCI_SET_BSP_TO_HOST_INTR_DEFAULT    0x00000000

/* BSP_CONTROL_INTR2 :: PCI_SET :: ZZYZX_INTR [03:03] */
#define BCHP_BSP_CONTROL_INTR2_PCI_SET_ZZYZX_INTR_MASK             0x00000008
#define BCHP_BSP_CONTROL_INTR2_PCI_SET_ZZYZX_INTR_SHIFT            3
#define BCHP_BSP_CONTROL_INTR2_PCI_SET_ZZYZX_INTR_DEFAULT          0x00000000

/* BSP_CONTROL_INTR2 :: PCI_SET :: OCMDQUE_CR_INTR [02:02] */
#define BCHP_BSP_CONTROL_INTR2_PCI_SET_OCMDQUE_CR_INTR_MASK        0x00000004
#define BCHP_BSP_CONTROL_INTR2_PCI_SET_OCMDQUE_CR_INTR_SHIFT       2
#define BCHP_BSP_CONTROL_INTR2_PCI_SET_OCMDQUE_CR_INTR_DEFAULT     0x00000000

/* BSP_CONTROL_INTR2 :: PCI_SET :: OCMDQUE2_INTR [01:01] */
#define BCHP_BSP_CONTROL_INTR2_PCI_SET_OCMDQUE2_INTR_MASK          0x00000002
#define BCHP_BSP_CONTROL_INTR2_PCI_SET_OCMDQUE2_INTR_SHIFT         1
#define BCHP_BSP_CONTROL_INTR2_PCI_SET_OCMDQUE2_INTR_DEFAULT       0x00000000

/* BSP_CONTROL_INTR2 :: PCI_SET :: OCMDQUE1_INTR [00:00] */
#define BCHP_BSP_CONTROL_INTR2_PCI_SET_OCMDQUE1_INTR_MASK          0x00000001
#define BCHP_BSP_CONTROL_INTR2_PCI_SET_OCMDQUE1_INTR_SHIFT         0
#define BCHP_BSP_CONTROL_INTR2_PCI_SET_OCMDQUE1_INTR_DEFAULT       0x00000000

/***************************************************************************
 *PCI_CLEAR - PCI interrupt Clear Register
 ***************************************************************************/
/* BSP_CONTROL_INTR2 :: PCI_CLEAR :: reserved0 [31:10] */
#define BCHP_BSP_CONTROL_INTR2_PCI_CLEAR_reserved0_MASK            0xfffffc00
#define BCHP_BSP_CONTROL_INTR2_PCI_CLEAR_reserved0_SHIFT           10

/* BSP_CONTROL_INTR2 :: PCI_CLEAR :: BSP_TO_HOST_CPU1_INTR [09:09] */
#define BCHP_BSP_CONTROL_INTR2_PCI_CLEAR_BSP_TO_HOST_CPU1_INTR_MASK 0x00000200
#define BCHP_BSP_CONTROL_INTR2_PCI_CLEAR_BSP_TO_HOST_CPU1_INTR_SHIFT 9
#define BCHP_BSP_CONTROL_INTR2_PCI_CLEAR_BSP_TO_HOST_CPU1_INTR_DEFAULT 0x00000000

/* BSP_CONTROL_INTR2 :: PCI_CLEAR :: SCPU_SCB_INIT_ACK [08:08] */
#define BCHP_BSP_CONTROL_INTR2_PCI_CLEAR_SCPU_SCB_INIT_ACK_MASK    0x00000100
#define BCHP_BSP_CONTROL_INTR2_PCI_CLEAR_SCPU_SCB_INIT_ACK_SHIFT   8
#define BCHP_BSP_CONTROL_INTR2_PCI_CLEAR_SCPU_SCB_INIT_ACK_DEFAULT 0x00000000

/* BSP_CONTROL_INTR2 :: PCI_CLEAR :: SECTOP_GR_ERROR_INTR [07:07] */
#define BCHP_BSP_CONTROL_INTR2_PCI_CLEAR_SECTOP_GR_ERROR_INTR_MASK 0x00000080
#define BCHP_BSP_CONTROL_INTR2_PCI_CLEAR_SECTOP_GR_ERROR_INTR_SHIFT 7
#define BCHP_BSP_CONTROL_INTR2_PCI_CLEAR_SECTOP_GR_ERROR_INTR_DEFAULT 0x00000000

/* BSP_CONTROL_INTR2 :: PCI_CLEAR :: VISTA_INTR [06:06] */
#define BCHP_BSP_CONTROL_INTR2_PCI_CLEAR_VISTA_INTR_MASK           0x00000040
#define BCHP_BSP_CONTROL_INTR2_PCI_CLEAR_VISTA_INTR_SHIFT          6
#define BCHP_BSP_CONTROL_INTR2_PCI_CLEAR_VISTA_INTR_DEFAULT        0x00000000

/* BSP_CONTROL_INTR2 :: PCI_CLEAR :: PKL_INTR [05:05] */
#define BCHP_BSP_CONTROL_INTR2_PCI_CLEAR_PKL_INTR_MASK             0x00000020
#define BCHP_BSP_CONTROL_INTR2_PCI_CLEAR_PKL_INTR_SHIFT            5
#define BCHP_BSP_CONTROL_INTR2_PCI_CLEAR_PKL_INTR_DEFAULT          0x00000000

/* BSP_CONTROL_INTR2 :: PCI_CLEAR :: BSP_TO_HOST_INTR [04:04] */
#define BCHP_BSP_CONTROL_INTR2_PCI_CLEAR_BSP_TO_HOST_INTR_MASK     0x00000010
#define BCHP_BSP_CONTROL_INTR2_PCI_CLEAR_BSP_TO_HOST_INTR_SHIFT    4
#define BCHP_BSP_CONTROL_INTR2_PCI_CLEAR_BSP_TO_HOST_INTR_DEFAULT  0x00000000

/* BSP_CONTROL_INTR2 :: PCI_CLEAR :: ZZYZX_INTR [03:03] */
#define BCHP_BSP_CONTROL_INTR2_PCI_CLEAR_ZZYZX_INTR_MASK           0x00000008
#define BCHP_BSP_CONTROL_INTR2_PCI_CLEAR_ZZYZX_INTR_SHIFT          3
#define BCHP_BSP_CONTROL_INTR2_PCI_CLEAR_ZZYZX_INTR_DEFAULT        0x00000000

/* BSP_CONTROL_INTR2 :: PCI_CLEAR :: OCMDQUE_CR_INTR [02:02] */
#define BCHP_BSP_CONTROL_INTR2_PCI_CLEAR_OCMDQUE_CR_INTR_MASK      0x00000004
#define BCHP_BSP_CONTROL_INTR2_PCI_CLEAR_OCMDQUE_CR_INTR_SHIFT     2
#define BCHP_BSP_CONTROL_INTR2_PCI_CLEAR_OCMDQUE_CR_INTR_DEFAULT   0x00000000

/* BSP_CONTROL_INTR2 :: PCI_CLEAR :: OCMDQUE2_INTR [01:01] */
#define BCHP_BSP_CONTROL_INTR2_PCI_CLEAR_OCMDQUE2_INTR_MASK        0x00000002
#define BCHP_BSP_CONTROL_INTR2_PCI_CLEAR_OCMDQUE2_INTR_SHIFT       1
#define BCHP_BSP_CONTROL_INTR2_PCI_CLEAR_OCMDQUE2_INTR_DEFAULT     0x00000000

/* BSP_CONTROL_INTR2 :: PCI_CLEAR :: OCMDQUE1_INTR [00:00] */
#define BCHP_BSP_CONTROL_INTR2_PCI_CLEAR_OCMDQUE1_INTR_MASK        0x00000001
#define BCHP_BSP_CONTROL_INTR2_PCI_CLEAR_OCMDQUE1_INTR_SHIFT       0
#define BCHP_BSP_CONTROL_INTR2_PCI_CLEAR_OCMDQUE1_INTR_DEFAULT     0x00000000

/***************************************************************************
 *PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* BSP_CONTROL_INTR2 :: PCI_MASK_STATUS :: reserved0 [31:10] */
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_STATUS_reserved0_MASK      0xfffffc00
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_STATUS_reserved0_SHIFT     10

/* BSP_CONTROL_INTR2 :: PCI_MASK_STATUS :: BSP_TO_HOST_CPU1_INTR [09:09] */
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_STATUS_BSP_TO_HOST_CPU1_INTR_MASK 0x00000200
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_STATUS_BSP_TO_HOST_CPU1_INTR_SHIFT 9
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_STATUS_BSP_TO_HOST_CPU1_INTR_DEFAULT 0x00000001

/* BSP_CONTROL_INTR2 :: PCI_MASK_STATUS :: SCPU_SCB_INIT_ACK [08:08] */
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_STATUS_SCPU_SCB_INIT_ACK_MASK 0x00000100
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_STATUS_SCPU_SCB_INIT_ACK_SHIFT 8
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_STATUS_SCPU_SCB_INIT_ACK_DEFAULT 0x00000001

/* BSP_CONTROL_INTR2 :: PCI_MASK_STATUS :: SECTOP_GR_ERROR_INTR [07:07] */
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_STATUS_SECTOP_GR_ERROR_INTR_MASK 0x00000080
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_STATUS_SECTOP_GR_ERROR_INTR_SHIFT 7
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_STATUS_SECTOP_GR_ERROR_INTR_DEFAULT 0x00000001

/* BSP_CONTROL_INTR2 :: PCI_MASK_STATUS :: VISTA_INTR [06:06] */
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_STATUS_VISTA_INTR_MASK     0x00000040
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_STATUS_VISTA_INTR_SHIFT    6
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_STATUS_VISTA_INTR_DEFAULT  0x00000001

/* BSP_CONTROL_INTR2 :: PCI_MASK_STATUS :: PKL_INTR [05:05] */
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_STATUS_PKL_INTR_MASK       0x00000020
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_STATUS_PKL_INTR_SHIFT      5
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_STATUS_PKL_INTR_DEFAULT    0x00000001

/* BSP_CONTROL_INTR2 :: PCI_MASK_STATUS :: BSP_TO_HOST_INTR [04:04] */
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_STATUS_BSP_TO_HOST_INTR_MASK 0x00000010
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_STATUS_BSP_TO_HOST_INTR_SHIFT 4
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_STATUS_BSP_TO_HOST_INTR_DEFAULT 0x00000001

/* BSP_CONTROL_INTR2 :: PCI_MASK_STATUS :: ZZYZX_INTR [03:03] */
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_STATUS_ZZYZX_INTR_MASK     0x00000008
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_STATUS_ZZYZX_INTR_SHIFT    3
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_STATUS_ZZYZX_INTR_DEFAULT  0x00000001

/* BSP_CONTROL_INTR2 :: PCI_MASK_STATUS :: OCMDQUE_CR_INTR [02:02] */
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_STATUS_OCMDQUE_CR_INTR_MASK 0x00000004
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_STATUS_OCMDQUE_CR_INTR_SHIFT 2
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_STATUS_OCMDQUE_CR_INTR_DEFAULT 0x00000001

/* BSP_CONTROL_INTR2 :: PCI_MASK_STATUS :: OCMDQUE2_INTR [01:01] */
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_STATUS_OCMDQUE2_INTR_MASK  0x00000002
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_STATUS_OCMDQUE2_INTR_SHIFT 1
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_STATUS_OCMDQUE2_INTR_DEFAULT 0x00000001

/* BSP_CONTROL_INTR2 :: PCI_MASK_STATUS :: OCMDQUE1_INTR [00:00] */
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_STATUS_OCMDQUE1_INTR_MASK  0x00000001
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_STATUS_OCMDQUE1_INTR_SHIFT 0
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_STATUS_OCMDQUE1_INTR_DEFAULT 0x00000001

/***************************************************************************
 *PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* BSP_CONTROL_INTR2 :: PCI_MASK_SET :: reserved0 [31:10] */
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_SET_reserved0_MASK         0xfffffc00
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_SET_reserved0_SHIFT        10

/* BSP_CONTROL_INTR2 :: PCI_MASK_SET :: BSP_TO_HOST_CPU1_INTR [09:09] */
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_SET_BSP_TO_HOST_CPU1_INTR_MASK 0x00000200
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_SET_BSP_TO_HOST_CPU1_INTR_SHIFT 9
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_SET_BSP_TO_HOST_CPU1_INTR_DEFAULT 0x00000001

/* BSP_CONTROL_INTR2 :: PCI_MASK_SET :: SCPU_SCB_INIT_ACK [08:08] */
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_SET_SCPU_SCB_INIT_ACK_MASK 0x00000100
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_SET_SCPU_SCB_INIT_ACK_SHIFT 8
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_SET_SCPU_SCB_INIT_ACK_DEFAULT 0x00000001

/* BSP_CONTROL_INTR2 :: PCI_MASK_SET :: SECTOP_GR_ERROR_INTR [07:07] */
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_SET_SECTOP_GR_ERROR_INTR_MASK 0x00000080
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_SET_SECTOP_GR_ERROR_INTR_SHIFT 7
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_SET_SECTOP_GR_ERROR_INTR_DEFAULT 0x00000001

/* BSP_CONTROL_INTR2 :: PCI_MASK_SET :: VISTA_INTR [06:06] */
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_SET_VISTA_INTR_MASK        0x00000040
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_SET_VISTA_INTR_SHIFT       6
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_SET_VISTA_INTR_DEFAULT     0x00000001

/* BSP_CONTROL_INTR2 :: PCI_MASK_SET :: PKL_INTR [05:05] */
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_SET_PKL_INTR_MASK          0x00000020
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_SET_PKL_INTR_SHIFT         5
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_SET_PKL_INTR_DEFAULT       0x00000001

/* BSP_CONTROL_INTR2 :: PCI_MASK_SET :: BSP_TO_HOST_INTR [04:04] */
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_SET_BSP_TO_HOST_INTR_MASK  0x00000010
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_SET_BSP_TO_HOST_INTR_SHIFT 4
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_SET_BSP_TO_HOST_INTR_DEFAULT 0x00000001

/* BSP_CONTROL_INTR2 :: PCI_MASK_SET :: ZZYZX_INTR [03:03] */
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_SET_ZZYZX_INTR_MASK        0x00000008
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_SET_ZZYZX_INTR_SHIFT       3
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_SET_ZZYZX_INTR_DEFAULT     0x00000001

/* BSP_CONTROL_INTR2 :: PCI_MASK_SET :: OCMDQUE_CR_INTR [02:02] */
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_SET_OCMDQUE_CR_INTR_MASK   0x00000004
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_SET_OCMDQUE_CR_INTR_SHIFT  2
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_SET_OCMDQUE_CR_INTR_DEFAULT 0x00000001

/* BSP_CONTROL_INTR2 :: PCI_MASK_SET :: OCMDQUE2_INTR [01:01] */
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_SET_OCMDQUE2_INTR_MASK     0x00000002
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_SET_OCMDQUE2_INTR_SHIFT    1
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_SET_OCMDQUE2_INTR_DEFAULT  0x00000001

/* BSP_CONTROL_INTR2 :: PCI_MASK_SET :: OCMDQUE1_INTR [00:00] */
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_SET_OCMDQUE1_INTR_MASK     0x00000001
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_SET_OCMDQUE1_INTR_SHIFT    0
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_SET_OCMDQUE1_INTR_DEFAULT  0x00000001

/***************************************************************************
 *PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* BSP_CONTROL_INTR2 :: PCI_MASK_CLEAR :: reserved0 [31:10] */
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_CLEAR_reserved0_MASK       0xfffffc00
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_CLEAR_reserved0_SHIFT      10

/* BSP_CONTROL_INTR2 :: PCI_MASK_CLEAR :: BSP_TO_HOST_CPU1_INTR [09:09] */
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_CLEAR_BSP_TO_HOST_CPU1_INTR_MASK 0x00000200
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_CLEAR_BSP_TO_HOST_CPU1_INTR_SHIFT 9
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_CLEAR_BSP_TO_HOST_CPU1_INTR_DEFAULT 0x00000001

/* BSP_CONTROL_INTR2 :: PCI_MASK_CLEAR :: SCPU_SCB_INIT_ACK [08:08] */
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_CLEAR_SCPU_SCB_INIT_ACK_MASK 0x00000100
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_CLEAR_SCPU_SCB_INIT_ACK_SHIFT 8
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_CLEAR_SCPU_SCB_INIT_ACK_DEFAULT 0x00000001

/* BSP_CONTROL_INTR2 :: PCI_MASK_CLEAR :: SECTOP_GR_ERROR_INTR [07:07] */
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_CLEAR_SECTOP_GR_ERROR_INTR_MASK 0x00000080
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_CLEAR_SECTOP_GR_ERROR_INTR_SHIFT 7
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_CLEAR_SECTOP_GR_ERROR_INTR_DEFAULT 0x00000001

/* BSP_CONTROL_INTR2 :: PCI_MASK_CLEAR :: VISTA_INTR [06:06] */
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_CLEAR_VISTA_INTR_MASK      0x00000040
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_CLEAR_VISTA_INTR_SHIFT     6
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_CLEAR_VISTA_INTR_DEFAULT   0x00000001

/* BSP_CONTROL_INTR2 :: PCI_MASK_CLEAR :: PKL_INTR [05:05] */
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_CLEAR_PKL_INTR_MASK        0x00000020
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_CLEAR_PKL_INTR_SHIFT       5
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_CLEAR_PKL_INTR_DEFAULT     0x00000001

/* BSP_CONTROL_INTR2 :: PCI_MASK_CLEAR :: BSP_TO_HOST_INTR [04:04] */
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_CLEAR_BSP_TO_HOST_INTR_MASK 0x00000010
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_CLEAR_BSP_TO_HOST_INTR_SHIFT 4
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_CLEAR_BSP_TO_HOST_INTR_DEFAULT 0x00000001

/* BSP_CONTROL_INTR2 :: PCI_MASK_CLEAR :: ZZYZX_INTR [03:03] */
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_CLEAR_ZZYZX_INTR_MASK      0x00000008
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_CLEAR_ZZYZX_INTR_SHIFT     3
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_CLEAR_ZZYZX_INTR_DEFAULT   0x00000001

/* BSP_CONTROL_INTR2 :: PCI_MASK_CLEAR :: OCMDQUE_CR_INTR [02:02] */
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_CLEAR_OCMDQUE_CR_INTR_MASK 0x00000004
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_CLEAR_OCMDQUE_CR_INTR_SHIFT 2
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_CLEAR_OCMDQUE_CR_INTR_DEFAULT 0x00000001

/* BSP_CONTROL_INTR2 :: PCI_MASK_CLEAR :: OCMDQUE2_INTR [01:01] */
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_CLEAR_OCMDQUE2_INTR_MASK   0x00000002
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_CLEAR_OCMDQUE2_INTR_SHIFT  1
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_CLEAR_OCMDQUE2_INTR_DEFAULT 0x00000001

/* BSP_CONTROL_INTR2 :: PCI_MASK_CLEAR :: OCMDQUE1_INTR [00:00] */
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_CLEAR_OCMDQUE1_INTR_MASK   0x00000001
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_CLEAR_OCMDQUE1_INTR_SHIFT  0
#define BCHP_BSP_CONTROL_INTR2_PCI_MASK_CLEAR_OCMDQUE1_INTR_DEFAULT 0x00000001

#endif /* #ifndef BCHP_BSP_CONTROL_INTR2_H__ */

/* End of File */
