// Seed: 1875890400
module module_0 (
    input tri0 id_0,
    output wor id_1,
    input wand id_2,
    output supply0 id_3,
    output uwire id_4,
    output wire id_5,
    input wire id_6,
    input wire id_7,
    output supply0 id_8,
    input tri1 id_9,
    output uwire id_10,
    input tri1 id_11,
    input wire id_12,
    input tri0 id_13,
    input uwire id_14,
    input tri id_15
    , id_18,
    input supply0 id_16
);
  assign id_8 = 1;
  supply1 id_19 = id_16;
  wire id_20;
  wire id_21;
  id_22(
      .id_0(1), .id_1(id_5)
  );
endmodule
module module_1 (
    input  uwire id_0,
    output tri1  id_1
);
  wire id_3;
  reg  id_4;
  wire id_5;
  wire id_6;
  xnor (id_1, id_3, id_7, id_4, id_0, id_6, id_5);
  assign id_5 = id_3;
  tri0 id_7 = 1;
  module_0(
      id_0,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_0,
      id_0,
      id_1,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0
  );
  always_ff id_4 <= 1;
  wire id_8;
endmodule
