{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1728482522489 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Standard Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1728482522489 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct  9 16:02:02 2024 " "Processing started: Wed Oct  9 16:02:02 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1728482522489 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482522489 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab1 -c lab1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab1 -c lab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482522490 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1728482525868 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1728482525869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/lab1_system.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab1_system/synthesis/lab1_system.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab1_system-rtl " "Found design unit 1: lab1_system-rtl" {  } { { "lab1_system/synthesis/lab1_system.vhd" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/lab1_system.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482530274 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab1_system " "Found entity 1: lab1_system" {  } { { "lab1_system/synthesis/lab1_system.vhd" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/lab1_system.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482530274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482530274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/lab1_system_rst_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab1_system/synthesis/lab1_system_rst_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab1_system_rst_controller-rtl " "Found design unit 1: lab1_system_rst_controller-rtl" {  } { { "lab1_system/synthesis/lab1_system_rst_controller.vhd" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/lab1_system_rst_controller.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482530275 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab1_system_rst_controller " "Found entity 1: lab1_system_rst_controller" {  } { { "lab1_system/synthesis/lab1_system_rst_controller.vhd" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/lab1_system_rst_controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482530275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482530275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/lab1_system_rst_controller_001.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab1_system/synthesis/lab1_system_rst_controller_001.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab1_system_rst_controller_001-rtl " "Found design unit 1: lab1_system_rst_controller_001-rtl" {  } { { "lab1_system/synthesis/lab1_system_rst_controller_001.vhd" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/lab1_system_rst_controller_001.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482530275 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab1_system_rst_controller_001 " "Found entity 1: lab1_system_rst_controller_001" {  } { { "lab1_system/synthesis/lab1_system_rst_controller_001.vhd" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/lab1_system_rst_controller_001.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482530275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482530275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lab1_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "lab1_system/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482530276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482530276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file lab1_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "lab1_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482530277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482530277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/lab1_system_irq_mapper_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab1_system/synthesis/submodules/lab1_system_irq_mapper_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab1_system_irq_mapper_001 " "Found entity 1: lab1_system_irq_mapper_001" {  } { { "lab1_system/synthesis/submodules/lab1_system_irq_mapper_001.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_irq_mapper_001.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482530277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482530277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/lab1_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab1_system/synthesis/submodules/lab1_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab1_system_irq_mapper " "Found entity 1: lab1_system_irq_mapper" {  } { { "lab1_system/synthesis/submodules/lab1_system_irq_mapper.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482530277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482530277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab1_system_mm_interconnect_1 " "Found entity 1: lab1_system_mm_interconnect_1" {  } { { "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1.v" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482530279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482530279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file lab1_system/synthesis/submodules/lab1_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab1_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: lab1_system_mm_interconnect_0_avalon_st_adapter" {  } { { "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482530280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482530280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab1_system/synthesis/submodules/lab1_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab1_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: lab1_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482530280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482530280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab1_system_mm_interconnect_1_rsp_mux " "Found entity 1: lab1_system_mm_interconnect_1_rsp_mux" {  } { { "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_rsp_mux.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482530280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482530280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab1_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "lab1_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482530281 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "lab1_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482530281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482530281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab1_system_mm_interconnect_1_rsp_demux_002 " "Found entity 1: lab1_system_mm_interconnect_1_rsp_demux_002" {  } { { "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_rsp_demux_002.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482530281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482530281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab1_system_mm_interconnect_1_rsp_demux " "Found entity 1: lab1_system_mm_interconnect_1_rsp_demux" {  } { { "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_rsp_demux.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482530281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482530281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab1_system_mm_interconnect_1_cmd_mux_002 " "Found entity 1: lab1_system_mm_interconnect_1_cmd_mux_002" {  } { { "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_cmd_mux_002.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482530282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482530282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab1_system_mm_interconnect_1_cmd_mux " "Found entity 1: lab1_system_mm_interconnect_1_cmd_mux" {  } { { "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_cmd_mux.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482530282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482530282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab1_system_mm_interconnect_1_cmd_demux " "Found entity 1: lab1_system_mm_interconnect_1_cmd_demux" {  } { { "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_cmd_demux.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482530283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482530283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab1_system/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "lab1_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482530283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482530283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab1_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "lab1_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482530283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482530283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file lab1_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "lab1_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482530285 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "lab1_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482530285 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "lab1_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482530285 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "lab1_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482530285 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "lab1_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482530285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482530285 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "lab1_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728482530287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab1_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "lab1_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482530288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482530288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab1_system/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "lab1_system/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482530288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482530288 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "lab1_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728482530288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab1_system/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "lab1_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482530289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482530289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab1_system/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "lab1_system/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482530289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482530289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab1_system/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "lab1_system/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482530290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482530290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab1_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "lab1_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482530290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482530290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file lab1_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "lab1_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482530290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482530290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab1_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "lab1_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482530291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482530291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab1_system/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "lab1_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482530292 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "lab1_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482530292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482530292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file lab1_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "lab1_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482530293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482530293 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab1_system_mm_interconnect_1_router_004.sv(48) " "Verilog HDL Declaration information at lab1_system_mm_interconnect_1_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_router_004.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728482530293 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab1_system_mm_interconnect_1_router_004.sv(49) " "Verilog HDL Declaration information at lab1_system_mm_interconnect_1_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_router_004.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728482530293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab1_system_mm_interconnect_1_router_004_default_decode " "Found entity 1: lab1_system_mm_interconnect_1_router_004_default_decode" {  } { { "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_router_004.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482530293 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab1_system_mm_interconnect_1_router_004 " "Found entity 2: lab1_system_mm_interconnect_1_router_004" {  } { { "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_router_004.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482530293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482530293 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab1_system_mm_interconnect_1_router_003.sv(48) " "Verilog HDL Declaration information at lab1_system_mm_interconnect_1_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_router_003.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728482530294 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab1_system_mm_interconnect_1_router_003.sv(49) " "Verilog HDL Declaration information at lab1_system_mm_interconnect_1_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_router_003.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728482530294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab1_system_mm_interconnect_1_router_003_default_decode " "Found entity 1: lab1_system_mm_interconnect_1_router_003_default_decode" {  } { { "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_router_003.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482530294 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab1_system_mm_interconnect_1_router_003 " "Found entity 2: lab1_system_mm_interconnect_1_router_003" {  } { { "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_router_003.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482530294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482530294 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab1_system_mm_interconnect_1_router_002.sv(48) " "Verilog HDL Declaration information at lab1_system_mm_interconnect_1_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_router_002.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728482530294 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab1_system_mm_interconnect_1_router_002.sv(49) " "Verilog HDL Declaration information at lab1_system_mm_interconnect_1_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_router_002.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728482530294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab1_system_mm_interconnect_1_router_002_default_decode " "Found entity 1: lab1_system_mm_interconnect_1_router_002_default_decode" {  } { { "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_router_002.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482530294 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab1_system_mm_interconnect_1_router_002 " "Found entity 2: lab1_system_mm_interconnect_1_router_002" {  } { { "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_router_002.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482530294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482530294 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab1_system_mm_interconnect_1_router_001.sv(48) " "Verilog HDL Declaration information at lab1_system_mm_interconnect_1_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_router_001.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728482530295 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab1_system_mm_interconnect_1_router_001.sv(49) " "Verilog HDL Declaration information at lab1_system_mm_interconnect_1_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_router_001.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728482530295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab1_system_mm_interconnect_1_router_001_default_decode " "Found entity 1: lab1_system_mm_interconnect_1_router_001_default_decode" {  } { { "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_router_001.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482530295 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab1_system_mm_interconnect_1_router_001 " "Found entity 2: lab1_system_mm_interconnect_1_router_001" {  } { { "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_router_001.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482530295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482530295 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab1_system_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at lab1_system_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_router.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728482530295 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab1_system_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at lab1_system_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_router.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728482530295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab1_system_mm_interconnect_1_router_default_decode " "Found entity 1: lab1_system_mm_interconnect_1_router_default_decode" {  } { { "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_router.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482530296 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab1_system_mm_interconnect_1_router " "Found entity 2: lab1_system_mm_interconnect_1_router" {  } { { "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_router.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482530296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482530296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab1_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "lab1_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482530296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482530296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab1_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "lab1_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482530297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482530297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab1_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_slave_ni " "Found entity 1: altera_merlin_axi_slave_ni" {  } { { "lab1_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482530298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482530298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab1_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "lab1_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482530299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482530299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab1_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "lab1_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482530300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482530300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab1_system/synthesis/submodules/lab1_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab1_system_mm_interconnect_0 " "Found entity 1: lab1_system_mm_interconnect_0" {  } { { "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_0.v" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482530301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482530301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab1_system/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "lab1_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482530303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482530303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab1_system/synthesis/submodules/lab1_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab1_system_mm_interconnect_0_rsp_mux " "Found entity 1: lab1_system_mm_interconnect_0_rsp_mux" {  } { { "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482530303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482530303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab1_system/synthesis/submodules/lab1_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab1_system_mm_interconnect_0_rsp_demux " "Found entity 1: lab1_system_mm_interconnect_0_rsp_demux" {  } { { "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482530304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482530304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab1_system/synthesis/submodules/lab1_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab1_system_mm_interconnect_0_cmd_mux " "Found entity 1: lab1_system_mm_interconnect_0_cmd_mux" {  } { { "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482530304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482530304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab1_system/synthesis/submodules/lab1_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab1_system_mm_interconnect_0_cmd_demux " "Found entity 1: lab1_system_mm_interconnect_0_cmd_demux" {  } { { "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482530305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482530305 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab1_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at lab1_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_0_router_002.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728482530305 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab1_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at lab1_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_0_router_002.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728482530305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab1_system/synthesis/submodules/lab1_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab1_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: lab1_system_mm_interconnect_0_router_002_default_decode" {  } { { "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_0_router_002.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482530305 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab1_system_mm_interconnect_0_router_002 " "Found entity 2: lab1_system_mm_interconnect_0_router_002" {  } { { "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_0_router_002.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482530305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482530305 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab1_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at lab1_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_0_router.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728482530305 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab1_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at lab1_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_0_router.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728482530305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab1_system/synthesis/submodules/lab1_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab1_system_mm_interconnect_0_router_default_decode " "Found entity 1: lab1_system_mm_interconnect_0_router_default_decode" {  } { { "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_0_router.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482530306 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab1_system_mm_interconnect_0_router " "Found entity 2: lab1_system_mm_interconnect_0_router" {  } { { "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_0_router.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482530306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482530306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/axi4_lite_count28.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab1_system/synthesis/submodules/axi4_lite_count28.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 axi4_lite_count28-arch_imp " "Found design unit 1: axi4_lite_count28-arch_imp" {  } { { "lab1_system/synthesis/submodules/axi4_lite_count28.vhd" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/axi4_lite_count28.vhd" 88 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482530306 ""} { "Info" "ISGN_ENTITY_NAME" "1 axi4_lite_count28 " "Found entity 1: axi4_lite_count28" {  } { { "lab1_system/synthesis/submodules/axi4_lite_count28.vhd" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/axi4_lite_count28.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482530306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482530306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/count_28.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab1_system/synthesis/submodules/count_28.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 count_28-bevahiour " "Found design unit 1: count_28-bevahiour" {  } { { "lab1_system/synthesis/submodules/count_28.vhd" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/count_28.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482530307 ""} { "Info" "ISGN_ENTITY_NAME" "1 count_28 " "Found entity 1: count_28" {  } { { "lab1_system/synthesis/submodules/count_28.vhd" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/count_28.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482530307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482530307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/lab1_system_System_PLL.v 1 1 " "Found 1 design units, including 1 entities, in source file lab1_system/synthesis/submodules/lab1_system_System_PLL.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab1_system_System_PLL " "Found entity 1: lab1_system_System_PLL" {  } { { "lab1_system/synthesis/submodules/lab1_system_System_PLL.v" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_System_PLL.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482530307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482530307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file lab1_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "lab1_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482530307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482530307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/lab1_system_System_PLL_sys_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file lab1_system/synthesis/submodules/lab1_system_System_PLL_sys_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab1_system_System_PLL_sys_pll " "Found entity 1: lab1_system_System_PLL_sys_pll" {  } { { "lab1_system/synthesis/submodules/lab1_system_System_PLL_sys_pll.v" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_System_PLL_sys_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482530307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482530307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/lab1_system_Pushbuttons.v 1 1 " "Found 1 design units, including 1 entities, in source file lab1_system/synthesis/submodules/lab1_system_Pushbuttons.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab1_system_Pushbuttons " "Found entity 1: lab1_system_Pushbuttons" {  } { { "lab1_system/synthesis/submodules/lab1_system_Pushbuttons.v" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_Pushbuttons.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482530308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482530308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/lab1_system_JTAG_UART.v 5 5 " "Found 5 design units, including 5 entities, in source file lab1_system/synthesis/submodules/lab1_system_JTAG_UART.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab1_system_JTAG_UART_sim_scfifo_w " "Found entity 1: lab1_system_JTAG_UART_sim_scfifo_w" {  } { { "lab1_system/synthesis/submodules/lab1_system_JTAG_UART.v" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_JTAG_UART.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482530309 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab1_system_JTAG_UART_scfifo_w " "Found entity 2: lab1_system_JTAG_UART_scfifo_w" {  } { { "lab1_system/synthesis/submodules/lab1_system_JTAG_UART.v" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_JTAG_UART.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482530309 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab1_system_JTAG_UART_sim_scfifo_r " "Found entity 3: lab1_system_JTAG_UART_sim_scfifo_r" {  } { { "lab1_system/synthesis/submodules/lab1_system_JTAG_UART.v" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_JTAG_UART.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482530309 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab1_system_JTAG_UART_scfifo_r " "Found entity 4: lab1_system_JTAG_UART_scfifo_r" {  } { { "lab1_system/synthesis/submodules/lab1_system_JTAG_UART.v" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_JTAG_UART.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482530309 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab1_system_JTAG_UART " "Found entity 5: lab1_system_JTAG_UART" {  } { { "lab1_system/synthesis/submodules/lab1_system_JTAG_UART.v" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_JTAG_UART.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482530309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482530309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/lab1_system_ARM_A9_HPS.v 1 1 " "Found 1 design units, including 1 entities, in source file lab1_system/synthesis/submodules/lab1_system_ARM_A9_HPS.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab1_system_ARM_A9_HPS " "Found entity 1: lab1_system_ARM_A9_HPS" {  } { { "lab1_system/synthesis/submodules/lab1_system_ARM_A9_HPS.v" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_ARM_A9_HPS.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482530310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482530310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/lab1_system_ARM_A9_HPS_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file lab1_system/synthesis/submodules/lab1_system_ARM_A9_HPS_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab1_system_ARM_A9_HPS_hps_io " "Found entity 1: lab1_system_ARM_A9_HPS_hps_io" {  } { { "lab1_system/synthesis/submodules/lab1_system_ARM_A9_HPS_hps_io.v" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_ARM_A9_HPS_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482530310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482530310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file lab1_system/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "lab1_system/synthesis/submodules/hps_sdram.v" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482530311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482530311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab1_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "lab1_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482530312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482530312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab1_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "lab1_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482530314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482530314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab1_system/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "lab1_system/synthesis/submodules/hps_sdram_p0.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482530315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482530315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file lab1_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "lab1_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482530315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482530315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab1_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "lab1_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482530319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482530319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file lab1_system/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "lab1_system/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482530319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482530319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file lab1_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "lab1_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482530320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482530320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab1_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "lab1_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482530320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482530320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab1_system/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "lab1_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482530321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482530321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab1_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "lab1_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482530321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482530321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file lab1_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "lab1_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482530322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482530322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file lab1_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "lab1_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482530322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482530322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file lab1_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "lab1_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482530323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482530323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file lab1_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "lab1_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482530323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482530323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file lab1_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "lab1_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482530323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482530323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file lab1_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "lab1_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482530343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482530343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file lab1_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "lab1_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482530343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482530343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file lab1_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "lab1_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482530344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482530344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/lab1_system_ARM_A9_HPS_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab1_system/synthesis/submodules/lab1_system_ARM_A9_HPS_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab1_system_ARM_A9_HPS_hps_io_border " "Found entity 1: lab1_system_ARM_A9_HPS_hps_io_border" {  } { { "lab1_system/synthesis/submodules/lab1_system_ARM_A9_HPS_hps_io_border.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_ARM_A9_HPS_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482530344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482530344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/lab1_system_ARM_A9_HPS_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab1_system/synthesis/submodules/lab1_system_ARM_A9_HPS_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab1_system_ARM_A9_HPS_fpga_interfaces " "Found entity 1: lab1_system_ARM_A9_HPS_fpga_interfaces" {  } { { "lab1_system/synthesis/submodules/lab1_system_ARM_A9_HPS_fpga_interfaces.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_ARM_A9_HPS_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482530345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482530345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab1-structural " "Found design unit 1: lab1-structural" {  } { { "lab1.vhd" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482530345 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab1 " "Found entity 1: lab1" {  } { { "lab1.vhd" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482530345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482530345 ""}
{ "Error" "EVRFX_VHDL_FORMAL_NOT_DECLARED" "pusbuttons_export lab1.vhd(126) " "VHDL Association List error at lab1.vhd(126): formal \"pusbuttons_export\" does not exist" {  } { { "lab1.vhd" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1.vhd" 126 0 0 } }  } 0 10349 "VHDL Association List error at %2!s!: formal \"%1!s!\" does not exist" 0 0 "Analysis & Synthesis" 0 -1 1728482530347 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "lab1_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728482530347 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/output_files/lab1.map.smsg " "Generated suppressed messages file /home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/output_files/lab1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482530395 ""}
