# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 win64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do lab3_top_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/21.1/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+//Mac/Home/Documents/DAV/lab3 {//Mac/Home/Documents/DAV/lab3/butterfly.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 22:55:41 on Apr 29,2024
# vlog -reportprogress 300 -sv -work work "+incdir+//Mac/Home/Documents/DAV/lab3" //Mac/Home/Documents/DAV/lab3/butterfly.sv 
# -- Compiling module butterfly
# 
# Top level modules:
# 	butterfly
# End time: 22:55:41 on Apr 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+//Mac/Home/Documents/DAV/lab3 {//Mac/Home/Documents/DAV/lab3/fft.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 22:55:42 on Apr 29,2024
# vlog -reportprogress 300 -sv -work work "+incdir+//Mac/Home/Documents/DAV/lab3" //Mac/Home/Documents/DAV/lab3/fft.sv 
# -- Compiling module fft
# 
# Top level modules:
# 	fft
# End time: 22:55:42 on Apr 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+//Mac/Home/Documents/DAV/lab3 {//Mac/Home/Documents/DAV/lab3/ft_tb.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 22:55:42 on Apr 29,2024
# vlog -reportprogress 300 -sv -work work "+incdir+//Mac/Home/Documents/DAV/lab3" //Mac/Home/Documents/DAV/lab3/ft_tb.sv 
# -- Compiling module ft_tb
# 
# Top level modules:
# 	ft_tb
# End time: 22:55:42 on Apr 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+//Mac/Home/Documents/DAV/lab3 {//Mac/Home/Documents/DAV/lab3/fft16.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 22:55:42 on Apr 29,2024
# vlog -reportprogress 300 -sv -work work "+incdir+//Mac/Home/Documents/DAV/lab3" //Mac/Home/Documents/DAV/lab3/fft16.sv 
# -- Compiling module fft16
# 
# Top level modules:
# 	fft16
# End time: 22:55:43 on Apr 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
vsim -voptargs=+acc work.ft_tb
# vsim -voptargs="+acc" work.ft_tb 
# Start time: 22:55:48 on Apr 29,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 1 FSM in module "fft16(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "fft(fast)".
# Loading sv_std.std
# Loading work.ft_tb(fast)
# Loading work.fft(fast)
# Loading work.butterfly(fast)
# Loading work.fft16(fast)
# Loading work.butterfly(fast__1)
add wave -position insertpoint sim:/ft_tb/*
add wave -position insertpoint  \
sim:/ft_tb/samples_32
add wave -position insertpoint  \
sim:/ft_tb/samples_16
run 200
# ** Note: $stop    : //Mac/Home/Documents/DAV/lab3/ft_tb.sv(66)
#    Time: 130 ns  Iteration: 0  Instance: /ft_tb
# Break in Module ft_tb at //Mac/Home/Documents/DAV/lab3/ft_tb.sv line 66
# couldn't load library "C:/intelFPGA_lite/21.1/questa_fse/win64/ScintillaTk/ScintillaTk114.dll": this library or a dependent library could not be found in library path
# list element in quotes followed by ":" instead of space
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.ft_tb(fast)
# Loading work.fft(fast)
# Loading work.butterfly(fast)
# Loading work.fft16(fast)
# Loading work.butterfly(fast__1)
run 1000
# ** Note: $stop    : //Mac/Home/Documents/DAV/lab3/ft_tb.sv(66)
#    Time: 130 ns  Iteration: 0  Instance: /ft_tb
# Break in Module ft_tb at //Mac/Home/Documents/DAV/lab3/ft_tb.sv line 66
# couldn't load library "C:/intelFPGA_lite/21.1/questa_fse/win64/ScintillaTk/ScintillaTk114.dll": this library or a dependent library could not be found in library path
# list element in quotes followed by ":" instead of space
# End time: 22:57:30 on Apr 29,2024, Elapsed time: 0:01:42
# Errors: 0, Warnings: 0
