Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri May 30 00:29:34 2025
| Host         : DESKTOP-P2N9ID2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file OTTER_Wrapper_timing_summary_routed.rpt -pb OTTER_Wrapper_timing_summary_routed.pb -rpx OTTER_Wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : OTTER_Wrapper
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                 Violations  
---------  ----------------  ------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                 349         
LUTAR-1    Warning           LUT drives async reset alert                1           
SYNTH-6    Warning           Timing of a RAM block might be sub-optimal  16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (349)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2079)
5. checking no_input_delay (21)
6. checking no_output_delay (28)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (349)
--------------------------
 There are 349 register/latch pins with no clock driven by root clock pin: s_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2079)
---------------------------------------------------
 There are 2079 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (21)
-------------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (28)
--------------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.661        0.000                      0                    1        0.380        0.000                      0                    1        4.500        0.000                       0                     2  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.661        0.000                      0                    1        0.380        0.000                      0                    1        4.500        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.661ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.380ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.661ns  (required time - arrival time)
  Source:                 s_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.333ns  (logic 0.580ns (43.520%)  route 0.753ns (56.480%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.565     5.086    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  s_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  s_clk_reg/Q
                         net (fo=2, routed)           0.753     6.295    s_clk
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.419 r  s_clk_i_1/O
                         net (fo=1, routed)           0.000     6.419    s_clk_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  s_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.445    14.786    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  s_clk_reg/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.029    15.080    s_clk_reg
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                          -6.419    
  -------------------------------------------------------------------
                         slack                                  8.661    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 s_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.186ns (39.514%)  route 0.285ns (60.486%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.563     1.446    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  s_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  s_clk_reg/Q
                         net (fo=2, routed)           0.285     1.872    s_clk
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.917 r  s_clk_i_1/O
                         net (fo=1, routed)           0.000     1.917    s_clk_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  s_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.832     1.959    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  s_clk_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.091     1.537    s_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.380    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   s_clk_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   s_clk_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   s_clk_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   s_clk_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   s_clk_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          2107 Endpoints
Min Delay          2107 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 my_otter/OTTER_MEMORY/memory_reg_bram_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            my_otter/OTTER_MEMORY/memory_reg_bram_4/WEA[3]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.611ns  (logic 6.615ns (21.610%)  route 23.996ns (78.390%))
  Logic Levels:           22  (CARRY4=8 LUT3=1 LUT4=5 LUT5=2 LUT6=3 MUXF7=2 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1                     0.000     0.000 r  my_otter/OTTER_MEMORY/memory_reg_bram_8/CLKBWRCLK
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     2.454 r  my_otter/OTTER_MEMORY/memory_reg_bram_8/DOBDO[0]
                         net (fo=1, routed)           2.211     4.665    my_otter/OTTER_MEMORY/memory_reg_bram_8_n_67
    SLICE_X48Y14         LUT6 (Prop_lut6_I5_O)        0.124     4.789 r  my_otter/OTTER_MEMORY/FSM_sequential_PS[2]_i_11/O
                         net (fo=1, routed)           0.000     4.789    my_otter/OTTER_MEMORY/FSM_sequential_PS[2]_i_11_n_0
    SLICE_X48Y14         MUXF7 (Prop_muxf7_I0_O)      0.212     5.001 r  my_otter/OTTER_MEMORY/FSM_sequential_PS_reg[2]_i_6/O
                         net (fo=1, routed)           0.951     5.953    my_otter/OTTER_MEMORY/FSM_sequential_PS_reg[2]_i_6_n_0
    SLICE_X48Y17         LUT5 (Prop_lut5_I1_O)        0.299     6.252 f  my_otter/OTTER_MEMORY/FSM_sequential_PS[2]_i_4/O
                         net (fo=12, routed)          2.127     8.378    my_otter/OTTER_MEMORY/memory_reg_mux_sel_b_pos_0_0
    SLICE_X31Y7          LUT3 (Prop_lut3_I0_O)        0.124     8.502 f  my_otter/OTTER_MEMORY/memory_mux_sel_a_pos_3_i_18/O
                         net (fo=22, routed)          1.582    10.085    my_otter/OTTER_MEMORY/memory_reg_mux_sel_b_pos_0_10
    SLICE_X42Y7          LUT4 (Prop_lut4_I0_O)        0.124    10.209 r  my_otter/OTTER_MEMORY/memory_mux_sel_a_pos_3_i_39/O
                         net (fo=35, routed)          1.005    11.214    my_otter/ALU_MUX_B/alu_b_sel[1]
    SLICE_X37Y8          MUXF7 (Prop_muxf7_S_O)       0.276    11.490 r  my_otter/ALU_MUX_B/memory_reg_bram_0_i_153/O
                         net (fo=111, routed)         2.743    14.233    my_otter/OTTER_MEMORY/alu_b[2]
    SLICE_X49Y5          LUT4 (Prop_lut4_I3_O)        0.299    14.532 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_233/O
                         net (fo=1, routed)           0.000    14.532    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_233_n_0
    SLICE_X49Y5          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.930 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_203/CO[3]
                         net (fo=1, routed)           0.000    14.930    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_203_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.044 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_188/CO[3]
                         net (fo=1, routed)           0.000    15.044    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_188_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.158 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_167/CO[3]
                         net (fo=1, routed)           0.000    15.158    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_167_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.272 r  my_otter/OTTER_MEMORY/memory_reg_mux_sel_a_pos_3_i_32/CO[3]
                         net (fo=1, routed)           0.000    15.272    my_otter/OTTER_MEMORY/memory_reg_mux_sel_a_pos_3_i_32_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.386 r  my_otter/OTTER_MEMORY/CSR_MTVEC_reg[19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.386    my_otter/OTTER_MEMORY/CSR_MTVEC_reg[19]_i_13_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.500 r  my_otter/OTTER_MEMORY/CSR_MTVEC_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.500    my_otter/OTTER_MEMORY/CSR_MTVEC_reg[23]_i_13_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.614 r  my_otter/OTTER_MEMORY/CSR_MTVEC_reg[31]_i_40/CO[3]
                         net (fo=1, routed)           0.000    15.614    my_otter/OTTER_MEMORY/CSR_MTVEC_reg[31]_i_40_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.853 f  my_otter/OTTER_MEMORY/CSR_MTVEC_reg[31]_i_21/O[2]
                         net (fo=1, routed)           1.324    17.177    my_otter/OTTER_MEMORY/ALU/data1[30]
    SLICE_X55Y12         LUT4 (Prop_lut4_I2_O)        0.302    17.479 f  my_otter/OTTER_MEMORY/CSR_MTVEC[30]_i_6/O
                         net (fo=1, routed)           1.123    18.601    my_otter/OTTER_MEMORY/CSR_MTVEC[30]_i_6_n_0
    SLICE_X56Y15         LUT6 (Prop_lut6_I1_O)        0.124    18.725 f  my_otter/OTTER_MEMORY/CSR_MTVEC[30]_i_2/O
                         net (fo=1, routed)           0.411    19.137    my_otter/OTTER_MEMORY/CSR_MTVEC[30]_i_2_n_0
    SLICE_X55Y15         LUT6 (Prop_lut6_I0_O)        0.124    19.261 f  my_otter/OTTER_MEMORY/CSR_MTVEC[30]_i_1/O
                         net (fo=7, routed)           2.266    21.527    my_otter/OTTER_MEMORY/IOBUS_addr[30]
    SLICE_X33Y15         LUT4 (Prop_lut4_I2_O)        0.152    21.679 f  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_159/O
                         net (fo=25, routed)          1.571    23.250    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_159_n_0
    SLICE_X32Y12         LUT4 (Prop_lut4_I1_O)        0.354    23.604 f  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_85/O
                         net (fo=91, routed)          5.696    29.300    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_161_0
    SLICE_X59Y9          LUT5 (Prop_lut5_I0_O)        0.326    29.626 r  my_otter/OTTER_MEMORY/memory_reg_bram_4_i_3/O
                         net (fo=1, routed)           0.985    30.611    my_otter/OTTER_MEMORY/memory_reg_bram_4_i_3_n_0
    RAMB36_X2Y0          RAMB36E1                                     r  my_otter/OTTER_MEMORY/memory_reg_bram_4/WEA[3]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/OTTER_MEMORY/memory_reg_bram_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            my_otter/OTTER_MEMORY/memory_reg_bram_6/WEA[2]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.596ns  (logic 6.615ns (21.620%)  route 23.981ns (78.380%))
  Logic Levels:           22  (CARRY4=8 LUT3=1 LUT4=5 LUT5=2 LUT6=3 MUXF7=2 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1                     0.000     0.000 r  my_otter/OTTER_MEMORY/memory_reg_bram_8/CLKBWRCLK
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     2.454 r  my_otter/OTTER_MEMORY/memory_reg_bram_8/DOBDO[0]
                         net (fo=1, routed)           2.211     4.665    my_otter/OTTER_MEMORY/memory_reg_bram_8_n_67
    SLICE_X48Y14         LUT6 (Prop_lut6_I5_O)        0.124     4.789 r  my_otter/OTTER_MEMORY/FSM_sequential_PS[2]_i_11/O
                         net (fo=1, routed)           0.000     4.789    my_otter/OTTER_MEMORY/FSM_sequential_PS[2]_i_11_n_0
    SLICE_X48Y14         MUXF7 (Prop_muxf7_I0_O)      0.212     5.001 r  my_otter/OTTER_MEMORY/FSM_sequential_PS_reg[2]_i_6/O
                         net (fo=1, routed)           0.951     5.953    my_otter/OTTER_MEMORY/FSM_sequential_PS_reg[2]_i_6_n_0
    SLICE_X48Y17         LUT5 (Prop_lut5_I1_O)        0.299     6.252 f  my_otter/OTTER_MEMORY/FSM_sequential_PS[2]_i_4/O
                         net (fo=12, routed)          2.127     8.378    my_otter/OTTER_MEMORY/memory_reg_mux_sel_b_pos_0_0
    SLICE_X31Y7          LUT3 (Prop_lut3_I0_O)        0.124     8.502 f  my_otter/OTTER_MEMORY/memory_mux_sel_a_pos_3_i_18/O
                         net (fo=22, routed)          1.582    10.085    my_otter/OTTER_MEMORY/memory_reg_mux_sel_b_pos_0_10
    SLICE_X42Y7          LUT4 (Prop_lut4_I0_O)        0.124    10.209 r  my_otter/OTTER_MEMORY/memory_mux_sel_a_pos_3_i_39/O
                         net (fo=35, routed)          1.005    11.214    my_otter/ALU_MUX_B/alu_b_sel[1]
    SLICE_X37Y8          MUXF7 (Prop_muxf7_S_O)       0.276    11.490 r  my_otter/ALU_MUX_B/memory_reg_bram_0_i_153/O
                         net (fo=111, routed)         2.743    14.233    my_otter/OTTER_MEMORY/alu_b[2]
    SLICE_X49Y5          LUT4 (Prop_lut4_I3_O)        0.299    14.532 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_233/O
                         net (fo=1, routed)           0.000    14.532    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_233_n_0
    SLICE_X49Y5          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.930 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_203/CO[3]
                         net (fo=1, routed)           0.000    14.930    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_203_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.044 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_188/CO[3]
                         net (fo=1, routed)           0.000    15.044    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_188_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.158 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_167/CO[3]
                         net (fo=1, routed)           0.000    15.158    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_167_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.272 r  my_otter/OTTER_MEMORY/memory_reg_mux_sel_a_pos_3_i_32/CO[3]
                         net (fo=1, routed)           0.000    15.272    my_otter/OTTER_MEMORY/memory_reg_mux_sel_a_pos_3_i_32_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.386 r  my_otter/OTTER_MEMORY/CSR_MTVEC_reg[19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.386    my_otter/OTTER_MEMORY/CSR_MTVEC_reg[19]_i_13_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.500 r  my_otter/OTTER_MEMORY/CSR_MTVEC_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.500    my_otter/OTTER_MEMORY/CSR_MTVEC_reg[23]_i_13_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.614 r  my_otter/OTTER_MEMORY/CSR_MTVEC_reg[31]_i_40/CO[3]
                         net (fo=1, routed)           0.000    15.614    my_otter/OTTER_MEMORY/CSR_MTVEC_reg[31]_i_40_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.853 f  my_otter/OTTER_MEMORY/CSR_MTVEC_reg[31]_i_21/O[2]
                         net (fo=1, routed)           1.324    17.177    my_otter/OTTER_MEMORY/ALU/data1[30]
    SLICE_X55Y12         LUT4 (Prop_lut4_I2_O)        0.302    17.479 f  my_otter/OTTER_MEMORY/CSR_MTVEC[30]_i_6/O
                         net (fo=1, routed)           1.123    18.601    my_otter/OTTER_MEMORY/CSR_MTVEC[30]_i_6_n_0
    SLICE_X56Y15         LUT6 (Prop_lut6_I1_O)        0.124    18.725 f  my_otter/OTTER_MEMORY/CSR_MTVEC[30]_i_2/O
                         net (fo=1, routed)           0.411    19.137    my_otter/OTTER_MEMORY/CSR_MTVEC[30]_i_2_n_0
    SLICE_X55Y15         LUT6 (Prop_lut6_I0_O)        0.124    19.261 f  my_otter/OTTER_MEMORY/CSR_MTVEC[30]_i_1/O
                         net (fo=7, routed)           2.266    21.527    my_otter/OTTER_MEMORY/IOBUS_addr[30]
    SLICE_X33Y15         LUT4 (Prop_lut4_I2_O)        0.152    21.679 f  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_159/O
                         net (fo=25, routed)          1.571    23.250    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_159_n_0
    SLICE_X32Y12         LUT4 (Prop_lut4_I1_O)        0.354    23.604 f  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_85/O
                         net (fo=91, routed)          5.867    29.472    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_161_0
    SLICE_X58Y9          LUT5 (Prop_lut5_I0_O)        0.326    29.798 r  my_otter/OTTER_MEMORY/memory_reg_bram_6_i_4/O
                         net (fo=1, routed)           0.799    30.596    my_otter/OTTER_MEMORY/memory_reg_bram_6_i_4_n_0
    RAMB36_X2Y1          RAMB36E1                                     r  my_otter/OTTER_MEMORY/memory_reg_bram_6/WEA[2]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/OTTER_MEMORY/memory_reg_bram_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            my_otter/OTTER_MEMORY/memory_reg_bram_6/WEA[3]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.533ns  (logic 6.615ns (21.665%)  route 23.918ns (78.335%))
  Logic Levels:           22  (CARRY4=8 LUT3=1 LUT4=5 LUT5=2 LUT6=3 MUXF7=2 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1                     0.000     0.000 r  my_otter/OTTER_MEMORY/memory_reg_bram_8/CLKBWRCLK
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     2.454 r  my_otter/OTTER_MEMORY/memory_reg_bram_8/DOBDO[0]
                         net (fo=1, routed)           2.211     4.665    my_otter/OTTER_MEMORY/memory_reg_bram_8_n_67
    SLICE_X48Y14         LUT6 (Prop_lut6_I5_O)        0.124     4.789 r  my_otter/OTTER_MEMORY/FSM_sequential_PS[2]_i_11/O
                         net (fo=1, routed)           0.000     4.789    my_otter/OTTER_MEMORY/FSM_sequential_PS[2]_i_11_n_0
    SLICE_X48Y14         MUXF7 (Prop_muxf7_I0_O)      0.212     5.001 r  my_otter/OTTER_MEMORY/FSM_sequential_PS_reg[2]_i_6/O
                         net (fo=1, routed)           0.951     5.953    my_otter/OTTER_MEMORY/FSM_sequential_PS_reg[2]_i_6_n_0
    SLICE_X48Y17         LUT5 (Prop_lut5_I1_O)        0.299     6.252 f  my_otter/OTTER_MEMORY/FSM_sequential_PS[2]_i_4/O
                         net (fo=12, routed)          2.127     8.378    my_otter/OTTER_MEMORY/memory_reg_mux_sel_b_pos_0_0
    SLICE_X31Y7          LUT3 (Prop_lut3_I0_O)        0.124     8.502 f  my_otter/OTTER_MEMORY/memory_mux_sel_a_pos_3_i_18/O
                         net (fo=22, routed)          1.582    10.085    my_otter/OTTER_MEMORY/memory_reg_mux_sel_b_pos_0_10
    SLICE_X42Y7          LUT4 (Prop_lut4_I0_O)        0.124    10.209 r  my_otter/OTTER_MEMORY/memory_mux_sel_a_pos_3_i_39/O
                         net (fo=35, routed)          1.005    11.214    my_otter/ALU_MUX_B/alu_b_sel[1]
    SLICE_X37Y8          MUXF7 (Prop_muxf7_S_O)       0.276    11.490 r  my_otter/ALU_MUX_B/memory_reg_bram_0_i_153/O
                         net (fo=111, routed)         2.743    14.233    my_otter/OTTER_MEMORY/alu_b[2]
    SLICE_X49Y5          LUT4 (Prop_lut4_I3_O)        0.299    14.532 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_233/O
                         net (fo=1, routed)           0.000    14.532    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_233_n_0
    SLICE_X49Y5          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.930 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_203/CO[3]
                         net (fo=1, routed)           0.000    14.930    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_203_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.044 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_188/CO[3]
                         net (fo=1, routed)           0.000    15.044    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_188_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.158 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_167/CO[3]
                         net (fo=1, routed)           0.000    15.158    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_167_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.272 r  my_otter/OTTER_MEMORY/memory_reg_mux_sel_a_pos_3_i_32/CO[3]
                         net (fo=1, routed)           0.000    15.272    my_otter/OTTER_MEMORY/memory_reg_mux_sel_a_pos_3_i_32_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.386 r  my_otter/OTTER_MEMORY/CSR_MTVEC_reg[19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.386    my_otter/OTTER_MEMORY/CSR_MTVEC_reg[19]_i_13_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.500 r  my_otter/OTTER_MEMORY/CSR_MTVEC_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.500    my_otter/OTTER_MEMORY/CSR_MTVEC_reg[23]_i_13_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.614 r  my_otter/OTTER_MEMORY/CSR_MTVEC_reg[31]_i_40/CO[3]
                         net (fo=1, routed)           0.000    15.614    my_otter/OTTER_MEMORY/CSR_MTVEC_reg[31]_i_40_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.853 f  my_otter/OTTER_MEMORY/CSR_MTVEC_reg[31]_i_21/O[2]
                         net (fo=1, routed)           1.324    17.177    my_otter/OTTER_MEMORY/ALU/data1[30]
    SLICE_X55Y12         LUT4 (Prop_lut4_I2_O)        0.302    17.479 f  my_otter/OTTER_MEMORY/CSR_MTVEC[30]_i_6/O
                         net (fo=1, routed)           1.123    18.601    my_otter/OTTER_MEMORY/CSR_MTVEC[30]_i_6_n_0
    SLICE_X56Y15         LUT6 (Prop_lut6_I1_O)        0.124    18.725 f  my_otter/OTTER_MEMORY/CSR_MTVEC[30]_i_2/O
                         net (fo=1, routed)           0.411    19.137    my_otter/OTTER_MEMORY/CSR_MTVEC[30]_i_2_n_0
    SLICE_X55Y15         LUT6 (Prop_lut6_I0_O)        0.124    19.261 f  my_otter/OTTER_MEMORY/CSR_MTVEC[30]_i_1/O
                         net (fo=7, routed)           2.266    21.527    my_otter/OTTER_MEMORY/IOBUS_addr[30]
    SLICE_X33Y15         LUT4 (Prop_lut4_I2_O)        0.152    21.679 f  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_159/O
                         net (fo=25, routed)          1.571    23.250    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_159_n_0
    SLICE_X32Y12         LUT4 (Prop_lut4_I1_O)        0.354    23.604 f  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_85/O
                         net (fo=91, routed)          5.864    29.468    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_161_0
    SLICE_X59Y9          LUT5 (Prop_lut5_I0_O)        0.326    29.794 r  my_otter/OTTER_MEMORY/memory_reg_bram_6_i_3/O
                         net (fo=1, routed)           0.739    30.533    my_otter/OTTER_MEMORY/memory_reg_bram_6_i_3_n_0
    RAMB36_X2Y1          RAMB36E1                                     r  my_otter/OTTER_MEMORY/memory_reg_bram_6/WEA[3]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/OTTER_MEMORY/memory_reg_bram_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            my_otter/OTTER_MEMORY/memory_reg_bram_6/WEA[1]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.529ns  (logic 6.615ns (21.668%)  route 23.914ns (78.332%))
  Logic Levels:           22  (CARRY4=8 LUT3=1 LUT4=5 LUT5=2 LUT6=3 MUXF7=2 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1                     0.000     0.000 r  my_otter/OTTER_MEMORY/memory_reg_bram_8/CLKBWRCLK
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     2.454 r  my_otter/OTTER_MEMORY/memory_reg_bram_8/DOBDO[0]
                         net (fo=1, routed)           2.211     4.665    my_otter/OTTER_MEMORY/memory_reg_bram_8_n_67
    SLICE_X48Y14         LUT6 (Prop_lut6_I5_O)        0.124     4.789 r  my_otter/OTTER_MEMORY/FSM_sequential_PS[2]_i_11/O
                         net (fo=1, routed)           0.000     4.789    my_otter/OTTER_MEMORY/FSM_sequential_PS[2]_i_11_n_0
    SLICE_X48Y14         MUXF7 (Prop_muxf7_I0_O)      0.212     5.001 r  my_otter/OTTER_MEMORY/FSM_sequential_PS_reg[2]_i_6/O
                         net (fo=1, routed)           0.951     5.953    my_otter/OTTER_MEMORY/FSM_sequential_PS_reg[2]_i_6_n_0
    SLICE_X48Y17         LUT5 (Prop_lut5_I1_O)        0.299     6.252 f  my_otter/OTTER_MEMORY/FSM_sequential_PS[2]_i_4/O
                         net (fo=12, routed)          2.127     8.378    my_otter/OTTER_MEMORY/memory_reg_mux_sel_b_pos_0_0
    SLICE_X31Y7          LUT3 (Prop_lut3_I0_O)        0.124     8.502 f  my_otter/OTTER_MEMORY/memory_mux_sel_a_pos_3_i_18/O
                         net (fo=22, routed)          1.582    10.085    my_otter/OTTER_MEMORY/memory_reg_mux_sel_b_pos_0_10
    SLICE_X42Y7          LUT4 (Prop_lut4_I0_O)        0.124    10.209 r  my_otter/OTTER_MEMORY/memory_mux_sel_a_pos_3_i_39/O
                         net (fo=35, routed)          1.005    11.214    my_otter/ALU_MUX_B/alu_b_sel[1]
    SLICE_X37Y8          MUXF7 (Prop_muxf7_S_O)       0.276    11.490 r  my_otter/ALU_MUX_B/memory_reg_bram_0_i_153/O
                         net (fo=111, routed)         2.743    14.233    my_otter/OTTER_MEMORY/alu_b[2]
    SLICE_X49Y5          LUT4 (Prop_lut4_I3_O)        0.299    14.532 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_233/O
                         net (fo=1, routed)           0.000    14.532    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_233_n_0
    SLICE_X49Y5          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.930 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_203/CO[3]
                         net (fo=1, routed)           0.000    14.930    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_203_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.044 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_188/CO[3]
                         net (fo=1, routed)           0.000    15.044    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_188_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.158 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_167/CO[3]
                         net (fo=1, routed)           0.000    15.158    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_167_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.272 r  my_otter/OTTER_MEMORY/memory_reg_mux_sel_a_pos_3_i_32/CO[3]
                         net (fo=1, routed)           0.000    15.272    my_otter/OTTER_MEMORY/memory_reg_mux_sel_a_pos_3_i_32_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.386 r  my_otter/OTTER_MEMORY/CSR_MTVEC_reg[19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.386    my_otter/OTTER_MEMORY/CSR_MTVEC_reg[19]_i_13_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.500 r  my_otter/OTTER_MEMORY/CSR_MTVEC_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.500    my_otter/OTTER_MEMORY/CSR_MTVEC_reg[23]_i_13_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.614 r  my_otter/OTTER_MEMORY/CSR_MTVEC_reg[31]_i_40/CO[3]
                         net (fo=1, routed)           0.000    15.614    my_otter/OTTER_MEMORY/CSR_MTVEC_reg[31]_i_40_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.853 f  my_otter/OTTER_MEMORY/CSR_MTVEC_reg[31]_i_21/O[2]
                         net (fo=1, routed)           1.324    17.177    my_otter/OTTER_MEMORY/ALU/data1[30]
    SLICE_X55Y12         LUT4 (Prop_lut4_I2_O)        0.302    17.479 f  my_otter/OTTER_MEMORY/CSR_MTVEC[30]_i_6/O
                         net (fo=1, routed)           1.123    18.601    my_otter/OTTER_MEMORY/CSR_MTVEC[30]_i_6_n_0
    SLICE_X56Y15         LUT6 (Prop_lut6_I1_O)        0.124    18.725 f  my_otter/OTTER_MEMORY/CSR_MTVEC[30]_i_2/O
                         net (fo=1, routed)           0.411    19.137    my_otter/OTTER_MEMORY/CSR_MTVEC[30]_i_2_n_0
    SLICE_X55Y15         LUT6 (Prop_lut6_I0_O)        0.124    19.261 f  my_otter/OTTER_MEMORY/CSR_MTVEC[30]_i_1/O
                         net (fo=7, routed)           2.266    21.527    my_otter/OTTER_MEMORY/IOBUS_addr[30]
    SLICE_X33Y15         LUT4 (Prop_lut4_I2_O)        0.152    21.679 f  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_159/O
                         net (fo=25, routed)          1.571    23.250    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_159_n_0
    SLICE_X32Y12         LUT4 (Prop_lut4_I1_O)        0.354    23.604 f  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_85/O
                         net (fo=91, routed)          5.869    29.473    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_161_0
    SLICE_X58Y9          LUT5 (Prop_lut5_I0_O)        0.326    29.799 r  my_otter/OTTER_MEMORY/memory_reg_bram_6_i_5/O
                         net (fo=1, routed)           0.730    30.529    my_otter/OTTER_MEMORY/memory_reg_bram_6_i_5_n_0
    RAMB36_X2Y1          RAMB36E1                                     r  my_otter/OTTER_MEMORY/memory_reg_bram_6/WEA[1]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/OTTER_MEMORY/memory_reg_bram_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            my_otter/OTTER_MEMORY/memory_reg_bram_4/WEA[1]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.252ns  (logic 6.615ns (21.867%)  route 23.637ns (78.133%))
  Logic Levels:           22  (CARRY4=8 LUT3=1 LUT4=5 LUT5=2 LUT6=3 MUXF7=2 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1                     0.000     0.000 r  my_otter/OTTER_MEMORY/memory_reg_bram_8/CLKBWRCLK
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     2.454 r  my_otter/OTTER_MEMORY/memory_reg_bram_8/DOBDO[0]
                         net (fo=1, routed)           2.211     4.665    my_otter/OTTER_MEMORY/memory_reg_bram_8_n_67
    SLICE_X48Y14         LUT6 (Prop_lut6_I5_O)        0.124     4.789 r  my_otter/OTTER_MEMORY/FSM_sequential_PS[2]_i_11/O
                         net (fo=1, routed)           0.000     4.789    my_otter/OTTER_MEMORY/FSM_sequential_PS[2]_i_11_n_0
    SLICE_X48Y14         MUXF7 (Prop_muxf7_I0_O)      0.212     5.001 r  my_otter/OTTER_MEMORY/FSM_sequential_PS_reg[2]_i_6/O
                         net (fo=1, routed)           0.951     5.953    my_otter/OTTER_MEMORY/FSM_sequential_PS_reg[2]_i_6_n_0
    SLICE_X48Y17         LUT5 (Prop_lut5_I1_O)        0.299     6.252 f  my_otter/OTTER_MEMORY/FSM_sequential_PS[2]_i_4/O
                         net (fo=12, routed)          2.127     8.378    my_otter/OTTER_MEMORY/memory_reg_mux_sel_b_pos_0_0
    SLICE_X31Y7          LUT3 (Prop_lut3_I0_O)        0.124     8.502 f  my_otter/OTTER_MEMORY/memory_mux_sel_a_pos_3_i_18/O
                         net (fo=22, routed)          1.582    10.085    my_otter/OTTER_MEMORY/memory_reg_mux_sel_b_pos_0_10
    SLICE_X42Y7          LUT4 (Prop_lut4_I0_O)        0.124    10.209 r  my_otter/OTTER_MEMORY/memory_mux_sel_a_pos_3_i_39/O
                         net (fo=35, routed)          1.005    11.214    my_otter/ALU_MUX_B/alu_b_sel[1]
    SLICE_X37Y8          MUXF7 (Prop_muxf7_S_O)       0.276    11.490 r  my_otter/ALU_MUX_B/memory_reg_bram_0_i_153/O
                         net (fo=111, routed)         2.743    14.233    my_otter/OTTER_MEMORY/alu_b[2]
    SLICE_X49Y5          LUT4 (Prop_lut4_I3_O)        0.299    14.532 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_233/O
                         net (fo=1, routed)           0.000    14.532    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_233_n_0
    SLICE_X49Y5          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.930 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_203/CO[3]
                         net (fo=1, routed)           0.000    14.930    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_203_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.044 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_188/CO[3]
                         net (fo=1, routed)           0.000    15.044    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_188_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.158 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_167/CO[3]
                         net (fo=1, routed)           0.000    15.158    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_167_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.272 r  my_otter/OTTER_MEMORY/memory_reg_mux_sel_a_pos_3_i_32/CO[3]
                         net (fo=1, routed)           0.000    15.272    my_otter/OTTER_MEMORY/memory_reg_mux_sel_a_pos_3_i_32_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.386 r  my_otter/OTTER_MEMORY/CSR_MTVEC_reg[19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.386    my_otter/OTTER_MEMORY/CSR_MTVEC_reg[19]_i_13_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.500 r  my_otter/OTTER_MEMORY/CSR_MTVEC_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.500    my_otter/OTTER_MEMORY/CSR_MTVEC_reg[23]_i_13_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.614 r  my_otter/OTTER_MEMORY/CSR_MTVEC_reg[31]_i_40/CO[3]
                         net (fo=1, routed)           0.000    15.614    my_otter/OTTER_MEMORY/CSR_MTVEC_reg[31]_i_40_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.853 f  my_otter/OTTER_MEMORY/CSR_MTVEC_reg[31]_i_21/O[2]
                         net (fo=1, routed)           1.324    17.177    my_otter/OTTER_MEMORY/ALU/data1[30]
    SLICE_X55Y12         LUT4 (Prop_lut4_I2_O)        0.302    17.479 f  my_otter/OTTER_MEMORY/CSR_MTVEC[30]_i_6/O
                         net (fo=1, routed)           1.123    18.601    my_otter/OTTER_MEMORY/CSR_MTVEC[30]_i_6_n_0
    SLICE_X56Y15         LUT6 (Prop_lut6_I1_O)        0.124    18.725 f  my_otter/OTTER_MEMORY/CSR_MTVEC[30]_i_2/O
                         net (fo=1, routed)           0.411    19.137    my_otter/OTTER_MEMORY/CSR_MTVEC[30]_i_2_n_0
    SLICE_X55Y15         LUT6 (Prop_lut6_I0_O)        0.124    19.261 f  my_otter/OTTER_MEMORY/CSR_MTVEC[30]_i_1/O
                         net (fo=7, routed)           2.266    21.527    my_otter/OTTER_MEMORY/IOBUS_addr[30]
    SLICE_X33Y15         LUT4 (Prop_lut4_I2_O)        0.152    21.679 f  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_159/O
                         net (fo=25, routed)          1.571    23.250    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_159_n_0
    SLICE_X32Y12         LUT4 (Prop_lut4_I1_O)        0.354    23.604 f  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_85/O
                         net (fo=91, routed)          5.527    29.132    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_161_0
    SLICE_X58Y10         LUT5 (Prop_lut5_I0_O)        0.326    29.458 r  my_otter/OTTER_MEMORY/memory_reg_bram_4_i_5/O
                         net (fo=1, routed)           0.794    30.252    my_otter/OTTER_MEMORY/memory_reg_bram_4_i_5_n_0
    RAMB36_X2Y0          RAMB36E1                                     r  my_otter/OTTER_MEMORY/memory_reg_bram_4/WEA[1]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/OTTER_MEMORY/memory_reg_bram_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            my_otter/OTTER_MEMORY/memory_reg_bram_4/WEA[2]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.246ns  (logic 6.615ns (21.871%)  route 23.631ns (78.129%))
  Logic Levels:           22  (CARRY4=8 LUT3=1 LUT4=5 LUT5=2 LUT6=3 MUXF7=2 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1                     0.000     0.000 r  my_otter/OTTER_MEMORY/memory_reg_bram_8/CLKBWRCLK
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     2.454 r  my_otter/OTTER_MEMORY/memory_reg_bram_8/DOBDO[0]
                         net (fo=1, routed)           2.211     4.665    my_otter/OTTER_MEMORY/memory_reg_bram_8_n_67
    SLICE_X48Y14         LUT6 (Prop_lut6_I5_O)        0.124     4.789 r  my_otter/OTTER_MEMORY/FSM_sequential_PS[2]_i_11/O
                         net (fo=1, routed)           0.000     4.789    my_otter/OTTER_MEMORY/FSM_sequential_PS[2]_i_11_n_0
    SLICE_X48Y14         MUXF7 (Prop_muxf7_I0_O)      0.212     5.001 r  my_otter/OTTER_MEMORY/FSM_sequential_PS_reg[2]_i_6/O
                         net (fo=1, routed)           0.951     5.953    my_otter/OTTER_MEMORY/FSM_sequential_PS_reg[2]_i_6_n_0
    SLICE_X48Y17         LUT5 (Prop_lut5_I1_O)        0.299     6.252 f  my_otter/OTTER_MEMORY/FSM_sequential_PS[2]_i_4/O
                         net (fo=12, routed)          2.127     8.378    my_otter/OTTER_MEMORY/memory_reg_mux_sel_b_pos_0_0
    SLICE_X31Y7          LUT3 (Prop_lut3_I0_O)        0.124     8.502 f  my_otter/OTTER_MEMORY/memory_mux_sel_a_pos_3_i_18/O
                         net (fo=22, routed)          1.582    10.085    my_otter/OTTER_MEMORY/memory_reg_mux_sel_b_pos_0_10
    SLICE_X42Y7          LUT4 (Prop_lut4_I0_O)        0.124    10.209 r  my_otter/OTTER_MEMORY/memory_mux_sel_a_pos_3_i_39/O
                         net (fo=35, routed)          1.005    11.214    my_otter/ALU_MUX_B/alu_b_sel[1]
    SLICE_X37Y8          MUXF7 (Prop_muxf7_S_O)       0.276    11.490 r  my_otter/ALU_MUX_B/memory_reg_bram_0_i_153/O
                         net (fo=111, routed)         2.743    14.233    my_otter/OTTER_MEMORY/alu_b[2]
    SLICE_X49Y5          LUT4 (Prop_lut4_I3_O)        0.299    14.532 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_233/O
                         net (fo=1, routed)           0.000    14.532    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_233_n_0
    SLICE_X49Y5          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.930 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_203/CO[3]
                         net (fo=1, routed)           0.000    14.930    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_203_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.044 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_188/CO[3]
                         net (fo=1, routed)           0.000    15.044    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_188_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.158 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_167/CO[3]
                         net (fo=1, routed)           0.000    15.158    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_167_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.272 r  my_otter/OTTER_MEMORY/memory_reg_mux_sel_a_pos_3_i_32/CO[3]
                         net (fo=1, routed)           0.000    15.272    my_otter/OTTER_MEMORY/memory_reg_mux_sel_a_pos_3_i_32_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.386 r  my_otter/OTTER_MEMORY/CSR_MTVEC_reg[19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.386    my_otter/OTTER_MEMORY/CSR_MTVEC_reg[19]_i_13_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.500 r  my_otter/OTTER_MEMORY/CSR_MTVEC_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.500    my_otter/OTTER_MEMORY/CSR_MTVEC_reg[23]_i_13_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.614 r  my_otter/OTTER_MEMORY/CSR_MTVEC_reg[31]_i_40/CO[3]
                         net (fo=1, routed)           0.000    15.614    my_otter/OTTER_MEMORY/CSR_MTVEC_reg[31]_i_40_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.853 f  my_otter/OTTER_MEMORY/CSR_MTVEC_reg[31]_i_21/O[2]
                         net (fo=1, routed)           1.324    17.177    my_otter/OTTER_MEMORY/ALU/data1[30]
    SLICE_X55Y12         LUT4 (Prop_lut4_I2_O)        0.302    17.479 f  my_otter/OTTER_MEMORY/CSR_MTVEC[30]_i_6/O
                         net (fo=1, routed)           1.123    18.601    my_otter/OTTER_MEMORY/CSR_MTVEC[30]_i_6_n_0
    SLICE_X56Y15         LUT6 (Prop_lut6_I1_O)        0.124    18.725 f  my_otter/OTTER_MEMORY/CSR_MTVEC[30]_i_2/O
                         net (fo=1, routed)           0.411    19.137    my_otter/OTTER_MEMORY/CSR_MTVEC[30]_i_2_n_0
    SLICE_X55Y15         LUT6 (Prop_lut6_I0_O)        0.124    19.261 f  my_otter/OTTER_MEMORY/CSR_MTVEC[30]_i_1/O
                         net (fo=7, routed)           2.266    21.527    my_otter/OTTER_MEMORY/IOBUS_addr[30]
    SLICE_X33Y15         LUT4 (Prop_lut4_I2_O)        0.152    21.679 f  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_159/O
                         net (fo=25, routed)          1.571    23.250    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_159_n_0
    SLICE_X32Y12         LUT4 (Prop_lut4_I1_O)        0.354    23.604 f  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_85/O
                         net (fo=91, routed)          5.477    29.082    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_161_0
    SLICE_X58Y9          LUT5 (Prop_lut5_I0_O)        0.326    29.408 r  my_otter/OTTER_MEMORY/memory_reg_bram_4_i_4/O
                         net (fo=1, routed)           0.838    30.246    my_otter/OTTER_MEMORY/memory_reg_bram_4_i_4_n_0
    RAMB36_X2Y0          RAMB36E1                                     r  my_otter/OTTER_MEMORY/memory_reg_bram_4/WEA[2]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/OTTER_MEMORY/memory_reg_bram_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            my_otter/OTTER_MEMORY/memory_reg_bram_4/WEA[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.241ns  (logic 6.615ns (21.875%)  route 23.626ns (78.125%))
  Logic Levels:           22  (CARRY4=8 LUT3=1 LUT4=5 LUT5=2 LUT6=3 MUXF7=2 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1                     0.000     0.000 r  my_otter/OTTER_MEMORY/memory_reg_bram_8/CLKBWRCLK
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     2.454 r  my_otter/OTTER_MEMORY/memory_reg_bram_8/DOBDO[0]
                         net (fo=1, routed)           2.211     4.665    my_otter/OTTER_MEMORY/memory_reg_bram_8_n_67
    SLICE_X48Y14         LUT6 (Prop_lut6_I5_O)        0.124     4.789 r  my_otter/OTTER_MEMORY/FSM_sequential_PS[2]_i_11/O
                         net (fo=1, routed)           0.000     4.789    my_otter/OTTER_MEMORY/FSM_sequential_PS[2]_i_11_n_0
    SLICE_X48Y14         MUXF7 (Prop_muxf7_I0_O)      0.212     5.001 r  my_otter/OTTER_MEMORY/FSM_sequential_PS_reg[2]_i_6/O
                         net (fo=1, routed)           0.951     5.953    my_otter/OTTER_MEMORY/FSM_sequential_PS_reg[2]_i_6_n_0
    SLICE_X48Y17         LUT5 (Prop_lut5_I1_O)        0.299     6.252 f  my_otter/OTTER_MEMORY/FSM_sequential_PS[2]_i_4/O
                         net (fo=12, routed)          2.127     8.378    my_otter/OTTER_MEMORY/memory_reg_mux_sel_b_pos_0_0
    SLICE_X31Y7          LUT3 (Prop_lut3_I0_O)        0.124     8.502 f  my_otter/OTTER_MEMORY/memory_mux_sel_a_pos_3_i_18/O
                         net (fo=22, routed)          1.582    10.085    my_otter/OTTER_MEMORY/memory_reg_mux_sel_b_pos_0_10
    SLICE_X42Y7          LUT4 (Prop_lut4_I0_O)        0.124    10.209 r  my_otter/OTTER_MEMORY/memory_mux_sel_a_pos_3_i_39/O
                         net (fo=35, routed)          1.005    11.214    my_otter/ALU_MUX_B/alu_b_sel[1]
    SLICE_X37Y8          MUXF7 (Prop_muxf7_S_O)       0.276    11.490 r  my_otter/ALU_MUX_B/memory_reg_bram_0_i_153/O
                         net (fo=111, routed)         2.743    14.233    my_otter/OTTER_MEMORY/alu_b[2]
    SLICE_X49Y5          LUT4 (Prop_lut4_I3_O)        0.299    14.532 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_233/O
                         net (fo=1, routed)           0.000    14.532    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_233_n_0
    SLICE_X49Y5          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.930 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_203/CO[3]
                         net (fo=1, routed)           0.000    14.930    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_203_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.044 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_188/CO[3]
                         net (fo=1, routed)           0.000    15.044    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_188_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.158 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_167/CO[3]
                         net (fo=1, routed)           0.000    15.158    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_167_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.272 r  my_otter/OTTER_MEMORY/memory_reg_mux_sel_a_pos_3_i_32/CO[3]
                         net (fo=1, routed)           0.000    15.272    my_otter/OTTER_MEMORY/memory_reg_mux_sel_a_pos_3_i_32_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.386 r  my_otter/OTTER_MEMORY/CSR_MTVEC_reg[19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.386    my_otter/OTTER_MEMORY/CSR_MTVEC_reg[19]_i_13_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.500 r  my_otter/OTTER_MEMORY/CSR_MTVEC_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.500    my_otter/OTTER_MEMORY/CSR_MTVEC_reg[23]_i_13_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.614 r  my_otter/OTTER_MEMORY/CSR_MTVEC_reg[31]_i_40/CO[3]
                         net (fo=1, routed)           0.000    15.614    my_otter/OTTER_MEMORY/CSR_MTVEC_reg[31]_i_40_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.853 f  my_otter/OTTER_MEMORY/CSR_MTVEC_reg[31]_i_21/O[2]
                         net (fo=1, routed)           1.324    17.177    my_otter/OTTER_MEMORY/ALU/data1[30]
    SLICE_X55Y12         LUT4 (Prop_lut4_I2_O)        0.302    17.479 f  my_otter/OTTER_MEMORY/CSR_MTVEC[30]_i_6/O
                         net (fo=1, routed)           1.123    18.601    my_otter/OTTER_MEMORY/CSR_MTVEC[30]_i_6_n_0
    SLICE_X56Y15         LUT6 (Prop_lut6_I1_O)        0.124    18.725 f  my_otter/OTTER_MEMORY/CSR_MTVEC[30]_i_2/O
                         net (fo=1, routed)           0.411    19.137    my_otter/OTTER_MEMORY/CSR_MTVEC[30]_i_2_n_0
    SLICE_X55Y15         LUT6 (Prop_lut6_I0_O)        0.124    19.261 f  my_otter/OTTER_MEMORY/CSR_MTVEC[30]_i_1/O
                         net (fo=7, routed)           2.266    21.527    my_otter/OTTER_MEMORY/IOBUS_addr[30]
    SLICE_X33Y15         LUT4 (Prop_lut4_I2_O)        0.152    21.679 f  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_159/O
                         net (fo=25, routed)          1.571    23.250    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_159_n_0
    SLICE_X32Y12         LUT4 (Prop_lut4_I1_O)        0.354    23.604 f  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_85/O
                         net (fo=91, routed)          5.378    28.982    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_161_0
    SLICE_X58Y11         LUT5 (Prop_lut5_I0_O)        0.326    29.308 r  my_otter/OTTER_MEMORY/memory_reg_bram_4_i_6/O
                         net (fo=1, routed)           0.933    30.241    my_otter/OTTER_MEMORY/memory_reg_bram_4_i_6_n_0
    RAMB36_X2Y0          RAMB36E1                                     r  my_otter/OTTER_MEMORY/memory_reg_bram_4/WEA[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/OTTER_MEMORY/memory_reg_bram_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            my_otter/OTTER_MEMORY/memory_reg_bram_6/WEA[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.094ns  (logic 6.615ns (21.981%)  route 23.479ns (78.019%))
  Logic Levels:           22  (CARRY4=8 LUT3=1 LUT4=5 LUT5=2 LUT6=3 MUXF7=2 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1                     0.000     0.000 r  my_otter/OTTER_MEMORY/memory_reg_bram_8/CLKBWRCLK
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     2.454 r  my_otter/OTTER_MEMORY/memory_reg_bram_8/DOBDO[0]
                         net (fo=1, routed)           2.211     4.665    my_otter/OTTER_MEMORY/memory_reg_bram_8_n_67
    SLICE_X48Y14         LUT6 (Prop_lut6_I5_O)        0.124     4.789 r  my_otter/OTTER_MEMORY/FSM_sequential_PS[2]_i_11/O
                         net (fo=1, routed)           0.000     4.789    my_otter/OTTER_MEMORY/FSM_sequential_PS[2]_i_11_n_0
    SLICE_X48Y14         MUXF7 (Prop_muxf7_I0_O)      0.212     5.001 r  my_otter/OTTER_MEMORY/FSM_sequential_PS_reg[2]_i_6/O
                         net (fo=1, routed)           0.951     5.953    my_otter/OTTER_MEMORY/FSM_sequential_PS_reg[2]_i_6_n_0
    SLICE_X48Y17         LUT5 (Prop_lut5_I1_O)        0.299     6.252 f  my_otter/OTTER_MEMORY/FSM_sequential_PS[2]_i_4/O
                         net (fo=12, routed)          2.127     8.378    my_otter/OTTER_MEMORY/memory_reg_mux_sel_b_pos_0_0
    SLICE_X31Y7          LUT3 (Prop_lut3_I0_O)        0.124     8.502 f  my_otter/OTTER_MEMORY/memory_mux_sel_a_pos_3_i_18/O
                         net (fo=22, routed)          1.582    10.085    my_otter/OTTER_MEMORY/memory_reg_mux_sel_b_pos_0_10
    SLICE_X42Y7          LUT4 (Prop_lut4_I0_O)        0.124    10.209 r  my_otter/OTTER_MEMORY/memory_mux_sel_a_pos_3_i_39/O
                         net (fo=35, routed)          1.005    11.214    my_otter/ALU_MUX_B/alu_b_sel[1]
    SLICE_X37Y8          MUXF7 (Prop_muxf7_S_O)       0.276    11.490 r  my_otter/ALU_MUX_B/memory_reg_bram_0_i_153/O
                         net (fo=111, routed)         2.743    14.233    my_otter/OTTER_MEMORY/alu_b[2]
    SLICE_X49Y5          LUT4 (Prop_lut4_I3_O)        0.299    14.532 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_233/O
                         net (fo=1, routed)           0.000    14.532    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_233_n_0
    SLICE_X49Y5          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.930 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_203/CO[3]
                         net (fo=1, routed)           0.000    14.930    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_203_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.044 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_188/CO[3]
                         net (fo=1, routed)           0.000    15.044    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_188_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.158 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_167/CO[3]
                         net (fo=1, routed)           0.000    15.158    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_167_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.272 r  my_otter/OTTER_MEMORY/memory_reg_mux_sel_a_pos_3_i_32/CO[3]
                         net (fo=1, routed)           0.000    15.272    my_otter/OTTER_MEMORY/memory_reg_mux_sel_a_pos_3_i_32_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.386 r  my_otter/OTTER_MEMORY/CSR_MTVEC_reg[19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.386    my_otter/OTTER_MEMORY/CSR_MTVEC_reg[19]_i_13_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.500 r  my_otter/OTTER_MEMORY/CSR_MTVEC_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.500    my_otter/OTTER_MEMORY/CSR_MTVEC_reg[23]_i_13_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.614 r  my_otter/OTTER_MEMORY/CSR_MTVEC_reg[31]_i_40/CO[3]
                         net (fo=1, routed)           0.000    15.614    my_otter/OTTER_MEMORY/CSR_MTVEC_reg[31]_i_40_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.853 f  my_otter/OTTER_MEMORY/CSR_MTVEC_reg[31]_i_21/O[2]
                         net (fo=1, routed)           1.324    17.177    my_otter/OTTER_MEMORY/ALU/data1[30]
    SLICE_X55Y12         LUT4 (Prop_lut4_I2_O)        0.302    17.479 f  my_otter/OTTER_MEMORY/CSR_MTVEC[30]_i_6/O
                         net (fo=1, routed)           1.123    18.601    my_otter/OTTER_MEMORY/CSR_MTVEC[30]_i_6_n_0
    SLICE_X56Y15         LUT6 (Prop_lut6_I1_O)        0.124    18.725 f  my_otter/OTTER_MEMORY/CSR_MTVEC[30]_i_2/O
                         net (fo=1, routed)           0.411    19.137    my_otter/OTTER_MEMORY/CSR_MTVEC[30]_i_2_n_0
    SLICE_X55Y15         LUT6 (Prop_lut6_I0_O)        0.124    19.261 f  my_otter/OTTER_MEMORY/CSR_MTVEC[30]_i_1/O
                         net (fo=7, routed)           2.266    21.527    my_otter/OTTER_MEMORY/IOBUS_addr[30]
    SLICE_X33Y15         LUT4 (Prop_lut4_I2_O)        0.152    21.679 f  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_159/O
                         net (fo=25, routed)          1.571    23.250    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_159_n_0
    SLICE_X32Y12         LUT4 (Prop_lut4_I1_O)        0.354    23.604 f  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_85/O
                         net (fo=91, routed)          5.370    28.974    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_161_0
    SLICE_X58Y11         LUT5 (Prop_lut5_I0_O)        0.326    29.300 r  my_otter/OTTER_MEMORY/memory_reg_bram_6_i_6/O
                         net (fo=1, routed)           0.794    30.094    my_otter/OTTER_MEMORY/memory_reg_bram_6_i_6_n_0
    RAMB36_X2Y1          RAMB36E1                                     r  my_otter/OTTER_MEMORY/memory_reg_bram_6/WEA[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/OTTER_MEMORY/memory_reg_bram_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            my_otter/OTTER_MEMORY/memory_reg_bram_1/WEA[2]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.927ns  (logic 6.615ns (22.103%)  route 23.312ns (77.897%))
  Logic Levels:           22  (CARRY4=8 LUT3=1 LUT4=5 LUT5=1 LUT6=4 MUXF7=2 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1                     0.000     0.000 r  my_otter/OTTER_MEMORY/memory_reg_bram_8/CLKBWRCLK
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     2.454 r  my_otter/OTTER_MEMORY/memory_reg_bram_8/DOBDO[0]
                         net (fo=1, routed)           2.211     4.665    my_otter/OTTER_MEMORY/memory_reg_bram_8_n_67
    SLICE_X48Y14         LUT6 (Prop_lut6_I5_O)        0.124     4.789 r  my_otter/OTTER_MEMORY/FSM_sequential_PS[2]_i_11/O
                         net (fo=1, routed)           0.000     4.789    my_otter/OTTER_MEMORY/FSM_sequential_PS[2]_i_11_n_0
    SLICE_X48Y14         MUXF7 (Prop_muxf7_I0_O)      0.212     5.001 r  my_otter/OTTER_MEMORY/FSM_sequential_PS_reg[2]_i_6/O
                         net (fo=1, routed)           0.951     5.953    my_otter/OTTER_MEMORY/FSM_sequential_PS_reg[2]_i_6_n_0
    SLICE_X48Y17         LUT5 (Prop_lut5_I1_O)        0.299     6.252 f  my_otter/OTTER_MEMORY/FSM_sequential_PS[2]_i_4/O
                         net (fo=12, routed)          2.127     8.378    my_otter/OTTER_MEMORY/memory_reg_mux_sel_b_pos_0_0
    SLICE_X31Y7          LUT3 (Prop_lut3_I0_O)        0.124     8.502 f  my_otter/OTTER_MEMORY/memory_mux_sel_a_pos_3_i_18/O
                         net (fo=22, routed)          1.582    10.085    my_otter/OTTER_MEMORY/memory_reg_mux_sel_b_pos_0_10
    SLICE_X42Y7          LUT4 (Prop_lut4_I0_O)        0.124    10.209 r  my_otter/OTTER_MEMORY/memory_mux_sel_a_pos_3_i_39/O
                         net (fo=35, routed)          1.005    11.214    my_otter/ALU_MUX_B/alu_b_sel[1]
    SLICE_X37Y8          MUXF7 (Prop_muxf7_S_O)       0.276    11.490 r  my_otter/ALU_MUX_B/memory_reg_bram_0_i_153/O
                         net (fo=111, routed)         2.743    14.233    my_otter/OTTER_MEMORY/alu_b[2]
    SLICE_X49Y5          LUT4 (Prop_lut4_I3_O)        0.299    14.532 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_233/O
                         net (fo=1, routed)           0.000    14.532    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_233_n_0
    SLICE_X49Y5          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.930 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_203/CO[3]
                         net (fo=1, routed)           0.000    14.930    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_203_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.044 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_188/CO[3]
                         net (fo=1, routed)           0.000    15.044    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_188_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.158 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_167/CO[3]
                         net (fo=1, routed)           0.000    15.158    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_167_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.272 r  my_otter/OTTER_MEMORY/memory_reg_mux_sel_a_pos_3_i_32/CO[3]
                         net (fo=1, routed)           0.000    15.272    my_otter/OTTER_MEMORY/memory_reg_mux_sel_a_pos_3_i_32_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.386 r  my_otter/OTTER_MEMORY/CSR_MTVEC_reg[19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.386    my_otter/OTTER_MEMORY/CSR_MTVEC_reg[19]_i_13_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.500 r  my_otter/OTTER_MEMORY/CSR_MTVEC_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.500    my_otter/OTTER_MEMORY/CSR_MTVEC_reg[23]_i_13_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.614 r  my_otter/OTTER_MEMORY/CSR_MTVEC_reg[31]_i_40/CO[3]
                         net (fo=1, routed)           0.000    15.614    my_otter/OTTER_MEMORY/CSR_MTVEC_reg[31]_i_40_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.853 f  my_otter/OTTER_MEMORY/CSR_MTVEC_reg[31]_i_21/O[2]
                         net (fo=1, routed)           1.324    17.177    my_otter/OTTER_MEMORY/ALU/data1[30]
    SLICE_X55Y12         LUT4 (Prop_lut4_I2_O)        0.302    17.479 f  my_otter/OTTER_MEMORY/CSR_MTVEC[30]_i_6/O
                         net (fo=1, routed)           1.123    18.601    my_otter/OTTER_MEMORY/CSR_MTVEC[30]_i_6_n_0
    SLICE_X56Y15         LUT6 (Prop_lut6_I1_O)        0.124    18.725 f  my_otter/OTTER_MEMORY/CSR_MTVEC[30]_i_2/O
                         net (fo=1, routed)           0.411    19.137    my_otter/OTTER_MEMORY/CSR_MTVEC[30]_i_2_n_0
    SLICE_X55Y15         LUT6 (Prop_lut6_I0_O)        0.124    19.261 f  my_otter/OTTER_MEMORY/CSR_MTVEC[30]_i_1/O
                         net (fo=7, routed)           2.266    21.527    my_otter/OTTER_MEMORY/IOBUS_addr[30]
    SLICE_X33Y15         LUT4 (Prop_lut4_I2_O)        0.152    21.679 f  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_159/O
                         net (fo=25, routed)          1.571    23.250    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_159_n_0
    SLICE_X32Y12         LUT4 (Prop_lut4_I1_O)        0.354    23.604 f  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_85/O
                         net (fo=91, routed)          5.369    28.973    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_161_0
    SLICE_X58Y12         LUT6 (Prop_lut6_I2_O)        0.326    29.299 r  my_otter/OTTER_MEMORY/memory_reg_bram_1_i_4/O
                         net (fo=1, routed)           0.628    29.927    my_otter/OTTER_MEMORY/memory_reg_bram_1_i_4_n_0
    RAMB36_X2Y2          RAMB36E1                                     r  my_otter/OTTER_MEMORY/memory_reg_bram_1/WEA[2]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/OTTER_MEMORY/memory_reg_bram_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            my_otter/OTTER_MEMORY/memory_reg_bram_1/WEA[3]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.702ns  (logic 6.615ns (22.271%)  route 23.087ns (77.729%))
  Logic Levels:           22  (CARRY4=8 LUT3=1 LUT4=5 LUT5=1 LUT6=4 MUXF7=2 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1                     0.000     0.000 r  my_otter/OTTER_MEMORY/memory_reg_bram_8/CLKBWRCLK
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     2.454 r  my_otter/OTTER_MEMORY/memory_reg_bram_8/DOBDO[0]
                         net (fo=1, routed)           2.211     4.665    my_otter/OTTER_MEMORY/memory_reg_bram_8_n_67
    SLICE_X48Y14         LUT6 (Prop_lut6_I5_O)        0.124     4.789 r  my_otter/OTTER_MEMORY/FSM_sequential_PS[2]_i_11/O
                         net (fo=1, routed)           0.000     4.789    my_otter/OTTER_MEMORY/FSM_sequential_PS[2]_i_11_n_0
    SLICE_X48Y14         MUXF7 (Prop_muxf7_I0_O)      0.212     5.001 r  my_otter/OTTER_MEMORY/FSM_sequential_PS_reg[2]_i_6/O
                         net (fo=1, routed)           0.951     5.953    my_otter/OTTER_MEMORY/FSM_sequential_PS_reg[2]_i_6_n_0
    SLICE_X48Y17         LUT5 (Prop_lut5_I1_O)        0.299     6.252 f  my_otter/OTTER_MEMORY/FSM_sequential_PS[2]_i_4/O
                         net (fo=12, routed)          2.127     8.378    my_otter/OTTER_MEMORY/memory_reg_mux_sel_b_pos_0_0
    SLICE_X31Y7          LUT3 (Prop_lut3_I0_O)        0.124     8.502 f  my_otter/OTTER_MEMORY/memory_mux_sel_a_pos_3_i_18/O
                         net (fo=22, routed)          1.582    10.085    my_otter/OTTER_MEMORY/memory_reg_mux_sel_b_pos_0_10
    SLICE_X42Y7          LUT4 (Prop_lut4_I0_O)        0.124    10.209 r  my_otter/OTTER_MEMORY/memory_mux_sel_a_pos_3_i_39/O
                         net (fo=35, routed)          1.005    11.214    my_otter/ALU_MUX_B/alu_b_sel[1]
    SLICE_X37Y8          MUXF7 (Prop_muxf7_S_O)       0.276    11.490 r  my_otter/ALU_MUX_B/memory_reg_bram_0_i_153/O
                         net (fo=111, routed)         2.743    14.233    my_otter/OTTER_MEMORY/alu_b[2]
    SLICE_X49Y5          LUT4 (Prop_lut4_I3_O)        0.299    14.532 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_233/O
                         net (fo=1, routed)           0.000    14.532    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_233_n_0
    SLICE_X49Y5          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.930 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_203/CO[3]
                         net (fo=1, routed)           0.000    14.930    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_203_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.044 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_188/CO[3]
                         net (fo=1, routed)           0.000    15.044    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_188_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.158 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_167/CO[3]
                         net (fo=1, routed)           0.000    15.158    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_167_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.272 r  my_otter/OTTER_MEMORY/memory_reg_mux_sel_a_pos_3_i_32/CO[3]
                         net (fo=1, routed)           0.000    15.272    my_otter/OTTER_MEMORY/memory_reg_mux_sel_a_pos_3_i_32_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.386 r  my_otter/OTTER_MEMORY/CSR_MTVEC_reg[19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.386    my_otter/OTTER_MEMORY/CSR_MTVEC_reg[19]_i_13_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.500 r  my_otter/OTTER_MEMORY/CSR_MTVEC_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.500    my_otter/OTTER_MEMORY/CSR_MTVEC_reg[23]_i_13_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.614 r  my_otter/OTTER_MEMORY/CSR_MTVEC_reg[31]_i_40/CO[3]
                         net (fo=1, routed)           0.000    15.614    my_otter/OTTER_MEMORY/CSR_MTVEC_reg[31]_i_40_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.853 f  my_otter/OTTER_MEMORY/CSR_MTVEC_reg[31]_i_21/O[2]
                         net (fo=1, routed)           1.324    17.177    my_otter/OTTER_MEMORY/ALU/data1[30]
    SLICE_X55Y12         LUT4 (Prop_lut4_I2_O)        0.302    17.479 f  my_otter/OTTER_MEMORY/CSR_MTVEC[30]_i_6/O
                         net (fo=1, routed)           1.123    18.601    my_otter/OTTER_MEMORY/CSR_MTVEC[30]_i_6_n_0
    SLICE_X56Y15         LUT6 (Prop_lut6_I1_O)        0.124    18.725 f  my_otter/OTTER_MEMORY/CSR_MTVEC[30]_i_2/O
                         net (fo=1, routed)           0.411    19.137    my_otter/OTTER_MEMORY/CSR_MTVEC[30]_i_2_n_0
    SLICE_X55Y15         LUT6 (Prop_lut6_I0_O)        0.124    19.261 f  my_otter/OTTER_MEMORY/CSR_MTVEC[30]_i_1/O
                         net (fo=7, routed)           2.266    21.527    my_otter/OTTER_MEMORY/IOBUS_addr[30]
    SLICE_X33Y15         LUT4 (Prop_lut4_I2_O)        0.152    21.679 f  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_159/O
                         net (fo=25, routed)          1.571    23.250    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_159_n_0
    SLICE_X32Y12         LUT4 (Prop_lut4_I1_O)        0.354    23.604 f  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_85/O
                         net (fo=91, routed)          5.052    28.656    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_161_0
    SLICE_X58Y13         LUT6 (Prop_lut6_I2_O)        0.326    28.982 r  my_otter/OTTER_MEMORY/memory_reg_bram_1_i_3/O
                         net (fo=1, routed)           0.720    29.702    my_otter/OTTER_MEMORY/memory_reg_bram_1_i_3_n_0
    RAMB36_X2Y2          RAMB36E1                                     r  my_otter/OTTER_MEMORY/memory_reg_bram_1/WEA[3]
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbounce/r_buff_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_oneshot/r_dff1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y1          FDRE                         0.000     0.000 r  dbounce/r_buff_reg/C
    SLICE_X30Y1          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  dbounce/r_buff_reg/Q
                         net (fo=2, routed)           0.067     0.231    my_oneshot/r_buff
    SLICE_X30Y1          FDRE                                         r  my_oneshot/r_dff1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/my_csr/CSR_MTVEC_reg[29]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_otter/PC/data_out_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.186ns (72.773%)  route 0.070ns (27.227%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y19         FDRE                         0.000     0.000 r  my_otter/my_csr/CSR_MTVEC_reg[29]/C
    SLICE_X41Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_otter/my_csr/CSR_MTVEC_reg[29]/Q
                         net (fo=2, routed)           0.070     0.211    my_otter/PC_MUX/mtvec[29]
    SLICE_X40Y19         LUT6 (Prop_lut6_I0_O)        0.045     0.256 r  my_otter/PC_MUX/data_out[29]_i_1/O
                         net (fo=1, routed)           0.000     0.256    my_otter/PC/D[29]
    SLICE_X40Y19         FDCE                                         r  my_otter/PC/data_out_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbounce/r_count_reg[4]_inv/C
                            (rising edge-triggered cell FDSE)
  Destination:            dbounce/r_count_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.141ns (51.809%)  route 0.131ns (48.191%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y1          FDSE                         0.000     0.000 r  dbounce/r_count_reg[4]_inv/C
    SLICE_X28Y1          FDSE (Prop_fdse_C_Q)         0.141     0.141 r  dbounce/r_count_reg[4]_inv/Q
                         net (fo=6, routed)           0.131     0.272    dbounce/sel
    SLICE_X28Y1          FDRE                                         r  dbounce/r_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbounce/r_count_reg[4]_inv/C
                            (rising edge-triggered cell FDSE)
  Destination:            dbounce/r_count_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.141ns (51.809%)  route 0.131ns (48.191%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y1          FDSE                         0.000     0.000 r  dbounce/r_count_reg[4]_inv/C
    SLICE_X28Y1          FDSE (Prop_fdse_C_Q)         0.141     0.141 r  dbounce/r_count_reg[4]_inv/Q
                         net (fo=6, routed)           0.131     0.272    dbounce/sel
    SLICE_X28Y1          FDRE                                         r  dbounce/r_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbounce/r_count_reg[4]_inv/C
                            (rising edge-triggered cell FDSE)
  Destination:            dbounce/r_count_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.141ns (51.809%)  route 0.131ns (48.191%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y1          FDSE                         0.000     0.000 r  dbounce/r_count_reg[4]_inv/C
    SLICE_X28Y1          FDSE (Prop_fdse_C_Q)         0.141     0.141 r  dbounce/r_count_reg[4]_inv/Q
                         net (fo=6, routed)           0.131     0.272    dbounce/sel
    SLICE_X28Y1          FDRE                                         r  dbounce/r_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbounce/r_count_reg[4]_inv/C
                            (rising edge-triggered cell FDSE)
  Destination:            dbounce/r_count_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.141ns (51.809%)  route 0.131ns (48.191%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y1          FDSE                         0.000     0.000 r  dbounce/r_count_reg[4]_inv/C
    SLICE_X28Y1          FDSE (Prop_fdse_C_Q)         0.141     0.141 r  dbounce/r_count_reg[4]_inv/Q
                         net (fo=6, routed)           0.131     0.272    dbounce/sel
    SLICE_X28Y1          FDRE                                         r  dbounce/r_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbounce/r_count_reg[4]_inv/C
                            (rising edge-triggered cell FDSE)
  Destination:            dbounce/r_count_reg[4]_inv/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.141ns (51.809%)  route 0.131ns (48.191%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y1          FDSE                         0.000     0.000 r  dbounce/r_count_reg[4]_inv/C
    SLICE_X28Y1          FDSE (Prop_fdse_C_Q)         0.141     0.141 r  dbounce/r_count_reg[4]_inv/Q
                         net (fo=6, routed)           0.131     0.272    dbounce/sel
    SLICE_X28Y1          FDSE                                         r  dbounce/r_count_reg[4]_inv/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_oneshot/r_dff1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_oneshot/r_dff2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.282ns  (logic 0.148ns (52.572%)  route 0.134ns (47.428%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y1          FDRE                         0.000     0.000 r  my_oneshot/r_dff1_reg/C
    SLICE_X30Y1          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  my_oneshot/r_dff1_reg/Q
                         net (fo=2, routed)           0.134     0.282    my_oneshot/r_dff1
    SLICE_X30Y1          FDRE                                         r  my_oneshot/r_dff2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/my_csr/CSR_MTVEC_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_otter/PC/data_out_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y12         FDRE                         0.000     0.000 r  my_otter/my_csr/CSR_MTVEC_reg[13]/C
    SLICE_X35Y12         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_otter/my_csr/CSR_MTVEC_reg[13]/Q
                         net (fo=2, routed)           0.098     0.239    my_otter/PC_MUX/mtvec[13]
    SLICE_X34Y12         LUT6 (Prop_lut6_I0_O)        0.045     0.284 r  my_otter/PC_MUX/data_out[13]_i_1/O
                         net (fo=1, routed)           0.000     0.284    my_otter/PC/D[13]
    SLICE_X34Y12         FDCE                                         r  my_otter/PC/data_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/my_csr/CSR_MTVEC_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_otter/PC/data_out_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y11         FDRE                         0.000     0.000 r  my_otter/my_csr/CSR_MTVEC_reg[14]/C
    SLICE_X35Y11         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_otter/my_csr/CSR_MTVEC_reg[14]/Q
                         net (fo=2, routed)           0.098     0.239    my_otter/PC_MUX/mtvec[14]
    SLICE_X34Y11         LUT6 (Prop_lut6_I0_O)        0.045     0.284 r  my_otter/PC_MUX/data_out[14]_i_1/O
                         net (fo=1, routed)           0.000     0.284    my_otter/PC/D[14]
    SLICE_X34Y11         FDCE                                         r  my_otter/PC/data_out_reg[14]/D
  -------------------------------------------------------------------    -------------------





