# Rux å†…æ ¸å¯åŠ¨é¡ºåºåˆ†æä¸ä¼˜åŒ–

## å½“å‰å¯åŠ¨é¡ºåºï¼ˆ2025-02-09ï¼‰

```
_start() [kernel/src/main.rs]
â”œâ”€â”€ 1. console::init()                     // UART æ§åˆ¶å°
â”œâ”€â”€ 2. arch::arch_init()                   // æ¶æ„åˆå§‹åŒ–
â”‚   â”œâ”€â”€ boot::init()                       // åŸºç¡€å¼•å¯¼
â”‚   â””â”€â”€ mm::init()                         // MMU åˆå§‹åŒ– (Sv39)
â”œâ”€â”€ 3. trap::init()                        // å¼‚å¸¸å‘é‡è¡¨
â”œâ”€â”€ 4. init_syscall()                      // ç³»ç»Ÿè°ƒç”¨
â”œâ”€â”€ 5. init_heap()                         // å †åˆ†é…å™¨
â”œâ”€â”€ 6. sched::init()                       // è°ƒåº¦å™¨
â”œâ”€â”€ 7. vfs_init()                          // VFS
â”œâ”€â”€ 8. drivers::init()                     // è®¾å¤‡é©±åŠ¨ (PLIC/CLINT)
â”œâ”€â”€ 9. SMP boot                           // å¯åŠ¨æ¬¡æ ¸
â””â”€â”€ 10. IRQ enable                         // ä½¿èƒ½ IRQ
```

## Linux RISC-V å¯åŠ¨é¡ºåºå‚è€ƒ

åŸºäº Linux 5.x å†…æ ¸ï¼ˆarch/riscv/kernel/setup.cï¼‰ï¼š

```
start_kernel() [kernel/sched/core.c]
â”œâ”€â”€ 1. setup_arch()                        // æ¶æ„åˆå§‹åŒ–
â”‚   â”œâ”€â”€ smp_setup_processor_id()          // CPU ID detection (hartid)
â”‚   â”œâ”€â”€ setup_machine_fdt()               // Device Tree
â”‚   â”œâ”€â”€ riscv_memblock_init()             // Early memory management
â”‚   â”œâ”€â”€ paging_init()                     // MMU initialization (Sv39) âœ“
â”‚   â””â”€â”€ bootmem_init()                    // Boot memory allocator
â”œâ”€â”€ 2. trap_init()                         // Early exception handlers
â”œâ”€â”€ 3. early_irq_init()                    // Early interrupt init (data only)
â”œâ”€â”€ 4. init_IRQ()                          // Full interrupt controller init (PLIC) âœ“
â”œâ”€â”€ 5. sched_init()                        // Scheduler initialization
â”œâ”€â”€ 6. mm_init()                           // Memory management init
â”‚   â”œâ”€â”€ mem_init()                        // Memory allocator
â”‚   â””â”€â”€ kmem_cache_init()                 // Slab allocator
â”œâ”€â”€ 7. early_init_irq_lock()              // Initialize IRQ locks
â”œâ”€â”€ 8. rest_init()                         // Late init
â”‚   â”œâ”€â”€ rcu_init()                        // RCU synchronization
â”‚   â”œâ”€â”€ early SMP boot                    // Secondary CPUs (SBI)
â”‚   â””â”€â”€ late time init                    // Timer initialization (CLINT)
```

## å…³é”®åŸåˆ™

### 1. MMU å¿…é¡»åœ¨ PLIC ä¹‹å‰åˆå§‹åŒ–
**åŸå› **ï¼š
- PLIC å¯„å­˜å™¨è®¿é—®éœ€è¦ MMU æ˜ å°„
- Device memory å±æ€§éœ€è¦æ­£ç¡®è®¾ç½®
- Linux: `paging_init()` â†’ `init_IRQ()`

**å½“å‰çŠ¶æ€**: âœ… æ­£ç¡®
```rust
arch_init() {
    boot::init();
    mm::init();  // MMU before PLIC âœ“
}
// ... later ...
drivers::intc::init();  // PLIC after MMU âœ“
```

### 2. PLIC å¿…é¡»åœ¨ SMP ä¹‹å‰åˆå§‹åŒ–
**åŸå› **ï¼š
- æ¬¡æ ¸å¯åŠ¨éœ€è¦ IPI (Inter-Processor Interrupt)
- SBI è°ƒç”¨å¯èƒ½åœ¨æ¬¡æ ¸ä¸Šè§¦å‘ä¸­æ–­
- æ¬¡æ ¸éœ€è¦ PLIC æ¥æ¥æ”¶ SGI (Software Generated Interrupt)

**å½“å‰çŠ¶æ€**: âœ… æ­£ç¡®
```rust
drivers::intc::init();  // PLIC first
// ... later ...
boot_secondary_cpus(); // SMP after PLIC âœ“
```

### 3. å¼‚å¸¸å¤„ç†å¿…é¡»åœ¨ MMU ä¹‹å
**åŸå› **ï¼š
- å¼‚å¸¸å‘é‡è¡¨éœ€è¦ MMU æ˜ å°„
- stvec å†™å…¥éœ€è¦åœ¨ MMU å¯ç”¨å
- å¼‚å¸¸å¤„ç†å¯èƒ½è®¿é—®è™šæ‹Ÿå†…å­˜

**å½“å‰çŠ¶æ€**: âœ… æ­£ç¡®
```rust
arch_init() {      // Includes MMU init
    mm::init();
}
trap::init();       // After MMU âœ“
```

### 4. IRQ å¿…é¡»åœ¨æ‰€æœ‰åˆå§‹åŒ–å®Œæˆåæ‰ä½¿èƒ½
**åŸå› **ï¼š
- é˜²æ­¢æ—©æœŸä¸­æ–­å¤„ç†æœªåˆå§‹åŒ–çš„å­ç³»ç»Ÿ
- é¿å… interrupt storm
- Linux: åœ¨ `rest_init()` çš„æœ€åæ‰ä½¿èƒ½ IRQ

**å½“å‰çŠ¶æ€**: âœ… æ­£ç¡®
```rust
// All init complete
unsafe { asm!("msr daifclr, #2"); }  // Enable IRQ last âœ“
```

## ä¼˜åŒ–å»ºè®®

### ğŸ”´ ä¸¥é‡é—®é¢˜ï¼šæ¬¡æ ¸åˆå§‹åŒ–é¡ºåºä¸æ­£ç¡®

**å½“å‰é—®é¢˜**ï¼š
æ¬¡æ ¸åœ¨ `secondary_entry` ä¸­ç›´æ¥è¿›å…¥ WFIï¼Œä½†ï¼š
1. æ²¡æœ‰åˆå§‹åŒ– per-CPU è¿è¡Œé˜Ÿåˆ—
2. æ²¡æœ‰è®¾ç½® per-CPU æ ˆ
3. æ²¡æœ‰åˆå§‹åŒ– per-CPU å®šæ—¶å™¨

**å»ºè®®ä¿®å¤**ï¼š
```rust
// arch/aarch64/smp.rs
pub unsafe extern "C" fn secondary_cpu_start() -> ! {
    let cpu_id = get_core_id();

    // 1. è®¾ç½® per-CPU æ ˆ
    setup_per_cpu_stack(cpu_id);

    // 2. åˆå§‹åŒ– per-CPU è¿è¡Œé˜Ÿåˆ—
    crate::process::sched::init_per_cpu_rq(cpu_id as usize);

    // 3. åˆå§‹åŒ– per-CPU å®šæ—¶å™¨
    // TODO: timer::init_per_cpu(cpu_id);

    // 4. ä½¿èƒ½ per-CPU IRQ
    asm!("msr daifclr, #2");

    // 5. è¿›å…¥ç©ºé—²å¾ªç¯
    loop {
        asm!("wfi");
    }
}
```

### ğŸŸ¡ ä¸­ç­‰é—®é¢˜ï¼šGIC åˆå§‹åŒ–æ—¶æœº

**å½“å‰ä»£ç **ï¼š
```rust
// åœ¨ sched_init() ä¹‹ååˆå§‹åŒ– GIC
process::sched::init();
crate::fs::vfs_init();
drivers::intc::init();
```

**å»ºè®®è°ƒæ•´**ï¼š
```rust
// GIC åº”è¯¥åœ¨æ›´æ—©çš„ä½ç½®ï¼Œä½†åœ¨ MMU ä¹‹å
arch_init();           // MMU
trap_init();           // Exception handling
init_syscall();       // System calls
drivers::intc::init(); // GIC â† ç§»åˆ°è¿™é‡Œ
init_heap();          // Heap
process::sched::init(); // Scheduler
```

**åŸå› **ï¼š
- GIC æ˜¯åŸºç¡€ç¡¬ä»¶è®¾æ–½ï¼Œåº”å°½æ—©åˆå§‹åŒ–
- ä½†ä¸ä¾èµ– heap æˆ– scheduler
- å‚è€ƒ Linux: `trap_init()` â†’ `init_IRQ()` â†’ `sched_init()`

### ğŸŸ¢ ä½ä¼˜å…ˆçº§ï¼šåˆå§‹åŒ–æ—¥å¿—ä¼˜åŒ–

**å½“å‰é—®é¢˜**ï¼š
- æ··åˆä½¿ç”¨ `println!` å’Œ `debug_println!`
- å¯åŠ¨ä¿¡æ¯ä¸ä¸€è‡´

**å»ºè®®**ï¼š
```rust
// ä½¿ç”¨ç»Ÿä¸€çš„æ—¥å¿—å®
log_info!("Initializing architecture...");
log_info!("MMU enabled");
log_info!("GIC initialized");
log_info!("SMP: {} CPUs online", active);
```

## ä¼˜åŒ–åçš„å¯åŠ¨é¡ºåº

```
_start() [ä¼˜åŒ–å]
â”œâ”€â”€ 1. console::init()                     // UART (very early)
â”œâ”€â”€ 2. arch::arch_init()                   // Architecture
â”‚   â”œâ”€â”€ boot::init()                       // Boot setup, disable IRQ
â”‚   â””â”€â”€ mm::init()                         // MMU âœ“
â”œâ”€â”€ 3. trap::init()                        // Exception vectors
â”œâ”€â”€ 4. init_syscall()                      // System calls
â”œâ”€â”€ 5. drivers::intc::init()               // GIC â† æå‰åˆ°è¿™é‡Œ
â”‚   â””â”€â”€ ä¿æŒ IRQ ç¦ç”¨çŠ¶æ€
â”œâ”€â”€ 6. init_heap()                         // Heap allocator
â”œâ”€â”€ 7. sched::init()                       // Scheduler (CPU 0 only)
â”‚   â””â”€â”€ init_per_cpu_rq(0)                 // Initialize CPU 0 runqueue
â”œâ”€â”€ 8. vfs_init()                          // VFS
â”œâ”€â”€ 9. SMP boot                            // Secondary CPUs
â”‚   â”œâ”€â”€ SmpData::init(2)
â”‚   â””â”€â”€ boot_secondary_cpus()
â”‚       â””â”€â”€ secondary_cpu_start()         // æ¬¡æ ¸å…¥å£
â”‚           â”œâ”€â”€ setup_per_cpu_stack()      // â† Per-CPU stack
â”‚           â”œâ”€â”€ init_per_cpu_rq(cpu_id)   // â† Per-CPU runqueue
â”‚           â””â”€â”€ enable IRQ                // â† Per-CPU IRQ
â””â”€â”€ 10. IRQ enable                         // CPU 0 enables IRQ
    â””â”€â”€ asm!("msr daifclr, #2")
```

## æ¬¡æ ¸åˆå§‹åŒ–è¯¦ç»†æ­¥éª¤

```rust
// arch/aarch64/boot.S
secondary_entry:
    mrs     x1, mpidr_el1
    and     x1, x1, #0xFF        // Get CPU ID
    cbz     x1, __boot_start    // CPU 0 goes to normal boot

    // === æ¬¡æ ¸å¯åŠ¨åºåˆ— ===
    // 1. è®¾ç½® per-CPU æ ˆ
    mrs     x1, mpidr_el1
    and     x1, x1, #0xFF
    ldr     x2, =per_cpu_stacks
    lsl     x1, x1, #14          // Each stack = 16KB
    add     sp, x2, x1
    add     sp, sp, #0x4000      // Stack top

    // 2. è·³è½¬åˆ° Rust åˆå§‹åŒ–
    bl      secondary_cpu_init

spin_wait:
    wfe
    b       spin_wait

// arch/aarch64/smp.rs
#[no_mangle]
pub unsafe extern "C" fn secondary_cpu_init() {
    let cpu_id = get_core_id();

    // 3. åˆå§‹åŒ– per-CPU è¿è¡Œé˜Ÿåˆ—
    crate::process::sched::init_per_cpu_rq(cpu_id as usize);

    // 4. åˆå§‹åŒ– per-CPU GIC (GICR)
    // TODO: gic::init_per_cpu(cpu_id);

    // 5. ä½¿èƒ½æœ¬æ ¸ IRQ
    asm!("msr daifclr, #2", options(nomem, nostack));

    // 6. æ ‡è®°ä¸ºè¿è¡Œä¸­
    SmpData::mark_cpu_running(cpu_id);

    // 7. è¿›å…¥ç©ºé—²å¾ªç¯
    loop {
        asm!("wfi", options(nomem, nostack));
        // TODO: æ£€æŸ¥è°ƒåº¦å™¨æ˜¯å¦æœ‰ä»»åŠ¡
    }
}
```

## éªŒè¯æ£€æŸ¥æ¸…å•

- [ ] MMU åœ¨ GIC ä¹‹å‰åˆå§‹åŒ–
- [ ] GIC åœ¨ SMP ä¹‹å‰åˆå§‹åŒ–
- [ ] å¼‚å¸¸å¤„ç†åœ¨ MMU ä¹‹å
- [ ] IRQ åœ¨æ‰€æœ‰åˆå§‹åŒ–å®Œæˆåä½¿èƒ½
- [ ] æ¬¡æ ¸æœ‰ç‹¬ç«‹çš„ per-CPU æ ˆ
- [ ] æ¬¡æ ¸åˆå§‹åŒ– per-CPU è¿è¡Œé˜Ÿåˆ—
- [ ] æ¬¡æ ¸åˆå§‹åŒ– per-CPU GIC (GICR)
- [ ] å†…å­˜å±éšœæ­£ç¡®ä½¿ç”¨
- [ ] æ¬¡æ ¸æ­£ç¡®è¿›å…¥ç©ºé—²çŠ¶æ€

## å‚è€ƒèµ„æ–™

- Linux å†…æ ¸: arch/arm64/kernel/setup.c
- Linux å†…æ ¸: arch/arm64/kernel/smp.c
- ARMv8 Architecture Reference Manual
- GICv3 Specification (ARM IHI 0069)
