
==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns -363.92

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns -0.43

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.43

==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.u_dscratch0_csr.rdata_q[26]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3571.70    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.91    1.56    2.00 ^ cs_registers_i.u_dscratch0_csr.rdata_q[26]$_DFFE_PN0P_/RN (DFFR_X1)
                                  2.00   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ cs_registers_i.u_dscratch0_csr.rdata_q[26]$_DFFE_PN0P_/CK (DFFR_X1)
                          2.58    2.58   library removal time
                                  2.58   data required time
-----------------------------------------------------------------------------
                                  2.58   data required time
                                 -2.00   data arrival time
-----------------------------------------------------------------------------
                                 -0.57   slack (VIOLATED)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.01    0.01    0.04    1.14 ^ core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.14 ^ _29919_/A2 (AND2_X1)
                                  1.14   data arrival time

                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                          0.00    1.10   clock reconvergence pessimism
                                  1.10 v _29919_/A1 (AND2_X1)
                          0.00    1.10   clock gating hold time
                                  1.10   data required time
-----------------------------------------------------------------------------
                                  1.10   data required time
                                 -1.14   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)


Startpoint: cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/CK (DFFR_X1)
     2    4.30    0.02    0.07    0.07 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/QN (DFFR_X1)
                                         _01164_ (net)
                  0.02    0.00    0.07 ^ _28337_/A1 (OAI22_X1)
     1    1.10    0.01    0.01    0.08 v _28337_/ZN (OAI22_X1)
                                         _02831_ (net)
                  0.01    0.00    0.08 v cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/D (DFFR_X1)
                                  0.08   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.08   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.u_dscratch0_csr.rdata_q[26]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3571.70    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.91    1.56    2.00 ^ cs_registers_i.u_dscratch0_csr.rdata_q[26]$_DFFE_PN0P_/RN (DFFR_X1)
                                  2.00   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ cs_registers_i.u_dscratch0_csr.rdata_q[26]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.40    1.80   library recovery time
                                  1.80   data required time
-----------------------------------------------------------------------------
                                  1.80   data required time
                                 -2.00   data arrival time
-----------------------------------------------------------------------------
                                 -0.21   slack (VIOLATED)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    0.93    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[22]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[278]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[22]$_DFFE_PN_/CK (DFF_X1)
     2   13.00    0.03    0.11    0.11 ^ if_stage_i.instr_rdata_alu_id_o[22]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[2] (net)
                  0.03    0.00    0.11 ^ _16544_/A (BUF_X4)
    10   32.01    0.02    0.04    0.15 ^ _16544_/Z (BUF_X4)
                                         _10728_ (net)
                  0.02    0.00    0.15 ^ _16545_/A (BUF_X2)
    10   22.35    0.03    0.05    0.20 ^ _16545_/Z (BUF_X2)
                                         _10729_ (net)
                  0.03    0.00    0.20 ^ _16546_/A (BUF_X2)
    10   32.73    0.04    0.06    0.26 ^ _16546_/Z (BUF_X2)
                                         _10730_ (net)
                  0.04    0.00    0.26 ^ _16547_/A (BUF_X1)
    10   39.44    0.09    0.12    0.38 ^ _16547_/Z (BUF_X1)
                                         _10731_ (net)
                  0.09    0.01    0.39 ^ _18308_/A (CLKBUF_X1)
    10   26.85    0.06    0.11    0.50 ^ _18308_/Z (CLKBUF_X1)
                                         _12423_ (net)
                  0.06    0.00    0.50 ^ _18309_/A (BUF_X1)
    10   53.13    0.12    0.15    0.65 ^ _18309_/Z (BUF_X1)
                                         _12424_ (net)
                  0.12    0.01    0.66 ^ _18652_/S (MUX2_X1)
     1    4.55    0.01    0.07    0.73 v _18652_/Z (MUX2_X1)
                                         _12751_ (net)
                  0.01    0.00    0.73 v _18653_/B1 (AOI21_X2)
     8   37.62    0.10    0.11    0.84 ^ _18653_/ZN (AOI21_X2)
                                         _12752_ (net)
                  0.10    0.02    0.86 ^ _20410_/B (MUX2_X1)
     7   21.47    0.05    0.10    0.96 ^ _20410_/Z (MUX2_X1)
                                         _03790_ (net)
                  0.05    0.00    0.96 ^ _20957_/A (BUF_X2)
    10   21.55    0.03    0.05    1.01 ^ _20957_/Z (BUF_X2)
                                         _04127_ (net)
                  0.03    0.00    1.01 ^ _20984_/A1 (NAND2_X1)
     1    3.79    0.02    0.02    1.04 v _20984_/ZN (NAND2_X1)
                                         _14660_ (net)
                  0.02    0.00    1.04 v _30114_/A (FA_X1)
     1    3.77    0.02    0.12    1.15 ^ _30114_/S (FA_X1)
                                         _14664_ (net)
                  0.02    0.00    1.16 ^ _30115_/B (FA_X1)
     1    1.75    0.01    0.09    1.25 v _30115_/S (FA_X1)
                                         _14667_ (net)
                  0.01    0.00    1.25 v _21473_/A (INV_X1)
     1    3.45    0.01    0.02    1.27 ^ _21473_/ZN (INV_X1)
                                         _16068_ (net)
                  0.01    0.00    1.27 ^ _30512_/A (HA_X1)
     1    1.95    0.02    0.05    1.32 ^ _30512_/S (HA_X1)
                                         _16071_ (net)
                  0.02    0.00    1.32 ^ _21744_/A (INV_X1)
     1    3.51    0.01    0.01    1.33 v _21744_/ZN (INV_X1)
                                         _14669_ (net)
                  0.01    0.00    1.33 v _30116_/B (FA_X1)
     1    1.77    0.01    0.12    1.45 ^ _30116_/S (FA_X1)
                                         _14672_ (net)
                  0.01    0.00    1.45 ^ _21672_/A (INV_X1)
     1    2.89    0.01    0.01    1.46 v _21672_/ZN (INV_X1)
                                         _14675_ (net)
                  0.01    0.00    1.46 v _30117_/CI (FA_X1)
     1    3.01    0.01    0.11    1.57 ^ _30117_/S (FA_X1)
                                         _14677_ (net)
                  0.01    0.00    1.57 ^ _21156_/A (INV_X1)
     1    3.74    0.01    0.01    1.58 v _21156_/ZN (INV_X1)
                                         _14678_ (net)
                  0.01    0.00    1.58 v _30118_/A (FA_X1)
     1    1.76    0.01    0.10    1.68 v _30118_/S (FA_X1)
                                         _14681_ (net)
                  0.01    0.00    1.68 v _21474_/A (INV_X1)
     1    3.48    0.01    0.02    1.70 ^ _21474_/ZN (INV_X1)
                                         _16072_ (net)
                  0.01    0.00    1.70 ^ _30513_/A (HA_X1)
     2    5.01    0.04    0.06    1.76 ^ _30513_/S (HA_X1)
                                         _16074_ (net)
                  0.04    0.00    1.76 ^ _23369_/A (OAI21_X1)
     2    3.15    0.02    0.03    1.79 v _23369_/ZN (OAI21_X1)
                                         _05886_ (net)
                  0.02    0.00    1.79 v _23396_/A2 (AOI22_X1)
     2    7.69    0.05    0.07    1.86 ^ _23396_/ZN (AOI22_X1)
                                         _05912_ (net)
                  0.05    0.00    1.86 ^ _23474_/B2 (AOI21_X1)
     2    4.04    0.02    0.03    1.89 v _23474_/ZN (AOI21_X1)
                                         _05987_ (net)
                  0.02    0.00    1.89 v _23570_/B2 (AOI21_X1)
     3    5.29    0.04    0.05    1.94 ^ _23570_/ZN (AOI21_X1)
                                         _06081_ (net)
                  0.04    0.00    1.94 ^ _23655_/A4 (AND4_X1)
     2    3.97    0.02    0.07    2.01 ^ _23655_/ZN (AND4_X1)
                                         _06162_ (net)
                  0.02    0.00    2.01 ^ _23717_/A1 (NOR2_X1)
     1    1.78    0.01    0.01    2.02 v _23717_/ZN (NOR2_X1)
                                         _06222_ (net)
                  0.01    0.00    2.02 v _23718_/B2 (AOI21_X1)
     3    9.65    0.06    0.07    2.09 ^ _23718_/ZN (AOI21_X1)
                                         _06223_ (net)
                  0.06    0.00    2.10 ^ _23719_/B1 (AOI21_X1)
     1    2.46    0.02    0.02    2.12 v _23719_/ZN (AOI21_X1)
                                         _06224_ (net)
                  0.02    0.00    2.12 v _23720_/B (XOR2_X1)
     1    5.66    0.04    0.06    2.17 ^ _23720_/Z (XOR2_X1)
                                         _06225_ (net)
                  0.04    0.00    2.17 ^ _23721_/A2 (NOR2_X1)
     1    2.32    0.03    0.02    2.19 v _23721_/ZN (NOR2_X1)
                                         _06226_ (net)
                  0.03    0.00    2.19 v _23722_/A3 (NOR3_X1)
     2    8.83    0.07    0.11    2.30 ^ _23722_/ZN (NOR3_X1)
                                         _06227_ (net)
                  0.07    0.00    2.30 ^ _23724_/B1 (OAI22_X1)
     1    2.85    0.02    0.03    2.34 v _23724_/ZN (OAI22_X1)
                                         _06229_ (net)
                  0.02    0.00    2.34 v _23725_/B2 (AOI21_X1)
     4   19.49    0.10    0.12    2.46 ^ _23725_/ZN (AOI21_X1)
                                         _06230_ (net)
                  0.10    0.00    2.46 ^ _23726_/A (BUF_X1)
    10   27.49    0.06    0.10    2.56 ^ _23726_/Z (BUF_X1)
                                         _06231_ (net)
                  0.06    0.00    2.56 ^ _24390_/B2 (OAI21_X1)
     1    1.26    0.02    0.02    2.58 v _24390_/ZN (OAI21_X1)
                                         _01477_ (net)
                  0.02    0.00    2.58 v gen_regfile_ff.register_file_i.rf_reg_q[278]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.58   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[278]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.58   data arrival time
-----------------------------------------------------------------------------
                                 -0.43   slack (VIOLATED)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.u_dscratch0_csr.rdata_q[26]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3571.70    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.91    1.56    2.00 ^ cs_registers_i.u_dscratch0_csr.rdata_q[26]$_DFFE_PN0P_/RN (DFFR_X1)
                                  2.00   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ cs_registers_i.u_dscratch0_csr.rdata_q[26]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.40    1.80   library recovery time
                                  1.80   data required time
-----------------------------------------------------------------------------
                                  1.80   data required time
                                 -2.00   data arrival time
-----------------------------------------------------------------------------
                                 -0.21   slack (VIOLATED)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    0.93    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[22]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[278]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[22]$_DFFE_PN_/CK (DFF_X1)
     2   13.00    0.03    0.11    0.11 ^ if_stage_i.instr_rdata_alu_id_o[22]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[2] (net)
                  0.03    0.00    0.11 ^ _16544_/A (BUF_X4)
    10   32.01    0.02    0.04    0.15 ^ _16544_/Z (BUF_X4)
                                         _10728_ (net)
                  0.02    0.00    0.15 ^ _16545_/A (BUF_X2)
    10   22.35    0.03    0.05    0.20 ^ _16545_/Z (BUF_X2)
                                         _10729_ (net)
                  0.03    0.00    0.20 ^ _16546_/A (BUF_X2)
    10   32.73    0.04    0.06    0.26 ^ _16546_/Z (BUF_X2)
                                         _10730_ (net)
                  0.04    0.00    0.26 ^ _16547_/A (BUF_X1)
    10   39.44    0.09    0.12    0.38 ^ _16547_/Z (BUF_X1)
                                         _10731_ (net)
                  0.09    0.01    0.39 ^ _18308_/A (CLKBUF_X1)
    10   26.85    0.06    0.11    0.50 ^ _18308_/Z (CLKBUF_X1)
                                         _12423_ (net)
                  0.06    0.00    0.50 ^ _18309_/A (BUF_X1)
    10   53.13    0.12    0.15    0.65 ^ _18309_/Z (BUF_X1)
                                         _12424_ (net)
                  0.12    0.01    0.66 ^ _18652_/S (MUX2_X1)
     1    4.55    0.01    0.07    0.73 v _18652_/Z (MUX2_X1)
                                         _12751_ (net)
                  0.01    0.00    0.73 v _18653_/B1 (AOI21_X2)
     8   37.62    0.10    0.11    0.84 ^ _18653_/ZN (AOI21_X2)
                                         _12752_ (net)
                  0.10    0.02    0.86 ^ _20410_/B (MUX2_X1)
     7   21.47    0.05    0.10    0.96 ^ _20410_/Z (MUX2_X1)
                                         _03790_ (net)
                  0.05    0.00    0.96 ^ _20957_/A (BUF_X2)
    10   21.55    0.03    0.05    1.01 ^ _20957_/Z (BUF_X2)
                                         _04127_ (net)
                  0.03    0.00    1.01 ^ _20984_/A1 (NAND2_X1)
     1    3.79    0.02    0.02    1.04 v _20984_/ZN (NAND2_X1)
                                         _14660_ (net)
                  0.02    0.00    1.04 v _30114_/A (FA_X1)
     1    3.77    0.02    0.12    1.15 ^ _30114_/S (FA_X1)
                                         _14664_ (net)
                  0.02    0.00    1.16 ^ _30115_/B (FA_X1)
     1    1.75    0.01    0.09    1.25 v _30115_/S (FA_X1)
                                         _14667_ (net)
                  0.01    0.00    1.25 v _21473_/A (INV_X1)
     1    3.45    0.01    0.02    1.27 ^ _21473_/ZN (INV_X1)
                                         _16068_ (net)
                  0.01    0.00    1.27 ^ _30512_/A (HA_X1)
     1    1.95    0.02    0.05    1.32 ^ _30512_/S (HA_X1)
                                         _16071_ (net)
                  0.02    0.00    1.32 ^ _21744_/A (INV_X1)
     1    3.51    0.01    0.01    1.33 v _21744_/ZN (INV_X1)
                                         _14669_ (net)
                  0.01    0.00    1.33 v _30116_/B (FA_X1)
     1    1.77    0.01    0.12    1.45 ^ _30116_/S (FA_X1)
                                         _14672_ (net)
                  0.01    0.00    1.45 ^ _21672_/A (INV_X1)
     1    2.89    0.01    0.01    1.46 v _21672_/ZN (INV_X1)
                                         _14675_ (net)
                  0.01    0.00    1.46 v _30117_/CI (FA_X1)
     1    3.01    0.01    0.11    1.57 ^ _30117_/S (FA_X1)
                                         _14677_ (net)
                  0.01    0.00    1.57 ^ _21156_/A (INV_X1)
     1    3.74    0.01    0.01    1.58 v _21156_/ZN (INV_X1)
                                         _14678_ (net)
                  0.01    0.00    1.58 v _30118_/A (FA_X1)
     1    1.76    0.01    0.10    1.68 v _30118_/S (FA_X1)
                                         _14681_ (net)
                  0.01    0.00    1.68 v _21474_/A (INV_X1)
     1    3.48    0.01    0.02    1.70 ^ _21474_/ZN (INV_X1)
                                         _16072_ (net)
                  0.01    0.00    1.70 ^ _30513_/A (HA_X1)
     2    5.01    0.04    0.06    1.76 ^ _30513_/S (HA_X1)
                                         _16074_ (net)
                  0.04    0.00    1.76 ^ _23369_/A (OAI21_X1)
     2    3.15    0.02    0.03    1.79 v _23369_/ZN (OAI21_X1)
                                         _05886_ (net)
                  0.02    0.00    1.79 v _23396_/A2 (AOI22_X1)
     2    7.69    0.05    0.07    1.86 ^ _23396_/ZN (AOI22_X1)
                                         _05912_ (net)
                  0.05    0.00    1.86 ^ _23474_/B2 (AOI21_X1)
     2    4.04    0.02    0.03    1.89 v _23474_/ZN (AOI21_X1)
                                         _05987_ (net)
                  0.02    0.00    1.89 v _23570_/B2 (AOI21_X1)
     3    5.29    0.04    0.05    1.94 ^ _23570_/ZN (AOI21_X1)
                                         _06081_ (net)
                  0.04    0.00    1.94 ^ _23655_/A4 (AND4_X1)
     2    3.97    0.02    0.07    2.01 ^ _23655_/ZN (AND4_X1)
                                         _06162_ (net)
                  0.02    0.00    2.01 ^ _23717_/A1 (NOR2_X1)
     1    1.78    0.01    0.01    2.02 v _23717_/ZN (NOR2_X1)
                                         _06222_ (net)
                  0.01    0.00    2.02 v _23718_/B2 (AOI21_X1)
     3    9.65    0.06    0.07    2.09 ^ _23718_/ZN (AOI21_X1)
                                         _06223_ (net)
                  0.06    0.00    2.10 ^ _23719_/B1 (AOI21_X1)
     1    2.46    0.02    0.02    2.12 v _23719_/ZN (AOI21_X1)
                                         _06224_ (net)
                  0.02    0.00    2.12 v _23720_/B (XOR2_X1)
     1    5.66    0.04    0.06    2.17 ^ _23720_/Z (XOR2_X1)
                                         _06225_ (net)
                  0.04    0.00    2.17 ^ _23721_/A2 (NOR2_X1)
     1    2.32    0.03    0.02    2.19 v _23721_/ZN (NOR2_X1)
                                         _06226_ (net)
                  0.03    0.00    2.19 v _23722_/A3 (NOR3_X1)
     2    8.83    0.07    0.11    2.30 ^ _23722_/ZN (NOR3_X1)
                                         _06227_ (net)
                  0.07    0.00    2.30 ^ _23724_/B1 (OAI22_X1)
     1    2.85    0.02    0.03    2.34 v _23724_/ZN (OAI22_X1)
                                         _06229_ (net)
                  0.02    0.00    2.34 v _23725_/B2 (AOI21_X1)
     4   19.49    0.10    0.12    2.46 ^ _23725_/ZN (AOI21_X1)
                                         _06230_ (net)
                  0.10    0.00    2.46 ^ _23726_/A (BUF_X1)
    10   27.49    0.06    0.10    2.56 ^ _23726_/Z (BUF_X1)
                                         _06231_ (net)
                  0.06    0.00    2.56 ^ _24390_/B2 (OAI21_X1)
     1    1.26    0.02    0.02    2.58 v _24390_/ZN (OAI21_X1)
                                         _01477_ (net)
                  0.02    0.00    2.58 v gen_regfile_ff.register_file_i.rf_reg_q[278]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.58   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[278]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.58   data arrival time
-----------------------------------------------------------------------------
                                 -0.43   slack (VIOLATED)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.13e-02   1.44e-03   1.56e-04   1.29e-02  16.3%
Combinational          2.99e-02   3.52e-02   4.29e-04   6.56e-02  83.2%
Clock                  1.63e-06   3.75e-04   2.97e-08   3.76e-04   0.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.12e-02   3.70e-02   5.85e-04   7.88e-02 100.0%
                          52.3%      46.9%       0.7%
