Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2015.1.0 (lin64) Build 0 Wed Jan 28 11:59:42 PST 2015
| Date              : Wed Jan 28 19:43:40 2015
| Host              : xsjrdevl19 running 64-bit Red Hat Enterprise Linux Client release 5.9 (Tikanga)
| Command           : report_timing -delay_type min -max_paths 10 -sort_by group -input_pins -file postsynth_timing_min.rpt
| Design            : sha1
| Device            : 7k70t-fbg676
| Speed File        : -2  PRODUCTION 1.12 2014-09-11
| Temperature Grade : C
----------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 W1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            W0_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.164ns (63.389%)  route 0.095ns (36.611%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     0.094 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.325    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.351 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=911, unplaced)       0.231     0.582    clk_i_IBUF_BUFG
                                                                      r  W1_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     0.682 r  W1_reg[10]/Q
                         net (fo=1, unplaced)         0.095     0.776    W1_reg[10]_n_0
                                                                      r  W0[10]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.064     0.840 r  W0[10]_i_1/O
                         net (fo=1, unplaced)         0.000     0.840    W0[10]_i_1_n_0
                         FDRE                                         r  W0_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     0.342 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.585    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.615 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=911, unplaced)       0.243     0.858    clk_i_IBUF_BUFG
                                                                      r  W0_reg[10]/C
                         clock pessimism             -0.264     0.594    
                         FDRE (Hold_fdre_C_D)         0.065     0.659    W0_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.659    
                         arrival time                           0.840    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 W1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            W0_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.164ns (63.389%)  route 0.095ns (36.611%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     0.094 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.325    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.351 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=911, unplaced)       0.231     0.582    clk_i_IBUF_BUFG
                                                                      r  W1_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     0.682 r  W1_reg[11]/Q
                         net (fo=1, unplaced)         0.095     0.776    W1_reg[11]_n_0
                                                                      r  W0[11]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.064     0.840 r  W0[11]_i_1/O
                         net (fo=1, unplaced)         0.000     0.840    W0[11]_i_1_n_0
                         FDRE                                         r  W0_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     0.342 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.585    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.615 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=911, unplaced)       0.243     0.858    clk_i_IBUF_BUFG
                                                                      r  W0_reg[11]/C
                         clock pessimism             -0.264     0.594    
                         FDRE (Hold_fdre_C_D)         0.065     0.659    W0_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.659    
                         arrival time                           0.840    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 W1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            W0_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.164ns (63.389%)  route 0.095ns (36.611%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     0.094 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.325    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.351 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=911, unplaced)       0.231     0.582    clk_i_IBUF_BUFG
                                                                      r  W1_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     0.682 r  W1_reg[12]/Q
                         net (fo=1, unplaced)         0.095     0.776    W1_reg[12]_n_0
                                                                      r  W0[12]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.064     0.840 r  W0[12]_i_1/O
                         net (fo=1, unplaced)         0.000     0.840    W0[12]_i_1_n_0
                         FDRE                                         r  W0_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     0.342 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.585    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.615 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=911, unplaced)       0.243     0.858    clk_i_IBUF_BUFG
                                                                      r  W0_reg[12]/C
                         clock pessimism             -0.264     0.594    
                         FDRE (Hold_fdre_C_D)         0.065     0.659    W0_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.659    
                         arrival time                           0.840    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 W1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            W0_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.164ns (63.389%)  route 0.095ns (36.611%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     0.094 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.325    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.351 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=911, unplaced)       0.231     0.582    clk_i_IBUF_BUFG
                                                                      r  W1_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     0.682 r  W1_reg[13]/Q
                         net (fo=1, unplaced)         0.095     0.776    W1_reg[13]_n_0
                                                                      r  W0[13]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.064     0.840 r  W0[13]_i_1/O
                         net (fo=1, unplaced)         0.000     0.840    W0[13]_i_1_n_0
                         FDRE                                         r  W0_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     0.342 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.585    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.615 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=911, unplaced)       0.243     0.858    clk_i_IBUF_BUFG
                                                                      r  W0_reg[13]/C
                         clock pessimism             -0.264     0.594    
                         FDRE (Hold_fdre_C_D)         0.065     0.659    W0_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.659    
                         arrival time                           0.840    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 W1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            W0_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.164ns (63.389%)  route 0.095ns (36.611%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     0.094 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.325    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.351 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=911, unplaced)       0.231     0.582    clk_i_IBUF_BUFG
                                                                      r  W1_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     0.682 r  W1_reg[14]/Q
                         net (fo=1, unplaced)         0.095     0.776    W1_reg[14]_n_0
                                                                      r  W0[14]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.064     0.840 r  W0[14]_i_1/O
                         net (fo=1, unplaced)         0.000     0.840    W0[14]_i_1_n_0
                         FDRE                                         r  W0_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     0.342 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.585    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.615 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=911, unplaced)       0.243     0.858    clk_i_IBUF_BUFG
                                                                      r  W0_reg[14]/C
                         clock pessimism             -0.264     0.594    
                         FDRE (Hold_fdre_C_D)         0.065     0.659    W0_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.659    
                         arrival time                           0.840    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 W1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            W0_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.164ns (63.389%)  route 0.095ns (36.611%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     0.094 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.325    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.351 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=911, unplaced)       0.231     0.582    clk_i_IBUF_BUFG
                                                                      r  W1_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     0.682 r  W1_reg[15]/Q
                         net (fo=1, unplaced)         0.095     0.776    W1_reg[15]_n_0
                                                                      r  W0[15]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.064     0.840 r  W0[15]_i_1/O
                         net (fo=1, unplaced)         0.000     0.840    W0[15]_i_1_n_0
                         FDRE                                         r  W0_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     0.342 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.585    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.615 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=911, unplaced)       0.243     0.858    clk_i_IBUF_BUFG
                                                                      r  W0_reg[15]/C
                         clock pessimism             -0.264     0.594    
                         FDRE (Hold_fdre_C_D)         0.065     0.659    W0_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.659    
                         arrival time                           0.840    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 W1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            W0_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.164ns (63.389%)  route 0.095ns (36.611%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     0.094 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.325    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.351 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=911, unplaced)       0.231     0.582    clk_i_IBUF_BUFG
                                                                      r  W1_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     0.682 r  W1_reg[16]/Q
                         net (fo=1, unplaced)         0.095     0.776    W1_reg[16]_n_0
                                                                      r  W0[16]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.064     0.840 r  W0[16]_i_1/O
                         net (fo=1, unplaced)         0.000     0.840    W0[16]_i_1_n_0
                         FDRE                                         r  W0_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     0.342 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.585    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.615 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=911, unplaced)       0.243     0.858    clk_i_IBUF_BUFG
                                                                      r  W0_reg[16]/C
                         clock pessimism             -0.264     0.594    
                         FDRE (Hold_fdre_C_D)         0.065     0.659    W0_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.659    
                         arrival time                           0.840    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 W1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            W0_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.164ns (63.389%)  route 0.095ns (36.611%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     0.094 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.325    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.351 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=911, unplaced)       0.231     0.582    clk_i_IBUF_BUFG
                                                                      r  W1_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     0.682 r  W1_reg[17]/Q
                         net (fo=1, unplaced)         0.095     0.776    W1_reg[17]_n_0
                                                                      r  W0[17]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.064     0.840 r  W0[17]_i_1/O
                         net (fo=1, unplaced)         0.000     0.840    W0[17]_i_1_n_0
                         FDRE                                         r  W0_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     0.342 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.585    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.615 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=911, unplaced)       0.243     0.858    clk_i_IBUF_BUFG
                                                                      r  W0_reg[17]/C
                         clock pessimism             -0.264     0.594    
                         FDRE (Hold_fdre_C_D)         0.065     0.659    W0_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.659    
                         arrival time                           0.840    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 W1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            W0_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.164ns (63.389%)  route 0.095ns (36.611%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     0.094 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.325    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.351 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=911, unplaced)       0.231     0.582    clk_i_IBUF_BUFG
                                                                      r  W1_reg[18]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     0.682 r  W1_reg[18]/Q
                         net (fo=1, unplaced)         0.095     0.776    W1_reg[18]_n_0
                                                                      r  W0[18]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.064     0.840 r  W0[18]_i_1/O
                         net (fo=1, unplaced)         0.000     0.840    W0[18]_i_1_n_0
                         FDRE                                         r  W0_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     0.342 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.585    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.615 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=911, unplaced)       0.243     0.858    clk_i_IBUF_BUFG
                                                                      r  W0_reg[18]/C
                         clock pessimism             -0.264     0.594    
                         FDRE (Hold_fdre_C_D)         0.065     0.659    W0_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.659    
                         arrival time                           0.840    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 W1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            W0_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.164ns (63.389%)  route 0.095ns (36.611%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     0.094 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.325    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.351 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=911, unplaced)       0.231     0.582    clk_i_IBUF_BUFG
                                                                      r  W1_reg[19]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     0.682 r  W1_reg[19]/Q
                         net (fo=1, unplaced)         0.095     0.776    W1_reg[19]_n_0
                                                                      r  W0[19]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.064     0.840 r  W0[19]_i_1/O
                         net (fo=1, unplaced)         0.000     0.840    W0[19]_i_1_n_0
                         FDRE                                         r  W0_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    clk_i
                                                                      r  clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     0.342 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.585    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.615 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=911, unplaced)       0.243     0.858    clk_i_IBUF_BUFG
                                                                      r  W0_reg[19]/C
                         clock pessimism             -0.264     0.594    
                         FDRE (Hold_fdre_C_D)         0.065     0.659    W0_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.659    
                         arrival time                           0.840    
  -------------------------------------------------------------------
                         slack                                  0.182    




