Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 964700520cb547c4b4336b6c44eba214 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot int_calc_16_tb_behav xil_defaultlib.int_calc_16_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/debouncer.v" Line 7. Module debouncer doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/debouncer.v" Line 21. Module clock_enable doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/debouncer.v" Line 31. Module my_dff_en doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/debouncer.v" Line 31. Module my_dff_en doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/debouncer.v" Line 31. Module my_dff_en doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/debouncer.v" Line 7. Module debouncer doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/debouncer.v" Line 21. Module clock_enable doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/debouncer.v" Line 31. Module my_dff_en doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/debouncer.v" Line 31. Module my_dff_en doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/debouncer.v" Line 31. Module my_dff_en doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock_enable
Compiling module xil_defaultlib.my_dff_en
Compiling module xil_defaultlib.debouncer
Compiling module xil_defaultlib.fpu_add
Compiling module xil_defaultlib.fpu_sub
Compiling module xil_defaultlib.fpu_mul
Compiling module xil_defaultlib.fpu_div
Compiling module xil_defaultlib.fpu_round
Compiling module xil_defaultlib.fpu_exceptions
Compiling module xil_defaultlib.fpu_double
Compiling module xil_defaultlib.int_bit_manip
Compiling module xil_defaultlib.int_calc
Compiling module xil_defaultlib.int_log
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.int_calc_16_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot int_calc_16_tb_behav
