
build/gokart.elf:     file format elf32-littlearm


Disassembly of section .program_ptr:

00000000 <_text>:
   0:	00000000 	andeq	r0, r0, r0

Disassembly of section .init_fun:

00000004 <init>:
   4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   6:	4b1c      	ldr	r3, [pc, #112]	; (78 <init+0x74>)
   8:	4d1a      	ldr	r5, [pc, #104]	; (74 <init+0x70>)
   a:	447b      	add	r3, pc
   c:	4607      	mov	r7, r0
   e:	681b      	ldr	r3, [r3, #0]
  10:	f8d5 30b8 	ldr.w	r3, [r5, #184]	; 0xb8
  14:	f44f 706a 	mov.w	r0, #936	; 0x3a8
  18:	4798      	blx	r3
  1a:	4606      	mov	r6, r0
  1c:	b930      	cbnz	r0, 2c <init+0x28>
  1e:	4817      	ldr	r0, [pc, #92]	; (7c <init+0x78>)
  20:	f8d5 30b4 	ldr.w	r3, [r5, #180]	; 0xb4
  24:	4478      	add	r0, pc
  26:	4798      	blx	r3
  28:	4630      	mov	r0, r6
  2a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  2c:	4603      	mov	r3, r0
  2e:	4a14      	ldr	r2, [pc, #80]	; (80 <init+0x7c>)
  30:	4814      	ldr	r0, [pc, #80]	; (84 <init+0x80>)
  32:	f8d5 40c0 	ldr.w	r4, [r5, #192]	; 0xc0
  36:	447a      	add	r2, pc
  38:	f44f 6180 	mov.w	r1, #1024	; 0x400
  3c:	4478      	add	r0, pc
  3e:	47a0      	blx	r4
  40:	4604      	mov	r4, r0
  42:	6030      	str	r0, [r6, #0]
  44:	b950      	cbnz	r0, 5c <init+0x58>
  46:	4810      	ldr	r0, [pc, #64]	; (88 <init+0x84>)
  48:	f8d5 30b4 	ldr.w	r3, [r5, #180]	; 0xb4
  4c:	4478      	add	r0, pc
  4e:	4798      	blx	r3
  50:	4630      	mov	r0, r6
  52:	f8d5 30bc 	ldr.w	r3, [r5, #188]	; 0xbc
  56:	4798      	blx	r3
  58:	4620      	mov	r0, r4
  5a:	e7e6      	b.n	2a <init+0x26>
  5c:	4b0b      	ldr	r3, [pc, #44]	; (8c <init+0x88>)
  5e:	480c      	ldr	r0, [pc, #48]	; (90 <init+0x8c>)
  60:	447b      	add	r3, pc
  62:	e9c7 3600 	strd	r3, r6, [r7]
  66:	4478      	add	r0, pc
  68:	f8d5 30b4 	ldr.w	r3, [r5, #180]	; 0xb4
  6c:	4798      	blx	r3
  6e:	2001      	movs	r0, #1
  70:	e7db      	b.n	2a <init+0x26>
  72:	bf00      	nop
  74:	1000f800 	andne	pc, r0, r0, lsl #16
  78:	fffffff2 			; <UNDEFINED> instruction: 0xfffffff2
  7c:	00000088 	andeq	r0, r0, r8, lsl #1
  80:	0000009b 	muleq	r0, fp, r0
  84:	000000dd 	ldrdeq	r0, [r0], -sp
  88:	0000008c 	andeq	r0, r0, ip, lsl #1
  8c:	000000fd 	strdeq	r0, [r0], -sp
  90:	00000092 	muleq	r0, r2, r0

Disassembly of section .text:

000000a0 <.text>:
  a0:	6d726554 	cfldr64vs	mvdx6, [r2, #-336]!	; 0xfffffeb0
  a4:	74616e69 	strbtvc	r6, [r1], #-3689	; 0xfffff197
  a8:	000a6465 	andeq	r6, sl, r5, ror #8
  ac:	00000000 	andeq	r0, r0, r0
  b0:	6c696146 	stfvse	f6, [r9], #-280	; 0xfffffee8
  b4:	74206465 	strtvc	r6, [r0], #-1125	; 0xfffffb9b
  b8:	6c61206f 	stclvs	0, cr2, [r1], #-444	; 0xfffffe44
  bc:	61636f6c 	cmnvs	r3, ip, ror #30
  c0:	6d206574 	cfstr32vs	mvfx6, [r0, #-464]!	; 0xfffffe30
  c4:	726f6d65 	rsbvc	r6, pc, #6464	; 0x1940
  c8:	6f662079 	svcvs	0x00662079
  cc:	61642072 	smcvs	16898	; 0x4202
  d0:	0a2e6174 	beq	b986a8 <stop+0xb98548>
  d4:	62694c00 	rsbvs	r4, r9, #0, 24
  d8:	00646854 	rsbeq	r6, r4, r4, asr r8
  dc:	6c696146 	stfvse	f6, [r9], #-280	; 0xfffffee8
  e0:	74206465 	strtvc	r6, [r0], #-1125	; 0xfffffb9b
  e4:	7073206f 	rsbsvc	r2, r3, pc, rrx
  e8:	206e7761 	rsbcs	r7, lr, r1, ror #14
  ec:	5462694c 	strbtpl	r6, [r2], #-2380	; 0xfffff6b4
  f0:	74206468 	strtvc	r6, [r0], #-1128	; 0xfffffb98
  f4:	61657268 	cmnvs	r5, r8, ror #4
  f8:	000a2e64 	andeq	r2, sl, r4, ror #28
  fc:	6c6c6548 	cfstr64vs	mvdx6, [ip], #-288	; 0xfffffee0
 100:	7845206f 	stmdavc	r5, {r0, r1, r2, r3, r5, r6, sp}^
 104:	6c706d61 	ldclvs	13, cr6, [r0], #-388	; 0xfffffe7c
 108:	000a2165 	andeq	r2, sl, r5, ror #2
 10c:	00000000 	andeq	r0, r0, r0
 110:	3a4d5052 	bcc	1354260 <stop+0x1354100>
 114:	0a642520 	beq	190959c <stop+0x190943c>
	...

Disassembly of section .text.thd:

0000011c <thd>:
 11c:	b570      	push	{r4, r5, r6, lr}
 11e:	4e0f      	ldr	r6, [pc, #60]	; (15c <thd+0x40>)
 120:	4c0d      	ldr	r4, [pc, #52]	; (158 <thd+0x3c>)
 122:	4605      	mov	r5, r0
 124:	447e      	add	r6, pc
 126:	f8d4 30c8 	ldr.w	r3, [r4, #200]	; 0xc8
 12a:	4798      	blx	r3
 12c:	b100      	cbz	r0, 130 <thd+0x14>
 12e:	bd70      	pop	{r4, r5, r6, pc}
 130:	f8d4 31b4 	ldr.w	r3, [r4, #436]	; 0x1b4
 134:	4798      	blx	r3
 136:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 13a:	f8d4 30b4 	ldr.w	r3, [r4, #180]	; 0xb4
 13e:	edc5 7ae9 	vstr	s15, [r5, #932]	; 0x3a4
 142:	ee17 1a90 	vmov	r1, s15
 146:	4630      	mov	r0, r6
 148:	4798      	blx	r3
 14a:	f8d4 30a4 	ldr.w	r3, [r4, #164]	; 0xa4
 14e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 152:	4798      	blx	r3
 154:	e7e7      	b.n	126 <thd+0xa>
 156:	bf00      	nop
 158:	1000f800 	andne	pc, r0, r0, lsl #16
 15c:	ffffffe8 			; <UNDEFINED> instruction: 0xffffffe8

Disassembly of section .text.stop:

00000160 <stop>:
 160:	b570      	push	{r4, r5, r6, lr}
 162:	4c08      	ldr	r4, [pc, #32]	; (184 <stop+0x24>)
 164:	4605      	mov	r5, r0
 166:	f8d4 30c4 	ldr.w	r3, [r4, #196]	; 0xc4
 16a:	6800      	ldr	r0, [r0, #0]
 16c:	4798      	blx	r3
 16e:	4806      	ldr	r0, [pc, #24]	; (188 <stop+0x28>)
 170:	f8d4 30b4 	ldr.w	r3, [r4, #180]	; 0xb4
 174:	4478      	add	r0, pc
 176:	4798      	blx	r3
 178:	f8d4 30bc 	ldr.w	r3, [r4, #188]	; 0xbc
 17c:	4628      	mov	r0, r5
 17e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 182:	4718      	bx	r3
 184:	1000f800 	andne	pc, r0, r0, lsl #16
 188:	ffffff28 			; <UNDEFINED> instruction: 0xffffff28

Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <stop+0x10d0bc4>
   4:	4e472820 	cdpmi	8, 4, cr2, cr7, cr0, {1}
   8:	6f542055 	svcvs	0x00542055
   c:	20736c6f 	rsbscs	r6, r3, pc, ror #24
  10:	20726f66 	rsbscs	r6, r2, r6, ror #30
  14:	206d7241 	rsbcs	r7, sp, r1, asr #4
  18:	65626d45 	strbvs	r6, [r2, #-3397]!	; 0xfffff2bb
  1c:	64656464 	strbtvs	r6, [r5], #-1124	; 0xfffffb9c
  20:	6f725020 	svcvs	0x00725020
  24:	73736563 	cmnvc	r3, #415236096	; 0x18c00000
  28:	2073726f 	rsbscs	r7, r3, pc, ror #4
  2c:	30322d37 	eorscc	r2, r2, r7, lsr sp
  30:	712d3831 			; <UNDEFINED> instruction: 0x712d3831
  34:	70752d32 	rsbsvc	r2, r5, r2, lsr sp
  38:	65746164 	ldrbvs	r6, [r4, #-356]!	; 0xfffffe9c
  3c:	2e372029 	cdpcs	0, 3, cr2, cr7, cr9, {1}
  40:	20312e33 	eorscs	r2, r1, r3, lsr lr
  44:	38313032 	ldmdacc	r1!, {r1, r4, r5, ip, sp}
  48:	32323630 	eorscc	r3, r2, #48, 12	; 0x3000000
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <stop+0x80a490>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	65626d65 	strbvs	r6, [r2, #-3429]!	; 0xfffff29b
  60:	64656464 	strbtvs	r6, [r5], #-1124	; 0xfffffb9c
  64:	622d372d 	eorvs	r3, sp, #11796480	; 0xb40000
  68:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
  6c:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0xffffff98
  70:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
  74:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
  78:	30393136 	eorscc	r3, r9, r6, lsr r1
  7c:	Address 0x000000000000007c is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003641 	andeq	r3, r0, r1, asr #12
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	0000002c 	andeq	r0, r0, ip, lsr #32
  10:	726f4305 	rsbvc	r4, pc, #335544320	; 0x14000000
  14:	2d786574 	cfldr64cs	mvdx6, [r8, #-464]!	; 0xfffffe30
  18:	0600344d 	streq	r3, [r0], -sp, asr #8
  1c:	094d070d 	stmdbeq	sp, {r0, r2, r3, r8, r9, sl}^
  20:	12060a02 	andne	r0, r6, #8192	; 0x2000
  24:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  28:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  2c:	1b011a01 	blne	46838 <stop+0x466d8>
  30:	1e011c01 	cdpne	12, 0, cr1, cr1, cr1, {0}
  34:	Address 0x0000000000000034 is out of bounds.

