Running: D:\Xilinx\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o D:/Downloads/Project1_v2/Project1_v2/CacheController_isim_beh.exe -prj D:/Downloads/Project1_v2/Project1_v2/CacheController_beh.prj work.CacheController 
ISim O.87xd (signature 0xc3576ebc)
Number of CPUs detected in this system: 16
Turning on mult-threading, number of parallel sub-compilation jobs: 32 
Determining compilation order of HDL files
Parsing VHDL file "D:/Downloads/Project1_v2/Project1_v2/ipcore_dir/SRAM.vhd" into library work
Parsing VHDL file "D:/Downloads/Project1_v2/Project1_v2/SDRAMController.vhdl" into library work
Parsing VHDL file "D:/Downloads/Project1_v2/Project1_v2/ipcore_dir/vio.vhd" into library work
Parsing VHDL file "D:/Downloads/Project1_v2/Project1_v2/ipcore_dir/ila.vhd" into library work
Parsing VHDL file "D:/Downloads/Project1_v2/Project1_v2/ipcore_dir/icon.vhd" into library work
Parsing VHDL file "D:/Downloads/Project1_v2/Project1_v2/CPU_gen.vhdl" into library work
Parsing VHDL file "D:/Downloads/Project1_v2/Project1_v2/CacheController.vhdl" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity CPU_gen [cpu_gen_default]
Compiling architecture behavioral of entity SDRAMController [sdramcontroller_default]
Compiling package textio
Compiling package std_logic_textio
Compiling architecture output_stage_behavioral of entity BLK_MEM_GEN_V6_3_output_stage [\BLK_MEM_GEN_V6_3_output_stage("...]
Compiling architecture softecc_output_reg_stage_behavioral of entity BLK_MEM_GEN_V6_3_softecc_output_reg_stage [\BLK_MEM_GEN_V6_3_softecc_output...]
Compiling architecture mem_module_behavioral of entity BLK_MEM_GEN_V6_3_mem_module [\BLK_MEM_GEN_V6_3_mem_module("bl...]
Compiling architecture behavioral of entity BLK_MEM_GEN_V6_3 [\BLK_MEM_GEN_V6_3("blk_mem_gen_v...]
Compiling architecture sram_a of entity SRAM [sram_default]
Compiling architecture icon_a of entity icon [icon_default]
Compiling architecture ila_a of entity ila [ila_default]
Compiling architecture vio_a of entity vio [vio_default]
Compiling architecture behavioral of entity cachecontroller
Time Resolution for simulation is 1ps.
WARNING:Simulator - Unable to copy libPortabilityNOSH.dll to the simulation executable directory: boost::filesystem::copy_file: The system cannot find the path specified, "isim\CacheController_isim_beh.exe.sim\libPortability.dll".
Compiled 28 VHDL Units
Built simulation executable D:/Downloads/Project1_v2/Project1_v2/CacheController_isim_beh.exe
Fuse Memory Usage: 40420 KB
Fuse CPU Usage: 562 ms
