// Seed: 1550778314
module module_0 #(
    parameter id_16 = 32'd68
) (
    input supply0 id_0,
    input tri id_1,
    output uwire id_2,
    input uwire id_3,
    output uwire id_4,
    output wor id_5,
    input wor id_6,
    output tri id_7,
    output supply1 id_8,
    output wire id_9,
    input wire id_10,
    output tri1 id_11,
    input supply1 id_12,
    output tri1 id_13,
    input tri id_14
);
  wire _id_16;
  assign module_1.id_1 = 0;
  wire [1 'b0 : 1] id_17;
  assign id_11 = id_16;
  logic [id_16 : -1] id_18;
endmodule
module module_1 (
    input  tri0 id_0,
    output tri0 id_1,
    output tri1 id_2
);
  assign id_1 = -1'h0;
  wire id_4;
  ;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_1,
      id_0,
      id_2,
      id_1,
      id_0,
      id_1,
      id_2,
      id_2,
      id_0,
      id_1,
      id_0,
      id_2,
      id_0
  );
endmodule
