<root><simulation><result_generated_time />2023-05-13 00:31:18<layer><layer_spec />{'B': 1, 'K': 96, 'C': 384, 'OY': 14, 'OX': 14, 'IY': 14, 'IX': 14, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />7225344<total_data_size_element />{'W': 36864, 'I': 75264, 'O': 18816}<total_data_reuse />{'W': 196, 'I': 96.0, 'O': 384}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['K_32']}, {'Row': ['C_16', 'K_2']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />20160</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [1024, 1, 1], 'I': [8, 1, 1], 'O': [128, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('K', 32)], [('C', 8), ('K', 4)]], [], []]<I />[[[('K', 32)], [('K', 4)]], [[], [('C', 8)]], [], []]<O />[[[], [('C', 8)]], [[('K', 32)], [('K', 4)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OX', 2), ('OX', 7), ('OY', 14)], [('C', 48)], []]<I />[[], [('OX', 2), ('OX', 7), ('OY', 14), ('C', 48)], []]<O />[[], [('OX', 2), ('OX', 7), ('OY', 14), ('C', 48)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [1.0, 196, 1, 1], 'I': [128.0, 1.0, 1.0, 1.0], 'O': [8.0, 1, 48, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [8, 393216, 393216], 'I': [8, 602112, 602112], 'O': [8, 200704, 200704], 'O_partial': [8, 200704, 0], 'O_final': [0, 0, 200704]}<actual_mem_utilization_individual />{'W': [0.02, 0.01, 0.0], 'I': [0.02, 0.02, 0.0], 'O': [0.02, 0.01, 0.0]}<actual_mem_utilization_shared />{'W': [0.02, 0.04, 0.0], 'I': [0.02, 0.04, 0.0], 'O': [0.02, 0.04, 0.0]}<effective_mem_size_bit />{'W': [8, 8192, 393216], 'I': [8, 12544, 602112], 'O': [8, 200704, 200704], 'O_partial': [8, 200704, 0], 'O_final': [0, 0, 200704]}<total_unit_count />{'W': [1024, 1024, 1, 1], 'I': [1024, 8, 1, 1], 'O': [1024, 128, 1, 1]}<unique_unit_count />{'W': [1024, 1024, 1, 1], 'I': [8, 8, 1, 1], 'O': [128, 128, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [128.0, 1.0, 1.0, 1.0], 'O': [8.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[36864, 36864], [36864, 36864], [36864, 0]]<I />[[75264, 75264], [75264, 75264], [75264, 0]]<O />[[(884352, 903168), (903168, 884352)], [(884352, 903168), (18816, 0)], [(0, 18816), (0, 0)]]<O_partial />[[(884352, 903168), (903168, 884352)], [(884352, 903168), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (18816, 0)], [(0, 18816), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[4608, 4608], [576, 576], [144, 0]]<I />[[9408, 9408], [1176, 1176], [294, 0]]<O />[[(110544, 112896), (112896, 110544)], [(13818, 14112), (294, 0)], [(0, 74), (0, 0)]]<O_partial />[([110544, 112896], [112896, 110544]), ([13818, 14112], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [294, 0]), ([0, 74], [0, 0])]</mem_access_count_word><mac_count><active />7225344<idle />0</mac_count></basic_info><energy><total_energy />15798593.6<mem_energy_breakdown><W />[3.2, 114.2, 191.8]<I />[6.6, 233.1, 391.6]<O />[156.5, 2796.8, 97.9]</mem_energy_breakdown><MAC_energy><active_MAC />15794602.0<idle_MAC />0.0<total />15794602.0</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.4373<utilization_without_data_loading />0.4808<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.4373<mac_utilize_temporal_without_data_loading />0.4808</mac_array_utilization><latency><latency_cycle_with_data_loading />21513<latency_cycle_without_data_loading />19568<ideal_computing_cycle />9408<data_loading><load_cycle_total />1945<load_cycle_individual />{'W': [16, 768, 0], 'I': [1, 1176, 0]}<load_cycle_combined />{'W': 768, 'I': 1176}</data_loading><mem_stalling><mem_stall_cycle_total />10160<mem_stall_cycle_individual />{'W': [[-9407], [-9212, -8460], [-9408, -9408]], 'I': [[-9407], [-9407, -9407], [-9408, -9408]], 'O': [[-9408], [-9408, 9408], [-9016, -9310]]}<mem_stall_cycle_shared />{'W': [[-9407], [-9212, 10160], [0, 0]], 'I': [[-9407], [-9407, 10160], [0, 0]], 'O': [[-9408], [-9408, 9408], [-9016, -9310]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [8, 393216, 393216], 'I': [8, 602112, 602112], 'O': [8, 200704, 200704], 'O_partial': [8, 200704, 0], 'O_final': [0, 0, 200704]}<data_size_each_level_total />{'W': [8192, 393216, 393216], 'I': [64, 602112, 602112], 'O': [1024, 200704, 200704]}<loop_cycles_each_level />{'W': [196, 9408, 9408], 'I': [1, 9408, 9408], 'O': [1, 9408, 9408]}<top_ir_loop_size />{'W': [196, 1, 1], 'I': [1, 1, 1], 'O': [1, 48, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.0], [41.8, 41.8], [41.8, 41.8]], 'I': [[8.0, 8.0], [64.0, 64.0], [64.0, 64.0]], 'O': [[8.0, 8.0], [1024.0, 21.3], [21.3, 21.3]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [8192.0, 41.8], [41.8, 41.8]], 'I': [[8.0, 8.0], [64.0, 64.0], [64.0, 64.0]], 'O': [[8.0, 8.0], [1024.0, 1024.0], [1024.0, 21.3]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.0], [41.8, 41.8], [41.8, 0]], 'I': [[8.0, 8.0], [64.0, 64.0], [64.0, 0]], 'O': [[8.0, 8.0], [1024.0, 21.3], [21.3, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.0], [1151.1, 1129.8], [105.8, 21.3]], 'I': [[8.0, 8.0], [1151.1, 1129.8], [105.8, 21.3]], 'O': [[8.0, 8.0], [1151.1, 1129.8], [105.8, 21.3]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, False], [True, True]], 'I': [[True, True], [False, False], [True, True]], 'O': [[True, True], [False, False], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 9408], [196, 196, 48], [9408, 9408, 1]], 'I': [[1, 1, 9408], [1, 1, 9408], [9408, 9408, 1]], 'O': [[1, 1, 9408], [1, 1, 9408], [9408, 9408, 1]]}<trans_time_real />{'W': [[0, 1, 9408], [[0, 196, 48], [16, 196, 48]], [[768, 9408, 1], [192, 9408, 1]]], 'I': [[0, 1, 9408], [[0, 1, 9408], [0, 1, 9408]], [[1176, 9408, 1], [294, 9408, 1]]], 'O': [[0, 1, 9408], [[0, 1, 9408], [2, 1, 9408]], [[392, 9408, 1], [98, 9408, 1]]]}<single_stall_cycle />{'W': [[-1], [-196, -180], [-8640, -9216]], 'I': [[-1], [-1, -1], [-8232, -9114]], 'O': [[-1], [-1, 1], [-9016, -9310]]}<single_stall_count />{'W': [9407, 47, 0], 'I': [9407, 9407, 0], 'O': [9408, 9408, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [392, 0]}, 1: {'W': [752, 0], 'I': [0, 0], 'O': [9408, 392]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-9408, -9408], [-9016, -9408]], 1: [[752, -9408], [0, -9016]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.1<mem_area />121.1<mem_area_percentage />100.0 %</area></results><elapsed_time_second />1</simulation></root>