module decoder_38 (
    input wire [2:0] addr,
    input wire en,
    output reg [7:0] y
);
    always @(addr or en) begin
        if(!en) begin
            y = 8'b0;
        end else begin
            case(addr)
                3'd0:    y = 8'b00000001;
                3'd1:    y = 8'b00000010;
                3'd2:    y = 8'b00000100;
                3'd3:    y = 8'b00001000;
                3'd4:    y = 8'b00010000;
                3'd5:    y = 8'b00100000;
                3'd6:    y = 8'b01000000;
                default: y = 8'b10000000;
            endcase
        end
    end
endmodule