Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date             : Sun Aug  9 11:03:14 2020
| Host             : DESKTOP-MUN6QPU running 64-bit major release  (build 9200)
| Command          : report_power -file HDMI_TOP_power_routed.rpt -pb HDMI_TOP_power_summary_routed.pb -rpx HDMI_TOP_power_routed.rpx
| Design           : HDMI_TOP
| Device           : xc7s15ftgb196-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.407        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.387        |
| Device Static (W)        | 0.020        |
| Effective TJA (C/W)      | 3.4          |
| Max Ambient (C)          | 83.6         |
| Junction Temperature (C) | 26.4         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.005 |       15 |       --- |             --- |
| Slice Logic    |     0.002 |     1203 |       --- |             --- |
|   LUT as Logic |     0.002 |      531 |      8000 |            6.64 |
|   CARRY4       |    <0.001 |      142 |      2000 |            7.10 |
|   Register     |    <0.001 |      316 |     16000 |            1.98 |
|   Others       |     0.000 |       48 |       --- |             --- |
| Signals        |     0.002 |      770 |       --- |             --- |
| PLL            |     0.240 |        2 |         2 |          100.00 |
| I/O            |     0.138 |       11 |       100 |           11.00 |
| Static Power   |     0.020 |          |           |                 |
| Total          |     0.407 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.040 |       0.036 |      0.004 |
| Vccaux    |       1.800 |     0.127 |       0.120 |      0.007 |
| Vcco33    |       3.300 |     0.042 |       0.041 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.000 |       0.000 |      0.000 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 3.4                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 15.4                     |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+----------------------+-------------------------------------------------+-----------------+
| Clock                | Domain                                          | Constraint (ns) |
+----------------------+-------------------------------------------------+-----------------+
| CLKFBIN              | rgb2dvi/U0/ClockGenInternal.ClockGenX/CLKFBIN   |            10.0 |
| CLKFBIN_1            | rgb2dvi/U0/ClockGenInternal.ClockGenX/CLKFBIN   |            10.0 |
| PixelClkIO           | rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk  |            10.0 |
| PixelClkIO_1         | rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk  |            10.0 |
| SerialClkIO          | rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk |             2.0 |
| SerialClkIO_1        | rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk |             2.0 |
| clk_100MHz           | clk_100MHz                                      |            10.0 |
| clk_out1_clk_wiz_0   | clk_10/inst/clk_out1_clk_wiz_0                  |            10.0 |
| clk_out1_clk_wiz_0_1 | clk_10/inst/clk_out1_clk_wiz_0                  |            10.0 |
| clkfbout_clk_wiz_0   | clk_10/inst/clkfbout_clk_wiz_0                  |            10.0 |
| clkfbout_clk_wiz_0_1 | clk_10/inst/clkfbout_clk_wiz_0                  |            10.0 |
| sys_clk_pin          | clk_100MHz                                      |            10.0 |
+----------------------+-------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------+-----------+
| Name                                 | Power (W) |
+--------------------------------------+-----------+
| HDMI_TOP                             |     0.387 |
|   Driver_HDMI0                       |     0.002 |
|   clk_10                             |     0.104 |
|     inst                             |     0.104 |
|   rgb2dvi                            |     0.280 |
|     U0                               |     0.280 |
|       ClockGenInternal.ClockGenX     |     0.137 |
|       ClockSerializer                |     0.034 |
|       DataEncoders[0].DataSerializer |     0.035 |
|       DataEncoders[1].DataEncoder    |     0.001 |
|       DataEncoders[1].DataSerializer |     0.036 |
|       DataEncoders[2].DataEncoder    |     0.001 |
|       DataEncoders[2].DataSerializer |     0.036 |
+--------------------------------------+-----------+


