// Seed: 3702702260
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  id_4(
      id_3, id_1, -1'b0, id_1 == (-1), -1, 1 != 1, -1, id_5, -1, 1'b0 - id_3 / id_5, id_3, 1'b0
  );
  assign module_1.type_12 = 0;
endmodule
module module_1 (
    output tri0  id_0,
    input  logic id_1,
    input  tri1  id_2,
    input  logic id_3,
    output wire  id_4,
    output logic id_5,
    input  wand  id_6
);
  supply1 id_8;
  assign id_0 = {-1, -1};
  always id_5 <= id_1;
  assign id_5 = id_3;
  supply1 id_9 = 1, id_10;
  assign id_8 = 1'd0 | 1 + 1'b0;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_8
  );
endmodule
