$date
	Tue Aug 19 20:56:06 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_four_wires $end
$var wire 1 ! z $end
$var wire 1 " y $end
$var wire 1 # x $end
$var wire 1 $ w $end
$var reg 1 % a $end
$var reg 1 & b $end
$var reg 1 ' c $end
$var integer 32 ( i [31:0] $end
$var integer 32 ) num_tests_passed [31:0] $end
$var integer 32 * total_tests [31:0] $end
$scope module dut $end
$var wire 1 % a $end
$var wire 1 & b $end
$var wire 1 ' c $end
$var wire 1 $ w $end
$var wire 1 # x $end
$var wire 1 " y $end
$var wire 1 ! z $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 *
b0 )
b0 (
0'
0&
0%
0$
0#
0"
0!
$end
#10000
1!
1'
b1 (
b1 *
b1 )
#20000
1#
1"
1&
0!
0'
b10 (
b10 *
b10 )
#30000
1!
1'
b11 (
b11 *
b11 )
#40000
1$
1%
0#
0"
0&
0!
0'
b100 (
b100 *
b100 )
#50000
1!
1'
b101 (
b101 *
b101 )
#60000
1#
1"
1&
0!
0'
b110 (
b110 *
b110 )
#70000
1!
1'
b111 (
b111 *
b111 )
#80000
0$
0%
b1000 (
b1000 *
b1000 )
#85000
1$
1%
b1001 *
b1001 )
#90000
0#
0"
0&
b1010 *
b1010 )
#95000
b1011 *
b1011 )
#100000
b1100 *
b1100 )
#105000
0!
0'
1#
1"
1&
0$
0%
b1101 *
b1101 )
#110000
1$
1%
b1110 *
b1110 )
#115000
0#
0"
0&
b1111 *
b1111 )
#120000
1#
1"
1&
0$
0%
b10000 *
b10000 )
#125000
1!
1'
1$
1%
b10001 *
b10001 )
#130000
b10010 *
b10010 )
