{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1575930835626 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1575930835626 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 09 19:33:55 2019 " "Processing started: Mon Dec 09 19:33:55 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1575930835626 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1575930835626 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off war -c war " "Command: quartus_map --read_settings_files=on --write_settings_files=off war -c war" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1575930835626 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1575930835948 ""}
{ "Warning" "WSGN_SEARCH_FILE" "war.vhd 2 1 " "Using design file war.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 war-BEHAVIOR " "Found design unit 1: war-BEHAVIOR" {  } { { "war.vhd" "" { Text "C:/Users/colab55.colab55-8.001/Music/war/war.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1575930836443 ""} { "Info" "ISGN_ENTITY_NAME" "1 war " "Found entity 1: war" {  } { { "war.vhd" "" { Text "C:/Users/colab55.colab55-8.001/Music/war/war.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1575930836443 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1575930836443 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "war " "Elaborating entity \"war\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1575930836458 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ooS war.vhd(64) " "Verilog HDL or VHDL warning at war.vhd(64): object \"ooS\" assigned a value but never read" {  } { { "war.vhd" "" { Text "C:/Users/colab55.colab55-8.001/Music/war/war.vhd" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1575930836458 "|war"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ol war.vhd(65) " "Verilog HDL or VHDL warning at war.vhd(65): object \"ol\" assigned a value but never read" {  } { { "war.vhd" "" { Text "C:/Users/colab55.colab55-8.001/Music/war/war.vhd" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1575930836458 "|war"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lo war.vhd(66) " "Verilog HDL or VHDL warning at war.vhd(66): object \"lo\" assigned a value but never read" {  } { { "war.vhd" "" { Text "C:/Users/colab55.colab55-8.001/Music/war/war.vhd" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1575930836458 "|war"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ll war.vhd(67) " "Verilog HDL or VHDL warning at war.vhd(67): object \"ll\" assigned a value but never read" {  } { { "war.vhd" "" { Text "C:/Users/colab55.colab55-8.001/Music/war/war.vhd" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1575930836458 "|war"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "money war.vhd(79) " "VHDL Process Statement warning at war.vhd(79): inferring latch(es) for signal or variable \"money\", which holds its previous value in one or more paths through the process" {  } { { "war.vhd" "" { Text "C:/Users/colab55.colab55-8.001/Music/war/war.vhd" 79 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1575930836458 "|war"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "refrigs war.vhd(79) " "VHDL Process Statement warning at war.vhd(79): inferring latch(es) for signal or variable \"refrigs\", which holds its previous value in one or more paths through the process" {  } { { "war.vhd" "" { Text "C:/Users/colab55.colab55-8.001/Music/war/war.vhd" 79 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1575930836458 "|war"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "refrigs\[0\] war.vhd(79) " "Inferred latch for \"refrigs\[0\]\" at war.vhd(79)" {  } { { "war.vhd" "" { Text "C:/Users/colab55.colab55-8.001/Music/war/war.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1575930836458 "|war"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "refrigs\[1\] war.vhd(79) " "Inferred latch for \"refrigs\[1\]\" at war.vhd(79)" {  } { { "war.vhd" "" { Text "C:/Users/colab55.colab55-8.001/Music/war/war.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1575930836458 "|war"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "refrigs\[2\] war.vhd(79) " "Inferred latch for \"refrigs\[2\]\" at war.vhd(79)" {  } { { "war.vhd" "" { Text "C:/Users/colab55.colab55-8.001/Music/war/war.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1575930836458 "|war"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "money\[0\] war.vhd(79) " "Inferred latch for \"money\[0\]\" at war.vhd(79)" {  } { { "war.vhd" "" { Text "C:/Users/colab55.colab55-8.001/Music/war/war.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1575930836458 "|war"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "money\[1\] war.vhd(79) " "Inferred latch for \"money\[1\]\" at war.vhd(79)" {  } { { "war.vhd" "" { Text "C:/Users/colab55.colab55-8.001/Music/war/war.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1575930836458 "|war"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "money\[2\] war.vhd(79) " "Inferred latch for \"money\[2\]\" at war.vhd(79)" {  } { { "war.vhd" "" { Text "C:/Users/colab55.colab55-8.001/Music/war/war.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1575930836458 "|war"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "moneySeg0\[1\] GND " "Pin \"moneySeg0\[1\]\" is stuck at GND" {  } { { "war.vhd" "" { Text "C:/Users/colab55.colab55-8.001/Music/war/war.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1575930837051 "|war|moneySeg0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "moneySeg1\[2\] GND " "Pin \"moneySeg1\[2\]\" is stuck at GND" {  } { { "war.vhd" "" { Text "C:/Users/colab55.colab55-8.001/Music/war/war.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1575930837051 "|war|moneySeg1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "moneySeg1\[5\] GND " "Pin \"moneySeg1\[5\]\" is stuck at GND" {  } { { "war.vhd" "" { Text "C:/Users/colab55.colab55-8.001/Music/war/war.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1575930837051 "|war|moneySeg1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "precoSeg0\[1\] GND " "Pin \"precoSeg0\[1\]\" is stuck at GND" {  } { { "war.vhd" "" { Text "C:/Users/colab55.colab55-8.001/Music/war/war.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1575930837051 "|war|precoSeg0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "precoSeg1\[2\] GND " "Pin \"precoSeg1\[2\]\" is stuck at GND" {  } { { "war.vhd" "" { Text "C:/Users/colab55.colab55-8.001/Music/war/war.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1575930837051 "|war|precoSeg1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "precoSeg1\[5\] GND " "Pin \"precoSeg1\[5\]\" is stuck at GND" {  } { { "war.vhd" "" { Text "C:/Users/colab55.colab55-8.001/Music/war/war.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1575930837051 "|war|precoSeg1[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1575930837051 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1575930837254 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1575930837254 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "148 " "Implemented 148 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1575930837285 ""} { "Info" "ICUT_CUT_TM_OPINS" "41 " "Implemented 41 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1575930837285 ""} { "Info" "ICUT_CUT_TM_LCELLS" "94 " "Implemented 94 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1575930837285 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1575930837285 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "492 " "Peak virtual memory: 492 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1575930837316 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 09 19:33:57 2019 " "Processing ended: Mon Dec 09 19:33:57 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1575930837316 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1575930837316 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1575930837316 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1575930837316 ""}
