
LAB10-2-BANK.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007a0c  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000288  08007bb0  08007bb0  00017bb0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007e38  08007e38  00020094  2**0
                  CONTENTS
  4 .ARM          00000008  08007e38  08007e38  00017e38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007e40  08007e40  00020094  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007e40  08007e40  00017e40  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007e44  08007e44  00017e44  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000094  20000000  08007e48  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002a4  20000098  08007edc  00020098  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  2000033c  08007edc  0002033c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020094  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001158b  00000000  00000000  000200c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000023d8  00000000  00000000  0003164f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ff0  00000000  00000000  00033a28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000f18  00000000  00000000  00034a18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000182c9  00000000  00000000  00035930  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011087  00000000  00000000  0004dbf9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009c5a6  00000000  00000000  0005ec80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000fb226  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004bd4  00000000  00000000  000fb27c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000098 	.word	0x20000098
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08007b94 	.word	0x08007b94

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000009c 	.word	0x2000009c
 80001dc:	08007b94 	.word	0x08007b94

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_d2iz>:
 8000b3c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b40:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b44:	d215      	bcs.n	8000b72 <__aeabi_d2iz+0x36>
 8000b46:	d511      	bpl.n	8000b6c <__aeabi_d2iz+0x30>
 8000b48:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b4c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b50:	d912      	bls.n	8000b78 <__aeabi_d2iz+0x3c>
 8000b52:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b56:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b5a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b5e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b62:	fa23 f002 	lsr.w	r0, r3, r2
 8000b66:	bf18      	it	ne
 8000b68:	4240      	negne	r0, r0
 8000b6a:	4770      	bx	lr
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b76:	d105      	bne.n	8000b84 <__aeabi_d2iz+0x48>
 8000b78:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b7c:	bf08      	it	eq
 8000b7e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b82:	4770      	bx	lr
 8000b84:	f04f 0000 	mov.w	r0, #0
 8000b88:	4770      	bx	lr
 8000b8a:	bf00      	nop

08000b8c <__aeabi_d2f>:
 8000b8c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b90:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b94:	bf24      	itt	cs
 8000b96:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b9a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b9e:	d90d      	bls.n	8000bbc <__aeabi_d2f+0x30>
 8000ba0:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ba4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ba8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bac:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bb0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bb4:	bf08      	it	eq
 8000bb6:	f020 0001 	biceq.w	r0, r0, #1
 8000bba:	4770      	bx	lr
 8000bbc:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bc0:	d121      	bne.n	8000c06 <__aeabi_d2f+0x7a>
 8000bc2:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bc6:	bfbc      	itt	lt
 8000bc8:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bcc:	4770      	bxlt	lr
 8000bce:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bd2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bd6:	f1c2 0218 	rsb	r2, r2, #24
 8000bda:	f1c2 0c20 	rsb	ip, r2, #32
 8000bde:	fa10 f30c 	lsls.w	r3, r0, ip
 8000be2:	fa20 f002 	lsr.w	r0, r0, r2
 8000be6:	bf18      	it	ne
 8000be8:	f040 0001 	orrne.w	r0, r0, #1
 8000bec:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bf0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000bf4:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000bf8:	ea40 000c 	orr.w	r0, r0, ip
 8000bfc:	fa23 f302 	lsr.w	r3, r3, r2
 8000c00:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c04:	e7cc      	b.n	8000ba0 <__aeabi_d2f+0x14>
 8000c06:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c0a:	d107      	bne.n	8000c1c <__aeabi_d2f+0x90>
 8000c0c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c10:	bf1e      	ittt	ne
 8000c12:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c16:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c1a:	4770      	bxne	lr
 8000c1c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c20:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c24:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c28:	4770      	bx	lr
 8000c2a:	bf00      	nop

08000c2c <__aeabi_frsub>:
 8000c2c:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000c30:	e002      	b.n	8000c38 <__addsf3>
 8000c32:	bf00      	nop

08000c34 <__aeabi_fsub>:
 8000c34:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000c38 <__addsf3>:
 8000c38:	0042      	lsls	r2, r0, #1
 8000c3a:	bf1f      	itttt	ne
 8000c3c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000c40:	ea92 0f03 	teqne	r2, r3
 8000c44:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000c48:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c4c:	d06a      	beq.n	8000d24 <__addsf3+0xec>
 8000c4e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000c52:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000c56:	bfc1      	itttt	gt
 8000c58:	18d2      	addgt	r2, r2, r3
 8000c5a:	4041      	eorgt	r1, r0
 8000c5c:	4048      	eorgt	r0, r1
 8000c5e:	4041      	eorgt	r1, r0
 8000c60:	bfb8      	it	lt
 8000c62:	425b      	neglt	r3, r3
 8000c64:	2b19      	cmp	r3, #25
 8000c66:	bf88      	it	hi
 8000c68:	4770      	bxhi	lr
 8000c6a:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000c6e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c72:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000c76:	bf18      	it	ne
 8000c78:	4240      	negne	r0, r0
 8000c7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000c7e:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000c82:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000c86:	bf18      	it	ne
 8000c88:	4249      	negne	r1, r1
 8000c8a:	ea92 0f03 	teq	r2, r3
 8000c8e:	d03f      	beq.n	8000d10 <__addsf3+0xd8>
 8000c90:	f1a2 0201 	sub.w	r2, r2, #1
 8000c94:	fa41 fc03 	asr.w	ip, r1, r3
 8000c98:	eb10 000c 	adds.w	r0, r0, ip
 8000c9c:	f1c3 0320 	rsb	r3, r3, #32
 8000ca0:	fa01 f103 	lsl.w	r1, r1, r3
 8000ca4:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000ca8:	d502      	bpl.n	8000cb0 <__addsf3+0x78>
 8000caa:	4249      	negs	r1, r1
 8000cac:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000cb0:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000cb4:	d313      	bcc.n	8000cde <__addsf3+0xa6>
 8000cb6:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000cba:	d306      	bcc.n	8000cca <__addsf3+0x92>
 8000cbc:	0840      	lsrs	r0, r0, #1
 8000cbe:	ea4f 0131 	mov.w	r1, r1, rrx
 8000cc2:	f102 0201 	add.w	r2, r2, #1
 8000cc6:	2afe      	cmp	r2, #254	; 0xfe
 8000cc8:	d251      	bcs.n	8000d6e <__addsf3+0x136>
 8000cca:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000cce:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000cd2:	bf08      	it	eq
 8000cd4:	f020 0001 	biceq.w	r0, r0, #1
 8000cd8:	ea40 0003 	orr.w	r0, r0, r3
 8000cdc:	4770      	bx	lr
 8000cde:	0049      	lsls	r1, r1, #1
 8000ce0:	eb40 0000 	adc.w	r0, r0, r0
 8000ce4:	3a01      	subs	r2, #1
 8000ce6:	bf28      	it	cs
 8000ce8:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000cec:	d2ed      	bcs.n	8000cca <__addsf3+0x92>
 8000cee:	fab0 fc80 	clz	ip, r0
 8000cf2:	f1ac 0c08 	sub.w	ip, ip, #8
 8000cf6:	ebb2 020c 	subs.w	r2, r2, ip
 8000cfa:	fa00 f00c 	lsl.w	r0, r0, ip
 8000cfe:	bfaa      	itet	ge
 8000d00:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000d04:	4252      	neglt	r2, r2
 8000d06:	4318      	orrge	r0, r3
 8000d08:	bfbc      	itt	lt
 8000d0a:	40d0      	lsrlt	r0, r2
 8000d0c:	4318      	orrlt	r0, r3
 8000d0e:	4770      	bx	lr
 8000d10:	f092 0f00 	teq	r2, #0
 8000d14:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000d18:	bf06      	itte	eq
 8000d1a:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000d1e:	3201      	addeq	r2, #1
 8000d20:	3b01      	subne	r3, #1
 8000d22:	e7b5      	b.n	8000c90 <__addsf3+0x58>
 8000d24:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000d28:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000d2c:	bf18      	it	ne
 8000d2e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000d32:	d021      	beq.n	8000d78 <__addsf3+0x140>
 8000d34:	ea92 0f03 	teq	r2, r3
 8000d38:	d004      	beq.n	8000d44 <__addsf3+0x10c>
 8000d3a:	f092 0f00 	teq	r2, #0
 8000d3e:	bf08      	it	eq
 8000d40:	4608      	moveq	r0, r1
 8000d42:	4770      	bx	lr
 8000d44:	ea90 0f01 	teq	r0, r1
 8000d48:	bf1c      	itt	ne
 8000d4a:	2000      	movne	r0, #0
 8000d4c:	4770      	bxne	lr
 8000d4e:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000d52:	d104      	bne.n	8000d5e <__addsf3+0x126>
 8000d54:	0040      	lsls	r0, r0, #1
 8000d56:	bf28      	it	cs
 8000d58:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000d5c:	4770      	bx	lr
 8000d5e:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000d62:	bf3c      	itt	cc
 8000d64:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000d68:	4770      	bxcc	lr
 8000d6a:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000d6e:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000d72:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d76:	4770      	bx	lr
 8000d78:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000d7c:	bf16      	itet	ne
 8000d7e:	4608      	movne	r0, r1
 8000d80:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000d84:	4601      	movne	r1, r0
 8000d86:	0242      	lsls	r2, r0, #9
 8000d88:	bf06      	itte	eq
 8000d8a:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000d8e:	ea90 0f01 	teqeq	r0, r1
 8000d92:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000d96:	4770      	bx	lr

08000d98 <__aeabi_ui2f>:
 8000d98:	f04f 0300 	mov.w	r3, #0
 8000d9c:	e004      	b.n	8000da8 <__aeabi_i2f+0x8>
 8000d9e:	bf00      	nop

08000da0 <__aeabi_i2f>:
 8000da0:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000da4:	bf48      	it	mi
 8000da6:	4240      	negmi	r0, r0
 8000da8:	ea5f 0c00 	movs.w	ip, r0
 8000dac:	bf08      	it	eq
 8000dae:	4770      	bxeq	lr
 8000db0:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000db4:	4601      	mov	r1, r0
 8000db6:	f04f 0000 	mov.w	r0, #0
 8000dba:	e01c      	b.n	8000df6 <__aeabi_l2f+0x2a>

08000dbc <__aeabi_ul2f>:
 8000dbc:	ea50 0201 	orrs.w	r2, r0, r1
 8000dc0:	bf08      	it	eq
 8000dc2:	4770      	bxeq	lr
 8000dc4:	f04f 0300 	mov.w	r3, #0
 8000dc8:	e00a      	b.n	8000de0 <__aeabi_l2f+0x14>
 8000dca:	bf00      	nop

08000dcc <__aeabi_l2f>:
 8000dcc:	ea50 0201 	orrs.w	r2, r0, r1
 8000dd0:	bf08      	it	eq
 8000dd2:	4770      	bxeq	lr
 8000dd4:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000dd8:	d502      	bpl.n	8000de0 <__aeabi_l2f+0x14>
 8000dda:	4240      	negs	r0, r0
 8000ddc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000de0:	ea5f 0c01 	movs.w	ip, r1
 8000de4:	bf02      	ittt	eq
 8000de6:	4684      	moveq	ip, r0
 8000de8:	4601      	moveq	r1, r0
 8000dea:	2000      	moveq	r0, #0
 8000dec:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000df0:	bf08      	it	eq
 8000df2:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000df6:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000dfa:	fabc f28c 	clz	r2, ip
 8000dfe:	3a08      	subs	r2, #8
 8000e00:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000e04:	db10      	blt.n	8000e28 <__aeabi_l2f+0x5c>
 8000e06:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e0a:	4463      	add	r3, ip
 8000e0c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e10:	f1c2 0220 	rsb	r2, r2, #32
 8000e14:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000e18:	fa20 f202 	lsr.w	r2, r0, r2
 8000e1c:	eb43 0002 	adc.w	r0, r3, r2
 8000e20:	bf08      	it	eq
 8000e22:	f020 0001 	biceq.w	r0, r0, #1
 8000e26:	4770      	bx	lr
 8000e28:	f102 0220 	add.w	r2, r2, #32
 8000e2c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e30:	f1c2 0220 	rsb	r2, r2, #32
 8000e34:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000e38:	fa21 f202 	lsr.w	r2, r1, r2
 8000e3c:	eb43 0002 	adc.w	r0, r3, r2
 8000e40:	bf08      	it	eq
 8000e42:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e46:	4770      	bx	lr

08000e48 <__aeabi_uldivmod>:
 8000e48:	b953      	cbnz	r3, 8000e60 <__aeabi_uldivmod+0x18>
 8000e4a:	b94a      	cbnz	r2, 8000e60 <__aeabi_uldivmod+0x18>
 8000e4c:	2900      	cmp	r1, #0
 8000e4e:	bf08      	it	eq
 8000e50:	2800      	cmpeq	r0, #0
 8000e52:	bf1c      	itt	ne
 8000e54:	f04f 31ff 	movne.w	r1, #4294967295
 8000e58:	f04f 30ff 	movne.w	r0, #4294967295
 8000e5c:	f000 b96e 	b.w	800113c <__aeabi_idiv0>
 8000e60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000e64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000e68:	f000 f806 	bl	8000e78 <__udivmoddi4>
 8000e6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000e70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000e74:	b004      	add	sp, #16
 8000e76:	4770      	bx	lr

08000e78 <__udivmoddi4>:
 8000e78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000e7c:	9d08      	ldr	r5, [sp, #32]
 8000e7e:	4604      	mov	r4, r0
 8000e80:	468c      	mov	ip, r1
 8000e82:	2b00      	cmp	r3, #0
 8000e84:	f040 8083 	bne.w	8000f8e <__udivmoddi4+0x116>
 8000e88:	428a      	cmp	r2, r1
 8000e8a:	4617      	mov	r7, r2
 8000e8c:	d947      	bls.n	8000f1e <__udivmoddi4+0xa6>
 8000e8e:	fab2 f282 	clz	r2, r2
 8000e92:	b142      	cbz	r2, 8000ea6 <__udivmoddi4+0x2e>
 8000e94:	f1c2 0020 	rsb	r0, r2, #32
 8000e98:	fa24 f000 	lsr.w	r0, r4, r0
 8000e9c:	4091      	lsls	r1, r2
 8000e9e:	4097      	lsls	r7, r2
 8000ea0:	ea40 0c01 	orr.w	ip, r0, r1
 8000ea4:	4094      	lsls	r4, r2
 8000ea6:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000eaa:	0c23      	lsrs	r3, r4, #16
 8000eac:	fbbc f6f8 	udiv	r6, ip, r8
 8000eb0:	fa1f fe87 	uxth.w	lr, r7
 8000eb4:	fb08 c116 	mls	r1, r8, r6, ip
 8000eb8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ebc:	fb06 f10e 	mul.w	r1, r6, lr
 8000ec0:	4299      	cmp	r1, r3
 8000ec2:	d909      	bls.n	8000ed8 <__udivmoddi4+0x60>
 8000ec4:	18fb      	adds	r3, r7, r3
 8000ec6:	f106 30ff 	add.w	r0, r6, #4294967295
 8000eca:	f080 8119 	bcs.w	8001100 <__udivmoddi4+0x288>
 8000ece:	4299      	cmp	r1, r3
 8000ed0:	f240 8116 	bls.w	8001100 <__udivmoddi4+0x288>
 8000ed4:	3e02      	subs	r6, #2
 8000ed6:	443b      	add	r3, r7
 8000ed8:	1a5b      	subs	r3, r3, r1
 8000eda:	b2a4      	uxth	r4, r4
 8000edc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ee0:	fb08 3310 	mls	r3, r8, r0, r3
 8000ee4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ee8:	fb00 fe0e 	mul.w	lr, r0, lr
 8000eec:	45a6      	cmp	lr, r4
 8000eee:	d909      	bls.n	8000f04 <__udivmoddi4+0x8c>
 8000ef0:	193c      	adds	r4, r7, r4
 8000ef2:	f100 33ff 	add.w	r3, r0, #4294967295
 8000ef6:	f080 8105 	bcs.w	8001104 <__udivmoddi4+0x28c>
 8000efa:	45a6      	cmp	lr, r4
 8000efc:	f240 8102 	bls.w	8001104 <__udivmoddi4+0x28c>
 8000f00:	3802      	subs	r0, #2
 8000f02:	443c      	add	r4, r7
 8000f04:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000f08:	eba4 040e 	sub.w	r4, r4, lr
 8000f0c:	2600      	movs	r6, #0
 8000f0e:	b11d      	cbz	r5, 8000f18 <__udivmoddi4+0xa0>
 8000f10:	40d4      	lsrs	r4, r2
 8000f12:	2300      	movs	r3, #0
 8000f14:	e9c5 4300 	strd	r4, r3, [r5]
 8000f18:	4631      	mov	r1, r6
 8000f1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f1e:	b902      	cbnz	r2, 8000f22 <__udivmoddi4+0xaa>
 8000f20:	deff      	udf	#255	; 0xff
 8000f22:	fab2 f282 	clz	r2, r2
 8000f26:	2a00      	cmp	r2, #0
 8000f28:	d150      	bne.n	8000fcc <__udivmoddi4+0x154>
 8000f2a:	1bcb      	subs	r3, r1, r7
 8000f2c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f30:	fa1f f887 	uxth.w	r8, r7
 8000f34:	2601      	movs	r6, #1
 8000f36:	fbb3 fcfe 	udiv	ip, r3, lr
 8000f3a:	0c21      	lsrs	r1, r4, #16
 8000f3c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000f40:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f44:	fb08 f30c 	mul.w	r3, r8, ip
 8000f48:	428b      	cmp	r3, r1
 8000f4a:	d907      	bls.n	8000f5c <__udivmoddi4+0xe4>
 8000f4c:	1879      	adds	r1, r7, r1
 8000f4e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000f52:	d202      	bcs.n	8000f5a <__udivmoddi4+0xe2>
 8000f54:	428b      	cmp	r3, r1
 8000f56:	f200 80e9 	bhi.w	800112c <__udivmoddi4+0x2b4>
 8000f5a:	4684      	mov	ip, r0
 8000f5c:	1ac9      	subs	r1, r1, r3
 8000f5e:	b2a3      	uxth	r3, r4
 8000f60:	fbb1 f0fe 	udiv	r0, r1, lr
 8000f64:	fb0e 1110 	mls	r1, lr, r0, r1
 8000f68:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000f6c:	fb08 f800 	mul.w	r8, r8, r0
 8000f70:	45a0      	cmp	r8, r4
 8000f72:	d907      	bls.n	8000f84 <__udivmoddi4+0x10c>
 8000f74:	193c      	adds	r4, r7, r4
 8000f76:	f100 33ff 	add.w	r3, r0, #4294967295
 8000f7a:	d202      	bcs.n	8000f82 <__udivmoddi4+0x10a>
 8000f7c:	45a0      	cmp	r8, r4
 8000f7e:	f200 80d9 	bhi.w	8001134 <__udivmoddi4+0x2bc>
 8000f82:	4618      	mov	r0, r3
 8000f84:	eba4 0408 	sub.w	r4, r4, r8
 8000f88:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000f8c:	e7bf      	b.n	8000f0e <__udivmoddi4+0x96>
 8000f8e:	428b      	cmp	r3, r1
 8000f90:	d909      	bls.n	8000fa6 <__udivmoddi4+0x12e>
 8000f92:	2d00      	cmp	r5, #0
 8000f94:	f000 80b1 	beq.w	80010fa <__udivmoddi4+0x282>
 8000f98:	2600      	movs	r6, #0
 8000f9a:	e9c5 0100 	strd	r0, r1, [r5]
 8000f9e:	4630      	mov	r0, r6
 8000fa0:	4631      	mov	r1, r6
 8000fa2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000fa6:	fab3 f683 	clz	r6, r3
 8000faa:	2e00      	cmp	r6, #0
 8000fac:	d14a      	bne.n	8001044 <__udivmoddi4+0x1cc>
 8000fae:	428b      	cmp	r3, r1
 8000fb0:	d302      	bcc.n	8000fb8 <__udivmoddi4+0x140>
 8000fb2:	4282      	cmp	r2, r0
 8000fb4:	f200 80b8 	bhi.w	8001128 <__udivmoddi4+0x2b0>
 8000fb8:	1a84      	subs	r4, r0, r2
 8000fba:	eb61 0103 	sbc.w	r1, r1, r3
 8000fbe:	2001      	movs	r0, #1
 8000fc0:	468c      	mov	ip, r1
 8000fc2:	2d00      	cmp	r5, #0
 8000fc4:	d0a8      	beq.n	8000f18 <__udivmoddi4+0xa0>
 8000fc6:	e9c5 4c00 	strd	r4, ip, [r5]
 8000fca:	e7a5      	b.n	8000f18 <__udivmoddi4+0xa0>
 8000fcc:	f1c2 0320 	rsb	r3, r2, #32
 8000fd0:	fa20 f603 	lsr.w	r6, r0, r3
 8000fd4:	4097      	lsls	r7, r2
 8000fd6:	fa01 f002 	lsl.w	r0, r1, r2
 8000fda:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000fde:	40d9      	lsrs	r1, r3
 8000fe0:	4330      	orrs	r0, r6
 8000fe2:	0c03      	lsrs	r3, r0, #16
 8000fe4:	fbb1 f6fe 	udiv	r6, r1, lr
 8000fe8:	fa1f f887 	uxth.w	r8, r7
 8000fec:	fb0e 1116 	mls	r1, lr, r6, r1
 8000ff0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ff4:	fb06 f108 	mul.w	r1, r6, r8
 8000ff8:	4299      	cmp	r1, r3
 8000ffa:	fa04 f402 	lsl.w	r4, r4, r2
 8000ffe:	d909      	bls.n	8001014 <__udivmoddi4+0x19c>
 8001000:	18fb      	adds	r3, r7, r3
 8001002:	f106 3cff 	add.w	ip, r6, #4294967295
 8001006:	f080 808d 	bcs.w	8001124 <__udivmoddi4+0x2ac>
 800100a:	4299      	cmp	r1, r3
 800100c:	f240 808a 	bls.w	8001124 <__udivmoddi4+0x2ac>
 8001010:	3e02      	subs	r6, #2
 8001012:	443b      	add	r3, r7
 8001014:	1a5b      	subs	r3, r3, r1
 8001016:	b281      	uxth	r1, r0
 8001018:	fbb3 f0fe 	udiv	r0, r3, lr
 800101c:	fb0e 3310 	mls	r3, lr, r0, r3
 8001020:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8001024:	fb00 f308 	mul.w	r3, r0, r8
 8001028:	428b      	cmp	r3, r1
 800102a:	d907      	bls.n	800103c <__udivmoddi4+0x1c4>
 800102c:	1879      	adds	r1, r7, r1
 800102e:	f100 3cff 	add.w	ip, r0, #4294967295
 8001032:	d273      	bcs.n	800111c <__udivmoddi4+0x2a4>
 8001034:	428b      	cmp	r3, r1
 8001036:	d971      	bls.n	800111c <__udivmoddi4+0x2a4>
 8001038:	3802      	subs	r0, #2
 800103a:	4439      	add	r1, r7
 800103c:	1acb      	subs	r3, r1, r3
 800103e:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8001042:	e778      	b.n	8000f36 <__udivmoddi4+0xbe>
 8001044:	f1c6 0c20 	rsb	ip, r6, #32
 8001048:	fa03 f406 	lsl.w	r4, r3, r6
 800104c:	fa22 f30c 	lsr.w	r3, r2, ip
 8001050:	431c      	orrs	r4, r3
 8001052:	fa20 f70c 	lsr.w	r7, r0, ip
 8001056:	fa01 f306 	lsl.w	r3, r1, r6
 800105a:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 800105e:	fa21 f10c 	lsr.w	r1, r1, ip
 8001062:	431f      	orrs	r7, r3
 8001064:	0c3b      	lsrs	r3, r7, #16
 8001066:	fbb1 f9fe 	udiv	r9, r1, lr
 800106a:	fa1f f884 	uxth.w	r8, r4
 800106e:	fb0e 1119 	mls	r1, lr, r9, r1
 8001072:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8001076:	fb09 fa08 	mul.w	sl, r9, r8
 800107a:	458a      	cmp	sl, r1
 800107c:	fa02 f206 	lsl.w	r2, r2, r6
 8001080:	fa00 f306 	lsl.w	r3, r0, r6
 8001084:	d908      	bls.n	8001098 <__udivmoddi4+0x220>
 8001086:	1861      	adds	r1, r4, r1
 8001088:	f109 30ff 	add.w	r0, r9, #4294967295
 800108c:	d248      	bcs.n	8001120 <__udivmoddi4+0x2a8>
 800108e:	458a      	cmp	sl, r1
 8001090:	d946      	bls.n	8001120 <__udivmoddi4+0x2a8>
 8001092:	f1a9 0902 	sub.w	r9, r9, #2
 8001096:	4421      	add	r1, r4
 8001098:	eba1 010a 	sub.w	r1, r1, sl
 800109c:	b2bf      	uxth	r7, r7
 800109e:	fbb1 f0fe 	udiv	r0, r1, lr
 80010a2:	fb0e 1110 	mls	r1, lr, r0, r1
 80010a6:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80010aa:	fb00 f808 	mul.w	r8, r0, r8
 80010ae:	45b8      	cmp	r8, r7
 80010b0:	d907      	bls.n	80010c2 <__udivmoddi4+0x24a>
 80010b2:	19e7      	adds	r7, r4, r7
 80010b4:	f100 31ff 	add.w	r1, r0, #4294967295
 80010b8:	d22e      	bcs.n	8001118 <__udivmoddi4+0x2a0>
 80010ba:	45b8      	cmp	r8, r7
 80010bc:	d92c      	bls.n	8001118 <__udivmoddi4+0x2a0>
 80010be:	3802      	subs	r0, #2
 80010c0:	4427      	add	r7, r4
 80010c2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80010c6:	eba7 0708 	sub.w	r7, r7, r8
 80010ca:	fba0 8902 	umull	r8, r9, r0, r2
 80010ce:	454f      	cmp	r7, r9
 80010d0:	46c6      	mov	lr, r8
 80010d2:	4649      	mov	r1, r9
 80010d4:	d31a      	bcc.n	800110c <__udivmoddi4+0x294>
 80010d6:	d017      	beq.n	8001108 <__udivmoddi4+0x290>
 80010d8:	b15d      	cbz	r5, 80010f2 <__udivmoddi4+0x27a>
 80010da:	ebb3 020e 	subs.w	r2, r3, lr
 80010de:	eb67 0701 	sbc.w	r7, r7, r1
 80010e2:	fa07 fc0c 	lsl.w	ip, r7, ip
 80010e6:	40f2      	lsrs	r2, r6
 80010e8:	ea4c 0202 	orr.w	r2, ip, r2
 80010ec:	40f7      	lsrs	r7, r6
 80010ee:	e9c5 2700 	strd	r2, r7, [r5]
 80010f2:	2600      	movs	r6, #0
 80010f4:	4631      	mov	r1, r6
 80010f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80010fa:	462e      	mov	r6, r5
 80010fc:	4628      	mov	r0, r5
 80010fe:	e70b      	b.n	8000f18 <__udivmoddi4+0xa0>
 8001100:	4606      	mov	r6, r0
 8001102:	e6e9      	b.n	8000ed8 <__udivmoddi4+0x60>
 8001104:	4618      	mov	r0, r3
 8001106:	e6fd      	b.n	8000f04 <__udivmoddi4+0x8c>
 8001108:	4543      	cmp	r3, r8
 800110a:	d2e5      	bcs.n	80010d8 <__udivmoddi4+0x260>
 800110c:	ebb8 0e02 	subs.w	lr, r8, r2
 8001110:	eb69 0104 	sbc.w	r1, r9, r4
 8001114:	3801      	subs	r0, #1
 8001116:	e7df      	b.n	80010d8 <__udivmoddi4+0x260>
 8001118:	4608      	mov	r0, r1
 800111a:	e7d2      	b.n	80010c2 <__udivmoddi4+0x24a>
 800111c:	4660      	mov	r0, ip
 800111e:	e78d      	b.n	800103c <__udivmoddi4+0x1c4>
 8001120:	4681      	mov	r9, r0
 8001122:	e7b9      	b.n	8001098 <__udivmoddi4+0x220>
 8001124:	4666      	mov	r6, ip
 8001126:	e775      	b.n	8001014 <__udivmoddi4+0x19c>
 8001128:	4630      	mov	r0, r6
 800112a:	e74a      	b.n	8000fc2 <__udivmoddi4+0x14a>
 800112c:	f1ac 0c02 	sub.w	ip, ip, #2
 8001130:	4439      	add	r1, r7
 8001132:	e713      	b.n	8000f5c <__udivmoddi4+0xe4>
 8001134:	3802      	subs	r0, #2
 8001136:	443c      	add	r4, r7
 8001138:	e724      	b.n	8000f84 <__udivmoddi4+0x10c>
 800113a:	bf00      	nop

0800113c <__aeabi_idiv0>:
 800113c:	4770      	bx	lr
 800113e:	bf00      	nop

08001140 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001140:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001144:	b082      	sub	sp, #8
 8001146:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001148:	f001 f89a 	bl	8002280 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800114c:	f000 fb2e 	bl	80017ac <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001150:	f000 fcd8 	bl	8001b04 <MX_GPIO_Init>
  MX_DMA_Init();
 8001154:	f000 fcb6 	bl	8001ac4 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8001158:	f000 fc8a 	bl	8001a70 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 800115c:	f000 fb8e 	bl	800187c <MX_ADC1_Init>
  MX_SPI3_Init();
 8001160:	f000 fbde 	bl	8001920 <MX_SPI3_Init>
  MX_TIM3_Init();
 8001164:	f000 fc14 	bl	8001990 <MX_TIM3_Init>
  MX_TIM11_Init();
 8001168:	f000 fc5e 	bl	8001a28 <MX_TIM11_Init>
  /* USER CODE BEGIN 2 */
  	HAL_TIM_Base_Start(&htim3);
 800116c:	48b0      	ldr	r0, [pc, #704]	; (8001430 <main+0x2f0>)
 800116e:	f003 fd81 	bl	8004c74 <HAL_TIM_Base_Start>
  	HAL_TIM_Base_Start_IT(&htim11);
 8001172:	48b0      	ldr	r0, [pc, #704]	; (8001434 <main+0x2f4>)
 8001174:	f003 fdd8 	bl	8004d28 <HAL_TIM_Base_Start_IT>
  	HAL_ADC_Start_DMA(&hadc1, (uint32_t*) &ADCin, 1);
 8001178:	2201      	movs	r2, #1
 800117a:	49af      	ldr	r1, [pc, #700]	; (8001438 <main+0x2f8>)
 800117c:	48af      	ldr	r0, [pc, #700]	; (800143c <main+0x2fc>)
 800117e:	f001 fa75 	bl	800266c <HAL_ADC_Start_DMA>
//
  	HAL_GPIO_WritePin(LOAD_GPIO_Port, LOAD_Pin, GPIO_PIN_RESET);
 8001182:	2200      	movs	r2, #0
 8001184:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001188:	48ad      	ldr	r0, [pc, #692]	; (8001440 <main+0x300>)
 800118a:	f002 fcf1 	bl	8003b70 <HAL_GPIO_WritePin>
  /* USER CODE BEGIN WHILE */
  while (1)
  {


	  	HAL_UART_Receive_IT(&huart2,  (uint8_t*)RxDataBuffer, 32);
 800118e:	2220      	movs	r2, #32
 8001190:	49ac      	ldr	r1, [pc, #688]	; (8001444 <main+0x304>)
 8001192:	48ad      	ldr	r0, [pc, #692]	; (8001448 <main+0x308>)
 8001194:	f004 fade 	bl	8005754 <HAL_UART_Receive_IT>

  		int16_t inputchar = UARTRecieveIT();
 8001198:	f000 fd90 	bl	8001cbc <UARTRecieveIT>
 800119c:	4603      	mov	r3, r0
 800119e:	80fb      	strh	r3, [r7, #6]
		if(inputchar!=-1)
 80011a0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80011a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80011a8:	d011      	beq.n	80011ce <main+0x8e>
  		{

  			sprintf(TxDataBuffer, "ReceivedChar:[%c]\r\n", inputchar);
 80011aa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80011ae:	461a      	mov	r2, r3
 80011b0:	49a6      	ldr	r1, [pc, #664]	; (800144c <main+0x30c>)
 80011b2:	48a7      	ldr	r0, [pc, #668]	; (8001450 <main+0x310>)
 80011b4:	f005 f888 	bl	80062c8 <siprintf>
  			HAL_UART_Transmit(&huart2, (uint8_t*)TxDataBuffer, strlen(TxDataBuffer), 1000);
 80011b8:	48a5      	ldr	r0, [pc, #660]	; (8001450 <main+0x310>)
 80011ba:	f7ff f811 	bl	80001e0 <strlen>
 80011be:	4603      	mov	r3, r0
 80011c0:	b29a      	uxth	r2, r3
 80011c2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80011c6:	49a2      	ldr	r1, [pc, #648]	; (8001450 <main+0x310>)
 80011c8:	489f      	ldr	r0, [pc, #636]	; (8001448 <main+0x308>)
 80011ca:	f004 f9ec 	bl	80055a6 <HAL_UART_Transmit>
  		}


		bitvhigh = ((4095*vhigh)/3.3);
 80011ce:	4ba1      	ldr	r3, [pc, #644]	; (8001454 <main+0x314>)
 80011d0:	edd3 7a00 	vldr	s15, [r3]
 80011d4:	ed9f 7aa0 	vldr	s14, [pc, #640]	; 8001458 <main+0x318>
 80011d8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80011dc:	ee17 0a90 	vmov	r0, s15
 80011e0:	f7ff f9ba 	bl	8000558 <__aeabi_f2d>
 80011e4:	a390      	add	r3, pc, #576	; (adr r3, 8001428 <main+0x2e8>)
 80011e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011ea:	f7ff fb37 	bl	800085c <__aeabi_ddiv>
 80011ee:	4602      	mov	r2, r0
 80011f0:	460b      	mov	r3, r1
 80011f2:	4610      	mov	r0, r2
 80011f4:	4619      	mov	r1, r3
 80011f6:	f7ff fcc9 	bl	8000b8c <__aeabi_d2f>
 80011fa:	4603      	mov	r3, r0
 80011fc:	4a97      	ldr	r2, [pc, #604]	; (800145c <main+0x31c>)
 80011fe:	6013      	str	r3, [r2, #0]
	    bitvlow = ((4095*vlow)/3.3);
 8001200:	4b97      	ldr	r3, [pc, #604]	; (8001460 <main+0x320>)
 8001202:	edd3 7a00 	vldr	s15, [r3]
 8001206:	ed9f 7a94 	vldr	s14, [pc, #592]	; 8001458 <main+0x318>
 800120a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800120e:	ee17 0a90 	vmov	r0, s15
 8001212:	f7ff f9a1 	bl	8000558 <__aeabi_f2d>
 8001216:	a384      	add	r3, pc, #528	; (adr r3, 8001428 <main+0x2e8>)
 8001218:	e9d3 2300 	ldrd	r2, r3, [r3]
 800121c:	f7ff fb1e 	bl	800085c <__aeabi_ddiv>
 8001220:	4602      	mov	r2, r0
 8001222:	460b      	mov	r3, r1
 8001224:	4610      	mov	r0, r2
 8001226:	4619      	mov	r1, r3
 8001228:	f7ff fcb0 	bl	8000b8c <__aeabi_d2f>
 800122c:	4603      	mov	r3, r0
 800122e:	4a8d      	ldr	r2, [pc, #564]	; (8001464 <main+0x324>)
 8001230:	6013      	str	r3, [r2, #0]
	    if(sawtooth == 1)
 8001232:	4b8d      	ldr	r3, [pc, #564]	; (8001468 <main+0x328>)
 8001234:	edd3 7a00 	vldr	s15, [r3]
 8001238:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800123c:	eef4 7a47 	vcmp.f32	s15, s14
 8001240:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001244:	f040 8128 	bne.w	8001498 <main+0x358>
	    {
				if(hz > 0)
 8001248:	4b88      	ldr	r3, [pc, #544]	; (800146c <main+0x32c>)
 800124a:	edd3 7a00 	vldr	s15, [r3]
 800124e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001252:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001256:	f340 80c5 	ble.w	80013e4 <main+0x2a4>
				{
						//static uint64_t timestamp = 0;
						if (micros() - timestamp > ( (250/hz)*(4095/(bitvhigh-bitvlow)) )     ) //100us = 10khz
 800125a:	f000 fd9d 	bl	8001d98 <micros>
 800125e:	4b84      	ldr	r3, [pc, #528]	; (8001470 <main+0x330>)
 8001260:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001264:	1a84      	subs	r4, r0, r2
 8001266:	eb61 0503 	sbc.w	r5, r1, r3
 800126a:	4620      	mov	r0, r4
 800126c:	4629      	mov	r1, r5
 800126e:	f7ff fda5 	bl	8000dbc <__aeabi_ul2f>
 8001272:	ee05 0a90 	vmov	s11, r0
 8001276:	4b7d      	ldr	r3, [pc, #500]	; (800146c <main+0x32c>)
 8001278:	edd3 7a00 	vldr	s15, [r3]
 800127c:	eddf 6a7d 	vldr	s13, [pc, #500]	; 8001474 <main+0x334>
 8001280:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001284:	4b75      	ldr	r3, [pc, #468]	; (800145c <main+0x31c>)
 8001286:	edd3 6a00 	vldr	s13, [r3]
 800128a:	4b76      	ldr	r3, [pc, #472]	; (8001464 <main+0x324>)
 800128c:	edd3 7a00 	vldr	s15, [r3]
 8001290:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001294:	ed9f 6a70 	vldr	s12, [pc, #448]	; 8001458 <main+0x318>
 8001298:	eec6 7a26 	vdiv.f32	s15, s12, s13
 800129c:	ee67 7a27 	vmul.f32	s15, s14, s15
 80012a0:	eef4 5ae7 	vcmpe.f32	s11, s15
 80012a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012a8:	f340 8209 	ble.w	80016be <main+0x57e>
						{
								timestamp = micros();
 80012ac:	f000 fd74 	bl	8001d98 <micros>
 80012b0:	4602      	mov	r2, r0
 80012b2:	460b      	mov	r3, r1
 80012b4:	496e      	ldr	r1, [pc, #440]	; (8001470 <main+0x330>)
 80012b6:	e9c1 2300 	strd	r2, r3, [r1]
								if(slopeup == 1)
 80012ba:	4b6f      	ldr	r3, [pc, #444]	; (8001478 <main+0x338>)
 80012bc:	edd3 7a00 	vldr	s15, [r3]
 80012c0:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80012c4:	eef4 7a47 	vcmp.f32	s15, s14
 80012c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012cc:	d13f      	bne.n	800134e <main+0x20e>
								{

										 bitvolt++;
 80012ce:	4b6b      	ldr	r3, [pc, #428]	; (800147c <main+0x33c>)
 80012d0:	edd3 7a00 	vldr	s15, [r3]
 80012d4:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80012d8:	ee77 7a87 	vadd.f32	s15, s15, s14
 80012dc:	4b67      	ldr	r3, [pc, #412]	; (800147c <main+0x33c>)
 80012de:	edc3 7a00 	vstr	s15, [r3]
										 if(bitvolt >= bitvhigh)
 80012e2:	4b66      	ldr	r3, [pc, #408]	; (800147c <main+0x33c>)
 80012e4:	ed93 7a00 	vldr	s14, [r3]
 80012e8:	4b5c      	ldr	r3, [pc, #368]	; (800145c <main+0x31c>)
 80012ea:	edd3 7a00 	vldr	s15, [r3]
 80012ee:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80012f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012f6:	db03      	blt.n	8001300 <main+0x1c0>
										 {
											 bitvolt = bitvlow;
 80012f8:	4b5a      	ldr	r3, [pc, #360]	; (8001464 <main+0x324>)
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	4a5f      	ldr	r2, [pc, #380]	; (800147c <main+0x33c>)
 80012fe:	6013      	str	r3, [r2, #0]
										 }
									//	 bitvoltuint%=4096;
										 bitvoltuint = bitvolt;
 8001300:	4b5e      	ldr	r3, [pc, #376]	; (800147c <main+0x33c>)
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	4a5e      	ldr	r2, [pc, #376]	; (8001480 <main+0x340>)
 8001306:	6013      	str	r3, [r2, #0]
										 dataOut = bitvoltuint;
 8001308:	4b5d      	ldr	r3, [pc, #372]	; (8001480 <main+0x340>)
 800130a:	edd3 7a00 	vldr	s15, [r3]
 800130e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001312:	ee17 3a90 	vmov	r3, s15
 8001316:	b29a      	uxth	r2, r3
 8001318:	4b5a      	ldr	r3, [pc, #360]	; (8001484 <main+0x344>)
 800131a:	801a      	strh	r2, [r3, #0]
										 if (hspi3.State == HAL_SPI_STATE_READY
 800131c:	4b5a      	ldr	r3, [pc, #360]	; (8001488 <main+0x348>)
 800131e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8001322:	b2db      	uxtb	r3, r3
 8001324:	2b01      	cmp	r3, #1
 8001326:	f040 81ca 	bne.w	80016be <main+0x57e>
													 && HAL_GPIO_ReadPin(SPI_SS_GPIO_Port, SPI_SS_Pin)
 800132a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800132e:	4857      	ldr	r0, [pc, #348]	; (800148c <main+0x34c>)
 8001330:	f002 fc06 	bl	8003b40 <HAL_GPIO_ReadPin>
 8001334:	4603      	mov	r3, r0
 8001336:	2b01      	cmp	r3, #1
 8001338:	f040 81c1 	bne.w	80016be <main+0x57e>
															 == GPIO_PIN_SET)
										 {
												 MCP4922SetOutput(DACConfig, dataOut);
 800133c:	4b54      	ldr	r3, [pc, #336]	; (8001490 <main+0x350>)
 800133e:	781b      	ldrb	r3, [r3, #0]
 8001340:	4a50      	ldr	r2, [pc, #320]	; (8001484 <main+0x344>)
 8001342:	8812      	ldrh	r2, [r2, #0]
 8001344:	4611      	mov	r1, r2
 8001346:	4618      	mov	r0, r3
 8001348:	f000 fc7c 	bl	8001c44 <MCP4922SetOutput>
 800134c:	e1b7      	b.n	80016be <main+0x57e>
										 }
								  }
								  else if(slopedown == 1)
 800134e:	4b51      	ldr	r3, [pc, #324]	; (8001494 <main+0x354>)
 8001350:	edd3 7a00 	vldr	s15, [r3]
 8001354:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001358:	eef4 7a47 	vcmp.f32	s15, s14
 800135c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001360:	f040 81ad 	bne.w	80016be <main+0x57e>
								  {

										  bitvolt--;
 8001364:	4b45      	ldr	r3, [pc, #276]	; (800147c <main+0x33c>)
 8001366:	edd3 7a00 	vldr	s15, [r3]
 800136a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800136e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001372:	4b42      	ldr	r3, [pc, #264]	; (800147c <main+0x33c>)
 8001374:	edc3 7a00 	vstr	s15, [r3]
										  if(bitvolt <= bitvlow)
 8001378:	4b40      	ldr	r3, [pc, #256]	; (800147c <main+0x33c>)
 800137a:	ed93 7a00 	vldr	s14, [r3]
 800137e:	4b39      	ldr	r3, [pc, #228]	; (8001464 <main+0x324>)
 8001380:	edd3 7a00 	vldr	s15, [r3]
 8001384:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001388:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800138c:	d803      	bhi.n	8001396 <main+0x256>
										  {
											  bitvolt = bitvhigh;
 800138e:	4b33      	ldr	r3, [pc, #204]	; (800145c <main+0x31c>)
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	4a3a      	ldr	r2, [pc, #232]	; (800147c <main+0x33c>)
 8001394:	6013      	str	r3, [r2, #0]
										  }
										  bitvoltuint = bitvolt;
 8001396:	4b39      	ldr	r3, [pc, #228]	; (800147c <main+0x33c>)
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	4a39      	ldr	r2, [pc, #228]	; (8001480 <main+0x340>)
 800139c:	6013      	str	r3, [r2, #0]
										  dataOut = bitvoltuint;
 800139e:	4b38      	ldr	r3, [pc, #224]	; (8001480 <main+0x340>)
 80013a0:	edd3 7a00 	vldr	s15, [r3]
 80013a4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80013a8:	ee17 3a90 	vmov	r3, s15
 80013ac:	b29a      	uxth	r2, r3
 80013ae:	4b35      	ldr	r3, [pc, #212]	; (8001484 <main+0x344>)
 80013b0:	801a      	strh	r2, [r3, #0]
										  if (hspi3.State == HAL_SPI_STATE_READY
 80013b2:	4b35      	ldr	r3, [pc, #212]	; (8001488 <main+0x348>)
 80013b4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80013b8:	b2db      	uxtb	r3, r3
 80013ba:	2b01      	cmp	r3, #1
 80013bc:	f040 817f 	bne.w	80016be <main+0x57e>
														 && HAL_GPIO_ReadPin(SPI_SS_GPIO_Port, SPI_SS_Pin)
 80013c0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80013c4:	4831      	ldr	r0, [pc, #196]	; (800148c <main+0x34c>)
 80013c6:	f002 fbbb 	bl	8003b40 <HAL_GPIO_ReadPin>
 80013ca:	4603      	mov	r3, r0
 80013cc:	2b01      	cmp	r3, #1
 80013ce:	f040 8176 	bne.w	80016be <main+0x57e>
																 == GPIO_PIN_SET)
										  {
												 MCP4922SetOutput(DACConfig, dataOut);
 80013d2:	4b2f      	ldr	r3, [pc, #188]	; (8001490 <main+0x350>)
 80013d4:	781b      	ldrb	r3, [r3, #0]
 80013d6:	4a2b      	ldr	r2, [pc, #172]	; (8001484 <main+0x344>)
 80013d8:	8812      	ldrh	r2, [r2, #0]
 80013da:	4611      	mov	r1, r2
 80013dc:	4618      	mov	r0, r3
 80013de:	f000 fc31 	bl	8001c44 <MCP4922SetOutput>
 80013e2:	e16c      	b.n	80016be <main+0x57e>
								  }


						 }
				}
				else if(hz == 0)
 80013e4:	4b21      	ldr	r3, [pc, #132]	; (800146c <main+0x32c>)
 80013e6:	edd3 7a00 	vldr	s15, [r3]
 80013ea:	eef5 7a40 	vcmp.f32	s15, #0.0
 80013ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013f2:	f040 8164 	bne.w	80016be <main+0x57e>
				{

					  if (hspi3.State == HAL_SPI_STATE_READY
 80013f6:	4b24      	ldr	r3, [pc, #144]	; (8001488 <main+0x348>)
 80013f8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80013fc:	b2db      	uxtb	r3, r3
 80013fe:	2b01      	cmp	r3, #1
 8001400:	f040 815d 	bne.w	80016be <main+0x57e>
									 && HAL_GPIO_ReadPin(SPI_SS_GPIO_Port, SPI_SS_Pin)
 8001404:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001408:	4820      	ldr	r0, [pc, #128]	; (800148c <main+0x34c>)
 800140a:	f002 fb99 	bl	8003b40 <HAL_GPIO_ReadPin>
 800140e:	4603      	mov	r3, r0
 8001410:	2b01      	cmp	r3, #1
 8001412:	f040 8154 	bne.w	80016be <main+0x57e>
											 == GPIO_PIN_SET)
					  {
							 MCP4922SetOutput(DACConfig, dataOut);
 8001416:	4b1e      	ldr	r3, [pc, #120]	; (8001490 <main+0x350>)
 8001418:	781b      	ldrb	r3, [r3, #0]
 800141a:	4a1a      	ldr	r2, [pc, #104]	; (8001484 <main+0x344>)
 800141c:	8812      	ldrh	r2, [r2, #0]
 800141e:	4611      	mov	r1, r2
 8001420:	4618      	mov	r0, r3
 8001422:	f000 fc0f 	bl	8001c44 <MCP4922SetOutput>
 8001426:	e14a      	b.n	80016be <main+0x57e>
 8001428:	66666666 	.word	0x66666666
 800142c:	400a6666 	.word	0x400a6666
 8001430:	20000154 	.word	0x20000154
 8001434:	2000023c 	.word	0x2000023c
 8001438:	200000b4 	.word	0x200000b4
 800143c:	200001f4 	.word	0x200001f4
 8001440:	40020000 	.word	0x40020000
 8001444:	20000120 	.word	0x20000120
 8001448:	200002e4 	.word	0x200002e4
 800144c:	08007bb0 	.word	0x08007bb0
 8001450:	20000100 	.word	0x20000100
 8001454:	20000014 	.word	0x20000014
 8001458:	457ff000 	.word	0x457ff000
 800145c:	200000f4 	.word	0x200000f4
 8001460:	20000018 	.word	0x20000018
 8001464:	200000f8 	.word	0x200000f8
 8001468:	200000f0 	.word	0x200000f0
 800146c:	20000010 	.word	0x20000010
 8001470:	200000d0 	.word	0x200000d0
 8001474:	437a0000 	.word	0x437a0000
 8001478:	200000fc 	.word	0x200000fc
 800147c:	200000ec 	.word	0x200000ec
 8001480:	200000c0 	.word	0x200000c0
 8001484:	200000c8 	.word	0x200000c8
 8001488:	2000019c 	.word	0x2000019c
 800148c:	40020400 	.word	0x40020400
 8001490:	20000000 	.word	0x20000000
 8001494:	2000001c 	.word	0x2000001c
					  }
				}

	    }
	    else if(sinewave == 1)
 8001498:	4baf      	ldr	r3, [pc, #700]	; (8001758 <main+0x618>)
 800149a:	edd3 7a00 	vldr	s15, [r3]
 800149e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80014a2:	eef4 7a47 	vcmp.f32	s15, s14
 80014a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014aa:	f040 8108 	bne.w	80016be <main+0x57e>
	    {
	    		if(hz > 0)
 80014ae:	4bab      	ldr	r3, [pc, #684]	; (800175c <main+0x61c>)
 80014b0:	edd3 7a00 	vldr	s15, [r3]
 80014b4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80014b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014bc:	f340 80e1 	ble.w	8001682 <main+0x542>
	    		{
	    				if (micros() - timestamp1 >  (250/hz) )
 80014c0:	f000 fc6a 	bl	8001d98 <micros>
 80014c4:	4ba6      	ldr	r3, [pc, #664]	; (8001760 <main+0x620>)
 80014c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014ca:	ebb0 0802 	subs.w	r8, r0, r2
 80014ce:	eb61 0903 	sbc.w	r9, r1, r3
 80014d2:	4640      	mov	r0, r8
 80014d4:	4649      	mov	r1, r9
 80014d6:	f7ff fc71 	bl	8000dbc <__aeabi_ul2f>
 80014da:	ee06 0a10 	vmov	s12, r0
 80014de:	4b9f      	ldr	r3, [pc, #636]	; (800175c <main+0x61c>)
 80014e0:	ed93 7a00 	vldr	s14, [r3]
 80014e4:	eddf 6a9f 	vldr	s13, [pc, #636]	; 8001764 <main+0x624>
 80014e8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80014ec:	eeb4 6ae7 	vcmpe.f32	s12, s15
 80014f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014f4:	f340 80e3 	ble.w	80016be <main+0x57e>
						{
							  timestamp1 = micros();
 80014f8:	f000 fc4e 	bl	8001d98 <micros>
 80014fc:	4602      	mov	r2, r0
 80014fe:	460b      	mov	r3, r1
 8001500:	4997      	ldr	r1, [pc, #604]	; (8001760 <main+0x620>)
 8001502:	e9c1 2300 	strd	r2, r3, [r1]
							  //t = micros();
							 // A = 4095/2;
							 //dcgain = (4095/2);
							  OutputAmp = (bitvhigh-bitvlow)/2;
 8001506:	4b98      	ldr	r3, [pc, #608]	; (8001768 <main+0x628>)
 8001508:	ed93 7a00 	vldr	s14, [r3]
 800150c:	4b97      	ldr	r3, [pc, #604]	; (800176c <main+0x62c>)
 800150e:	edd3 7a00 	vldr	s15, [r3]
 8001512:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001516:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 800151a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800151e:	4b94      	ldr	r3, [pc, #592]	; (8001770 <main+0x630>)
 8001520:	edc3 7a00 	vstr	s15, [r3]
							  AngleInput += ChangeRate;
 8001524:	4b93      	ldr	r3, [pc, #588]	; (8001774 <main+0x634>)
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	4618      	mov	r0, r3
 800152a:	f7ff f815 	bl	8000558 <__aeabi_f2d>
 800152e:	4b92      	ldr	r3, [pc, #584]	; (8001778 <main+0x638>)
 8001530:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001534:	f7fe feb2 	bl	800029c <__adddf3>
 8001538:	4602      	mov	r2, r0
 800153a:	460b      	mov	r3, r1
 800153c:	4610      	mov	r0, r2
 800153e:	4619      	mov	r1, r3
 8001540:	f7ff fb24 	bl	8000b8c <__aeabi_d2f>
 8001544:	4603      	mov	r3, r0
 8001546:	4a8b      	ldr	r2, [pc, #556]	; (8001774 <main+0x634>)
 8001548:	6013      	str	r3, [r2, #0]
							  if (AngleInput > 2*M_PI)
 800154a:	4b8a      	ldr	r3, [pc, #552]	; (8001774 <main+0x634>)
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	4618      	mov	r0, r3
 8001550:	f7ff f802 	bl	8000558 <__aeabi_f2d>
 8001554:	a37e      	add	r3, pc, #504	; (adr r3, 8001750 <main+0x610>)
 8001556:	e9d3 2300 	ldrd	r2, r3, [r3]
 800155a:	f7ff fae5 	bl	8000b28 <__aeabi_dcmpgt>
 800155e:	4603      	mov	r3, r0
 8001560:	2b00      	cmp	r3, #0
 8001562:	d013      	beq.n	800158c <main+0x44c>
							  {
									  AngleInput -= 2*M_PI;
 8001564:	4b83      	ldr	r3, [pc, #524]	; (8001774 <main+0x634>)
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	4618      	mov	r0, r3
 800156a:	f7fe fff5 	bl	8000558 <__aeabi_f2d>
 800156e:	a378      	add	r3, pc, #480	; (adr r3, 8001750 <main+0x610>)
 8001570:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001574:	f7fe fe90 	bl	8000298 <__aeabi_dsub>
 8001578:	4602      	mov	r2, r0
 800157a:	460b      	mov	r3, r1
 800157c:	4610      	mov	r0, r2
 800157e:	4619      	mov	r1, r3
 8001580:	f7ff fb04 	bl	8000b8c <__aeabi_d2f>
 8001584:	4603      	mov	r3, r0
 8001586:	4a7b      	ldr	r2, [pc, #492]	; (8001774 <main+0x634>)
 8001588:	6013      	str	r3, [r2, #0]
 800158a:	e01a      	b.n	80015c2 <main+0x482>
							  }
							  else if (AngleInput < 0)
 800158c:	4b79      	ldr	r3, [pc, #484]	; (8001774 <main+0x634>)
 800158e:	edd3 7a00 	vldr	s15, [r3]
 8001592:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001596:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800159a:	d512      	bpl.n	80015c2 <main+0x482>
							  {
									  AngleInput += 2*M_PI;
 800159c:	4b75      	ldr	r3, [pc, #468]	; (8001774 <main+0x634>)
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	4618      	mov	r0, r3
 80015a2:	f7fe ffd9 	bl	8000558 <__aeabi_f2d>
 80015a6:	a36a      	add	r3, pc, #424	; (adr r3, 8001750 <main+0x610>)
 80015a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015ac:	f7fe fe76 	bl	800029c <__adddf3>
 80015b0:	4602      	mov	r2, r0
 80015b2:	460b      	mov	r3, r1
 80015b4:	4610      	mov	r0, r2
 80015b6:	4619      	mov	r1, r3
 80015b8:	f7ff fae8 	bl	8000b8c <__aeabi_d2f>
 80015bc:	4603      	mov	r3, r0
 80015be:	4a6d      	ldr	r2, [pc, #436]	; (8001774 <main+0x634>)
 80015c0:	6013      	str	r3, [r2, #0]
							  }


							  SineOutput = OutputAmp*sin(AngleInput)+((bitvhigh+bitvlow)/2);
 80015c2:	4b6b      	ldr	r3, [pc, #428]	; (8001770 <main+0x630>)
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	4618      	mov	r0, r3
 80015c8:	f7fe ffc6 	bl	8000558 <__aeabi_f2d>
 80015cc:	4682      	mov	sl, r0
 80015ce:	468b      	mov	fp, r1
 80015d0:	4b68      	ldr	r3, [pc, #416]	; (8001774 <main+0x634>)
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	4618      	mov	r0, r3
 80015d6:	f7fe ffbf 	bl	8000558 <__aeabi_f2d>
 80015da:	4602      	mov	r2, r0
 80015dc:	460b      	mov	r3, r1
 80015de:	ec43 2b10 	vmov	d0, r2, r3
 80015e2:	f005 faa1 	bl	8006b28 <sin>
 80015e6:	ec53 2b10 	vmov	r2, r3, d0
 80015ea:	4650      	mov	r0, sl
 80015ec:	4659      	mov	r1, fp
 80015ee:	f7ff f80b 	bl	8000608 <__aeabi_dmul>
 80015f2:	4602      	mov	r2, r0
 80015f4:	460b      	mov	r3, r1
 80015f6:	4692      	mov	sl, r2
 80015f8:	469b      	mov	fp, r3
 80015fa:	4b5b      	ldr	r3, [pc, #364]	; (8001768 <main+0x628>)
 80015fc:	ed93 7a00 	vldr	s14, [r3]
 8001600:	4b5a      	ldr	r3, [pc, #360]	; (800176c <main+0x62c>)
 8001602:	edd3 7a00 	vldr	s15, [r3]
 8001606:	ee77 7a27 	vadd.f32	s15, s14, s15
 800160a:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 800160e:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001612:	ee16 0a90 	vmov	r0, s13
 8001616:	f7fe ff9f 	bl	8000558 <__aeabi_f2d>
 800161a:	4602      	mov	r2, r0
 800161c:	460b      	mov	r3, r1
 800161e:	4650      	mov	r0, sl
 8001620:	4659      	mov	r1, fp
 8001622:	f7fe fe3b 	bl	800029c <__adddf3>
 8001626:	4602      	mov	r2, r0
 8001628:	460b      	mov	r3, r1
 800162a:	4610      	mov	r0, r2
 800162c:	4619      	mov	r1, r3
 800162e:	f7ff faad 	bl	8000b8c <__aeabi_d2f>
 8001632:	4603      	mov	r3, r0
 8001634:	4a51      	ldr	r2, [pc, #324]	; (800177c <main+0x63c>)
 8001636:	6013      	str	r3, [r2, #0]
							//  bitvolt = A*sin(2*(M_PI)*hz*t)+dcgain;
							//  bitvoltuint = bitvolt;
							  bitvoltuint1 = SineOutput;
 8001638:	4b50      	ldr	r3, [pc, #320]	; (800177c <main+0x63c>)
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	4a50      	ldr	r2, [pc, #320]	; (8001780 <main+0x640>)
 800163e:	6013      	str	r3, [r2, #0]

							  dataOut = bitvoltuint1;
 8001640:	4b4f      	ldr	r3, [pc, #316]	; (8001780 <main+0x640>)
 8001642:	edd3 7a00 	vldr	s15, [r3]
 8001646:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800164a:	ee17 3a90 	vmov	r3, s15
 800164e:	b29a      	uxth	r2, r3
 8001650:	4b4c      	ldr	r3, [pc, #304]	; (8001784 <main+0x644>)
 8001652:	801a      	strh	r2, [r3, #0]
							  if (hspi3.State == HAL_SPI_STATE_READY
 8001654:	4b4c      	ldr	r3, [pc, #304]	; (8001788 <main+0x648>)
 8001656:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800165a:	b2db      	uxtb	r3, r3
 800165c:	2b01      	cmp	r3, #1
 800165e:	d12e      	bne.n	80016be <main+0x57e>
											 && HAL_GPIO_ReadPin(SPI_SS_GPIO_Port, SPI_SS_Pin)
 8001660:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001664:	4849      	ldr	r0, [pc, #292]	; (800178c <main+0x64c>)
 8001666:	f002 fa6b 	bl	8003b40 <HAL_GPIO_ReadPin>
 800166a:	4603      	mov	r3, r0
 800166c:	2b01      	cmp	r3, #1
 800166e:	d126      	bne.n	80016be <main+0x57e>
													 == GPIO_PIN_SET)
							  {
									 MCP4922SetOutput(DACConfig, dataOut);
 8001670:	4b47      	ldr	r3, [pc, #284]	; (8001790 <main+0x650>)
 8001672:	781b      	ldrb	r3, [r3, #0]
 8001674:	4a43      	ldr	r2, [pc, #268]	; (8001784 <main+0x644>)
 8001676:	8812      	ldrh	r2, [r2, #0]
 8001678:	4611      	mov	r1, r2
 800167a:	4618      	mov	r0, r3
 800167c:	f000 fae2 	bl	8001c44 <MCP4922SetOutput>
 8001680:	e01d      	b.n	80016be <main+0x57e>
							  }
						}
	    		}
				else if(hz == 0)
 8001682:	4b36      	ldr	r3, [pc, #216]	; (800175c <main+0x61c>)
 8001684:	edd3 7a00 	vldr	s15, [r3]
 8001688:	eef5 7a40 	vcmp.f32	s15, #0.0
 800168c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001690:	d115      	bne.n	80016be <main+0x57e>
				{

					  if (hspi3.State == HAL_SPI_STATE_READY
 8001692:	4b3d      	ldr	r3, [pc, #244]	; (8001788 <main+0x648>)
 8001694:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8001698:	b2db      	uxtb	r3, r3
 800169a:	2b01      	cmp	r3, #1
 800169c:	d10f      	bne.n	80016be <main+0x57e>
									 && HAL_GPIO_ReadPin(SPI_SS_GPIO_Port, SPI_SS_Pin)
 800169e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80016a2:	483a      	ldr	r0, [pc, #232]	; (800178c <main+0x64c>)
 80016a4:	f002 fa4c 	bl	8003b40 <HAL_GPIO_ReadPin>
 80016a8:	4603      	mov	r3, r0
 80016aa:	2b01      	cmp	r3, #1
 80016ac:	d107      	bne.n	80016be <main+0x57e>
											 == GPIO_PIN_SET)
					  {
							 MCP4922SetOutput(DACConfig, dataOut);
 80016ae:	4b38      	ldr	r3, [pc, #224]	; (8001790 <main+0x650>)
 80016b0:	781b      	ldrb	r3, [r3, #0]
 80016b2:	4a34      	ldr	r2, [pc, #208]	; (8001784 <main+0x644>)
 80016b4:	8812      	ldrh	r2, [r2, #0]
 80016b6:	4611      	mov	r1, r2
 80016b8:	4618      	mov	r0, r3
 80016ba:	f000 fac3 	bl	8001c44 <MCP4922SetOutput>
//
//					}
//	    }


	    switch(state)
 80016be:	4b35      	ldr	r3, [pc, #212]	; (8001794 <main+0x654>)
 80016c0:	781b      	ldrb	r3, [r3, #0]
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d002      	beq.n	80016cc <main+0x58c>
 80016c6:	2b01      	cmp	r3, #1
 80016c8:	d016      	beq.n	80016f8 <main+0x5b8>
 80016ca:	e03e      	b.n	800174a <main+0x60a>
	    {
	    		case mainmenu:
						sprintf(TxDataBuffer, "MainMenu\r\n0:LED CONTROL\r\n1:Button Status\r\n", inputchar);
 80016cc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80016d0:	461a      	mov	r2, r3
 80016d2:	4931      	ldr	r1, [pc, #196]	; (8001798 <main+0x658>)
 80016d4:	4831      	ldr	r0, [pc, #196]	; (800179c <main+0x65c>)
 80016d6:	f004 fdf7 	bl	80062c8 <siprintf>
						HAL_UART_Transmit(&huart2, (uint8_t*)TxDataBuffer, strlen(TxDataBuffer), 1000);
 80016da:	4830      	ldr	r0, [pc, #192]	; (800179c <main+0x65c>)
 80016dc:	f7fe fd80 	bl	80001e0 <strlen>
 80016e0:	4603      	mov	r3, r0
 80016e2:	b29a      	uxth	r2, r3
 80016e4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80016e8:	492c      	ldr	r1, [pc, #176]	; (800179c <main+0x65c>)
 80016ea:	482d      	ldr	r0, [pc, #180]	; (80017a0 <main+0x660>)
 80016ec:	f003 ff5b 	bl	80055a6 <HAL_UART_Transmit>
						state = mainmenuwait;
 80016f0:	4b28      	ldr	r3, [pc, #160]	; (8001794 <main+0x654>)
 80016f2:	2201      	movs	r2, #1
 80016f4:	701a      	strb	r2, [r3, #0]
						break;
 80016f6:	e028      	b.n	800174a <main+0x60a>
	    		case mainmenuwait:
						switch(inputchar)
 80016f8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80016fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001700:	d021      	beq.n	8001746 <main+0x606>
 8001702:	2b30      	cmp	r3, #48	; 0x30
 8001704:	d10f      	bne.n	8001726 <main+0x5e6>
						{
	  							case '0':
									sprintf(TxDataBuffer, "0\r\n");
 8001706:	4927      	ldr	r1, [pc, #156]	; (80017a4 <main+0x664>)
 8001708:	4824      	ldr	r0, [pc, #144]	; (800179c <main+0x65c>)
 800170a:	f004 fddd 	bl	80062c8 <siprintf>
									HAL_UART_Transmit(&huart2, (uint8_t*)TxDataBuffer, strlen(TxDataBuffer), 1000);
 800170e:	4823      	ldr	r0, [pc, #140]	; (800179c <main+0x65c>)
 8001710:	f7fe fd66 	bl	80001e0 <strlen>
 8001714:	4603      	mov	r3, r0
 8001716:	b29a      	uxth	r2, r3
 8001718:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800171c:	491f      	ldr	r1, [pc, #124]	; (800179c <main+0x65c>)
 800171e:	4820      	ldr	r0, [pc, #128]	; (80017a0 <main+0x660>)
 8001720:	f003 ff41 	bl	80055a6 <HAL_UART_Transmit>
	  								break;
 8001724:	e010      	b.n	8001748 <main+0x608>
								case -1:
									break;
								default:
									sprintf(TxDataBuffer, "wrong\r\n");
 8001726:	4920      	ldr	r1, [pc, #128]	; (80017a8 <main+0x668>)
 8001728:	481c      	ldr	r0, [pc, #112]	; (800179c <main+0x65c>)
 800172a:	f004 fdcd 	bl	80062c8 <siprintf>
									HAL_UART_Transmit(&huart2, (uint8_t*)TxDataBuffer, strlen(TxDataBuffer), 1000);
 800172e:	481b      	ldr	r0, [pc, #108]	; (800179c <main+0x65c>)
 8001730:	f7fe fd56 	bl	80001e0 <strlen>
 8001734:	4603      	mov	r3, r0
 8001736:	b29a      	uxth	r2, r3
 8001738:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800173c:	4917      	ldr	r1, [pc, #92]	; (800179c <main+0x65c>)
 800173e:	4818      	ldr	r0, [pc, #96]	; (80017a0 <main+0x660>)
 8001740:	f003 ff31 	bl	80055a6 <HAL_UART_Transmit>
									break;
 8001744:	e000      	b.n	8001748 <main+0x608>
									break;
 8001746:	bf00      	nop

						}
						break;
 8001748:	bf00      	nop
  {
 800174a:	e520      	b.n	800118e <main+0x4e>
 800174c:	f3af 8000 	nop.w
 8001750:	54442d18 	.word	0x54442d18
 8001754:	401921fb 	.word	0x401921fb
 8001758:	20000020 	.word	0x20000020
 800175c:	20000010 	.word	0x20000010
 8001760:	200000d8 	.word	0x200000d8
 8001764:	437a0000 	.word	0x437a0000
 8001768:	200000f4 	.word	0x200000f4
 800176c:	200000f8 	.word	0x200000f8
 8001770:	200000e8 	.word	0x200000e8
 8001774:	200000e0 	.word	0x200000e0
 8001778:	20000008 	.word	0x20000008
 800177c:	200000e4 	.word	0x200000e4
 8001780:	200000c4 	.word	0x200000c4
 8001784:	200000c8 	.word	0x200000c8
 8001788:	2000019c 	.word	0x2000019c
 800178c:	40020400 	.word	0x40020400
 8001790:	20000000 	.word	0x20000000
 8001794:	20000140 	.word	0x20000140
 8001798:	08007bc4 	.word	0x08007bc4
 800179c:	20000100 	.word	0x20000100
 80017a0:	200002e4 	.word	0x200002e4
 80017a4:	08007bf0 	.word	0x08007bf0
 80017a8:	08007bf4 	.word	0x08007bf4

080017ac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80017ac:	b580      	push	{r7, lr}
 80017ae:	b094      	sub	sp, #80	; 0x50
 80017b0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80017b2:	f107 0320 	add.w	r3, r7, #32
 80017b6:	2230      	movs	r2, #48	; 0x30
 80017b8:	2100      	movs	r1, #0
 80017ba:	4618      	mov	r0, r3
 80017bc:	f004 fd7c 	bl	80062b8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80017c0:	f107 030c 	add.w	r3, r7, #12
 80017c4:	2200      	movs	r2, #0
 80017c6:	601a      	str	r2, [r3, #0]
 80017c8:	605a      	str	r2, [r3, #4]
 80017ca:	609a      	str	r2, [r3, #8]
 80017cc:	60da      	str	r2, [r3, #12]
 80017ce:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80017d0:	2300      	movs	r3, #0
 80017d2:	60bb      	str	r3, [r7, #8]
 80017d4:	4b27      	ldr	r3, [pc, #156]	; (8001874 <SystemClock_Config+0xc8>)
 80017d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017d8:	4a26      	ldr	r2, [pc, #152]	; (8001874 <SystemClock_Config+0xc8>)
 80017da:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80017de:	6413      	str	r3, [r2, #64]	; 0x40
 80017e0:	4b24      	ldr	r3, [pc, #144]	; (8001874 <SystemClock_Config+0xc8>)
 80017e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017e4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80017e8:	60bb      	str	r3, [r7, #8]
 80017ea:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80017ec:	2300      	movs	r3, #0
 80017ee:	607b      	str	r3, [r7, #4]
 80017f0:	4b21      	ldr	r3, [pc, #132]	; (8001878 <SystemClock_Config+0xcc>)
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	4a20      	ldr	r2, [pc, #128]	; (8001878 <SystemClock_Config+0xcc>)
 80017f6:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80017fa:	6013      	str	r3, [r2, #0]
 80017fc:	4b1e      	ldr	r3, [pc, #120]	; (8001878 <SystemClock_Config+0xcc>)
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001804:	607b      	str	r3, [r7, #4]
 8001806:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001808:	2302      	movs	r3, #2
 800180a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800180c:	2301      	movs	r3, #1
 800180e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001810:	2310      	movs	r3, #16
 8001812:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001814:	2302      	movs	r3, #2
 8001816:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001818:	2300      	movs	r3, #0
 800181a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 800181c:	2308      	movs	r3, #8
 800181e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 8001820:	2364      	movs	r3, #100	; 0x64
 8001822:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001824:	2302      	movs	r3, #2
 8001826:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001828:	2304      	movs	r3, #4
 800182a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800182c:	f107 0320 	add.w	r3, r7, #32
 8001830:	4618      	mov	r0, r3
 8001832:	f002 f9b7 	bl	8003ba4 <HAL_RCC_OscConfig>
 8001836:	4603      	mov	r3, r0
 8001838:	2b00      	cmp	r3, #0
 800183a:	d001      	beq.n	8001840 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800183c:	f000 fac6 	bl	8001dcc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001840:	230f      	movs	r3, #15
 8001842:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001844:	2302      	movs	r3, #2
 8001846:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001848:	2300      	movs	r3, #0
 800184a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800184c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001850:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001852:	2300      	movs	r3, #0
 8001854:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001856:	f107 030c 	add.w	r3, r7, #12
 800185a:	2103      	movs	r1, #3
 800185c:	4618      	mov	r0, r3
 800185e:	f002 fc19 	bl	8004094 <HAL_RCC_ClockConfig>
 8001862:	4603      	mov	r3, r0
 8001864:	2b00      	cmp	r3, #0
 8001866:	d001      	beq.n	800186c <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001868:	f000 fab0 	bl	8001dcc <Error_Handler>
  }
}
 800186c:	bf00      	nop
 800186e:	3750      	adds	r7, #80	; 0x50
 8001870:	46bd      	mov	sp, r7
 8001872:	bd80      	pop	{r7, pc}
 8001874:	40023800 	.word	0x40023800
 8001878:	40007000 	.word	0x40007000

0800187c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800187c:	b580      	push	{r7, lr}
 800187e:	b084      	sub	sp, #16
 8001880:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001882:	463b      	mov	r3, r7
 8001884:	2200      	movs	r2, #0
 8001886:	601a      	str	r2, [r3, #0]
 8001888:	605a      	str	r2, [r3, #4]
 800188a:	609a      	str	r2, [r3, #8]
 800188c:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800188e:	4b22      	ldr	r3, [pc, #136]	; (8001918 <MX_ADC1_Init+0x9c>)
 8001890:	4a22      	ldr	r2, [pc, #136]	; (800191c <MX_ADC1_Init+0xa0>)
 8001892:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001894:	4b20      	ldr	r3, [pc, #128]	; (8001918 <MX_ADC1_Init+0x9c>)
 8001896:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800189a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800189c:	4b1e      	ldr	r3, [pc, #120]	; (8001918 <MX_ADC1_Init+0x9c>)
 800189e:	2200      	movs	r2, #0
 80018a0:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 80018a2:	4b1d      	ldr	r3, [pc, #116]	; (8001918 <MX_ADC1_Init+0x9c>)
 80018a4:	2201      	movs	r2, #1
 80018a6:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80018a8:	4b1b      	ldr	r3, [pc, #108]	; (8001918 <MX_ADC1_Init+0x9c>)
 80018aa:	2200      	movs	r2, #0
 80018ac:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80018ae:	4b1a      	ldr	r3, [pc, #104]	; (8001918 <MX_ADC1_Init+0x9c>)
 80018b0:	2200      	movs	r2, #0
 80018b2:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 80018b6:	4b18      	ldr	r3, [pc, #96]	; (8001918 <MX_ADC1_Init+0x9c>)
 80018b8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80018bc:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T3_TRGO;
 80018be:	4b16      	ldr	r3, [pc, #88]	; (8001918 <MX_ADC1_Init+0x9c>)
 80018c0:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80018c4:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80018c6:	4b14      	ldr	r3, [pc, #80]	; (8001918 <MX_ADC1_Init+0x9c>)
 80018c8:	2200      	movs	r2, #0
 80018ca:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80018cc:	4b12      	ldr	r3, [pc, #72]	; (8001918 <MX_ADC1_Init+0x9c>)
 80018ce:	2201      	movs	r2, #1
 80018d0:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80018d2:	4b11      	ldr	r3, [pc, #68]	; (8001918 <MX_ADC1_Init+0x9c>)
 80018d4:	2200      	movs	r2, #0
 80018d6:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80018da:	4b0f      	ldr	r3, [pc, #60]	; (8001918 <MX_ADC1_Init+0x9c>)
 80018dc:	2201      	movs	r2, #1
 80018de:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80018e0:	480d      	ldr	r0, [pc, #52]	; (8001918 <MX_ADC1_Init+0x9c>)
 80018e2:	f000 fd3f 	bl	8002364 <HAL_ADC_Init>
 80018e6:	4603      	mov	r3, r0
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d001      	beq.n	80018f0 <MX_ADC1_Init+0x74>
  {
    Error_Handler();
 80018ec:	f000 fa6e 	bl	8001dcc <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80018f0:	2300      	movs	r3, #0
 80018f2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80018f4:	2301      	movs	r3, #1
 80018f6:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80018f8:	2300      	movs	r3, #0
 80018fa:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80018fc:	463b      	mov	r3, r7
 80018fe:	4619      	mov	r1, r3
 8001900:	4805      	ldr	r0, [pc, #20]	; (8001918 <MX_ADC1_Init+0x9c>)
 8001902:	f000 ffcb 	bl	800289c <HAL_ADC_ConfigChannel>
 8001906:	4603      	mov	r3, r0
 8001908:	2b00      	cmp	r3, #0
 800190a:	d001      	beq.n	8001910 <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 800190c:	f000 fa5e 	bl	8001dcc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001910:	bf00      	nop
 8001912:	3710      	adds	r7, #16
 8001914:	46bd      	mov	sp, r7
 8001916:	bd80      	pop	{r7, pc}
 8001918:	200001f4 	.word	0x200001f4
 800191c:	40012000 	.word	0x40012000

08001920 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8001920:	b580      	push	{r7, lr}
 8001922:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8001924:	4b18      	ldr	r3, [pc, #96]	; (8001988 <MX_SPI3_Init+0x68>)
 8001926:	4a19      	ldr	r2, [pc, #100]	; (800198c <MX_SPI3_Init+0x6c>)
 8001928:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800192a:	4b17      	ldr	r3, [pc, #92]	; (8001988 <MX_SPI3_Init+0x68>)
 800192c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001930:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8001932:	4b15      	ldr	r3, [pc, #84]	; (8001988 <MX_SPI3_Init+0x68>)
 8001934:	2200      	movs	r2, #0
 8001936:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_16BIT;
 8001938:	4b13      	ldr	r3, [pc, #76]	; (8001988 <MX_SPI3_Init+0x68>)
 800193a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800193e:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001940:	4b11      	ldr	r3, [pc, #68]	; (8001988 <MX_SPI3_Init+0x68>)
 8001942:	2200      	movs	r2, #0
 8001944:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001946:	4b10      	ldr	r3, [pc, #64]	; (8001988 <MX_SPI3_Init+0x68>)
 8001948:	2200      	movs	r2, #0
 800194a:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 800194c:	4b0e      	ldr	r3, [pc, #56]	; (8001988 <MX_SPI3_Init+0x68>)
 800194e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001952:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8001954:	4b0c      	ldr	r3, [pc, #48]	; (8001988 <MX_SPI3_Init+0x68>)
 8001956:	2208      	movs	r2, #8
 8001958:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800195a:	4b0b      	ldr	r3, [pc, #44]	; (8001988 <MX_SPI3_Init+0x68>)
 800195c:	2200      	movs	r2, #0
 800195e:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8001960:	4b09      	ldr	r3, [pc, #36]	; (8001988 <MX_SPI3_Init+0x68>)
 8001962:	2200      	movs	r2, #0
 8001964:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001966:	4b08      	ldr	r3, [pc, #32]	; (8001988 <MX_SPI3_Init+0x68>)
 8001968:	2200      	movs	r2, #0
 800196a:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 800196c:	4b06      	ldr	r3, [pc, #24]	; (8001988 <MX_SPI3_Init+0x68>)
 800196e:	220a      	movs	r2, #10
 8001970:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8001972:	4805      	ldr	r0, [pc, #20]	; (8001988 <MX_SPI3_Init+0x68>)
 8001974:	f002 fd8a 	bl	800448c <HAL_SPI_Init>
 8001978:	4603      	mov	r3, r0
 800197a:	2b00      	cmp	r3, #0
 800197c:	d001      	beq.n	8001982 <MX_SPI3_Init+0x62>
  {
    Error_Handler();
 800197e:	f000 fa25 	bl	8001dcc <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8001982:	bf00      	nop
 8001984:	bd80      	pop	{r7, pc}
 8001986:	bf00      	nop
 8001988:	2000019c 	.word	0x2000019c
 800198c:	40003c00 	.word	0x40003c00

08001990 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001990:	b580      	push	{r7, lr}
 8001992:	b086      	sub	sp, #24
 8001994:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001996:	f107 0308 	add.w	r3, r7, #8
 800199a:	2200      	movs	r2, #0
 800199c:	601a      	str	r2, [r3, #0]
 800199e:	605a      	str	r2, [r3, #4]
 80019a0:	609a      	str	r2, [r3, #8]
 80019a2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80019a4:	463b      	mov	r3, r7
 80019a6:	2200      	movs	r2, #0
 80019a8:	601a      	str	r2, [r3, #0]
 80019aa:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80019ac:	4b1c      	ldr	r3, [pc, #112]	; (8001a20 <MX_TIM3_Init+0x90>)
 80019ae:	4a1d      	ldr	r2, [pc, #116]	; (8001a24 <MX_TIM3_Init+0x94>)
 80019b0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 99;
 80019b2:	4b1b      	ldr	r3, [pc, #108]	; (8001a20 <MX_TIM3_Init+0x90>)
 80019b4:	2263      	movs	r2, #99	; 0x63
 80019b6:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019b8:	4b19      	ldr	r3, [pc, #100]	; (8001a20 <MX_TIM3_Init+0x90>)
 80019ba:	2200      	movs	r2, #0
 80019bc:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 100;
 80019be:	4b18      	ldr	r3, [pc, #96]	; (8001a20 <MX_TIM3_Init+0x90>)
 80019c0:	2264      	movs	r2, #100	; 0x64
 80019c2:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80019c4:	4b16      	ldr	r3, [pc, #88]	; (8001a20 <MX_TIM3_Init+0x90>)
 80019c6:	2200      	movs	r2, #0
 80019c8:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80019ca:	4b15      	ldr	r3, [pc, #84]	; (8001a20 <MX_TIM3_Init+0x90>)
 80019cc:	2200      	movs	r2, #0
 80019ce:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80019d0:	4813      	ldr	r0, [pc, #76]	; (8001a20 <MX_TIM3_Init+0x90>)
 80019d2:	f003 f8ff 	bl	8004bd4 <HAL_TIM_Base_Init>
 80019d6:	4603      	mov	r3, r0
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d001      	beq.n	80019e0 <MX_TIM3_Init+0x50>
  {
    Error_Handler();
 80019dc:	f000 f9f6 	bl	8001dcc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80019e0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80019e4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80019e6:	f107 0308 	add.w	r3, r7, #8
 80019ea:	4619      	mov	r1, r3
 80019ec:	480c      	ldr	r0, [pc, #48]	; (8001a20 <MX_TIM3_Init+0x90>)
 80019ee:	f003 fb05 	bl	8004ffc <HAL_TIM_ConfigClockSource>
 80019f2:	4603      	mov	r3, r0
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d001      	beq.n	80019fc <MX_TIM3_Init+0x6c>
  {
    Error_Handler();
 80019f8:	f000 f9e8 	bl	8001dcc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80019fc:	2320      	movs	r3, #32
 80019fe:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a00:	2300      	movs	r3, #0
 8001a02:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001a04:	463b      	mov	r3, r7
 8001a06:	4619      	mov	r1, r3
 8001a08:	4805      	ldr	r0, [pc, #20]	; (8001a20 <MX_TIM3_Init+0x90>)
 8001a0a:	f003 fcfd 	bl	8005408 <HAL_TIMEx_MasterConfigSynchronization>
 8001a0e:	4603      	mov	r3, r0
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d001      	beq.n	8001a18 <MX_TIM3_Init+0x88>
  {
    Error_Handler();
 8001a14:	f000 f9da 	bl	8001dcc <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001a18:	bf00      	nop
 8001a1a:	3718      	adds	r7, #24
 8001a1c:	46bd      	mov	sp, r7
 8001a1e:	bd80      	pop	{r7, pc}
 8001a20:	20000154 	.word	0x20000154
 8001a24:	40000400 	.word	0x40000400

08001a28 <MX_TIM11_Init>:
  * @brief TIM11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM11_Init(void)
{
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	af00      	add	r7, sp, #0
  /* USER CODE END TIM11_Init 0 */

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 8001a2c:	4b0e      	ldr	r3, [pc, #56]	; (8001a68 <MX_TIM11_Init+0x40>)
 8001a2e:	4a0f      	ldr	r2, [pc, #60]	; (8001a6c <MX_TIM11_Init+0x44>)
 8001a30:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 99;
 8001a32:	4b0d      	ldr	r3, [pc, #52]	; (8001a68 <MX_TIM11_Init+0x40>)
 8001a34:	2263      	movs	r2, #99	; 0x63
 8001a36:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a38:	4b0b      	ldr	r3, [pc, #44]	; (8001a68 <MX_TIM11_Init+0x40>)
 8001a3a:	2200      	movs	r2, #0
 8001a3c:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 65535;
 8001a3e:	4b0a      	ldr	r3, [pc, #40]	; (8001a68 <MX_TIM11_Init+0x40>)
 8001a40:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001a44:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a46:	4b08      	ldr	r3, [pc, #32]	; (8001a68 <MX_TIM11_Init+0x40>)
 8001a48:	2200      	movs	r2, #0
 8001a4a:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a4c:	4b06      	ldr	r3, [pc, #24]	; (8001a68 <MX_TIM11_Init+0x40>)
 8001a4e:	2200      	movs	r2, #0
 8001a50:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 8001a52:	4805      	ldr	r0, [pc, #20]	; (8001a68 <MX_TIM11_Init+0x40>)
 8001a54:	f003 f8be 	bl	8004bd4 <HAL_TIM_Base_Init>
 8001a58:	4603      	mov	r3, r0
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d001      	beq.n	8001a62 <MX_TIM11_Init+0x3a>
  {
    Error_Handler();
 8001a5e:	f000 f9b5 	bl	8001dcc <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */

}
 8001a62:	bf00      	nop
 8001a64:	bd80      	pop	{r7, pc}
 8001a66:	bf00      	nop
 8001a68:	2000023c 	.word	0x2000023c
 8001a6c:	40014800 	.word	0x40014800

08001a70 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001a70:	b580      	push	{r7, lr}
 8001a72:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001a74:	4b11      	ldr	r3, [pc, #68]	; (8001abc <MX_USART2_UART_Init+0x4c>)
 8001a76:	4a12      	ldr	r2, [pc, #72]	; (8001ac0 <MX_USART2_UART_Init+0x50>)
 8001a78:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001a7a:	4b10      	ldr	r3, [pc, #64]	; (8001abc <MX_USART2_UART_Init+0x4c>)
 8001a7c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001a80:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001a82:	4b0e      	ldr	r3, [pc, #56]	; (8001abc <MX_USART2_UART_Init+0x4c>)
 8001a84:	2200      	movs	r2, #0
 8001a86:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001a88:	4b0c      	ldr	r3, [pc, #48]	; (8001abc <MX_USART2_UART_Init+0x4c>)
 8001a8a:	2200      	movs	r2, #0
 8001a8c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001a8e:	4b0b      	ldr	r3, [pc, #44]	; (8001abc <MX_USART2_UART_Init+0x4c>)
 8001a90:	2200      	movs	r2, #0
 8001a92:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001a94:	4b09      	ldr	r3, [pc, #36]	; (8001abc <MX_USART2_UART_Init+0x4c>)
 8001a96:	220c      	movs	r2, #12
 8001a98:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001a9a:	4b08      	ldr	r3, [pc, #32]	; (8001abc <MX_USART2_UART_Init+0x4c>)
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001aa0:	4b06      	ldr	r3, [pc, #24]	; (8001abc <MX_USART2_UART_Init+0x4c>)
 8001aa2:	2200      	movs	r2, #0
 8001aa4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001aa6:	4805      	ldr	r0, [pc, #20]	; (8001abc <MX_USART2_UART_Init+0x4c>)
 8001aa8:	f003 fd30 	bl	800550c <HAL_UART_Init>
 8001aac:	4603      	mov	r3, r0
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d001      	beq.n	8001ab6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001ab2:	f000 f98b 	bl	8001dcc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001ab6:	bf00      	nop
 8001ab8:	bd80      	pop	{r7, pc}
 8001aba:	bf00      	nop
 8001abc:	200002e4 	.word	0x200002e4
 8001ac0:	40004400 	.word	0x40004400

08001ac4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	b082      	sub	sp, #8
 8001ac8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001aca:	2300      	movs	r3, #0
 8001acc:	607b      	str	r3, [r7, #4]
 8001ace:	4b0c      	ldr	r3, [pc, #48]	; (8001b00 <MX_DMA_Init+0x3c>)
 8001ad0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ad2:	4a0b      	ldr	r2, [pc, #44]	; (8001b00 <MX_DMA_Init+0x3c>)
 8001ad4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001ad8:	6313      	str	r3, [r2, #48]	; 0x30
 8001ada:	4b09      	ldr	r3, [pc, #36]	; (8001b00 <MX_DMA_Init+0x3c>)
 8001adc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ade:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001ae2:	607b      	str	r3, [r7, #4]
 8001ae4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8001ae6:	2200      	movs	r2, #0
 8001ae8:	2100      	movs	r1, #0
 8001aea:	2038      	movs	r0, #56	; 0x38
 8001aec:	f001 fa6b 	bl	8002fc6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001af0:	2038      	movs	r0, #56	; 0x38
 8001af2:	f001 fa84 	bl	8002ffe <HAL_NVIC_EnableIRQ>

}
 8001af6:	bf00      	nop
 8001af8:	3708      	adds	r7, #8
 8001afa:	46bd      	mov	sp, r7
 8001afc:	bd80      	pop	{r7, pc}
 8001afe:	bf00      	nop
 8001b00:	40023800 	.word	0x40023800

08001b04 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001b04:	b580      	push	{r7, lr}
 8001b06:	b08a      	sub	sp, #40	; 0x28
 8001b08:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b0a:	f107 0314 	add.w	r3, r7, #20
 8001b0e:	2200      	movs	r2, #0
 8001b10:	601a      	str	r2, [r3, #0]
 8001b12:	605a      	str	r2, [r3, #4]
 8001b14:	609a      	str	r2, [r3, #8]
 8001b16:	60da      	str	r2, [r3, #12]
 8001b18:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b1a:	2300      	movs	r3, #0
 8001b1c:	613b      	str	r3, [r7, #16]
 8001b1e:	4b44      	ldr	r3, [pc, #272]	; (8001c30 <MX_GPIO_Init+0x12c>)
 8001b20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b22:	4a43      	ldr	r2, [pc, #268]	; (8001c30 <MX_GPIO_Init+0x12c>)
 8001b24:	f043 0304 	orr.w	r3, r3, #4
 8001b28:	6313      	str	r3, [r2, #48]	; 0x30
 8001b2a:	4b41      	ldr	r3, [pc, #260]	; (8001c30 <MX_GPIO_Init+0x12c>)
 8001b2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b2e:	f003 0304 	and.w	r3, r3, #4
 8001b32:	613b      	str	r3, [r7, #16]
 8001b34:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001b36:	2300      	movs	r3, #0
 8001b38:	60fb      	str	r3, [r7, #12]
 8001b3a:	4b3d      	ldr	r3, [pc, #244]	; (8001c30 <MX_GPIO_Init+0x12c>)
 8001b3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b3e:	4a3c      	ldr	r2, [pc, #240]	; (8001c30 <MX_GPIO_Init+0x12c>)
 8001b40:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001b44:	6313      	str	r3, [r2, #48]	; 0x30
 8001b46:	4b3a      	ldr	r3, [pc, #232]	; (8001c30 <MX_GPIO_Init+0x12c>)
 8001b48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b4a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001b4e:	60fb      	str	r3, [r7, #12]
 8001b50:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b52:	2300      	movs	r3, #0
 8001b54:	60bb      	str	r3, [r7, #8]
 8001b56:	4b36      	ldr	r3, [pc, #216]	; (8001c30 <MX_GPIO_Init+0x12c>)
 8001b58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b5a:	4a35      	ldr	r2, [pc, #212]	; (8001c30 <MX_GPIO_Init+0x12c>)
 8001b5c:	f043 0301 	orr.w	r3, r3, #1
 8001b60:	6313      	str	r3, [r2, #48]	; 0x30
 8001b62:	4b33      	ldr	r3, [pc, #204]	; (8001c30 <MX_GPIO_Init+0x12c>)
 8001b64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b66:	f003 0301 	and.w	r3, r3, #1
 8001b6a:	60bb      	str	r3, [r7, #8]
 8001b6c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b6e:	2300      	movs	r3, #0
 8001b70:	607b      	str	r3, [r7, #4]
 8001b72:	4b2f      	ldr	r3, [pc, #188]	; (8001c30 <MX_GPIO_Init+0x12c>)
 8001b74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b76:	4a2e      	ldr	r2, [pc, #184]	; (8001c30 <MX_GPIO_Init+0x12c>)
 8001b78:	f043 0302 	orr.w	r3, r3, #2
 8001b7c:	6313      	str	r3, [r2, #48]	; 0x30
 8001b7e:	4b2c      	ldr	r3, [pc, #176]	; (8001c30 <MX_GPIO_Init+0x12c>)
 8001b80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b82:	f003 0302 	and.w	r3, r3, #2
 8001b86:	607b      	str	r3, [r7, #4]
 8001b88:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001b8a:	2200      	movs	r2, #0
 8001b8c:	2120      	movs	r1, #32
 8001b8e:	4829      	ldr	r0, [pc, #164]	; (8001c34 <MX_GPIO_Init+0x130>)
 8001b90:	f001 ffee 	bl	8003b70 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI_SS_GPIO_Port, SPI_SS_Pin, GPIO_PIN_SET);
 8001b94:	2201      	movs	r2, #1
 8001b96:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001b9a:	4827      	ldr	r0, [pc, #156]	; (8001c38 <MX_GPIO_Init+0x134>)
 8001b9c:	f001 ffe8 	bl	8003b70 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SHDN_GPIO_Port, SHDN_Pin, GPIO_PIN_SET);
 8001ba0:	2201      	movs	r2, #1
 8001ba2:	2180      	movs	r1, #128	; 0x80
 8001ba4:	4825      	ldr	r0, [pc, #148]	; (8001c3c <MX_GPIO_Init+0x138>)
 8001ba6:	f001 ffe3 	bl	8003b70 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LOAD_GPIO_Port, LOAD_Pin, GPIO_PIN_SET);
 8001baa:	2201      	movs	r2, #1
 8001bac:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001bb0:	4820      	ldr	r0, [pc, #128]	; (8001c34 <MX_GPIO_Init+0x130>)
 8001bb2:	f001 ffdd 	bl	8003b70 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001bb6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001bba:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001bbc:	4b20      	ldr	r3, [pc, #128]	; (8001c40 <MX_GPIO_Init+0x13c>)
 8001bbe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bc0:	2300      	movs	r3, #0
 8001bc2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001bc4:	f107 0314 	add.w	r3, r7, #20
 8001bc8:	4619      	mov	r1, r3
 8001bca:	481c      	ldr	r0, [pc, #112]	; (8001c3c <MX_GPIO_Init+0x138>)
 8001bcc:	f001 fe34 	bl	8003838 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin LOAD_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|LOAD_Pin;
 8001bd0:	f44f 7308 	mov.w	r3, #544	; 0x220
 8001bd4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001bd6:	2301      	movs	r3, #1
 8001bd8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bda:	2300      	movs	r3, #0
 8001bdc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bde:	2300      	movs	r3, #0
 8001be0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001be2:	f107 0314 	add.w	r3, r7, #20
 8001be6:	4619      	mov	r1, r3
 8001be8:	4812      	ldr	r0, [pc, #72]	; (8001c34 <MX_GPIO_Init+0x130>)
 8001bea:	f001 fe25 	bl	8003838 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI_SS_Pin */
  GPIO_InitStruct.Pin = SPI_SS_Pin;
 8001bee:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001bf2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001bf4:	2301      	movs	r3, #1
 8001bf6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bf8:	2300      	movs	r3, #0
 8001bfa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bfc:	2300      	movs	r3, #0
 8001bfe:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI_SS_GPIO_Port, &GPIO_InitStruct);
 8001c00:	f107 0314 	add.w	r3, r7, #20
 8001c04:	4619      	mov	r1, r3
 8001c06:	480c      	ldr	r0, [pc, #48]	; (8001c38 <MX_GPIO_Init+0x134>)
 8001c08:	f001 fe16 	bl	8003838 <HAL_GPIO_Init>

  /*Configure GPIO pin : SHDN_Pin */
  GPIO_InitStruct.Pin = SHDN_Pin;
 8001c0c:	2380      	movs	r3, #128	; 0x80
 8001c0e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c10:	2301      	movs	r3, #1
 8001c12:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c14:	2300      	movs	r3, #0
 8001c16:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c18:	2300      	movs	r3, #0
 8001c1a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SHDN_GPIO_Port, &GPIO_InitStruct);
 8001c1c:	f107 0314 	add.w	r3, r7, #20
 8001c20:	4619      	mov	r1, r3
 8001c22:	4806      	ldr	r0, [pc, #24]	; (8001c3c <MX_GPIO_Init+0x138>)
 8001c24:	f001 fe08 	bl	8003838 <HAL_GPIO_Init>

}
 8001c28:	bf00      	nop
 8001c2a:	3728      	adds	r7, #40	; 0x28
 8001c2c:	46bd      	mov	sp, r7
 8001c2e:	bd80      	pop	{r7, pc}
 8001c30:	40023800 	.word	0x40023800
 8001c34:	40020000 	.word	0x40020000
 8001c38:	40020400 	.word	0x40020400
 8001c3c:	40020800 	.word	0x40020800
 8001c40:	10210000 	.word	0x10210000

08001c44 <MCP4922SetOutput>:

/* USER CODE BEGIN 4 */
void MCP4922SetOutput(uint8_t Config, uint16_t DACOutput)
{
 8001c44:	b580      	push	{r7, lr}
 8001c46:	b084      	sub	sp, #16
 8001c48:	af00      	add	r7, sp, #0
 8001c4a:	4603      	mov	r3, r0
 8001c4c:	460a      	mov	r2, r1
 8001c4e:	71fb      	strb	r3, [r7, #7]
 8001c50:	4613      	mov	r3, r2
 8001c52:	80bb      	strh	r3, [r7, #4]
	//config  4 bit   dacoutput  12 bit 
	uint32_t OutputPacket = (DACOutput & 0x0fff) | ((Config & 0xf) << 12);
 8001c54:	88bb      	ldrh	r3, [r7, #4]
 8001c56:	f3c3 020b 	ubfx	r2, r3, #0, #12
 8001c5a:	79fb      	ldrb	r3, [r7, #7]
 8001c5c:	031b      	lsls	r3, r3, #12
 8001c5e:	b29b      	uxth	r3, r3
 8001c60:	4313      	orrs	r3, r2
 8001c62:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_WritePin(SPI_SS_GPIO_Port, SPI_SS_Pin, GPIO_PIN_RESET);
 8001c64:	2200      	movs	r2, #0
 8001c66:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001c6a:	4807      	ldr	r0, [pc, #28]	; (8001c88 <MCP4922SetOutput+0x44>)
 8001c6c:	f001 ff80 	bl	8003b70 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit_IT(&hspi3, &OutputPacket, 1);
 8001c70:	f107 030c 	add.w	r3, r7, #12
 8001c74:	2201      	movs	r2, #1
 8001c76:	4619      	mov	r1, r3
 8001c78:	4804      	ldr	r0, [pc, #16]	; (8001c8c <MCP4922SetOutput+0x48>)
 8001c7a:	f002 fc91 	bl	80045a0 <HAL_SPI_Transmit_IT>
}
 8001c7e:	bf00      	nop
 8001c80:	3710      	adds	r7, #16
 8001c82:	46bd      	mov	sp, r7
 8001c84:	bd80      	pop	{r7, pc}
 8001c86:	bf00      	nop
 8001c88:	40020400 	.word	0x40020400
 8001c8c:	2000019c 	.word	0x2000019c

08001c90 <HAL_SPI_TxCpltCallback>:

void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8001c90:	b580      	push	{r7, lr}
 8001c92:	b082      	sub	sp, #8
 8001c94:	af00      	add	r7, sp, #0
 8001c96:	6078      	str	r0, [r7, #4]
	if (hspi == &hspi3)
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	4a06      	ldr	r2, [pc, #24]	; (8001cb4 <HAL_SPI_TxCpltCallback+0x24>)
 8001c9c:	4293      	cmp	r3, r2
 8001c9e:	d105      	bne.n	8001cac <HAL_SPI_TxCpltCallback+0x1c>
	{
		HAL_GPIO_WritePin(SPI_SS_GPIO_Port, SPI_SS_Pin, GPIO_PIN_SET);
 8001ca0:	2201      	movs	r2, #1
 8001ca2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001ca6:	4804      	ldr	r0, [pc, #16]	; (8001cb8 <HAL_SPI_TxCpltCallback+0x28>)
 8001ca8:	f001 ff62 	bl	8003b70 <HAL_GPIO_WritePin>
	}
}
 8001cac:	bf00      	nop
 8001cae:	3708      	adds	r7, #8
 8001cb0:	46bd      	mov	sp, r7
 8001cb2:	bd80      	pop	{r7, pc}
 8001cb4:	2000019c 	.word	0x2000019c
 8001cb8:	40020400 	.word	0x40020400

08001cbc <UARTRecieveIT>:
	//print  databuffer  global
}


int16_t UARTRecieveIT()
{
 8001cbc:	b480      	push	{r7}
 8001cbe:	b083      	sub	sp, #12
 8001cc0:	af00      	add	r7, sp, #0
	static uint32_t dataPos =0;
	//??
	int16_t data=-1;
 8001cc2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001cc6:	80fb      	strh	r3, [r7, #6]
	if(huart2.RxXferSize - huart2.RxXferCount!=dataPos)
 8001cc8:	4b11      	ldr	r3, [pc, #68]	; (8001d10 <UARTRecieveIT+0x54>)
 8001cca:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8001ccc:	461a      	mov	r2, r3
 8001cce:	4b10      	ldr	r3, [pc, #64]	; (8001d10 <UARTRecieveIT+0x54>)
 8001cd0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8001cd2:	b29b      	uxth	r3, r3
 8001cd4:	1ad3      	subs	r3, r2, r3
 8001cd6:	4a0f      	ldr	r2, [pc, #60]	; (8001d14 <UARTRecieveIT+0x58>)
 8001cd8:	6812      	ldr	r2, [r2, #0]
 8001cda:	4293      	cmp	r3, r2
 8001cdc:	d010      	beq.n	8001d00 <UARTRecieveIT+0x44>
	{
		//
		data=RxDataBuffer[dataPos];
 8001cde:	4b0d      	ldr	r3, [pc, #52]	; (8001d14 <UARTRecieveIT+0x58>)
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	4a0d      	ldr	r2, [pc, #52]	; (8001d18 <UARTRecieveIT+0x5c>)
 8001ce4:	5cd3      	ldrb	r3, [r2, r3]
 8001ce6:	80fb      	strh	r3, [r7, #6]
		dataPos= (dataPos+1)%huart2.RxXferSize;
 8001ce8:	4b0a      	ldr	r3, [pc, #40]	; (8001d14 <UARTRecieveIT+0x58>)
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	3301      	adds	r3, #1
 8001cee:	4a08      	ldr	r2, [pc, #32]	; (8001d10 <UARTRecieveIT+0x54>)
 8001cf0:	8d92      	ldrh	r2, [r2, #44]	; 0x2c
 8001cf2:	fbb3 f1f2 	udiv	r1, r3, r2
 8001cf6:	fb02 f201 	mul.w	r2, r2, r1
 8001cfa:	1a9b      	subs	r3, r3, r2
 8001cfc:	4a05      	ldr	r2, [pc, #20]	; (8001d14 <UARTRecieveIT+0x58>)
 8001cfe:	6013      	str	r3, [r2, #0]
	}
	return data;
 8001d00:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 8001d04:	4618      	mov	r0, r3
 8001d06:	370c      	adds	r7, #12
 8001d08:	46bd      	mov	sp, r7
 8001d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d0e:	4770      	bx	lr
 8001d10:	200002e4 	.word	0x200002e4
 8001d14:	20000144 	.word	0x20000144
 8001d18:	20000120 	.word	0x20000120

08001d1c <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	b082      	sub	sp, #8
 8001d20:	af00      	add	r7, sp, #0
 8001d22:	6078      	str	r0, [r7, #4]
	sprintf(TxDataBuffer, "Received:[%s]\r\n", RxDataBuffer);
 8001d24:	4a09      	ldr	r2, [pc, #36]	; (8001d4c <HAL_UART_RxCpltCallback+0x30>)
 8001d26:	490a      	ldr	r1, [pc, #40]	; (8001d50 <HAL_UART_RxCpltCallback+0x34>)
 8001d28:	480a      	ldr	r0, [pc, #40]	; (8001d54 <HAL_UART_RxCpltCallback+0x38>)
 8001d2a:	f004 facd 	bl	80062c8 <siprintf>
	//HAL_UART_Transmit(&huart2, (uint8_t*)TxDataBuffer, strlen(TxDataBuffer), 1000);
	HAL_UART_Transmit_IT(&huart2, (uint8_t*)TxDataBuffer, strlen(TxDataBuffer));
 8001d2e:	4809      	ldr	r0, [pc, #36]	; (8001d54 <HAL_UART_RxCpltCallback+0x38>)
 8001d30:	f7fe fa56 	bl	80001e0 <strlen>
 8001d34:	4603      	mov	r3, r0
 8001d36:	b29b      	uxth	r3, r3
 8001d38:	461a      	mov	r2, r3
 8001d3a:	4906      	ldr	r1, [pc, #24]	; (8001d54 <HAL_UART_RxCpltCallback+0x38>)
 8001d3c:	4806      	ldr	r0, [pc, #24]	; (8001d58 <HAL_UART_RxCpltCallback+0x3c>)
 8001d3e:	f003 fcc4 	bl	80056ca <HAL_UART_Transmit_IT>
	//function receive ? ? 32   received ? 32
}
 8001d42:	bf00      	nop
 8001d44:	3708      	adds	r7, #8
 8001d46:	46bd      	mov	sp, r7
 8001d48:	bd80      	pop	{r7, pc}
 8001d4a:	bf00      	nop
 8001d4c:	20000120 	.word	0x20000120
 8001d50:	08007bfc 	.word	0x08007bfc
 8001d54:	20000100 	.word	0x20000100
 8001d58:	200002e4 	.word	0x200002e4

08001d5c <HAL_TIM_PeriodElapsedCallback>:


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001d5c:	b4b0      	push	{r4, r5, r7}
 8001d5e:	b083      	sub	sp, #12
 8001d60:	af00      	add	r7, sp, #0
 8001d62:	6078      	str	r0, [r7, #4]
	if (htim == &htim11)
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	4a0a      	ldr	r2, [pc, #40]	; (8001d90 <HAL_TIM_PeriodElapsedCallback+0x34>)
 8001d68:	4293      	cmp	r3, r2
 8001d6a:	d10c      	bne.n	8001d86 <HAL_TIM_PeriodElapsedCallback+0x2a>
	{
		_micro += 65535;
 8001d6c:	4b09      	ldr	r3, [pc, #36]	; (8001d94 <HAL_TIM_PeriodElapsedCallback+0x38>)
 8001d6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d72:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8001d76:	f04f 0100 	mov.w	r1, #0
 8001d7a:	1814      	adds	r4, r2, r0
 8001d7c:	eb43 0501 	adc.w	r5, r3, r1
 8001d80:	4b04      	ldr	r3, [pc, #16]	; (8001d94 <HAL_TIM_PeriodElapsedCallback+0x38>)
 8001d82:	e9c3 4500 	strd	r4, r5, [r3]
	}
}
 8001d86:	bf00      	nop
 8001d88:	370c      	adds	r7, #12
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	bcb0      	pop	{r4, r5, r7}
 8001d8e:	4770      	bx	lr
 8001d90:	2000023c 	.word	0x2000023c
 8001d94:	200000b8 	.word	0x200000b8

08001d98 <micros>:

inline uint64_t micros()
{
 8001d98:	b4b0      	push	{r4, r5, r7}
 8001d9a:	af00      	add	r7, sp, #0
	return htim11.Instance->CNT + _micro;
 8001d9c:	4b09      	ldr	r3, [pc, #36]	; (8001dc4 <micros+0x2c>)
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001da2:	4618      	mov	r0, r3
 8001da4:	f04f 0100 	mov.w	r1, #0
 8001da8:	4b07      	ldr	r3, [pc, #28]	; (8001dc8 <micros+0x30>)
 8001daa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001dae:	1884      	adds	r4, r0, r2
 8001db0:	eb41 0503 	adc.w	r5, r1, r3
 8001db4:	4622      	mov	r2, r4
 8001db6:	462b      	mov	r3, r5
}
 8001db8:	4610      	mov	r0, r2
 8001dba:	4619      	mov	r1, r3
 8001dbc:	46bd      	mov	sp, r7
 8001dbe:	bcb0      	pop	{r4, r5, r7}
 8001dc0:	4770      	bx	lr
 8001dc2:	bf00      	nop
 8001dc4:	2000023c 	.word	0x2000023c
 8001dc8:	200000b8 	.word	0x200000b8

08001dcc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001dcc:	b480      	push	{r7}
 8001dce:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001dd0:	b672      	cpsid	i
}
 8001dd2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001dd4:	e7fe      	b.n	8001dd4 <Error_Handler+0x8>
	...

08001dd8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	b082      	sub	sp, #8
 8001ddc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001dde:	2300      	movs	r3, #0
 8001de0:	607b      	str	r3, [r7, #4]
 8001de2:	4b10      	ldr	r3, [pc, #64]	; (8001e24 <HAL_MspInit+0x4c>)
 8001de4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001de6:	4a0f      	ldr	r2, [pc, #60]	; (8001e24 <HAL_MspInit+0x4c>)
 8001de8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001dec:	6453      	str	r3, [r2, #68]	; 0x44
 8001dee:	4b0d      	ldr	r3, [pc, #52]	; (8001e24 <HAL_MspInit+0x4c>)
 8001df0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001df2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001df6:	607b      	str	r3, [r7, #4]
 8001df8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001dfa:	2300      	movs	r3, #0
 8001dfc:	603b      	str	r3, [r7, #0]
 8001dfe:	4b09      	ldr	r3, [pc, #36]	; (8001e24 <HAL_MspInit+0x4c>)
 8001e00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e02:	4a08      	ldr	r2, [pc, #32]	; (8001e24 <HAL_MspInit+0x4c>)
 8001e04:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e08:	6413      	str	r3, [r2, #64]	; 0x40
 8001e0a:	4b06      	ldr	r3, [pc, #24]	; (8001e24 <HAL_MspInit+0x4c>)
 8001e0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e0e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e12:	603b      	str	r3, [r7, #0]
 8001e14:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001e16:	2007      	movs	r0, #7
 8001e18:	f001 f8ca 	bl	8002fb0 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001e1c:	bf00      	nop
 8001e1e:	3708      	adds	r7, #8
 8001e20:	46bd      	mov	sp, r7
 8001e22:	bd80      	pop	{r7, pc}
 8001e24:	40023800 	.word	0x40023800

08001e28 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001e28:	b580      	push	{r7, lr}
 8001e2a:	b08a      	sub	sp, #40	; 0x28
 8001e2c:	af00      	add	r7, sp, #0
 8001e2e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e30:	f107 0314 	add.w	r3, r7, #20
 8001e34:	2200      	movs	r2, #0
 8001e36:	601a      	str	r2, [r3, #0]
 8001e38:	605a      	str	r2, [r3, #4]
 8001e3a:	609a      	str	r2, [r3, #8]
 8001e3c:	60da      	str	r2, [r3, #12]
 8001e3e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	4a33      	ldr	r2, [pc, #204]	; (8001f14 <HAL_ADC_MspInit+0xec>)
 8001e46:	4293      	cmp	r3, r2
 8001e48:	d15f      	bne.n	8001f0a <HAL_ADC_MspInit+0xe2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001e4a:	2300      	movs	r3, #0
 8001e4c:	613b      	str	r3, [r7, #16]
 8001e4e:	4b32      	ldr	r3, [pc, #200]	; (8001f18 <HAL_ADC_MspInit+0xf0>)
 8001e50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e52:	4a31      	ldr	r2, [pc, #196]	; (8001f18 <HAL_ADC_MspInit+0xf0>)
 8001e54:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001e58:	6453      	str	r3, [r2, #68]	; 0x44
 8001e5a:	4b2f      	ldr	r3, [pc, #188]	; (8001f18 <HAL_ADC_MspInit+0xf0>)
 8001e5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e5e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e62:	613b      	str	r3, [r7, #16]
 8001e64:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e66:	2300      	movs	r3, #0
 8001e68:	60fb      	str	r3, [r7, #12]
 8001e6a:	4b2b      	ldr	r3, [pc, #172]	; (8001f18 <HAL_ADC_MspInit+0xf0>)
 8001e6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e6e:	4a2a      	ldr	r2, [pc, #168]	; (8001f18 <HAL_ADC_MspInit+0xf0>)
 8001e70:	f043 0301 	orr.w	r3, r3, #1
 8001e74:	6313      	str	r3, [r2, #48]	; 0x30
 8001e76:	4b28      	ldr	r3, [pc, #160]	; (8001f18 <HAL_ADC_MspInit+0xf0>)
 8001e78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e7a:	f003 0301 	and.w	r3, r3, #1
 8001e7e:	60fb      	str	r3, [r7, #12]
 8001e80:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001e82:	2301      	movs	r3, #1
 8001e84:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001e86:	2303      	movs	r3, #3
 8001e88:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e8e:	f107 0314 	add.w	r3, r7, #20
 8001e92:	4619      	mov	r1, r3
 8001e94:	4821      	ldr	r0, [pc, #132]	; (8001f1c <HAL_ADC_MspInit+0xf4>)
 8001e96:	f001 fccf 	bl	8003838 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8001e9a:	4b21      	ldr	r3, [pc, #132]	; (8001f20 <HAL_ADC_MspInit+0xf8>)
 8001e9c:	4a21      	ldr	r2, [pc, #132]	; (8001f24 <HAL_ADC_MspInit+0xfc>)
 8001e9e:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001ea0:	4b1f      	ldr	r3, [pc, #124]	; (8001f20 <HAL_ADC_MspInit+0xf8>)
 8001ea2:	2200      	movs	r2, #0
 8001ea4:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001ea6:	4b1e      	ldr	r3, [pc, #120]	; (8001f20 <HAL_ADC_MspInit+0xf8>)
 8001ea8:	2200      	movs	r2, #0
 8001eaa:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001eac:	4b1c      	ldr	r3, [pc, #112]	; (8001f20 <HAL_ADC_MspInit+0xf8>)
 8001eae:	2200      	movs	r2, #0
 8001eb0:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001eb2:	4b1b      	ldr	r3, [pc, #108]	; (8001f20 <HAL_ADC_MspInit+0xf8>)
 8001eb4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001eb8:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001eba:	4b19      	ldr	r3, [pc, #100]	; (8001f20 <HAL_ADC_MspInit+0xf8>)
 8001ebc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001ec0:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001ec2:	4b17      	ldr	r3, [pc, #92]	; (8001f20 <HAL_ADC_MspInit+0xf8>)
 8001ec4:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001ec8:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001eca:	4b15      	ldr	r3, [pc, #84]	; (8001f20 <HAL_ADC_MspInit+0xf8>)
 8001ecc:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001ed0:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001ed2:	4b13      	ldr	r3, [pc, #76]	; (8001f20 <HAL_ADC_MspInit+0xf8>)
 8001ed4:	2200      	movs	r2, #0
 8001ed6:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001ed8:	4b11      	ldr	r3, [pc, #68]	; (8001f20 <HAL_ADC_MspInit+0xf8>)
 8001eda:	2200      	movs	r2, #0
 8001edc:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001ede:	4810      	ldr	r0, [pc, #64]	; (8001f20 <HAL_ADC_MspInit+0xf8>)
 8001ee0:	f001 f8a8 	bl	8003034 <HAL_DMA_Init>
 8001ee4:	4603      	mov	r3, r0
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d001      	beq.n	8001eee <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 8001eea:	f7ff ff6f 	bl	8001dcc <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	4a0b      	ldr	r2, [pc, #44]	; (8001f20 <HAL_ADC_MspInit+0xf8>)
 8001ef2:	639a      	str	r2, [r3, #56]	; 0x38
 8001ef4:	4a0a      	ldr	r2, [pc, #40]	; (8001f20 <HAL_ADC_MspInit+0xf8>)
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	6393      	str	r3, [r2, #56]	; 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8001efa:	2200      	movs	r2, #0
 8001efc:	2100      	movs	r1, #0
 8001efe:	2012      	movs	r0, #18
 8001f00:	f001 f861 	bl	8002fc6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8001f04:	2012      	movs	r0, #18
 8001f06:	f001 f87a 	bl	8002ffe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001f0a:	bf00      	nop
 8001f0c:	3728      	adds	r7, #40	; 0x28
 8001f0e:	46bd      	mov	sp, r7
 8001f10:	bd80      	pop	{r7, pc}
 8001f12:	bf00      	nop
 8001f14:	40012000 	.word	0x40012000
 8001f18:	40023800 	.word	0x40023800
 8001f1c:	40020000 	.word	0x40020000
 8001f20:	20000284 	.word	0x20000284
 8001f24:	40026410 	.word	0x40026410

08001f28 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	b08a      	sub	sp, #40	; 0x28
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f30:	f107 0314 	add.w	r3, r7, #20
 8001f34:	2200      	movs	r2, #0
 8001f36:	601a      	str	r2, [r3, #0]
 8001f38:	605a      	str	r2, [r3, #4]
 8001f3a:	609a      	str	r2, [r3, #8]
 8001f3c:	60da      	str	r2, [r3, #12]
 8001f3e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	4a1d      	ldr	r2, [pc, #116]	; (8001fbc <HAL_SPI_MspInit+0x94>)
 8001f46:	4293      	cmp	r3, r2
 8001f48:	d133      	bne.n	8001fb2 <HAL_SPI_MspInit+0x8a>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001f4a:	2300      	movs	r3, #0
 8001f4c:	613b      	str	r3, [r7, #16]
 8001f4e:	4b1c      	ldr	r3, [pc, #112]	; (8001fc0 <HAL_SPI_MspInit+0x98>)
 8001f50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f52:	4a1b      	ldr	r2, [pc, #108]	; (8001fc0 <HAL_SPI_MspInit+0x98>)
 8001f54:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001f58:	6413      	str	r3, [r2, #64]	; 0x40
 8001f5a:	4b19      	ldr	r3, [pc, #100]	; (8001fc0 <HAL_SPI_MspInit+0x98>)
 8001f5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f5e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001f62:	613b      	str	r3, [r7, #16]
 8001f64:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f66:	2300      	movs	r3, #0
 8001f68:	60fb      	str	r3, [r7, #12]
 8001f6a:	4b15      	ldr	r3, [pc, #84]	; (8001fc0 <HAL_SPI_MspInit+0x98>)
 8001f6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f6e:	4a14      	ldr	r2, [pc, #80]	; (8001fc0 <HAL_SPI_MspInit+0x98>)
 8001f70:	f043 0302 	orr.w	r3, r3, #2
 8001f74:	6313      	str	r3, [r2, #48]	; 0x30
 8001f76:	4b12      	ldr	r3, [pc, #72]	; (8001fc0 <HAL_SPI_MspInit+0x98>)
 8001f78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f7a:	f003 0302 	and.w	r3, r3, #2
 8001f7e:	60fb      	str	r3, [r7, #12]
 8001f80:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PB3     ------> SPI3_SCK
    PB4     ------> SPI3_MISO
    PB5     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8001f82:	2338      	movs	r3, #56	; 0x38
 8001f84:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f86:	2302      	movs	r3, #2
 8001f88:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f8a:	2300      	movs	r3, #0
 8001f8c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f8e:	2303      	movs	r3, #3
 8001f90:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001f92:	2306      	movs	r3, #6
 8001f94:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f96:	f107 0314 	add.w	r3, r7, #20
 8001f9a:	4619      	mov	r1, r3
 8001f9c:	4809      	ldr	r0, [pc, #36]	; (8001fc4 <HAL_SPI_MspInit+0x9c>)
 8001f9e:	f001 fc4b 	bl	8003838 <HAL_GPIO_Init>

    /* SPI3 interrupt Init */
    HAL_NVIC_SetPriority(SPI3_IRQn, 0, 0);
 8001fa2:	2200      	movs	r2, #0
 8001fa4:	2100      	movs	r1, #0
 8001fa6:	2033      	movs	r0, #51	; 0x33
 8001fa8:	f001 f80d 	bl	8002fc6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
 8001fac:	2033      	movs	r0, #51	; 0x33
 8001fae:	f001 f826 	bl	8002ffe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8001fb2:	bf00      	nop
 8001fb4:	3728      	adds	r7, #40	; 0x28
 8001fb6:	46bd      	mov	sp, r7
 8001fb8:	bd80      	pop	{r7, pc}
 8001fba:	bf00      	nop
 8001fbc:	40003c00 	.word	0x40003c00
 8001fc0:	40023800 	.word	0x40023800
 8001fc4:	40020400 	.word	0x40020400

08001fc8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	b084      	sub	sp, #16
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	4a18      	ldr	r2, [pc, #96]	; (8002038 <HAL_TIM_Base_MspInit+0x70>)
 8001fd6:	4293      	cmp	r3, r2
 8001fd8:	d10e      	bne.n	8001ff8 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001fda:	2300      	movs	r3, #0
 8001fdc:	60fb      	str	r3, [r7, #12]
 8001fde:	4b17      	ldr	r3, [pc, #92]	; (800203c <HAL_TIM_Base_MspInit+0x74>)
 8001fe0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fe2:	4a16      	ldr	r2, [pc, #88]	; (800203c <HAL_TIM_Base_MspInit+0x74>)
 8001fe4:	f043 0302 	orr.w	r3, r3, #2
 8001fe8:	6413      	str	r3, [r2, #64]	; 0x40
 8001fea:	4b14      	ldr	r3, [pc, #80]	; (800203c <HAL_TIM_Base_MspInit+0x74>)
 8001fec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fee:	f003 0302 	and.w	r3, r3, #2
 8001ff2:	60fb      	str	r3, [r7, #12]
 8001ff4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }

}
 8001ff6:	e01a      	b.n	800202e <HAL_TIM_Base_MspInit+0x66>
  else if(htim_base->Instance==TIM11)
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	4a10      	ldr	r2, [pc, #64]	; (8002040 <HAL_TIM_Base_MspInit+0x78>)
 8001ffe:	4293      	cmp	r3, r2
 8002000:	d115      	bne.n	800202e <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM11_CLK_ENABLE();
 8002002:	2300      	movs	r3, #0
 8002004:	60bb      	str	r3, [r7, #8]
 8002006:	4b0d      	ldr	r3, [pc, #52]	; (800203c <HAL_TIM_Base_MspInit+0x74>)
 8002008:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800200a:	4a0c      	ldr	r2, [pc, #48]	; (800203c <HAL_TIM_Base_MspInit+0x74>)
 800200c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002010:	6453      	str	r3, [r2, #68]	; 0x44
 8002012:	4b0a      	ldr	r3, [pc, #40]	; (800203c <HAL_TIM_Base_MspInit+0x74>)
 8002014:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002016:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800201a:	60bb      	str	r3, [r7, #8]
 800201c:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 800201e:	2200      	movs	r2, #0
 8002020:	2100      	movs	r1, #0
 8002022:	201a      	movs	r0, #26
 8002024:	f000 ffcf 	bl	8002fc6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8002028:	201a      	movs	r0, #26
 800202a:	f000 ffe8 	bl	8002ffe <HAL_NVIC_EnableIRQ>
}
 800202e:	bf00      	nop
 8002030:	3710      	adds	r7, #16
 8002032:	46bd      	mov	sp, r7
 8002034:	bd80      	pop	{r7, pc}
 8002036:	bf00      	nop
 8002038:	40000400 	.word	0x40000400
 800203c:	40023800 	.word	0x40023800
 8002040:	40014800 	.word	0x40014800

08002044 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002044:	b580      	push	{r7, lr}
 8002046:	b08a      	sub	sp, #40	; 0x28
 8002048:	af00      	add	r7, sp, #0
 800204a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800204c:	f107 0314 	add.w	r3, r7, #20
 8002050:	2200      	movs	r2, #0
 8002052:	601a      	str	r2, [r3, #0]
 8002054:	605a      	str	r2, [r3, #4]
 8002056:	609a      	str	r2, [r3, #8]
 8002058:	60da      	str	r2, [r3, #12]
 800205a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	4a1d      	ldr	r2, [pc, #116]	; (80020d8 <HAL_UART_MspInit+0x94>)
 8002062:	4293      	cmp	r3, r2
 8002064:	d133      	bne.n	80020ce <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002066:	2300      	movs	r3, #0
 8002068:	613b      	str	r3, [r7, #16]
 800206a:	4b1c      	ldr	r3, [pc, #112]	; (80020dc <HAL_UART_MspInit+0x98>)
 800206c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800206e:	4a1b      	ldr	r2, [pc, #108]	; (80020dc <HAL_UART_MspInit+0x98>)
 8002070:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002074:	6413      	str	r3, [r2, #64]	; 0x40
 8002076:	4b19      	ldr	r3, [pc, #100]	; (80020dc <HAL_UART_MspInit+0x98>)
 8002078:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800207a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800207e:	613b      	str	r3, [r7, #16]
 8002080:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002082:	2300      	movs	r3, #0
 8002084:	60fb      	str	r3, [r7, #12]
 8002086:	4b15      	ldr	r3, [pc, #84]	; (80020dc <HAL_UART_MspInit+0x98>)
 8002088:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800208a:	4a14      	ldr	r2, [pc, #80]	; (80020dc <HAL_UART_MspInit+0x98>)
 800208c:	f043 0301 	orr.w	r3, r3, #1
 8002090:	6313      	str	r3, [r2, #48]	; 0x30
 8002092:	4b12      	ldr	r3, [pc, #72]	; (80020dc <HAL_UART_MspInit+0x98>)
 8002094:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002096:	f003 0301 	and.w	r3, r3, #1
 800209a:	60fb      	str	r3, [r7, #12]
 800209c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800209e:	230c      	movs	r3, #12
 80020a0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020a2:	2302      	movs	r3, #2
 80020a4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020a6:	2300      	movs	r3, #0
 80020a8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020aa:	2303      	movs	r3, #3
 80020ac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80020ae:	2307      	movs	r3, #7
 80020b0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020b2:	f107 0314 	add.w	r3, r7, #20
 80020b6:	4619      	mov	r1, r3
 80020b8:	4809      	ldr	r0, [pc, #36]	; (80020e0 <HAL_UART_MspInit+0x9c>)
 80020ba:	f001 fbbd 	bl	8003838 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80020be:	2200      	movs	r2, #0
 80020c0:	2100      	movs	r1, #0
 80020c2:	2026      	movs	r0, #38	; 0x26
 80020c4:	f000 ff7f 	bl	8002fc6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80020c8:	2026      	movs	r0, #38	; 0x26
 80020ca:	f000 ff98 	bl	8002ffe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80020ce:	bf00      	nop
 80020d0:	3728      	adds	r7, #40	; 0x28
 80020d2:	46bd      	mov	sp, r7
 80020d4:	bd80      	pop	{r7, pc}
 80020d6:	bf00      	nop
 80020d8:	40004400 	.word	0x40004400
 80020dc:	40023800 	.word	0x40023800
 80020e0:	40020000 	.word	0x40020000

080020e4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80020e4:	b480      	push	{r7}
 80020e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80020e8:	e7fe      	b.n	80020e8 <NMI_Handler+0x4>

080020ea <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80020ea:	b480      	push	{r7}
 80020ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80020ee:	e7fe      	b.n	80020ee <HardFault_Handler+0x4>

080020f0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80020f0:	b480      	push	{r7}
 80020f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80020f4:	e7fe      	b.n	80020f4 <MemManage_Handler+0x4>

080020f6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80020f6:	b480      	push	{r7}
 80020f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80020fa:	e7fe      	b.n	80020fa <BusFault_Handler+0x4>

080020fc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80020fc:	b480      	push	{r7}
 80020fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002100:	e7fe      	b.n	8002100 <UsageFault_Handler+0x4>

08002102 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002102:	b480      	push	{r7}
 8002104:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002106:	bf00      	nop
 8002108:	46bd      	mov	sp, r7
 800210a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210e:	4770      	bx	lr

08002110 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002110:	b480      	push	{r7}
 8002112:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002114:	bf00      	nop
 8002116:	46bd      	mov	sp, r7
 8002118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800211c:	4770      	bx	lr

0800211e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800211e:	b480      	push	{r7}
 8002120:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002122:	bf00      	nop
 8002124:	46bd      	mov	sp, r7
 8002126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800212a:	4770      	bx	lr

0800212c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800212c:	b580      	push	{r7, lr}
 800212e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002130:	f000 f8f8 	bl	8002324 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002134:	bf00      	nop
 8002136:	bd80      	pop	{r7, pc}

08002138 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC_IRQHandler(void)
{
 8002138:	b580      	push	{r7, lr}
 800213a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 800213c:	4802      	ldr	r0, [pc, #8]	; (8002148 <ADC_IRQHandler+0x10>)
 800213e:	f000 f954 	bl	80023ea <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8002142:	bf00      	nop
 8002144:	bd80      	pop	{r7, pc}
 8002146:	bf00      	nop
 8002148:	200001f4 	.word	0x200001f4

0800214c <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 800214c:	b580      	push	{r7, lr}
 800214e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim11);
 8002150:	4802      	ldr	r0, [pc, #8]	; (800215c <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
 8002152:	f002 fe4b 	bl	8004dec <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 8002156:	bf00      	nop
 8002158:	bd80      	pop	{r7, pc}
 800215a:	bf00      	nop
 800215c:	2000023c 	.word	0x2000023c

08002160 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002160:	b580      	push	{r7, lr}
 8002162:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002164:	4802      	ldr	r0, [pc, #8]	; (8002170 <USART2_IRQHandler+0x10>)
 8002166:	f003 fb25 	bl	80057b4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800216a:	bf00      	nop
 800216c:	bd80      	pop	{r7, pc}
 800216e:	bf00      	nop
 8002170:	200002e4 	.word	0x200002e4

08002174 <SPI3_IRQHandler>:

/**
  * @brief This function handles SPI3 global interrupt.
  */
void SPI3_IRQHandler(void)
{
 8002174:	b580      	push	{r7, lr}
 8002176:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI3_IRQn 0 */

  /* USER CODE END SPI3_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi3);
 8002178:	4802      	ldr	r0, [pc, #8]	; (8002184 <SPI3_IRQHandler+0x10>)
 800217a:	f002 fa9b 	bl	80046b4 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI3_IRQn 1 */

  /* USER CODE END SPI3_IRQn 1 */
}
 800217e:	bf00      	nop
 8002180:	bd80      	pop	{r7, pc}
 8002182:	bf00      	nop
 8002184:	2000019c 	.word	0x2000019c

08002188 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8002188:	b580      	push	{r7, lr}
 800218a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800218c:	4802      	ldr	r0, [pc, #8]	; (8002198 <DMA2_Stream0_IRQHandler+0x10>)
 800218e:	f001 f8e9 	bl	8003364 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8002192:	bf00      	nop
 8002194:	bd80      	pop	{r7, pc}
 8002196:	bf00      	nop
 8002198:	20000284 	.word	0x20000284

0800219c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800219c:	b580      	push	{r7, lr}
 800219e:	b086      	sub	sp, #24
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80021a4:	4a14      	ldr	r2, [pc, #80]	; (80021f8 <_sbrk+0x5c>)
 80021a6:	4b15      	ldr	r3, [pc, #84]	; (80021fc <_sbrk+0x60>)
 80021a8:	1ad3      	subs	r3, r2, r3
 80021aa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80021ac:	697b      	ldr	r3, [r7, #20]
 80021ae:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80021b0:	4b13      	ldr	r3, [pc, #76]	; (8002200 <_sbrk+0x64>)
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d102      	bne.n	80021be <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80021b8:	4b11      	ldr	r3, [pc, #68]	; (8002200 <_sbrk+0x64>)
 80021ba:	4a12      	ldr	r2, [pc, #72]	; (8002204 <_sbrk+0x68>)
 80021bc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80021be:	4b10      	ldr	r3, [pc, #64]	; (8002200 <_sbrk+0x64>)
 80021c0:	681a      	ldr	r2, [r3, #0]
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	4413      	add	r3, r2
 80021c6:	693a      	ldr	r2, [r7, #16]
 80021c8:	429a      	cmp	r2, r3
 80021ca:	d207      	bcs.n	80021dc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80021cc:	f004 f84a 	bl	8006264 <__errno>
 80021d0:	4603      	mov	r3, r0
 80021d2:	220c      	movs	r2, #12
 80021d4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80021d6:	f04f 33ff 	mov.w	r3, #4294967295
 80021da:	e009      	b.n	80021f0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80021dc:	4b08      	ldr	r3, [pc, #32]	; (8002200 <_sbrk+0x64>)
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80021e2:	4b07      	ldr	r3, [pc, #28]	; (8002200 <_sbrk+0x64>)
 80021e4:	681a      	ldr	r2, [r3, #0]
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	4413      	add	r3, r2
 80021ea:	4a05      	ldr	r2, [pc, #20]	; (8002200 <_sbrk+0x64>)
 80021ec:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80021ee:	68fb      	ldr	r3, [r7, #12]
}
 80021f0:	4618      	mov	r0, r3
 80021f2:	3718      	adds	r7, #24
 80021f4:	46bd      	mov	sp, r7
 80021f6:	bd80      	pop	{r7, pc}
 80021f8:	20020000 	.word	0x20020000
 80021fc:	00000400 	.word	0x00000400
 8002200:	20000148 	.word	0x20000148
 8002204:	20000340 	.word	0x20000340

08002208 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002208:	b480      	push	{r7}
 800220a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800220c:	4b06      	ldr	r3, [pc, #24]	; (8002228 <SystemInit+0x20>)
 800220e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002212:	4a05      	ldr	r2, [pc, #20]	; (8002228 <SystemInit+0x20>)
 8002214:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002218:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800221c:	bf00      	nop
 800221e:	46bd      	mov	sp, r7
 8002220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002224:	4770      	bx	lr
 8002226:	bf00      	nop
 8002228:	e000ed00 	.word	0xe000ed00

0800222c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 800222c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002264 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002230:	480d      	ldr	r0, [pc, #52]	; (8002268 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002232:	490e      	ldr	r1, [pc, #56]	; (800226c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002234:	4a0e      	ldr	r2, [pc, #56]	; (8002270 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002236:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002238:	e002      	b.n	8002240 <LoopCopyDataInit>

0800223a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800223a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800223c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800223e:	3304      	adds	r3, #4

08002240 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002240:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002242:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002244:	d3f9      	bcc.n	800223a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002246:	4a0b      	ldr	r2, [pc, #44]	; (8002274 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002248:	4c0b      	ldr	r4, [pc, #44]	; (8002278 <LoopFillZerobss+0x26>)
  movs r3, #0
 800224a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800224c:	e001      	b.n	8002252 <LoopFillZerobss>

0800224e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800224e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002250:	3204      	adds	r2, #4

08002252 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002252:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002254:	d3fb      	bcc.n	800224e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002256:	f7ff ffd7 	bl	8002208 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800225a:	f004 f809 	bl	8006270 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800225e:	f7fe ff6f 	bl	8001140 <main>
  bx  lr    
 8002262:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002264:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002268:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800226c:	20000094 	.word	0x20000094
  ldr r2, =_sidata
 8002270:	08007e48 	.word	0x08007e48
  ldr r2, =_sbss
 8002274:	20000098 	.word	0x20000098
  ldr r4, =_ebss
 8002278:	2000033c 	.word	0x2000033c

0800227c <DMA1_Stream0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800227c:	e7fe      	b.n	800227c <DMA1_Stream0_IRQHandler>
	...

08002280 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002280:	b580      	push	{r7, lr}
 8002282:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002284:	4b0e      	ldr	r3, [pc, #56]	; (80022c0 <HAL_Init+0x40>)
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	4a0d      	ldr	r2, [pc, #52]	; (80022c0 <HAL_Init+0x40>)
 800228a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800228e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002290:	4b0b      	ldr	r3, [pc, #44]	; (80022c0 <HAL_Init+0x40>)
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	4a0a      	ldr	r2, [pc, #40]	; (80022c0 <HAL_Init+0x40>)
 8002296:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800229a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800229c:	4b08      	ldr	r3, [pc, #32]	; (80022c0 <HAL_Init+0x40>)
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	4a07      	ldr	r2, [pc, #28]	; (80022c0 <HAL_Init+0x40>)
 80022a2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80022a6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80022a8:	2003      	movs	r0, #3
 80022aa:	f000 fe81 	bl	8002fb0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80022ae:	2000      	movs	r0, #0
 80022b0:	f000 f808 	bl	80022c4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80022b4:	f7ff fd90 	bl	8001dd8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80022b8:	2300      	movs	r3, #0
}
 80022ba:	4618      	mov	r0, r3
 80022bc:	bd80      	pop	{r7, pc}
 80022be:	bf00      	nop
 80022c0:	40023c00 	.word	0x40023c00

080022c4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80022c4:	b580      	push	{r7, lr}
 80022c6:	b082      	sub	sp, #8
 80022c8:	af00      	add	r7, sp, #0
 80022ca:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80022cc:	4b12      	ldr	r3, [pc, #72]	; (8002318 <HAL_InitTick+0x54>)
 80022ce:	681a      	ldr	r2, [r3, #0]
 80022d0:	4b12      	ldr	r3, [pc, #72]	; (800231c <HAL_InitTick+0x58>)
 80022d2:	781b      	ldrb	r3, [r3, #0]
 80022d4:	4619      	mov	r1, r3
 80022d6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80022da:	fbb3 f3f1 	udiv	r3, r3, r1
 80022de:	fbb2 f3f3 	udiv	r3, r2, r3
 80022e2:	4618      	mov	r0, r3
 80022e4:	f000 fe99 	bl	800301a <HAL_SYSTICK_Config>
 80022e8:	4603      	mov	r3, r0
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d001      	beq.n	80022f2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80022ee:	2301      	movs	r3, #1
 80022f0:	e00e      	b.n	8002310 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	2b0f      	cmp	r3, #15
 80022f6:	d80a      	bhi.n	800230e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80022f8:	2200      	movs	r2, #0
 80022fa:	6879      	ldr	r1, [r7, #4]
 80022fc:	f04f 30ff 	mov.w	r0, #4294967295
 8002300:	f000 fe61 	bl	8002fc6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002304:	4a06      	ldr	r2, [pc, #24]	; (8002320 <HAL_InitTick+0x5c>)
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800230a:	2300      	movs	r3, #0
 800230c:	e000      	b.n	8002310 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800230e:	2301      	movs	r3, #1
}
 8002310:	4618      	mov	r0, r3
 8002312:	3708      	adds	r7, #8
 8002314:	46bd      	mov	sp, r7
 8002316:	bd80      	pop	{r7, pc}
 8002318:	20000024 	.word	0x20000024
 800231c:	2000002c 	.word	0x2000002c
 8002320:	20000028 	.word	0x20000028

08002324 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002324:	b480      	push	{r7}
 8002326:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002328:	4b06      	ldr	r3, [pc, #24]	; (8002344 <HAL_IncTick+0x20>)
 800232a:	781b      	ldrb	r3, [r3, #0]
 800232c:	461a      	mov	r2, r3
 800232e:	4b06      	ldr	r3, [pc, #24]	; (8002348 <HAL_IncTick+0x24>)
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	4413      	add	r3, r2
 8002334:	4a04      	ldr	r2, [pc, #16]	; (8002348 <HAL_IncTick+0x24>)
 8002336:	6013      	str	r3, [r2, #0]
}
 8002338:	bf00      	nop
 800233a:	46bd      	mov	sp, r7
 800233c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002340:	4770      	bx	lr
 8002342:	bf00      	nop
 8002344:	2000002c 	.word	0x2000002c
 8002348:	20000328 	.word	0x20000328

0800234c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800234c:	b480      	push	{r7}
 800234e:	af00      	add	r7, sp, #0
  return uwTick;
 8002350:	4b03      	ldr	r3, [pc, #12]	; (8002360 <HAL_GetTick+0x14>)
 8002352:	681b      	ldr	r3, [r3, #0]
}
 8002354:	4618      	mov	r0, r3
 8002356:	46bd      	mov	sp, r7
 8002358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800235c:	4770      	bx	lr
 800235e:	bf00      	nop
 8002360:	20000328 	.word	0x20000328

08002364 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002364:	b580      	push	{r7, lr}
 8002366:	b084      	sub	sp, #16
 8002368:	af00      	add	r7, sp, #0
 800236a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800236c:	2300      	movs	r3, #0
 800236e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	2b00      	cmp	r3, #0
 8002374:	d101      	bne.n	800237a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002376:	2301      	movs	r3, #1
 8002378:	e033      	b.n	80023e2 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800237e:	2b00      	cmp	r3, #0
 8002380:	d109      	bne.n	8002396 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002382:	6878      	ldr	r0, [r7, #4]
 8002384:	f7ff fd50 	bl	8001e28 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	2200      	movs	r2, #0
 800238c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	2200      	movs	r2, #0
 8002392:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800239a:	f003 0310 	and.w	r3, r3, #16
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d118      	bne.n	80023d4 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023a6:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80023aa:	f023 0302 	bic.w	r3, r3, #2
 80023ae:	f043 0202 	orr.w	r2, r3, #2
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80023b6:	6878      	ldr	r0, [r7, #4]
 80023b8:	f000 fba2 	bl	8002b00 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	2200      	movs	r2, #0
 80023c0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023c6:	f023 0303 	bic.w	r3, r3, #3
 80023ca:	f043 0201 	orr.w	r2, r3, #1
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	641a      	str	r2, [r3, #64]	; 0x40
 80023d2:	e001      	b.n	80023d8 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80023d4:	2301      	movs	r3, #1
 80023d6:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	2200      	movs	r2, #0
 80023dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80023e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80023e2:	4618      	mov	r0, r3
 80023e4:	3710      	adds	r7, #16
 80023e6:	46bd      	mov	sp, r7
 80023e8:	bd80      	pop	{r7, pc}

080023ea <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 80023ea:	b580      	push	{r7, lr}
 80023ec:	b084      	sub	sp, #16
 80023ee:	af00      	add	r7, sp, #0
 80023f0:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 80023f2:	2300      	movs	r3, #0
 80023f4:	60fb      	str	r3, [r7, #12]
 80023f6:	2300      	movs	r3, #0
 80023f8:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	f003 0302 	and.w	r3, r3, #2
 8002404:	2b02      	cmp	r3, #2
 8002406:	bf0c      	ite	eq
 8002408:	2301      	moveq	r3, #1
 800240a:	2300      	movne	r3, #0
 800240c:	b2db      	uxtb	r3, r3
 800240e:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	685b      	ldr	r3, [r3, #4]
 8002416:	f003 0320 	and.w	r3, r3, #32
 800241a:	2b20      	cmp	r3, #32
 800241c:	bf0c      	ite	eq
 800241e:	2301      	moveq	r3, #1
 8002420:	2300      	movne	r3, #0
 8002422:	b2db      	uxtb	r3, r3
 8002424:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	2b00      	cmp	r3, #0
 800242a:	d049      	beq.n	80024c0 <HAL_ADC_IRQHandler+0xd6>
 800242c:	68bb      	ldr	r3, [r7, #8]
 800242e:	2b00      	cmp	r3, #0
 8002430:	d046      	beq.n	80024c0 <HAL_ADC_IRQHandler+0xd6>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002436:	f003 0310 	and.w	r3, r3, #16
 800243a:	2b00      	cmp	r3, #0
 800243c:	d105      	bne.n	800244a <HAL_ADC_IRQHandler+0x60>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002442:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	689b      	ldr	r3, [r3, #8]
 8002450:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002454:	2b00      	cmp	r3, #0
 8002456:	d12b      	bne.n	80024b0 <HAL_ADC_IRQHandler+0xc6>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800245c:	2b00      	cmp	r3, #0
 800245e:	d127      	bne.n	80024b0 <HAL_ADC_IRQHandler+0xc6>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002466:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800246a:	2b00      	cmp	r3, #0
 800246c:	d006      	beq.n	800247c <HAL_ADC_IRQHandler+0x92>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	689b      	ldr	r3, [r3, #8]
 8002474:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002478:	2b00      	cmp	r3, #0
 800247a:	d119      	bne.n	80024b0 <HAL_ADC_IRQHandler+0xc6>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	685a      	ldr	r2, [r3, #4]
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	f022 0220 	bic.w	r2, r2, #32
 800248a:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002490:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800249c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d105      	bne.n	80024b0 <HAL_ADC_IRQHandler+0xc6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024a8:	f043 0201 	orr.w	r2, r3, #1
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80024b0:	6878      	ldr	r0, [r7, #4]
 80024b2:	f000 f9cb 	bl	800284c <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	f06f 0212 	mvn.w	r2, #18
 80024be:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC);
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	f003 0304 	and.w	r3, r3, #4
 80024ca:	2b04      	cmp	r3, #4
 80024cc:	bf0c      	ite	eq
 80024ce:	2301      	moveq	r3, #1
 80024d0:	2300      	movne	r3, #0
 80024d2:	b2db      	uxtb	r3, r3
 80024d4:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC);                               
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	685b      	ldr	r3, [r3, #4]
 80024dc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80024e0:	2b80      	cmp	r3, #128	; 0x80
 80024e2:	bf0c      	ite	eq
 80024e4:	2301      	moveq	r3, #1
 80024e6:	2300      	movne	r3, #0
 80024e8:	b2db      	uxtb	r3, r3
 80024ea:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d057      	beq.n	80025a2 <HAL_ADC_IRQHandler+0x1b8>
 80024f2:	68bb      	ldr	r3, [r7, #8]
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d054      	beq.n	80025a2 <HAL_ADC_IRQHandler+0x1b8>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024fc:	f003 0310 	and.w	r3, r3, #16
 8002500:	2b00      	cmp	r3, #0
 8002502:	d105      	bne.n	8002510 <HAL_ADC_IRQHandler+0x126>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002508:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	689b      	ldr	r3, [r3, #8]
 8002516:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 800251a:	2b00      	cmp	r3, #0
 800251c:	d139      	bne.n	8002592 <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002524:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8002528:	2b00      	cmp	r3, #0
 800252a:	d006      	beq.n	800253a <HAL_ADC_IRQHandler+0x150>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	689b      	ldr	r3, [r3, #8]
 8002532:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8002536:	2b00      	cmp	r3, #0
 8002538:	d12b      	bne.n	8002592 <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	685b      	ldr	r3, [r3, #4]
 8002540:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8002544:	2b00      	cmp	r3, #0
 8002546:	d124      	bne.n	8002592 <HAL_ADC_IRQHandler+0x1a8>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	689b      	ldr	r3, [r3, #8]
 800254e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8002552:	2b00      	cmp	r3, #0
 8002554:	d11d      	bne.n	8002592 <HAL_ADC_IRQHandler+0x1a8>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 800255a:	2b00      	cmp	r3, #0
 800255c:	d119      	bne.n	8002592 <HAL_ADC_IRQHandler+0x1a8>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	685a      	ldr	r2, [r3, #4]
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800256c:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002572:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800257e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002582:	2b00      	cmp	r3, #0
 8002584:	d105      	bne.n	8002592 <HAL_ADC_IRQHandler+0x1a8>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800258a:	f043 0201 	orr.w	r2, r3, #1
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */ 
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002592:	6878      	ldr	r0, [r7, #4]
 8002594:	f000 fc32 	bl	8002dfc <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	f06f 020c 	mvn.w	r2, #12
 80025a0:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD);
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	f003 0301 	and.w	r3, r3, #1
 80025ac:	2b01      	cmp	r3, #1
 80025ae:	bf0c      	ite	eq
 80025b0:	2301      	moveq	r3, #1
 80025b2:	2300      	movne	r3, #0
 80025b4:	b2db      	uxtb	r3, r3
 80025b6:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD);                          
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	685b      	ldr	r3, [r3, #4]
 80025be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80025c2:	2b40      	cmp	r3, #64	; 0x40
 80025c4:	bf0c      	ite	eq
 80025c6:	2301      	moveq	r3, #1
 80025c8:	2300      	movne	r3, #0
 80025ca:	b2db      	uxtb	r3, r3
 80025cc:	60bb      	str	r3, [r7, #8]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d017      	beq.n	8002604 <HAL_ADC_IRQHandler+0x21a>
 80025d4:	68bb      	ldr	r3, [r7, #8]
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d014      	beq.n	8002604 <HAL_ADC_IRQHandler+0x21a>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	f003 0301 	and.w	r3, r3, #1
 80025e4:	2b01      	cmp	r3, #1
 80025e6:	d10d      	bne.n	8002604 <HAL_ADC_IRQHandler+0x21a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025ec:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80025f4:	6878      	ldr	r0, [r7, #4]
 80025f6:	f000 f93d 	bl	8002874 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	f06f 0201 	mvn.w	r2, #1
 8002602:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR);
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	f003 0320 	and.w	r3, r3, #32
 800260e:	2b20      	cmp	r3, #32
 8002610:	bf0c      	ite	eq
 8002612:	2301      	moveq	r3, #1
 8002614:	2300      	movne	r3, #0
 8002616:	b2db      	uxtb	r3, r3
 8002618:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR);
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	685b      	ldr	r3, [r3, #4]
 8002620:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002624:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002628:	bf0c      	ite	eq
 800262a:	2301      	moveq	r3, #1
 800262c:	2300      	movne	r3, #0
 800262e:	b2db      	uxtb	r3, r3
 8002630:	60bb      	str	r3, [r7, #8]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	2b00      	cmp	r3, #0
 8002636:	d015      	beq.n	8002664 <HAL_ADC_IRQHandler+0x27a>
 8002638:	68bb      	ldr	r3, [r7, #8]
 800263a:	2b00      	cmp	r3, #0
 800263c:	d012      	beq.n	8002664 <HAL_ADC_IRQHandler+0x27a>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002642:	f043 0202 	orr.w	r2, r3, #2
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	f06f 0220 	mvn.w	r2, #32
 8002652:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8002654:	6878      	ldr	r0, [r7, #4]
 8002656:	f000 f917 	bl	8002888 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	f06f 0220 	mvn.w	r2, #32
 8002662:	601a      	str	r2, [r3, #0]
  }
}
 8002664:	bf00      	nop
 8002666:	3710      	adds	r7, #16
 8002668:	46bd      	mov	sp, r7
 800266a:	bd80      	pop	{r7, pc}

0800266c <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 800266c:	b580      	push	{r7, lr}
 800266e:	b086      	sub	sp, #24
 8002670:	af00      	add	r7, sp, #0
 8002672:	60f8      	str	r0, [r7, #12]
 8002674:	60b9      	str	r1, [r7, #8]
 8002676:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8002678:	2300      	movs	r3, #0
 800267a:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002682:	2b01      	cmp	r3, #1
 8002684:	d101      	bne.n	800268a <HAL_ADC_Start_DMA+0x1e>
 8002686:	2302      	movs	r3, #2
 8002688:	e0ce      	b.n	8002828 <HAL_ADC_Start_DMA+0x1bc>
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	2201      	movs	r2, #1
 800268e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	689b      	ldr	r3, [r3, #8]
 8002698:	f003 0301 	and.w	r3, r3, #1
 800269c:	2b01      	cmp	r3, #1
 800269e:	d018      	beq.n	80026d2 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	689a      	ldr	r2, [r3, #8]
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	f042 0201 	orr.w	r2, r2, #1
 80026ae:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80026b0:	4b5f      	ldr	r3, [pc, #380]	; (8002830 <HAL_ADC_Start_DMA+0x1c4>)
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	4a5f      	ldr	r2, [pc, #380]	; (8002834 <HAL_ADC_Start_DMA+0x1c8>)
 80026b6:	fba2 2303 	umull	r2, r3, r2, r3
 80026ba:	0c9a      	lsrs	r2, r3, #18
 80026bc:	4613      	mov	r3, r2
 80026be:	005b      	lsls	r3, r3, #1
 80026c0:	4413      	add	r3, r2
 80026c2:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80026c4:	e002      	b.n	80026cc <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 80026c6:	693b      	ldr	r3, [r7, #16]
 80026c8:	3b01      	subs	r3, #1
 80026ca:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80026cc:	693b      	ldr	r3, [r7, #16]
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d1f9      	bne.n	80026c6 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	689b      	ldr	r3, [r3, #8]
 80026d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80026dc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80026e0:	d107      	bne.n	80026f2 <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	689a      	ldr	r2, [r3, #8]
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80026f0:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	689b      	ldr	r3, [r3, #8]
 80026f8:	f003 0301 	and.w	r3, r3, #1
 80026fc:	2b01      	cmp	r3, #1
 80026fe:	f040 8086 	bne.w	800280e <HAL_ADC_Start_DMA+0x1a2>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002706:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800270a:	f023 0301 	bic.w	r3, r3, #1
 800270e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	685b      	ldr	r3, [r3, #4]
 800271c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002720:	2b00      	cmp	r3, #0
 8002722:	d007      	beq.n	8002734 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002728:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800272c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002738:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800273c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002740:	d106      	bne.n	8002750 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002746:	f023 0206 	bic.w	r2, r3, #6
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	645a      	str	r2, [r3, #68]	; 0x44
 800274e:	e002      	b.n	8002756 <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	2200      	movs	r2, #0
 8002754:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	2200      	movs	r2, #0
 800275a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800275e:	4b36      	ldr	r3, [pc, #216]	; (8002838 <HAL_ADC_Start_DMA+0x1cc>)
 8002760:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002766:	4a35      	ldr	r2, [pc, #212]	; (800283c <HAL_ADC_Start_DMA+0x1d0>)
 8002768:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800276e:	4a34      	ldr	r2, [pc, #208]	; (8002840 <HAL_ADC_Start_DMA+0x1d4>)
 8002770:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002776:	4a33      	ldr	r2, [pc, #204]	; (8002844 <HAL_ADC_Start_DMA+0x1d8>)
 8002778:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8002782:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	685a      	ldr	r2, [r3, #4]
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8002792:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	689a      	ldr	r2, [r3, #8]
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80027a2:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	334c      	adds	r3, #76	; 0x4c
 80027ae:	4619      	mov	r1, r3
 80027b0:	68ba      	ldr	r2, [r7, #8]
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	f000 fcec 	bl	8003190 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80027b8:	697b      	ldr	r3, [r7, #20]
 80027ba:	685b      	ldr	r3, [r3, #4]
 80027bc:	f003 031f 	and.w	r3, r3, #31
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d10f      	bne.n	80027e4 <HAL_ADC_Start_DMA+0x178>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	689b      	ldr	r3, [r3, #8]
 80027ca:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d129      	bne.n	8002826 <HAL_ADC_Start_DMA+0x1ba>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	689a      	ldr	r2, [r3, #8]
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80027e0:	609a      	str	r2, [r3, #8]
 80027e2:	e020      	b.n	8002826 <HAL_ADC_Start_DMA+0x1ba>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	4a17      	ldr	r2, [pc, #92]	; (8002848 <HAL_ADC_Start_DMA+0x1dc>)
 80027ea:	4293      	cmp	r3, r2
 80027ec:	d11b      	bne.n	8002826 <HAL_ADC_Start_DMA+0x1ba>
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	689b      	ldr	r3, [r3, #8]
 80027f4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d114      	bne.n	8002826 <HAL_ADC_Start_DMA+0x1ba>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	689a      	ldr	r2, [r3, #8]
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800280a:	609a      	str	r2, [r3, #8]
 800280c:	e00b      	b.n	8002826 <HAL_ADC_Start_DMA+0x1ba>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002812:	f043 0210 	orr.w	r2, r3, #16
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800281e:	f043 0201 	orr.w	r2, r3, #1
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8002826:	2300      	movs	r3, #0
}
 8002828:	4618      	mov	r0, r3
 800282a:	3718      	adds	r7, #24
 800282c:	46bd      	mov	sp, r7
 800282e:	bd80      	pop	{r7, pc}
 8002830:	20000024 	.word	0x20000024
 8002834:	431bde83 	.word	0x431bde83
 8002838:	40012300 	.word	0x40012300
 800283c:	08002cf9 	.word	0x08002cf9
 8002840:	08002db3 	.word	0x08002db3
 8002844:	08002dcf 	.word	0x08002dcf
 8002848:	40012000 	.word	0x40012000

0800284c <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800284c:	b480      	push	{r7}
 800284e:	b083      	sub	sp, #12
 8002850:	af00      	add	r7, sp, #0
 8002852:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8002854:	bf00      	nop
 8002856:	370c      	adds	r7, #12
 8002858:	46bd      	mov	sp, r7
 800285a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800285e:	4770      	bx	lr

08002860 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002860:	b480      	push	{r7}
 8002862:	b083      	sub	sp, #12
 8002864:	af00      	add	r7, sp, #0
 8002866:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8002868:	bf00      	nop
 800286a:	370c      	adds	r7, #12
 800286c:	46bd      	mov	sp, r7
 800286e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002872:	4770      	bx	lr

08002874 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8002874:	b480      	push	{r7}
 8002876:	b083      	sub	sp, #12
 8002878:	af00      	add	r7, sp, #0
 800287a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 800287c:	bf00      	nop
 800287e:	370c      	adds	r7, #12
 8002880:	46bd      	mov	sp, r7
 8002882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002886:	4770      	bx	lr

08002888 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002888:	b480      	push	{r7}
 800288a:	b083      	sub	sp, #12
 800288c:	af00      	add	r7, sp, #0
 800288e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8002890:	bf00      	nop
 8002892:	370c      	adds	r7, #12
 8002894:	46bd      	mov	sp, r7
 8002896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800289a:	4770      	bx	lr

0800289c <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 800289c:	b480      	push	{r7}
 800289e:	b085      	sub	sp, #20
 80028a0:	af00      	add	r7, sp, #0
 80028a2:	6078      	str	r0, [r7, #4]
 80028a4:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80028a6:	2300      	movs	r3, #0
 80028a8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80028b0:	2b01      	cmp	r3, #1
 80028b2:	d101      	bne.n	80028b8 <HAL_ADC_ConfigChannel+0x1c>
 80028b4:	2302      	movs	r3, #2
 80028b6:	e113      	b.n	8002ae0 <HAL_ADC_ConfigChannel+0x244>
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	2201      	movs	r2, #1
 80028bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80028c0:	683b      	ldr	r3, [r7, #0]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	2b09      	cmp	r3, #9
 80028c6:	d925      	bls.n	8002914 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	68d9      	ldr	r1, [r3, #12]
 80028ce:	683b      	ldr	r3, [r7, #0]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	b29b      	uxth	r3, r3
 80028d4:	461a      	mov	r2, r3
 80028d6:	4613      	mov	r3, r2
 80028d8:	005b      	lsls	r3, r3, #1
 80028da:	4413      	add	r3, r2
 80028dc:	3b1e      	subs	r3, #30
 80028de:	2207      	movs	r2, #7
 80028e0:	fa02 f303 	lsl.w	r3, r2, r3
 80028e4:	43da      	mvns	r2, r3
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	400a      	ands	r2, r1
 80028ec:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	68d9      	ldr	r1, [r3, #12]
 80028f4:	683b      	ldr	r3, [r7, #0]
 80028f6:	689a      	ldr	r2, [r3, #8]
 80028f8:	683b      	ldr	r3, [r7, #0]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	b29b      	uxth	r3, r3
 80028fe:	4618      	mov	r0, r3
 8002900:	4603      	mov	r3, r0
 8002902:	005b      	lsls	r3, r3, #1
 8002904:	4403      	add	r3, r0
 8002906:	3b1e      	subs	r3, #30
 8002908:	409a      	lsls	r2, r3
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	430a      	orrs	r2, r1
 8002910:	60da      	str	r2, [r3, #12]
 8002912:	e022      	b.n	800295a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	6919      	ldr	r1, [r3, #16]
 800291a:	683b      	ldr	r3, [r7, #0]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	b29b      	uxth	r3, r3
 8002920:	461a      	mov	r2, r3
 8002922:	4613      	mov	r3, r2
 8002924:	005b      	lsls	r3, r3, #1
 8002926:	4413      	add	r3, r2
 8002928:	2207      	movs	r2, #7
 800292a:	fa02 f303 	lsl.w	r3, r2, r3
 800292e:	43da      	mvns	r2, r3
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	400a      	ands	r2, r1
 8002936:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	6919      	ldr	r1, [r3, #16]
 800293e:	683b      	ldr	r3, [r7, #0]
 8002940:	689a      	ldr	r2, [r3, #8]
 8002942:	683b      	ldr	r3, [r7, #0]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	b29b      	uxth	r3, r3
 8002948:	4618      	mov	r0, r3
 800294a:	4603      	mov	r3, r0
 800294c:	005b      	lsls	r3, r3, #1
 800294e:	4403      	add	r3, r0
 8002950:	409a      	lsls	r2, r3
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	430a      	orrs	r2, r1
 8002958:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800295a:	683b      	ldr	r3, [r7, #0]
 800295c:	685b      	ldr	r3, [r3, #4]
 800295e:	2b06      	cmp	r3, #6
 8002960:	d824      	bhi.n	80029ac <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002968:	683b      	ldr	r3, [r7, #0]
 800296a:	685a      	ldr	r2, [r3, #4]
 800296c:	4613      	mov	r3, r2
 800296e:	009b      	lsls	r3, r3, #2
 8002970:	4413      	add	r3, r2
 8002972:	3b05      	subs	r3, #5
 8002974:	221f      	movs	r2, #31
 8002976:	fa02 f303 	lsl.w	r3, r2, r3
 800297a:	43da      	mvns	r2, r3
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	400a      	ands	r2, r1
 8002982:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800298a:	683b      	ldr	r3, [r7, #0]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	b29b      	uxth	r3, r3
 8002990:	4618      	mov	r0, r3
 8002992:	683b      	ldr	r3, [r7, #0]
 8002994:	685a      	ldr	r2, [r3, #4]
 8002996:	4613      	mov	r3, r2
 8002998:	009b      	lsls	r3, r3, #2
 800299a:	4413      	add	r3, r2
 800299c:	3b05      	subs	r3, #5
 800299e:	fa00 f203 	lsl.w	r2, r0, r3
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	430a      	orrs	r2, r1
 80029a8:	635a      	str	r2, [r3, #52]	; 0x34
 80029aa:	e04c      	b.n	8002a46 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80029ac:	683b      	ldr	r3, [r7, #0]
 80029ae:	685b      	ldr	r3, [r3, #4]
 80029b0:	2b0c      	cmp	r3, #12
 80029b2:	d824      	bhi.n	80029fe <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80029ba:	683b      	ldr	r3, [r7, #0]
 80029bc:	685a      	ldr	r2, [r3, #4]
 80029be:	4613      	mov	r3, r2
 80029c0:	009b      	lsls	r3, r3, #2
 80029c2:	4413      	add	r3, r2
 80029c4:	3b23      	subs	r3, #35	; 0x23
 80029c6:	221f      	movs	r2, #31
 80029c8:	fa02 f303 	lsl.w	r3, r2, r3
 80029cc:	43da      	mvns	r2, r3
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	400a      	ands	r2, r1
 80029d4:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80029dc:	683b      	ldr	r3, [r7, #0]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	b29b      	uxth	r3, r3
 80029e2:	4618      	mov	r0, r3
 80029e4:	683b      	ldr	r3, [r7, #0]
 80029e6:	685a      	ldr	r2, [r3, #4]
 80029e8:	4613      	mov	r3, r2
 80029ea:	009b      	lsls	r3, r3, #2
 80029ec:	4413      	add	r3, r2
 80029ee:	3b23      	subs	r3, #35	; 0x23
 80029f0:	fa00 f203 	lsl.w	r2, r0, r3
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	430a      	orrs	r2, r1
 80029fa:	631a      	str	r2, [r3, #48]	; 0x30
 80029fc:	e023      	b.n	8002a46 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002a04:	683b      	ldr	r3, [r7, #0]
 8002a06:	685a      	ldr	r2, [r3, #4]
 8002a08:	4613      	mov	r3, r2
 8002a0a:	009b      	lsls	r3, r3, #2
 8002a0c:	4413      	add	r3, r2
 8002a0e:	3b41      	subs	r3, #65	; 0x41
 8002a10:	221f      	movs	r2, #31
 8002a12:	fa02 f303 	lsl.w	r3, r2, r3
 8002a16:	43da      	mvns	r2, r3
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	400a      	ands	r2, r1
 8002a1e:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002a26:	683b      	ldr	r3, [r7, #0]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	b29b      	uxth	r3, r3
 8002a2c:	4618      	mov	r0, r3
 8002a2e:	683b      	ldr	r3, [r7, #0]
 8002a30:	685a      	ldr	r2, [r3, #4]
 8002a32:	4613      	mov	r3, r2
 8002a34:	009b      	lsls	r3, r3, #2
 8002a36:	4413      	add	r3, r2
 8002a38:	3b41      	subs	r3, #65	; 0x41
 8002a3a:	fa00 f203 	lsl.w	r2, r0, r3
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	430a      	orrs	r2, r1
 8002a44:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002a46:	4b29      	ldr	r3, [pc, #164]	; (8002aec <HAL_ADC_ConfigChannel+0x250>)
 8002a48:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	4a28      	ldr	r2, [pc, #160]	; (8002af0 <HAL_ADC_ConfigChannel+0x254>)
 8002a50:	4293      	cmp	r3, r2
 8002a52:	d10f      	bne.n	8002a74 <HAL_ADC_ConfigChannel+0x1d8>
 8002a54:	683b      	ldr	r3, [r7, #0]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	2b12      	cmp	r3, #18
 8002a5a:	d10b      	bne.n	8002a74 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	685b      	ldr	r3, [r3, #4]
 8002a60:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	685b      	ldr	r3, [r3, #4]
 8002a6c:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	4a1d      	ldr	r2, [pc, #116]	; (8002af0 <HAL_ADC_ConfigChannel+0x254>)
 8002a7a:	4293      	cmp	r3, r2
 8002a7c:	d12b      	bne.n	8002ad6 <HAL_ADC_ConfigChannel+0x23a>
 8002a7e:	683b      	ldr	r3, [r7, #0]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	4a1c      	ldr	r2, [pc, #112]	; (8002af4 <HAL_ADC_ConfigChannel+0x258>)
 8002a84:	4293      	cmp	r3, r2
 8002a86:	d003      	beq.n	8002a90 <HAL_ADC_ConfigChannel+0x1f4>
 8002a88:	683b      	ldr	r3, [r7, #0]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	2b11      	cmp	r3, #17
 8002a8e:	d122      	bne.n	8002ad6 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	685b      	ldr	r3, [r3, #4]
 8002a94:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	685b      	ldr	r3, [r3, #4]
 8002aa0:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8002aa8:	683b      	ldr	r3, [r7, #0]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	4a11      	ldr	r2, [pc, #68]	; (8002af4 <HAL_ADC_ConfigChannel+0x258>)
 8002aae:	4293      	cmp	r3, r2
 8002ab0:	d111      	bne.n	8002ad6 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002ab2:	4b11      	ldr	r3, [pc, #68]	; (8002af8 <HAL_ADC_ConfigChannel+0x25c>)
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	4a11      	ldr	r2, [pc, #68]	; (8002afc <HAL_ADC_ConfigChannel+0x260>)
 8002ab8:	fba2 2303 	umull	r2, r3, r2, r3
 8002abc:	0c9a      	lsrs	r2, r3, #18
 8002abe:	4613      	mov	r3, r2
 8002ac0:	009b      	lsls	r3, r3, #2
 8002ac2:	4413      	add	r3, r2
 8002ac4:	005b      	lsls	r3, r3, #1
 8002ac6:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002ac8:	e002      	b.n	8002ad0 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8002aca:	68bb      	ldr	r3, [r7, #8]
 8002acc:	3b01      	subs	r3, #1
 8002ace:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002ad0:	68bb      	ldr	r3, [r7, #8]
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d1f9      	bne.n	8002aca <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	2200      	movs	r2, #0
 8002ada:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002ade:	2300      	movs	r3, #0
}
 8002ae0:	4618      	mov	r0, r3
 8002ae2:	3714      	adds	r7, #20
 8002ae4:	46bd      	mov	sp, r7
 8002ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aea:	4770      	bx	lr
 8002aec:	40012300 	.word	0x40012300
 8002af0:	40012000 	.word	0x40012000
 8002af4:	10000012 	.word	0x10000012
 8002af8:	20000024 	.word	0x20000024
 8002afc:	431bde83 	.word	0x431bde83

08002b00 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002b00:	b480      	push	{r7}
 8002b02:	b085      	sub	sp, #20
 8002b04:	af00      	add	r7, sp, #0
 8002b06:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002b08:	4b79      	ldr	r3, [pc, #484]	; (8002cf0 <ADC_Init+0x1f0>)
 8002b0a:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	685b      	ldr	r3, [r3, #4]
 8002b10:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	685a      	ldr	r2, [r3, #4]
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	685b      	ldr	r3, [r3, #4]
 8002b20:	431a      	orrs	r2, r3
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	685a      	ldr	r2, [r3, #4]
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002b34:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	6859      	ldr	r1, [r3, #4]
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	691b      	ldr	r3, [r3, #16]
 8002b40:	021a      	lsls	r2, r3, #8
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	430a      	orrs	r2, r1
 8002b48:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	685a      	ldr	r2, [r3, #4]
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002b58:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	6859      	ldr	r1, [r3, #4]
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	689a      	ldr	r2, [r3, #8]
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	430a      	orrs	r2, r1
 8002b6a:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	689a      	ldr	r2, [r3, #8]
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002b7a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	6899      	ldr	r1, [r3, #8]
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	68da      	ldr	r2, [r3, #12]
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	430a      	orrs	r2, r1
 8002b8c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b92:	4a58      	ldr	r2, [pc, #352]	; (8002cf4 <ADC_Init+0x1f4>)
 8002b94:	4293      	cmp	r3, r2
 8002b96:	d022      	beq.n	8002bde <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	689a      	ldr	r2, [r3, #8]
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002ba6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	6899      	ldr	r1, [r3, #8]
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	430a      	orrs	r2, r1
 8002bb8:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	689a      	ldr	r2, [r3, #8]
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002bc8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	6899      	ldr	r1, [r3, #8]
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	430a      	orrs	r2, r1
 8002bda:	609a      	str	r2, [r3, #8]
 8002bdc:	e00f      	b.n	8002bfe <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	689a      	ldr	r2, [r3, #8]
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002bec:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	689a      	ldr	r2, [r3, #8]
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002bfc:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	689a      	ldr	r2, [r3, #8]
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	f022 0202 	bic.w	r2, r2, #2
 8002c0c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	6899      	ldr	r1, [r3, #8]
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	7e1b      	ldrb	r3, [r3, #24]
 8002c18:	005a      	lsls	r2, r3, #1
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	430a      	orrs	r2, r1
 8002c20:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d01b      	beq.n	8002c64 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	685a      	ldr	r2, [r3, #4]
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002c3a:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	685a      	ldr	r2, [r3, #4]
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8002c4a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	6859      	ldr	r1, [r3, #4]
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c56:	3b01      	subs	r3, #1
 8002c58:	035a      	lsls	r2, r3, #13
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	430a      	orrs	r2, r1
 8002c60:	605a      	str	r2, [r3, #4]
 8002c62:	e007      	b.n	8002c74 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	685a      	ldr	r2, [r3, #4]
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002c72:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8002c82:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	69db      	ldr	r3, [r3, #28]
 8002c8e:	3b01      	subs	r3, #1
 8002c90:	051a      	lsls	r2, r3, #20
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	430a      	orrs	r2, r1
 8002c98:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	689a      	ldr	r2, [r3, #8]
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002ca8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	6899      	ldr	r1, [r3, #8]
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002cb6:	025a      	lsls	r2, r3, #9
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	430a      	orrs	r2, r1
 8002cbe:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	689a      	ldr	r2, [r3, #8]
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002cce:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	6899      	ldr	r1, [r3, #8]
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	695b      	ldr	r3, [r3, #20]
 8002cda:	029a      	lsls	r2, r3, #10
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	430a      	orrs	r2, r1
 8002ce2:	609a      	str	r2, [r3, #8]
}
 8002ce4:	bf00      	nop
 8002ce6:	3714      	adds	r7, #20
 8002ce8:	46bd      	mov	sp, r7
 8002cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cee:	4770      	bx	lr
 8002cf0:	40012300 	.word	0x40012300
 8002cf4:	0f000001 	.word	0x0f000001

08002cf8 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002cf8:	b580      	push	{r7, lr}
 8002cfa:	b084      	sub	sp, #16
 8002cfc:	af00      	add	r7, sp, #0
 8002cfe:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d04:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d0a:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d13c      	bne.n	8002d8c <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d16:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	689b      	ldr	r3, [r3, #8]
 8002d24:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d12b      	bne.n	8002d84 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d127      	bne.n	8002d84 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d3a:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d006      	beq.n	8002d50 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	689b      	ldr	r3, [r3, #8]
 8002d48:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d119      	bne.n	8002d84 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	685a      	ldr	r2, [r3, #4]
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	f022 0220 	bic.w	r2, r2, #32
 8002d5e:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d64:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d70:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d105      	bne.n	8002d84 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d7c:	f043 0201 	orr.w	r2, r3, #1
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002d84:	68f8      	ldr	r0, [r7, #12]
 8002d86:	f7ff fd61 	bl	800284c <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8002d8a:	e00e      	b.n	8002daa <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d90:	f003 0310 	and.w	r3, r3, #16
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d003      	beq.n	8002da0 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8002d98:	68f8      	ldr	r0, [r7, #12]
 8002d9a:	f7ff fd75 	bl	8002888 <HAL_ADC_ErrorCallback>
}
 8002d9e:	e004      	b.n	8002daa <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002da4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002da6:	6878      	ldr	r0, [r7, #4]
 8002da8:	4798      	blx	r3
}
 8002daa:	bf00      	nop
 8002dac:	3710      	adds	r7, #16
 8002dae:	46bd      	mov	sp, r7
 8002db0:	bd80      	pop	{r7, pc}

08002db2 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002db2:	b580      	push	{r7, lr}
 8002db4:	b084      	sub	sp, #16
 8002db6:	af00      	add	r7, sp, #0
 8002db8:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002dbe:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002dc0:	68f8      	ldr	r0, [r7, #12]
 8002dc2:	f7ff fd4d 	bl	8002860 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002dc6:	bf00      	nop
 8002dc8:	3710      	adds	r7, #16
 8002dca:	46bd      	mov	sp, r7
 8002dcc:	bd80      	pop	{r7, pc}

08002dce <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8002dce:	b580      	push	{r7, lr}
 8002dd0:	b084      	sub	sp, #16
 8002dd2:	af00      	add	r7, sp, #0
 8002dd4:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002dda:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	2240      	movs	r2, #64	; 0x40
 8002de0:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002de6:	f043 0204 	orr.w	r2, r3, #4
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002dee:	68f8      	ldr	r0, [r7, #12]
 8002df0:	f7ff fd4a 	bl	8002888 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002df4:	bf00      	nop
 8002df6:	3710      	adds	r7, #16
 8002df8:	46bd      	mov	sp, r7
 8002dfa:	bd80      	pop	{r7, pc}

08002dfc <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002dfc:	b480      	push	{r7}
 8002dfe:	b083      	sub	sp, #12
 8002e00:	af00      	add	r7, sp, #0
 8002e02:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8002e04:	bf00      	nop
 8002e06:	370c      	adds	r7, #12
 8002e08:	46bd      	mov	sp, r7
 8002e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e0e:	4770      	bx	lr

08002e10 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e10:	b480      	push	{r7}
 8002e12:	b085      	sub	sp, #20
 8002e14:	af00      	add	r7, sp, #0
 8002e16:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	f003 0307 	and.w	r3, r3, #7
 8002e1e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002e20:	4b0c      	ldr	r3, [pc, #48]	; (8002e54 <__NVIC_SetPriorityGrouping+0x44>)
 8002e22:	68db      	ldr	r3, [r3, #12]
 8002e24:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002e26:	68ba      	ldr	r2, [r7, #8]
 8002e28:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002e2c:	4013      	ands	r3, r2
 8002e2e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002e34:	68bb      	ldr	r3, [r7, #8]
 8002e36:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002e38:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002e3c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002e40:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002e42:	4a04      	ldr	r2, [pc, #16]	; (8002e54 <__NVIC_SetPriorityGrouping+0x44>)
 8002e44:	68bb      	ldr	r3, [r7, #8]
 8002e46:	60d3      	str	r3, [r2, #12]
}
 8002e48:	bf00      	nop
 8002e4a:	3714      	adds	r7, #20
 8002e4c:	46bd      	mov	sp, r7
 8002e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e52:	4770      	bx	lr
 8002e54:	e000ed00 	.word	0xe000ed00

08002e58 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002e58:	b480      	push	{r7}
 8002e5a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002e5c:	4b04      	ldr	r3, [pc, #16]	; (8002e70 <__NVIC_GetPriorityGrouping+0x18>)
 8002e5e:	68db      	ldr	r3, [r3, #12]
 8002e60:	0a1b      	lsrs	r3, r3, #8
 8002e62:	f003 0307 	and.w	r3, r3, #7
}
 8002e66:	4618      	mov	r0, r3
 8002e68:	46bd      	mov	sp, r7
 8002e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e6e:	4770      	bx	lr
 8002e70:	e000ed00 	.word	0xe000ed00

08002e74 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002e74:	b480      	push	{r7}
 8002e76:	b083      	sub	sp, #12
 8002e78:	af00      	add	r7, sp, #0
 8002e7a:	4603      	mov	r3, r0
 8002e7c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002e7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	db0b      	blt.n	8002e9e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002e86:	79fb      	ldrb	r3, [r7, #7]
 8002e88:	f003 021f 	and.w	r2, r3, #31
 8002e8c:	4907      	ldr	r1, [pc, #28]	; (8002eac <__NVIC_EnableIRQ+0x38>)
 8002e8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e92:	095b      	lsrs	r3, r3, #5
 8002e94:	2001      	movs	r0, #1
 8002e96:	fa00 f202 	lsl.w	r2, r0, r2
 8002e9a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002e9e:	bf00      	nop
 8002ea0:	370c      	adds	r7, #12
 8002ea2:	46bd      	mov	sp, r7
 8002ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea8:	4770      	bx	lr
 8002eaa:	bf00      	nop
 8002eac:	e000e100 	.word	0xe000e100

08002eb0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002eb0:	b480      	push	{r7}
 8002eb2:	b083      	sub	sp, #12
 8002eb4:	af00      	add	r7, sp, #0
 8002eb6:	4603      	mov	r3, r0
 8002eb8:	6039      	str	r1, [r7, #0]
 8002eba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002ebc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	db0a      	blt.n	8002eda <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ec4:	683b      	ldr	r3, [r7, #0]
 8002ec6:	b2da      	uxtb	r2, r3
 8002ec8:	490c      	ldr	r1, [pc, #48]	; (8002efc <__NVIC_SetPriority+0x4c>)
 8002eca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ece:	0112      	lsls	r2, r2, #4
 8002ed0:	b2d2      	uxtb	r2, r2
 8002ed2:	440b      	add	r3, r1
 8002ed4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002ed8:	e00a      	b.n	8002ef0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002eda:	683b      	ldr	r3, [r7, #0]
 8002edc:	b2da      	uxtb	r2, r3
 8002ede:	4908      	ldr	r1, [pc, #32]	; (8002f00 <__NVIC_SetPriority+0x50>)
 8002ee0:	79fb      	ldrb	r3, [r7, #7]
 8002ee2:	f003 030f 	and.w	r3, r3, #15
 8002ee6:	3b04      	subs	r3, #4
 8002ee8:	0112      	lsls	r2, r2, #4
 8002eea:	b2d2      	uxtb	r2, r2
 8002eec:	440b      	add	r3, r1
 8002eee:	761a      	strb	r2, [r3, #24]
}
 8002ef0:	bf00      	nop
 8002ef2:	370c      	adds	r7, #12
 8002ef4:	46bd      	mov	sp, r7
 8002ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002efa:	4770      	bx	lr
 8002efc:	e000e100 	.word	0xe000e100
 8002f00:	e000ed00 	.word	0xe000ed00

08002f04 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002f04:	b480      	push	{r7}
 8002f06:	b089      	sub	sp, #36	; 0x24
 8002f08:	af00      	add	r7, sp, #0
 8002f0a:	60f8      	str	r0, [r7, #12]
 8002f0c:	60b9      	str	r1, [r7, #8]
 8002f0e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	f003 0307 	and.w	r3, r3, #7
 8002f16:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002f18:	69fb      	ldr	r3, [r7, #28]
 8002f1a:	f1c3 0307 	rsb	r3, r3, #7
 8002f1e:	2b04      	cmp	r3, #4
 8002f20:	bf28      	it	cs
 8002f22:	2304      	movcs	r3, #4
 8002f24:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002f26:	69fb      	ldr	r3, [r7, #28]
 8002f28:	3304      	adds	r3, #4
 8002f2a:	2b06      	cmp	r3, #6
 8002f2c:	d902      	bls.n	8002f34 <NVIC_EncodePriority+0x30>
 8002f2e:	69fb      	ldr	r3, [r7, #28]
 8002f30:	3b03      	subs	r3, #3
 8002f32:	e000      	b.n	8002f36 <NVIC_EncodePriority+0x32>
 8002f34:	2300      	movs	r3, #0
 8002f36:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f38:	f04f 32ff 	mov.w	r2, #4294967295
 8002f3c:	69bb      	ldr	r3, [r7, #24]
 8002f3e:	fa02 f303 	lsl.w	r3, r2, r3
 8002f42:	43da      	mvns	r2, r3
 8002f44:	68bb      	ldr	r3, [r7, #8]
 8002f46:	401a      	ands	r2, r3
 8002f48:	697b      	ldr	r3, [r7, #20]
 8002f4a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002f4c:	f04f 31ff 	mov.w	r1, #4294967295
 8002f50:	697b      	ldr	r3, [r7, #20]
 8002f52:	fa01 f303 	lsl.w	r3, r1, r3
 8002f56:	43d9      	mvns	r1, r3
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f5c:	4313      	orrs	r3, r2
         );
}
 8002f5e:	4618      	mov	r0, r3
 8002f60:	3724      	adds	r7, #36	; 0x24
 8002f62:	46bd      	mov	sp, r7
 8002f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f68:	4770      	bx	lr
	...

08002f6c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002f6c:	b580      	push	{r7, lr}
 8002f6e:	b082      	sub	sp, #8
 8002f70:	af00      	add	r7, sp, #0
 8002f72:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	3b01      	subs	r3, #1
 8002f78:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002f7c:	d301      	bcc.n	8002f82 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002f7e:	2301      	movs	r3, #1
 8002f80:	e00f      	b.n	8002fa2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002f82:	4a0a      	ldr	r2, [pc, #40]	; (8002fac <SysTick_Config+0x40>)
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	3b01      	subs	r3, #1
 8002f88:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002f8a:	210f      	movs	r1, #15
 8002f8c:	f04f 30ff 	mov.w	r0, #4294967295
 8002f90:	f7ff ff8e 	bl	8002eb0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002f94:	4b05      	ldr	r3, [pc, #20]	; (8002fac <SysTick_Config+0x40>)
 8002f96:	2200      	movs	r2, #0
 8002f98:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002f9a:	4b04      	ldr	r3, [pc, #16]	; (8002fac <SysTick_Config+0x40>)
 8002f9c:	2207      	movs	r2, #7
 8002f9e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002fa0:	2300      	movs	r3, #0
}
 8002fa2:	4618      	mov	r0, r3
 8002fa4:	3708      	adds	r7, #8
 8002fa6:	46bd      	mov	sp, r7
 8002fa8:	bd80      	pop	{r7, pc}
 8002faa:	bf00      	nop
 8002fac:	e000e010 	.word	0xe000e010

08002fb0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002fb0:	b580      	push	{r7, lr}
 8002fb2:	b082      	sub	sp, #8
 8002fb4:	af00      	add	r7, sp, #0
 8002fb6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002fb8:	6878      	ldr	r0, [r7, #4]
 8002fba:	f7ff ff29 	bl	8002e10 <__NVIC_SetPriorityGrouping>
}
 8002fbe:	bf00      	nop
 8002fc0:	3708      	adds	r7, #8
 8002fc2:	46bd      	mov	sp, r7
 8002fc4:	bd80      	pop	{r7, pc}

08002fc6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002fc6:	b580      	push	{r7, lr}
 8002fc8:	b086      	sub	sp, #24
 8002fca:	af00      	add	r7, sp, #0
 8002fcc:	4603      	mov	r3, r0
 8002fce:	60b9      	str	r1, [r7, #8]
 8002fd0:	607a      	str	r2, [r7, #4]
 8002fd2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002fd4:	2300      	movs	r3, #0
 8002fd6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002fd8:	f7ff ff3e 	bl	8002e58 <__NVIC_GetPriorityGrouping>
 8002fdc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002fde:	687a      	ldr	r2, [r7, #4]
 8002fe0:	68b9      	ldr	r1, [r7, #8]
 8002fe2:	6978      	ldr	r0, [r7, #20]
 8002fe4:	f7ff ff8e 	bl	8002f04 <NVIC_EncodePriority>
 8002fe8:	4602      	mov	r2, r0
 8002fea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002fee:	4611      	mov	r1, r2
 8002ff0:	4618      	mov	r0, r3
 8002ff2:	f7ff ff5d 	bl	8002eb0 <__NVIC_SetPriority>
}
 8002ff6:	bf00      	nop
 8002ff8:	3718      	adds	r7, #24
 8002ffa:	46bd      	mov	sp, r7
 8002ffc:	bd80      	pop	{r7, pc}

08002ffe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ffe:	b580      	push	{r7, lr}
 8003000:	b082      	sub	sp, #8
 8003002:	af00      	add	r7, sp, #0
 8003004:	4603      	mov	r3, r0
 8003006:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003008:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800300c:	4618      	mov	r0, r3
 800300e:	f7ff ff31 	bl	8002e74 <__NVIC_EnableIRQ>
}
 8003012:	bf00      	nop
 8003014:	3708      	adds	r7, #8
 8003016:	46bd      	mov	sp, r7
 8003018:	bd80      	pop	{r7, pc}

0800301a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800301a:	b580      	push	{r7, lr}
 800301c:	b082      	sub	sp, #8
 800301e:	af00      	add	r7, sp, #0
 8003020:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003022:	6878      	ldr	r0, [r7, #4]
 8003024:	f7ff ffa2 	bl	8002f6c <SysTick_Config>
 8003028:	4603      	mov	r3, r0
}
 800302a:	4618      	mov	r0, r3
 800302c:	3708      	adds	r7, #8
 800302e:	46bd      	mov	sp, r7
 8003030:	bd80      	pop	{r7, pc}
	...

08003034 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003034:	b580      	push	{r7, lr}
 8003036:	b086      	sub	sp, #24
 8003038:	af00      	add	r7, sp, #0
 800303a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800303c:	2300      	movs	r3, #0
 800303e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003040:	f7ff f984 	bl	800234c <HAL_GetTick>
 8003044:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	2b00      	cmp	r3, #0
 800304a:	d101      	bne.n	8003050 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800304c:	2301      	movs	r3, #1
 800304e:	e099      	b.n	8003184 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	2200      	movs	r2, #0
 8003054:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	2202      	movs	r2, #2
 800305c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	681a      	ldr	r2, [r3, #0]
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	f022 0201 	bic.w	r2, r2, #1
 800306e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003070:	e00f      	b.n	8003092 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003072:	f7ff f96b 	bl	800234c <HAL_GetTick>
 8003076:	4602      	mov	r2, r0
 8003078:	693b      	ldr	r3, [r7, #16]
 800307a:	1ad3      	subs	r3, r2, r3
 800307c:	2b05      	cmp	r3, #5
 800307e:	d908      	bls.n	8003092 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	2220      	movs	r2, #32
 8003084:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	2203      	movs	r2, #3
 800308a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800308e:	2303      	movs	r3, #3
 8003090:	e078      	b.n	8003184 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	f003 0301 	and.w	r3, r3, #1
 800309c:	2b00      	cmp	r3, #0
 800309e:	d1e8      	bne.n	8003072 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80030a8:	697a      	ldr	r2, [r7, #20]
 80030aa:	4b38      	ldr	r3, [pc, #224]	; (800318c <HAL_DMA_Init+0x158>)
 80030ac:	4013      	ands	r3, r2
 80030ae:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	685a      	ldr	r2, [r3, #4]
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	689b      	ldr	r3, [r3, #8]
 80030b8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80030be:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	691b      	ldr	r3, [r3, #16]
 80030c4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80030ca:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	699b      	ldr	r3, [r3, #24]
 80030d0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80030d6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	6a1b      	ldr	r3, [r3, #32]
 80030dc:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80030de:	697a      	ldr	r2, [r7, #20]
 80030e0:	4313      	orrs	r3, r2
 80030e2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030e8:	2b04      	cmp	r3, #4
 80030ea:	d107      	bne.n	80030fc <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030f4:	4313      	orrs	r3, r2
 80030f6:	697a      	ldr	r2, [r7, #20]
 80030f8:	4313      	orrs	r3, r2
 80030fa:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	697a      	ldr	r2, [r7, #20]
 8003102:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	695b      	ldr	r3, [r3, #20]
 800310a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800310c:	697b      	ldr	r3, [r7, #20]
 800310e:	f023 0307 	bic.w	r3, r3, #7
 8003112:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003118:	697a      	ldr	r2, [r7, #20]
 800311a:	4313      	orrs	r3, r2
 800311c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003122:	2b04      	cmp	r3, #4
 8003124:	d117      	bne.n	8003156 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800312a:	697a      	ldr	r2, [r7, #20]
 800312c:	4313      	orrs	r3, r2
 800312e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003134:	2b00      	cmp	r3, #0
 8003136:	d00e      	beq.n	8003156 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003138:	6878      	ldr	r0, [r7, #4]
 800313a:	f000 fb01 	bl	8003740 <DMA_CheckFifoParam>
 800313e:	4603      	mov	r3, r0
 8003140:	2b00      	cmp	r3, #0
 8003142:	d008      	beq.n	8003156 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	2240      	movs	r2, #64	; 0x40
 8003148:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	2201      	movs	r2, #1
 800314e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8003152:	2301      	movs	r3, #1
 8003154:	e016      	b.n	8003184 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	697a      	ldr	r2, [r7, #20]
 800315c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800315e:	6878      	ldr	r0, [r7, #4]
 8003160:	f000 fab8 	bl	80036d4 <DMA_CalcBaseAndBitshift>
 8003164:	4603      	mov	r3, r0
 8003166:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800316c:	223f      	movs	r2, #63	; 0x3f
 800316e:	409a      	lsls	r2, r3
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	2200      	movs	r2, #0
 8003178:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	2201      	movs	r2, #1
 800317e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003182:	2300      	movs	r3, #0
}
 8003184:	4618      	mov	r0, r3
 8003186:	3718      	adds	r7, #24
 8003188:	46bd      	mov	sp, r7
 800318a:	bd80      	pop	{r7, pc}
 800318c:	f010803f 	.word	0xf010803f

08003190 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003190:	b580      	push	{r7, lr}
 8003192:	b086      	sub	sp, #24
 8003194:	af00      	add	r7, sp, #0
 8003196:	60f8      	str	r0, [r7, #12]
 8003198:	60b9      	str	r1, [r7, #8]
 800319a:	607a      	str	r2, [r7, #4]
 800319c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800319e:	2300      	movs	r3, #0
 80031a0:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80031a6:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80031ae:	2b01      	cmp	r3, #1
 80031b0:	d101      	bne.n	80031b6 <HAL_DMA_Start_IT+0x26>
 80031b2:	2302      	movs	r3, #2
 80031b4:	e040      	b.n	8003238 <HAL_DMA_Start_IT+0xa8>
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	2201      	movs	r2, #1
 80031ba:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80031c4:	b2db      	uxtb	r3, r3
 80031c6:	2b01      	cmp	r3, #1
 80031c8:	d12f      	bne.n	800322a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	2202      	movs	r2, #2
 80031ce:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	2200      	movs	r2, #0
 80031d6:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80031d8:	683b      	ldr	r3, [r7, #0]
 80031da:	687a      	ldr	r2, [r7, #4]
 80031dc:	68b9      	ldr	r1, [r7, #8]
 80031de:	68f8      	ldr	r0, [r7, #12]
 80031e0:	f000 fa4a 	bl	8003678 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031e8:	223f      	movs	r2, #63	; 0x3f
 80031ea:	409a      	lsls	r2, r3
 80031ec:	693b      	ldr	r3, [r7, #16]
 80031ee:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	681a      	ldr	r2, [r3, #0]
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	f042 0216 	orr.w	r2, r2, #22
 80031fe:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003204:	2b00      	cmp	r3, #0
 8003206:	d007      	beq.n	8003218 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	681a      	ldr	r2, [r3, #0]
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	f042 0208 	orr.w	r2, r2, #8
 8003216:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	681a      	ldr	r2, [r3, #0]
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	f042 0201 	orr.w	r2, r2, #1
 8003226:	601a      	str	r2, [r3, #0]
 8003228:	e005      	b.n	8003236 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	2200      	movs	r2, #0
 800322e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003232:	2302      	movs	r3, #2
 8003234:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003236:	7dfb      	ldrb	r3, [r7, #23]
}
 8003238:	4618      	mov	r0, r3
 800323a:	3718      	adds	r7, #24
 800323c:	46bd      	mov	sp, r7
 800323e:	bd80      	pop	{r7, pc}

08003240 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003240:	b580      	push	{r7, lr}
 8003242:	b084      	sub	sp, #16
 8003244:	af00      	add	r7, sp, #0
 8003246:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800324c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800324e:	f7ff f87d 	bl	800234c <HAL_GetTick>
 8003252:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800325a:	b2db      	uxtb	r3, r3
 800325c:	2b02      	cmp	r3, #2
 800325e:	d008      	beq.n	8003272 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	2280      	movs	r2, #128	; 0x80
 8003264:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	2200      	movs	r2, #0
 800326a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 800326e:	2301      	movs	r3, #1
 8003270:	e052      	b.n	8003318 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	681a      	ldr	r2, [r3, #0]
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	f022 0216 	bic.w	r2, r2, #22
 8003280:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	695a      	ldr	r2, [r3, #20]
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003290:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003296:	2b00      	cmp	r3, #0
 8003298:	d103      	bne.n	80032a2 <HAL_DMA_Abort+0x62>
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d007      	beq.n	80032b2 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	681a      	ldr	r2, [r3, #0]
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	f022 0208 	bic.w	r2, r2, #8
 80032b0:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	681a      	ldr	r2, [r3, #0]
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	f022 0201 	bic.w	r2, r2, #1
 80032c0:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80032c2:	e013      	b.n	80032ec <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80032c4:	f7ff f842 	bl	800234c <HAL_GetTick>
 80032c8:	4602      	mov	r2, r0
 80032ca:	68bb      	ldr	r3, [r7, #8]
 80032cc:	1ad3      	subs	r3, r2, r3
 80032ce:	2b05      	cmp	r3, #5
 80032d0:	d90c      	bls.n	80032ec <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	2220      	movs	r2, #32
 80032d6:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	2200      	movs	r2, #0
 80032dc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	2203      	movs	r2, #3
 80032e4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 80032e8:	2303      	movs	r3, #3
 80032ea:	e015      	b.n	8003318 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	f003 0301 	and.w	r3, r3, #1
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d1e4      	bne.n	80032c4 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80032fe:	223f      	movs	r2, #63	; 0x3f
 8003300:	409a      	lsls	r2, r3
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	2200      	movs	r2, #0
 800330a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	2201      	movs	r2, #1
 8003312:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 8003316:	2300      	movs	r3, #0
}
 8003318:	4618      	mov	r0, r3
 800331a:	3710      	adds	r7, #16
 800331c:	46bd      	mov	sp, r7
 800331e:	bd80      	pop	{r7, pc}

08003320 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003320:	b480      	push	{r7}
 8003322:	b083      	sub	sp, #12
 8003324:	af00      	add	r7, sp, #0
 8003326:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800332e:	b2db      	uxtb	r3, r3
 8003330:	2b02      	cmp	r3, #2
 8003332:	d004      	beq.n	800333e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	2280      	movs	r2, #128	; 0x80
 8003338:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800333a:	2301      	movs	r3, #1
 800333c:	e00c      	b.n	8003358 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	2205      	movs	r2, #5
 8003342:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	681a      	ldr	r2, [r3, #0]
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	f022 0201 	bic.w	r2, r2, #1
 8003354:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003356:	2300      	movs	r3, #0
}
 8003358:	4618      	mov	r0, r3
 800335a:	370c      	adds	r7, #12
 800335c:	46bd      	mov	sp, r7
 800335e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003362:	4770      	bx	lr

08003364 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003364:	b580      	push	{r7, lr}
 8003366:	b086      	sub	sp, #24
 8003368:	af00      	add	r7, sp, #0
 800336a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800336c:	2300      	movs	r3, #0
 800336e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003370:	4b92      	ldr	r3, [pc, #584]	; (80035bc <HAL_DMA_IRQHandler+0x258>)
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	4a92      	ldr	r2, [pc, #584]	; (80035c0 <HAL_DMA_IRQHandler+0x25c>)
 8003376:	fba2 2303 	umull	r2, r3, r2, r3
 800337a:	0a9b      	lsrs	r3, r3, #10
 800337c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003382:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003384:	693b      	ldr	r3, [r7, #16]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800338e:	2208      	movs	r2, #8
 8003390:	409a      	lsls	r2, r3
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	4013      	ands	r3, r2
 8003396:	2b00      	cmp	r3, #0
 8003398:	d01a      	beq.n	80033d0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	f003 0304 	and.w	r3, r3, #4
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d013      	beq.n	80033d0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	681a      	ldr	r2, [r3, #0]
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	f022 0204 	bic.w	r2, r2, #4
 80033b6:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80033bc:	2208      	movs	r2, #8
 80033be:	409a      	lsls	r2, r3
 80033c0:	693b      	ldr	r3, [r7, #16]
 80033c2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80033c8:	f043 0201 	orr.w	r2, r3, #1
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80033d4:	2201      	movs	r2, #1
 80033d6:	409a      	lsls	r2, r3
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	4013      	ands	r3, r2
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d012      	beq.n	8003406 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	695b      	ldr	r3, [r3, #20]
 80033e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d00b      	beq.n	8003406 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80033f2:	2201      	movs	r2, #1
 80033f4:	409a      	lsls	r2, r3
 80033f6:	693b      	ldr	r3, [r7, #16]
 80033f8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80033fe:	f043 0202 	orr.w	r2, r3, #2
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800340a:	2204      	movs	r2, #4
 800340c:	409a      	lsls	r2, r3
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	4013      	ands	r3, r2
 8003412:	2b00      	cmp	r3, #0
 8003414:	d012      	beq.n	800343c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	f003 0302 	and.w	r3, r3, #2
 8003420:	2b00      	cmp	r3, #0
 8003422:	d00b      	beq.n	800343c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003428:	2204      	movs	r2, #4
 800342a:	409a      	lsls	r2, r3
 800342c:	693b      	ldr	r3, [r7, #16]
 800342e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003434:	f043 0204 	orr.w	r2, r3, #4
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003440:	2210      	movs	r2, #16
 8003442:	409a      	lsls	r2, r3
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	4013      	ands	r3, r2
 8003448:	2b00      	cmp	r3, #0
 800344a:	d043      	beq.n	80034d4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	f003 0308 	and.w	r3, r3, #8
 8003456:	2b00      	cmp	r3, #0
 8003458:	d03c      	beq.n	80034d4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800345e:	2210      	movs	r2, #16
 8003460:	409a      	lsls	r2, r3
 8003462:	693b      	ldr	r3, [r7, #16]
 8003464:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003470:	2b00      	cmp	r3, #0
 8003472:	d018      	beq.n	80034a6 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800347e:	2b00      	cmp	r3, #0
 8003480:	d108      	bne.n	8003494 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003486:	2b00      	cmp	r3, #0
 8003488:	d024      	beq.n	80034d4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800348e:	6878      	ldr	r0, [r7, #4]
 8003490:	4798      	blx	r3
 8003492:	e01f      	b.n	80034d4 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003498:	2b00      	cmp	r3, #0
 800349a:	d01b      	beq.n	80034d4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80034a0:	6878      	ldr	r0, [r7, #4]
 80034a2:	4798      	blx	r3
 80034a4:	e016      	b.n	80034d4 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d107      	bne.n	80034c4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	681a      	ldr	r2, [r3, #0]
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	f022 0208 	bic.w	r2, r2, #8
 80034c2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d003      	beq.n	80034d4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034d0:	6878      	ldr	r0, [r7, #4]
 80034d2:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80034d8:	2220      	movs	r2, #32
 80034da:	409a      	lsls	r2, r3
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	4013      	ands	r3, r2
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	f000 808e 	beq.w	8003602 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	f003 0310 	and.w	r3, r3, #16
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	f000 8086 	beq.w	8003602 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80034fa:	2220      	movs	r2, #32
 80034fc:	409a      	lsls	r2, r3
 80034fe:	693b      	ldr	r3, [r7, #16]
 8003500:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003508:	b2db      	uxtb	r3, r3
 800350a:	2b05      	cmp	r3, #5
 800350c:	d136      	bne.n	800357c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	681a      	ldr	r2, [r3, #0]
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	f022 0216 	bic.w	r2, r2, #22
 800351c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	695a      	ldr	r2, [r3, #20]
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800352c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003532:	2b00      	cmp	r3, #0
 8003534:	d103      	bne.n	800353e <HAL_DMA_IRQHandler+0x1da>
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800353a:	2b00      	cmp	r3, #0
 800353c:	d007      	beq.n	800354e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	681a      	ldr	r2, [r3, #0]
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	f022 0208 	bic.w	r2, r2, #8
 800354c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003552:	223f      	movs	r2, #63	; 0x3f
 8003554:	409a      	lsls	r2, r3
 8003556:	693b      	ldr	r3, [r7, #16]
 8003558:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	2200      	movs	r2, #0
 800355e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	2201      	movs	r2, #1
 8003566:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800356e:	2b00      	cmp	r3, #0
 8003570:	d07d      	beq.n	800366e <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003576:	6878      	ldr	r0, [r7, #4]
 8003578:	4798      	blx	r3
        }
        return;
 800357a:	e078      	b.n	800366e <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003586:	2b00      	cmp	r3, #0
 8003588:	d01c      	beq.n	80035c4 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003594:	2b00      	cmp	r3, #0
 8003596:	d108      	bne.n	80035aa <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800359c:	2b00      	cmp	r3, #0
 800359e:	d030      	beq.n	8003602 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035a4:	6878      	ldr	r0, [r7, #4]
 80035a6:	4798      	blx	r3
 80035a8:	e02b      	b.n	8003602 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d027      	beq.n	8003602 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80035b6:	6878      	ldr	r0, [r7, #4]
 80035b8:	4798      	blx	r3
 80035ba:	e022      	b.n	8003602 <HAL_DMA_IRQHandler+0x29e>
 80035bc:	20000024 	.word	0x20000024
 80035c0:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d10f      	bne.n	80035f2 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	681a      	ldr	r2, [r3, #0]
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	f022 0210 	bic.w	r2, r2, #16
 80035e0:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	2200      	movs	r2, #0
 80035e6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	2201      	movs	r2, #1
 80035ee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d003      	beq.n	8003602 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80035fe:	6878      	ldr	r0, [r7, #4]
 8003600:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003606:	2b00      	cmp	r3, #0
 8003608:	d032      	beq.n	8003670 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800360e:	f003 0301 	and.w	r3, r3, #1
 8003612:	2b00      	cmp	r3, #0
 8003614:	d022      	beq.n	800365c <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	2205      	movs	r2, #5
 800361a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	681a      	ldr	r2, [r3, #0]
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	f022 0201 	bic.w	r2, r2, #1
 800362c:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800362e:	68bb      	ldr	r3, [r7, #8]
 8003630:	3301      	adds	r3, #1
 8003632:	60bb      	str	r3, [r7, #8]
 8003634:	697a      	ldr	r2, [r7, #20]
 8003636:	429a      	cmp	r2, r3
 8003638:	d307      	bcc.n	800364a <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	f003 0301 	and.w	r3, r3, #1
 8003644:	2b00      	cmp	r3, #0
 8003646:	d1f2      	bne.n	800362e <HAL_DMA_IRQHandler+0x2ca>
 8003648:	e000      	b.n	800364c <HAL_DMA_IRQHandler+0x2e8>
          break;
 800364a:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	2200      	movs	r2, #0
 8003650:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	2201      	movs	r2, #1
 8003658:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003660:	2b00      	cmp	r3, #0
 8003662:	d005      	beq.n	8003670 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003668:	6878      	ldr	r0, [r7, #4]
 800366a:	4798      	blx	r3
 800366c:	e000      	b.n	8003670 <HAL_DMA_IRQHandler+0x30c>
        return;
 800366e:	bf00      	nop
    }
  }
}
 8003670:	3718      	adds	r7, #24
 8003672:	46bd      	mov	sp, r7
 8003674:	bd80      	pop	{r7, pc}
 8003676:	bf00      	nop

08003678 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003678:	b480      	push	{r7}
 800367a:	b085      	sub	sp, #20
 800367c:	af00      	add	r7, sp, #0
 800367e:	60f8      	str	r0, [r7, #12]
 8003680:	60b9      	str	r1, [r7, #8]
 8003682:	607a      	str	r2, [r7, #4]
 8003684:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	681a      	ldr	r2, [r3, #0]
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003694:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	683a      	ldr	r2, [r7, #0]
 800369c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	689b      	ldr	r3, [r3, #8]
 80036a2:	2b40      	cmp	r3, #64	; 0x40
 80036a4:	d108      	bne.n	80036b8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	687a      	ldr	r2, [r7, #4]
 80036ac:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	68ba      	ldr	r2, [r7, #8]
 80036b4:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80036b6:	e007      	b.n	80036c8 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	68ba      	ldr	r2, [r7, #8]
 80036be:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	687a      	ldr	r2, [r7, #4]
 80036c6:	60da      	str	r2, [r3, #12]
}
 80036c8:	bf00      	nop
 80036ca:	3714      	adds	r7, #20
 80036cc:	46bd      	mov	sp, r7
 80036ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036d2:	4770      	bx	lr

080036d4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80036d4:	b480      	push	{r7}
 80036d6:	b085      	sub	sp, #20
 80036d8:	af00      	add	r7, sp, #0
 80036da:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	b2db      	uxtb	r3, r3
 80036e2:	3b10      	subs	r3, #16
 80036e4:	4a14      	ldr	r2, [pc, #80]	; (8003738 <DMA_CalcBaseAndBitshift+0x64>)
 80036e6:	fba2 2303 	umull	r2, r3, r2, r3
 80036ea:	091b      	lsrs	r3, r3, #4
 80036ec:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80036ee:	4a13      	ldr	r2, [pc, #76]	; (800373c <DMA_CalcBaseAndBitshift+0x68>)
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	4413      	add	r3, r2
 80036f4:	781b      	ldrb	r3, [r3, #0]
 80036f6:	461a      	mov	r2, r3
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	2b03      	cmp	r3, #3
 8003700:	d909      	bls.n	8003716 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800370a:	f023 0303 	bic.w	r3, r3, #3
 800370e:	1d1a      	adds	r2, r3, #4
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	659a      	str	r2, [r3, #88]	; 0x58
 8003714:	e007      	b.n	8003726 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800371e:	f023 0303 	bic.w	r3, r3, #3
 8003722:	687a      	ldr	r2, [r7, #4]
 8003724:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800372a:	4618      	mov	r0, r3
 800372c:	3714      	adds	r7, #20
 800372e:	46bd      	mov	sp, r7
 8003730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003734:	4770      	bx	lr
 8003736:	bf00      	nop
 8003738:	aaaaaaab 	.word	0xaaaaaaab
 800373c:	08007c24 	.word	0x08007c24

08003740 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003740:	b480      	push	{r7}
 8003742:	b085      	sub	sp, #20
 8003744:	af00      	add	r7, sp, #0
 8003746:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003748:	2300      	movs	r3, #0
 800374a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003750:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	699b      	ldr	r3, [r3, #24]
 8003756:	2b00      	cmp	r3, #0
 8003758:	d11f      	bne.n	800379a <DMA_CheckFifoParam+0x5a>
 800375a:	68bb      	ldr	r3, [r7, #8]
 800375c:	2b03      	cmp	r3, #3
 800375e:	d856      	bhi.n	800380e <DMA_CheckFifoParam+0xce>
 8003760:	a201      	add	r2, pc, #4	; (adr r2, 8003768 <DMA_CheckFifoParam+0x28>)
 8003762:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003766:	bf00      	nop
 8003768:	08003779 	.word	0x08003779
 800376c:	0800378b 	.word	0x0800378b
 8003770:	08003779 	.word	0x08003779
 8003774:	0800380f 	.word	0x0800380f
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800377c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003780:	2b00      	cmp	r3, #0
 8003782:	d046      	beq.n	8003812 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003784:	2301      	movs	r3, #1
 8003786:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003788:	e043      	b.n	8003812 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800378e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003792:	d140      	bne.n	8003816 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003794:	2301      	movs	r3, #1
 8003796:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003798:	e03d      	b.n	8003816 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	699b      	ldr	r3, [r3, #24]
 800379e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80037a2:	d121      	bne.n	80037e8 <DMA_CheckFifoParam+0xa8>
 80037a4:	68bb      	ldr	r3, [r7, #8]
 80037a6:	2b03      	cmp	r3, #3
 80037a8:	d837      	bhi.n	800381a <DMA_CheckFifoParam+0xda>
 80037aa:	a201      	add	r2, pc, #4	; (adr r2, 80037b0 <DMA_CheckFifoParam+0x70>)
 80037ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80037b0:	080037c1 	.word	0x080037c1
 80037b4:	080037c7 	.word	0x080037c7
 80037b8:	080037c1 	.word	0x080037c1
 80037bc:	080037d9 	.word	0x080037d9
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80037c0:	2301      	movs	r3, #1
 80037c2:	73fb      	strb	r3, [r7, #15]
      break;
 80037c4:	e030      	b.n	8003828 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037ca:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d025      	beq.n	800381e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80037d2:	2301      	movs	r3, #1
 80037d4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80037d6:	e022      	b.n	800381e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037dc:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80037e0:	d11f      	bne.n	8003822 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80037e2:	2301      	movs	r3, #1
 80037e4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80037e6:	e01c      	b.n	8003822 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80037e8:	68bb      	ldr	r3, [r7, #8]
 80037ea:	2b02      	cmp	r3, #2
 80037ec:	d903      	bls.n	80037f6 <DMA_CheckFifoParam+0xb6>
 80037ee:	68bb      	ldr	r3, [r7, #8]
 80037f0:	2b03      	cmp	r3, #3
 80037f2:	d003      	beq.n	80037fc <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80037f4:	e018      	b.n	8003828 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80037f6:	2301      	movs	r3, #1
 80037f8:	73fb      	strb	r3, [r7, #15]
      break;
 80037fa:	e015      	b.n	8003828 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003800:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003804:	2b00      	cmp	r3, #0
 8003806:	d00e      	beq.n	8003826 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003808:	2301      	movs	r3, #1
 800380a:	73fb      	strb	r3, [r7, #15]
      break;
 800380c:	e00b      	b.n	8003826 <DMA_CheckFifoParam+0xe6>
      break;
 800380e:	bf00      	nop
 8003810:	e00a      	b.n	8003828 <DMA_CheckFifoParam+0xe8>
      break;
 8003812:	bf00      	nop
 8003814:	e008      	b.n	8003828 <DMA_CheckFifoParam+0xe8>
      break;
 8003816:	bf00      	nop
 8003818:	e006      	b.n	8003828 <DMA_CheckFifoParam+0xe8>
      break;
 800381a:	bf00      	nop
 800381c:	e004      	b.n	8003828 <DMA_CheckFifoParam+0xe8>
      break;
 800381e:	bf00      	nop
 8003820:	e002      	b.n	8003828 <DMA_CheckFifoParam+0xe8>
      break;   
 8003822:	bf00      	nop
 8003824:	e000      	b.n	8003828 <DMA_CheckFifoParam+0xe8>
      break;
 8003826:	bf00      	nop
    }
  } 
  
  return status; 
 8003828:	7bfb      	ldrb	r3, [r7, #15]
}
 800382a:	4618      	mov	r0, r3
 800382c:	3714      	adds	r7, #20
 800382e:	46bd      	mov	sp, r7
 8003830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003834:	4770      	bx	lr
 8003836:	bf00      	nop

08003838 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003838:	b480      	push	{r7}
 800383a:	b089      	sub	sp, #36	; 0x24
 800383c:	af00      	add	r7, sp, #0
 800383e:	6078      	str	r0, [r7, #4]
 8003840:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003842:	2300      	movs	r3, #0
 8003844:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003846:	2300      	movs	r3, #0
 8003848:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800384a:	2300      	movs	r3, #0
 800384c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800384e:	2300      	movs	r3, #0
 8003850:	61fb      	str	r3, [r7, #28]
 8003852:	e159      	b.n	8003b08 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003854:	2201      	movs	r2, #1
 8003856:	69fb      	ldr	r3, [r7, #28]
 8003858:	fa02 f303 	lsl.w	r3, r2, r3
 800385c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800385e:	683b      	ldr	r3, [r7, #0]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	697a      	ldr	r2, [r7, #20]
 8003864:	4013      	ands	r3, r2
 8003866:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003868:	693a      	ldr	r2, [r7, #16]
 800386a:	697b      	ldr	r3, [r7, #20]
 800386c:	429a      	cmp	r2, r3
 800386e:	f040 8148 	bne.w	8003b02 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003872:	683b      	ldr	r3, [r7, #0]
 8003874:	685b      	ldr	r3, [r3, #4]
 8003876:	f003 0303 	and.w	r3, r3, #3
 800387a:	2b01      	cmp	r3, #1
 800387c:	d005      	beq.n	800388a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800387e:	683b      	ldr	r3, [r7, #0]
 8003880:	685b      	ldr	r3, [r3, #4]
 8003882:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003886:	2b02      	cmp	r3, #2
 8003888:	d130      	bne.n	80038ec <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	689b      	ldr	r3, [r3, #8]
 800388e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003890:	69fb      	ldr	r3, [r7, #28]
 8003892:	005b      	lsls	r3, r3, #1
 8003894:	2203      	movs	r2, #3
 8003896:	fa02 f303 	lsl.w	r3, r2, r3
 800389a:	43db      	mvns	r3, r3
 800389c:	69ba      	ldr	r2, [r7, #24]
 800389e:	4013      	ands	r3, r2
 80038a0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80038a2:	683b      	ldr	r3, [r7, #0]
 80038a4:	68da      	ldr	r2, [r3, #12]
 80038a6:	69fb      	ldr	r3, [r7, #28]
 80038a8:	005b      	lsls	r3, r3, #1
 80038aa:	fa02 f303 	lsl.w	r3, r2, r3
 80038ae:	69ba      	ldr	r2, [r7, #24]
 80038b0:	4313      	orrs	r3, r2
 80038b2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	69ba      	ldr	r2, [r7, #24]
 80038b8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	685b      	ldr	r3, [r3, #4]
 80038be:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80038c0:	2201      	movs	r2, #1
 80038c2:	69fb      	ldr	r3, [r7, #28]
 80038c4:	fa02 f303 	lsl.w	r3, r2, r3
 80038c8:	43db      	mvns	r3, r3
 80038ca:	69ba      	ldr	r2, [r7, #24]
 80038cc:	4013      	ands	r3, r2
 80038ce:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80038d0:	683b      	ldr	r3, [r7, #0]
 80038d2:	685b      	ldr	r3, [r3, #4]
 80038d4:	091b      	lsrs	r3, r3, #4
 80038d6:	f003 0201 	and.w	r2, r3, #1
 80038da:	69fb      	ldr	r3, [r7, #28]
 80038dc:	fa02 f303 	lsl.w	r3, r2, r3
 80038e0:	69ba      	ldr	r2, [r7, #24]
 80038e2:	4313      	orrs	r3, r2
 80038e4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	69ba      	ldr	r2, [r7, #24]
 80038ea:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80038ec:	683b      	ldr	r3, [r7, #0]
 80038ee:	685b      	ldr	r3, [r3, #4]
 80038f0:	f003 0303 	and.w	r3, r3, #3
 80038f4:	2b03      	cmp	r3, #3
 80038f6:	d017      	beq.n	8003928 <HAL_GPIO_Init+0xf0>
      {
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	68db      	ldr	r3, [r3, #12]
 80038fc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80038fe:	69fb      	ldr	r3, [r7, #28]
 8003900:	005b      	lsls	r3, r3, #1
 8003902:	2203      	movs	r2, #3
 8003904:	fa02 f303 	lsl.w	r3, r2, r3
 8003908:	43db      	mvns	r3, r3
 800390a:	69ba      	ldr	r2, [r7, #24]
 800390c:	4013      	ands	r3, r2
 800390e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003910:	683b      	ldr	r3, [r7, #0]
 8003912:	689a      	ldr	r2, [r3, #8]
 8003914:	69fb      	ldr	r3, [r7, #28]
 8003916:	005b      	lsls	r3, r3, #1
 8003918:	fa02 f303 	lsl.w	r3, r2, r3
 800391c:	69ba      	ldr	r2, [r7, #24]
 800391e:	4313      	orrs	r3, r2
 8003920:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	69ba      	ldr	r2, [r7, #24]
 8003926:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003928:	683b      	ldr	r3, [r7, #0]
 800392a:	685b      	ldr	r3, [r3, #4]
 800392c:	f003 0303 	and.w	r3, r3, #3
 8003930:	2b02      	cmp	r3, #2
 8003932:	d123      	bne.n	800397c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003934:	69fb      	ldr	r3, [r7, #28]
 8003936:	08da      	lsrs	r2, r3, #3
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	3208      	adds	r2, #8
 800393c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003940:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003942:	69fb      	ldr	r3, [r7, #28]
 8003944:	f003 0307 	and.w	r3, r3, #7
 8003948:	009b      	lsls	r3, r3, #2
 800394a:	220f      	movs	r2, #15
 800394c:	fa02 f303 	lsl.w	r3, r2, r3
 8003950:	43db      	mvns	r3, r3
 8003952:	69ba      	ldr	r2, [r7, #24]
 8003954:	4013      	ands	r3, r2
 8003956:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003958:	683b      	ldr	r3, [r7, #0]
 800395a:	691a      	ldr	r2, [r3, #16]
 800395c:	69fb      	ldr	r3, [r7, #28]
 800395e:	f003 0307 	and.w	r3, r3, #7
 8003962:	009b      	lsls	r3, r3, #2
 8003964:	fa02 f303 	lsl.w	r3, r2, r3
 8003968:	69ba      	ldr	r2, [r7, #24]
 800396a:	4313      	orrs	r3, r2
 800396c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800396e:	69fb      	ldr	r3, [r7, #28]
 8003970:	08da      	lsrs	r2, r3, #3
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	3208      	adds	r2, #8
 8003976:	69b9      	ldr	r1, [r7, #24]
 8003978:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003982:	69fb      	ldr	r3, [r7, #28]
 8003984:	005b      	lsls	r3, r3, #1
 8003986:	2203      	movs	r2, #3
 8003988:	fa02 f303 	lsl.w	r3, r2, r3
 800398c:	43db      	mvns	r3, r3
 800398e:	69ba      	ldr	r2, [r7, #24]
 8003990:	4013      	ands	r3, r2
 8003992:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003994:	683b      	ldr	r3, [r7, #0]
 8003996:	685b      	ldr	r3, [r3, #4]
 8003998:	f003 0203 	and.w	r2, r3, #3
 800399c:	69fb      	ldr	r3, [r7, #28]
 800399e:	005b      	lsls	r3, r3, #1
 80039a0:	fa02 f303 	lsl.w	r3, r2, r3
 80039a4:	69ba      	ldr	r2, [r7, #24]
 80039a6:	4313      	orrs	r3, r2
 80039a8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	69ba      	ldr	r2, [r7, #24]
 80039ae:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80039b0:	683b      	ldr	r3, [r7, #0]
 80039b2:	685b      	ldr	r3, [r3, #4]
 80039b4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	f000 80a2 	beq.w	8003b02 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80039be:	2300      	movs	r3, #0
 80039c0:	60fb      	str	r3, [r7, #12]
 80039c2:	4b57      	ldr	r3, [pc, #348]	; (8003b20 <HAL_GPIO_Init+0x2e8>)
 80039c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80039c6:	4a56      	ldr	r2, [pc, #344]	; (8003b20 <HAL_GPIO_Init+0x2e8>)
 80039c8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80039cc:	6453      	str	r3, [r2, #68]	; 0x44
 80039ce:	4b54      	ldr	r3, [pc, #336]	; (8003b20 <HAL_GPIO_Init+0x2e8>)
 80039d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80039d2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80039d6:	60fb      	str	r3, [r7, #12]
 80039d8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80039da:	4a52      	ldr	r2, [pc, #328]	; (8003b24 <HAL_GPIO_Init+0x2ec>)
 80039dc:	69fb      	ldr	r3, [r7, #28]
 80039de:	089b      	lsrs	r3, r3, #2
 80039e0:	3302      	adds	r3, #2
 80039e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80039e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80039e8:	69fb      	ldr	r3, [r7, #28]
 80039ea:	f003 0303 	and.w	r3, r3, #3
 80039ee:	009b      	lsls	r3, r3, #2
 80039f0:	220f      	movs	r2, #15
 80039f2:	fa02 f303 	lsl.w	r3, r2, r3
 80039f6:	43db      	mvns	r3, r3
 80039f8:	69ba      	ldr	r2, [r7, #24]
 80039fa:	4013      	ands	r3, r2
 80039fc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	4a49      	ldr	r2, [pc, #292]	; (8003b28 <HAL_GPIO_Init+0x2f0>)
 8003a02:	4293      	cmp	r3, r2
 8003a04:	d019      	beq.n	8003a3a <HAL_GPIO_Init+0x202>
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	4a48      	ldr	r2, [pc, #288]	; (8003b2c <HAL_GPIO_Init+0x2f4>)
 8003a0a:	4293      	cmp	r3, r2
 8003a0c:	d013      	beq.n	8003a36 <HAL_GPIO_Init+0x1fe>
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	4a47      	ldr	r2, [pc, #284]	; (8003b30 <HAL_GPIO_Init+0x2f8>)
 8003a12:	4293      	cmp	r3, r2
 8003a14:	d00d      	beq.n	8003a32 <HAL_GPIO_Init+0x1fa>
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	4a46      	ldr	r2, [pc, #280]	; (8003b34 <HAL_GPIO_Init+0x2fc>)
 8003a1a:	4293      	cmp	r3, r2
 8003a1c:	d007      	beq.n	8003a2e <HAL_GPIO_Init+0x1f6>
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	4a45      	ldr	r2, [pc, #276]	; (8003b38 <HAL_GPIO_Init+0x300>)
 8003a22:	4293      	cmp	r3, r2
 8003a24:	d101      	bne.n	8003a2a <HAL_GPIO_Init+0x1f2>
 8003a26:	2304      	movs	r3, #4
 8003a28:	e008      	b.n	8003a3c <HAL_GPIO_Init+0x204>
 8003a2a:	2307      	movs	r3, #7
 8003a2c:	e006      	b.n	8003a3c <HAL_GPIO_Init+0x204>
 8003a2e:	2303      	movs	r3, #3
 8003a30:	e004      	b.n	8003a3c <HAL_GPIO_Init+0x204>
 8003a32:	2302      	movs	r3, #2
 8003a34:	e002      	b.n	8003a3c <HAL_GPIO_Init+0x204>
 8003a36:	2301      	movs	r3, #1
 8003a38:	e000      	b.n	8003a3c <HAL_GPIO_Init+0x204>
 8003a3a:	2300      	movs	r3, #0
 8003a3c:	69fa      	ldr	r2, [r7, #28]
 8003a3e:	f002 0203 	and.w	r2, r2, #3
 8003a42:	0092      	lsls	r2, r2, #2
 8003a44:	4093      	lsls	r3, r2
 8003a46:	69ba      	ldr	r2, [r7, #24]
 8003a48:	4313      	orrs	r3, r2
 8003a4a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003a4c:	4935      	ldr	r1, [pc, #212]	; (8003b24 <HAL_GPIO_Init+0x2ec>)
 8003a4e:	69fb      	ldr	r3, [r7, #28]
 8003a50:	089b      	lsrs	r3, r3, #2
 8003a52:	3302      	adds	r3, #2
 8003a54:	69ba      	ldr	r2, [r7, #24]
 8003a56:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003a5a:	4b38      	ldr	r3, [pc, #224]	; (8003b3c <HAL_GPIO_Init+0x304>)
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003a60:	693b      	ldr	r3, [r7, #16]
 8003a62:	43db      	mvns	r3, r3
 8003a64:	69ba      	ldr	r2, [r7, #24]
 8003a66:	4013      	ands	r3, r2
 8003a68:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003a6a:	683b      	ldr	r3, [r7, #0]
 8003a6c:	685b      	ldr	r3, [r3, #4]
 8003a6e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d003      	beq.n	8003a7e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8003a76:	69ba      	ldr	r2, [r7, #24]
 8003a78:	693b      	ldr	r3, [r7, #16]
 8003a7a:	4313      	orrs	r3, r2
 8003a7c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003a7e:	4a2f      	ldr	r2, [pc, #188]	; (8003b3c <HAL_GPIO_Init+0x304>)
 8003a80:	69bb      	ldr	r3, [r7, #24]
 8003a82:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003a84:	4b2d      	ldr	r3, [pc, #180]	; (8003b3c <HAL_GPIO_Init+0x304>)
 8003a86:	685b      	ldr	r3, [r3, #4]
 8003a88:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003a8a:	693b      	ldr	r3, [r7, #16]
 8003a8c:	43db      	mvns	r3, r3
 8003a8e:	69ba      	ldr	r2, [r7, #24]
 8003a90:	4013      	ands	r3, r2
 8003a92:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003a94:	683b      	ldr	r3, [r7, #0]
 8003a96:	685b      	ldr	r3, [r3, #4]
 8003a98:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d003      	beq.n	8003aa8 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003aa0:	69ba      	ldr	r2, [r7, #24]
 8003aa2:	693b      	ldr	r3, [r7, #16]
 8003aa4:	4313      	orrs	r3, r2
 8003aa6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003aa8:	4a24      	ldr	r2, [pc, #144]	; (8003b3c <HAL_GPIO_Init+0x304>)
 8003aaa:	69bb      	ldr	r3, [r7, #24]
 8003aac:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003aae:	4b23      	ldr	r3, [pc, #140]	; (8003b3c <HAL_GPIO_Init+0x304>)
 8003ab0:	689b      	ldr	r3, [r3, #8]
 8003ab2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003ab4:	693b      	ldr	r3, [r7, #16]
 8003ab6:	43db      	mvns	r3, r3
 8003ab8:	69ba      	ldr	r2, [r7, #24]
 8003aba:	4013      	ands	r3, r2
 8003abc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003abe:	683b      	ldr	r3, [r7, #0]
 8003ac0:	685b      	ldr	r3, [r3, #4]
 8003ac2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d003      	beq.n	8003ad2 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003aca:	69ba      	ldr	r2, [r7, #24]
 8003acc:	693b      	ldr	r3, [r7, #16]
 8003ace:	4313      	orrs	r3, r2
 8003ad0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003ad2:	4a1a      	ldr	r2, [pc, #104]	; (8003b3c <HAL_GPIO_Init+0x304>)
 8003ad4:	69bb      	ldr	r3, [r7, #24]
 8003ad6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003ad8:	4b18      	ldr	r3, [pc, #96]	; (8003b3c <HAL_GPIO_Init+0x304>)
 8003ada:	68db      	ldr	r3, [r3, #12]
 8003adc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003ade:	693b      	ldr	r3, [r7, #16]
 8003ae0:	43db      	mvns	r3, r3
 8003ae2:	69ba      	ldr	r2, [r7, #24]
 8003ae4:	4013      	ands	r3, r2
 8003ae6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003ae8:	683b      	ldr	r3, [r7, #0]
 8003aea:	685b      	ldr	r3, [r3, #4]
 8003aec:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d003      	beq.n	8003afc <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003af4:	69ba      	ldr	r2, [r7, #24]
 8003af6:	693b      	ldr	r3, [r7, #16]
 8003af8:	4313      	orrs	r3, r2
 8003afa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003afc:	4a0f      	ldr	r2, [pc, #60]	; (8003b3c <HAL_GPIO_Init+0x304>)
 8003afe:	69bb      	ldr	r3, [r7, #24]
 8003b00:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003b02:	69fb      	ldr	r3, [r7, #28]
 8003b04:	3301      	adds	r3, #1
 8003b06:	61fb      	str	r3, [r7, #28]
 8003b08:	69fb      	ldr	r3, [r7, #28]
 8003b0a:	2b0f      	cmp	r3, #15
 8003b0c:	f67f aea2 	bls.w	8003854 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003b10:	bf00      	nop
 8003b12:	bf00      	nop
 8003b14:	3724      	adds	r7, #36	; 0x24
 8003b16:	46bd      	mov	sp, r7
 8003b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b1c:	4770      	bx	lr
 8003b1e:	bf00      	nop
 8003b20:	40023800 	.word	0x40023800
 8003b24:	40013800 	.word	0x40013800
 8003b28:	40020000 	.word	0x40020000
 8003b2c:	40020400 	.word	0x40020400
 8003b30:	40020800 	.word	0x40020800
 8003b34:	40020c00 	.word	0x40020c00
 8003b38:	40021000 	.word	0x40021000
 8003b3c:	40013c00 	.word	0x40013c00

08003b40 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003b40:	b480      	push	{r7}
 8003b42:	b085      	sub	sp, #20
 8003b44:	af00      	add	r7, sp, #0
 8003b46:	6078      	str	r0, [r7, #4]
 8003b48:	460b      	mov	r3, r1
 8003b4a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	691a      	ldr	r2, [r3, #16]
 8003b50:	887b      	ldrh	r3, [r7, #2]
 8003b52:	4013      	ands	r3, r2
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d002      	beq.n	8003b5e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003b58:	2301      	movs	r3, #1
 8003b5a:	73fb      	strb	r3, [r7, #15]
 8003b5c:	e001      	b.n	8003b62 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003b5e:	2300      	movs	r3, #0
 8003b60:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003b62:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b64:	4618      	mov	r0, r3
 8003b66:	3714      	adds	r7, #20
 8003b68:	46bd      	mov	sp, r7
 8003b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b6e:	4770      	bx	lr

08003b70 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003b70:	b480      	push	{r7}
 8003b72:	b083      	sub	sp, #12
 8003b74:	af00      	add	r7, sp, #0
 8003b76:	6078      	str	r0, [r7, #4]
 8003b78:	460b      	mov	r3, r1
 8003b7a:	807b      	strh	r3, [r7, #2]
 8003b7c:	4613      	mov	r3, r2
 8003b7e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003b80:	787b      	ldrb	r3, [r7, #1]
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d003      	beq.n	8003b8e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003b86:	887a      	ldrh	r2, [r7, #2]
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003b8c:	e003      	b.n	8003b96 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003b8e:	887b      	ldrh	r3, [r7, #2]
 8003b90:	041a      	lsls	r2, r3, #16
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	619a      	str	r2, [r3, #24]
}
 8003b96:	bf00      	nop
 8003b98:	370c      	adds	r7, #12
 8003b9a:	46bd      	mov	sp, r7
 8003b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ba0:	4770      	bx	lr
	...

08003ba4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003ba4:	b580      	push	{r7, lr}
 8003ba6:	b086      	sub	sp, #24
 8003ba8:	af00      	add	r7, sp, #0
 8003baa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d101      	bne.n	8003bb6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003bb2:	2301      	movs	r3, #1
 8003bb4:	e264      	b.n	8004080 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	f003 0301 	and.w	r3, r3, #1
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d075      	beq.n	8003cae <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003bc2:	4ba3      	ldr	r3, [pc, #652]	; (8003e50 <HAL_RCC_OscConfig+0x2ac>)
 8003bc4:	689b      	ldr	r3, [r3, #8]
 8003bc6:	f003 030c 	and.w	r3, r3, #12
 8003bca:	2b04      	cmp	r3, #4
 8003bcc:	d00c      	beq.n	8003be8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003bce:	4ba0      	ldr	r3, [pc, #640]	; (8003e50 <HAL_RCC_OscConfig+0x2ac>)
 8003bd0:	689b      	ldr	r3, [r3, #8]
 8003bd2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003bd6:	2b08      	cmp	r3, #8
 8003bd8:	d112      	bne.n	8003c00 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003bda:	4b9d      	ldr	r3, [pc, #628]	; (8003e50 <HAL_RCC_OscConfig+0x2ac>)
 8003bdc:	685b      	ldr	r3, [r3, #4]
 8003bde:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003be2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003be6:	d10b      	bne.n	8003c00 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003be8:	4b99      	ldr	r3, [pc, #612]	; (8003e50 <HAL_RCC_OscConfig+0x2ac>)
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d05b      	beq.n	8003cac <HAL_RCC_OscConfig+0x108>
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	685b      	ldr	r3, [r3, #4]
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d157      	bne.n	8003cac <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003bfc:	2301      	movs	r3, #1
 8003bfe:	e23f      	b.n	8004080 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	685b      	ldr	r3, [r3, #4]
 8003c04:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003c08:	d106      	bne.n	8003c18 <HAL_RCC_OscConfig+0x74>
 8003c0a:	4b91      	ldr	r3, [pc, #580]	; (8003e50 <HAL_RCC_OscConfig+0x2ac>)
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	4a90      	ldr	r2, [pc, #576]	; (8003e50 <HAL_RCC_OscConfig+0x2ac>)
 8003c10:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003c14:	6013      	str	r3, [r2, #0]
 8003c16:	e01d      	b.n	8003c54 <HAL_RCC_OscConfig+0xb0>
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	685b      	ldr	r3, [r3, #4]
 8003c1c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003c20:	d10c      	bne.n	8003c3c <HAL_RCC_OscConfig+0x98>
 8003c22:	4b8b      	ldr	r3, [pc, #556]	; (8003e50 <HAL_RCC_OscConfig+0x2ac>)
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	4a8a      	ldr	r2, [pc, #552]	; (8003e50 <HAL_RCC_OscConfig+0x2ac>)
 8003c28:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003c2c:	6013      	str	r3, [r2, #0]
 8003c2e:	4b88      	ldr	r3, [pc, #544]	; (8003e50 <HAL_RCC_OscConfig+0x2ac>)
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	4a87      	ldr	r2, [pc, #540]	; (8003e50 <HAL_RCC_OscConfig+0x2ac>)
 8003c34:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003c38:	6013      	str	r3, [r2, #0]
 8003c3a:	e00b      	b.n	8003c54 <HAL_RCC_OscConfig+0xb0>
 8003c3c:	4b84      	ldr	r3, [pc, #528]	; (8003e50 <HAL_RCC_OscConfig+0x2ac>)
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	4a83      	ldr	r2, [pc, #524]	; (8003e50 <HAL_RCC_OscConfig+0x2ac>)
 8003c42:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003c46:	6013      	str	r3, [r2, #0]
 8003c48:	4b81      	ldr	r3, [pc, #516]	; (8003e50 <HAL_RCC_OscConfig+0x2ac>)
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	4a80      	ldr	r2, [pc, #512]	; (8003e50 <HAL_RCC_OscConfig+0x2ac>)
 8003c4e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003c52:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	685b      	ldr	r3, [r3, #4]
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d013      	beq.n	8003c84 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c5c:	f7fe fb76 	bl	800234c <HAL_GetTick>
 8003c60:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c62:	e008      	b.n	8003c76 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003c64:	f7fe fb72 	bl	800234c <HAL_GetTick>
 8003c68:	4602      	mov	r2, r0
 8003c6a:	693b      	ldr	r3, [r7, #16]
 8003c6c:	1ad3      	subs	r3, r2, r3
 8003c6e:	2b64      	cmp	r3, #100	; 0x64
 8003c70:	d901      	bls.n	8003c76 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003c72:	2303      	movs	r3, #3
 8003c74:	e204      	b.n	8004080 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c76:	4b76      	ldr	r3, [pc, #472]	; (8003e50 <HAL_RCC_OscConfig+0x2ac>)
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d0f0      	beq.n	8003c64 <HAL_RCC_OscConfig+0xc0>
 8003c82:	e014      	b.n	8003cae <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c84:	f7fe fb62 	bl	800234c <HAL_GetTick>
 8003c88:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003c8a:	e008      	b.n	8003c9e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003c8c:	f7fe fb5e 	bl	800234c <HAL_GetTick>
 8003c90:	4602      	mov	r2, r0
 8003c92:	693b      	ldr	r3, [r7, #16]
 8003c94:	1ad3      	subs	r3, r2, r3
 8003c96:	2b64      	cmp	r3, #100	; 0x64
 8003c98:	d901      	bls.n	8003c9e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003c9a:	2303      	movs	r3, #3
 8003c9c:	e1f0      	b.n	8004080 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003c9e:	4b6c      	ldr	r3, [pc, #432]	; (8003e50 <HAL_RCC_OscConfig+0x2ac>)
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d1f0      	bne.n	8003c8c <HAL_RCC_OscConfig+0xe8>
 8003caa:	e000      	b.n	8003cae <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003cac:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	f003 0302 	and.w	r3, r3, #2
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d063      	beq.n	8003d82 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003cba:	4b65      	ldr	r3, [pc, #404]	; (8003e50 <HAL_RCC_OscConfig+0x2ac>)
 8003cbc:	689b      	ldr	r3, [r3, #8]
 8003cbe:	f003 030c 	and.w	r3, r3, #12
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d00b      	beq.n	8003cde <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003cc6:	4b62      	ldr	r3, [pc, #392]	; (8003e50 <HAL_RCC_OscConfig+0x2ac>)
 8003cc8:	689b      	ldr	r3, [r3, #8]
 8003cca:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003cce:	2b08      	cmp	r3, #8
 8003cd0:	d11c      	bne.n	8003d0c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003cd2:	4b5f      	ldr	r3, [pc, #380]	; (8003e50 <HAL_RCC_OscConfig+0x2ac>)
 8003cd4:	685b      	ldr	r3, [r3, #4]
 8003cd6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d116      	bne.n	8003d0c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003cde:	4b5c      	ldr	r3, [pc, #368]	; (8003e50 <HAL_RCC_OscConfig+0x2ac>)
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	f003 0302 	and.w	r3, r3, #2
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d005      	beq.n	8003cf6 <HAL_RCC_OscConfig+0x152>
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	68db      	ldr	r3, [r3, #12]
 8003cee:	2b01      	cmp	r3, #1
 8003cf0:	d001      	beq.n	8003cf6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003cf2:	2301      	movs	r3, #1
 8003cf4:	e1c4      	b.n	8004080 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003cf6:	4b56      	ldr	r3, [pc, #344]	; (8003e50 <HAL_RCC_OscConfig+0x2ac>)
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	691b      	ldr	r3, [r3, #16]
 8003d02:	00db      	lsls	r3, r3, #3
 8003d04:	4952      	ldr	r1, [pc, #328]	; (8003e50 <HAL_RCC_OscConfig+0x2ac>)
 8003d06:	4313      	orrs	r3, r2
 8003d08:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003d0a:	e03a      	b.n	8003d82 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	68db      	ldr	r3, [r3, #12]
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d020      	beq.n	8003d56 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003d14:	4b4f      	ldr	r3, [pc, #316]	; (8003e54 <HAL_RCC_OscConfig+0x2b0>)
 8003d16:	2201      	movs	r2, #1
 8003d18:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d1a:	f7fe fb17 	bl	800234c <HAL_GetTick>
 8003d1e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d20:	e008      	b.n	8003d34 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003d22:	f7fe fb13 	bl	800234c <HAL_GetTick>
 8003d26:	4602      	mov	r2, r0
 8003d28:	693b      	ldr	r3, [r7, #16]
 8003d2a:	1ad3      	subs	r3, r2, r3
 8003d2c:	2b02      	cmp	r3, #2
 8003d2e:	d901      	bls.n	8003d34 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003d30:	2303      	movs	r3, #3
 8003d32:	e1a5      	b.n	8004080 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d34:	4b46      	ldr	r3, [pc, #280]	; (8003e50 <HAL_RCC_OscConfig+0x2ac>)
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	f003 0302 	and.w	r3, r3, #2
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d0f0      	beq.n	8003d22 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d40:	4b43      	ldr	r3, [pc, #268]	; (8003e50 <HAL_RCC_OscConfig+0x2ac>)
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	691b      	ldr	r3, [r3, #16]
 8003d4c:	00db      	lsls	r3, r3, #3
 8003d4e:	4940      	ldr	r1, [pc, #256]	; (8003e50 <HAL_RCC_OscConfig+0x2ac>)
 8003d50:	4313      	orrs	r3, r2
 8003d52:	600b      	str	r3, [r1, #0]
 8003d54:	e015      	b.n	8003d82 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003d56:	4b3f      	ldr	r3, [pc, #252]	; (8003e54 <HAL_RCC_OscConfig+0x2b0>)
 8003d58:	2200      	movs	r2, #0
 8003d5a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d5c:	f7fe faf6 	bl	800234c <HAL_GetTick>
 8003d60:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003d62:	e008      	b.n	8003d76 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003d64:	f7fe faf2 	bl	800234c <HAL_GetTick>
 8003d68:	4602      	mov	r2, r0
 8003d6a:	693b      	ldr	r3, [r7, #16]
 8003d6c:	1ad3      	subs	r3, r2, r3
 8003d6e:	2b02      	cmp	r3, #2
 8003d70:	d901      	bls.n	8003d76 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003d72:	2303      	movs	r3, #3
 8003d74:	e184      	b.n	8004080 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003d76:	4b36      	ldr	r3, [pc, #216]	; (8003e50 <HAL_RCC_OscConfig+0x2ac>)
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	f003 0302 	and.w	r3, r3, #2
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d1f0      	bne.n	8003d64 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	f003 0308 	and.w	r3, r3, #8
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d030      	beq.n	8003df0 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	695b      	ldr	r3, [r3, #20]
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d016      	beq.n	8003dc4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003d96:	4b30      	ldr	r3, [pc, #192]	; (8003e58 <HAL_RCC_OscConfig+0x2b4>)
 8003d98:	2201      	movs	r2, #1
 8003d9a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d9c:	f7fe fad6 	bl	800234c <HAL_GetTick>
 8003da0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003da2:	e008      	b.n	8003db6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003da4:	f7fe fad2 	bl	800234c <HAL_GetTick>
 8003da8:	4602      	mov	r2, r0
 8003daa:	693b      	ldr	r3, [r7, #16]
 8003dac:	1ad3      	subs	r3, r2, r3
 8003dae:	2b02      	cmp	r3, #2
 8003db0:	d901      	bls.n	8003db6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003db2:	2303      	movs	r3, #3
 8003db4:	e164      	b.n	8004080 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003db6:	4b26      	ldr	r3, [pc, #152]	; (8003e50 <HAL_RCC_OscConfig+0x2ac>)
 8003db8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003dba:	f003 0302 	and.w	r3, r3, #2
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d0f0      	beq.n	8003da4 <HAL_RCC_OscConfig+0x200>
 8003dc2:	e015      	b.n	8003df0 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003dc4:	4b24      	ldr	r3, [pc, #144]	; (8003e58 <HAL_RCC_OscConfig+0x2b4>)
 8003dc6:	2200      	movs	r2, #0
 8003dc8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003dca:	f7fe fabf 	bl	800234c <HAL_GetTick>
 8003dce:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003dd0:	e008      	b.n	8003de4 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003dd2:	f7fe fabb 	bl	800234c <HAL_GetTick>
 8003dd6:	4602      	mov	r2, r0
 8003dd8:	693b      	ldr	r3, [r7, #16]
 8003dda:	1ad3      	subs	r3, r2, r3
 8003ddc:	2b02      	cmp	r3, #2
 8003dde:	d901      	bls.n	8003de4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003de0:	2303      	movs	r3, #3
 8003de2:	e14d      	b.n	8004080 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003de4:	4b1a      	ldr	r3, [pc, #104]	; (8003e50 <HAL_RCC_OscConfig+0x2ac>)
 8003de6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003de8:	f003 0302 	and.w	r3, r3, #2
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d1f0      	bne.n	8003dd2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	f003 0304 	and.w	r3, r3, #4
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	f000 80a0 	beq.w	8003f3e <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003dfe:	2300      	movs	r3, #0
 8003e00:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003e02:	4b13      	ldr	r3, [pc, #76]	; (8003e50 <HAL_RCC_OscConfig+0x2ac>)
 8003e04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e06:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d10f      	bne.n	8003e2e <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003e0e:	2300      	movs	r3, #0
 8003e10:	60bb      	str	r3, [r7, #8]
 8003e12:	4b0f      	ldr	r3, [pc, #60]	; (8003e50 <HAL_RCC_OscConfig+0x2ac>)
 8003e14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e16:	4a0e      	ldr	r2, [pc, #56]	; (8003e50 <HAL_RCC_OscConfig+0x2ac>)
 8003e18:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003e1c:	6413      	str	r3, [r2, #64]	; 0x40
 8003e1e:	4b0c      	ldr	r3, [pc, #48]	; (8003e50 <HAL_RCC_OscConfig+0x2ac>)
 8003e20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e22:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e26:	60bb      	str	r3, [r7, #8]
 8003e28:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003e2a:	2301      	movs	r3, #1
 8003e2c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e2e:	4b0b      	ldr	r3, [pc, #44]	; (8003e5c <HAL_RCC_OscConfig+0x2b8>)
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d121      	bne.n	8003e7e <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003e3a:	4b08      	ldr	r3, [pc, #32]	; (8003e5c <HAL_RCC_OscConfig+0x2b8>)
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	4a07      	ldr	r2, [pc, #28]	; (8003e5c <HAL_RCC_OscConfig+0x2b8>)
 8003e40:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003e44:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003e46:	f7fe fa81 	bl	800234c <HAL_GetTick>
 8003e4a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e4c:	e011      	b.n	8003e72 <HAL_RCC_OscConfig+0x2ce>
 8003e4e:	bf00      	nop
 8003e50:	40023800 	.word	0x40023800
 8003e54:	42470000 	.word	0x42470000
 8003e58:	42470e80 	.word	0x42470e80
 8003e5c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003e60:	f7fe fa74 	bl	800234c <HAL_GetTick>
 8003e64:	4602      	mov	r2, r0
 8003e66:	693b      	ldr	r3, [r7, #16]
 8003e68:	1ad3      	subs	r3, r2, r3
 8003e6a:	2b02      	cmp	r3, #2
 8003e6c:	d901      	bls.n	8003e72 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8003e6e:	2303      	movs	r3, #3
 8003e70:	e106      	b.n	8004080 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e72:	4b85      	ldr	r3, [pc, #532]	; (8004088 <HAL_RCC_OscConfig+0x4e4>)
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d0f0      	beq.n	8003e60 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	689b      	ldr	r3, [r3, #8]
 8003e82:	2b01      	cmp	r3, #1
 8003e84:	d106      	bne.n	8003e94 <HAL_RCC_OscConfig+0x2f0>
 8003e86:	4b81      	ldr	r3, [pc, #516]	; (800408c <HAL_RCC_OscConfig+0x4e8>)
 8003e88:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e8a:	4a80      	ldr	r2, [pc, #512]	; (800408c <HAL_RCC_OscConfig+0x4e8>)
 8003e8c:	f043 0301 	orr.w	r3, r3, #1
 8003e90:	6713      	str	r3, [r2, #112]	; 0x70
 8003e92:	e01c      	b.n	8003ece <HAL_RCC_OscConfig+0x32a>
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	689b      	ldr	r3, [r3, #8]
 8003e98:	2b05      	cmp	r3, #5
 8003e9a:	d10c      	bne.n	8003eb6 <HAL_RCC_OscConfig+0x312>
 8003e9c:	4b7b      	ldr	r3, [pc, #492]	; (800408c <HAL_RCC_OscConfig+0x4e8>)
 8003e9e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ea0:	4a7a      	ldr	r2, [pc, #488]	; (800408c <HAL_RCC_OscConfig+0x4e8>)
 8003ea2:	f043 0304 	orr.w	r3, r3, #4
 8003ea6:	6713      	str	r3, [r2, #112]	; 0x70
 8003ea8:	4b78      	ldr	r3, [pc, #480]	; (800408c <HAL_RCC_OscConfig+0x4e8>)
 8003eaa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003eac:	4a77      	ldr	r2, [pc, #476]	; (800408c <HAL_RCC_OscConfig+0x4e8>)
 8003eae:	f043 0301 	orr.w	r3, r3, #1
 8003eb2:	6713      	str	r3, [r2, #112]	; 0x70
 8003eb4:	e00b      	b.n	8003ece <HAL_RCC_OscConfig+0x32a>
 8003eb6:	4b75      	ldr	r3, [pc, #468]	; (800408c <HAL_RCC_OscConfig+0x4e8>)
 8003eb8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003eba:	4a74      	ldr	r2, [pc, #464]	; (800408c <HAL_RCC_OscConfig+0x4e8>)
 8003ebc:	f023 0301 	bic.w	r3, r3, #1
 8003ec0:	6713      	str	r3, [r2, #112]	; 0x70
 8003ec2:	4b72      	ldr	r3, [pc, #456]	; (800408c <HAL_RCC_OscConfig+0x4e8>)
 8003ec4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ec6:	4a71      	ldr	r2, [pc, #452]	; (800408c <HAL_RCC_OscConfig+0x4e8>)
 8003ec8:	f023 0304 	bic.w	r3, r3, #4
 8003ecc:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	689b      	ldr	r3, [r3, #8]
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d015      	beq.n	8003f02 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ed6:	f7fe fa39 	bl	800234c <HAL_GetTick>
 8003eda:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003edc:	e00a      	b.n	8003ef4 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003ede:	f7fe fa35 	bl	800234c <HAL_GetTick>
 8003ee2:	4602      	mov	r2, r0
 8003ee4:	693b      	ldr	r3, [r7, #16]
 8003ee6:	1ad3      	subs	r3, r2, r3
 8003ee8:	f241 3288 	movw	r2, #5000	; 0x1388
 8003eec:	4293      	cmp	r3, r2
 8003eee:	d901      	bls.n	8003ef4 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8003ef0:	2303      	movs	r3, #3
 8003ef2:	e0c5      	b.n	8004080 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ef4:	4b65      	ldr	r3, [pc, #404]	; (800408c <HAL_RCC_OscConfig+0x4e8>)
 8003ef6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ef8:	f003 0302 	and.w	r3, r3, #2
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d0ee      	beq.n	8003ede <HAL_RCC_OscConfig+0x33a>
 8003f00:	e014      	b.n	8003f2c <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003f02:	f7fe fa23 	bl	800234c <HAL_GetTick>
 8003f06:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003f08:	e00a      	b.n	8003f20 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003f0a:	f7fe fa1f 	bl	800234c <HAL_GetTick>
 8003f0e:	4602      	mov	r2, r0
 8003f10:	693b      	ldr	r3, [r7, #16]
 8003f12:	1ad3      	subs	r3, r2, r3
 8003f14:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f18:	4293      	cmp	r3, r2
 8003f1a:	d901      	bls.n	8003f20 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8003f1c:	2303      	movs	r3, #3
 8003f1e:	e0af      	b.n	8004080 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003f20:	4b5a      	ldr	r3, [pc, #360]	; (800408c <HAL_RCC_OscConfig+0x4e8>)
 8003f22:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f24:	f003 0302 	and.w	r3, r3, #2
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d1ee      	bne.n	8003f0a <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003f2c:	7dfb      	ldrb	r3, [r7, #23]
 8003f2e:	2b01      	cmp	r3, #1
 8003f30:	d105      	bne.n	8003f3e <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003f32:	4b56      	ldr	r3, [pc, #344]	; (800408c <HAL_RCC_OscConfig+0x4e8>)
 8003f34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f36:	4a55      	ldr	r2, [pc, #340]	; (800408c <HAL_RCC_OscConfig+0x4e8>)
 8003f38:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003f3c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	699b      	ldr	r3, [r3, #24]
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	f000 809b 	beq.w	800407e <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003f48:	4b50      	ldr	r3, [pc, #320]	; (800408c <HAL_RCC_OscConfig+0x4e8>)
 8003f4a:	689b      	ldr	r3, [r3, #8]
 8003f4c:	f003 030c 	and.w	r3, r3, #12
 8003f50:	2b08      	cmp	r3, #8
 8003f52:	d05c      	beq.n	800400e <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	699b      	ldr	r3, [r3, #24]
 8003f58:	2b02      	cmp	r3, #2
 8003f5a:	d141      	bne.n	8003fe0 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f5c:	4b4c      	ldr	r3, [pc, #304]	; (8004090 <HAL_RCC_OscConfig+0x4ec>)
 8003f5e:	2200      	movs	r2, #0
 8003f60:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f62:	f7fe f9f3 	bl	800234c <HAL_GetTick>
 8003f66:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003f68:	e008      	b.n	8003f7c <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003f6a:	f7fe f9ef 	bl	800234c <HAL_GetTick>
 8003f6e:	4602      	mov	r2, r0
 8003f70:	693b      	ldr	r3, [r7, #16]
 8003f72:	1ad3      	subs	r3, r2, r3
 8003f74:	2b02      	cmp	r3, #2
 8003f76:	d901      	bls.n	8003f7c <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8003f78:	2303      	movs	r3, #3
 8003f7a:	e081      	b.n	8004080 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003f7c:	4b43      	ldr	r3, [pc, #268]	; (800408c <HAL_RCC_OscConfig+0x4e8>)
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d1f0      	bne.n	8003f6a <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	69da      	ldr	r2, [r3, #28]
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	6a1b      	ldr	r3, [r3, #32]
 8003f90:	431a      	orrs	r2, r3
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f96:	019b      	lsls	r3, r3, #6
 8003f98:	431a      	orrs	r2, r3
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f9e:	085b      	lsrs	r3, r3, #1
 8003fa0:	3b01      	subs	r3, #1
 8003fa2:	041b      	lsls	r3, r3, #16
 8003fa4:	431a      	orrs	r2, r3
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003faa:	061b      	lsls	r3, r3, #24
 8003fac:	4937      	ldr	r1, [pc, #220]	; (800408c <HAL_RCC_OscConfig+0x4e8>)
 8003fae:	4313      	orrs	r3, r2
 8003fb0:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003fb2:	4b37      	ldr	r3, [pc, #220]	; (8004090 <HAL_RCC_OscConfig+0x4ec>)
 8003fb4:	2201      	movs	r2, #1
 8003fb6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003fb8:	f7fe f9c8 	bl	800234c <HAL_GetTick>
 8003fbc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003fbe:	e008      	b.n	8003fd2 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003fc0:	f7fe f9c4 	bl	800234c <HAL_GetTick>
 8003fc4:	4602      	mov	r2, r0
 8003fc6:	693b      	ldr	r3, [r7, #16]
 8003fc8:	1ad3      	subs	r3, r2, r3
 8003fca:	2b02      	cmp	r3, #2
 8003fcc:	d901      	bls.n	8003fd2 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8003fce:	2303      	movs	r3, #3
 8003fd0:	e056      	b.n	8004080 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003fd2:	4b2e      	ldr	r3, [pc, #184]	; (800408c <HAL_RCC_OscConfig+0x4e8>)
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d0f0      	beq.n	8003fc0 <HAL_RCC_OscConfig+0x41c>
 8003fde:	e04e      	b.n	800407e <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003fe0:	4b2b      	ldr	r3, [pc, #172]	; (8004090 <HAL_RCC_OscConfig+0x4ec>)
 8003fe2:	2200      	movs	r2, #0
 8003fe4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003fe6:	f7fe f9b1 	bl	800234c <HAL_GetTick>
 8003fea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003fec:	e008      	b.n	8004000 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003fee:	f7fe f9ad 	bl	800234c <HAL_GetTick>
 8003ff2:	4602      	mov	r2, r0
 8003ff4:	693b      	ldr	r3, [r7, #16]
 8003ff6:	1ad3      	subs	r3, r2, r3
 8003ff8:	2b02      	cmp	r3, #2
 8003ffa:	d901      	bls.n	8004000 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8003ffc:	2303      	movs	r3, #3
 8003ffe:	e03f      	b.n	8004080 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004000:	4b22      	ldr	r3, [pc, #136]	; (800408c <HAL_RCC_OscConfig+0x4e8>)
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004008:	2b00      	cmp	r3, #0
 800400a:	d1f0      	bne.n	8003fee <HAL_RCC_OscConfig+0x44a>
 800400c:	e037      	b.n	800407e <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	699b      	ldr	r3, [r3, #24]
 8004012:	2b01      	cmp	r3, #1
 8004014:	d101      	bne.n	800401a <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8004016:	2301      	movs	r3, #1
 8004018:	e032      	b.n	8004080 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800401a:	4b1c      	ldr	r3, [pc, #112]	; (800408c <HAL_RCC_OscConfig+0x4e8>)
 800401c:	685b      	ldr	r3, [r3, #4]
 800401e:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	699b      	ldr	r3, [r3, #24]
 8004024:	2b01      	cmp	r3, #1
 8004026:	d028      	beq.n	800407a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004032:	429a      	cmp	r2, r3
 8004034:	d121      	bne.n	800407a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004040:	429a      	cmp	r2, r3
 8004042:	d11a      	bne.n	800407a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004044:	68fa      	ldr	r2, [r7, #12]
 8004046:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800404a:	4013      	ands	r3, r2
 800404c:	687a      	ldr	r2, [r7, #4]
 800404e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004050:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004052:	4293      	cmp	r3, r2
 8004054:	d111      	bne.n	800407a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004060:	085b      	lsrs	r3, r3, #1
 8004062:	3b01      	subs	r3, #1
 8004064:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004066:	429a      	cmp	r2, r3
 8004068:	d107      	bne.n	800407a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004074:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004076:	429a      	cmp	r2, r3
 8004078:	d001      	beq.n	800407e <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 800407a:	2301      	movs	r3, #1
 800407c:	e000      	b.n	8004080 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 800407e:	2300      	movs	r3, #0
}
 8004080:	4618      	mov	r0, r3
 8004082:	3718      	adds	r7, #24
 8004084:	46bd      	mov	sp, r7
 8004086:	bd80      	pop	{r7, pc}
 8004088:	40007000 	.word	0x40007000
 800408c:	40023800 	.word	0x40023800
 8004090:	42470060 	.word	0x42470060

08004094 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004094:	b580      	push	{r7, lr}
 8004096:	b084      	sub	sp, #16
 8004098:	af00      	add	r7, sp, #0
 800409a:	6078      	str	r0, [r7, #4]
 800409c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d101      	bne.n	80040a8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80040a4:	2301      	movs	r3, #1
 80040a6:	e0cc      	b.n	8004242 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80040a8:	4b68      	ldr	r3, [pc, #416]	; (800424c <HAL_RCC_ClockConfig+0x1b8>)
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	f003 0307 	and.w	r3, r3, #7
 80040b0:	683a      	ldr	r2, [r7, #0]
 80040b2:	429a      	cmp	r2, r3
 80040b4:	d90c      	bls.n	80040d0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80040b6:	4b65      	ldr	r3, [pc, #404]	; (800424c <HAL_RCC_ClockConfig+0x1b8>)
 80040b8:	683a      	ldr	r2, [r7, #0]
 80040ba:	b2d2      	uxtb	r2, r2
 80040bc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80040be:	4b63      	ldr	r3, [pc, #396]	; (800424c <HAL_RCC_ClockConfig+0x1b8>)
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	f003 0307 	and.w	r3, r3, #7
 80040c6:	683a      	ldr	r2, [r7, #0]
 80040c8:	429a      	cmp	r2, r3
 80040ca:	d001      	beq.n	80040d0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80040cc:	2301      	movs	r3, #1
 80040ce:	e0b8      	b.n	8004242 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	f003 0302 	and.w	r3, r3, #2
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d020      	beq.n	800411e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	f003 0304 	and.w	r3, r3, #4
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d005      	beq.n	80040f4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80040e8:	4b59      	ldr	r3, [pc, #356]	; (8004250 <HAL_RCC_ClockConfig+0x1bc>)
 80040ea:	689b      	ldr	r3, [r3, #8]
 80040ec:	4a58      	ldr	r2, [pc, #352]	; (8004250 <HAL_RCC_ClockConfig+0x1bc>)
 80040ee:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80040f2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	f003 0308 	and.w	r3, r3, #8
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d005      	beq.n	800410c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004100:	4b53      	ldr	r3, [pc, #332]	; (8004250 <HAL_RCC_ClockConfig+0x1bc>)
 8004102:	689b      	ldr	r3, [r3, #8]
 8004104:	4a52      	ldr	r2, [pc, #328]	; (8004250 <HAL_RCC_ClockConfig+0x1bc>)
 8004106:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800410a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800410c:	4b50      	ldr	r3, [pc, #320]	; (8004250 <HAL_RCC_ClockConfig+0x1bc>)
 800410e:	689b      	ldr	r3, [r3, #8]
 8004110:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	689b      	ldr	r3, [r3, #8]
 8004118:	494d      	ldr	r1, [pc, #308]	; (8004250 <HAL_RCC_ClockConfig+0x1bc>)
 800411a:	4313      	orrs	r3, r2
 800411c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	f003 0301 	and.w	r3, r3, #1
 8004126:	2b00      	cmp	r3, #0
 8004128:	d044      	beq.n	80041b4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	685b      	ldr	r3, [r3, #4]
 800412e:	2b01      	cmp	r3, #1
 8004130:	d107      	bne.n	8004142 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004132:	4b47      	ldr	r3, [pc, #284]	; (8004250 <HAL_RCC_ClockConfig+0x1bc>)
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800413a:	2b00      	cmp	r3, #0
 800413c:	d119      	bne.n	8004172 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800413e:	2301      	movs	r3, #1
 8004140:	e07f      	b.n	8004242 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	685b      	ldr	r3, [r3, #4]
 8004146:	2b02      	cmp	r3, #2
 8004148:	d003      	beq.n	8004152 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800414e:	2b03      	cmp	r3, #3
 8004150:	d107      	bne.n	8004162 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004152:	4b3f      	ldr	r3, [pc, #252]	; (8004250 <HAL_RCC_ClockConfig+0x1bc>)
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800415a:	2b00      	cmp	r3, #0
 800415c:	d109      	bne.n	8004172 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800415e:	2301      	movs	r3, #1
 8004160:	e06f      	b.n	8004242 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004162:	4b3b      	ldr	r3, [pc, #236]	; (8004250 <HAL_RCC_ClockConfig+0x1bc>)
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	f003 0302 	and.w	r3, r3, #2
 800416a:	2b00      	cmp	r3, #0
 800416c:	d101      	bne.n	8004172 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800416e:	2301      	movs	r3, #1
 8004170:	e067      	b.n	8004242 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004172:	4b37      	ldr	r3, [pc, #220]	; (8004250 <HAL_RCC_ClockConfig+0x1bc>)
 8004174:	689b      	ldr	r3, [r3, #8]
 8004176:	f023 0203 	bic.w	r2, r3, #3
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	685b      	ldr	r3, [r3, #4]
 800417e:	4934      	ldr	r1, [pc, #208]	; (8004250 <HAL_RCC_ClockConfig+0x1bc>)
 8004180:	4313      	orrs	r3, r2
 8004182:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004184:	f7fe f8e2 	bl	800234c <HAL_GetTick>
 8004188:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800418a:	e00a      	b.n	80041a2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800418c:	f7fe f8de 	bl	800234c <HAL_GetTick>
 8004190:	4602      	mov	r2, r0
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	1ad3      	subs	r3, r2, r3
 8004196:	f241 3288 	movw	r2, #5000	; 0x1388
 800419a:	4293      	cmp	r3, r2
 800419c:	d901      	bls.n	80041a2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800419e:	2303      	movs	r3, #3
 80041a0:	e04f      	b.n	8004242 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80041a2:	4b2b      	ldr	r3, [pc, #172]	; (8004250 <HAL_RCC_ClockConfig+0x1bc>)
 80041a4:	689b      	ldr	r3, [r3, #8]
 80041a6:	f003 020c 	and.w	r2, r3, #12
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	685b      	ldr	r3, [r3, #4]
 80041ae:	009b      	lsls	r3, r3, #2
 80041b0:	429a      	cmp	r2, r3
 80041b2:	d1eb      	bne.n	800418c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80041b4:	4b25      	ldr	r3, [pc, #148]	; (800424c <HAL_RCC_ClockConfig+0x1b8>)
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	f003 0307 	and.w	r3, r3, #7
 80041bc:	683a      	ldr	r2, [r7, #0]
 80041be:	429a      	cmp	r2, r3
 80041c0:	d20c      	bcs.n	80041dc <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80041c2:	4b22      	ldr	r3, [pc, #136]	; (800424c <HAL_RCC_ClockConfig+0x1b8>)
 80041c4:	683a      	ldr	r2, [r7, #0]
 80041c6:	b2d2      	uxtb	r2, r2
 80041c8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80041ca:	4b20      	ldr	r3, [pc, #128]	; (800424c <HAL_RCC_ClockConfig+0x1b8>)
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	f003 0307 	and.w	r3, r3, #7
 80041d2:	683a      	ldr	r2, [r7, #0]
 80041d4:	429a      	cmp	r2, r3
 80041d6:	d001      	beq.n	80041dc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80041d8:	2301      	movs	r3, #1
 80041da:	e032      	b.n	8004242 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	f003 0304 	and.w	r3, r3, #4
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d008      	beq.n	80041fa <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80041e8:	4b19      	ldr	r3, [pc, #100]	; (8004250 <HAL_RCC_ClockConfig+0x1bc>)
 80041ea:	689b      	ldr	r3, [r3, #8]
 80041ec:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	68db      	ldr	r3, [r3, #12]
 80041f4:	4916      	ldr	r1, [pc, #88]	; (8004250 <HAL_RCC_ClockConfig+0x1bc>)
 80041f6:	4313      	orrs	r3, r2
 80041f8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	f003 0308 	and.w	r3, r3, #8
 8004202:	2b00      	cmp	r3, #0
 8004204:	d009      	beq.n	800421a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004206:	4b12      	ldr	r3, [pc, #72]	; (8004250 <HAL_RCC_ClockConfig+0x1bc>)
 8004208:	689b      	ldr	r3, [r3, #8]
 800420a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	691b      	ldr	r3, [r3, #16]
 8004212:	00db      	lsls	r3, r3, #3
 8004214:	490e      	ldr	r1, [pc, #56]	; (8004250 <HAL_RCC_ClockConfig+0x1bc>)
 8004216:	4313      	orrs	r3, r2
 8004218:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800421a:	f000 f821 	bl	8004260 <HAL_RCC_GetSysClockFreq>
 800421e:	4602      	mov	r2, r0
 8004220:	4b0b      	ldr	r3, [pc, #44]	; (8004250 <HAL_RCC_ClockConfig+0x1bc>)
 8004222:	689b      	ldr	r3, [r3, #8]
 8004224:	091b      	lsrs	r3, r3, #4
 8004226:	f003 030f 	and.w	r3, r3, #15
 800422a:	490a      	ldr	r1, [pc, #40]	; (8004254 <HAL_RCC_ClockConfig+0x1c0>)
 800422c:	5ccb      	ldrb	r3, [r1, r3]
 800422e:	fa22 f303 	lsr.w	r3, r2, r3
 8004232:	4a09      	ldr	r2, [pc, #36]	; (8004258 <HAL_RCC_ClockConfig+0x1c4>)
 8004234:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004236:	4b09      	ldr	r3, [pc, #36]	; (800425c <HAL_RCC_ClockConfig+0x1c8>)
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	4618      	mov	r0, r3
 800423c:	f7fe f842 	bl	80022c4 <HAL_InitTick>

  return HAL_OK;
 8004240:	2300      	movs	r3, #0
}
 8004242:	4618      	mov	r0, r3
 8004244:	3710      	adds	r7, #16
 8004246:	46bd      	mov	sp, r7
 8004248:	bd80      	pop	{r7, pc}
 800424a:	bf00      	nop
 800424c:	40023c00 	.word	0x40023c00
 8004250:	40023800 	.word	0x40023800
 8004254:	08007c0c 	.word	0x08007c0c
 8004258:	20000024 	.word	0x20000024
 800425c:	20000028 	.word	0x20000028

08004260 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004260:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8004264:	b084      	sub	sp, #16
 8004266:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004268:	2300      	movs	r3, #0
 800426a:	607b      	str	r3, [r7, #4]
 800426c:	2300      	movs	r3, #0
 800426e:	60fb      	str	r3, [r7, #12]
 8004270:	2300      	movs	r3, #0
 8004272:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8004274:	2300      	movs	r3, #0
 8004276:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004278:	4b67      	ldr	r3, [pc, #412]	; (8004418 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800427a:	689b      	ldr	r3, [r3, #8]
 800427c:	f003 030c 	and.w	r3, r3, #12
 8004280:	2b08      	cmp	r3, #8
 8004282:	d00d      	beq.n	80042a0 <HAL_RCC_GetSysClockFreq+0x40>
 8004284:	2b08      	cmp	r3, #8
 8004286:	f200 80bd 	bhi.w	8004404 <HAL_RCC_GetSysClockFreq+0x1a4>
 800428a:	2b00      	cmp	r3, #0
 800428c:	d002      	beq.n	8004294 <HAL_RCC_GetSysClockFreq+0x34>
 800428e:	2b04      	cmp	r3, #4
 8004290:	d003      	beq.n	800429a <HAL_RCC_GetSysClockFreq+0x3a>
 8004292:	e0b7      	b.n	8004404 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004294:	4b61      	ldr	r3, [pc, #388]	; (800441c <HAL_RCC_GetSysClockFreq+0x1bc>)
 8004296:	60bb      	str	r3, [r7, #8]
       break;
 8004298:	e0b7      	b.n	800440a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800429a:	4b61      	ldr	r3, [pc, #388]	; (8004420 <HAL_RCC_GetSysClockFreq+0x1c0>)
 800429c:	60bb      	str	r3, [r7, #8]
      break;
 800429e:	e0b4      	b.n	800440a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80042a0:	4b5d      	ldr	r3, [pc, #372]	; (8004418 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80042a2:	685b      	ldr	r3, [r3, #4]
 80042a4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80042a8:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80042aa:	4b5b      	ldr	r3, [pc, #364]	; (8004418 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80042ac:	685b      	ldr	r3, [r3, #4]
 80042ae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d04d      	beq.n	8004352 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80042b6:	4b58      	ldr	r3, [pc, #352]	; (8004418 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80042b8:	685b      	ldr	r3, [r3, #4]
 80042ba:	099b      	lsrs	r3, r3, #6
 80042bc:	461a      	mov	r2, r3
 80042be:	f04f 0300 	mov.w	r3, #0
 80042c2:	f240 10ff 	movw	r0, #511	; 0x1ff
 80042c6:	f04f 0100 	mov.w	r1, #0
 80042ca:	ea02 0800 	and.w	r8, r2, r0
 80042ce:	ea03 0901 	and.w	r9, r3, r1
 80042d2:	4640      	mov	r0, r8
 80042d4:	4649      	mov	r1, r9
 80042d6:	f04f 0200 	mov.w	r2, #0
 80042da:	f04f 0300 	mov.w	r3, #0
 80042de:	014b      	lsls	r3, r1, #5
 80042e0:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80042e4:	0142      	lsls	r2, r0, #5
 80042e6:	4610      	mov	r0, r2
 80042e8:	4619      	mov	r1, r3
 80042ea:	ebb0 0008 	subs.w	r0, r0, r8
 80042ee:	eb61 0109 	sbc.w	r1, r1, r9
 80042f2:	f04f 0200 	mov.w	r2, #0
 80042f6:	f04f 0300 	mov.w	r3, #0
 80042fa:	018b      	lsls	r3, r1, #6
 80042fc:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8004300:	0182      	lsls	r2, r0, #6
 8004302:	1a12      	subs	r2, r2, r0
 8004304:	eb63 0301 	sbc.w	r3, r3, r1
 8004308:	f04f 0000 	mov.w	r0, #0
 800430c:	f04f 0100 	mov.w	r1, #0
 8004310:	00d9      	lsls	r1, r3, #3
 8004312:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004316:	00d0      	lsls	r0, r2, #3
 8004318:	4602      	mov	r2, r0
 800431a:	460b      	mov	r3, r1
 800431c:	eb12 0208 	adds.w	r2, r2, r8
 8004320:	eb43 0309 	adc.w	r3, r3, r9
 8004324:	f04f 0000 	mov.w	r0, #0
 8004328:	f04f 0100 	mov.w	r1, #0
 800432c:	0259      	lsls	r1, r3, #9
 800432e:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8004332:	0250      	lsls	r0, r2, #9
 8004334:	4602      	mov	r2, r0
 8004336:	460b      	mov	r3, r1
 8004338:	4610      	mov	r0, r2
 800433a:	4619      	mov	r1, r3
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	461a      	mov	r2, r3
 8004340:	f04f 0300 	mov.w	r3, #0
 8004344:	f7fc fd80 	bl	8000e48 <__aeabi_uldivmod>
 8004348:	4602      	mov	r2, r0
 800434a:	460b      	mov	r3, r1
 800434c:	4613      	mov	r3, r2
 800434e:	60fb      	str	r3, [r7, #12]
 8004350:	e04a      	b.n	80043e8 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004352:	4b31      	ldr	r3, [pc, #196]	; (8004418 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004354:	685b      	ldr	r3, [r3, #4]
 8004356:	099b      	lsrs	r3, r3, #6
 8004358:	461a      	mov	r2, r3
 800435a:	f04f 0300 	mov.w	r3, #0
 800435e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8004362:	f04f 0100 	mov.w	r1, #0
 8004366:	ea02 0400 	and.w	r4, r2, r0
 800436a:	ea03 0501 	and.w	r5, r3, r1
 800436e:	4620      	mov	r0, r4
 8004370:	4629      	mov	r1, r5
 8004372:	f04f 0200 	mov.w	r2, #0
 8004376:	f04f 0300 	mov.w	r3, #0
 800437a:	014b      	lsls	r3, r1, #5
 800437c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8004380:	0142      	lsls	r2, r0, #5
 8004382:	4610      	mov	r0, r2
 8004384:	4619      	mov	r1, r3
 8004386:	1b00      	subs	r0, r0, r4
 8004388:	eb61 0105 	sbc.w	r1, r1, r5
 800438c:	f04f 0200 	mov.w	r2, #0
 8004390:	f04f 0300 	mov.w	r3, #0
 8004394:	018b      	lsls	r3, r1, #6
 8004396:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800439a:	0182      	lsls	r2, r0, #6
 800439c:	1a12      	subs	r2, r2, r0
 800439e:	eb63 0301 	sbc.w	r3, r3, r1
 80043a2:	f04f 0000 	mov.w	r0, #0
 80043a6:	f04f 0100 	mov.w	r1, #0
 80043aa:	00d9      	lsls	r1, r3, #3
 80043ac:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80043b0:	00d0      	lsls	r0, r2, #3
 80043b2:	4602      	mov	r2, r0
 80043b4:	460b      	mov	r3, r1
 80043b6:	1912      	adds	r2, r2, r4
 80043b8:	eb45 0303 	adc.w	r3, r5, r3
 80043bc:	f04f 0000 	mov.w	r0, #0
 80043c0:	f04f 0100 	mov.w	r1, #0
 80043c4:	0299      	lsls	r1, r3, #10
 80043c6:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 80043ca:	0290      	lsls	r0, r2, #10
 80043cc:	4602      	mov	r2, r0
 80043ce:	460b      	mov	r3, r1
 80043d0:	4610      	mov	r0, r2
 80043d2:	4619      	mov	r1, r3
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	461a      	mov	r2, r3
 80043d8:	f04f 0300 	mov.w	r3, #0
 80043dc:	f7fc fd34 	bl	8000e48 <__aeabi_uldivmod>
 80043e0:	4602      	mov	r2, r0
 80043e2:	460b      	mov	r3, r1
 80043e4:	4613      	mov	r3, r2
 80043e6:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80043e8:	4b0b      	ldr	r3, [pc, #44]	; (8004418 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80043ea:	685b      	ldr	r3, [r3, #4]
 80043ec:	0c1b      	lsrs	r3, r3, #16
 80043ee:	f003 0303 	and.w	r3, r3, #3
 80043f2:	3301      	adds	r3, #1
 80043f4:	005b      	lsls	r3, r3, #1
 80043f6:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80043f8:	68fa      	ldr	r2, [r7, #12]
 80043fa:	683b      	ldr	r3, [r7, #0]
 80043fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8004400:	60bb      	str	r3, [r7, #8]
      break;
 8004402:	e002      	b.n	800440a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004404:	4b05      	ldr	r3, [pc, #20]	; (800441c <HAL_RCC_GetSysClockFreq+0x1bc>)
 8004406:	60bb      	str	r3, [r7, #8]
      break;
 8004408:	bf00      	nop
    }
  }
  return sysclockfreq;
 800440a:	68bb      	ldr	r3, [r7, #8]
}
 800440c:	4618      	mov	r0, r3
 800440e:	3710      	adds	r7, #16
 8004410:	46bd      	mov	sp, r7
 8004412:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8004416:	bf00      	nop
 8004418:	40023800 	.word	0x40023800
 800441c:	00f42400 	.word	0x00f42400
 8004420:	007a1200 	.word	0x007a1200

08004424 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004424:	b480      	push	{r7}
 8004426:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004428:	4b03      	ldr	r3, [pc, #12]	; (8004438 <HAL_RCC_GetHCLKFreq+0x14>)
 800442a:	681b      	ldr	r3, [r3, #0]
}
 800442c:	4618      	mov	r0, r3
 800442e:	46bd      	mov	sp, r7
 8004430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004434:	4770      	bx	lr
 8004436:	bf00      	nop
 8004438:	20000024 	.word	0x20000024

0800443c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800443c:	b580      	push	{r7, lr}
 800443e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004440:	f7ff fff0 	bl	8004424 <HAL_RCC_GetHCLKFreq>
 8004444:	4602      	mov	r2, r0
 8004446:	4b05      	ldr	r3, [pc, #20]	; (800445c <HAL_RCC_GetPCLK1Freq+0x20>)
 8004448:	689b      	ldr	r3, [r3, #8]
 800444a:	0a9b      	lsrs	r3, r3, #10
 800444c:	f003 0307 	and.w	r3, r3, #7
 8004450:	4903      	ldr	r1, [pc, #12]	; (8004460 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004452:	5ccb      	ldrb	r3, [r1, r3]
 8004454:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004458:	4618      	mov	r0, r3
 800445a:	bd80      	pop	{r7, pc}
 800445c:	40023800 	.word	0x40023800
 8004460:	08007c1c 	.word	0x08007c1c

08004464 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004464:	b580      	push	{r7, lr}
 8004466:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004468:	f7ff ffdc 	bl	8004424 <HAL_RCC_GetHCLKFreq>
 800446c:	4602      	mov	r2, r0
 800446e:	4b05      	ldr	r3, [pc, #20]	; (8004484 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004470:	689b      	ldr	r3, [r3, #8]
 8004472:	0b5b      	lsrs	r3, r3, #13
 8004474:	f003 0307 	and.w	r3, r3, #7
 8004478:	4903      	ldr	r1, [pc, #12]	; (8004488 <HAL_RCC_GetPCLK2Freq+0x24>)
 800447a:	5ccb      	ldrb	r3, [r1, r3]
 800447c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004480:	4618      	mov	r0, r3
 8004482:	bd80      	pop	{r7, pc}
 8004484:	40023800 	.word	0x40023800
 8004488:	08007c1c 	.word	0x08007c1c

0800448c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800448c:	b580      	push	{r7, lr}
 800448e:	b082      	sub	sp, #8
 8004490:	af00      	add	r7, sp, #0
 8004492:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	2b00      	cmp	r3, #0
 8004498:	d101      	bne.n	800449e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800449a:	2301      	movs	r3, #1
 800449c:	e07b      	b.n	8004596 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d108      	bne.n	80044b8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	685b      	ldr	r3, [r3, #4]
 80044aa:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80044ae:	d009      	beq.n	80044c4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	2200      	movs	r2, #0
 80044b4:	61da      	str	r2, [r3, #28]
 80044b6:	e005      	b.n	80044c4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	2200      	movs	r2, #0
 80044bc:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	2200      	movs	r2, #0
 80044c2:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	2200      	movs	r2, #0
 80044c8:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80044d0:	b2db      	uxtb	r3, r3
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d106      	bne.n	80044e4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	2200      	movs	r2, #0
 80044da:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80044de:	6878      	ldr	r0, [r7, #4]
 80044e0:	f7fd fd22 	bl	8001f28 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	2202      	movs	r2, #2
 80044e8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	681a      	ldr	r2, [r3, #0]
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80044fa:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	685b      	ldr	r3, [r3, #4]
 8004500:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	689b      	ldr	r3, [r3, #8]
 8004508:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800450c:	431a      	orrs	r2, r3
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	68db      	ldr	r3, [r3, #12]
 8004512:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004516:	431a      	orrs	r2, r3
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	691b      	ldr	r3, [r3, #16]
 800451c:	f003 0302 	and.w	r3, r3, #2
 8004520:	431a      	orrs	r2, r3
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	695b      	ldr	r3, [r3, #20]
 8004526:	f003 0301 	and.w	r3, r3, #1
 800452a:	431a      	orrs	r2, r3
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	699b      	ldr	r3, [r3, #24]
 8004530:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004534:	431a      	orrs	r2, r3
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	69db      	ldr	r3, [r3, #28]
 800453a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800453e:	431a      	orrs	r2, r3
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	6a1b      	ldr	r3, [r3, #32]
 8004544:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004548:	ea42 0103 	orr.w	r1, r2, r3
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004550:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	430a      	orrs	r2, r1
 800455a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	699b      	ldr	r3, [r3, #24]
 8004560:	0c1b      	lsrs	r3, r3, #16
 8004562:	f003 0104 	and.w	r1, r3, #4
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800456a:	f003 0210 	and.w	r2, r3, #16
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	430a      	orrs	r2, r1
 8004574:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	69da      	ldr	r2, [r3, #28]
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004584:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	2200      	movs	r2, #0
 800458a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	2201      	movs	r2, #1
 8004590:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8004594:	2300      	movs	r3, #0
}
 8004596:	4618      	mov	r0, r3
 8004598:	3708      	adds	r7, #8
 800459a:	46bd      	mov	sp, r7
 800459c:	bd80      	pop	{r7, pc}
	...

080045a0 <HAL_SPI_Transmit_IT>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 80045a0:	b480      	push	{r7}
 80045a2:	b087      	sub	sp, #28
 80045a4:	af00      	add	r7, sp, #0
 80045a6:	60f8      	str	r0, [r7, #12]
 80045a8:	60b9      	str	r1, [r7, #8]
 80045aa:	4613      	mov	r3, r2
 80045ac:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 80045ae:	2300      	movs	r3, #0
 80045b0:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80045b8:	2b01      	cmp	r3, #1
 80045ba:	d101      	bne.n	80045c0 <HAL_SPI_Transmit_IT+0x20>
 80045bc:	2302      	movs	r3, #2
 80045be:	e06f      	b.n	80046a0 <HAL_SPI_Transmit_IT+0x100>
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	2201      	movs	r2, #1
 80045c4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if ((pData == NULL) || (Size == 0U))
 80045c8:	68bb      	ldr	r3, [r7, #8]
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d002      	beq.n	80045d4 <HAL_SPI_Transmit_IT+0x34>
 80045ce:	88fb      	ldrh	r3, [r7, #6]
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d102      	bne.n	80045da <HAL_SPI_Transmit_IT+0x3a>
  {
    errorcode = HAL_ERROR;
 80045d4:	2301      	movs	r3, #1
 80045d6:	75fb      	strb	r3, [r7, #23]
    goto error;
 80045d8:	e05d      	b.n	8004696 <HAL_SPI_Transmit_IT+0xf6>
  }

  if (hspi->State != HAL_SPI_STATE_READY)
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80045e0:	b2db      	uxtb	r3, r3
 80045e2:	2b01      	cmp	r3, #1
 80045e4:	d002      	beq.n	80045ec <HAL_SPI_Transmit_IT+0x4c>
  {
    errorcode = HAL_BUSY;
 80045e6:	2302      	movs	r3, #2
 80045e8:	75fb      	strb	r3, [r7, #23]
    goto error;
 80045ea:	e054      	b.n	8004696 <HAL_SPI_Transmit_IT+0xf6>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	2203      	movs	r2, #3
 80045f0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	2200      	movs	r2, #0
 80045f8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	68ba      	ldr	r2, [r7, #8]
 80045fe:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	88fa      	ldrh	r2, [r7, #6]
 8004604:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	88fa      	ldrh	r2, [r7, #6]
 800460a:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	2200      	movs	r2, #0
 8004610:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	2200      	movs	r2, #0
 8004616:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	2200      	movs	r2, #0
 800461c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	2200      	movs	r2, #0
 8004622:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	68db      	ldr	r3, [r3, #12]
 8004628:	2b00      	cmp	r3, #0
 800462a:	d003      	beq.n	8004634 <HAL_SPI_Transmit_IT+0x94>
  {
    hspi->TxISR = SPI_TxISR_16BIT;
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	4a1f      	ldr	r2, [pc, #124]	; (80046ac <HAL_SPI_Transmit_IT+0x10c>)
 8004630:	645a      	str	r2, [r3, #68]	; 0x44
 8004632:	e002      	b.n	800463a <HAL_SPI_Transmit_IT+0x9a>
  }
  else
  {
    hspi->TxISR = SPI_TxISR_8BIT;
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	4a1e      	ldr	r2, [pc, #120]	; (80046b0 <HAL_SPI_Transmit_IT+0x110>)
 8004638:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	689b      	ldr	r3, [r3, #8]
 800463e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004642:	d10f      	bne.n	8004664 <HAL_SPI_Transmit_IT+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	681a      	ldr	r2, [r3, #0]
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004652:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	681a      	ldr	r2, [r3, #0]
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004662:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Enable TXE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	685a      	ldr	r2, [r3, #4]
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	f042 02a0 	orr.w	r2, r2, #160	; 0xa0
 8004672:	605a      	str	r2, [r3, #4]


  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800467e:	2b40      	cmp	r3, #64	; 0x40
 8004680:	d008      	beq.n	8004694 <HAL_SPI_Transmit_IT+0xf4>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	681a      	ldr	r2, [r3, #0]
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004690:	601a      	str	r2, [r3, #0]
 8004692:	e000      	b.n	8004696 <HAL_SPI_Transmit_IT+0xf6>
  }

error :
 8004694:	bf00      	nop
  __HAL_UNLOCK(hspi);
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	2200      	movs	r2, #0
 800469a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800469e:	7dfb      	ldrb	r3, [r7, #23]
}
 80046a0:	4618      	mov	r0, r3
 80046a2:	371c      	adds	r7, #28
 80046a4:	46bd      	mov	sp, r7
 80046a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046aa:	4770      	bx	lr
 80046ac:	08004937 	.word	0x08004937
 80046b0:	080048f1 	.word	0x080048f1

080046b4 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 80046b4:	b580      	push	{r7, lr}
 80046b6:	b088      	sub	sp, #32
 80046b8:	af00      	add	r7, sp, #0
 80046ba:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	685b      	ldr	r3, [r3, #4]
 80046c2:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	689b      	ldr	r3, [r3, #8]
 80046ca:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80046cc:	69bb      	ldr	r3, [r7, #24]
 80046ce:	099b      	lsrs	r3, r3, #6
 80046d0:	f003 0301 	and.w	r3, r3, #1
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d10f      	bne.n	80046f8 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80046d8:	69bb      	ldr	r3, [r7, #24]
 80046da:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d00a      	beq.n	80046f8 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80046e2:	69fb      	ldr	r3, [r7, #28]
 80046e4:	099b      	lsrs	r3, r3, #6
 80046e6:	f003 0301 	and.w	r3, r3, #1
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d004      	beq.n	80046f8 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046f2:	6878      	ldr	r0, [r7, #4]
 80046f4:	4798      	blx	r3
    return;
 80046f6:	e0d7      	b.n	80048a8 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 80046f8:	69bb      	ldr	r3, [r7, #24]
 80046fa:	085b      	lsrs	r3, r3, #1
 80046fc:	f003 0301 	and.w	r3, r3, #1
 8004700:	2b00      	cmp	r3, #0
 8004702:	d00a      	beq.n	800471a <HAL_SPI_IRQHandler+0x66>
 8004704:	69fb      	ldr	r3, [r7, #28]
 8004706:	09db      	lsrs	r3, r3, #7
 8004708:	f003 0301 	and.w	r3, r3, #1
 800470c:	2b00      	cmp	r3, #0
 800470e:	d004      	beq.n	800471a <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004714:	6878      	ldr	r0, [r7, #4]
 8004716:	4798      	blx	r3
    return;
 8004718:	e0c6      	b.n	80048a8 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800471a:	69bb      	ldr	r3, [r7, #24]
 800471c:	095b      	lsrs	r3, r3, #5
 800471e:	f003 0301 	and.w	r3, r3, #1
 8004722:	2b00      	cmp	r3, #0
 8004724:	d10c      	bne.n	8004740 <HAL_SPI_IRQHandler+0x8c>
 8004726:	69bb      	ldr	r3, [r7, #24]
 8004728:	099b      	lsrs	r3, r3, #6
 800472a:	f003 0301 	and.w	r3, r3, #1
 800472e:	2b00      	cmp	r3, #0
 8004730:	d106      	bne.n	8004740 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8004732:	69bb      	ldr	r3, [r7, #24]
 8004734:	0a1b      	lsrs	r3, r3, #8
 8004736:	f003 0301 	and.w	r3, r3, #1
 800473a:	2b00      	cmp	r3, #0
 800473c:	f000 80b4 	beq.w	80048a8 <HAL_SPI_IRQHandler+0x1f4>
 8004740:	69fb      	ldr	r3, [r7, #28]
 8004742:	095b      	lsrs	r3, r3, #5
 8004744:	f003 0301 	and.w	r3, r3, #1
 8004748:	2b00      	cmp	r3, #0
 800474a:	f000 80ad 	beq.w	80048a8 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800474e:	69bb      	ldr	r3, [r7, #24]
 8004750:	099b      	lsrs	r3, r3, #6
 8004752:	f003 0301 	and.w	r3, r3, #1
 8004756:	2b00      	cmp	r3, #0
 8004758:	d023      	beq.n	80047a2 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004760:	b2db      	uxtb	r3, r3
 8004762:	2b03      	cmp	r3, #3
 8004764:	d011      	beq.n	800478a <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800476a:	f043 0204 	orr.w	r2, r3, #4
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004772:	2300      	movs	r3, #0
 8004774:	617b      	str	r3, [r7, #20]
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	68db      	ldr	r3, [r3, #12]
 800477c:	617b      	str	r3, [r7, #20]
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	689b      	ldr	r3, [r3, #8]
 8004784:	617b      	str	r3, [r7, #20]
 8004786:	697b      	ldr	r3, [r7, #20]
 8004788:	e00b      	b.n	80047a2 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800478a:	2300      	movs	r3, #0
 800478c:	613b      	str	r3, [r7, #16]
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	68db      	ldr	r3, [r3, #12]
 8004794:	613b      	str	r3, [r7, #16]
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	689b      	ldr	r3, [r3, #8]
 800479c:	613b      	str	r3, [r7, #16]
 800479e:	693b      	ldr	r3, [r7, #16]
        return;
 80047a0:	e082      	b.n	80048a8 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 80047a2:	69bb      	ldr	r3, [r7, #24]
 80047a4:	095b      	lsrs	r3, r3, #5
 80047a6:	f003 0301 	and.w	r3, r3, #1
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d014      	beq.n	80047d8 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80047b2:	f043 0201 	orr.w	r2, r3, #1
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80047ba:	2300      	movs	r3, #0
 80047bc:	60fb      	str	r3, [r7, #12]
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	689b      	ldr	r3, [r3, #8]
 80047c4:	60fb      	str	r3, [r7, #12]
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	681a      	ldr	r2, [r3, #0]
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80047d4:	601a      	str	r2, [r3, #0]
 80047d6:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 80047d8:	69bb      	ldr	r3, [r7, #24]
 80047da:	0a1b      	lsrs	r3, r3, #8
 80047dc:	f003 0301 	and.w	r3, r3, #1
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d00c      	beq.n	80047fe <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80047e8:	f043 0208 	orr.w	r2, r3, #8
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 80047f0:	2300      	movs	r3, #0
 80047f2:	60bb      	str	r3, [r7, #8]
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	689b      	ldr	r3, [r3, #8]
 80047fa:	60bb      	str	r3, [r7, #8]
 80047fc:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004802:	2b00      	cmp	r3, #0
 8004804:	d04f      	beq.n	80048a6 <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	685a      	ldr	r2, [r3, #4]
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004814:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	2201      	movs	r2, #1
 800481a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800481e:	69fb      	ldr	r3, [r7, #28]
 8004820:	f003 0302 	and.w	r3, r3, #2
 8004824:	2b00      	cmp	r3, #0
 8004826:	d104      	bne.n	8004832 <HAL_SPI_IRQHandler+0x17e>
 8004828:	69fb      	ldr	r3, [r7, #28]
 800482a:	f003 0301 	and.w	r3, r3, #1
 800482e:	2b00      	cmp	r3, #0
 8004830:	d034      	beq.n	800489c <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	685a      	ldr	r2, [r3, #4]
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	f022 0203 	bic.w	r2, r2, #3
 8004840:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004846:	2b00      	cmp	r3, #0
 8004848:	d011      	beq.n	800486e <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800484e:	4a18      	ldr	r2, [pc, #96]	; (80048b0 <HAL_SPI_IRQHandler+0x1fc>)
 8004850:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004856:	4618      	mov	r0, r3
 8004858:	f7fe fd62 	bl	8003320 <HAL_DMA_Abort_IT>
 800485c:	4603      	mov	r3, r0
 800485e:	2b00      	cmp	r3, #0
 8004860:	d005      	beq.n	800486e <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004866:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004872:	2b00      	cmp	r3, #0
 8004874:	d016      	beq.n	80048a4 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800487a:	4a0d      	ldr	r2, [pc, #52]	; (80048b0 <HAL_SPI_IRQHandler+0x1fc>)
 800487c:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004882:	4618      	mov	r0, r3
 8004884:	f7fe fd4c 	bl	8003320 <HAL_DMA_Abort_IT>
 8004888:	4603      	mov	r3, r0
 800488a:	2b00      	cmp	r3, #0
 800488c:	d00a      	beq.n	80048a4 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004892:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 800489a:	e003      	b.n	80048a4 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 800489c:	6878      	ldr	r0, [r7, #4]
 800489e:	f000 f809 	bl	80048b4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 80048a2:	e000      	b.n	80048a6 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 80048a4:	bf00      	nop
    return;
 80048a6:	bf00      	nop
  }
}
 80048a8:	3720      	adds	r7, #32
 80048aa:	46bd      	mov	sp, r7
 80048ac:	bd80      	pop	{r7, pc}
 80048ae:	bf00      	nop
 80048b0:	080048c9 	.word	0x080048c9

080048b4 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 80048b4:	b480      	push	{r7}
 80048b6:	b083      	sub	sp, #12
 80048b8:	af00      	add	r7, sp, #0
 80048ba:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 80048bc:	bf00      	nop
 80048be:	370c      	adds	r7, #12
 80048c0:	46bd      	mov	sp, r7
 80048c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048c6:	4770      	bx	lr

080048c8 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80048c8:	b580      	push	{r7, lr}
 80048ca:	b084      	sub	sp, #16
 80048cc:	af00      	add	r7, sp, #0
 80048ce:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048d4:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	2200      	movs	r2, #0
 80048da:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	2200      	movs	r2, #0
 80048e0:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80048e2:	68f8      	ldr	r0, [r7, #12]
 80048e4:	f7ff ffe6 	bl	80048b4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80048e8:	bf00      	nop
 80048ea:	3710      	adds	r7, #16
 80048ec:	46bd      	mov	sp, r7
 80048ee:	bd80      	pop	{r7, pc}

080048f0 <SPI_TxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 80048f0:	b580      	push	{r7, lr}
 80048f2:	b082      	sub	sp, #8
 80048f4:	af00      	add	r7, sp, #0
 80048f6:	6078      	str	r0, [r7, #4]
  *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	330c      	adds	r3, #12
 8004902:	7812      	ldrb	r2, [r2, #0]
 8004904:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr++;
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800490a:	1c5a      	adds	r2, r3, #1
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004914:	b29b      	uxth	r3, r3
 8004916:	3b01      	subs	r3, #1
 8004918:	b29a      	uxth	r2, r3
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	86da      	strh	r2, [r3, #54]	; 0x36

  if (hspi->TxXferCount == 0U)
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004922:	b29b      	uxth	r3, r3
 8004924:	2b00      	cmp	r3, #0
 8004926:	d102      	bne.n	800492e <SPI_TxISR_8BIT+0x3e>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 8004928:	6878      	ldr	r0, [r7, #4]
 800492a:	f000 f8f1 	bl	8004b10 <SPI_CloseTx_ISR>
  }
}
 800492e:	bf00      	nop
 8004930:	3708      	adds	r7, #8
 8004932:	46bd      	mov	sp, r7
 8004934:	bd80      	pop	{r7, pc}

08004936 <SPI_TxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8004936:	b580      	push	{r7, lr}
 8004938:	b082      	sub	sp, #8
 800493a:	af00      	add	r7, sp, #0
 800493c:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004942:	881a      	ldrh	r2, [r3, #0]
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800494e:	1c9a      	adds	r2, r3, #2
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004958:	b29b      	uxth	r3, r3
 800495a:	3b01      	subs	r3, #1
 800495c:	b29a      	uxth	r2, r3
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	86da      	strh	r2, [r3, #54]	; 0x36

  if (hspi->TxXferCount == 0U)
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004966:	b29b      	uxth	r3, r3
 8004968:	2b00      	cmp	r3, #0
 800496a:	d102      	bne.n	8004972 <SPI_TxISR_16BIT+0x3c>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 800496c:	6878      	ldr	r0, [r7, #4]
 800496e:	f000 f8cf 	bl	8004b10 <SPI_CloseTx_ISR>
  }
}
 8004972:	bf00      	nop
 8004974:	3708      	adds	r7, #8
 8004976:	46bd      	mov	sp, r7
 8004978:	bd80      	pop	{r7, pc}
	...

0800497c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800497c:	b580      	push	{r7, lr}
 800497e:	b088      	sub	sp, #32
 8004980:	af00      	add	r7, sp, #0
 8004982:	60f8      	str	r0, [r7, #12]
 8004984:	60b9      	str	r1, [r7, #8]
 8004986:	603b      	str	r3, [r7, #0]
 8004988:	4613      	mov	r3, r2
 800498a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800498c:	f7fd fcde 	bl	800234c <HAL_GetTick>
 8004990:	4602      	mov	r2, r0
 8004992:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004994:	1a9b      	subs	r3, r3, r2
 8004996:	683a      	ldr	r2, [r7, #0]
 8004998:	4413      	add	r3, r2
 800499a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800499c:	f7fd fcd6 	bl	800234c <HAL_GetTick>
 80049a0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80049a2:	4b39      	ldr	r3, [pc, #228]	; (8004a88 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	015b      	lsls	r3, r3, #5
 80049a8:	0d1b      	lsrs	r3, r3, #20
 80049aa:	69fa      	ldr	r2, [r7, #28]
 80049ac:	fb02 f303 	mul.w	r3, r2, r3
 80049b0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80049b2:	e054      	b.n	8004a5e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80049b4:	683b      	ldr	r3, [r7, #0]
 80049b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80049ba:	d050      	beq.n	8004a5e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80049bc:	f7fd fcc6 	bl	800234c <HAL_GetTick>
 80049c0:	4602      	mov	r2, r0
 80049c2:	69bb      	ldr	r3, [r7, #24]
 80049c4:	1ad3      	subs	r3, r2, r3
 80049c6:	69fa      	ldr	r2, [r7, #28]
 80049c8:	429a      	cmp	r2, r3
 80049ca:	d902      	bls.n	80049d2 <SPI_WaitFlagStateUntilTimeout+0x56>
 80049cc:	69fb      	ldr	r3, [r7, #28]
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d13d      	bne.n	8004a4e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	685a      	ldr	r2, [r3, #4]
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80049e0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	685b      	ldr	r3, [r3, #4]
 80049e6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80049ea:	d111      	bne.n	8004a10 <SPI_WaitFlagStateUntilTimeout+0x94>
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	689b      	ldr	r3, [r3, #8]
 80049f0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80049f4:	d004      	beq.n	8004a00 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	689b      	ldr	r3, [r3, #8]
 80049fa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80049fe:	d107      	bne.n	8004a10 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	681a      	ldr	r2, [r3, #0]
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004a0e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a14:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004a18:	d10f      	bne.n	8004a3a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	681a      	ldr	r2, [r3, #0]
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004a28:	601a      	str	r2, [r3, #0]
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	681a      	ldr	r2, [r3, #0]
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004a38:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	2201      	movs	r2, #1
 8004a3e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	2200      	movs	r2, #0
 8004a46:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8004a4a:	2303      	movs	r3, #3
 8004a4c:	e017      	b.n	8004a7e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8004a4e:	697b      	ldr	r3, [r7, #20]
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d101      	bne.n	8004a58 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004a54:	2300      	movs	r3, #0
 8004a56:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004a58:	697b      	ldr	r3, [r7, #20]
 8004a5a:	3b01      	subs	r3, #1
 8004a5c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	689a      	ldr	r2, [r3, #8]
 8004a64:	68bb      	ldr	r3, [r7, #8]
 8004a66:	4013      	ands	r3, r2
 8004a68:	68ba      	ldr	r2, [r7, #8]
 8004a6a:	429a      	cmp	r2, r3
 8004a6c:	bf0c      	ite	eq
 8004a6e:	2301      	moveq	r3, #1
 8004a70:	2300      	movne	r3, #0
 8004a72:	b2db      	uxtb	r3, r3
 8004a74:	461a      	mov	r2, r3
 8004a76:	79fb      	ldrb	r3, [r7, #7]
 8004a78:	429a      	cmp	r2, r3
 8004a7a:	d19b      	bne.n	80049b4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004a7c:	2300      	movs	r3, #0
}
 8004a7e:	4618      	mov	r0, r3
 8004a80:	3720      	adds	r7, #32
 8004a82:	46bd      	mov	sp, r7
 8004a84:	bd80      	pop	{r7, pc}
 8004a86:	bf00      	nop
 8004a88:	20000024 	.word	0x20000024

08004a8c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004a8c:	b580      	push	{r7, lr}
 8004a8e:	b088      	sub	sp, #32
 8004a90:	af02      	add	r7, sp, #8
 8004a92:	60f8      	str	r0, [r7, #12]
 8004a94:	60b9      	str	r1, [r7, #8]
 8004a96:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004a98:	4b1b      	ldr	r3, [pc, #108]	; (8004b08 <SPI_EndRxTxTransaction+0x7c>)
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	4a1b      	ldr	r2, [pc, #108]	; (8004b0c <SPI_EndRxTxTransaction+0x80>)
 8004a9e:	fba2 2303 	umull	r2, r3, r2, r3
 8004aa2:	0d5b      	lsrs	r3, r3, #21
 8004aa4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004aa8:	fb02 f303 	mul.w	r3, r2, r3
 8004aac:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	685b      	ldr	r3, [r3, #4]
 8004ab2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004ab6:	d112      	bne.n	8004ade <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	9300      	str	r3, [sp, #0]
 8004abc:	68bb      	ldr	r3, [r7, #8]
 8004abe:	2200      	movs	r2, #0
 8004ac0:	2180      	movs	r1, #128	; 0x80
 8004ac2:	68f8      	ldr	r0, [r7, #12]
 8004ac4:	f7ff ff5a 	bl	800497c <SPI_WaitFlagStateUntilTimeout>
 8004ac8:	4603      	mov	r3, r0
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d016      	beq.n	8004afc <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ad2:	f043 0220 	orr.w	r2, r3, #32
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8004ada:	2303      	movs	r3, #3
 8004adc:	e00f      	b.n	8004afe <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8004ade:	697b      	ldr	r3, [r7, #20]
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d00a      	beq.n	8004afa <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8004ae4:	697b      	ldr	r3, [r7, #20]
 8004ae6:	3b01      	subs	r3, #1
 8004ae8:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	689b      	ldr	r3, [r3, #8]
 8004af0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004af4:	2b80      	cmp	r3, #128	; 0x80
 8004af6:	d0f2      	beq.n	8004ade <SPI_EndRxTxTransaction+0x52>
 8004af8:	e000      	b.n	8004afc <SPI_EndRxTxTransaction+0x70>
        break;
 8004afa:	bf00      	nop
  }

  return HAL_OK;
 8004afc:	2300      	movs	r3, #0
}
 8004afe:	4618      	mov	r0, r3
 8004b00:	3718      	adds	r7, #24
 8004b02:	46bd      	mov	sp, r7
 8004b04:	bd80      	pop	{r7, pc}
 8004b06:	bf00      	nop
 8004b08:	20000024 	.word	0x20000024
 8004b0c:	165e9f81 	.word	0x165e9f81

08004b10 <SPI_CloseTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseTx_ISR(SPI_HandleTypeDef *hspi)
{
 8004b10:	b580      	push	{r7, lr}
 8004b12:	b086      	sub	sp, #24
 8004b14:	af00      	add	r7, sp, #0
 8004b16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 8004b18:	4b2c      	ldr	r3, [pc, #176]	; (8004bcc <SPI_CloseTx_ISR+0xbc>)
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	4a2c      	ldr	r2, [pc, #176]	; (8004bd0 <SPI_CloseTx_ISR+0xc0>)
 8004b1e:	fba2 2303 	umull	r2, r3, r2, r3
 8004b22:	0a5b      	lsrs	r3, r3, #9
 8004b24:	2264      	movs	r2, #100	; 0x64
 8004b26:	fb02 f303 	mul.w	r3, r2, r3
 8004b2a:	613b      	str	r3, [r7, #16]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004b2c:	f7fd fc0e 	bl	800234c <HAL_GetTick>
 8004b30:	6178      	str	r0, [r7, #20]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 8004b32:	693b      	ldr	r3, [r7, #16]
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	d106      	bne.n	8004b46 <SPI_CloseTx_ISR+0x36>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b3c:	f043 0220 	orr.w	r2, r3, #32
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8004b44:	e009      	b.n	8004b5a <SPI_CloseTx_ISR+0x4a>
    }
    count--;
 8004b46:	693b      	ldr	r3, [r7, #16]
 8004b48:	3b01      	subs	r3, #1
 8004b4a:	613b      	str	r3, [r7, #16]
  } while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	689b      	ldr	r3, [r3, #8]
 8004b52:	f003 0302 	and.w	r3, r3, #2
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d0eb      	beq.n	8004b32 <SPI_CloseTx_ISR+0x22>

  /* Disable TXE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	685a      	ldr	r2, [r3, #4]
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004b68:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8004b6a:	697a      	ldr	r2, [r7, #20]
 8004b6c:	2164      	movs	r1, #100	; 0x64
 8004b6e:	6878      	ldr	r0, [r7, #4]
 8004b70:	f7ff ff8c 	bl	8004a8c <SPI_EndRxTxTransaction>
 8004b74:	4603      	mov	r3, r0
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d005      	beq.n	8004b86 <SPI_CloseTx_ISR+0x76>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b7e:	f043 0220 	orr.w	r2, r3, #32
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	689b      	ldr	r3, [r3, #8]
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d10a      	bne.n	8004ba4 <SPI_CloseTx_ISR+0x94>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004b8e:	2300      	movs	r3, #0
 8004b90:	60fb      	str	r3, [r7, #12]
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	68db      	ldr	r3, [r3, #12]
 8004b98:	60fb      	str	r3, [r7, #12]
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	689b      	ldr	r3, [r3, #8]
 8004ba0:	60fb      	str	r3, [r7, #12]
 8004ba2:	68fb      	ldr	r3, [r7, #12]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	2201      	movs	r2, #1
 8004ba8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d003      	beq.n	8004bbc <SPI_CloseTx_ISR+0xac>
  {
    /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
    hspi->ErrorCallback(hspi);
#else
    HAL_SPI_ErrorCallback(hspi);
 8004bb4:	6878      	ldr	r0, [r7, #4]
 8004bb6:	f7ff fe7d 	bl	80048b4 <HAL_SPI_ErrorCallback>
    hspi->TxCpltCallback(hspi);
#else
    HAL_SPI_TxCpltCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
}
 8004bba:	e002      	b.n	8004bc2 <SPI_CloseTx_ISR+0xb2>
    HAL_SPI_TxCpltCallback(hspi);
 8004bbc:	6878      	ldr	r0, [r7, #4]
 8004bbe:	f7fd f867 	bl	8001c90 <HAL_SPI_TxCpltCallback>
}
 8004bc2:	bf00      	nop
 8004bc4:	3718      	adds	r7, #24
 8004bc6:	46bd      	mov	sp, r7
 8004bc8:	bd80      	pop	{r7, pc}
 8004bca:	bf00      	nop
 8004bcc:	20000024 	.word	0x20000024
 8004bd0:	057619f1 	.word	0x057619f1

08004bd4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004bd4:	b580      	push	{r7, lr}
 8004bd6:	b082      	sub	sp, #8
 8004bd8:	af00      	add	r7, sp, #0
 8004bda:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d101      	bne.n	8004be6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004be2:	2301      	movs	r3, #1
 8004be4:	e041      	b.n	8004c6a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004bec:	b2db      	uxtb	r3, r3
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d106      	bne.n	8004c00 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	2200      	movs	r2, #0
 8004bf6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004bfa:	6878      	ldr	r0, [r7, #4]
 8004bfc:	f7fd f9e4 	bl	8001fc8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	2202      	movs	r2, #2
 8004c04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681a      	ldr	r2, [r3, #0]
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	3304      	adds	r3, #4
 8004c10:	4619      	mov	r1, r3
 8004c12:	4610      	mov	r0, r2
 8004c14:	f000 fade 	bl	80051d4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	2201      	movs	r2, #1
 8004c1c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	2201      	movs	r2, #1
 8004c24:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	2201      	movs	r2, #1
 8004c2c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	2201      	movs	r2, #1
 8004c34:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	2201      	movs	r2, #1
 8004c3c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	2201      	movs	r2, #1
 8004c44:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	2201      	movs	r2, #1
 8004c4c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	2201      	movs	r2, #1
 8004c54:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	2201      	movs	r2, #1
 8004c5c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	2201      	movs	r2, #1
 8004c64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004c68:	2300      	movs	r3, #0
}
 8004c6a:	4618      	mov	r0, r3
 8004c6c:	3708      	adds	r7, #8
 8004c6e:	46bd      	mov	sp, r7
 8004c70:	bd80      	pop	{r7, pc}
	...

08004c74 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004c74:	b480      	push	{r7}
 8004c76:	b085      	sub	sp, #20
 8004c78:	af00      	add	r7, sp, #0
 8004c7a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004c82:	b2db      	uxtb	r3, r3
 8004c84:	2b01      	cmp	r3, #1
 8004c86:	d001      	beq.n	8004c8c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004c88:	2301      	movs	r3, #1
 8004c8a:	e03c      	b.n	8004d06 <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	2202      	movs	r2, #2
 8004c90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	4a1e      	ldr	r2, [pc, #120]	; (8004d14 <HAL_TIM_Base_Start+0xa0>)
 8004c9a:	4293      	cmp	r3, r2
 8004c9c:	d018      	beq.n	8004cd0 <HAL_TIM_Base_Start+0x5c>
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004ca6:	d013      	beq.n	8004cd0 <HAL_TIM_Base_Start+0x5c>
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	4a1a      	ldr	r2, [pc, #104]	; (8004d18 <HAL_TIM_Base_Start+0xa4>)
 8004cae:	4293      	cmp	r3, r2
 8004cb0:	d00e      	beq.n	8004cd0 <HAL_TIM_Base_Start+0x5c>
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	4a19      	ldr	r2, [pc, #100]	; (8004d1c <HAL_TIM_Base_Start+0xa8>)
 8004cb8:	4293      	cmp	r3, r2
 8004cba:	d009      	beq.n	8004cd0 <HAL_TIM_Base_Start+0x5c>
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	4a17      	ldr	r2, [pc, #92]	; (8004d20 <HAL_TIM_Base_Start+0xac>)
 8004cc2:	4293      	cmp	r3, r2
 8004cc4:	d004      	beq.n	8004cd0 <HAL_TIM_Base_Start+0x5c>
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	4a16      	ldr	r2, [pc, #88]	; (8004d24 <HAL_TIM_Base_Start+0xb0>)
 8004ccc:	4293      	cmp	r3, r2
 8004cce:	d111      	bne.n	8004cf4 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	689b      	ldr	r3, [r3, #8]
 8004cd6:	f003 0307 	and.w	r3, r3, #7
 8004cda:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	2b06      	cmp	r3, #6
 8004ce0:	d010      	beq.n	8004d04 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	681a      	ldr	r2, [r3, #0]
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	f042 0201 	orr.w	r2, r2, #1
 8004cf0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004cf2:	e007      	b.n	8004d04 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	681a      	ldr	r2, [r3, #0]
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	f042 0201 	orr.w	r2, r2, #1
 8004d02:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004d04:	2300      	movs	r3, #0
}
 8004d06:	4618      	mov	r0, r3
 8004d08:	3714      	adds	r7, #20
 8004d0a:	46bd      	mov	sp, r7
 8004d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d10:	4770      	bx	lr
 8004d12:	bf00      	nop
 8004d14:	40010000 	.word	0x40010000
 8004d18:	40000400 	.word	0x40000400
 8004d1c:	40000800 	.word	0x40000800
 8004d20:	40000c00 	.word	0x40000c00
 8004d24:	40014000 	.word	0x40014000

08004d28 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004d28:	b480      	push	{r7}
 8004d2a:	b085      	sub	sp, #20
 8004d2c:	af00      	add	r7, sp, #0
 8004d2e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004d36:	b2db      	uxtb	r3, r3
 8004d38:	2b01      	cmp	r3, #1
 8004d3a:	d001      	beq.n	8004d40 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004d3c:	2301      	movs	r3, #1
 8004d3e:	e044      	b.n	8004dca <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	2202      	movs	r2, #2
 8004d44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	68da      	ldr	r2, [r3, #12]
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	f042 0201 	orr.w	r2, r2, #1
 8004d56:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	4a1e      	ldr	r2, [pc, #120]	; (8004dd8 <HAL_TIM_Base_Start_IT+0xb0>)
 8004d5e:	4293      	cmp	r3, r2
 8004d60:	d018      	beq.n	8004d94 <HAL_TIM_Base_Start_IT+0x6c>
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004d6a:	d013      	beq.n	8004d94 <HAL_TIM_Base_Start_IT+0x6c>
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	4a1a      	ldr	r2, [pc, #104]	; (8004ddc <HAL_TIM_Base_Start_IT+0xb4>)
 8004d72:	4293      	cmp	r3, r2
 8004d74:	d00e      	beq.n	8004d94 <HAL_TIM_Base_Start_IT+0x6c>
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	4a19      	ldr	r2, [pc, #100]	; (8004de0 <HAL_TIM_Base_Start_IT+0xb8>)
 8004d7c:	4293      	cmp	r3, r2
 8004d7e:	d009      	beq.n	8004d94 <HAL_TIM_Base_Start_IT+0x6c>
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	4a17      	ldr	r2, [pc, #92]	; (8004de4 <HAL_TIM_Base_Start_IT+0xbc>)
 8004d86:	4293      	cmp	r3, r2
 8004d88:	d004      	beq.n	8004d94 <HAL_TIM_Base_Start_IT+0x6c>
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	4a16      	ldr	r2, [pc, #88]	; (8004de8 <HAL_TIM_Base_Start_IT+0xc0>)
 8004d90:	4293      	cmp	r3, r2
 8004d92:	d111      	bne.n	8004db8 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	689b      	ldr	r3, [r3, #8]
 8004d9a:	f003 0307 	and.w	r3, r3, #7
 8004d9e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	2b06      	cmp	r3, #6
 8004da4:	d010      	beq.n	8004dc8 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	681a      	ldr	r2, [r3, #0]
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	f042 0201 	orr.w	r2, r2, #1
 8004db4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004db6:	e007      	b.n	8004dc8 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	681a      	ldr	r2, [r3, #0]
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	f042 0201 	orr.w	r2, r2, #1
 8004dc6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004dc8:	2300      	movs	r3, #0
}
 8004dca:	4618      	mov	r0, r3
 8004dcc:	3714      	adds	r7, #20
 8004dce:	46bd      	mov	sp, r7
 8004dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dd4:	4770      	bx	lr
 8004dd6:	bf00      	nop
 8004dd8:	40010000 	.word	0x40010000
 8004ddc:	40000400 	.word	0x40000400
 8004de0:	40000800 	.word	0x40000800
 8004de4:	40000c00 	.word	0x40000c00
 8004de8:	40014000 	.word	0x40014000

08004dec <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004dec:	b580      	push	{r7, lr}
 8004dee:	b082      	sub	sp, #8
 8004df0:	af00      	add	r7, sp, #0
 8004df2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	691b      	ldr	r3, [r3, #16]
 8004dfa:	f003 0302 	and.w	r3, r3, #2
 8004dfe:	2b02      	cmp	r3, #2
 8004e00:	d122      	bne.n	8004e48 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	68db      	ldr	r3, [r3, #12]
 8004e08:	f003 0302 	and.w	r3, r3, #2
 8004e0c:	2b02      	cmp	r3, #2
 8004e0e:	d11b      	bne.n	8004e48 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	f06f 0202 	mvn.w	r2, #2
 8004e18:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	2201      	movs	r2, #1
 8004e1e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	699b      	ldr	r3, [r3, #24]
 8004e26:	f003 0303 	and.w	r3, r3, #3
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d003      	beq.n	8004e36 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004e2e:	6878      	ldr	r0, [r7, #4]
 8004e30:	f000 f9b2 	bl	8005198 <HAL_TIM_IC_CaptureCallback>
 8004e34:	e005      	b.n	8004e42 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004e36:	6878      	ldr	r0, [r7, #4]
 8004e38:	f000 f9a4 	bl	8005184 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004e3c:	6878      	ldr	r0, [r7, #4]
 8004e3e:	f000 f9b5 	bl	80051ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	2200      	movs	r2, #0
 8004e46:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	691b      	ldr	r3, [r3, #16]
 8004e4e:	f003 0304 	and.w	r3, r3, #4
 8004e52:	2b04      	cmp	r3, #4
 8004e54:	d122      	bne.n	8004e9c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	68db      	ldr	r3, [r3, #12]
 8004e5c:	f003 0304 	and.w	r3, r3, #4
 8004e60:	2b04      	cmp	r3, #4
 8004e62:	d11b      	bne.n	8004e9c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	f06f 0204 	mvn.w	r2, #4
 8004e6c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	2202      	movs	r2, #2
 8004e72:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	699b      	ldr	r3, [r3, #24]
 8004e7a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d003      	beq.n	8004e8a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004e82:	6878      	ldr	r0, [r7, #4]
 8004e84:	f000 f988 	bl	8005198 <HAL_TIM_IC_CaptureCallback>
 8004e88:	e005      	b.n	8004e96 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004e8a:	6878      	ldr	r0, [r7, #4]
 8004e8c:	f000 f97a 	bl	8005184 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004e90:	6878      	ldr	r0, [r7, #4]
 8004e92:	f000 f98b 	bl	80051ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	2200      	movs	r2, #0
 8004e9a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	691b      	ldr	r3, [r3, #16]
 8004ea2:	f003 0308 	and.w	r3, r3, #8
 8004ea6:	2b08      	cmp	r3, #8
 8004ea8:	d122      	bne.n	8004ef0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	68db      	ldr	r3, [r3, #12]
 8004eb0:	f003 0308 	and.w	r3, r3, #8
 8004eb4:	2b08      	cmp	r3, #8
 8004eb6:	d11b      	bne.n	8004ef0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	f06f 0208 	mvn.w	r2, #8
 8004ec0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	2204      	movs	r2, #4
 8004ec6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	69db      	ldr	r3, [r3, #28]
 8004ece:	f003 0303 	and.w	r3, r3, #3
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d003      	beq.n	8004ede <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004ed6:	6878      	ldr	r0, [r7, #4]
 8004ed8:	f000 f95e 	bl	8005198 <HAL_TIM_IC_CaptureCallback>
 8004edc:	e005      	b.n	8004eea <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004ede:	6878      	ldr	r0, [r7, #4]
 8004ee0:	f000 f950 	bl	8005184 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004ee4:	6878      	ldr	r0, [r7, #4]
 8004ee6:	f000 f961 	bl	80051ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	2200      	movs	r2, #0
 8004eee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	691b      	ldr	r3, [r3, #16]
 8004ef6:	f003 0310 	and.w	r3, r3, #16
 8004efa:	2b10      	cmp	r3, #16
 8004efc:	d122      	bne.n	8004f44 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	68db      	ldr	r3, [r3, #12]
 8004f04:	f003 0310 	and.w	r3, r3, #16
 8004f08:	2b10      	cmp	r3, #16
 8004f0a:	d11b      	bne.n	8004f44 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	f06f 0210 	mvn.w	r2, #16
 8004f14:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	2208      	movs	r2, #8
 8004f1a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	69db      	ldr	r3, [r3, #28]
 8004f22:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d003      	beq.n	8004f32 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004f2a:	6878      	ldr	r0, [r7, #4]
 8004f2c:	f000 f934 	bl	8005198 <HAL_TIM_IC_CaptureCallback>
 8004f30:	e005      	b.n	8004f3e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004f32:	6878      	ldr	r0, [r7, #4]
 8004f34:	f000 f926 	bl	8005184 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004f38:	6878      	ldr	r0, [r7, #4]
 8004f3a:	f000 f937 	bl	80051ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	2200      	movs	r2, #0
 8004f42:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	691b      	ldr	r3, [r3, #16]
 8004f4a:	f003 0301 	and.w	r3, r3, #1
 8004f4e:	2b01      	cmp	r3, #1
 8004f50:	d10e      	bne.n	8004f70 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	68db      	ldr	r3, [r3, #12]
 8004f58:	f003 0301 	and.w	r3, r3, #1
 8004f5c:	2b01      	cmp	r3, #1
 8004f5e:	d107      	bne.n	8004f70 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	f06f 0201 	mvn.w	r2, #1
 8004f68:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004f6a:	6878      	ldr	r0, [r7, #4]
 8004f6c:	f7fc fef6 	bl	8001d5c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	691b      	ldr	r3, [r3, #16]
 8004f76:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004f7a:	2b80      	cmp	r3, #128	; 0x80
 8004f7c:	d10e      	bne.n	8004f9c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	68db      	ldr	r3, [r3, #12]
 8004f84:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004f88:	2b80      	cmp	r3, #128	; 0x80
 8004f8a:	d107      	bne.n	8004f9c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004f94:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004f96:	6878      	ldr	r0, [r7, #4]
 8004f98:	f000 faae 	bl	80054f8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	691b      	ldr	r3, [r3, #16]
 8004fa2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004fa6:	2b40      	cmp	r3, #64	; 0x40
 8004fa8:	d10e      	bne.n	8004fc8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	68db      	ldr	r3, [r3, #12]
 8004fb0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004fb4:	2b40      	cmp	r3, #64	; 0x40
 8004fb6:	d107      	bne.n	8004fc8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004fc0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004fc2:	6878      	ldr	r0, [r7, #4]
 8004fc4:	f000 f8fc 	bl	80051c0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	691b      	ldr	r3, [r3, #16]
 8004fce:	f003 0320 	and.w	r3, r3, #32
 8004fd2:	2b20      	cmp	r3, #32
 8004fd4:	d10e      	bne.n	8004ff4 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	68db      	ldr	r3, [r3, #12]
 8004fdc:	f003 0320 	and.w	r3, r3, #32
 8004fe0:	2b20      	cmp	r3, #32
 8004fe2:	d107      	bne.n	8004ff4 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	f06f 0220 	mvn.w	r2, #32
 8004fec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004fee:	6878      	ldr	r0, [r7, #4]
 8004ff0:	f000 fa78 	bl	80054e4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004ff4:	bf00      	nop
 8004ff6:	3708      	adds	r7, #8
 8004ff8:	46bd      	mov	sp, r7
 8004ffa:	bd80      	pop	{r7, pc}

08004ffc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004ffc:	b580      	push	{r7, lr}
 8004ffe:	b084      	sub	sp, #16
 8005000:	af00      	add	r7, sp, #0
 8005002:	6078      	str	r0, [r7, #4]
 8005004:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800500c:	2b01      	cmp	r3, #1
 800500e:	d101      	bne.n	8005014 <HAL_TIM_ConfigClockSource+0x18>
 8005010:	2302      	movs	r3, #2
 8005012:	e0b3      	b.n	800517c <HAL_TIM_ConfigClockSource+0x180>
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	2201      	movs	r2, #1
 8005018:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	2202      	movs	r2, #2
 8005020:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	689b      	ldr	r3, [r3, #8]
 800502a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005032:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800503a:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	68fa      	ldr	r2, [r7, #12]
 8005042:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005044:	683b      	ldr	r3, [r7, #0]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800504c:	d03e      	beq.n	80050cc <HAL_TIM_ConfigClockSource+0xd0>
 800504e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005052:	f200 8087 	bhi.w	8005164 <HAL_TIM_ConfigClockSource+0x168>
 8005056:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800505a:	f000 8085 	beq.w	8005168 <HAL_TIM_ConfigClockSource+0x16c>
 800505e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005062:	d87f      	bhi.n	8005164 <HAL_TIM_ConfigClockSource+0x168>
 8005064:	2b70      	cmp	r3, #112	; 0x70
 8005066:	d01a      	beq.n	800509e <HAL_TIM_ConfigClockSource+0xa2>
 8005068:	2b70      	cmp	r3, #112	; 0x70
 800506a:	d87b      	bhi.n	8005164 <HAL_TIM_ConfigClockSource+0x168>
 800506c:	2b60      	cmp	r3, #96	; 0x60
 800506e:	d050      	beq.n	8005112 <HAL_TIM_ConfigClockSource+0x116>
 8005070:	2b60      	cmp	r3, #96	; 0x60
 8005072:	d877      	bhi.n	8005164 <HAL_TIM_ConfigClockSource+0x168>
 8005074:	2b50      	cmp	r3, #80	; 0x50
 8005076:	d03c      	beq.n	80050f2 <HAL_TIM_ConfigClockSource+0xf6>
 8005078:	2b50      	cmp	r3, #80	; 0x50
 800507a:	d873      	bhi.n	8005164 <HAL_TIM_ConfigClockSource+0x168>
 800507c:	2b40      	cmp	r3, #64	; 0x40
 800507e:	d058      	beq.n	8005132 <HAL_TIM_ConfigClockSource+0x136>
 8005080:	2b40      	cmp	r3, #64	; 0x40
 8005082:	d86f      	bhi.n	8005164 <HAL_TIM_ConfigClockSource+0x168>
 8005084:	2b30      	cmp	r3, #48	; 0x30
 8005086:	d064      	beq.n	8005152 <HAL_TIM_ConfigClockSource+0x156>
 8005088:	2b30      	cmp	r3, #48	; 0x30
 800508a:	d86b      	bhi.n	8005164 <HAL_TIM_ConfigClockSource+0x168>
 800508c:	2b20      	cmp	r3, #32
 800508e:	d060      	beq.n	8005152 <HAL_TIM_ConfigClockSource+0x156>
 8005090:	2b20      	cmp	r3, #32
 8005092:	d867      	bhi.n	8005164 <HAL_TIM_ConfigClockSource+0x168>
 8005094:	2b00      	cmp	r3, #0
 8005096:	d05c      	beq.n	8005152 <HAL_TIM_ConfigClockSource+0x156>
 8005098:	2b10      	cmp	r3, #16
 800509a:	d05a      	beq.n	8005152 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 800509c:	e062      	b.n	8005164 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	6818      	ldr	r0, [r3, #0]
 80050a2:	683b      	ldr	r3, [r7, #0]
 80050a4:	6899      	ldr	r1, [r3, #8]
 80050a6:	683b      	ldr	r3, [r7, #0]
 80050a8:	685a      	ldr	r2, [r3, #4]
 80050aa:	683b      	ldr	r3, [r7, #0]
 80050ac:	68db      	ldr	r3, [r3, #12]
 80050ae:	f000 f98b 	bl	80053c8 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	689b      	ldr	r3, [r3, #8]
 80050b8:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80050c0:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	68fa      	ldr	r2, [r7, #12]
 80050c8:	609a      	str	r2, [r3, #8]
      break;
 80050ca:	e04e      	b.n	800516a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	6818      	ldr	r0, [r3, #0]
 80050d0:	683b      	ldr	r3, [r7, #0]
 80050d2:	6899      	ldr	r1, [r3, #8]
 80050d4:	683b      	ldr	r3, [r7, #0]
 80050d6:	685a      	ldr	r2, [r3, #4]
 80050d8:	683b      	ldr	r3, [r7, #0]
 80050da:	68db      	ldr	r3, [r3, #12]
 80050dc:	f000 f974 	bl	80053c8 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	689a      	ldr	r2, [r3, #8]
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80050ee:	609a      	str	r2, [r3, #8]
      break;
 80050f0:	e03b      	b.n	800516a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	6818      	ldr	r0, [r3, #0]
 80050f6:	683b      	ldr	r3, [r7, #0]
 80050f8:	6859      	ldr	r1, [r3, #4]
 80050fa:	683b      	ldr	r3, [r7, #0]
 80050fc:	68db      	ldr	r3, [r3, #12]
 80050fe:	461a      	mov	r2, r3
 8005100:	f000 f8e8 	bl	80052d4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	2150      	movs	r1, #80	; 0x50
 800510a:	4618      	mov	r0, r3
 800510c:	f000 f941 	bl	8005392 <TIM_ITRx_SetConfig>
      break;
 8005110:	e02b      	b.n	800516a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	6818      	ldr	r0, [r3, #0]
 8005116:	683b      	ldr	r3, [r7, #0]
 8005118:	6859      	ldr	r1, [r3, #4]
 800511a:	683b      	ldr	r3, [r7, #0]
 800511c:	68db      	ldr	r3, [r3, #12]
 800511e:	461a      	mov	r2, r3
 8005120:	f000 f907 	bl	8005332 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	2160      	movs	r1, #96	; 0x60
 800512a:	4618      	mov	r0, r3
 800512c:	f000 f931 	bl	8005392 <TIM_ITRx_SetConfig>
      break;
 8005130:	e01b      	b.n	800516a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	6818      	ldr	r0, [r3, #0]
 8005136:	683b      	ldr	r3, [r7, #0]
 8005138:	6859      	ldr	r1, [r3, #4]
 800513a:	683b      	ldr	r3, [r7, #0]
 800513c:	68db      	ldr	r3, [r3, #12]
 800513e:	461a      	mov	r2, r3
 8005140:	f000 f8c8 	bl	80052d4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	2140      	movs	r1, #64	; 0x40
 800514a:	4618      	mov	r0, r3
 800514c:	f000 f921 	bl	8005392 <TIM_ITRx_SetConfig>
      break;
 8005150:	e00b      	b.n	800516a <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	681a      	ldr	r2, [r3, #0]
 8005156:	683b      	ldr	r3, [r7, #0]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	4619      	mov	r1, r3
 800515c:	4610      	mov	r0, r2
 800515e:	f000 f918 	bl	8005392 <TIM_ITRx_SetConfig>
        break;
 8005162:	e002      	b.n	800516a <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8005164:	bf00      	nop
 8005166:	e000      	b.n	800516a <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8005168:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	2201      	movs	r2, #1
 800516e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	2200      	movs	r2, #0
 8005176:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800517a:	2300      	movs	r3, #0
}
 800517c:	4618      	mov	r0, r3
 800517e:	3710      	adds	r7, #16
 8005180:	46bd      	mov	sp, r7
 8005182:	bd80      	pop	{r7, pc}

08005184 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005184:	b480      	push	{r7}
 8005186:	b083      	sub	sp, #12
 8005188:	af00      	add	r7, sp, #0
 800518a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800518c:	bf00      	nop
 800518e:	370c      	adds	r7, #12
 8005190:	46bd      	mov	sp, r7
 8005192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005196:	4770      	bx	lr

08005198 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005198:	b480      	push	{r7}
 800519a:	b083      	sub	sp, #12
 800519c:	af00      	add	r7, sp, #0
 800519e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80051a0:	bf00      	nop
 80051a2:	370c      	adds	r7, #12
 80051a4:	46bd      	mov	sp, r7
 80051a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051aa:	4770      	bx	lr

080051ac <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80051ac:	b480      	push	{r7}
 80051ae:	b083      	sub	sp, #12
 80051b0:	af00      	add	r7, sp, #0
 80051b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80051b4:	bf00      	nop
 80051b6:	370c      	adds	r7, #12
 80051b8:	46bd      	mov	sp, r7
 80051ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051be:	4770      	bx	lr

080051c0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80051c0:	b480      	push	{r7}
 80051c2:	b083      	sub	sp, #12
 80051c4:	af00      	add	r7, sp, #0
 80051c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80051c8:	bf00      	nop
 80051ca:	370c      	adds	r7, #12
 80051cc:	46bd      	mov	sp, r7
 80051ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051d2:	4770      	bx	lr

080051d4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80051d4:	b480      	push	{r7}
 80051d6:	b085      	sub	sp, #20
 80051d8:	af00      	add	r7, sp, #0
 80051da:	6078      	str	r0, [r7, #4]
 80051dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	4a34      	ldr	r2, [pc, #208]	; (80052b8 <TIM_Base_SetConfig+0xe4>)
 80051e8:	4293      	cmp	r3, r2
 80051ea:	d00f      	beq.n	800520c <TIM_Base_SetConfig+0x38>
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80051f2:	d00b      	beq.n	800520c <TIM_Base_SetConfig+0x38>
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	4a31      	ldr	r2, [pc, #196]	; (80052bc <TIM_Base_SetConfig+0xe8>)
 80051f8:	4293      	cmp	r3, r2
 80051fa:	d007      	beq.n	800520c <TIM_Base_SetConfig+0x38>
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	4a30      	ldr	r2, [pc, #192]	; (80052c0 <TIM_Base_SetConfig+0xec>)
 8005200:	4293      	cmp	r3, r2
 8005202:	d003      	beq.n	800520c <TIM_Base_SetConfig+0x38>
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	4a2f      	ldr	r2, [pc, #188]	; (80052c4 <TIM_Base_SetConfig+0xf0>)
 8005208:	4293      	cmp	r3, r2
 800520a:	d108      	bne.n	800521e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005212:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005214:	683b      	ldr	r3, [r7, #0]
 8005216:	685b      	ldr	r3, [r3, #4]
 8005218:	68fa      	ldr	r2, [r7, #12]
 800521a:	4313      	orrs	r3, r2
 800521c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	4a25      	ldr	r2, [pc, #148]	; (80052b8 <TIM_Base_SetConfig+0xe4>)
 8005222:	4293      	cmp	r3, r2
 8005224:	d01b      	beq.n	800525e <TIM_Base_SetConfig+0x8a>
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800522c:	d017      	beq.n	800525e <TIM_Base_SetConfig+0x8a>
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	4a22      	ldr	r2, [pc, #136]	; (80052bc <TIM_Base_SetConfig+0xe8>)
 8005232:	4293      	cmp	r3, r2
 8005234:	d013      	beq.n	800525e <TIM_Base_SetConfig+0x8a>
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	4a21      	ldr	r2, [pc, #132]	; (80052c0 <TIM_Base_SetConfig+0xec>)
 800523a:	4293      	cmp	r3, r2
 800523c:	d00f      	beq.n	800525e <TIM_Base_SetConfig+0x8a>
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	4a20      	ldr	r2, [pc, #128]	; (80052c4 <TIM_Base_SetConfig+0xf0>)
 8005242:	4293      	cmp	r3, r2
 8005244:	d00b      	beq.n	800525e <TIM_Base_SetConfig+0x8a>
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	4a1f      	ldr	r2, [pc, #124]	; (80052c8 <TIM_Base_SetConfig+0xf4>)
 800524a:	4293      	cmp	r3, r2
 800524c:	d007      	beq.n	800525e <TIM_Base_SetConfig+0x8a>
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	4a1e      	ldr	r2, [pc, #120]	; (80052cc <TIM_Base_SetConfig+0xf8>)
 8005252:	4293      	cmp	r3, r2
 8005254:	d003      	beq.n	800525e <TIM_Base_SetConfig+0x8a>
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	4a1d      	ldr	r2, [pc, #116]	; (80052d0 <TIM_Base_SetConfig+0xfc>)
 800525a:	4293      	cmp	r3, r2
 800525c:	d108      	bne.n	8005270 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005264:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005266:	683b      	ldr	r3, [r7, #0]
 8005268:	68db      	ldr	r3, [r3, #12]
 800526a:	68fa      	ldr	r2, [r7, #12]
 800526c:	4313      	orrs	r3, r2
 800526e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005276:	683b      	ldr	r3, [r7, #0]
 8005278:	695b      	ldr	r3, [r3, #20]
 800527a:	4313      	orrs	r3, r2
 800527c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	68fa      	ldr	r2, [r7, #12]
 8005282:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005284:	683b      	ldr	r3, [r7, #0]
 8005286:	689a      	ldr	r2, [r3, #8]
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800528c:	683b      	ldr	r3, [r7, #0]
 800528e:	681a      	ldr	r2, [r3, #0]
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	4a08      	ldr	r2, [pc, #32]	; (80052b8 <TIM_Base_SetConfig+0xe4>)
 8005298:	4293      	cmp	r3, r2
 800529a:	d103      	bne.n	80052a4 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800529c:	683b      	ldr	r3, [r7, #0]
 800529e:	691a      	ldr	r2, [r3, #16]
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	2201      	movs	r2, #1
 80052a8:	615a      	str	r2, [r3, #20]
}
 80052aa:	bf00      	nop
 80052ac:	3714      	adds	r7, #20
 80052ae:	46bd      	mov	sp, r7
 80052b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052b4:	4770      	bx	lr
 80052b6:	bf00      	nop
 80052b8:	40010000 	.word	0x40010000
 80052bc:	40000400 	.word	0x40000400
 80052c0:	40000800 	.word	0x40000800
 80052c4:	40000c00 	.word	0x40000c00
 80052c8:	40014000 	.word	0x40014000
 80052cc:	40014400 	.word	0x40014400
 80052d0:	40014800 	.word	0x40014800

080052d4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80052d4:	b480      	push	{r7}
 80052d6:	b087      	sub	sp, #28
 80052d8:	af00      	add	r7, sp, #0
 80052da:	60f8      	str	r0, [r7, #12]
 80052dc:	60b9      	str	r1, [r7, #8]
 80052de:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	6a1b      	ldr	r3, [r3, #32]
 80052e4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	6a1b      	ldr	r3, [r3, #32]
 80052ea:	f023 0201 	bic.w	r2, r3, #1
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	699b      	ldr	r3, [r3, #24]
 80052f6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80052f8:	693b      	ldr	r3, [r7, #16]
 80052fa:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80052fe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	011b      	lsls	r3, r3, #4
 8005304:	693a      	ldr	r2, [r7, #16]
 8005306:	4313      	orrs	r3, r2
 8005308:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800530a:	697b      	ldr	r3, [r7, #20]
 800530c:	f023 030a 	bic.w	r3, r3, #10
 8005310:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005312:	697a      	ldr	r2, [r7, #20]
 8005314:	68bb      	ldr	r3, [r7, #8]
 8005316:	4313      	orrs	r3, r2
 8005318:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	693a      	ldr	r2, [r7, #16]
 800531e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	697a      	ldr	r2, [r7, #20]
 8005324:	621a      	str	r2, [r3, #32]
}
 8005326:	bf00      	nop
 8005328:	371c      	adds	r7, #28
 800532a:	46bd      	mov	sp, r7
 800532c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005330:	4770      	bx	lr

08005332 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005332:	b480      	push	{r7}
 8005334:	b087      	sub	sp, #28
 8005336:	af00      	add	r7, sp, #0
 8005338:	60f8      	str	r0, [r7, #12]
 800533a:	60b9      	str	r1, [r7, #8]
 800533c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	6a1b      	ldr	r3, [r3, #32]
 8005342:	f023 0210 	bic.w	r2, r3, #16
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	699b      	ldr	r3, [r3, #24]
 800534e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	6a1b      	ldr	r3, [r3, #32]
 8005354:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005356:	697b      	ldr	r3, [r7, #20]
 8005358:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800535c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	031b      	lsls	r3, r3, #12
 8005362:	697a      	ldr	r2, [r7, #20]
 8005364:	4313      	orrs	r3, r2
 8005366:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005368:	693b      	ldr	r3, [r7, #16]
 800536a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800536e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005370:	68bb      	ldr	r3, [r7, #8]
 8005372:	011b      	lsls	r3, r3, #4
 8005374:	693a      	ldr	r2, [r7, #16]
 8005376:	4313      	orrs	r3, r2
 8005378:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	697a      	ldr	r2, [r7, #20]
 800537e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	693a      	ldr	r2, [r7, #16]
 8005384:	621a      	str	r2, [r3, #32]
}
 8005386:	bf00      	nop
 8005388:	371c      	adds	r7, #28
 800538a:	46bd      	mov	sp, r7
 800538c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005390:	4770      	bx	lr

08005392 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005392:	b480      	push	{r7}
 8005394:	b085      	sub	sp, #20
 8005396:	af00      	add	r7, sp, #0
 8005398:	6078      	str	r0, [r7, #4]
 800539a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	689b      	ldr	r3, [r3, #8]
 80053a0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80053a8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80053aa:	683a      	ldr	r2, [r7, #0]
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	4313      	orrs	r3, r2
 80053b0:	f043 0307 	orr.w	r3, r3, #7
 80053b4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	68fa      	ldr	r2, [r7, #12]
 80053ba:	609a      	str	r2, [r3, #8]
}
 80053bc:	bf00      	nop
 80053be:	3714      	adds	r7, #20
 80053c0:	46bd      	mov	sp, r7
 80053c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053c6:	4770      	bx	lr

080053c8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80053c8:	b480      	push	{r7}
 80053ca:	b087      	sub	sp, #28
 80053cc:	af00      	add	r7, sp, #0
 80053ce:	60f8      	str	r0, [r7, #12]
 80053d0:	60b9      	str	r1, [r7, #8]
 80053d2:	607a      	str	r2, [r7, #4]
 80053d4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	689b      	ldr	r3, [r3, #8]
 80053da:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80053dc:	697b      	ldr	r3, [r7, #20]
 80053de:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80053e2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80053e4:	683b      	ldr	r3, [r7, #0]
 80053e6:	021a      	lsls	r2, r3, #8
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	431a      	orrs	r2, r3
 80053ec:	68bb      	ldr	r3, [r7, #8]
 80053ee:	4313      	orrs	r3, r2
 80053f0:	697a      	ldr	r2, [r7, #20]
 80053f2:	4313      	orrs	r3, r2
 80053f4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	697a      	ldr	r2, [r7, #20]
 80053fa:	609a      	str	r2, [r3, #8]
}
 80053fc:	bf00      	nop
 80053fe:	371c      	adds	r7, #28
 8005400:	46bd      	mov	sp, r7
 8005402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005406:	4770      	bx	lr

08005408 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005408:	b480      	push	{r7}
 800540a:	b085      	sub	sp, #20
 800540c:	af00      	add	r7, sp, #0
 800540e:	6078      	str	r0, [r7, #4]
 8005410:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005418:	2b01      	cmp	r3, #1
 800541a:	d101      	bne.n	8005420 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800541c:	2302      	movs	r3, #2
 800541e:	e050      	b.n	80054c2 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	2201      	movs	r2, #1
 8005424:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	2202      	movs	r2, #2
 800542c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	685b      	ldr	r3, [r3, #4]
 8005436:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	689b      	ldr	r3, [r3, #8]
 800543e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005446:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005448:	683b      	ldr	r3, [r7, #0]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	68fa      	ldr	r2, [r7, #12]
 800544e:	4313      	orrs	r3, r2
 8005450:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	68fa      	ldr	r2, [r7, #12]
 8005458:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	4a1c      	ldr	r2, [pc, #112]	; (80054d0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8005460:	4293      	cmp	r3, r2
 8005462:	d018      	beq.n	8005496 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800546c:	d013      	beq.n	8005496 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	4a18      	ldr	r2, [pc, #96]	; (80054d4 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8005474:	4293      	cmp	r3, r2
 8005476:	d00e      	beq.n	8005496 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	4a16      	ldr	r2, [pc, #88]	; (80054d8 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800547e:	4293      	cmp	r3, r2
 8005480:	d009      	beq.n	8005496 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	4a15      	ldr	r2, [pc, #84]	; (80054dc <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8005488:	4293      	cmp	r3, r2
 800548a:	d004      	beq.n	8005496 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	4a13      	ldr	r2, [pc, #76]	; (80054e0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8005492:	4293      	cmp	r3, r2
 8005494:	d10c      	bne.n	80054b0 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005496:	68bb      	ldr	r3, [r7, #8]
 8005498:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800549c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800549e:	683b      	ldr	r3, [r7, #0]
 80054a0:	685b      	ldr	r3, [r3, #4]
 80054a2:	68ba      	ldr	r2, [r7, #8]
 80054a4:	4313      	orrs	r3, r2
 80054a6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	68ba      	ldr	r2, [r7, #8]
 80054ae:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	2201      	movs	r2, #1
 80054b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	2200      	movs	r2, #0
 80054bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80054c0:	2300      	movs	r3, #0
}
 80054c2:	4618      	mov	r0, r3
 80054c4:	3714      	adds	r7, #20
 80054c6:	46bd      	mov	sp, r7
 80054c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054cc:	4770      	bx	lr
 80054ce:	bf00      	nop
 80054d0:	40010000 	.word	0x40010000
 80054d4:	40000400 	.word	0x40000400
 80054d8:	40000800 	.word	0x40000800
 80054dc:	40000c00 	.word	0x40000c00
 80054e0:	40014000 	.word	0x40014000

080054e4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80054e4:	b480      	push	{r7}
 80054e6:	b083      	sub	sp, #12
 80054e8:	af00      	add	r7, sp, #0
 80054ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80054ec:	bf00      	nop
 80054ee:	370c      	adds	r7, #12
 80054f0:	46bd      	mov	sp, r7
 80054f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054f6:	4770      	bx	lr

080054f8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80054f8:	b480      	push	{r7}
 80054fa:	b083      	sub	sp, #12
 80054fc:	af00      	add	r7, sp, #0
 80054fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005500:	bf00      	nop
 8005502:	370c      	adds	r7, #12
 8005504:	46bd      	mov	sp, r7
 8005506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800550a:	4770      	bx	lr

0800550c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800550c:	b580      	push	{r7, lr}
 800550e:	b082      	sub	sp, #8
 8005510:	af00      	add	r7, sp, #0
 8005512:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	2b00      	cmp	r3, #0
 8005518:	d101      	bne.n	800551e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800551a:	2301      	movs	r3, #1
 800551c:	e03f      	b.n	800559e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005524:	b2db      	uxtb	r3, r3
 8005526:	2b00      	cmp	r3, #0
 8005528:	d106      	bne.n	8005538 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	2200      	movs	r2, #0
 800552e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005532:	6878      	ldr	r0, [r7, #4]
 8005534:	f7fc fd86 	bl	8002044 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	2224      	movs	r2, #36	; 0x24
 800553c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	68da      	ldr	r2, [r3, #12]
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800554e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005550:	6878      	ldr	r0, [r7, #4]
 8005552:	f000 fcbf 	bl	8005ed4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	691a      	ldr	r2, [r3, #16]
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005564:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	695a      	ldr	r2, [r3, #20]
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005574:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	68da      	ldr	r2, [r3, #12]
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005584:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	2200      	movs	r2, #0
 800558a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	2220      	movs	r2, #32
 8005590:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	2220      	movs	r2, #32
 8005598:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800559c:	2300      	movs	r3, #0
}
 800559e:	4618      	mov	r0, r3
 80055a0:	3708      	adds	r7, #8
 80055a2:	46bd      	mov	sp, r7
 80055a4:	bd80      	pop	{r7, pc}

080055a6 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80055a6:	b580      	push	{r7, lr}
 80055a8:	b08a      	sub	sp, #40	; 0x28
 80055aa:	af02      	add	r7, sp, #8
 80055ac:	60f8      	str	r0, [r7, #12]
 80055ae:	60b9      	str	r1, [r7, #8]
 80055b0:	603b      	str	r3, [r7, #0]
 80055b2:	4613      	mov	r3, r2
 80055b4:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80055b6:	2300      	movs	r3, #0
 80055b8:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80055c0:	b2db      	uxtb	r3, r3
 80055c2:	2b20      	cmp	r3, #32
 80055c4:	d17c      	bne.n	80056c0 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80055c6:	68bb      	ldr	r3, [r7, #8]
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d002      	beq.n	80055d2 <HAL_UART_Transmit+0x2c>
 80055cc:	88fb      	ldrh	r3, [r7, #6]
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d101      	bne.n	80055d6 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80055d2:	2301      	movs	r3, #1
 80055d4:	e075      	b.n	80056c2 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80055dc:	2b01      	cmp	r3, #1
 80055de:	d101      	bne.n	80055e4 <HAL_UART_Transmit+0x3e>
 80055e0:	2302      	movs	r3, #2
 80055e2:	e06e      	b.n	80056c2 <HAL_UART_Transmit+0x11c>
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	2201      	movs	r2, #1
 80055e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	2200      	movs	r2, #0
 80055f0:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	2221      	movs	r2, #33	; 0x21
 80055f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80055fa:	f7fc fea7 	bl	800234c <HAL_GetTick>
 80055fe:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	88fa      	ldrh	r2, [r7, #6]
 8005604:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	88fa      	ldrh	r2, [r7, #6]
 800560a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	689b      	ldr	r3, [r3, #8]
 8005610:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005614:	d108      	bne.n	8005628 <HAL_UART_Transmit+0x82>
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	691b      	ldr	r3, [r3, #16]
 800561a:	2b00      	cmp	r3, #0
 800561c:	d104      	bne.n	8005628 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800561e:	2300      	movs	r3, #0
 8005620:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005622:	68bb      	ldr	r3, [r7, #8]
 8005624:	61bb      	str	r3, [r7, #24]
 8005626:	e003      	b.n	8005630 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8005628:	68bb      	ldr	r3, [r7, #8]
 800562a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800562c:	2300      	movs	r3, #0
 800562e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	2200      	movs	r2, #0
 8005634:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8005638:	e02a      	b.n	8005690 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800563a:	683b      	ldr	r3, [r7, #0]
 800563c:	9300      	str	r3, [sp, #0]
 800563e:	697b      	ldr	r3, [r7, #20]
 8005640:	2200      	movs	r2, #0
 8005642:	2180      	movs	r1, #128	; 0x80
 8005644:	68f8      	ldr	r0, [r7, #12]
 8005646:	f000 fa81 	bl	8005b4c <UART_WaitOnFlagUntilTimeout>
 800564a:	4603      	mov	r3, r0
 800564c:	2b00      	cmp	r3, #0
 800564e:	d001      	beq.n	8005654 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8005650:	2303      	movs	r3, #3
 8005652:	e036      	b.n	80056c2 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8005654:	69fb      	ldr	r3, [r7, #28]
 8005656:	2b00      	cmp	r3, #0
 8005658:	d10b      	bne.n	8005672 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800565a:	69bb      	ldr	r3, [r7, #24]
 800565c:	881b      	ldrh	r3, [r3, #0]
 800565e:	461a      	mov	r2, r3
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005668:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800566a:	69bb      	ldr	r3, [r7, #24]
 800566c:	3302      	adds	r3, #2
 800566e:	61bb      	str	r3, [r7, #24]
 8005670:	e007      	b.n	8005682 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005672:	69fb      	ldr	r3, [r7, #28]
 8005674:	781a      	ldrb	r2, [r3, #0]
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800567c:	69fb      	ldr	r3, [r7, #28]
 800567e:	3301      	adds	r3, #1
 8005680:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005686:	b29b      	uxth	r3, r3
 8005688:	3b01      	subs	r3, #1
 800568a:	b29a      	uxth	r2, r3
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005694:	b29b      	uxth	r3, r3
 8005696:	2b00      	cmp	r3, #0
 8005698:	d1cf      	bne.n	800563a <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800569a:	683b      	ldr	r3, [r7, #0]
 800569c:	9300      	str	r3, [sp, #0]
 800569e:	697b      	ldr	r3, [r7, #20]
 80056a0:	2200      	movs	r2, #0
 80056a2:	2140      	movs	r1, #64	; 0x40
 80056a4:	68f8      	ldr	r0, [r7, #12]
 80056a6:	f000 fa51 	bl	8005b4c <UART_WaitOnFlagUntilTimeout>
 80056aa:	4603      	mov	r3, r0
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d001      	beq.n	80056b4 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80056b0:	2303      	movs	r3, #3
 80056b2:	e006      	b.n	80056c2 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	2220      	movs	r2, #32
 80056b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80056bc:	2300      	movs	r3, #0
 80056be:	e000      	b.n	80056c2 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80056c0:	2302      	movs	r3, #2
  }
}
 80056c2:	4618      	mov	r0, r3
 80056c4:	3720      	adds	r7, #32
 80056c6:	46bd      	mov	sp, r7
 80056c8:	bd80      	pop	{r7, pc}

080056ca <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80056ca:	b480      	push	{r7}
 80056cc:	b085      	sub	sp, #20
 80056ce:	af00      	add	r7, sp, #0
 80056d0:	60f8      	str	r0, [r7, #12]
 80056d2:	60b9      	str	r1, [r7, #8]
 80056d4:	4613      	mov	r3, r2
 80056d6:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80056de:	b2db      	uxtb	r3, r3
 80056e0:	2b20      	cmp	r3, #32
 80056e2:	d130      	bne.n	8005746 <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 80056e4:	68bb      	ldr	r3, [r7, #8]
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d002      	beq.n	80056f0 <HAL_UART_Transmit_IT+0x26>
 80056ea:	88fb      	ldrh	r3, [r7, #6]
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d101      	bne.n	80056f4 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 80056f0:	2301      	movs	r3, #1
 80056f2:	e029      	b.n	8005748 <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80056fa:	2b01      	cmp	r3, #1
 80056fc:	d101      	bne.n	8005702 <HAL_UART_Transmit_IT+0x38>
 80056fe:	2302      	movs	r3, #2
 8005700:	e022      	b.n	8005748 <HAL_UART_Transmit_IT+0x7e>
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	2201      	movs	r2, #1
 8005706:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	68ba      	ldr	r2, [r7, #8]
 800570e:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	88fa      	ldrh	r2, [r7, #6]
 8005714:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	88fa      	ldrh	r2, [r7, #6]
 800571a:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	2200      	movs	r2, #0
 8005720:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	2221      	movs	r2, #33	; 0x21
 8005726:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	2200      	movs	r2, #0
 800572e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	68da      	ldr	r2, [r3, #12]
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8005740:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8005742:	2300      	movs	r3, #0
 8005744:	e000      	b.n	8005748 <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 8005746:	2302      	movs	r3, #2
  }
}
 8005748:	4618      	mov	r0, r3
 800574a:	3714      	adds	r7, #20
 800574c:	46bd      	mov	sp, r7
 800574e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005752:	4770      	bx	lr

08005754 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005754:	b580      	push	{r7, lr}
 8005756:	b084      	sub	sp, #16
 8005758:	af00      	add	r7, sp, #0
 800575a:	60f8      	str	r0, [r7, #12]
 800575c:	60b9      	str	r1, [r7, #8]
 800575e:	4613      	mov	r3, r2
 8005760:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005768:	b2db      	uxtb	r3, r3
 800576a:	2b20      	cmp	r3, #32
 800576c:	d11d      	bne.n	80057aa <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 800576e:	68bb      	ldr	r3, [r7, #8]
 8005770:	2b00      	cmp	r3, #0
 8005772:	d002      	beq.n	800577a <HAL_UART_Receive_IT+0x26>
 8005774:	88fb      	ldrh	r3, [r7, #6]
 8005776:	2b00      	cmp	r3, #0
 8005778:	d101      	bne.n	800577e <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800577a:	2301      	movs	r3, #1
 800577c:	e016      	b.n	80057ac <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005784:	2b01      	cmp	r3, #1
 8005786:	d101      	bne.n	800578c <HAL_UART_Receive_IT+0x38>
 8005788:	2302      	movs	r3, #2
 800578a:	e00f      	b.n	80057ac <HAL_UART_Receive_IT+0x58>
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	2201      	movs	r2, #1
 8005790:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	2200      	movs	r2, #0
 8005798:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_IT(huart, pData, Size));
 800579a:	88fb      	ldrh	r3, [r7, #6]
 800579c:	461a      	mov	r2, r3
 800579e:	68b9      	ldr	r1, [r7, #8]
 80057a0:	68f8      	ldr	r0, [r7, #12]
 80057a2:	f000 fa1d 	bl	8005be0 <UART_Start_Receive_IT>
 80057a6:	4603      	mov	r3, r0
 80057a8:	e000      	b.n	80057ac <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 80057aa:	2302      	movs	r3, #2
  }
}
 80057ac:	4618      	mov	r0, r3
 80057ae:	3710      	adds	r7, #16
 80057b0:	46bd      	mov	sp, r7
 80057b2:	bd80      	pop	{r7, pc}

080057b4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80057b4:	b580      	push	{r7, lr}
 80057b6:	b08a      	sub	sp, #40	; 0x28
 80057b8:	af00      	add	r7, sp, #0
 80057ba:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	68db      	ldr	r3, [r3, #12]
 80057ca:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	695b      	ldr	r3, [r3, #20]
 80057d2:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 80057d4:	2300      	movs	r3, #0
 80057d6:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 80057d8:	2300      	movs	r3, #0
 80057da:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80057dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057de:	f003 030f 	and.w	r3, r3, #15
 80057e2:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 80057e4:	69bb      	ldr	r3, [r7, #24]
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d10d      	bne.n	8005806 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80057ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057ec:	f003 0320 	and.w	r3, r3, #32
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d008      	beq.n	8005806 <HAL_UART_IRQHandler+0x52>
 80057f4:	6a3b      	ldr	r3, [r7, #32]
 80057f6:	f003 0320 	and.w	r3, r3, #32
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d003      	beq.n	8005806 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 80057fe:	6878      	ldr	r0, [r7, #4]
 8005800:	f000 fad1 	bl	8005da6 <UART_Receive_IT>
      return;
 8005804:	e17c      	b.n	8005b00 <HAL_UART_IRQHandler+0x34c>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005806:	69bb      	ldr	r3, [r7, #24]
 8005808:	2b00      	cmp	r3, #0
 800580a:	f000 80b1 	beq.w	8005970 <HAL_UART_IRQHandler+0x1bc>
 800580e:	69fb      	ldr	r3, [r7, #28]
 8005810:	f003 0301 	and.w	r3, r3, #1
 8005814:	2b00      	cmp	r3, #0
 8005816:	d105      	bne.n	8005824 <HAL_UART_IRQHandler+0x70>
 8005818:	6a3b      	ldr	r3, [r7, #32]
 800581a:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800581e:	2b00      	cmp	r3, #0
 8005820:	f000 80a6 	beq.w	8005970 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005824:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005826:	f003 0301 	and.w	r3, r3, #1
 800582a:	2b00      	cmp	r3, #0
 800582c:	d00a      	beq.n	8005844 <HAL_UART_IRQHandler+0x90>
 800582e:	6a3b      	ldr	r3, [r7, #32]
 8005830:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005834:	2b00      	cmp	r3, #0
 8005836:	d005      	beq.n	8005844 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800583c:	f043 0201 	orr.w	r2, r3, #1
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005844:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005846:	f003 0304 	and.w	r3, r3, #4
 800584a:	2b00      	cmp	r3, #0
 800584c:	d00a      	beq.n	8005864 <HAL_UART_IRQHandler+0xb0>
 800584e:	69fb      	ldr	r3, [r7, #28]
 8005850:	f003 0301 	and.w	r3, r3, #1
 8005854:	2b00      	cmp	r3, #0
 8005856:	d005      	beq.n	8005864 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800585c:	f043 0202 	orr.w	r2, r3, #2
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005864:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005866:	f003 0302 	and.w	r3, r3, #2
 800586a:	2b00      	cmp	r3, #0
 800586c:	d00a      	beq.n	8005884 <HAL_UART_IRQHandler+0xd0>
 800586e:	69fb      	ldr	r3, [r7, #28]
 8005870:	f003 0301 	and.w	r3, r3, #1
 8005874:	2b00      	cmp	r3, #0
 8005876:	d005      	beq.n	8005884 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800587c:	f043 0204 	orr.w	r2, r3, #4
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8005884:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005886:	f003 0308 	and.w	r3, r3, #8
 800588a:	2b00      	cmp	r3, #0
 800588c:	d00f      	beq.n	80058ae <HAL_UART_IRQHandler+0xfa>
 800588e:	6a3b      	ldr	r3, [r7, #32]
 8005890:	f003 0320 	and.w	r3, r3, #32
 8005894:	2b00      	cmp	r3, #0
 8005896:	d104      	bne.n	80058a2 <HAL_UART_IRQHandler+0xee>
 8005898:	69fb      	ldr	r3, [r7, #28]
 800589a:	f003 0301 	and.w	r3, r3, #1
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d005      	beq.n	80058ae <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058a6:	f043 0208 	orr.w	r2, r3, #8
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	f000 811f 	beq.w	8005af6 <HAL_UART_IRQHandler+0x342>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80058b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058ba:	f003 0320 	and.w	r3, r3, #32
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d007      	beq.n	80058d2 <HAL_UART_IRQHandler+0x11e>
 80058c2:	6a3b      	ldr	r3, [r7, #32]
 80058c4:	f003 0320 	and.w	r3, r3, #32
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d002      	beq.n	80058d2 <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 80058cc:	6878      	ldr	r0, [r7, #4]
 80058ce:	f000 fa6a 	bl	8005da6 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	695b      	ldr	r3, [r3, #20]
 80058d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80058dc:	2b40      	cmp	r3, #64	; 0x40
 80058de:	bf0c      	ite	eq
 80058e0:	2301      	moveq	r3, #1
 80058e2:	2300      	movne	r3, #0
 80058e4:	b2db      	uxtb	r3, r3
 80058e6:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058ec:	f003 0308 	and.w	r3, r3, #8
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	d102      	bne.n	80058fa <HAL_UART_IRQHandler+0x146>
 80058f4:	697b      	ldr	r3, [r7, #20]
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d031      	beq.n	800595e <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80058fa:	6878      	ldr	r0, [r7, #4]
 80058fc:	f000 f9aa 	bl	8005c54 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	695b      	ldr	r3, [r3, #20]
 8005906:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800590a:	2b40      	cmp	r3, #64	; 0x40
 800590c:	d123      	bne.n	8005956 <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	695a      	ldr	r2, [r3, #20]
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800591c:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005922:	2b00      	cmp	r3, #0
 8005924:	d013      	beq.n	800594e <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800592a:	4a77      	ldr	r2, [pc, #476]	; (8005b08 <HAL_UART_IRQHandler+0x354>)
 800592c:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005932:	4618      	mov	r0, r3
 8005934:	f7fd fcf4 	bl	8003320 <HAL_DMA_Abort_IT>
 8005938:	4603      	mov	r3, r0
 800593a:	2b00      	cmp	r3, #0
 800593c:	d016      	beq.n	800596c <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005942:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005944:	687a      	ldr	r2, [r7, #4]
 8005946:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005948:	4610      	mov	r0, r2
 800594a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800594c:	e00e      	b.n	800596c <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800594e:	6878      	ldr	r0, [r7, #4]
 8005950:	f000 f8e6 	bl	8005b20 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005954:	e00a      	b.n	800596c <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005956:	6878      	ldr	r0, [r7, #4]
 8005958:	f000 f8e2 	bl	8005b20 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800595c:	e006      	b.n	800596c <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800595e:	6878      	ldr	r0, [r7, #4]
 8005960:	f000 f8de 	bl	8005b20 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	2200      	movs	r2, #0
 8005968:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800596a:	e0c4      	b.n	8005af6 <HAL_UART_IRQHandler+0x342>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800596c:	bf00      	nop
    return;
 800596e:	e0c2      	b.n	8005af6 <HAL_UART_IRQHandler+0x342>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005974:	2b01      	cmp	r3, #1
 8005976:	f040 80a2 	bne.w	8005abe <HAL_UART_IRQHandler+0x30a>
      &&((isrflags & USART_SR_IDLE) != 0U)
 800597a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800597c:	f003 0310 	and.w	r3, r3, #16
 8005980:	2b00      	cmp	r3, #0
 8005982:	f000 809c 	beq.w	8005abe <HAL_UART_IRQHandler+0x30a>
      &&((cr1its & USART_SR_IDLE) != 0U))
 8005986:	6a3b      	ldr	r3, [r7, #32]
 8005988:	f003 0310 	and.w	r3, r3, #16
 800598c:	2b00      	cmp	r3, #0
 800598e:	f000 8096 	beq.w	8005abe <HAL_UART_IRQHandler+0x30a>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005992:	2300      	movs	r3, #0
 8005994:	60fb      	str	r3, [r7, #12]
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	60fb      	str	r3, [r7, #12]
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	685b      	ldr	r3, [r3, #4]
 80059a4:	60fb      	str	r3, [r7, #12]
 80059a6:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	695b      	ldr	r3, [r3, #20]
 80059ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80059b2:	2b40      	cmp	r3, #64	; 0x40
 80059b4:	d14f      	bne.n	8005a56 <HAL_UART_IRQHandler+0x2a2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	685b      	ldr	r3, [r3, #4]
 80059be:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 80059c0:	8a3b      	ldrh	r3, [r7, #16]
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	f000 8099 	beq.w	8005afa <HAL_UART_IRQHandler+0x346>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80059cc:	8a3a      	ldrh	r2, [r7, #16]
 80059ce:	429a      	cmp	r2, r3
 80059d0:	f080 8093 	bcs.w	8005afa <HAL_UART_IRQHandler+0x346>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	8a3a      	ldrh	r2, [r7, #16]
 80059d8:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059de:	69db      	ldr	r3, [r3, #28]
 80059e0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80059e4:	d02b      	beq.n	8005a3e <HAL_UART_IRQHandler+0x28a>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	68da      	ldr	r2, [r3, #12]
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80059f4:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	695a      	ldr	r2, [r3, #20]
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	f022 0201 	bic.w	r2, r2, #1
 8005a04:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	695a      	ldr	r2, [r3, #20]
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005a14:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	2220      	movs	r2, #32
 8005a1a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	2200      	movs	r2, #0
 8005a22:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	68da      	ldr	r2, [r3, #12]
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	f022 0210 	bic.w	r2, r2, #16
 8005a32:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a38:	4618      	mov	r0, r3
 8005a3a:	f7fd fc01 	bl	8003240 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005a46:	b29b      	uxth	r3, r3
 8005a48:	1ad3      	subs	r3, r2, r3
 8005a4a:	b29b      	uxth	r3, r3
 8005a4c:	4619      	mov	r1, r3
 8005a4e:	6878      	ldr	r0, [r7, #4]
 8005a50:	f000 f870 	bl	8005b34 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8005a54:	e051      	b.n	8005afa <HAL_UART_IRQHandler+0x346>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005a5e:	b29b      	uxth	r3, r3
 8005a60:	1ad3      	subs	r3, r2, r3
 8005a62:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005a68:	b29b      	uxth	r3, r3
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d047      	beq.n	8005afe <HAL_UART_IRQHandler+0x34a>
          &&(nb_rx_data > 0U) )
 8005a6e:	8a7b      	ldrh	r3, [r7, #18]
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d044      	beq.n	8005afe <HAL_UART_IRQHandler+0x34a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	68da      	ldr	r2, [r3, #12]
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8005a82:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	695a      	ldr	r2, [r3, #20]
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	f022 0201 	bic.w	r2, r2, #1
 8005a92:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	2220      	movs	r2, #32
 8005a98:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	2200      	movs	r2, #0
 8005aa0:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	68da      	ldr	r2, [r3, #12]
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	f022 0210 	bic.w	r2, r2, #16
 8005ab0:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005ab2:	8a7b      	ldrh	r3, [r7, #18]
 8005ab4:	4619      	mov	r1, r3
 8005ab6:	6878      	ldr	r0, [r7, #4]
 8005ab8:	f000 f83c 	bl	8005b34 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8005abc:	e01f      	b.n	8005afe <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005abe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ac0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d008      	beq.n	8005ada <HAL_UART_IRQHandler+0x326>
 8005ac8:	6a3b      	ldr	r3, [r7, #32]
 8005aca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d003      	beq.n	8005ada <HAL_UART_IRQHandler+0x326>
  {
    UART_Transmit_IT(huart);
 8005ad2:	6878      	ldr	r0, [r7, #4]
 8005ad4:	f000 f8ff 	bl	8005cd6 <UART_Transmit_IT>
    return;
 8005ad8:	e012      	b.n	8005b00 <HAL_UART_IRQHandler+0x34c>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005ada:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005adc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	d00d      	beq.n	8005b00 <HAL_UART_IRQHandler+0x34c>
 8005ae4:	6a3b      	ldr	r3, [r7, #32]
 8005ae6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d008      	beq.n	8005b00 <HAL_UART_IRQHandler+0x34c>
  {
    UART_EndTransmit_IT(huart);
 8005aee:	6878      	ldr	r0, [r7, #4]
 8005af0:	f000 f941 	bl	8005d76 <UART_EndTransmit_IT>
    return;
 8005af4:	e004      	b.n	8005b00 <HAL_UART_IRQHandler+0x34c>
    return;
 8005af6:	bf00      	nop
 8005af8:	e002      	b.n	8005b00 <HAL_UART_IRQHandler+0x34c>
      return;
 8005afa:	bf00      	nop
 8005afc:	e000      	b.n	8005b00 <HAL_UART_IRQHandler+0x34c>
      return;
 8005afe:	bf00      	nop
  }
}
 8005b00:	3728      	adds	r7, #40	; 0x28
 8005b02:	46bd      	mov	sp, r7
 8005b04:	bd80      	pop	{r7, pc}
 8005b06:	bf00      	nop
 8005b08:	08005caf 	.word	0x08005caf

08005b0c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005b0c:	b480      	push	{r7}
 8005b0e:	b083      	sub	sp, #12
 8005b10:	af00      	add	r7, sp, #0
 8005b12:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005b14:	bf00      	nop
 8005b16:	370c      	adds	r7, #12
 8005b18:	46bd      	mov	sp, r7
 8005b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b1e:	4770      	bx	lr

08005b20 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005b20:	b480      	push	{r7}
 8005b22:	b083      	sub	sp, #12
 8005b24:	af00      	add	r7, sp, #0
 8005b26:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005b28:	bf00      	nop
 8005b2a:	370c      	adds	r7, #12
 8005b2c:	46bd      	mov	sp, r7
 8005b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b32:	4770      	bx	lr

08005b34 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005b34:	b480      	push	{r7}
 8005b36:	b083      	sub	sp, #12
 8005b38:	af00      	add	r7, sp, #0
 8005b3a:	6078      	str	r0, [r7, #4]
 8005b3c:	460b      	mov	r3, r1
 8005b3e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005b40:	bf00      	nop
 8005b42:	370c      	adds	r7, #12
 8005b44:	46bd      	mov	sp, r7
 8005b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b4a:	4770      	bx	lr

08005b4c <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8005b4c:	b580      	push	{r7, lr}
 8005b4e:	b084      	sub	sp, #16
 8005b50:	af00      	add	r7, sp, #0
 8005b52:	60f8      	str	r0, [r7, #12]
 8005b54:	60b9      	str	r1, [r7, #8]
 8005b56:	603b      	str	r3, [r7, #0]
 8005b58:	4613      	mov	r3, r2
 8005b5a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005b5c:	e02c      	b.n	8005bb8 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005b5e:	69bb      	ldr	r3, [r7, #24]
 8005b60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b64:	d028      	beq.n	8005bb8 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8005b66:	69bb      	ldr	r3, [r7, #24]
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	d007      	beq.n	8005b7c <UART_WaitOnFlagUntilTimeout+0x30>
 8005b6c:	f7fc fbee 	bl	800234c <HAL_GetTick>
 8005b70:	4602      	mov	r2, r0
 8005b72:	683b      	ldr	r3, [r7, #0]
 8005b74:	1ad3      	subs	r3, r2, r3
 8005b76:	69ba      	ldr	r2, [r7, #24]
 8005b78:	429a      	cmp	r2, r3
 8005b7a:	d21d      	bcs.n	8005bb8 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	68da      	ldr	r2, [r3, #12]
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8005b8a:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	695a      	ldr	r2, [r3, #20]
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	f022 0201 	bic.w	r2, r2, #1
 8005b9a:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	2220      	movs	r2, #32
 8005ba0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	2220      	movs	r2, #32
 8005ba8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	2200      	movs	r2, #0
 8005bb0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8005bb4:	2303      	movs	r3, #3
 8005bb6:	e00f      	b.n	8005bd8 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	681a      	ldr	r2, [r3, #0]
 8005bbe:	68bb      	ldr	r3, [r7, #8]
 8005bc0:	4013      	ands	r3, r2
 8005bc2:	68ba      	ldr	r2, [r7, #8]
 8005bc4:	429a      	cmp	r2, r3
 8005bc6:	bf0c      	ite	eq
 8005bc8:	2301      	moveq	r3, #1
 8005bca:	2300      	movne	r3, #0
 8005bcc:	b2db      	uxtb	r3, r3
 8005bce:	461a      	mov	r2, r3
 8005bd0:	79fb      	ldrb	r3, [r7, #7]
 8005bd2:	429a      	cmp	r2, r3
 8005bd4:	d0c3      	beq.n	8005b5e <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005bd6:	2300      	movs	r3, #0
}
 8005bd8:	4618      	mov	r0, r3
 8005bda:	3710      	adds	r7, #16
 8005bdc:	46bd      	mov	sp, r7
 8005bde:	bd80      	pop	{r7, pc}

08005be0 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005be0:	b480      	push	{r7}
 8005be2:	b085      	sub	sp, #20
 8005be4:	af00      	add	r7, sp, #0
 8005be6:	60f8      	str	r0, [r7, #12]
 8005be8:	60b9      	str	r1, [r7, #8]
 8005bea:	4613      	mov	r3, r2
 8005bec:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	68ba      	ldr	r2, [r7, #8]
 8005bf2:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	88fa      	ldrh	r2, [r7, #6]
 8005bf8:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	88fa      	ldrh	r2, [r7, #6]
 8005bfe:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	2200      	movs	r2, #0
 8005c04:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	2222      	movs	r2, #34	; 0x22
 8005c0a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	2200      	movs	r2, #0
 8005c12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	68da      	ldr	r2, [r3, #12]
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005c24:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	695a      	ldr	r2, [r3, #20]
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	f042 0201 	orr.w	r2, r2, #1
 8005c34:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	68da      	ldr	r2, [r3, #12]
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	f042 0220 	orr.w	r2, r2, #32
 8005c44:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005c46:	2300      	movs	r3, #0
}
 8005c48:	4618      	mov	r0, r3
 8005c4a:	3714      	adds	r7, #20
 8005c4c:	46bd      	mov	sp, r7
 8005c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c52:	4770      	bx	lr

08005c54 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005c54:	b480      	push	{r7}
 8005c56:	b083      	sub	sp, #12
 8005c58:	af00      	add	r7, sp, #0
 8005c5a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	68da      	ldr	r2, [r3, #12]
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8005c6a:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	695a      	ldr	r2, [r3, #20]
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	f022 0201 	bic.w	r2, r2, #1
 8005c7a:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c80:	2b01      	cmp	r3, #1
 8005c82:	d107      	bne.n	8005c94 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	68da      	ldr	r2, [r3, #12]
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	f022 0210 	bic.w	r2, r2, #16
 8005c92:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	2220      	movs	r2, #32
 8005c98:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	2200      	movs	r2, #0
 8005ca0:	631a      	str	r2, [r3, #48]	; 0x30
}
 8005ca2:	bf00      	nop
 8005ca4:	370c      	adds	r7, #12
 8005ca6:	46bd      	mov	sp, r7
 8005ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cac:	4770      	bx	lr

08005cae <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005cae:	b580      	push	{r7, lr}
 8005cb0:	b084      	sub	sp, #16
 8005cb2:	af00      	add	r7, sp, #0
 8005cb4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005cba:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	2200      	movs	r2, #0
 8005cc0:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	2200      	movs	r2, #0
 8005cc6:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005cc8:	68f8      	ldr	r0, [r7, #12]
 8005cca:	f7ff ff29 	bl	8005b20 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005cce:	bf00      	nop
 8005cd0:	3710      	adds	r7, #16
 8005cd2:	46bd      	mov	sp, r7
 8005cd4:	bd80      	pop	{r7, pc}

08005cd6 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005cd6:	b480      	push	{r7}
 8005cd8:	b085      	sub	sp, #20
 8005cda:	af00      	add	r7, sp, #0
 8005cdc:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005ce4:	b2db      	uxtb	r3, r3
 8005ce6:	2b21      	cmp	r3, #33	; 0x21
 8005ce8:	d13e      	bne.n	8005d68 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	689b      	ldr	r3, [r3, #8]
 8005cee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005cf2:	d114      	bne.n	8005d1e <UART_Transmit_IT+0x48>
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	691b      	ldr	r3, [r3, #16]
 8005cf8:	2b00      	cmp	r3, #0
 8005cfa:	d110      	bne.n	8005d1e <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	6a1b      	ldr	r3, [r3, #32]
 8005d00:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	881b      	ldrh	r3, [r3, #0]
 8005d06:	461a      	mov	r2, r3
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005d10:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	6a1b      	ldr	r3, [r3, #32]
 8005d16:	1c9a      	adds	r2, r3, #2
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	621a      	str	r2, [r3, #32]
 8005d1c:	e008      	b.n	8005d30 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	6a1b      	ldr	r3, [r3, #32]
 8005d22:	1c59      	adds	r1, r3, #1
 8005d24:	687a      	ldr	r2, [r7, #4]
 8005d26:	6211      	str	r1, [r2, #32]
 8005d28:	781a      	ldrb	r2, [r3, #0]
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005d34:	b29b      	uxth	r3, r3
 8005d36:	3b01      	subs	r3, #1
 8005d38:	b29b      	uxth	r3, r3
 8005d3a:	687a      	ldr	r2, [r7, #4]
 8005d3c:	4619      	mov	r1, r3
 8005d3e:	84d1      	strh	r1, [r2, #38]	; 0x26
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	d10f      	bne.n	8005d64 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	68da      	ldr	r2, [r3, #12]
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005d52:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	68da      	ldr	r2, [r3, #12]
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005d62:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005d64:	2300      	movs	r3, #0
 8005d66:	e000      	b.n	8005d6a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005d68:	2302      	movs	r3, #2
  }
}
 8005d6a:	4618      	mov	r0, r3
 8005d6c:	3714      	adds	r7, #20
 8005d6e:	46bd      	mov	sp, r7
 8005d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d74:	4770      	bx	lr

08005d76 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005d76:	b580      	push	{r7, lr}
 8005d78:	b082      	sub	sp, #8
 8005d7a:	af00      	add	r7, sp, #0
 8005d7c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	68da      	ldr	r2, [r3, #12]
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005d8c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	2220      	movs	r2, #32
 8005d92:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005d96:	6878      	ldr	r0, [r7, #4]
 8005d98:	f7ff feb8 	bl	8005b0c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005d9c:	2300      	movs	r3, #0
}
 8005d9e:	4618      	mov	r0, r3
 8005da0:	3708      	adds	r7, #8
 8005da2:	46bd      	mov	sp, r7
 8005da4:	bd80      	pop	{r7, pc}

08005da6 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005da6:	b580      	push	{r7, lr}
 8005da8:	b084      	sub	sp, #16
 8005daa:	af00      	add	r7, sp, #0
 8005dac:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005db4:	b2db      	uxtb	r3, r3
 8005db6:	2b22      	cmp	r3, #34	; 0x22
 8005db8:	f040 8087 	bne.w	8005eca <UART_Receive_IT+0x124>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	689b      	ldr	r3, [r3, #8]
 8005dc0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005dc4:	d117      	bne.n	8005df6 <UART_Receive_IT+0x50>
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	691b      	ldr	r3, [r3, #16]
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d113      	bne.n	8005df6 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005dce:	2300      	movs	r3, #0
 8005dd0:	60fb      	str	r3, [r7, #12]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005dd6:	60bb      	str	r3, [r7, #8]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	685b      	ldr	r3, [r3, #4]
 8005dde:	b29b      	uxth	r3, r3
 8005de0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005de4:	b29a      	uxth	r2, r3
 8005de6:	68bb      	ldr	r3, [r7, #8]
 8005de8:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005dee:	1c9a      	adds	r2, r3, #2
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	629a      	str	r2, [r3, #40]	; 0x28
 8005df4:	e026      	b.n	8005e44 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005dfa:	60fb      	str	r3, [r7, #12]
      pdata16bits  = NULL;
 8005dfc:	2300      	movs	r3, #0
 8005dfe:	60bb      	str	r3, [r7, #8]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	689b      	ldr	r3, [r3, #8]
 8005e04:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005e08:	d007      	beq.n	8005e1a <UART_Receive_IT+0x74>
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	689b      	ldr	r3, [r3, #8]
 8005e0e:	2b00      	cmp	r3, #0
 8005e10:	d10a      	bne.n	8005e28 <UART_Receive_IT+0x82>
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	691b      	ldr	r3, [r3, #16]
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	d106      	bne.n	8005e28 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	685b      	ldr	r3, [r3, #4]
 8005e20:	b2da      	uxtb	r2, r3
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	701a      	strb	r2, [r3, #0]
 8005e26:	e008      	b.n	8005e3a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	685b      	ldr	r3, [r3, #4]
 8005e2e:	b2db      	uxtb	r3, r3
 8005e30:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005e34:	b2da      	uxtb	r2, r3
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e3e:	1c5a      	adds	r2, r3, #1
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005e48:	b29b      	uxth	r3, r3
 8005e4a:	3b01      	subs	r3, #1
 8005e4c:	b29b      	uxth	r3, r3
 8005e4e:	687a      	ldr	r2, [r7, #4]
 8005e50:	4619      	mov	r1, r3
 8005e52:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	d136      	bne.n	8005ec6 <UART_Receive_IT+0x120>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	68da      	ldr	r2, [r3, #12]
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	f022 0220 	bic.w	r2, r2, #32
 8005e66:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	68da      	ldr	r2, [r3, #12]
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005e76:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	695a      	ldr	r2, [r3, #20]
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	f022 0201 	bic.w	r2, r2, #1
 8005e86:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	2220      	movs	r2, #32
 8005e8c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e94:	2b01      	cmp	r3, #1
 8005e96:	d10e      	bne.n	8005eb6 <UART_Receive_IT+0x110>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	68da      	ldr	r2, [r3, #12]
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	f022 0210 	bic.w	r2, r2, #16
 8005ea6:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005eac:	4619      	mov	r1, r3
 8005eae:	6878      	ldr	r0, [r7, #4]
 8005eb0:	f7ff fe40 	bl	8005b34 <HAL_UARTEx_RxEventCallback>
 8005eb4:	e002      	b.n	8005ebc <UART_Receive_IT+0x116>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 8005eb6:	6878      	ldr	r0, [r7, #4]
 8005eb8:	f7fb ff30 	bl	8001d1c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	2200      	movs	r2, #0
 8005ec0:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_OK;
 8005ec2:	2300      	movs	r3, #0
 8005ec4:	e002      	b.n	8005ecc <UART_Receive_IT+0x126>
    }
    return HAL_OK;
 8005ec6:	2300      	movs	r3, #0
 8005ec8:	e000      	b.n	8005ecc <UART_Receive_IT+0x126>
  }
  else
  {
    return HAL_BUSY;
 8005eca:	2302      	movs	r3, #2
  }
}
 8005ecc:	4618      	mov	r0, r3
 8005ece:	3710      	adds	r7, #16
 8005ed0:	46bd      	mov	sp, r7
 8005ed2:	bd80      	pop	{r7, pc}

08005ed4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005ed4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ed8:	b09f      	sub	sp, #124	; 0x7c
 8005eda:	af00      	add	r7, sp, #0
 8005edc:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005ede:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	691b      	ldr	r3, [r3, #16]
 8005ee4:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8005ee8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005eea:	68d9      	ldr	r1, [r3, #12]
 8005eec:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005eee:	681a      	ldr	r2, [r3, #0]
 8005ef0:	ea40 0301 	orr.w	r3, r0, r1
 8005ef4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005ef6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005ef8:	689a      	ldr	r2, [r3, #8]
 8005efa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005efc:	691b      	ldr	r3, [r3, #16]
 8005efe:	431a      	orrs	r2, r3
 8005f00:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005f02:	695b      	ldr	r3, [r3, #20]
 8005f04:	431a      	orrs	r2, r3
 8005f06:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005f08:	69db      	ldr	r3, [r3, #28]
 8005f0a:	4313      	orrs	r3, r2
 8005f0c:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8005f0e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	68db      	ldr	r3, [r3, #12]
 8005f14:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8005f18:	f021 010c 	bic.w	r1, r1, #12
 8005f1c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005f1e:	681a      	ldr	r2, [r3, #0]
 8005f20:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005f22:	430b      	orrs	r3, r1
 8005f24:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005f26:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	695b      	ldr	r3, [r3, #20]
 8005f2c:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8005f30:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005f32:	6999      	ldr	r1, [r3, #24]
 8005f34:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005f36:	681a      	ldr	r2, [r3, #0]
 8005f38:	ea40 0301 	orr.w	r3, r0, r1
 8005f3c:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005f3e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005f40:	681a      	ldr	r2, [r3, #0]
 8005f42:	4bc5      	ldr	r3, [pc, #788]	; (8006258 <UART_SetConfig+0x384>)
 8005f44:	429a      	cmp	r2, r3
 8005f46:	d004      	beq.n	8005f52 <UART_SetConfig+0x7e>
 8005f48:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005f4a:	681a      	ldr	r2, [r3, #0]
 8005f4c:	4bc3      	ldr	r3, [pc, #780]	; (800625c <UART_SetConfig+0x388>)
 8005f4e:	429a      	cmp	r2, r3
 8005f50:	d103      	bne.n	8005f5a <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005f52:	f7fe fa87 	bl	8004464 <HAL_RCC_GetPCLK2Freq>
 8005f56:	6778      	str	r0, [r7, #116]	; 0x74
 8005f58:	e002      	b.n	8005f60 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005f5a:	f7fe fa6f 	bl	800443c <HAL_RCC_GetPCLK1Freq>
 8005f5e:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005f60:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005f62:	69db      	ldr	r3, [r3, #28]
 8005f64:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005f68:	f040 80b6 	bne.w	80060d8 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005f6c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005f6e:	461c      	mov	r4, r3
 8005f70:	f04f 0500 	mov.w	r5, #0
 8005f74:	4622      	mov	r2, r4
 8005f76:	462b      	mov	r3, r5
 8005f78:	1891      	adds	r1, r2, r2
 8005f7a:	6439      	str	r1, [r7, #64]	; 0x40
 8005f7c:	415b      	adcs	r3, r3
 8005f7e:	647b      	str	r3, [r7, #68]	; 0x44
 8005f80:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8005f84:	1912      	adds	r2, r2, r4
 8005f86:	eb45 0303 	adc.w	r3, r5, r3
 8005f8a:	f04f 0000 	mov.w	r0, #0
 8005f8e:	f04f 0100 	mov.w	r1, #0
 8005f92:	00d9      	lsls	r1, r3, #3
 8005f94:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005f98:	00d0      	lsls	r0, r2, #3
 8005f9a:	4602      	mov	r2, r0
 8005f9c:	460b      	mov	r3, r1
 8005f9e:	1911      	adds	r1, r2, r4
 8005fa0:	6639      	str	r1, [r7, #96]	; 0x60
 8005fa2:	416b      	adcs	r3, r5
 8005fa4:	667b      	str	r3, [r7, #100]	; 0x64
 8005fa6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005fa8:	685b      	ldr	r3, [r3, #4]
 8005faa:	461a      	mov	r2, r3
 8005fac:	f04f 0300 	mov.w	r3, #0
 8005fb0:	1891      	adds	r1, r2, r2
 8005fb2:	63b9      	str	r1, [r7, #56]	; 0x38
 8005fb4:	415b      	adcs	r3, r3
 8005fb6:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005fb8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8005fbc:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8005fc0:	f7fa ff42 	bl	8000e48 <__aeabi_uldivmod>
 8005fc4:	4602      	mov	r2, r0
 8005fc6:	460b      	mov	r3, r1
 8005fc8:	4ba5      	ldr	r3, [pc, #660]	; (8006260 <UART_SetConfig+0x38c>)
 8005fca:	fba3 2302 	umull	r2, r3, r3, r2
 8005fce:	095b      	lsrs	r3, r3, #5
 8005fd0:	011e      	lsls	r6, r3, #4
 8005fd2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005fd4:	461c      	mov	r4, r3
 8005fd6:	f04f 0500 	mov.w	r5, #0
 8005fda:	4622      	mov	r2, r4
 8005fdc:	462b      	mov	r3, r5
 8005fde:	1891      	adds	r1, r2, r2
 8005fe0:	6339      	str	r1, [r7, #48]	; 0x30
 8005fe2:	415b      	adcs	r3, r3
 8005fe4:	637b      	str	r3, [r7, #52]	; 0x34
 8005fe6:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8005fea:	1912      	adds	r2, r2, r4
 8005fec:	eb45 0303 	adc.w	r3, r5, r3
 8005ff0:	f04f 0000 	mov.w	r0, #0
 8005ff4:	f04f 0100 	mov.w	r1, #0
 8005ff8:	00d9      	lsls	r1, r3, #3
 8005ffa:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005ffe:	00d0      	lsls	r0, r2, #3
 8006000:	4602      	mov	r2, r0
 8006002:	460b      	mov	r3, r1
 8006004:	1911      	adds	r1, r2, r4
 8006006:	65b9      	str	r1, [r7, #88]	; 0x58
 8006008:	416b      	adcs	r3, r5
 800600a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800600c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800600e:	685b      	ldr	r3, [r3, #4]
 8006010:	461a      	mov	r2, r3
 8006012:	f04f 0300 	mov.w	r3, #0
 8006016:	1891      	adds	r1, r2, r2
 8006018:	62b9      	str	r1, [r7, #40]	; 0x28
 800601a:	415b      	adcs	r3, r3
 800601c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800601e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006022:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8006026:	f7fa ff0f 	bl	8000e48 <__aeabi_uldivmod>
 800602a:	4602      	mov	r2, r0
 800602c:	460b      	mov	r3, r1
 800602e:	4b8c      	ldr	r3, [pc, #560]	; (8006260 <UART_SetConfig+0x38c>)
 8006030:	fba3 1302 	umull	r1, r3, r3, r2
 8006034:	095b      	lsrs	r3, r3, #5
 8006036:	2164      	movs	r1, #100	; 0x64
 8006038:	fb01 f303 	mul.w	r3, r1, r3
 800603c:	1ad3      	subs	r3, r2, r3
 800603e:	00db      	lsls	r3, r3, #3
 8006040:	3332      	adds	r3, #50	; 0x32
 8006042:	4a87      	ldr	r2, [pc, #540]	; (8006260 <UART_SetConfig+0x38c>)
 8006044:	fba2 2303 	umull	r2, r3, r2, r3
 8006048:	095b      	lsrs	r3, r3, #5
 800604a:	005b      	lsls	r3, r3, #1
 800604c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006050:	441e      	add	r6, r3
 8006052:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006054:	4618      	mov	r0, r3
 8006056:	f04f 0100 	mov.w	r1, #0
 800605a:	4602      	mov	r2, r0
 800605c:	460b      	mov	r3, r1
 800605e:	1894      	adds	r4, r2, r2
 8006060:	623c      	str	r4, [r7, #32]
 8006062:	415b      	adcs	r3, r3
 8006064:	627b      	str	r3, [r7, #36]	; 0x24
 8006066:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800606a:	1812      	adds	r2, r2, r0
 800606c:	eb41 0303 	adc.w	r3, r1, r3
 8006070:	f04f 0400 	mov.w	r4, #0
 8006074:	f04f 0500 	mov.w	r5, #0
 8006078:	00dd      	lsls	r5, r3, #3
 800607a:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800607e:	00d4      	lsls	r4, r2, #3
 8006080:	4622      	mov	r2, r4
 8006082:	462b      	mov	r3, r5
 8006084:	1814      	adds	r4, r2, r0
 8006086:	653c      	str	r4, [r7, #80]	; 0x50
 8006088:	414b      	adcs	r3, r1
 800608a:	657b      	str	r3, [r7, #84]	; 0x54
 800608c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800608e:	685b      	ldr	r3, [r3, #4]
 8006090:	461a      	mov	r2, r3
 8006092:	f04f 0300 	mov.w	r3, #0
 8006096:	1891      	adds	r1, r2, r2
 8006098:	61b9      	str	r1, [r7, #24]
 800609a:	415b      	adcs	r3, r3
 800609c:	61fb      	str	r3, [r7, #28]
 800609e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80060a2:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 80060a6:	f7fa fecf 	bl	8000e48 <__aeabi_uldivmod>
 80060aa:	4602      	mov	r2, r0
 80060ac:	460b      	mov	r3, r1
 80060ae:	4b6c      	ldr	r3, [pc, #432]	; (8006260 <UART_SetConfig+0x38c>)
 80060b0:	fba3 1302 	umull	r1, r3, r3, r2
 80060b4:	095b      	lsrs	r3, r3, #5
 80060b6:	2164      	movs	r1, #100	; 0x64
 80060b8:	fb01 f303 	mul.w	r3, r1, r3
 80060bc:	1ad3      	subs	r3, r2, r3
 80060be:	00db      	lsls	r3, r3, #3
 80060c0:	3332      	adds	r3, #50	; 0x32
 80060c2:	4a67      	ldr	r2, [pc, #412]	; (8006260 <UART_SetConfig+0x38c>)
 80060c4:	fba2 2303 	umull	r2, r3, r2, r3
 80060c8:	095b      	lsrs	r3, r3, #5
 80060ca:	f003 0207 	and.w	r2, r3, #7
 80060ce:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	4432      	add	r2, r6
 80060d4:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80060d6:	e0b9      	b.n	800624c <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80060d8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80060da:	461c      	mov	r4, r3
 80060dc:	f04f 0500 	mov.w	r5, #0
 80060e0:	4622      	mov	r2, r4
 80060e2:	462b      	mov	r3, r5
 80060e4:	1891      	adds	r1, r2, r2
 80060e6:	6139      	str	r1, [r7, #16]
 80060e8:	415b      	adcs	r3, r3
 80060ea:	617b      	str	r3, [r7, #20]
 80060ec:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80060f0:	1912      	adds	r2, r2, r4
 80060f2:	eb45 0303 	adc.w	r3, r5, r3
 80060f6:	f04f 0000 	mov.w	r0, #0
 80060fa:	f04f 0100 	mov.w	r1, #0
 80060fe:	00d9      	lsls	r1, r3, #3
 8006100:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8006104:	00d0      	lsls	r0, r2, #3
 8006106:	4602      	mov	r2, r0
 8006108:	460b      	mov	r3, r1
 800610a:	eb12 0804 	adds.w	r8, r2, r4
 800610e:	eb43 0905 	adc.w	r9, r3, r5
 8006112:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006114:	685b      	ldr	r3, [r3, #4]
 8006116:	4618      	mov	r0, r3
 8006118:	f04f 0100 	mov.w	r1, #0
 800611c:	f04f 0200 	mov.w	r2, #0
 8006120:	f04f 0300 	mov.w	r3, #0
 8006124:	008b      	lsls	r3, r1, #2
 8006126:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800612a:	0082      	lsls	r2, r0, #2
 800612c:	4640      	mov	r0, r8
 800612e:	4649      	mov	r1, r9
 8006130:	f7fa fe8a 	bl	8000e48 <__aeabi_uldivmod>
 8006134:	4602      	mov	r2, r0
 8006136:	460b      	mov	r3, r1
 8006138:	4b49      	ldr	r3, [pc, #292]	; (8006260 <UART_SetConfig+0x38c>)
 800613a:	fba3 2302 	umull	r2, r3, r3, r2
 800613e:	095b      	lsrs	r3, r3, #5
 8006140:	011e      	lsls	r6, r3, #4
 8006142:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006144:	4618      	mov	r0, r3
 8006146:	f04f 0100 	mov.w	r1, #0
 800614a:	4602      	mov	r2, r0
 800614c:	460b      	mov	r3, r1
 800614e:	1894      	adds	r4, r2, r2
 8006150:	60bc      	str	r4, [r7, #8]
 8006152:	415b      	adcs	r3, r3
 8006154:	60fb      	str	r3, [r7, #12]
 8006156:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800615a:	1812      	adds	r2, r2, r0
 800615c:	eb41 0303 	adc.w	r3, r1, r3
 8006160:	f04f 0400 	mov.w	r4, #0
 8006164:	f04f 0500 	mov.w	r5, #0
 8006168:	00dd      	lsls	r5, r3, #3
 800616a:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800616e:	00d4      	lsls	r4, r2, #3
 8006170:	4622      	mov	r2, r4
 8006172:	462b      	mov	r3, r5
 8006174:	1814      	adds	r4, r2, r0
 8006176:	64bc      	str	r4, [r7, #72]	; 0x48
 8006178:	414b      	adcs	r3, r1
 800617a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800617c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800617e:	685b      	ldr	r3, [r3, #4]
 8006180:	4618      	mov	r0, r3
 8006182:	f04f 0100 	mov.w	r1, #0
 8006186:	f04f 0200 	mov.w	r2, #0
 800618a:	f04f 0300 	mov.w	r3, #0
 800618e:	008b      	lsls	r3, r1, #2
 8006190:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8006194:	0082      	lsls	r2, r0, #2
 8006196:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800619a:	f7fa fe55 	bl	8000e48 <__aeabi_uldivmod>
 800619e:	4602      	mov	r2, r0
 80061a0:	460b      	mov	r3, r1
 80061a2:	4b2f      	ldr	r3, [pc, #188]	; (8006260 <UART_SetConfig+0x38c>)
 80061a4:	fba3 1302 	umull	r1, r3, r3, r2
 80061a8:	095b      	lsrs	r3, r3, #5
 80061aa:	2164      	movs	r1, #100	; 0x64
 80061ac:	fb01 f303 	mul.w	r3, r1, r3
 80061b0:	1ad3      	subs	r3, r2, r3
 80061b2:	011b      	lsls	r3, r3, #4
 80061b4:	3332      	adds	r3, #50	; 0x32
 80061b6:	4a2a      	ldr	r2, [pc, #168]	; (8006260 <UART_SetConfig+0x38c>)
 80061b8:	fba2 2303 	umull	r2, r3, r2, r3
 80061bc:	095b      	lsrs	r3, r3, #5
 80061be:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80061c2:	441e      	add	r6, r3
 80061c4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80061c6:	4618      	mov	r0, r3
 80061c8:	f04f 0100 	mov.w	r1, #0
 80061cc:	4602      	mov	r2, r0
 80061ce:	460b      	mov	r3, r1
 80061d0:	1894      	adds	r4, r2, r2
 80061d2:	603c      	str	r4, [r7, #0]
 80061d4:	415b      	adcs	r3, r3
 80061d6:	607b      	str	r3, [r7, #4]
 80061d8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80061dc:	1812      	adds	r2, r2, r0
 80061de:	eb41 0303 	adc.w	r3, r1, r3
 80061e2:	f04f 0400 	mov.w	r4, #0
 80061e6:	f04f 0500 	mov.w	r5, #0
 80061ea:	00dd      	lsls	r5, r3, #3
 80061ec:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80061f0:	00d4      	lsls	r4, r2, #3
 80061f2:	4622      	mov	r2, r4
 80061f4:	462b      	mov	r3, r5
 80061f6:	eb12 0a00 	adds.w	sl, r2, r0
 80061fa:	eb43 0b01 	adc.w	fp, r3, r1
 80061fe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006200:	685b      	ldr	r3, [r3, #4]
 8006202:	4618      	mov	r0, r3
 8006204:	f04f 0100 	mov.w	r1, #0
 8006208:	f04f 0200 	mov.w	r2, #0
 800620c:	f04f 0300 	mov.w	r3, #0
 8006210:	008b      	lsls	r3, r1, #2
 8006212:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8006216:	0082      	lsls	r2, r0, #2
 8006218:	4650      	mov	r0, sl
 800621a:	4659      	mov	r1, fp
 800621c:	f7fa fe14 	bl	8000e48 <__aeabi_uldivmod>
 8006220:	4602      	mov	r2, r0
 8006222:	460b      	mov	r3, r1
 8006224:	4b0e      	ldr	r3, [pc, #56]	; (8006260 <UART_SetConfig+0x38c>)
 8006226:	fba3 1302 	umull	r1, r3, r3, r2
 800622a:	095b      	lsrs	r3, r3, #5
 800622c:	2164      	movs	r1, #100	; 0x64
 800622e:	fb01 f303 	mul.w	r3, r1, r3
 8006232:	1ad3      	subs	r3, r2, r3
 8006234:	011b      	lsls	r3, r3, #4
 8006236:	3332      	adds	r3, #50	; 0x32
 8006238:	4a09      	ldr	r2, [pc, #36]	; (8006260 <UART_SetConfig+0x38c>)
 800623a:	fba2 2303 	umull	r2, r3, r2, r3
 800623e:	095b      	lsrs	r3, r3, #5
 8006240:	f003 020f 	and.w	r2, r3, #15
 8006244:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	4432      	add	r2, r6
 800624a:	609a      	str	r2, [r3, #8]
}
 800624c:	bf00      	nop
 800624e:	377c      	adds	r7, #124	; 0x7c
 8006250:	46bd      	mov	sp, r7
 8006252:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006256:	bf00      	nop
 8006258:	40011000 	.word	0x40011000
 800625c:	40011400 	.word	0x40011400
 8006260:	51eb851f 	.word	0x51eb851f

08006264 <__errno>:
 8006264:	4b01      	ldr	r3, [pc, #4]	; (800626c <__errno+0x8>)
 8006266:	6818      	ldr	r0, [r3, #0]
 8006268:	4770      	bx	lr
 800626a:	bf00      	nop
 800626c:	20000030 	.word	0x20000030

08006270 <__libc_init_array>:
 8006270:	b570      	push	{r4, r5, r6, lr}
 8006272:	4d0d      	ldr	r5, [pc, #52]	; (80062a8 <__libc_init_array+0x38>)
 8006274:	4c0d      	ldr	r4, [pc, #52]	; (80062ac <__libc_init_array+0x3c>)
 8006276:	1b64      	subs	r4, r4, r5
 8006278:	10a4      	asrs	r4, r4, #2
 800627a:	2600      	movs	r6, #0
 800627c:	42a6      	cmp	r6, r4
 800627e:	d109      	bne.n	8006294 <__libc_init_array+0x24>
 8006280:	4d0b      	ldr	r5, [pc, #44]	; (80062b0 <__libc_init_array+0x40>)
 8006282:	4c0c      	ldr	r4, [pc, #48]	; (80062b4 <__libc_init_array+0x44>)
 8006284:	f001 fc86 	bl	8007b94 <_init>
 8006288:	1b64      	subs	r4, r4, r5
 800628a:	10a4      	asrs	r4, r4, #2
 800628c:	2600      	movs	r6, #0
 800628e:	42a6      	cmp	r6, r4
 8006290:	d105      	bne.n	800629e <__libc_init_array+0x2e>
 8006292:	bd70      	pop	{r4, r5, r6, pc}
 8006294:	f855 3b04 	ldr.w	r3, [r5], #4
 8006298:	4798      	blx	r3
 800629a:	3601      	adds	r6, #1
 800629c:	e7ee      	b.n	800627c <__libc_init_array+0xc>
 800629e:	f855 3b04 	ldr.w	r3, [r5], #4
 80062a2:	4798      	blx	r3
 80062a4:	3601      	adds	r6, #1
 80062a6:	e7f2      	b.n	800628e <__libc_init_array+0x1e>
 80062a8:	08007e40 	.word	0x08007e40
 80062ac:	08007e40 	.word	0x08007e40
 80062b0:	08007e40 	.word	0x08007e40
 80062b4:	08007e44 	.word	0x08007e44

080062b8 <memset>:
 80062b8:	4402      	add	r2, r0
 80062ba:	4603      	mov	r3, r0
 80062bc:	4293      	cmp	r3, r2
 80062be:	d100      	bne.n	80062c2 <memset+0xa>
 80062c0:	4770      	bx	lr
 80062c2:	f803 1b01 	strb.w	r1, [r3], #1
 80062c6:	e7f9      	b.n	80062bc <memset+0x4>

080062c8 <siprintf>:
 80062c8:	b40e      	push	{r1, r2, r3}
 80062ca:	b500      	push	{lr}
 80062cc:	b09c      	sub	sp, #112	; 0x70
 80062ce:	ab1d      	add	r3, sp, #116	; 0x74
 80062d0:	9002      	str	r0, [sp, #8]
 80062d2:	9006      	str	r0, [sp, #24]
 80062d4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80062d8:	4809      	ldr	r0, [pc, #36]	; (8006300 <siprintf+0x38>)
 80062da:	9107      	str	r1, [sp, #28]
 80062dc:	9104      	str	r1, [sp, #16]
 80062de:	4909      	ldr	r1, [pc, #36]	; (8006304 <siprintf+0x3c>)
 80062e0:	f853 2b04 	ldr.w	r2, [r3], #4
 80062e4:	9105      	str	r1, [sp, #20]
 80062e6:	6800      	ldr	r0, [r0, #0]
 80062e8:	9301      	str	r3, [sp, #4]
 80062ea:	a902      	add	r1, sp, #8
 80062ec:	f000 f868 	bl	80063c0 <_svfiprintf_r>
 80062f0:	9b02      	ldr	r3, [sp, #8]
 80062f2:	2200      	movs	r2, #0
 80062f4:	701a      	strb	r2, [r3, #0]
 80062f6:	b01c      	add	sp, #112	; 0x70
 80062f8:	f85d eb04 	ldr.w	lr, [sp], #4
 80062fc:	b003      	add	sp, #12
 80062fe:	4770      	bx	lr
 8006300:	20000030 	.word	0x20000030
 8006304:	ffff0208 	.word	0xffff0208

08006308 <__ssputs_r>:
 8006308:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800630c:	688e      	ldr	r6, [r1, #8]
 800630e:	429e      	cmp	r6, r3
 8006310:	4682      	mov	sl, r0
 8006312:	460c      	mov	r4, r1
 8006314:	4690      	mov	r8, r2
 8006316:	461f      	mov	r7, r3
 8006318:	d838      	bhi.n	800638c <__ssputs_r+0x84>
 800631a:	898a      	ldrh	r2, [r1, #12]
 800631c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006320:	d032      	beq.n	8006388 <__ssputs_r+0x80>
 8006322:	6825      	ldr	r5, [r4, #0]
 8006324:	6909      	ldr	r1, [r1, #16]
 8006326:	eba5 0901 	sub.w	r9, r5, r1
 800632a:	6965      	ldr	r5, [r4, #20]
 800632c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006330:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006334:	3301      	adds	r3, #1
 8006336:	444b      	add	r3, r9
 8006338:	106d      	asrs	r5, r5, #1
 800633a:	429d      	cmp	r5, r3
 800633c:	bf38      	it	cc
 800633e:	461d      	movcc	r5, r3
 8006340:	0553      	lsls	r3, r2, #21
 8006342:	d531      	bpl.n	80063a8 <__ssputs_r+0xa0>
 8006344:	4629      	mov	r1, r5
 8006346:	f000 fb47 	bl	80069d8 <_malloc_r>
 800634a:	4606      	mov	r6, r0
 800634c:	b950      	cbnz	r0, 8006364 <__ssputs_r+0x5c>
 800634e:	230c      	movs	r3, #12
 8006350:	f8ca 3000 	str.w	r3, [sl]
 8006354:	89a3      	ldrh	r3, [r4, #12]
 8006356:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800635a:	81a3      	strh	r3, [r4, #12]
 800635c:	f04f 30ff 	mov.w	r0, #4294967295
 8006360:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006364:	6921      	ldr	r1, [r4, #16]
 8006366:	464a      	mov	r2, r9
 8006368:	f000 fabe 	bl	80068e8 <memcpy>
 800636c:	89a3      	ldrh	r3, [r4, #12]
 800636e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006372:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006376:	81a3      	strh	r3, [r4, #12]
 8006378:	6126      	str	r6, [r4, #16]
 800637a:	6165      	str	r5, [r4, #20]
 800637c:	444e      	add	r6, r9
 800637e:	eba5 0509 	sub.w	r5, r5, r9
 8006382:	6026      	str	r6, [r4, #0]
 8006384:	60a5      	str	r5, [r4, #8]
 8006386:	463e      	mov	r6, r7
 8006388:	42be      	cmp	r6, r7
 800638a:	d900      	bls.n	800638e <__ssputs_r+0x86>
 800638c:	463e      	mov	r6, r7
 800638e:	4632      	mov	r2, r6
 8006390:	6820      	ldr	r0, [r4, #0]
 8006392:	4641      	mov	r1, r8
 8006394:	f000 fab6 	bl	8006904 <memmove>
 8006398:	68a3      	ldr	r3, [r4, #8]
 800639a:	6822      	ldr	r2, [r4, #0]
 800639c:	1b9b      	subs	r3, r3, r6
 800639e:	4432      	add	r2, r6
 80063a0:	60a3      	str	r3, [r4, #8]
 80063a2:	6022      	str	r2, [r4, #0]
 80063a4:	2000      	movs	r0, #0
 80063a6:	e7db      	b.n	8006360 <__ssputs_r+0x58>
 80063a8:	462a      	mov	r2, r5
 80063aa:	f000 fb6f 	bl	8006a8c <_realloc_r>
 80063ae:	4606      	mov	r6, r0
 80063b0:	2800      	cmp	r0, #0
 80063b2:	d1e1      	bne.n	8006378 <__ssputs_r+0x70>
 80063b4:	6921      	ldr	r1, [r4, #16]
 80063b6:	4650      	mov	r0, sl
 80063b8:	f000 fabe 	bl	8006938 <_free_r>
 80063bc:	e7c7      	b.n	800634e <__ssputs_r+0x46>
	...

080063c0 <_svfiprintf_r>:
 80063c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80063c4:	4698      	mov	r8, r3
 80063c6:	898b      	ldrh	r3, [r1, #12]
 80063c8:	061b      	lsls	r3, r3, #24
 80063ca:	b09d      	sub	sp, #116	; 0x74
 80063cc:	4607      	mov	r7, r0
 80063ce:	460d      	mov	r5, r1
 80063d0:	4614      	mov	r4, r2
 80063d2:	d50e      	bpl.n	80063f2 <_svfiprintf_r+0x32>
 80063d4:	690b      	ldr	r3, [r1, #16]
 80063d6:	b963      	cbnz	r3, 80063f2 <_svfiprintf_r+0x32>
 80063d8:	2140      	movs	r1, #64	; 0x40
 80063da:	f000 fafd 	bl	80069d8 <_malloc_r>
 80063de:	6028      	str	r0, [r5, #0]
 80063e0:	6128      	str	r0, [r5, #16]
 80063e2:	b920      	cbnz	r0, 80063ee <_svfiprintf_r+0x2e>
 80063e4:	230c      	movs	r3, #12
 80063e6:	603b      	str	r3, [r7, #0]
 80063e8:	f04f 30ff 	mov.w	r0, #4294967295
 80063ec:	e0d1      	b.n	8006592 <_svfiprintf_r+0x1d2>
 80063ee:	2340      	movs	r3, #64	; 0x40
 80063f0:	616b      	str	r3, [r5, #20]
 80063f2:	2300      	movs	r3, #0
 80063f4:	9309      	str	r3, [sp, #36]	; 0x24
 80063f6:	2320      	movs	r3, #32
 80063f8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80063fc:	f8cd 800c 	str.w	r8, [sp, #12]
 8006400:	2330      	movs	r3, #48	; 0x30
 8006402:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80065ac <_svfiprintf_r+0x1ec>
 8006406:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800640a:	f04f 0901 	mov.w	r9, #1
 800640e:	4623      	mov	r3, r4
 8006410:	469a      	mov	sl, r3
 8006412:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006416:	b10a      	cbz	r2, 800641c <_svfiprintf_r+0x5c>
 8006418:	2a25      	cmp	r2, #37	; 0x25
 800641a:	d1f9      	bne.n	8006410 <_svfiprintf_r+0x50>
 800641c:	ebba 0b04 	subs.w	fp, sl, r4
 8006420:	d00b      	beq.n	800643a <_svfiprintf_r+0x7a>
 8006422:	465b      	mov	r3, fp
 8006424:	4622      	mov	r2, r4
 8006426:	4629      	mov	r1, r5
 8006428:	4638      	mov	r0, r7
 800642a:	f7ff ff6d 	bl	8006308 <__ssputs_r>
 800642e:	3001      	adds	r0, #1
 8006430:	f000 80aa 	beq.w	8006588 <_svfiprintf_r+0x1c8>
 8006434:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006436:	445a      	add	r2, fp
 8006438:	9209      	str	r2, [sp, #36]	; 0x24
 800643a:	f89a 3000 	ldrb.w	r3, [sl]
 800643e:	2b00      	cmp	r3, #0
 8006440:	f000 80a2 	beq.w	8006588 <_svfiprintf_r+0x1c8>
 8006444:	2300      	movs	r3, #0
 8006446:	f04f 32ff 	mov.w	r2, #4294967295
 800644a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800644e:	f10a 0a01 	add.w	sl, sl, #1
 8006452:	9304      	str	r3, [sp, #16]
 8006454:	9307      	str	r3, [sp, #28]
 8006456:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800645a:	931a      	str	r3, [sp, #104]	; 0x68
 800645c:	4654      	mov	r4, sl
 800645e:	2205      	movs	r2, #5
 8006460:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006464:	4851      	ldr	r0, [pc, #324]	; (80065ac <_svfiprintf_r+0x1ec>)
 8006466:	f7f9 fec3 	bl	80001f0 <memchr>
 800646a:	9a04      	ldr	r2, [sp, #16]
 800646c:	b9d8      	cbnz	r0, 80064a6 <_svfiprintf_r+0xe6>
 800646e:	06d0      	lsls	r0, r2, #27
 8006470:	bf44      	itt	mi
 8006472:	2320      	movmi	r3, #32
 8006474:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006478:	0711      	lsls	r1, r2, #28
 800647a:	bf44      	itt	mi
 800647c:	232b      	movmi	r3, #43	; 0x2b
 800647e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006482:	f89a 3000 	ldrb.w	r3, [sl]
 8006486:	2b2a      	cmp	r3, #42	; 0x2a
 8006488:	d015      	beq.n	80064b6 <_svfiprintf_r+0xf6>
 800648a:	9a07      	ldr	r2, [sp, #28]
 800648c:	4654      	mov	r4, sl
 800648e:	2000      	movs	r0, #0
 8006490:	f04f 0c0a 	mov.w	ip, #10
 8006494:	4621      	mov	r1, r4
 8006496:	f811 3b01 	ldrb.w	r3, [r1], #1
 800649a:	3b30      	subs	r3, #48	; 0x30
 800649c:	2b09      	cmp	r3, #9
 800649e:	d94e      	bls.n	800653e <_svfiprintf_r+0x17e>
 80064a0:	b1b0      	cbz	r0, 80064d0 <_svfiprintf_r+0x110>
 80064a2:	9207      	str	r2, [sp, #28]
 80064a4:	e014      	b.n	80064d0 <_svfiprintf_r+0x110>
 80064a6:	eba0 0308 	sub.w	r3, r0, r8
 80064aa:	fa09 f303 	lsl.w	r3, r9, r3
 80064ae:	4313      	orrs	r3, r2
 80064b0:	9304      	str	r3, [sp, #16]
 80064b2:	46a2      	mov	sl, r4
 80064b4:	e7d2      	b.n	800645c <_svfiprintf_r+0x9c>
 80064b6:	9b03      	ldr	r3, [sp, #12]
 80064b8:	1d19      	adds	r1, r3, #4
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	9103      	str	r1, [sp, #12]
 80064be:	2b00      	cmp	r3, #0
 80064c0:	bfbb      	ittet	lt
 80064c2:	425b      	neglt	r3, r3
 80064c4:	f042 0202 	orrlt.w	r2, r2, #2
 80064c8:	9307      	strge	r3, [sp, #28]
 80064ca:	9307      	strlt	r3, [sp, #28]
 80064cc:	bfb8      	it	lt
 80064ce:	9204      	strlt	r2, [sp, #16]
 80064d0:	7823      	ldrb	r3, [r4, #0]
 80064d2:	2b2e      	cmp	r3, #46	; 0x2e
 80064d4:	d10c      	bne.n	80064f0 <_svfiprintf_r+0x130>
 80064d6:	7863      	ldrb	r3, [r4, #1]
 80064d8:	2b2a      	cmp	r3, #42	; 0x2a
 80064da:	d135      	bne.n	8006548 <_svfiprintf_r+0x188>
 80064dc:	9b03      	ldr	r3, [sp, #12]
 80064de:	1d1a      	adds	r2, r3, #4
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	9203      	str	r2, [sp, #12]
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	bfb8      	it	lt
 80064e8:	f04f 33ff 	movlt.w	r3, #4294967295
 80064ec:	3402      	adds	r4, #2
 80064ee:	9305      	str	r3, [sp, #20]
 80064f0:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80065bc <_svfiprintf_r+0x1fc>
 80064f4:	7821      	ldrb	r1, [r4, #0]
 80064f6:	2203      	movs	r2, #3
 80064f8:	4650      	mov	r0, sl
 80064fa:	f7f9 fe79 	bl	80001f0 <memchr>
 80064fe:	b140      	cbz	r0, 8006512 <_svfiprintf_r+0x152>
 8006500:	2340      	movs	r3, #64	; 0x40
 8006502:	eba0 000a 	sub.w	r0, r0, sl
 8006506:	fa03 f000 	lsl.w	r0, r3, r0
 800650a:	9b04      	ldr	r3, [sp, #16]
 800650c:	4303      	orrs	r3, r0
 800650e:	3401      	adds	r4, #1
 8006510:	9304      	str	r3, [sp, #16]
 8006512:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006516:	4826      	ldr	r0, [pc, #152]	; (80065b0 <_svfiprintf_r+0x1f0>)
 8006518:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800651c:	2206      	movs	r2, #6
 800651e:	f7f9 fe67 	bl	80001f0 <memchr>
 8006522:	2800      	cmp	r0, #0
 8006524:	d038      	beq.n	8006598 <_svfiprintf_r+0x1d8>
 8006526:	4b23      	ldr	r3, [pc, #140]	; (80065b4 <_svfiprintf_r+0x1f4>)
 8006528:	bb1b      	cbnz	r3, 8006572 <_svfiprintf_r+0x1b2>
 800652a:	9b03      	ldr	r3, [sp, #12]
 800652c:	3307      	adds	r3, #7
 800652e:	f023 0307 	bic.w	r3, r3, #7
 8006532:	3308      	adds	r3, #8
 8006534:	9303      	str	r3, [sp, #12]
 8006536:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006538:	4433      	add	r3, r6
 800653a:	9309      	str	r3, [sp, #36]	; 0x24
 800653c:	e767      	b.n	800640e <_svfiprintf_r+0x4e>
 800653e:	fb0c 3202 	mla	r2, ip, r2, r3
 8006542:	460c      	mov	r4, r1
 8006544:	2001      	movs	r0, #1
 8006546:	e7a5      	b.n	8006494 <_svfiprintf_r+0xd4>
 8006548:	2300      	movs	r3, #0
 800654a:	3401      	adds	r4, #1
 800654c:	9305      	str	r3, [sp, #20]
 800654e:	4619      	mov	r1, r3
 8006550:	f04f 0c0a 	mov.w	ip, #10
 8006554:	4620      	mov	r0, r4
 8006556:	f810 2b01 	ldrb.w	r2, [r0], #1
 800655a:	3a30      	subs	r2, #48	; 0x30
 800655c:	2a09      	cmp	r2, #9
 800655e:	d903      	bls.n	8006568 <_svfiprintf_r+0x1a8>
 8006560:	2b00      	cmp	r3, #0
 8006562:	d0c5      	beq.n	80064f0 <_svfiprintf_r+0x130>
 8006564:	9105      	str	r1, [sp, #20]
 8006566:	e7c3      	b.n	80064f0 <_svfiprintf_r+0x130>
 8006568:	fb0c 2101 	mla	r1, ip, r1, r2
 800656c:	4604      	mov	r4, r0
 800656e:	2301      	movs	r3, #1
 8006570:	e7f0      	b.n	8006554 <_svfiprintf_r+0x194>
 8006572:	ab03      	add	r3, sp, #12
 8006574:	9300      	str	r3, [sp, #0]
 8006576:	462a      	mov	r2, r5
 8006578:	4b0f      	ldr	r3, [pc, #60]	; (80065b8 <_svfiprintf_r+0x1f8>)
 800657a:	a904      	add	r1, sp, #16
 800657c:	4638      	mov	r0, r7
 800657e:	f3af 8000 	nop.w
 8006582:	1c42      	adds	r2, r0, #1
 8006584:	4606      	mov	r6, r0
 8006586:	d1d6      	bne.n	8006536 <_svfiprintf_r+0x176>
 8006588:	89ab      	ldrh	r3, [r5, #12]
 800658a:	065b      	lsls	r3, r3, #25
 800658c:	f53f af2c 	bmi.w	80063e8 <_svfiprintf_r+0x28>
 8006590:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006592:	b01d      	add	sp, #116	; 0x74
 8006594:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006598:	ab03      	add	r3, sp, #12
 800659a:	9300      	str	r3, [sp, #0]
 800659c:	462a      	mov	r2, r5
 800659e:	4b06      	ldr	r3, [pc, #24]	; (80065b8 <_svfiprintf_r+0x1f8>)
 80065a0:	a904      	add	r1, sp, #16
 80065a2:	4638      	mov	r0, r7
 80065a4:	f000 f87a 	bl	800669c <_printf_i>
 80065a8:	e7eb      	b.n	8006582 <_svfiprintf_r+0x1c2>
 80065aa:	bf00      	nop
 80065ac:	08007c2c 	.word	0x08007c2c
 80065b0:	08007c36 	.word	0x08007c36
 80065b4:	00000000 	.word	0x00000000
 80065b8:	08006309 	.word	0x08006309
 80065bc:	08007c32 	.word	0x08007c32

080065c0 <_printf_common>:
 80065c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80065c4:	4616      	mov	r6, r2
 80065c6:	4699      	mov	r9, r3
 80065c8:	688a      	ldr	r2, [r1, #8]
 80065ca:	690b      	ldr	r3, [r1, #16]
 80065cc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80065d0:	4293      	cmp	r3, r2
 80065d2:	bfb8      	it	lt
 80065d4:	4613      	movlt	r3, r2
 80065d6:	6033      	str	r3, [r6, #0]
 80065d8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80065dc:	4607      	mov	r7, r0
 80065de:	460c      	mov	r4, r1
 80065e0:	b10a      	cbz	r2, 80065e6 <_printf_common+0x26>
 80065e2:	3301      	adds	r3, #1
 80065e4:	6033      	str	r3, [r6, #0]
 80065e6:	6823      	ldr	r3, [r4, #0]
 80065e8:	0699      	lsls	r1, r3, #26
 80065ea:	bf42      	ittt	mi
 80065ec:	6833      	ldrmi	r3, [r6, #0]
 80065ee:	3302      	addmi	r3, #2
 80065f0:	6033      	strmi	r3, [r6, #0]
 80065f2:	6825      	ldr	r5, [r4, #0]
 80065f4:	f015 0506 	ands.w	r5, r5, #6
 80065f8:	d106      	bne.n	8006608 <_printf_common+0x48>
 80065fa:	f104 0a19 	add.w	sl, r4, #25
 80065fe:	68e3      	ldr	r3, [r4, #12]
 8006600:	6832      	ldr	r2, [r6, #0]
 8006602:	1a9b      	subs	r3, r3, r2
 8006604:	42ab      	cmp	r3, r5
 8006606:	dc26      	bgt.n	8006656 <_printf_common+0x96>
 8006608:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800660c:	1e13      	subs	r3, r2, #0
 800660e:	6822      	ldr	r2, [r4, #0]
 8006610:	bf18      	it	ne
 8006612:	2301      	movne	r3, #1
 8006614:	0692      	lsls	r2, r2, #26
 8006616:	d42b      	bmi.n	8006670 <_printf_common+0xb0>
 8006618:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800661c:	4649      	mov	r1, r9
 800661e:	4638      	mov	r0, r7
 8006620:	47c0      	blx	r8
 8006622:	3001      	adds	r0, #1
 8006624:	d01e      	beq.n	8006664 <_printf_common+0xa4>
 8006626:	6823      	ldr	r3, [r4, #0]
 8006628:	68e5      	ldr	r5, [r4, #12]
 800662a:	6832      	ldr	r2, [r6, #0]
 800662c:	f003 0306 	and.w	r3, r3, #6
 8006630:	2b04      	cmp	r3, #4
 8006632:	bf08      	it	eq
 8006634:	1aad      	subeq	r5, r5, r2
 8006636:	68a3      	ldr	r3, [r4, #8]
 8006638:	6922      	ldr	r2, [r4, #16]
 800663a:	bf0c      	ite	eq
 800663c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006640:	2500      	movne	r5, #0
 8006642:	4293      	cmp	r3, r2
 8006644:	bfc4      	itt	gt
 8006646:	1a9b      	subgt	r3, r3, r2
 8006648:	18ed      	addgt	r5, r5, r3
 800664a:	2600      	movs	r6, #0
 800664c:	341a      	adds	r4, #26
 800664e:	42b5      	cmp	r5, r6
 8006650:	d11a      	bne.n	8006688 <_printf_common+0xc8>
 8006652:	2000      	movs	r0, #0
 8006654:	e008      	b.n	8006668 <_printf_common+0xa8>
 8006656:	2301      	movs	r3, #1
 8006658:	4652      	mov	r2, sl
 800665a:	4649      	mov	r1, r9
 800665c:	4638      	mov	r0, r7
 800665e:	47c0      	blx	r8
 8006660:	3001      	adds	r0, #1
 8006662:	d103      	bne.n	800666c <_printf_common+0xac>
 8006664:	f04f 30ff 	mov.w	r0, #4294967295
 8006668:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800666c:	3501      	adds	r5, #1
 800666e:	e7c6      	b.n	80065fe <_printf_common+0x3e>
 8006670:	18e1      	adds	r1, r4, r3
 8006672:	1c5a      	adds	r2, r3, #1
 8006674:	2030      	movs	r0, #48	; 0x30
 8006676:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800667a:	4422      	add	r2, r4
 800667c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006680:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006684:	3302      	adds	r3, #2
 8006686:	e7c7      	b.n	8006618 <_printf_common+0x58>
 8006688:	2301      	movs	r3, #1
 800668a:	4622      	mov	r2, r4
 800668c:	4649      	mov	r1, r9
 800668e:	4638      	mov	r0, r7
 8006690:	47c0      	blx	r8
 8006692:	3001      	adds	r0, #1
 8006694:	d0e6      	beq.n	8006664 <_printf_common+0xa4>
 8006696:	3601      	adds	r6, #1
 8006698:	e7d9      	b.n	800664e <_printf_common+0x8e>
	...

0800669c <_printf_i>:
 800669c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80066a0:	460c      	mov	r4, r1
 80066a2:	4691      	mov	r9, r2
 80066a4:	7e27      	ldrb	r7, [r4, #24]
 80066a6:	990c      	ldr	r1, [sp, #48]	; 0x30
 80066a8:	2f78      	cmp	r7, #120	; 0x78
 80066aa:	4680      	mov	r8, r0
 80066ac:	469a      	mov	sl, r3
 80066ae:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80066b2:	d807      	bhi.n	80066c4 <_printf_i+0x28>
 80066b4:	2f62      	cmp	r7, #98	; 0x62
 80066b6:	d80a      	bhi.n	80066ce <_printf_i+0x32>
 80066b8:	2f00      	cmp	r7, #0
 80066ba:	f000 80d8 	beq.w	800686e <_printf_i+0x1d2>
 80066be:	2f58      	cmp	r7, #88	; 0x58
 80066c0:	f000 80a3 	beq.w	800680a <_printf_i+0x16e>
 80066c4:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80066c8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80066cc:	e03a      	b.n	8006744 <_printf_i+0xa8>
 80066ce:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80066d2:	2b15      	cmp	r3, #21
 80066d4:	d8f6      	bhi.n	80066c4 <_printf_i+0x28>
 80066d6:	a001      	add	r0, pc, #4	; (adr r0, 80066dc <_printf_i+0x40>)
 80066d8:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80066dc:	08006735 	.word	0x08006735
 80066e0:	08006749 	.word	0x08006749
 80066e4:	080066c5 	.word	0x080066c5
 80066e8:	080066c5 	.word	0x080066c5
 80066ec:	080066c5 	.word	0x080066c5
 80066f0:	080066c5 	.word	0x080066c5
 80066f4:	08006749 	.word	0x08006749
 80066f8:	080066c5 	.word	0x080066c5
 80066fc:	080066c5 	.word	0x080066c5
 8006700:	080066c5 	.word	0x080066c5
 8006704:	080066c5 	.word	0x080066c5
 8006708:	08006855 	.word	0x08006855
 800670c:	08006779 	.word	0x08006779
 8006710:	08006837 	.word	0x08006837
 8006714:	080066c5 	.word	0x080066c5
 8006718:	080066c5 	.word	0x080066c5
 800671c:	08006877 	.word	0x08006877
 8006720:	080066c5 	.word	0x080066c5
 8006724:	08006779 	.word	0x08006779
 8006728:	080066c5 	.word	0x080066c5
 800672c:	080066c5 	.word	0x080066c5
 8006730:	0800683f 	.word	0x0800683f
 8006734:	680b      	ldr	r3, [r1, #0]
 8006736:	1d1a      	adds	r2, r3, #4
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	600a      	str	r2, [r1, #0]
 800673c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8006740:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006744:	2301      	movs	r3, #1
 8006746:	e0a3      	b.n	8006890 <_printf_i+0x1f4>
 8006748:	6825      	ldr	r5, [r4, #0]
 800674a:	6808      	ldr	r0, [r1, #0]
 800674c:	062e      	lsls	r6, r5, #24
 800674e:	f100 0304 	add.w	r3, r0, #4
 8006752:	d50a      	bpl.n	800676a <_printf_i+0xce>
 8006754:	6805      	ldr	r5, [r0, #0]
 8006756:	600b      	str	r3, [r1, #0]
 8006758:	2d00      	cmp	r5, #0
 800675a:	da03      	bge.n	8006764 <_printf_i+0xc8>
 800675c:	232d      	movs	r3, #45	; 0x2d
 800675e:	426d      	negs	r5, r5
 8006760:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006764:	485e      	ldr	r0, [pc, #376]	; (80068e0 <_printf_i+0x244>)
 8006766:	230a      	movs	r3, #10
 8006768:	e019      	b.n	800679e <_printf_i+0x102>
 800676a:	f015 0f40 	tst.w	r5, #64	; 0x40
 800676e:	6805      	ldr	r5, [r0, #0]
 8006770:	600b      	str	r3, [r1, #0]
 8006772:	bf18      	it	ne
 8006774:	b22d      	sxthne	r5, r5
 8006776:	e7ef      	b.n	8006758 <_printf_i+0xbc>
 8006778:	680b      	ldr	r3, [r1, #0]
 800677a:	6825      	ldr	r5, [r4, #0]
 800677c:	1d18      	adds	r0, r3, #4
 800677e:	6008      	str	r0, [r1, #0]
 8006780:	0628      	lsls	r0, r5, #24
 8006782:	d501      	bpl.n	8006788 <_printf_i+0xec>
 8006784:	681d      	ldr	r5, [r3, #0]
 8006786:	e002      	b.n	800678e <_printf_i+0xf2>
 8006788:	0669      	lsls	r1, r5, #25
 800678a:	d5fb      	bpl.n	8006784 <_printf_i+0xe8>
 800678c:	881d      	ldrh	r5, [r3, #0]
 800678e:	4854      	ldr	r0, [pc, #336]	; (80068e0 <_printf_i+0x244>)
 8006790:	2f6f      	cmp	r7, #111	; 0x6f
 8006792:	bf0c      	ite	eq
 8006794:	2308      	moveq	r3, #8
 8006796:	230a      	movne	r3, #10
 8006798:	2100      	movs	r1, #0
 800679a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800679e:	6866      	ldr	r6, [r4, #4]
 80067a0:	60a6      	str	r6, [r4, #8]
 80067a2:	2e00      	cmp	r6, #0
 80067a4:	bfa2      	ittt	ge
 80067a6:	6821      	ldrge	r1, [r4, #0]
 80067a8:	f021 0104 	bicge.w	r1, r1, #4
 80067ac:	6021      	strge	r1, [r4, #0]
 80067ae:	b90d      	cbnz	r5, 80067b4 <_printf_i+0x118>
 80067b0:	2e00      	cmp	r6, #0
 80067b2:	d04d      	beq.n	8006850 <_printf_i+0x1b4>
 80067b4:	4616      	mov	r6, r2
 80067b6:	fbb5 f1f3 	udiv	r1, r5, r3
 80067ba:	fb03 5711 	mls	r7, r3, r1, r5
 80067be:	5dc7      	ldrb	r7, [r0, r7]
 80067c0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80067c4:	462f      	mov	r7, r5
 80067c6:	42bb      	cmp	r3, r7
 80067c8:	460d      	mov	r5, r1
 80067ca:	d9f4      	bls.n	80067b6 <_printf_i+0x11a>
 80067cc:	2b08      	cmp	r3, #8
 80067ce:	d10b      	bne.n	80067e8 <_printf_i+0x14c>
 80067d0:	6823      	ldr	r3, [r4, #0]
 80067d2:	07df      	lsls	r7, r3, #31
 80067d4:	d508      	bpl.n	80067e8 <_printf_i+0x14c>
 80067d6:	6923      	ldr	r3, [r4, #16]
 80067d8:	6861      	ldr	r1, [r4, #4]
 80067da:	4299      	cmp	r1, r3
 80067dc:	bfde      	ittt	le
 80067de:	2330      	movle	r3, #48	; 0x30
 80067e0:	f806 3c01 	strble.w	r3, [r6, #-1]
 80067e4:	f106 36ff 	addle.w	r6, r6, #4294967295
 80067e8:	1b92      	subs	r2, r2, r6
 80067ea:	6122      	str	r2, [r4, #16]
 80067ec:	f8cd a000 	str.w	sl, [sp]
 80067f0:	464b      	mov	r3, r9
 80067f2:	aa03      	add	r2, sp, #12
 80067f4:	4621      	mov	r1, r4
 80067f6:	4640      	mov	r0, r8
 80067f8:	f7ff fee2 	bl	80065c0 <_printf_common>
 80067fc:	3001      	adds	r0, #1
 80067fe:	d14c      	bne.n	800689a <_printf_i+0x1fe>
 8006800:	f04f 30ff 	mov.w	r0, #4294967295
 8006804:	b004      	add	sp, #16
 8006806:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800680a:	4835      	ldr	r0, [pc, #212]	; (80068e0 <_printf_i+0x244>)
 800680c:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8006810:	6823      	ldr	r3, [r4, #0]
 8006812:	680e      	ldr	r6, [r1, #0]
 8006814:	061f      	lsls	r7, r3, #24
 8006816:	f856 5b04 	ldr.w	r5, [r6], #4
 800681a:	600e      	str	r6, [r1, #0]
 800681c:	d514      	bpl.n	8006848 <_printf_i+0x1ac>
 800681e:	07d9      	lsls	r1, r3, #31
 8006820:	bf44      	itt	mi
 8006822:	f043 0320 	orrmi.w	r3, r3, #32
 8006826:	6023      	strmi	r3, [r4, #0]
 8006828:	b91d      	cbnz	r5, 8006832 <_printf_i+0x196>
 800682a:	6823      	ldr	r3, [r4, #0]
 800682c:	f023 0320 	bic.w	r3, r3, #32
 8006830:	6023      	str	r3, [r4, #0]
 8006832:	2310      	movs	r3, #16
 8006834:	e7b0      	b.n	8006798 <_printf_i+0xfc>
 8006836:	6823      	ldr	r3, [r4, #0]
 8006838:	f043 0320 	orr.w	r3, r3, #32
 800683c:	6023      	str	r3, [r4, #0]
 800683e:	2378      	movs	r3, #120	; 0x78
 8006840:	4828      	ldr	r0, [pc, #160]	; (80068e4 <_printf_i+0x248>)
 8006842:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006846:	e7e3      	b.n	8006810 <_printf_i+0x174>
 8006848:	065e      	lsls	r6, r3, #25
 800684a:	bf48      	it	mi
 800684c:	b2ad      	uxthmi	r5, r5
 800684e:	e7e6      	b.n	800681e <_printf_i+0x182>
 8006850:	4616      	mov	r6, r2
 8006852:	e7bb      	b.n	80067cc <_printf_i+0x130>
 8006854:	680b      	ldr	r3, [r1, #0]
 8006856:	6826      	ldr	r6, [r4, #0]
 8006858:	6960      	ldr	r0, [r4, #20]
 800685a:	1d1d      	adds	r5, r3, #4
 800685c:	600d      	str	r5, [r1, #0]
 800685e:	0635      	lsls	r5, r6, #24
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	d501      	bpl.n	8006868 <_printf_i+0x1cc>
 8006864:	6018      	str	r0, [r3, #0]
 8006866:	e002      	b.n	800686e <_printf_i+0x1d2>
 8006868:	0671      	lsls	r1, r6, #25
 800686a:	d5fb      	bpl.n	8006864 <_printf_i+0x1c8>
 800686c:	8018      	strh	r0, [r3, #0]
 800686e:	2300      	movs	r3, #0
 8006870:	6123      	str	r3, [r4, #16]
 8006872:	4616      	mov	r6, r2
 8006874:	e7ba      	b.n	80067ec <_printf_i+0x150>
 8006876:	680b      	ldr	r3, [r1, #0]
 8006878:	1d1a      	adds	r2, r3, #4
 800687a:	600a      	str	r2, [r1, #0]
 800687c:	681e      	ldr	r6, [r3, #0]
 800687e:	6862      	ldr	r2, [r4, #4]
 8006880:	2100      	movs	r1, #0
 8006882:	4630      	mov	r0, r6
 8006884:	f7f9 fcb4 	bl	80001f0 <memchr>
 8006888:	b108      	cbz	r0, 800688e <_printf_i+0x1f2>
 800688a:	1b80      	subs	r0, r0, r6
 800688c:	6060      	str	r0, [r4, #4]
 800688e:	6863      	ldr	r3, [r4, #4]
 8006890:	6123      	str	r3, [r4, #16]
 8006892:	2300      	movs	r3, #0
 8006894:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006898:	e7a8      	b.n	80067ec <_printf_i+0x150>
 800689a:	6923      	ldr	r3, [r4, #16]
 800689c:	4632      	mov	r2, r6
 800689e:	4649      	mov	r1, r9
 80068a0:	4640      	mov	r0, r8
 80068a2:	47d0      	blx	sl
 80068a4:	3001      	adds	r0, #1
 80068a6:	d0ab      	beq.n	8006800 <_printf_i+0x164>
 80068a8:	6823      	ldr	r3, [r4, #0]
 80068aa:	079b      	lsls	r3, r3, #30
 80068ac:	d413      	bmi.n	80068d6 <_printf_i+0x23a>
 80068ae:	68e0      	ldr	r0, [r4, #12]
 80068b0:	9b03      	ldr	r3, [sp, #12]
 80068b2:	4298      	cmp	r0, r3
 80068b4:	bfb8      	it	lt
 80068b6:	4618      	movlt	r0, r3
 80068b8:	e7a4      	b.n	8006804 <_printf_i+0x168>
 80068ba:	2301      	movs	r3, #1
 80068bc:	4632      	mov	r2, r6
 80068be:	4649      	mov	r1, r9
 80068c0:	4640      	mov	r0, r8
 80068c2:	47d0      	blx	sl
 80068c4:	3001      	adds	r0, #1
 80068c6:	d09b      	beq.n	8006800 <_printf_i+0x164>
 80068c8:	3501      	adds	r5, #1
 80068ca:	68e3      	ldr	r3, [r4, #12]
 80068cc:	9903      	ldr	r1, [sp, #12]
 80068ce:	1a5b      	subs	r3, r3, r1
 80068d0:	42ab      	cmp	r3, r5
 80068d2:	dcf2      	bgt.n	80068ba <_printf_i+0x21e>
 80068d4:	e7eb      	b.n	80068ae <_printf_i+0x212>
 80068d6:	2500      	movs	r5, #0
 80068d8:	f104 0619 	add.w	r6, r4, #25
 80068dc:	e7f5      	b.n	80068ca <_printf_i+0x22e>
 80068de:	bf00      	nop
 80068e0:	08007c3d 	.word	0x08007c3d
 80068e4:	08007c4e 	.word	0x08007c4e

080068e8 <memcpy>:
 80068e8:	440a      	add	r2, r1
 80068ea:	4291      	cmp	r1, r2
 80068ec:	f100 33ff 	add.w	r3, r0, #4294967295
 80068f0:	d100      	bne.n	80068f4 <memcpy+0xc>
 80068f2:	4770      	bx	lr
 80068f4:	b510      	push	{r4, lr}
 80068f6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80068fa:	f803 4f01 	strb.w	r4, [r3, #1]!
 80068fe:	4291      	cmp	r1, r2
 8006900:	d1f9      	bne.n	80068f6 <memcpy+0xe>
 8006902:	bd10      	pop	{r4, pc}

08006904 <memmove>:
 8006904:	4288      	cmp	r0, r1
 8006906:	b510      	push	{r4, lr}
 8006908:	eb01 0402 	add.w	r4, r1, r2
 800690c:	d902      	bls.n	8006914 <memmove+0x10>
 800690e:	4284      	cmp	r4, r0
 8006910:	4623      	mov	r3, r4
 8006912:	d807      	bhi.n	8006924 <memmove+0x20>
 8006914:	1e43      	subs	r3, r0, #1
 8006916:	42a1      	cmp	r1, r4
 8006918:	d008      	beq.n	800692c <memmove+0x28>
 800691a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800691e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006922:	e7f8      	b.n	8006916 <memmove+0x12>
 8006924:	4402      	add	r2, r0
 8006926:	4601      	mov	r1, r0
 8006928:	428a      	cmp	r2, r1
 800692a:	d100      	bne.n	800692e <memmove+0x2a>
 800692c:	bd10      	pop	{r4, pc}
 800692e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006932:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006936:	e7f7      	b.n	8006928 <memmove+0x24>

08006938 <_free_r>:
 8006938:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800693a:	2900      	cmp	r1, #0
 800693c:	d048      	beq.n	80069d0 <_free_r+0x98>
 800693e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006942:	9001      	str	r0, [sp, #4]
 8006944:	2b00      	cmp	r3, #0
 8006946:	f1a1 0404 	sub.w	r4, r1, #4
 800694a:	bfb8      	it	lt
 800694c:	18e4      	addlt	r4, r4, r3
 800694e:	f000 f8d3 	bl	8006af8 <__malloc_lock>
 8006952:	4a20      	ldr	r2, [pc, #128]	; (80069d4 <_free_r+0x9c>)
 8006954:	9801      	ldr	r0, [sp, #4]
 8006956:	6813      	ldr	r3, [r2, #0]
 8006958:	4615      	mov	r5, r2
 800695a:	b933      	cbnz	r3, 800696a <_free_r+0x32>
 800695c:	6063      	str	r3, [r4, #4]
 800695e:	6014      	str	r4, [r2, #0]
 8006960:	b003      	add	sp, #12
 8006962:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006966:	f000 b8cd 	b.w	8006b04 <__malloc_unlock>
 800696a:	42a3      	cmp	r3, r4
 800696c:	d90b      	bls.n	8006986 <_free_r+0x4e>
 800696e:	6821      	ldr	r1, [r4, #0]
 8006970:	1862      	adds	r2, r4, r1
 8006972:	4293      	cmp	r3, r2
 8006974:	bf04      	itt	eq
 8006976:	681a      	ldreq	r2, [r3, #0]
 8006978:	685b      	ldreq	r3, [r3, #4]
 800697a:	6063      	str	r3, [r4, #4]
 800697c:	bf04      	itt	eq
 800697e:	1852      	addeq	r2, r2, r1
 8006980:	6022      	streq	r2, [r4, #0]
 8006982:	602c      	str	r4, [r5, #0]
 8006984:	e7ec      	b.n	8006960 <_free_r+0x28>
 8006986:	461a      	mov	r2, r3
 8006988:	685b      	ldr	r3, [r3, #4]
 800698a:	b10b      	cbz	r3, 8006990 <_free_r+0x58>
 800698c:	42a3      	cmp	r3, r4
 800698e:	d9fa      	bls.n	8006986 <_free_r+0x4e>
 8006990:	6811      	ldr	r1, [r2, #0]
 8006992:	1855      	adds	r5, r2, r1
 8006994:	42a5      	cmp	r5, r4
 8006996:	d10b      	bne.n	80069b0 <_free_r+0x78>
 8006998:	6824      	ldr	r4, [r4, #0]
 800699a:	4421      	add	r1, r4
 800699c:	1854      	adds	r4, r2, r1
 800699e:	42a3      	cmp	r3, r4
 80069a0:	6011      	str	r1, [r2, #0]
 80069a2:	d1dd      	bne.n	8006960 <_free_r+0x28>
 80069a4:	681c      	ldr	r4, [r3, #0]
 80069a6:	685b      	ldr	r3, [r3, #4]
 80069a8:	6053      	str	r3, [r2, #4]
 80069aa:	4421      	add	r1, r4
 80069ac:	6011      	str	r1, [r2, #0]
 80069ae:	e7d7      	b.n	8006960 <_free_r+0x28>
 80069b0:	d902      	bls.n	80069b8 <_free_r+0x80>
 80069b2:	230c      	movs	r3, #12
 80069b4:	6003      	str	r3, [r0, #0]
 80069b6:	e7d3      	b.n	8006960 <_free_r+0x28>
 80069b8:	6825      	ldr	r5, [r4, #0]
 80069ba:	1961      	adds	r1, r4, r5
 80069bc:	428b      	cmp	r3, r1
 80069be:	bf04      	itt	eq
 80069c0:	6819      	ldreq	r1, [r3, #0]
 80069c2:	685b      	ldreq	r3, [r3, #4]
 80069c4:	6063      	str	r3, [r4, #4]
 80069c6:	bf04      	itt	eq
 80069c8:	1949      	addeq	r1, r1, r5
 80069ca:	6021      	streq	r1, [r4, #0]
 80069cc:	6054      	str	r4, [r2, #4]
 80069ce:	e7c7      	b.n	8006960 <_free_r+0x28>
 80069d0:	b003      	add	sp, #12
 80069d2:	bd30      	pop	{r4, r5, pc}
 80069d4:	2000014c 	.word	0x2000014c

080069d8 <_malloc_r>:
 80069d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80069da:	1ccd      	adds	r5, r1, #3
 80069dc:	f025 0503 	bic.w	r5, r5, #3
 80069e0:	3508      	adds	r5, #8
 80069e2:	2d0c      	cmp	r5, #12
 80069e4:	bf38      	it	cc
 80069e6:	250c      	movcc	r5, #12
 80069e8:	2d00      	cmp	r5, #0
 80069ea:	4606      	mov	r6, r0
 80069ec:	db01      	blt.n	80069f2 <_malloc_r+0x1a>
 80069ee:	42a9      	cmp	r1, r5
 80069f0:	d903      	bls.n	80069fa <_malloc_r+0x22>
 80069f2:	230c      	movs	r3, #12
 80069f4:	6033      	str	r3, [r6, #0]
 80069f6:	2000      	movs	r0, #0
 80069f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80069fa:	f000 f87d 	bl	8006af8 <__malloc_lock>
 80069fe:	4921      	ldr	r1, [pc, #132]	; (8006a84 <_malloc_r+0xac>)
 8006a00:	680a      	ldr	r2, [r1, #0]
 8006a02:	4614      	mov	r4, r2
 8006a04:	b99c      	cbnz	r4, 8006a2e <_malloc_r+0x56>
 8006a06:	4f20      	ldr	r7, [pc, #128]	; (8006a88 <_malloc_r+0xb0>)
 8006a08:	683b      	ldr	r3, [r7, #0]
 8006a0a:	b923      	cbnz	r3, 8006a16 <_malloc_r+0x3e>
 8006a0c:	4621      	mov	r1, r4
 8006a0e:	4630      	mov	r0, r6
 8006a10:	f000 f862 	bl	8006ad8 <_sbrk_r>
 8006a14:	6038      	str	r0, [r7, #0]
 8006a16:	4629      	mov	r1, r5
 8006a18:	4630      	mov	r0, r6
 8006a1a:	f000 f85d 	bl	8006ad8 <_sbrk_r>
 8006a1e:	1c43      	adds	r3, r0, #1
 8006a20:	d123      	bne.n	8006a6a <_malloc_r+0x92>
 8006a22:	230c      	movs	r3, #12
 8006a24:	6033      	str	r3, [r6, #0]
 8006a26:	4630      	mov	r0, r6
 8006a28:	f000 f86c 	bl	8006b04 <__malloc_unlock>
 8006a2c:	e7e3      	b.n	80069f6 <_malloc_r+0x1e>
 8006a2e:	6823      	ldr	r3, [r4, #0]
 8006a30:	1b5b      	subs	r3, r3, r5
 8006a32:	d417      	bmi.n	8006a64 <_malloc_r+0x8c>
 8006a34:	2b0b      	cmp	r3, #11
 8006a36:	d903      	bls.n	8006a40 <_malloc_r+0x68>
 8006a38:	6023      	str	r3, [r4, #0]
 8006a3a:	441c      	add	r4, r3
 8006a3c:	6025      	str	r5, [r4, #0]
 8006a3e:	e004      	b.n	8006a4a <_malloc_r+0x72>
 8006a40:	6863      	ldr	r3, [r4, #4]
 8006a42:	42a2      	cmp	r2, r4
 8006a44:	bf0c      	ite	eq
 8006a46:	600b      	streq	r3, [r1, #0]
 8006a48:	6053      	strne	r3, [r2, #4]
 8006a4a:	4630      	mov	r0, r6
 8006a4c:	f000 f85a 	bl	8006b04 <__malloc_unlock>
 8006a50:	f104 000b 	add.w	r0, r4, #11
 8006a54:	1d23      	adds	r3, r4, #4
 8006a56:	f020 0007 	bic.w	r0, r0, #7
 8006a5a:	1ac2      	subs	r2, r0, r3
 8006a5c:	d0cc      	beq.n	80069f8 <_malloc_r+0x20>
 8006a5e:	1a1b      	subs	r3, r3, r0
 8006a60:	50a3      	str	r3, [r4, r2]
 8006a62:	e7c9      	b.n	80069f8 <_malloc_r+0x20>
 8006a64:	4622      	mov	r2, r4
 8006a66:	6864      	ldr	r4, [r4, #4]
 8006a68:	e7cc      	b.n	8006a04 <_malloc_r+0x2c>
 8006a6a:	1cc4      	adds	r4, r0, #3
 8006a6c:	f024 0403 	bic.w	r4, r4, #3
 8006a70:	42a0      	cmp	r0, r4
 8006a72:	d0e3      	beq.n	8006a3c <_malloc_r+0x64>
 8006a74:	1a21      	subs	r1, r4, r0
 8006a76:	4630      	mov	r0, r6
 8006a78:	f000 f82e 	bl	8006ad8 <_sbrk_r>
 8006a7c:	3001      	adds	r0, #1
 8006a7e:	d1dd      	bne.n	8006a3c <_malloc_r+0x64>
 8006a80:	e7cf      	b.n	8006a22 <_malloc_r+0x4a>
 8006a82:	bf00      	nop
 8006a84:	2000014c 	.word	0x2000014c
 8006a88:	20000150 	.word	0x20000150

08006a8c <_realloc_r>:
 8006a8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a8e:	4607      	mov	r7, r0
 8006a90:	4614      	mov	r4, r2
 8006a92:	460e      	mov	r6, r1
 8006a94:	b921      	cbnz	r1, 8006aa0 <_realloc_r+0x14>
 8006a96:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8006a9a:	4611      	mov	r1, r2
 8006a9c:	f7ff bf9c 	b.w	80069d8 <_malloc_r>
 8006aa0:	b922      	cbnz	r2, 8006aac <_realloc_r+0x20>
 8006aa2:	f7ff ff49 	bl	8006938 <_free_r>
 8006aa6:	4625      	mov	r5, r4
 8006aa8:	4628      	mov	r0, r5
 8006aaa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006aac:	f000 f830 	bl	8006b10 <_malloc_usable_size_r>
 8006ab0:	42a0      	cmp	r0, r4
 8006ab2:	d20f      	bcs.n	8006ad4 <_realloc_r+0x48>
 8006ab4:	4621      	mov	r1, r4
 8006ab6:	4638      	mov	r0, r7
 8006ab8:	f7ff ff8e 	bl	80069d8 <_malloc_r>
 8006abc:	4605      	mov	r5, r0
 8006abe:	2800      	cmp	r0, #0
 8006ac0:	d0f2      	beq.n	8006aa8 <_realloc_r+0x1c>
 8006ac2:	4631      	mov	r1, r6
 8006ac4:	4622      	mov	r2, r4
 8006ac6:	f7ff ff0f 	bl	80068e8 <memcpy>
 8006aca:	4631      	mov	r1, r6
 8006acc:	4638      	mov	r0, r7
 8006ace:	f7ff ff33 	bl	8006938 <_free_r>
 8006ad2:	e7e9      	b.n	8006aa8 <_realloc_r+0x1c>
 8006ad4:	4635      	mov	r5, r6
 8006ad6:	e7e7      	b.n	8006aa8 <_realloc_r+0x1c>

08006ad8 <_sbrk_r>:
 8006ad8:	b538      	push	{r3, r4, r5, lr}
 8006ada:	4d06      	ldr	r5, [pc, #24]	; (8006af4 <_sbrk_r+0x1c>)
 8006adc:	2300      	movs	r3, #0
 8006ade:	4604      	mov	r4, r0
 8006ae0:	4608      	mov	r0, r1
 8006ae2:	602b      	str	r3, [r5, #0]
 8006ae4:	f7fb fb5a 	bl	800219c <_sbrk>
 8006ae8:	1c43      	adds	r3, r0, #1
 8006aea:	d102      	bne.n	8006af2 <_sbrk_r+0x1a>
 8006aec:	682b      	ldr	r3, [r5, #0]
 8006aee:	b103      	cbz	r3, 8006af2 <_sbrk_r+0x1a>
 8006af0:	6023      	str	r3, [r4, #0]
 8006af2:	bd38      	pop	{r3, r4, r5, pc}
 8006af4:	2000032c 	.word	0x2000032c

08006af8 <__malloc_lock>:
 8006af8:	4801      	ldr	r0, [pc, #4]	; (8006b00 <__malloc_lock+0x8>)
 8006afa:	f000 b811 	b.w	8006b20 <__retarget_lock_acquire_recursive>
 8006afe:	bf00      	nop
 8006b00:	20000334 	.word	0x20000334

08006b04 <__malloc_unlock>:
 8006b04:	4801      	ldr	r0, [pc, #4]	; (8006b0c <__malloc_unlock+0x8>)
 8006b06:	f000 b80c 	b.w	8006b22 <__retarget_lock_release_recursive>
 8006b0a:	bf00      	nop
 8006b0c:	20000334 	.word	0x20000334

08006b10 <_malloc_usable_size_r>:
 8006b10:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006b14:	1f18      	subs	r0, r3, #4
 8006b16:	2b00      	cmp	r3, #0
 8006b18:	bfbc      	itt	lt
 8006b1a:	580b      	ldrlt	r3, [r1, r0]
 8006b1c:	18c0      	addlt	r0, r0, r3
 8006b1e:	4770      	bx	lr

08006b20 <__retarget_lock_acquire_recursive>:
 8006b20:	4770      	bx	lr

08006b22 <__retarget_lock_release_recursive>:
 8006b22:	4770      	bx	lr
 8006b24:	0000      	movs	r0, r0
	...

08006b28 <sin>:
 8006b28:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006b2a:	ec53 2b10 	vmov	r2, r3, d0
 8006b2e:	4826      	ldr	r0, [pc, #152]	; (8006bc8 <sin+0xa0>)
 8006b30:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8006b34:	4281      	cmp	r1, r0
 8006b36:	dc07      	bgt.n	8006b48 <sin+0x20>
 8006b38:	ed9f 1b21 	vldr	d1, [pc, #132]	; 8006bc0 <sin+0x98>
 8006b3c:	2000      	movs	r0, #0
 8006b3e:	f000 fe5b 	bl	80077f8 <__kernel_sin>
 8006b42:	ec51 0b10 	vmov	r0, r1, d0
 8006b46:	e007      	b.n	8006b58 <sin+0x30>
 8006b48:	4820      	ldr	r0, [pc, #128]	; (8006bcc <sin+0xa4>)
 8006b4a:	4281      	cmp	r1, r0
 8006b4c:	dd09      	ble.n	8006b62 <sin+0x3a>
 8006b4e:	ee10 0a10 	vmov	r0, s0
 8006b52:	4619      	mov	r1, r3
 8006b54:	f7f9 fba0 	bl	8000298 <__aeabi_dsub>
 8006b58:	ec41 0b10 	vmov	d0, r0, r1
 8006b5c:	b005      	add	sp, #20
 8006b5e:	f85d fb04 	ldr.w	pc, [sp], #4
 8006b62:	4668      	mov	r0, sp
 8006b64:	f000 f834 	bl	8006bd0 <__ieee754_rem_pio2>
 8006b68:	f000 0003 	and.w	r0, r0, #3
 8006b6c:	2801      	cmp	r0, #1
 8006b6e:	d008      	beq.n	8006b82 <sin+0x5a>
 8006b70:	2802      	cmp	r0, #2
 8006b72:	d00d      	beq.n	8006b90 <sin+0x68>
 8006b74:	b9d0      	cbnz	r0, 8006bac <sin+0x84>
 8006b76:	ed9d 1b02 	vldr	d1, [sp, #8]
 8006b7a:	ed9d 0b00 	vldr	d0, [sp]
 8006b7e:	2001      	movs	r0, #1
 8006b80:	e7dd      	b.n	8006b3e <sin+0x16>
 8006b82:	ed9d 1b02 	vldr	d1, [sp, #8]
 8006b86:	ed9d 0b00 	vldr	d0, [sp]
 8006b8a:	f000 fa2d 	bl	8006fe8 <__kernel_cos>
 8006b8e:	e7d8      	b.n	8006b42 <sin+0x1a>
 8006b90:	ed9d 1b02 	vldr	d1, [sp, #8]
 8006b94:	ed9d 0b00 	vldr	d0, [sp]
 8006b98:	2001      	movs	r0, #1
 8006b9a:	f000 fe2d 	bl	80077f8 <__kernel_sin>
 8006b9e:	ec53 2b10 	vmov	r2, r3, d0
 8006ba2:	ee10 0a10 	vmov	r0, s0
 8006ba6:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8006baa:	e7d5      	b.n	8006b58 <sin+0x30>
 8006bac:	ed9d 1b02 	vldr	d1, [sp, #8]
 8006bb0:	ed9d 0b00 	vldr	d0, [sp]
 8006bb4:	f000 fa18 	bl	8006fe8 <__kernel_cos>
 8006bb8:	e7f1      	b.n	8006b9e <sin+0x76>
 8006bba:	bf00      	nop
 8006bbc:	f3af 8000 	nop.w
	...
 8006bc8:	3fe921fb 	.word	0x3fe921fb
 8006bcc:	7fefffff 	.word	0x7fefffff

08006bd0 <__ieee754_rem_pio2>:
 8006bd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006bd4:	ed2d 8b02 	vpush	{d8}
 8006bd8:	ec55 4b10 	vmov	r4, r5, d0
 8006bdc:	4bca      	ldr	r3, [pc, #808]	; (8006f08 <__ieee754_rem_pio2+0x338>)
 8006bde:	b08b      	sub	sp, #44	; 0x2c
 8006be0:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 8006be4:	4598      	cmp	r8, r3
 8006be6:	4682      	mov	sl, r0
 8006be8:	9502      	str	r5, [sp, #8]
 8006bea:	dc08      	bgt.n	8006bfe <__ieee754_rem_pio2+0x2e>
 8006bec:	2200      	movs	r2, #0
 8006bee:	2300      	movs	r3, #0
 8006bf0:	ed80 0b00 	vstr	d0, [r0]
 8006bf4:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8006bf8:	f04f 0b00 	mov.w	fp, #0
 8006bfc:	e028      	b.n	8006c50 <__ieee754_rem_pio2+0x80>
 8006bfe:	4bc3      	ldr	r3, [pc, #780]	; (8006f0c <__ieee754_rem_pio2+0x33c>)
 8006c00:	4598      	cmp	r8, r3
 8006c02:	dc78      	bgt.n	8006cf6 <__ieee754_rem_pio2+0x126>
 8006c04:	9b02      	ldr	r3, [sp, #8]
 8006c06:	4ec2      	ldr	r6, [pc, #776]	; (8006f10 <__ieee754_rem_pio2+0x340>)
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	ee10 0a10 	vmov	r0, s0
 8006c0e:	a3b0      	add	r3, pc, #704	; (adr r3, 8006ed0 <__ieee754_rem_pio2+0x300>)
 8006c10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c14:	4629      	mov	r1, r5
 8006c16:	dd39      	ble.n	8006c8c <__ieee754_rem_pio2+0xbc>
 8006c18:	f7f9 fb3e 	bl	8000298 <__aeabi_dsub>
 8006c1c:	45b0      	cmp	r8, r6
 8006c1e:	4604      	mov	r4, r0
 8006c20:	460d      	mov	r5, r1
 8006c22:	d01b      	beq.n	8006c5c <__ieee754_rem_pio2+0x8c>
 8006c24:	a3ac      	add	r3, pc, #688	; (adr r3, 8006ed8 <__ieee754_rem_pio2+0x308>)
 8006c26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c2a:	f7f9 fb35 	bl	8000298 <__aeabi_dsub>
 8006c2e:	4602      	mov	r2, r0
 8006c30:	460b      	mov	r3, r1
 8006c32:	e9ca 2300 	strd	r2, r3, [sl]
 8006c36:	4620      	mov	r0, r4
 8006c38:	4629      	mov	r1, r5
 8006c3a:	f7f9 fb2d 	bl	8000298 <__aeabi_dsub>
 8006c3e:	a3a6      	add	r3, pc, #664	; (adr r3, 8006ed8 <__ieee754_rem_pio2+0x308>)
 8006c40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c44:	f7f9 fb28 	bl	8000298 <__aeabi_dsub>
 8006c48:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8006c4c:	f04f 0b01 	mov.w	fp, #1
 8006c50:	4658      	mov	r0, fp
 8006c52:	b00b      	add	sp, #44	; 0x2c
 8006c54:	ecbd 8b02 	vpop	{d8}
 8006c58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c5c:	a3a0      	add	r3, pc, #640	; (adr r3, 8006ee0 <__ieee754_rem_pio2+0x310>)
 8006c5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c62:	f7f9 fb19 	bl	8000298 <__aeabi_dsub>
 8006c66:	a3a0      	add	r3, pc, #640	; (adr r3, 8006ee8 <__ieee754_rem_pio2+0x318>)
 8006c68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c6c:	4604      	mov	r4, r0
 8006c6e:	460d      	mov	r5, r1
 8006c70:	f7f9 fb12 	bl	8000298 <__aeabi_dsub>
 8006c74:	4602      	mov	r2, r0
 8006c76:	460b      	mov	r3, r1
 8006c78:	e9ca 2300 	strd	r2, r3, [sl]
 8006c7c:	4620      	mov	r0, r4
 8006c7e:	4629      	mov	r1, r5
 8006c80:	f7f9 fb0a 	bl	8000298 <__aeabi_dsub>
 8006c84:	a398      	add	r3, pc, #608	; (adr r3, 8006ee8 <__ieee754_rem_pio2+0x318>)
 8006c86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c8a:	e7db      	b.n	8006c44 <__ieee754_rem_pio2+0x74>
 8006c8c:	f7f9 fb06 	bl	800029c <__adddf3>
 8006c90:	45b0      	cmp	r8, r6
 8006c92:	4604      	mov	r4, r0
 8006c94:	460d      	mov	r5, r1
 8006c96:	d016      	beq.n	8006cc6 <__ieee754_rem_pio2+0xf6>
 8006c98:	a38f      	add	r3, pc, #572	; (adr r3, 8006ed8 <__ieee754_rem_pio2+0x308>)
 8006c9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c9e:	f7f9 fafd 	bl	800029c <__adddf3>
 8006ca2:	4602      	mov	r2, r0
 8006ca4:	460b      	mov	r3, r1
 8006ca6:	e9ca 2300 	strd	r2, r3, [sl]
 8006caa:	4620      	mov	r0, r4
 8006cac:	4629      	mov	r1, r5
 8006cae:	f7f9 faf3 	bl	8000298 <__aeabi_dsub>
 8006cb2:	a389      	add	r3, pc, #548	; (adr r3, 8006ed8 <__ieee754_rem_pio2+0x308>)
 8006cb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cb8:	f7f9 faf0 	bl	800029c <__adddf3>
 8006cbc:	f04f 3bff 	mov.w	fp, #4294967295
 8006cc0:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8006cc4:	e7c4      	b.n	8006c50 <__ieee754_rem_pio2+0x80>
 8006cc6:	a386      	add	r3, pc, #536	; (adr r3, 8006ee0 <__ieee754_rem_pio2+0x310>)
 8006cc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ccc:	f7f9 fae6 	bl	800029c <__adddf3>
 8006cd0:	a385      	add	r3, pc, #532	; (adr r3, 8006ee8 <__ieee754_rem_pio2+0x318>)
 8006cd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cd6:	4604      	mov	r4, r0
 8006cd8:	460d      	mov	r5, r1
 8006cda:	f7f9 fadf 	bl	800029c <__adddf3>
 8006cde:	4602      	mov	r2, r0
 8006ce0:	460b      	mov	r3, r1
 8006ce2:	e9ca 2300 	strd	r2, r3, [sl]
 8006ce6:	4620      	mov	r0, r4
 8006ce8:	4629      	mov	r1, r5
 8006cea:	f7f9 fad5 	bl	8000298 <__aeabi_dsub>
 8006cee:	a37e      	add	r3, pc, #504	; (adr r3, 8006ee8 <__ieee754_rem_pio2+0x318>)
 8006cf0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cf4:	e7e0      	b.n	8006cb8 <__ieee754_rem_pio2+0xe8>
 8006cf6:	4b87      	ldr	r3, [pc, #540]	; (8006f14 <__ieee754_rem_pio2+0x344>)
 8006cf8:	4598      	cmp	r8, r3
 8006cfa:	f300 80d9 	bgt.w	8006eb0 <__ieee754_rem_pio2+0x2e0>
 8006cfe:	f000 fe39 	bl	8007974 <fabs>
 8006d02:	ec55 4b10 	vmov	r4, r5, d0
 8006d06:	ee10 0a10 	vmov	r0, s0
 8006d0a:	a379      	add	r3, pc, #484	; (adr r3, 8006ef0 <__ieee754_rem_pio2+0x320>)
 8006d0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d10:	4629      	mov	r1, r5
 8006d12:	f7f9 fc79 	bl	8000608 <__aeabi_dmul>
 8006d16:	4b80      	ldr	r3, [pc, #512]	; (8006f18 <__ieee754_rem_pio2+0x348>)
 8006d18:	2200      	movs	r2, #0
 8006d1a:	f7f9 fabf 	bl	800029c <__adddf3>
 8006d1e:	f7f9 ff0d 	bl	8000b3c <__aeabi_d2iz>
 8006d22:	4683      	mov	fp, r0
 8006d24:	f7f9 fc06 	bl	8000534 <__aeabi_i2d>
 8006d28:	4602      	mov	r2, r0
 8006d2a:	460b      	mov	r3, r1
 8006d2c:	ec43 2b18 	vmov	d8, r2, r3
 8006d30:	a367      	add	r3, pc, #412	; (adr r3, 8006ed0 <__ieee754_rem_pio2+0x300>)
 8006d32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d36:	f7f9 fc67 	bl	8000608 <__aeabi_dmul>
 8006d3a:	4602      	mov	r2, r0
 8006d3c:	460b      	mov	r3, r1
 8006d3e:	4620      	mov	r0, r4
 8006d40:	4629      	mov	r1, r5
 8006d42:	f7f9 faa9 	bl	8000298 <__aeabi_dsub>
 8006d46:	a364      	add	r3, pc, #400	; (adr r3, 8006ed8 <__ieee754_rem_pio2+0x308>)
 8006d48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d4c:	4606      	mov	r6, r0
 8006d4e:	460f      	mov	r7, r1
 8006d50:	ec51 0b18 	vmov	r0, r1, d8
 8006d54:	f7f9 fc58 	bl	8000608 <__aeabi_dmul>
 8006d58:	f1bb 0f1f 	cmp.w	fp, #31
 8006d5c:	4604      	mov	r4, r0
 8006d5e:	460d      	mov	r5, r1
 8006d60:	dc0d      	bgt.n	8006d7e <__ieee754_rem_pio2+0x1ae>
 8006d62:	4b6e      	ldr	r3, [pc, #440]	; (8006f1c <__ieee754_rem_pio2+0x34c>)
 8006d64:	f10b 32ff 	add.w	r2, fp, #4294967295
 8006d68:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006d6c:	4543      	cmp	r3, r8
 8006d6e:	d006      	beq.n	8006d7e <__ieee754_rem_pio2+0x1ae>
 8006d70:	4622      	mov	r2, r4
 8006d72:	462b      	mov	r3, r5
 8006d74:	4630      	mov	r0, r6
 8006d76:	4639      	mov	r1, r7
 8006d78:	f7f9 fa8e 	bl	8000298 <__aeabi_dsub>
 8006d7c:	e00f      	b.n	8006d9e <__ieee754_rem_pio2+0x1ce>
 8006d7e:	462b      	mov	r3, r5
 8006d80:	4622      	mov	r2, r4
 8006d82:	4630      	mov	r0, r6
 8006d84:	4639      	mov	r1, r7
 8006d86:	f7f9 fa87 	bl	8000298 <__aeabi_dsub>
 8006d8a:	ea4f 5328 	mov.w	r3, r8, asr #20
 8006d8e:	9303      	str	r3, [sp, #12]
 8006d90:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8006d94:	ebc3 5818 	rsb	r8, r3, r8, lsr #20
 8006d98:	f1b8 0f10 	cmp.w	r8, #16
 8006d9c:	dc02      	bgt.n	8006da4 <__ieee754_rem_pio2+0x1d4>
 8006d9e:	e9ca 0100 	strd	r0, r1, [sl]
 8006da2:	e039      	b.n	8006e18 <__ieee754_rem_pio2+0x248>
 8006da4:	a34e      	add	r3, pc, #312	; (adr r3, 8006ee0 <__ieee754_rem_pio2+0x310>)
 8006da6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006daa:	ec51 0b18 	vmov	r0, r1, d8
 8006dae:	f7f9 fc2b 	bl	8000608 <__aeabi_dmul>
 8006db2:	4604      	mov	r4, r0
 8006db4:	460d      	mov	r5, r1
 8006db6:	4602      	mov	r2, r0
 8006db8:	460b      	mov	r3, r1
 8006dba:	4630      	mov	r0, r6
 8006dbc:	4639      	mov	r1, r7
 8006dbe:	f7f9 fa6b 	bl	8000298 <__aeabi_dsub>
 8006dc2:	4602      	mov	r2, r0
 8006dc4:	460b      	mov	r3, r1
 8006dc6:	4680      	mov	r8, r0
 8006dc8:	4689      	mov	r9, r1
 8006dca:	4630      	mov	r0, r6
 8006dcc:	4639      	mov	r1, r7
 8006dce:	f7f9 fa63 	bl	8000298 <__aeabi_dsub>
 8006dd2:	4622      	mov	r2, r4
 8006dd4:	462b      	mov	r3, r5
 8006dd6:	f7f9 fa5f 	bl	8000298 <__aeabi_dsub>
 8006dda:	a343      	add	r3, pc, #268	; (adr r3, 8006ee8 <__ieee754_rem_pio2+0x318>)
 8006ddc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006de0:	4604      	mov	r4, r0
 8006de2:	460d      	mov	r5, r1
 8006de4:	ec51 0b18 	vmov	r0, r1, d8
 8006de8:	f7f9 fc0e 	bl	8000608 <__aeabi_dmul>
 8006dec:	4622      	mov	r2, r4
 8006dee:	462b      	mov	r3, r5
 8006df0:	f7f9 fa52 	bl	8000298 <__aeabi_dsub>
 8006df4:	4602      	mov	r2, r0
 8006df6:	460b      	mov	r3, r1
 8006df8:	4604      	mov	r4, r0
 8006dfa:	460d      	mov	r5, r1
 8006dfc:	4640      	mov	r0, r8
 8006dfe:	4649      	mov	r1, r9
 8006e00:	f7f9 fa4a 	bl	8000298 <__aeabi_dsub>
 8006e04:	9a03      	ldr	r2, [sp, #12]
 8006e06:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8006e0a:	1ad3      	subs	r3, r2, r3
 8006e0c:	2b31      	cmp	r3, #49	; 0x31
 8006e0e:	dc24      	bgt.n	8006e5a <__ieee754_rem_pio2+0x28a>
 8006e10:	e9ca 0100 	strd	r0, r1, [sl]
 8006e14:	4646      	mov	r6, r8
 8006e16:	464f      	mov	r7, r9
 8006e18:	e9da 8900 	ldrd	r8, r9, [sl]
 8006e1c:	4630      	mov	r0, r6
 8006e1e:	4642      	mov	r2, r8
 8006e20:	464b      	mov	r3, r9
 8006e22:	4639      	mov	r1, r7
 8006e24:	f7f9 fa38 	bl	8000298 <__aeabi_dsub>
 8006e28:	462b      	mov	r3, r5
 8006e2a:	4622      	mov	r2, r4
 8006e2c:	f7f9 fa34 	bl	8000298 <__aeabi_dsub>
 8006e30:	9b02      	ldr	r3, [sp, #8]
 8006e32:	2b00      	cmp	r3, #0
 8006e34:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8006e38:	f6bf af0a 	bge.w	8006c50 <__ieee754_rem_pio2+0x80>
 8006e3c:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8006e40:	f8ca 3004 	str.w	r3, [sl, #4]
 8006e44:	f8ca 8000 	str.w	r8, [sl]
 8006e48:	f8ca 0008 	str.w	r0, [sl, #8]
 8006e4c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006e50:	f8ca 300c 	str.w	r3, [sl, #12]
 8006e54:	f1cb 0b00 	rsb	fp, fp, #0
 8006e58:	e6fa      	b.n	8006c50 <__ieee754_rem_pio2+0x80>
 8006e5a:	a327      	add	r3, pc, #156	; (adr r3, 8006ef8 <__ieee754_rem_pio2+0x328>)
 8006e5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e60:	ec51 0b18 	vmov	r0, r1, d8
 8006e64:	f7f9 fbd0 	bl	8000608 <__aeabi_dmul>
 8006e68:	4604      	mov	r4, r0
 8006e6a:	460d      	mov	r5, r1
 8006e6c:	4602      	mov	r2, r0
 8006e6e:	460b      	mov	r3, r1
 8006e70:	4640      	mov	r0, r8
 8006e72:	4649      	mov	r1, r9
 8006e74:	f7f9 fa10 	bl	8000298 <__aeabi_dsub>
 8006e78:	4602      	mov	r2, r0
 8006e7a:	460b      	mov	r3, r1
 8006e7c:	4606      	mov	r6, r0
 8006e7e:	460f      	mov	r7, r1
 8006e80:	4640      	mov	r0, r8
 8006e82:	4649      	mov	r1, r9
 8006e84:	f7f9 fa08 	bl	8000298 <__aeabi_dsub>
 8006e88:	4622      	mov	r2, r4
 8006e8a:	462b      	mov	r3, r5
 8006e8c:	f7f9 fa04 	bl	8000298 <__aeabi_dsub>
 8006e90:	a31b      	add	r3, pc, #108	; (adr r3, 8006f00 <__ieee754_rem_pio2+0x330>)
 8006e92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e96:	4604      	mov	r4, r0
 8006e98:	460d      	mov	r5, r1
 8006e9a:	ec51 0b18 	vmov	r0, r1, d8
 8006e9e:	f7f9 fbb3 	bl	8000608 <__aeabi_dmul>
 8006ea2:	4622      	mov	r2, r4
 8006ea4:	462b      	mov	r3, r5
 8006ea6:	f7f9 f9f7 	bl	8000298 <__aeabi_dsub>
 8006eaa:	4604      	mov	r4, r0
 8006eac:	460d      	mov	r5, r1
 8006eae:	e75f      	b.n	8006d70 <__ieee754_rem_pio2+0x1a0>
 8006eb0:	4b1b      	ldr	r3, [pc, #108]	; (8006f20 <__ieee754_rem_pio2+0x350>)
 8006eb2:	4598      	cmp	r8, r3
 8006eb4:	dd36      	ble.n	8006f24 <__ieee754_rem_pio2+0x354>
 8006eb6:	ee10 2a10 	vmov	r2, s0
 8006eba:	462b      	mov	r3, r5
 8006ebc:	4620      	mov	r0, r4
 8006ebe:	4629      	mov	r1, r5
 8006ec0:	f7f9 f9ea 	bl	8000298 <__aeabi_dsub>
 8006ec4:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8006ec8:	e9ca 0100 	strd	r0, r1, [sl]
 8006ecc:	e694      	b.n	8006bf8 <__ieee754_rem_pio2+0x28>
 8006ece:	bf00      	nop
 8006ed0:	54400000 	.word	0x54400000
 8006ed4:	3ff921fb 	.word	0x3ff921fb
 8006ed8:	1a626331 	.word	0x1a626331
 8006edc:	3dd0b461 	.word	0x3dd0b461
 8006ee0:	1a600000 	.word	0x1a600000
 8006ee4:	3dd0b461 	.word	0x3dd0b461
 8006ee8:	2e037073 	.word	0x2e037073
 8006eec:	3ba3198a 	.word	0x3ba3198a
 8006ef0:	6dc9c883 	.word	0x6dc9c883
 8006ef4:	3fe45f30 	.word	0x3fe45f30
 8006ef8:	2e000000 	.word	0x2e000000
 8006efc:	3ba3198a 	.word	0x3ba3198a
 8006f00:	252049c1 	.word	0x252049c1
 8006f04:	397b839a 	.word	0x397b839a
 8006f08:	3fe921fb 	.word	0x3fe921fb
 8006f0c:	4002d97b 	.word	0x4002d97b
 8006f10:	3ff921fb 	.word	0x3ff921fb
 8006f14:	413921fb 	.word	0x413921fb
 8006f18:	3fe00000 	.word	0x3fe00000
 8006f1c:	08007c60 	.word	0x08007c60
 8006f20:	7fefffff 	.word	0x7fefffff
 8006f24:	ea4f 5428 	mov.w	r4, r8, asr #20
 8006f28:	f2a4 4416 	subw	r4, r4, #1046	; 0x416
 8006f2c:	ee10 0a10 	vmov	r0, s0
 8006f30:	eba8 5104 	sub.w	r1, r8, r4, lsl #20
 8006f34:	ee10 6a10 	vmov	r6, s0
 8006f38:	460f      	mov	r7, r1
 8006f3a:	f7f9 fdff 	bl	8000b3c <__aeabi_d2iz>
 8006f3e:	f7f9 faf9 	bl	8000534 <__aeabi_i2d>
 8006f42:	4602      	mov	r2, r0
 8006f44:	460b      	mov	r3, r1
 8006f46:	4630      	mov	r0, r6
 8006f48:	4639      	mov	r1, r7
 8006f4a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006f4e:	f7f9 f9a3 	bl	8000298 <__aeabi_dsub>
 8006f52:	4b22      	ldr	r3, [pc, #136]	; (8006fdc <__ieee754_rem_pio2+0x40c>)
 8006f54:	2200      	movs	r2, #0
 8006f56:	f7f9 fb57 	bl	8000608 <__aeabi_dmul>
 8006f5a:	460f      	mov	r7, r1
 8006f5c:	4606      	mov	r6, r0
 8006f5e:	f7f9 fded 	bl	8000b3c <__aeabi_d2iz>
 8006f62:	f7f9 fae7 	bl	8000534 <__aeabi_i2d>
 8006f66:	4602      	mov	r2, r0
 8006f68:	460b      	mov	r3, r1
 8006f6a:	4630      	mov	r0, r6
 8006f6c:	4639      	mov	r1, r7
 8006f6e:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8006f72:	f7f9 f991 	bl	8000298 <__aeabi_dsub>
 8006f76:	4b19      	ldr	r3, [pc, #100]	; (8006fdc <__ieee754_rem_pio2+0x40c>)
 8006f78:	2200      	movs	r2, #0
 8006f7a:	f7f9 fb45 	bl	8000608 <__aeabi_dmul>
 8006f7e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8006f82:	ad04      	add	r5, sp, #16
 8006f84:	f04f 0803 	mov.w	r8, #3
 8006f88:	46a9      	mov	r9, r5
 8006f8a:	2600      	movs	r6, #0
 8006f8c:	2700      	movs	r7, #0
 8006f8e:	4632      	mov	r2, r6
 8006f90:	463b      	mov	r3, r7
 8006f92:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 8006f96:	46c3      	mov	fp, r8
 8006f98:	3d08      	subs	r5, #8
 8006f9a:	f108 38ff 	add.w	r8, r8, #4294967295
 8006f9e:	f7f9 fd9b 	bl	8000ad8 <__aeabi_dcmpeq>
 8006fa2:	2800      	cmp	r0, #0
 8006fa4:	d1f3      	bne.n	8006f8e <__ieee754_rem_pio2+0x3be>
 8006fa6:	4b0e      	ldr	r3, [pc, #56]	; (8006fe0 <__ieee754_rem_pio2+0x410>)
 8006fa8:	9301      	str	r3, [sp, #4]
 8006faa:	2302      	movs	r3, #2
 8006fac:	9300      	str	r3, [sp, #0]
 8006fae:	4622      	mov	r2, r4
 8006fb0:	465b      	mov	r3, fp
 8006fb2:	4651      	mov	r1, sl
 8006fb4:	4648      	mov	r0, r9
 8006fb6:	f000 f8df 	bl	8007178 <__kernel_rem_pio2>
 8006fba:	9b02      	ldr	r3, [sp, #8]
 8006fbc:	2b00      	cmp	r3, #0
 8006fbe:	4683      	mov	fp, r0
 8006fc0:	f6bf ae46 	bge.w	8006c50 <__ieee754_rem_pio2+0x80>
 8006fc4:	f8da 3004 	ldr.w	r3, [sl, #4]
 8006fc8:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8006fcc:	f8ca 3004 	str.w	r3, [sl, #4]
 8006fd0:	f8da 300c 	ldr.w	r3, [sl, #12]
 8006fd4:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8006fd8:	e73a      	b.n	8006e50 <__ieee754_rem_pio2+0x280>
 8006fda:	bf00      	nop
 8006fdc:	41700000 	.word	0x41700000
 8006fe0:	08007ce0 	.word	0x08007ce0
 8006fe4:	00000000 	.word	0x00000000

08006fe8 <__kernel_cos>:
 8006fe8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006fec:	ec57 6b10 	vmov	r6, r7, d0
 8006ff0:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 8006ff4:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 8006ff8:	ed8d 1b00 	vstr	d1, [sp]
 8006ffc:	da07      	bge.n	800700e <__kernel_cos+0x26>
 8006ffe:	ee10 0a10 	vmov	r0, s0
 8007002:	4639      	mov	r1, r7
 8007004:	f7f9 fd9a 	bl	8000b3c <__aeabi_d2iz>
 8007008:	2800      	cmp	r0, #0
 800700a:	f000 8088 	beq.w	800711e <__kernel_cos+0x136>
 800700e:	4632      	mov	r2, r6
 8007010:	463b      	mov	r3, r7
 8007012:	4630      	mov	r0, r6
 8007014:	4639      	mov	r1, r7
 8007016:	f7f9 faf7 	bl	8000608 <__aeabi_dmul>
 800701a:	4b51      	ldr	r3, [pc, #324]	; (8007160 <__kernel_cos+0x178>)
 800701c:	2200      	movs	r2, #0
 800701e:	4604      	mov	r4, r0
 8007020:	460d      	mov	r5, r1
 8007022:	f7f9 faf1 	bl	8000608 <__aeabi_dmul>
 8007026:	a340      	add	r3, pc, #256	; (adr r3, 8007128 <__kernel_cos+0x140>)
 8007028:	e9d3 2300 	ldrd	r2, r3, [r3]
 800702c:	4682      	mov	sl, r0
 800702e:	468b      	mov	fp, r1
 8007030:	4620      	mov	r0, r4
 8007032:	4629      	mov	r1, r5
 8007034:	f7f9 fae8 	bl	8000608 <__aeabi_dmul>
 8007038:	a33d      	add	r3, pc, #244	; (adr r3, 8007130 <__kernel_cos+0x148>)
 800703a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800703e:	f7f9 f92d 	bl	800029c <__adddf3>
 8007042:	4622      	mov	r2, r4
 8007044:	462b      	mov	r3, r5
 8007046:	f7f9 fadf 	bl	8000608 <__aeabi_dmul>
 800704a:	a33b      	add	r3, pc, #236	; (adr r3, 8007138 <__kernel_cos+0x150>)
 800704c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007050:	f7f9 f922 	bl	8000298 <__aeabi_dsub>
 8007054:	4622      	mov	r2, r4
 8007056:	462b      	mov	r3, r5
 8007058:	f7f9 fad6 	bl	8000608 <__aeabi_dmul>
 800705c:	a338      	add	r3, pc, #224	; (adr r3, 8007140 <__kernel_cos+0x158>)
 800705e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007062:	f7f9 f91b 	bl	800029c <__adddf3>
 8007066:	4622      	mov	r2, r4
 8007068:	462b      	mov	r3, r5
 800706a:	f7f9 facd 	bl	8000608 <__aeabi_dmul>
 800706e:	a336      	add	r3, pc, #216	; (adr r3, 8007148 <__kernel_cos+0x160>)
 8007070:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007074:	f7f9 f910 	bl	8000298 <__aeabi_dsub>
 8007078:	4622      	mov	r2, r4
 800707a:	462b      	mov	r3, r5
 800707c:	f7f9 fac4 	bl	8000608 <__aeabi_dmul>
 8007080:	a333      	add	r3, pc, #204	; (adr r3, 8007150 <__kernel_cos+0x168>)
 8007082:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007086:	f7f9 f909 	bl	800029c <__adddf3>
 800708a:	4622      	mov	r2, r4
 800708c:	462b      	mov	r3, r5
 800708e:	f7f9 fabb 	bl	8000608 <__aeabi_dmul>
 8007092:	4622      	mov	r2, r4
 8007094:	462b      	mov	r3, r5
 8007096:	f7f9 fab7 	bl	8000608 <__aeabi_dmul>
 800709a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800709e:	4604      	mov	r4, r0
 80070a0:	460d      	mov	r5, r1
 80070a2:	4630      	mov	r0, r6
 80070a4:	4639      	mov	r1, r7
 80070a6:	f7f9 faaf 	bl	8000608 <__aeabi_dmul>
 80070aa:	460b      	mov	r3, r1
 80070ac:	4602      	mov	r2, r0
 80070ae:	4629      	mov	r1, r5
 80070b0:	4620      	mov	r0, r4
 80070b2:	f7f9 f8f1 	bl	8000298 <__aeabi_dsub>
 80070b6:	4b2b      	ldr	r3, [pc, #172]	; (8007164 <__kernel_cos+0x17c>)
 80070b8:	4598      	cmp	r8, r3
 80070ba:	4606      	mov	r6, r0
 80070bc:	460f      	mov	r7, r1
 80070be:	dc10      	bgt.n	80070e2 <__kernel_cos+0xfa>
 80070c0:	4602      	mov	r2, r0
 80070c2:	460b      	mov	r3, r1
 80070c4:	4650      	mov	r0, sl
 80070c6:	4659      	mov	r1, fp
 80070c8:	f7f9 f8e6 	bl	8000298 <__aeabi_dsub>
 80070cc:	460b      	mov	r3, r1
 80070ce:	4926      	ldr	r1, [pc, #152]	; (8007168 <__kernel_cos+0x180>)
 80070d0:	4602      	mov	r2, r0
 80070d2:	2000      	movs	r0, #0
 80070d4:	f7f9 f8e0 	bl	8000298 <__aeabi_dsub>
 80070d8:	ec41 0b10 	vmov	d0, r0, r1
 80070dc:	b003      	add	sp, #12
 80070de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80070e2:	4b22      	ldr	r3, [pc, #136]	; (800716c <__kernel_cos+0x184>)
 80070e4:	4920      	ldr	r1, [pc, #128]	; (8007168 <__kernel_cos+0x180>)
 80070e6:	4598      	cmp	r8, r3
 80070e8:	bfcc      	ite	gt
 80070ea:	4d21      	ldrgt	r5, [pc, #132]	; (8007170 <__kernel_cos+0x188>)
 80070ec:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 80070f0:	2400      	movs	r4, #0
 80070f2:	4622      	mov	r2, r4
 80070f4:	462b      	mov	r3, r5
 80070f6:	2000      	movs	r0, #0
 80070f8:	f7f9 f8ce 	bl	8000298 <__aeabi_dsub>
 80070fc:	4622      	mov	r2, r4
 80070fe:	4680      	mov	r8, r0
 8007100:	4689      	mov	r9, r1
 8007102:	462b      	mov	r3, r5
 8007104:	4650      	mov	r0, sl
 8007106:	4659      	mov	r1, fp
 8007108:	f7f9 f8c6 	bl	8000298 <__aeabi_dsub>
 800710c:	4632      	mov	r2, r6
 800710e:	463b      	mov	r3, r7
 8007110:	f7f9 f8c2 	bl	8000298 <__aeabi_dsub>
 8007114:	4602      	mov	r2, r0
 8007116:	460b      	mov	r3, r1
 8007118:	4640      	mov	r0, r8
 800711a:	4649      	mov	r1, r9
 800711c:	e7da      	b.n	80070d4 <__kernel_cos+0xec>
 800711e:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 8007158 <__kernel_cos+0x170>
 8007122:	e7db      	b.n	80070dc <__kernel_cos+0xf4>
 8007124:	f3af 8000 	nop.w
 8007128:	be8838d4 	.word	0xbe8838d4
 800712c:	bda8fae9 	.word	0xbda8fae9
 8007130:	bdb4b1c4 	.word	0xbdb4b1c4
 8007134:	3e21ee9e 	.word	0x3e21ee9e
 8007138:	809c52ad 	.word	0x809c52ad
 800713c:	3e927e4f 	.word	0x3e927e4f
 8007140:	19cb1590 	.word	0x19cb1590
 8007144:	3efa01a0 	.word	0x3efa01a0
 8007148:	16c15177 	.word	0x16c15177
 800714c:	3f56c16c 	.word	0x3f56c16c
 8007150:	5555554c 	.word	0x5555554c
 8007154:	3fa55555 	.word	0x3fa55555
 8007158:	00000000 	.word	0x00000000
 800715c:	3ff00000 	.word	0x3ff00000
 8007160:	3fe00000 	.word	0x3fe00000
 8007164:	3fd33332 	.word	0x3fd33332
 8007168:	3ff00000 	.word	0x3ff00000
 800716c:	3fe90000 	.word	0x3fe90000
 8007170:	3fd20000 	.word	0x3fd20000
 8007174:	00000000 	.word	0x00000000

08007178 <__kernel_rem_pio2>:
 8007178:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800717c:	ed2d 8b02 	vpush	{d8}
 8007180:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 8007184:	f112 0f14 	cmn.w	r2, #20
 8007188:	9308      	str	r3, [sp, #32]
 800718a:	9101      	str	r1, [sp, #4]
 800718c:	4bc6      	ldr	r3, [pc, #792]	; (80074a8 <__kernel_rem_pio2+0x330>)
 800718e:	99a4      	ldr	r1, [sp, #656]	; 0x290
 8007190:	9009      	str	r0, [sp, #36]	; 0x24
 8007192:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8007196:	9304      	str	r3, [sp, #16]
 8007198:	9b08      	ldr	r3, [sp, #32]
 800719a:	f103 33ff 	add.w	r3, r3, #4294967295
 800719e:	bfa8      	it	ge
 80071a0:	1ed4      	subge	r4, r2, #3
 80071a2:	9306      	str	r3, [sp, #24]
 80071a4:	bfb2      	itee	lt
 80071a6:	2400      	movlt	r4, #0
 80071a8:	2318      	movge	r3, #24
 80071aa:	fb94 f4f3 	sdivge	r4, r4, r3
 80071ae:	f06f 0317 	mvn.w	r3, #23
 80071b2:	fb04 3303 	mla	r3, r4, r3, r3
 80071b6:	eb03 0a02 	add.w	sl, r3, r2
 80071ba:	9b04      	ldr	r3, [sp, #16]
 80071bc:	9a06      	ldr	r2, [sp, #24]
 80071be:	ed9f 8bb6 	vldr	d8, [pc, #728]	; 8007498 <__kernel_rem_pio2+0x320>
 80071c2:	eb03 0802 	add.w	r8, r3, r2
 80071c6:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 80071c8:	1aa7      	subs	r7, r4, r2
 80071ca:	ae20      	add	r6, sp, #128	; 0x80
 80071cc:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 80071d0:	2500      	movs	r5, #0
 80071d2:	4545      	cmp	r5, r8
 80071d4:	dd18      	ble.n	8007208 <__kernel_rem_pio2+0x90>
 80071d6:	9b08      	ldr	r3, [sp, #32]
 80071d8:	f8dd 8018 	ldr.w	r8, [sp, #24]
 80071dc:	aa20      	add	r2, sp, #128	; 0x80
 80071de:	ed9f 8bae 	vldr	d8, [pc, #696]	; 8007498 <__kernel_rem_pio2+0x320>
 80071e2:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 80071e6:	f1c3 0301 	rsb	r3, r3, #1
 80071ea:	f50d 7be0 	add.w	fp, sp, #448	; 0x1c0
 80071ee:	9307      	str	r3, [sp, #28]
 80071f0:	9b07      	ldr	r3, [sp, #28]
 80071f2:	9a04      	ldr	r2, [sp, #16]
 80071f4:	4443      	add	r3, r8
 80071f6:	429a      	cmp	r2, r3
 80071f8:	db2f      	blt.n	800725a <__kernel_rem_pio2+0xe2>
 80071fa:	ed8d 8b02 	vstr	d8, [sp, #8]
 80071fe:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8007202:	462f      	mov	r7, r5
 8007204:	2600      	movs	r6, #0
 8007206:	e01b      	b.n	8007240 <__kernel_rem_pio2+0xc8>
 8007208:	42ef      	cmn	r7, r5
 800720a:	d407      	bmi.n	800721c <__kernel_rem_pio2+0xa4>
 800720c:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8007210:	f7f9 f990 	bl	8000534 <__aeabi_i2d>
 8007214:	e8e6 0102 	strd	r0, r1, [r6], #8
 8007218:	3501      	adds	r5, #1
 800721a:	e7da      	b.n	80071d2 <__kernel_rem_pio2+0x5a>
 800721c:	ec51 0b18 	vmov	r0, r1, d8
 8007220:	e7f8      	b.n	8007214 <__kernel_rem_pio2+0x9c>
 8007222:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007226:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800722a:	f7f9 f9ed 	bl	8000608 <__aeabi_dmul>
 800722e:	4602      	mov	r2, r0
 8007230:	460b      	mov	r3, r1
 8007232:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007236:	f7f9 f831 	bl	800029c <__adddf3>
 800723a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800723e:	3601      	adds	r6, #1
 8007240:	9b06      	ldr	r3, [sp, #24]
 8007242:	429e      	cmp	r6, r3
 8007244:	f1a7 0708 	sub.w	r7, r7, #8
 8007248:	ddeb      	ble.n	8007222 <__kernel_rem_pio2+0xaa>
 800724a:	ed9d 7b02 	vldr	d7, [sp, #8]
 800724e:	3508      	adds	r5, #8
 8007250:	ecab 7b02 	vstmia	fp!, {d7}
 8007254:	f108 0801 	add.w	r8, r8, #1
 8007258:	e7ca      	b.n	80071f0 <__kernel_rem_pio2+0x78>
 800725a:	9b04      	ldr	r3, [sp, #16]
 800725c:	aa0c      	add	r2, sp, #48	; 0x30
 800725e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8007262:	930b      	str	r3, [sp, #44]	; 0x2c
 8007264:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 8007266:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800726a:	9c04      	ldr	r4, [sp, #16]
 800726c:	930a      	str	r3, [sp, #40]	; 0x28
 800726e:	ab98      	add	r3, sp, #608	; 0x260
 8007270:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007274:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 8007278:	f10d 0b30 	add.w	fp, sp, #48	; 0x30
 800727c:	f8cd b008 	str.w	fp, [sp, #8]
 8007280:	4625      	mov	r5, r4
 8007282:	2d00      	cmp	r5, #0
 8007284:	dc78      	bgt.n	8007378 <__kernel_rem_pio2+0x200>
 8007286:	ec47 6b10 	vmov	d0, r6, r7
 800728a:	4650      	mov	r0, sl
 800728c:	f000 fbfc 	bl	8007a88 <scalbn>
 8007290:	ec57 6b10 	vmov	r6, r7, d0
 8007294:	2200      	movs	r2, #0
 8007296:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800729a:	ee10 0a10 	vmov	r0, s0
 800729e:	4639      	mov	r1, r7
 80072a0:	f7f9 f9b2 	bl	8000608 <__aeabi_dmul>
 80072a4:	ec41 0b10 	vmov	d0, r0, r1
 80072a8:	f000 fb6e 	bl	8007988 <floor>
 80072ac:	4b7f      	ldr	r3, [pc, #508]	; (80074ac <__kernel_rem_pio2+0x334>)
 80072ae:	ec51 0b10 	vmov	r0, r1, d0
 80072b2:	2200      	movs	r2, #0
 80072b4:	f7f9 f9a8 	bl	8000608 <__aeabi_dmul>
 80072b8:	4602      	mov	r2, r0
 80072ba:	460b      	mov	r3, r1
 80072bc:	4630      	mov	r0, r6
 80072be:	4639      	mov	r1, r7
 80072c0:	f7f8 ffea 	bl	8000298 <__aeabi_dsub>
 80072c4:	460f      	mov	r7, r1
 80072c6:	4606      	mov	r6, r0
 80072c8:	f7f9 fc38 	bl	8000b3c <__aeabi_d2iz>
 80072cc:	9007      	str	r0, [sp, #28]
 80072ce:	f7f9 f931 	bl	8000534 <__aeabi_i2d>
 80072d2:	4602      	mov	r2, r0
 80072d4:	460b      	mov	r3, r1
 80072d6:	4630      	mov	r0, r6
 80072d8:	4639      	mov	r1, r7
 80072da:	f7f8 ffdd 	bl	8000298 <__aeabi_dsub>
 80072de:	f1ba 0f00 	cmp.w	sl, #0
 80072e2:	4606      	mov	r6, r0
 80072e4:	460f      	mov	r7, r1
 80072e6:	dd70      	ble.n	80073ca <__kernel_rem_pio2+0x252>
 80072e8:	1e62      	subs	r2, r4, #1
 80072ea:	ab0c      	add	r3, sp, #48	; 0x30
 80072ec:	9d07      	ldr	r5, [sp, #28]
 80072ee:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 80072f2:	f1ca 0118 	rsb	r1, sl, #24
 80072f6:	fa40 f301 	asr.w	r3, r0, r1
 80072fa:	441d      	add	r5, r3
 80072fc:	408b      	lsls	r3, r1
 80072fe:	1ac0      	subs	r0, r0, r3
 8007300:	ab0c      	add	r3, sp, #48	; 0x30
 8007302:	9507      	str	r5, [sp, #28]
 8007304:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8007308:	f1ca 0317 	rsb	r3, sl, #23
 800730c:	fa40 f303 	asr.w	r3, r0, r3
 8007310:	9302      	str	r3, [sp, #8]
 8007312:	9b02      	ldr	r3, [sp, #8]
 8007314:	2b00      	cmp	r3, #0
 8007316:	dd66      	ble.n	80073e6 <__kernel_rem_pio2+0x26e>
 8007318:	9b07      	ldr	r3, [sp, #28]
 800731a:	2200      	movs	r2, #0
 800731c:	3301      	adds	r3, #1
 800731e:	9307      	str	r3, [sp, #28]
 8007320:	4615      	mov	r5, r2
 8007322:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 8007326:	4294      	cmp	r4, r2
 8007328:	f300 8099 	bgt.w	800745e <__kernel_rem_pio2+0x2e6>
 800732c:	f1ba 0f00 	cmp.w	sl, #0
 8007330:	dd07      	ble.n	8007342 <__kernel_rem_pio2+0x1ca>
 8007332:	f1ba 0f01 	cmp.w	sl, #1
 8007336:	f000 80a5 	beq.w	8007484 <__kernel_rem_pio2+0x30c>
 800733a:	f1ba 0f02 	cmp.w	sl, #2
 800733e:	f000 80c1 	beq.w	80074c4 <__kernel_rem_pio2+0x34c>
 8007342:	9b02      	ldr	r3, [sp, #8]
 8007344:	2b02      	cmp	r3, #2
 8007346:	d14e      	bne.n	80073e6 <__kernel_rem_pio2+0x26e>
 8007348:	4632      	mov	r2, r6
 800734a:	463b      	mov	r3, r7
 800734c:	4958      	ldr	r1, [pc, #352]	; (80074b0 <__kernel_rem_pio2+0x338>)
 800734e:	2000      	movs	r0, #0
 8007350:	f7f8 ffa2 	bl	8000298 <__aeabi_dsub>
 8007354:	4606      	mov	r6, r0
 8007356:	460f      	mov	r7, r1
 8007358:	2d00      	cmp	r5, #0
 800735a:	d044      	beq.n	80073e6 <__kernel_rem_pio2+0x26e>
 800735c:	4650      	mov	r0, sl
 800735e:	ed9f 0b50 	vldr	d0, [pc, #320]	; 80074a0 <__kernel_rem_pio2+0x328>
 8007362:	f000 fb91 	bl	8007a88 <scalbn>
 8007366:	4630      	mov	r0, r6
 8007368:	4639      	mov	r1, r7
 800736a:	ec53 2b10 	vmov	r2, r3, d0
 800736e:	f7f8 ff93 	bl	8000298 <__aeabi_dsub>
 8007372:	4606      	mov	r6, r0
 8007374:	460f      	mov	r7, r1
 8007376:	e036      	b.n	80073e6 <__kernel_rem_pio2+0x26e>
 8007378:	4b4e      	ldr	r3, [pc, #312]	; (80074b4 <__kernel_rem_pio2+0x33c>)
 800737a:	2200      	movs	r2, #0
 800737c:	4630      	mov	r0, r6
 800737e:	4639      	mov	r1, r7
 8007380:	f7f9 f942 	bl	8000608 <__aeabi_dmul>
 8007384:	f7f9 fbda 	bl	8000b3c <__aeabi_d2iz>
 8007388:	f7f9 f8d4 	bl	8000534 <__aeabi_i2d>
 800738c:	4b4a      	ldr	r3, [pc, #296]	; (80074b8 <__kernel_rem_pio2+0x340>)
 800738e:	2200      	movs	r2, #0
 8007390:	4680      	mov	r8, r0
 8007392:	4689      	mov	r9, r1
 8007394:	f7f9 f938 	bl	8000608 <__aeabi_dmul>
 8007398:	4602      	mov	r2, r0
 800739a:	460b      	mov	r3, r1
 800739c:	4630      	mov	r0, r6
 800739e:	4639      	mov	r1, r7
 80073a0:	f7f8 ff7a 	bl	8000298 <__aeabi_dsub>
 80073a4:	f7f9 fbca 	bl	8000b3c <__aeabi_d2iz>
 80073a8:	9b02      	ldr	r3, [sp, #8]
 80073aa:	f843 0b04 	str.w	r0, [r3], #4
 80073ae:	3d01      	subs	r5, #1
 80073b0:	9302      	str	r3, [sp, #8]
 80073b2:	ab70      	add	r3, sp, #448	; 0x1c0
 80073b4:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 80073b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073bc:	4640      	mov	r0, r8
 80073be:	4649      	mov	r1, r9
 80073c0:	f7f8 ff6c 	bl	800029c <__adddf3>
 80073c4:	4606      	mov	r6, r0
 80073c6:	460f      	mov	r7, r1
 80073c8:	e75b      	b.n	8007282 <__kernel_rem_pio2+0x10a>
 80073ca:	d105      	bne.n	80073d8 <__kernel_rem_pio2+0x260>
 80073cc:	1e63      	subs	r3, r4, #1
 80073ce:	aa0c      	add	r2, sp, #48	; 0x30
 80073d0:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80073d4:	15c3      	asrs	r3, r0, #23
 80073d6:	e79b      	b.n	8007310 <__kernel_rem_pio2+0x198>
 80073d8:	4b38      	ldr	r3, [pc, #224]	; (80074bc <__kernel_rem_pio2+0x344>)
 80073da:	2200      	movs	r2, #0
 80073dc:	f7f9 fb9a 	bl	8000b14 <__aeabi_dcmpge>
 80073e0:	2800      	cmp	r0, #0
 80073e2:	d139      	bne.n	8007458 <__kernel_rem_pio2+0x2e0>
 80073e4:	9002      	str	r0, [sp, #8]
 80073e6:	2200      	movs	r2, #0
 80073e8:	2300      	movs	r3, #0
 80073ea:	4630      	mov	r0, r6
 80073ec:	4639      	mov	r1, r7
 80073ee:	f7f9 fb73 	bl	8000ad8 <__aeabi_dcmpeq>
 80073f2:	2800      	cmp	r0, #0
 80073f4:	f000 80b4 	beq.w	8007560 <__kernel_rem_pio2+0x3e8>
 80073f8:	f104 3bff 	add.w	fp, r4, #4294967295
 80073fc:	465b      	mov	r3, fp
 80073fe:	2200      	movs	r2, #0
 8007400:	9904      	ldr	r1, [sp, #16]
 8007402:	428b      	cmp	r3, r1
 8007404:	da65      	bge.n	80074d2 <__kernel_rem_pio2+0x35a>
 8007406:	2a00      	cmp	r2, #0
 8007408:	d07b      	beq.n	8007502 <__kernel_rem_pio2+0x38a>
 800740a:	ab0c      	add	r3, sp, #48	; 0x30
 800740c:	f1aa 0a18 	sub.w	sl, sl, #24
 8007410:	f853 302b 	ldr.w	r3, [r3, fp, lsl #2]
 8007414:	2b00      	cmp	r3, #0
 8007416:	f000 80a0 	beq.w	800755a <__kernel_rem_pio2+0x3e2>
 800741a:	ed9f 0b21 	vldr	d0, [pc, #132]	; 80074a0 <__kernel_rem_pio2+0x328>
 800741e:	4650      	mov	r0, sl
 8007420:	f000 fb32 	bl	8007a88 <scalbn>
 8007424:	4f23      	ldr	r7, [pc, #140]	; (80074b4 <__kernel_rem_pio2+0x33c>)
 8007426:	ec55 4b10 	vmov	r4, r5, d0
 800742a:	46d8      	mov	r8, fp
 800742c:	2600      	movs	r6, #0
 800742e:	f1b8 0f00 	cmp.w	r8, #0
 8007432:	f280 80cf 	bge.w	80075d4 <__kernel_rem_pio2+0x45c>
 8007436:	ed9f 8b18 	vldr	d8, [pc, #96]	; 8007498 <__kernel_rem_pio2+0x320>
 800743a:	465f      	mov	r7, fp
 800743c:	f04f 0800 	mov.w	r8, #0
 8007440:	2f00      	cmp	r7, #0
 8007442:	f2c0 80fd 	blt.w	8007640 <__kernel_rem_pio2+0x4c8>
 8007446:	ab70      	add	r3, sp, #448	; 0x1c0
 8007448:	f8df a074 	ldr.w	sl, [pc, #116]	; 80074c0 <__kernel_rem_pio2+0x348>
 800744c:	ec55 4b18 	vmov	r4, r5, d8
 8007450:	eb03 09c7 	add.w	r9, r3, r7, lsl #3
 8007454:	2600      	movs	r6, #0
 8007456:	e0e5      	b.n	8007624 <__kernel_rem_pio2+0x4ac>
 8007458:	2302      	movs	r3, #2
 800745a:	9302      	str	r3, [sp, #8]
 800745c:	e75c      	b.n	8007318 <__kernel_rem_pio2+0x1a0>
 800745e:	f8db 3000 	ldr.w	r3, [fp]
 8007462:	b955      	cbnz	r5, 800747a <__kernel_rem_pio2+0x302>
 8007464:	b123      	cbz	r3, 8007470 <__kernel_rem_pio2+0x2f8>
 8007466:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 800746a:	f8cb 3000 	str.w	r3, [fp]
 800746e:	2301      	movs	r3, #1
 8007470:	3201      	adds	r2, #1
 8007472:	f10b 0b04 	add.w	fp, fp, #4
 8007476:	461d      	mov	r5, r3
 8007478:	e755      	b.n	8007326 <__kernel_rem_pio2+0x1ae>
 800747a:	1acb      	subs	r3, r1, r3
 800747c:	f8cb 3000 	str.w	r3, [fp]
 8007480:	462b      	mov	r3, r5
 8007482:	e7f5      	b.n	8007470 <__kernel_rem_pio2+0x2f8>
 8007484:	1e62      	subs	r2, r4, #1
 8007486:	ab0c      	add	r3, sp, #48	; 0x30
 8007488:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800748c:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8007490:	a90c      	add	r1, sp, #48	; 0x30
 8007492:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8007496:	e754      	b.n	8007342 <__kernel_rem_pio2+0x1ca>
	...
 80074a4:	3ff00000 	.word	0x3ff00000
 80074a8:	08007e28 	.word	0x08007e28
 80074ac:	40200000 	.word	0x40200000
 80074b0:	3ff00000 	.word	0x3ff00000
 80074b4:	3e700000 	.word	0x3e700000
 80074b8:	41700000 	.word	0x41700000
 80074bc:	3fe00000 	.word	0x3fe00000
 80074c0:	08007de8 	.word	0x08007de8
 80074c4:	1e62      	subs	r2, r4, #1
 80074c6:	ab0c      	add	r3, sp, #48	; 0x30
 80074c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80074cc:	f3c3 0315 	ubfx	r3, r3, #0, #22
 80074d0:	e7de      	b.n	8007490 <__kernel_rem_pio2+0x318>
 80074d2:	a90c      	add	r1, sp, #48	; 0x30
 80074d4:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 80074d8:	3b01      	subs	r3, #1
 80074da:	430a      	orrs	r2, r1
 80074dc:	e790      	b.n	8007400 <__kernel_rem_pio2+0x288>
 80074de:	3301      	adds	r3, #1
 80074e0:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 80074e4:	2900      	cmp	r1, #0
 80074e6:	d0fa      	beq.n	80074de <__kernel_rem_pio2+0x366>
 80074e8:	9a08      	ldr	r2, [sp, #32]
 80074ea:	18e3      	adds	r3, r4, r3
 80074ec:	18a6      	adds	r6, r4, r2
 80074ee:	aa20      	add	r2, sp, #128	; 0x80
 80074f0:	1c65      	adds	r5, r4, #1
 80074f2:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 80074f6:	9302      	str	r3, [sp, #8]
 80074f8:	9b02      	ldr	r3, [sp, #8]
 80074fa:	42ab      	cmp	r3, r5
 80074fc:	da04      	bge.n	8007508 <__kernel_rem_pio2+0x390>
 80074fe:	461c      	mov	r4, r3
 8007500:	e6b5      	b.n	800726e <__kernel_rem_pio2+0xf6>
 8007502:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007504:	2301      	movs	r3, #1
 8007506:	e7eb      	b.n	80074e0 <__kernel_rem_pio2+0x368>
 8007508:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800750a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800750e:	f7f9 f811 	bl	8000534 <__aeabi_i2d>
 8007512:	e8e6 0102 	strd	r0, r1, [r6], #8
 8007516:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007518:	46b3      	mov	fp, r6
 800751a:	461c      	mov	r4, r3
 800751c:	2700      	movs	r7, #0
 800751e:	f04f 0800 	mov.w	r8, #0
 8007522:	f04f 0900 	mov.w	r9, #0
 8007526:	9b06      	ldr	r3, [sp, #24]
 8007528:	429f      	cmp	r7, r3
 800752a:	dd06      	ble.n	800753a <__kernel_rem_pio2+0x3c2>
 800752c:	ab70      	add	r3, sp, #448	; 0x1c0
 800752e:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8007532:	e9c3 8900 	strd	r8, r9, [r3]
 8007536:	3501      	adds	r5, #1
 8007538:	e7de      	b.n	80074f8 <__kernel_rem_pio2+0x380>
 800753a:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 800753e:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 8007542:	f7f9 f861 	bl	8000608 <__aeabi_dmul>
 8007546:	4602      	mov	r2, r0
 8007548:	460b      	mov	r3, r1
 800754a:	4640      	mov	r0, r8
 800754c:	4649      	mov	r1, r9
 800754e:	f7f8 fea5 	bl	800029c <__adddf3>
 8007552:	3701      	adds	r7, #1
 8007554:	4680      	mov	r8, r0
 8007556:	4689      	mov	r9, r1
 8007558:	e7e5      	b.n	8007526 <__kernel_rem_pio2+0x3ae>
 800755a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800755e:	e754      	b.n	800740a <__kernel_rem_pio2+0x292>
 8007560:	ec47 6b10 	vmov	d0, r6, r7
 8007564:	f1ca 0000 	rsb	r0, sl, #0
 8007568:	f000 fa8e 	bl	8007a88 <scalbn>
 800756c:	ec57 6b10 	vmov	r6, r7, d0
 8007570:	4b9f      	ldr	r3, [pc, #636]	; (80077f0 <__kernel_rem_pio2+0x678>)
 8007572:	ee10 0a10 	vmov	r0, s0
 8007576:	2200      	movs	r2, #0
 8007578:	4639      	mov	r1, r7
 800757a:	f7f9 facb 	bl	8000b14 <__aeabi_dcmpge>
 800757e:	b300      	cbz	r0, 80075c2 <__kernel_rem_pio2+0x44a>
 8007580:	4b9c      	ldr	r3, [pc, #624]	; (80077f4 <__kernel_rem_pio2+0x67c>)
 8007582:	2200      	movs	r2, #0
 8007584:	4630      	mov	r0, r6
 8007586:	4639      	mov	r1, r7
 8007588:	f7f9 f83e 	bl	8000608 <__aeabi_dmul>
 800758c:	f7f9 fad6 	bl	8000b3c <__aeabi_d2iz>
 8007590:	4605      	mov	r5, r0
 8007592:	f7f8 ffcf 	bl	8000534 <__aeabi_i2d>
 8007596:	4b96      	ldr	r3, [pc, #600]	; (80077f0 <__kernel_rem_pio2+0x678>)
 8007598:	2200      	movs	r2, #0
 800759a:	f7f9 f835 	bl	8000608 <__aeabi_dmul>
 800759e:	460b      	mov	r3, r1
 80075a0:	4602      	mov	r2, r0
 80075a2:	4639      	mov	r1, r7
 80075a4:	4630      	mov	r0, r6
 80075a6:	f7f8 fe77 	bl	8000298 <__aeabi_dsub>
 80075aa:	f7f9 fac7 	bl	8000b3c <__aeabi_d2iz>
 80075ae:	f104 0b01 	add.w	fp, r4, #1
 80075b2:	ab0c      	add	r3, sp, #48	; 0x30
 80075b4:	f10a 0a18 	add.w	sl, sl, #24
 80075b8:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 80075bc:	f843 502b 	str.w	r5, [r3, fp, lsl #2]
 80075c0:	e72b      	b.n	800741a <__kernel_rem_pio2+0x2a2>
 80075c2:	4630      	mov	r0, r6
 80075c4:	4639      	mov	r1, r7
 80075c6:	f7f9 fab9 	bl	8000b3c <__aeabi_d2iz>
 80075ca:	ab0c      	add	r3, sp, #48	; 0x30
 80075cc:	46a3      	mov	fp, r4
 80075ce:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 80075d2:	e722      	b.n	800741a <__kernel_rem_pio2+0x2a2>
 80075d4:	ab70      	add	r3, sp, #448	; 0x1c0
 80075d6:	eb03 09c8 	add.w	r9, r3, r8, lsl #3
 80075da:	ab0c      	add	r3, sp, #48	; 0x30
 80075dc:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 80075e0:	f7f8 ffa8 	bl	8000534 <__aeabi_i2d>
 80075e4:	4622      	mov	r2, r4
 80075e6:	462b      	mov	r3, r5
 80075e8:	f7f9 f80e 	bl	8000608 <__aeabi_dmul>
 80075ec:	4632      	mov	r2, r6
 80075ee:	e9c9 0100 	strd	r0, r1, [r9]
 80075f2:	463b      	mov	r3, r7
 80075f4:	4620      	mov	r0, r4
 80075f6:	4629      	mov	r1, r5
 80075f8:	f7f9 f806 	bl	8000608 <__aeabi_dmul>
 80075fc:	f108 38ff 	add.w	r8, r8, #4294967295
 8007600:	4604      	mov	r4, r0
 8007602:	460d      	mov	r5, r1
 8007604:	e713      	b.n	800742e <__kernel_rem_pio2+0x2b6>
 8007606:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 800760a:	e8fa 0102 	ldrd	r0, r1, [sl], #8
 800760e:	f7f8 fffb 	bl	8000608 <__aeabi_dmul>
 8007612:	4602      	mov	r2, r0
 8007614:	460b      	mov	r3, r1
 8007616:	4620      	mov	r0, r4
 8007618:	4629      	mov	r1, r5
 800761a:	f7f8 fe3f 	bl	800029c <__adddf3>
 800761e:	3601      	adds	r6, #1
 8007620:	4604      	mov	r4, r0
 8007622:	460d      	mov	r5, r1
 8007624:	9b04      	ldr	r3, [sp, #16]
 8007626:	429e      	cmp	r6, r3
 8007628:	dc01      	bgt.n	800762e <__kernel_rem_pio2+0x4b6>
 800762a:	45b0      	cmp	r8, r6
 800762c:	daeb      	bge.n	8007606 <__kernel_rem_pio2+0x48e>
 800762e:	ab48      	add	r3, sp, #288	; 0x120
 8007630:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8007634:	e9c3 4500 	strd	r4, r5, [r3]
 8007638:	3f01      	subs	r7, #1
 800763a:	f108 0801 	add.w	r8, r8, #1
 800763e:	e6ff      	b.n	8007440 <__kernel_rem_pio2+0x2c8>
 8007640:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 8007642:	2b02      	cmp	r3, #2
 8007644:	dc0b      	bgt.n	800765e <__kernel_rem_pio2+0x4e6>
 8007646:	2b00      	cmp	r3, #0
 8007648:	dc6e      	bgt.n	8007728 <__kernel_rem_pio2+0x5b0>
 800764a:	d045      	beq.n	80076d8 <__kernel_rem_pio2+0x560>
 800764c:	9b07      	ldr	r3, [sp, #28]
 800764e:	f003 0007 	and.w	r0, r3, #7
 8007652:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 8007656:	ecbd 8b02 	vpop	{d8}
 800765a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800765e:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 8007660:	2b03      	cmp	r3, #3
 8007662:	d1f3      	bne.n	800764c <__kernel_rem_pio2+0x4d4>
 8007664:	ab48      	add	r3, sp, #288	; 0x120
 8007666:	eb03 0acb 	add.w	sl, r3, fp, lsl #3
 800766a:	46d0      	mov	r8, sl
 800766c:	46d9      	mov	r9, fp
 800766e:	f1b9 0f00 	cmp.w	r9, #0
 8007672:	f1a8 0808 	sub.w	r8, r8, #8
 8007676:	dc64      	bgt.n	8007742 <__kernel_rem_pio2+0x5ca>
 8007678:	465c      	mov	r4, fp
 800767a:	2c01      	cmp	r4, #1
 800767c:	f1aa 0a08 	sub.w	sl, sl, #8
 8007680:	dc7e      	bgt.n	8007780 <__kernel_rem_pio2+0x608>
 8007682:	2000      	movs	r0, #0
 8007684:	2100      	movs	r1, #0
 8007686:	f1bb 0f01 	cmp.w	fp, #1
 800768a:	f300 8097 	bgt.w	80077bc <__kernel_rem_pio2+0x644>
 800768e:	9b02      	ldr	r3, [sp, #8]
 8007690:	e9dd 5648 	ldrd	r5, r6, [sp, #288]	; 0x120
 8007694:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	; 0x128
 8007698:	2b00      	cmp	r3, #0
 800769a:	f040 8099 	bne.w	80077d0 <__kernel_rem_pio2+0x658>
 800769e:	9b01      	ldr	r3, [sp, #4]
 80076a0:	e9c3 5600 	strd	r5, r6, [r3]
 80076a4:	e9c3 7802 	strd	r7, r8, [r3, #8]
 80076a8:	e9c3 0104 	strd	r0, r1, [r3, #16]
 80076ac:	e7ce      	b.n	800764c <__kernel_rem_pio2+0x4d4>
 80076ae:	ab48      	add	r3, sp, #288	; 0x120
 80076b0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80076b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076b8:	f7f8 fdf0 	bl	800029c <__adddf3>
 80076bc:	f10b 3bff 	add.w	fp, fp, #4294967295
 80076c0:	f1bb 0f00 	cmp.w	fp, #0
 80076c4:	daf3      	bge.n	80076ae <__kernel_rem_pio2+0x536>
 80076c6:	9b02      	ldr	r3, [sp, #8]
 80076c8:	b113      	cbz	r3, 80076d0 <__kernel_rem_pio2+0x558>
 80076ca:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80076ce:	4619      	mov	r1, r3
 80076d0:	9b01      	ldr	r3, [sp, #4]
 80076d2:	e9c3 0100 	strd	r0, r1, [r3]
 80076d6:	e7b9      	b.n	800764c <__kernel_rem_pio2+0x4d4>
 80076d8:	2000      	movs	r0, #0
 80076da:	2100      	movs	r1, #0
 80076dc:	e7f0      	b.n	80076c0 <__kernel_rem_pio2+0x548>
 80076de:	ab48      	add	r3, sp, #288	; 0x120
 80076e0:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80076e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076e8:	f7f8 fdd8 	bl	800029c <__adddf3>
 80076ec:	3c01      	subs	r4, #1
 80076ee:	2c00      	cmp	r4, #0
 80076f0:	daf5      	bge.n	80076de <__kernel_rem_pio2+0x566>
 80076f2:	9b02      	ldr	r3, [sp, #8]
 80076f4:	b1e3      	cbz	r3, 8007730 <__kernel_rem_pio2+0x5b8>
 80076f6:	4602      	mov	r2, r0
 80076f8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80076fc:	9c01      	ldr	r4, [sp, #4]
 80076fe:	e9c4 2300 	strd	r2, r3, [r4]
 8007702:	4602      	mov	r2, r0
 8007704:	460b      	mov	r3, r1
 8007706:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 800770a:	f7f8 fdc5 	bl	8000298 <__aeabi_dsub>
 800770e:	ad4a      	add	r5, sp, #296	; 0x128
 8007710:	2401      	movs	r4, #1
 8007712:	45a3      	cmp	fp, r4
 8007714:	da0f      	bge.n	8007736 <__kernel_rem_pio2+0x5be>
 8007716:	9b02      	ldr	r3, [sp, #8]
 8007718:	b113      	cbz	r3, 8007720 <__kernel_rem_pio2+0x5a8>
 800771a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800771e:	4619      	mov	r1, r3
 8007720:	9b01      	ldr	r3, [sp, #4]
 8007722:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8007726:	e791      	b.n	800764c <__kernel_rem_pio2+0x4d4>
 8007728:	465c      	mov	r4, fp
 800772a:	2000      	movs	r0, #0
 800772c:	2100      	movs	r1, #0
 800772e:	e7de      	b.n	80076ee <__kernel_rem_pio2+0x576>
 8007730:	4602      	mov	r2, r0
 8007732:	460b      	mov	r3, r1
 8007734:	e7e2      	b.n	80076fc <__kernel_rem_pio2+0x584>
 8007736:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 800773a:	f7f8 fdaf 	bl	800029c <__adddf3>
 800773e:	3401      	adds	r4, #1
 8007740:	e7e7      	b.n	8007712 <__kernel_rem_pio2+0x59a>
 8007742:	e9d8 4500 	ldrd	r4, r5, [r8]
 8007746:	e9d8 6702 	ldrd	r6, r7, [r8, #8]
 800774a:	4620      	mov	r0, r4
 800774c:	4632      	mov	r2, r6
 800774e:	463b      	mov	r3, r7
 8007750:	4629      	mov	r1, r5
 8007752:	f7f8 fda3 	bl	800029c <__adddf3>
 8007756:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800775a:	4602      	mov	r2, r0
 800775c:	460b      	mov	r3, r1
 800775e:	4620      	mov	r0, r4
 8007760:	4629      	mov	r1, r5
 8007762:	f7f8 fd99 	bl	8000298 <__aeabi_dsub>
 8007766:	4632      	mov	r2, r6
 8007768:	463b      	mov	r3, r7
 800776a:	f7f8 fd97 	bl	800029c <__adddf3>
 800776e:	ed9d 7b04 	vldr	d7, [sp, #16]
 8007772:	e9c8 0102 	strd	r0, r1, [r8, #8]
 8007776:	ed88 7b00 	vstr	d7, [r8]
 800777a:	f109 39ff 	add.w	r9, r9, #4294967295
 800777e:	e776      	b.n	800766e <__kernel_rem_pio2+0x4f6>
 8007780:	e9da 8900 	ldrd	r8, r9, [sl]
 8007784:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 8007788:	4640      	mov	r0, r8
 800778a:	4632      	mov	r2, r6
 800778c:	463b      	mov	r3, r7
 800778e:	4649      	mov	r1, r9
 8007790:	f7f8 fd84 	bl	800029c <__adddf3>
 8007794:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007798:	4602      	mov	r2, r0
 800779a:	460b      	mov	r3, r1
 800779c:	4640      	mov	r0, r8
 800779e:	4649      	mov	r1, r9
 80077a0:	f7f8 fd7a 	bl	8000298 <__aeabi_dsub>
 80077a4:	4632      	mov	r2, r6
 80077a6:	463b      	mov	r3, r7
 80077a8:	f7f8 fd78 	bl	800029c <__adddf3>
 80077ac:	ed9d 7b04 	vldr	d7, [sp, #16]
 80077b0:	e9ca 0102 	strd	r0, r1, [sl, #8]
 80077b4:	ed8a 7b00 	vstr	d7, [sl]
 80077b8:	3c01      	subs	r4, #1
 80077ba:	e75e      	b.n	800767a <__kernel_rem_pio2+0x502>
 80077bc:	ab48      	add	r3, sp, #288	; 0x120
 80077be:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80077c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077c6:	f7f8 fd69 	bl	800029c <__adddf3>
 80077ca:	f10b 3bff 	add.w	fp, fp, #4294967295
 80077ce:	e75a      	b.n	8007686 <__kernel_rem_pio2+0x50e>
 80077d0:	9b01      	ldr	r3, [sp, #4]
 80077d2:	9a01      	ldr	r2, [sp, #4]
 80077d4:	601d      	str	r5, [r3, #0]
 80077d6:	f106 4400 	add.w	r4, r6, #2147483648	; 0x80000000
 80077da:	605c      	str	r4, [r3, #4]
 80077dc:	609f      	str	r7, [r3, #8]
 80077de:	f108 4300 	add.w	r3, r8, #2147483648	; 0x80000000
 80077e2:	60d3      	str	r3, [r2, #12]
 80077e4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80077e8:	6110      	str	r0, [r2, #16]
 80077ea:	6153      	str	r3, [r2, #20]
 80077ec:	e72e      	b.n	800764c <__kernel_rem_pio2+0x4d4>
 80077ee:	bf00      	nop
 80077f0:	41700000 	.word	0x41700000
 80077f4:	3e700000 	.word	0x3e700000

080077f8 <__kernel_sin>:
 80077f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80077fc:	ed2d 8b04 	vpush	{d8-d9}
 8007800:	eeb0 8a41 	vmov.f32	s16, s2
 8007804:	eef0 8a61 	vmov.f32	s17, s3
 8007808:	ec55 4b10 	vmov	r4, r5, d0
 800780c:	b083      	sub	sp, #12
 800780e:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8007812:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 8007816:	9001      	str	r0, [sp, #4]
 8007818:	da06      	bge.n	8007828 <__kernel_sin+0x30>
 800781a:	ee10 0a10 	vmov	r0, s0
 800781e:	4629      	mov	r1, r5
 8007820:	f7f9 f98c 	bl	8000b3c <__aeabi_d2iz>
 8007824:	2800      	cmp	r0, #0
 8007826:	d051      	beq.n	80078cc <__kernel_sin+0xd4>
 8007828:	4622      	mov	r2, r4
 800782a:	462b      	mov	r3, r5
 800782c:	4620      	mov	r0, r4
 800782e:	4629      	mov	r1, r5
 8007830:	f7f8 feea 	bl	8000608 <__aeabi_dmul>
 8007834:	4682      	mov	sl, r0
 8007836:	468b      	mov	fp, r1
 8007838:	4602      	mov	r2, r0
 800783a:	460b      	mov	r3, r1
 800783c:	4620      	mov	r0, r4
 800783e:	4629      	mov	r1, r5
 8007840:	f7f8 fee2 	bl	8000608 <__aeabi_dmul>
 8007844:	a341      	add	r3, pc, #260	; (adr r3, 800794c <__kernel_sin+0x154>)
 8007846:	e9d3 2300 	ldrd	r2, r3, [r3]
 800784a:	4680      	mov	r8, r0
 800784c:	4689      	mov	r9, r1
 800784e:	4650      	mov	r0, sl
 8007850:	4659      	mov	r1, fp
 8007852:	f7f8 fed9 	bl	8000608 <__aeabi_dmul>
 8007856:	a33f      	add	r3, pc, #252	; (adr r3, 8007954 <__kernel_sin+0x15c>)
 8007858:	e9d3 2300 	ldrd	r2, r3, [r3]
 800785c:	f7f8 fd1c 	bl	8000298 <__aeabi_dsub>
 8007860:	4652      	mov	r2, sl
 8007862:	465b      	mov	r3, fp
 8007864:	f7f8 fed0 	bl	8000608 <__aeabi_dmul>
 8007868:	a33c      	add	r3, pc, #240	; (adr r3, 800795c <__kernel_sin+0x164>)
 800786a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800786e:	f7f8 fd15 	bl	800029c <__adddf3>
 8007872:	4652      	mov	r2, sl
 8007874:	465b      	mov	r3, fp
 8007876:	f7f8 fec7 	bl	8000608 <__aeabi_dmul>
 800787a:	a33a      	add	r3, pc, #232	; (adr r3, 8007964 <__kernel_sin+0x16c>)
 800787c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007880:	f7f8 fd0a 	bl	8000298 <__aeabi_dsub>
 8007884:	4652      	mov	r2, sl
 8007886:	465b      	mov	r3, fp
 8007888:	f7f8 febe 	bl	8000608 <__aeabi_dmul>
 800788c:	a337      	add	r3, pc, #220	; (adr r3, 800796c <__kernel_sin+0x174>)
 800788e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007892:	f7f8 fd03 	bl	800029c <__adddf3>
 8007896:	9b01      	ldr	r3, [sp, #4]
 8007898:	4606      	mov	r6, r0
 800789a:	460f      	mov	r7, r1
 800789c:	b9eb      	cbnz	r3, 80078da <__kernel_sin+0xe2>
 800789e:	4602      	mov	r2, r0
 80078a0:	460b      	mov	r3, r1
 80078a2:	4650      	mov	r0, sl
 80078a4:	4659      	mov	r1, fp
 80078a6:	f7f8 feaf 	bl	8000608 <__aeabi_dmul>
 80078aa:	a325      	add	r3, pc, #148	; (adr r3, 8007940 <__kernel_sin+0x148>)
 80078ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078b0:	f7f8 fcf2 	bl	8000298 <__aeabi_dsub>
 80078b4:	4642      	mov	r2, r8
 80078b6:	464b      	mov	r3, r9
 80078b8:	f7f8 fea6 	bl	8000608 <__aeabi_dmul>
 80078bc:	4602      	mov	r2, r0
 80078be:	460b      	mov	r3, r1
 80078c0:	4620      	mov	r0, r4
 80078c2:	4629      	mov	r1, r5
 80078c4:	f7f8 fcea 	bl	800029c <__adddf3>
 80078c8:	4604      	mov	r4, r0
 80078ca:	460d      	mov	r5, r1
 80078cc:	ec45 4b10 	vmov	d0, r4, r5
 80078d0:	b003      	add	sp, #12
 80078d2:	ecbd 8b04 	vpop	{d8-d9}
 80078d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80078da:	4b1b      	ldr	r3, [pc, #108]	; (8007948 <__kernel_sin+0x150>)
 80078dc:	ec51 0b18 	vmov	r0, r1, d8
 80078e0:	2200      	movs	r2, #0
 80078e2:	f7f8 fe91 	bl	8000608 <__aeabi_dmul>
 80078e6:	4632      	mov	r2, r6
 80078e8:	ec41 0b19 	vmov	d9, r0, r1
 80078ec:	463b      	mov	r3, r7
 80078ee:	4640      	mov	r0, r8
 80078f0:	4649      	mov	r1, r9
 80078f2:	f7f8 fe89 	bl	8000608 <__aeabi_dmul>
 80078f6:	4602      	mov	r2, r0
 80078f8:	460b      	mov	r3, r1
 80078fa:	ec51 0b19 	vmov	r0, r1, d9
 80078fe:	f7f8 fccb 	bl	8000298 <__aeabi_dsub>
 8007902:	4652      	mov	r2, sl
 8007904:	465b      	mov	r3, fp
 8007906:	f7f8 fe7f 	bl	8000608 <__aeabi_dmul>
 800790a:	ec53 2b18 	vmov	r2, r3, d8
 800790e:	f7f8 fcc3 	bl	8000298 <__aeabi_dsub>
 8007912:	a30b      	add	r3, pc, #44	; (adr r3, 8007940 <__kernel_sin+0x148>)
 8007914:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007918:	4606      	mov	r6, r0
 800791a:	460f      	mov	r7, r1
 800791c:	4640      	mov	r0, r8
 800791e:	4649      	mov	r1, r9
 8007920:	f7f8 fe72 	bl	8000608 <__aeabi_dmul>
 8007924:	4602      	mov	r2, r0
 8007926:	460b      	mov	r3, r1
 8007928:	4630      	mov	r0, r6
 800792a:	4639      	mov	r1, r7
 800792c:	f7f8 fcb6 	bl	800029c <__adddf3>
 8007930:	4602      	mov	r2, r0
 8007932:	460b      	mov	r3, r1
 8007934:	4620      	mov	r0, r4
 8007936:	4629      	mov	r1, r5
 8007938:	f7f8 fcae 	bl	8000298 <__aeabi_dsub>
 800793c:	e7c4      	b.n	80078c8 <__kernel_sin+0xd0>
 800793e:	bf00      	nop
 8007940:	55555549 	.word	0x55555549
 8007944:	3fc55555 	.word	0x3fc55555
 8007948:	3fe00000 	.word	0x3fe00000
 800794c:	5acfd57c 	.word	0x5acfd57c
 8007950:	3de5d93a 	.word	0x3de5d93a
 8007954:	8a2b9ceb 	.word	0x8a2b9ceb
 8007958:	3e5ae5e6 	.word	0x3e5ae5e6
 800795c:	57b1fe7d 	.word	0x57b1fe7d
 8007960:	3ec71de3 	.word	0x3ec71de3
 8007964:	19c161d5 	.word	0x19c161d5
 8007968:	3f2a01a0 	.word	0x3f2a01a0
 800796c:	1110f8a6 	.word	0x1110f8a6
 8007970:	3f811111 	.word	0x3f811111

08007974 <fabs>:
 8007974:	ec51 0b10 	vmov	r0, r1, d0
 8007978:	ee10 2a10 	vmov	r2, s0
 800797c:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8007980:	ec43 2b10 	vmov	d0, r2, r3
 8007984:	4770      	bx	lr
	...

08007988 <floor>:
 8007988:	ec51 0b10 	vmov	r0, r1, d0
 800798c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007990:	f3c1 570a 	ubfx	r7, r1, #20, #11
 8007994:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 8007998:	2e13      	cmp	r6, #19
 800799a:	ee10 5a10 	vmov	r5, s0
 800799e:	ee10 8a10 	vmov	r8, s0
 80079a2:	460c      	mov	r4, r1
 80079a4:	dc32      	bgt.n	8007a0c <floor+0x84>
 80079a6:	2e00      	cmp	r6, #0
 80079a8:	da14      	bge.n	80079d4 <floor+0x4c>
 80079aa:	a333      	add	r3, pc, #204	; (adr r3, 8007a78 <floor+0xf0>)
 80079ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079b0:	f7f8 fc74 	bl	800029c <__adddf3>
 80079b4:	2200      	movs	r2, #0
 80079b6:	2300      	movs	r3, #0
 80079b8:	f7f9 f8b6 	bl	8000b28 <__aeabi_dcmpgt>
 80079bc:	b138      	cbz	r0, 80079ce <floor+0x46>
 80079be:	2c00      	cmp	r4, #0
 80079c0:	da57      	bge.n	8007a72 <floor+0xea>
 80079c2:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 80079c6:	431d      	orrs	r5, r3
 80079c8:	d001      	beq.n	80079ce <floor+0x46>
 80079ca:	4c2d      	ldr	r4, [pc, #180]	; (8007a80 <floor+0xf8>)
 80079cc:	2500      	movs	r5, #0
 80079ce:	4621      	mov	r1, r4
 80079d0:	4628      	mov	r0, r5
 80079d2:	e025      	b.n	8007a20 <floor+0x98>
 80079d4:	4f2b      	ldr	r7, [pc, #172]	; (8007a84 <floor+0xfc>)
 80079d6:	4137      	asrs	r7, r6
 80079d8:	ea01 0307 	and.w	r3, r1, r7
 80079dc:	4303      	orrs	r3, r0
 80079de:	d01f      	beq.n	8007a20 <floor+0x98>
 80079e0:	a325      	add	r3, pc, #148	; (adr r3, 8007a78 <floor+0xf0>)
 80079e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079e6:	f7f8 fc59 	bl	800029c <__adddf3>
 80079ea:	2200      	movs	r2, #0
 80079ec:	2300      	movs	r3, #0
 80079ee:	f7f9 f89b 	bl	8000b28 <__aeabi_dcmpgt>
 80079f2:	2800      	cmp	r0, #0
 80079f4:	d0eb      	beq.n	80079ce <floor+0x46>
 80079f6:	2c00      	cmp	r4, #0
 80079f8:	bfbe      	ittt	lt
 80079fa:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 80079fe:	fa43 f606 	asrlt.w	r6, r3, r6
 8007a02:	19a4      	addlt	r4, r4, r6
 8007a04:	ea24 0407 	bic.w	r4, r4, r7
 8007a08:	2500      	movs	r5, #0
 8007a0a:	e7e0      	b.n	80079ce <floor+0x46>
 8007a0c:	2e33      	cmp	r6, #51	; 0x33
 8007a0e:	dd0b      	ble.n	8007a28 <floor+0xa0>
 8007a10:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8007a14:	d104      	bne.n	8007a20 <floor+0x98>
 8007a16:	ee10 2a10 	vmov	r2, s0
 8007a1a:	460b      	mov	r3, r1
 8007a1c:	f7f8 fc3e 	bl	800029c <__adddf3>
 8007a20:	ec41 0b10 	vmov	d0, r0, r1
 8007a24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007a28:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 8007a2c:	f04f 33ff 	mov.w	r3, #4294967295
 8007a30:	fa23 f707 	lsr.w	r7, r3, r7
 8007a34:	4207      	tst	r7, r0
 8007a36:	d0f3      	beq.n	8007a20 <floor+0x98>
 8007a38:	a30f      	add	r3, pc, #60	; (adr r3, 8007a78 <floor+0xf0>)
 8007a3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a3e:	f7f8 fc2d 	bl	800029c <__adddf3>
 8007a42:	2200      	movs	r2, #0
 8007a44:	2300      	movs	r3, #0
 8007a46:	f7f9 f86f 	bl	8000b28 <__aeabi_dcmpgt>
 8007a4a:	2800      	cmp	r0, #0
 8007a4c:	d0bf      	beq.n	80079ce <floor+0x46>
 8007a4e:	2c00      	cmp	r4, #0
 8007a50:	da02      	bge.n	8007a58 <floor+0xd0>
 8007a52:	2e14      	cmp	r6, #20
 8007a54:	d103      	bne.n	8007a5e <floor+0xd6>
 8007a56:	3401      	adds	r4, #1
 8007a58:	ea25 0507 	bic.w	r5, r5, r7
 8007a5c:	e7b7      	b.n	80079ce <floor+0x46>
 8007a5e:	2301      	movs	r3, #1
 8007a60:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8007a64:	fa03 f606 	lsl.w	r6, r3, r6
 8007a68:	4435      	add	r5, r6
 8007a6a:	4545      	cmp	r5, r8
 8007a6c:	bf38      	it	cc
 8007a6e:	18e4      	addcc	r4, r4, r3
 8007a70:	e7f2      	b.n	8007a58 <floor+0xd0>
 8007a72:	2500      	movs	r5, #0
 8007a74:	462c      	mov	r4, r5
 8007a76:	e7aa      	b.n	80079ce <floor+0x46>
 8007a78:	8800759c 	.word	0x8800759c
 8007a7c:	7e37e43c 	.word	0x7e37e43c
 8007a80:	bff00000 	.word	0xbff00000
 8007a84:	000fffff 	.word	0x000fffff

08007a88 <scalbn>:
 8007a88:	b570      	push	{r4, r5, r6, lr}
 8007a8a:	ec55 4b10 	vmov	r4, r5, d0
 8007a8e:	f3c5 520a 	ubfx	r2, r5, #20, #11
 8007a92:	4606      	mov	r6, r0
 8007a94:	462b      	mov	r3, r5
 8007a96:	b99a      	cbnz	r2, 8007ac0 <scalbn+0x38>
 8007a98:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8007a9c:	4323      	orrs	r3, r4
 8007a9e:	d036      	beq.n	8007b0e <scalbn+0x86>
 8007aa0:	4b39      	ldr	r3, [pc, #228]	; (8007b88 <scalbn+0x100>)
 8007aa2:	4629      	mov	r1, r5
 8007aa4:	ee10 0a10 	vmov	r0, s0
 8007aa8:	2200      	movs	r2, #0
 8007aaa:	f7f8 fdad 	bl	8000608 <__aeabi_dmul>
 8007aae:	4b37      	ldr	r3, [pc, #220]	; (8007b8c <scalbn+0x104>)
 8007ab0:	429e      	cmp	r6, r3
 8007ab2:	4604      	mov	r4, r0
 8007ab4:	460d      	mov	r5, r1
 8007ab6:	da10      	bge.n	8007ada <scalbn+0x52>
 8007ab8:	a32b      	add	r3, pc, #172	; (adr r3, 8007b68 <scalbn+0xe0>)
 8007aba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007abe:	e03a      	b.n	8007b36 <scalbn+0xae>
 8007ac0:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8007ac4:	428a      	cmp	r2, r1
 8007ac6:	d10c      	bne.n	8007ae2 <scalbn+0x5a>
 8007ac8:	ee10 2a10 	vmov	r2, s0
 8007acc:	4620      	mov	r0, r4
 8007ace:	4629      	mov	r1, r5
 8007ad0:	f7f8 fbe4 	bl	800029c <__adddf3>
 8007ad4:	4604      	mov	r4, r0
 8007ad6:	460d      	mov	r5, r1
 8007ad8:	e019      	b.n	8007b0e <scalbn+0x86>
 8007ada:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8007ade:	460b      	mov	r3, r1
 8007ae0:	3a36      	subs	r2, #54	; 0x36
 8007ae2:	4432      	add	r2, r6
 8007ae4:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8007ae8:	428a      	cmp	r2, r1
 8007aea:	dd08      	ble.n	8007afe <scalbn+0x76>
 8007aec:	2d00      	cmp	r5, #0
 8007aee:	a120      	add	r1, pc, #128	; (adr r1, 8007b70 <scalbn+0xe8>)
 8007af0:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007af4:	da1c      	bge.n	8007b30 <scalbn+0xa8>
 8007af6:	a120      	add	r1, pc, #128	; (adr r1, 8007b78 <scalbn+0xf0>)
 8007af8:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007afc:	e018      	b.n	8007b30 <scalbn+0xa8>
 8007afe:	2a00      	cmp	r2, #0
 8007b00:	dd08      	ble.n	8007b14 <scalbn+0x8c>
 8007b02:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8007b06:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8007b0a:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8007b0e:	ec45 4b10 	vmov	d0, r4, r5
 8007b12:	bd70      	pop	{r4, r5, r6, pc}
 8007b14:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8007b18:	da19      	bge.n	8007b4e <scalbn+0xc6>
 8007b1a:	f24c 3350 	movw	r3, #50000	; 0xc350
 8007b1e:	429e      	cmp	r6, r3
 8007b20:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 8007b24:	dd0a      	ble.n	8007b3c <scalbn+0xb4>
 8007b26:	a112      	add	r1, pc, #72	; (adr r1, 8007b70 <scalbn+0xe8>)
 8007b28:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007b2c:	2b00      	cmp	r3, #0
 8007b2e:	d1e2      	bne.n	8007af6 <scalbn+0x6e>
 8007b30:	a30f      	add	r3, pc, #60	; (adr r3, 8007b70 <scalbn+0xe8>)
 8007b32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b36:	f7f8 fd67 	bl	8000608 <__aeabi_dmul>
 8007b3a:	e7cb      	b.n	8007ad4 <scalbn+0x4c>
 8007b3c:	a10a      	add	r1, pc, #40	; (adr r1, 8007b68 <scalbn+0xe0>)
 8007b3e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007b42:	2b00      	cmp	r3, #0
 8007b44:	d0b8      	beq.n	8007ab8 <scalbn+0x30>
 8007b46:	a10e      	add	r1, pc, #56	; (adr r1, 8007b80 <scalbn+0xf8>)
 8007b48:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007b4c:	e7b4      	b.n	8007ab8 <scalbn+0x30>
 8007b4e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8007b52:	3236      	adds	r2, #54	; 0x36
 8007b54:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8007b58:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 8007b5c:	4620      	mov	r0, r4
 8007b5e:	4b0c      	ldr	r3, [pc, #48]	; (8007b90 <scalbn+0x108>)
 8007b60:	2200      	movs	r2, #0
 8007b62:	e7e8      	b.n	8007b36 <scalbn+0xae>
 8007b64:	f3af 8000 	nop.w
 8007b68:	c2f8f359 	.word	0xc2f8f359
 8007b6c:	01a56e1f 	.word	0x01a56e1f
 8007b70:	8800759c 	.word	0x8800759c
 8007b74:	7e37e43c 	.word	0x7e37e43c
 8007b78:	8800759c 	.word	0x8800759c
 8007b7c:	fe37e43c 	.word	0xfe37e43c
 8007b80:	c2f8f359 	.word	0xc2f8f359
 8007b84:	81a56e1f 	.word	0x81a56e1f
 8007b88:	43500000 	.word	0x43500000
 8007b8c:	ffff3cb0 	.word	0xffff3cb0
 8007b90:	3c900000 	.word	0x3c900000

08007b94 <_init>:
 8007b94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007b96:	bf00      	nop
 8007b98:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007b9a:	bc08      	pop	{r3}
 8007b9c:	469e      	mov	lr, r3
 8007b9e:	4770      	bx	lr

08007ba0 <_fini>:
 8007ba0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007ba2:	bf00      	nop
 8007ba4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007ba6:	bc08      	pop	{r3}
 8007ba8:	469e      	mov	lr, r3
 8007baa:	4770      	bx	lr
