<MODULE>
example_ADC
</MODULE>

<OPTC51>
--model-small
</OPTC51>

<PRINTF_FLOAT>
printf_float
</PRINTF_FLOAT>

<SEGMENTS>
R_GSINIT,code,0000,NO
R_BSEG,bit,0000,NO
R_XSEG,xdata,0000,NO
BIT_BANK,data,0000,OV
R_CONST,code,00B4,NO
rbank0,data,0000,OV
R_PSEG,xdata,0000,NO
R_DINIT,code,0000,NO
R_DSEG,data,0000,NO
R_OSEG,data,0000,OV
R_IXSEG,xdata,0000,NO
R_ISEG,idata,0000,NO
R_HOME,code,0000,NO
R_XINIT,code,0000,NO
R_CSEG,code,018F,NO
</SEGMENTS>

<LOCALS>
L003007?,R_CSEG,006E,0000
L003004?,R_CSEG,005E,0000
L003001?,R_CSEG,0063,0000
L004009?,R_CSEG,00AC,0000
L004007?,R_CSEG,00A5,0000
L004005?,R_CSEG,007A,0000
L004001?,R_CSEG,0083,0000
L005008?,R_CSEG,0100,0000
L005004?,R_CSEG,0104,0000
L005001?,R_CSEG,00FD,0000
__str_0,R_CONST,0000,0000
__str_1,R_CONST,0005,0000
__str_2,R_CONST,004B,0000
__str_3,R_CONST,0087,0000
__str_4,R_CONST,0093,0000
__str_5,R_CONST,009C,0000
L004018?,R_CSEG,0086,0000
</LOCALS>

<PUBLICS>
_main,R_CSEG,00AD,0000
__c51_external_startup,R_CSEG,0000,0000
_delayUs,R_CSEG,0048,0000
_delay,R_CSEG,0072,0000
</PUBLICS>

<EXTERNALS>
___uint2fs,any,0000,0000
___fsmul,any,0000,0000
_printf,any,0000,0000
_crt0,any,0000,0000
___fsdiv,any,0000,0000
</EXTERNALS>

<CODE AT 0000>
</CODE>

<CODE R_HOME>
</CODE>

<CODE R_GSINIT>
</CODE>

<CODE R_CSEG>
</CODE>

<CODE AT 0000>
02 addr16(_crt0;)  
</CODE>

<CODE R_HOME>
</CODE>

<CODE R_GSINIT>
</CODE>

<CODE R_GSINIT>
</CODE>

<CODE R_DINIT>
</CODE>

<CODE R_CSEG>
53 D9 BF
43 A9 02
43 B2 03
53 F3 FE
43 D6 01
75 BB 08
75 BA 1F
75 BC F8
75 E8 80
75 D1 08
75 FF 80
75 EF 06
43 A4 11
75 E1 01
75 E2 40
75 8D 98
53 8E F4
43 8E 08
85 8D 8B
53 89 0F
43 89 20
D2 8E
75 98 52
75 82 00
22
AA 82
43 8E 40
75 92 E8
75 93 FF
85 92 94
85 93 95
75 91 04
7B 00
C3
EB
9A
50 rel2(L003007?;)
E5 91
30 E7 rel3(L003001?;)
53 91 7F
0B
80 rel2(L003004?;)
75 91 00
22
AA 82
AB 83
7C 00
7D 00
C3
EC
9A
ED
9B
50 rel2(L004009?;)
7E 00
BE 04 rel3(L004018?;)
50 rel2(L004007?;)
75 82 FA
C0 02
C0 03
C0 04
C0 05
C0 06
12 addr16(_delayUs;)  
D0 06
D0 05
D0 04
D0 03
D0 02
0E
80 rel2(L004001?;)
0C
BC 00 rel3(L004005?;)
0D
80 rel2(L004005?;)
22
74 data8(__str_0;)
C0 E0
74 data8(__str_0;0x0008;>>;)
C0 E0
74 80
C0 E0
12 addr16(_printf;)  
15 81
15 81
15 81
74 data8(__str_4;)
C0 E0
74 data8(__str_4;0x0008;>>;)
C0 E0
74 80
C0 E0
74 data8(__str_3;)
C0 E0
74 data8(__str_3;0x0008;>>;)
C0 E0
74 80
C0 E0
74 data8(__str_2;)
C0 E0
74 data8(__str_2;0x0008;>>;)
C0 E0
74 80
C0 E0
74 data8(__str_1;)
C0 E0
74 data8(__str_1;0x0008;>>;)
C0 E0
74 80
C0 E0
12 addr16(_printf;)  
E5 81
24 F4
F5 81
D2 EC
20 EC rel3(L005001?;)
D2 80
D2 EC
20 EC rel3(L005004?;)
C2 80
AA BD
7B 00
AD BE
7C 00
EC
2A
F5 82
ED
3B
F5 83
12 addr16(___uint2fs;)  
AA 82
AB 83
AC F0
FD
C0 02
C0 03
C0 04
C0 05
90 CC CD
75 F0 54
74 40
12 addr16(___fsmul;)  
AA 82
AB 83
AC F0
FD
E5 81
24 FC
F5 81
E4
C0 E0
74 C0
C0 E0
74 7F
C0 E0
74 44
C0 E0
8A 82
8B 83
8C F0
ED
12 addr16(___fsdiv;)  
AA 82
AB 83
AC F0
FD
E5 81
24 FC
F5 81
C0 02
C0 03
C0 04
C0 05
74 data8(__str_5;)
C0 E0
74 data8(__str_5;0x0008;>>;)
C0 E0
74 80
C0 E0
12 addr16(_printf;)  
E5 81
24 F9
F5 81
90 00 64
12 addr16(_delay;)  
02 addr16(L005008?;)  
</CODE>

<CODE R_CSEG>
</CODE>

<CODE R_XINIT>
</CODE>

<CODE R_CONST>
1B
5B 32 4A 
00
41 44 43 20 45 78 61 6D 70 6C 65 20 50 72 6F 67 72
61 6D 
0A
46 69 6C 65 3A 20 20 20 20 20 25 73 
0A
43 6F 6D 70 69 6C 65 64 3A 20 25 73 2C 20 25 73 
0A
3D 3D 3D 3D 3D 3D 3D 3D 3D 3D 
3D 3D 3D 3D 3D 3D 3D 3D 3D 
00
46 3A 
5C
4F 6E 65 44 72 69 76 65 
5C
44 6F 63 75 6D 65 6E 74 73 
5C
32 30 31 37 20 55 42 43 
5C
45 4C 45 43 20 32 39 31 
5C
4C 61 62 20 35 
5C
65 78 61 6D 70 6C 65 5F 41 44 43 2E 63 
00
4D 61 72 20 20 37 20 32 30 31 37 
00
30 30 3A 32 32 3A 32 38 
00
56 6F 6C 74 61 67 65 20 28 50 32 2E 30 29 3A 20 25
35 2E 33 66 56 
0A
00
</CODE>

<CODE AT 0003>
</CODE>
