

================================================================
== Vitis HLS Report for 'Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113'
================================================================
* Date:           Tue Mar  4 21:31:46 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        Crypto
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.683 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4105|     4105|  32.840 us|  32.840 us|  4105|  4105|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                 |                      |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |             Instance            |        Module        |   min   |   max   |    min    |    max    | min | max |   Type  |
        +---------------------------------+----------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_MOD_PLAINTEXTMODULUS_fu_230  |MOD_PLAINTEXTMODULUS  |        4|        4|  32.000 ns|  32.000 ns|    1|    1|      yes|
        +---------------------------------+----------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- POLY_MOD_MODULUS_LOOP1  |     4103|     4103|        12|          4|          1|  1024|       yes|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     52|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|     339|    554|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    407|    -|
|Register         |        -|    -|    1220|    384|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    1559|   1397|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       1|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------+----------------------+---------+----+-----+-----+-----+
    |             Instance            |        Module        | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------+----------------------+---------+----+-----+-----+-----+
    |grp_MOD_PLAINTEXTMODULUS_fu_230  |MOD_PLAINTEXTMODULUS  |        0|   0|  339|  514|    0|
    |mux_4_2_32_1_1_U283              |mux_4_2_32_1_1        |        0|   0|    0|   20|    0|
    |mux_4_2_32_1_1_U284              |mux_4_2_32_1_1        |        0|   0|    0|   20|    0|
    +---------------------------------+----------------------+---------+----+-----+-----+-----+
    |Total                            |                      |        0|   0|  339|  554|    0|
    +---------------------------------+----------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln106_fu_319_p2   |         +|   0|  0|  14|          13|           3|
    |or_ln106_3_fu_330_p2  |        or|   0|  0|  12|          12|           2|
    |or_ln106_4_fu_343_p2  |        or|   0|  0|  12|          12|           2|
    |or_ln106_fu_305_p2    |        or|   0|  0|  12|          12|           1|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  52|          50|          10|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |DataRAM_10_address0                        |  25|          5|   12|         60|
    |DataRAM_10_address1                        |  25|          5|   12|         60|
    |DataRAM_10_d0                              |  14|          3|   32|         96|
    |DataRAM_10_d1                              |  14|          3|   32|         96|
    |DataRAM_1_address0                         |  25|          5|   12|         60|
    |DataRAM_1_address1                         |  25|          5|   12|         60|
    |DataRAM_1_d0                               |  14|          3|   32|         96|
    |DataRAM_1_d1                               |  14|          3|   32|         96|
    |DataRAM_4_address0                         |  25|          5|   12|         60|
    |DataRAM_4_address1                         |  25|          5|   12|         60|
    |DataRAM_4_d0                               |  14|          3|   32|         96|
    |DataRAM_4_d1                               |  14|          3|   32|         96|
    |DataRAM_7_address0                         |  25|          5|   12|         60|
    |DataRAM_7_address1                         |  25|          5|   12|         60|
    |DataRAM_7_d0                               |  14|          3|   32|         96|
    |DataRAM_7_d1                               |  14|          3|   32|         96|
    |ap_NS_fsm                                  |  25|          5|    1|          5|
    |ap_done_int                                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                    |   9|          2|    1|          2|
    |ap_sig_allocacmp_j                         |   9|          2|   13|         26|
    |grp_MOD_PLAINTEXTMODULUS_fu_230_input_val  |  25|          5|   32|        160|
    |j_10_fu_56                                 |   9|          2|   13|         26|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 407|         84|  414|       1471|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |DataRAM_10_addr_2_reg_394                |  12|   0|   12|          0|
    |DataRAM_10_addr_2_reg_394_pp0_iter1_reg  |  12|   0|   12|          0|
    |DataRAM_10_addr_3_reg_417                |  11|   0|   12|          1|
    |DataRAM_10_addr_4_reg_446                |  11|   0|   12|          1|
    |DataRAM_10_addr_5_reg_467                |  10|   0|   12|          2|
    |DataRAM_1_addr_2_reg_379                 |  12|   0|   12|          0|
    |DataRAM_1_addr_2_reg_379_pp0_iter1_reg   |  12|   0|   12|          0|
    |DataRAM_1_addr_3_reg_399                 |  11|   0|   12|          1|
    |DataRAM_1_addr_4_reg_428                 |  11|   0|   12|          1|
    |DataRAM_1_addr_5_reg_452                 |  10|   0|   12|          2|
    |DataRAM_4_addr_2_reg_384                 |  12|   0|   12|          0|
    |DataRAM_4_addr_2_reg_384_pp0_iter1_reg   |  12|   0|   12|          0|
    |DataRAM_4_addr_3_reg_405                 |  11|   0|   12|          1|
    |DataRAM_4_addr_4_reg_434                 |  11|   0|   12|          1|
    |DataRAM_4_addr_5_reg_457                 |  10|   0|   12|          2|
    |DataRAM_7_addr_2_reg_389                 |  12|   0|   12|          0|
    |DataRAM_7_addr_2_reg_389_pp0_iter1_reg   |  12|   0|   12|          0|
    |DataRAM_7_addr_3_reg_411                 |  11|   0|   12|          1|
    |DataRAM_7_addr_4_reg_440                 |  11|   0|   12|          1|
    |DataRAM_7_addr_5_reg_462                 |  10|   0|   12|          2|
    |ModInput_4_reg_472                       |  32|   0|   32|          0|
    |ModInput_5_reg_477                       |  32|   0|   32|          0|
    |ModInput_6_reg_482                       |  32|   0|   32|          0|
    |ModInput_reg_423                         |  32|   0|   32|          0|
    |ModRes_5_reg_487                         |  32|   0|   32|          0|
    |ap_CS_fsm                                |   4|   0|    4|          0|
    |ap_done_reg                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg         |   1|   0|    1|          0|
    |empty_reg_373                            |  12|   0|   12|          0|
    |j_10_fu_56                               |  13|   0|   13|          0|
    |reg_265                                  |  32|   0|   32|          0|
    |tmp_reg_369                              |   1|   0|    1|          0|
    |tmp_reg_369_pp0_iter1_reg                |   1|   0|    1|          0|
    |DataRAM_10_addr_3_reg_417                |  64|  32|   12|          1|
    |DataRAM_10_addr_4_reg_446                |  64|  32|   12|          1|
    |DataRAM_10_addr_5_reg_467                |  64|  32|   12|          2|
    |DataRAM_1_addr_3_reg_399                 |  64|  32|   12|          1|
    |DataRAM_1_addr_4_reg_428                 |  64|  32|   12|          1|
    |DataRAM_1_addr_5_reg_452                 |  64|  32|   12|          2|
    |DataRAM_4_addr_3_reg_405                 |  64|  32|   12|          1|
    |DataRAM_4_addr_4_reg_434                 |  64|  32|   12|          1|
    |DataRAM_4_addr_5_reg_457                 |  64|  32|   12|          2|
    |DataRAM_7_addr_3_reg_411                 |  64|  32|   12|          1|
    |DataRAM_7_addr_4_reg_440                 |  64|  32|   12|          1|
    |DataRAM_7_addr_5_reg_462                 |  64|  32|   12|          2|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    |1220| 384|  612|         32|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+---------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113|  return value|
|DataRAM_1_address0   |  out|   12|   ap_memory|                                 DataRAM_1|         array|
|DataRAM_1_ce0        |  out|    1|   ap_memory|                                 DataRAM_1|         array|
|DataRAM_1_we0        |  out|    1|   ap_memory|                                 DataRAM_1|         array|
|DataRAM_1_d0         |  out|   32|   ap_memory|                                 DataRAM_1|         array|
|DataRAM_1_q0         |   in|   32|   ap_memory|                                 DataRAM_1|         array|
|DataRAM_1_address1   |  out|   12|   ap_memory|                                 DataRAM_1|         array|
|DataRAM_1_ce1        |  out|    1|   ap_memory|                                 DataRAM_1|         array|
|DataRAM_1_we1        |  out|    1|   ap_memory|                                 DataRAM_1|         array|
|DataRAM_1_d1         |  out|   32|   ap_memory|                                 DataRAM_1|         array|
|DataRAM_1_q1         |   in|   32|   ap_memory|                                 DataRAM_1|         array|
|DataRAM_4_address0   |  out|   12|   ap_memory|                                 DataRAM_4|         array|
|DataRAM_4_ce0        |  out|    1|   ap_memory|                                 DataRAM_4|         array|
|DataRAM_4_we0        |  out|    1|   ap_memory|                                 DataRAM_4|         array|
|DataRAM_4_d0         |  out|   32|   ap_memory|                                 DataRAM_4|         array|
|DataRAM_4_q0         |   in|   32|   ap_memory|                                 DataRAM_4|         array|
|DataRAM_4_address1   |  out|   12|   ap_memory|                                 DataRAM_4|         array|
|DataRAM_4_ce1        |  out|    1|   ap_memory|                                 DataRAM_4|         array|
|DataRAM_4_we1        |  out|    1|   ap_memory|                                 DataRAM_4|         array|
|DataRAM_4_d1         |  out|   32|   ap_memory|                                 DataRAM_4|         array|
|DataRAM_4_q1         |   in|   32|   ap_memory|                                 DataRAM_4|         array|
|DataRAM_7_address0   |  out|   12|   ap_memory|                                 DataRAM_7|         array|
|DataRAM_7_ce0        |  out|    1|   ap_memory|                                 DataRAM_7|         array|
|DataRAM_7_we0        |  out|    1|   ap_memory|                                 DataRAM_7|         array|
|DataRAM_7_d0         |  out|   32|   ap_memory|                                 DataRAM_7|         array|
|DataRAM_7_q0         |   in|   32|   ap_memory|                                 DataRAM_7|         array|
|DataRAM_7_address1   |  out|   12|   ap_memory|                                 DataRAM_7|         array|
|DataRAM_7_ce1        |  out|    1|   ap_memory|                                 DataRAM_7|         array|
|DataRAM_7_we1        |  out|    1|   ap_memory|                                 DataRAM_7|         array|
|DataRAM_7_d1         |  out|   32|   ap_memory|                                 DataRAM_7|         array|
|DataRAM_7_q1         |   in|   32|   ap_memory|                                 DataRAM_7|         array|
|DataRAM_10_address0  |  out|   12|   ap_memory|                                DataRAM_10|         array|
|DataRAM_10_ce0       |  out|    1|   ap_memory|                                DataRAM_10|         array|
|DataRAM_10_we0       |  out|    1|   ap_memory|                                DataRAM_10|         array|
|DataRAM_10_d0        |  out|   32|   ap_memory|                                DataRAM_10|         array|
|DataRAM_10_q0        |   in|   32|   ap_memory|                                DataRAM_10|         array|
|DataRAM_10_address1  |  out|   12|   ap_memory|                                DataRAM_10|         array|
|DataRAM_10_ce1       |  out|    1|   ap_memory|                                DataRAM_10|         array|
|DataRAM_10_we1       |  out|    1|   ap_memory|                                DataRAM_10|         array|
|DataRAM_10_d1        |  out|   32|   ap_memory|                                DataRAM_10|         array|
|DataRAM_10_q1        |   in|   32|   ap_memory|                                DataRAM_10|         array|
|RAMSel_cast          |   in|    2|     ap_none|                               RAMSel_cast|        scalar|
+---------------------+-----+-----+------------+------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 4, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.26>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%j_10 = alloca i32 1"   --->   Operation 15 'alloca' 'j_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%RAMSel_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %RAMSel_cast"   --->   Operation 16 'read' 'RAMSel_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln0 = store i13 0, i13 %j_10"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc148.1"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%j = load i13 %j_10"   --->   Operation 19 'load' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 20 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %j, i32 12" [Crypto.cpp:106]   --->   Operation 21 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln106 = br i1 %tmp, void %for.inc148.1.split, void %for.inc148.2.preheader.exitStub" [Crypto.cpp:106]   --->   Operation 22 'br' 'br_ln106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%j_10_cast77 = zext i13 %j"   --->   Operation 23 'zext' 'j_10_cast77' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%empty = trunc i13 %j"   --->   Operation 24 'trunc' 'empty' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%DataRAM_1_addr_2 = getelementptr i32 %DataRAM_1, i64 0, i64 %j_10_cast77" [Crypto.cpp:109]   --->   Operation 25 'getelementptr' 'DataRAM_1_addr_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%DataRAM_4_addr_2 = getelementptr i32 %DataRAM_4, i64 0, i64 %j_10_cast77" [Crypto.cpp:109]   --->   Operation 26 'getelementptr' 'DataRAM_4_addr_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%DataRAM_7_addr_2 = getelementptr i32 %DataRAM_7, i64 0, i64 %j_10_cast77" [Crypto.cpp:109]   --->   Operation 27 'getelementptr' 'DataRAM_7_addr_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%DataRAM_10_addr_2 = getelementptr i32 %DataRAM_10, i64 0, i64 %j_10_cast77" [Crypto.cpp:109]   --->   Operation 28 'getelementptr' 'DataRAM_10_addr_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 29 [2/2] (3.25ns)   --->   "%DataRAM_1_load_1 = load i12 %DataRAM_1_addr_2" [Crypto.cpp:109]   --->   Operation 29 'load' 'DataRAM_1_load_1' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 30 [2/2] (3.25ns)   --->   "%DataRAM_4_load_1 = load i12 %DataRAM_4_addr_2" [Crypto.cpp:109]   --->   Operation 30 'load' 'DataRAM_4_load_1' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 31 [2/2] (3.25ns)   --->   "%DataRAM_7_load_1 = load i12 %DataRAM_7_addr_2" [Crypto.cpp:109]   --->   Operation 31 'load' 'DataRAM_7_load_1' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 32 [2/2] (3.25ns)   --->   "%DataRAM_10_load_1 = load i12 %DataRAM_10_addr_2" [Crypto.cpp:109]   --->   Operation 32 'load' 'DataRAM_10_load_1' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%or_ln106 = or i12 %empty, i12 1" [Crypto.cpp:106]   --->   Operation 33 'or' 'or_ln106' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln109 = zext i12 %or_ln106" [Crypto.cpp:109]   --->   Operation 34 'zext' 'zext_ln109' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%DataRAM_1_addr_3 = getelementptr i32 %DataRAM_1, i64 0, i64 %zext_ln109" [Crypto.cpp:109]   --->   Operation 35 'getelementptr' 'DataRAM_1_addr_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%DataRAM_4_addr_3 = getelementptr i32 %DataRAM_4, i64 0, i64 %zext_ln109" [Crypto.cpp:109]   --->   Operation 36 'getelementptr' 'DataRAM_4_addr_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%DataRAM_7_addr_3 = getelementptr i32 %DataRAM_7, i64 0, i64 %zext_ln109" [Crypto.cpp:109]   --->   Operation 37 'getelementptr' 'DataRAM_7_addr_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%DataRAM_10_addr_3 = getelementptr i32 %DataRAM_10, i64 0, i64 %zext_ln109" [Crypto.cpp:109]   --->   Operation 38 'getelementptr' 'DataRAM_10_addr_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 39 [2/2] (3.25ns)   --->   "%DataRAM_1_load_2 = load i12 %DataRAM_1_addr_3" [Crypto.cpp:109]   --->   Operation 39 'load' 'DataRAM_1_load_2' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 40 [2/2] (3.25ns)   --->   "%DataRAM_4_load_2 = load i12 %DataRAM_4_addr_3" [Crypto.cpp:109]   --->   Operation 40 'load' 'DataRAM_4_load_2' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 41 [2/2] (3.25ns)   --->   "%DataRAM_7_load_2 = load i12 %DataRAM_7_addr_3" [Crypto.cpp:109]   --->   Operation 41 'load' 'DataRAM_7_load_2' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 42 [2/2] (3.25ns)   --->   "%DataRAM_10_load_2 = load i12 %DataRAM_10_addr_3" [Crypto.cpp:109]   --->   Operation 42 'load' 'DataRAM_10_load_2' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 43 [1/1] (1.86ns)   --->   "%switch_ln111 = switch i2 %RAMSel_cast_read, void %arrayidx14155.1.3.case.3, i2 0, void %arrayidx14155.1.3.case.0, i2 1, void %arrayidx14155.1.3.case.1, i2 2, void %arrayidx14155.1.3.case.2" [Crypto.cpp:111]   --->   Operation 43 'switch' 'switch_ln111' <Predicate = (!tmp)> <Delay = 1.86>
ST_1 : Operation 44 [1/1] (1.67ns)   --->   "%add_ln106 = add i13 %j, i13 4" [Crypto.cpp:106]   --->   Operation 44 'add' 'add_ln106' <Predicate = (!tmp)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (1.58ns)   --->   "%store_ln106 = store i13 %add_ln106, i13 %j_10" [Crypto.cpp:106]   --->   Operation 45 'store' 'store_ln106' <Predicate = (!tmp)> <Delay = 1.58>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln106 = br void %for.inc148.1" [Crypto.cpp:106]   --->   Operation 46 'br' 'br_ln106' <Predicate = (!tmp)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.08>
ST_2 : Operation 47 [1/2] (3.25ns)   --->   "%DataRAM_1_load_1 = load i12 %DataRAM_1_addr_2" [Crypto.cpp:109]   --->   Operation 47 'load' 'DataRAM_1_load_1' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 48 [1/2] (3.25ns)   --->   "%DataRAM_4_load_1 = load i12 %DataRAM_4_addr_2" [Crypto.cpp:109]   --->   Operation 48 'load' 'DataRAM_4_load_1' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 49 [1/2] (3.25ns)   --->   "%DataRAM_7_load_1 = load i12 %DataRAM_7_addr_2" [Crypto.cpp:109]   --->   Operation 49 'load' 'DataRAM_7_load_1' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 50 [1/2] (3.25ns)   --->   "%DataRAM_10_load_1 = load i12 %DataRAM_10_addr_2" [Crypto.cpp:109]   --->   Operation 50 'load' 'DataRAM_10_load_1' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 51 [1/1] (1.82ns)   --->   "%ModInput = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %DataRAM_1_load_1, i32 %DataRAM_4_load_1, i32 %DataRAM_7_load_1, i32 %DataRAM_10_load_1, i2 %RAMSel_cast_read" [Crypto.cpp:109]   --->   Operation 51 'mux' 'ModInput' <Predicate = (!tmp)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%or_ln106_3 = or i12 %empty, i12 2" [Crypto.cpp:106]   --->   Operation 52 'or' 'or_ln106_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln109_3 = zext i12 %or_ln106_3" [Crypto.cpp:109]   --->   Operation 53 'zext' 'zext_ln109_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%DataRAM_1_addr_4 = getelementptr i32 %DataRAM_1, i64 0, i64 %zext_ln109_3" [Crypto.cpp:109]   --->   Operation 54 'getelementptr' 'DataRAM_1_addr_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%DataRAM_4_addr_4 = getelementptr i32 %DataRAM_4, i64 0, i64 %zext_ln109_3" [Crypto.cpp:109]   --->   Operation 55 'getelementptr' 'DataRAM_4_addr_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%DataRAM_7_addr_4 = getelementptr i32 %DataRAM_7, i64 0, i64 %zext_ln109_3" [Crypto.cpp:109]   --->   Operation 56 'getelementptr' 'DataRAM_7_addr_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%DataRAM_10_addr_4 = getelementptr i32 %DataRAM_10, i64 0, i64 %zext_ln109_3" [Crypto.cpp:109]   --->   Operation 57 'getelementptr' 'DataRAM_10_addr_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%or_ln106_4 = or i12 %empty, i12 3" [Crypto.cpp:106]   --->   Operation 58 'or' 'or_ln106_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln109_4 = zext i12 %or_ln106_4" [Crypto.cpp:109]   --->   Operation 59 'zext' 'zext_ln109_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%DataRAM_1_addr_5 = getelementptr i32 %DataRAM_1, i64 0, i64 %zext_ln109_4" [Crypto.cpp:109]   --->   Operation 60 'getelementptr' 'DataRAM_1_addr_5' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%DataRAM_4_addr_5 = getelementptr i32 %DataRAM_4, i64 0, i64 %zext_ln109_4" [Crypto.cpp:109]   --->   Operation 61 'getelementptr' 'DataRAM_4_addr_5' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%DataRAM_7_addr_5 = getelementptr i32 %DataRAM_7, i64 0, i64 %zext_ln109_4" [Crypto.cpp:109]   --->   Operation 62 'getelementptr' 'DataRAM_7_addr_5' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%DataRAM_10_addr_5 = getelementptr i32 %DataRAM_10, i64 0, i64 %zext_ln109_4" [Crypto.cpp:109]   --->   Operation 63 'getelementptr' 'DataRAM_10_addr_5' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 64 [1/2] (3.25ns)   --->   "%DataRAM_1_load_2 = load i12 %DataRAM_1_addr_3" [Crypto.cpp:109]   --->   Operation 64 'load' 'DataRAM_1_load_2' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 65 [1/2] (3.25ns)   --->   "%DataRAM_4_load_2 = load i12 %DataRAM_4_addr_3" [Crypto.cpp:109]   --->   Operation 65 'load' 'DataRAM_4_load_2' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 66 [1/2] (3.25ns)   --->   "%DataRAM_7_load_2 = load i12 %DataRAM_7_addr_3" [Crypto.cpp:109]   --->   Operation 66 'load' 'DataRAM_7_load_2' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 67 [1/2] (3.25ns)   --->   "%DataRAM_10_load_2 = load i12 %DataRAM_10_addr_3" [Crypto.cpp:109]   --->   Operation 67 'load' 'DataRAM_10_load_2' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 68 [1/1] (1.82ns)   --->   "%ModInput_4 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %DataRAM_1_load_2, i32 %DataRAM_4_load_2, i32 %DataRAM_7_load_2, i32 %DataRAM_10_load_2, i2 %RAMSel_cast_read" [Crypto.cpp:109]   --->   Operation 68 'mux' 'ModInput_4' <Predicate = (!tmp)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [2/2] (3.25ns)   --->   "%DataRAM_1_load_3 = load i12 %DataRAM_1_addr_4" [Crypto.cpp:109]   --->   Operation 69 'load' 'DataRAM_1_load_3' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 70 [2/2] (3.25ns)   --->   "%DataRAM_4_load_3 = load i12 %DataRAM_4_addr_4" [Crypto.cpp:109]   --->   Operation 70 'load' 'DataRAM_4_load_3' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 71 [2/2] (3.25ns)   --->   "%DataRAM_7_load_3 = load i12 %DataRAM_7_addr_4" [Crypto.cpp:109]   --->   Operation 71 'load' 'DataRAM_7_load_3' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 72 [2/2] (3.25ns)   --->   "%DataRAM_10_load_3 = load i12 %DataRAM_10_addr_4" [Crypto.cpp:109]   --->   Operation 72 'load' 'DataRAM_10_load_3' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 73 [2/2] (3.25ns)   --->   "%DataRAM_1_load_4 = load i12 %DataRAM_1_addr_5" [Crypto.cpp:109]   --->   Operation 73 'load' 'DataRAM_1_load_4' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 74 [2/2] (3.25ns)   --->   "%DataRAM_4_load_4 = load i12 %DataRAM_4_addr_5" [Crypto.cpp:109]   --->   Operation 74 'load' 'DataRAM_4_load_4' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 75 [2/2] (3.25ns)   --->   "%DataRAM_7_load_4 = load i12 %DataRAM_7_addr_5" [Crypto.cpp:109]   --->   Operation 75 'load' 'DataRAM_7_load_4' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 76 [2/2] (3.25ns)   --->   "%DataRAM_10_load_4 = load i12 %DataRAM_10_addr_5" [Crypto.cpp:109]   --->   Operation 76 'load' 'DataRAM_10_load_4' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 3 <SV = 2> <Delay = 5.65>
ST_3 : Operation 77 [6/6] (5.65ns)   --->   "%ModRes = call i32 @MOD_PLAINTEXTMODULUS, i32 %ModInput" [Crypto.cpp:110]   --->   Operation 77 'call' 'ModRes' <Predicate = (!tmp)> <Delay = 5.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 78 [1/2] (3.25ns)   --->   "%DataRAM_1_load_3 = load i12 %DataRAM_1_addr_4" [Crypto.cpp:109]   --->   Operation 78 'load' 'DataRAM_1_load_3' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 79 [1/2] (3.25ns)   --->   "%DataRAM_4_load_3 = load i12 %DataRAM_4_addr_4" [Crypto.cpp:109]   --->   Operation 79 'load' 'DataRAM_4_load_3' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 80 [1/2] (3.25ns)   --->   "%DataRAM_7_load_3 = load i12 %DataRAM_7_addr_4" [Crypto.cpp:109]   --->   Operation 80 'load' 'DataRAM_7_load_3' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 81 [1/2] (3.25ns)   --->   "%DataRAM_10_load_3 = load i12 %DataRAM_10_addr_4" [Crypto.cpp:109]   --->   Operation 81 'load' 'DataRAM_10_load_3' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 82 [1/1] (1.82ns)   --->   "%ModInput_5 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %DataRAM_1_load_3, i32 %DataRAM_4_load_3, i32 %DataRAM_7_load_3, i32 %DataRAM_10_load_3, i2 %RAMSel_cast_read" [Crypto.cpp:109]   --->   Operation 82 'mux' 'ModInput_5' <Predicate = (!tmp)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/2] (3.25ns)   --->   "%DataRAM_1_load_4 = load i12 %DataRAM_1_addr_5" [Crypto.cpp:109]   --->   Operation 83 'load' 'DataRAM_1_load_4' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 84 [1/2] (3.25ns)   --->   "%DataRAM_4_load_4 = load i12 %DataRAM_4_addr_5" [Crypto.cpp:109]   --->   Operation 84 'load' 'DataRAM_4_load_4' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 85 [1/2] (3.25ns)   --->   "%DataRAM_7_load_4 = load i12 %DataRAM_7_addr_5" [Crypto.cpp:109]   --->   Operation 85 'load' 'DataRAM_7_load_4' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 86 [1/2] (3.25ns)   --->   "%DataRAM_10_load_4 = load i12 %DataRAM_10_addr_5" [Crypto.cpp:109]   --->   Operation 86 'load' 'DataRAM_10_load_4' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 87 [1/1] (1.82ns)   --->   "%ModInput_6 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %DataRAM_1_load_4, i32 %DataRAM_4_load_4, i32 %DataRAM_7_load_4, i32 %DataRAM_10_load_4, i2 %RAMSel_cast_read" [Crypto.cpp:109]   --->   Operation 87 'mux' 'ModInput_6' <Predicate = (!tmp)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.68>
ST_4 : Operation 88 [5/6] (5.68ns)   --->   "%ModRes = call i32 @MOD_PLAINTEXTMODULUS, i32 %ModInput" [Crypto.cpp:110]   --->   Operation 88 'call' 'ModRes' <Predicate = (!tmp)> <Delay = 5.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 89 [6/6] (5.65ns)   --->   "%ModRes_4 = call i32 @MOD_PLAINTEXTMODULUS, i32 %ModInput_4" [Crypto.cpp:110]   --->   Operation 89 'call' 'ModRes_4' <Predicate = (!tmp)> <Delay = 5.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 5.68>
ST_5 : Operation 90 [4/6] (5.68ns)   --->   "%ModRes = call i32 @MOD_PLAINTEXTMODULUS, i32 %ModInput" [Crypto.cpp:110]   --->   Operation 90 'call' 'ModRes' <Predicate = (!tmp)> <Delay = 5.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 91 [5/6] (5.68ns)   --->   "%ModRes_4 = call i32 @MOD_PLAINTEXTMODULUS, i32 %ModInput_4" [Crypto.cpp:110]   --->   Operation 91 'call' 'ModRes_4' <Predicate = (!tmp)> <Delay = 5.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 92 [6/6] (5.65ns)   --->   "%ModRes_5 = call i32 @MOD_PLAINTEXTMODULUS, i32 %ModInput_5" [Crypto.cpp:110]   --->   Operation 92 'call' 'ModRes_5' <Predicate = (!tmp)> <Delay = 5.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 5.68>
ST_6 : Operation 93 [3/6] (5.68ns)   --->   "%ModRes = call i32 @MOD_PLAINTEXTMODULUS, i32 %ModInput" [Crypto.cpp:110]   --->   Operation 93 'call' 'ModRes' <Predicate = true> <Delay = 5.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 94 [4/6] (5.68ns)   --->   "%ModRes_4 = call i32 @MOD_PLAINTEXTMODULUS, i32 %ModInput_4" [Crypto.cpp:110]   --->   Operation 94 'call' 'ModRes_4' <Predicate = true> <Delay = 5.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 95 [5/6] (5.68ns)   --->   "%ModRes_5 = call i32 @MOD_PLAINTEXTMODULUS, i32 %ModInput_5" [Crypto.cpp:110]   --->   Operation 95 'call' 'ModRes_5' <Predicate = true> <Delay = 5.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 96 [6/6] (5.65ns)   --->   "%ModRes_6 = call i32 @MOD_PLAINTEXTMODULUS, i32 %ModInput_6" [Crypto.cpp:110]   --->   Operation 96 'call' 'ModRes_6' <Predicate = true> <Delay = 5.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 5.68>
ST_7 : Operation 97 [2/6] (5.68ns)   --->   "%ModRes = call i32 @MOD_PLAINTEXTMODULUS, i32 %ModInput" [Crypto.cpp:110]   --->   Operation 97 'call' 'ModRes' <Predicate = true> <Delay = 5.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 98 [3/6] (5.68ns)   --->   "%ModRes_4 = call i32 @MOD_PLAINTEXTMODULUS, i32 %ModInput_4" [Crypto.cpp:110]   --->   Operation 98 'call' 'ModRes_4' <Predicate = true> <Delay = 5.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 99 [4/6] (5.68ns)   --->   "%ModRes_5 = call i32 @MOD_PLAINTEXTMODULUS, i32 %ModInput_5" [Crypto.cpp:110]   --->   Operation 99 'call' 'ModRes_5' <Predicate = true> <Delay = 5.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 100 [5/6] (5.68ns)   --->   "%ModRes_6 = call i32 @MOD_PLAINTEXTMODULUS, i32 %ModInput_6" [Crypto.cpp:110]   --->   Operation 100 'call' 'ModRes_6' <Predicate = true> <Delay = 5.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 5.68>
ST_8 : Operation 101 [1/6] (0.69ns)   --->   "%ModRes = call i32 @MOD_PLAINTEXTMODULUS, i32 %ModInput" [Crypto.cpp:110]   --->   Operation 101 'call' 'ModRes' <Predicate = true> <Delay = 0.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 102 [2/6] (5.68ns)   --->   "%ModRes_4 = call i32 @MOD_PLAINTEXTMODULUS, i32 %ModInput_4" [Crypto.cpp:110]   --->   Operation 102 'call' 'ModRes_4' <Predicate = true> <Delay = 5.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 103 [3/6] (5.68ns)   --->   "%ModRes_5 = call i32 @MOD_PLAINTEXTMODULUS, i32 %ModInput_5" [Crypto.cpp:110]   --->   Operation 103 'call' 'ModRes_5' <Predicate = true> <Delay = 5.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 104 [4/6] (5.68ns)   --->   "%ModRes_6 = call i32 @MOD_PLAINTEXTMODULUS, i32 %ModInput_6" [Crypto.cpp:110]   --->   Operation 104 'call' 'ModRes_6' <Predicate = true> <Delay = 5.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 105 [1/1] (3.25ns)   --->   "%store_ln111 = store i32 %ModRes, i12 %DataRAM_7_addr_2" [Crypto.cpp:111]   --->   Operation 105 'store' 'store_ln111' <Predicate = (RAMSel_cast_read == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 106 [1/1] (3.25ns)   --->   "%store_ln111 = store i32 %ModRes, i12 %DataRAM_4_addr_2" [Crypto.cpp:111]   --->   Operation 106 'store' 'store_ln111' <Predicate = (RAMSel_cast_read == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 107 [1/1] (3.25ns)   --->   "%store_ln111 = store i32 %ModRes, i12 %DataRAM_1_addr_2" [Crypto.cpp:111]   --->   Operation 107 'store' 'store_ln111' <Predicate = (RAMSel_cast_read == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 108 [1/1] (3.25ns)   --->   "%store_ln111 = store i32 %ModRes, i12 %DataRAM_10_addr_2" [Crypto.cpp:111]   --->   Operation 108 'store' 'store_ln111' <Predicate = (RAMSel_cast_read == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 133 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 133 'ret' 'ret_ln0' <Predicate = (tmp)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 5.68>
ST_9 : Operation 109 [1/6] (0.69ns)   --->   "%ModRes_4 = call i32 @MOD_PLAINTEXTMODULUS, i32 %ModInput_4" [Crypto.cpp:110]   --->   Operation 109 'call' 'ModRes_4' <Predicate = (!tmp)> <Delay = 0.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 110 [2/6] (5.68ns)   --->   "%ModRes_5 = call i32 @MOD_PLAINTEXTMODULUS, i32 %ModInput_5" [Crypto.cpp:110]   --->   Operation 110 'call' 'ModRes_5' <Predicate = (!tmp)> <Delay = 5.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 111 [3/6] (5.68ns)   --->   "%ModRes_6 = call i32 @MOD_PLAINTEXTMODULUS, i32 %ModInput_6" [Crypto.cpp:110]   --->   Operation 111 'call' 'ModRes_6' <Predicate = (!tmp)> <Delay = 5.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 5.68>
ST_10 : Operation 112 [1/6] (0.69ns)   --->   "%ModRes_5 = call i32 @MOD_PLAINTEXTMODULUS, i32 %ModInput_5" [Crypto.cpp:110]   --->   Operation 112 'call' 'ModRes_5' <Predicate = true> <Delay = 0.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 113 [2/6] (5.68ns)   --->   "%ModRes_6 = call i32 @MOD_PLAINTEXTMODULUS, i32 %ModInput_6" [Crypto.cpp:110]   --->   Operation 113 'call' 'ModRes_6' <Predicate = true> <Delay = 5.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 3.25>
ST_11 : Operation 114 [1/1] (0.00ns)   --->   "%speclooptripcount_ln108 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024" [Crypto.cpp:108]   --->   Operation 114 'speclooptripcount' 'speclooptripcount_ln108' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 115 [1/1] (0.00ns)   --->   "%specloopname_ln106 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24" [Crypto.cpp:106]   --->   Operation 115 'specloopname' 'specloopname_ln106' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 116 [1/6] (0.69ns)   --->   "%ModRes_6 = call i32 @MOD_PLAINTEXTMODULUS, i32 %ModInput_6" [Crypto.cpp:110]   --->   Operation 116 'call' 'ModRes_6' <Predicate = true> <Delay = 0.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 117 [1/1] (3.25ns)   --->   "%store_ln111 = store i32 %ModRes_4, i12 %DataRAM_7_addr_3" [Crypto.cpp:111]   --->   Operation 117 'store' 'store_ln111' <Predicate = (RAMSel_cast_read == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_11 : Operation 118 [1/1] (3.25ns)   --->   "%store_ln111 = store i32 %ModRes_5, i12 %DataRAM_7_addr_4" [Crypto.cpp:111]   --->   Operation 118 'store' 'store_ln111' <Predicate = (RAMSel_cast_read == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_11 : Operation 119 [1/1] (3.25ns)   --->   "%store_ln111 = store i32 %ModRes_4, i12 %DataRAM_4_addr_3" [Crypto.cpp:111]   --->   Operation 119 'store' 'store_ln111' <Predicate = (RAMSel_cast_read == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_11 : Operation 120 [1/1] (3.25ns)   --->   "%store_ln111 = store i32 %ModRes_5, i12 %DataRAM_4_addr_4" [Crypto.cpp:111]   --->   Operation 120 'store' 'store_ln111' <Predicate = (RAMSel_cast_read == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_11 : Operation 121 [1/1] (3.25ns)   --->   "%store_ln111 = store i32 %ModRes_4, i12 %DataRAM_1_addr_3" [Crypto.cpp:111]   --->   Operation 121 'store' 'store_ln111' <Predicate = (RAMSel_cast_read == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_11 : Operation 122 [1/1] (3.25ns)   --->   "%store_ln111 = store i32 %ModRes_5, i12 %DataRAM_1_addr_4" [Crypto.cpp:111]   --->   Operation 122 'store' 'store_ln111' <Predicate = (RAMSel_cast_read == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_11 : Operation 123 [1/1] (3.25ns)   --->   "%store_ln111 = store i32 %ModRes_4, i12 %DataRAM_10_addr_3" [Crypto.cpp:111]   --->   Operation 123 'store' 'store_ln111' <Predicate = (RAMSel_cast_read == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_11 : Operation 124 [1/1] (3.25ns)   --->   "%store_ln111 = store i32 %ModRes_5, i12 %DataRAM_10_addr_4" [Crypto.cpp:111]   --->   Operation 124 'store' 'store_ln111' <Predicate = (RAMSel_cast_read == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 12 <SV = 11> <Delay = 3.25>
ST_12 : Operation 125 [1/1] (3.25ns)   --->   "%store_ln111 = store i32 %ModRes_6, i12 %DataRAM_7_addr_5" [Crypto.cpp:111]   --->   Operation 125 'store' 'store_ln111' <Predicate = (RAMSel_cast_read == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_12 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln111 = br void %arrayidx14155.1.3.exit" [Crypto.cpp:111]   --->   Operation 126 'br' 'br_ln111' <Predicate = (RAMSel_cast_read == 2)> <Delay = 0.00>
ST_12 : Operation 127 [1/1] (3.25ns)   --->   "%store_ln111 = store i32 %ModRes_6, i12 %DataRAM_4_addr_5" [Crypto.cpp:111]   --->   Operation 127 'store' 'store_ln111' <Predicate = (RAMSel_cast_read == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_12 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln111 = br void %arrayidx14155.1.3.exit" [Crypto.cpp:111]   --->   Operation 128 'br' 'br_ln111' <Predicate = (RAMSel_cast_read == 1)> <Delay = 0.00>
ST_12 : Operation 129 [1/1] (3.25ns)   --->   "%store_ln111 = store i32 %ModRes_6, i12 %DataRAM_1_addr_5" [Crypto.cpp:111]   --->   Operation 129 'store' 'store_ln111' <Predicate = (RAMSel_cast_read == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_12 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln111 = br void %arrayidx14155.1.3.exit" [Crypto.cpp:111]   --->   Operation 130 'br' 'br_ln111' <Predicate = (RAMSel_cast_read == 0)> <Delay = 0.00>
ST_12 : Operation 131 [1/1] (3.25ns)   --->   "%store_ln111 = store i32 %ModRes_6, i12 %DataRAM_10_addr_5" [Crypto.cpp:111]   --->   Operation 131 'store' 'store_ln111' <Predicate = (RAMSel_cast_read == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_12 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln111 = br void %arrayidx14155.1.3.exit" [Crypto.cpp:111]   --->   Operation 132 'br' 'br_ln111' <Predicate = (RAMSel_cast_read == 3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ DataRAM_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ DataRAM_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ DataRAM_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ DataRAM_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ RAMSel_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j_10                    (alloca           ) [ 0100000000000]
RAMSel_cast_read        (read             ) [ 0111111111111]
store_ln0               (store            ) [ 0000000000000]
br_ln0                  (br               ) [ 0000000000000]
j                       (load             ) [ 0000000000000]
specpipeline_ln0        (specpipeline     ) [ 0000000000000]
tmp                     (bitselect        ) [ 0111111111000]
br_ln106                (br               ) [ 0000000000000]
j_10_cast77             (zext             ) [ 0000000000000]
empty                   (trunc            ) [ 0010000000000]
DataRAM_1_addr_2        (getelementptr    ) [ 0111111110000]
DataRAM_4_addr_2        (getelementptr    ) [ 0111111110000]
DataRAM_7_addr_2        (getelementptr    ) [ 0111111110000]
DataRAM_10_addr_2       (getelementptr    ) [ 0111111110000]
or_ln106                (or               ) [ 0000000000000]
zext_ln109              (zext             ) [ 0000000000000]
DataRAM_1_addr_3        (getelementptr    ) [ 0111111111110]
DataRAM_4_addr_3        (getelementptr    ) [ 0111111111110]
DataRAM_7_addr_3        (getelementptr    ) [ 0111111111110]
DataRAM_10_addr_3       (getelementptr    ) [ 0111111111110]
switch_ln111            (switch           ) [ 0000000000000]
add_ln106               (add              ) [ 0000000000000]
store_ln106             (store            ) [ 0000000000000]
br_ln106                (br               ) [ 0000000000000]
DataRAM_1_load_1        (load             ) [ 0000000000000]
DataRAM_4_load_1        (load             ) [ 0000000000000]
DataRAM_7_load_1        (load             ) [ 0000000000000]
DataRAM_10_load_1       (load             ) [ 0000000000000]
ModInput                (mux              ) [ 0111111110000]
or_ln106_3              (or               ) [ 0000000000000]
zext_ln109_3            (zext             ) [ 0000000000000]
DataRAM_1_addr_4        (getelementptr    ) [ 0111111111110]
DataRAM_4_addr_4        (getelementptr    ) [ 0111111111110]
DataRAM_7_addr_4        (getelementptr    ) [ 0111111111110]
DataRAM_10_addr_4       (getelementptr    ) [ 0111111111110]
or_ln106_4              (or               ) [ 0000000000000]
zext_ln109_4            (zext             ) [ 0000000000000]
DataRAM_1_addr_5        (getelementptr    ) [ 0111111111111]
DataRAM_4_addr_5        (getelementptr    ) [ 0111111111111]
DataRAM_7_addr_5        (getelementptr    ) [ 0111111111111]
DataRAM_10_addr_5       (getelementptr    ) [ 0111111111111]
DataRAM_1_load_2        (load             ) [ 0000000000000]
DataRAM_4_load_2        (load             ) [ 0000000000000]
DataRAM_7_load_2        (load             ) [ 0000000000000]
DataRAM_10_load_2       (load             ) [ 0000000000000]
ModInput_4              (mux              ) [ 0111111111000]
DataRAM_1_load_3        (load             ) [ 0000000000000]
DataRAM_4_load_3        (load             ) [ 0000000000000]
DataRAM_7_load_3        (load             ) [ 0000000000000]
DataRAM_10_load_3       (load             ) [ 0000000000000]
ModInput_5              (mux              ) [ 0111111111100]
DataRAM_1_load_4        (load             ) [ 0000000000000]
DataRAM_4_load_4        (load             ) [ 0000000000000]
DataRAM_7_load_4        (load             ) [ 0000000000000]
DataRAM_10_load_4       (load             ) [ 0000000000000]
ModInput_6              (mux              ) [ 0111111111110]
ModRes                  (call             ) [ 0000000000000]
store_ln111             (store            ) [ 0000000000000]
store_ln111             (store            ) [ 0000000000000]
store_ln111             (store            ) [ 0000000000000]
store_ln111             (store            ) [ 0000000000000]
ModRes_4                (call             ) [ 0011000000110]
ModRes_5                (call             ) [ 0001000000010]
speclooptripcount_ln108 (speclooptripcount) [ 0000000000000]
specloopname_ln106      (specloopname     ) [ 0000000000000]
ModRes_6                (call             ) [ 0000100000001]
store_ln111             (store            ) [ 0000000000000]
store_ln111             (store            ) [ 0000000000000]
store_ln111             (store            ) [ 0000000000000]
store_ln111             (store            ) [ 0000000000000]
store_ln111             (store            ) [ 0000000000000]
store_ln111             (store            ) [ 0000000000000]
store_ln111             (store            ) [ 0000000000000]
store_ln111             (store            ) [ 0000000000000]
store_ln111             (store            ) [ 0000000000000]
br_ln111                (br               ) [ 0000000000000]
store_ln111             (store            ) [ 0000000000000]
br_ln111                (br               ) [ 0000000000000]
store_ln111             (store            ) [ 0000000000000]
br_ln111                (br               ) [ 0000000000000]
store_ln111             (store            ) [ 0000000000000]
br_ln111                (br               ) [ 0000000000000]
ret_ln0                 (ret              ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="DataRAM_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataRAM_1"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="DataRAM_4">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataRAM_4"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="DataRAM_7">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataRAM_7"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="DataRAM_10">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataRAM_10"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="RAMSel_cast">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="RAMSel_cast"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i13.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i32.i2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MOD_PLAINTEXTMODULUS"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="j_10_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j_10/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="RAMSel_cast_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="2" slack="0"/>
<pin id="62" dir="0" index="1" bw="2" slack="0"/>
<pin id="63" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="RAMSel_cast_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="DataRAM_1_addr_2_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="13" slack="0"/>
<pin id="70" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_1_addr_2/1 "/>
</bind>
</comp>

<comp id="73" class="1004" name="DataRAM_4_addr_2_gep_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="32" slack="0"/>
<pin id="75" dir="0" index="1" bw="1" slack="0"/>
<pin id="76" dir="0" index="2" bw="13" slack="0"/>
<pin id="77" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_4_addr_2/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="DataRAM_7_addr_2_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="13" slack="0"/>
<pin id="84" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_7_addr_2/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="DataRAM_10_addr_2_gep_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="32" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="0" index="2" bw="13" slack="0"/>
<pin id="91" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_10_addr_2/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_access_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="12" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="1"/>
<pin id="97" dir="0" index="2" bw="0" slack="0"/>
<pin id="99" dir="0" index="4" bw="12" slack="0"/>
<pin id="100" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="101" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="98" dir="1" index="3" bw="32" slack="0"/>
<pin id="102" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="DataRAM_1_load_1/1 DataRAM_1_load_2/1 DataRAM_1_load_3/2 DataRAM_1_load_4/2 store_ln111/8 store_ln111/11 store_ln111/11 store_ln111/12 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_access_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="12" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="1"/>
<pin id="107" dir="0" index="2" bw="0" slack="0"/>
<pin id="109" dir="0" index="4" bw="12" slack="0"/>
<pin id="110" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="111" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="108" dir="1" index="3" bw="32" slack="0"/>
<pin id="112" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="DataRAM_4_load_1/1 DataRAM_4_load_2/1 DataRAM_4_load_3/2 DataRAM_4_load_4/2 store_ln111/8 store_ln111/11 store_ln111/11 store_ln111/12 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_access_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="12" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="1"/>
<pin id="117" dir="0" index="2" bw="0" slack="0"/>
<pin id="119" dir="0" index="4" bw="12" slack="0"/>
<pin id="120" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="121" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="3" bw="32" slack="0"/>
<pin id="122" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="DataRAM_7_load_1/1 DataRAM_7_load_2/1 DataRAM_7_load_3/2 DataRAM_7_load_4/2 store_ln111/8 store_ln111/11 store_ln111/11 store_ln111/12 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_access_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="12" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="1"/>
<pin id="127" dir="0" index="2" bw="0" slack="0"/>
<pin id="129" dir="0" index="4" bw="12" slack="0"/>
<pin id="130" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="131" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="128" dir="1" index="3" bw="32" slack="0"/>
<pin id="132" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="DataRAM_10_load_1/1 DataRAM_10_load_2/1 DataRAM_10_load_3/2 DataRAM_10_load_4/2 store_ln111/8 store_ln111/11 store_ln111/11 store_ln111/12 "/>
</bind>
</comp>

<comp id="134" class="1004" name="DataRAM_1_addr_3_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="12" slack="0"/>
<pin id="138" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_1_addr_3/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="DataRAM_4_addr_3_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="12" slack="0"/>
<pin id="145" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_4_addr_3/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="DataRAM_7_addr_3_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="12" slack="0"/>
<pin id="152" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_7_addr_3/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="DataRAM_10_addr_3_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="12" slack="0"/>
<pin id="159" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_10_addr_3/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="DataRAM_1_addr_4_gep_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="0" index="2" bw="12" slack="0"/>
<pin id="170" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_1_addr_4/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="DataRAM_4_addr_4_gep_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="0" index="2" bw="12" slack="0"/>
<pin id="177" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_4_addr_4/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="DataRAM_7_addr_4_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="12" slack="0"/>
<pin id="184" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_7_addr_4/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="DataRAM_10_addr_4_gep_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="0" index="2" bw="12" slack="0"/>
<pin id="191" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_10_addr_4/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="DataRAM_1_addr_5_gep_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="0" index="2" bw="12" slack="0"/>
<pin id="198" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_1_addr_5/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="DataRAM_4_addr_5_gep_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="0" index="2" bw="12" slack="0"/>
<pin id="205" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_4_addr_5/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="DataRAM_7_addr_5_gep_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="0" index="2" bw="12" slack="0"/>
<pin id="212" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_7_addr_5/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="DataRAM_10_addr_5_gep_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="0" index="2" bw="12" slack="0"/>
<pin id="219" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_10_addr_5/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="grp_MOD_PLAINTEXTMODULUS_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="0"/>
<pin id="232" dir="0" index="1" bw="32" slack="1"/>
<pin id="233" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="ModRes/3 ModRes_4/4 ModRes_5/5 ModRes_6/6 "/>
</bind>
</comp>

<comp id="239" class="1004" name="grp_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="0"/>
<pin id="241" dir="0" index="1" bw="32" slack="0"/>
<pin id="242" dir="0" index="2" bw="32" slack="0"/>
<pin id="243" dir="0" index="3" bw="32" slack="0"/>
<pin id="244" dir="0" index="4" bw="32" slack="0"/>
<pin id="245" dir="0" index="5" bw="2" slack="1"/>
<pin id="246" dir="1" index="6" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="ModInput/2 ModInput_5/3 "/>
</bind>
</comp>

<comp id="252" class="1004" name="grp_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="0"/>
<pin id="254" dir="0" index="1" bw="32" slack="0"/>
<pin id="255" dir="0" index="2" bw="32" slack="0"/>
<pin id="256" dir="0" index="3" bw="32" slack="0"/>
<pin id="257" dir="0" index="4" bw="32" slack="0"/>
<pin id="258" dir="0" index="5" bw="2" slack="1"/>
<pin id="259" dir="1" index="6" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="ModInput_4/2 ModInput_6/3 "/>
</bind>
</comp>

<comp id="265" class="1005" name="reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="1"/>
<pin id="267" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ModRes_4 ModRes_6 "/>
</bind>
</comp>

<comp id="277" class="1004" name="store_ln0_store_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="0"/>
<pin id="279" dir="0" index="1" bw="13" slack="0"/>
<pin id="280" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="j_load_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="13" slack="0"/>
<pin id="284" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="285" class="1004" name="tmp_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="0"/>
<pin id="287" dir="0" index="1" bw="13" slack="0"/>
<pin id="288" dir="0" index="2" bw="5" slack="0"/>
<pin id="289" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="293" class="1004" name="j_10_cast77_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="13" slack="0"/>
<pin id="295" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_10_cast77/1 "/>
</bind>
</comp>

<comp id="301" class="1004" name="empty_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="13" slack="0"/>
<pin id="303" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="305" class="1004" name="or_ln106_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="12" slack="0"/>
<pin id="307" dir="0" index="1" bw="12" slack="0"/>
<pin id="308" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln106/1 "/>
</bind>
</comp>

<comp id="311" class="1004" name="zext_ln109_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="12" slack="0"/>
<pin id="313" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln109/1 "/>
</bind>
</comp>

<comp id="319" class="1004" name="add_ln106_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="13" slack="0"/>
<pin id="321" dir="0" index="1" bw="4" slack="0"/>
<pin id="322" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln106/1 "/>
</bind>
</comp>

<comp id="325" class="1004" name="store_ln106_store_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="13" slack="0"/>
<pin id="327" dir="0" index="1" bw="13" slack="0"/>
<pin id="328" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln106/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="or_ln106_3_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="12" slack="1"/>
<pin id="332" dir="0" index="1" bw="12" slack="0"/>
<pin id="333" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln106_3/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="zext_ln109_3_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="12" slack="0"/>
<pin id="337" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln109_3/2 "/>
</bind>
</comp>

<comp id="343" class="1004" name="or_ln106_4_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="12" slack="1"/>
<pin id="345" dir="0" index="1" bw="12" slack="0"/>
<pin id="346" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln106_4/2 "/>
</bind>
</comp>

<comp id="348" class="1004" name="zext_ln109_4_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="12" slack="0"/>
<pin id="350" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln109_4/2 "/>
</bind>
</comp>

<comp id="356" class="1005" name="j_10_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="13" slack="0"/>
<pin id="358" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="j_10 "/>
</bind>
</comp>

<comp id="363" class="1005" name="RAMSel_cast_read_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="2" slack="1"/>
<pin id="365" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="RAMSel_cast_read "/>
</bind>
</comp>

<comp id="369" class="1005" name="tmp_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="1" slack="1"/>
<pin id="371" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="373" class="1005" name="empty_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="12" slack="1"/>
<pin id="375" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="379" class="1005" name="DataRAM_1_addr_2_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="12" slack="1"/>
<pin id="381" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="DataRAM_1_addr_2 "/>
</bind>
</comp>

<comp id="384" class="1005" name="DataRAM_4_addr_2_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="12" slack="1"/>
<pin id="386" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="DataRAM_4_addr_2 "/>
</bind>
</comp>

<comp id="389" class="1005" name="DataRAM_7_addr_2_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="12" slack="1"/>
<pin id="391" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="DataRAM_7_addr_2 "/>
</bind>
</comp>

<comp id="394" class="1005" name="DataRAM_10_addr_2_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="12" slack="1"/>
<pin id="396" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="DataRAM_10_addr_2 "/>
</bind>
</comp>

<comp id="399" class="1005" name="DataRAM_1_addr_3_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="12" slack="1"/>
<pin id="401" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="DataRAM_1_addr_3 "/>
</bind>
</comp>

<comp id="405" class="1005" name="DataRAM_4_addr_3_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="12" slack="1"/>
<pin id="407" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="DataRAM_4_addr_3 "/>
</bind>
</comp>

<comp id="411" class="1005" name="DataRAM_7_addr_3_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="12" slack="1"/>
<pin id="413" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="DataRAM_7_addr_3 "/>
</bind>
</comp>

<comp id="417" class="1005" name="DataRAM_10_addr_3_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="12" slack="1"/>
<pin id="419" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="DataRAM_10_addr_3 "/>
</bind>
</comp>

<comp id="423" class="1005" name="ModInput_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="32" slack="1"/>
<pin id="425" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ModInput "/>
</bind>
</comp>

<comp id="428" class="1005" name="DataRAM_1_addr_4_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="12" slack="1"/>
<pin id="430" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="DataRAM_1_addr_4 "/>
</bind>
</comp>

<comp id="434" class="1005" name="DataRAM_4_addr_4_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="12" slack="1"/>
<pin id="436" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="DataRAM_4_addr_4 "/>
</bind>
</comp>

<comp id="440" class="1005" name="DataRAM_7_addr_4_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="12" slack="1"/>
<pin id="442" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="DataRAM_7_addr_4 "/>
</bind>
</comp>

<comp id="446" class="1005" name="DataRAM_10_addr_4_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="12" slack="1"/>
<pin id="448" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="DataRAM_10_addr_4 "/>
</bind>
</comp>

<comp id="452" class="1005" name="DataRAM_1_addr_5_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="12" slack="1"/>
<pin id="454" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="DataRAM_1_addr_5 "/>
</bind>
</comp>

<comp id="457" class="1005" name="DataRAM_4_addr_5_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="12" slack="1"/>
<pin id="459" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="DataRAM_4_addr_5 "/>
</bind>
</comp>

<comp id="462" class="1005" name="DataRAM_7_addr_5_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="12" slack="1"/>
<pin id="464" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="DataRAM_7_addr_5 "/>
</bind>
</comp>

<comp id="467" class="1005" name="DataRAM_10_addr_5_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="12" slack="1"/>
<pin id="469" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="DataRAM_10_addr_5 "/>
</bind>
</comp>

<comp id="472" class="1005" name="ModInput_4_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="32" slack="2"/>
<pin id="474" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="ModInput_4 "/>
</bind>
</comp>

<comp id="477" class="1005" name="ModInput_5_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="32" slack="2"/>
<pin id="479" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="ModInput_5 "/>
</bind>
</comp>

<comp id="482" class="1005" name="ModInput_6_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="32" slack="3"/>
<pin id="484" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="ModInput_6 "/>
</bind>
</comp>

<comp id="487" class="1005" name="ModRes_5_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="32" slack="1"/>
<pin id="489" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ModRes_5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="10" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="64"><net_src comp="12" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="8" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="71"><net_src comp="0" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="28" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="78"><net_src comp="2" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="79"><net_src comp="28" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="85"><net_src comp="4" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="28" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="6" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="28" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="103"><net_src comp="66" pin="3"/><net_sink comp="94" pin=2"/></net>

<net id="113"><net_src comp="73" pin="3"/><net_sink comp="104" pin=2"/></net>

<net id="123"><net_src comp="80" pin="3"/><net_sink comp="114" pin=2"/></net>

<net id="133"><net_src comp="87" pin="3"/><net_sink comp="124" pin=2"/></net>

<net id="139"><net_src comp="0" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="28" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="2" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="28" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="153"><net_src comp="4" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="28" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="160"><net_src comp="6" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="28" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="162"><net_src comp="134" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="163"><net_src comp="141" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="164"><net_src comp="148" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="165"><net_src comp="155" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="171"><net_src comp="0" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="28" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="178"><net_src comp="2" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="28" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="185"><net_src comp="4" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="28" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="192"><net_src comp="6" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="28" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="199"><net_src comp="0" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="28" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="206"><net_src comp="2" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="28" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="213"><net_src comp="4" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="28" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="220"><net_src comp="6" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="28" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="222"><net_src comp="166" pin="3"/><net_sink comp="94" pin=2"/></net>

<net id="223"><net_src comp="173" pin="3"/><net_sink comp="104" pin=2"/></net>

<net id="224"><net_src comp="180" pin="3"/><net_sink comp="114" pin=2"/></net>

<net id="225"><net_src comp="187" pin="3"/><net_sink comp="124" pin=2"/></net>

<net id="226"><net_src comp="194" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="227"><net_src comp="201" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="228"><net_src comp="208" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="229"><net_src comp="215" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="234"><net_src comp="230" pin="2"/><net_sink comp="114" pin=4"/></net>

<net id="235"><net_src comp="230" pin="2"/><net_sink comp="104" pin=4"/></net>

<net id="236"><net_src comp="230" pin="2"/><net_sink comp="94" pin=4"/></net>

<net id="237"><net_src comp="230" pin="2"/><net_sink comp="124" pin=4"/></net>

<net id="238"><net_src comp="46" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="247"><net_src comp="40" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="248"><net_src comp="94" pin="7"/><net_sink comp="239" pin=1"/></net>

<net id="249"><net_src comp="104" pin="7"/><net_sink comp="239" pin=2"/></net>

<net id="250"><net_src comp="114" pin="7"/><net_sink comp="239" pin=3"/></net>

<net id="251"><net_src comp="124" pin="7"/><net_sink comp="239" pin=4"/></net>

<net id="260"><net_src comp="40" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="261"><net_src comp="94" pin="3"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="104" pin="3"/><net_sink comp="252" pin=2"/></net>

<net id="263"><net_src comp="114" pin="3"/><net_sink comp="252" pin=3"/></net>

<net id="264"><net_src comp="124" pin="3"/><net_sink comp="252" pin=4"/></net>

<net id="268"><net_src comp="230" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="114" pin=4"/></net>

<net id="270"><net_src comp="265" pin="1"/><net_sink comp="104" pin=4"/></net>

<net id="271"><net_src comp="265" pin="1"/><net_sink comp="94" pin=4"/></net>

<net id="272"><net_src comp="265" pin="1"/><net_sink comp="124" pin=4"/></net>

<net id="273"><net_src comp="265" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="274"><net_src comp="265" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="275"><net_src comp="265" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="276"><net_src comp="265" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="281"><net_src comp="14" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="290"><net_src comp="24" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="291"><net_src comp="282" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="292"><net_src comp="26" pin="0"/><net_sink comp="285" pin=2"/></net>

<net id="296"><net_src comp="282" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="298"><net_src comp="293" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="299"><net_src comp="293" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="300"><net_src comp="293" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="304"><net_src comp="282" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="309"><net_src comp="301" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="30" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="314"><net_src comp="305" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="316"><net_src comp="311" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="317"><net_src comp="311" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="318"><net_src comp="311" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="323"><net_src comp="282" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="38" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="329"><net_src comp="319" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="334"><net_src comp="42" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="338"><net_src comp="330" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="340"><net_src comp="335" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="341"><net_src comp="335" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="342"><net_src comp="335" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="347"><net_src comp="44" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="351"><net_src comp="343" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="353"><net_src comp="348" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="354"><net_src comp="348" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="355"><net_src comp="348" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="359"><net_src comp="56" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="361"><net_src comp="356" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="362"><net_src comp="356" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="366"><net_src comp="60" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="239" pin=5"/></net>

<net id="368"><net_src comp="363" pin="1"/><net_sink comp="252" pin=5"/></net>

<net id="372"><net_src comp="285" pin="3"/><net_sink comp="369" pin=0"/></net>

<net id="376"><net_src comp="301" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="378"><net_src comp="373" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="382"><net_src comp="66" pin="3"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="387"><net_src comp="73" pin="3"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="392"><net_src comp="80" pin="3"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="397"><net_src comp="87" pin="3"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="402"><net_src comp="134" pin="3"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="404"><net_src comp="399" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="408"><net_src comp="141" pin="3"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="410"><net_src comp="405" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="414"><net_src comp="148" pin="3"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="416"><net_src comp="411" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="420"><net_src comp="155" pin="3"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="422"><net_src comp="417" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="426"><net_src comp="239" pin="6"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="431"><net_src comp="166" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="433"><net_src comp="428" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="437"><net_src comp="173" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="439"><net_src comp="434" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="443"><net_src comp="180" pin="3"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="445"><net_src comp="440" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="449"><net_src comp="187" pin="3"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="451"><net_src comp="446" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="455"><net_src comp="194" pin="3"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="460"><net_src comp="201" pin="3"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="465"><net_src comp="208" pin="3"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="470"><net_src comp="215" pin="3"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="475"><net_src comp="252" pin="6"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="480"><net_src comp="239" pin="6"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="485"><net_src comp="252" pin="6"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="490"><net_src comp="230" pin="2"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="492"><net_src comp="487" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="493"><net_src comp="487" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="494"><net_src comp="487" pin="1"/><net_sink comp="124" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: DataRAM_1 | {8 11 12 }
	Port: DataRAM_4 | {8 11 12 }
	Port: DataRAM_7 | {8 11 12 }
	Port: DataRAM_10 | {8 11 12 }
 - Input state : 
	Port: Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113 : DataRAM_1 | {1 2 3 }
	Port: Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113 : DataRAM_4 | {1 2 3 }
	Port: Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113 : DataRAM_7 | {1 2 3 }
	Port: Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113 : DataRAM_10 | {1 2 3 }
	Port: Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113 : RAMSel_cast | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		j : 1
		tmp : 2
		br_ln106 : 3
		j_10_cast77 : 2
		empty : 2
		DataRAM_1_addr_2 : 3
		DataRAM_4_addr_2 : 3
		DataRAM_7_addr_2 : 3
		DataRAM_10_addr_2 : 3
		DataRAM_1_load_1 : 4
		DataRAM_4_load_1 : 4
		DataRAM_7_load_1 : 4
		DataRAM_10_load_1 : 4
		or_ln106 : 3
		zext_ln109 : 3
		DataRAM_1_addr_3 : 4
		DataRAM_4_addr_3 : 4
		DataRAM_7_addr_3 : 4
		DataRAM_10_addr_3 : 4
		DataRAM_1_load_2 : 5
		DataRAM_4_load_2 : 5
		DataRAM_7_load_2 : 5
		DataRAM_10_load_2 : 5
		add_ln106 : 2
		store_ln106 : 3
	State 2
		ModInput : 1
		DataRAM_1_addr_4 : 1
		DataRAM_4_addr_4 : 1
		DataRAM_7_addr_4 : 1
		DataRAM_10_addr_4 : 1
		DataRAM_1_addr_5 : 1
		DataRAM_4_addr_5 : 1
		DataRAM_7_addr_5 : 1
		DataRAM_10_addr_5 : 1
		ModInput_4 : 1
		DataRAM_1_load_3 : 2
		DataRAM_4_load_3 : 2
		DataRAM_7_load_3 : 2
		DataRAM_10_load_3 : 2
		DataRAM_1_load_4 : 2
		DataRAM_4_load_4 : 2
		DataRAM_7_load_4 : 2
		DataRAM_10_load_4 : 2
	State 3
		ModInput_5 : 1
		ModInput_6 : 1
	State 4
	State 5
	State 6
	State 7
	State 8
		store_ln111 : 1
		store_ln111 : 1
		store_ln111 : 1
		store_ln111 : 1
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|
| Operation|         Functional Unit         |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|
|   call   | grp_MOD_PLAINTEXTMODULUS_fu_230 |   242   |   508   |
|----------|---------------------------------|---------|---------|
|    mux   |            grp_fu_239           |    0    |    20   |
|          |            grp_fu_252           |    0    |    20   |
|----------|---------------------------------|---------|---------|
|    add   |         add_ln106_fu_319        |    0    |    14   |
|----------|---------------------------------|---------|---------|
|   read   |   RAMSel_cast_read_read_fu_60   |    0    |    0    |
|----------|---------------------------------|---------|---------|
| bitselect|            tmp_fu_285           |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |        j_10_cast77_fu_293       |    0    |    0    |
|   zext   |        zext_ln109_fu_311        |    0    |    0    |
|          |       zext_ln109_3_fu_335       |    0    |    0    |
|          |       zext_ln109_4_fu_348       |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   trunc  |           empty_fu_301          |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |         or_ln106_fu_305         |    0    |    0    |
|    or    |        or_ln106_3_fu_330        |    0    |    0    |
|          |        or_ln106_4_fu_343        |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   Total  |                                 |   242   |   562   |
|----------|---------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|DataRAM_10_addr_2_reg_394|   12   |
|DataRAM_10_addr_3_reg_417|   12   |
|DataRAM_10_addr_4_reg_446|   12   |
|DataRAM_10_addr_5_reg_467|   12   |
| DataRAM_1_addr_2_reg_379|   12   |
| DataRAM_1_addr_3_reg_399|   12   |
| DataRAM_1_addr_4_reg_428|   12   |
| DataRAM_1_addr_5_reg_452|   12   |
| DataRAM_4_addr_2_reg_384|   12   |
| DataRAM_4_addr_3_reg_405|   12   |
| DataRAM_4_addr_4_reg_434|   12   |
| DataRAM_4_addr_5_reg_457|   12   |
| DataRAM_7_addr_2_reg_389|   12   |
| DataRAM_7_addr_3_reg_411|   12   |
| DataRAM_7_addr_4_reg_440|   12   |
| DataRAM_7_addr_5_reg_462|   12   |
|    ModInput_4_reg_472   |   32   |
|    ModInput_5_reg_477   |   32   |
|    ModInput_6_reg_482   |   32   |
|     ModInput_reg_423    |   32   |
|     ModRes_5_reg_487    |   32   |
| RAMSel_cast_read_reg_363|    2   |
|      empty_reg_373      |   12   |
|       j_10_reg_356      |   13   |
|         reg_265         |   32   |
|       tmp_reg_369       |    1   |
+-------------------------+--------+
|          Total          |   412  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------|------|------|------|--------||---------||---------|
|               Comp              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------|------|------|------|--------||---------||---------|
|         grp_access_fu_94        |  p0  |   5  |  12  |   60   ||    25   |
|         grp_access_fu_94        |  p1  |   2  |  32  |   64   ||    9    |
|         grp_access_fu_94        |  p2  |   5  |   0  |    0   ||    25   |
|         grp_access_fu_94        |  p4  |   2  |  12  |   24   ||    9    |
|        grp_access_fu_104        |  p0  |   5  |  12  |   60   ||    25   |
|        grp_access_fu_104        |  p1  |   2  |  32  |   64   ||    9    |
|        grp_access_fu_104        |  p2  |   5  |   0  |    0   ||    25   |
|        grp_access_fu_104        |  p4  |   2  |  12  |   24   ||    9    |
|        grp_access_fu_114        |  p0  |   5  |  12  |   60   ||    25   |
|        grp_access_fu_114        |  p1  |   2  |  32  |   64   ||    9    |
|        grp_access_fu_114        |  p2  |   5  |   0  |    0   ||    25   |
|        grp_access_fu_114        |  p4  |   2  |  12  |   24   ||    9    |
|        grp_access_fu_124        |  p0  |   5  |  12  |   60   ||    25   |
|        grp_access_fu_124        |  p1  |   2  |  32  |   64   ||    9    |
|        grp_access_fu_124        |  p2  |   5  |   0  |    0   ||    25   |
|        grp_access_fu_124        |  p4  |   2  |  12  |   24   ||    9    |
| grp_MOD_PLAINTEXTMODULUS_fu_230 |  p1  |   4  |  32  |   128  ||    20   |
|---------------------------------|------|------|------|--------||---------||---------|
|              Total              |      |      |      |   720  || 30.0978 ||   292   |
|---------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   242  |   562  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   30   |    -   |   292  |
|  Register |    -   |   412  |    -   |
+-----------+--------+--------+--------+
|   Total   |   30   |   654  |   854  |
+-----------+--------+--------+--------+
