<schema xmlns="http://www.cadence.com/spb/csschema"
	xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
	xsi:schemaLocation="http://www.cadence.com/spb/csschema CSSchema002.xsd">
  <header>
    <schemaVersion>16.6</schemaVersion>
    <creatorTool>conceptHDL</creatorTool>
    <modifierTool>conceptHDL</modifierTool>
    <modificationTime>2014-07-14T12:48:09</modificationTime>
    <savedLibrary>tubii_lib</savedLibrary>
  </header>
  <designs>
    <design schemaType="nameBased" name="microzedconnection" view="sch_1">
      <external_errors>true</external_errors>
      <lastids>
        <instanceid>4</instanceid>
        <netid>152</netid>
        <insttermid>8</insttermid>
      </lastids>
      <cells>
        <cell>
          <id>S2</id>
          <library>capacitors</library>
          <name>csmd0603</name>
          <view>sym_1</view>
          <parameters>
          </parameters>
          <terms>
            <term>
              <id>T5</id>
              <name>a</name>
              <direction>input</direction>
              <msb>0</msb>
              <lsb>0</lsb>
            </term>
            <term>
              <id>T6</id>
              <name>b</name>
              <direction>output</direction>
              <msb>0</msb>
              <lsb>0</lsb>
            </term>
          </terms>
        </cell>
      </cells>
      <nets>
        <net>
          <id>N1</id>
          <name>async in</name>
        </net>
        <net>
          <id>N2</id>
          <name>page3_async in</name>
        </net>
        <net>
          <id>N3</id>
          <name>async out</name>
        </net>
        <net>
          <id>N4</id>
          <name>page3_async out</name>
        </net>
        <net>
          <id>N5</id>
          <name>asyncpuls in</name>
        </net>
        <net>
          <id>N6</id>
          <name>page3_asyncpuls in</name>
        </net>
        <net>
          <id>N7</id>
          <name>bank13_lvds_2_n</name>
        </net>
        <net>
          <id>N8</id>
          <name>page3_bank13_lvds_2_n</name>
        </net>
        <net>
          <id>N9</id>
          <name>bank13_lvds_2_p</name>
        </net>
        <net>
          <id>N10</id>
          <name>page3_bank13_lvds_2_p</name>
        </net>
        <net>
          <id>N11</id>
          <name>bank13_lvds_3_n</name>
        </net>
        <net>
          <id>N12</id>
          <name>page3_bank13_lvds_3_n</name>
        </net>
        <net>
          <id>N13</id>
          <name>bank13_lvds_3_p</name>
        </net>
        <net>
          <id>N14</id>
          <name>page3_bank13_lvds_3_p</name>
        </net>
        <net>
          <id>N15</id>
          <name>bank13_lvds_6_p</name>
        </net>
        <net>
          <id>N16</id>
          <name>page3_bank13_lvds_6_p</name>
        </net>
        <net>
          <id>N17</id>
          <name>bank_0_k9</name>
        </net>
        <net>
          <id>N18</id>
          <name>page3_bank_0_k9</name>
        </net>
        <net>
          <id>N19</id>
          <name>bank_0_m10</name>
        </net>
        <net>
          <id>N20</id>
          <name>page3_bank_0_m10</name>
        </net>
        <net>
          <id>N21</id>
          <name>bank_0_m9</name>
        </net>
        <net>
          <id>N22</id>
          <name>page3_bank_0_m9</name>
        </net>
        <net>
          <id>N23</id>
          <name>bank_0l10</name>
        </net>
        <net>
          <id>N24</id>
          <name>page3_bank_0l10</name>
        </net>
        <net>
          <id>N25</id>
          <name>bsu_in</name>
          <msb>49</msb>
          <lsb>0</lsb>
        </net>
        <net>
          <id>N26</id>
          <name>page3_bsu_in</name>
          <msb>49</msb>
          <lsb>0</lsb>
        </net>
        <net>
          <id>N27</id>
          <name>carrier_srst#</name>
        </net>
        <net>
          <id>N28</id>
          <name>page3_carrier_srst#</name>
        </net>
        <net>
          <id>N29</id>
          <name>ddgt in</name>
        </net>
        <net>
          <id>N30</id>
          <name>page3_ddgt in</name>
        </net>
        <net>
          <id>N31</id>
          <name>ddgt out</name>
        </net>
        <net>
          <id>N32</id>
          <name>page3_ddgt out</name>
        </net>
        <net>
          <id>N33</id>
          <name>dgt in</name>
        </net>
        <net>
          <id>N34</id>
          <name>page3_dgt in</name>
        </net>
        <net>
          <id>N35</id>
          <name>dgt out</name>
        </net>
        <net>
          <id>N36</id>
          <name>page3_dgt out</name>
        </net>
        <net>
          <id>N37</id>
          <name>ecal out</name>
        </net>
        <net>
          <id>N38</id>
          <name>page3_ecal out</name>
        </net>
        <net>
          <id>N39</id>
          <name>fpga_done</name>
        </net>
        <net>
          <id>N40</id>
          <name>page3_fpga_done</name>
        </net>
        <net>
          <id>N41</id>
          <name>glb_triga</name>
        </net>
        <net>
          <id>N42</id>
          <name>page3_glb_triga</name>
        </net>
        <net>
          <id>N43</id>
          <name>glb_trigb</name>
        </net>
        <net>
          <id>N44</id>
          <name>page3_glb_trigb</name>
        </net>
        <net>
          <id>N46</id>
          <name>page3_gnd</name>
        </net>
        <net>
          <id>N47</id>
          <name>init#</name>
        </net>
        <net>
          <id>N48</id>
          <name>page3_init#</name>
        </net>
        <net>
          <id>N49</id>
          <name>jtag_tck</name>
        </net>
        <net>
          <id>N50</id>
          <name>page3_jtag_tck</name>
        </net>
        <net>
          <id>N51</id>
          <name>jtag_tdi</name>
        </net>
        <net>
          <id>N52</id>
          <name>page3_jtag_tdi</name>
        </net>
        <net>
          <id>N53</id>
          <name>jtag_tdo</name>
        </net>
        <net>
          <id>N54</id>
          <name>page3_jtag_tdo</name>
        </net>
        <net>
          <id>N55</id>
          <name>jtag_tms</name>
        </net>
        <net>
          <id>N56</id>
          <name>page3_jtag_tms</name>
        </net>
        <net>
          <id>N57</id>
          <name>jx1_guide_pin1</name>
        </net>
        <net>
          <id>N58</id>
          <name>page3_jx1_guide_pin1</name>
        </net>
        <net>
          <id>N59</id>
          <name>jx1_guide_pin2</name>
        </net>
        <net>
          <id>N60</id>
          <name>page3_jx1_guide_pin2</name>
        </net>
        <net>
          <id>N61</id>
          <name>jx1_lvds_n</name>
          <msb>23</msb>
          <lsb>0</lsb>
        </net>
        <net>
          <id>N62</id>
          <name>page3_jx1_lvds_n</name>
          <msb>23</msb>
          <lsb>0</lsb>
        </net>
        <net>
          <id>N63</id>
          <name>jx1_lvds_p</name>
          <msb>23</msb>
          <lsb>0</lsb>
        </net>
        <net>
          <id>N64</id>
          <name>page3_jx1_lvds_p</name>
          <msb>23</msb>
          <lsb>0</lsb>
        </net>
        <net>
          <id>N65</id>
          <name>jx2_guide_pin1</name>
        </net>
        <net>
          <id>N66</id>
          <name>page3_jx2_guide_pin1</name>
        </net>
        <net>
          <id>N67</id>
          <name>jx2_guide_pin2</name>
        </net>
        <net>
          <id>N68</id>
          <name>page3_jx2_guide_pin2</name>
        </net>
        <net>
          <id>N69</id>
          <name>jx2_lvds_n</name>
          <msb>23</msb>
          <lsb>0</lsb>
        </net>
        <net>
          <id>N70</id>
          <name>page3_jx2_lvds_n</name>
          <msb>23</msb>
          <lsb>0</lsb>
        </net>
        <net>
          <id>N71</id>
          <name>jx2_lvds_p</name>
          <msb>23</msb>
          <lsb>0</lsb>
        </net>
        <net>
          <id>N72</id>
          <name>page3_jx2_lvds_p</name>
          <msb>23</msb>
          <lsb>0</lsb>
        </net>
        <net>
          <id>N73</id>
          <name>nim_trig_in</name>
          <msb>2</msb>
          <lsb>0</lsb>
        </net>
        <net>
          <id>N74</id>
          <name>page3_nim_trig_in</name>
          <msb>2</msb>
          <lsb>0</lsb>
        </net>
        <net>
          <id>N75</id>
          <name>nim_trig_out</name>
          <msb>1</msb>
          <lsb>0</lsb>
        </net>
        <net>
          <id>N76</id>
          <name>page3_nim_trig_out</name>
          <msb>1</msb>
          <lsb>0</lsb>
        </net>
        <net>
          <id>N77</id>
          <name>pmod_d6</name>
        </net>
        <net>
          <id>N78</id>
          <name>page3_pmod_d6</name>
        </net>
        <net>
          <id>N79</id>
          <name>pmod_d7</name>
        </net>
        <net>
          <id>N80</id>
          <name>page3_pmod_d7</name>
        </net>
        <net>
          <id>N81</id>
          <name>pulse_out</name>
        </net>
        <net>
          <id>N82</id>
          <name>page3_pulse_out</name>
        </net>
        <net>
          <id>N83</id>
          <name>pwr_en</name>
        </net>
        <net>
          <id>N84</id>
          <name>page3_pwr_en</name>
        </net>
        <net>
          <id>N85</id>
          <name>pwr_good</name>
        </net>
        <net>
          <id>N86</id>
          <name>page3_pwr_good</name>
        </net>
        <net>
          <id>N87</id>
          <name>semisync in</name>
        </net>
        <net>
          <id>N88</id>
          <name>page3_semisync in</name>
        </net>
        <net>
          <id>N89</id>
          <name>semisync out</name>
        </net>
        <net>
          <id>N90</id>
          <name>page3_semisync out</name>
        </net>
        <net>
          <id>N91</id>
          <name>semisyncpuls in</name>
        </net>
        <net>
          <id>N92</id>
          <name>page3_semisyncpuls in</name>
        </net>
        <net>
          <id>N93</id>
          <name>st_clr</name>
        </net>
        <net>
          <id>N94</id>
          <name>page3_st_clr</name>
        </net>
        <net>
          <id>N95</id>
          <name>st_data</name>
        </net>
        <net>
          <id>N96</id>
          <name>page3_st_data</name>
        </net>
        <net>
          <id>N97</id>
          <name>st_en</name>
        </net>
        <net>
          <id>N98</id>
          <name>page3_st_en</name>
        </net>
        <net>
          <id>N99</id>
          <name>st_shift_clk</name>
        </net>
        <net>
          <id>N100</id>
          <name>page3_st_shift_clk</name>
        </net>
        <net>
          <id>N101</id>
          <name>st_wrclk</name>
        </net>
        <net>
          <id>N102</id>
          <name>page3_st_wrclk</name>
        </net>
        <net>
          <id>N103</id>
          <name>sync in</name>
        </net>
        <net>
          <id>N104</id>
          <name>page3_sync in</name>
        </net>
        <net>
          <id>N105</id>
          <name>sync out</name>
        </net>
        <net>
          <id>N106</id>
          <name>page3_sync out</name>
        </net>
        <net>
          <id>N107</id>
          <name>syncpuls in</name>
        </net>
        <net>
          <id>N108</id>
          <name>page3_syncpuls in</name>
        </net>
        <net>
          <id>N109</id>
          <name>timingclockin</name>
        </net>
        <net>
          <id>N110</id>
          <name>page3_timingclockin</name>
        </net>
        <net>
          <id>N111</id>
          <name>timingclockin0</name>
        </net>
        <net>
          <id>N112</id>
          <name>page3_timingclockin0</name>
        </net>
        <net>
          <id>N113</id>
          <name>timingclockout0</name>
        </net>
        <net>
          <id>N114</id>
          <name>page3_timingclockout0</name>
        </net>
        <net>
          <id>N115</id>
          <name>timingcommandin</name>
        </net>
        <net>
          <id>N116</id>
          <name>page3_timingcommandin</name>
        </net>
        <net>
          <id>N117</id>
          <name>timingcommandin0</name>
        </net>
        <net>
          <id>N118</id>
          <name>page3_timingcommandin0</name>
        </net>
        <net>
          <id>N119</id>
          <name>timingcommandout0</name>
        </net>
        <net>
          <id>N120</id>
          <name>page3_timingcommandout0</name>
        </net>
        <net>
          <id>N121</id>
          <name>timingsy_ncechoin0</name>
        </net>
        <net>
          <id>N122</id>
          <name>page3_timingsy_ncechoin0</name>
        </net>
        <net>
          <id>N123</id>
          <name>timingsy_ncechoout0</name>
        </net>
        <net>
          <id>N124</id>
          <name>page3_timingsy_ncechoout0</name>
        </net>
        <net>
          <id>N125</id>
          <name>timingsy_ncin0</name>
        </net>
        <net>
          <id>N126</id>
          <name>page3_timingsy_ncin0</name>
        </net>
        <net>
          <id>N127</id>
          <name>timingsy_ncout0</name>
        </net>
        <net>
          <id>N128</id>
          <name>page3_timingsy_ncout0</name>
        </net>
        <net>
          <id>N129</id>
          <name>timingsyncechoout</name>
        </net>
        <net>
          <id>N130</id>
          <name>page3_timingsyncechoout</name>
        </net>
        <net>
          <id>N131</id>
          <name>timingsyncin</name>
        </net>
        <net>
          <id>N132</id>
          <name>page3_timingsyncin</name>
        </net>
        <net>
          <id>N133</id>
          <name>tsu_in</name>
          <msb>47</msb>
          <lsb>0</lsb>
        </net>
        <net>
          <id>N134</id>
          <name>page3_tsu_in</name>
          <msb>47</msb>
          <lsb>0</lsb>
        </net>
        <net>
          <id>N135</id>
          <name>tub clock</name>
        </net>
        <net>
          <id>N136</id>
          <name>page3_tub clock</name>
        </net>
        <net>
          <id>N137</id>
          <name>tubii clock</name>
        </net>
        <net>
          <id>N138</id>
          <name>page3_tubii clock</name>
        </net>
        <net>
          <id>N139</id>
          <name>vbat</name>
        </net>
        <net>
          <id>N140</id>
          <name>page3_vbat</name>
        </net>
        <net>
          <id>N142</id>
          <name>page3_vcc5</name>
        </net>
        <net>
          <id>N144</id>
          <name>page3_vcci0_34</name>
        </net>
        <net>
          <id>N146</id>
          <name>page3_vcci0_35</name>
        </net>
        <net>
          <id>N147</id>
          <name>vccio_en</name>
        </net>
        <net>
          <id>N148</id>
          <name>page3_vccio_en</name>
        </net>
        <net>
          <id>N149</id>
          <name>vccio_en_o</name>
        </net>
        <net>
          <id>N150</id>
          <name>page3_vccio_en_o</name>
        </net>
        <net>
          <id>N151</id>
          <name>vin_hdr</name>
        </net>
        <net>
          <id>N152</id>
          <name>page3_vin_hdr</name>
        </net>
        <net>
          <id>N45</id>
          <name>gnd</name>
          <scope>global</scope>
        </net>
        <net>
          <id>N141</id>
          <name>vcc5</name>
          <scope>global</scope>
        </net>
        <net>
          <id>N143</id>
          <name>vcci0_34</name>
          <scope>global</scope>
        </net>
        <net>
          <id>N145</id>
          <name>vcci0_35</name>
          <scope>global</scope>
        </net>
      </nets>
      <aliases>
        <alias net1="N2" lsb1="-1" msb1="-1" net2="N1" lsb2="-1" msb2="-1" />
        <alias net1="N4" lsb1="-1" msb1="-1" net2="N3" lsb2="-1" msb2="-1" />
        <alias net1="N6" lsb1="-1" msb1="-1" net2="N5" lsb2="-1" msb2="-1" />
        <alias net1="N8" lsb1="-1" msb1="-1" net2="N7" lsb2="-1" msb2="-1" />
        <alias net1="N10" lsb1="-1" msb1="-1" net2="N9" lsb2="-1" msb2="-1" />
        <alias net1="N12" lsb1="-1" msb1="-1" net2="N11" lsb2="-1" msb2="-1" />
        <alias net1="N14" lsb1="-1" msb1="-1" net2="N13" lsb2="-1" msb2="-1" />
        <alias net1="N16" lsb1="-1" msb1="-1" net2="N15" lsb2="-1" msb2="-1" />
        <alias net1="N18" lsb1="-1" msb1="-1" net2="N17" lsb2="-1" msb2="-1" />
        <alias net1="N20" lsb1="-1" msb1="-1" net2="N19" lsb2="-1" msb2="-1" />
        <alias net1="N22" lsb1="-1" msb1="-1" net2="N21" lsb2="-1" msb2="-1" />
        <alias net1="N24" lsb1="-1" msb1="-1" net2="N23" lsb2="-1" msb2="-1" />
        <alias net1="N26" lsb1="0" msb1="49" net2="N25" lsb2="0" msb2="49" />
        <alias net1="N28" lsb1="-1" msb1="-1" net2="N27" lsb2="-1" msb2="-1" />
        <alias net1="N30" lsb1="-1" msb1="-1" net2="N29" lsb2="-1" msb2="-1" />
        <alias net1="N32" lsb1="-1" msb1="-1" net2="N31" lsb2="-1" msb2="-1" />
        <alias net1="N34" lsb1="-1" msb1="-1" net2="N33" lsb2="-1" msb2="-1" />
        <alias net1="N36" lsb1="-1" msb1="-1" net2="N35" lsb2="-1" msb2="-1" />
        <alias net1="N38" lsb1="-1" msb1="-1" net2="N37" lsb2="-1" msb2="-1" />
        <alias net1="N40" lsb1="-1" msb1="-1" net2="N39" lsb2="-1" msb2="-1" />
        <alias net1="N42" lsb1="-1" msb1="-1" net2="N41" lsb2="-1" msb2="-1" />
        <alias net1="N44" lsb1="-1" msb1="-1" net2="N43" lsb2="-1" msb2="-1" />
        <alias net1="N46" lsb1="-1" msb1="-1" net2="N45" lsb2="-1" msb2="-1" />
        <alias net1="N48" lsb1="-1" msb1="-1" net2="N47" lsb2="-1" msb2="-1" />
        <alias net1="N50" lsb1="-1" msb1="-1" net2="N49" lsb2="-1" msb2="-1" />
        <alias net1="N52" lsb1="-1" msb1="-1" net2="N51" lsb2="-1" msb2="-1" />
        <alias net1="N54" lsb1="-1" msb1="-1" net2="N53" lsb2="-1" msb2="-1" />
        <alias net1="N56" lsb1="-1" msb1="-1" net2="N55" lsb2="-1" msb2="-1" />
        <alias net1="N58" lsb1="-1" msb1="-1" net2="N57" lsb2="-1" msb2="-1" />
        <alias net1="N60" lsb1="-1" msb1="-1" net2="N59" lsb2="-1" msb2="-1" />
        <alias net1="N62" lsb1="0" msb1="23" net2="N61" lsb2="0" msb2="23" />
        <alias net1="N64" lsb1="0" msb1="23" net2="N63" lsb2="0" msb2="23" />
        <alias net1="N66" lsb1="-1" msb1="-1" net2="N65" lsb2="-1" msb2="-1" />
        <alias net1="N68" lsb1="-1" msb1="-1" net2="N67" lsb2="-1" msb2="-1" />
        <alias net1="N70" lsb1="0" msb1="23" net2="N69" lsb2="0" msb2="23" />
        <alias net1="N72" lsb1="0" msb1="23" net2="N71" lsb2="0" msb2="23" />
        <alias net1="N74" lsb1="0" msb1="2" net2="N73" lsb2="0" msb2="2" />
        <alias net1="N76" lsb1="0" msb1="1" net2="N75" lsb2="0" msb2="1" />
        <alias net1="N78" lsb1="-1" msb1="-1" net2="N77" lsb2="-1" msb2="-1" />
        <alias net1="N80" lsb1="-1" msb1="-1" net2="N79" lsb2="-1" msb2="-1" />
        <alias net1="N82" lsb1="-1" msb1="-1" net2="N81" lsb2="-1" msb2="-1" />
        <alias net1="N84" lsb1="-1" msb1="-1" net2="N83" lsb2="-1" msb2="-1" />
        <alias net1="N86" lsb1="-1" msb1="-1" net2="N85" lsb2="-1" msb2="-1" />
        <alias net1="N88" lsb1="-1" msb1="-1" net2="N87" lsb2="-1" msb2="-1" />
        <alias net1="N90" lsb1="-1" msb1="-1" net2="N89" lsb2="-1" msb2="-1" />
        <alias net1="N92" lsb1="-1" msb1="-1" net2="N91" lsb2="-1" msb2="-1" />
        <alias net1="N94" lsb1="-1" msb1="-1" net2="N93" lsb2="-1" msb2="-1" />
        <alias net1="N96" lsb1="-1" msb1="-1" net2="N95" lsb2="-1" msb2="-1" />
        <alias net1="N98" lsb1="-1" msb1="-1" net2="N97" lsb2="-1" msb2="-1" />
        <alias net1="N100" lsb1="-1" msb1="-1" net2="N99" lsb2="-1" msb2="-1" />
        <alias net1="N102" lsb1="-1" msb1="-1" net2="N101" lsb2="-1" msb2="-1" />
        <alias net1="N104" lsb1="-1" msb1="-1" net2="N103" lsb2="-1" msb2="-1" />
        <alias net1="N106" lsb1="-1" msb1="-1" net2="N105" lsb2="-1" msb2="-1" />
        <alias net1="N108" lsb1="-1" msb1="-1" net2="N107" lsb2="-1" msb2="-1" />
        <alias net1="N110" lsb1="-1" msb1="-1" net2="N109" lsb2="-1" msb2="-1" />
        <alias net1="N112" lsb1="-1" msb1="-1" net2="N111" lsb2="-1" msb2="-1" />
        <alias net1="N114" lsb1="-1" msb1="-1" net2="N113" lsb2="-1" msb2="-1" />
        <alias net1="N116" lsb1="-1" msb1="-1" net2="N115" lsb2="-1" msb2="-1" />
        <alias net1="N118" lsb1="-1" msb1="-1" net2="N117" lsb2="-1" msb2="-1" />
        <alias net1="N120" lsb1="-1" msb1="-1" net2="N119" lsb2="-1" msb2="-1" />
        <alias net1="N122" lsb1="-1" msb1="-1" net2="N121" lsb2="-1" msb2="-1" />
        <alias net1="N124" lsb1="-1" msb1="-1" net2="N123" lsb2="-1" msb2="-1" />
        <alias net1="N126" lsb1="-1" msb1="-1" net2="N125" lsb2="-1" msb2="-1" />
        <alias net1="N128" lsb1="-1" msb1="-1" net2="N127" lsb2="-1" msb2="-1" />
        <alias net1="N130" lsb1="-1" msb1="-1" net2="N129" lsb2="-1" msb2="-1" />
        <alias net1="N132" lsb1="-1" msb1="-1" net2="N131" lsb2="-1" msb2="-1" />
        <alias net1="N134" lsb1="0" msb1="47" net2="N133" lsb2="0" msb2="47" />
        <alias net1="N136" lsb1="-1" msb1="-1" net2="N135" lsb2="-1" msb2="-1" />
        <alias net1="N138" lsb1="-1" msb1="-1" net2="N137" lsb2="-1" msb2="-1" />
        <alias net1="N140" lsb1="-1" msb1="-1" net2="N139" lsb2="-1" msb2="-1" />
        <alias net1="N142" lsb1="-1" msb1="-1" net2="N141" lsb2="-1" msb2="-1" />
        <alias net1="N144" lsb1="-1" msb1="-1" net2="N143" lsb2="-1" msb2="-1" />
        <alias net1="N146" lsb1="-1" msb1="-1" net2="N145" lsb2="-1" msb2="-1" />
        <alias net1="N148" lsb1="-1" msb1="-1" net2="N147" lsb2="-1" msb2="-1" />
        <alias net1="N150" lsb1="-1" msb1="-1" net2="N149" lsb2="-1" msb2="-1" />
        <alias net1="N152" lsb1="-1" msb1="-1" net2="N151" lsb2="-1" msb2="-1" />
      </aliases>
      <differentialnets>
      </differentialnets>
      <differentialbusnets>
      </differentialbusnets>
      <netgroups>
      </netgroups>
      <netinterfaces>
      </netinterfaces>
      <instances>
        <instance>
          <id>I1</id>
          <cellid>S2</cellid>
          <name>page3_i31</name>
          <parameters>
          </parameters>
          <masks>
          </masks>
          <powers>
          </powers>
          <pins>
            <pin>
              <id>M1</id>
              <termid>T5</termid>
              <msb>0</msb>
              <lsb>0</lsb>
              <connections>
                <connection pinmsb="0" pinlsb="0" net="N45" />
              </connections>
            </pin>
            <pin>
              <id>M2</id>
              <termid>T6</termid>
              <msb>0</msb>
              <lsb>0</lsb>
              <connections>
                <connection pinmsb="0" pinlsb="0" net="N141" />
              </connections>
            </pin>
          </pins>
          <differentialpins>
          </differentialpins>
          <differentialbuspins>
          </differentialbuspins>
          <portgroups>
          </portgroups>
          <portinterfaces>
          </portinterfaces>
        </instance>
        <instance>
          <id>I2</id>
          <cellid>S2</cellid>
          <name>page3_i32</name>
          <parameters>
          </parameters>
          <masks>
          </masks>
          <powers>
          </powers>
          <pins>
            <pin>
              <id>M3</id>
              <termid>T5</termid>
              <msb>0</msb>
              <lsb>0</lsb>
              <connections>
                <connection pinmsb="0" pinlsb="0" net="N45" />
              </connections>
            </pin>
            <pin>
              <id>M4</id>
              <termid>T6</termid>
              <msb>0</msb>
              <lsb>0</lsb>
              <connections>
                <connection pinmsb="0" pinlsb="0" net="N141" />
              </connections>
            </pin>
          </pins>
          <differentialpins>
          </differentialpins>
          <differentialbuspins>
          </differentialbuspins>
          <portgroups>
          </portgroups>
          <portinterfaces>
          </portinterfaces>
        </instance>
        <instance>
          <id>I3</id>
          <cellid>S2</cellid>
          <name>page3_i33</name>
          <parameters>
          </parameters>
          <masks>
          </masks>
          <powers>
          </powers>
          <pins>
            <pin>
              <id>M5</id>
              <termid>T5</termid>
              <msb>0</msb>
              <lsb>0</lsb>
              <connections>
                <connection pinmsb="0" pinlsb="0" net="N45" />
              </connections>
            </pin>
            <pin>
              <id>M6</id>
              <termid>T6</termid>
              <msb>0</msb>
              <lsb>0</lsb>
              <connections>
                <connection pinmsb="0" pinlsb="0" net="N141" />
              </connections>
            </pin>
          </pins>
          <differentialpins>
          </differentialpins>
          <differentialbuspins>
          </differentialbuspins>
          <portgroups>
          </portgroups>
          <portinterfaces>
          </portinterfaces>
        </instance>
        <instance>
          <id>I4</id>
          <cellid>S2</cellid>
          <name>page3_i34</name>
          <parameters>
          </parameters>
          <masks>
          </masks>
          <powers>
          </powers>
          <pins>
            <pin>
              <id>M7</id>
              <termid>T5</termid>
              <msb>0</msb>
              <lsb>0</lsb>
              <connections>
                <connection pinmsb="0" pinlsb="0" net="N45" />
              </connections>
            </pin>
            <pin>
              <id>M8</id>
              <termid>T6</termid>
              <msb>0</msb>
              <lsb>0</lsb>
              <connections>
                <connection pinmsb="0" pinlsb="0" net="N141" />
              </connections>
            </pin>
          </pins>
          <differentialpins>
          </differentialpins>
          <differentialbuspins>
          </differentialbuspins>
          <portgroups>
          </portgroups>
          <portinterfaces>
          </portinterfaces>
        </instance>
      </instances>
      <templateresolutions>
      </templateresolutions>
      <templateinstances>
      </templateinstances>
      <extensions>
        <extension name="schematic_extension">
        <schematicExtension>
        <errorStatus>true</errorStatus>
        <netScopes>
          <netScope ref="gnd">
            <pageScope number="3">
              <scope>global</scope>
            </pageScope>
          </netScope>
          <netScope ref="vcc5">
            <pageScope number="3">
              <scope>global</scope>
            </pageScope>
          </netScope>
          <netScope ref="vcci0_34">
            <pageScope number="3">
              <scope>global</scope>
            </pageScope>
          </netScope>
          <netScope ref="vcci0_35">
            <pageScope number="3">
              <scope>global</scope>
            </pageScope>
          </netScope>
        </netScopes>
        <pages>
          <page number="3">
            <physicalPageNumber>1</physicalPageNumber>
            <errorStatus>false</errorStatus>
            <nets>
              <net ref="async in"></net>
              <net ref="async out"></net>
              <net ref="asyncpuls in"></net>
              <net ref="bank13_lvds_2_n"></net>
              <net ref="bank13_lvds_2_p"></net>
              <net ref="bank13_lvds_3_n"></net>
              <net ref="bank13_lvds_3_p"></net>
              <net ref="bank13_lvds_6_p"></net>
              <net ref="bank_0_k9"></net>
              <net ref="bank_0_m10"></net>
              <net ref="bank_0_m9"></net>
              <net ref="bank_0l10"></net>
              <net ref="bsu_in">
                <msb>49</msb>
                <lsb>0</lsb>
              </net>
              <net ref="carrier_srst#"></net>
              <net ref="ddgt in"></net>
              <net ref="ddgt out"></net>
              <net ref="dgt in"></net>
              <net ref="dgt out"></net>
              <net ref="ecal out"></net>
              <net ref="fpga_done"></net>
              <net ref="glb_triga"></net>
              <net ref="glb_trigb"></net>
              <net ref="gnd"></net>
              <net ref="init#"></net>
              <net ref="jtag_tck"></net>
              <net ref="jtag_tdi"></net>
              <net ref="jtag_tdo"></net>
              <net ref="jtag_tms"></net>
              <net ref="jx1_guide_pin1"></net>
              <net ref="jx1_guide_pin2"></net>
              <net ref="jx1_lvds_n">
                <msb>23</msb>
                <lsb>0</lsb>
              </net>
              <net ref="jx1_lvds_p">
                <msb>23</msb>
                <lsb>0</lsb>
              </net>
              <net ref="jx2_guide_pin1"></net>
              <net ref="jx2_guide_pin2"></net>
              <net ref="jx2_lvds_n">
                <msb>23</msb>
                <lsb>0</lsb>
              </net>
              <net ref="jx2_lvds_p">
                <msb>23</msb>
                <lsb>0</lsb>
              </net>
              <net ref="nim_trig_in">
                <msb>2</msb>
                <lsb>0</lsb>
              </net>
              <net ref="nim_trig_out">
                <msb>1</msb>
                <lsb>0</lsb>
              </net>
              <net ref="pmod_d6"></net>
              <net ref="pmod_d7"></net>
              <net ref="pulse_out"></net>
              <net ref="pwr_en"></net>
              <net ref="pwr_good"></net>
              <net ref="semisync in"></net>
              <net ref="semisync out"></net>
              <net ref="semisyncpuls in"></net>
              <net ref="st_clr"></net>
              <net ref="st_data"></net>
              <net ref="st_en"></net>
              <net ref="st_shift_clk"></net>
              <net ref="st_wrclk"></net>
              <net ref="sync in"></net>
              <net ref="sync out"></net>
              <net ref="syncpuls in"></net>
              <net ref="timingclockin"></net>
              <net ref="timingclockin0"></net>
              <net ref="timingclockout0"></net>
              <net ref="timingcommandin"></net>
              <net ref="timingcommandin0"></net>
              <net ref="timingcommandout0"></net>
              <net ref="timingsy_ncechoin0"></net>
              <net ref="timingsy_ncechoout0"></net>
              <net ref="timingsy_ncin0"></net>
              <net ref="timingsy_ncout0"></net>
              <net ref="timingsyncechoout"></net>
              <net ref="timingsyncin"></net>
              <net ref="tsu_in">
                <msb>47</msb>
                <lsb>0</lsb>
              </net>
              <net ref="tub clock"></net>
              <net ref="tubii clock"></net>
              <net ref="vbat"></net>
              <net ref="vcc5"></net>
              <net ref="vcci0_34"></net>
              <net ref="vcci0_35"></net>
              <net ref="vccio_en"></net>
              <net ref="vccio_en_o"></net>
              <net ref="vin_hdr"></net>
            </nets>
            <instances>
              <instance ref="i31"></instance>
              <instance ref="i32"></instance>
              <instance ref="i33"></instance>
              <instance ref="i34"></instance>
            </instances>
          </page>
        </pages>
      </schematicExtension>
        </extension>
      </extensions>
    </design>
  </designs>
</schema>
