-- ==============================================================
-- Generated by Vitis HLS v2024.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity myproject_dense_resource_rf_leq_nin_ap_uint_8_ap_fixed_20_16_5_3_0_config2_mult_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9 : IN STD_LOGIC_VECTOR (7 downto 0);
    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8 : IN STD_LOGIC_VECTOR (7 downto 0);
    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7 : IN STD_LOGIC_VECTOR (7 downto 0);
    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6 : IN STD_LOGIC_VECTOR (7 downto 0);
    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5 : IN STD_LOGIC_VECTOR (7 downto 0);
    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4 : IN STD_LOGIC_VECTOR (7 downto 0);
    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3 : IN STD_LOGIC_VECTOR (7 downto 0);
    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2 : IN STD_LOGIC_VECTOR (7 downto 0);
    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1 : IN STD_LOGIC_VECTOR (7 downto 0);
    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_14 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_13 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_12 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_11 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_10 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_9 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_8 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_7 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_6 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_5 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_4 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_3 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_2 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_1 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed : IN STD_LOGIC_VECTOR (7 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (19 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (19 downto 0) );
end;


architecture behav of myproject_dense_resource_rf_leq_nin_ap_uint_8_ap_fixed_20_16_5_3_0_config2_mult_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv19_0 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000000";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv32_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101001";
    constant ap_const_lv32_2A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101010";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_35 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110101";
    constant ap_const_lv32_36 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110110";
    constant ap_const_lv32_39 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111001";
    constant ap_const_lv20_0 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000000000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal icmp_ln46_fu_973_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal w2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal w2_q0 : STD_LOGIC_VECTOR (57 downto 0);
    signal do_init_reg_153 : STD_LOGIC_VECTOR (0 downto 0);
    signal w_index3_reg_169 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_27_reg_534 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_28_reg_546 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_29_reg_558 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_30_reg_570 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_31_reg_582 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_32_reg_594 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_33_reg_606 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_34_reg_618 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_35_reg_630 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_36_reg_642 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_37_reg_654 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_38_reg_666 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_39_reg_678 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_40_reg_690 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_41_reg_702 : STD_LOGIC_VECTOR (7 downto 0);
    signal void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_81_reg_714 : STD_LOGIC_VECTOR (7 downto 0);
    signal void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_82_reg_726 : STD_LOGIC_VECTOR (7 downto 0);
    signal void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_83_reg_738 : STD_LOGIC_VECTOR (7 downto 0);
    signal void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_84_reg_750 : STD_LOGIC_VECTOR (7 downto 0);
    signal void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_85_reg_762 : STD_LOGIC_VECTOR (7 downto 0);
    signal void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_86_reg_774 : STD_LOGIC_VECTOR (7 downto 0);
    signal void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_87_reg_786 : STD_LOGIC_VECTOR (7 downto 0);
    signal void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_88_reg_798 : STD_LOGIC_VECTOR (7 downto 0);
    signal void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_89_reg_810 : STD_LOGIC_VECTOR (7 downto 0);
    signal void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_90_reg_822 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_i_i19_49_i5_reg_834 : STD_LOGIC_VECTOR (18 downto 0);
    signal conv_i_i19_910_i4_reg_848 : STD_LOGIC_VECTOR (18 downto 0);
    signal w_index_fu_967_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal w_index_reg_1573 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln46_reg_1578 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln46_reg_1578_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln58_3_fu_1236_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln58_3_reg_1582 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln58_8_fu_1341_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln58_8_reg_1587 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln58_4_fu_1350_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal add_ln58_9_fu_1359_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_phi_mux_do_init_phi_fu_157_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_phi_mux_w_index3_phi_fu_173_p6 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_27_phi_fu_538_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_27_reg_534 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_27_reg_534 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_28_phi_fu_550_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_28_reg_546 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_28_reg_546 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_29_phi_fu_562_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_29_reg_558 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_29_reg_558 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_30_phi_fu_574_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_30_reg_570 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_30_reg_570 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_31_phi_fu_586_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_31_reg_582 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_31_reg_582 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_32_phi_fu_598_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_32_reg_594 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_32_reg_594 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_33_phi_fu_610_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_33_reg_606 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_33_reg_606 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_34_phi_fu_622_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_34_reg_618 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_34_reg_618 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_35_phi_fu_634_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_35_reg_630 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_35_reg_630 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_36_phi_fu_646_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_36_reg_642 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_36_reg_642 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_37_phi_fu_658_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_37_reg_654 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_37_reg_654 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_38_phi_fu_670_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_38_reg_666 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_38_reg_666 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_39_phi_fu_682_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_39_reg_678 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_39_reg_678 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_40_phi_fu_694_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_40_reg_690 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_40_reg_690 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_41_phi_fu_706_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_41_reg_702 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_41_reg_702 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_81_phi_fu_718_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_81_reg_714 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_81_reg_714 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_82_phi_fu_730_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_82_reg_726 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_82_reg_726 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_83_phi_fu_742_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_83_reg_738 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_83_reg_738 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_84_phi_fu_754_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_84_reg_750 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_84_reg_750 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_85_phi_fu_766_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_85_reg_762 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_85_reg_762 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_86_phi_fu_778_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_86_reg_774 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_86_reg_774 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_87_phi_fu_790_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_87_reg_786 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_87_reg_786 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_88_phi_fu_802_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_88_reg_798 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_88_reg_798 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_89_phi_fu_814_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_89_reg_810 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_89_reg_810 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_90_phi_fu_826_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_90_reg_822 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_90_reg_822 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln46_fu_962_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal w2_ce0_local : STD_LOGIC;
    signal a_fu_979_p11 : STD_LOGIC_VECTOR (7 downto 0);
    signal a_fu_979_p13 : STD_LOGIC_VECTOR (7 downto 0);
    signal w_fu_1007_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln73_fu_1019_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln73_fu_1011_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln73_fu_1019_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal a_1_fu_1029_p11 : STD_LOGIC_VECTOR (7 downto 0);
    signal a_1_fu_1029_p13 : STD_LOGIC_VECTOR (7 downto 0);
    signal w_1_fu_1057_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_2_fu_1075_p11 : STD_LOGIC_VECTOR (7 downto 0);
    signal a_2_fu_1075_p13 : STD_LOGIC_VECTOR (7 downto 0);
    signal w_2_fu_1103_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_3_fu_1121_p11 : STD_LOGIC_VECTOR (7 downto 0);
    signal a_3_fu_1121_p13 : STD_LOGIC_VECTOR (7 downto 0);
    signal w_3_fu_1149_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln73_3_fu_1167_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln73_3_fu_1159_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln73_3_fu_1167_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal a_4_fu_1177_p11 : STD_LOGIC_VECTOR (7 downto 0);
    signal a_4_fu_1177_p13 : STD_LOGIC_VECTOR (7 downto 0);
    signal w_4_fu_1205_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_1389_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_1407_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_1398_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln58_3_fu_1233_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln58_1_fu_1227_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal w_5_fu_1242_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln73_5_fu_1256_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln73_5_fu_1256_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal w_6_fu_1266_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal w_7_fu_1280_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal w_8_fu_1294_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln73_8_fu_1308_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln73_8_fu_1308_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_fu_1318_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fu_1416_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_1434_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_1425_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln58_7_fu_1338_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln58_5_fu_1332_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln58_4_fu_1347_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln58_8_fu_1356_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln46_fu_1365_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal sext_ln46_1_fu_1369_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_1389_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln73_1_fu_1067_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_1398_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln73_2_fu_1113_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_1407_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1416_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1425_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1434_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1434_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_return_0_preg : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000000000";
    signal ap_return_1_preg : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000000000";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_idle_pp0_0to1 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal grp_fu_1407_p00 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_1434_p00 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_1434_p10 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_condition_273 : BOOLEAN;
    signal ap_condition_37 : BOOLEAN;
    signal ap_condition_267 : BOOLEAN;
    signal a_fu_979_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal a_fu_979_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal a_fu_979_p5 : STD_LOGIC_VECTOR (2 downto 0);
    signal a_fu_979_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal a_fu_979_p9 : STD_LOGIC_VECTOR (2 downto 0);
    signal a_1_fu_1029_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal a_1_fu_1029_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal a_1_fu_1029_p5 : STD_LOGIC_VECTOR (2 downto 0);
    signal a_1_fu_1029_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal a_1_fu_1029_p9 : STD_LOGIC_VECTOR (2 downto 0);
    signal a_2_fu_1075_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal a_2_fu_1075_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal a_2_fu_1075_p5 : STD_LOGIC_VECTOR (2 downto 0);
    signal a_2_fu_1075_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal a_2_fu_1075_p9 : STD_LOGIC_VECTOR (2 downto 0);
    signal a_3_fu_1121_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal a_3_fu_1121_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal a_3_fu_1121_p5 : STD_LOGIC_VECTOR (2 downto 0);
    signal a_3_fu_1121_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal a_3_fu_1121_p9 : STD_LOGIC_VECTOR (2 downto 0);
    signal a_4_fu_1177_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal a_4_fu_1177_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal a_4_fu_1177_p5 : STD_LOGIC_VECTOR (2 downto 0);
    signal a_4_fu_1177_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal a_4_fu_1177_p9 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component myproject_sparsemux_11_3_8_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (2 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (2 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (2 downto 0);
        din2_WIDTH : INTEGER;
        CASE3 : STD_LOGIC_VECTOR (2 downto 0);
        din3_WIDTH : INTEGER;
        CASE4 : STD_LOGIC_VECTOR (2 downto 0);
        din4_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        din3 : IN STD_LOGIC_VECTOR (7 downto 0);
        din4 : IN STD_LOGIC_VECTOR (7 downto 0);
        def : IN STD_LOGIC_VECTOR (7 downto 0);
        sel : IN STD_LOGIC_VECTOR (2 downto 0);
        dout : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component myproject_mul_8ns_6s_14_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (5 downto 0);
        dout : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component myproject_mac_muladd_8ns_6s_14s_15_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (5 downto 0);
        din2 : IN STD_LOGIC_VECTOR (13 downto 0);
        dout : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component myproject_mac_muladd_8ns_6s_15s_16_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (5 downto 0);
        din2 : IN STD_LOGIC_VECTOR (14 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component myproject_mac_muladd_8ns_4ns_14s_15_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (3 downto 0);
        din2 : IN STD_LOGIC_VECTOR (13 downto 0);
        dout : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component myproject_dense_resource_rf_leq_nin_ap_uint_8_ap_fixed_20_16_5_3_0_config2_mult_s_w2_ROfYi IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (57 downto 0) );
    end component;



begin
    w2_U : component myproject_dense_resource_rf_leq_nin_ap_uint_8_ap_fixed_20_16_5_3_0_config2_mult_s_w2_ROfYi
    generic map (
        DataWidth => 58,
        AddressRange => 5,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => w2_address0,
        ce0 => w2_ce0_local,
        q0 => w2_q0);

    sparsemux_11_3_8_1_1_U28 : component myproject_sparsemux_11_3_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000",
        din0_WIDTH => 8,
        CASE1 => "001",
        din1_WIDTH => 8,
        CASE2 => "010",
        din2_WIDTH => 8,
        CASE3 => "011",
        din3_WIDTH => 8,
        CASE4 => "100",
        din4_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_90_phi_fu_826_p4,
        din1 => ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_89_phi_fu_814_p4,
        din2 => ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_88_phi_fu_802_p4,
        din3 => ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_87_phi_fu_790_p4,
        din4 => ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_86_phi_fu_778_p4,
        def => a_fu_979_p11,
        sel => w_index3_reg_169,
        dout => a_fu_979_p13);

    mul_8ns_6s_14_1_1_U29 : component myproject_mul_8ns_6s_14_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 6,
        dout_WIDTH => 14)
    port map (
        din0 => mul_ln73_fu_1019_p0,
        din1 => w_fu_1007_p1,
        dout => mul_ln73_fu_1019_p2);

    sparsemux_11_3_8_1_1_U30 : component myproject_sparsemux_11_3_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000",
        din0_WIDTH => 8,
        CASE1 => "001",
        din1_WIDTH => 8,
        CASE2 => "010",
        din2_WIDTH => 8,
        CASE3 => "011",
        din3_WIDTH => 8,
        CASE4 => "100",
        din4_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_85_phi_fu_766_p4,
        din1 => ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_84_phi_fu_754_p4,
        din2 => ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_83_phi_fu_742_p4,
        din3 => ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_82_phi_fu_730_p4,
        din4 => ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_81_phi_fu_718_p4,
        def => a_1_fu_1029_p11,
        sel => w_index3_reg_169,
        dout => a_1_fu_1029_p13);

    sparsemux_11_3_8_1_1_U31 : component myproject_sparsemux_11_3_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000",
        din0_WIDTH => 8,
        CASE1 => "001",
        din1_WIDTH => 8,
        CASE2 => "010",
        din2_WIDTH => 8,
        CASE3 => "011",
        din3_WIDTH => 8,
        CASE4 => "100",
        din4_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_41_phi_fu_706_p4,
        din1 => ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_40_phi_fu_694_p4,
        din2 => ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_39_phi_fu_682_p4,
        din3 => ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_38_phi_fu_670_p4,
        din4 => ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_37_phi_fu_658_p4,
        def => a_2_fu_1075_p11,
        sel => w_index3_reg_169,
        dout => a_2_fu_1075_p13);

    sparsemux_11_3_8_1_1_U32 : component myproject_sparsemux_11_3_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000",
        din0_WIDTH => 8,
        CASE1 => "001",
        din1_WIDTH => 8,
        CASE2 => "010",
        din2_WIDTH => 8,
        CASE3 => "011",
        din3_WIDTH => 8,
        CASE4 => "100",
        din4_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_36_phi_fu_646_p4,
        din1 => ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_35_phi_fu_634_p4,
        din2 => ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_34_phi_fu_622_p4,
        din3 => ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_33_phi_fu_610_p4,
        din4 => ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_32_phi_fu_598_p4,
        def => a_3_fu_1121_p11,
        sel => w_index3_reg_169,
        dout => a_3_fu_1121_p13);

    mul_8ns_6s_14_1_1_U33 : component myproject_mul_8ns_6s_14_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 6,
        dout_WIDTH => 14)
    port map (
        din0 => mul_ln73_3_fu_1167_p0,
        din1 => w_3_fu_1149_p4,
        dout => mul_ln73_3_fu_1167_p2);

    sparsemux_11_3_8_1_1_U34 : component myproject_sparsemux_11_3_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000",
        din0_WIDTH => 8,
        CASE1 => "001",
        din1_WIDTH => 8,
        CASE2 => "010",
        din2_WIDTH => 8,
        CASE3 => "011",
        din3_WIDTH => 8,
        CASE4 => "100",
        din4_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_31_phi_fu_586_p4,
        din1 => ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_30_phi_fu_574_p4,
        din2 => ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_29_phi_fu_562_p4,
        din3 => ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_28_phi_fu_550_p4,
        din4 => ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_27_phi_fu_538_p4,
        def => a_4_fu_1177_p11,
        sel => w_index3_reg_169,
        dout => a_4_fu_1177_p13);

    mul_8ns_6s_14_1_1_U35 : component myproject_mul_8ns_6s_14_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 6,
        dout_WIDTH => 14)
    port map (
        din0 => mul_ln73_5_fu_1256_p0,
        din1 => w_5_fu_1242_p4,
        dout => mul_ln73_5_fu_1256_p2);

    mul_8ns_6s_14_1_1_U36 : component myproject_mul_8ns_6s_14_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 6,
        dout_WIDTH => 14)
    port map (
        din0 => mul_ln73_8_fu_1308_p0,
        din1 => w_8_fu_1294_p4,
        dout => mul_ln73_8_fu_1308_p2);

    mac_muladd_8ns_6s_14s_15_1_1_U37 : component myproject_mac_muladd_8ns_6s_14s_15_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 6,
        din2_WIDTH => 14,
        dout_WIDTH => 15)
    port map (
        din0 => grp_fu_1389_p0,
        din1 => w_1_fu_1057_p4,
        din2 => mul_ln73_fu_1019_p2,
        dout => grp_fu_1389_p3);

    mac_muladd_8ns_6s_15s_16_1_1_U38 : component myproject_mac_muladd_8ns_6s_15s_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 6,
        din2_WIDTH => 15,
        dout_WIDTH => 16)
    port map (
        din0 => grp_fu_1398_p0,
        din1 => w_2_fu_1103_p4,
        din2 => grp_fu_1407_p3,
        dout => grp_fu_1398_p3);

    mac_muladd_8ns_6s_14s_15_1_1_U39 : component myproject_mac_muladd_8ns_6s_14s_15_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 6,
        din2_WIDTH => 14,
        dout_WIDTH => 15)
    port map (
        din0 => grp_fu_1407_p0,
        din1 => w_4_fu_1205_p4,
        din2 => mul_ln73_3_fu_1167_p2,
        dout => grp_fu_1407_p3);

    mac_muladd_8ns_6s_14s_15_1_1_U40 : component myproject_mac_muladd_8ns_6s_14s_15_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 6,
        din2_WIDTH => 14,
        dout_WIDTH => 15)
    port map (
        din0 => grp_fu_1416_p0,
        din1 => w_6_fu_1266_p4,
        din2 => mul_ln73_5_fu_1256_p2,
        dout => grp_fu_1416_p3);

    mac_muladd_8ns_6s_15s_16_1_1_U41 : component myproject_mac_muladd_8ns_6s_15s_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 6,
        din2_WIDTH => 15,
        dout_WIDTH => 16)
    port map (
        din0 => grp_fu_1425_p0,
        din1 => w_7_fu_1280_p4,
        din2 => grp_fu_1434_p3,
        dout => grp_fu_1425_p3);

    mac_muladd_8ns_4ns_14s_15_1_1_U42 : component myproject_mac_muladd_8ns_4ns_14s_15_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 4,
        din2_WIDTH => 14,
        dout_WIDTH => 15)
    port map (
        din0 => grp_fu_1434_p0,
        din1 => grp_fu_1434_p1,
        din2 => mul_ln73_8_fu_1308_p2,
        dout => grp_fu_1434_p3);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_return_0_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_0_preg <= ap_const_lv20_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln46_reg_1578_pp0_iter1_reg = ap_const_lv1_1))) then 
                    ap_return_0_preg <= sext_ln46_fu_1365_p1;
                end if; 
            end if;
        end if;
    end process;


    ap_return_1_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_1_preg <= ap_const_lv20_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln46_reg_1578_pp0_iter1_reg = ap_const_lv1_1))) then 
                    ap_return_1_preg <= sext_ln46_1_fu_1369_p1;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_27_reg_534_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_37)) then
                if ((ap_phi_mux_do_init_phi_fu_157_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_27_reg_534 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_27_reg_534 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_27_reg_534;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_28_reg_546_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_37)) then
                if ((ap_phi_mux_do_init_phi_fu_157_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_28_reg_546 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_28_reg_546 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_28_reg_546;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_29_reg_558_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_37)) then
                if ((ap_phi_mux_do_init_phi_fu_157_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_29_reg_558 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_2;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_29_reg_558 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_29_reg_558;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_30_reg_570_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_37)) then
                if ((ap_phi_mux_do_init_phi_fu_157_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_30_reg_570 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_30_reg_570 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_30_reg_570;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_31_reg_582_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_37)) then
                if ((ap_phi_mux_do_init_phi_fu_157_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_31_reg_582 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_4;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_31_reg_582 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_31_reg_582;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_32_reg_594_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_37)) then
                if ((ap_phi_mux_do_init_phi_fu_157_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_32_reg_594 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_5;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_32_reg_594 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_32_reg_594;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_33_reg_606_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_37)) then
                if ((ap_phi_mux_do_init_phi_fu_157_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_33_reg_606 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_6;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_33_reg_606 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_33_reg_606;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_34_reg_618_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_37)) then
                if ((ap_phi_mux_do_init_phi_fu_157_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_34_reg_618 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_7;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_34_reg_618 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_34_reg_618;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_35_reg_630_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_37)) then
                if ((ap_phi_mux_do_init_phi_fu_157_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_35_reg_630 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_8;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_35_reg_630 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_35_reg_630;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_36_reg_642_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_37)) then
                if ((ap_phi_mux_do_init_phi_fu_157_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_36_reg_642 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_9;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_36_reg_642 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_36_reg_642;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_37_reg_654_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_37)) then
                if ((ap_phi_mux_do_init_phi_fu_157_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_37_reg_654 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_10;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_37_reg_654 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_37_reg_654;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_38_reg_666_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_37)) then
                if ((ap_phi_mux_do_init_phi_fu_157_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_38_reg_666 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_11;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_38_reg_666 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_38_reg_666;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_39_reg_678_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_37)) then
                if ((ap_phi_mux_do_init_phi_fu_157_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_39_reg_678 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_12;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_39_reg_678 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_39_reg_678;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_40_reg_690_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_37)) then
                if ((ap_phi_mux_do_init_phi_fu_157_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_40_reg_690 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_13;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_40_reg_690 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_40_reg_690;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_41_reg_702_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_37)) then
                if ((ap_phi_mux_do_init_phi_fu_157_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_41_reg_702 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_14;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_41_reg_702 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_41_reg_702;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_81_reg_714_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_37)) then
                if ((ap_phi_mux_do_init_phi_fu_157_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_81_reg_714 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_81_reg_714 <= ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_81_reg_714;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_82_reg_726_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_37)) then
                if ((ap_phi_mux_do_init_phi_fu_157_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_82_reg_726 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_82_reg_726 <= ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_82_reg_726;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_83_reg_738_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_37)) then
                if ((ap_phi_mux_do_init_phi_fu_157_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_83_reg_738 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_83_reg_738 <= ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_83_reg_738;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_84_reg_750_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_37)) then
                if ((ap_phi_mux_do_init_phi_fu_157_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_84_reg_750 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_84_reg_750 <= ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_84_reg_750;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_85_reg_762_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_37)) then
                if ((ap_phi_mux_do_init_phi_fu_157_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_85_reg_762 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_85_reg_762 <= ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_85_reg_762;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_86_reg_774_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_37)) then
                if ((ap_phi_mux_do_init_phi_fu_157_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_86_reg_774 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_86_reg_774 <= ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_86_reg_774;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_87_reg_786_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_37)) then
                if ((ap_phi_mux_do_init_phi_fu_157_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_87_reg_786 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_87_reg_786 <= ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_87_reg_786;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_88_reg_798_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_37)) then
                if ((ap_phi_mux_do_init_phi_fu_157_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_88_reg_798 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_88_reg_798 <= ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_88_reg_798;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_89_reg_810_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_37)) then
                if ((ap_phi_mux_do_init_phi_fu_157_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_89_reg_810 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_89_reg_810 <= ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_89_reg_810;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_90_reg_822_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_37)) then
                if ((ap_phi_mux_do_init_phi_fu_157_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_90_reg_822 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_90_reg_822 <= ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_90_reg_822;
                end if;
            end if; 
        end if;
    end process;

    conv_i_i19_49_i5_reg_834_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln46_reg_1578_pp0_iter1_reg = ap_const_lv1_0))) then 
                conv_i_i19_49_i5_reg_834 <= add_ln58_4_fu_1350_p2;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln46_reg_1578_pp0_iter1_reg = ap_const_lv1_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                conv_i_i19_49_i5_reg_834 <= ap_const_lv19_0;
            end if; 
        end if;
    end process;

    conv_i_i19_910_i4_reg_848_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln46_reg_1578_pp0_iter1_reg = ap_const_lv1_0))) then 
                conv_i_i19_910_i4_reg_848 <= add_ln58_9_fu_1359_p2;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln46_reg_1578_pp0_iter1_reg = ap_const_lv1_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                conv_i_i19_910_i4_reg_848 <= ap_const_lv19_0;
            end if; 
        end if;
    end process;

    do_init_reg_153_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln46_reg_1578 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                do_init_reg_153 <= ap_const_lv1_0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln46_reg_1578 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                do_init_reg_153 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_27_reg_534_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_267)) then
                if ((do_init_reg_153 = ap_const_lv1_0)) then 
                    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_27_reg_534 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_27_reg_534;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_27_reg_534 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_27_reg_534;
                end if;
            end if; 
        end if;
    end process;

    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_28_reg_546_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_267)) then
                if ((do_init_reg_153 = ap_const_lv1_0)) then 
                    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_28_reg_546 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_28_reg_546;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_28_reg_546 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_28_reg_546;
                end if;
            end if; 
        end if;
    end process;

    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_29_reg_558_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_267)) then
                if ((do_init_reg_153 = ap_const_lv1_0)) then 
                    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_29_reg_558 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_29_reg_558;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_29_reg_558 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_29_reg_558;
                end if;
            end if; 
        end if;
    end process;

    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_30_reg_570_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_267)) then
                if ((do_init_reg_153 = ap_const_lv1_0)) then 
                    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_30_reg_570 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_30_reg_570;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_30_reg_570 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_30_reg_570;
                end if;
            end if; 
        end if;
    end process;

    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_31_reg_582_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_267)) then
                if ((do_init_reg_153 = ap_const_lv1_0)) then 
                    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_31_reg_582 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_31_reg_582;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_31_reg_582 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_31_reg_582;
                end if;
            end if; 
        end if;
    end process;

    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_32_reg_594_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_267)) then
                if ((do_init_reg_153 = ap_const_lv1_0)) then 
                    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_32_reg_594 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_32_reg_594;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_32_reg_594 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_32_reg_594;
                end if;
            end if; 
        end if;
    end process;

    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_33_reg_606_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_267)) then
                if ((do_init_reg_153 = ap_const_lv1_0)) then 
                    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_33_reg_606 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_33_reg_606;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_33_reg_606 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_33_reg_606;
                end if;
            end if; 
        end if;
    end process;

    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_34_reg_618_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_267)) then
                if ((do_init_reg_153 = ap_const_lv1_0)) then 
                    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_34_reg_618 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_34_reg_618;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_34_reg_618 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_34_reg_618;
                end if;
            end if; 
        end if;
    end process;

    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_35_reg_630_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_267)) then
                if ((do_init_reg_153 = ap_const_lv1_0)) then 
                    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_35_reg_630 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_35_reg_630;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_35_reg_630 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_35_reg_630;
                end if;
            end if; 
        end if;
    end process;

    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_36_reg_642_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_267)) then
                if ((do_init_reg_153 = ap_const_lv1_0)) then 
                    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_36_reg_642 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_36_reg_642;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_36_reg_642 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_36_reg_642;
                end if;
            end if; 
        end if;
    end process;

    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_37_reg_654_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_267)) then
                if ((do_init_reg_153 = ap_const_lv1_0)) then 
                    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_37_reg_654 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_37_reg_654;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_37_reg_654 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_37_reg_654;
                end if;
            end if; 
        end if;
    end process;

    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_38_reg_666_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_267)) then
                if ((do_init_reg_153 = ap_const_lv1_0)) then 
                    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_38_reg_666 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_38_reg_666;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_38_reg_666 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_38_reg_666;
                end if;
            end if; 
        end if;
    end process;

    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_39_reg_678_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_267)) then
                if ((do_init_reg_153 = ap_const_lv1_0)) then 
                    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_39_reg_678 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_39_reg_678;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_39_reg_678 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_39_reg_678;
                end if;
            end if; 
        end if;
    end process;

    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_40_reg_690_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_267)) then
                if ((do_init_reg_153 = ap_const_lv1_0)) then 
                    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_40_reg_690 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_40_reg_690;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_40_reg_690 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_40_reg_690;
                end if;
            end if; 
        end if;
    end process;

    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_41_reg_702_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_267)) then
                if ((do_init_reg_153 = ap_const_lv1_0)) then 
                    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_41_reg_702 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_41_reg_702;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_41_reg_702 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_41_reg_702;
                end if;
            end if; 
        end if;
    end process;

    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_81_reg_714_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_267)) then
                if ((do_init_reg_153 = ap_const_lv1_0)) then 
                    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_81_reg_714 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_81_reg_714;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_81_reg_714 <= ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_81_reg_714;
                end if;
            end if; 
        end if;
    end process;

    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_82_reg_726_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_267)) then
                if ((do_init_reg_153 = ap_const_lv1_0)) then 
                    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_82_reg_726 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_82_reg_726;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_82_reg_726 <= ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_82_reg_726;
                end if;
            end if; 
        end if;
    end process;

    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_83_reg_738_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_267)) then
                if ((do_init_reg_153 = ap_const_lv1_0)) then 
                    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_83_reg_738 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_83_reg_738;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_83_reg_738 <= ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_83_reg_738;
                end if;
            end if; 
        end if;
    end process;

    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_84_reg_750_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_267)) then
                if ((do_init_reg_153 = ap_const_lv1_0)) then 
                    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_84_reg_750 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_84_reg_750;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_84_reg_750 <= ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_84_reg_750;
                end if;
            end if; 
        end if;
    end process;

    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_85_reg_762_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_267)) then
                if ((do_init_reg_153 = ap_const_lv1_0)) then 
                    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_85_reg_762 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_85_reg_762;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_85_reg_762 <= ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_85_reg_762;
                end if;
            end if; 
        end if;
    end process;

    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_86_reg_774_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_267)) then
                if ((do_init_reg_153 = ap_const_lv1_0)) then 
                    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_86_reg_774 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_86_reg_774;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_86_reg_774 <= ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_86_reg_774;
                end if;
            end if; 
        end if;
    end process;

    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_87_reg_786_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_267)) then
                if ((do_init_reg_153 = ap_const_lv1_0)) then 
                    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_87_reg_786 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_87_reg_786;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_87_reg_786 <= ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_87_reg_786;
                end if;
            end if; 
        end if;
    end process;

    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_88_reg_798_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_267)) then
                if ((do_init_reg_153 = ap_const_lv1_0)) then 
                    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_88_reg_798 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_88_reg_798;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_88_reg_798 <= ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_88_reg_798;
                end if;
            end if; 
        end if;
    end process;

    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_89_reg_810_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_267)) then
                if ((do_init_reg_153 = ap_const_lv1_0)) then 
                    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_89_reg_810 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_89_reg_810;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_89_reg_810 <= ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_89_reg_810;
                end if;
            end if; 
        end if;
    end process;

    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_90_reg_822_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_267)) then
                if ((do_init_reg_153 = ap_const_lv1_0)) then 
                    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_90_reg_822 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_90_reg_822;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_90_reg_822 <= ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_90_reg_822;
                end if;
            end if; 
        end if;
    end process;

    w_index3_reg_169_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln46_reg_1578 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                w_index3_reg_169 <= w_index_reg_1573;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln46_reg_1578 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                w_index3_reg_169 <= ap_const_lv3_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                add_ln58_3_reg_1582 <= add_ln58_3_fu_1236_p2;
                add_ln58_8_reg_1587 <= add_ln58_8_fu_1341_p2;
                icmp_ln46_reg_1578 <= icmp_ln46_fu_973_p2;
                icmp_ln46_reg_1578_pp0_iter1_reg <= icmp_ln46_reg_1578;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                w_index_reg_1573 <= w_index_fu_967_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((ap_reset_idle_pp0 = ap_const_logic_0)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif (((ap_reset_idle_pp0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when others =>  
                ap_NS_fsm <= "XX";
        end case;
    end process;
    a_1_fu_1029_p11 <= "XXXXXXXX";
    a_2_fu_1075_p11 <= "XXXXXXXX";
    a_3_fu_1121_p11 <= "XXXXXXXX";
    a_4_fu_1177_p11 <= "XXXXXXXX";
    a_fu_979_p11 <= "XXXXXXXX";
    add_ln58_3_fu_1236_p2 <= std_logic_vector(signed(sext_ln58_3_fu_1233_p1) + signed(sext_ln58_1_fu_1227_p1));
    add_ln58_4_fu_1350_p2 <= std_logic_vector(unsigned(conv_i_i19_49_i5_reg_834) + unsigned(sext_ln58_4_fu_1347_p1));
    add_ln58_8_fu_1341_p2 <= std_logic_vector(signed(sext_ln58_7_fu_1338_p1) + signed(sext_ln58_5_fu_1332_p1));
    add_ln58_9_fu_1359_p2 <= std_logic_vector(unsigned(conv_i_i19_910_i4_reg_848) + unsigned(sext_ln58_8_fu_1356_p1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_267_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
                ap_condition_267 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_273_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
                ap_condition_273 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_37_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
                ap_condition_37 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_block_pp0_stage0_11001, icmp_ln46_reg_1578_pp0_iter1_reg, ap_enable_reg_pp0_iter2)
    begin
        if ((((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln46_reg_1578_pp0_iter1_reg = ap_const_lv1_1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0_0to1 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_do_init_phi_fu_157_p6_assign_proc : process(do_init_reg_153, icmp_ln46_reg_1578, ap_condition_273)
    begin
        if ((ap_const_boolean_1 = ap_condition_273)) then
            if ((icmp_ln46_reg_1578 = ap_const_lv1_1)) then 
                ap_phi_mux_do_init_phi_fu_157_p6 <= ap_const_lv1_1;
            elsif ((icmp_ln46_reg_1578 = ap_const_lv1_0)) then 
                ap_phi_mux_do_init_phi_fu_157_p6 <= ap_const_lv1_0;
            else 
                ap_phi_mux_do_init_phi_fu_157_p6 <= do_init_reg_153;
            end if;
        else 
            ap_phi_mux_do_init_phi_fu_157_p6 <= do_init_reg_153;
        end if; 
    end process;


    ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_27_phi_fu_538_p4_assign_proc : process(do_init_reg_153, p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_27_reg_534, ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_27_reg_534)
    begin
        if ((do_init_reg_153 = ap_const_lv1_0)) then 
            ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_27_phi_fu_538_p4 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_27_reg_534;
        else 
            ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_27_phi_fu_538_p4 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_27_reg_534;
        end if; 
    end process;


    ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_28_phi_fu_550_p4_assign_proc : process(do_init_reg_153, p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_28_reg_546, ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_28_reg_546)
    begin
        if ((do_init_reg_153 = ap_const_lv1_0)) then 
            ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_28_phi_fu_550_p4 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_28_reg_546;
        else 
            ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_28_phi_fu_550_p4 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_28_reg_546;
        end if; 
    end process;


    ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_29_phi_fu_562_p4_assign_proc : process(do_init_reg_153, p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_29_reg_558, ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_29_reg_558)
    begin
        if ((do_init_reg_153 = ap_const_lv1_0)) then 
            ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_29_phi_fu_562_p4 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_29_reg_558;
        else 
            ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_29_phi_fu_562_p4 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_29_reg_558;
        end if; 
    end process;


    ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_30_phi_fu_574_p4_assign_proc : process(do_init_reg_153, p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_30_reg_570, ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_30_reg_570)
    begin
        if ((do_init_reg_153 = ap_const_lv1_0)) then 
            ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_30_phi_fu_574_p4 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_30_reg_570;
        else 
            ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_30_phi_fu_574_p4 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_30_reg_570;
        end if; 
    end process;


    ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_31_phi_fu_586_p4_assign_proc : process(do_init_reg_153, p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_31_reg_582, ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_31_reg_582)
    begin
        if ((do_init_reg_153 = ap_const_lv1_0)) then 
            ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_31_phi_fu_586_p4 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_31_reg_582;
        else 
            ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_31_phi_fu_586_p4 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_31_reg_582;
        end if; 
    end process;


    ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_32_phi_fu_598_p4_assign_proc : process(do_init_reg_153, p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_32_reg_594, ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_32_reg_594)
    begin
        if ((do_init_reg_153 = ap_const_lv1_0)) then 
            ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_32_phi_fu_598_p4 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_32_reg_594;
        else 
            ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_32_phi_fu_598_p4 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_32_reg_594;
        end if; 
    end process;


    ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_33_phi_fu_610_p4_assign_proc : process(do_init_reg_153, p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_33_reg_606, ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_33_reg_606)
    begin
        if ((do_init_reg_153 = ap_const_lv1_0)) then 
            ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_33_phi_fu_610_p4 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_33_reg_606;
        else 
            ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_33_phi_fu_610_p4 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_33_reg_606;
        end if; 
    end process;


    ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_34_phi_fu_622_p4_assign_proc : process(do_init_reg_153, p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_34_reg_618, ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_34_reg_618)
    begin
        if ((do_init_reg_153 = ap_const_lv1_0)) then 
            ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_34_phi_fu_622_p4 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_34_reg_618;
        else 
            ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_34_phi_fu_622_p4 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_34_reg_618;
        end if; 
    end process;


    ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_35_phi_fu_634_p4_assign_proc : process(do_init_reg_153, p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_35_reg_630, ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_35_reg_630)
    begin
        if ((do_init_reg_153 = ap_const_lv1_0)) then 
            ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_35_phi_fu_634_p4 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_35_reg_630;
        else 
            ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_35_phi_fu_634_p4 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_35_reg_630;
        end if; 
    end process;


    ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_36_phi_fu_646_p4_assign_proc : process(do_init_reg_153, p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_36_reg_642, ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_36_reg_642)
    begin
        if ((do_init_reg_153 = ap_const_lv1_0)) then 
            ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_36_phi_fu_646_p4 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_36_reg_642;
        else 
            ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_36_phi_fu_646_p4 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_36_reg_642;
        end if; 
    end process;


    ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_37_phi_fu_658_p4_assign_proc : process(do_init_reg_153, p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_37_reg_654, ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_37_reg_654)
    begin
        if ((do_init_reg_153 = ap_const_lv1_0)) then 
            ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_37_phi_fu_658_p4 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_37_reg_654;
        else 
            ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_37_phi_fu_658_p4 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_37_reg_654;
        end if; 
    end process;


    ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_38_phi_fu_670_p4_assign_proc : process(do_init_reg_153, p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_38_reg_666, ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_38_reg_666)
    begin
        if ((do_init_reg_153 = ap_const_lv1_0)) then 
            ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_38_phi_fu_670_p4 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_38_reg_666;
        else 
            ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_38_phi_fu_670_p4 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_38_reg_666;
        end if; 
    end process;


    ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_39_phi_fu_682_p4_assign_proc : process(do_init_reg_153, p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_39_reg_678, ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_39_reg_678)
    begin
        if ((do_init_reg_153 = ap_const_lv1_0)) then 
            ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_39_phi_fu_682_p4 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_39_reg_678;
        else 
            ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_39_phi_fu_682_p4 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_39_reg_678;
        end if; 
    end process;


    ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_40_phi_fu_694_p4_assign_proc : process(do_init_reg_153, p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_40_reg_690, ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_40_reg_690)
    begin
        if ((do_init_reg_153 = ap_const_lv1_0)) then 
            ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_40_phi_fu_694_p4 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_40_reg_690;
        else 
            ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_40_phi_fu_694_p4 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_40_reg_690;
        end if; 
    end process;


    ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_41_phi_fu_706_p4_assign_proc : process(do_init_reg_153, p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_41_reg_702, ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_41_reg_702)
    begin
        if ((do_init_reg_153 = ap_const_lv1_0)) then 
            ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_41_phi_fu_706_p4 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_41_reg_702;
        else 
            ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_41_phi_fu_706_p4 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_41_reg_702;
        end if; 
    end process;


    ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_81_phi_fu_718_p4_assign_proc : process(do_init_reg_153, void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_81_reg_714, ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_81_reg_714)
    begin
        if ((do_init_reg_153 = ap_const_lv1_0)) then 
            ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_81_phi_fu_718_p4 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_81_reg_714;
        else 
            ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_81_phi_fu_718_p4 <= ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_81_reg_714;
        end if; 
    end process;


    ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_82_phi_fu_730_p4_assign_proc : process(do_init_reg_153, void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_82_reg_726, ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_82_reg_726)
    begin
        if ((do_init_reg_153 = ap_const_lv1_0)) then 
            ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_82_phi_fu_730_p4 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_82_reg_726;
        else 
            ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_82_phi_fu_730_p4 <= ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_82_reg_726;
        end if; 
    end process;


    ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_83_phi_fu_742_p4_assign_proc : process(do_init_reg_153, void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_83_reg_738, ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_83_reg_738)
    begin
        if ((do_init_reg_153 = ap_const_lv1_0)) then 
            ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_83_phi_fu_742_p4 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_83_reg_738;
        else 
            ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_83_phi_fu_742_p4 <= ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_83_reg_738;
        end if; 
    end process;


    ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_84_phi_fu_754_p4_assign_proc : process(do_init_reg_153, void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_84_reg_750, ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_84_reg_750)
    begin
        if ((do_init_reg_153 = ap_const_lv1_0)) then 
            ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_84_phi_fu_754_p4 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_84_reg_750;
        else 
            ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_84_phi_fu_754_p4 <= ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_84_reg_750;
        end if; 
    end process;


    ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_85_phi_fu_766_p4_assign_proc : process(do_init_reg_153, void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_85_reg_762, ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_85_reg_762)
    begin
        if ((do_init_reg_153 = ap_const_lv1_0)) then 
            ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_85_phi_fu_766_p4 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_85_reg_762;
        else 
            ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_85_phi_fu_766_p4 <= ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_85_reg_762;
        end if; 
    end process;


    ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_86_phi_fu_778_p4_assign_proc : process(do_init_reg_153, void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_86_reg_774, ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_86_reg_774)
    begin
        if ((do_init_reg_153 = ap_const_lv1_0)) then 
            ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_86_phi_fu_778_p4 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_86_reg_774;
        else 
            ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_86_phi_fu_778_p4 <= ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_86_reg_774;
        end if; 
    end process;


    ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_87_phi_fu_790_p4_assign_proc : process(do_init_reg_153, void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_87_reg_786, ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_87_reg_786)
    begin
        if ((do_init_reg_153 = ap_const_lv1_0)) then 
            ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_87_phi_fu_790_p4 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_87_reg_786;
        else 
            ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_87_phi_fu_790_p4 <= ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_87_reg_786;
        end if; 
    end process;


    ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_88_phi_fu_802_p4_assign_proc : process(do_init_reg_153, void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_88_reg_798, ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_88_reg_798)
    begin
        if ((do_init_reg_153 = ap_const_lv1_0)) then 
            ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_88_phi_fu_802_p4 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_88_reg_798;
        else 
            ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_88_phi_fu_802_p4 <= ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_88_reg_798;
        end if; 
    end process;


    ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_89_phi_fu_814_p4_assign_proc : process(do_init_reg_153, void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_89_reg_810, ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_89_reg_810)
    begin
        if ((do_init_reg_153 = ap_const_lv1_0)) then 
            ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_89_phi_fu_814_p4 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_89_reg_810;
        else 
            ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_89_phi_fu_814_p4 <= ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_89_reg_810;
        end if; 
    end process;


    ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_90_phi_fu_826_p4_assign_proc : process(do_init_reg_153, void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_90_reg_822, ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_90_reg_822)
    begin
        if ((do_init_reg_153 = ap_const_lv1_0)) then 
            ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_90_phi_fu_826_p4 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_90_reg_822;
        else 
            ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_90_phi_fu_826_p4 <= ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_90_reg_822;
        end if; 
    end process;


    ap_phi_mux_w_index3_phi_fu_173_p6_assign_proc : process(w_index3_reg_169, w_index_reg_1573, icmp_ln46_reg_1578, ap_condition_273)
    begin
        if ((ap_const_boolean_1 = ap_condition_273)) then
            if ((icmp_ln46_reg_1578 = ap_const_lv1_1)) then 
                ap_phi_mux_w_index3_phi_fu_173_p6 <= ap_const_lv3_0;
            elsif ((icmp_ln46_reg_1578 = ap_const_lv1_0)) then 
                ap_phi_mux_w_index3_phi_fu_173_p6 <= w_index_reg_1573;
            else 
                ap_phi_mux_w_index3_phi_fu_173_p6 <= w_index3_reg_169;
            end if;
        else 
            ap_phi_mux_w_index3_phi_fu_173_p6 <= w_index3_reg_169;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_27_reg_534 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_28_reg_546 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_29_reg_558 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_30_reg_570 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_31_reg_582 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_32_reg_594 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_33_reg_606 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_34_reg_618 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_35_reg_630 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_36_reg_642 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_37_reg_654 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_38_reg_666 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_39_reg_678 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_40_reg_690 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_41_reg_702 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_81_reg_714 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_82_reg_726 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_83_reg_738 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_84_reg_750 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_85_reg_762 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_86_reg_774 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_87_reg_786 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_88_reg_798 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_89_reg_810 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_90_reg_822 <= "XXXXXXXX";

    ap_ready_assign_proc : process(icmp_ln46_fu_973_p2, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln46_fu_973_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to1 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_return_0_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln46_reg_1578_pp0_iter1_reg, ap_enable_reg_pp0_iter2, sext_ln46_fu_1365_p1, ap_return_0_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln46_reg_1578_pp0_iter1_reg = ap_const_lv1_1))) then 
            ap_return_0 <= sext_ln46_fu_1365_p1;
        else 
            ap_return_0 <= ap_return_0_preg;
        end if; 
    end process;


    ap_return_1_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln46_reg_1578_pp0_iter1_reg, ap_enable_reg_pp0_iter2, sext_ln46_1_fu_1369_p1, ap_return_1_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln46_reg_1578_pp0_iter1_reg = ap_const_lv1_1))) then 
            ap_return_1 <= sext_ln46_1_fu_1369_p1;
        else 
            ap_return_1 <= ap_return_1_preg;
        end if; 
    end process;

    grp_fu_1389_p0 <= zext_ln73_1_fu_1067_p1(8 - 1 downto 0);
    grp_fu_1398_p0 <= zext_ln73_2_fu_1113_p1(8 - 1 downto 0);
    grp_fu_1407_p0 <= grp_fu_1407_p00(8 - 1 downto 0);
    grp_fu_1407_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(a_4_fu_1177_p13),14));
    grp_fu_1416_p0 <= zext_ln73_1_fu_1067_p1(8 - 1 downto 0);
    grp_fu_1425_p0 <= zext_ln73_2_fu_1113_p1(8 - 1 downto 0);
    grp_fu_1434_p0 <= grp_fu_1434_p00(8 - 1 downto 0);
    grp_fu_1434_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(a_4_fu_1177_p13),12));
    grp_fu_1434_p1 <= grp_fu_1434_p10(4 - 1 downto 0);
    grp_fu_1434_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_1318_p4),12));
    icmp_ln46_fu_973_p2 <= "1" when (ap_phi_mux_w_index3_phi_fu_173_p6 = ap_const_lv3_4) else "0";
    mul_ln73_3_fu_1167_p0 <= zext_ln73_3_fu_1159_p1(8 - 1 downto 0);
    mul_ln73_5_fu_1256_p0 <= zext_ln73_fu_1011_p1(8 - 1 downto 0);
    mul_ln73_8_fu_1308_p0 <= zext_ln73_3_fu_1159_p1(8 - 1 downto 0);
    mul_ln73_fu_1019_p0 <= zext_ln73_fu_1011_p1(8 - 1 downto 0);
        sext_ln46_1_fu_1369_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln58_9_fu_1359_p2),20));

        sext_ln46_fu_1365_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln58_4_fu_1350_p2),20));

        sext_ln58_1_fu_1227_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_1389_p3),17));

        sext_ln58_3_fu_1233_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_1398_p3),17));

        sext_ln58_4_fu_1347_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln58_3_reg_1582),19));

        sext_ln58_5_fu_1332_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_1416_p3),17));

        sext_ln58_7_fu_1338_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_1425_p3),17));

        sext_ln58_8_fu_1356_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln58_8_reg_1587),19));

    tmp_fu_1318_p4 <= w2_q0(57 downto 54);
    w2_address0 <= zext_ln46_fu_962_p1(3 - 1 downto 0);

    w2_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            w2_ce0_local <= ap_const_logic_1;
        else 
            w2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    w_1_fu_1057_p4 <= w2_q0(11 downto 6);
    w_2_fu_1103_p4 <= w2_q0(17 downto 12);
    w_3_fu_1149_p4 <= w2_q0(23 downto 18);
    w_4_fu_1205_p4 <= w2_q0(29 downto 24);
    w_5_fu_1242_p4 <= w2_q0(35 downto 30);
    w_6_fu_1266_p4 <= w2_q0(41 downto 36);
    w_7_fu_1280_p4 <= w2_q0(47 downto 42);
    w_8_fu_1294_p4 <= w2_q0(53 downto 48);
    w_fu_1007_p1 <= w2_q0(6 - 1 downto 0);
    w_index_fu_967_p2 <= std_logic_vector(unsigned(ap_phi_mux_w_index3_phi_fu_173_p6) + unsigned(ap_const_lv3_1));
    zext_ln46_fu_962_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_w_index3_phi_fu_173_p6),64));
    zext_ln73_1_fu_1067_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(a_1_fu_1029_p13),14));
    zext_ln73_2_fu_1113_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(a_2_fu_1075_p13),14));
    zext_ln73_3_fu_1159_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(a_3_fu_1121_p13),14));
    zext_ln73_fu_1011_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(a_fu_979_p13),14));
end behav;
