{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1557315883827 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1557315883827 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 08 13:44:43 2019 " "Processing started: Wed May 08 13:44:43 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1557315883827 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1557315883827 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fpga_top -c fpga_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off fpga_top -c fpga_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1557315883828 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1557315884329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpga_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpga_top-fpga_top_arc " "Found design unit 1: fpga_top-fpga_top_arc" {  } { { "fpga_top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_top/fpga_top.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557315884837 ""} { "Info" "ISGN_ENTITY_NAME" "1 fpga_top " "Found entity 1: fpga_top" {  } { { "fpga_top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_top/fpga_top.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557315884837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557315884837 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "D3 fpga_top.vhd(56) " "VHDL error at fpga_top.vhd(56): formal port or parameter \"D3\" must have actual or default value" {  } { { "fpga_top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_top/fpga_top.vhd" 56 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Quartus II" 0 -1 1557315884838 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "D3 fpga_top.vhd(40) " "HDL error at fpga_top.vhd(40): see declaration for object \"D3\"" {  } { { "fpga_top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_top/fpga_top.vhd" 40 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557315884838 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "D4 fpga_top.vhd(56) " "VHDL error at fpga_top.vhd(56): formal port or parameter \"D4\" must have actual or default value" {  } { { "fpga_top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_top/fpga_top.vhd" 56 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Quartus II" 0 -1 1557315884838 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "D4 fpga_top.vhd(40) " "HDL error at fpga_top.vhd(40): see declaration for object \"D4\"" {  } { { "fpga_top.vhd" "" { Text "C:/Users/jkhel/Documents/GitHub/P4-ViewCare/VHDL/FPGA_top/fpga_top.vhd" 40 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557315884838 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4670 " "Peak virtual memory: 4670 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1557315885003 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed May 08 13:44:45 2019 " "Processing ended: Wed May 08 13:44:45 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1557315885003 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1557315885003 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1557315885003 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1557315885003 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 1  " "Quartus II Full Compilation was unsuccessful. 6 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1557315885688 ""}
