#ifndef _PMU_RTC1_H_
#define _PMU_RTC1_H_

#include "chip.h"

// =============================================================================
//  MACROS
// =============================================================================

// =============================================================================
//  TYPES
// =============================================================================

// =============================================================================
// PMU_RTC1_T
// =============================================================================
typedef struct {
  __IO uint32_t                          pmu_pd_ctrl0;                 //0x00000000
  __IO uint32_t                          pmu_pd_ctrl1;                 //0x00000004
  __IO uint32_t                          pmu_seq_num0;                 //0x00000008
  __IO uint32_t                          pmu_seq_num1;                 //0x0000000C
  __IO uint32_t                          pmu_slp_ctrl0;                //0x00000010
  __IO uint32_t                          pmu_slp_ctrl1;                //0x00000014
  __IO uint32_t                          pmu_clk_ctrl0;                //0x00000018
  __IO uint32_t                          pmu_clk_ctrl1;                //0x0000001C
  __IO uint32_t                          pmu_clk_ctrl2;                //0x00000020
  __IO uint32_t                          pmu_clk_ctrl3;                //0x00000024
  __IO uint32_t                          pmu_rstn_ctrl;                //0x00000028
  __IO uint32_t                          pmu_dcdc_rf_ctrl0;            //0x0000002C
  __IO uint32_t                          pmu_dcdc_rf_ctrl1;            //0x00000030
  __IO uint32_t                          pmu_dcdc_rf_ctrl2;            //0x00000034
  __IO uint32_t                          pmu_dcdc_rf_ctrl3;            //0x00000038
  __IO uint32_t                          pmu_ldo_vcore08_ctrl;         //0x0000003C
  __IO uint32_t                          pmu_ldo_vrtc08_ctrl;          //0x00000040
  __IO uint32_t                          pmu_other_ldo_ctrl0;          //0x00000044
  __IO uint32_t                          pmu_other_ldo_ctrl1;          //0x00000048
  __IO uint32_t                          pmu_long_pwr_key_cfg;         //0x0000004C
  __IO uint32_t                          pmu_rf_on_cfg;                //0x00000050
  __IO uint32_t                          pmu_psm_cfg0;                 //0x00000054
  __IO uint32_t                          pmu_psm_cfg1;                 //0x00000058
  __IO uint32_t                          pmu_psm_cfg2;                 //0x0000005C
  __IO uint32_t                          pmu_psm_cfg3;                 //0x00000060
  __IO uint32_t                          pmu_psm_cfg4;                 //0x00000064
  __IO uint32_t                          pmu_psm_cfg5;                 //0x00000068
  __IO uint32_t                          pmu_psm_cfg6;                 //0x0000006C
  __IO uint32_t                          pmu_psm_cfg7;                 //0x00000070
  __IO uint32_t                          pmu_monitor_cfg;              //0x00000074
  __IO uint32_t                          pmu_status;                   //0x00000078
  __IO uint32_t                          pmu_int_irq;                  //0x0000007C
  __IO uint32_t                          pmu_xtal_clk_detect;          //0x00000080
  __IO uint32_t                          pmu_cm_xtal_cfg1;             //0x00000084
  __IO uint32_t                          pmu_cm_xtal_cfg2;             //0x00000088
  __IO uint32_t                          pmu_clk_div_128k;             //0x0000008C
  __IO uint32_t                          pmu_ldo_vflash_ctrl;          //0x00000090
  __IO uint32_t                          pmu_dcdc_core_ctrl0;          //0x00000094
  __IO uint32_t                          pmu_dcdc_core_ctrl1;          //0x00000098
  __IO uint32_t                          pmu_dcdc_core_ctrl2;          //0x0000009C
  __IO uint32_t                          pmu_dcdc_core_ctrl3;          //0x000000A0
} HWP_PMU_RTC1_T;

static HWP_PMU_RTC1_T * const AIC_PMU_RTC1 = ((HWP_PMU_RTC1_T *)AIC_PMU_RTC1_BASE);


//pmu_pd_ctrl0
#define PMU_RTC1_RTC_RG_DCDC_LDO_RF_MODE_SEL      (1<<0)
#define PMU_RTC1_RTC_RG_DCDC_LDO_RF_MODE_SEL_POS  (0)
#define PMU_RTC1_RTC_RG_PWR_FORCE_LDO_AVDD18      (1<<1)
#define PMU_RTC1_RTC_RG_PWR_FORCE_LDO_AVDD18_POS  (1)
#define PMU_RTC1_RTC_RG_PWR_FORCE_LDO_VCORE08      (1<<2)
#define PMU_RTC1_RTC_RG_PWR_FORCE_LDO_VCORE08_POS  (2)
#define PMU_RTC1_RTC_RG_PWR_FORCE_DCDC_VCORE08      (1<<3)
#define PMU_RTC1_RTC_RG_PWR_FORCE_DCDC_VCORE08_POS  (3)
#define PMU_RTC1_RTC_RG_PWR_FORCE_LDO_PA      (1<<4)
#define PMU_RTC1_RTC_RG_PWR_FORCE_LDO_PA_POS  (4)
#define PMU_RTC1_RTC_RG_LDO_AVDD18_PD      (1<<5)
#define PMU_RTC1_RTC_RG_LDO_AVDD18_PD_POS  (5)
#define PMU_RTC1_RTC_RG_LDO_VCORE08_PD      (1<<6)
#define PMU_RTC1_RTC_RG_LDO_VCORE08_PD_POS  (6)
#define PMU_RTC1_RTC_RG_DCDC_VCORE08_PD      (1<<7)
#define PMU_RTC1_RTC_RG_DCDC_VCORE08_PD_POS  (7)
#define PMU_RTC1_RTC_RG_LDO_PA_PD       (1<<8)
#define PMU_RTC1_RTC_RG_LDO_PA_PD_POS   (8)
#define PMU_RTC1_RTC_RG_BG_PD_SET       (1<<9)
#define PMU_RTC1_RTC_RG_BG_PD_SET_POS   (9)
#define PMU_RTC1_RTC_RG_LDO_VRTC08_PD_SET      (1<<10)
#define PMU_RTC1_RTC_RG_LDO_VRTC08_PD_SET_POS  (10)
#define PMU_RTC1_RTC_RG_DCDC_LDO_RF_PD_SET      (1<<11)
#define PMU_RTC1_RTC_RG_DCDC_LDO_RF_PD_SET_POS  (11)
#define PMU_RTC1_RTC_RG_PMU_CORE_RSTN_SET      (1<<12)
#define PMU_RTC1_RTC_RG_PMU_CORE_RSTN_SET_POS  (12)
#define PMU_RTC1_RTC_RG_PMU_CORE_ISO_SET      (1<<13)
#define PMU_RTC1_RTC_RG_PMU_CORE_ISO_SET_POS  (13)
#define PMU_RTC1_RTC_RG_PWR_FORCE_LDO_VFLASH      (1<<14)
#define PMU_RTC1_RTC_RG_PWR_FORCE_LDO_VFLASH_POS  (14)
#define PMU_RTC1_RTC_RG_LDO_VFLASH_PD      (1<<15)
#define PMU_RTC1_RTC_RG_LDO_VFLASH_PD_POS  (15)
#define PMU_RTC1_RTC_RG_RET_N           (1<<16)
#define PMU_RTC1_RTC_RG_RET_N_POS       (16)
#define PMU_RTC1_RTC_RG_PWR_FORCE_CHOPP_BG      (1<<17)
#define PMU_RTC1_RTC_RG_PWR_FORCE_CHOPP_BG_POS  (17)
#define PMU_RTC1_RTC_RG_CHOPP_BG_PD      (1<<18)
#define PMU_RTC1_RTC_RG_CHOPP_BG_PD_POS  (18)
#define PMU_RTC1_RTC_RG_CHOPP_BG_CHOPPEN      (1<<19)
#define PMU_RTC1_RTC_RG_CHOPP_BG_CHOPPEN_POS  (19)
#define PMU_RTC1_RTC_RG_PMU_CHOPP_BG_PU_LPVREF      (1<<20)
#define PMU_RTC1_RTC_RG_PMU_CHOPP_BG_PU_LPVREF_POS  (20)
#define PMU_RTC1_RTC_RG_PMU_CHOPP_BG_SW_LPVREF_SET      (1<<21)
#define PMU_RTC1_RTC_RG_PMU_CHOPP_BG_SW_LPVREF_SET_POS  (21)
#define PMU_RTC1_RTC_RG_GPIO_SEL_LDO18      (1<<22)
#define PMU_RTC1_RTC_RG_GPIO_SEL_LDO18_POS  (22)
#define PMU_RTC1_RTC_RG_REG18_ULP_PU_SET      (1<<23)
#define PMU_RTC1_RTC_RG_REG18_ULP_PU_SET_POS  (23)
#define PMU_RTC1_RTC_RG_PU_DCDC_CORE_MODE_SEL      (1<<24)
#define PMU_RTC1_RTC_RG_PU_DCDC_CORE_MODE_SEL_POS  (24)
#define PMU_RTC1_RTC_RG_AUTO_PD_LDO_VCORE08_EN      (1<<25)
#define PMU_RTC1_RTC_RG_AUTO_PD_LDO_VCORE08_EN_POS  (25)

//pmu_pd_ctrl1
#define PMU_RTC1_RTC_RG_PWR_OFF_SEQ_EN      (1<<0)
#define PMU_RTC1_RTC_RG_PWR_OFF_SEQ_EN_POS  (0)
#define PMU_RTC1_RTC_RG_EXT_SOFT_RST      (1<<1)
#define PMU_RTC1_RTC_RG_EXT_SOFT_RST_POS  (1)
#define PMU_RTC1_RTC_RG_CORE_ISO_EN      (1<<2)
#define PMU_RTC1_RTC_RG_CORE_ISO_EN_POS  (2)
#define PMU_RTC1_RTC_RG_GLOBAL_RSTN_EN      (1<<3)
#define PMU_RTC1_RTC_RG_GLOBAL_RSTN_EN_POS  (3)
#define PMU_RTC1_RTC_RG_DCDC_EN_AVDD18INT      (1<<5)
#define PMU_RTC1_RTC_RG_DCDC_EN_AVDD18INT_POS  (5)
#define PMU_RTC1_RTC_RG_DCDC_EN_AVDD18      (1<<6)
#define PMU_RTC1_RTC_RG_DCDC_EN_AVDD18_POS  (6)
#define PMU_RTC1_RTC_RG_COREON_SET      (1<<7)
#define PMU_RTC1_RTC_RG_COREON_SET_POS  (7)
#define PMU_RTC1_RTC_RG_LVL_PULLR_ENB      (1<<8)
#define PMU_RTC1_RTC_RG_LVL_PULLR_ENB_POS  (8)
#define PMU_RTC1_RTC_RG_CORE_SW_FAST_CLK_SEL_SET      (1<<9)
#define PMU_RTC1_RTC_RG_CORE_SW_FAST_CLK_SEL_SET_POS  (9)
#define PMU_RTC1_RTC_RG_AVDDSENSE_SEL(n)      (((n)&3)<<10)
#define PMU_RTC1_RTC_RG_AVDDSENSE_SEL_LSB     (10)
#define PMU_RTC1_RTC_RG_AVDDSENSE_SEL_MASK    (3<<10)
#define PMU_RTC1_RTC_RG_PU_VRTC0SENSE      (1<<12)
#define PMU_RTC1_RTC_RG_PU_VRTC0SENSE_POS  (12)
#define PMU_RTC1_RTC_RG_PU_VBATSENSE      (1<<13)
#define PMU_RTC1_RTC_RG_PU_VBATSENSE_POS  (13)

//pmu_seq_num0
#define PMU_RTC1_RTC_RG_SLP_XTAL_PU_SEQ_NUM(n)      (((n)&31)<<0)
#define PMU_RTC1_RTC_RG_SLP_XTAL_PU_SEQ_NUM_LSB     (0)
#define PMU_RTC1_RTC_RG_SLP_XTAL_PU_SEQ_NUM_MASK    (31<<0)
#define PMU_RTC1_RTC_RG_RESET_B_SEQ_NUM(n)      (((n)&31)<<5)
#define PMU_RTC1_RTC_RG_RESET_B_SEQ_NUM_LSB     (5)
#define PMU_RTC1_RTC_RG_RESET_B_SEQ_NUM_MASK    (31<<5)
#define PMU_RTC1_RTC_RG_LDO_PA_PU_SEQ_NUM(n)      (((n)&31)<<10)
#define PMU_RTC1_RTC_RG_LDO_PA_PU_SEQ_NUM_LSB     (10)
#define PMU_RTC1_RTC_RG_LDO_PA_PU_SEQ_NUM_MASK    (31<<10)
#define PMU_RTC1_RTC_RG_LDO_AVDD18_PU_SEQ_NUM(n)      (((n)&31)<<15)
#define PMU_RTC1_RTC_RG_LDO_AVDD18_PU_SEQ_NUM_LSB     (15)
#define PMU_RTC1_RTC_RG_LDO_AVDD18_PU_SEQ_NUM_MASK    (31<<15)
#define PMU_RTC1_RTC_RG_LDO_DCDC_VCORE08_PU_SEQ_NUM(n)      (((n)&31)<<20)
#define PMU_RTC1_RTC_RG_LDO_DCDC_VCORE08_PU_SEQ_NUM_LSB     (20)
#define PMU_RTC1_RTC_RG_LDO_DCDC_VCORE08_PU_SEQ_NUM_MASK    (31<<20)
#define PMU_RTC1_RTC_RG_DCDC_DLL_START_TH(n)      (((n)&0x7F)<<25)
#define PMU_RTC1_RTC_RG_DCDC_DLL_START_TH_LSB     (25)
#define PMU_RTC1_RTC_RG_DCDC_DLL_START_TH_MASK    (0x7F<<25)

//pmu_seq_num1
#define PMU_RTC1_RTC_RG_SLP_RESET_B_SEQ_NUM(n)      (((n)&31)<<0)
#define PMU_RTC1_RTC_RG_SLP_RESET_B_SEQ_NUM_LSB     (0)
#define PMU_RTC1_RTC_RG_SLP_RESET_B_SEQ_NUM_MASK    (31<<0)
#define PMU_RTC1_RTC_RG_SLP_XEN_EN_SEQ_NUM(n)      (((n)&31)<<5)
#define PMU_RTC1_RTC_RG_SLP_XEN_EN_SEQ_NUM_LSB     (5)
#define PMU_RTC1_RTC_RG_SLP_XEN_EN_SEQ_NUM_MASK    (31<<5)
#define PMU_RTC1_RTC_RG_LDO_DCDC_VCORE08_DVFS_SEQ_NUM(n)      (((n)&31)<<10)
#define PMU_RTC1_RTC_RG_LDO_DCDC_VCORE08_DVFS_SEQ_NUM_LSB     (10)
#define PMU_RTC1_RTC_RG_LDO_DCDC_VCORE08_DVFS_SEQ_NUM_MASK    (31<<10)
#define PMU_RTC1_RTC_RG_LDO_VRTC08_DVFS_SEQ_NUM(n)      (((n)&31)<<15)
#define PMU_RTC1_RTC_RG_LDO_VRTC08_DVFS_SEQ_NUM_LSB     (15)
#define PMU_RTC1_RTC_RG_LDO_VRTC08_DVFS_SEQ_NUM_MASK    (31<<15)
#define PMU_RTC1_RTC_RG_DCDC_RF_DVFS_SEQ_NUM(n)      (((n)&31)<<20)
#define PMU_RTC1_RTC_RG_DCDC_RF_DVFS_SEQ_NUM_LSB     (20)
#define PMU_RTC1_RTC_RG_DCDC_RF_DVFS_SEQ_NUM_MASK    (31<<20)
#define PMU_RTC1_RTC_RG_DCDC_DLL_RSTN_TH(n)      (((n)&0x7F)<<25)
#define PMU_RTC1_RTC_RG_DCDC_DLL_RSTN_TH_LSB     (25)
#define PMU_RTC1_RTC_RG_DCDC_DLL_RSTN_TH_MASK    (0x7F<<25)

//pmu_slp_ctrl0
#define PMU_RTC1_RTC_RG_SLP_LDO_PD_EN      (1<<0)
#define PMU_RTC1_RTC_RG_SLP_LDO_PD_EN_POS  (0)
#define PMU_RTC1_RTC_RG_RTC_SLP_PMU_RTC0_PD_EN      (1<<1)
#define PMU_RTC1_RTC_RG_RTC_SLP_PMU_RTC0_PD_EN_POS  (1)
#define PMU_RTC1_RTC_RG_RTC_SLP_PMU_RTC1_PD_EN      (1<<2)
#define PMU_RTC1_RTC_RG_RTC_SLP_PMU_RTC1_PD_EN_POS  (2)
#define PMU_RTC1_RTC_RG_LDO_PA_SLP_PD_EN      (1<<3)
#define PMU_RTC1_RTC_RG_LDO_PA_SLP_PD_EN_POS  (3)
#define PMU_RTC1_RTC_RG_REG18_ULP_SLP_PU_EN      (1<<4)
#define PMU_RTC1_RTC_RG_REG18_ULP_SLP_PU_EN_POS  (4)
#define PMU_RTC1_RTC_RG_LDO_DCDC_VCORE08_SLP_PD_EN      (1<<5)
#define PMU_RTC1_RTC_RG_LDO_DCDC_VCORE08_SLP_PD_EN_POS  (5)
#define PMU_RTC1_RTC_RG_LDO_AVDD18_SLP_PD_EN      (1<<6)
#define PMU_RTC1_RTC_RG_LDO_AVDD18_SLP_PD_EN_POS  (6)
#define PMU_RTC1_RTC_RG_LDO_VRTC08_SLP_PD_EN      (1<<7)
#define PMU_RTC1_RTC_RG_LDO_VRTC08_SLP_PD_EN_POS  (7)
#define PMU_RTC1_RTC_RG_CORE_ISO_SLP_EN      (1<<8)
#define PMU_RTC1_RTC_RG_CORE_ISO_SLP_EN_POS  (8)
#define PMU_RTC1_RTC_RG_COREON_SLP_PD_EN      (1<<9)
#define PMU_RTC1_RTC_RG_COREON_SLP_PD_EN_POS  (9)
#define PMU_RTC1_RTC_RG_XTAL_SLP_PD_EN      (1<<10)
#define PMU_RTC1_RTC_RG_XTAL_SLP_PD_EN_POS  (10)
#define PMU_RTC1_RTC_RG_LPO26M_SLP_PD_EN      (1<<11)
#define PMU_RTC1_RTC_RG_LPO26M_SLP_PD_EN_POS  (11)
#define PMU_RTC1_RTC_RG_RC_256K_SLP_PD_EN      (1<<12)
#define PMU_RTC1_RTC_RG_RC_256K_SLP_PD_EN_POS  (12)
#define PMU_RTC1_RTC_RG_LDO_VFLASH_SLP_PD_EN      (1<<13)
#define PMU_RTC1_RTC_RG_LDO_VFLASH_SLP_PD_EN_POS  (13)
#define PMU_RTC1_RTC_RG_GPIO_SEL_LDO18_SLP_EN      (1<<14)
#define PMU_RTC1_RTC_RG_GPIO_SEL_LDO18_SLP_EN_POS  (14)
#define PMU_RTC1_RTC_RG_DCDC_CORE_ADC_SLP_PD_EN      (1<<15)
#define PMU_RTC1_RTC_RG_DCDC_CORE_ADC_SLP_PD_EN_POS  (15)
#define PMU_RTC1_RTC_RG_DCDC_RF_ADC_SLP_PD_EN      (1<<16)
#define PMU_RTC1_RTC_RG_DCDC_RF_ADC_SLP_PD_EN_POS  (16)
#define PMU_RTC1_RTC_RG_CHOPP_BG_SLP_PD_EN      (1<<17)
#define PMU_RTC1_RTC_RG_CHOPP_BG_SLP_PD_EN_POS  (17)
#define PMU_RTC1_RTC_RG_CM_XTAL_SLP_REG_BUF_BYPASS      (1<<18)
#define PMU_RTC1_RTC_RG_CM_XTAL_SLP_REG_BUF_BYPASS_POS  (18)
#define PMU_RTC1_RTC_RG_XDBLR_SLP_PD_EN      (1<<19)
#define PMU_RTC1_RTC_RG_XDBLR_SLP_PD_EN_POS  (19)
#define PMU_RTC1_RTC_RG_LDO_VCORE08_AWAKE_PU_EN      (1<<20)
#define PMU_RTC1_RTC_RG_LDO_VCORE08_AWAKE_PU_EN_POS  (20)
#define PMU_RTC1_RTC_RG_AON13_SW2V13_SLP_EN      (1<<21)
#define PMU_RTC1_RTC_RG_AON13_SW2V13_SLP_EN_POS  (21)
#define PMU_RTC1_RTC_RG_LDO_AVDD18_ULPMODE_SLP_EN      (1<<22)
#define PMU_RTC1_RTC_RG_LDO_AVDD18_ULPMODE_SLP_EN_POS  (22)
#define PMU_RTC1_RTC_RG_DEEP_SLEEP_AWAKE_EN(n)      (((n)&15)<<23)
#define PMU_RTC1_RTC_RG_DEEP_SLEEP_AWAKE_EN_LSB     (23)
#define PMU_RTC1_RTC_RG_DEEP_SLEEP_AWAKE_EN_MASK    (15<<23)
#define PMU_RTC1_RTC_RG_XTAL_SLP_HOLD_EN      (1<<27)
#define PMU_RTC1_RTC_RG_XTAL_SLP_HOLD_EN_POS  (27)

//pmu_slp_ctrl1
#define PMU_RTC1_RTC_RG_RESET_B_SLP_EN      (1<<0)
#define PMU_RTC1_RTC_RG_RESET_B_SLP_EN_POS  (0)
#define PMU_RTC1_RTC_RG_SLP_RTC_PCLK_GATE_EN      (1<<1)
#define PMU_RTC1_RTC_RG_SLP_RTC_PCLK_GATE_EN_POS  (1)
#define PMU_RTC1_RTC_RG_SLP_CORE_CLK_FAST_SEL_EN      (1<<2)
#define PMU_RTC1_RTC_RG_SLP_CORE_CLK_FAST_SEL_EN_POS  (2)
#define PMU_RTC1_RTC_RG_XTAL_SLP_LP_EN      (1<<3)
#define PMU_RTC1_RTC_RG_XTAL_SLP_LP_EN_POS  (3)
#define PMU_RTC1_RTC_RG_GATE_TO_DBB_SLP_EN      (1<<4)
#define PMU_RTC1_RTC_RG_GATE_TO_DBB_SLP_EN_POS  (4)
#define PMU_RTC1_RTC_RG_LDO_PA_SLP_DROP_EN      (1<<5)
#define PMU_RTC1_RTC_RG_LDO_PA_SLP_DROP_EN_POS  (5)
#define PMU_RTC1_RTC_RG_LDO_VRTC08_DVFS_SLP_EN      (1<<6)
#define PMU_RTC1_RTC_RG_LDO_VRTC08_DVFS_SLP_EN_POS  (6)
#define PMU_RTC1_RTC_RG_LDO_DCDC_VCORE08_DVFS_SLP_EN      (1<<7)
#define PMU_RTC1_RTC_RG_LDO_DCDC_VCORE08_DVFS_SLP_EN_POS  (7)
#define PMU_RTC1_RTC_RG_LDO_AVDD18_SLP_LP_EN      (1<<8)
#define PMU_RTC1_RTC_RG_LDO_AVDD18_SLP_LP_EN_POS  (8)
#define PMU_RTC1_RTC_RG_LDO_AVDD18_SLP_DROP_EN      (1<<9)
#define PMU_RTC1_RTC_RG_LDO_AVDD18_SLP_DROP_EN_POS  (9)
#define PMU_RTC1_RTC_RG_DCDC_CORE_HYS_PFM_MODE_SLP_EN      (1<<10)
#define PMU_RTC1_RTC_RG_DCDC_CORE_HYS_PFM_MODE_SLP_EN_POS  (10)
#define PMU_RTC1_RTC_RG_DCDC_RF_HYS_PFM_MODE_SLP_EN      (1<<11)
#define PMU_RTC1_RTC_RG_DCDC_RF_HYS_PFM_MODE_SLP_EN_POS  (11)
#define PMU_RTC1_RTC_RG_DCDC_RF_DVFS_SLP_EN      (1<<12)
#define PMU_RTC1_RTC_RG_DCDC_RF_DVFS_SLP_EN_POS  (12)
#define PMU_RTC1_RTC_RG_DCDC_CORE_DEEP_SLP_SLP_EN      (1<<13)
#define PMU_RTC1_RTC_RG_DCDC_CORE_DEEP_SLP_SLP_EN_POS  (13)
#define PMU_RTC1_RTC_RG_LDO_PA_SLP_LP_EN      (1<<14)
#define PMU_RTC1_RTC_RG_LDO_PA_SLP_LP_EN_POS  (14)
#define PMU_RTC1_RTC_RG_LPO26M_SLP_DIS_EN      (1<<15)
#define PMU_RTC1_RTC_RG_LPO26M_SLP_DIS_EN_POS  (15)
#define PMU_RTC1_RTC_RG_RC_256K_SLP_DIS_EN      (1<<16)
#define PMU_RTC1_RTC_RG_RC_256K_SLP_DIS_EN_POS  (16)
#define PMU_RTC1_RTC_RG_CLK_26M_SLP_DIS_EN      (1<<17)
#define PMU_RTC1_RTC_RG_CLK_26M_SLP_DIS_EN_POS  (17)
#define PMU_RTC1_RTC_RG_CLK_COMP_SLP_DIS_EN      (1<<18)
#define PMU_RTC1_RTC_RG_CLK_COMP_SLP_DIS_EN_POS  (18)
#define PMU_RTC1_RTC_RG_CLK_BUF_SLP_DIS_EN      (1<<19)
#define PMU_RTC1_RTC_RG_CLK_BUF_SLP_DIS_EN_POS  (19)
#define PMU_RTC1_RTC_RG_CLK_6P5M_SLP_DIS_EN      (1<<20)
#define PMU_RTC1_RTC_RG_CLK_6P5M_SLP_DIS_EN_POS  (20)
#define PMU_RTC1_RTC_RG_DCDC_RF_CLK_SEL_SLP_EN      (1<<21)
#define PMU_RTC1_RTC_RG_DCDC_RF_CLK_SEL_SLP_EN_POS  (21)
#define PMU_RTC1_RTC_RG_DCDC_RF_DEEP_SLP_SLP_EN      (1<<22)
#define PMU_RTC1_RTC_RG_DCDC_RF_DEEP_SLP_SLP_EN_POS  (22)
#define PMU_RTC1_RTC_RG_CLK_52M_SLP_DIS_EN      (1<<23)
#define PMU_RTC1_RTC_RG_CLK_52M_SLP_DIS_EN_POS  (23)
#define PMU_RTC1_RTC_RG_CLK_26M_DLY_SLP_DIS_EN      (1<<24)
#define PMU_RTC1_RTC_RG_CLK_26M_DLY_SLP_DIS_EN_POS  (24)
#define PMU_RTC1_RTC_RG_LDO_VFLASH_SLP_LP_EN      (1<<25)
#define PMU_RTC1_RTC_RG_LDO_VFLASH_SLP_LP_EN_POS  (25)
#define PMU_RTC1_RTC_RG_LDO_VFLASH_SLP_DROP_EN      (1<<26)
#define PMU_RTC1_RTC_RG_LDO_VFLASH_SLP_DROP_EN_POS  (26)
#define PMU_RTC1_RTC_RG_XTAL_AVDD_SEL_SLP_EN      (1<<27)
#define PMU_RTC1_RTC_RG_XTAL_AVDD_SEL_SLP_EN_POS  (27)
#define PMU_RTC1_RTC_RG_XTAL_CLK_DIV4_SEL_SLP_EN      (1<<28)
#define PMU_RTC1_RTC_RG_XTAL_CLK_DIV4_SEL_SLP_EN_POS  (28)
#define PMU_RTC1_RTC_RG_DCDC_CORE_CLK_SEL_SLP_EN      (1<<29)
#define PMU_RTC1_RTC_RG_DCDC_CORE_CLK_SEL_SLP_EN_POS  (29)
#define PMU_RTC1_RTC_RG_LDO_VCORE08_SLP_LP_EN      (1<<30)
#define PMU_RTC1_RTC_RG_LDO_VCORE08_SLP_LP_EN_POS  (30)
#define PMU_RTC1_RTC_RG_CHOPP_BG_SW_LPVREF_LP_EN      (1<<31)
#define PMU_RTC1_RTC_RG_CHOPP_BG_SW_LPVREF_LP_EN_POS  (31)

//pmu_clk_ctrl0
#define PMU_RTC1_RTC_RG_CLK_DIV_128K_STEP_OFFSET_UPDATE      (1<<0)
#define PMU_RTC1_RTC_RG_CLK_DIV_128K_STEP_OFFSET_UPDATE_POS  (0)
#define PMU_RTC1_RTC_RG_CLK_DIV_128K_STEP_OFFSET_NORMAL(n)      (((n)&0xFF)<<1)
#define PMU_RTC1_RTC_RG_CLK_DIV_128K_STEP_OFFSET_NORMAL_LSB     (1)
#define PMU_RTC1_RTC_RG_CLK_DIV_128K_STEP_OFFSET_NORMAL_MASK    (0xFF<<1)
#define PMU_RTC1_RTC_RG_CLK_DIV_128K_STEP_OFFSET_LP(n)      (((n)&0xFF)<<9)
#define PMU_RTC1_RTC_RG_CLK_DIV_128K_STEP_OFFSET_LP_LSB     (9)
#define PMU_RTC1_RTC_RG_CLK_DIV_128K_STEP_OFFSET_LP_MASK    (0xFF<<9)
#define PMU_RTC1_RTC_RG_CLK_DIV_128K_LP_MODE_H_REG      (1<<17)
#define PMU_RTC1_RTC_RG_CLK_DIV_128K_LP_MODE_H_REG_POS  (17)
#define PMU_RTC1_RTC_RG_CLK_DIV_128K_LP_MODE_H_DR      (1<<18)
#define PMU_RTC1_RTC_RG_CLK_DIV_128K_LP_MODE_H_DR_POS  (18)
#define PMU_RTC1_RTC_RG_CLK_6P5M_DIV_128K_EN      (1<<19)
#define PMU_RTC1_RTC_RG_CLK_6P5M_DIV_128K_EN_POS  (19)
#define PMU_RTC1_RTC_RG_XTAL_HOLD_SET      (1<<20)
#define PMU_RTC1_RTC_RG_XTAL_HOLD_SET_POS  (20)
#define PMU_RTC1_RTC_RG_PMU_CLK_MANUAL_ENABLE(n)      (((n)&0xFF)<<21)
#define PMU_RTC1_RTC_RG_PMU_CLK_MANUAL_ENABLE_LSB     (21)
#define PMU_RTC1_RTC_RG_PMU_CLK_MANUAL_ENABLE_MASK    (0xFF<<21)

//pmu_clk_ctrl1
#define PMU_RTC1_RTC_RG_XTAL_CAP_RF_ON_BIT(n)      (((n)&31)<<0)
#define PMU_RTC1_RTC_RG_XTAL_CAP_RF_ON_BIT_LSB     (0)
#define PMU_RTC1_RTC_RG_XTAL_CAP_RF_ON_BIT_MASK    (31<<0)
#define PMU_RTC1_RTC_RG_XTAL_CAP_RF_ON_DELTA(n)      (((n)&0x3F)<<5)
#define PMU_RTC1_RTC_RG_XTAL_CAP_RF_ON_DELTA_LSB     (5)
#define PMU_RTC1_RTC_RG_XTAL_CAP_RF_ON_DELTA_MASK    (0x3F<<5)
#define PMU_RTC1_RTC_RG_XTAL_CAP_NOR_BIT(n)      (((n)&31)<<11)
#define PMU_RTC1_RTC_RG_XTAL_CAP_NOR_BIT_LSB     (11)
#define PMU_RTC1_RTC_RG_XTAL_CAP_NOR_BIT_MASK    (31<<11)
#define PMU_RTC1_RTC_RG_XTAL_CAP_NOR_DELTA(n)      (((n)&0x3F)<<16)
#define PMU_RTC1_RTC_RG_XTAL_CAP_NOR_DELTA_LSB     (16)
#define PMU_RTC1_RTC_RG_XTAL_CAP_NOR_DELTA_MASK    (0x3F<<16)
#define PMU_RTC1_RTC_RG_XTAL_CAP_STEP(n)      (((n)&31)<<22)
#define PMU_RTC1_RTC_RG_XTAL_CAP_STEP_LSB     (22)
#define PMU_RTC1_RTC_RG_XTAL_CAP_STEP_MASK    (31<<22)
#define PMU_RTC1_RTC_RG_XTAL_IBIAS_STEP(n)      (((n)&31)<<27)
#define PMU_RTC1_RTC_RG_XTAL_IBIAS_STEP_LSB     (27)
#define PMU_RTC1_RTC_RG_XTAL_IBIAS_STEP_MASK    (31<<27)

//pmu_clk_ctrl2
#define PMU_RTC1_RTC_RG_XTAL_CAP_LP_BIT(n)      (((n)&31)<<0)
#define PMU_RTC1_RTC_RG_XTAL_CAP_LP_BIT_LSB     (0)
#define PMU_RTC1_RTC_RG_XTAL_CAP_LP_BIT_MASK    (31<<0)
#define PMU_RTC1_RTC_RG_XTAL_CAP_LP_DELTA(n)      (((n)&0x3F)<<5)
#define PMU_RTC1_RTC_RG_XTAL_CAP_LP_DELTA_LSB     (5)
#define PMU_RTC1_RTC_RG_XTAL_CAP_LP_DELTA_MASK    (0x3F<<5)
#define PMU_RTC1_RTC_RG_XTAL_BUF_EN_SET      (1<<11)
#define PMU_RTC1_RTC_RG_XTAL_BUF_EN_SET_POS  (11)
#define PMU_RTC1_RTC_RG_XTAL_COMP_EN_SET      (1<<12)
#define PMU_RTC1_RTC_RG_XTAL_COMP_EN_SET_POS  (12)
#define PMU_RTC1_RTC_RG_XTAL_CLK_26M_EN_SET      (1<<13)
#define PMU_RTC1_RTC_RG_XTAL_CLK_26M_EN_SET_POS  (13)
#define PMU_RTC1_RTC_RG_XTAL_CLK_6P5M_EN_SET      (1<<14)
#define PMU_RTC1_RTC_RG_XTAL_CLK_6P5M_EN_SET_POS  (14)
#define PMU_RTC1_RTC_RG_RC_256K_EN_SET      (1<<15)
#define PMU_RTC1_RTC_RG_RC_256K_EN_SET_POS  (15)
#define PMU_RTC1_RTC_RG_RC_128K_SEL_SET      (1<<16)
#define PMU_RTC1_RTC_RG_RC_128K_SEL_SET_POS  (16)
#define PMU_RTC1_RTC_RG_RC_128K_SEL      (1<<17)
#define PMU_RTC1_RTC_RG_RC_128K_SEL_POS  (17)
#define PMU_RTC1_RTC_RG_PCLK_PMU_RTC1_EN      (1<<18)
#define PMU_RTC1_RTC_RG_PCLK_PMU_RTC1_EN_POS  (18)
#define PMU_RTC1_RTC_RG_PU_XTAL_SET      (1<<19)
#define PMU_RTC1_RTC_RG_PU_XTAL_SET_POS  (19)
#define PMU_RTC1_RTC_RG_LPO26M_EN_SET      (1<<20)
#define PMU_RTC1_RTC_RG_LPO26M_EN_SET_POS  (20)
#define PMU_RTC1_RTC_RG_PU_LPO26M_SET      (1<<21)
#define PMU_RTC1_RTC_RG_PU_LPO26M_SET_POS  (21)
#define PMU_RTC1_RTC_RG_PU_LPO256K_SET      (1<<22)
#define PMU_RTC1_RTC_RG_PU_LPO256K_SET_POS  (22)
#define PMU_RTC1_RTC_RG_CLK_128K_OUT_EN_SW_SET      (1<<23)
#define PMU_RTC1_RTC_RG_CLK_128K_OUT_EN_SW_SET_POS  (23)
#define PMU_RTC1_RTC_RG_CLK_128K_OUT_EN_SW_MODE      (1<<24)
#define PMU_RTC1_RTC_RG_CLK_128K_OUT_EN_SW_MODE_POS  (24)
#define PMU_RTC1_RTC_RG_XTAL_CLK_52M_EN_SET      (1<<25)
#define PMU_RTC1_RTC_RG_XTAL_CLK_52M_EN_SET_POS  (25)
#define PMU_RTC1_RTC_RG_XTAL_CLK_26M_DLY_EN_SET      (1<<26)
#define PMU_RTC1_RTC_RG_XTAL_CLK_26M_DLY_EN_SET_POS  (26)
#define PMU_RTC1_RTC_RG_XTAL_SLP_LP_EN_SET      (1<<27)
#define PMU_RTC1_RTC_RG_XTAL_SLP_LP_EN_SET_POS  (27)
#define PMU_RTC1_RTC_RG_XTAL_COMP_CLK_EN_SET      (1<<28)
#define PMU_RTC1_RTC_RG_XTAL_COMP_CLK_EN_SET_POS  (28)
#define PMU_RTC1_RTC_RG_PU_XDBLR_SET      (1<<29)
#define PMU_RTC1_RTC_RG_PU_XDBLR_SET_POS  (29)
#define PMU_RTC1_RTC_RG_XDBLR_CLK_EN_SET      (1<<30)
#define PMU_RTC1_RTC_RG_XDBLR_CLK_EN_SET_POS  (30)
#define PMU_RTC1_RTC_RG_XDBLR_CLK_SEL      (1<<31)
#define PMU_RTC1_RTC_RG_XDBLR_CLK_SEL_POS  (31)

//pmu_clk_ctrl3
#define PMU_RTC1_RTC_RG_XTAL_IBIAS_RF_ON_BIT(n)      (((n)&31)<<0)
#define PMU_RTC1_RTC_RG_XTAL_IBIAS_RF_ON_BIT_LSB     (0)
#define PMU_RTC1_RTC_RG_XTAL_IBIAS_RF_ON_BIT_MASK    (31<<0)
#define PMU_RTC1_RTC_RG_XTAL_IBIAS_NOR_BIT(n)      (((n)&31)<<5)
#define PMU_RTC1_RTC_RG_XTAL_IBIAS_NOR_BIT_LSB     (5)
#define PMU_RTC1_RTC_RG_XTAL_IBIAS_NOR_BIT_MASK    (31<<5)
#define PMU_RTC1_RTC_RG_LPO256K_FBIT(n)      (((n)&15)<<10)
#define PMU_RTC1_RTC_RG_LPO256K_FBIT_LSB     (10)
#define PMU_RTC1_RTC_RG_LPO256K_FBIT_MASK    (15<<10)
#define PMU_RTC1_RTC_RG_CLK_26M_EN_SW_SET(n)      (((n)&0xFF)<<16)
#define PMU_RTC1_RTC_RG_CLK_26M_EN_SW_SET_LSB     (16)
#define PMU_RTC1_RTC_RG_CLK_26M_EN_SW_SET_MASK    (0xFF<<16)
#define PMU_RTC1_RTC_RG_CLK_26M_EN_SW_MODE(n)      (((n)&0xFF)<<24)
#define PMU_RTC1_RTC_RG_CLK_26M_EN_SW_MODE_LSB     (24)
#define PMU_RTC1_RTC_RG_CLK_26M_EN_SW_MODE_MASK    (0xFF<<24)

//pmu_rstn_ctrl
#define PMU_RTC1_RTC_RG_PRESETN_EN      (1<<0)
#define PMU_RTC1_RTC_RG_PRESETN_EN_POS  (0)
#define PMU_RTC1_RTC_RG_WDG_SOFT_RST_EN      (1<<1)
#define PMU_RTC1_RTC_RG_WDG_SOFT_RST_EN_POS  (1)
#define PMU_RTC1_RTC_RG_VBIT_UVLO(n)      (((n)&15)<<2)
#define PMU_RTC1_RTC_RG_VBIT_UVLO_LSB     (2)
#define PMU_RTC1_RTC_RG_VBIT_UVLO_MASK    (15<<2)
#define PMU_RTC1_RTC_RG_VBIT_VIO18      (1<<6)
#define PMU_RTC1_RTC_RG_VBIT_VIO18_POS  (6)
#define PMU_RTC1_RTC_RG_BOR_SEL_DLY      (1<<7)
#define PMU_RTC1_RTC_RG_BOR_SEL_DLY_POS  (7)
#define PMU_RTC1_RTC_RG_VBIT_MS_VIO(n)      (((n)&3)<<8)
#define PMU_RTC1_RTC_RG_VBIT_MS_VIO_LSB     (8)
#define PMU_RTC1_RTC_RG_VBIT_MS_VIO_MASK    (3<<8)
#define PMU_RTC1_RTC_RG_BOR_VBIT(n)      (((n)&15)<<10)
#define PMU_RTC1_RTC_RG_BOR_VBIT_LSB     (10)
#define PMU_RTC1_RTC_RG_BOR_VBIT_MASK    (15<<10)
#define PMU_RTC1_RTC_RG_BOR_SEL         (1<<14)
#define PMU_RTC1_RTC_RG_BOR_SEL_POS     (14)
#define PMU_RTC1_RTC_RG_BOR_ENABLE      (1<<15)
#define PMU_RTC1_RTC_RG_BOR_ENABLE_POS  (15)
#define PMU_RTC1_RTC_RG_BOR_SOFT_RSTN_EN      (1<<16)
#define PMU_RTC1_RTC_RG_BOR_SOFT_RSTN_EN_POS  (16)
#define PMU_RTC1_RTC_RG_CHOPP_BG_TEST_EN      (1<<17)
#define PMU_RTC1_RTC_RG_CHOPP_BG_TEST_EN_POS  (17)
#define PMU_RTC1_RTC_RG_CHOPP_BG_TEST_BIT(n)      (((n)&7)<<18)
#define PMU_RTC1_RTC_RG_CHOPP_BG_TEST_BIT_LSB     (18)
#define PMU_RTC1_RTC_RG_CHOPP_BG_TEST_BIT_MASK    (7<<18)
#define PMU_RTC1_RTC_RG_CHOPP_BG_FBIT(n)      (((n)&3)<<21)
#define PMU_RTC1_RTC_RG_CHOPP_BG_FBIT_LSB     (21)
#define PMU_RTC1_RTC_RG_CHOPP_BG_FBIT_MASK    (3<<21)
#define PMU_RTC1_RTC_RG_CHOPP_BG_OSC_EN      (1<<23)
#define PMU_RTC1_RTC_RG_CHOPP_BG_OSC_EN_POS  (23)
#define PMU_RTC1_RTC_RG_CHOPP_BG_CLK_EN      (1<<24)
#define PMU_RTC1_RTC_RG_CHOPP_BG_CLK_EN_POS  (24)
#define PMU_RTC1_RTC_RG_PMU_RESET_MANUAL_ENABLE(n)      (((n)&0x7F)<<25)
#define PMU_RTC1_RTC_RG_PMU_RESET_MANUAL_ENABLE_LSB     (25)
#define PMU_RTC1_RTC_RG_PMU_RESET_MANUAL_ENABLE_MASK    (0x7F<<25)

//pmu_dcdc_rf_ctrl0
#define PMU_RTC1_RTC_RG_DCDC_RF_VBIT_VOFB_LPVREF_TH(n)      (((n)&31)<<0)
#define PMU_RTC1_RTC_RG_DCDC_RF_VBIT_VOFB_LPVREF_TH_LSB     (0)
#define PMU_RTC1_RTC_RG_DCDC_RF_VBIT_VOFB_LPVREF_TH_MASK    (31<<0)
#define PMU_RTC1_RTC_RG_PU_DCDC_RF_RESETN_BYPASS      (1<<5)
#define PMU_RTC1_RTC_RG_PU_DCDC_RF_RESETN_BYPASS_POS  (5)
#define PMU_RTC1_RTC_RG_DCDC_RF_DVFS_STEP_VOL(n)      (((n)&0x3F)<<6)
#define PMU_RTC1_RTC_RG_DCDC_RF_DVFS_STEP_VOL_LSB     (6)
#define PMU_RTC1_RTC_RG_DCDC_RF_DVFS_STEP_VOL_MASK    (0x3F<<6)
#define PMU_RTC1_RTC_RG_DCDC_RF_DVFS_STEP_EN      (1<<12)
#define PMU_RTC1_RTC_RG_DCDC_RF_DVFS_STEP_EN_POS  (12)
#define PMU_RTC1_RTC_RG_DCDC_RF_DVFS_STEP_DELAY(n)      (((n)&3)<<13)
#define PMU_RTC1_RTC_RG_DCDC_RF_DVFS_STEP_DELAY_LSB     (13)
#define PMU_RTC1_RTC_RG_DCDC_RF_DVFS_STEP_DELAY_MASK    (3<<13)
#define PMU_RTC1_RTC_RG_DCDC_RF_SOFT_CFG(n)      (((n)&0x1FF)<<15)
#define PMU_RTC1_RTC_RG_DCDC_RF_SOFT_CFG_LSB     (15)
#define PMU_RTC1_RTC_RG_DCDC_RF_SOFT_CFG_MASK    (0x1FF<<15)
#define PMU_RTC1_RTC_RG_DCDC_RF_DCDC_CLK_LPO_SEL_SW      (1<<24)
#define PMU_RTC1_RTC_RG_DCDC_RF_DCDC_CLK_LPO_SEL_SW_POS  (24)
#define PMU_RTC1_RTC_RG_DCDC_RF_DCDC_CLK_LPO_SEL      (1<<25)
#define PMU_RTC1_RTC_RG_DCDC_RF_DCDC_CLK_LPO_SEL_POS  (25)
#define PMU_RTC1_RTC_RG_DCDC_RF_BIT_VFB_DECAP(n)      (((n)&7)<<26)
#define PMU_RTC1_RTC_RG_DCDC_RF_BIT_VFB_DECAP_LSB     (26)
#define PMU_RTC1_RTC_RG_DCDC_RF_BIT_VFB_DECAP_MASK    (7<<26)
#define PMU_RTC1_RTC_RG_DCDC_RF_FORCE_RES_ON      (1<<29)
#define PMU_RTC1_RTC_RG_DCDC_RF_FORCE_RES_ON_POS  (29)

//pmu_dcdc_rf_ctrl1
#define PMU_RTC1_RTC_RG_DCDC_RF_VBIT_NOR_TUNE(n)      (((n)&0x3F)<<0)
#define PMU_RTC1_RTC_RG_DCDC_RF_VBIT_NOR_TUNE_LSB     (0)
#define PMU_RTC1_RTC_RG_DCDC_RF_VBIT_NOR_TUNE_MASK    (0x3F<<0)
#define PMU_RTC1_RTC_RG_DCDC_RF_VBIT_NOR_RF(n)      (((n)&0x3F)<<6)
#define PMU_RTC1_RTC_RG_DCDC_RF_VBIT_NOR_RF_LSB     (6)
#define PMU_RTC1_RTC_RG_DCDC_RF_VBIT_NOR_RF_MASK    (0x3F<<6)
#define PMU_RTC1_RTC_RG_DCDC_RF_VBIT_DS_SW(n)      (((n)&0x3F)<<12)
#define PMU_RTC1_RTC_RG_DCDC_RF_VBIT_DS_SW_LSB     (12)
#define PMU_RTC1_RTC_RG_DCDC_RF_VBIT_DS_SW_MASK    (0x3F<<12)
#define PMU_RTC1_RTC_RG_DCDC_RF_VBIT_VOUT_VALLEY_DELTA(n)      (((n)&0x3F)<<18)
#define PMU_RTC1_RTC_RG_DCDC_RF_VBIT_VOUT_VALLEY_DELTA_LSB     (18)
#define PMU_RTC1_RTC_RG_DCDC_RF_VBIT_VOUT_VALLEY_DELTA_MASK    (0x3F<<18)
#define PMU_RTC1_RTC_RG_DCDC_RF_NOR_PFM_MODE_EN      (1<<24)
#define PMU_RTC1_RTC_RG_DCDC_RF_NOR_PFM_MODE_EN_POS  (24)
#define PMU_RTC1_RTC_RG_DCDC_RF_PULSE_TIME(n)      (((n)&3)<<25)
#define PMU_RTC1_RTC_RG_DCDC_RF_PULSE_TIME_LSB     (25)
#define PMU_RTC1_RTC_RG_DCDC_RF_PULSE_TIME_MASK    (3<<25)
#define PMU_RTC1_RTC_RG_DCDC_RF_EN_CHOPP      (1<<27)
#define PMU_RTC1_RTC_RG_DCDC_RF_EN_CHOPP_POS  (27)
#define PMU_RTC1_RTC_RG_DCDC_RF_EN_AUTOZERO      (1<<28)
#define PMU_RTC1_RTC_RG_DCDC_RF_EN_AUTOZERO_POS  (28)
#define PMU_RTC1_RTC_RG_DCDC_RF_DIS_NLD      (1<<29)
#define PMU_RTC1_RTC_RG_DCDC_RF_DIS_NLD_POS  (29)
#define PMU_RTC1_RTC_RG_DCDC_RF_EN_LDO_CURLIM      (1<<30)
#define PMU_RTC1_RTC_RG_DCDC_RF_EN_LDO_CURLIM_POS  (30)
#define PMU_RTC1_RTC_RG_DCDC_RF_EN_NSW      (1<<31)
#define PMU_RTC1_RTC_RG_DCDC_RF_EN_NSW_POS  (31)

//pmu_dcdc_rf_ctrl2
#define PMU_RTC1_RTC_RG_DCDC_RF_ADC_DLY_BIT(n)      (((n)&15)<<0)
#define PMU_RTC1_RTC_RG_DCDC_RF_ADC_DLY_BIT_LSB     (0)
#define PMU_RTC1_RTC_RG_DCDC_RF_ADC_DLY_BIT_MASK    (15<<0)
#define PMU_RTC1_RTC_RG_DCDC_RF_ADC_CMP_IBIT(n)      (((n)&7)<<4)
#define PMU_RTC1_RTC_RG_DCDC_RF_ADC_CMP_IBIT_LSB     (4)
#define PMU_RTC1_RTC_RG_DCDC_RF_ADC_CMP_IBIT_MASK    (7<<4)
#define PMU_RTC1_RTC_RG_DCDC_RF_OP_IBIT(n)      (((n)&3)<<7)
#define PMU_RTC1_RTC_RG_DCDC_RF_OP_IBIT_LSB     (7)
#define PMU_RTC1_RTC_RG_DCDC_RF_OP_IBIT_MASK    (3<<7)
#define PMU_RTC1_RTC_RG_DCDC_RF_PGA_GAIN_BIT(n)      (((n)&3)<<9)
#define PMU_RTC1_RTC_RG_DCDC_RF_PGA_GAIN_BIT_LSB     (9)
#define PMU_RTC1_RTC_RG_DCDC_RF_PGA_GAIN_BIT_MASK    (3<<9)
#define PMU_RTC1_RTC_RG_AON13_SW2V13_SW_EN      (1<<11)
#define PMU_RTC1_RTC_RG_AON13_SW2V13_SW_EN_POS  (11)
#define PMU_RTC1_RTC_RG_AON13_SW2V13_SW_SET      (1<<12)
#define PMU_RTC1_RTC_RG_AON13_SW2V13_SW_SET_POS  (12)
#define PMU_RTC1_RTC_RG_DCDC_RF_PU_PGA      (1<<14)
#define PMU_RTC1_RTC_RG_DCDC_RF_PU_PGA_POS  (14)
#define PMU_RTC1_RTC_RG_DCDC_RF_PU_DPWM      (1<<15)
#define PMU_RTC1_RTC_RG_DCDC_RF_PU_DPWM_POS  (15)
#define PMU_RTC1_RTC_RG_DCDC_RF_NOVERLAP_BIT(n)      (((n)&15)<<16)
#define PMU_RTC1_RTC_RG_DCDC_RF_NOVERLAP_BIT_LSB     (16)
#define PMU_RTC1_RTC_RG_DCDC_RF_NOVERLAP_BIT_MASK    (15<<16)
#define PMU_RTC1_RTC_RG_DCDC_RF_DLL_BAND      (1<<20)
#define PMU_RTC1_RTC_RG_DCDC_RF_DLL_BAND_POS  (20)
#define PMU_RTC1_RTC_RG_DCDC_RF_START_COUNT(n)      (((n)&31)<<21)
#define PMU_RTC1_RTC_RG_DCDC_RF_START_COUNT_LSB     (21)
#define PMU_RTC1_RTC_RG_DCDC_RF_START_COUNT_MASK    (31<<21)
#define PMU_RTC1_RTC_RG_DCDC_RF_LPO_FREQ_BIT(n)      (((n)&7)<<26)
#define PMU_RTC1_RTC_RG_DCDC_RF_LPO_FREQ_BIT_LSB     (26)
#define PMU_RTC1_RTC_RG_DCDC_RF_LPO_FREQ_BIT_MASK    (7<<26)
#define PMU_RTC1_RTC_RG_DCDC_RF_DLY_BIT_CLK_ZCS(n)      (((n)&7)<<29)
#define PMU_RTC1_RTC_RG_DCDC_RF_DLY_BIT_CLK_ZCS_LSB     (29)
#define PMU_RTC1_RTC_RG_DCDC_RF_DLY_BIT_CLK_ZCS_MASK    (7<<29)

//pmu_dcdc_rf_ctrl3
#define PMU_RTC1_RTC_RG_DCDC_RF_LDO_LPM      (1<<0)
#define PMU_RTC1_RTC_RG_DCDC_RF_LDO_LPM_POS  (0)
#define PMU_RTC1_RTC_RG_DCDC_RF_IBIT_LDO(n)      (((n)&7)<<1)
#define PMU_RTC1_RTC_RG_DCDC_RF_IBIT_LDO_LSB     (1)
#define PMU_RTC1_RTC_RG_DCDC_RF_IBIT_LDO_MASK    (7<<1)
#define PMU_RTC1_RTC_RG_DCDC_EN_FRESP_NM18      (1<<4)
#define PMU_RTC1_RTC_RG_DCDC_EN_FRESP_NM18_POS  (4)
#define PMU_RTC1_RTC_RG_DCDC_EN_FRESP_VBP      (1<<5)
#define PMU_RTC1_RTC_RG_DCDC_EN_FRESP_VBP_POS  (5)
#define PMU_RTC1_RTC_RG_DCDC_SW_VNM_TOV13      (1<<6)
#define PMU_RTC1_RTC_RG_DCDC_SW_VNM_TOV13_POS  (6)
#define PMU_RTC1_RTC_RG_DCDC_RF_NOVERLAP_ANA_HOLD      (1<<7)
#define PMU_RTC1_RTC_RG_DCDC_RF_NOVERLAP_ANA_HOLD_POS  (7)
#define PMU_RTC1_RTC_RG_DCDC_RF_NOVERLAP_ANA_PW      (1<<8)
#define PMU_RTC1_RTC_RG_DCDC_RF_NOVERLAP_ANA_PW_POS  (8)
#define PMU_RTC1_RTC_RG_DCDC_RF_PU_RES_SAMPLE_SOFT_SET      (1<<9)
#define PMU_RTC1_RTC_RG_DCDC_RF_PU_RES_SAMPLE_SOFT_SET_POS  (9)
#define PMU_RTC1_RTC_RG_DCDC_RF_PU_RES_SAMPLE_SOFT_EN      (1<<10)
#define PMU_RTC1_RTC_RG_DCDC_RF_PU_RES_SAMPLE_SOFT_EN_POS  (10)
#define PMU_RTC1_RTC_RG_DCDC_RF_EN_PMOS(n)      (((n)&7)<<21)
#define PMU_RTC1_RTC_RG_DCDC_RF_EN_PMOS_LSB     (21)
#define PMU_RTC1_RTC_RG_DCDC_RF_EN_PMOS_MASK    (7<<21)
#define PMU_RTC1_RTC_RG_DCDC_RF_EN_NMOS(n)      (((n)&7)<<24)
#define PMU_RTC1_RTC_RG_DCDC_RF_EN_NMOS_LSB     (24)
#define PMU_RTC1_RTC_RG_DCDC_RF_EN_NMOS_MASK    (7<<24)
#define PMU_RTC1_RTC_RG_DCDC_FBIT_LPO_1P6M(n)      (((n)&7)<<28)
#define PMU_RTC1_RTC_RG_DCDC_FBIT_LPO_1P6M_LSB     (28)
#define PMU_RTC1_RTC_RG_DCDC_FBIT_LPO_1P6M_MASK    (7<<28)

//pmu_ldo_vcore08_ctrl
#define PMU_RTC1_RTC_RG_LDO_VCORE08_VOSEL_NOR_TUNE(n)      (((n)&31)<<0)
#define PMU_RTC1_RTC_RG_LDO_VCORE08_VOSEL_NOR_TUNE_LSB     (0)
#define PMU_RTC1_RTC_RG_LDO_VCORE08_VOSEL_NOR_TUNE_MASK    (31<<0)
#define PMU_RTC1_RTC_RG_LDO_VCORE08_VOSEL_NOR_RF(n)      (((n)&31)<<5)
#define PMU_RTC1_RTC_RG_LDO_VCORE08_VOSEL_NOR_RF_LSB     (5)
#define PMU_RTC1_RTC_RG_LDO_VCORE08_VOSEL_NOR_RF_MASK    (31<<5)
#define PMU_RTC1_RTC_RG_LDO_VCORE08_VOSEL_DS_SW(n)      (((n)&31)<<10)
#define PMU_RTC1_RTC_RG_LDO_VCORE08_VOSEL_DS_SW_LSB     (10)
#define PMU_RTC1_RTC_RG_LDO_VCORE08_VOSEL_DS_SW_MASK    (31<<10)
#define PMU_RTC1_RTC_RG_LDO_VCORE08_DVFS_STEP_VOL(n)      (((n)&31)<<15)
#define PMU_RTC1_RTC_RG_LDO_VCORE08_DVFS_STEP_VOL_LSB     (15)
#define PMU_RTC1_RTC_RG_LDO_VCORE08_DVFS_STEP_VOL_MASK    (31<<15)
#define PMU_RTC1_RTC_RG_LDO_VCORE08_DVFS_STEP_EN      (1<<20)
#define PMU_RTC1_RTC_RG_LDO_VCORE08_DVFS_STEP_EN_POS  (20)
#define PMU_RTC1_RTC_RG_LDO_VCORE08_DVFS_STEP_DELAY(n)      (((n)&3)<<21)
#define PMU_RTC1_RTC_RG_LDO_VCORE08_DVFS_STEP_DELAY_LSB     (21)
#define PMU_RTC1_RTC_RG_LDO_VCORE08_DVFS_STEP_DELAY_MASK    (3<<21)
#define PMU_RTC1_RTC_RG_LDO_VCORE08_SOFT_LIM      (1<<23)
#define PMU_RTC1_RTC_RG_LDO_VCORE08_SOFT_LIM_POS  (23)
#define PMU_RTC1_RTC_RG_LDO_VCORE08_SLP_LP_EN_SET      (1<<24)
#define PMU_RTC1_RTC_RG_LDO_VCORE08_SLP_LP_EN_SET_POS  (24)
#define PMU_RTC1_RTC_RG_LDO_VCORE08_IBIT_LIM(n)      (((n)&15)<<25)
#define PMU_RTC1_RTC_RG_LDO_VCORE08_IBIT_LIM_LSB     (25)
#define PMU_RTC1_RTC_RG_LDO_VCORE08_IBIT_LIM_MASK    (15<<25)
#define PMU_RTC1_RTC_RG_LDO_VCORE08_EN_LIM      (1<<29)
#define PMU_RTC1_RTC_RG_LDO_VCORE08_EN_LIM_POS  (29)

//pmu_ldo_vrtc08_ctrl
#define PMU_RTC1_RTC_RG_LDO_VRTC08_VOSEL_NOR_TUNE(n)      (((n)&31)<<0)
#define PMU_RTC1_RTC_RG_LDO_VRTC08_VOSEL_NOR_TUNE_LSB     (0)
#define PMU_RTC1_RTC_RG_LDO_VRTC08_VOSEL_NOR_TUNE_MASK    (31<<0)
#define PMU_RTC1_RTC_RG_LDO_VRTC08_VOSEL_DS_SW(n)      (((n)&31)<<5)
#define PMU_RTC1_RTC_RG_LDO_VRTC08_VOSEL_DS_SW_LSB     (5)
#define PMU_RTC1_RTC_RG_LDO_VRTC08_VOSEL_DS_SW_MASK    (31<<5)
#define PMU_RTC1_RTC_RG_LDO_VRTC08_DVFS_STEP_VOL(n)      (((n)&31)<<10)
#define PMU_RTC1_RTC_RG_LDO_VRTC08_DVFS_STEP_VOL_LSB     (10)
#define PMU_RTC1_RTC_RG_LDO_VRTC08_DVFS_STEP_VOL_MASK    (31<<10)
#define PMU_RTC1_RTC_RG_LDO_VRTC08_DVFS_STEP_EN      (1<<15)
#define PMU_RTC1_RTC_RG_LDO_VRTC08_DVFS_STEP_EN_POS  (15)
#define PMU_RTC1_RTC_RG_LDO_VRTC08_DVFS_STEP_DELAY(n)      (((n)&3)<<16)
#define PMU_RTC1_RTC_RG_LDO_VRTC08_DVFS_STEP_DELAY_LSB     (16)
#define PMU_RTC1_RTC_RG_LDO_VRTC08_DVFS_STEP_DELAY_MASK    (3<<16)
#define PMU_RTC1_RTC_RG_LDO_VRTC08_DISABLE_CLK      (1<<18)
#define PMU_RTC1_RTC_RG_LDO_VRTC08_DISABLE_CLK_POS  (18)

//pmu_other_ldo_ctrl0
#define PMU_RTC1_RTC_RG_LDO_PA_VBIT_DS_SW(n)      (((n)&15)<<0)
#define PMU_RTC1_RTC_RG_LDO_PA_VBIT_DS_SW_LSB     (0)
#define PMU_RTC1_RTC_RG_LDO_PA_VBIT_DS_SW_MASK    (15<<0)
#define PMU_RTC1_RTC_RG_LDO_PA_VBIT_NOR_TUNE(n)      (((n)&15)<<4)
#define PMU_RTC1_RTC_RG_LDO_PA_VBIT_NOR_TUNE_LSB     (4)
#define PMU_RTC1_RTC_RG_LDO_PA_VBIT_NOR_TUNE_MASK    (15<<4)
#define PMU_RTC1_RTC_RG_VBIT_RET(n)      (((n)&31)<<11)
#define PMU_RTC1_RTC_RG_VBIT_RET_LSB     (11)
#define PMU_RTC1_RTC_RG_VBIT_RET_MASK    (31<<11)
#define PMU_RTC1_RTC_RG_LDO_AVDD18_VBIT_DS_SW(n)      (((n)&15)<<16)
#define PMU_RTC1_RTC_RG_LDO_AVDD18_VBIT_DS_SW_LSB     (16)
#define PMU_RTC1_RTC_RG_LDO_AVDD18_VBIT_DS_SW_MASK    (15<<16)
#define PMU_RTC1_RTC_RG_LDO_AVDD18_VBIT_NOR_TUNE(n)      (((n)&15)<<20)
#define PMU_RTC1_RTC_RG_LDO_AVDD18_VBIT_NOR_TUNE_LSB     (20)
#define PMU_RTC1_RTC_RG_LDO_AVDD18_VBIT_NOR_TUNE_MASK    (15<<20)
#define PMU_RTC1_RTC_RG_LDO_AVDD18_LP_EN_SET      (1<<24)
#define PMU_RTC1_RTC_RG_LDO_AVDD18_LP_EN_SET_POS  (24)
#define PMU_RTC1_RTC_RG_LDO_PA_EN_LDO_CURLIM      (1<<25)
#define PMU_RTC1_RTC_RG_LDO_PA_EN_LDO_CURLIM_POS  (25)
#define PMU_RTC1_RTC_RG_LDO_PA_IBIT_LIM(n)      (((n)&7)<<26)
#define PMU_RTC1_RTC_RG_LDO_PA_IBIT_LIM_LSB     (26)
#define PMU_RTC1_RTC_RG_LDO_PA_IBIT_LIM_MASK    (7<<26)
#define PMU_RTC1_RTC_RG_LDO_PA_LP_EN_SET      (1<<30)
#define PMU_RTC1_RTC_RG_LDO_PA_LP_EN_SET_POS  (30)

//pmu_other_ldo_ctrl1
#define PMU_RTC1_RTC_RG_REG18_ULP_VBIT      (1<<0)
#define PMU_RTC1_RTC_RG_REG18_ULP_VBIT_POS  (0)
#define PMU_RTC1_RTC_RG_LDO_AVDD18_LPMODE_SET      (1<<2)
#define PMU_RTC1_RTC_RG_LDO_AVDD18_LPMODE_SET_POS  (2)
#define PMU_RTC1_RTC_RG_REG18_ULP_ENCLAMP_SET      (1<<3)
#define PMU_RTC1_RTC_RG_REG18_ULP_ENCLAMP_SET_POS  (3)
#define PMU_RTC1_RTC_RG_LDO18_EN_CURLIM      (1<<4)
#define PMU_RTC1_RTC_RG_LDO18_EN_CURLIM_POS  (4)
#define PMU_RTC1_RTC_RG_LDO18_IBIT(n)      (((n)&7)<<5)
#define PMU_RTC1_RTC_RG_LDO18_IBIT_LSB     (5)
#define PMU_RTC1_RTC_RG_LDO18_IBIT_MASK    (7<<5)
#define PMU_RTC1_RTC_RG_LDO_AVDD18_ULPMODE_SET      (1<<8)
#define PMU_RTC1_RTC_RG_LDO_AVDD18_ULPMODE_SET_POS  (8)
#define PMU_RTC1_RTC_RG_VRTC0_VBIT_MS_AVDD33(n)      (((n)&3)<<9)
#define PMU_RTC1_RTC_RG_VRTC0_VBIT_MS_AVDD33_LSB     (9)
#define PMU_RTC1_RTC_RG_VRTC0_VBIT_MS_AVDD33_MASK    (3<<9)
#define PMU_RTC1_RTC_RG_VRTC0_LOW_DETCLK      (1<<11)
#define PMU_RTC1_RTC_RG_VRTC0_LOW_DETCLK_POS  (11)

//pmu_long_pwr_key_cfg
#define PMU_RTC1_RTC_RG_PBINT_7S_SW_RST_MODE      (1<<0)
#define PMU_RTC1_RTC_RG_PBINT_7S_SW_RST_MODE_POS  (0)
#define PMU_RTC1_RTC_RG_PBINT_7S_RST_THRESHOLD(n)      (((n)&15)<<1)
#define PMU_RTC1_RTC_RG_PBINT_7S_RST_THRESHOLD_LSB     (1)
#define PMU_RTC1_RTC_RG_PBINT_7S_RST_THRESHOLD_MASK    (15<<1)
#define PMU_RTC1_RTC_RG_PBINT_7S_RST_MODE      (1<<5)
#define PMU_RTC1_RTC_RG_PBINT_7S_RST_MODE_POS  (5)
#define PMU_RTC1_RTC_RG_PBINT_7S_RST_DISABLE      (1<<6)
#define PMU_RTC1_RTC_RG_PBINT_7S_RST_DISABLE_POS  (6)

//pmu_rf_on_cfg
#define PMU_RTC1_RTC_RG_RF_TX_ON_XTAL_MODE_EN      (1<<0)
#define PMU_RTC1_RTC_RG_RF_TX_ON_XTAL_MODE_EN_POS  (0)
#define PMU_RTC1_RTC_RG_RF_TX_ON_LDO_DCDC_VCORE08_DVFS_MODE_EN      (1<<1)
#define PMU_RTC1_RTC_RG_RF_TX_ON_LDO_DCDC_VCORE08_DVFS_MODE_EN_POS  (1)
#define PMU_RTC1_RTC_RG_RF_TX_ON_DCDC_RF_HYS_PFM_MODE_EN      (1<<2)
#define PMU_RTC1_RTC_RG_RF_TX_ON_DCDC_RF_HYS_PFM_MODE_EN_POS  (2)
#define PMU_RTC1_RTC_RG_RF_TX_ON_DCDC_CORE_HYS_PFM_MODE_EN      (1<<3)
#define PMU_RTC1_RTC_RG_RF_TX_ON_DCDC_CORE_HYS_PFM_MODE_EN_POS  (3)
#define PMU_RTC1_RTC_RG_RF_TX_ON_DCDC_RF_DVFS_MODE_EN      (1<<4)
#define PMU_RTC1_RTC_RG_RF_TX_ON_DCDC_RF_DVFS_MODE_EN_POS  (4)
#define PMU_RTC1_RTC_RG_RF_RX_ON_XTAL_MODE_EN      (1<<5)
#define PMU_RTC1_RTC_RG_RF_RX_ON_XTAL_MODE_EN_POS  (5)
#define PMU_RTC1_RTC_RG_RF_RX_ON_LDO_DCDC_VCORE08_DVFS_MODE_EN      (1<<6)
#define PMU_RTC1_RTC_RG_RF_RX_ON_LDO_DCDC_VCORE08_DVFS_MODE_EN_POS  (6)
#define PMU_RTC1_RTC_RG_RF_RX_ON_DCDC_CORE_HYS_PFM_MODE_EN      (1<<7)
#define PMU_RTC1_RTC_RG_RF_RX_ON_DCDC_CORE_HYS_PFM_MODE_EN_POS  (7)
#define PMU_RTC1_RTC_RG_RF_RX_ON_DCDC_RF_HYS_PFM_MODE_EN      (1<<8)
#define PMU_RTC1_RTC_RG_RF_RX_ON_DCDC_RF_HYS_PFM_MODE_EN_POS  (8)
#define PMU_RTC1_RTC_RG_RF_RX_ON_DCDC_RF_DVFS_MODE_EN      (1<<9)
#define PMU_RTC1_RTC_RG_RF_RX_ON_DCDC_RF_DVFS_MODE_EN_POS  (9)
#define PMU_RTC1_RTC_RG_PU_MDLL_LDO_DCDC_VCORE08_DVFS_MODE_EN      (1<<10)
#define PMU_RTC1_RTC_RG_PU_MDLL_LDO_DCDC_VCORE08_DVFS_MODE_EN_POS  (10)
#define PMU_RTC1_RTC_RG_PU_MDLL_DCDC_CORE_HYS_PFM_MODE_EN      (1<<11)
#define PMU_RTC1_RTC_RG_PU_MDLL_DCDC_CORE_HYS_PFM_MODE_EN_POS  (11)
#define PMU_RTC1_RTC_RG_PU_MDLL_DCDC_RF_HYS_PFM_MODE_EN      (1<<12)
#define PMU_RTC1_RTC_RG_PU_MDLL_DCDC_RF_HYS_PFM_MODE_EN_POS  (12)
#define PMU_RTC1_RTC_RG_PU_MDLL_DCDC_RF_DVFS_MODE_EN      (1<<13)
#define PMU_RTC1_RTC_RG_PU_MDLL_DCDC_RF_DVFS_MODE_EN_POS  (13)
#define PMU_RTC1_RTC_RG_PU_MDLL_XTAL_MODE_EN      (1<<14)
#define PMU_RTC1_RTC_RG_PU_MDLL_XTAL_MODE_EN_POS  (14)
#define PMU_RTC1_RTC_RG_WF_RF_RX_EN      (1<<15)
#define PMU_RTC1_RTC_RG_WF_RF_RX_EN_POS  (15)
#define PMU_RTC1_RTC_RG_WF_RF_TX_EN      (1<<16)
#define PMU_RTC1_RTC_RG_WF_RF_TX_EN_POS  (16)
#define PMU_RTC1_RTC_RG_BT_RF_RX_EN      (1<<17)
#define PMU_RTC1_RTC_RG_BT_RF_RX_EN_POS  (17)
#define PMU_RTC1_RTC_RG_BT_RF_TX_EN      (1<<18)
#define PMU_RTC1_RTC_RG_BT_RF_TX_EN_POS  (18)

//pmu_psm_cfg0
#define PMU_RTC1_RTC_RG_PSM_REG_UPDATE      (1<<0)
#define PMU_RTC1_RTC_RG_PSM_REG_UPDATE_POS  (0)
#define PMU_RTC1_RTC_RG_PSM_SOFT_RESET      (1<<1)
#define PMU_RTC1_RTC_RG_PSM_SOFT_RESET_POS  (1)
#define PMU_RTC1_RTC_RG_PSM_26M_CAL_CNT_SW_EN      (1<<2)
#define PMU_RTC1_RTC_RG_PSM_26M_CAL_CNT_SW_EN_POS  (2)
#define PMU_RTC1_RTC_RG_PSM_CLK_32K_GATE_EN      (1<<3)
#define PMU_RTC1_RTC_RG_PSM_CLK_32K_GATE_EN_POS  (3)
#define PMU_RTC1_RTC_RG_PSM_SW_CAL_EN      (1<<4)
#define PMU_RTC1_RTC_RG_PSM_SW_CAL_EN_POS  (4)
#define PMU_RTC1_RTC_RG_PSM_XTAL_LP_CAL_EN      (1<<5)
#define PMU_RTC1_RTC_RG_PSM_XTAL_LP_CAL_EN_POS  (5)
#define PMU_RTC1_RTC_RG_PSM_DEEP_SLEEP_CAL_EN      (1<<6)
#define PMU_RTC1_RTC_RG_PSM_DEEP_SLEEP_CAL_EN_POS  (6)
#define PMU_RTC1_RTC_RG_PSM_AUTO_CAL_EN      (1<<7)
#define PMU_RTC1_RTC_RG_PSM_AUTO_CAL_EN_POS  (7)
#define PMU_RTC1_RTC_RG_PSM_CAL_EN      (1<<8)
#define PMU_RTC1_RTC_RG_PSM_CAL_EN_POS  (8)
#define PMU_RTC1_RTC_RG_PSM_EN          (1<<9)
#define PMU_RTC1_RTC_RG_PSM_EN_POS      (9)
#define PMU_RTC1_RTC_RG_PSM_DIV_DEMON_FACTOR(n)      (((n)&0x7FFFF)<<13)
#define PMU_RTC1_RTC_RG_PSM_DIV_DEMON_FACTOR_LSB     (13)
#define PMU_RTC1_RTC_RG_PSM_DIV_DEMON_FACTOR_MASK    (0x7FFFF<<13)

//pmu_psm_cfg1
#define PMU_RTC1_RTC_RG_PSM_XTAL_LP_CAL_OFFSET(n)      (((n)&0xFFFF)<<0)
#define PMU_RTC1_RTC_RG_PSM_XTAL_LP_CAL_OFFSET_LSB     (0)
#define PMU_RTC1_RTC_RG_PSM_XTAL_LP_CAL_OFFSET_MASK    (0xFFFF<<0)

//pmu_psm_cfg2
#define PMU_RTC1_RTC_RG_PSM_DEEP_SLEEP_CNT_INTERVAL_TH(n)      (((n)&0x3FF)<<0)
#define PMU_RTC1_RTC_RG_PSM_DEEP_SLEEP_CNT_INTERVAL_TH_LSB     (0)
#define PMU_RTC1_RTC_RG_PSM_DEEP_SLEEP_CNT_INTERVAL_TH_MASK    (0x3FF<<0)
#define PMU_RTC1_RTC_RG_PSM_CAL_PRE_CNT_TH(n)      (((n)&0xFF)<<10)
#define PMU_RTC1_RTC_RG_PSM_CAL_PRE_CNT_TH_LSB     (10)
#define PMU_RTC1_RTC_RG_PSM_CAL_PRE_CNT_TH_MASK    (0xFF<<10)
#define PMU_RTC1_RTC_RG_PSM_128K_CAL_CNT_P(n)      (((n)&15)<<18)
#define PMU_RTC1_RTC_RG_PSM_128K_CAL_CNT_P_LSB     (18)
#define PMU_RTC1_RTC_RG_PSM_128K_CAL_CNT_P_MASK    (15<<18)
#define PMU_RTC1_RTC_RG_PSM_128K_CAL_CNT_N(n)      (((n)&15)<<22)
#define PMU_RTC1_RTC_RG_PSM_128K_CAL_CNT_N_LSB     (22)
#define PMU_RTC1_RTC_RG_PSM_128K_CAL_CNT_N_MASK    (15<<22)

//pmu_psm_cfg3
#define PMU_RTC1_RTC_RG_PSM_26M_CAL_CNT_UP_TH(n)      (((n)&0xFFFF)<<0)
#define PMU_RTC1_RTC_RG_PSM_26M_CAL_CNT_UP_TH_LSB     (0)
#define PMU_RTC1_RTC_RG_PSM_26M_CAL_CNT_UP_TH_MASK    (0xFFFF<<0)
#define PMU_RTC1_RTC_RG_PSM_26M_CAL_CNT_DN_TH(n)      (((n)&0xFFFF)<<16)
#define PMU_RTC1_RTC_RG_PSM_26M_CAL_CNT_DN_TH_LSB     (16)
#define PMU_RTC1_RTC_RG_PSM_26M_CAL_CNT_DN_TH_MASK    (0xFFFF<<16)

//pmu_psm_cfg4
#define PMU_RTC1_RTC_RG_PSM_CNT_INTERVAL_PHASE(n)      (((n)&0xFFFF)<<0)
#define PMU_RTC1_RTC_RG_PSM_CNT_INTERVAL_PHASE_LSB     (0)
#define PMU_RTC1_RTC_RG_PSM_CNT_INTERVAL_PHASE_MASK    (0xFFFF<<0)
#define PMU_RTC1_RTC_RG_PSM_CNT_INTERVAL_TH(n)      (((n)&0xFFFF)<<16)
#define PMU_RTC1_RTC_RG_PSM_CNT_INTERVAL_TH_LSB     (16)
#define PMU_RTC1_RTC_RG_PSM_CNT_INTERVAL_TH_MASK    (0xFFFF<<16)

//pmu_psm_cfg5
#define PMU_RTC1_RTC_RG_PSM_26M_CAL_CNT_SW_SET(n)      (((n)&0xFFFFFFF)<<0)
#define PMU_RTC1_RTC_RG_PSM_26M_CAL_CNT_SW_SET_LSB     (0)
#define PMU_RTC1_RTC_RG_PSM_26M_CAL_CNT_SW_SET_MASK    (0xFFFFFFF<<0)

//pmu_psm_cfg6
#define PMU_RTC1_PSM_CAL_CNT_RO(n)      (((n)&0xFFFFFFF)<<0)
#define PMU_RTC1_PSM_CAL_CNT_RO_LSB     (0)
#define PMU_RTC1_PSM_CAL_CNT_RO_MASK    (0xFFFFFFF<<0)
#define PMU_RTC1_PSM_REG_UPDATE_PULSE_VLD      (1<<28)
#define PMU_RTC1_PSM_REG_UPDATE_PULSE_VLD_POS  (28)

//pmu_psm_cfg7
#define PMU_RTC1_PSM_CAL_CNT_N_LAT_RO(n)      (((n)&15)<<0)
#define PMU_RTC1_PSM_CAL_CNT_N_LAT_RO_LSB     (0)
#define PMU_RTC1_PSM_CAL_CNT_N_LAT_RO_MASK    (15<<0)
#define PMU_RTC1_PSM_CAL_CNT_LAT_RO(n)      (((n)&0xFFFFFFF)<<4)
#define PMU_RTC1_PSM_CAL_CNT_LAT_RO_LSB     (4)
#define PMU_RTC1_PSM_CAL_CNT_LAT_RO_MASK    (0xFFFFFFF<<4)

//pmu_monitor_cfg
#define PMU_RTC1_RTC_RG_DBG_MUX(n)      (((n)&15)<<0)
#define PMU_RTC1_RTC_RG_DBG_MUX_LSB     (0)
#define PMU_RTC1_RTC_RG_DBG_MUX_MASK    (15<<0)
#define PMU_RTC1_RTC_RG_PMU_TOP_MONITOR_MUX(n)      (((n)&15)<<4)
#define PMU_RTC1_RTC_RG_PMU_TOP_MONITOR_MUX_LSB     (4)
#define PMU_RTC1_RTC_RG_PMU_TOP_MONITOR_MUX_MASK    (15<<4)

//pmu_status
#define PMU_RTC1_RTC_RG_POR_CHIP_PD_FLAG_CLR      (1<<0)
#define PMU_RTC1_RTC_RG_POR_CHIP_PD_FLAG_CLR_POS  (0)
#define PMU_RTC1_RTC_RG_HARD_LONG_CHIP_PD_FLAG_CLR      (1<<1)
#define PMU_RTC1_RTC_RG_HARD_LONG_CHIP_PD_FLAG_CLR_POS  (1)
#define PMU_RTC1_RTC_RG_PBINT_7S_FLAG_CLR      (1<<2)
#define PMU_RTC1_RTC_RG_PBINT_7S_FLAG_CLR_POS  (2)
#define PMU_RTC1_RTC_RG_PB_INT_7S_SW_RST_FLAG_CLR      (1<<3)
#define PMU_RTC1_RTC_RG_PB_INT_7S_SW_RST_FLAG_CLR_POS  (3)
#define PMU_RTC1_RTC_RG_WDG_SOFT_RST_FLAG_CLR      (1<<4)
#define PMU_RTC1_RTC_RG_WDG_SOFT_RST_FLAG_CLR_POS  (4)
#define PMU_RTC1_RTC_RG_SOFT_RST_FLAG_CLR      (1<<5)
#define PMU_RTC1_RTC_RG_SOFT_RST_FLAG_CLR_POS  (5)
#define PMU_RTC1_REG_SOFT_RST_FLAG      (1<<8)
#define PMU_RTC1_REG_SOFT_RST_FLAG_POS  (8)
#define PMU_RTC1_PB_INT_7S_SW_RST_FLAG      (1<<9)
#define PMU_RTC1_PB_INT_7S_SW_RST_FLAG_POS  (9)
#define PMU_RTC1_WDG_SOFT_RST_FLAG      (1<<10)
#define PMU_RTC1_WDG_SOFT_RST_FLAG_POS  (10)
#define PMU_RTC1_LP_MODE_H_FLAG         (1<<11)
#define PMU_RTC1_LP_MODE_H_FLAG_POS     (11)
#define PMU_RTC1_RTC_SLP_OUT0_CUR_STATE(n)      (((n)&15)<<12)
#define PMU_RTC1_RTC_SLP_OUT0_CUR_STATE_LSB     (12)
#define PMU_RTC1_RTC_SLP_OUT0_CUR_STATE_MASK    (15<<12)
#define PMU_RTC1_RTC_SLP_OUT1_CUR_STATE(n)      (((n)&15)<<16)
#define PMU_RTC1_RTC_SLP_OUT1_CUR_STATE_LSB     (16)
#define PMU_RTC1_RTC_SLP_OUT1_CUR_STATE_MASK    (15<<16)
#define PMU_RTC1_RTC_XTAL_IBIAS_STAB      (1<<20)
#define PMU_RTC1_RTC_XTAL_IBIAS_STAB_POS  (20)
#define PMU_RTC1_RTC_XTAL_CAP_STAB      (1<<21)
#define PMU_RTC1_RTC_XTAL_CAP_STAB_POS  (21)
#define PMU_RTC1_POR_SEQ_CUR_STATE(n)      (((n)&15)<<22)
#define PMU_RTC1_POR_SEQ_CUR_STATE_LSB     (22)
#define PMU_RTC1_POR_SEQ_CUR_STATE_MASK    (15<<22)
#define PMU_RTC1_DEEP_SLEEP_AWAKE_STATUS(n)      (((n)&15)<<26)
#define PMU_RTC1_DEEP_SLEEP_AWAKE_STATUS_LSB     (26)
#define PMU_RTC1_DEEP_SLEEP_AWAKE_STATUS_MASK    (15<<26)

//pmu_int_irq
#define PMU_RTC1_RTC_PSM_CAL_DONE_RAW_STATUS      (1<<0)
#define PMU_RTC1_RTC_PSM_CAL_DONE_RAW_STATUS_POS  (0)
#define PMU_RTC1_RTC_PSM_CAL_UPDATE_RAW_STATUS      (1<<1)
#define PMU_RTC1_RTC_PSM_CAL_UPDATE_RAW_STATUS_POS  (1)
#define PMU_RTC1_BOR_RST_RAW_STATUS      (1<<2)
#define PMU_RTC1_BOR_RST_RAW_STATUS_POS  (2)
#define PMU_RTC1_RTC_PSM_CAL_DONE_MASK_STATUS      (1<<4)
#define PMU_RTC1_RTC_PSM_CAL_DONE_MASK_STATUS_POS  (4)
#define PMU_RTC1_RTC_PSM_CAL_UPDATE_MASK_STATUS      (1<<5)
#define PMU_RTC1_RTC_PSM_CAL_UPDATE_MASK_STATUS_POS  (5)
#define PMU_RTC1_RTC_BOR_RST_MASK_STATUS      (1<<6)
#define PMU_RTC1_RTC_BOR_RST_MASK_STATUS_POS  (6)
#define PMU_RTC1_RTC_RG_PSM_CAL_DONE_STATUS_MASK      (1<<8)
#define PMU_RTC1_RTC_RG_PSM_CAL_DONE_STATUS_MASK_POS  (8)
#define PMU_RTC1_RTC_RG_PSM_CAL_UPDATE_STATUS_MASK      (1<<9)
#define PMU_RTC1_RTC_RG_PSM_CAL_UPDATE_STATUS_MASK_POS  (9)
#define PMU_RTC1_RTC_RG_BOR_RST_STATUS_MASK      (1<<10)
#define PMU_RTC1_RTC_RG_BOR_RST_STATUS_MASK_POS  (10)
#define PMU_RTC1_RTC_RG_PSM_CAL_DONE_STATUS_CLR      (1<<12)
#define PMU_RTC1_RTC_RG_PSM_CAL_DONE_STATUS_CLR_POS  (12)
#define PMU_RTC1_RTC_RG_PSM_CAL_UPDATE_STATUS_CLR      (1<<13)
#define PMU_RTC1_RTC_RG_PSM_CAL_UPDATE_STATUS_CLR_POS  (13)
#define PMU_RTC1_RTC_RG_BOR_RST_STATUS_CLR      (1<<14)
#define PMU_RTC1_RTC_RG_BOR_RST_STATUS_CLR_POS  (14)
#define PMU_RTC1_RTC_RG_PMU_RTC1_INT_EN      (1<<16)
#define PMU_RTC1_RTC_RG_PMU_RTC1_INT_EN_POS  (16)

//pmu_xtal_clk_detect
#define PMU_RTC1_RTC_RG_XTAL_CLK_LPO256K_DETECT_TH(n)      (((n)&0xFFF)<<0)
#define PMU_RTC1_RTC_RG_XTAL_CLK_LPO256K_DETECT_TH_LSB     (0)
#define PMU_RTC1_RTC_RG_XTAL_CLK_LPO256K_DETECT_TH_MASK    (0xFFF<<0)
#define PMU_RTC1_RTC_RG_XTAL_DETECT_CLK_SOFT_EN      (1<<12)
#define PMU_RTC1_RTC_RG_XTAL_DETECT_CLK_SOFT_EN_POS  (12)
#define PMU_RTC1_XTAL_CLK_LPO256K_DETECT_CNT_LATCH(n)      (((n)&0xFFF)<<16)
#define PMU_RTC1_XTAL_CLK_LPO256K_DETECT_CNT_LATCH_LSB     (16)
#define PMU_RTC1_XTAL_CLK_LPO256K_DETECT_CNT_LATCH_MASK    (0xFFF<<16)
#define PMU_RTC1_XTAL_40M_26M_HW_DETECT      (1<<28)
#define PMU_RTC1_XTAL_40M_26M_HW_DETECT_POS  (28)
#define PMU_RTC1_XTAL_DETECT_BUSY       (1<<29)
#define PMU_RTC1_XTAL_DETECT_BUSY_POS   (29)

//pmu_cm_xtal_cfg1
#define PMU_RTC1_RTC_RG_CM_XTAL_RF_ON_REG_BUF_BYPASS      (1<<0)
#define PMU_RTC1_RTC_RG_CM_XTAL_RF_ON_REG_BUF_BYPASS_POS  (0)
#define PMU_RTC1_RTC_RG_XTAL_IBIAS_LP_BIT(n)      (((n)&31)<<1)
#define PMU_RTC1_RTC_RG_XTAL_IBIAS_LP_BIT_LSB     (1)
#define PMU_RTC1_RTC_RG_XTAL_IBIAS_LP_BIT_MASK    (31<<1)
#define PMU_RTC1_RTC_RG_CM_XTAL_IREF_LP_BIT(n)      (((n)&7)<<6)
#define PMU_RTC1_RTC_RG_CM_XTAL_IREF_LP_BIT_LSB     (6)
#define PMU_RTC1_RTC_RG_CM_XTAL_IREF_LP_BIT_MASK    (7<<6)
#define PMU_RTC1_RTC_RG_CM_XTAL_IREF_BIT(n)      (((n)&7)<<10)
#define PMU_RTC1_RTC_RG_CM_XTAL_IREF_BIT_LSB     (10)
#define PMU_RTC1_RTC_RG_CM_XTAL_IREF_BIT_MASK    (7<<10)
#define PMU_RTC1_RTC_RG_CM_XDBLR_PULSE_BIT(n)      (((n)&3)<<13)
#define PMU_RTC1_RTC_RG_CM_XDBLR_PULSE_BIT_LSB     (13)
#define PMU_RTC1_RTC_RG_CM_XDBLR_PULSE_BIT_MASK    (3<<13)
#define PMU_RTC1_RTC_RG_CM_XTAL_REG_BUF_BYPASS      (1<<22)
#define PMU_RTC1_RTC_RG_CM_XTAL_REG_BUF_BYPASS_POS  (22)
#define PMU_RTC1_RTC_RG_CM_XTAL_REG_VBIT(n)      (((n)&15)<<23)
#define PMU_RTC1_RTC_RG_CM_XTAL_REG_VBIT_LSB     (23)
#define PMU_RTC1_RTC_RG_CM_XTAL_REG_VBIT_MASK    (15<<23)
#define PMU_RTC1_RTC_RG_CM_XTAL_REG_BYPASS      (1<<27)
#define PMU_RTC1_RTC_RG_CM_XTAL_REG_BYPASS_POS  (27)
#define PMU_RTC1_RTC_RG_CM_XTAL_RF_ON_REG_BYPASS      (1<<28)
#define PMU_RTC1_RTC_RG_CM_XTAL_RF_ON_REG_BYPASS_POS  (28)
#define PMU_RTC1_RTC_RG_CM_XTAL_AVDD_SEL      (1<<31)
#define PMU_RTC1_RTC_RG_CM_XTAL_AVDD_SEL_POS  (31)

//pmu_cm_xtal_cfg2
#define PMU_RTC1_RTC_RG_CM_XTAL_COMP_IBIT(n)      (((n)&7)<<4)
#define PMU_RTC1_RTC_RG_CM_XTAL_COMP_IBIT_LSB     (4)
#define PMU_RTC1_RTC_RG_CM_XTAL_COMP_IBIT_MASK    (7<<4)
#define PMU_RTC1_RTC_RG_CM_XTAL2DIG_EN_SET      (1<<10)
#define PMU_RTC1_RTC_RG_CM_XTAL2DIG_EN_SET_POS  (10)
#define PMU_RTC1_RTC_RG_PMIC_RSVD_BIT(n)      (((n)&0xFF)<<11)
#define PMU_RTC1_RTC_RG_PMIC_RSVD_BIT_LSB     (11)
#define PMU_RTC1_RTC_RG_PMIC_RSVD_BIT_MASK    (0xFF<<11)
#define PMU_RTC1_RTC_RG_CM_XTAL_RF_ON_IREF_BIT(n)      (((n)&7)<<19)
#define PMU_RTC1_RTC_RG_CM_XTAL_RF_ON_IREF_BIT_LSB     (19)
#define PMU_RTC1_RTC_RG_CM_XTAL_RF_ON_IREF_BIT_MASK    (7<<19)
#define PMU_RTC1_RTC_RG_CM_XTAL_RF_ON_REG_VBIT(n)      (((n)&15)<<22)
#define PMU_RTC1_RTC_RG_CM_XTAL_RF_ON_REG_VBIT_LSB     (22)
#define PMU_RTC1_RTC_RG_CM_XTAL_RF_ON_REG_VBIT_MASK    (15<<22)
#define PMU_RTC1_RTC_RG_XTAL_CLK_DIV4_SEL      (1<<27)
#define PMU_RTC1_RTC_RG_XTAL_CLK_DIV4_SEL_POS  (27)
#define PMU_RTC1_RTC_RG_XTAL_COREON_SET      (1<<28)
#define PMU_RTC1_RTC_RG_XTAL_COREON_SET_POS  (28)

//pmu_clk_div_128k
#define PMU_RTC1_RTC_RG_CLK_DIV_128K_CNT_FRC(n)      (((n)&0x7FFF)<<0)
#define PMU_RTC1_RTC_RG_CLK_DIV_128K_CNT_FRC_LSB     (0)
#define PMU_RTC1_RTC_RG_CLK_DIV_128K_CNT_FRC_MASK    (0x7FFF<<0)
#define PMU_RTC1_RTC_RG_CLK_DIV_128K_CNT_INT(n)      (((n)&0x7F)<<16)
#define PMU_RTC1_RTC_RG_CLK_DIV_128K_CNT_INT_LSB     (16)
#define PMU_RTC1_RTC_RG_CLK_DIV_128K_CNT_INT_MASK    (0x7F<<16)

//pmu_ldo_vflash_ctrl
#define PMU_RTC1_RTC_RG_LDO_VFLASH_VBIT_DS_SW(n)      (((n)&15)<<0)
#define PMU_RTC1_RTC_RG_LDO_VFLASH_VBIT_DS_SW_LSB     (0)
#define PMU_RTC1_RTC_RG_LDO_VFLASH_VBIT_DS_SW_MASK    (15<<0)
#define PMU_RTC1_RTC_RG_LDO_VFLASH_VBIT_NOR_TUNE(n)      (((n)&15)<<4)
#define PMU_RTC1_RTC_RG_LDO_VFLASH_VBIT_NOR_TUNE_LSB     (4)
#define PMU_RTC1_RTC_RG_LDO_VFLASH_VBIT_NOR_TUNE_MASK    (15<<4)
#define PMU_RTC1_RTC_RG_LDO_VFLASH_ULPMODE      (1<<12)
#define PMU_RTC1_RTC_RG_LDO_VFLASH_ULPMODE_POS  (12)
#define PMU_RTC1_RTC_RG_LDO_VFLASH_LPMODE_SET      (1<<13)
#define PMU_RTC1_RTC_RG_LDO_VFLASH_LPMODE_SET_POS  (13)
#define PMU_RTC1_RTC_RG_LDO_VFLASH_IBIT_LIM(n)      (((n)&7)<<14)
#define PMU_RTC1_RTC_RG_LDO_VFLASH_IBIT_LIM_LSB     (14)
#define PMU_RTC1_RTC_RG_LDO_VFLASH_IBIT_LIM_MASK    (7<<14)
#define PMU_RTC1_RTC_RG_LDO_VFLASH_EN_LDO_CURLIM      (1<<17)
#define PMU_RTC1_RTC_RG_LDO_VFLASH_EN_LDO_CURLIM_POS  (17)

//pmu_dcdc_core_ctrl0
#define PMU_RTC1_RTC_RG_DCDC_VBIT_VBP(n)      (((n)&3)<<0)
#define PMU_RTC1_RTC_RG_DCDC_VBIT_VBP_LSB     (0)
#define PMU_RTC1_RTC_RG_DCDC_VBIT_VBP_MASK    (3<<0)
#define PMU_RTC1_RTC_RG_DCDC_VBIT_NM18(n)      (((n)&3)<<2)
#define PMU_RTC1_RTC_RG_DCDC_VBIT_NM18_LSB     (2)
#define PMU_RTC1_RTC_RG_DCDC_VBIT_NM18_MASK    (3<<2)
#define PMU_RTC1_RTC_RG_DCDC_CORE_DVFS_STEP_VOL(n)      (((n)&0x3F)<<6)
#define PMU_RTC1_RTC_RG_DCDC_CORE_DVFS_STEP_VOL_LSB     (6)
#define PMU_RTC1_RTC_RG_DCDC_CORE_DVFS_STEP_VOL_MASK    (0x3F<<6)
#define PMU_RTC1_RTC_RG_DCDC_CORE_DVFS_STEP_EN      (1<<12)
#define PMU_RTC1_RTC_RG_DCDC_CORE_DVFS_STEP_EN_POS  (12)
#define PMU_RTC1_RTC_RG_DCDC_CORE_DVFS_STEP_DELAY(n)      (((n)&3)<<13)
#define PMU_RTC1_RTC_RG_DCDC_CORE_DVFS_STEP_DELAY_LSB     (13)
#define PMU_RTC1_RTC_RG_DCDC_CORE_DVFS_STEP_DELAY_MASK    (3<<13)
#define PMU_RTC1_RTC_RG_DCDC_CORE_SOFT_CFG(n)      (((n)&0x1FF)<<15)
#define PMU_RTC1_RTC_RG_DCDC_CORE_SOFT_CFG_LSB     (15)
#define PMU_RTC1_RTC_RG_DCDC_CORE_SOFT_CFG_MASK    (0x1FF<<15)
#define PMU_RTC1_RTC_RG_DCDC_CORE_DCDC_CLK_LPO_SEL_SW      (1<<24)
#define PMU_RTC1_RTC_RG_DCDC_CORE_DCDC_CLK_LPO_SEL_SW_POS  (24)
#define PMU_RTC1_RTC_RG_DCDC_CORE_DCDC_CLK_LPO_SEL      (1<<25)
#define PMU_RTC1_RTC_RG_DCDC_CORE_DCDC_CLK_LPO_SEL_POS  (25)
#define PMU_RTC1_RTC_RG_DCDC_CORE_BIT_VFB_DECAP(n)      (((n)&7)<<26)
#define PMU_RTC1_RTC_RG_DCDC_CORE_BIT_VFB_DECAP_LSB     (26)
#define PMU_RTC1_RTC_RG_DCDC_CORE_BIT_VFB_DECAP_MASK    (7<<26)
#define PMU_RTC1_RTC_RG_DCDC_CORE_FORCE_RES_ON      (1<<29)
#define PMU_RTC1_RTC_RG_DCDC_CORE_FORCE_RES_ON_POS  (29)

//pmu_dcdc_core_ctrl1
#define PMU_RTC1_RTC_RG_DCDC_CORE_VBIT_NOR_TUNE(n)      (((n)&31)<<0)
#define PMU_RTC1_RTC_RG_DCDC_CORE_VBIT_NOR_TUNE_LSB     (0)
#define PMU_RTC1_RTC_RG_DCDC_CORE_VBIT_NOR_TUNE_MASK    (31<<0)
#define PMU_RTC1_RTC_RG_DCDC_CORE_VBIT_NOR_RF(n)      (((n)&31)<<5)
#define PMU_RTC1_RTC_RG_DCDC_CORE_VBIT_NOR_RF_LSB     (5)
#define PMU_RTC1_RTC_RG_DCDC_CORE_VBIT_NOR_RF_MASK    (31<<5)
#define PMU_RTC1_RTC_RG_DCDC_CORE_VBIT_DS_SW(n)      (((n)&31)<<10)
#define PMU_RTC1_RTC_RG_DCDC_CORE_VBIT_DS_SW_LSB     (10)
#define PMU_RTC1_RTC_RG_DCDC_CORE_VBIT_DS_SW_MASK    (31<<10)
#define PMU_RTC1_RTC_RG_DCDC_CORE_VBIT_VOUT_VALLEY_DELTA(n)      (((n)&31)<<18)
#define PMU_RTC1_RTC_RG_DCDC_CORE_VBIT_VOUT_VALLEY_DELTA_LSB     (18)
#define PMU_RTC1_RTC_RG_DCDC_CORE_VBIT_VOUT_VALLEY_DELTA_MASK    (31<<18)
#define PMU_RTC1_RTC_RG_DCDC_CORE_NOR_PFM_MODE_EN      (1<<24)
#define PMU_RTC1_RTC_RG_DCDC_CORE_NOR_PFM_MODE_EN_POS  (24)
#define PMU_RTC1_RTC_RG_DCDC_CORE_PULSE_TIME(n)      (((n)&3)<<25)
#define PMU_RTC1_RTC_RG_DCDC_CORE_PULSE_TIME_LSB     (25)
#define PMU_RTC1_RTC_RG_DCDC_CORE_PULSE_TIME_MASK    (3<<25)
#define PMU_RTC1_RTC_RG_DCDC_CORE_EN_CHOPP      (1<<27)
#define PMU_RTC1_RTC_RG_DCDC_CORE_EN_CHOPP_POS  (27)
#define PMU_RTC1_RTC_RG_DCDC_CORE_EN_AUTOZERO      (1<<28)
#define PMU_RTC1_RTC_RG_DCDC_CORE_EN_AUTOZERO_POS  (28)
#define PMU_RTC1_RTC_RG_DCDC_CORE_DIS_NLD      (1<<29)
#define PMU_RTC1_RTC_RG_DCDC_CORE_DIS_NLD_POS  (29)
#define PMU_RTC1_RTC_RG_PU_DCDC_CORE_RESETN_BYPASS      (1<<31)
#define PMU_RTC1_RTC_RG_PU_DCDC_CORE_RESETN_BYPASS_POS  (31)

//pmu_dcdc_core_ctrl2
#define PMU_RTC1_RTC_RG_DCDC_CORE_ADC_DLY_BIT(n)      (((n)&15)<<0)
#define PMU_RTC1_RTC_RG_DCDC_CORE_ADC_DLY_BIT_LSB     (0)
#define PMU_RTC1_RTC_RG_DCDC_CORE_ADC_DLY_BIT_MASK    (15<<0)
#define PMU_RTC1_RTC_RG_DCDC_CORE_ADC_CMP_IBIT(n)      (((n)&7)<<4)
#define PMU_RTC1_RTC_RG_DCDC_CORE_ADC_CMP_IBIT_LSB     (4)
#define PMU_RTC1_RTC_RG_DCDC_CORE_ADC_CMP_IBIT_MASK    (7<<4)
#define PMU_RTC1_RTC_RG_DCDC_CORE_OP_IBIT(n)      (((n)&3)<<7)
#define PMU_RTC1_RTC_RG_DCDC_CORE_OP_IBIT_LSB     (7)
#define PMU_RTC1_RTC_RG_DCDC_CORE_OP_IBIT_MASK    (3<<7)
#define PMU_RTC1_RTC_RG_DCDC_CORE_PGA_GAIN_BIT(n)      (((n)&3)<<9)
#define PMU_RTC1_RTC_RG_DCDC_CORE_PGA_GAIN_BIT_LSB     (9)
#define PMU_RTC1_RTC_RG_DCDC_CORE_PGA_GAIN_BIT_MASK    (3<<9)
#define PMU_RTC1_RTC_RG_DCDC_CORE_PU_PGA      (1<<14)
#define PMU_RTC1_RTC_RG_DCDC_CORE_PU_PGA_POS  (14)
#define PMU_RTC1_RTC_RG_DCDC_CORE_PU_DPWM      (1<<15)
#define PMU_RTC1_RTC_RG_DCDC_CORE_PU_DPWM_POS  (15)
#define PMU_RTC1_RTC_RG_DCDC_CORE_NOVERLAP_BIT(n)      (((n)&15)<<16)
#define PMU_RTC1_RTC_RG_DCDC_CORE_NOVERLAP_BIT_LSB     (16)
#define PMU_RTC1_RTC_RG_DCDC_CORE_NOVERLAP_BIT_MASK    (15<<16)
#define PMU_RTC1_RTC_RG_DCDC_CORE_DLL_BAND      (1<<20)
#define PMU_RTC1_RTC_RG_DCDC_CORE_DLL_BAND_POS  (20)
#define PMU_RTC1_RTC_RG_DCDC_CORE_START_COUNT(n)      (((n)&31)<<21)
#define PMU_RTC1_RTC_RG_DCDC_CORE_START_COUNT_LSB     (21)
#define PMU_RTC1_RTC_RG_DCDC_CORE_START_COUNT_MASK    (31<<21)
#define PMU_RTC1_RTC_RG_DCDC_CORE_LPO_FREQ_BIT(n)      (((n)&7)<<26)
#define PMU_RTC1_RTC_RG_DCDC_CORE_LPO_FREQ_BIT_LSB     (26)
#define PMU_RTC1_RTC_RG_DCDC_CORE_LPO_FREQ_BIT_MASK    (7<<26)
#define PMU_RTC1_RTC_RG_DCDC_CORE_DLY_BIT_CLK_ZCS(n)      (((n)&7)<<29)
#define PMU_RTC1_RTC_RG_DCDC_CORE_DLY_BIT_CLK_ZCS_LSB     (29)
#define PMU_RTC1_RTC_RG_DCDC_CORE_DLY_BIT_CLK_ZCS_MASK    (7<<29)

//pmu_dcdc_core_ctrl3
#define PMU_RTC1_RTC_RG_DCDC_CORE_PU_RES_SAMPLE_SOFT_SET      (1<<6)
#define PMU_RTC1_RTC_RG_DCDC_CORE_PU_RES_SAMPLE_SOFT_SET_POS  (6)
#define PMU_RTC1_RTC_RG_DCDC_CORE_PU_RES_SAMPLE_SOFT_EN      (1<<7)
#define PMU_RTC1_RTC_RG_DCDC_CORE_PU_RES_SAMPLE_SOFT_EN_POS  (7)
#define PMU_RTC1_RTC_RG_DCDC_CORE_EN_NSW      (1<<8)
#define PMU_RTC1_RTC_RG_DCDC_CORE_EN_NSW_POS  (8)
#define PMU_RTC1_RTC_RG_DCDC_CORE_NOVERLAP_ANA_PW      (1<<9)
#define PMU_RTC1_RTC_RG_DCDC_CORE_NOVERLAP_ANA_PW_POS  (9)
#define PMU_RTC1_RTC_RG_DCDC_CORE_NOVERLAP_ANA_HOLD      (1<<10)
#define PMU_RTC1_RTC_RG_DCDC_CORE_NOVERLAP_ANA_HOLD_POS  (10)
#define PMU_RTC1_RTC_RG_DCDC_CORE_SW_2_RF      (1<<11)
#define PMU_RTC1_RTC_RG_DCDC_CORE_SW_2_RF_POS  (11)
#define PMU_RTC1_RTC_RG_DCDC_CORE_TIME_ADDER(n)      (((n)&7)<<12)
#define PMU_RTC1_RTC_RG_DCDC_CORE_TIME_ADDER_LSB     (12)
#define PMU_RTC1_RTC_RG_DCDC_CORE_TIME_ADDER_MASK    (7<<12)
#define PMU_RTC1_RTC_RG_DCDC_CORE_EN_PMOS(n)      (((n)&7)<<21)
#define PMU_RTC1_RTC_RG_DCDC_CORE_EN_PMOS_LSB     (21)
#define PMU_RTC1_RTC_RG_DCDC_CORE_EN_PMOS_MASK    (7<<21)
#define PMU_RTC1_RTC_RG_DCDC_CORE_EN_NMOS(n)      (((n)&7)<<24)
#define PMU_RTC1_RTC_RG_DCDC_CORE_EN_NMOS_LSB     (24)
#define PMU_RTC1_RTC_RG_DCDC_CORE_EN_NMOS_MASK    (7<<24)
#define PMU_RTC1_RTC_RG_DCDC_VCORE_SS_END_MODE      (1<<27)
#define PMU_RTC1_RTC_RG_DCDC_VCORE_SS_END_MODE_POS  (27)
#define PMU_RTC1_RTC_RG_DCDC_VCORE_SS_END_SET      (1<<28)
#define PMU_RTC1_RTC_RG_DCDC_VCORE_SS_END_SET_POS  (28)

#endif
