# Reading C:/intelFPGA_lite/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do Parser_UDP_datagrama_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -2008 -work work {C:/Users/Lejla/Desktop/APC projekat/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:40:42 on Feb 01,2025
# vcom -reportprogress 300 -2008 -work work C:/Users/Lejla/Desktop/APC projekat/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Parser_UDP_datagrama
# -- Compiling architecture rtl of Parser_UDP_datagrama
# End time: 12:40:42 on Feb 01,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vcom -reportprogress 300 -work work {C:/Users/Lejla/Desktop/APC projekat/APC_projekat-Parser_UDP_datagrama/VHDL kod/simulation/modelsim/Parser_UDP_datagrama_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:42:39 on Feb 01,2025
# vcom -reportprogress 300 -work work C:/Users/Lejla/Desktop/APC projekat/APC_projekat-Parser_UDP_datagrama/VHDL kod/simulation/modelsim/Parser_UDP_datagrama_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Parser_UDP_datagrama_tb
# -- Compiling architecture behavior of Parser_UDP_datagrama_tb
# End time: 12:42:39 on Feb 01,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim rtl_work.parser_udp_datagrama_tb
# vsim rtl_work.parser_udp_datagrama_tb 
# Start time: 12:42:44 on Feb 01,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading rtl_work.parser_udp_datagrama_tb(behavior)
# Loading rtl_work.parser_udp_datagrama(rtl)
# ** Error: (vsim-3732) C:/Users/Lejla/Desktop/APC projekat/APC_projekat-Parser_UDP_datagrama/VHDL kod/simulation/modelsim/Parser_UDP_datagrama_tb.vhd(65): No default binding for component instance 'uut'.
#    The following component port is not on the entity:
#           channel
#    Time: 0 ps  Iteration: 0  Instance: /parser_udp_datagrama_tb/uut File: C:/Users/Lejla/Desktop/APC projekat/APC_projekat-Parser_UDP_datagrama/VHDL kod/Parser_UDP_datagrama.vhd
# Error loading design
# End time: 12:42:44 on Feb 01,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
