Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o /home/arosu/Documents/Facultate/LD/LABS/barrel/barrel_shifter_TB_isim_beh.exe -prj /home/arosu/Documents/Facultate/LD/LABS/barrel/barrel_shifter_TB_beh.prj work.barrel_shifter_TB work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "/home/arosu/Documents/Facultate/LD/LABS/barrel/mux2_1.v" into library work
Analyzing Verilog file "/home/arosu/Documents/Facultate/LD/LABS/barrel/barrel_shifter.v" into library work
Analyzing Verilog file "/home/arosu/Documents/Facultate/LD/LABS/barrel/barrel_shifter_TB.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 95472 KB
Fuse CPU Usage: 1060 ms
Compiling module mux2_1
Compiling module barrel_shifter
Compiling module barrel_shifter_TB
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 4 Verilog Units
Built simulation executable /home/arosu/Documents/Facultate/LD/LABS/barrel/barrel_shifter_TB_isim_beh.exe
Fuse Memory Usage: 1179964 KB
Fuse CPU Usage: 1110 ms
GCC CPU Usage: 830 ms
