#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1650ef0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1651080 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x16422d0 .functor NOT 1, L_0x16abcb0, C4<0>, C4<0>, C4<0>;
L_0x16aba90 .functor XOR 2, L_0x16ab930, L_0x16ab9f0, C4<00>, C4<00>;
L_0x16abba0 .functor XOR 2, L_0x16aba90, L_0x16abb00, C4<00>, C4<00>;
v0x16a4010_0 .net *"_ivl_10", 1 0, L_0x16abb00;  1 drivers
v0x16a4110_0 .net *"_ivl_12", 1 0, L_0x16abba0;  1 drivers
v0x16a41f0_0 .net *"_ivl_2", 1 0, L_0x16a73d0;  1 drivers
v0x16a42b0_0 .net *"_ivl_4", 1 0, L_0x16ab930;  1 drivers
v0x16a4390_0 .net *"_ivl_6", 1 0, L_0x16ab9f0;  1 drivers
v0x16a44c0_0 .net *"_ivl_8", 1 0, L_0x16aba90;  1 drivers
v0x16a45a0_0 .net "a", 0 0, v0x169f130_0;  1 drivers
v0x16a4640_0 .net "b", 0 0, v0x169f1d0_0;  1 drivers
v0x16a46e0_0 .net "c", 0 0, v0x169f270_0;  1 drivers
v0x16a4780_0 .var "clk", 0 0;
v0x16a4820_0 .net "d", 0 0, v0x169f3b0_0;  1 drivers
v0x16a48c0_0 .net "out_pos_dut", 0 0, L_0x16ab7d0;  1 drivers
v0x16a4960_0 .net "out_pos_ref", 0 0, L_0x16a5e90;  1 drivers
v0x16a4a00_0 .net "out_sop_dut", 0 0, L_0x16a6df0;  1 drivers
v0x16a4aa0_0 .net "out_sop_ref", 0 0, L_0x16798e0;  1 drivers
v0x16a4b40_0 .var/2u "stats1", 223 0;
v0x16a4be0_0 .var/2u "strobe", 0 0;
v0x16a4c80_0 .net "tb_match", 0 0, L_0x16abcb0;  1 drivers
v0x16a4d50_0 .net "tb_mismatch", 0 0, L_0x16422d0;  1 drivers
v0x16a4df0_0 .net "wavedrom_enable", 0 0, v0x169f680_0;  1 drivers
v0x16a4ec0_0 .net "wavedrom_title", 511 0, v0x169f720_0;  1 drivers
L_0x16a73d0 .concat [ 1 1 0 0], L_0x16a5e90, L_0x16798e0;
L_0x16ab930 .concat [ 1 1 0 0], L_0x16a5e90, L_0x16798e0;
L_0x16ab9f0 .concat [ 1 1 0 0], L_0x16ab7d0, L_0x16a6df0;
L_0x16abb00 .concat [ 1 1 0 0], L_0x16a5e90, L_0x16798e0;
L_0x16abcb0 .cmp/eeq 2, L_0x16a73d0, L_0x16abba0;
S_0x1651210 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1651080;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x16426b0 .functor AND 1, v0x169f270_0, v0x169f3b0_0, C4<1>, C4<1>;
L_0x1642a90 .functor NOT 1, v0x169f130_0, C4<0>, C4<0>, C4<0>;
L_0x1642e70 .functor NOT 1, v0x169f1d0_0, C4<0>, C4<0>, C4<0>;
L_0x16430f0 .functor AND 1, L_0x1642a90, L_0x1642e70, C4<1>, C4<1>;
L_0x165ba80 .functor AND 1, L_0x16430f0, v0x169f270_0, C4<1>, C4<1>;
L_0x16798e0 .functor OR 1, L_0x16426b0, L_0x165ba80, C4<0>, C4<0>;
L_0x16a5310 .functor NOT 1, v0x169f1d0_0, C4<0>, C4<0>, C4<0>;
L_0x16a5380 .functor OR 1, L_0x16a5310, v0x169f3b0_0, C4<0>, C4<0>;
L_0x16a5490 .functor AND 1, v0x169f270_0, L_0x16a5380, C4<1>, C4<1>;
L_0x16a5550 .functor NOT 1, v0x169f130_0, C4<0>, C4<0>, C4<0>;
L_0x16a5620 .functor OR 1, L_0x16a5550, v0x169f1d0_0, C4<0>, C4<0>;
L_0x16a5690 .functor AND 1, L_0x16a5490, L_0x16a5620, C4<1>, C4<1>;
L_0x16a5810 .functor NOT 1, v0x169f1d0_0, C4<0>, C4<0>, C4<0>;
L_0x16a5880 .functor OR 1, L_0x16a5810, v0x169f3b0_0, C4<0>, C4<0>;
L_0x16a57a0 .functor AND 1, v0x169f270_0, L_0x16a5880, C4<1>, C4<1>;
L_0x16a5a10 .functor NOT 1, v0x169f130_0, C4<0>, C4<0>, C4<0>;
L_0x16a5b10 .functor OR 1, L_0x16a5a10, v0x169f3b0_0, C4<0>, C4<0>;
L_0x16a5bd0 .functor AND 1, L_0x16a57a0, L_0x16a5b10, C4<1>, C4<1>;
L_0x16a5d80 .functor XNOR 1, L_0x16a5690, L_0x16a5bd0, C4<0>, C4<0>;
v0x1641c00_0 .net *"_ivl_0", 0 0, L_0x16426b0;  1 drivers
v0x1642000_0 .net *"_ivl_12", 0 0, L_0x16a5310;  1 drivers
v0x16423e0_0 .net *"_ivl_14", 0 0, L_0x16a5380;  1 drivers
v0x16427c0_0 .net *"_ivl_16", 0 0, L_0x16a5490;  1 drivers
v0x1642ba0_0 .net *"_ivl_18", 0 0, L_0x16a5550;  1 drivers
v0x1642f80_0 .net *"_ivl_2", 0 0, L_0x1642a90;  1 drivers
v0x1643200_0 .net *"_ivl_20", 0 0, L_0x16a5620;  1 drivers
v0x169d6a0_0 .net *"_ivl_24", 0 0, L_0x16a5810;  1 drivers
v0x169d780_0 .net *"_ivl_26", 0 0, L_0x16a5880;  1 drivers
v0x169d860_0 .net *"_ivl_28", 0 0, L_0x16a57a0;  1 drivers
v0x169d940_0 .net *"_ivl_30", 0 0, L_0x16a5a10;  1 drivers
v0x169da20_0 .net *"_ivl_32", 0 0, L_0x16a5b10;  1 drivers
v0x169db00_0 .net *"_ivl_36", 0 0, L_0x16a5d80;  1 drivers
L_0x7f954f1cb018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x169dbc0_0 .net *"_ivl_38", 0 0, L_0x7f954f1cb018;  1 drivers
v0x169dca0_0 .net *"_ivl_4", 0 0, L_0x1642e70;  1 drivers
v0x169dd80_0 .net *"_ivl_6", 0 0, L_0x16430f0;  1 drivers
v0x169de60_0 .net *"_ivl_8", 0 0, L_0x165ba80;  1 drivers
v0x169df40_0 .net "a", 0 0, v0x169f130_0;  alias, 1 drivers
v0x169e000_0 .net "b", 0 0, v0x169f1d0_0;  alias, 1 drivers
v0x169e0c0_0 .net "c", 0 0, v0x169f270_0;  alias, 1 drivers
v0x169e180_0 .net "d", 0 0, v0x169f3b0_0;  alias, 1 drivers
v0x169e240_0 .net "out_pos", 0 0, L_0x16a5e90;  alias, 1 drivers
v0x169e300_0 .net "out_sop", 0 0, L_0x16798e0;  alias, 1 drivers
v0x169e3c0_0 .net "pos0", 0 0, L_0x16a5690;  1 drivers
v0x169e480_0 .net "pos1", 0 0, L_0x16a5bd0;  1 drivers
L_0x16a5e90 .functor MUXZ 1, L_0x7f954f1cb018, L_0x16a5690, L_0x16a5d80, C4<>;
S_0x169e600 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1651080;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x169f130_0 .var "a", 0 0;
v0x169f1d0_0 .var "b", 0 0;
v0x169f270_0 .var "c", 0 0;
v0x169f310_0 .net "clk", 0 0, v0x16a4780_0;  1 drivers
v0x169f3b0_0 .var "d", 0 0;
v0x169f4a0_0 .var/2u "fail", 0 0;
v0x169f540_0 .var/2u "fail1", 0 0;
v0x169f5e0_0 .net "tb_match", 0 0, L_0x16abcb0;  alias, 1 drivers
v0x169f680_0 .var "wavedrom_enable", 0 0;
v0x169f720_0 .var "wavedrom_title", 511 0;
E_0x164f860/0 .event negedge, v0x169f310_0;
E_0x164f860/1 .event posedge, v0x169f310_0;
E_0x164f860 .event/or E_0x164f860/0, E_0x164f860/1;
S_0x169e930 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x169e600;
 .timescale -12 -12;
v0x169eb70_0 .var/2s "i", 31 0;
E_0x164f700 .event posedge, v0x169f310_0;
S_0x169ec70 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x169e600;
 .timescale -12 -12;
v0x169ee70_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x169ef50 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x169e600;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x169f900 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1651080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x16a6040 .functor NOT 1, v0x169f130_0, C4<0>, C4<0>, C4<0>;
L_0x16a60d0 .functor AND 1, L_0x16a6040, v0x169f1d0_0, C4<1>, C4<1>;
L_0x16a62c0 .functor NOT 1, v0x169f270_0, C4<0>, C4<0>, C4<0>;
L_0x16a6440 .functor AND 1, L_0x16a60d0, L_0x16a62c0, C4<1>, C4<1>;
L_0x16a6580 .functor NOT 1, v0x169f3b0_0, C4<0>, C4<0>, C4<0>;
L_0x16a6700 .functor AND 1, L_0x16a6440, L_0x16a6580, C4<1>, C4<1>;
L_0x16a6850 .functor AND 1, v0x169f130_0, v0x169f1d0_0, C4<1>, C4<1>;
L_0x16a69d0 .functor AND 1, L_0x16a6850, v0x169f270_0, C4<1>, C4<1>;
L_0x16a6ae0 .functor NOT 1, v0x169f3b0_0, C4<0>, C4<0>, C4<0>;
L_0x16a6b50 .functor AND 1, L_0x16a69d0, L_0x16a6ae0, C4<1>, C4<1>;
L_0x16a6cc0 .functor OR 1, L_0x16a6700, L_0x16a6b50, C4<0>, C4<0>;
L_0x16a6d80 .functor AND 1, v0x169f130_0, v0x169f1d0_0, C4<1>, C4<1>;
L_0x16a6e60 .functor AND 1, L_0x16a6d80, v0x169f270_0, C4<1>, C4<1>;
L_0x16a6f20 .functor AND 1, L_0x16a6e60, v0x169f3b0_0, C4<1>, C4<1>;
L_0x16a6df0 .functor OR 1, L_0x16a6cc0, L_0x16a6f20, C4<0>, C4<0>;
L_0x16a7150 .functor NOT 1, v0x169f1d0_0, C4<0>, C4<0>, C4<0>;
L_0x16a7250 .functor OR 1, v0x169f130_0, L_0x16a7150, C4<0>, C4<0>;
L_0x16a7310 .functor OR 1, L_0x16a7250, v0x169f270_0, C4<0>, C4<0>;
L_0x16a7470 .functor OR 1, L_0x16a7310, v0x169f3b0_0, C4<0>, C4<0>;
L_0x16a7530 .functor OR 1, v0x169f130_0, v0x169f1d0_0, C4<0>, C4<0>;
L_0x16a7650 .functor NOT 1, v0x169f270_0, C4<0>, C4<0>, C4<0>;
L_0x16a76c0 .functor OR 1, L_0x16a7530, L_0x16a7650, C4<0>, C4<0>;
L_0x16a7890 .functor OR 1, L_0x16a76c0, v0x169f3b0_0, C4<0>, C4<0>;
L_0x16a7950 .functor AND 1, L_0x16a7470, L_0x16a7890, C4<1>, C4<1>;
L_0x16a7b30 .functor OR 1, v0x169f130_0, v0x169f1d0_0, C4<0>, C4<0>;
L_0x16a7ba0 .functor OR 1, L_0x16a7b30, v0x169f270_0, C4<0>, C4<0>;
L_0x16a7d40 .functor OR 1, L_0x16a7ba0, v0x169f3b0_0, C4<0>, C4<0>;
L_0x16a7e00 .functor AND 1, L_0x16a7950, L_0x16a7d40, C4<1>, C4<1>;
L_0x16a8000 .functor NOT 1, v0x169f130_0, C4<0>, C4<0>, C4<0>;
L_0x16a8070 .functor OR 1, L_0x16a8000, v0x169f1d0_0, C4<0>, C4<0>;
L_0x16a8230 .functor NOT 1, v0x169f270_0, C4<0>, C4<0>, C4<0>;
L_0x16a82a0 .functor OR 1, L_0x16a8070, L_0x16a8230, C4<0>, C4<0>;
L_0x16a84c0 .functor OR 1, L_0x16a82a0, v0x169f3b0_0, C4<0>, C4<0>;
L_0x16a8580 .functor AND 1, L_0x16a7e00, L_0x16a84c0, C4<1>, C4<1>;
L_0x16a87b0 .functor NOT 1, v0x169f130_0, C4<0>, C4<0>, C4<0>;
L_0x16a8820 .functor OR 1, L_0x16a87b0, v0x169f1d0_0, C4<0>, C4<0>;
L_0x16a8a10 .functor OR 1, L_0x16a8820, v0x169f270_0, C4<0>, C4<0>;
L_0x16a8ad0 .functor NOT 1, v0x169f3b0_0, C4<0>, C4<0>, C4<0>;
L_0x16a88e0 .functor OR 1, L_0x16a8a10, L_0x16a8ad0, C4<0>, C4<0>;
L_0x16a8c80 .functor AND 1, L_0x16a8580, L_0x16a88e0, C4<1>, C4<1>;
L_0x16a8ee0 .functor NOT 1, v0x169f1d0_0, C4<0>, C4<0>, C4<0>;
L_0x16a8f50 .functor OR 1, v0x169f130_0, L_0x16a8ee0, C4<0>, C4<0>;
L_0x16a9170 .functor NOT 1, v0x169f270_0, C4<0>, C4<0>, C4<0>;
L_0x16a93f0 .functor OR 1, L_0x16a8f50, L_0x16a9170, C4<0>, C4<0>;
L_0x16a9670 .functor OR 1, L_0x16a93f0, v0x169f3b0_0, C4<0>, C4<0>;
L_0x16a9940 .functor AND 1, L_0x16a8c80, L_0x16a9670, C4<1>, C4<1>;
L_0x16a9bd0 .functor NOT 1, v0x169f1d0_0, C4<0>, C4<0>, C4<0>;
L_0x16a9c40 .functor OR 1, v0x169f130_0, L_0x16a9bd0, C4<0>, C4<0>;
L_0x16aa0a0 .functor OR 1, L_0x16a9c40, v0x169f270_0, C4<0>, C4<0>;
L_0x16aa160 .functor NOT 1, v0x169f3b0_0, C4<0>, C4<0>, C4<0>;
L_0x16aa370 .functor OR 1, L_0x16aa0a0, L_0x16aa160, C4<0>, C4<0>;
L_0x16aa480 .functor AND 1, L_0x16a9940, L_0x16aa370, C4<1>, C4<1>;
L_0x16aa740 .functor NOT 1, v0x169f130_0, C4<0>, C4<0>, C4<0>;
L_0x16aa7b0 .functor OR 1, L_0x16aa740, v0x169f1d0_0, C4<0>, C4<0>;
L_0x16aaa30 .functor OR 1, L_0x16aa7b0, v0x169f270_0, C4<0>, C4<0>;
L_0x16aaaf0 .functor OR 1, L_0x16aaa30, v0x169f3b0_0, C4<0>, C4<0>;
L_0x16aad80 .functor AND 1, L_0x16aa480, L_0x16aaaf0, C4<1>, C4<1>;
L_0x16aae90 .functor NOT 1, v0x169f130_0, C4<0>, C4<0>, C4<0>;
L_0x16ab0e0 .functor OR 1, L_0x16aae90, v0x169f1d0_0, C4<0>, C4<0>;
L_0x16ab1a0 .functor OR 1, L_0x16ab0e0, v0x169f270_0, C4<0>, C4<0>;
L_0x16ab450 .functor NOT 1, v0x169f3b0_0, C4<0>, C4<0>, C4<0>;
L_0x16ab4c0 .functor OR 1, L_0x16ab1a0, L_0x16ab450, C4<0>, C4<0>;
L_0x16ab7d0 .functor AND 1, L_0x16aad80, L_0x16ab4c0, C4<1>, C4<1>;
v0x169fac0_0 .net *"_ivl_0", 0 0, L_0x16a6040;  1 drivers
v0x169fba0_0 .net *"_ivl_10", 0 0, L_0x16a6700;  1 drivers
v0x169fc80_0 .net *"_ivl_100", 0 0, L_0x16aa370;  1 drivers
v0x169fd70_0 .net *"_ivl_102", 0 0, L_0x16aa480;  1 drivers
v0x169fe50_0 .net *"_ivl_104", 0 0, L_0x16aa740;  1 drivers
v0x169ff80_0 .net *"_ivl_106", 0 0, L_0x16aa7b0;  1 drivers
v0x16a0060_0 .net *"_ivl_108", 0 0, L_0x16aaa30;  1 drivers
v0x16a0140_0 .net *"_ivl_110", 0 0, L_0x16aaaf0;  1 drivers
v0x16a0220_0 .net *"_ivl_112", 0 0, L_0x16aad80;  1 drivers
v0x16a0390_0 .net *"_ivl_114", 0 0, L_0x16aae90;  1 drivers
v0x16a0470_0 .net *"_ivl_116", 0 0, L_0x16ab0e0;  1 drivers
v0x16a0550_0 .net *"_ivl_118", 0 0, L_0x16ab1a0;  1 drivers
v0x16a0630_0 .net *"_ivl_12", 0 0, L_0x16a6850;  1 drivers
v0x16a0710_0 .net *"_ivl_120", 0 0, L_0x16ab450;  1 drivers
v0x16a07f0_0 .net *"_ivl_122", 0 0, L_0x16ab4c0;  1 drivers
v0x16a08d0_0 .net *"_ivl_14", 0 0, L_0x16a69d0;  1 drivers
v0x16a09b0_0 .net *"_ivl_16", 0 0, L_0x16a6ae0;  1 drivers
v0x16a0ba0_0 .net *"_ivl_18", 0 0, L_0x16a6b50;  1 drivers
v0x16a0c80_0 .net *"_ivl_2", 0 0, L_0x16a60d0;  1 drivers
v0x16a0d60_0 .net *"_ivl_20", 0 0, L_0x16a6cc0;  1 drivers
v0x16a0e40_0 .net *"_ivl_22", 0 0, L_0x16a6d80;  1 drivers
v0x16a0f20_0 .net *"_ivl_24", 0 0, L_0x16a6e60;  1 drivers
v0x16a1000_0 .net *"_ivl_26", 0 0, L_0x16a6f20;  1 drivers
v0x16a10e0_0 .net *"_ivl_30", 0 0, L_0x16a7150;  1 drivers
v0x16a11c0_0 .net *"_ivl_32", 0 0, L_0x16a7250;  1 drivers
v0x16a12a0_0 .net *"_ivl_34", 0 0, L_0x16a7310;  1 drivers
v0x16a1380_0 .net *"_ivl_36", 0 0, L_0x16a7470;  1 drivers
v0x16a1460_0 .net *"_ivl_38", 0 0, L_0x16a7530;  1 drivers
v0x16a1540_0 .net *"_ivl_4", 0 0, L_0x16a62c0;  1 drivers
v0x16a1620_0 .net *"_ivl_40", 0 0, L_0x16a7650;  1 drivers
v0x16a1700_0 .net *"_ivl_42", 0 0, L_0x16a76c0;  1 drivers
v0x16a17e0_0 .net *"_ivl_44", 0 0, L_0x16a7890;  1 drivers
v0x16a18c0_0 .net *"_ivl_46", 0 0, L_0x16a7950;  1 drivers
v0x16a1bb0_0 .net *"_ivl_48", 0 0, L_0x16a7b30;  1 drivers
v0x16a1c90_0 .net *"_ivl_50", 0 0, L_0x16a7ba0;  1 drivers
v0x16a1d70_0 .net *"_ivl_52", 0 0, L_0x16a7d40;  1 drivers
v0x16a1e50_0 .net *"_ivl_54", 0 0, L_0x16a7e00;  1 drivers
v0x16a1f30_0 .net *"_ivl_56", 0 0, L_0x16a8000;  1 drivers
v0x16a2010_0 .net *"_ivl_58", 0 0, L_0x16a8070;  1 drivers
v0x16a20f0_0 .net *"_ivl_6", 0 0, L_0x16a6440;  1 drivers
v0x16a21d0_0 .net *"_ivl_60", 0 0, L_0x16a8230;  1 drivers
v0x16a22b0_0 .net *"_ivl_62", 0 0, L_0x16a82a0;  1 drivers
v0x16a2390_0 .net *"_ivl_64", 0 0, L_0x16a84c0;  1 drivers
v0x16a2470_0 .net *"_ivl_66", 0 0, L_0x16a8580;  1 drivers
v0x16a2550_0 .net *"_ivl_68", 0 0, L_0x16a87b0;  1 drivers
v0x16a2630_0 .net *"_ivl_70", 0 0, L_0x16a8820;  1 drivers
v0x16a2710_0 .net *"_ivl_72", 0 0, L_0x16a8a10;  1 drivers
v0x16a27f0_0 .net *"_ivl_74", 0 0, L_0x16a8ad0;  1 drivers
v0x16a28d0_0 .net *"_ivl_76", 0 0, L_0x16a88e0;  1 drivers
v0x16a29b0_0 .net *"_ivl_78", 0 0, L_0x16a8c80;  1 drivers
v0x16a2a90_0 .net *"_ivl_8", 0 0, L_0x16a6580;  1 drivers
v0x16a2b70_0 .net *"_ivl_80", 0 0, L_0x16a8ee0;  1 drivers
v0x16a2c50_0 .net *"_ivl_82", 0 0, L_0x16a8f50;  1 drivers
v0x16a2d30_0 .net *"_ivl_84", 0 0, L_0x16a9170;  1 drivers
v0x16a2e10_0 .net *"_ivl_86", 0 0, L_0x16a93f0;  1 drivers
v0x16a2ef0_0 .net *"_ivl_88", 0 0, L_0x16a9670;  1 drivers
v0x16a2fd0_0 .net *"_ivl_90", 0 0, L_0x16a9940;  1 drivers
v0x16a30b0_0 .net *"_ivl_92", 0 0, L_0x16a9bd0;  1 drivers
v0x16a3190_0 .net *"_ivl_94", 0 0, L_0x16a9c40;  1 drivers
v0x16a3270_0 .net *"_ivl_96", 0 0, L_0x16aa0a0;  1 drivers
v0x16a3350_0 .net *"_ivl_98", 0 0, L_0x16aa160;  1 drivers
v0x16a3430_0 .net "a", 0 0, v0x169f130_0;  alias, 1 drivers
v0x16a34d0_0 .net "b", 0 0, v0x169f1d0_0;  alias, 1 drivers
v0x16a35c0_0 .net "c", 0 0, v0x169f270_0;  alias, 1 drivers
v0x16a36b0_0 .net "d", 0 0, v0x169f3b0_0;  alias, 1 drivers
v0x16a3bb0_0 .net "out_pos", 0 0, L_0x16ab7d0;  alias, 1 drivers
v0x16a3c70_0 .net "out_sop", 0 0, L_0x16a6df0;  alias, 1 drivers
S_0x16a3df0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1651080;
 .timescale -12 -12;
E_0x16379f0 .event anyedge, v0x16a4be0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x16a4be0_0;
    %nor/r;
    %assign/vec4 v0x16a4be0_0, 0;
    %wait E_0x16379f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x169e600;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x169f4a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x169f540_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x169e600;
T_4 ;
    %wait E_0x164f860;
    %load/vec4 v0x169f5e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x169f4a0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x169e600;
T_5 ;
    %wait E_0x164f700;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x169f3b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x169f270_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x169f1d0_0, 0;
    %assign/vec4 v0x169f130_0, 0;
    %wait E_0x164f700;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x169f3b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x169f270_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x169f1d0_0, 0;
    %assign/vec4 v0x169f130_0, 0;
    %wait E_0x164f700;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x169f3b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x169f270_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x169f1d0_0, 0;
    %assign/vec4 v0x169f130_0, 0;
    %wait E_0x164f700;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x169f3b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x169f270_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x169f1d0_0, 0;
    %assign/vec4 v0x169f130_0, 0;
    %wait E_0x164f700;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x169f3b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x169f270_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x169f1d0_0, 0;
    %assign/vec4 v0x169f130_0, 0;
    %wait E_0x164f700;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x169f3b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x169f270_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x169f1d0_0, 0;
    %assign/vec4 v0x169f130_0, 0;
    %wait E_0x164f700;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x169f3b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x169f270_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x169f1d0_0, 0;
    %assign/vec4 v0x169f130_0, 0;
    %wait E_0x164f700;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x169f3b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x169f270_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x169f1d0_0, 0;
    %assign/vec4 v0x169f130_0, 0;
    %wait E_0x164f700;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x169f3b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x169f270_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x169f1d0_0, 0;
    %assign/vec4 v0x169f130_0, 0;
    %wait E_0x164f700;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x169f3b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x169f270_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x169f1d0_0, 0;
    %assign/vec4 v0x169f130_0, 0;
    %wait E_0x164f700;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x169f3b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x169f270_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x169f1d0_0, 0;
    %assign/vec4 v0x169f130_0, 0;
    %wait E_0x164f700;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x169f3b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x169f270_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x169f1d0_0, 0;
    %assign/vec4 v0x169f130_0, 0;
    %wait E_0x164f700;
    %load/vec4 v0x169f4a0_0;
    %store/vec4 v0x169f540_0, 0, 1;
    %fork t_1, S_0x169e930;
    %jmp t_0;
    .scope S_0x169e930;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x169eb70_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x169eb70_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x164f700;
    %load/vec4 v0x169eb70_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x169f3b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x169f270_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x169f1d0_0, 0;
    %assign/vec4 v0x169f130_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x169eb70_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x169eb70_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x169e600;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x164f860;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x169f3b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x169f270_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x169f1d0_0, 0;
    %assign/vec4 v0x169f130_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x169f4a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x169f540_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1651080;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16a4780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16a4be0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1651080;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x16a4780_0;
    %inv;
    %store/vec4 v0x16a4780_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1651080;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x169f310_0, v0x16a4d50_0, v0x16a45a0_0, v0x16a4640_0, v0x16a46e0_0, v0x16a4820_0, v0x16a4aa0_0, v0x16a4a00_0, v0x16a4960_0, v0x16a48c0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1651080;
T_9 ;
    %load/vec4 v0x16a4b40_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x16a4b40_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x16a4b40_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x16a4b40_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x16a4b40_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x16a4b40_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x16a4b40_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x16a4b40_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x16a4b40_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x16a4b40_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1651080;
T_10 ;
    %wait E_0x164f860;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x16a4b40_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16a4b40_0, 4, 32;
    %load/vec4 v0x16a4c80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x16a4b40_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16a4b40_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x16a4b40_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16a4b40_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x16a4aa0_0;
    %load/vec4 v0x16a4aa0_0;
    %load/vec4 v0x16a4a00_0;
    %xor;
    %load/vec4 v0x16a4aa0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x16a4b40_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16a4b40_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x16a4b40_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16a4b40_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x16a4960_0;
    %load/vec4 v0x16a4960_0;
    %load/vec4 v0x16a48c0_0;
    %xor;
    %load/vec4 v0x16a4960_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x16a4b40_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16a4b40_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x16a4b40_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16a4b40_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can1_depth5/human/ece241_2013_q2/iter0/response0/top_module.sv";
