
Tractian.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006bc4  08000194  08000194  00010194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000010c  08006d58  08006d58  00016d58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006e64  08006e64  00020024  2**0
                  CONTENTS
  4 .ARM          00000000  08006e64  08006e64  00020024  2**0
                  CONTENTS
  5 .preinit_array 00000000  08006e64  08006e64  00020024  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006e64  08006e64  00016e64  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006e68  08006e68  00016e68  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000024  20000000  08006e6c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020024  2**0
                  CONTENTS
 10 .bss          000001d0  20000024  20000024  00020024  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200001f4  200001f4  00020024  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020024  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000f2c2  00000000  00000000  00020054  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000232f  00000000  00000000  0002f316  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000bc8  00000000  00000000  00031648  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000ae0  00000000  00000000  00032210  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000208f3  00000000  00000000  00032cf0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001100b  00000000  00000000  000535e3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c2d77  00000000  00000000  000645ee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00127365  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00002f80  00000000  00000000  001273b8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	; (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	20000024 	.word	0x20000024
 80001b0:	00000000 	.word	0x00000000
 80001b4:	08006d40 	.word	0x08006d40

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	; (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	; (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	; (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000028 	.word	0x20000028
 80001d0:	08006d40 	.word	0x08006d40

080001d4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80001d4:	b580      	push	{r7, lr}
 80001d6:	f5ad 4d47 	sub.w	sp, sp, #50944	; 0xc700
 80001da:	b0b0      	sub	sp, #192	; 0xc0
 80001dc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80001de:	f000 fb97 	bl	8000910 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80001e2:	f000 f8d1 	bl	8000388 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80001e6:	f000 f9cd 	bl	8000584 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80001ea:	f000 f96b 	bl	80004c4 <MX_USART2_UART_Init>
  MX_SPI2_Init();
 80001ee:	f000 f92b 	bl	8000448 <MX_SPI2_Init>
  MX_USART3_UART_Init();
 80001f2:	f000 f997 	bl	8000524 <MX_USART3_UART_Init>
  MX_FATFS_Init();
 80001f6:	f003 fbe9 	bl	80039cc <MX_FATFS_Init>

 //Read bytes from "test.txt" on the SD card 50 kB (RAM only has 80 kB)
  BYTE readBuf[READ_BF_SIZE];
  TCHAR data;
  // Pointer to f_open function
  TCHAR* rres = &data;
 80001fa:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 80001fe:	3bb9      	subs	r3, #185	; 0xb9
 8000200:	f507 4247 	add.w	r2, r7, #50944	; 0xc700
 8000204:	f102 02b8 	add.w	r2, r2, #184	; 0xb8
 8000208:	6013      	str	r3, [r2, #0]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin); // LED BLINKS!
 800020a:	2120      	movs	r1, #32
 800020c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000210:	f000 fe90 	bl	8000f34 <HAL_GPIO_TogglePin>
	HAL_Delay(TIME);
 8000214:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000218:	f000 fbe0 	bl	80009dc <HAL_Delay>

	switch(state) {
 800021c:	4b4e      	ldr	r3, [pc, #312]	; (8000358 <main+0x184>)
 800021e:	681b      	ldr	r3, [r3, #0]
 8000220:	2b03      	cmp	r3, #3
 8000222:	f200 8094 	bhi.w	800034e <main+0x17a>
 8000226:	a201      	add	r2, pc, #4	; (adr r2, 800022c <main+0x58>)
 8000228:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800022c:	0800023d 	.word	0x0800023d
 8000230:	08000279 	.word	0x08000279
 8000234:	080002b5 	.word	0x080002b5
 8000238:	08000339 	.word	0x08000339
	  case MOUNT:
	     fres = f_mount(&FatFs, "", 1); //1=mount now
 800023c:	f507 4345 	add.w	r3, r7, #50432	; 0xc500
 8000240:	f103 0384 	add.w	r3, r3, #132	; 0x84
 8000244:	2201      	movs	r2, #1
 8000246:	4945      	ldr	r1, [pc, #276]	; (800035c <main+0x188>)
 8000248:	4618      	mov	r0, r3
 800024a:	f005 ffa5 	bl	8006198 <f_mount>
 800024e:	4603      	mov	r3, r0
 8000250:	f507 4247 	add.w	r2, r7, #50944	; 0xc700
 8000254:	f102 02b7 	add.w	r2, r2, #183	; 0xb7
 8000258:	7013      	strb	r3, [r2, #0]
		 if (fres != FR_OK) {
 800025a:	f507 4347 	add.w	r3, r7, #50944	; 0xc700
 800025e:	f103 03b7 	add.w	r3, r3, #183	; 0xb7
 8000262:	781b      	ldrb	r3, [r3, #0]
 8000264:	2b00      	cmp	r3, #0
 8000266:	d003      	beq.n	8000270 <main+0x9c>
	       state = MOUNT; //Error, try again
 8000268:	4b3b      	ldr	r3, [pc, #236]	; (8000358 <main+0x184>)
 800026a:	2200      	movs	r2, #0
 800026c:	601a      	str	r2, [r3, #0]
	       break;
 800026e:	e071      	b.n	8000354 <main+0x180>
		 }
		 state = OPEN;
 8000270:	4b39      	ldr	r3, [pc, #228]	; (8000358 <main+0x184>)
 8000272:	2201      	movs	r2, #1
 8000274:	601a      	str	r2, [r3, #0]
	  break;
 8000276:	e06d      	b.n	8000354 <main+0x180>

	  case OPEN:
	     //Now let's try to open file "test.txt"
         fres = f_open(&fil, "test.txt", FA_READ);
 8000278:	f507 4343 	add.w	r3, r7, #49920	; 0xc300
 800027c:	f103 0358 	add.w	r3, r3, #88	; 0x58
 8000280:	2201      	movs	r2, #1
 8000282:	4937      	ldr	r1, [pc, #220]	; (8000360 <main+0x18c>)
 8000284:	4618      	mov	r0, r3
 8000286:	f005 ffcf 	bl	8006228 <f_open>
 800028a:	4603      	mov	r3, r0
 800028c:	f507 4247 	add.w	r2, r7, #50944	; 0xc700
 8000290:	f102 02b7 	add.w	r2, r2, #183	; 0xb7
 8000294:	7013      	strb	r3, [r2, #0]
         if (fres != FR_OK) {
 8000296:	f507 4347 	add.w	r3, r7, #50944	; 0xc700
 800029a:	f103 03b7 	add.w	r3, r3, #183	; 0xb7
 800029e:	781b      	ldrb	r3, [r3, #0]
 80002a0:	2b00      	cmp	r3, #0
 80002a2:	d003      	beq.n	80002ac <main+0xd8>
        	 state = CLOSE; //Error, try again
 80002a4:	4b2c      	ldr	r3, [pc, #176]	; (8000358 <main+0x184>)
 80002a6:	2203      	movs	r2, #3
 80002a8:	601a      	str	r2, [r3, #0]
        	 break;
 80002aa:	e053      	b.n	8000354 <main+0x180>
         }
         state = READ;
 80002ac:	4b2a      	ldr	r3, [pc, #168]	; (8000358 <main+0x184>)
 80002ae:	2202      	movs	r2, #2
 80002b0:	601a      	str	r2, [r3, #0]
	  break;
 80002b2:	e04f      	b.n	8000354 <main+0x180>

	  case READ:
	       for (int i = 0; i < 5 ; i++) { // Trying to read 50 kB ten times
 80002b4:	2300      	movs	r3, #0
 80002b6:	f507 4247 	add.w	r2, r7, #50944	; 0xc700
 80002ba:	f102 02bc 	add.w	r2, r2, #188	; 0xbc
 80002be:	6013      	str	r3, [r2, #0]
 80002c0:	e02b      	b.n	800031a <main+0x146>
		   rres = f_gets((TCHAR*)readBuf, READ_BF_SIZE, &fil);
 80002c2:	f507 4243 	add.w	r2, r7, #49920	; 0xc300
 80002c6:	f102 0258 	add.w	r2, r2, #88	; 0x58
 80002ca:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 80002ce:	3bb8      	subs	r3, #184	; 0xb8
 80002d0:	f24c 3150 	movw	r1, #50000	; 0xc350
 80002d4:	4618      	mov	r0, r3
 80002d6:	f006 fc6d 	bl	8006bb4 <f_gets>
 80002da:	f507 4347 	add.w	r3, r7, #50944	; 0xc700
 80002de:	f103 03b8 	add.w	r3, r3, #184	; 0xb8
 80002e2:	6018      	str	r0, [r3, #0]
		   if(rres != 0) {
 80002e4:	f507 4347 	add.w	r3, r7, #50944	; 0xc700
 80002e8:	f103 03b8 	add.w	r3, r3, #184	; 0xb8
 80002ec:	681b      	ldr	r3, [r3, #0]
 80002ee:	2b00      	cmp	r3, #0
 80002f0:	d01b      	beq.n	800032a <main+0x156>
			   if (LoRa_Protocol(readBuf) != HAL_OK) break; //Send 50 kB to LoRa modem
 80002f2:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 80002f6:	3bb8      	subs	r3, #184	; 0xb8
 80002f8:	4618      	mov	r0, r3
 80002fa:	f000 f833 	bl	8000364 <LoRa_Protocol>
 80002fe:	4603      	mov	r3, r0
 8000300:	2b00      	cmp	r3, #0
 8000302:	d114      	bne.n	800032e <main+0x15a>
	       for (int i = 0; i < 5 ; i++) { // Trying to read 50 kB ten times
 8000304:	f507 4347 	add.w	r3, r7, #50944	; 0xc700
 8000308:	f103 03bc 	add.w	r3, r3, #188	; 0xbc
 800030c:	681b      	ldr	r3, [r3, #0]
 800030e:	3301      	adds	r3, #1
 8000310:	f507 4247 	add.w	r2, r7, #50944	; 0xc700
 8000314:	f102 02bc 	add.w	r2, r2, #188	; 0xbc
 8000318:	6013      	str	r3, [r2, #0]
 800031a:	f507 4347 	add.w	r3, r7, #50944	; 0xc700
 800031e:	f103 03bc 	add.w	r3, r3, #188	; 0xbc
 8000322:	681b      	ldr	r3, [r3, #0]
 8000324:	2b04      	cmp	r3, #4
 8000326:	ddcc      	ble.n	80002c2 <main+0xee>
 8000328:	e002      	b.n	8000330 <main+0x15c>
	       } else {
		       break; //Error, try again
 800032a:	bf00      	nop
 800032c:	e000      	b.n	8000330 <main+0x15c>
			   if (LoRa_Protocol(readBuf) != HAL_OK) break; //Send 50 kB to LoRa modem
 800032e:	bf00      	nop
	        }
		  }
	      state = CLOSE;
 8000330:	4b09      	ldr	r3, [pc, #36]	; (8000358 <main+0x184>)
 8000332:	2203      	movs	r2, #3
 8000334:	601a      	str	r2, [r3, #0]
	  break;
 8000336:	e00d      	b.n	8000354 <main+0x180>

	  case CLOSE:
	    //Don't forget to close your file!
	     f_close(&fil);
 8000338:	f507 4343 	add.w	r3, r7, #49920	; 0xc300
 800033c:	f103 0358 	add.w	r3, r3, #88	; 0x58
 8000340:	4618      	mov	r0, r3
 8000342:	f006 fc0f 	bl	8006b64 <f_close>
	     state = MOUNT;
 8000346:	4b04      	ldr	r3, [pc, #16]	; (8000358 <main+0x184>)
 8000348:	2200      	movs	r2, #0
 800034a:	601a      	str	r2, [r3, #0]
	  break;
 800034c:	e002      	b.n	8000354 <main+0x180>

	  default:
		  state = MOUNT;
 800034e:	4b02      	ldr	r3, [pc, #8]	; (8000358 <main+0x184>)
 8000350:	2200      	movs	r2, #0
 8000352:	601a      	str	r2, [r3, #0]
	HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin); // LED BLINKS!
 8000354:	e759      	b.n	800020a <main+0x36>
 8000356:	bf00      	nop
 8000358:	200001ac 	.word	0x200001ac
 800035c:	08006d58 	.word	0x08006d58
 8000360:	08006d5c 	.word	0x08006d5c

08000364 <LoRa_Protocol>:
 * @brif Lora communiation protocol
 * retval none
 */

HAL_StatusTypeDef LoRa_Protocol(uint8_t *pData)
{
 8000364:	b580      	push	{r7, lr}
 8000366:	b082      	sub	sp, #8
 8000368:	af00      	add	r7, sp, #0
 800036a:	6078      	str	r0, [r7, #4]
 // Mount the data in the frame protocol and send it to LoRa modem

return HAL_UART_Transmit(&huart3, (uint8_t*)pData, READ_BF_SIZE, 100);
 800036c:	2364      	movs	r3, #100	; 0x64
 800036e:	f24c 3250 	movw	r2, #50000	; 0xc350
 8000372:	6879      	ldr	r1, [r7, #4]
 8000374:	4803      	ldr	r0, [pc, #12]	; (8000384 <LoRa_Protocol+0x20>)
 8000376:	f002 ff0f 	bl	8003198 <HAL_UART_Transmit>
 800037a:	4603      	mov	r3, r0
}
 800037c:	4618      	mov	r0, r3
 800037e:	3708      	adds	r7, #8
 8000380:	46bd      	mov	sp, r7
 8000382:	bd80      	pop	{r7, pc}
 8000384:	20000128 	.word	0x20000128

08000388 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval HAL_status
  */
void SystemClock_Config(void)
{
 8000388:	b580      	push	{r7, lr}
 800038a:	b0a6      	sub	sp, #152	; 0x98
 800038c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800038e:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8000392:	2228      	movs	r2, #40	; 0x28
 8000394:	2100      	movs	r1, #0
 8000396:	4618      	mov	r0, r3
 8000398:	f006 fcca 	bl	8006d30 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800039c:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80003a0:	2200      	movs	r2, #0
 80003a2:	601a      	str	r2, [r3, #0]
 80003a4:	605a      	str	r2, [r3, #4]
 80003a6:	609a      	str	r2, [r3, #8]
 80003a8:	60da      	str	r2, [r3, #12]
 80003aa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80003ac:	1d3b      	adds	r3, r7, #4
 80003ae:	2258      	movs	r2, #88	; 0x58
 80003b0:	2100      	movs	r1, #0
 80003b2:	4618      	mov	r0, r3
 80003b4:	f006 fcbc 	bl	8006d30 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80003b8:	2302      	movs	r3, #2
 80003ba:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80003bc:	2301      	movs	r3, #1
 80003be:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80003c0:	2310      	movs	r3, #16
 80003c2:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80003c6:	2302      	movs	r3, #2
 80003c8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80003cc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80003d0:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80003d4:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80003d8:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 80003dc:	2300      	movs	r3, #0
 80003de:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80003e2:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80003e6:	4618      	mov	r0, r3
 80003e8:	f000 fdbe 	bl	8000f68 <HAL_RCC_OscConfig>
 80003ec:	4603      	mov	r3, r0
 80003ee:	2b00      	cmp	r3, #0
 80003f0:	d001      	beq.n	80003f6 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80003f2:	f000 f943 	bl	800067c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80003f6:	230f      	movs	r3, #15
 80003f8:	65fb      	str	r3, [r7, #92]	; 0x5c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80003fa:	2302      	movs	r3, #2
 80003fc:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80003fe:	2300      	movs	r3, #0
 8000400:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000402:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000406:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000408:	2300      	movs	r3, #0
 800040a:	66fb      	str	r3, [r7, #108]	; 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800040c:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8000410:	2102      	movs	r1, #2
 8000412:	4618      	mov	r0, r3
 8000414:	f001 fdfc 	bl	8002010 <HAL_RCC_ClockConfig>
 8000418:	4603      	mov	r3, r0
 800041a:	2b00      	cmp	r3, #0
 800041c:	d001      	beq.n	8000422 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800041e:	f000 f92d 	bl	800067c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_USART3;
 8000422:	2306      	movs	r3, #6
 8000424:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000426:	2300      	movs	r3, #0
 8000428:	613b      	str	r3, [r7, #16]
  PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 800042a:	2300      	movs	r3, #0
 800042c:	617b      	str	r3, [r7, #20]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800042e:	1d3b      	adds	r3, r7, #4
 8000430:	4618      	mov	r0, r3
 8000432:	f002 f823 	bl	800247c <HAL_RCCEx_PeriphCLKConfig>
 8000436:	4603      	mov	r3, r0
 8000438:	2b00      	cmp	r3, #0
 800043a:	d001      	beq.n	8000440 <SystemClock_Config+0xb8>
  {
    Error_Handler();
 800043c:	f000 f91e 	bl	800067c <Error_Handler>
  }
}
 8000440:	bf00      	nop
 8000442:	3798      	adds	r7, #152	; 0x98
 8000444:	46bd      	mov	sp, r7
 8000446:	bd80      	pop	{r7, pc}

08000448 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000448:	b580      	push	{r7, lr}
 800044a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 800044c:	4b1b      	ldr	r3, [pc, #108]	; (80004bc <MX_SPI2_Init+0x74>)
 800044e:	4a1c      	ldr	r2, [pc, #112]	; (80004c0 <MX_SPI2_Init+0x78>)
 8000450:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000452:	4b1a      	ldr	r3, [pc, #104]	; (80004bc <MX_SPI2_Init+0x74>)
 8000454:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000458:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800045a:	4b18      	ldr	r3, [pc, #96]	; (80004bc <MX_SPI2_Init+0x74>)
 800045c:	2200      	movs	r2, #0
 800045e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000460:	4b16      	ldr	r3, [pc, #88]	; (80004bc <MX_SPI2_Init+0x74>)
 8000462:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8000466:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000468:	4b14      	ldr	r3, [pc, #80]	; (80004bc <MX_SPI2_Init+0x74>)
 800046a:	2200      	movs	r2, #0
 800046c:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800046e:	4b13      	ldr	r3, [pc, #76]	; (80004bc <MX_SPI2_Init+0x74>)
 8000470:	2200      	movs	r2, #0
 8000472:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000474:	4b11      	ldr	r3, [pc, #68]	; (80004bc <MX_SPI2_Init+0x74>)
 8000476:	f44f 7200 	mov.w	r2, #512	; 0x200
 800047a:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 800047c:	4b0f      	ldr	r3, [pc, #60]	; (80004bc <MX_SPI2_Init+0x74>)
 800047e:	2230      	movs	r2, #48	; 0x30
 8000480:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000482:	4b0e      	ldr	r3, [pc, #56]	; (80004bc <MX_SPI2_Init+0x74>)
 8000484:	2200      	movs	r2, #0
 8000486:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000488:	4b0c      	ldr	r3, [pc, #48]	; (80004bc <MX_SPI2_Init+0x74>)
 800048a:	2200      	movs	r2, #0
 800048c:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800048e:	4b0b      	ldr	r3, [pc, #44]	; (80004bc <MX_SPI2_Init+0x74>)
 8000490:	2200      	movs	r2, #0
 8000492:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 8000494:	4b09      	ldr	r3, [pc, #36]	; (80004bc <MX_SPI2_Init+0x74>)
 8000496:	2207      	movs	r2, #7
 8000498:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800049a:	4b08      	ldr	r3, [pc, #32]	; (80004bc <MX_SPI2_Init+0x74>)
 800049c:	2200      	movs	r2, #0
 800049e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80004a0:	4b06      	ldr	r3, [pc, #24]	; (80004bc <MX_SPI2_Init+0x74>)
 80004a2:	2208      	movs	r2, #8
 80004a4:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80004a6:	4805      	ldr	r0, [pc, #20]	; (80004bc <MX_SPI2_Init+0x74>)
 80004a8:	f002 fa06 	bl	80028b8 <HAL_SPI_Init>
 80004ac:	4603      	mov	r3, r0
 80004ae:	2b00      	cmp	r3, #0
 80004b0:	d001      	beq.n	80004b6 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 80004b2:	f000 f8e3 	bl	800067c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80004b6:	bf00      	nop
 80004b8:	bd80      	pop	{r7, pc}
 80004ba:	bf00      	nop
 80004bc:	20000040 	.word	0x20000040
 80004c0:	40003800 	.word	0x40003800

080004c4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80004c4:	b580      	push	{r7, lr}
 80004c6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80004c8:	4b14      	ldr	r3, [pc, #80]	; (800051c <MX_USART2_UART_Init+0x58>)
 80004ca:	4a15      	ldr	r2, [pc, #84]	; (8000520 <MX_USART2_UART_Init+0x5c>)
 80004cc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 80004ce:	4b13      	ldr	r3, [pc, #76]	; (800051c <MX_USART2_UART_Init+0x58>)
 80004d0:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 80004d4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80004d6:	4b11      	ldr	r3, [pc, #68]	; (800051c <MX_USART2_UART_Init+0x58>)
 80004d8:	2200      	movs	r2, #0
 80004da:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80004dc:	4b0f      	ldr	r3, [pc, #60]	; (800051c <MX_USART2_UART_Init+0x58>)
 80004de:	2200      	movs	r2, #0
 80004e0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80004e2:	4b0e      	ldr	r3, [pc, #56]	; (800051c <MX_USART2_UART_Init+0x58>)
 80004e4:	2200      	movs	r2, #0
 80004e6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80004e8:	4b0c      	ldr	r3, [pc, #48]	; (800051c <MX_USART2_UART_Init+0x58>)
 80004ea:	220c      	movs	r2, #12
 80004ec:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80004ee:	4b0b      	ldr	r3, [pc, #44]	; (800051c <MX_USART2_UART_Init+0x58>)
 80004f0:	2200      	movs	r2, #0
 80004f2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80004f4:	4b09      	ldr	r3, [pc, #36]	; (800051c <MX_USART2_UART_Init+0x58>)
 80004f6:	2200      	movs	r2, #0
 80004f8:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80004fa:	4b08      	ldr	r3, [pc, #32]	; (800051c <MX_USART2_UART_Init+0x58>)
 80004fc:	2200      	movs	r2, #0
 80004fe:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000500:	4b06      	ldr	r3, [pc, #24]	; (800051c <MX_USART2_UART_Init+0x58>)
 8000502:	2200      	movs	r2, #0
 8000504:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000506:	4805      	ldr	r0, [pc, #20]	; (800051c <MX_USART2_UART_Init+0x58>)
 8000508:	f002 fdf8 	bl	80030fc <HAL_UART_Init>
 800050c:	4603      	mov	r3, r0
 800050e:	2b00      	cmp	r3, #0
 8000510:	d001      	beq.n	8000516 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000512:	f000 f8b3 	bl	800067c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000516:	bf00      	nop
 8000518:	bd80      	pop	{r7, pc}
 800051a:	bf00      	nop
 800051c:	200000a4 	.word	0x200000a4
 8000520:	40004400 	.word	0x40004400

08000524 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000524:	b580      	push	{r7, lr}
 8000526:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000528:	4b14      	ldr	r3, [pc, #80]	; (800057c <MX_USART3_UART_Init+0x58>)
 800052a:	4a15      	ldr	r2, [pc, #84]	; (8000580 <MX_USART3_UART_Init+0x5c>)
 800052c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 38400;
 800052e:	4b13      	ldr	r3, [pc, #76]	; (800057c <MX_USART3_UART_Init+0x58>)
 8000530:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 8000534:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000536:	4b11      	ldr	r3, [pc, #68]	; (800057c <MX_USART3_UART_Init+0x58>)
 8000538:	2200      	movs	r2, #0
 800053a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800053c:	4b0f      	ldr	r3, [pc, #60]	; (800057c <MX_USART3_UART_Init+0x58>)
 800053e:	2200      	movs	r2, #0
 8000540:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000542:	4b0e      	ldr	r3, [pc, #56]	; (800057c <MX_USART3_UART_Init+0x58>)
 8000544:	2200      	movs	r2, #0
 8000546:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000548:	4b0c      	ldr	r3, [pc, #48]	; (800057c <MX_USART3_UART_Init+0x58>)
 800054a:	220c      	movs	r2, #12
 800054c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800054e:	4b0b      	ldr	r3, [pc, #44]	; (800057c <MX_USART3_UART_Init+0x58>)
 8000550:	2200      	movs	r2, #0
 8000552:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000554:	4b09      	ldr	r3, [pc, #36]	; (800057c <MX_USART3_UART_Init+0x58>)
 8000556:	2200      	movs	r2, #0
 8000558:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800055a:	4b08      	ldr	r3, [pc, #32]	; (800057c <MX_USART3_UART_Init+0x58>)
 800055c:	2200      	movs	r2, #0
 800055e:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000560:	4b06      	ldr	r3, [pc, #24]	; (800057c <MX_USART3_UART_Init+0x58>)
 8000562:	2200      	movs	r2, #0
 8000564:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000566:	4805      	ldr	r0, [pc, #20]	; (800057c <MX_USART3_UART_Init+0x58>)
 8000568:	f002 fdc8 	bl	80030fc <HAL_UART_Init>
 800056c:	4603      	mov	r3, r0
 800056e:	2b00      	cmp	r3, #0
 8000570:	d001      	beq.n	8000576 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8000572:	f000 f883 	bl	800067c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000576:	bf00      	nop
 8000578:	bd80      	pop	{r7, pc}
 800057a:	bf00      	nop
 800057c:	20000128 	.word	0x20000128
 8000580:	40004800 	.word	0x40004800

08000584 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000584:	b580      	push	{r7, lr}
 8000586:	b08a      	sub	sp, #40	; 0x28
 8000588:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800058a:	f107 0314 	add.w	r3, r7, #20
 800058e:	2200      	movs	r2, #0
 8000590:	601a      	str	r2, [r3, #0]
 8000592:	605a      	str	r2, [r3, #4]
 8000594:	609a      	str	r2, [r3, #8]
 8000596:	60da      	str	r2, [r3, #12]
 8000598:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800059a:	4b35      	ldr	r3, [pc, #212]	; (8000670 <MX_GPIO_Init+0xec>)
 800059c:	695b      	ldr	r3, [r3, #20]
 800059e:	4a34      	ldr	r2, [pc, #208]	; (8000670 <MX_GPIO_Init+0xec>)
 80005a0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80005a4:	6153      	str	r3, [r2, #20]
 80005a6:	4b32      	ldr	r3, [pc, #200]	; (8000670 <MX_GPIO_Init+0xec>)
 80005a8:	695b      	ldr	r3, [r3, #20]
 80005aa:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80005ae:	613b      	str	r3, [r7, #16]
 80005b0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80005b2:	4b2f      	ldr	r3, [pc, #188]	; (8000670 <MX_GPIO_Init+0xec>)
 80005b4:	695b      	ldr	r3, [r3, #20]
 80005b6:	4a2e      	ldr	r2, [pc, #184]	; (8000670 <MX_GPIO_Init+0xec>)
 80005b8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80005bc:	6153      	str	r3, [r2, #20]
 80005be:	4b2c      	ldr	r3, [pc, #176]	; (8000670 <MX_GPIO_Init+0xec>)
 80005c0:	695b      	ldr	r3, [r3, #20]
 80005c2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80005c6:	60fb      	str	r3, [r7, #12]
 80005c8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80005ca:	4b29      	ldr	r3, [pc, #164]	; (8000670 <MX_GPIO_Init+0xec>)
 80005cc:	695b      	ldr	r3, [r3, #20]
 80005ce:	4a28      	ldr	r2, [pc, #160]	; (8000670 <MX_GPIO_Init+0xec>)
 80005d0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80005d4:	6153      	str	r3, [r2, #20]
 80005d6:	4b26      	ldr	r3, [pc, #152]	; (8000670 <MX_GPIO_Init+0xec>)
 80005d8:	695b      	ldr	r3, [r3, #20]
 80005da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80005de:	60bb      	str	r3, [r7, #8]
 80005e0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80005e2:	4b23      	ldr	r3, [pc, #140]	; (8000670 <MX_GPIO_Init+0xec>)
 80005e4:	695b      	ldr	r3, [r3, #20]
 80005e6:	4a22      	ldr	r2, [pc, #136]	; (8000670 <MX_GPIO_Init+0xec>)
 80005e8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80005ec:	6153      	str	r3, [r2, #20]
 80005ee:	4b20      	ldr	r3, [pc, #128]	; (8000670 <MX_GPIO_Init+0xec>)
 80005f0:	695b      	ldr	r3, [r3, #20]
 80005f2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80005f6:	607b      	str	r3, [r7, #4]
 80005f8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80005fa:	2200      	movs	r2, #0
 80005fc:	2120      	movs	r1, #32
 80005fe:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000602:	f000 fc7f 	bl	8000f04 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SD_CS_GPIO_Port, SD_CS_Pin, GPIO_PIN_RESET);
 8000606:	2200      	movs	r2, #0
 8000608:	2102      	movs	r1, #2
 800060a:	481a      	ldr	r0, [pc, #104]	; (8000674 <MX_GPIO_Init+0xf0>)
 800060c:	f000 fc7a 	bl	8000f04 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000610:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000614:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000616:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 800061a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800061c:	2300      	movs	r3, #0
 800061e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000620:	f107 0314 	add.w	r3, r7, #20
 8000624:	4619      	mov	r1, r3
 8000626:	4814      	ldr	r0, [pc, #80]	; (8000678 <MX_GPIO_Init+0xf4>)
 8000628:	f000 fae2 	bl	8000bf0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800062c:	2320      	movs	r3, #32
 800062e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000630:	2301      	movs	r3, #1
 8000632:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000634:	2300      	movs	r3, #0
 8000636:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000638:	2300      	movs	r3, #0
 800063a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800063c:	f107 0314 	add.w	r3, r7, #20
 8000640:	4619      	mov	r1, r3
 8000642:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000646:	f000 fad3 	bl	8000bf0 <HAL_GPIO_Init>

  /*Configure GPIO pin : SD_CS_Pin */
  GPIO_InitStruct.Pin = SD_CS_Pin;
 800064a:	2302      	movs	r3, #2
 800064c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800064e:	2301      	movs	r3, #1
 8000650:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000652:	2300      	movs	r3, #0
 8000654:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000656:	2300      	movs	r3, #0
 8000658:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SD_CS_GPIO_Port, &GPIO_InitStruct);
 800065a:	f107 0314 	add.w	r3, r7, #20
 800065e:	4619      	mov	r1, r3
 8000660:	4804      	ldr	r0, [pc, #16]	; (8000674 <MX_GPIO_Init+0xf0>)
 8000662:	f000 fac5 	bl	8000bf0 <HAL_GPIO_Init>

}
 8000666:	bf00      	nop
 8000668:	3728      	adds	r7, #40	; 0x28
 800066a:	46bd      	mov	sp, r7
 800066c:	bd80      	pop	{r7, pc}
 800066e:	bf00      	nop
 8000670:	40021000 	.word	0x40021000
 8000674:	48000400 	.word	0x48000400
 8000678:	48000800 	.word	0x48000800

0800067c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800067c:	b480      	push	{r7}
 800067e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000680:	b672      	cpsid	i
}
 8000682:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000684:	e7fe      	b.n	8000684 <Error_Handler+0x8>
	...

08000688 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000688:	b580      	push	{r7, lr}
 800068a:	b082      	sub	sp, #8
 800068c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800068e:	4b0f      	ldr	r3, [pc, #60]	; (80006cc <HAL_MspInit+0x44>)
 8000690:	699b      	ldr	r3, [r3, #24]
 8000692:	4a0e      	ldr	r2, [pc, #56]	; (80006cc <HAL_MspInit+0x44>)
 8000694:	f043 0301 	orr.w	r3, r3, #1
 8000698:	6193      	str	r3, [r2, #24]
 800069a:	4b0c      	ldr	r3, [pc, #48]	; (80006cc <HAL_MspInit+0x44>)
 800069c:	699b      	ldr	r3, [r3, #24]
 800069e:	f003 0301 	and.w	r3, r3, #1
 80006a2:	607b      	str	r3, [r7, #4]
 80006a4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80006a6:	4b09      	ldr	r3, [pc, #36]	; (80006cc <HAL_MspInit+0x44>)
 80006a8:	69db      	ldr	r3, [r3, #28]
 80006aa:	4a08      	ldr	r2, [pc, #32]	; (80006cc <HAL_MspInit+0x44>)
 80006ac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80006b0:	61d3      	str	r3, [r2, #28]
 80006b2:	4b06      	ldr	r3, [pc, #24]	; (80006cc <HAL_MspInit+0x44>)
 80006b4:	69db      	ldr	r3, [r3, #28]
 80006b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80006ba:	603b      	str	r3, [r7, #0]
 80006bc:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80006be:	2007      	movs	r0, #7
 80006c0:	f000 fa62 	bl	8000b88 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80006c4:	bf00      	nop
 80006c6:	3708      	adds	r7, #8
 80006c8:	46bd      	mov	sp, r7
 80006ca:	bd80      	pop	{r7, pc}
 80006cc:	40021000 	.word	0x40021000

080006d0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80006d0:	b580      	push	{r7, lr}
 80006d2:	b08a      	sub	sp, #40	; 0x28
 80006d4:	af00      	add	r7, sp, #0
 80006d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006d8:	f107 0314 	add.w	r3, r7, #20
 80006dc:	2200      	movs	r2, #0
 80006de:	601a      	str	r2, [r3, #0]
 80006e0:	605a      	str	r2, [r3, #4]
 80006e2:	609a      	str	r2, [r3, #8]
 80006e4:	60da      	str	r2, [r3, #12]
 80006e6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 80006e8:	687b      	ldr	r3, [r7, #4]
 80006ea:	681b      	ldr	r3, [r3, #0]
 80006ec:	4a17      	ldr	r2, [pc, #92]	; (800074c <HAL_SPI_MspInit+0x7c>)
 80006ee:	4293      	cmp	r3, r2
 80006f0:	d128      	bne.n	8000744 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80006f2:	4b17      	ldr	r3, [pc, #92]	; (8000750 <HAL_SPI_MspInit+0x80>)
 80006f4:	69db      	ldr	r3, [r3, #28]
 80006f6:	4a16      	ldr	r2, [pc, #88]	; (8000750 <HAL_SPI_MspInit+0x80>)
 80006f8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80006fc:	61d3      	str	r3, [r2, #28]
 80006fe:	4b14      	ldr	r3, [pc, #80]	; (8000750 <HAL_SPI_MspInit+0x80>)
 8000700:	69db      	ldr	r3, [r3, #28]
 8000702:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000706:	613b      	str	r3, [r7, #16]
 8000708:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800070a:	4b11      	ldr	r3, [pc, #68]	; (8000750 <HAL_SPI_MspInit+0x80>)
 800070c:	695b      	ldr	r3, [r3, #20]
 800070e:	4a10      	ldr	r2, [pc, #64]	; (8000750 <HAL_SPI_MspInit+0x80>)
 8000710:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000714:	6153      	str	r3, [r2, #20]
 8000716:	4b0e      	ldr	r3, [pc, #56]	; (8000750 <HAL_SPI_MspInit+0x80>)
 8000718:	695b      	ldr	r3, [r3, #20]
 800071a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800071e:	60fb      	str	r3, [r7, #12]
 8000720:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8000722:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8000726:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000728:	2302      	movs	r3, #2
 800072a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800072c:	2300      	movs	r3, #0
 800072e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000730:	2303      	movs	r3, #3
 8000732:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000734:	2305      	movs	r3, #5
 8000736:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000738:	f107 0314 	add.w	r3, r7, #20
 800073c:	4619      	mov	r1, r3
 800073e:	4805      	ldr	r0, [pc, #20]	; (8000754 <HAL_SPI_MspInit+0x84>)
 8000740:	f000 fa56 	bl	8000bf0 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8000744:	bf00      	nop
 8000746:	3728      	adds	r7, #40	; 0x28
 8000748:	46bd      	mov	sp, r7
 800074a:	bd80      	pop	{r7, pc}
 800074c:	40003800 	.word	0x40003800
 8000750:	40021000 	.word	0x40021000
 8000754:	48000400 	.word	0x48000400

08000758 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000758:	b580      	push	{r7, lr}
 800075a:	b08c      	sub	sp, #48	; 0x30
 800075c:	af00      	add	r7, sp, #0
 800075e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000760:	f107 031c 	add.w	r3, r7, #28
 8000764:	2200      	movs	r2, #0
 8000766:	601a      	str	r2, [r3, #0]
 8000768:	605a      	str	r2, [r3, #4]
 800076a:	609a      	str	r2, [r3, #8]
 800076c:	60da      	str	r2, [r3, #12]
 800076e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000770:	687b      	ldr	r3, [r7, #4]
 8000772:	681b      	ldr	r3, [r3, #0]
 8000774:	4a2f      	ldr	r2, [pc, #188]	; (8000834 <HAL_UART_MspInit+0xdc>)
 8000776:	4293      	cmp	r3, r2
 8000778:	d129      	bne.n	80007ce <HAL_UART_MspInit+0x76>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800077a:	4b2f      	ldr	r3, [pc, #188]	; (8000838 <HAL_UART_MspInit+0xe0>)
 800077c:	69db      	ldr	r3, [r3, #28]
 800077e:	4a2e      	ldr	r2, [pc, #184]	; (8000838 <HAL_UART_MspInit+0xe0>)
 8000780:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000784:	61d3      	str	r3, [r2, #28]
 8000786:	4b2c      	ldr	r3, [pc, #176]	; (8000838 <HAL_UART_MspInit+0xe0>)
 8000788:	69db      	ldr	r3, [r3, #28]
 800078a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800078e:	61bb      	str	r3, [r7, #24]
 8000790:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000792:	4b29      	ldr	r3, [pc, #164]	; (8000838 <HAL_UART_MspInit+0xe0>)
 8000794:	695b      	ldr	r3, [r3, #20]
 8000796:	4a28      	ldr	r2, [pc, #160]	; (8000838 <HAL_UART_MspInit+0xe0>)
 8000798:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800079c:	6153      	str	r3, [r2, #20]
 800079e:	4b26      	ldr	r3, [pc, #152]	; (8000838 <HAL_UART_MspInit+0xe0>)
 80007a0:	695b      	ldr	r3, [r3, #20]
 80007a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80007a6:	617b      	str	r3, [r7, #20]
 80007a8:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80007aa:	230c      	movs	r3, #12
 80007ac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007ae:	2302      	movs	r3, #2
 80007b0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007b2:	2300      	movs	r3, #0
 80007b4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007b6:	2300      	movs	r3, #0
 80007b8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80007ba:	2307      	movs	r3, #7
 80007bc:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007be:	f107 031c 	add.w	r3, r7, #28
 80007c2:	4619      	mov	r1, r3
 80007c4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80007c8:	f000 fa12 	bl	8000bf0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80007cc:	e02d      	b.n	800082a <HAL_UART_MspInit+0xd2>
  else if(huart->Instance==USART3)
 80007ce:	687b      	ldr	r3, [r7, #4]
 80007d0:	681b      	ldr	r3, [r3, #0]
 80007d2:	4a1a      	ldr	r2, [pc, #104]	; (800083c <HAL_UART_MspInit+0xe4>)
 80007d4:	4293      	cmp	r3, r2
 80007d6:	d128      	bne.n	800082a <HAL_UART_MspInit+0xd2>
    __HAL_RCC_USART3_CLK_ENABLE();
 80007d8:	4b17      	ldr	r3, [pc, #92]	; (8000838 <HAL_UART_MspInit+0xe0>)
 80007da:	69db      	ldr	r3, [r3, #28]
 80007dc:	4a16      	ldr	r2, [pc, #88]	; (8000838 <HAL_UART_MspInit+0xe0>)
 80007de:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80007e2:	61d3      	str	r3, [r2, #28]
 80007e4:	4b14      	ldr	r3, [pc, #80]	; (8000838 <HAL_UART_MspInit+0xe0>)
 80007e6:	69db      	ldr	r3, [r3, #28]
 80007e8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80007ec:	613b      	str	r3, [r7, #16]
 80007ee:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80007f0:	4b11      	ldr	r3, [pc, #68]	; (8000838 <HAL_UART_MspInit+0xe0>)
 80007f2:	695b      	ldr	r3, [r3, #20]
 80007f4:	4a10      	ldr	r2, [pc, #64]	; (8000838 <HAL_UART_MspInit+0xe0>)
 80007f6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80007fa:	6153      	str	r3, [r2, #20]
 80007fc:	4b0e      	ldr	r3, [pc, #56]	; (8000838 <HAL_UART_MspInit+0xe0>)
 80007fe:	695b      	ldr	r3, [r3, #20]
 8000800:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000804:	60fb      	str	r3, [r7, #12]
 8000806:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8000808:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800080c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800080e:	2302      	movs	r3, #2
 8000810:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000812:	2300      	movs	r3, #0
 8000814:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000816:	2303      	movs	r3, #3
 8000818:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800081a:	2307      	movs	r3, #7
 800081c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800081e:	f107 031c 	add.w	r3, r7, #28
 8000822:	4619      	mov	r1, r3
 8000824:	4806      	ldr	r0, [pc, #24]	; (8000840 <HAL_UART_MspInit+0xe8>)
 8000826:	f000 f9e3 	bl	8000bf0 <HAL_GPIO_Init>
}
 800082a:	bf00      	nop
 800082c:	3730      	adds	r7, #48	; 0x30
 800082e:	46bd      	mov	sp, r7
 8000830:	bd80      	pop	{r7, pc}
 8000832:	bf00      	nop
 8000834:	40004400 	.word	0x40004400
 8000838:	40021000 	.word	0x40021000
 800083c:	40004800 	.word	0x40004800
 8000840:	48000400 	.word	0x48000400

08000844 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000844:	b480      	push	{r7}
 8000846:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000848:	e7fe      	b.n	8000848 <NMI_Handler+0x4>

0800084a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800084a:	b480      	push	{r7}
 800084c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800084e:	e7fe      	b.n	800084e <HardFault_Handler+0x4>

08000850 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000850:	b480      	push	{r7}
 8000852:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000854:	e7fe      	b.n	8000854 <MemManage_Handler+0x4>

08000856 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000856:	b480      	push	{r7}
 8000858:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800085a:	e7fe      	b.n	800085a <BusFault_Handler+0x4>

0800085c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800085c:	b480      	push	{r7}
 800085e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000860:	e7fe      	b.n	8000860 <UsageFault_Handler+0x4>

08000862 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000862:	b480      	push	{r7}
 8000864:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000866:	bf00      	nop
 8000868:	46bd      	mov	sp, r7
 800086a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800086e:	4770      	bx	lr

08000870 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000870:	b480      	push	{r7}
 8000872:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000874:	bf00      	nop
 8000876:	46bd      	mov	sp, r7
 8000878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800087c:	4770      	bx	lr

0800087e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800087e:	b480      	push	{r7}
 8000880:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000882:	bf00      	nop
 8000884:	46bd      	mov	sp, r7
 8000886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800088a:	4770      	bx	lr

0800088c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800088c:	b580      	push	{r7, lr}
 800088e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000890:	f000 f884 	bl	800099c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000894:	bf00      	nop
 8000896:	bd80      	pop	{r7, pc}

08000898 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000898:	b480      	push	{r7}
 800089a:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800089c:	4b06      	ldr	r3, [pc, #24]	; (80008b8 <SystemInit+0x20>)
 800089e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80008a2:	4a05      	ldr	r2, [pc, #20]	; (80008b8 <SystemInit+0x20>)
 80008a4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80008a8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80008ac:	bf00      	nop
 80008ae:	46bd      	mov	sp, r7
 80008b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008b4:	4770      	bx	lr
 80008b6:	bf00      	nop
 80008b8:	e000ed00 	.word	0xe000ed00

080008bc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80008bc:	f8df d034 	ldr.w	sp, [pc, #52]	; 80008f4 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80008c0:	480d      	ldr	r0, [pc, #52]	; (80008f8 <LoopForever+0x6>)
  ldr r1, =_edata
 80008c2:	490e      	ldr	r1, [pc, #56]	; (80008fc <LoopForever+0xa>)
  ldr r2, =_sidata
 80008c4:	4a0e      	ldr	r2, [pc, #56]	; (8000900 <LoopForever+0xe>)
  movs r3, #0
 80008c6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80008c8:	e002      	b.n	80008d0 <LoopCopyDataInit>

080008ca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80008ca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80008cc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80008ce:	3304      	adds	r3, #4

080008d0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80008d0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80008d2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80008d4:	d3f9      	bcc.n	80008ca <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80008d6:	4a0b      	ldr	r2, [pc, #44]	; (8000904 <LoopForever+0x12>)
  ldr r4, =_ebss
 80008d8:	4c0b      	ldr	r4, [pc, #44]	; (8000908 <LoopForever+0x16>)
  movs r3, #0
 80008da:	2300      	movs	r3, #0
  b LoopFillZerobss
 80008dc:	e001      	b.n	80008e2 <LoopFillZerobss>

080008de <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80008de:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80008e0:	3204      	adds	r2, #4

080008e2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80008e2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80008e4:	d3fb      	bcc.n	80008de <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80008e6:	f7ff ffd7 	bl	8000898 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80008ea:	f006 f9fd 	bl	8006ce8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80008ee:	f7ff fc71 	bl	80001d4 <main>

080008f2 <LoopForever>:

LoopForever:
    b LoopForever
 80008f2:	e7fe      	b.n	80008f2 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80008f4:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 80008f8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80008fc:	20000024 	.word	0x20000024
  ldr r2, =_sidata
 8000900:	08006e6c 	.word	0x08006e6c
  ldr r2, =_sbss
 8000904:	20000024 	.word	0x20000024
  ldr r4, =_ebss
 8000908:	200001f4 	.word	0x200001f4

0800090c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800090c:	e7fe      	b.n	800090c <ADC1_2_IRQHandler>
	...

08000910 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000910:	b580      	push	{r7, lr}
 8000912:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000914:	4b08      	ldr	r3, [pc, #32]	; (8000938 <HAL_Init+0x28>)
 8000916:	681b      	ldr	r3, [r3, #0]
 8000918:	4a07      	ldr	r2, [pc, #28]	; (8000938 <HAL_Init+0x28>)
 800091a:	f043 0310 	orr.w	r3, r3, #16
 800091e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000920:	2003      	movs	r0, #3
 8000922:	f000 f931 	bl	8000b88 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000926:	2000      	movs	r0, #0
 8000928:	f000 f808 	bl	800093c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800092c:	f7ff feac 	bl	8000688 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000930:	2300      	movs	r3, #0
}
 8000932:	4618      	mov	r0, r3
 8000934:	bd80      	pop	{r7, pc}
 8000936:	bf00      	nop
 8000938:	40022000 	.word	0x40022000

0800093c <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800093c:	b580      	push	{r7, lr}
 800093e:	b082      	sub	sp, #8
 8000940:	af00      	add	r7, sp, #0
 8000942:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000944:	4b12      	ldr	r3, [pc, #72]	; (8000990 <HAL_InitTick+0x54>)
 8000946:	681a      	ldr	r2, [r3, #0]
 8000948:	4b12      	ldr	r3, [pc, #72]	; (8000994 <HAL_InitTick+0x58>)
 800094a:	781b      	ldrb	r3, [r3, #0]
 800094c:	4619      	mov	r1, r3
 800094e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000952:	fbb3 f3f1 	udiv	r3, r3, r1
 8000956:	fbb2 f3f3 	udiv	r3, r2, r3
 800095a:	4618      	mov	r0, r3
 800095c:	f000 f93b 	bl	8000bd6 <HAL_SYSTICK_Config>
 8000960:	4603      	mov	r3, r0
 8000962:	2b00      	cmp	r3, #0
 8000964:	d001      	beq.n	800096a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000966:	2301      	movs	r3, #1
 8000968:	e00e      	b.n	8000988 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800096a:	687b      	ldr	r3, [r7, #4]
 800096c:	2b0f      	cmp	r3, #15
 800096e:	d80a      	bhi.n	8000986 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000970:	2200      	movs	r2, #0
 8000972:	6879      	ldr	r1, [r7, #4]
 8000974:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000978:	f000 f911 	bl	8000b9e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800097c:	4a06      	ldr	r2, [pc, #24]	; (8000998 <HAL_InitTick+0x5c>)
 800097e:	687b      	ldr	r3, [r7, #4]
 8000980:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8000982:	2300      	movs	r3, #0
 8000984:	e000      	b.n	8000988 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000986:	2301      	movs	r3, #1
}
 8000988:	4618      	mov	r0, r3
 800098a:	3708      	adds	r7, #8
 800098c:	46bd      	mov	sp, r7
 800098e:	bd80      	pop	{r7, pc}
 8000990:	20000000 	.word	0x20000000
 8000994:	20000008 	.word	0x20000008
 8000998:	20000004 	.word	0x20000004

0800099c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800099c:	b480      	push	{r7}
 800099e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80009a0:	4b06      	ldr	r3, [pc, #24]	; (80009bc <HAL_IncTick+0x20>)
 80009a2:	781b      	ldrb	r3, [r3, #0]
 80009a4:	461a      	mov	r2, r3
 80009a6:	4b06      	ldr	r3, [pc, #24]	; (80009c0 <HAL_IncTick+0x24>)
 80009a8:	681b      	ldr	r3, [r3, #0]
 80009aa:	4413      	add	r3, r2
 80009ac:	4a04      	ldr	r2, [pc, #16]	; (80009c0 <HAL_IncTick+0x24>)
 80009ae:	6013      	str	r3, [r2, #0]
}
 80009b0:	bf00      	nop
 80009b2:	46bd      	mov	sp, r7
 80009b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009b8:	4770      	bx	lr
 80009ba:	bf00      	nop
 80009bc:	20000008 	.word	0x20000008
 80009c0:	200001b0 	.word	0x200001b0

080009c4 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80009c4:	b480      	push	{r7}
 80009c6:	af00      	add	r7, sp, #0
  return uwTick;  
 80009c8:	4b03      	ldr	r3, [pc, #12]	; (80009d8 <HAL_GetTick+0x14>)
 80009ca:	681b      	ldr	r3, [r3, #0]
}
 80009cc:	4618      	mov	r0, r3
 80009ce:	46bd      	mov	sp, r7
 80009d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009d4:	4770      	bx	lr
 80009d6:	bf00      	nop
 80009d8:	200001b0 	.word	0x200001b0

080009dc <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80009dc:	b580      	push	{r7, lr}
 80009de:	b084      	sub	sp, #16
 80009e0:	af00      	add	r7, sp, #0
 80009e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80009e4:	f7ff ffee 	bl	80009c4 <HAL_GetTick>
 80009e8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80009ea:	687b      	ldr	r3, [r7, #4]
 80009ec:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80009ee:	68fb      	ldr	r3, [r7, #12]
 80009f0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80009f4:	d005      	beq.n	8000a02 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80009f6:	4b0a      	ldr	r3, [pc, #40]	; (8000a20 <HAL_Delay+0x44>)
 80009f8:	781b      	ldrb	r3, [r3, #0]
 80009fa:	461a      	mov	r2, r3
 80009fc:	68fb      	ldr	r3, [r7, #12]
 80009fe:	4413      	add	r3, r2
 8000a00:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8000a02:	bf00      	nop
 8000a04:	f7ff ffde 	bl	80009c4 <HAL_GetTick>
 8000a08:	4602      	mov	r2, r0
 8000a0a:	68bb      	ldr	r3, [r7, #8]
 8000a0c:	1ad3      	subs	r3, r2, r3
 8000a0e:	68fa      	ldr	r2, [r7, #12]
 8000a10:	429a      	cmp	r2, r3
 8000a12:	d8f7      	bhi.n	8000a04 <HAL_Delay+0x28>
  {
  }
}
 8000a14:	bf00      	nop
 8000a16:	bf00      	nop
 8000a18:	3710      	adds	r7, #16
 8000a1a:	46bd      	mov	sp, r7
 8000a1c:	bd80      	pop	{r7, pc}
 8000a1e:	bf00      	nop
 8000a20:	20000008 	.word	0x20000008

08000a24 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000a24:	b480      	push	{r7}
 8000a26:	b085      	sub	sp, #20
 8000a28:	af00      	add	r7, sp, #0
 8000a2a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000a2c:	687b      	ldr	r3, [r7, #4]
 8000a2e:	f003 0307 	and.w	r3, r3, #7
 8000a32:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000a34:	4b0c      	ldr	r3, [pc, #48]	; (8000a68 <__NVIC_SetPriorityGrouping+0x44>)
 8000a36:	68db      	ldr	r3, [r3, #12]
 8000a38:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000a3a:	68ba      	ldr	r2, [r7, #8]
 8000a3c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000a40:	4013      	ands	r3, r2
 8000a42:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000a44:	68fb      	ldr	r3, [r7, #12]
 8000a46:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000a48:	68bb      	ldr	r3, [r7, #8]
 8000a4a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000a4c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000a50:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000a54:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000a56:	4a04      	ldr	r2, [pc, #16]	; (8000a68 <__NVIC_SetPriorityGrouping+0x44>)
 8000a58:	68bb      	ldr	r3, [r7, #8]
 8000a5a:	60d3      	str	r3, [r2, #12]
}
 8000a5c:	bf00      	nop
 8000a5e:	3714      	adds	r7, #20
 8000a60:	46bd      	mov	sp, r7
 8000a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a66:	4770      	bx	lr
 8000a68:	e000ed00 	.word	0xe000ed00

08000a6c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000a6c:	b480      	push	{r7}
 8000a6e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000a70:	4b04      	ldr	r3, [pc, #16]	; (8000a84 <__NVIC_GetPriorityGrouping+0x18>)
 8000a72:	68db      	ldr	r3, [r3, #12]
 8000a74:	0a1b      	lsrs	r3, r3, #8
 8000a76:	f003 0307 	and.w	r3, r3, #7
}
 8000a7a:	4618      	mov	r0, r3
 8000a7c:	46bd      	mov	sp, r7
 8000a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a82:	4770      	bx	lr
 8000a84:	e000ed00 	.word	0xe000ed00

08000a88 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000a88:	b480      	push	{r7}
 8000a8a:	b083      	sub	sp, #12
 8000a8c:	af00      	add	r7, sp, #0
 8000a8e:	4603      	mov	r3, r0
 8000a90:	6039      	str	r1, [r7, #0]
 8000a92:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000a94:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a98:	2b00      	cmp	r3, #0
 8000a9a:	db0a      	blt.n	8000ab2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a9c:	683b      	ldr	r3, [r7, #0]
 8000a9e:	b2da      	uxtb	r2, r3
 8000aa0:	490c      	ldr	r1, [pc, #48]	; (8000ad4 <__NVIC_SetPriority+0x4c>)
 8000aa2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000aa6:	0112      	lsls	r2, r2, #4
 8000aa8:	b2d2      	uxtb	r2, r2
 8000aaa:	440b      	add	r3, r1
 8000aac:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000ab0:	e00a      	b.n	8000ac8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ab2:	683b      	ldr	r3, [r7, #0]
 8000ab4:	b2da      	uxtb	r2, r3
 8000ab6:	4908      	ldr	r1, [pc, #32]	; (8000ad8 <__NVIC_SetPriority+0x50>)
 8000ab8:	79fb      	ldrb	r3, [r7, #7]
 8000aba:	f003 030f 	and.w	r3, r3, #15
 8000abe:	3b04      	subs	r3, #4
 8000ac0:	0112      	lsls	r2, r2, #4
 8000ac2:	b2d2      	uxtb	r2, r2
 8000ac4:	440b      	add	r3, r1
 8000ac6:	761a      	strb	r2, [r3, #24]
}
 8000ac8:	bf00      	nop
 8000aca:	370c      	adds	r7, #12
 8000acc:	46bd      	mov	sp, r7
 8000ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ad2:	4770      	bx	lr
 8000ad4:	e000e100 	.word	0xe000e100
 8000ad8:	e000ed00 	.word	0xe000ed00

08000adc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000adc:	b480      	push	{r7}
 8000ade:	b089      	sub	sp, #36	; 0x24
 8000ae0:	af00      	add	r7, sp, #0
 8000ae2:	60f8      	str	r0, [r7, #12]
 8000ae4:	60b9      	str	r1, [r7, #8]
 8000ae6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000ae8:	68fb      	ldr	r3, [r7, #12]
 8000aea:	f003 0307 	and.w	r3, r3, #7
 8000aee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000af0:	69fb      	ldr	r3, [r7, #28]
 8000af2:	f1c3 0307 	rsb	r3, r3, #7
 8000af6:	2b04      	cmp	r3, #4
 8000af8:	bf28      	it	cs
 8000afa:	2304      	movcs	r3, #4
 8000afc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000afe:	69fb      	ldr	r3, [r7, #28]
 8000b00:	3304      	adds	r3, #4
 8000b02:	2b06      	cmp	r3, #6
 8000b04:	d902      	bls.n	8000b0c <NVIC_EncodePriority+0x30>
 8000b06:	69fb      	ldr	r3, [r7, #28]
 8000b08:	3b03      	subs	r3, #3
 8000b0a:	e000      	b.n	8000b0e <NVIC_EncodePriority+0x32>
 8000b0c:	2300      	movs	r3, #0
 8000b0e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b10:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000b14:	69bb      	ldr	r3, [r7, #24]
 8000b16:	fa02 f303 	lsl.w	r3, r2, r3
 8000b1a:	43da      	mvns	r2, r3
 8000b1c:	68bb      	ldr	r3, [r7, #8]
 8000b1e:	401a      	ands	r2, r3
 8000b20:	697b      	ldr	r3, [r7, #20]
 8000b22:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000b24:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000b28:	697b      	ldr	r3, [r7, #20]
 8000b2a:	fa01 f303 	lsl.w	r3, r1, r3
 8000b2e:	43d9      	mvns	r1, r3
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b34:	4313      	orrs	r3, r2
         );
}
 8000b36:	4618      	mov	r0, r3
 8000b38:	3724      	adds	r7, #36	; 0x24
 8000b3a:	46bd      	mov	sp, r7
 8000b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b40:	4770      	bx	lr
	...

08000b44 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000b44:	b580      	push	{r7, lr}
 8000b46:	b082      	sub	sp, #8
 8000b48:	af00      	add	r7, sp, #0
 8000b4a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	3b01      	subs	r3, #1
 8000b50:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000b54:	d301      	bcc.n	8000b5a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000b56:	2301      	movs	r3, #1
 8000b58:	e00f      	b.n	8000b7a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000b5a:	4a0a      	ldr	r2, [pc, #40]	; (8000b84 <SysTick_Config+0x40>)
 8000b5c:	687b      	ldr	r3, [r7, #4]
 8000b5e:	3b01      	subs	r3, #1
 8000b60:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000b62:	210f      	movs	r1, #15
 8000b64:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000b68:	f7ff ff8e 	bl	8000a88 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000b6c:	4b05      	ldr	r3, [pc, #20]	; (8000b84 <SysTick_Config+0x40>)
 8000b6e:	2200      	movs	r2, #0
 8000b70:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000b72:	4b04      	ldr	r3, [pc, #16]	; (8000b84 <SysTick_Config+0x40>)
 8000b74:	2207      	movs	r2, #7
 8000b76:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000b78:	2300      	movs	r3, #0
}
 8000b7a:	4618      	mov	r0, r3
 8000b7c:	3708      	adds	r7, #8
 8000b7e:	46bd      	mov	sp, r7
 8000b80:	bd80      	pop	{r7, pc}
 8000b82:	bf00      	nop
 8000b84:	e000e010 	.word	0xe000e010

08000b88 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b88:	b580      	push	{r7, lr}
 8000b8a:	b082      	sub	sp, #8
 8000b8c:	af00      	add	r7, sp, #0
 8000b8e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000b90:	6878      	ldr	r0, [r7, #4]
 8000b92:	f7ff ff47 	bl	8000a24 <__NVIC_SetPriorityGrouping>
}
 8000b96:	bf00      	nop
 8000b98:	3708      	adds	r7, #8
 8000b9a:	46bd      	mov	sp, r7
 8000b9c:	bd80      	pop	{r7, pc}

08000b9e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000b9e:	b580      	push	{r7, lr}
 8000ba0:	b086      	sub	sp, #24
 8000ba2:	af00      	add	r7, sp, #0
 8000ba4:	4603      	mov	r3, r0
 8000ba6:	60b9      	str	r1, [r7, #8]
 8000ba8:	607a      	str	r2, [r7, #4]
 8000baa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000bac:	2300      	movs	r3, #0
 8000bae:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000bb0:	f7ff ff5c 	bl	8000a6c <__NVIC_GetPriorityGrouping>
 8000bb4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000bb6:	687a      	ldr	r2, [r7, #4]
 8000bb8:	68b9      	ldr	r1, [r7, #8]
 8000bba:	6978      	ldr	r0, [r7, #20]
 8000bbc:	f7ff ff8e 	bl	8000adc <NVIC_EncodePriority>
 8000bc0:	4602      	mov	r2, r0
 8000bc2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000bc6:	4611      	mov	r1, r2
 8000bc8:	4618      	mov	r0, r3
 8000bca:	f7ff ff5d 	bl	8000a88 <__NVIC_SetPriority>
}
 8000bce:	bf00      	nop
 8000bd0:	3718      	adds	r7, #24
 8000bd2:	46bd      	mov	sp, r7
 8000bd4:	bd80      	pop	{r7, pc}

08000bd6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000bd6:	b580      	push	{r7, lr}
 8000bd8:	b082      	sub	sp, #8
 8000bda:	af00      	add	r7, sp, #0
 8000bdc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000bde:	6878      	ldr	r0, [r7, #4]
 8000be0:	f7ff ffb0 	bl	8000b44 <SysTick_Config>
 8000be4:	4603      	mov	r3, r0
}
 8000be6:	4618      	mov	r0, r3
 8000be8:	3708      	adds	r7, #8
 8000bea:	46bd      	mov	sp, r7
 8000bec:	bd80      	pop	{r7, pc}
	...

08000bf0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000bf0:	b480      	push	{r7}
 8000bf2:	b087      	sub	sp, #28
 8000bf4:	af00      	add	r7, sp, #0
 8000bf6:	6078      	str	r0, [r7, #4]
 8000bf8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000bfa:	2300      	movs	r3, #0
 8000bfc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000bfe:	e160      	b.n	8000ec2 <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000c00:	683b      	ldr	r3, [r7, #0]
 8000c02:	681a      	ldr	r2, [r3, #0]
 8000c04:	2101      	movs	r1, #1
 8000c06:	697b      	ldr	r3, [r7, #20]
 8000c08:	fa01 f303 	lsl.w	r3, r1, r3
 8000c0c:	4013      	ands	r3, r2
 8000c0e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000c10:	68fb      	ldr	r3, [r7, #12]
 8000c12:	2b00      	cmp	r3, #0
 8000c14:	f000 8152 	beq.w	8000ebc <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000c18:	683b      	ldr	r3, [r7, #0]
 8000c1a:	685b      	ldr	r3, [r3, #4]
 8000c1c:	f003 0303 	and.w	r3, r3, #3
 8000c20:	2b01      	cmp	r3, #1
 8000c22:	d005      	beq.n	8000c30 <HAL_GPIO_Init+0x40>
 8000c24:	683b      	ldr	r3, [r7, #0]
 8000c26:	685b      	ldr	r3, [r3, #4]
 8000c28:	f003 0303 	and.w	r3, r3, #3
 8000c2c:	2b02      	cmp	r3, #2
 8000c2e:	d130      	bne.n	8000c92 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000c30:	687b      	ldr	r3, [r7, #4]
 8000c32:	689b      	ldr	r3, [r3, #8]
 8000c34:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000c36:	697b      	ldr	r3, [r7, #20]
 8000c38:	005b      	lsls	r3, r3, #1
 8000c3a:	2203      	movs	r2, #3
 8000c3c:	fa02 f303 	lsl.w	r3, r2, r3
 8000c40:	43db      	mvns	r3, r3
 8000c42:	693a      	ldr	r2, [r7, #16]
 8000c44:	4013      	ands	r3, r2
 8000c46:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000c48:	683b      	ldr	r3, [r7, #0]
 8000c4a:	68da      	ldr	r2, [r3, #12]
 8000c4c:	697b      	ldr	r3, [r7, #20]
 8000c4e:	005b      	lsls	r3, r3, #1
 8000c50:	fa02 f303 	lsl.w	r3, r2, r3
 8000c54:	693a      	ldr	r2, [r7, #16]
 8000c56:	4313      	orrs	r3, r2
 8000c58:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000c5a:	687b      	ldr	r3, [r7, #4]
 8000c5c:	693a      	ldr	r2, [r7, #16]
 8000c5e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	685b      	ldr	r3, [r3, #4]
 8000c64:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000c66:	2201      	movs	r2, #1
 8000c68:	697b      	ldr	r3, [r7, #20]
 8000c6a:	fa02 f303 	lsl.w	r3, r2, r3
 8000c6e:	43db      	mvns	r3, r3
 8000c70:	693a      	ldr	r2, [r7, #16]
 8000c72:	4013      	ands	r3, r2
 8000c74:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000c76:	683b      	ldr	r3, [r7, #0]
 8000c78:	685b      	ldr	r3, [r3, #4]
 8000c7a:	091b      	lsrs	r3, r3, #4
 8000c7c:	f003 0201 	and.w	r2, r3, #1
 8000c80:	697b      	ldr	r3, [r7, #20]
 8000c82:	fa02 f303 	lsl.w	r3, r2, r3
 8000c86:	693a      	ldr	r2, [r7, #16]
 8000c88:	4313      	orrs	r3, r2
 8000c8a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	693a      	ldr	r2, [r7, #16]
 8000c90:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000c92:	683b      	ldr	r3, [r7, #0]
 8000c94:	685b      	ldr	r3, [r3, #4]
 8000c96:	f003 0303 	and.w	r3, r3, #3
 8000c9a:	2b03      	cmp	r3, #3
 8000c9c:	d017      	beq.n	8000cce <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000c9e:	687b      	ldr	r3, [r7, #4]
 8000ca0:	68db      	ldr	r3, [r3, #12]
 8000ca2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000ca4:	697b      	ldr	r3, [r7, #20]
 8000ca6:	005b      	lsls	r3, r3, #1
 8000ca8:	2203      	movs	r2, #3
 8000caa:	fa02 f303 	lsl.w	r3, r2, r3
 8000cae:	43db      	mvns	r3, r3
 8000cb0:	693a      	ldr	r2, [r7, #16]
 8000cb2:	4013      	ands	r3, r2
 8000cb4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000cb6:	683b      	ldr	r3, [r7, #0]
 8000cb8:	689a      	ldr	r2, [r3, #8]
 8000cba:	697b      	ldr	r3, [r7, #20]
 8000cbc:	005b      	lsls	r3, r3, #1
 8000cbe:	fa02 f303 	lsl.w	r3, r2, r3
 8000cc2:	693a      	ldr	r2, [r7, #16]
 8000cc4:	4313      	orrs	r3, r2
 8000cc6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	693a      	ldr	r2, [r7, #16]
 8000ccc:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000cce:	683b      	ldr	r3, [r7, #0]
 8000cd0:	685b      	ldr	r3, [r3, #4]
 8000cd2:	f003 0303 	and.w	r3, r3, #3
 8000cd6:	2b02      	cmp	r3, #2
 8000cd8:	d123      	bne.n	8000d22 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000cda:	697b      	ldr	r3, [r7, #20]
 8000cdc:	08da      	lsrs	r2, r3, #3
 8000cde:	687b      	ldr	r3, [r7, #4]
 8000ce0:	3208      	adds	r2, #8
 8000ce2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000ce6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000ce8:	697b      	ldr	r3, [r7, #20]
 8000cea:	f003 0307 	and.w	r3, r3, #7
 8000cee:	009b      	lsls	r3, r3, #2
 8000cf0:	220f      	movs	r2, #15
 8000cf2:	fa02 f303 	lsl.w	r3, r2, r3
 8000cf6:	43db      	mvns	r3, r3
 8000cf8:	693a      	ldr	r2, [r7, #16]
 8000cfa:	4013      	ands	r3, r2
 8000cfc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000cfe:	683b      	ldr	r3, [r7, #0]
 8000d00:	691a      	ldr	r2, [r3, #16]
 8000d02:	697b      	ldr	r3, [r7, #20]
 8000d04:	f003 0307 	and.w	r3, r3, #7
 8000d08:	009b      	lsls	r3, r3, #2
 8000d0a:	fa02 f303 	lsl.w	r3, r2, r3
 8000d0e:	693a      	ldr	r2, [r7, #16]
 8000d10:	4313      	orrs	r3, r2
 8000d12:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000d14:	697b      	ldr	r3, [r7, #20]
 8000d16:	08da      	lsrs	r2, r3, #3
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	3208      	adds	r2, #8
 8000d1c:	6939      	ldr	r1, [r7, #16]
 8000d1e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000d22:	687b      	ldr	r3, [r7, #4]
 8000d24:	681b      	ldr	r3, [r3, #0]
 8000d26:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000d28:	697b      	ldr	r3, [r7, #20]
 8000d2a:	005b      	lsls	r3, r3, #1
 8000d2c:	2203      	movs	r2, #3
 8000d2e:	fa02 f303 	lsl.w	r3, r2, r3
 8000d32:	43db      	mvns	r3, r3
 8000d34:	693a      	ldr	r2, [r7, #16]
 8000d36:	4013      	ands	r3, r2
 8000d38:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000d3a:	683b      	ldr	r3, [r7, #0]
 8000d3c:	685b      	ldr	r3, [r3, #4]
 8000d3e:	f003 0203 	and.w	r2, r3, #3
 8000d42:	697b      	ldr	r3, [r7, #20]
 8000d44:	005b      	lsls	r3, r3, #1
 8000d46:	fa02 f303 	lsl.w	r3, r2, r3
 8000d4a:	693a      	ldr	r2, [r7, #16]
 8000d4c:	4313      	orrs	r3, r2
 8000d4e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	693a      	ldr	r2, [r7, #16]
 8000d54:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000d56:	683b      	ldr	r3, [r7, #0]
 8000d58:	685b      	ldr	r3, [r3, #4]
 8000d5a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000d5e:	2b00      	cmp	r3, #0
 8000d60:	f000 80ac 	beq.w	8000ebc <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d64:	4b5e      	ldr	r3, [pc, #376]	; (8000ee0 <HAL_GPIO_Init+0x2f0>)
 8000d66:	699b      	ldr	r3, [r3, #24]
 8000d68:	4a5d      	ldr	r2, [pc, #372]	; (8000ee0 <HAL_GPIO_Init+0x2f0>)
 8000d6a:	f043 0301 	orr.w	r3, r3, #1
 8000d6e:	6193      	str	r3, [r2, #24]
 8000d70:	4b5b      	ldr	r3, [pc, #364]	; (8000ee0 <HAL_GPIO_Init+0x2f0>)
 8000d72:	699b      	ldr	r3, [r3, #24]
 8000d74:	f003 0301 	and.w	r3, r3, #1
 8000d78:	60bb      	str	r3, [r7, #8]
 8000d7a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000d7c:	4a59      	ldr	r2, [pc, #356]	; (8000ee4 <HAL_GPIO_Init+0x2f4>)
 8000d7e:	697b      	ldr	r3, [r7, #20]
 8000d80:	089b      	lsrs	r3, r3, #2
 8000d82:	3302      	adds	r3, #2
 8000d84:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d88:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000d8a:	697b      	ldr	r3, [r7, #20]
 8000d8c:	f003 0303 	and.w	r3, r3, #3
 8000d90:	009b      	lsls	r3, r3, #2
 8000d92:	220f      	movs	r2, #15
 8000d94:	fa02 f303 	lsl.w	r3, r2, r3
 8000d98:	43db      	mvns	r3, r3
 8000d9a:	693a      	ldr	r2, [r7, #16]
 8000d9c:	4013      	ands	r3, r2
 8000d9e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000da6:	d025      	beq.n	8000df4 <HAL_GPIO_Init+0x204>
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	4a4f      	ldr	r2, [pc, #316]	; (8000ee8 <HAL_GPIO_Init+0x2f8>)
 8000dac:	4293      	cmp	r3, r2
 8000dae:	d01f      	beq.n	8000df0 <HAL_GPIO_Init+0x200>
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	4a4e      	ldr	r2, [pc, #312]	; (8000eec <HAL_GPIO_Init+0x2fc>)
 8000db4:	4293      	cmp	r3, r2
 8000db6:	d019      	beq.n	8000dec <HAL_GPIO_Init+0x1fc>
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	4a4d      	ldr	r2, [pc, #308]	; (8000ef0 <HAL_GPIO_Init+0x300>)
 8000dbc:	4293      	cmp	r3, r2
 8000dbe:	d013      	beq.n	8000de8 <HAL_GPIO_Init+0x1f8>
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	4a4c      	ldr	r2, [pc, #304]	; (8000ef4 <HAL_GPIO_Init+0x304>)
 8000dc4:	4293      	cmp	r3, r2
 8000dc6:	d00d      	beq.n	8000de4 <HAL_GPIO_Init+0x1f4>
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	4a4b      	ldr	r2, [pc, #300]	; (8000ef8 <HAL_GPIO_Init+0x308>)
 8000dcc:	4293      	cmp	r3, r2
 8000dce:	d007      	beq.n	8000de0 <HAL_GPIO_Init+0x1f0>
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	4a4a      	ldr	r2, [pc, #296]	; (8000efc <HAL_GPIO_Init+0x30c>)
 8000dd4:	4293      	cmp	r3, r2
 8000dd6:	d101      	bne.n	8000ddc <HAL_GPIO_Init+0x1ec>
 8000dd8:	2306      	movs	r3, #6
 8000dda:	e00c      	b.n	8000df6 <HAL_GPIO_Init+0x206>
 8000ddc:	2307      	movs	r3, #7
 8000dde:	e00a      	b.n	8000df6 <HAL_GPIO_Init+0x206>
 8000de0:	2305      	movs	r3, #5
 8000de2:	e008      	b.n	8000df6 <HAL_GPIO_Init+0x206>
 8000de4:	2304      	movs	r3, #4
 8000de6:	e006      	b.n	8000df6 <HAL_GPIO_Init+0x206>
 8000de8:	2303      	movs	r3, #3
 8000dea:	e004      	b.n	8000df6 <HAL_GPIO_Init+0x206>
 8000dec:	2302      	movs	r3, #2
 8000dee:	e002      	b.n	8000df6 <HAL_GPIO_Init+0x206>
 8000df0:	2301      	movs	r3, #1
 8000df2:	e000      	b.n	8000df6 <HAL_GPIO_Init+0x206>
 8000df4:	2300      	movs	r3, #0
 8000df6:	697a      	ldr	r2, [r7, #20]
 8000df8:	f002 0203 	and.w	r2, r2, #3
 8000dfc:	0092      	lsls	r2, r2, #2
 8000dfe:	4093      	lsls	r3, r2
 8000e00:	693a      	ldr	r2, [r7, #16]
 8000e02:	4313      	orrs	r3, r2
 8000e04:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000e06:	4937      	ldr	r1, [pc, #220]	; (8000ee4 <HAL_GPIO_Init+0x2f4>)
 8000e08:	697b      	ldr	r3, [r7, #20]
 8000e0a:	089b      	lsrs	r3, r3, #2
 8000e0c:	3302      	adds	r3, #2
 8000e0e:	693a      	ldr	r2, [r7, #16]
 8000e10:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000e14:	4b3a      	ldr	r3, [pc, #232]	; (8000f00 <HAL_GPIO_Init+0x310>)
 8000e16:	681b      	ldr	r3, [r3, #0]
 8000e18:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000e1a:	68fb      	ldr	r3, [r7, #12]
 8000e1c:	43db      	mvns	r3, r3
 8000e1e:	693a      	ldr	r2, [r7, #16]
 8000e20:	4013      	ands	r3, r2
 8000e22:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000e24:	683b      	ldr	r3, [r7, #0]
 8000e26:	685b      	ldr	r3, [r3, #4]
 8000e28:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000e2c:	2b00      	cmp	r3, #0
 8000e2e:	d003      	beq.n	8000e38 <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 8000e30:	693a      	ldr	r2, [r7, #16]
 8000e32:	68fb      	ldr	r3, [r7, #12]
 8000e34:	4313      	orrs	r3, r2
 8000e36:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000e38:	4a31      	ldr	r2, [pc, #196]	; (8000f00 <HAL_GPIO_Init+0x310>)
 8000e3a:	693b      	ldr	r3, [r7, #16]
 8000e3c:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8000e3e:	4b30      	ldr	r3, [pc, #192]	; (8000f00 <HAL_GPIO_Init+0x310>)
 8000e40:	685b      	ldr	r3, [r3, #4]
 8000e42:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000e44:	68fb      	ldr	r3, [r7, #12]
 8000e46:	43db      	mvns	r3, r3
 8000e48:	693a      	ldr	r2, [r7, #16]
 8000e4a:	4013      	ands	r3, r2
 8000e4c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000e4e:	683b      	ldr	r3, [r7, #0]
 8000e50:	685b      	ldr	r3, [r3, #4]
 8000e52:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e56:	2b00      	cmp	r3, #0
 8000e58:	d003      	beq.n	8000e62 <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 8000e5a:	693a      	ldr	r2, [r7, #16]
 8000e5c:	68fb      	ldr	r3, [r7, #12]
 8000e5e:	4313      	orrs	r3, r2
 8000e60:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000e62:	4a27      	ldr	r2, [pc, #156]	; (8000f00 <HAL_GPIO_Init+0x310>)
 8000e64:	693b      	ldr	r3, [r7, #16]
 8000e66:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000e68:	4b25      	ldr	r3, [pc, #148]	; (8000f00 <HAL_GPIO_Init+0x310>)
 8000e6a:	689b      	ldr	r3, [r3, #8]
 8000e6c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000e6e:	68fb      	ldr	r3, [r7, #12]
 8000e70:	43db      	mvns	r3, r3
 8000e72:	693a      	ldr	r2, [r7, #16]
 8000e74:	4013      	ands	r3, r2
 8000e76:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000e78:	683b      	ldr	r3, [r7, #0]
 8000e7a:	685b      	ldr	r3, [r3, #4]
 8000e7c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000e80:	2b00      	cmp	r3, #0
 8000e82:	d003      	beq.n	8000e8c <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8000e84:	693a      	ldr	r2, [r7, #16]
 8000e86:	68fb      	ldr	r3, [r7, #12]
 8000e88:	4313      	orrs	r3, r2
 8000e8a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000e8c:	4a1c      	ldr	r2, [pc, #112]	; (8000f00 <HAL_GPIO_Init+0x310>)
 8000e8e:	693b      	ldr	r3, [r7, #16]
 8000e90:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000e92:	4b1b      	ldr	r3, [pc, #108]	; (8000f00 <HAL_GPIO_Init+0x310>)
 8000e94:	68db      	ldr	r3, [r3, #12]
 8000e96:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000e98:	68fb      	ldr	r3, [r7, #12]
 8000e9a:	43db      	mvns	r3, r3
 8000e9c:	693a      	ldr	r2, [r7, #16]
 8000e9e:	4013      	ands	r3, r2
 8000ea0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000ea2:	683b      	ldr	r3, [r7, #0]
 8000ea4:	685b      	ldr	r3, [r3, #4]
 8000ea6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000eaa:	2b00      	cmp	r3, #0
 8000eac:	d003      	beq.n	8000eb6 <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 8000eae:	693a      	ldr	r2, [r7, #16]
 8000eb0:	68fb      	ldr	r3, [r7, #12]
 8000eb2:	4313      	orrs	r3, r2
 8000eb4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000eb6:	4a12      	ldr	r2, [pc, #72]	; (8000f00 <HAL_GPIO_Init+0x310>)
 8000eb8:	693b      	ldr	r3, [r7, #16]
 8000eba:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8000ebc:	697b      	ldr	r3, [r7, #20]
 8000ebe:	3301      	adds	r3, #1
 8000ec0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000ec2:	683b      	ldr	r3, [r7, #0]
 8000ec4:	681a      	ldr	r2, [r3, #0]
 8000ec6:	697b      	ldr	r3, [r7, #20]
 8000ec8:	fa22 f303 	lsr.w	r3, r2, r3
 8000ecc:	2b00      	cmp	r3, #0
 8000ece:	f47f ae97 	bne.w	8000c00 <HAL_GPIO_Init+0x10>
  }
}
 8000ed2:	bf00      	nop
 8000ed4:	bf00      	nop
 8000ed6:	371c      	adds	r7, #28
 8000ed8:	46bd      	mov	sp, r7
 8000eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ede:	4770      	bx	lr
 8000ee0:	40021000 	.word	0x40021000
 8000ee4:	40010000 	.word	0x40010000
 8000ee8:	48000400 	.word	0x48000400
 8000eec:	48000800 	.word	0x48000800
 8000ef0:	48000c00 	.word	0x48000c00
 8000ef4:	48001000 	.word	0x48001000
 8000ef8:	48001400 	.word	0x48001400
 8000efc:	48001800 	.word	0x48001800
 8000f00:	40010400 	.word	0x40010400

08000f04 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000f04:	b480      	push	{r7}
 8000f06:	b083      	sub	sp, #12
 8000f08:	af00      	add	r7, sp, #0
 8000f0a:	6078      	str	r0, [r7, #4]
 8000f0c:	460b      	mov	r3, r1
 8000f0e:	807b      	strh	r3, [r7, #2]
 8000f10:	4613      	mov	r3, r2
 8000f12:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000f14:	787b      	ldrb	r3, [r7, #1]
 8000f16:	2b00      	cmp	r3, #0
 8000f18:	d003      	beq.n	8000f22 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000f1a:	887a      	ldrh	r2, [r7, #2]
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000f20:	e002      	b.n	8000f28 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000f22:	887a      	ldrh	r2, [r7, #2]
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000f28:	bf00      	nop
 8000f2a:	370c      	adds	r7, #12
 8000f2c:	46bd      	mov	sp, r7
 8000f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f32:	4770      	bx	lr

08000f34 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F3 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000f34:	b480      	push	{r7}
 8000f36:	b085      	sub	sp, #20
 8000f38:	af00      	add	r7, sp, #0
 8000f3a:	6078      	str	r0, [r7, #4]
 8000f3c:	460b      	mov	r3, r1
 8000f3e:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	695b      	ldr	r3, [r3, #20]
 8000f44:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000f46:	887a      	ldrh	r2, [r7, #2]
 8000f48:	68fb      	ldr	r3, [r7, #12]
 8000f4a:	4013      	ands	r3, r2
 8000f4c:	041a      	lsls	r2, r3, #16
 8000f4e:	68fb      	ldr	r3, [r7, #12]
 8000f50:	43d9      	mvns	r1, r3
 8000f52:	887b      	ldrh	r3, [r7, #2]
 8000f54:	400b      	ands	r3, r1
 8000f56:	431a      	orrs	r2, r3
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	619a      	str	r2, [r3, #24]
}
 8000f5c:	bf00      	nop
 8000f5e:	3714      	adds	r7, #20
 8000f60:	46bd      	mov	sp, r7
 8000f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f66:	4770      	bx	lr

08000f68 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	f5ad 7d02 	sub.w	sp, sp, #520	; 0x208
 8000f6e:	af00      	add	r7, sp, #0
 8000f70:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8000f74:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8000f78:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000f7a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8000f7e:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8000f82:	681b      	ldr	r3, [r3, #0]
 8000f84:	2b00      	cmp	r3, #0
 8000f86:	d102      	bne.n	8000f8e <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8000f88:	2301      	movs	r3, #1
 8000f8a:	f001 b83a 	b.w	8002002 <HAL_RCC_OscConfig+0x109a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000f8e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8000f92:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	681b      	ldr	r3, [r3, #0]
 8000f9a:	f003 0301 	and.w	r3, r3, #1
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	f000 816f 	beq.w	8001282 <HAL_RCC_OscConfig+0x31a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000fa4:	4bb5      	ldr	r3, [pc, #724]	; (800127c <HAL_RCC_OscConfig+0x314>)
 8000fa6:	685b      	ldr	r3, [r3, #4]
 8000fa8:	f003 030c 	and.w	r3, r3, #12
 8000fac:	2b04      	cmp	r3, #4
 8000fae:	d00c      	beq.n	8000fca <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000fb0:	4bb2      	ldr	r3, [pc, #712]	; (800127c <HAL_RCC_OscConfig+0x314>)
 8000fb2:	685b      	ldr	r3, [r3, #4]
 8000fb4:	f003 030c 	and.w	r3, r3, #12
 8000fb8:	2b08      	cmp	r3, #8
 8000fba:	d15c      	bne.n	8001076 <HAL_RCC_OscConfig+0x10e>
 8000fbc:	4baf      	ldr	r3, [pc, #700]	; (800127c <HAL_RCC_OscConfig+0x314>)
 8000fbe:	685b      	ldr	r3, [r3, #4]
 8000fc0:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8000fc4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000fc8:	d155      	bne.n	8001076 <HAL_RCC_OscConfig+0x10e>
 8000fca:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000fce:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000fd2:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8000fd6:	fa93 f3a3 	rbit	r3, r3
 8000fda:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8000fde:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000fe2:	fab3 f383 	clz	r3, r3
 8000fe6:	b2db      	uxtb	r3, r3
 8000fe8:	095b      	lsrs	r3, r3, #5
 8000fea:	b2db      	uxtb	r3, r3
 8000fec:	f043 0301 	orr.w	r3, r3, #1
 8000ff0:	b2db      	uxtb	r3, r3
 8000ff2:	2b01      	cmp	r3, #1
 8000ff4:	d102      	bne.n	8000ffc <HAL_RCC_OscConfig+0x94>
 8000ff6:	4ba1      	ldr	r3, [pc, #644]	; (800127c <HAL_RCC_OscConfig+0x314>)
 8000ff8:	681b      	ldr	r3, [r3, #0]
 8000ffa:	e015      	b.n	8001028 <HAL_RCC_OscConfig+0xc0>
 8000ffc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001000:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001004:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 8001008:	fa93 f3a3 	rbit	r3, r3
 800100c:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 8001010:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001014:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8001018:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 800101c:	fa93 f3a3 	rbit	r3, r3
 8001020:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8001024:	4b95      	ldr	r3, [pc, #596]	; (800127c <HAL_RCC_OscConfig+0x314>)
 8001026:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001028:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800102c:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 8001030:	f8d7 21dc 	ldr.w	r2, [r7, #476]	; 0x1dc
 8001034:	fa92 f2a2 	rbit	r2, r2
 8001038:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
  return result;
 800103c:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8001040:	fab2 f282 	clz	r2, r2
 8001044:	b2d2      	uxtb	r2, r2
 8001046:	f042 0220 	orr.w	r2, r2, #32
 800104a:	b2d2      	uxtb	r2, r2
 800104c:	f002 021f 	and.w	r2, r2, #31
 8001050:	2101      	movs	r1, #1
 8001052:	fa01 f202 	lsl.w	r2, r1, r2
 8001056:	4013      	ands	r3, r2
 8001058:	2b00      	cmp	r3, #0
 800105a:	f000 8111 	beq.w	8001280 <HAL_RCC_OscConfig+0x318>
 800105e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001062:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	685b      	ldr	r3, [r3, #4]
 800106a:	2b00      	cmp	r3, #0
 800106c:	f040 8108 	bne.w	8001280 <HAL_RCC_OscConfig+0x318>
      {
        return HAL_ERROR;
 8001070:	2301      	movs	r3, #1
 8001072:	f000 bfc6 	b.w	8002002 <HAL_RCC_OscConfig+0x109a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001076:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800107a:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	685b      	ldr	r3, [r3, #4]
 8001082:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001086:	d106      	bne.n	8001096 <HAL_RCC_OscConfig+0x12e>
 8001088:	4b7c      	ldr	r3, [pc, #496]	; (800127c <HAL_RCC_OscConfig+0x314>)
 800108a:	681b      	ldr	r3, [r3, #0]
 800108c:	4a7b      	ldr	r2, [pc, #492]	; (800127c <HAL_RCC_OscConfig+0x314>)
 800108e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001092:	6013      	str	r3, [r2, #0]
 8001094:	e036      	b.n	8001104 <HAL_RCC_OscConfig+0x19c>
 8001096:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800109a:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	685b      	ldr	r3, [r3, #4]
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	d10c      	bne.n	80010c0 <HAL_RCC_OscConfig+0x158>
 80010a6:	4b75      	ldr	r3, [pc, #468]	; (800127c <HAL_RCC_OscConfig+0x314>)
 80010a8:	681b      	ldr	r3, [r3, #0]
 80010aa:	4a74      	ldr	r2, [pc, #464]	; (800127c <HAL_RCC_OscConfig+0x314>)
 80010ac:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80010b0:	6013      	str	r3, [r2, #0]
 80010b2:	4b72      	ldr	r3, [pc, #456]	; (800127c <HAL_RCC_OscConfig+0x314>)
 80010b4:	681b      	ldr	r3, [r3, #0]
 80010b6:	4a71      	ldr	r2, [pc, #452]	; (800127c <HAL_RCC_OscConfig+0x314>)
 80010b8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80010bc:	6013      	str	r3, [r2, #0]
 80010be:	e021      	b.n	8001104 <HAL_RCC_OscConfig+0x19c>
 80010c0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80010c4:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	685b      	ldr	r3, [r3, #4]
 80010cc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80010d0:	d10c      	bne.n	80010ec <HAL_RCC_OscConfig+0x184>
 80010d2:	4b6a      	ldr	r3, [pc, #424]	; (800127c <HAL_RCC_OscConfig+0x314>)
 80010d4:	681b      	ldr	r3, [r3, #0]
 80010d6:	4a69      	ldr	r2, [pc, #420]	; (800127c <HAL_RCC_OscConfig+0x314>)
 80010d8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80010dc:	6013      	str	r3, [r2, #0]
 80010de:	4b67      	ldr	r3, [pc, #412]	; (800127c <HAL_RCC_OscConfig+0x314>)
 80010e0:	681b      	ldr	r3, [r3, #0]
 80010e2:	4a66      	ldr	r2, [pc, #408]	; (800127c <HAL_RCC_OscConfig+0x314>)
 80010e4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80010e8:	6013      	str	r3, [r2, #0]
 80010ea:	e00b      	b.n	8001104 <HAL_RCC_OscConfig+0x19c>
 80010ec:	4b63      	ldr	r3, [pc, #396]	; (800127c <HAL_RCC_OscConfig+0x314>)
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	4a62      	ldr	r2, [pc, #392]	; (800127c <HAL_RCC_OscConfig+0x314>)
 80010f2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80010f6:	6013      	str	r3, [r2, #0]
 80010f8:	4b60      	ldr	r3, [pc, #384]	; (800127c <HAL_RCC_OscConfig+0x314>)
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	4a5f      	ldr	r2, [pc, #380]	; (800127c <HAL_RCC_OscConfig+0x314>)
 80010fe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001102:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001104:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001108:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800110c:	681b      	ldr	r3, [r3, #0]
 800110e:	685b      	ldr	r3, [r3, #4]
 8001110:	2b00      	cmp	r3, #0
 8001112:	d059      	beq.n	80011c8 <HAL_RCC_OscConfig+0x260>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001114:	f7ff fc56 	bl	80009c4 <HAL_GetTick>
 8001118:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800111c:	e00a      	b.n	8001134 <HAL_RCC_OscConfig+0x1cc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800111e:	f7ff fc51 	bl	80009c4 <HAL_GetTick>
 8001122:	4602      	mov	r2, r0
 8001124:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001128:	1ad3      	subs	r3, r2, r3
 800112a:	2b64      	cmp	r3, #100	; 0x64
 800112c:	d902      	bls.n	8001134 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 800112e:	2303      	movs	r3, #3
 8001130:	f000 bf67 	b.w	8002002 <HAL_RCC_OscConfig+0x109a>
 8001134:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001138:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800113c:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 8001140:	fa93 f3a3 	rbit	r3, r3
 8001144:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
  return result;
 8001148:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800114c:	fab3 f383 	clz	r3, r3
 8001150:	b2db      	uxtb	r3, r3
 8001152:	095b      	lsrs	r3, r3, #5
 8001154:	b2db      	uxtb	r3, r3
 8001156:	f043 0301 	orr.w	r3, r3, #1
 800115a:	b2db      	uxtb	r3, r3
 800115c:	2b01      	cmp	r3, #1
 800115e:	d102      	bne.n	8001166 <HAL_RCC_OscConfig+0x1fe>
 8001160:	4b46      	ldr	r3, [pc, #280]	; (800127c <HAL_RCC_OscConfig+0x314>)
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	e015      	b.n	8001192 <HAL_RCC_OscConfig+0x22a>
 8001166:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800116a:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800116e:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 8001172:	fa93 f3a3 	rbit	r3, r3
 8001176:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 800117a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800117e:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8001182:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 8001186:	fa93 f3a3 	rbit	r3, r3
 800118a:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 800118e:	4b3b      	ldr	r3, [pc, #236]	; (800127c <HAL_RCC_OscConfig+0x314>)
 8001190:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001192:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001196:	f8c7 21bc 	str.w	r2, [r7, #444]	; 0x1bc
 800119a:	f8d7 21bc 	ldr.w	r2, [r7, #444]	; 0x1bc
 800119e:	fa92 f2a2 	rbit	r2, r2
 80011a2:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
  return result;
 80011a6:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 80011aa:	fab2 f282 	clz	r2, r2
 80011ae:	b2d2      	uxtb	r2, r2
 80011b0:	f042 0220 	orr.w	r2, r2, #32
 80011b4:	b2d2      	uxtb	r2, r2
 80011b6:	f002 021f 	and.w	r2, r2, #31
 80011ba:	2101      	movs	r1, #1
 80011bc:	fa01 f202 	lsl.w	r2, r1, r2
 80011c0:	4013      	ands	r3, r2
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d0ab      	beq.n	800111e <HAL_RCC_OscConfig+0x1b6>
 80011c6:	e05c      	b.n	8001282 <HAL_RCC_OscConfig+0x31a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011c8:	f7ff fbfc 	bl	80009c4 <HAL_GetTick>
 80011cc:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80011d0:	e00a      	b.n	80011e8 <HAL_RCC_OscConfig+0x280>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80011d2:	f7ff fbf7 	bl	80009c4 <HAL_GetTick>
 80011d6:	4602      	mov	r2, r0
 80011d8:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80011dc:	1ad3      	subs	r3, r2, r3
 80011de:	2b64      	cmp	r3, #100	; 0x64
 80011e0:	d902      	bls.n	80011e8 <HAL_RCC_OscConfig+0x280>
          {
            return HAL_TIMEOUT;
 80011e2:	2303      	movs	r3, #3
 80011e4:	f000 bf0d 	b.w	8002002 <HAL_RCC_OscConfig+0x109a>
 80011e8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80011ec:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011f0:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 80011f4:	fa93 f3a3 	rbit	r3, r3
 80011f8:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
  return result;
 80011fc:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001200:	fab3 f383 	clz	r3, r3
 8001204:	b2db      	uxtb	r3, r3
 8001206:	095b      	lsrs	r3, r3, #5
 8001208:	b2db      	uxtb	r3, r3
 800120a:	f043 0301 	orr.w	r3, r3, #1
 800120e:	b2db      	uxtb	r3, r3
 8001210:	2b01      	cmp	r3, #1
 8001212:	d102      	bne.n	800121a <HAL_RCC_OscConfig+0x2b2>
 8001214:	4b19      	ldr	r3, [pc, #100]	; (800127c <HAL_RCC_OscConfig+0x314>)
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	e015      	b.n	8001246 <HAL_RCC_OscConfig+0x2de>
 800121a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800121e:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001222:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 8001226:	fa93 f3a3 	rbit	r3, r3
 800122a:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 800122e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001232:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8001236:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 800123a:	fa93 f3a3 	rbit	r3, r3
 800123e:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8001242:	4b0e      	ldr	r3, [pc, #56]	; (800127c <HAL_RCC_OscConfig+0x314>)
 8001244:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001246:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800124a:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 800124e:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 8001252:	fa92 f2a2 	rbit	r2, r2
 8001256:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
  return result;
 800125a:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 800125e:	fab2 f282 	clz	r2, r2
 8001262:	b2d2      	uxtb	r2, r2
 8001264:	f042 0220 	orr.w	r2, r2, #32
 8001268:	b2d2      	uxtb	r2, r2
 800126a:	f002 021f 	and.w	r2, r2, #31
 800126e:	2101      	movs	r1, #1
 8001270:	fa01 f202 	lsl.w	r2, r1, r2
 8001274:	4013      	ands	r3, r2
 8001276:	2b00      	cmp	r3, #0
 8001278:	d1ab      	bne.n	80011d2 <HAL_RCC_OscConfig+0x26a>
 800127a:	e002      	b.n	8001282 <HAL_RCC_OscConfig+0x31a>
 800127c:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001280:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001282:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001286:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	f003 0302 	and.w	r3, r3, #2
 8001292:	2b00      	cmp	r3, #0
 8001294:	f000 817f 	beq.w	8001596 <HAL_RCC_OscConfig+0x62e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001298:	4ba7      	ldr	r3, [pc, #668]	; (8001538 <HAL_RCC_OscConfig+0x5d0>)
 800129a:	685b      	ldr	r3, [r3, #4]
 800129c:	f003 030c 	and.w	r3, r3, #12
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d00c      	beq.n	80012be <HAL_RCC_OscConfig+0x356>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80012a4:	4ba4      	ldr	r3, [pc, #656]	; (8001538 <HAL_RCC_OscConfig+0x5d0>)
 80012a6:	685b      	ldr	r3, [r3, #4]
 80012a8:	f003 030c 	and.w	r3, r3, #12
 80012ac:	2b08      	cmp	r3, #8
 80012ae:	d173      	bne.n	8001398 <HAL_RCC_OscConfig+0x430>
 80012b0:	4ba1      	ldr	r3, [pc, #644]	; (8001538 <HAL_RCC_OscConfig+0x5d0>)
 80012b2:	685b      	ldr	r3, [r3, #4]
 80012b4:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 80012b8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80012bc:	d16c      	bne.n	8001398 <HAL_RCC_OscConfig+0x430>
 80012be:	2302      	movs	r3, #2
 80012c0:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012c4:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 80012c8:	fa93 f3a3 	rbit	r3, r3
 80012cc:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
  return result;
 80012d0:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80012d4:	fab3 f383 	clz	r3, r3
 80012d8:	b2db      	uxtb	r3, r3
 80012da:	095b      	lsrs	r3, r3, #5
 80012dc:	b2db      	uxtb	r3, r3
 80012de:	f043 0301 	orr.w	r3, r3, #1
 80012e2:	b2db      	uxtb	r3, r3
 80012e4:	2b01      	cmp	r3, #1
 80012e6:	d102      	bne.n	80012ee <HAL_RCC_OscConfig+0x386>
 80012e8:	4b93      	ldr	r3, [pc, #588]	; (8001538 <HAL_RCC_OscConfig+0x5d0>)
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	e013      	b.n	8001316 <HAL_RCC_OscConfig+0x3ae>
 80012ee:	2302      	movs	r3, #2
 80012f0:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012f4:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 80012f8:	fa93 f3a3 	rbit	r3, r3
 80012fc:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 8001300:	2302      	movs	r3, #2
 8001302:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8001306:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 800130a:	fa93 f3a3 	rbit	r3, r3
 800130e:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8001312:	4b89      	ldr	r3, [pc, #548]	; (8001538 <HAL_RCC_OscConfig+0x5d0>)
 8001314:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001316:	2202      	movs	r2, #2
 8001318:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
 800131c:	f8d7 217c 	ldr.w	r2, [r7, #380]	; 0x17c
 8001320:	fa92 f2a2 	rbit	r2, r2
 8001324:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
  return result;
 8001328:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 800132c:	fab2 f282 	clz	r2, r2
 8001330:	b2d2      	uxtb	r2, r2
 8001332:	f042 0220 	orr.w	r2, r2, #32
 8001336:	b2d2      	uxtb	r2, r2
 8001338:	f002 021f 	and.w	r2, r2, #31
 800133c:	2101      	movs	r1, #1
 800133e:	fa01 f202 	lsl.w	r2, r1, r2
 8001342:	4013      	ands	r3, r2
 8001344:	2b00      	cmp	r3, #0
 8001346:	d00a      	beq.n	800135e <HAL_RCC_OscConfig+0x3f6>
 8001348:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800134c:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	68db      	ldr	r3, [r3, #12]
 8001354:	2b01      	cmp	r3, #1
 8001356:	d002      	beq.n	800135e <HAL_RCC_OscConfig+0x3f6>
      {
        return HAL_ERROR;
 8001358:	2301      	movs	r3, #1
 800135a:	f000 be52 	b.w	8002002 <HAL_RCC_OscConfig+0x109a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800135e:	4b76      	ldr	r3, [pc, #472]	; (8001538 <HAL_RCC_OscConfig+0x5d0>)
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001366:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800136a:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	691b      	ldr	r3, [r3, #16]
 8001372:	21f8      	movs	r1, #248	; 0xf8
 8001374:	f8c7 1174 	str.w	r1, [r7, #372]	; 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001378:	f8d7 1174 	ldr.w	r1, [r7, #372]	; 0x174
 800137c:	fa91 f1a1 	rbit	r1, r1
 8001380:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
  return result;
 8001384:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8001388:	fab1 f181 	clz	r1, r1
 800138c:	b2c9      	uxtb	r1, r1
 800138e:	408b      	lsls	r3, r1
 8001390:	4969      	ldr	r1, [pc, #420]	; (8001538 <HAL_RCC_OscConfig+0x5d0>)
 8001392:	4313      	orrs	r3, r2
 8001394:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001396:	e0fe      	b.n	8001596 <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001398:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800139c:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	68db      	ldr	r3, [r3, #12]
 80013a4:	2b00      	cmp	r3, #0
 80013a6:	f000 8088 	beq.w	80014ba <HAL_RCC_OscConfig+0x552>
 80013aa:	2301      	movs	r3, #1
 80013ac:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80013b0:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 80013b4:	fa93 f3a3 	rbit	r3, r3
 80013b8:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
  return result;
 80013bc:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80013c0:	fab3 f383 	clz	r3, r3
 80013c4:	b2db      	uxtb	r3, r3
 80013c6:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80013ca:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80013ce:	009b      	lsls	r3, r3, #2
 80013d0:	461a      	mov	r2, r3
 80013d2:	2301      	movs	r3, #1
 80013d4:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013d6:	f7ff faf5 	bl	80009c4 <HAL_GetTick>
 80013da:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80013de:	e00a      	b.n	80013f6 <HAL_RCC_OscConfig+0x48e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80013e0:	f7ff faf0 	bl	80009c4 <HAL_GetTick>
 80013e4:	4602      	mov	r2, r0
 80013e6:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80013ea:	1ad3      	subs	r3, r2, r3
 80013ec:	2b02      	cmp	r3, #2
 80013ee:	d902      	bls.n	80013f6 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 80013f0:	2303      	movs	r3, #3
 80013f2:	f000 be06 	b.w	8002002 <HAL_RCC_OscConfig+0x109a>
 80013f6:	2302      	movs	r3, #2
 80013f8:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80013fc:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 8001400:	fa93 f3a3 	rbit	r3, r3
 8001404:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
  return result;
 8001408:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800140c:	fab3 f383 	clz	r3, r3
 8001410:	b2db      	uxtb	r3, r3
 8001412:	095b      	lsrs	r3, r3, #5
 8001414:	b2db      	uxtb	r3, r3
 8001416:	f043 0301 	orr.w	r3, r3, #1
 800141a:	b2db      	uxtb	r3, r3
 800141c:	2b01      	cmp	r3, #1
 800141e:	d102      	bne.n	8001426 <HAL_RCC_OscConfig+0x4be>
 8001420:	4b45      	ldr	r3, [pc, #276]	; (8001538 <HAL_RCC_OscConfig+0x5d0>)
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	e013      	b.n	800144e <HAL_RCC_OscConfig+0x4e6>
 8001426:	2302      	movs	r3, #2
 8001428:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800142c:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 8001430:	fa93 f3a3 	rbit	r3, r3
 8001434:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 8001438:	2302      	movs	r3, #2
 800143a:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 800143e:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 8001442:	fa93 f3a3 	rbit	r3, r3
 8001446:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 800144a:	4b3b      	ldr	r3, [pc, #236]	; (8001538 <HAL_RCC_OscConfig+0x5d0>)
 800144c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800144e:	2202      	movs	r2, #2
 8001450:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 8001454:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 8001458:	fa92 f2a2 	rbit	r2, r2
 800145c:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
  return result;
 8001460:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8001464:	fab2 f282 	clz	r2, r2
 8001468:	b2d2      	uxtb	r2, r2
 800146a:	f042 0220 	orr.w	r2, r2, #32
 800146e:	b2d2      	uxtb	r2, r2
 8001470:	f002 021f 	and.w	r2, r2, #31
 8001474:	2101      	movs	r1, #1
 8001476:	fa01 f202 	lsl.w	r2, r1, r2
 800147a:	4013      	ands	r3, r2
 800147c:	2b00      	cmp	r3, #0
 800147e:	d0af      	beq.n	80013e0 <HAL_RCC_OscConfig+0x478>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001480:	4b2d      	ldr	r3, [pc, #180]	; (8001538 <HAL_RCC_OscConfig+0x5d0>)
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001488:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800148c:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	691b      	ldr	r3, [r3, #16]
 8001494:	21f8      	movs	r1, #248	; 0xf8
 8001496:	f8c7 1144 	str.w	r1, [r7, #324]	; 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800149a:	f8d7 1144 	ldr.w	r1, [r7, #324]	; 0x144
 800149e:	fa91 f1a1 	rbit	r1, r1
 80014a2:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
  return result;
 80014a6:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 80014aa:	fab1 f181 	clz	r1, r1
 80014ae:	b2c9      	uxtb	r1, r1
 80014b0:	408b      	lsls	r3, r1
 80014b2:	4921      	ldr	r1, [pc, #132]	; (8001538 <HAL_RCC_OscConfig+0x5d0>)
 80014b4:	4313      	orrs	r3, r2
 80014b6:	600b      	str	r3, [r1, #0]
 80014b8:	e06d      	b.n	8001596 <HAL_RCC_OscConfig+0x62e>
 80014ba:	2301      	movs	r3, #1
 80014bc:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014c0:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 80014c4:	fa93 f3a3 	rbit	r3, r3
 80014c8:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  return result;
 80014cc:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80014d0:	fab3 f383 	clz	r3, r3
 80014d4:	b2db      	uxtb	r3, r3
 80014d6:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80014da:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80014de:	009b      	lsls	r3, r3, #2
 80014e0:	461a      	mov	r2, r3
 80014e2:	2300      	movs	r3, #0
 80014e4:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014e6:	f7ff fa6d 	bl	80009c4 <HAL_GetTick>
 80014ea:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80014ee:	e00a      	b.n	8001506 <HAL_RCC_OscConfig+0x59e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80014f0:	f7ff fa68 	bl	80009c4 <HAL_GetTick>
 80014f4:	4602      	mov	r2, r0
 80014f6:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80014fa:	1ad3      	subs	r3, r2, r3
 80014fc:	2b02      	cmp	r3, #2
 80014fe:	d902      	bls.n	8001506 <HAL_RCC_OscConfig+0x59e>
          {
            return HAL_TIMEOUT;
 8001500:	2303      	movs	r3, #3
 8001502:	f000 bd7e 	b.w	8002002 <HAL_RCC_OscConfig+0x109a>
 8001506:	2302      	movs	r3, #2
 8001508:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800150c:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8001510:	fa93 f3a3 	rbit	r3, r3
 8001514:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  return result;
 8001518:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800151c:	fab3 f383 	clz	r3, r3
 8001520:	b2db      	uxtb	r3, r3
 8001522:	095b      	lsrs	r3, r3, #5
 8001524:	b2db      	uxtb	r3, r3
 8001526:	f043 0301 	orr.w	r3, r3, #1
 800152a:	b2db      	uxtb	r3, r3
 800152c:	2b01      	cmp	r3, #1
 800152e:	d105      	bne.n	800153c <HAL_RCC_OscConfig+0x5d4>
 8001530:	4b01      	ldr	r3, [pc, #4]	; (8001538 <HAL_RCC_OscConfig+0x5d0>)
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	e016      	b.n	8001564 <HAL_RCC_OscConfig+0x5fc>
 8001536:	bf00      	nop
 8001538:	40021000 	.word	0x40021000
 800153c:	2302      	movs	r3, #2
 800153e:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001542:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8001546:	fa93 f3a3 	rbit	r3, r3
 800154a:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 800154e:	2302      	movs	r3, #2
 8001550:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8001554:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8001558:	fa93 f3a3 	rbit	r3, r3
 800155c:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8001560:	4bbf      	ldr	r3, [pc, #764]	; (8001860 <HAL_RCC_OscConfig+0x8f8>)
 8001562:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001564:	2202      	movs	r2, #2
 8001566:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 800156a:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 800156e:	fa92 f2a2 	rbit	r2, r2
 8001572:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
  return result;
 8001576:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 800157a:	fab2 f282 	clz	r2, r2
 800157e:	b2d2      	uxtb	r2, r2
 8001580:	f042 0220 	orr.w	r2, r2, #32
 8001584:	b2d2      	uxtb	r2, r2
 8001586:	f002 021f 	and.w	r2, r2, #31
 800158a:	2101      	movs	r1, #1
 800158c:	fa01 f202 	lsl.w	r2, r1, r2
 8001590:	4013      	ands	r3, r2
 8001592:	2b00      	cmp	r3, #0
 8001594:	d1ac      	bne.n	80014f0 <HAL_RCC_OscConfig+0x588>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001596:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800159a:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	f003 0308 	and.w	r3, r3, #8
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	f000 8113 	beq.w	80017d2 <HAL_RCC_OscConfig+0x86a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80015ac:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80015b0:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	695b      	ldr	r3, [r3, #20]
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d07c      	beq.n	80016b6 <HAL_RCC_OscConfig+0x74e>
 80015bc:	2301      	movs	r3, #1
 80015be:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80015c6:	fa93 f3a3 	rbit	r3, r3
 80015ca:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  return result;
 80015ce:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80015d2:	fab3 f383 	clz	r3, r3
 80015d6:	b2db      	uxtb	r3, r3
 80015d8:	461a      	mov	r2, r3
 80015da:	4ba2      	ldr	r3, [pc, #648]	; (8001864 <HAL_RCC_OscConfig+0x8fc>)
 80015dc:	4413      	add	r3, r2
 80015de:	009b      	lsls	r3, r3, #2
 80015e0:	461a      	mov	r2, r3
 80015e2:	2301      	movs	r3, #1
 80015e4:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80015e6:	f7ff f9ed 	bl	80009c4 <HAL_GetTick>
 80015ea:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80015ee:	e00a      	b.n	8001606 <HAL_RCC_OscConfig+0x69e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80015f0:	f7ff f9e8 	bl	80009c4 <HAL_GetTick>
 80015f4:	4602      	mov	r2, r0
 80015f6:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80015fa:	1ad3      	subs	r3, r2, r3
 80015fc:	2b02      	cmp	r3, #2
 80015fe:	d902      	bls.n	8001606 <HAL_RCC_OscConfig+0x69e>
        {
          return HAL_TIMEOUT;
 8001600:	2303      	movs	r3, #3
 8001602:	f000 bcfe 	b.w	8002002 <HAL_RCC_OscConfig+0x109a>
 8001606:	2302      	movs	r3, #2
 8001608:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800160c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8001610:	fa93 f2a3 	rbit	r2, r3
 8001614:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001618:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 800161c:	601a      	str	r2, [r3, #0]
 800161e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001622:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8001626:	2202      	movs	r2, #2
 8001628:	601a      	str	r2, [r3, #0]
 800162a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800162e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	fa93 f2a3 	rbit	r2, r3
 8001638:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800163c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8001640:	601a      	str	r2, [r3, #0]
 8001642:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001646:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800164a:	2202      	movs	r2, #2
 800164c:	601a      	str	r2, [r3, #0]
 800164e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001652:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	fa93 f2a3 	rbit	r2, r3
 800165c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001660:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8001664:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001666:	4b7e      	ldr	r3, [pc, #504]	; (8001860 <HAL_RCC_OscConfig+0x8f8>)
 8001668:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800166a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800166e:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8001672:	2102      	movs	r1, #2
 8001674:	6019      	str	r1, [r3, #0]
 8001676:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800167a:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	fa93 f1a3 	rbit	r1, r3
 8001684:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001688:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 800168c:	6019      	str	r1, [r3, #0]
  return result;
 800168e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001692:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	fab3 f383 	clz	r3, r3
 800169c:	b2db      	uxtb	r3, r3
 800169e:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80016a2:	b2db      	uxtb	r3, r3
 80016a4:	f003 031f 	and.w	r3, r3, #31
 80016a8:	2101      	movs	r1, #1
 80016aa:	fa01 f303 	lsl.w	r3, r1, r3
 80016ae:	4013      	ands	r3, r2
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d09d      	beq.n	80015f0 <HAL_RCC_OscConfig+0x688>
 80016b4:	e08d      	b.n	80017d2 <HAL_RCC_OscConfig+0x86a>
 80016b6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80016ba:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 80016be:	2201      	movs	r2, #1
 80016c0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016c2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80016c6:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	fa93 f2a3 	rbit	r2, r3
 80016d0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80016d4:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 80016d8:	601a      	str	r2, [r3, #0]
  return result;
 80016da:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80016de:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 80016e2:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80016e4:	fab3 f383 	clz	r3, r3
 80016e8:	b2db      	uxtb	r3, r3
 80016ea:	461a      	mov	r2, r3
 80016ec:	4b5d      	ldr	r3, [pc, #372]	; (8001864 <HAL_RCC_OscConfig+0x8fc>)
 80016ee:	4413      	add	r3, r2
 80016f0:	009b      	lsls	r3, r3, #2
 80016f2:	461a      	mov	r2, r3
 80016f4:	2300      	movs	r3, #0
 80016f6:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80016f8:	f7ff f964 	bl	80009c4 <HAL_GetTick>
 80016fc:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001700:	e00a      	b.n	8001718 <HAL_RCC_OscConfig+0x7b0>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001702:	f7ff f95f 	bl	80009c4 <HAL_GetTick>
 8001706:	4602      	mov	r2, r0
 8001708:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800170c:	1ad3      	subs	r3, r2, r3
 800170e:	2b02      	cmp	r3, #2
 8001710:	d902      	bls.n	8001718 <HAL_RCC_OscConfig+0x7b0>
        {
          return HAL_TIMEOUT;
 8001712:	2303      	movs	r3, #3
 8001714:	f000 bc75 	b.w	8002002 <HAL_RCC_OscConfig+0x109a>
 8001718:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800171c:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8001720:	2202      	movs	r2, #2
 8001722:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001724:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001728:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	fa93 f2a3 	rbit	r2, r3
 8001732:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001736:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 800173a:	601a      	str	r2, [r3, #0]
 800173c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001740:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8001744:	2202      	movs	r2, #2
 8001746:	601a      	str	r2, [r3, #0]
 8001748:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800174c:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	fa93 f2a3 	rbit	r2, r3
 8001756:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800175a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800175e:	601a      	str	r2, [r3, #0]
 8001760:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001764:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8001768:	2202      	movs	r2, #2
 800176a:	601a      	str	r2, [r3, #0]
 800176c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001770:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	fa93 f2a3 	rbit	r2, r3
 800177a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800177e:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8001782:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001784:	4b36      	ldr	r3, [pc, #216]	; (8001860 <HAL_RCC_OscConfig+0x8f8>)
 8001786:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001788:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800178c:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8001790:	2102      	movs	r1, #2
 8001792:	6019      	str	r1, [r3, #0]
 8001794:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001798:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	fa93 f1a3 	rbit	r1, r3
 80017a2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80017a6:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 80017aa:	6019      	str	r1, [r3, #0]
  return result;
 80017ac:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80017b0:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	fab3 f383 	clz	r3, r3
 80017ba:	b2db      	uxtb	r3, r3
 80017bc:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80017c0:	b2db      	uxtb	r3, r3
 80017c2:	f003 031f 	and.w	r3, r3, #31
 80017c6:	2101      	movs	r1, #1
 80017c8:	fa01 f303 	lsl.w	r3, r1, r3
 80017cc:	4013      	ands	r3, r2
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d197      	bne.n	8001702 <HAL_RCC_OscConfig+0x79a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80017d2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80017d6:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	f003 0304 	and.w	r3, r3, #4
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	f000 81a5 	beq.w	8001b32 <HAL_RCC_OscConfig+0xbca>
  {
    FlagStatus       pwrclkchanged = RESET;
 80017e8:	2300      	movs	r3, #0
 80017ea:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80017ee:	4b1c      	ldr	r3, [pc, #112]	; (8001860 <HAL_RCC_OscConfig+0x8f8>)
 80017f0:	69db      	ldr	r3, [r3, #28]
 80017f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d116      	bne.n	8001828 <HAL_RCC_OscConfig+0x8c0>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80017fa:	4b19      	ldr	r3, [pc, #100]	; (8001860 <HAL_RCC_OscConfig+0x8f8>)
 80017fc:	69db      	ldr	r3, [r3, #28]
 80017fe:	4a18      	ldr	r2, [pc, #96]	; (8001860 <HAL_RCC_OscConfig+0x8f8>)
 8001800:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001804:	61d3      	str	r3, [r2, #28]
 8001806:	4b16      	ldr	r3, [pc, #88]	; (8001860 <HAL_RCC_OscConfig+0x8f8>)
 8001808:	69db      	ldr	r3, [r3, #28]
 800180a:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 800180e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001812:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001816:	601a      	str	r2, [r3, #0]
 8001818:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800181c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001820:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8001822:	2301      	movs	r3, #1
 8001824:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001828:	4b0f      	ldr	r3, [pc, #60]	; (8001868 <HAL_RCC_OscConfig+0x900>)
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001830:	2b00      	cmp	r3, #0
 8001832:	d121      	bne.n	8001878 <HAL_RCC_OscConfig+0x910>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001834:	4b0c      	ldr	r3, [pc, #48]	; (8001868 <HAL_RCC_OscConfig+0x900>)
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	4a0b      	ldr	r2, [pc, #44]	; (8001868 <HAL_RCC_OscConfig+0x900>)
 800183a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800183e:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001840:	f7ff f8c0 	bl	80009c4 <HAL_GetTick>
 8001844:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001848:	e010      	b.n	800186c <HAL_RCC_OscConfig+0x904>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800184a:	f7ff f8bb 	bl	80009c4 <HAL_GetTick>
 800184e:	4602      	mov	r2, r0
 8001850:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001854:	1ad3      	subs	r3, r2, r3
 8001856:	2b64      	cmp	r3, #100	; 0x64
 8001858:	d908      	bls.n	800186c <HAL_RCC_OscConfig+0x904>
        {
          return HAL_TIMEOUT;
 800185a:	2303      	movs	r3, #3
 800185c:	e3d1      	b.n	8002002 <HAL_RCC_OscConfig+0x109a>
 800185e:	bf00      	nop
 8001860:	40021000 	.word	0x40021000
 8001864:	10908120 	.word	0x10908120
 8001868:	40007000 	.word	0x40007000
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800186c:	4b8d      	ldr	r3, [pc, #564]	; (8001aa4 <HAL_RCC_OscConfig+0xb3c>)
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001874:	2b00      	cmp	r3, #0
 8001876:	d0e8      	beq.n	800184a <HAL_RCC_OscConfig+0x8e2>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001878:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800187c:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	689b      	ldr	r3, [r3, #8]
 8001884:	2b01      	cmp	r3, #1
 8001886:	d106      	bne.n	8001896 <HAL_RCC_OscConfig+0x92e>
 8001888:	4b87      	ldr	r3, [pc, #540]	; (8001aa8 <HAL_RCC_OscConfig+0xb40>)
 800188a:	6a1b      	ldr	r3, [r3, #32]
 800188c:	4a86      	ldr	r2, [pc, #536]	; (8001aa8 <HAL_RCC_OscConfig+0xb40>)
 800188e:	f043 0301 	orr.w	r3, r3, #1
 8001892:	6213      	str	r3, [r2, #32]
 8001894:	e035      	b.n	8001902 <HAL_RCC_OscConfig+0x99a>
 8001896:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800189a:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	689b      	ldr	r3, [r3, #8]
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d10c      	bne.n	80018c0 <HAL_RCC_OscConfig+0x958>
 80018a6:	4b80      	ldr	r3, [pc, #512]	; (8001aa8 <HAL_RCC_OscConfig+0xb40>)
 80018a8:	6a1b      	ldr	r3, [r3, #32]
 80018aa:	4a7f      	ldr	r2, [pc, #508]	; (8001aa8 <HAL_RCC_OscConfig+0xb40>)
 80018ac:	f023 0301 	bic.w	r3, r3, #1
 80018b0:	6213      	str	r3, [r2, #32]
 80018b2:	4b7d      	ldr	r3, [pc, #500]	; (8001aa8 <HAL_RCC_OscConfig+0xb40>)
 80018b4:	6a1b      	ldr	r3, [r3, #32]
 80018b6:	4a7c      	ldr	r2, [pc, #496]	; (8001aa8 <HAL_RCC_OscConfig+0xb40>)
 80018b8:	f023 0304 	bic.w	r3, r3, #4
 80018bc:	6213      	str	r3, [r2, #32]
 80018be:	e020      	b.n	8001902 <HAL_RCC_OscConfig+0x99a>
 80018c0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80018c4:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	689b      	ldr	r3, [r3, #8]
 80018cc:	2b05      	cmp	r3, #5
 80018ce:	d10c      	bne.n	80018ea <HAL_RCC_OscConfig+0x982>
 80018d0:	4b75      	ldr	r3, [pc, #468]	; (8001aa8 <HAL_RCC_OscConfig+0xb40>)
 80018d2:	6a1b      	ldr	r3, [r3, #32]
 80018d4:	4a74      	ldr	r2, [pc, #464]	; (8001aa8 <HAL_RCC_OscConfig+0xb40>)
 80018d6:	f043 0304 	orr.w	r3, r3, #4
 80018da:	6213      	str	r3, [r2, #32]
 80018dc:	4b72      	ldr	r3, [pc, #456]	; (8001aa8 <HAL_RCC_OscConfig+0xb40>)
 80018de:	6a1b      	ldr	r3, [r3, #32]
 80018e0:	4a71      	ldr	r2, [pc, #452]	; (8001aa8 <HAL_RCC_OscConfig+0xb40>)
 80018e2:	f043 0301 	orr.w	r3, r3, #1
 80018e6:	6213      	str	r3, [r2, #32]
 80018e8:	e00b      	b.n	8001902 <HAL_RCC_OscConfig+0x99a>
 80018ea:	4b6f      	ldr	r3, [pc, #444]	; (8001aa8 <HAL_RCC_OscConfig+0xb40>)
 80018ec:	6a1b      	ldr	r3, [r3, #32]
 80018ee:	4a6e      	ldr	r2, [pc, #440]	; (8001aa8 <HAL_RCC_OscConfig+0xb40>)
 80018f0:	f023 0301 	bic.w	r3, r3, #1
 80018f4:	6213      	str	r3, [r2, #32]
 80018f6:	4b6c      	ldr	r3, [pc, #432]	; (8001aa8 <HAL_RCC_OscConfig+0xb40>)
 80018f8:	6a1b      	ldr	r3, [r3, #32]
 80018fa:	4a6b      	ldr	r2, [pc, #428]	; (8001aa8 <HAL_RCC_OscConfig+0xb40>)
 80018fc:	f023 0304 	bic.w	r3, r3, #4
 8001900:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001902:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001906:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	689b      	ldr	r3, [r3, #8]
 800190e:	2b00      	cmp	r3, #0
 8001910:	f000 8081 	beq.w	8001a16 <HAL_RCC_OscConfig+0xaae>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001914:	f7ff f856 	bl	80009c4 <HAL_GetTick>
 8001918:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800191c:	e00b      	b.n	8001936 <HAL_RCC_OscConfig+0x9ce>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800191e:	f7ff f851 	bl	80009c4 <HAL_GetTick>
 8001922:	4602      	mov	r2, r0
 8001924:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001928:	1ad3      	subs	r3, r2, r3
 800192a:	f241 3288 	movw	r2, #5000	; 0x1388
 800192e:	4293      	cmp	r3, r2
 8001930:	d901      	bls.n	8001936 <HAL_RCC_OscConfig+0x9ce>
        {
          return HAL_TIMEOUT;
 8001932:	2303      	movs	r3, #3
 8001934:	e365      	b.n	8002002 <HAL_RCC_OscConfig+0x109a>
 8001936:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800193a:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 800193e:	2202      	movs	r2, #2
 8001940:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001942:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001946:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	fa93 f2a3 	rbit	r2, r3
 8001950:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001954:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8001958:	601a      	str	r2, [r3, #0]
 800195a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800195e:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8001962:	2202      	movs	r2, #2
 8001964:	601a      	str	r2, [r3, #0]
 8001966:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800196a:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	fa93 f2a3 	rbit	r2, r3
 8001974:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001978:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 800197c:	601a      	str	r2, [r3, #0]
  return result;
 800197e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001982:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8001986:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001988:	fab3 f383 	clz	r3, r3
 800198c:	b2db      	uxtb	r3, r3
 800198e:	095b      	lsrs	r3, r3, #5
 8001990:	b2db      	uxtb	r3, r3
 8001992:	f043 0302 	orr.w	r3, r3, #2
 8001996:	b2db      	uxtb	r3, r3
 8001998:	2b02      	cmp	r3, #2
 800199a:	d102      	bne.n	80019a2 <HAL_RCC_OscConfig+0xa3a>
 800199c:	4b42      	ldr	r3, [pc, #264]	; (8001aa8 <HAL_RCC_OscConfig+0xb40>)
 800199e:	6a1b      	ldr	r3, [r3, #32]
 80019a0:	e013      	b.n	80019ca <HAL_RCC_OscConfig+0xa62>
 80019a2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80019a6:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 80019aa:	2202      	movs	r2, #2
 80019ac:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019ae:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80019b2:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	fa93 f2a3 	rbit	r2, r3
 80019bc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80019c0:	f5a3 73ac 	sub.w	r3, r3, #344	; 0x158
 80019c4:	601a      	str	r2, [r3, #0]
 80019c6:	4b38      	ldr	r3, [pc, #224]	; (8001aa8 <HAL_RCC_OscConfig+0xb40>)
 80019c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019ca:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80019ce:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 80019d2:	2102      	movs	r1, #2
 80019d4:	6011      	str	r1, [r2, #0]
 80019d6:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80019da:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 80019de:	6812      	ldr	r2, [r2, #0]
 80019e0:	fa92 f1a2 	rbit	r1, r2
 80019e4:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80019e8:	f5a2 72b0 	sub.w	r2, r2, #352	; 0x160
 80019ec:	6011      	str	r1, [r2, #0]
  return result;
 80019ee:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80019f2:	f5a2 72b0 	sub.w	r2, r2, #352	; 0x160
 80019f6:	6812      	ldr	r2, [r2, #0]
 80019f8:	fab2 f282 	clz	r2, r2
 80019fc:	b2d2      	uxtb	r2, r2
 80019fe:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001a02:	b2d2      	uxtb	r2, r2
 8001a04:	f002 021f 	and.w	r2, r2, #31
 8001a08:	2101      	movs	r1, #1
 8001a0a:	fa01 f202 	lsl.w	r2, r1, r2
 8001a0e:	4013      	ands	r3, r2
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d084      	beq.n	800191e <HAL_RCC_OscConfig+0x9b6>
 8001a14:	e083      	b.n	8001b1e <HAL_RCC_OscConfig+0xbb6>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a16:	f7fe ffd5 	bl	80009c4 <HAL_GetTick>
 8001a1a:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001a1e:	e00b      	b.n	8001a38 <HAL_RCC_OscConfig+0xad0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001a20:	f7fe ffd0 	bl	80009c4 <HAL_GetTick>
 8001a24:	4602      	mov	r2, r0
 8001a26:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001a2a:	1ad3      	subs	r3, r2, r3
 8001a2c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a30:	4293      	cmp	r3, r2
 8001a32:	d901      	bls.n	8001a38 <HAL_RCC_OscConfig+0xad0>
        {
          return HAL_TIMEOUT;
 8001a34:	2303      	movs	r3, #3
 8001a36:	e2e4      	b.n	8002002 <HAL_RCC_OscConfig+0x109a>
 8001a38:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001a3c:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 8001a40:	2202      	movs	r2, #2
 8001a42:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a44:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001a48:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	fa93 f2a3 	rbit	r2, r3
 8001a52:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001a56:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8001a5a:	601a      	str	r2, [r3, #0]
 8001a5c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001a60:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8001a64:	2202      	movs	r2, #2
 8001a66:	601a      	str	r2, [r3, #0]
 8001a68:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001a6c:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	fa93 f2a3 	rbit	r2, r3
 8001a76:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001a7a:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8001a7e:	601a      	str	r2, [r3, #0]
  return result;
 8001a80:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001a84:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8001a88:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001a8a:	fab3 f383 	clz	r3, r3
 8001a8e:	b2db      	uxtb	r3, r3
 8001a90:	095b      	lsrs	r3, r3, #5
 8001a92:	b2db      	uxtb	r3, r3
 8001a94:	f043 0302 	orr.w	r3, r3, #2
 8001a98:	b2db      	uxtb	r3, r3
 8001a9a:	2b02      	cmp	r3, #2
 8001a9c:	d106      	bne.n	8001aac <HAL_RCC_OscConfig+0xb44>
 8001a9e:	4b02      	ldr	r3, [pc, #8]	; (8001aa8 <HAL_RCC_OscConfig+0xb40>)
 8001aa0:	6a1b      	ldr	r3, [r3, #32]
 8001aa2:	e017      	b.n	8001ad4 <HAL_RCC_OscConfig+0xb6c>
 8001aa4:	40007000 	.word	0x40007000
 8001aa8:	40021000 	.word	0x40021000
 8001aac:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001ab0:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 8001ab4:	2202      	movs	r2, #2
 8001ab6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ab8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001abc:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	fa93 f2a3 	rbit	r2, r3
 8001ac6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001aca:	f5a3 73bc 	sub.w	r3, r3, #376	; 0x178
 8001ace:	601a      	str	r2, [r3, #0]
 8001ad0:	4bb3      	ldr	r3, [pc, #716]	; (8001da0 <HAL_RCC_OscConfig+0xe38>)
 8001ad2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ad4:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8001ad8:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8001adc:	2102      	movs	r1, #2
 8001ade:	6011      	str	r1, [r2, #0]
 8001ae0:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8001ae4:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8001ae8:	6812      	ldr	r2, [r2, #0]
 8001aea:	fa92 f1a2 	rbit	r1, r2
 8001aee:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8001af2:	f5a2 72c0 	sub.w	r2, r2, #384	; 0x180
 8001af6:	6011      	str	r1, [r2, #0]
  return result;
 8001af8:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8001afc:	f5a2 72c0 	sub.w	r2, r2, #384	; 0x180
 8001b00:	6812      	ldr	r2, [r2, #0]
 8001b02:	fab2 f282 	clz	r2, r2
 8001b06:	b2d2      	uxtb	r2, r2
 8001b08:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001b0c:	b2d2      	uxtb	r2, r2
 8001b0e:	f002 021f 	and.w	r2, r2, #31
 8001b12:	2101      	movs	r1, #1
 8001b14:	fa01 f202 	lsl.w	r2, r1, r2
 8001b18:	4013      	ands	r3, r2
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d180      	bne.n	8001a20 <HAL_RCC_OscConfig+0xab8>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001b1e:	f897 3207 	ldrb.w	r3, [r7, #519]	; 0x207
 8001b22:	2b01      	cmp	r3, #1
 8001b24:	d105      	bne.n	8001b32 <HAL_RCC_OscConfig+0xbca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001b26:	4b9e      	ldr	r3, [pc, #632]	; (8001da0 <HAL_RCC_OscConfig+0xe38>)
 8001b28:	69db      	ldr	r3, [r3, #28]
 8001b2a:	4a9d      	ldr	r2, [pc, #628]	; (8001da0 <HAL_RCC_OscConfig+0xe38>)
 8001b2c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001b30:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001b32:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001b36:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	699b      	ldr	r3, [r3, #24]
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	f000 825e 	beq.w	8002000 <HAL_RCC_OscConfig+0x1098>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001b44:	4b96      	ldr	r3, [pc, #600]	; (8001da0 <HAL_RCC_OscConfig+0xe38>)
 8001b46:	685b      	ldr	r3, [r3, #4]
 8001b48:	f003 030c 	and.w	r3, r3, #12
 8001b4c:	2b08      	cmp	r3, #8
 8001b4e:	f000 821f 	beq.w	8001f90 <HAL_RCC_OscConfig+0x1028>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001b52:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001b56:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	699b      	ldr	r3, [r3, #24]
 8001b5e:	2b02      	cmp	r3, #2
 8001b60:	f040 8170 	bne.w	8001e44 <HAL_RCC_OscConfig+0xedc>
 8001b64:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001b68:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8001b6c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001b70:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b72:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001b76:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	fa93 f2a3 	rbit	r2, r3
 8001b80:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001b84:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8001b88:	601a      	str	r2, [r3, #0]
  return result;
 8001b8a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001b8e:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8001b92:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b94:	fab3 f383 	clz	r3, r3
 8001b98:	b2db      	uxtb	r3, r3
 8001b9a:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001b9e:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001ba2:	009b      	lsls	r3, r3, #2
 8001ba4:	461a      	mov	r2, r3
 8001ba6:	2300      	movs	r3, #0
 8001ba8:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001baa:	f7fe ff0b 	bl	80009c4 <HAL_GetTick>
 8001bae:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001bb2:	e009      	b.n	8001bc8 <HAL_RCC_OscConfig+0xc60>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001bb4:	f7fe ff06 	bl	80009c4 <HAL_GetTick>
 8001bb8:	4602      	mov	r2, r0
 8001bba:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001bbe:	1ad3      	subs	r3, r2, r3
 8001bc0:	2b02      	cmp	r3, #2
 8001bc2:	d901      	bls.n	8001bc8 <HAL_RCC_OscConfig+0xc60>
          {
            return HAL_TIMEOUT;
 8001bc4:	2303      	movs	r3, #3
 8001bc6:	e21c      	b.n	8002002 <HAL_RCC_OscConfig+0x109a>
 8001bc8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001bcc:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8001bd0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001bd4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bd6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001bda:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	fa93 f2a3 	rbit	r2, r3
 8001be4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001be8:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8001bec:	601a      	str	r2, [r3, #0]
  return result;
 8001bee:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001bf2:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8001bf6:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001bf8:	fab3 f383 	clz	r3, r3
 8001bfc:	b2db      	uxtb	r3, r3
 8001bfe:	095b      	lsrs	r3, r3, #5
 8001c00:	b2db      	uxtb	r3, r3
 8001c02:	f043 0301 	orr.w	r3, r3, #1
 8001c06:	b2db      	uxtb	r3, r3
 8001c08:	2b01      	cmp	r3, #1
 8001c0a:	d102      	bne.n	8001c12 <HAL_RCC_OscConfig+0xcaa>
 8001c0c:	4b64      	ldr	r3, [pc, #400]	; (8001da0 <HAL_RCC_OscConfig+0xe38>)
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	e027      	b.n	8001c62 <HAL_RCC_OscConfig+0xcfa>
 8001c12:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001c16:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8001c1a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001c1e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c20:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001c24:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	fa93 f2a3 	rbit	r2, r3
 8001c2e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001c32:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8001c36:	601a      	str	r2, [r3, #0]
 8001c38:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001c3c:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8001c40:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001c44:	601a      	str	r2, [r3, #0]
 8001c46:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001c4a:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	fa93 f2a3 	rbit	r2, r3
 8001c54:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001c58:	f5a3 73d0 	sub.w	r3, r3, #416	; 0x1a0
 8001c5c:	601a      	str	r2, [r3, #0]
 8001c5e:	4b50      	ldr	r3, [pc, #320]	; (8001da0 <HAL_RCC_OscConfig+0xe38>)
 8001c60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c62:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8001c66:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8001c6a:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001c6e:	6011      	str	r1, [r2, #0]
 8001c70:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8001c74:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8001c78:	6812      	ldr	r2, [r2, #0]
 8001c7a:	fa92 f1a2 	rbit	r1, r2
 8001c7e:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8001c82:	f5a2 72d4 	sub.w	r2, r2, #424	; 0x1a8
 8001c86:	6011      	str	r1, [r2, #0]
  return result;
 8001c88:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8001c8c:	f5a2 72d4 	sub.w	r2, r2, #424	; 0x1a8
 8001c90:	6812      	ldr	r2, [r2, #0]
 8001c92:	fab2 f282 	clz	r2, r2
 8001c96:	b2d2      	uxtb	r2, r2
 8001c98:	f042 0220 	orr.w	r2, r2, #32
 8001c9c:	b2d2      	uxtb	r2, r2
 8001c9e:	f002 021f 	and.w	r2, r2, #31
 8001ca2:	2101      	movs	r1, #1
 8001ca4:	fa01 f202 	lsl.w	r2, r1, r2
 8001ca8:	4013      	ands	r3, r2
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d182      	bne.n	8001bb4 <HAL_RCC_OscConfig+0xc4c>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001cae:	4b3c      	ldr	r3, [pc, #240]	; (8001da0 <HAL_RCC_OscConfig+0xe38>)
 8001cb0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001cb2:	f023 020f 	bic.w	r2, r3, #15
 8001cb6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001cba:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cc2:	4937      	ldr	r1, [pc, #220]	; (8001da0 <HAL_RCC_OscConfig+0xe38>)
 8001cc4:	4313      	orrs	r3, r2
 8001cc6:	62cb      	str	r3, [r1, #44]	; 0x2c
 8001cc8:	4b35      	ldr	r3, [pc, #212]	; (8001da0 <HAL_RCC_OscConfig+0xe38>)
 8001cca:	685b      	ldr	r3, [r3, #4]
 8001ccc:	f423 1276 	bic.w	r2, r3, #4030464	; 0x3d8000
 8001cd0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001cd4:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	6a19      	ldr	r1, [r3, #32]
 8001cdc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001ce0:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	69db      	ldr	r3, [r3, #28]
 8001ce8:	430b      	orrs	r3, r1
 8001cea:	492d      	ldr	r1, [pc, #180]	; (8001da0 <HAL_RCC_OscConfig+0xe38>)
 8001cec:	4313      	orrs	r3, r2
 8001cee:	604b      	str	r3, [r1, #4]
 8001cf0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001cf4:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8001cf8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001cfc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cfe:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001d02:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	fa93 f2a3 	rbit	r2, r3
 8001d0c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001d10:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8001d14:	601a      	str	r2, [r3, #0]
  return result;
 8001d16:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001d1a:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8001d1e:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001d20:	fab3 f383 	clz	r3, r3
 8001d24:	b2db      	uxtb	r3, r3
 8001d26:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001d2a:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001d2e:	009b      	lsls	r3, r3, #2
 8001d30:	461a      	mov	r2, r3
 8001d32:	2301      	movs	r3, #1
 8001d34:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d36:	f7fe fe45 	bl	80009c4 <HAL_GetTick>
 8001d3a:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001d3e:	e009      	b.n	8001d54 <HAL_RCC_OscConfig+0xdec>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001d40:	f7fe fe40 	bl	80009c4 <HAL_GetTick>
 8001d44:	4602      	mov	r2, r0
 8001d46:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001d4a:	1ad3      	subs	r3, r2, r3
 8001d4c:	2b02      	cmp	r3, #2
 8001d4e:	d901      	bls.n	8001d54 <HAL_RCC_OscConfig+0xdec>
          {
            return HAL_TIMEOUT;
 8001d50:	2303      	movs	r3, #3
 8001d52:	e156      	b.n	8002002 <HAL_RCC_OscConfig+0x109a>
 8001d54:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001d58:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8001d5c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001d60:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d62:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001d66:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	fa93 f2a3 	rbit	r2, r3
 8001d70:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001d74:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8001d78:	601a      	str	r2, [r3, #0]
  return result;
 8001d7a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001d7e:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8001d82:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001d84:	fab3 f383 	clz	r3, r3
 8001d88:	b2db      	uxtb	r3, r3
 8001d8a:	095b      	lsrs	r3, r3, #5
 8001d8c:	b2db      	uxtb	r3, r3
 8001d8e:	f043 0301 	orr.w	r3, r3, #1
 8001d92:	b2db      	uxtb	r3, r3
 8001d94:	2b01      	cmp	r3, #1
 8001d96:	d105      	bne.n	8001da4 <HAL_RCC_OscConfig+0xe3c>
 8001d98:	4b01      	ldr	r3, [pc, #4]	; (8001da0 <HAL_RCC_OscConfig+0xe38>)
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	e02a      	b.n	8001df4 <HAL_RCC_OscConfig+0xe8c>
 8001d9e:	bf00      	nop
 8001da0:	40021000 	.word	0x40021000
 8001da4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001da8:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8001dac:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001db0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001db2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001db6:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	fa93 f2a3 	rbit	r2, r3
 8001dc0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001dc4:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8001dc8:	601a      	str	r2, [r3, #0]
 8001dca:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001dce:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8001dd2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001dd6:	601a      	str	r2, [r3, #0]
 8001dd8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001ddc:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	fa93 f2a3 	rbit	r2, r3
 8001de6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001dea:	f5a3 73e4 	sub.w	r3, r3, #456	; 0x1c8
 8001dee:	601a      	str	r2, [r3, #0]
 8001df0:	4b86      	ldr	r3, [pc, #536]	; (800200c <HAL_RCC_OscConfig+0x10a4>)
 8001df2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001df4:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8001df8:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8001dfc:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001e00:	6011      	str	r1, [r2, #0]
 8001e02:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8001e06:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8001e0a:	6812      	ldr	r2, [r2, #0]
 8001e0c:	fa92 f1a2 	rbit	r1, r2
 8001e10:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8001e14:	f5a2 72e8 	sub.w	r2, r2, #464	; 0x1d0
 8001e18:	6011      	str	r1, [r2, #0]
  return result;
 8001e1a:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8001e1e:	f5a2 72e8 	sub.w	r2, r2, #464	; 0x1d0
 8001e22:	6812      	ldr	r2, [r2, #0]
 8001e24:	fab2 f282 	clz	r2, r2
 8001e28:	b2d2      	uxtb	r2, r2
 8001e2a:	f042 0220 	orr.w	r2, r2, #32
 8001e2e:	b2d2      	uxtb	r2, r2
 8001e30:	f002 021f 	and.w	r2, r2, #31
 8001e34:	2101      	movs	r1, #1
 8001e36:	fa01 f202 	lsl.w	r2, r1, r2
 8001e3a:	4013      	ands	r3, r2
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	f43f af7f 	beq.w	8001d40 <HAL_RCC_OscConfig+0xdd8>
 8001e42:	e0dd      	b.n	8002000 <HAL_RCC_OscConfig+0x1098>
 8001e44:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001e48:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8001e4c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001e50:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e52:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001e56:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	fa93 f2a3 	rbit	r2, r3
 8001e60:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001e64:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8001e68:	601a      	str	r2, [r3, #0]
  return result;
 8001e6a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001e6e:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8001e72:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e74:	fab3 f383 	clz	r3, r3
 8001e78:	b2db      	uxtb	r3, r3
 8001e7a:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001e7e:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001e82:	009b      	lsls	r3, r3, #2
 8001e84:	461a      	mov	r2, r3
 8001e86:	2300      	movs	r3, #0
 8001e88:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e8a:	f7fe fd9b 	bl	80009c4 <HAL_GetTick>
 8001e8e:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001e92:	e009      	b.n	8001ea8 <HAL_RCC_OscConfig+0xf40>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001e94:	f7fe fd96 	bl	80009c4 <HAL_GetTick>
 8001e98:	4602      	mov	r2, r0
 8001e9a:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001e9e:	1ad3      	subs	r3, r2, r3
 8001ea0:	2b02      	cmp	r3, #2
 8001ea2:	d901      	bls.n	8001ea8 <HAL_RCC_OscConfig+0xf40>
          {
            return HAL_TIMEOUT;
 8001ea4:	2303      	movs	r3, #3
 8001ea6:	e0ac      	b.n	8002002 <HAL_RCC_OscConfig+0x109a>
 8001ea8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001eac:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8001eb0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001eb4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001eb6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001eba:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	fa93 f2a3 	rbit	r2, r3
 8001ec4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001ec8:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8001ecc:	601a      	str	r2, [r3, #0]
  return result;
 8001ece:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001ed2:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8001ed6:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ed8:	fab3 f383 	clz	r3, r3
 8001edc:	b2db      	uxtb	r3, r3
 8001ede:	095b      	lsrs	r3, r3, #5
 8001ee0:	b2db      	uxtb	r3, r3
 8001ee2:	f043 0301 	orr.w	r3, r3, #1
 8001ee6:	b2db      	uxtb	r3, r3
 8001ee8:	2b01      	cmp	r3, #1
 8001eea:	d102      	bne.n	8001ef2 <HAL_RCC_OscConfig+0xf8a>
 8001eec:	4b47      	ldr	r3, [pc, #284]	; (800200c <HAL_RCC_OscConfig+0x10a4>)
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	e027      	b.n	8001f42 <HAL_RCC_OscConfig+0xfda>
 8001ef2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001ef6:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 8001efa:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001efe:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f00:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001f04:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	fa93 f2a3 	rbit	r2, r3
 8001f0e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001f12:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8001f16:	601a      	str	r2, [r3, #0]
 8001f18:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001f1c:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 8001f20:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001f24:	601a      	str	r2, [r3, #0]
 8001f26:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001f2a:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	fa93 f2a3 	rbit	r2, r3
 8001f34:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001f38:	f5a3 73f8 	sub.w	r3, r3, #496	; 0x1f0
 8001f3c:	601a      	str	r2, [r3, #0]
 8001f3e:	4b33      	ldr	r3, [pc, #204]	; (800200c <HAL_RCC_OscConfig+0x10a4>)
 8001f40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f42:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8001f46:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8001f4a:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001f4e:	6011      	str	r1, [r2, #0]
 8001f50:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8001f54:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8001f58:	6812      	ldr	r2, [r2, #0]
 8001f5a:	fa92 f1a2 	rbit	r1, r2
 8001f5e:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8001f62:	f5a2 72fc 	sub.w	r2, r2, #504	; 0x1f8
 8001f66:	6011      	str	r1, [r2, #0]
  return result;
 8001f68:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8001f6c:	f5a2 72fc 	sub.w	r2, r2, #504	; 0x1f8
 8001f70:	6812      	ldr	r2, [r2, #0]
 8001f72:	fab2 f282 	clz	r2, r2
 8001f76:	b2d2      	uxtb	r2, r2
 8001f78:	f042 0220 	orr.w	r2, r2, #32
 8001f7c:	b2d2      	uxtb	r2, r2
 8001f7e:	f002 021f 	and.w	r2, r2, #31
 8001f82:	2101      	movs	r1, #1
 8001f84:	fa01 f202 	lsl.w	r2, r1, r2
 8001f88:	4013      	ands	r3, r2
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d182      	bne.n	8001e94 <HAL_RCC_OscConfig+0xf2c>
 8001f8e:	e037      	b.n	8002000 <HAL_RCC_OscConfig+0x1098>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001f90:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001f94:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	699b      	ldr	r3, [r3, #24]
 8001f9c:	2b01      	cmp	r3, #1
 8001f9e:	d101      	bne.n	8001fa4 <HAL_RCC_OscConfig+0x103c>
      {
        return HAL_ERROR;
 8001fa0:	2301      	movs	r3, #1
 8001fa2:	e02e      	b.n	8002002 <HAL_RCC_OscConfig+0x109a>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001fa4:	4b19      	ldr	r3, [pc, #100]	; (800200c <HAL_RCC_OscConfig+0x10a4>)
 8001fa6:	685b      	ldr	r3, [r3, #4]
 8001fa8:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 8001fac:	4b17      	ldr	r3, [pc, #92]	; (800200c <HAL_RCC_OscConfig+0x10a4>)
 8001fae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fb0:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8001fb4:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8001fb8:	f403 32c0 	and.w	r2, r3, #98304	; 0x18000
 8001fbc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001fc0:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	69db      	ldr	r3, [r3, #28]
 8001fc8:	429a      	cmp	r2, r3
 8001fca:	d117      	bne.n	8001ffc <HAL_RCC_OscConfig+0x1094>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8001fcc:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8001fd0:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001fd4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001fd8:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8001fe0:	429a      	cmp	r2, r3
 8001fe2:	d10b      	bne.n	8001ffc <HAL_RCC_OscConfig+0x1094>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 8001fe4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001fe8:	f003 020f 	and.w	r2, r3, #15
 8001fec:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001ff0:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8001ff8:	429a      	cmp	r2, r3
 8001ffa:	d001      	beq.n	8002000 <HAL_RCC_OscConfig+0x1098>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 8001ffc:	2301      	movs	r3, #1
 8001ffe:	e000      	b.n	8002002 <HAL_RCC_OscConfig+0x109a>
        }
      }
    }
  }

  return HAL_OK;
 8002000:	2300      	movs	r3, #0
}
 8002002:	4618      	mov	r0, r3
 8002004:	f507 7702 	add.w	r7, r7, #520	; 0x208
 8002008:	46bd      	mov	sp, r7
 800200a:	bd80      	pop	{r7, pc}
 800200c:	40021000 	.word	0x40021000

08002010 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002010:	b580      	push	{r7, lr}
 8002012:	b09e      	sub	sp, #120	; 0x78
 8002014:	af00      	add	r7, sp, #0
 8002016:	6078      	str	r0, [r7, #4]
 8002018:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800201a:	2300      	movs	r3, #0
 800201c:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	2b00      	cmp	r3, #0
 8002022:	d101      	bne.n	8002028 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002024:	2301      	movs	r3, #1
 8002026:	e162      	b.n	80022ee <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002028:	4b90      	ldr	r3, [pc, #576]	; (800226c <HAL_RCC_ClockConfig+0x25c>)
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	f003 0307 	and.w	r3, r3, #7
 8002030:	683a      	ldr	r2, [r7, #0]
 8002032:	429a      	cmp	r2, r3
 8002034:	d910      	bls.n	8002058 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002036:	4b8d      	ldr	r3, [pc, #564]	; (800226c <HAL_RCC_ClockConfig+0x25c>)
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	f023 0207 	bic.w	r2, r3, #7
 800203e:	498b      	ldr	r1, [pc, #556]	; (800226c <HAL_RCC_ClockConfig+0x25c>)
 8002040:	683b      	ldr	r3, [r7, #0]
 8002042:	4313      	orrs	r3, r2
 8002044:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002046:	4b89      	ldr	r3, [pc, #548]	; (800226c <HAL_RCC_ClockConfig+0x25c>)
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	f003 0307 	and.w	r3, r3, #7
 800204e:	683a      	ldr	r2, [r7, #0]
 8002050:	429a      	cmp	r2, r3
 8002052:	d001      	beq.n	8002058 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002054:	2301      	movs	r3, #1
 8002056:	e14a      	b.n	80022ee <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	f003 0302 	and.w	r3, r3, #2
 8002060:	2b00      	cmp	r3, #0
 8002062:	d008      	beq.n	8002076 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002064:	4b82      	ldr	r3, [pc, #520]	; (8002270 <HAL_RCC_ClockConfig+0x260>)
 8002066:	685b      	ldr	r3, [r3, #4]
 8002068:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	689b      	ldr	r3, [r3, #8]
 8002070:	497f      	ldr	r1, [pc, #508]	; (8002270 <HAL_RCC_ClockConfig+0x260>)
 8002072:	4313      	orrs	r3, r2
 8002074:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	f003 0301 	and.w	r3, r3, #1
 800207e:	2b00      	cmp	r3, #0
 8002080:	f000 80dc 	beq.w	800223c <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	685b      	ldr	r3, [r3, #4]
 8002088:	2b01      	cmp	r3, #1
 800208a:	d13c      	bne.n	8002106 <HAL_RCC_ClockConfig+0xf6>
 800208c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002090:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002092:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002094:	fa93 f3a3 	rbit	r3, r3
 8002098:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 800209a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800209c:	fab3 f383 	clz	r3, r3
 80020a0:	b2db      	uxtb	r3, r3
 80020a2:	095b      	lsrs	r3, r3, #5
 80020a4:	b2db      	uxtb	r3, r3
 80020a6:	f043 0301 	orr.w	r3, r3, #1
 80020aa:	b2db      	uxtb	r3, r3
 80020ac:	2b01      	cmp	r3, #1
 80020ae:	d102      	bne.n	80020b6 <HAL_RCC_ClockConfig+0xa6>
 80020b0:	4b6f      	ldr	r3, [pc, #444]	; (8002270 <HAL_RCC_ClockConfig+0x260>)
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	e00f      	b.n	80020d6 <HAL_RCC_ClockConfig+0xc6>
 80020b6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80020ba:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020bc:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80020be:	fa93 f3a3 	rbit	r3, r3
 80020c2:	667b      	str	r3, [r7, #100]	; 0x64
 80020c4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80020c8:	663b      	str	r3, [r7, #96]	; 0x60
 80020ca:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80020cc:	fa93 f3a3 	rbit	r3, r3
 80020d0:	65fb      	str	r3, [r7, #92]	; 0x5c
 80020d2:	4b67      	ldr	r3, [pc, #412]	; (8002270 <HAL_RCC_ClockConfig+0x260>)
 80020d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020d6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80020da:	65ba      	str	r2, [r7, #88]	; 0x58
 80020dc:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80020de:	fa92 f2a2 	rbit	r2, r2
 80020e2:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 80020e4:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80020e6:	fab2 f282 	clz	r2, r2
 80020ea:	b2d2      	uxtb	r2, r2
 80020ec:	f042 0220 	orr.w	r2, r2, #32
 80020f0:	b2d2      	uxtb	r2, r2
 80020f2:	f002 021f 	and.w	r2, r2, #31
 80020f6:	2101      	movs	r1, #1
 80020f8:	fa01 f202 	lsl.w	r2, r1, r2
 80020fc:	4013      	ands	r3, r2
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d17b      	bne.n	80021fa <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8002102:	2301      	movs	r3, #1
 8002104:	e0f3      	b.n	80022ee <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	685b      	ldr	r3, [r3, #4]
 800210a:	2b02      	cmp	r3, #2
 800210c:	d13c      	bne.n	8002188 <HAL_RCC_ClockConfig+0x178>
 800210e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002112:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002114:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002116:	fa93 f3a3 	rbit	r3, r3
 800211a:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 800211c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800211e:	fab3 f383 	clz	r3, r3
 8002122:	b2db      	uxtb	r3, r3
 8002124:	095b      	lsrs	r3, r3, #5
 8002126:	b2db      	uxtb	r3, r3
 8002128:	f043 0301 	orr.w	r3, r3, #1
 800212c:	b2db      	uxtb	r3, r3
 800212e:	2b01      	cmp	r3, #1
 8002130:	d102      	bne.n	8002138 <HAL_RCC_ClockConfig+0x128>
 8002132:	4b4f      	ldr	r3, [pc, #316]	; (8002270 <HAL_RCC_ClockConfig+0x260>)
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	e00f      	b.n	8002158 <HAL_RCC_ClockConfig+0x148>
 8002138:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800213c:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800213e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002140:	fa93 f3a3 	rbit	r3, r3
 8002144:	647b      	str	r3, [r7, #68]	; 0x44
 8002146:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800214a:	643b      	str	r3, [r7, #64]	; 0x40
 800214c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800214e:	fa93 f3a3 	rbit	r3, r3
 8002152:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002154:	4b46      	ldr	r3, [pc, #280]	; (8002270 <HAL_RCC_ClockConfig+0x260>)
 8002156:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002158:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800215c:	63ba      	str	r2, [r7, #56]	; 0x38
 800215e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002160:	fa92 f2a2 	rbit	r2, r2
 8002164:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8002166:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002168:	fab2 f282 	clz	r2, r2
 800216c:	b2d2      	uxtb	r2, r2
 800216e:	f042 0220 	orr.w	r2, r2, #32
 8002172:	b2d2      	uxtb	r2, r2
 8002174:	f002 021f 	and.w	r2, r2, #31
 8002178:	2101      	movs	r1, #1
 800217a:	fa01 f202 	lsl.w	r2, r1, r2
 800217e:	4013      	ands	r3, r2
 8002180:	2b00      	cmp	r3, #0
 8002182:	d13a      	bne.n	80021fa <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8002184:	2301      	movs	r3, #1
 8002186:	e0b2      	b.n	80022ee <HAL_RCC_ClockConfig+0x2de>
 8002188:	2302      	movs	r3, #2
 800218a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800218c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800218e:	fa93 f3a3 	rbit	r3, r3
 8002192:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8002194:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002196:	fab3 f383 	clz	r3, r3
 800219a:	b2db      	uxtb	r3, r3
 800219c:	095b      	lsrs	r3, r3, #5
 800219e:	b2db      	uxtb	r3, r3
 80021a0:	f043 0301 	orr.w	r3, r3, #1
 80021a4:	b2db      	uxtb	r3, r3
 80021a6:	2b01      	cmp	r3, #1
 80021a8:	d102      	bne.n	80021b0 <HAL_RCC_ClockConfig+0x1a0>
 80021aa:	4b31      	ldr	r3, [pc, #196]	; (8002270 <HAL_RCC_ClockConfig+0x260>)
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	e00d      	b.n	80021cc <HAL_RCC_ClockConfig+0x1bc>
 80021b0:	2302      	movs	r3, #2
 80021b2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80021b6:	fa93 f3a3 	rbit	r3, r3
 80021ba:	627b      	str	r3, [r7, #36]	; 0x24
 80021bc:	2302      	movs	r3, #2
 80021be:	623b      	str	r3, [r7, #32]
 80021c0:	6a3b      	ldr	r3, [r7, #32]
 80021c2:	fa93 f3a3 	rbit	r3, r3
 80021c6:	61fb      	str	r3, [r7, #28]
 80021c8:	4b29      	ldr	r3, [pc, #164]	; (8002270 <HAL_RCC_ClockConfig+0x260>)
 80021ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021cc:	2202      	movs	r2, #2
 80021ce:	61ba      	str	r2, [r7, #24]
 80021d0:	69ba      	ldr	r2, [r7, #24]
 80021d2:	fa92 f2a2 	rbit	r2, r2
 80021d6:	617a      	str	r2, [r7, #20]
  return result;
 80021d8:	697a      	ldr	r2, [r7, #20]
 80021da:	fab2 f282 	clz	r2, r2
 80021de:	b2d2      	uxtb	r2, r2
 80021e0:	f042 0220 	orr.w	r2, r2, #32
 80021e4:	b2d2      	uxtb	r2, r2
 80021e6:	f002 021f 	and.w	r2, r2, #31
 80021ea:	2101      	movs	r1, #1
 80021ec:	fa01 f202 	lsl.w	r2, r1, r2
 80021f0:	4013      	ands	r3, r2
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d101      	bne.n	80021fa <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80021f6:	2301      	movs	r3, #1
 80021f8:	e079      	b.n	80022ee <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80021fa:	4b1d      	ldr	r3, [pc, #116]	; (8002270 <HAL_RCC_ClockConfig+0x260>)
 80021fc:	685b      	ldr	r3, [r3, #4]
 80021fe:	f023 0203 	bic.w	r2, r3, #3
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	685b      	ldr	r3, [r3, #4]
 8002206:	491a      	ldr	r1, [pc, #104]	; (8002270 <HAL_RCC_ClockConfig+0x260>)
 8002208:	4313      	orrs	r3, r2
 800220a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800220c:	f7fe fbda 	bl	80009c4 <HAL_GetTick>
 8002210:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002212:	e00a      	b.n	800222a <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002214:	f7fe fbd6 	bl	80009c4 <HAL_GetTick>
 8002218:	4602      	mov	r2, r0
 800221a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800221c:	1ad3      	subs	r3, r2, r3
 800221e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002222:	4293      	cmp	r3, r2
 8002224:	d901      	bls.n	800222a <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8002226:	2303      	movs	r3, #3
 8002228:	e061      	b.n	80022ee <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800222a:	4b11      	ldr	r3, [pc, #68]	; (8002270 <HAL_RCC_ClockConfig+0x260>)
 800222c:	685b      	ldr	r3, [r3, #4]
 800222e:	f003 020c 	and.w	r2, r3, #12
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	685b      	ldr	r3, [r3, #4]
 8002236:	009b      	lsls	r3, r3, #2
 8002238:	429a      	cmp	r2, r3
 800223a:	d1eb      	bne.n	8002214 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800223c:	4b0b      	ldr	r3, [pc, #44]	; (800226c <HAL_RCC_ClockConfig+0x25c>)
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	f003 0307 	and.w	r3, r3, #7
 8002244:	683a      	ldr	r2, [r7, #0]
 8002246:	429a      	cmp	r2, r3
 8002248:	d214      	bcs.n	8002274 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800224a:	4b08      	ldr	r3, [pc, #32]	; (800226c <HAL_RCC_ClockConfig+0x25c>)
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	f023 0207 	bic.w	r2, r3, #7
 8002252:	4906      	ldr	r1, [pc, #24]	; (800226c <HAL_RCC_ClockConfig+0x25c>)
 8002254:	683b      	ldr	r3, [r7, #0]
 8002256:	4313      	orrs	r3, r2
 8002258:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800225a:	4b04      	ldr	r3, [pc, #16]	; (800226c <HAL_RCC_ClockConfig+0x25c>)
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	f003 0307 	and.w	r3, r3, #7
 8002262:	683a      	ldr	r2, [r7, #0]
 8002264:	429a      	cmp	r2, r3
 8002266:	d005      	beq.n	8002274 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8002268:	2301      	movs	r3, #1
 800226a:	e040      	b.n	80022ee <HAL_RCC_ClockConfig+0x2de>
 800226c:	40022000 	.word	0x40022000
 8002270:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	f003 0304 	and.w	r3, r3, #4
 800227c:	2b00      	cmp	r3, #0
 800227e:	d008      	beq.n	8002292 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002280:	4b1d      	ldr	r3, [pc, #116]	; (80022f8 <HAL_RCC_ClockConfig+0x2e8>)
 8002282:	685b      	ldr	r3, [r3, #4]
 8002284:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	68db      	ldr	r3, [r3, #12]
 800228c:	491a      	ldr	r1, [pc, #104]	; (80022f8 <HAL_RCC_ClockConfig+0x2e8>)
 800228e:	4313      	orrs	r3, r2
 8002290:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	f003 0308 	and.w	r3, r3, #8
 800229a:	2b00      	cmp	r3, #0
 800229c:	d009      	beq.n	80022b2 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800229e:	4b16      	ldr	r3, [pc, #88]	; (80022f8 <HAL_RCC_ClockConfig+0x2e8>)
 80022a0:	685b      	ldr	r3, [r3, #4]
 80022a2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	691b      	ldr	r3, [r3, #16]
 80022aa:	00db      	lsls	r3, r3, #3
 80022ac:	4912      	ldr	r1, [pc, #72]	; (80022f8 <HAL_RCC_ClockConfig+0x2e8>)
 80022ae:	4313      	orrs	r3, r2
 80022b0:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80022b2:	f000 f829 	bl	8002308 <HAL_RCC_GetSysClockFreq>
 80022b6:	4601      	mov	r1, r0
 80022b8:	4b0f      	ldr	r3, [pc, #60]	; (80022f8 <HAL_RCC_ClockConfig+0x2e8>)
 80022ba:	685b      	ldr	r3, [r3, #4]
 80022bc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80022c0:	22f0      	movs	r2, #240	; 0xf0
 80022c2:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022c4:	693a      	ldr	r2, [r7, #16]
 80022c6:	fa92 f2a2 	rbit	r2, r2
 80022ca:	60fa      	str	r2, [r7, #12]
  return result;
 80022cc:	68fa      	ldr	r2, [r7, #12]
 80022ce:	fab2 f282 	clz	r2, r2
 80022d2:	b2d2      	uxtb	r2, r2
 80022d4:	40d3      	lsrs	r3, r2
 80022d6:	4a09      	ldr	r2, [pc, #36]	; (80022fc <HAL_RCC_ClockConfig+0x2ec>)
 80022d8:	5cd3      	ldrb	r3, [r2, r3]
 80022da:	fa21 f303 	lsr.w	r3, r1, r3
 80022de:	4a08      	ldr	r2, [pc, #32]	; (8002300 <HAL_RCC_ClockConfig+0x2f0>)
 80022e0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 80022e2:	4b08      	ldr	r3, [pc, #32]	; (8002304 <HAL_RCC_ClockConfig+0x2f4>)
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	4618      	mov	r0, r3
 80022e8:	f7fe fb28 	bl	800093c <HAL_InitTick>
  
  return HAL_OK;
 80022ec:	2300      	movs	r3, #0
}
 80022ee:	4618      	mov	r0, r3
 80022f0:	3778      	adds	r7, #120	; 0x78
 80022f2:	46bd      	mov	sp, r7
 80022f4:	bd80      	pop	{r7, pc}
 80022f6:	bf00      	nop
 80022f8:	40021000 	.word	0x40021000
 80022fc:	08006dac 	.word	0x08006dac
 8002300:	20000000 	.word	0x20000000
 8002304:	20000004 	.word	0x20000004

08002308 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002308:	b480      	push	{r7}
 800230a:	b08b      	sub	sp, #44	; 0x2c
 800230c:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800230e:	2300      	movs	r3, #0
 8002310:	61fb      	str	r3, [r7, #28]
 8002312:	2300      	movs	r3, #0
 8002314:	61bb      	str	r3, [r7, #24]
 8002316:	2300      	movs	r3, #0
 8002318:	627b      	str	r3, [r7, #36]	; 0x24
 800231a:	2300      	movs	r3, #0
 800231c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800231e:	2300      	movs	r3, #0
 8002320:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8002322:	4b2a      	ldr	r3, [pc, #168]	; (80023cc <HAL_RCC_GetSysClockFreq+0xc4>)
 8002324:	685b      	ldr	r3, [r3, #4]
 8002326:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002328:	69fb      	ldr	r3, [r7, #28]
 800232a:	f003 030c 	and.w	r3, r3, #12
 800232e:	2b04      	cmp	r3, #4
 8002330:	d002      	beq.n	8002338 <HAL_RCC_GetSysClockFreq+0x30>
 8002332:	2b08      	cmp	r3, #8
 8002334:	d003      	beq.n	800233e <HAL_RCC_GetSysClockFreq+0x36>
 8002336:	e03f      	b.n	80023b8 <HAL_RCC_GetSysClockFreq+0xb0>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002338:	4b25      	ldr	r3, [pc, #148]	; (80023d0 <HAL_RCC_GetSysClockFreq+0xc8>)
 800233a:	623b      	str	r3, [r7, #32]
      break;
 800233c:	e03f      	b.n	80023be <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 800233e:	69fb      	ldr	r3, [r7, #28]
 8002340:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8002344:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8002348:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800234a:	68ba      	ldr	r2, [r7, #8]
 800234c:	fa92 f2a2 	rbit	r2, r2
 8002350:	607a      	str	r2, [r7, #4]
  return result;
 8002352:	687a      	ldr	r2, [r7, #4]
 8002354:	fab2 f282 	clz	r2, r2
 8002358:	b2d2      	uxtb	r2, r2
 800235a:	40d3      	lsrs	r3, r2
 800235c:	4a1d      	ldr	r2, [pc, #116]	; (80023d4 <HAL_RCC_GetSysClockFreq+0xcc>)
 800235e:	5cd3      	ldrb	r3, [r2, r3]
 8002360:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8002362:	4b1a      	ldr	r3, [pc, #104]	; (80023cc <HAL_RCC_GetSysClockFreq+0xc4>)
 8002364:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002366:	f003 030f 	and.w	r3, r3, #15
 800236a:	220f      	movs	r2, #15
 800236c:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800236e:	693a      	ldr	r2, [r7, #16]
 8002370:	fa92 f2a2 	rbit	r2, r2
 8002374:	60fa      	str	r2, [r7, #12]
  return result;
 8002376:	68fa      	ldr	r2, [r7, #12]
 8002378:	fab2 f282 	clz	r2, r2
 800237c:	b2d2      	uxtb	r2, r2
 800237e:	40d3      	lsrs	r3, r2
 8002380:	4a15      	ldr	r2, [pc, #84]	; (80023d8 <HAL_RCC_GetSysClockFreq+0xd0>)
 8002382:	5cd3      	ldrb	r3, [r2, r3]
 8002384:	61bb      	str	r3, [r7, #24]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 8002386:	69fb      	ldr	r3, [r7, #28]
 8002388:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800238c:	2b00      	cmp	r3, #0
 800238e:	d008      	beq.n	80023a2 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002390:	4a0f      	ldr	r2, [pc, #60]	; (80023d0 <HAL_RCC_GetSysClockFreq+0xc8>)
 8002392:	69bb      	ldr	r3, [r7, #24]
 8002394:	fbb2 f2f3 	udiv	r2, r2, r3
 8002398:	697b      	ldr	r3, [r7, #20]
 800239a:	fb02 f303 	mul.w	r3, r2, r3
 800239e:	627b      	str	r3, [r7, #36]	; 0x24
 80023a0:	e007      	b.n	80023b2 <HAL_RCC_GetSysClockFreq+0xaa>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80023a2:	4a0b      	ldr	r2, [pc, #44]	; (80023d0 <HAL_RCC_GetSysClockFreq+0xc8>)
 80023a4:	69bb      	ldr	r3, [r7, #24]
 80023a6:	fbb2 f2f3 	udiv	r2, r2, r3
 80023aa:	697b      	ldr	r3, [r7, #20]
 80023ac:	fb02 f303 	mul.w	r3, r2, r3
 80023b0:	627b      	str	r3, [r7, #36]	; 0x24
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 80023b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023b4:	623b      	str	r3, [r7, #32]
      break;
 80023b6:	e002      	b.n	80023be <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80023b8:	4b05      	ldr	r3, [pc, #20]	; (80023d0 <HAL_RCC_GetSysClockFreq+0xc8>)
 80023ba:	623b      	str	r3, [r7, #32]
      break;
 80023bc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80023be:	6a3b      	ldr	r3, [r7, #32]
}
 80023c0:	4618      	mov	r0, r3
 80023c2:	372c      	adds	r7, #44	; 0x2c
 80023c4:	46bd      	mov	sp, r7
 80023c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ca:	4770      	bx	lr
 80023cc:	40021000 	.word	0x40021000
 80023d0:	007a1200 	.word	0x007a1200
 80023d4:	08006dc4 	.word	0x08006dc4
 80023d8:	08006dd4 	.word	0x08006dd4

080023dc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80023dc:	b480      	push	{r7}
 80023de:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80023e0:	4b03      	ldr	r3, [pc, #12]	; (80023f0 <HAL_RCC_GetHCLKFreq+0x14>)
 80023e2:	681b      	ldr	r3, [r3, #0]
}
 80023e4:	4618      	mov	r0, r3
 80023e6:	46bd      	mov	sp, r7
 80023e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ec:	4770      	bx	lr
 80023ee:	bf00      	nop
 80023f0:	20000000 	.word	0x20000000

080023f4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80023f4:	b580      	push	{r7, lr}
 80023f6:	b082      	sub	sp, #8
 80023f8:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 80023fa:	f7ff ffef 	bl	80023dc <HAL_RCC_GetHCLKFreq>
 80023fe:	4601      	mov	r1, r0
 8002400:	4b0b      	ldr	r3, [pc, #44]	; (8002430 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8002402:	685b      	ldr	r3, [r3, #4]
 8002404:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8002408:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800240c:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800240e:	687a      	ldr	r2, [r7, #4]
 8002410:	fa92 f2a2 	rbit	r2, r2
 8002414:	603a      	str	r2, [r7, #0]
  return result;
 8002416:	683a      	ldr	r2, [r7, #0]
 8002418:	fab2 f282 	clz	r2, r2
 800241c:	b2d2      	uxtb	r2, r2
 800241e:	40d3      	lsrs	r3, r2
 8002420:	4a04      	ldr	r2, [pc, #16]	; (8002434 <HAL_RCC_GetPCLK1Freq+0x40>)
 8002422:	5cd3      	ldrb	r3, [r2, r3]
 8002424:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8002428:	4618      	mov	r0, r3
 800242a:	3708      	adds	r7, #8
 800242c:	46bd      	mov	sp, r7
 800242e:	bd80      	pop	{r7, pc}
 8002430:	40021000 	.word	0x40021000
 8002434:	08006dbc 	.word	0x08006dbc

08002438 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002438:	b580      	push	{r7, lr}
 800243a:	b082      	sub	sp, #8
 800243c:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 800243e:	f7ff ffcd 	bl	80023dc <HAL_RCC_GetHCLKFreq>
 8002442:	4601      	mov	r1, r0
 8002444:	4b0b      	ldr	r3, [pc, #44]	; (8002474 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8002446:	685b      	ldr	r3, [r3, #4]
 8002448:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 800244c:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8002450:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002452:	687a      	ldr	r2, [r7, #4]
 8002454:	fa92 f2a2 	rbit	r2, r2
 8002458:	603a      	str	r2, [r7, #0]
  return result;
 800245a:	683a      	ldr	r2, [r7, #0]
 800245c:	fab2 f282 	clz	r2, r2
 8002460:	b2d2      	uxtb	r2, r2
 8002462:	40d3      	lsrs	r3, r2
 8002464:	4a04      	ldr	r2, [pc, #16]	; (8002478 <HAL_RCC_GetPCLK2Freq+0x40>)
 8002466:	5cd3      	ldrb	r3, [r2, r3]
 8002468:	fa21 f303 	lsr.w	r3, r1, r3
} 
 800246c:	4618      	mov	r0, r3
 800246e:	3708      	adds	r7, #8
 8002470:	46bd      	mov	sp, r7
 8002472:	bd80      	pop	{r7, pc}
 8002474:	40021000 	.word	0x40021000
 8002478:	08006dbc 	.word	0x08006dbc

0800247c <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800247c:	b580      	push	{r7, lr}
 800247e:	b092      	sub	sp, #72	; 0x48
 8002480:	af00      	add	r7, sp, #0
 8002482:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002484:	2300      	movs	r3, #0
 8002486:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8002488:	2300      	movs	r3, #0
 800248a:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 800248c:	2300      	movs	r3, #0
 800248e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800249a:	2b00      	cmp	r3, #0
 800249c:	f000 80d4 	beq.w	8002648 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80024a0:	4b4e      	ldr	r3, [pc, #312]	; (80025dc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80024a2:	69db      	ldr	r3, [r3, #28]
 80024a4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d10e      	bne.n	80024ca <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80024ac:	4b4b      	ldr	r3, [pc, #300]	; (80025dc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80024ae:	69db      	ldr	r3, [r3, #28]
 80024b0:	4a4a      	ldr	r2, [pc, #296]	; (80025dc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80024b2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80024b6:	61d3      	str	r3, [r2, #28]
 80024b8:	4b48      	ldr	r3, [pc, #288]	; (80025dc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80024ba:	69db      	ldr	r3, [r3, #28]
 80024bc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80024c0:	60bb      	str	r3, [r7, #8]
 80024c2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80024c4:	2301      	movs	r3, #1
 80024c6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80024ca:	4b45      	ldr	r3, [pc, #276]	; (80025e0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d118      	bne.n	8002508 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80024d6:	4b42      	ldr	r3, [pc, #264]	; (80025e0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	4a41      	ldr	r2, [pc, #260]	; (80025e0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80024dc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80024e0:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80024e2:	f7fe fa6f 	bl	80009c4 <HAL_GetTick>
 80024e6:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80024e8:	e008      	b.n	80024fc <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80024ea:	f7fe fa6b 	bl	80009c4 <HAL_GetTick>
 80024ee:	4602      	mov	r2, r0
 80024f0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80024f2:	1ad3      	subs	r3, r2, r3
 80024f4:	2b64      	cmp	r3, #100	; 0x64
 80024f6:	d901      	bls.n	80024fc <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 80024f8:	2303      	movs	r3, #3
 80024fa:	e1d6      	b.n	80028aa <HAL_RCCEx_PeriphCLKConfig+0x42e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80024fc:	4b38      	ldr	r3, [pc, #224]	; (80025e0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002504:	2b00      	cmp	r3, #0
 8002506:	d0f0      	beq.n	80024ea <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002508:	4b34      	ldr	r3, [pc, #208]	; (80025dc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800250a:	6a1b      	ldr	r3, [r3, #32]
 800250c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002510:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002512:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002514:	2b00      	cmp	r3, #0
 8002516:	f000 8084 	beq.w	8002622 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	685b      	ldr	r3, [r3, #4]
 800251e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002522:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002524:	429a      	cmp	r2, r3
 8002526:	d07c      	beq.n	8002622 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002528:	4b2c      	ldr	r3, [pc, #176]	; (80025dc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800252a:	6a1b      	ldr	r3, [r3, #32]
 800252c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002530:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002532:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002536:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002538:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800253a:	fa93 f3a3 	rbit	r3, r3
 800253e:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8002540:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002542:	fab3 f383 	clz	r3, r3
 8002546:	b2db      	uxtb	r3, r3
 8002548:	461a      	mov	r2, r3
 800254a:	4b26      	ldr	r3, [pc, #152]	; (80025e4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800254c:	4413      	add	r3, r2
 800254e:	009b      	lsls	r3, r3, #2
 8002550:	461a      	mov	r2, r3
 8002552:	2301      	movs	r3, #1
 8002554:	6013      	str	r3, [r2, #0]
 8002556:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800255a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800255c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800255e:	fa93 f3a3 	rbit	r3, r3
 8002562:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8002564:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002566:	fab3 f383 	clz	r3, r3
 800256a:	b2db      	uxtb	r3, r3
 800256c:	461a      	mov	r2, r3
 800256e:	4b1d      	ldr	r3, [pc, #116]	; (80025e4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002570:	4413      	add	r3, r2
 8002572:	009b      	lsls	r3, r3, #2
 8002574:	461a      	mov	r2, r3
 8002576:	2300      	movs	r3, #0
 8002578:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800257a:	4a18      	ldr	r2, [pc, #96]	; (80025dc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800257c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800257e:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002580:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002582:	f003 0301 	and.w	r3, r3, #1
 8002586:	2b00      	cmp	r3, #0
 8002588:	d04b      	beq.n	8002622 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800258a:	f7fe fa1b 	bl	80009c4 <HAL_GetTick>
 800258e:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002590:	e00a      	b.n	80025a8 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002592:	f7fe fa17 	bl	80009c4 <HAL_GetTick>
 8002596:	4602      	mov	r2, r0
 8002598:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800259a:	1ad3      	subs	r3, r2, r3
 800259c:	f241 3288 	movw	r2, #5000	; 0x1388
 80025a0:	4293      	cmp	r3, r2
 80025a2:	d901      	bls.n	80025a8 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 80025a4:	2303      	movs	r3, #3
 80025a6:	e180      	b.n	80028aa <HAL_RCCEx_PeriphCLKConfig+0x42e>
 80025a8:	2302      	movs	r3, #2
 80025aa:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80025ae:	fa93 f3a3 	rbit	r3, r3
 80025b2:	627b      	str	r3, [r7, #36]	; 0x24
 80025b4:	2302      	movs	r3, #2
 80025b6:	623b      	str	r3, [r7, #32]
 80025b8:	6a3b      	ldr	r3, [r7, #32]
 80025ba:	fa93 f3a3 	rbit	r3, r3
 80025be:	61fb      	str	r3, [r7, #28]
  return result;
 80025c0:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80025c2:	fab3 f383 	clz	r3, r3
 80025c6:	b2db      	uxtb	r3, r3
 80025c8:	095b      	lsrs	r3, r3, #5
 80025ca:	b2db      	uxtb	r3, r3
 80025cc:	f043 0302 	orr.w	r3, r3, #2
 80025d0:	b2db      	uxtb	r3, r3
 80025d2:	2b02      	cmp	r3, #2
 80025d4:	d108      	bne.n	80025e8 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 80025d6:	4b01      	ldr	r3, [pc, #4]	; (80025dc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80025d8:	6a1b      	ldr	r3, [r3, #32]
 80025da:	e00d      	b.n	80025f8 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 80025dc:	40021000 	.word	0x40021000
 80025e0:	40007000 	.word	0x40007000
 80025e4:	10908100 	.word	0x10908100
 80025e8:	2302      	movs	r3, #2
 80025ea:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025ec:	69bb      	ldr	r3, [r7, #24]
 80025ee:	fa93 f3a3 	rbit	r3, r3
 80025f2:	617b      	str	r3, [r7, #20]
 80025f4:	4b9a      	ldr	r3, [pc, #616]	; (8002860 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80025f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025f8:	2202      	movs	r2, #2
 80025fa:	613a      	str	r2, [r7, #16]
 80025fc:	693a      	ldr	r2, [r7, #16]
 80025fe:	fa92 f2a2 	rbit	r2, r2
 8002602:	60fa      	str	r2, [r7, #12]
  return result;
 8002604:	68fa      	ldr	r2, [r7, #12]
 8002606:	fab2 f282 	clz	r2, r2
 800260a:	b2d2      	uxtb	r2, r2
 800260c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002610:	b2d2      	uxtb	r2, r2
 8002612:	f002 021f 	and.w	r2, r2, #31
 8002616:	2101      	movs	r1, #1
 8002618:	fa01 f202 	lsl.w	r2, r1, r2
 800261c:	4013      	ands	r3, r2
 800261e:	2b00      	cmp	r3, #0
 8002620:	d0b7      	beq.n	8002592 <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8002622:	4b8f      	ldr	r3, [pc, #572]	; (8002860 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002624:	6a1b      	ldr	r3, [r3, #32]
 8002626:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	685b      	ldr	r3, [r3, #4]
 800262e:	498c      	ldr	r1, [pc, #560]	; (8002860 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002630:	4313      	orrs	r3, r2
 8002632:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002634:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8002638:	2b01      	cmp	r3, #1
 800263a:	d105      	bne.n	8002648 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800263c:	4b88      	ldr	r3, [pc, #544]	; (8002860 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800263e:	69db      	ldr	r3, [r3, #28]
 8002640:	4a87      	ldr	r2, [pc, #540]	; (8002860 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002642:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002646:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	f003 0301 	and.w	r3, r3, #1
 8002650:	2b00      	cmp	r3, #0
 8002652:	d008      	beq.n	8002666 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002654:	4b82      	ldr	r3, [pc, #520]	; (8002860 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002656:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002658:	f023 0203 	bic.w	r2, r3, #3
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	689b      	ldr	r3, [r3, #8]
 8002660:	497f      	ldr	r1, [pc, #508]	; (8002860 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002662:	4313      	orrs	r3, r2
 8002664:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	f003 0302 	and.w	r3, r3, #2
 800266e:	2b00      	cmp	r3, #0
 8002670:	d008      	beq.n	8002684 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002672:	4b7b      	ldr	r3, [pc, #492]	; (8002860 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002674:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002676:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	68db      	ldr	r3, [r3, #12]
 800267e:	4978      	ldr	r1, [pc, #480]	; (8002860 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002680:	4313      	orrs	r3, r2
 8002682:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	f003 0304 	and.w	r3, r3, #4
 800268c:	2b00      	cmp	r3, #0
 800268e:	d008      	beq.n	80026a2 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002690:	4b73      	ldr	r3, [pc, #460]	; (8002860 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002692:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002694:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	691b      	ldr	r3, [r3, #16]
 800269c:	4970      	ldr	r1, [pc, #448]	; (8002860 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800269e:	4313      	orrs	r3, r2
 80026a0:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	f003 0320 	and.w	r3, r3, #32
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d008      	beq.n	80026c0 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80026ae:	4b6c      	ldr	r3, [pc, #432]	; (8002860 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80026b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026b2:	f023 0210 	bic.w	r2, r3, #16
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	69db      	ldr	r3, [r3, #28]
 80026ba:	4969      	ldr	r1, [pc, #420]	; (8002860 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80026bc:	4313      	orrs	r3, r2
 80026be:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d008      	beq.n	80026de <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 80026cc:	4b64      	ldr	r3, [pc, #400]	; (8002860 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80026ce:	685b      	ldr	r3, [r3, #4]
 80026d0:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80026d8:	4961      	ldr	r1, [pc, #388]	; (8002860 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80026da:	4313      	orrs	r3, r2
 80026dc:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d008      	beq.n	80026fc <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80026ea:	4b5d      	ldr	r3, [pc, #372]	; (8002860 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80026ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026ee:	f023 0220 	bic.w	r2, r3, #32
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	6a1b      	ldr	r3, [r3, #32]
 80026f6:	495a      	ldr	r1, [pc, #360]	; (8002860 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80026f8:	4313      	orrs	r3, r2
 80026fa:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002704:	2b00      	cmp	r3, #0
 8002706:	d008      	beq.n	800271a <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002708:	4b55      	ldr	r3, [pc, #340]	; (8002860 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800270a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800270c:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002714:	4952      	ldr	r1, [pc, #328]	; (8002860 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002716:	4313      	orrs	r3, r2
 8002718:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	f003 0308 	and.w	r3, r3, #8
 8002722:	2b00      	cmp	r3, #0
 8002724:	d008      	beq.n	8002738 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002726:	4b4e      	ldr	r3, [pc, #312]	; (8002860 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002728:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800272a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	695b      	ldr	r3, [r3, #20]
 8002732:	494b      	ldr	r1, [pc, #300]	; (8002860 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002734:	4313      	orrs	r3, r2
 8002736:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	f003 0310 	and.w	r3, r3, #16
 8002740:	2b00      	cmp	r3, #0
 8002742:	d008      	beq.n	8002756 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002744:	4b46      	ldr	r3, [pc, #280]	; (8002860 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002746:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002748:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	699b      	ldr	r3, [r3, #24]
 8002750:	4943      	ldr	r1, [pc, #268]	; (8002860 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002752:	4313      	orrs	r3, r2
 8002754:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800275e:	2b00      	cmp	r3, #0
 8002760:	d008      	beq.n	8002774 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002762:	4b3f      	ldr	r3, [pc, #252]	; (8002860 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002764:	685b      	ldr	r3, [r3, #4]
 8002766:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800276e:	493c      	ldr	r1, [pc, #240]	; (8002860 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002770:	4313      	orrs	r3, r2
 8002772:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800277c:	2b00      	cmp	r3, #0
 800277e:	d008      	beq.n	8002792 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8002780:	4b37      	ldr	r3, [pc, #220]	; (8002860 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002782:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002784:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800278c:	4934      	ldr	r1, [pc, #208]	; (8002860 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800278e:	4313      	orrs	r3, r2
 8002790:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800279a:	2b00      	cmp	r3, #0
 800279c:	d008      	beq.n	80027b0 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 800279e:	4b30      	ldr	r3, [pc, #192]	; (8002860 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80027a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027a2:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027aa:	492d      	ldr	r1, [pc, #180]	; (8002860 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80027ac:	4313      	orrs	r3, r2
 80027ae:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d008      	beq.n	80027ce <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80027bc:	4b28      	ldr	r3, [pc, #160]	; (8002860 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80027be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027c0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80027c8:	4925      	ldr	r1, [pc, #148]	; (8002860 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80027ca:	4313      	orrs	r3, r2
 80027cc:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d008      	beq.n	80027ec <HAL_RCCEx_PeriphCLKConfig+0x370>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 80027da:	4b21      	ldr	r3, [pc, #132]	; (8002860 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80027dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027de:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027e6:	491e      	ldr	r1, [pc, #120]	; (8002860 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80027e8:	4313      	orrs	r3, r2
 80027ea:	630b      	str	r3, [r1, #48]	; 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d008      	beq.n	800280a <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 80027f8:	4b19      	ldr	r3, [pc, #100]	; (8002860 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80027fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027fc:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002804:	4916      	ldr	r1, [pc, #88]	; (8002860 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002806:	4313      	orrs	r3, r2
 8002808:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002812:	2b00      	cmp	r3, #0
 8002814:	d008      	beq.n	8002828 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 8002816:	4b12      	ldr	r3, [pc, #72]	; (8002860 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002818:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800281a:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002822:	490f      	ldr	r1, [pc, #60]	; (8002860 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002824:	4313      	orrs	r3, r2
 8002826:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002830:	2b00      	cmp	r3, #0
 8002832:	d008      	beq.n	8002846 <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8002834:	4b0a      	ldr	r3, [pc, #40]	; (8002860 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002836:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002838:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002840:	4907      	ldr	r1, [pc, #28]	; (8002860 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002842:	4313      	orrs	r3, r2
 8002844:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800284e:	2b00      	cmp	r3, #0
 8002850:	d00c      	beq.n	800286c <HAL_RCCEx_PeriphCLKConfig+0x3f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 8002852:	4b03      	ldr	r3, [pc, #12]	; (8002860 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002854:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002856:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	e002      	b.n	8002864 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
 800285e:	bf00      	nop
 8002860:	40021000 	.word	0x40021000
 8002864:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002866:	4913      	ldr	r1, [pc, #76]	; (80028b4 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002868:	4313      	orrs	r3, r2
 800286a:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002874:	2b00      	cmp	r3, #0
 8002876:	d008      	beq.n	800288a <HAL_RCCEx_PeriphCLKConfig+0x40e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 8002878:	4b0e      	ldr	r3, [pc, #56]	; (80028b4 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800287a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800287c:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002884:	490b      	ldr	r1, [pc, #44]	; (80028b4 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002886:	4313      	orrs	r3, r2
 8002888:	630b      	str	r3, [r1, #48]	; 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002892:	2b00      	cmp	r3, #0
 8002894:	d008      	beq.n	80028a8 <HAL_RCCEx_PeriphCLKConfig+0x42c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 8002896:	4b07      	ldr	r3, [pc, #28]	; (80028b4 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002898:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800289a:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80028a2:	4904      	ldr	r1, [pc, #16]	; (80028b4 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80028a4:	4313      	orrs	r3, r2
 80028a6:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 80028a8:	2300      	movs	r3, #0
}
 80028aa:	4618      	mov	r0, r3
 80028ac:	3748      	adds	r7, #72	; 0x48
 80028ae:	46bd      	mov	sp, r7
 80028b0:	bd80      	pop	{r7, pc}
 80028b2:	bf00      	nop
 80028b4:	40021000 	.word	0x40021000

080028b8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80028b8:	b580      	push	{r7, lr}
 80028ba:	b084      	sub	sp, #16
 80028bc:	af00      	add	r7, sp, #0
 80028be:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d101      	bne.n	80028ca <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80028c6:	2301      	movs	r3, #1
 80028c8:	e09d      	b.n	8002a06 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d108      	bne.n	80028e4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	685b      	ldr	r3, [r3, #4]
 80028d6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80028da:	d009      	beq.n	80028f0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	2200      	movs	r2, #0
 80028e0:	61da      	str	r2, [r3, #28]
 80028e2:	e005      	b.n	80028f0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	2200      	movs	r2, #0
 80028e8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	2200      	movs	r2, #0
 80028ee:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	2200      	movs	r2, #0
 80028f4:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80028fc:	b2db      	uxtb	r3, r3
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d106      	bne.n	8002910 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	2200      	movs	r2, #0
 8002906:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800290a:	6878      	ldr	r0, [r7, #4]
 800290c:	f7fd fee0 	bl	80006d0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	2202      	movs	r2, #2
 8002914:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	681a      	ldr	r2, [r3, #0]
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002926:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	68db      	ldr	r3, [r3, #12]
 800292c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8002930:	d902      	bls.n	8002938 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8002932:	2300      	movs	r3, #0
 8002934:	60fb      	str	r3, [r7, #12]
 8002936:	e002      	b.n	800293e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8002938:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800293c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	68db      	ldr	r3, [r3, #12]
 8002942:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8002946:	d007      	beq.n	8002958 <HAL_SPI_Init+0xa0>
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	68db      	ldr	r3, [r3, #12]
 800294c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8002950:	d002      	beq.n	8002958 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	2200      	movs	r2, #0
 8002956:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	685b      	ldr	r3, [r3, #4]
 800295c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	689b      	ldr	r3, [r3, #8]
 8002964:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8002968:	431a      	orrs	r2, r3
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	691b      	ldr	r3, [r3, #16]
 800296e:	f003 0302 	and.w	r3, r3, #2
 8002972:	431a      	orrs	r2, r3
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	695b      	ldr	r3, [r3, #20]
 8002978:	f003 0301 	and.w	r3, r3, #1
 800297c:	431a      	orrs	r2, r3
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	699b      	ldr	r3, [r3, #24]
 8002982:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002986:	431a      	orrs	r2, r3
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	69db      	ldr	r3, [r3, #28]
 800298c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002990:	431a      	orrs	r2, r3
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	6a1b      	ldr	r3, [r3, #32]
 8002996:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800299a:	ea42 0103 	orr.w	r1, r2, r3
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029a2:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	430a      	orrs	r2, r1
 80029ac:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	699b      	ldr	r3, [r3, #24]
 80029b2:	0c1b      	lsrs	r3, r3, #16
 80029b4:	f003 0204 	and.w	r2, r3, #4
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029bc:	f003 0310 	and.w	r3, r3, #16
 80029c0:	431a      	orrs	r2, r3
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80029c6:	f003 0308 	and.w	r3, r3, #8
 80029ca:	431a      	orrs	r2, r3
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	68db      	ldr	r3, [r3, #12]
 80029d0:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 80029d4:	ea42 0103 	orr.w	r1, r2, r3
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	430a      	orrs	r2, r1
 80029e4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	69da      	ldr	r2, [r3, #28]
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80029f4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	2200      	movs	r2, #0
 80029fa:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	2201      	movs	r2, #1
 8002a00:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8002a04:	2300      	movs	r3, #0
}
 8002a06:	4618      	mov	r0, r3
 8002a08:	3710      	adds	r7, #16
 8002a0a:	46bd      	mov	sp, r7
 8002a0c:	bd80      	pop	{r7, pc}

08002a0e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8002a0e:	b580      	push	{r7, lr}
 8002a10:	b08a      	sub	sp, #40	; 0x28
 8002a12:	af00      	add	r7, sp, #0
 8002a14:	60f8      	str	r0, [r7, #12]
 8002a16:	60b9      	str	r1, [r7, #8]
 8002a18:	607a      	str	r2, [r7, #4]
 8002a1a:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  * ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8002a1c:	2301      	movs	r3, #1
 8002a1e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8002a20:	2300      	movs	r3, #0
 8002a22:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8002a2c:	2b01      	cmp	r3, #1
 8002a2e:	d101      	bne.n	8002a34 <HAL_SPI_TransmitReceive+0x26>
 8002a30:	2302      	movs	r3, #2
 8002a32:	e1fb      	b.n	8002e2c <HAL_SPI_TransmitReceive+0x41e>
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	2201      	movs	r2, #1
 8002a38:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002a3c:	f7fd ffc2 	bl	80009c4 <HAL_GetTick>
 8002a40:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8002a48:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	685b      	ldr	r3, [r3, #4]
 8002a4e:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8002a50:	887b      	ldrh	r3, [r7, #2]
 8002a52:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8002a54:	887b      	ldrh	r3, [r7, #2]
 8002a56:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8002a58:	7efb      	ldrb	r3, [r7, #27]
 8002a5a:	2b01      	cmp	r3, #1
 8002a5c:	d00e      	beq.n	8002a7c <HAL_SPI_TransmitReceive+0x6e>
 8002a5e:	697b      	ldr	r3, [r7, #20]
 8002a60:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002a64:	d106      	bne.n	8002a74 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	689b      	ldr	r3, [r3, #8]
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d102      	bne.n	8002a74 <HAL_SPI_TransmitReceive+0x66>
 8002a6e:	7efb      	ldrb	r3, [r7, #27]
 8002a70:	2b04      	cmp	r3, #4
 8002a72:	d003      	beq.n	8002a7c <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8002a74:	2302      	movs	r3, #2
 8002a76:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8002a7a:	e1cd      	b.n	8002e18 <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8002a7c:	68bb      	ldr	r3, [r7, #8]
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d005      	beq.n	8002a8e <HAL_SPI_TransmitReceive+0x80>
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d002      	beq.n	8002a8e <HAL_SPI_TransmitReceive+0x80>
 8002a88:	887b      	ldrh	r3, [r7, #2]
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d103      	bne.n	8002a96 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8002a8e:	2301      	movs	r3, #1
 8002a90:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8002a94:	e1c0      	b.n	8002e18 <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8002a9c:	b2db      	uxtb	r3, r3
 8002a9e:	2b04      	cmp	r3, #4
 8002aa0:	d003      	beq.n	8002aaa <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	2205      	movs	r2, #5
 8002aa6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	2200      	movs	r2, #0
 8002aae:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	687a      	ldr	r2, [r7, #4]
 8002ab4:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	887a      	ldrh	r2, [r7, #2]
 8002aba:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	887a      	ldrh	r2, [r7, #2]
 8002ac2:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	68ba      	ldr	r2, [r7, #8]
 8002aca:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	887a      	ldrh	r2, [r7, #2]
 8002ad0:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	887a      	ldrh	r2, [r7, #2]
 8002ad6:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	2200      	movs	r2, #0
 8002adc:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	2200      	movs	r2, #0
 8002ae2:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	68db      	ldr	r3, [r3, #12]
 8002ae8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8002aec:	d802      	bhi.n	8002af4 <HAL_SPI_TransmitReceive+0xe6>
 8002aee:	8a3b      	ldrh	r3, [r7, #16]
 8002af0:	2b01      	cmp	r3, #1
 8002af2:	d908      	bls.n	8002b06 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	685a      	ldr	r2, [r3, #4]
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002b02:	605a      	str	r2, [r3, #4]
 8002b04:	e007      	b.n	8002b16 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	685a      	ldr	r2, [r3, #4]
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8002b14:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002b20:	2b40      	cmp	r3, #64	; 0x40
 8002b22:	d007      	beq.n	8002b34 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	681a      	ldr	r2, [r3, #0]
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002b32:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	68db      	ldr	r3, [r3, #12]
 8002b38:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8002b3c:	d97c      	bls.n	8002c38 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	685b      	ldr	r3, [r3, #4]
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d002      	beq.n	8002b4c <HAL_SPI_TransmitReceive+0x13e>
 8002b46:	8a7b      	ldrh	r3, [r7, #18]
 8002b48:	2b01      	cmp	r3, #1
 8002b4a:	d169      	bne.n	8002c20 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b50:	881a      	ldrh	r2, [r3, #0]
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b5c:	1c9a      	adds	r2, r3, #2
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002b66:	b29b      	uxth	r3, r3
 8002b68:	3b01      	subs	r3, #1
 8002b6a:	b29a      	uxth	r2, r3
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002b70:	e056      	b.n	8002c20 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	689b      	ldr	r3, [r3, #8]
 8002b78:	f003 0302 	and.w	r3, r3, #2
 8002b7c:	2b02      	cmp	r3, #2
 8002b7e:	d11b      	bne.n	8002bb8 <HAL_SPI_TransmitReceive+0x1aa>
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002b84:	b29b      	uxth	r3, r3
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d016      	beq.n	8002bb8 <HAL_SPI_TransmitReceive+0x1aa>
 8002b8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b8c:	2b01      	cmp	r3, #1
 8002b8e:	d113      	bne.n	8002bb8 <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b94:	881a      	ldrh	r2, [r3, #0]
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ba0:	1c9a      	adds	r2, r3, #2
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002baa:	b29b      	uxth	r3, r3
 8002bac:	3b01      	subs	r3, #1
 8002bae:	b29a      	uxth	r2, r3
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002bb4:	2300      	movs	r3, #0
 8002bb6:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	689b      	ldr	r3, [r3, #8]
 8002bbe:	f003 0301 	and.w	r3, r3, #1
 8002bc2:	2b01      	cmp	r3, #1
 8002bc4:	d11c      	bne.n	8002c00 <HAL_SPI_TransmitReceive+0x1f2>
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002bcc:	b29b      	uxth	r3, r3
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d016      	beq.n	8002c00 <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	68da      	ldr	r2, [r3, #12]
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bdc:	b292      	uxth	r2, r2
 8002bde:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002be4:	1c9a      	adds	r2, r3, #2
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002bf0:	b29b      	uxth	r3, r3
 8002bf2:	3b01      	subs	r3, #1
 8002bf4:	b29a      	uxth	r2, r3
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002bfc:	2301      	movs	r3, #1
 8002bfe:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8002c00:	f7fd fee0 	bl	80009c4 <HAL_GetTick>
 8002c04:	4602      	mov	r2, r0
 8002c06:	69fb      	ldr	r3, [r7, #28]
 8002c08:	1ad3      	subs	r3, r2, r3
 8002c0a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002c0c:	429a      	cmp	r2, r3
 8002c0e:	d807      	bhi.n	8002c20 <HAL_SPI_TransmitReceive+0x212>
 8002c10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c12:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002c16:	d003      	beq.n	8002c20 <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 8002c18:	2303      	movs	r3, #3
 8002c1a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8002c1e:	e0fb      	b.n	8002e18 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002c24:	b29b      	uxth	r3, r3
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d1a3      	bne.n	8002b72 <HAL_SPI_TransmitReceive+0x164>
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002c30:	b29b      	uxth	r3, r3
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d19d      	bne.n	8002b72 <HAL_SPI_TransmitReceive+0x164>
 8002c36:	e0df      	b.n	8002df8 <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	685b      	ldr	r3, [r3, #4]
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d003      	beq.n	8002c48 <HAL_SPI_TransmitReceive+0x23a>
 8002c40:	8a7b      	ldrh	r3, [r7, #18]
 8002c42:	2b01      	cmp	r3, #1
 8002c44:	f040 80cb 	bne.w	8002dde <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002c4c:	b29b      	uxth	r3, r3
 8002c4e:	2b01      	cmp	r3, #1
 8002c50:	d912      	bls.n	8002c78 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c56:	881a      	ldrh	r2, [r3, #0]
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c62:	1c9a      	adds	r2, r3, #2
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002c6c:	b29b      	uxth	r3, r3
 8002c6e:	3b02      	subs	r3, #2
 8002c70:	b29a      	uxth	r2, r3
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	87da      	strh	r2, [r3, #62]	; 0x3e
 8002c76:	e0b2      	b.n	8002dde <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	330c      	adds	r3, #12
 8002c82:	7812      	ldrb	r2, [r2, #0]
 8002c84:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c8a:	1c5a      	adds	r2, r3, #1
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002c94:	b29b      	uxth	r3, r3
 8002c96:	3b01      	subs	r3, #1
 8002c98:	b29a      	uxth	r2, r3
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002c9e:	e09e      	b.n	8002dde <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	689b      	ldr	r3, [r3, #8]
 8002ca6:	f003 0302 	and.w	r3, r3, #2
 8002caa:	2b02      	cmp	r3, #2
 8002cac:	d134      	bne.n	8002d18 <HAL_SPI_TransmitReceive+0x30a>
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002cb2:	b29b      	uxth	r3, r3
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d02f      	beq.n	8002d18 <HAL_SPI_TransmitReceive+0x30a>
 8002cb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cba:	2b01      	cmp	r3, #1
 8002cbc:	d12c      	bne.n	8002d18 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002cc2:	b29b      	uxth	r3, r3
 8002cc4:	2b01      	cmp	r3, #1
 8002cc6:	d912      	bls.n	8002cee <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ccc:	881a      	ldrh	r2, [r3, #0]
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002cd8:	1c9a      	adds	r2, r3, #2
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002ce2:	b29b      	uxth	r3, r3
 8002ce4:	3b02      	subs	r3, #2
 8002ce6:	b29a      	uxth	r2, r3
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	87da      	strh	r2, [r3, #62]	; 0x3e
 8002cec:	e012      	b.n	8002d14 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	330c      	adds	r3, #12
 8002cf8:	7812      	ldrb	r2, [r2, #0]
 8002cfa:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d00:	1c5a      	adds	r2, r3, #1
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002d0a:	b29b      	uxth	r3, r3
 8002d0c:	3b01      	subs	r3, #1
 8002d0e:	b29a      	uxth	r2, r3
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002d14:	2300      	movs	r3, #0
 8002d16:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	689b      	ldr	r3, [r3, #8]
 8002d1e:	f003 0301 	and.w	r3, r3, #1
 8002d22:	2b01      	cmp	r3, #1
 8002d24:	d148      	bne.n	8002db8 <HAL_SPI_TransmitReceive+0x3aa>
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002d2c:	b29b      	uxth	r3, r3
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d042      	beq.n	8002db8 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002d38:	b29b      	uxth	r3, r3
 8002d3a:	2b01      	cmp	r3, #1
 8002d3c:	d923      	bls.n	8002d86 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	68da      	ldr	r2, [r3, #12]
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d48:	b292      	uxth	r2, r2
 8002d4a:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d50:	1c9a      	adds	r2, r3, #2
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002d5c:	b29b      	uxth	r3, r3
 8002d5e:	3b02      	subs	r3, #2
 8002d60:	b29a      	uxth	r2, r3
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002d6e:	b29b      	uxth	r3, r3
 8002d70:	2b01      	cmp	r3, #1
 8002d72:	d81f      	bhi.n	8002db4 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	685a      	ldr	r2, [r3, #4]
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8002d82:	605a      	str	r2, [r3, #4]
 8002d84:	e016      	b.n	8002db4 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	f103 020c 	add.w	r2, r3, #12
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d92:	7812      	ldrb	r2, [r2, #0]
 8002d94:	b2d2      	uxtb	r2, r2
 8002d96:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d9c:	1c5a      	adds	r2, r3, #1
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002da8:	b29b      	uxth	r3, r3
 8002daa:	3b01      	subs	r3, #1
 8002dac:	b29a      	uxth	r2, r3
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002db4:	2301      	movs	r3, #1
 8002db6:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8002db8:	f7fd fe04 	bl	80009c4 <HAL_GetTick>
 8002dbc:	4602      	mov	r2, r0
 8002dbe:	69fb      	ldr	r3, [r7, #28]
 8002dc0:	1ad3      	subs	r3, r2, r3
 8002dc2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002dc4:	429a      	cmp	r2, r3
 8002dc6:	d803      	bhi.n	8002dd0 <HAL_SPI_TransmitReceive+0x3c2>
 8002dc8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002dca:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002dce:	d102      	bne.n	8002dd6 <HAL_SPI_TransmitReceive+0x3c8>
 8002dd0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d103      	bne.n	8002dde <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 8002dd6:	2303      	movs	r3, #3
 8002dd8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8002ddc:	e01c      	b.n	8002e18 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002de2:	b29b      	uxth	r3, r3
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	f47f af5b 	bne.w	8002ca0 <HAL_SPI_TransmitReceive+0x292>
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002df0:	b29b      	uxth	r3, r3
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	f47f af54 	bne.w	8002ca0 <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002df8:	69fa      	ldr	r2, [r7, #28]
 8002dfa:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002dfc:	68f8      	ldr	r0, [r7, #12]
 8002dfe:	f000 f937 	bl	8003070 <SPI_EndRxTxTransaction>
 8002e02:	4603      	mov	r3, r0
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d006      	beq.n	8002e16 <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 8002e08:	2301      	movs	r3, #1
 8002e0a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	2220      	movs	r2, #32
 8002e12:	661a      	str	r2, [r3, #96]	; 0x60
 8002e14:	e000      	b.n	8002e18 <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 8002e16:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	2201      	movs	r2, #1
 8002e1c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	2200      	movs	r2, #0
 8002e24:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8002e28:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8002e2c:	4618      	mov	r0, r3
 8002e2e:	3728      	adds	r7, #40	; 0x28
 8002e30:	46bd      	mov	sp, r7
 8002e32:	bd80      	pop	{r7, pc}

08002e34 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002e34:	b580      	push	{r7, lr}
 8002e36:	b088      	sub	sp, #32
 8002e38:	af00      	add	r7, sp, #0
 8002e3a:	60f8      	str	r0, [r7, #12]
 8002e3c:	60b9      	str	r1, [r7, #8]
 8002e3e:	603b      	str	r3, [r7, #0]
 8002e40:	4613      	mov	r3, r2
 8002e42:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8002e44:	f7fd fdbe 	bl	80009c4 <HAL_GetTick>
 8002e48:	4602      	mov	r2, r0
 8002e4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002e4c:	1a9b      	subs	r3, r3, r2
 8002e4e:	683a      	ldr	r2, [r7, #0]
 8002e50:	4413      	add	r3, r2
 8002e52:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8002e54:	f7fd fdb6 	bl	80009c4 <HAL_GetTick>
 8002e58:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8002e5a:	4b39      	ldr	r3, [pc, #228]	; (8002f40 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	015b      	lsls	r3, r3, #5
 8002e60:	0d1b      	lsrs	r3, r3, #20
 8002e62:	69fa      	ldr	r2, [r7, #28]
 8002e64:	fb02 f303 	mul.w	r3, r2, r3
 8002e68:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002e6a:	e054      	b.n	8002f16 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002e6c:	683b      	ldr	r3, [r7, #0]
 8002e6e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002e72:	d050      	beq.n	8002f16 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002e74:	f7fd fda6 	bl	80009c4 <HAL_GetTick>
 8002e78:	4602      	mov	r2, r0
 8002e7a:	69bb      	ldr	r3, [r7, #24]
 8002e7c:	1ad3      	subs	r3, r2, r3
 8002e7e:	69fa      	ldr	r2, [r7, #28]
 8002e80:	429a      	cmp	r2, r3
 8002e82:	d902      	bls.n	8002e8a <SPI_WaitFlagStateUntilTimeout+0x56>
 8002e84:	69fb      	ldr	r3, [r7, #28]
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d13d      	bne.n	8002f06 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	685a      	ldr	r2, [r3, #4]
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8002e98:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	685b      	ldr	r3, [r3, #4]
 8002e9e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002ea2:	d111      	bne.n	8002ec8 <SPI_WaitFlagStateUntilTimeout+0x94>
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	689b      	ldr	r3, [r3, #8]
 8002ea8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002eac:	d004      	beq.n	8002eb8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	689b      	ldr	r3, [r3, #8]
 8002eb2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002eb6:	d107      	bne.n	8002ec8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	681a      	ldr	r2, [r3, #0]
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002ec6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ecc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002ed0:	d10f      	bne.n	8002ef2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	681a      	ldr	r2, [r3, #0]
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002ee0:	601a      	str	r2, [r3, #0]
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	681a      	ldr	r2, [r3, #0]
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002ef0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	2201      	movs	r2, #1
 8002ef6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	2200      	movs	r2, #0
 8002efe:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8002f02:	2303      	movs	r3, #3
 8002f04:	e017      	b.n	8002f36 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8002f06:	697b      	ldr	r3, [r7, #20]
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d101      	bne.n	8002f10 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8002f0c:	2300      	movs	r3, #0
 8002f0e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8002f10:	697b      	ldr	r3, [r7, #20]
 8002f12:	3b01      	subs	r3, #1
 8002f14:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	689a      	ldr	r2, [r3, #8]
 8002f1c:	68bb      	ldr	r3, [r7, #8]
 8002f1e:	4013      	ands	r3, r2
 8002f20:	68ba      	ldr	r2, [r7, #8]
 8002f22:	429a      	cmp	r2, r3
 8002f24:	bf0c      	ite	eq
 8002f26:	2301      	moveq	r3, #1
 8002f28:	2300      	movne	r3, #0
 8002f2a:	b2db      	uxtb	r3, r3
 8002f2c:	461a      	mov	r2, r3
 8002f2e:	79fb      	ldrb	r3, [r7, #7]
 8002f30:	429a      	cmp	r2, r3
 8002f32:	d19b      	bne.n	8002e6c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8002f34:	2300      	movs	r3, #0
}
 8002f36:	4618      	mov	r0, r3
 8002f38:	3720      	adds	r7, #32
 8002f3a:	46bd      	mov	sp, r7
 8002f3c:	bd80      	pop	{r7, pc}
 8002f3e:	bf00      	nop
 8002f40:	20000000 	.word	0x20000000

08002f44 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002f44:	b580      	push	{r7, lr}
 8002f46:	b08a      	sub	sp, #40	; 0x28
 8002f48:	af00      	add	r7, sp, #0
 8002f4a:	60f8      	str	r0, [r7, #12]
 8002f4c:	60b9      	str	r1, [r7, #8]
 8002f4e:	607a      	str	r2, [r7, #4]
 8002f50:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  * ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8002f52:	2300      	movs	r3, #0
 8002f54:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8002f56:	f7fd fd35 	bl	80009c4 <HAL_GetTick>
 8002f5a:	4602      	mov	r2, r0
 8002f5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f5e:	1a9b      	subs	r3, r3, r2
 8002f60:	683a      	ldr	r2, [r7, #0]
 8002f62:	4413      	add	r3, r2
 8002f64:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8002f66:	f7fd fd2d 	bl	80009c4 <HAL_GetTick>
 8002f6a:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	330c      	adds	r3, #12
 8002f72:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8002f74:	4b3d      	ldr	r3, [pc, #244]	; (800306c <SPI_WaitFifoStateUntilTimeout+0x128>)
 8002f76:	681a      	ldr	r2, [r3, #0]
 8002f78:	4613      	mov	r3, r2
 8002f7a:	009b      	lsls	r3, r3, #2
 8002f7c:	4413      	add	r3, r2
 8002f7e:	00da      	lsls	r2, r3, #3
 8002f80:	1ad3      	subs	r3, r2, r3
 8002f82:	0d1b      	lsrs	r3, r3, #20
 8002f84:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002f86:	fb02 f303 	mul.w	r3, r2, r3
 8002f8a:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8002f8c:	e060      	b.n	8003050 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8002f8e:	68bb      	ldr	r3, [r7, #8]
 8002f90:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8002f94:	d107      	bne.n	8002fa6 <SPI_WaitFifoStateUntilTimeout+0x62>
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d104      	bne.n	8002fa6 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8002f9c:	69fb      	ldr	r3, [r7, #28]
 8002f9e:	781b      	ldrb	r3, [r3, #0]
 8002fa0:	b2db      	uxtb	r3, r3
 8002fa2:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8002fa4:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8002fa6:	683b      	ldr	r3, [r7, #0]
 8002fa8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002fac:	d050      	beq.n	8003050 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002fae:	f7fd fd09 	bl	80009c4 <HAL_GetTick>
 8002fb2:	4602      	mov	r2, r0
 8002fb4:	6a3b      	ldr	r3, [r7, #32]
 8002fb6:	1ad3      	subs	r3, r2, r3
 8002fb8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002fba:	429a      	cmp	r2, r3
 8002fbc:	d902      	bls.n	8002fc4 <SPI_WaitFifoStateUntilTimeout+0x80>
 8002fbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d13d      	bne.n	8003040 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	685a      	ldr	r2, [r3, #4]
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8002fd2:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	685b      	ldr	r3, [r3, #4]
 8002fd8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002fdc:	d111      	bne.n	8003002 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	689b      	ldr	r3, [r3, #8]
 8002fe2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002fe6:	d004      	beq.n	8002ff2 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	689b      	ldr	r3, [r3, #8]
 8002fec:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002ff0:	d107      	bne.n	8003002 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	681a      	ldr	r2, [r3, #0]
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003000:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003006:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800300a:	d10f      	bne.n	800302c <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	681a      	ldr	r2, [r3, #0]
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800301a:	601a      	str	r2, [r3, #0]
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	681a      	ldr	r2, [r3, #0]
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800302a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	2201      	movs	r2, #1
 8003030:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	2200      	movs	r2, #0
 8003038:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800303c:	2303      	movs	r3, #3
 800303e:	e010      	b.n	8003062 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8003040:	69bb      	ldr	r3, [r7, #24]
 8003042:	2b00      	cmp	r3, #0
 8003044:	d101      	bne.n	800304a <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8003046:	2300      	movs	r3, #0
 8003048:	627b      	str	r3, [r7, #36]	; 0x24
      }      
      count--;
 800304a:	69bb      	ldr	r3, [r7, #24]
 800304c:	3b01      	subs	r3, #1
 800304e:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	689a      	ldr	r2, [r3, #8]
 8003056:	68bb      	ldr	r3, [r7, #8]
 8003058:	4013      	ands	r3, r2
 800305a:	687a      	ldr	r2, [r7, #4]
 800305c:	429a      	cmp	r2, r3
 800305e:	d196      	bne.n	8002f8e <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8003060:	2300      	movs	r3, #0
}
 8003062:	4618      	mov	r0, r3
 8003064:	3728      	adds	r7, #40	; 0x28
 8003066:	46bd      	mov	sp, r7
 8003068:	bd80      	pop	{r7, pc}
 800306a:	bf00      	nop
 800306c:	20000000 	.word	0x20000000

08003070 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003070:	b580      	push	{r7, lr}
 8003072:	b086      	sub	sp, #24
 8003074:	af02      	add	r7, sp, #8
 8003076:	60f8      	str	r0, [r7, #12]
 8003078:	60b9      	str	r1, [r7, #8]
 800307a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	9300      	str	r3, [sp, #0]
 8003080:	68bb      	ldr	r3, [r7, #8]
 8003082:	2200      	movs	r2, #0
 8003084:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8003088:	68f8      	ldr	r0, [r7, #12]
 800308a:	f7ff ff5b 	bl	8002f44 <SPI_WaitFifoStateUntilTimeout>
 800308e:	4603      	mov	r3, r0
 8003090:	2b00      	cmp	r3, #0
 8003092:	d007      	beq.n	80030a4 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003098:	f043 0220 	orr.w	r2, r3, #32
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80030a0:	2303      	movs	r3, #3
 80030a2:	e027      	b.n	80030f4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	9300      	str	r3, [sp, #0]
 80030a8:	68bb      	ldr	r3, [r7, #8]
 80030aa:	2200      	movs	r2, #0
 80030ac:	2180      	movs	r1, #128	; 0x80
 80030ae:	68f8      	ldr	r0, [r7, #12]
 80030b0:	f7ff fec0 	bl	8002e34 <SPI_WaitFlagStateUntilTimeout>
 80030b4:	4603      	mov	r3, r0
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d007      	beq.n	80030ca <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80030be:	f043 0220 	orr.w	r2, r3, #32
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80030c6:	2303      	movs	r3, #3
 80030c8:	e014      	b.n	80030f4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	9300      	str	r3, [sp, #0]
 80030ce:	68bb      	ldr	r3, [r7, #8]
 80030d0:	2200      	movs	r2, #0
 80030d2:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80030d6:	68f8      	ldr	r0, [r7, #12]
 80030d8:	f7ff ff34 	bl	8002f44 <SPI_WaitFifoStateUntilTimeout>
 80030dc:	4603      	mov	r3, r0
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d007      	beq.n	80030f2 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80030e6:	f043 0220 	orr.w	r2, r3, #32
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80030ee:	2303      	movs	r3, #3
 80030f0:	e000      	b.n	80030f4 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80030f2:	2300      	movs	r3, #0
}
 80030f4:	4618      	mov	r0, r3
 80030f6:	3710      	adds	r7, #16
 80030f8:	46bd      	mov	sp, r7
 80030fa:	bd80      	pop	{r7, pc}

080030fc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80030fc:	b580      	push	{r7, lr}
 80030fe:	b082      	sub	sp, #8
 8003100:	af00      	add	r7, sp, #0
 8003102:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	2b00      	cmp	r3, #0
 8003108:	d101      	bne.n	800310e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800310a:	2301      	movs	r3, #1
 800310c:	e040      	b.n	8003190 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003112:	2b00      	cmp	r3, #0
 8003114:	d106      	bne.n	8003124 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	2200      	movs	r2, #0
 800311a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800311e:	6878      	ldr	r0, [r7, #4]
 8003120:	f7fd fb1a 	bl	8000758 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	2224      	movs	r2, #36	; 0x24
 8003128:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	681a      	ldr	r2, [r3, #0]
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	f022 0201 	bic.w	r2, r2, #1
 8003138:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800313a:	6878      	ldr	r0, [r7, #4]
 800313c:	f000 f8c0 	bl	80032c0 <UART_SetConfig>
 8003140:	4603      	mov	r3, r0
 8003142:	2b01      	cmp	r3, #1
 8003144:	d101      	bne.n	800314a <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8003146:	2301      	movs	r3, #1
 8003148:	e022      	b.n	8003190 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800314e:	2b00      	cmp	r3, #0
 8003150:	d002      	beq.n	8003158 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8003152:	6878      	ldr	r0, [r7, #4]
 8003154:	f000 fa8a 	bl	800366c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	685a      	ldr	r2, [r3, #4]
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003166:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	689a      	ldr	r2, [r3, #8]
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003176:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	681a      	ldr	r2, [r3, #0]
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	f042 0201 	orr.w	r2, r2, #1
 8003186:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003188:	6878      	ldr	r0, [r7, #4]
 800318a:	f000 fb11 	bl	80037b0 <UART_CheckIdleState>
 800318e:	4603      	mov	r3, r0
}
 8003190:	4618      	mov	r0, r3
 8003192:	3708      	adds	r7, #8
 8003194:	46bd      	mov	sp, r7
 8003196:	bd80      	pop	{r7, pc}

08003198 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003198:	b580      	push	{r7, lr}
 800319a:	b08a      	sub	sp, #40	; 0x28
 800319c:	af02      	add	r7, sp, #8
 800319e:	60f8      	str	r0, [r7, #12]
 80031a0:	60b9      	str	r1, [r7, #8]
 80031a2:	603b      	str	r3, [r7, #0]
 80031a4:	4613      	mov	r3, r2
 80031a6:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80031ac:	2b20      	cmp	r3, #32
 80031ae:	f040 8082 	bne.w	80032b6 <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 80031b2:	68bb      	ldr	r3, [r7, #8]
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d002      	beq.n	80031be <HAL_UART_Transmit+0x26>
 80031b8:	88fb      	ldrh	r3, [r7, #6]
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d101      	bne.n	80031c2 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80031be:	2301      	movs	r3, #1
 80031c0:	e07a      	b.n	80032b8 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 80031c8:	2b01      	cmp	r3, #1
 80031ca:	d101      	bne.n	80031d0 <HAL_UART_Transmit+0x38>
 80031cc:	2302      	movs	r3, #2
 80031ce:	e073      	b.n	80032b8 <HAL_UART_Transmit+0x120>
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	2201      	movs	r2, #1
 80031d4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	2200      	movs	r2, #0
 80031dc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	2221      	movs	r2, #33	; 0x21
 80031e4:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80031e6:	f7fd fbed 	bl	80009c4 <HAL_GetTick>
 80031ea:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	88fa      	ldrh	r2, [r7, #6]
 80031f0:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	88fa      	ldrh	r2, [r7, #6]
 80031f8:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	689b      	ldr	r3, [r3, #8]
 8003200:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003204:	d108      	bne.n	8003218 <HAL_UART_Transmit+0x80>
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	691b      	ldr	r3, [r3, #16]
 800320a:	2b00      	cmp	r3, #0
 800320c:	d104      	bne.n	8003218 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 800320e:	2300      	movs	r3, #0
 8003210:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003212:	68bb      	ldr	r3, [r7, #8]
 8003214:	61bb      	str	r3, [r7, #24]
 8003216:	e003      	b.n	8003220 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8003218:	68bb      	ldr	r3, [r7, #8]
 800321a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800321c:	2300      	movs	r3, #0
 800321e:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	2200      	movs	r2, #0
 8003224:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8003228:	e02d      	b.n	8003286 <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800322a:	683b      	ldr	r3, [r7, #0]
 800322c:	9300      	str	r3, [sp, #0]
 800322e:	697b      	ldr	r3, [r7, #20]
 8003230:	2200      	movs	r2, #0
 8003232:	2180      	movs	r1, #128	; 0x80
 8003234:	68f8      	ldr	r0, [r7, #12]
 8003236:	f000 fb04 	bl	8003842 <UART_WaitOnFlagUntilTimeout>
 800323a:	4603      	mov	r3, r0
 800323c:	2b00      	cmp	r3, #0
 800323e:	d001      	beq.n	8003244 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8003240:	2303      	movs	r3, #3
 8003242:	e039      	b.n	80032b8 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 8003244:	69fb      	ldr	r3, [r7, #28]
 8003246:	2b00      	cmp	r3, #0
 8003248:	d10b      	bne.n	8003262 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800324a:	69bb      	ldr	r3, [r7, #24]
 800324c:	881a      	ldrh	r2, [r3, #0]
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003256:	b292      	uxth	r2, r2
 8003258:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800325a:	69bb      	ldr	r3, [r7, #24]
 800325c:	3302      	adds	r3, #2
 800325e:	61bb      	str	r3, [r7, #24]
 8003260:	e008      	b.n	8003274 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003262:	69fb      	ldr	r3, [r7, #28]
 8003264:	781a      	ldrb	r2, [r3, #0]
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	b292      	uxth	r2, r2
 800326c:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800326e:	69fb      	ldr	r3, [r7, #28]
 8003270:	3301      	adds	r3, #1
 8003272:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800327a:	b29b      	uxth	r3, r3
 800327c:	3b01      	subs	r3, #1
 800327e:	b29a      	uxth	r2, r3
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800328c:	b29b      	uxth	r3, r3
 800328e:	2b00      	cmp	r3, #0
 8003290:	d1cb      	bne.n	800322a <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003292:	683b      	ldr	r3, [r7, #0]
 8003294:	9300      	str	r3, [sp, #0]
 8003296:	697b      	ldr	r3, [r7, #20]
 8003298:	2200      	movs	r2, #0
 800329a:	2140      	movs	r1, #64	; 0x40
 800329c:	68f8      	ldr	r0, [r7, #12]
 800329e:	f000 fad0 	bl	8003842 <UART_WaitOnFlagUntilTimeout>
 80032a2:	4603      	mov	r3, r0
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d001      	beq.n	80032ac <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 80032a8:	2303      	movs	r3, #3
 80032aa:	e005      	b.n	80032b8 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	2220      	movs	r2, #32
 80032b0:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 80032b2:	2300      	movs	r3, #0
 80032b4:	e000      	b.n	80032b8 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 80032b6:	2302      	movs	r3, #2
  }
}
 80032b8:	4618      	mov	r0, r3
 80032ba:	3720      	adds	r7, #32
 80032bc:	46bd      	mov	sp, r7
 80032be:	bd80      	pop	{r7, pc}

080032c0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80032c0:	b580      	push	{r7, lr}
 80032c2:	b088      	sub	sp, #32
 80032c4:	af00      	add	r7, sp, #0
 80032c6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80032c8:	2300      	movs	r3, #0
 80032ca:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	689a      	ldr	r2, [r3, #8]
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	691b      	ldr	r3, [r3, #16]
 80032d4:	431a      	orrs	r2, r3
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	695b      	ldr	r3, [r3, #20]
 80032da:	431a      	orrs	r2, r3
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	69db      	ldr	r3, [r3, #28]
 80032e0:	4313      	orrs	r3, r2
 80032e2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	681a      	ldr	r2, [r3, #0]
 80032ea:	4b92      	ldr	r3, [pc, #584]	; (8003534 <UART_SetConfig+0x274>)
 80032ec:	4013      	ands	r3, r2
 80032ee:	687a      	ldr	r2, [r7, #4]
 80032f0:	6812      	ldr	r2, [r2, #0]
 80032f2:	6979      	ldr	r1, [r7, #20]
 80032f4:	430b      	orrs	r3, r1
 80032f6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	685b      	ldr	r3, [r3, #4]
 80032fe:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	68da      	ldr	r2, [r3, #12]
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	430a      	orrs	r2, r1
 800330c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	699b      	ldr	r3, [r3, #24]
 8003312:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	6a1b      	ldr	r3, [r3, #32]
 8003318:	697a      	ldr	r2, [r7, #20]
 800331a:	4313      	orrs	r3, r2
 800331c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	689b      	ldr	r3, [r3, #8]
 8003324:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	697a      	ldr	r2, [r7, #20]
 800332e:	430a      	orrs	r2, r1
 8003330:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	4a80      	ldr	r2, [pc, #512]	; (8003538 <UART_SetConfig+0x278>)
 8003338:	4293      	cmp	r3, r2
 800333a:	d120      	bne.n	800337e <UART_SetConfig+0xbe>
 800333c:	4b7f      	ldr	r3, [pc, #508]	; (800353c <UART_SetConfig+0x27c>)
 800333e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003340:	f003 0303 	and.w	r3, r3, #3
 8003344:	2b03      	cmp	r3, #3
 8003346:	d817      	bhi.n	8003378 <UART_SetConfig+0xb8>
 8003348:	a201      	add	r2, pc, #4	; (adr r2, 8003350 <UART_SetConfig+0x90>)
 800334a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800334e:	bf00      	nop
 8003350:	08003361 	.word	0x08003361
 8003354:	0800336d 	.word	0x0800336d
 8003358:	08003373 	.word	0x08003373
 800335c:	08003367 	.word	0x08003367
 8003360:	2301      	movs	r3, #1
 8003362:	77fb      	strb	r3, [r7, #31]
 8003364:	e0b5      	b.n	80034d2 <UART_SetConfig+0x212>
 8003366:	2302      	movs	r3, #2
 8003368:	77fb      	strb	r3, [r7, #31]
 800336a:	e0b2      	b.n	80034d2 <UART_SetConfig+0x212>
 800336c:	2304      	movs	r3, #4
 800336e:	77fb      	strb	r3, [r7, #31]
 8003370:	e0af      	b.n	80034d2 <UART_SetConfig+0x212>
 8003372:	2308      	movs	r3, #8
 8003374:	77fb      	strb	r3, [r7, #31]
 8003376:	e0ac      	b.n	80034d2 <UART_SetConfig+0x212>
 8003378:	2310      	movs	r3, #16
 800337a:	77fb      	strb	r3, [r7, #31]
 800337c:	e0a9      	b.n	80034d2 <UART_SetConfig+0x212>
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	4a6f      	ldr	r2, [pc, #444]	; (8003540 <UART_SetConfig+0x280>)
 8003384:	4293      	cmp	r3, r2
 8003386:	d124      	bne.n	80033d2 <UART_SetConfig+0x112>
 8003388:	4b6c      	ldr	r3, [pc, #432]	; (800353c <UART_SetConfig+0x27c>)
 800338a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800338c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003390:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8003394:	d011      	beq.n	80033ba <UART_SetConfig+0xfa>
 8003396:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800339a:	d817      	bhi.n	80033cc <UART_SetConfig+0x10c>
 800339c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80033a0:	d011      	beq.n	80033c6 <UART_SetConfig+0x106>
 80033a2:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80033a6:	d811      	bhi.n	80033cc <UART_SetConfig+0x10c>
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d003      	beq.n	80033b4 <UART_SetConfig+0xf4>
 80033ac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80033b0:	d006      	beq.n	80033c0 <UART_SetConfig+0x100>
 80033b2:	e00b      	b.n	80033cc <UART_SetConfig+0x10c>
 80033b4:	2300      	movs	r3, #0
 80033b6:	77fb      	strb	r3, [r7, #31]
 80033b8:	e08b      	b.n	80034d2 <UART_SetConfig+0x212>
 80033ba:	2302      	movs	r3, #2
 80033bc:	77fb      	strb	r3, [r7, #31]
 80033be:	e088      	b.n	80034d2 <UART_SetConfig+0x212>
 80033c0:	2304      	movs	r3, #4
 80033c2:	77fb      	strb	r3, [r7, #31]
 80033c4:	e085      	b.n	80034d2 <UART_SetConfig+0x212>
 80033c6:	2308      	movs	r3, #8
 80033c8:	77fb      	strb	r3, [r7, #31]
 80033ca:	e082      	b.n	80034d2 <UART_SetConfig+0x212>
 80033cc:	2310      	movs	r3, #16
 80033ce:	77fb      	strb	r3, [r7, #31]
 80033d0:	e07f      	b.n	80034d2 <UART_SetConfig+0x212>
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	4a5b      	ldr	r2, [pc, #364]	; (8003544 <UART_SetConfig+0x284>)
 80033d8:	4293      	cmp	r3, r2
 80033da:	d124      	bne.n	8003426 <UART_SetConfig+0x166>
 80033dc:	4b57      	ldr	r3, [pc, #348]	; (800353c <UART_SetConfig+0x27c>)
 80033de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033e0:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 80033e4:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80033e8:	d011      	beq.n	800340e <UART_SetConfig+0x14e>
 80033ea:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80033ee:	d817      	bhi.n	8003420 <UART_SetConfig+0x160>
 80033f0:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80033f4:	d011      	beq.n	800341a <UART_SetConfig+0x15a>
 80033f6:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80033fa:	d811      	bhi.n	8003420 <UART_SetConfig+0x160>
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d003      	beq.n	8003408 <UART_SetConfig+0x148>
 8003400:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003404:	d006      	beq.n	8003414 <UART_SetConfig+0x154>
 8003406:	e00b      	b.n	8003420 <UART_SetConfig+0x160>
 8003408:	2300      	movs	r3, #0
 800340a:	77fb      	strb	r3, [r7, #31]
 800340c:	e061      	b.n	80034d2 <UART_SetConfig+0x212>
 800340e:	2302      	movs	r3, #2
 8003410:	77fb      	strb	r3, [r7, #31]
 8003412:	e05e      	b.n	80034d2 <UART_SetConfig+0x212>
 8003414:	2304      	movs	r3, #4
 8003416:	77fb      	strb	r3, [r7, #31]
 8003418:	e05b      	b.n	80034d2 <UART_SetConfig+0x212>
 800341a:	2308      	movs	r3, #8
 800341c:	77fb      	strb	r3, [r7, #31]
 800341e:	e058      	b.n	80034d2 <UART_SetConfig+0x212>
 8003420:	2310      	movs	r3, #16
 8003422:	77fb      	strb	r3, [r7, #31]
 8003424:	e055      	b.n	80034d2 <UART_SetConfig+0x212>
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	4a47      	ldr	r2, [pc, #284]	; (8003548 <UART_SetConfig+0x288>)
 800342c:	4293      	cmp	r3, r2
 800342e:	d124      	bne.n	800347a <UART_SetConfig+0x1ba>
 8003430:	4b42      	ldr	r3, [pc, #264]	; (800353c <UART_SetConfig+0x27c>)
 8003432:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003434:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8003438:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800343c:	d011      	beq.n	8003462 <UART_SetConfig+0x1a2>
 800343e:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8003442:	d817      	bhi.n	8003474 <UART_SetConfig+0x1b4>
 8003444:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003448:	d011      	beq.n	800346e <UART_SetConfig+0x1ae>
 800344a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800344e:	d811      	bhi.n	8003474 <UART_SetConfig+0x1b4>
 8003450:	2b00      	cmp	r3, #0
 8003452:	d003      	beq.n	800345c <UART_SetConfig+0x19c>
 8003454:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003458:	d006      	beq.n	8003468 <UART_SetConfig+0x1a8>
 800345a:	e00b      	b.n	8003474 <UART_SetConfig+0x1b4>
 800345c:	2300      	movs	r3, #0
 800345e:	77fb      	strb	r3, [r7, #31]
 8003460:	e037      	b.n	80034d2 <UART_SetConfig+0x212>
 8003462:	2302      	movs	r3, #2
 8003464:	77fb      	strb	r3, [r7, #31]
 8003466:	e034      	b.n	80034d2 <UART_SetConfig+0x212>
 8003468:	2304      	movs	r3, #4
 800346a:	77fb      	strb	r3, [r7, #31]
 800346c:	e031      	b.n	80034d2 <UART_SetConfig+0x212>
 800346e:	2308      	movs	r3, #8
 8003470:	77fb      	strb	r3, [r7, #31]
 8003472:	e02e      	b.n	80034d2 <UART_SetConfig+0x212>
 8003474:	2310      	movs	r3, #16
 8003476:	77fb      	strb	r3, [r7, #31]
 8003478:	e02b      	b.n	80034d2 <UART_SetConfig+0x212>
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	4a33      	ldr	r2, [pc, #204]	; (800354c <UART_SetConfig+0x28c>)
 8003480:	4293      	cmp	r3, r2
 8003482:	d124      	bne.n	80034ce <UART_SetConfig+0x20e>
 8003484:	4b2d      	ldr	r3, [pc, #180]	; (800353c <UART_SetConfig+0x27c>)
 8003486:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003488:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 800348c:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003490:	d011      	beq.n	80034b6 <UART_SetConfig+0x1f6>
 8003492:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003496:	d817      	bhi.n	80034c8 <UART_SetConfig+0x208>
 8003498:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800349c:	d011      	beq.n	80034c2 <UART_SetConfig+0x202>
 800349e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80034a2:	d811      	bhi.n	80034c8 <UART_SetConfig+0x208>
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d003      	beq.n	80034b0 <UART_SetConfig+0x1f0>
 80034a8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80034ac:	d006      	beq.n	80034bc <UART_SetConfig+0x1fc>
 80034ae:	e00b      	b.n	80034c8 <UART_SetConfig+0x208>
 80034b0:	2300      	movs	r3, #0
 80034b2:	77fb      	strb	r3, [r7, #31]
 80034b4:	e00d      	b.n	80034d2 <UART_SetConfig+0x212>
 80034b6:	2302      	movs	r3, #2
 80034b8:	77fb      	strb	r3, [r7, #31]
 80034ba:	e00a      	b.n	80034d2 <UART_SetConfig+0x212>
 80034bc:	2304      	movs	r3, #4
 80034be:	77fb      	strb	r3, [r7, #31]
 80034c0:	e007      	b.n	80034d2 <UART_SetConfig+0x212>
 80034c2:	2308      	movs	r3, #8
 80034c4:	77fb      	strb	r3, [r7, #31]
 80034c6:	e004      	b.n	80034d2 <UART_SetConfig+0x212>
 80034c8:	2310      	movs	r3, #16
 80034ca:	77fb      	strb	r3, [r7, #31]
 80034cc:	e001      	b.n	80034d2 <UART_SetConfig+0x212>
 80034ce:	2310      	movs	r3, #16
 80034d0:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	69db      	ldr	r3, [r3, #28]
 80034d6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80034da:	d16c      	bne.n	80035b6 <UART_SetConfig+0x2f6>
  {
    switch (clocksource)
 80034dc:	7ffb      	ldrb	r3, [r7, #31]
 80034de:	2b08      	cmp	r3, #8
 80034e0:	d838      	bhi.n	8003554 <UART_SetConfig+0x294>
 80034e2:	a201      	add	r2, pc, #4	; (adr r2, 80034e8 <UART_SetConfig+0x228>)
 80034e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80034e8:	0800350d 	.word	0x0800350d
 80034ec:	08003515 	.word	0x08003515
 80034f0:	0800351d 	.word	0x0800351d
 80034f4:	08003555 	.word	0x08003555
 80034f8:	08003523 	.word	0x08003523
 80034fc:	08003555 	.word	0x08003555
 8003500:	08003555 	.word	0x08003555
 8003504:	08003555 	.word	0x08003555
 8003508:	0800352b 	.word	0x0800352b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800350c:	f7fe ff72 	bl	80023f4 <HAL_RCC_GetPCLK1Freq>
 8003510:	61b8      	str	r0, [r7, #24]
        break;
 8003512:	e024      	b.n	800355e <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003514:	f7fe ff90 	bl	8002438 <HAL_RCC_GetPCLK2Freq>
 8003518:	61b8      	str	r0, [r7, #24]
        break;
 800351a:	e020      	b.n	800355e <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800351c:	4b0c      	ldr	r3, [pc, #48]	; (8003550 <UART_SetConfig+0x290>)
 800351e:	61bb      	str	r3, [r7, #24]
        break;
 8003520:	e01d      	b.n	800355e <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003522:	f7fe fef1 	bl	8002308 <HAL_RCC_GetSysClockFreq>
 8003526:	61b8      	str	r0, [r7, #24]
        break;
 8003528:	e019      	b.n	800355e <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800352a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800352e:	61bb      	str	r3, [r7, #24]
        break;
 8003530:	e015      	b.n	800355e <UART_SetConfig+0x29e>
 8003532:	bf00      	nop
 8003534:	efff69f3 	.word	0xefff69f3
 8003538:	40013800 	.word	0x40013800
 800353c:	40021000 	.word	0x40021000
 8003540:	40004400 	.word	0x40004400
 8003544:	40004800 	.word	0x40004800
 8003548:	40004c00 	.word	0x40004c00
 800354c:	40005000 	.word	0x40005000
 8003550:	007a1200 	.word	0x007a1200
      default:
        pclk = 0U;
 8003554:	2300      	movs	r3, #0
 8003556:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003558:	2301      	movs	r3, #1
 800355a:	77bb      	strb	r3, [r7, #30]
        break;
 800355c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800355e:	69bb      	ldr	r3, [r7, #24]
 8003560:	2b00      	cmp	r3, #0
 8003562:	d075      	beq.n	8003650 <UART_SetConfig+0x390>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003564:	69bb      	ldr	r3, [r7, #24]
 8003566:	005a      	lsls	r2, r3, #1
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	685b      	ldr	r3, [r3, #4]
 800356c:	085b      	lsrs	r3, r3, #1
 800356e:	441a      	add	r2, r3
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	685b      	ldr	r3, [r3, #4]
 8003574:	fbb2 f3f3 	udiv	r3, r2, r3
 8003578:	b29b      	uxth	r3, r3
 800357a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800357c:	693b      	ldr	r3, [r7, #16]
 800357e:	2b0f      	cmp	r3, #15
 8003580:	d916      	bls.n	80035b0 <UART_SetConfig+0x2f0>
 8003582:	693b      	ldr	r3, [r7, #16]
 8003584:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003588:	d212      	bcs.n	80035b0 <UART_SetConfig+0x2f0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800358a:	693b      	ldr	r3, [r7, #16]
 800358c:	b29b      	uxth	r3, r3
 800358e:	f023 030f 	bic.w	r3, r3, #15
 8003592:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003594:	693b      	ldr	r3, [r7, #16]
 8003596:	085b      	lsrs	r3, r3, #1
 8003598:	b29b      	uxth	r3, r3
 800359a:	f003 0307 	and.w	r3, r3, #7
 800359e:	b29a      	uxth	r2, r3
 80035a0:	89fb      	ldrh	r3, [r7, #14]
 80035a2:	4313      	orrs	r3, r2
 80035a4:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	89fa      	ldrh	r2, [r7, #14]
 80035ac:	60da      	str	r2, [r3, #12]
 80035ae:	e04f      	b.n	8003650 <UART_SetConfig+0x390>
      }
      else
      {
        ret = HAL_ERROR;
 80035b0:	2301      	movs	r3, #1
 80035b2:	77bb      	strb	r3, [r7, #30]
 80035b4:	e04c      	b.n	8003650 <UART_SetConfig+0x390>
      }
    }
  }
  else
  {
    switch (clocksource)
 80035b6:	7ffb      	ldrb	r3, [r7, #31]
 80035b8:	2b08      	cmp	r3, #8
 80035ba:	d828      	bhi.n	800360e <UART_SetConfig+0x34e>
 80035bc:	a201      	add	r2, pc, #4	; (adr r2, 80035c4 <UART_SetConfig+0x304>)
 80035be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80035c2:	bf00      	nop
 80035c4:	080035e9 	.word	0x080035e9
 80035c8:	080035f1 	.word	0x080035f1
 80035cc:	080035f9 	.word	0x080035f9
 80035d0:	0800360f 	.word	0x0800360f
 80035d4:	080035ff 	.word	0x080035ff
 80035d8:	0800360f 	.word	0x0800360f
 80035dc:	0800360f 	.word	0x0800360f
 80035e0:	0800360f 	.word	0x0800360f
 80035e4:	08003607 	.word	0x08003607
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80035e8:	f7fe ff04 	bl	80023f4 <HAL_RCC_GetPCLK1Freq>
 80035ec:	61b8      	str	r0, [r7, #24]
        break;
 80035ee:	e013      	b.n	8003618 <UART_SetConfig+0x358>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80035f0:	f7fe ff22 	bl	8002438 <HAL_RCC_GetPCLK2Freq>
 80035f4:	61b8      	str	r0, [r7, #24]
        break;
 80035f6:	e00f      	b.n	8003618 <UART_SetConfig+0x358>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80035f8:	4b1b      	ldr	r3, [pc, #108]	; (8003668 <UART_SetConfig+0x3a8>)
 80035fa:	61bb      	str	r3, [r7, #24]
        break;
 80035fc:	e00c      	b.n	8003618 <UART_SetConfig+0x358>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80035fe:	f7fe fe83 	bl	8002308 <HAL_RCC_GetSysClockFreq>
 8003602:	61b8      	str	r0, [r7, #24]
        break;
 8003604:	e008      	b.n	8003618 <UART_SetConfig+0x358>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003606:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800360a:	61bb      	str	r3, [r7, #24]
        break;
 800360c:	e004      	b.n	8003618 <UART_SetConfig+0x358>
      default:
        pclk = 0U;
 800360e:	2300      	movs	r3, #0
 8003610:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003612:	2301      	movs	r3, #1
 8003614:	77bb      	strb	r3, [r7, #30]
        break;
 8003616:	bf00      	nop
    }

    if (pclk != 0U)
 8003618:	69bb      	ldr	r3, [r7, #24]
 800361a:	2b00      	cmp	r3, #0
 800361c:	d018      	beq.n	8003650 <UART_SetConfig+0x390>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	685b      	ldr	r3, [r3, #4]
 8003622:	085a      	lsrs	r2, r3, #1
 8003624:	69bb      	ldr	r3, [r7, #24]
 8003626:	441a      	add	r2, r3
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	685b      	ldr	r3, [r3, #4]
 800362c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003630:	b29b      	uxth	r3, r3
 8003632:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003634:	693b      	ldr	r3, [r7, #16]
 8003636:	2b0f      	cmp	r3, #15
 8003638:	d908      	bls.n	800364c <UART_SetConfig+0x38c>
 800363a:	693b      	ldr	r3, [r7, #16]
 800363c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003640:	d204      	bcs.n	800364c <UART_SetConfig+0x38c>
      {
        huart->Instance->BRR = usartdiv;
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	693a      	ldr	r2, [r7, #16]
 8003648:	60da      	str	r2, [r3, #12]
 800364a:	e001      	b.n	8003650 <UART_SetConfig+0x390>
      }
      else
      {
        ret = HAL_ERROR;
 800364c:	2301      	movs	r3, #1
 800364e:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	2200      	movs	r2, #0
 8003654:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	2200      	movs	r2, #0
 800365a:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 800365c:	7fbb      	ldrb	r3, [r7, #30]
}
 800365e:	4618      	mov	r0, r3
 8003660:	3720      	adds	r7, #32
 8003662:	46bd      	mov	sp, r7
 8003664:	bd80      	pop	{r7, pc}
 8003666:	bf00      	nop
 8003668:	007a1200 	.word	0x007a1200

0800366c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800366c:	b480      	push	{r7}
 800366e:	b083      	sub	sp, #12
 8003670:	af00      	add	r7, sp, #0
 8003672:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003678:	f003 0301 	and.w	r3, r3, #1
 800367c:	2b00      	cmp	r3, #0
 800367e:	d00a      	beq.n	8003696 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	685b      	ldr	r3, [r3, #4]
 8003686:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	430a      	orrs	r2, r1
 8003694:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800369a:	f003 0302 	and.w	r3, r3, #2
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d00a      	beq.n	80036b8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	685b      	ldr	r3, [r3, #4]
 80036a8:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	430a      	orrs	r2, r1
 80036b6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036bc:	f003 0304 	and.w	r3, r3, #4
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d00a      	beq.n	80036da <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	685b      	ldr	r3, [r3, #4]
 80036ca:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	430a      	orrs	r2, r1
 80036d8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036de:	f003 0308 	and.w	r3, r3, #8
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d00a      	beq.n	80036fc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	685b      	ldr	r3, [r3, #4]
 80036ec:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	430a      	orrs	r2, r1
 80036fa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003700:	f003 0310 	and.w	r3, r3, #16
 8003704:	2b00      	cmp	r3, #0
 8003706:	d00a      	beq.n	800371e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	689b      	ldr	r3, [r3, #8]
 800370e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	430a      	orrs	r2, r1
 800371c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003722:	f003 0320 	and.w	r3, r3, #32
 8003726:	2b00      	cmp	r3, #0
 8003728:	d00a      	beq.n	8003740 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	689b      	ldr	r3, [r3, #8]
 8003730:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	430a      	orrs	r2, r1
 800373e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003744:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003748:	2b00      	cmp	r3, #0
 800374a:	d01a      	beq.n	8003782 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	685b      	ldr	r3, [r3, #4]
 8003752:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	430a      	orrs	r2, r1
 8003760:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003766:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800376a:	d10a      	bne.n	8003782 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	685b      	ldr	r3, [r3, #4]
 8003772:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	430a      	orrs	r2, r1
 8003780:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003786:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800378a:	2b00      	cmp	r3, #0
 800378c:	d00a      	beq.n	80037a4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	685b      	ldr	r3, [r3, #4]
 8003794:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	430a      	orrs	r2, r1
 80037a2:	605a      	str	r2, [r3, #4]
  }
}
 80037a4:	bf00      	nop
 80037a6:	370c      	adds	r7, #12
 80037a8:	46bd      	mov	sp, r7
 80037aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ae:	4770      	bx	lr

080037b0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80037b0:	b580      	push	{r7, lr}
 80037b2:	b086      	sub	sp, #24
 80037b4:	af02      	add	r7, sp, #8
 80037b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	2200      	movs	r2, #0
 80037bc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80037c0:	f7fd f900 	bl	80009c4 <HAL_GetTick>
 80037c4:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	f003 0308 	and.w	r3, r3, #8
 80037d0:	2b08      	cmp	r3, #8
 80037d2:	d10e      	bne.n	80037f2 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80037d4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80037d8:	9300      	str	r3, [sp, #0]
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	2200      	movs	r2, #0
 80037de:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80037e2:	6878      	ldr	r0, [r7, #4]
 80037e4:	f000 f82d 	bl	8003842 <UART_WaitOnFlagUntilTimeout>
 80037e8:	4603      	mov	r3, r0
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d001      	beq.n	80037f2 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80037ee:	2303      	movs	r3, #3
 80037f0:	e023      	b.n	800383a <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	f003 0304 	and.w	r3, r3, #4
 80037fc:	2b04      	cmp	r3, #4
 80037fe:	d10e      	bne.n	800381e <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003800:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003804:	9300      	str	r3, [sp, #0]
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	2200      	movs	r2, #0
 800380a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800380e:	6878      	ldr	r0, [r7, #4]
 8003810:	f000 f817 	bl	8003842 <UART_WaitOnFlagUntilTimeout>
 8003814:	4603      	mov	r3, r0
 8003816:	2b00      	cmp	r3, #0
 8003818:	d001      	beq.n	800381e <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800381a:	2303      	movs	r3, #3
 800381c:	e00d      	b.n	800383a <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	2220      	movs	r2, #32
 8003822:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	2220      	movs	r2, #32
 8003828:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	2200      	movs	r2, #0
 800382e:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	2200      	movs	r2, #0
 8003834:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8003838:	2300      	movs	r3, #0
}
 800383a:	4618      	mov	r0, r3
 800383c:	3710      	adds	r7, #16
 800383e:	46bd      	mov	sp, r7
 8003840:	bd80      	pop	{r7, pc}

08003842 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003842:	b580      	push	{r7, lr}
 8003844:	b09c      	sub	sp, #112	; 0x70
 8003846:	af00      	add	r7, sp, #0
 8003848:	60f8      	str	r0, [r7, #12]
 800384a:	60b9      	str	r1, [r7, #8]
 800384c:	603b      	str	r3, [r7, #0]
 800384e:	4613      	mov	r3, r2
 8003850:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003852:	e0a5      	b.n	80039a0 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003854:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003856:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800385a:	f000 80a1 	beq.w	80039a0 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800385e:	f7fd f8b1 	bl	80009c4 <HAL_GetTick>
 8003862:	4602      	mov	r2, r0
 8003864:	683b      	ldr	r3, [r7, #0]
 8003866:	1ad3      	subs	r3, r2, r3
 8003868:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800386a:	429a      	cmp	r2, r3
 800386c:	d302      	bcc.n	8003874 <UART_WaitOnFlagUntilTimeout+0x32>
 800386e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003870:	2b00      	cmp	r3, #0
 8003872:	d13e      	bne.n	80038f2 <UART_WaitOnFlagUntilTimeout+0xb0>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800387a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800387c:	e853 3f00 	ldrex	r3, [r3]
 8003880:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8003882:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003884:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003888:	667b      	str	r3, [r7, #100]	; 0x64
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	461a      	mov	r2, r3
 8003890:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003892:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003894:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003896:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8003898:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800389a:	e841 2300 	strex	r3, r2, [r1]
 800389e:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80038a0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d1e6      	bne.n	8003874 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	3308      	adds	r3, #8
 80038ac:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80038ae:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80038b0:	e853 3f00 	ldrex	r3, [r3]
 80038b4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80038b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80038b8:	f023 0301 	bic.w	r3, r3, #1
 80038bc:	663b      	str	r3, [r7, #96]	; 0x60
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	3308      	adds	r3, #8
 80038c4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80038c6:	64ba      	str	r2, [r7, #72]	; 0x48
 80038c8:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80038ca:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80038cc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80038ce:	e841 2300 	strex	r3, r2, [r1]
 80038d2:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80038d4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d1e5      	bne.n	80038a6 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	2220      	movs	r2, #32
 80038de:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	2220      	movs	r2, #32
 80038e4:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	2200      	movs	r2, #0
 80038ea:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 80038ee:	2303      	movs	r3, #3
 80038f0:	e067      	b.n	80039c2 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	f003 0304 	and.w	r3, r3, #4
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d04f      	beq.n	80039a0 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	69db      	ldr	r3, [r3, #28]
 8003906:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800390a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800390e:	d147      	bne.n	80039a0 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003918:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003920:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003922:	e853 3f00 	ldrex	r3, [r3]
 8003926:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003928:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800392a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800392e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	461a      	mov	r2, r3
 8003936:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003938:	637b      	str	r3, [r7, #52]	; 0x34
 800393a:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800393c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800393e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003940:	e841 2300 	strex	r3, r2, [r1]
 8003944:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8003946:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003948:	2b00      	cmp	r3, #0
 800394a:	d1e6      	bne.n	800391a <UART_WaitOnFlagUntilTimeout+0xd8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	3308      	adds	r3, #8
 8003952:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003954:	697b      	ldr	r3, [r7, #20]
 8003956:	e853 3f00 	ldrex	r3, [r3]
 800395a:	613b      	str	r3, [r7, #16]
   return(result);
 800395c:	693b      	ldr	r3, [r7, #16]
 800395e:	f023 0301 	bic.w	r3, r3, #1
 8003962:	66bb      	str	r3, [r7, #104]	; 0x68
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	3308      	adds	r3, #8
 800396a:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800396c:	623a      	str	r2, [r7, #32]
 800396e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003970:	69f9      	ldr	r1, [r7, #28]
 8003972:	6a3a      	ldr	r2, [r7, #32]
 8003974:	e841 2300 	strex	r3, r2, [r1]
 8003978:	61bb      	str	r3, [r7, #24]
   return(result);
 800397a:	69bb      	ldr	r3, [r7, #24]
 800397c:	2b00      	cmp	r3, #0
 800397e:	d1e5      	bne.n	800394c <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	2220      	movs	r2, #32
 8003984:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	2220      	movs	r2, #32
 800398a:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	2220      	movs	r2, #32
 8003990:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	2200      	movs	r2, #0
 8003998:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 800399c:	2303      	movs	r3, #3
 800399e:	e010      	b.n	80039c2 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	69da      	ldr	r2, [r3, #28]
 80039a6:	68bb      	ldr	r3, [r7, #8]
 80039a8:	4013      	ands	r3, r2
 80039aa:	68ba      	ldr	r2, [r7, #8]
 80039ac:	429a      	cmp	r2, r3
 80039ae:	bf0c      	ite	eq
 80039b0:	2301      	moveq	r3, #1
 80039b2:	2300      	movne	r3, #0
 80039b4:	b2db      	uxtb	r3, r3
 80039b6:	461a      	mov	r2, r3
 80039b8:	79fb      	ldrb	r3, [r7, #7]
 80039ba:	429a      	cmp	r2, r3
 80039bc:	f43f af4a 	beq.w	8003854 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80039c0:	2300      	movs	r3, #0
}
 80039c2:	4618      	mov	r0, r3
 80039c4:	3770      	adds	r7, #112	; 0x70
 80039c6:	46bd      	mov	sp, r7
 80039c8:	bd80      	pop	{r7, pc}
	...

080039cc <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 80039cc:	b580      	push	{r7, lr}
 80039ce:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 80039d0:	4904      	ldr	r1, [pc, #16]	; (80039e4 <MX_FATFS_Init+0x18>)
 80039d2:	4805      	ldr	r0, [pc, #20]	; (80039e8 <MX_FATFS_Init+0x1c>)
 80039d4:	f003 f978 	bl	8006cc8 <FATFS_LinkDriver>
 80039d8:	4603      	mov	r3, r0
 80039da:	461a      	mov	r2, r3
 80039dc:	4b03      	ldr	r3, [pc, #12]	; (80039ec <MX_FATFS_Init+0x20>)
 80039de:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 80039e0:	bf00      	nop
 80039e2:	bd80      	pop	{r7, pc}
 80039e4:	200001b8 	.word	0x200001b8
 80039e8:	2000000c 	.word	0x2000000c
 80039ec:	200001b4 	.word	0x200001b4

080039f0 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 80039f0:	b480      	push	{r7}
 80039f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 80039f4:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 80039f6:	4618      	mov	r0, r3
 80039f8:	46bd      	mov	sp, r7
 80039fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039fe:	4770      	bx	lr

08003a00 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8003a00:	b580      	push	{r7, lr}
 8003a02:	b082      	sub	sp, #8
 8003a04:	af00      	add	r7, sp, #0
 8003a06:	4603      	mov	r3, r0
 8003a08:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
  // Stat = STA_NOINIT;
  // return Stat;
	 return USER_SPI_initialize(pdrv);
 8003a0a:	79fb      	ldrb	r3, [r7, #7]
 8003a0c:	4618      	mov	r0, r3
 8003a0e:	f000 f9d9 	bl	8003dc4 <USER_SPI_initialize>
 8003a12:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 8003a14:	4618      	mov	r0, r3
 8003a16:	3708      	adds	r7, #8
 8003a18:	46bd      	mov	sp, r7
 8003a1a:	bd80      	pop	{r7, pc}

08003a1c <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8003a1c:	b580      	push	{r7, lr}
 8003a1e:	b082      	sub	sp, #8
 8003a20:	af00      	add	r7, sp, #0
 8003a22:	4603      	mov	r3, r0
 8003a24:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
  //  Stat = STA_NOINIT;
  //  return Stat;
	 return USER_SPI_status(pdrv);
 8003a26:	79fb      	ldrb	r3, [r7, #7]
 8003a28:	4618      	mov	r0, r3
 8003a2a:	f000 fab7 	bl	8003f9c <USER_SPI_status>
 8003a2e:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 8003a30:	4618      	mov	r0, r3
 8003a32:	3708      	adds	r7, #8
 8003a34:	46bd      	mov	sp, r7
 8003a36:	bd80      	pop	{r7, pc}

08003a38 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8003a38:	b580      	push	{r7, lr}
 8003a3a:	b084      	sub	sp, #16
 8003a3c:	af00      	add	r7, sp, #0
 8003a3e:	60b9      	str	r1, [r7, #8]
 8003a40:	607a      	str	r2, [r7, #4]
 8003a42:	603b      	str	r3, [r7, #0]
 8003a44:	4603      	mov	r3, r0
 8003a46:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
  //  return RES_OK;
	 return USER_SPI_read(pdrv, buff, sector, count);
 8003a48:	7bf8      	ldrb	r0, [r7, #15]
 8003a4a:	683b      	ldr	r3, [r7, #0]
 8003a4c:	687a      	ldr	r2, [r7, #4]
 8003a4e:	68b9      	ldr	r1, [r7, #8]
 8003a50:	f000 faba 	bl	8003fc8 <USER_SPI_read>
 8003a54:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 8003a56:	4618      	mov	r0, r3
 8003a58:	3710      	adds	r7, #16
 8003a5a:	46bd      	mov	sp, r7
 8003a5c:	bd80      	pop	{r7, pc}

08003a5e <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 8003a5e:	b580      	push	{r7, lr}
 8003a60:	b084      	sub	sp, #16
 8003a62:	af00      	add	r7, sp, #0
 8003a64:	60b9      	str	r1, [r7, #8]
 8003a66:	607a      	str	r2, [r7, #4]
 8003a68:	603b      	str	r3, [r7, #0]
 8003a6a:	4603      	mov	r3, r0
 8003a6c:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
  //  return RES_OK;
	return USER_SPI_write(pdrv, buff, sector, count);
 8003a6e:	7bf8      	ldrb	r0, [r7, #15]
 8003a70:	683b      	ldr	r3, [r7, #0]
 8003a72:	687a      	ldr	r2, [r7, #4]
 8003a74:	68b9      	ldr	r1, [r7, #8]
 8003a76:	f000 fb0d 	bl	8004094 <USER_SPI_write>
 8003a7a:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 8003a7c:	4618      	mov	r0, r3
 8003a7e:	3710      	adds	r7, #16
 8003a80:	46bd      	mov	sp, r7
 8003a82:	bd80      	pop	{r7, pc}

08003a84 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8003a84:	b580      	push	{r7, lr}
 8003a86:	b082      	sub	sp, #8
 8003a88:	af00      	add	r7, sp, #0
 8003a8a:	4603      	mov	r3, r0
 8003a8c:	603a      	str	r2, [r7, #0]
 8003a8e:	71fb      	strb	r3, [r7, #7]
 8003a90:	460b      	mov	r3, r1
 8003a92:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
  //  DRESULT res = RES_ERROR;
  //  return res;
    return USER_SPI_ioctl(pdrv, cmd, buff);
 8003a94:	79b9      	ldrb	r1, [r7, #6]
 8003a96:	79fb      	ldrb	r3, [r7, #7]
 8003a98:	683a      	ldr	r2, [r7, #0]
 8003a9a:	4618      	mov	r0, r3
 8003a9c:	f000 fb76 	bl	800418c <USER_SPI_ioctl>
 8003aa0:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 8003aa2:	4618      	mov	r0, r3
 8003aa4:	3708      	adds	r7, #8
 8003aa6:	46bd      	mov	sp, r7
 8003aa8:	bd80      	pop	{r7, pc}
	...

08003aac <SPI_Timer_On>:
BYTE CardType;			/* Card type flags */

uint32_t spiTimerTickStart;
uint32_t spiTimerTickDelay;

void SPI_Timer_On(uint32_t waitTicks) {
 8003aac:	b580      	push	{r7, lr}
 8003aae:	b082      	sub	sp, #8
 8003ab0:	af00      	add	r7, sp, #0
 8003ab2:	6078      	str	r0, [r7, #4]
    spiTimerTickStart = HAL_GetTick();
 8003ab4:	f7fc ff86 	bl	80009c4 <HAL_GetTick>
 8003ab8:	4603      	mov	r3, r0
 8003aba:	4a04      	ldr	r2, [pc, #16]	; (8003acc <SPI_Timer_On+0x20>)
 8003abc:	6013      	str	r3, [r2, #0]
    spiTimerTickDelay = waitTicks;
 8003abe:	4a04      	ldr	r2, [pc, #16]	; (8003ad0 <SPI_Timer_On+0x24>)
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	6013      	str	r3, [r2, #0]
}
 8003ac4:	bf00      	nop
 8003ac6:	3708      	adds	r7, #8
 8003ac8:	46bd      	mov	sp, r7
 8003aca:	bd80      	pop	{r7, pc}
 8003acc:	200001c0 	.word	0x200001c0
 8003ad0:	200001c4 	.word	0x200001c4

08003ad4 <SPI_Timer_Status>:

uint8_t SPI_Timer_Status() {
 8003ad4:	b580      	push	{r7, lr}
 8003ad6:	af00      	add	r7, sp, #0
    return ((HAL_GetTick() - spiTimerTickStart) < spiTimerTickDelay);
 8003ad8:	f7fc ff74 	bl	80009c4 <HAL_GetTick>
 8003adc:	4602      	mov	r2, r0
 8003ade:	4b06      	ldr	r3, [pc, #24]	; (8003af8 <SPI_Timer_Status+0x24>)
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	1ad2      	subs	r2, r2, r3
 8003ae4:	4b05      	ldr	r3, [pc, #20]	; (8003afc <SPI_Timer_Status+0x28>)
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	429a      	cmp	r2, r3
 8003aea:	bf34      	ite	cc
 8003aec:	2301      	movcc	r3, #1
 8003aee:	2300      	movcs	r3, #0
 8003af0:	b2db      	uxtb	r3, r3
}
 8003af2:	4618      	mov	r0, r3
 8003af4:	bd80      	pop	{r7, pc}
 8003af6:	bf00      	nop
 8003af8:	200001c0 	.word	0x200001c0
 8003afc:	200001c4 	.word	0x200001c4

08003b00 <xchg_spi>:
/* Exchange a byte */
static
BYTE xchg_spi (
	BYTE dat	/* Data to send */
)
{
 8003b00:	b580      	push	{r7, lr}
 8003b02:	b086      	sub	sp, #24
 8003b04:	af02      	add	r7, sp, #8
 8003b06:	4603      	mov	r3, r0
 8003b08:	71fb      	strb	r3, [r7, #7]
	BYTE rxDat;
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 8003b0a:	f107 020f 	add.w	r2, r7, #15
 8003b0e:	1df9      	adds	r1, r7, #7
 8003b10:	2332      	movs	r3, #50	; 0x32
 8003b12:	9300      	str	r3, [sp, #0]
 8003b14:	2301      	movs	r3, #1
 8003b16:	4804      	ldr	r0, [pc, #16]	; (8003b28 <xchg_spi+0x28>)
 8003b18:	f7fe ff79 	bl	8002a0e <HAL_SPI_TransmitReceive>
    return rxDat;
 8003b1c:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b1e:	4618      	mov	r0, r3
 8003b20:	3710      	adds	r7, #16
 8003b22:	46bd      	mov	sp, r7
 8003b24:	bd80      	pop	{r7, pc}
 8003b26:	bf00      	nop
 8003b28:	20000040 	.word	0x20000040

08003b2c <rcvr_spi_multi>:
static
void rcvr_spi_multi (
	BYTE *buff,		/* Pointer to data buffer */
	UINT btr		/* Number of bytes to receive (even number) */
)
{
 8003b2c:	b590      	push	{r4, r7, lr}
 8003b2e:	b085      	sub	sp, #20
 8003b30:	af00      	add	r7, sp, #0
 8003b32:	6078      	str	r0, [r7, #4]
 8003b34:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btr; i++) {
 8003b36:	2300      	movs	r3, #0
 8003b38:	60fb      	str	r3, [r7, #12]
 8003b3a:	e00a      	b.n	8003b52 <rcvr_spi_multi+0x26>
		*(buff+i) = xchg_spi(0xFF);
 8003b3c:	687a      	ldr	r2, [r7, #4]
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	18d4      	adds	r4, r2, r3
 8003b42:	20ff      	movs	r0, #255	; 0xff
 8003b44:	f7ff ffdc 	bl	8003b00 <xchg_spi>
 8003b48:	4603      	mov	r3, r0
 8003b4a:	7023      	strb	r3, [r4, #0]
	for(UINT i=0; i<btr; i++) {
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	3301      	adds	r3, #1
 8003b50:	60fb      	str	r3, [r7, #12]
 8003b52:	68fa      	ldr	r2, [r7, #12]
 8003b54:	683b      	ldr	r3, [r7, #0]
 8003b56:	429a      	cmp	r2, r3
 8003b58:	d3f0      	bcc.n	8003b3c <rcvr_spi_multi+0x10>
	}
}
 8003b5a:	bf00      	nop
 8003b5c:	bf00      	nop
 8003b5e:	3714      	adds	r7, #20
 8003b60:	46bd      	mov	sp, r7
 8003b62:	bd90      	pop	{r4, r7, pc}

08003b64 <xmit_spi_multi>:
static
void xmit_spi_multi (
	const BYTE *buff,	/* Pointer to the data */
	UINT btx			/* Number of bytes to send (even number) */
)
{
 8003b64:	b580      	push	{r7, lr}
 8003b66:	b084      	sub	sp, #16
 8003b68:	af00      	add	r7, sp, #0
 8003b6a:	6078      	str	r0, [r7, #4]
 8003b6c:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btx; i++) {
 8003b6e:	2300      	movs	r3, #0
 8003b70:	60fb      	str	r3, [r7, #12]
 8003b72:	e009      	b.n	8003b88 <xmit_spi_multi+0x24>
		xchg_spi(*(buff+i));
 8003b74:	687a      	ldr	r2, [r7, #4]
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	4413      	add	r3, r2
 8003b7a:	781b      	ldrb	r3, [r3, #0]
 8003b7c:	4618      	mov	r0, r3
 8003b7e:	f7ff ffbf 	bl	8003b00 <xchg_spi>
	for(UINT i=0; i<btx; i++) {
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	3301      	adds	r3, #1
 8003b86:	60fb      	str	r3, [r7, #12]
 8003b88:	68fa      	ldr	r2, [r7, #12]
 8003b8a:	683b      	ldr	r3, [r7, #0]
 8003b8c:	429a      	cmp	r2, r3
 8003b8e:	d3f1      	bcc.n	8003b74 <xmit_spi_multi+0x10>
	}
}
 8003b90:	bf00      	nop
 8003b92:	bf00      	nop
 8003b94:	3710      	adds	r7, #16
 8003b96:	46bd      	mov	sp, r7
 8003b98:	bd80      	pop	{r7, pc}

08003b9a <wait_ready>:

static
int wait_ready (	/* 1:Ready, 0:Timeout */
	UINT wt			/* Timeout [ms] */
)
{
 8003b9a:	b580      	push	{r7, lr}
 8003b9c:	b086      	sub	sp, #24
 8003b9e:	af00      	add	r7, sp, #0
 8003ba0:	6078      	str	r0, [r7, #4]
	//wait_ready needs its own timer, unfortunately, so it can't use the
	//spi_timer functions
	uint32_t waitSpiTimerTickStart;
	uint32_t waitSpiTimerTickDelay;

	waitSpiTimerTickStart = HAL_GetTick();
 8003ba2:	f7fc ff0f 	bl	80009c4 <HAL_GetTick>
 8003ba6:	6178      	str	r0, [r7, #20]
	waitSpiTimerTickDelay = (uint32_t)wt;
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	613b      	str	r3, [r7, #16]
	do {
		d = xchg_spi(0xFF);
 8003bac:	20ff      	movs	r0, #255	; 0xff
 8003bae:	f7ff ffa7 	bl	8003b00 <xchg_spi>
 8003bb2:	4603      	mov	r3, r0
 8003bb4:	73fb      	strb	r3, [r7, #15]
		/* This loop takes a time. Insert rot_rdq() here for multitask envilonment. */
	} while (d != 0xFF && ((HAL_GetTick() - waitSpiTimerTickStart) < waitSpiTimerTickDelay));	/* Wait for card goes ready or timeout */
 8003bb6:	7bfb      	ldrb	r3, [r7, #15]
 8003bb8:	2bff      	cmp	r3, #255	; 0xff
 8003bba:	d007      	beq.n	8003bcc <wait_ready+0x32>
 8003bbc:	f7fc ff02 	bl	80009c4 <HAL_GetTick>
 8003bc0:	4602      	mov	r2, r0
 8003bc2:	697b      	ldr	r3, [r7, #20]
 8003bc4:	1ad3      	subs	r3, r2, r3
 8003bc6:	693a      	ldr	r2, [r7, #16]
 8003bc8:	429a      	cmp	r2, r3
 8003bca:	d8ef      	bhi.n	8003bac <wait_ready+0x12>

	return (d == 0xFF) ? 1 : 0;
 8003bcc:	7bfb      	ldrb	r3, [r7, #15]
 8003bce:	2bff      	cmp	r3, #255	; 0xff
 8003bd0:	bf0c      	ite	eq
 8003bd2:	2301      	moveq	r3, #1
 8003bd4:	2300      	movne	r3, #0
 8003bd6:	b2db      	uxtb	r3, r3
}
 8003bd8:	4618      	mov	r0, r3
 8003bda:	3718      	adds	r7, #24
 8003bdc:	46bd      	mov	sp, r7
 8003bde:	bd80      	pop	{r7, pc}

08003be0 <despiselect>:
/* Despiselect card and release SPI                                         */
/*-----------------------------------------------------------------------*/

static
void despiselect (void)
{
 8003be0:	b580      	push	{r7, lr}
 8003be2:	af00      	add	r7, sp, #0
	CS_HIGH();		/* Set CS# high */
 8003be4:	2201      	movs	r2, #1
 8003be6:	2102      	movs	r1, #2
 8003be8:	4803      	ldr	r0, [pc, #12]	; (8003bf8 <despiselect+0x18>)
 8003bea:	f7fd f98b 	bl	8000f04 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO hi-z for multiple slave SPI) */
 8003bee:	20ff      	movs	r0, #255	; 0xff
 8003bf0:	f7ff ff86 	bl	8003b00 <xchg_spi>

}
 8003bf4:	bf00      	nop
 8003bf6:	bd80      	pop	{r7, pc}
 8003bf8:	48000400 	.word	0x48000400

08003bfc <spiselect>:
/* Select card and wait for ready                                        */
/*-----------------------------------------------------------------------*/

static
int spiselect (void)	/* 1:OK, 0:Timeout */
{
 8003bfc:	b580      	push	{r7, lr}
 8003bfe:	af00      	add	r7, sp, #0
	CS_LOW();		/* Set CS# low */
 8003c00:	2200      	movs	r2, #0
 8003c02:	2102      	movs	r1, #2
 8003c04:	4809      	ldr	r0, [pc, #36]	; (8003c2c <spiselect+0x30>)
 8003c06:	f7fd f97d 	bl	8000f04 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO enabled) */
 8003c0a:	20ff      	movs	r0, #255	; 0xff
 8003c0c:	f7ff ff78 	bl	8003b00 <xchg_spi>
	if (wait_ready(500)) return 1;	/* Wait for card ready */
 8003c10:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003c14:	f7ff ffc1 	bl	8003b9a <wait_ready>
 8003c18:	4603      	mov	r3, r0
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d001      	beq.n	8003c22 <spiselect+0x26>
 8003c1e:	2301      	movs	r3, #1
 8003c20:	e002      	b.n	8003c28 <spiselect+0x2c>

	despiselect();
 8003c22:	f7ff ffdd 	bl	8003be0 <despiselect>
	return 0;	/* Timeout */
 8003c26:	2300      	movs	r3, #0
}
 8003c28:	4618      	mov	r0, r3
 8003c2a:	bd80      	pop	{r7, pc}
 8003c2c:	48000400 	.word	0x48000400

08003c30 <rcvr_datablock>:
static
int rcvr_datablock (	/* 1:OK, 0:Error */
	BYTE *buff,			/* Data buffer */
	UINT btr			/* Data block length (byte) */
)
{
 8003c30:	b580      	push	{r7, lr}
 8003c32:	b084      	sub	sp, #16
 8003c34:	af00      	add	r7, sp, #0
 8003c36:	6078      	str	r0, [r7, #4]
 8003c38:	6039      	str	r1, [r7, #0]
	BYTE token;


	SPI_Timer_On(200);
 8003c3a:	20c8      	movs	r0, #200	; 0xc8
 8003c3c:	f7ff ff36 	bl	8003aac <SPI_Timer_On>
	do {							/* Wait for DataStart token in timeout of 200ms */
		token = xchg_spi(0xFF);
 8003c40:	20ff      	movs	r0, #255	; 0xff
 8003c42:	f7ff ff5d 	bl	8003b00 <xchg_spi>
 8003c46:	4603      	mov	r3, r0
 8003c48:	73fb      	strb	r3, [r7, #15]
		/* This loop will take a time. Insert rot_rdq() here for multitask envilonment. */
	} while ((token == 0xFF) && SPI_Timer_Status());
 8003c4a:	7bfb      	ldrb	r3, [r7, #15]
 8003c4c:	2bff      	cmp	r3, #255	; 0xff
 8003c4e:	d104      	bne.n	8003c5a <rcvr_datablock+0x2a>
 8003c50:	f7ff ff40 	bl	8003ad4 <SPI_Timer_Status>
 8003c54:	4603      	mov	r3, r0
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d1f2      	bne.n	8003c40 <rcvr_datablock+0x10>
	if(token != 0xFE) return 0;		/* Function fails if invalid DataStart token or timeout */
 8003c5a:	7bfb      	ldrb	r3, [r7, #15]
 8003c5c:	2bfe      	cmp	r3, #254	; 0xfe
 8003c5e:	d001      	beq.n	8003c64 <rcvr_datablock+0x34>
 8003c60:	2300      	movs	r3, #0
 8003c62:	e00a      	b.n	8003c7a <rcvr_datablock+0x4a>

	rcvr_spi_multi(buff, btr);		/* Store trailing data to the buffer */
 8003c64:	6839      	ldr	r1, [r7, #0]
 8003c66:	6878      	ldr	r0, [r7, #4]
 8003c68:	f7ff ff60 	bl	8003b2c <rcvr_spi_multi>
	xchg_spi(0xFF); xchg_spi(0xFF);			/* Discard CRC */
 8003c6c:	20ff      	movs	r0, #255	; 0xff
 8003c6e:	f7ff ff47 	bl	8003b00 <xchg_spi>
 8003c72:	20ff      	movs	r0, #255	; 0xff
 8003c74:	f7ff ff44 	bl	8003b00 <xchg_spi>

	return 1;						/* Function succeeded */
 8003c78:	2301      	movs	r3, #1
}
 8003c7a:	4618      	mov	r0, r3
 8003c7c:	3710      	adds	r7, #16
 8003c7e:	46bd      	mov	sp, r7
 8003c80:	bd80      	pop	{r7, pc}

08003c82 <xmit_datablock>:
static
int xmit_datablock (	/* 1:OK, 0:Failed */
	const BYTE *buff,	/* Ponter to 512 byte data to be sent */
	BYTE token			/* Token */
)
{
 8003c82:	b580      	push	{r7, lr}
 8003c84:	b084      	sub	sp, #16
 8003c86:	af00      	add	r7, sp, #0
 8003c88:	6078      	str	r0, [r7, #4]
 8003c8a:	460b      	mov	r3, r1
 8003c8c:	70fb      	strb	r3, [r7, #3]
	BYTE resp;


	if (!wait_ready(500)) return 0;		/* Wait for card ready */
 8003c8e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003c92:	f7ff ff82 	bl	8003b9a <wait_ready>
 8003c96:	4603      	mov	r3, r0
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d101      	bne.n	8003ca0 <xmit_datablock+0x1e>
 8003c9c:	2300      	movs	r3, #0
 8003c9e:	e01e      	b.n	8003cde <xmit_datablock+0x5c>

	xchg_spi(token);					/* Send token */
 8003ca0:	78fb      	ldrb	r3, [r7, #3]
 8003ca2:	4618      	mov	r0, r3
 8003ca4:	f7ff ff2c 	bl	8003b00 <xchg_spi>
	if (token != 0xFD) {				/* Send data if token is other than StopTran */
 8003ca8:	78fb      	ldrb	r3, [r7, #3]
 8003caa:	2bfd      	cmp	r3, #253	; 0xfd
 8003cac:	d016      	beq.n	8003cdc <xmit_datablock+0x5a>
		xmit_spi_multi(buff, 512);		/* Data */
 8003cae:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003cb2:	6878      	ldr	r0, [r7, #4]
 8003cb4:	f7ff ff56 	bl	8003b64 <xmit_spi_multi>
		xchg_spi(0xFF); xchg_spi(0xFF);	/* Dummy CRC */
 8003cb8:	20ff      	movs	r0, #255	; 0xff
 8003cba:	f7ff ff21 	bl	8003b00 <xchg_spi>
 8003cbe:	20ff      	movs	r0, #255	; 0xff
 8003cc0:	f7ff ff1e 	bl	8003b00 <xchg_spi>

		resp = xchg_spi(0xFF);				/* Receive data resp */
 8003cc4:	20ff      	movs	r0, #255	; 0xff
 8003cc6:	f7ff ff1b 	bl	8003b00 <xchg_spi>
 8003cca:	4603      	mov	r3, r0
 8003ccc:	73fb      	strb	r3, [r7, #15]
		if ((resp & 0x1F) != 0x05) return 0;	/* Function fails if the data packet was not accepted */
 8003cce:	7bfb      	ldrb	r3, [r7, #15]
 8003cd0:	f003 031f 	and.w	r3, r3, #31
 8003cd4:	2b05      	cmp	r3, #5
 8003cd6:	d001      	beq.n	8003cdc <xmit_datablock+0x5a>
 8003cd8:	2300      	movs	r3, #0
 8003cda:	e000      	b.n	8003cde <xmit_datablock+0x5c>
	}
	return 1;
 8003cdc:	2301      	movs	r3, #1
}
 8003cde:	4618      	mov	r0, r3
 8003ce0:	3710      	adds	r7, #16
 8003ce2:	46bd      	mov	sp, r7
 8003ce4:	bd80      	pop	{r7, pc}

08003ce6 <send_cmd>:
static
BYTE send_cmd (		/* Return value: R1 resp (bit7==1:Failed to send) */
	BYTE cmd,		/* Command index */
	DWORD arg		/* Argument */
)
{
 8003ce6:	b580      	push	{r7, lr}
 8003ce8:	b084      	sub	sp, #16
 8003cea:	af00      	add	r7, sp, #0
 8003cec:	4603      	mov	r3, r0
 8003cee:	6039      	str	r1, [r7, #0]
 8003cf0:	71fb      	strb	r3, [r7, #7]
	BYTE n, res;


	if (cmd & 0x80) {	/* Send a CMD55 prior to ACMD<n> */
 8003cf2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	da0e      	bge.n	8003d18 <send_cmd+0x32>
		cmd &= 0x7F;
 8003cfa:	79fb      	ldrb	r3, [r7, #7]
 8003cfc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003d00:	71fb      	strb	r3, [r7, #7]
		res = send_cmd(CMD55, 0);
 8003d02:	2100      	movs	r1, #0
 8003d04:	2037      	movs	r0, #55	; 0x37
 8003d06:	f7ff ffee 	bl	8003ce6 <send_cmd>
 8003d0a:	4603      	mov	r3, r0
 8003d0c:	73bb      	strb	r3, [r7, #14]
		if (res > 1) return res;
 8003d0e:	7bbb      	ldrb	r3, [r7, #14]
 8003d10:	2b01      	cmp	r3, #1
 8003d12:	d901      	bls.n	8003d18 <send_cmd+0x32>
 8003d14:	7bbb      	ldrb	r3, [r7, #14]
 8003d16:	e051      	b.n	8003dbc <send_cmd+0xd6>
	}

	/* Select the card and wait for ready except to stop multiple block read */
	if (cmd != CMD12) {
 8003d18:	79fb      	ldrb	r3, [r7, #7]
 8003d1a:	2b0c      	cmp	r3, #12
 8003d1c:	d008      	beq.n	8003d30 <send_cmd+0x4a>
		despiselect();
 8003d1e:	f7ff ff5f 	bl	8003be0 <despiselect>
		if (!spiselect()) return 0xFF;
 8003d22:	f7ff ff6b 	bl	8003bfc <spiselect>
 8003d26:	4603      	mov	r3, r0
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d101      	bne.n	8003d30 <send_cmd+0x4a>
 8003d2c:	23ff      	movs	r3, #255	; 0xff
 8003d2e:	e045      	b.n	8003dbc <send_cmd+0xd6>
	}

	/* Send command packet */
	xchg_spi(0x40 | cmd);				/* Start + command index */
 8003d30:	79fb      	ldrb	r3, [r7, #7]
 8003d32:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003d36:	b2db      	uxtb	r3, r3
 8003d38:	4618      	mov	r0, r3
 8003d3a:	f7ff fee1 	bl	8003b00 <xchg_spi>
	xchg_spi((BYTE)(arg >> 24));		/* Argument[31..24] */
 8003d3e:	683b      	ldr	r3, [r7, #0]
 8003d40:	0e1b      	lsrs	r3, r3, #24
 8003d42:	b2db      	uxtb	r3, r3
 8003d44:	4618      	mov	r0, r3
 8003d46:	f7ff fedb 	bl	8003b00 <xchg_spi>
	xchg_spi((BYTE)(arg >> 16));		/* Argument[23..16] */
 8003d4a:	683b      	ldr	r3, [r7, #0]
 8003d4c:	0c1b      	lsrs	r3, r3, #16
 8003d4e:	b2db      	uxtb	r3, r3
 8003d50:	4618      	mov	r0, r3
 8003d52:	f7ff fed5 	bl	8003b00 <xchg_spi>
	xchg_spi((BYTE)(arg >> 8));			/* Argument[15..8] */
 8003d56:	683b      	ldr	r3, [r7, #0]
 8003d58:	0a1b      	lsrs	r3, r3, #8
 8003d5a:	b2db      	uxtb	r3, r3
 8003d5c:	4618      	mov	r0, r3
 8003d5e:	f7ff fecf 	bl	8003b00 <xchg_spi>
	xchg_spi((BYTE)arg);				/* Argument[7..0] */
 8003d62:	683b      	ldr	r3, [r7, #0]
 8003d64:	b2db      	uxtb	r3, r3
 8003d66:	4618      	mov	r0, r3
 8003d68:	f7ff feca 	bl	8003b00 <xchg_spi>
	n = 0x01;							/* Dummy CRC + Stop */
 8003d6c:	2301      	movs	r3, #1
 8003d6e:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD0) n = 0x95;			/* Valid CRC for CMD0(0) */
 8003d70:	79fb      	ldrb	r3, [r7, #7]
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d101      	bne.n	8003d7a <send_cmd+0x94>
 8003d76:	2395      	movs	r3, #149	; 0x95
 8003d78:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD8) n = 0x87;			/* Valid CRC for CMD8(0x1AA) */
 8003d7a:	79fb      	ldrb	r3, [r7, #7]
 8003d7c:	2b08      	cmp	r3, #8
 8003d7e:	d101      	bne.n	8003d84 <send_cmd+0x9e>
 8003d80:	2387      	movs	r3, #135	; 0x87
 8003d82:	73fb      	strb	r3, [r7, #15]
	xchg_spi(n);
 8003d84:	7bfb      	ldrb	r3, [r7, #15]
 8003d86:	4618      	mov	r0, r3
 8003d88:	f7ff feba 	bl	8003b00 <xchg_spi>

	/* Receive command resp */
	if (cmd == CMD12) xchg_spi(0xFF);	/* Diacard following one byte when CMD12 */
 8003d8c:	79fb      	ldrb	r3, [r7, #7]
 8003d8e:	2b0c      	cmp	r3, #12
 8003d90:	d102      	bne.n	8003d98 <send_cmd+0xb2>
 8003d92:	20ff      	movs	r0, #255	; 0xff
 8003d94:	f7ff feb4 	bl	8003b00 <xchg_spi>
	n = 10;								/* Wait for response (10 bytes max) */
 8003d98:	230a      	movs	r3, #10
 8003d9a:	73fb      	strb	r3, [r7, #15]
	do {
		res = xchg_spi(0xFF);
 8003d9c:	20ff      	movs	r0, #255	; 0xff
 8003d9e:	f7ff feaf 	bl	8003b00 <xchg_spi>
 8003da2:	4603      	mov	r3, r0
 8003da4:	73bb      	strb	r3, [r7, #14]
	} while ((res & 0x80) && --n);
 8003da6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	da05      	bge.n	8003dba <send_cmd+0xd4>
 8003dae:	7bfb      	ldrb	r3, [r7, #15]
 8003db0:	3b01      	subs	r3, #1
 8003db2:	73fb      	strb	r3, [r7, #15]
 8003db4:	7bfb      	ldrb	r3, [r7, #15]
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d1f0      	bne.n	8003d9c <send_cmd+0xb6>

	return res;							/* Return received response */
 8003dba:	7bbb      	ldrb	r3, [r7, #14]
}
 8003dbc:	4618      	mov	r0, r3
 8003dbe:	3710      	adds	r7, #16
 8003dc0:	46bd      	mov	sp, r7
 8003dc2:	bd80      	pop	{r7, pc}

08003dc4 <USER_SPI_initialize>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_initialize (
	BYTE drv		/* Physical drive number (0) */
)
{
 8003dc4:	b590      	push	{r4, r7, lr}
 8003dc6:	b085      	sub	sp, #20
 8003dc8:	af00      	add	r7, sp, #0
 8003dca:	4603      	mov	r3, r0
 8003dcc:	71fb      	strb	r3, [r7, #7]
	BYTE n, cmd, ty, ocr[4];

	if (drv != 0) return STA_NOINIT;		/* Supports only drive 0 */
 8003dce:	79fb      	ldrb	r3, [r7, #7]
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d001      	beq.n	8003dd8 <USER_SPI_initialize+0x14>
 8003dd4:	2301      	movs	r3, #1
 8003dd6:	e0d6      	b.n	8003f86 <USER_SPI_initialize+0x1c2>
	//assume SPI already init init_spi();	/* Initialize SPI */

	if (Stat & STA_NODISK) return Stat;	/* Is card existing in the soket? */
 8003dd8:	4b6d      	ldr	r3, [pc, #436]	; (8003f90 <USER_SPI_initialize+0x1cc>)
 8003dda:	781b      	ldrb	r3, [r3, #0]
 8003ddc:	b2db      	uxtb	r3, r3
 8003dde:	f003 0302 	and.w	r3, r3, #2
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d003      	beq.n	8003dee <USER_SPI_initialize+0x2a>
 8003de6:	4b6a      	ldr	r3, [pc, #424]	; (8003f90 <USER_SPI_initialize+0x1cc>)
 8003de8:	781b      	ldrb	r3, [r3, #0]
 8003dea:	b2db      	uxtb	r3, r3
 8003dec:	e0cb      	b.n	8003f86 <USER_SPI_initialize+0x1c2>

	FCLK_SLOW();
 8003dee:	4b69      	ldr	r3, [pc, #420]	; (8003f94 <USER_SPI_initialize+0x1d0>)
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 8003df8:	4b66      	ldr	r3, [pc, #408]	; (8003f94 <USER_SPI_initialize+0x1d0>)
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	f042 0230 	orr.w	r2, r2, #48	; 0x30
 8003e00:	601a      	str	r2, [r3, #0]
	for (n = 10; n; n--) xchg_spi(0xFF);	/* Send 80 dummy clocks */
 8003e02:	230a      	movs	r3, #10
 8003e04:	73fb      	strb	r3, [r7, #15]
 8003e06:	e005      	b.n	8003e14 <USER_SPI_initialize+0x50>
 8003e08:	20ff      	movs	r0, #255	; 0xff
 8003e0a:	f7ff fe79 	bl	8003b00 <xchg_spi>
 8003e0e:	7bfb      	ldrb	r3, [r7, #15]
 8003e10:	3b01      	subs	r3, #1
 8003e12:	73fb      	strb	r3, [r7, #15]
 8003e14:	7bfb      	ldrb	r3, [r7, #15]
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d1f6      	bne.n	8003e08 <USER_SPI_initialize+0x44>

	ty = 0;
 8003e1a:	2300      	movs	r3, #0
 8003e1c:	737b      	strb	r3, [r7, #13]
	if (send_cmd(CMD0, 0) == 1) {			/* Put the card SPI/Idle state */
 8003e1e:	2100      	movs	r1, #0
 8003e20:	2000      	movs	r0, #0
 8003e22:	f7ff ff60 	bl	8003ce6 <send_cmd>
 8003e26:	4603      	mov	r3, r0
 8003e28:	2b01      	cmp	r3, #1
 8003e2a:	f040 808b 	bne.w	8003f44 <USER_SPI_initialize+0x180>
		SPI_Timer_On(1000);					/* Initialization timeout = 1 sec */
 8003e2e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003e32:	f7ff fe3b 	bl	8003aac <SPI_Timer_On>
		if (send_cmd(CMD8, 0x1AA) == 1) {	/* SDv2? */
 8003e36:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8003e3a:	2008      	movs	r0, #8
 8003e3c:	f7ff ff53 	bl	8003ce6 <send_cmd>
 8003e40:	4603      	mov	r3, r0
 8003e42:	2b01      	cmp	r3, #1
 8003e44:	d151      	bne.n	8003eea <USER_SPI_initialize+0x126>
			for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);	/* Get 32 bit return value of R7 resp */
 8003e46:	2300      	movs	r3, #0
 8003e48:	73fb      	strb	r3, [r7, #15]
 8003e4a:	e00d      	b.n	8003e68 <USER_SPI_initialize+0xa4>
 8003e4c:	7bfc      	ldrb	r4, [r7, #15]
 8003e4e:	20ff      	movs	r0, #255	; 0xff
 8003e50:	f7ff fe56 	bl	8003b00 <xchg_spi>
 8003e54:	4603      	mov	r3, r0
 8003e56:	461a      	mov	r2, r3
 8003e58:	f104 0310 	add.w	r3, r4, #16
 8003e5c:	443b      	add	r3, r7
 8003e5e:	f803 2c08 	strb.w	r2, [r3, #-8]
 8003e62:	7bfb      	ldrb	r3, [r7, #15]
 8003e64:	3301      	adds	r3, #1
 8003e66:	73fb      	strb	r3, [r7, #15]
 8003e68:	7bfb      	ldrb	r3, [r7, #15]
 8003e6a:	2b03      	cmp	r3, #3
 8003e6c:	d9ee      	bls.n	8003e4c <USER_SPI_initialize+0x88>
			if (ocr[2] == 0x01 && ocr[3] == 0xAA) {				/* Is the card supports vcc of 2.7-3.6V? */
 8003e6e:	7abb      	ldrb	r3, [r7, #10]
 8003e70:	2b01      	cmp	r3, #1
 8003e72:	d167      	bne.n	8003f44 <USER_SPI_initialize+0x180>
 8003e74:	7afb      	ldrb	r3, [r7, #11]
 8003e76:	2baa      	cmp	r3, #170	; 0xaa
 8003e78:	d164      	bne.n	8003f44 <USER_SPI_initialize+0x180>
				while (SPI_Timer_Status() && send_cmd(ACMD41, 1UL << 30)) ;	/* Wait for end of initialization with ACMD41(HCS) */
 8003e7a:	bf00      	nop
 8003e7c:	f7ff fe2a 	bl	8003ad4 <SPI_Timer_Status>
 8003e80:	4603      	mov	r3, r0
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d007      	beq.n	8003e96 <USER_SPI_initialize+0xd2>
 8003e86:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8003e8a:	20a9      	movs	r0, #169	; 0xa9
 8003e8c:	f7ff ff2b 	bl	8003ce6 <send_cmd>
 8003e90:	4603      	mov	r3, r0
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d1f2      	bne.n	8003e7c <USER_SPI_initialize+0xb8>
				if (SPI_Timer_Status() && send_cmd(CMD58, 0) == 0) {		/* Check CCS bit in the OCR */
 8003e96:	f7ff fe1d 	bl	8003ad4 <SPI_Timer_Status>
 8003e9a:	4603      	mov	r3, r0
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d051      	beq.n	8003f44 <USER_SPI_initialize+0x180>
 8003ea0:	2100      	movs	r1, #0
 8003ea2:	203a      	movs	r0, #58	; 0x3a
 8003ea4:	f7ff ff1f 	bl	8003ce6 <send_cmd>
 8003ea8:	4603      	mov	r3, r0
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d14a      	bne.n	8003f44 <USER_SPI_initialize+0x180>
					for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);
 8003eae:	2300      	movs	r3, #0
 8003eb0:	73fb      	strb	r3, [r7, #15]
 8003eb2:	e00d      	b.n	8003ed0 <USER_SPI_initialize+0x10c>
 8003eb4:	7bfc      	ldrb	r4, [r7, #15]
 8003eb6:	20ff      	movs	r0, #255	; 0xff
 8003eb8:	f7ff fe22 	bl	8003b00 <xchg_spi>
 8003ebc:	4603      	mov	r3, r0
 8003ebe:	461a      	mov	r2, r3
 8003ec0:	f104 0310 	add.w	r3, r4, #16
 8003ec4:	443b      	add	r3, r7
 8003ec6:	f803 2c08 	strb.w	r2, [r3, #-8]
 8003eca:	7bfb      	ldrb	r3, [r7, #15]
 8003ecc:	3301      	adds	r3, #1
 8003ece:	73fb      	strb	r3, [r7, #15]
 8003ed0:	7bfb      	ldrb	r3, [r7, #15]
 8003ed2:	2b03      	cmp	r3, #3
 8003ed4:	d9ee      	bls.n	8003eb4 <USER_SPI_initialize+0xf0>
					ty = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;	/* Card id SDv2 */
 8003ed6:	7a3b      	ldrb	r3, [r7, #8]
 8003ed8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d001      	beq.n	8003ee4 <USER_SPI_initialize+0x120>
 8003ee0:	230c      	movs	r3, #12
 8003ee2:	e000      	b.n	8003ee6 <USER_SPI_initialize+0x122>
 8003ee4:	2304      	movs	r3, #4
 8003ee6:	737b      	strb	r3, [r7, #13]
 8003ee8:	e02c      	b.n	8003f44 <USER_SPI_initialize+0x180>
				}
			}
		} else {	/* Not SDv2 card */
			if (send_cmd(ACMD41, 0) <= 1) 	{	/* SDv1 or MMC? */
 8003eea:	2100      	movs	r1, #0
 8003eec:	20a9      	movs	r0, #169	; 0xa9
 8003eee:	f7ff fefa 	bl	8003ce6 <send_cmd>
 8003ef2:	4603      	mov	r3, r0
 8003ef4:	2b01      	cmp	r3, #1
 8003ef6:	d804      	bhi.n	8003f02 <USER_SPI_initialize+0x13e>
				ty = CT_SD1; cmd = ACMD41;	/* SDv1 (ACMD41(0)) */
 8003ef8:	2302      	movs	r3, #2
 8003efa:	737b      	strb	r3, [r7, #13]
 8003efc:	23a9      	movs	r3, #169	; 0xa9
 8003efe:	73bb      	strb	r3, [r7, #14]
 8003f00:	e003      	b.n	8003f0a <USER_SPI_initialize+0x146>
			} else {
				ty = CT_MMC; cmd = CMD1;	/* MMCv3 (CMD1(0)) */
 8003f02:	2301      	movs	r3, #1
 8003f04:	737b      	strb	r3, [r7, #13]
 8003f06:	2301      	movs	r3, #1
 8003f08:	73bb      	strb	r3, [r7, #14]
			}
			while (SPI_Timer_Status() && send_cmd(cmd, 0)) ;		/* Wait for end of initialization */
 8003f0a:	bf00      	nop
 8003f0c:	f7ff fde2 	bl	8003ad4 <SPI_Timer_Status>
 8003f10:	4603      	mov	r3, r0
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d007      	beq.n	8003f26 <USER_SPI_initialize+0x162>
 8003f16:	7bbb      	ldrb	r3, [r7, #14]
 8003f18:	2100      	movs	r1, #0
 8003f1a:	4618      	mov	r0, r3
 8003f1c:	f7ff fee3 	bl	8003ce6 <send_cmd>
 8003f20:	4603      	mov	r3, r0
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d1f2      	bne.n	8003f0c <USER_SPI_initialize+0x148>
			if (!SPI_Timer_Status() || send_cmd(CMD16, 512) != 0)	/* Set block length: 512 */
 8003f26:	f7ff fdd5 	bl	8003ad4 <SPI_Timer_Status>
 8003f2a:	4603      	mov	r3, r0
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d007      	beq.n	8003f40 <USER_SPI_initialize+0x17c>
 8003f30:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003f34:	2010      	movs	r0, #16
 8003f36:	f7ff fed6 	bl	8003ce6 <send_cmd>
 8003f3a:	4603      	mov	r3, r0
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d001      	beq.n	8003f44 <USER_SPI_initialize+0x180>
				ty = 0;
 8003f40:	2300      	movs	r3, #0
 8003f42:	737b      	strb	r3, [r7, #13]
		}
	}
	CardType = ty;	/* Card type */
 8003f44:	4a14      	ldr	r2, [pc, #80]	; (8003f98 <USER_SPI_initialize+0x1d4>)
 8003f46:	7b7b      	ldrb	r3, [r7, #13]
 8003f48:	7013      	strb	r3, [r2, #0]
	despiselect();
 8003f4a:	f7ff fe49 	bl	8003be0 <despiselect>

	if (ty) {			/* OK */
 8003f4e:	7b7b      	ldrb	r3, [r7, #13]
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d012      	beq.n	8003f7a <USER_SPI_initialize+0x1b6>
		FCLK_FAST();			/* Set fast clock */
 8003f54:	4b0f      	ldr	r3, [pc, #60]	; (8003f94 <USER_SPI_initialize+0x1d0>)
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 8003f5e:	4b0d      	ldr	r3, [pc, #52]	; (8003f94 <USER_SPI_initialize+0x1d0>)
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	f042 0210 	orr.w	r2, r2, #16
 8003f66:	601a      	str	r2, [r3, #0]
		Stat &= ~STA_NOINIT;	/* Clear STA_NOINIT flag */
 8003f68:	4b09      	ldr	r3, [pc, #36]	; (8003f90 <USER_SPI_initialize+0x1cc>)
 8003f6a:	781b      	ldrb	r3, [r3, #0]
 8003f6c:	b2db      	uxtb	r3, r3
 8003f6e:	f023 0301 	bic.w	r3, r3, #1
 8003f72:	b2da      	uxtb	r2, r3
 8003f74:	4b06      	ldr	r3, [pc, #24]	; (8003f90 <USER_SPI_initialize+0x1cc>)
 8003f76:	701a      	strb	r2, [r3, #0]
 8003f78:	e002      	b.n	8003f80 <USER_SPI_initialize+0x1bc>
	} else {			/* Failed */
		Stat = STA_NOINIT;
 8003f7a:	4b05      	ldr	r3, [pc, #20]	; (8003f90 <USER_SPI_initialize+0x1cc>)
 8003f7c:	2201      	movs	r2, #1
 8003f7e:	701a      	strb	r2, [r3, #0]
	}

	return Stat;
 8003f80:	4b03      	ldr	r3, [pc, #12]	; (8003f90 <USER_SPI_initialize+0x1cc>)
 8003f82:	781b      	ldrb	r3, [r3, #0]
 8003f84:	b2db      	uxtb	r3, r3
}
 8003f86:	4618      	mov	r0, r3
 8003f88:	3714      	adds	r7, #20
 8003f8a:	46bd      	mov	sp, r7
 8003f8c:	bd90      	pop	{r4, r7, pc}
 8003f8e:	bf00      	nop
 8003f90:	20000020 	.word	0x20000020
 8003f94:	20000040 	.word	0x20000040
 8003f98:	200001bc 	.word	0x200001bc

08003f9c <USER_SPI_status>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_status (
	BYTE drv		/* Physical drive number (0) */
)
{
 8003f9c:	b480      	push	{r7}
 8003f9e:	b083      	sub	sp, #12
 8003fa0:	af00      	add	r7, sp, #0
 8003fa2:	4603      	mov	r3, r0
 8003fa4:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;		/* Supports only drive 0 */
 8003fa6:	79fb      	ldrb	r3, [r7, #7]
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d001      	beq.n	8003fb0 <USER_SPI_status+0x14>
 8003fac:	2301      	movs	r3, #1
 8003fae:	e002      	b.n	8003fb6 <USER_SPI_status+0x1a>

	return Stat;	/* Return disk status */
 8003fb0:	4b04      	ldr	r3, [pc, #16]	; (8003fc4 <USER_SPI_status+0x28>)
 8003fb2:	781b      	ldrb	r3, [r3, #0]
 8003fb4:	b2db      	uxtb	r3, r3
}
 8003fb6:	4618      	mov	r0, r3
 8003fb8:	370c      	adds	r7, #12
 8003fba:	46bd      	mov	sp, r7
 8003fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fc0:	4770      	bx	lr
 8003fc2:	bf00      	nop
 8003fc4:	20000020 	.word	0x20000020

08003fc8 <USER_SPI_read>:
	BYTE drv,		/* Physical drive number (0) */
	BYTE *buff,		/* Pointer to the data buffer to store read data */
	DWORD sector,	/* Start sector number (LBA) */
	UINT count		/* Number of sectors to read (1..128) */
)
{
 8003fc8:	b580      	push	{r7, lr}
 8003fca:	b084      	sub	sp, #16
 8003fcc:	af00      	add	r7, sp, #0
 8003fce:	60b9      	str	r1, [r7, #8]
 8003fd0:	607a      	str	r2, [r7, #4]
 8003fd2:	603b      	str	r3, [r7, #0]
 8003fd4:	4603      	mov	r3, r0
 8003fd6:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 8003fd8:	7bfb      	ldrb	r3, [r7, #15]
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d102      	bne.n	8003fe4 <USER_SPI_read+0x1c>
 8003fde:	683b      	ldr	r3, [r7, #0]
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d101      	bne.n	8003fe8 <USER_SPI_read+0x20>
 8003fe4:	2304      	movs	r3, #4
 8003fe6:	e04d      	b.n	8004084 <USER_SPI_read+0xbc>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 8003fe8:	4b28      	ldr	r3, [pc, #160]	; (800408c <USER_SPI_read+0xc4>)
 8003fea:	781b      	ldrb	r3, [r3, #0]
 8003fec:	b2db      	uxtb	r3, r3
 8003fee:	f003 0301 	and.w	r3, r3, #1
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d001      	beq.n	8003ffa <USER_SPI_read+0x32>
 8003ff6:	2303      	movs	r3, #3
 8003ff8:	e044      	b.n	8004084 <USER_SPI_read+0xbc>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ot BA conversion (byte addressing cards) */
 8003ffa:	4b25      	ldr	r3, [pc, #148]	; (8004090 <USER_SPI_read+0xc8>)
 8003ffc:	781b      	ldrb	r3, [r3, #0]
 8003ffe:	f003 0308 	and.w	r3, r3, #8
 8004002:	2b00      	cmp	r3, #0
 8004004:	d102      	bne.n	800400c <USER_SPI_read+0x44>
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	025b      	lsls	r3, r3, #9
 800400a:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector read */
 800400c:	683b      	ldr	r3, [r7, #0]
 800400e:	2b01      	cmp	r3, #1
 8004010:	d111      	bne.n	8004036 <USER_SPI_read+0x6e>
		if ((send_cmd(CMD17, sector) == 0)	/* READ_SINGLE_BLOCK */
 8004012:	6879      	ldr	r1, [r7, #4]
 8004014:	2011      	movs	r0, #17
 8004016:	f7ff fe66 	bl	8003ce6 <send_cmd>
 800401a:	4603      	mov	r3, r0
 800401c:	2b00      	cmp	r3, #0
 800401e:	d129      	bne.n	8004074 <USER_SPI_read+0xac>
			&& rcvr_datablock(buff, 512)) {
 8004020:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004024:	68b8      	ldr	r0, [r7, #8]
 8004026:	f7ff fe03 	bl	8003c30 <rcvr_datablock>
 800402a:	4603      	mov	r3, r0
 800402c:	2b00      	cmp	r3, #0
 800402e:	d021      	beq.n	8004074 <USER_SPI_read+0xac>
			count = 0;
 8004030:	2300      	movs	r3, #0
 8004032:	603b      	str	r3, [r7, #0]
 8004034:	e01e      	b.n	8004074 <USER_SPI_read+0xac>
		}
	}
	else {				/* Multiple sector read */
		if (send_cmd(CMD18, sector) == 0) {	/* READ_MULTIPLE_BLOCK */
 8004036:	6879      	ldr	r1, [r7, #4]
 8004038:	2012      	movs	r0, #18
 800403a:	f7ff fe54 	bl	8003ce6 <send_cmd>
 800403e:	4603      	mov	r3, r0
 8004040:	2b00      	cmp	r3, #0
 8004042:	d117      	bne.n	8004074 <USER_SPI_read+0xac>
			do {
				if (!rcvr_datablock(buff, 512)) break;
 8004044:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004048:	68b8      	ldr	r0, [r7, #8]
 800404a:	f7ff fdf1 	bl	8003c30 <rcvr_datablock>
 800404e:	4603      	mov	r3, r0
 8004050:	2b00      	cmp	r3, #0
 8004052:	d00a      	beq.n	800406a <USER_SPI_read+0xa2>
				buff += 512;
 8004054:	68bb      	ldr	r3, [r7, #8]
 8004056:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800405a:	60bb      	str	r3, [r7, #8]
			} while (--count);
 800405c:	683b      	ldr	r3, [r7, #0]
 800405e:	3b01      	subs	r3, #1
 8004060:	603b      	str	r3, [r7, #0]
 8004062:	683b      	ldr	r3, [r7, #0]
 8004064:	2b00      	cmp	r3, #0
 8004066:	d1ed      	bne.n	8004044 <USER_SPI_read+0x7c>
 8004068:	e000      	b.n	800406c <USER_SPI_read+0xa4>
				if (!rcvr_datablock(buff, 512)) break;
 800406a:	bf00      	nop
			send_cmd(CMD12, 0);				/* STOP_TRANSMISSION */
 800406c:	2100      	movs	r1, #0
 800406e:	200c      	movs	r0, #12
 8004070:	f7ff fe39 	bl	8003ce6 <send_cmd>
		}
	}
	despiselect();
 8004074:	f7ff fdb4 	bl	8003be0 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 8004078:	683b      	ldr	r3, [r7, #0]
 800407a:	2b00      	cmp	r3, #0
 800407c:	bf14      	ite	ne
 800407e:	2301      	movne	r3, #1
 8004080:	2300      	moveq	r3, #0
 8004082:	b2db      	uxtb	r3, r3
}
 8004084:	4618      	mov	r0, r3
 8004086:	3710      	adds	r7, #16
 8004088:	46bd      	mov	sp, r7
 800408a:	bd80      	pop	{r7, pc}
 800408c:	20000020 	.word	0x20000020
 8004090:	200001bc 	.word	0x200001bc

08004094 <USER_SPI_write>:
	BYTE drv,			/* Physical drive number (0) */
	const BYTE *buff,	/* Ponter to the data to write */
	DWORD sector,		/* Start sector number (LBA) */
	UINT count			/* Number of sectors to write (1..128) */
)
{
 8004094:	b580      	push	{r7, lr}
 8004096:	b084      	sub	sp, #16
 8004098:	af00      	add	r7, sp, #0
 800409a:	60b9      	str	r1, [r7, #8]
 800409c:	607a      	str	r2, [r7, #4]
 800409e:	603b      	str	r3, [r7, #0]
 80040a0:	4603      	mov	r3, r0
 80040a2:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 80040a4:	7bfb      	ldrb	r3, [r7, #15]
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d102      	bne.n	80040b0 <USER_SPI_write+0x1c>
 80040aa:	683b      	ldr	r3, [r7, #0]
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d101      	bne.n	80040b4 <USER_SPI_write+0x20>
 80040b0:	2304      	movs	r3, #4
 80040b2:	e063      	b.n	800417c <USER_SPI_write+0xe8>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check drive status */
 80040b4:	4b33      	ldr	r3, [pc, #204]	; (8004184 <USER_SPI_write+0xf0>)
 80040b6:	781b      	ldrb	r3, [r3, #0]
 80040b8:	b2db      	uxtb	r3, r3
 80040ba:	f003 0301 	and.w	r3, r3, #1
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d001      	beq.n	80040c6 <USER_SPI_write+0x32>
 80040c2:	2303      	movs	r3, #3
 80040c4:	e05a      	b.n	800417c <USER_SPI_write+0xe8>
	if (Stat & STA_PROTECT) return RES_WRPRT;	/* Check write protect */
 80040c6:	4b2f      	ldr	r3, [pc, #188]	; (8004184 <USER_SPI_write+0xf0>)
 80040c8:	781b      	ldrb	r3, [r3, #0]
 80040ca:	b2db      	uxtb	r3, r3
 80040cc:	f003 0304 	and.w	r3, r3, #4
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d001      	beq.n	80040d8 <USER_SPI_write+0x44>
 80040d4:	2302      	movs	r3, #2
 80040d6:	e051      	b.n	800417c <USER_SPI_write+0xe8>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ==> BA conversion (byte addressing cards) */
 80040d8:	4b2b      	ldr	r3, [pc, #172]	; (8004188 <USER_SPI_write+0xf4>)
 80040da:	781b      	ldrb	r3, [r3, #0]
 80040dc:	f003 0308 	and.w	r3, r3, #8
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d102      	bne.n	80040ea <USER_SPI_write+0x56>
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	025b      	lsls	r3, r3, #9
 80040e8:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector write */
 80040ea:	683b      	ldr	r3, [r7, #0]
 80040ec:	2b01      	cmp	r3, #1
 80040ee:	d110      	bne.n	8004112 <USER_SPI_write+0x7e>
		if ((send_cmd(CMD24, sector) == 0)	/* WRITE_BLOCK */
 80040f0:	6879      	ldr	r1, [r7, #4]
 80040f2:	2018      	movs	r0, #24
 80040f4:	f7ff fdf7 	bl	8003ce6 <send_cmd>
 80040f8:	4603      	mov	r3, r0
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d136      	bne.n	800416c <USER_SPI_write+0xd8>
			&& xmit_datablock(buff, 0xFE)) {
 80040fe:	21fe      	movs	r1, #254	; 0xfe
 8004100:	68b8      	ldr	r0, [r7, #8]
 8004102:	f7ff fdbe 	bl	8003c82 <xmit_datablock>
 8004106:	4603      	mov	r3, r0
 8004108:	2b00      	cmp	r3, #0
 800410a:	d02f      	beq.n	800416c <USER_SPI_write+0xd8>
			count = 0;
 800410c:	2300      	movs	r3, #0
 800410e:	603b      	str	r3, [r7, #0]
 8004110:	e02c      	b.n	800416c <USER_SPI_write+0xd8>
		}
	}
	else {				/* Multiple sector write */
		if (CardType & CT_SDC) send_cmd(ACMD23, count);	/* Predefine number of sectors */
 8004112:	4b1d      	ldr	r3, [pc, #116]	; (8004188 <USER_SPI_write+0xf4>)
 8004114:	781b      	ldrb	r3, [r3, #0]
 8004116:	f003 0306 	and.w	r3, r3, #6
 800411a:	2b00      	cmp	r3, #0
 800411c:	d003      	beq.n	8004126 <USER_SPI_write+0x92>
 800411e:	6839      	ldr	r1, [r7, #0]
 8004120:	2097      	movs	r0, #151	; 0x97
 8004122:	f7ff fde0 	bl	8003ce6 <send_cmd>
		if (send_cmd(CMD25, sector) == 0) {	/* WRITE_MULTIPLE_BLOCK */
 8004126:	6879      	ldr	r1, [r7, #4]
 8004128:	2019      	movs	r0, #25
 800412a:	f7ff fddc 	bl	8003ce6 <send_cmd>
 800412e:	4603      	mov	r3, r0
 8004130:	2b00      	cmp	r3, #0
 8004132:	d11b      	bne.n	800416c <USER_SPI_write+0xd8>
			do {
				if (!xmit_datablock(buff, 0xFC)) break;
 8004134:	21fc      	movs	r1, #252	; 0xfc
 8004136:	68b8      	ldr	r0, [r7, #8]
 8004138:	f7ff fda3 	bl	8003c82 <xmit_datablock>
 800413c:	4603      	mov	r3, r0
 800413e:	2b00      	cmp	r3, #0
 8004140:	d00a      	beq.n	8004158 <USER_SPI_write+0xc4>
				buff += 512;
 8004142:	68bb      	ldr	r3, [r7, #8]
 8004144:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8004148:	60bb      	str	r3, [r7, #8]
			} while (--count);
 800414a:	683b      	ldr	r3, [r7, #0]
 800414c:	3b01      	subs	r3, #1
 800414e:	603b      	str	r3, [r7, #0]
 8004150:	683b      	ldr	r3, [r7, #0]
 8004152:	2b00      	cmp	r3, #0
 8004154:	d1ee      	bne.n	8004134 <USER_SPI_write+0xa0>
 8004156:	e000      	b.n	800415a <USER_SPI_write+0xc6>
				if (!xmit_datablock(buff, 0xFC)) break;
 8004158:	bf00      	nop
			if (!xmit_datablock(0, 0xFD)) count = 1;	/* STOP_TRAN token */
 800415a:	21fd      	movs	r1, #253	; 0xfd
 800415c:	2000      	movs	r0, #0
 800415e:	f7ff fd90 	bl	8003c82 <xmit_datablock>
 8004162:	4603      	mov	r3, r0
 8004164:	2b00      	cmp	r3, #0
 8004166:	d101      	bne.n	800416c <USER_SPI_write+0xd8>
 8004168:	2301      	movs	r3, #1
 800416a:	603b      	str	r3, [r7, #0]
		}
	}
	despiselect();
 800416c:	f7ff fd38 	bl	8003be0 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 8004170:	683b      	ldr	r3, [r7, #0]
 8004172:	2b00      	cmp	r3, #0
 8004174:	bf14      	ite	ne
 8004176:	2301      	movne	r3, #1
 8004178:	2300      	moveq	r3, #0
 800417a:	b2db      	uxtb	r3, r3
}
 800417c:	4618      	mov	r0, r3
 800417e:	3710      	adds	r7, #16
 8004180:	46bd      	mov	sp, r7
 8004182:	bd80      	pop	{r7, pc}
 8004184:	20000020 	.word	0x20000020
 8004188:	200001bc 	.word	0x200001bc

0800418c <USER_SPI_ioctl>:
inline DRESULT USER_SPI_ioctl (
	BYTE drv,		/* Physical drive number (0) */
	BYTE cmd,		/* Control command code */
	void *buff		/* Pointer to the conrtol data */
)
{
 800418c:	b580      	push	{r7, lr}
 800418e:	b08c      	sub	sp, #48	; 0x30
 8004190:	af00      	add	r7, sp, #0
 8004192:	4603      	mov	r3, r0
 8004194:	603a      	str	r2, [r7, #0]
 8004196:	71fb      	strb	r3, [r7, #7]
 8004198:	460b      	mov	r3, r1
 800419a:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	BYTE n, csd[16];
	DWORD *dp, st, ed, csize;


	if (drv) return RES_PARERR;					/* Check parameter */
 800419c:	79fb      	ldrb	r3, [r7, #7]
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d001      	beq.n	80041a6 <USER_SPI_ioctl+0x1a>
 80041a2:	2304      	movs	r3, #4
 80041a4:	e15a      	b.n	800445c <USER_SPI_ioctl+0x2d0>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 80041a6:	4baf      	ldr	r3, [pc, #700]	; (8004464 <USER_SPI_ioctl+0x2d8>)
 80041a8:	781b      	ldrb	r3, [r3, #0]
 80041aa:	b2db      	uxtb	r3, r3
 80041ac:	f003 0301 	and.w	r3, r3, #1
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d001      	beq.n	80041b8 <USER_SPI_ioctl+0x2c>
 80041b4:	2303      	movs	r3, #3
 80041b6:	e151      	b.n	800445c <USER_SPI_ioctl+0x2d0>

	res = RES_ERROR;
 80041b8:	2301      	movs	r3, #1
 80041ba:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	switch (cmd) {
 80041be:	79bb      	ldrb	r3, [r7, #6]
 80041c0:	2b04      	cmp	r3, #4
 80041c2:	f200 8136 	bhi.w	8004432 <USER_SPI_ioctl+0x2a6>
 80041c6:	a201      	add	r2, pc, #4	; (adr r2, 80041cc <USER_SPI_ioctl+0x40>)
 80041c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80041cc:	080041e1 	.word	0x080041e1
 80041d0:	080041f5 	.word	0x080041f5
 80041d4:	08004433 	.word	0x08004433
 80041d8:	080042a1 	.word	0x080042a1
 80041dc:	08004397 	.word	0x08004397
	case CTRL_SYNC :		/* Wait for end of internal write process of the drive */
		if (spiselect()) res = RES_OK;
 80041e0:	f7ff fd0c 	bl	8003bfc <spiselect>
 80041e4:	4603      	mov	r3, r0
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	f000 8127 	beq.w	800443a <USER_SPI_ioctl+0x2ae>
 80041ec:	2300      	movs	r3, #0
 80041ee:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		break;
 80041f2:	e122      	b.n	800443a <USER_SPI_ioctl+0x2ae>

	case GET_SECTOR_COUNT :	/* Get drive capacity in unit of sector (DWORD) */
		if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {
 80041f4:	2100      	movs	r1, #0
 80041f6:	2009      	movs	r0, #9
 80041f8:	f7ff fd75 	bl	8003ce6 <send_cmd>
 80041fc:	4603      	mov	r3, r0
 80041fe:	2b00      	cmp	r3, #0
 8004200:	f040 811d 	bne.w	800443e <USER_SPI_ioctl+0x2b2>
 8004204:	f107 030c 	add.w	r3, r7, #12
 8004208:	2110      	movs	r1, #16
 800420a:	4618      	mov	r0, r3
 800420c:	f7ff fd10 	bl	8003c30 <rcvr_datablock>
 8004210:	4603      	mov	r3, r0
 8004212:	2b00      	cmp	r3, #0
 8004214:	f000 8113 	beq.w	800443e <USER_SPI_ioctl+0x2b2>
			if ((csd[0] >> 6) == 1) {	/* SDC ver 2.00 */
 8004218:	7b3b      	ldrb	r3, [r7, #12]
 800421a:	099b      	lsrs	r3, r3, #6
 800421c:	b2db      	uxtb	r3, r3
 800421e:	2b01      	cmp	r3, #1
 8004220:	d111      	bne.n	8004246 <USER_SPI_ioctl+0xba>
				csize = csd[9] + ((WORD)csd[8] << 8) + ((DWORD)(csd[7] & 63) << 16) + 1;
 8004222:	7d7b      	ldrb	r3, [r7, #21]
 8004224:	461a      	mov	r2, r3
 8004226:	7d3b      	ldrb	r3, [r7, #20]
 8004228:	021b      	lsls	r3, r3, #8
 800422a:	4413      	add	r3, r2
 800422c:	461a      	mov	r2, r3
 800422e:	7cfb      	ldrb	r3, [r7, #19]
 8004230:	041b      	lsls	r3, r3, #16
 8004232:	f403 137c 	and.w	r3, r3, #4128768	; 0x3f0000
 8004236:	4413      	add	r3, r2
 8004238:	3301      	adds	r3, #1
 800423a:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << 10;
 800423c:	69fb      	ldr	r3, [r7, #28]
 800423e:	029a      	lsls	r2, r3, #10
 8004240:	683b      	ldr	r3, [r7, #0]
 8004242:	601a      	str	r2, [r3, #0]
 8004244:	e028      	b.n	8004298 <USER_SPI_ioctl+0x10c>
			} else {					/* SDC ver 1.XX or MMC ver 3 */
				n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 8004246:	7c7b      	ldrb	r3, [r7, #17]
 8004248:	f003 030f 	and.w	r3, r3, #15
 800424c:	b2da      	uxtb	r2, r3
 800424e:	7dbb      	ldrb	r3, [r7, #22]
 8004250:	09db      	lsrs	r3, r3, #7
 8004252:	b2db      	uxtb	r3, r3
 8004254:	4413      	add	r3, r2
 8004256:	b2da      	uxtb	r2, r3
 8004258:	7d7b      	ldrb	r3, [r7, #21]
 800425a:	005b      	lsls	r3, r3, #1
 800425c:	b2db      	uxtb	r3, r3
 800425e:	f003 0306 	and.w	r3, r3, #6
 8004262:	b2db      	uxtb	r3, r3
 8004264:	4413      	add	r3, r2
 8004266:	b2db      	uxtb	r3, r3
 8004268:	3302      	adds	r3, #2
 800426a:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
				csize = (csd[8] >> 6) + ((WORD)csd[7] << 2) + ((WORD)(csd[6] & 3) << 10) + 1;
 800426e:	7d3b      	ldrb	r3, [r7, #20]
 8004270:	099b      	lsrs	r3, r3, #6
 8004272:	b2db      	uxtb	r3, r3
 8004274:	461a      	mov	r2, r3
 8004276:	7cfb      	ldrb	r3, [r7, #19]
 8004278:	009b      	lsls	r3, r3, #2
 800427a:	441a      	add	r2, r3
 800427c:	7cbb      	ldrb	r3, [r7, #18]
 800427e:	029b      	lsls	r3, r3, #10
 8004280:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8004284:	4413      	add	r3, r2
 8004286:	3301      	adds	r3, #1
 8004288:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << (n - 9);
 800428a:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800428e:	3b09      	subs	r3, #9
 8004290:	69fa      	ldr	r2, [r7, #28]
 8004292:	409a      	lsls	r2, r3
 8004294:	683b      	ldr	r3, [r7, #0]
 8004296:	601a      	str	r2, [r3, #0]
			}
			res = RES_OK;
 8004298:	2300      	movs	r3, #0
 800429a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		}
		break;
 800429e:	e0ce      	b.n	800443e <USER_SPI_ioctl+0x2b2>

	case GET_BLOCK_SIZE :	/* Get erase block size in unit of sector (DWORD) */
		if (CardType & CT_SD2) {	/* SDC ver 2.00 */
 80042a0:	4b71      	ldr	r3, [pc, #452]	; (8004468 <USER_SPI_ioctl+0x2dc>)
 80042a2:	781b      	ldrb	r3, [r3, #0]
 80042a4:	f003 0304 	and.w	r3, r3, #4
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d031      	beq.n	8004310 <USER_SPI_ioctl+0x184>
			if (send_cmd(ACMD13, 0) == 0) {	/* Read SD status */
 80042ac:	2100      	movs	r1, #0
 80042ae:	208d      	movs	r0, #141	; 0x8d
 80042b0:	f7ff fd19 	bl	8003ce6 <send_cmd>
 80042b4:	4603      	mov	r3, r0
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	f040 80c3 	bne.w	8004442 <USER_SPI_ioctl+0x2b6>
				xchg_spi(0xFF);
 80042bc:	20ff      	movs	r0, #255	; 0xff
 80042be:	f7ff fc1f 	bl	8003b00 <xchg_spi>
				if (rcvr_datablock(csd, 16)) {				/* Read partial block */
 80042c2:	f107 030c 	add.w	r3, r7, #12
 80042c6:	2110      	movs	r1, #16
 80042c8:	4618      	mov	r0, r3
 80042ca:	f7ff fcb1 	bl	8003c30 <rcvr_datablock>
 80042ce:	4603      	mov	r3, r0
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	f000 80b6 	beq.w	8004442 <USER_SPI_ioctl+0x2b6>
					for (n = 64 - 16; n; n--) xchg_spi(0xFF);	/* Purge trailing data */
 80042d6:	2330      	movs	r3, #48	; 0x30
 80042d8:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 80042dc:	e007      	b.n	80042ee <USER_SPI_ioctl+0x162>
 80042de:	20ff      	movs	r0, #255	; 0xff
 80042e0:	f7ff fc0e 	bl	8003b00 <xchg_spi>
 80042e4:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80042e8:	3b01      	subs	r3, #1
 80042ea:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 80042ee:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d1f3      	bne.n	80042de <USER_SPI_ioctl+0x152>
					*(DWORD*)buff = 16UL << (csd[10] >> 4);
 80042f6:	7dbb      	ldrb	r3, [r7, #22]
 80042f8:	091b      	lsrs	r3, r3, #4
 80042fa:	b2db      	uxtb	r3, r3
 80042fc:	461a      	mov	r2, r3
 80042fe:	2310      	movs	r3, #16
 8004300:	fa03 f202 	lsl.w	r2, r3, r2
 8004304:	683b      	ldr	r3, [r7, #0]
 8004306:	601a      	str	r2, [r3, #0]
					res = RES_OK;
 8004308:	2300      	movs	r3, #0
 800430a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
				}
				res = RES_OK;
			}
		}
		break;
 800430e:	e098      	b.n	8004442 <USER_SPI_ioctl+0x2b6>
			if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {	/* Read CSD */
 8004310:	2100      	movs	r1, #0
 8004312:	2009      	movs	r0, #9
 8004314:	f7ff fce7 	bl	8003ce6 <send_cmd>
 8004318:	4603      	mov	r3, r0
 800431a:	2b00      	cmp	r3, #0
 800431c:	f040 8091 	bne.w	8004442 <USER_SPI_ioctl+0x2b6>
 8004320:	f107 030c 	add.w	r3, r7, #12
 8004324:	2110      	movs	r1, #16
 8004326:	4618      	mov	r0, r3
 8004328:	f7ff fc82 	bl	8003c30 <rcvr_datablock>
 800432c:	4603      	mov	r3, r0
 800432e:	2b00      	cmp	r3, #0
 8004330:	f000 8087 	beq.w	8004442 <USER_SPI_ioctl+0x2b6>
				if (CardType & CT_SD1) {	/* SDC ver 1.XX */
 8004334:	4b4c      	ldr	r3, [pc, #304]	; (8004468 <USER_SPI_ioctl+0x2dc>)
 8004336:	781b      	ldrb	r3, [r3, #0]
 8004338:	f003 0302 	and.w	r3, r3, #2
 800433c:	2b00      	cmp	r3, #0
 800433e:	d012      	beq.n	8004366 <USER_SPI_ioctl+0x1da>
					*(DWORD*)buff = (((csd[10] & 63) << 1) + ((WORD)(csd[11] & 128) >> 7) + 1) << ((csd[13] >> 6) - 1);
 8004340:	7dbb      	ldrb	r3, [r7, #22]
 8004342:	005b      	lsls	r3, r3, #1
 8004344:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 8004348:	7dfa      	ldrb	r2, [r7, #23]
 800434a:	09d2      	lsrs	r2, r2, #7
 800434c:	b2d2      	uxtb	r2, r2
 800434e:	4413      	add	r3, r2
 8004350:	1c5a      	adds	r2, r3, #1
 8004352:	7e7b      	ldrb	r3, [r7, #25]
 8004354:	099b      	lsrs	r3, r3, #6
 8004356:	b2db      	uxtb	r3, r3
 8004358:	3b01      	subs	r3, #1
 800435a:	fa02 f303 	lsl.w	r3, r2, r3
 800435e:	461a      	mov	r2, r3
 8004360:	683b      	ldr	r3, [r7, #0]
 8004362:	601a      	str	r2, [r3, #0]
 8004364:	e013      	b.n	800438e <USER_SPI_ioctl+0x202>
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
 8004366:	7dbb      	ldrb	r3, [r7, #22]
 8004368:	109b      	asrs	r3, r3, #2
 800436a:	b29b      	uxth	r3, r3
 800436c:	f003 031f 	and.w	r3, r3, #31
 8004370:	3301      	adds	r3, #1
 8004372:	7dfa      	ldrb	r2, [r7, #23]
 8004374:	00d2      	lsls	r2, r2, #3
 8004376:	f002 0218 	and.w	r2, r2, #24
 800437a:	7df9      	ldrb	r1, [r7, #23]
 800437c:	0949      	lsrs	r1, r1, #5
 800437e:	b2c9      	uxtb	r1, r1
 8004380:	440a      	add	r2, r1
 8004382:	3201      	adds	r2, #1
 8004384:	fb02 f303 	mul.w	r3, r2, r3
 8004388:	461a      	mov	r2, r3
 800438a:	683b      	ldr	r3, [r7, #0]
 800438c:	601a      	str	r2, [r3, #0]
				res = RES_OK;
 800438e:	2300      	movs	r3, #0
 8004390:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		break;
 8004394:	e055      	b.n	8004442 <USER_SPI_ioctl+0x2b6>

	case CTRL_TRIM :	/* Erase a block of sectors (used when _USE_ERASE == 1) */
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 8004396:	4b34      	ldr	r3, [pc, #208]	; (8004468 <USER_SPI_ioctl+0x2dc>)
 8004398:	781b      	ldrb	r3, [r3, #0]
 800439a:	f003 0306 	and.w	r3, r3, #6
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d051      	beq.n	8004446 <USER_SPI_ioctl+0x2ba>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 80043a2:	f107 020c 	add.w	r2, r7, #12
 80043a6:	79fb      	ldrb	r3, [r7, #7]
 80043a8:	210b      	movs	r1, #11
 80043aa:	4618      	mov	r0, r3
 80043ac:	f7ff feee 	bl	800418c <USER_SPI_ioctl>
 80043b0:	4603      	mov	r3, r0
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d149      	bne.n	800444a <USER_SPI_ioctl+0x2be>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 80043b6:	7b3b      	ldrb	r3, [r7, #12]
 80043b8:	099b      	lsrs	r3, r3, #6
 80043ba:	b2db      	uxtb	r3, r3
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d104      	bne.n	80043ca <USER_SPI_ioctl+0x23e>
 80043c0:	7dbb      	ldrb	r3, [r7, #22]
 80043c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d041      	beq.n	800444e <USER_SPI_ioctl+0x2c2>
		dp = buff; st = dp[0]; ed = dp[1];				/* Load sector block */
 80043ca:	683b      	ldr	r3, [r7, #0]
 80043cc:	623b      	str	r3, [r7, #32]
 80043ce:	6a3b      	ldr	r3, [r7, #32]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	62bb      	str	r3, [r7, #40]	; 0x28
 80043d4:	6a3b      	ldr	r3, [r7, #32]
 80043d6:	685b      	ldr	r3, [r3, #4]
 80043d8:	627b      	str	r3, [r7, #36]	; 0x24
		if (!(CardType & CT_BLOCK)) {
 80043da:	4b23      	ldr	r3, [pc, #140]	; (8004468 <USER_SPI_ioctl+0x2dc>)
 80043dc:	781b      	ldrb	r3, [r3, #0]
 80043de:	f003 0308 	and.w	r3, r3, #8
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d105      	bne.n	80043f2 <USER_SPI_ioctl+0x266>
			st *= 512; ed *= 512;
 80043e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043e8:	025b      	lsls	r3, r3, #9
 80043ea:	62bb      	str	r3, [r7, #40]	; 0x28
 80043ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043ee:	025b      	lsls	r3, r3, #9
 80043f0:	627b      	str	r3, [r7, #36]	; 0x24
		}
		if (send_cmd(CMD32, st) == 0 && send_cmd(CMD33, ed) == 0 && send_cmd(CMD38, 0) == 0 && wait_ready(30000)) {	/* Erase sector block */
 80043f2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80043f4:	2020      	movs	r0, #32
 80043f6:	f7ff fc76 	bl	8003ce6 <send_cmd>
 80043fa:	4603      	mov	r3, r0
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d128      	bne.n	8004452 <USER_SPI_ioctl+0x2c6>
 8004400:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004402:	2021      	movs	r0, #33	; 0x21
 8004404:	f7ff fc6f 	bl	8003ce6 <send_cmd>
 8004408:	4603      	mov	r3, r0
 800440a:	2b00      	cmp	r3, #0
 800440c:	d121      	bne.n	8004452 <USER_SPI_ioctl+0x2c6>
 800440e:	2100      	movs	r1, #0
 8004410:	2026      	movs	r0, #38	; 0x26
 8004412:	f7ff fc68 	bl	8003ce6 <send_cmd>
 8004416:	4603      	mov	r3, r0
 8004418:	2b00      	cmp	r3, #0
 800441a:	d11a      	bne.n	8004452 <USER_SPI_ioctl+0x2c6>
 800441c:	f247 5030 	movw	r0, #30000	; 0x7530
 8004420:	f7ff fbbb 	bl	8003b9a <wait_ready>
 8004424:	4603      	mov	r3, r0
 8004426:	2b00      	cmp	r3, #0
 8004428:	d013      	beq.n	8004452 <USER_SPI_ioctl+0x2c6>
			res = RES_OK;	/* FatFs does not check result of this command */
 800442a:	2300      	movs	r3, #0
 800442c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		}
		break;
 8004430:	e00f      	b.n	8004452 <USER_SPI_ioctl+0x2c6>

	default:
		res = RES_PARERR;
 8004432:	2304      	movs	r3, #4
 8004434:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8004438:	e00c      	b.n	8004454 <USER_SPI_ioctl+0x2c8>
		break;
 800443a:	bf00      	nop
 800443c:	e00a      	b.n	8004454 <USER_SPI_ioctl+0x2c8>
		break;
 800443e:	bf00      	nop
 8004440:	e008      	b.n	8004454 <USER_SPI_ioctl+0x2c8>
		break;
 8004442:	bf00      	nop
 8004444:	e006      	b.n	8004454 <USER_SPI_ioctl+0x2c8>
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 8004446:	bf00      	nop
 8004448:	e004      	b.n	8004454 <USER_SPI_ioctl+0x2c8>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 800444a:	bf00      	nop
 800444c:	e002      	b.n	8004454 <USER_SPI_ioctl+0x2c8>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 800444e:	bf00      	nop
 8004450:	e000      	b.n	8004454 <USER_SPI_ioctl+0x2c8>
		break;
 8004452:	bf00      	nop
	}

	despiselect();
 8004454:	f7ff fbc4 	bl	8003be0 <despiselect>

	return res;
 8004458:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800445c:	4618      	mov	r0, r3
 800445e:	3730      	adds	r7, #48	; 0x30
 8004460:	46bd      	mov	sp, r7
 8004462:	bd80      	pop	{r7, pc}
 8004464:	20000020 	.word	0x20000020
 8004468:	200001bc 	.word	0x200001bc

0800446c <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive nmuber to identify the drive */
)
{
 800446c:	b580      	push	{r7, lr}
 800446e:	b084      	sub	sp, #16
 8004470:	af00      	add	r7, sp, #0
 8004472:	4603      	mov	r3, r0
 8004474:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;
  
  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8004476:	79fb      	ldrb	r3, [r7, #7]
 8004478:	4a08      	ldr	r2, [pc, #32]	; (800449c <disk_status+0x30>)
 800447a:	009b      	lsls	r3, r3, #2
 800447c:	4413      	add	r3, r2
 800447e:	685b      	ldr	r3, [r3, #4]
 8004480:	685b      	ldr	r3, [r3, #4]
 8004482:	79fa      	ldrb	r2, [r7, #7]
 8004484:	4905      	ldr	r1, [pc, #20]	; (800449c <disk_status+0x30>)
 8004486:	440a      	add	r2, r1
 8004488:	7a12      	ldrb	r2, [r2, #8]
 800448a:	4610      	mov	r0, r2
 800448c:	4798      	blx	r3
 800448e:	4603      	mov	r3, r0
 8004490:	73fb      	strb	r3, [r7, #15]
  return stat;
 8004492:	7bfb      	ldrb	r3, [r7, #15]
}
 8004494:	4618      	mov	r0, r3
 8004496:	3710      	adds	r7, #16
 8004498:	46bd      	mov	sp, r7
 800449a:	bd80      	pop	{r7, pc}
 800449c:	200001e8 	.word	0x200001e8

080044a0 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 80044a0:	b580      	push	{r7, lr}
 80044a2:	b084      	sub	sp, #16
 80044a4:	af00      	add	r7, sp, #0
 80044a6:	4603      	mov	r3, r0
 80044a8:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 80044aa:	2300      	movs	r3, #0
 80044ac:	73fb      	strb	r3, [r7, #15]
  
  if(disk.is_initialized[pdrv] == 0)
 80044ae:	79fb      	ldrb	r3, [r7, #7]
 80044b0:	4a0d      	ldr	r2, [pc, #52]	; (80044e8 <disk_initialize+0x48>)
 80044b2:	5cd3      	ldrb	r3, [r2, r3]
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d111      	bne.n	80044dc <disk_initialize+0x3c>
  { 
    disk.is_initialized[pdrv] = 1;
 80044b8:	79fb      	ldrb	r3, [r7, #7]
 80044ba:	4a0b      	ldr	r2, [pc, #44]	; (80044e8 <disk_initialize+0x48>)
 80044bc:	2101      	movs	r1, #1
 80044be:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 80044c0:	79fb      	ldrb	r3, [r7, #7]
 80044c2:	4a09      	ldr	r2, [pc, #36]	; (80044e8 <disk_initialize+0x48>)
 80044c4:	009b      	lsls	r3, r3, #2
 80044c6:	4413      	add	r3, r2
 80044c8:	685b      	ldr	r3, [r3, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	79fa      	ldrb	r2, [r7, #7]
 80044ce:	4906      	ldr	r1, [pc, #24]	; (80044e8 <disk_initialize+0x48>)
 80044d0:	440a      	add	r2, r1
 80044d2:	7a12      	ldrb	r2, [r2, #8]
 80044d4:	4610      	mov	r0, r2
 80044d6:	4798      	blx	r3
 80044d8:	4603      	mov	r3, r0
 80044da:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 80044dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80044de:	4618      	mov	r0, r3
 80044e0:	3710      	adds	r7, #16
 80044e2:	46bd      	mov	sp, r7
 80044e4:	bd80      	pop	{r7, pc}
 80044e6:	bf00      	nop
 80044e8:	200001e8 	.word	0x200001e8

080044ec <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 80044ec:	b590      	push	{r4, r7, lr}
 80044ee:	b087      	sub	sp, #28
 80044f0:	af00      	add	r7, sp, #0
 80044f2:	60b9      	str	r1, [r7, #8]
 80044f4:	607a      	str	r2, [r7, #4]
 80044f6:	603b      	str	r3, [r7, #0]
 80044f8:	4603      	mov	r3, r0
 80044fa:	73fb      	strb	r3, [r7, #15]
  DRESULT res;
 
  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 80044fc:	7bfb      	ldrb	r3, [r7, #15]
 80044fe:	4a0a      	ldr	r2, [pc, #40]	; (8004528 <disk_read+0x3c>)
 8004500:	009b      	lsls	r3, r3, #2
 8004502:	4413      	add	r3, r2
 8004504:	685b      	ldr	r3, [r3, #4]
 8004506:	689c      	ldr	r4, [r3, #8]
 8004508:	7bfb      	ldrb	r3, [r7, #15]
 800450a:	4a07      	ldr	r2, [pc, #28]	; (8004528 <disk_read+0x3c>)
 800450c:	4413      	add	r3, r2
 800450e:	7a18      	ldrb	r0, [r3, #8]
 8004510:	683b      	ldr	r3, [r7, #0]
 8004512:	687a      	ldr	r2, [r7, #4]
 8004514:	68b9      	ldr	r1, [r7, #8]
 8004516:	47a0      	blx	r4
 8004518:	4603      	mov	r3, r0
 800451a:	75fb      	strb	r3, [r7, #23]
  return res;
 800451c:	7dfb      	ldrb	r3, [r7, #23]
}
 800451e:	4618      	mov	r0, r3
 8004520:	371c      	adds	r7, #28
 8004522:	46bd      	mov	sp, r7
 8004524:	bd90      	pop	{r4, r7, pc}
 8004526:	bf00      	nop
 8004528:	200001e8 	.word	0x200001e8

0800452c <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800452c:	b590      	push	{r4, r7, lr}
 800452e:	b087      	sub	sp, #28
 8004530:	af00      	add	r7, sp, #0
 8004532:	60b9      	str	r1, [r7, #8]
 8004534:	607a      	str	r2, [r7, #4]
 8004536:	603b      	str	r3, [r7, #0]
 8004538:	4603      	mov	r3, r0
 800453a:	73fb      	strb	r3, [r7, #15]
  DRESULT res;
  
  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800453c:	7bfb      	ldrb	r3, [r7, #15]
 800453e:	4a0a      	ldr	r2, [pc, #40]	; (8004568 <disk_write+0x3c>)
 8004540:	009b      	lsls	r3, r3, #2
 8004542:	4413      	add	r3, r2
 8004544:	685b      	ldr	r3, [r3, #4]
 8004546:	68dc      	ldr	r4, [r3, #12]
 8004548:	7bfb      	ldrb	r3, [r7, #15]
 800454a:	4a07      	ldr	r2, [pc, #28]	; (8004568 <disk_write+0x3c>)
 800454c:	4413      	add	r3, r2
 800454e:	7a18      	ldrb	r0, [r3, #8]
 8004550:	683b      	ldr	r3, [r7, #0]
 8004552:	687a      	ldr	r2, [r7, #4]
 8004554:	68b9      	ldr	r1, [r7, #8]
 8004556:	47a0      	blx	r4
 8004558:	4603      	mov	r3, r0
 800455a:	75fb      	strb	r3, [r7, #23]
  return res;
 800455c:	7dfb      	ldrb	r3, [r7, #23]
}
 800455e:	4618      	mov	r0, r3
 8004560:	371c      	adds	r7, #28
 8004562:	46bd      	mov	sp, r7
 8004564:	bd90      	pop	{r4, r7, pc}
 8004566:	bf00      	nop
 8004568:	200001e8 	.word	0x200001e8

0800456c <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800456c:	b580      	push	{r7, lr}
 800456e:	b084      	sub	sp, #16
 8004570:	af00      	add	r7, sp, #0
 8004572:	4603      	mov	r3, r0
 8004574:	603a      	str	r2, [r7, #0]
 8004576:	71fb      	strb	r3, [r7, #7]
 8004578:	460b      	mov	r3, r1
 800457a:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800457c:	79fb      	ldrb	r3, [r7, #7]
 800457e:	4a09      	ldr	r2, [pc, #36]	; (80045a4 <disk_ioctl+0x38>)
 8004580:	009b      	lsls	r3, r3, #2
 8004582:	4413      	add	r3, r2
 8004584:	685b      	ldr	r3, [r3, #4]
 8004586:	691b      	ldr	r3, [r3, #16]
 8004588:	79fa      	ldrb	r2, [r7, #7]
 800458a:	4906      	ldr	r1, [pc, #24]	; (80045a4 <disk_ioctl+0x38>)
 800458c:	440a      	add	r2, r1
 800458e:	7a10      	ldrb	r0, [r2, #8]
 8004590:	79b9      	ldrb	r1, [r7, #6]
 8004592:	683a      	ldr	r2, [r7, #0]
 8004594:	4798      	blx	r3
 8004596:	4603      	mov	r3, r0
 8004598:	73fb      	strb	r3, [r7, #15]
  return res;
 800459a:	7bfb      	ldrb	r3, [r7, #15]
}
 800459c:	4618      	mov	r0, r3
 800459e:	3710      	adds	r7, #16
 80045a0:	46bd      	mov	sp, r7
 80045a2:	bd80      	pop	{r7, pc}
 80045a4:	200001e8 	.word	0x200001e8

080045a8 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 80045a8:	b480      	push	{r7}
 80045aa:	b087      	sub	sp, #28
 80045ac:	af00      	add	r7, sp, #0
 80045ae:	60f8      	str	r0, [r7, #12]
 80045b0:	60b9      	str	r1, [r7, #8]
 80045b2:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 80045b8:	68bb      	ldr	r3, [r7, #8]
 80045ba:	613b      	str	r3, [r7, #16]
		*(int*)d = *(int*)s;
		d += sizeof (int); s += sizeof (int);
		cnt -= sizeof (int);
	}
#endif
	while (cnt--)
 80045bc:	e007      	b.n	80045ce <mem_cpy+0x26>
		*d++ = *s++;
 80045be:	693a      	ldr	r2, [r7, #16]
 80045c0:	1c53      	adds	r3, r2, #1
 80045c2:	613b      	str	r3, [r7, #16]
 80045c4:	697b      	ldr	r3, [r7, #20]
 80045c6:	1c59      	adds	r1, r3, #1
 80045c8:	6179      	str	r1, [r7, #20]
 80045ca:	7812      	ldrb	r2, [r2, #0]
 80045cc:	701a      	strb	r2, [r3, #0]
	while (cnt--)
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	1e5a      	subs	r2, r3, #1
 80045d2:	607a      	str	r2, [r7, #4]
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d1f2      	bne.n	80045be <mem_cpy+0x16>
}
 80045d8:	bf00      	nop
 80045da:	bf00      	nop
 80045dc:	371c      	adds	r7, #28
 80045de:	46bd      	mov	sp, r7
 80045e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045e4:	4770      	bx	lr

080045e6 <mem_set>:

/* Fill memory */
static
void mem_set (void* dst, int val, UINT cnt) {
 80045e6:	b480      	push	{r7}
 80045e8:	b087      	sub	sp, #28
 80045ea:	af00      	add	r7, sp, #0
 80045ec:	60f8      	str	r0, [r7, #12]
 80045ee:	60b9      	str	r1, [r7, #8]
 80045f0:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	617b      	str	r3, [r7, #20]

	while (cnt--)
 80045f6:	e005      	b.n	8004604 <mem_set+0x1e>
		*d++ = (BYTE)val;
 80045f8:	697b      	ldr	r3, [r7, #20]
 80045fa:	1c5a      	adds	r2, r3, #1
 80045fc:	617a      	str	r2, [r7, #20]
 80045fe:	68ba      	ldr	r2, [r7, #8]
 8004600:	b2d2      	uxtb	r2, r2
 8004602:	701a      	strb	r2, [r3, #0]
	while (cnt--)
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	1e5a      	subs	r2, r3, #1
 8004608:	607a      	str	r2, [r7, #4]
 800460a:	2b00      	cmp	r3, #0
 800460c:	d1f4      	bne.n	80045f8 <mem_set+0x12>
}
 800460e:	bf00      	nop
 8004610:	bf00      	nop
 8004612:	371c      	adds	r7, #28
 8004614:	46bd      	mov	sp, r7
 8004616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800461a:	4770      	bx	lr

0800461c <mem_cmp>:

/* Compare memory to memory */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {
 800461c:	b480      	push	{r7}
 800461e:	b089      	sub	sp, #36	; 0x24
 8004620:	af00      	add	r7, sp, #0
 8004622:	60f8      	str	r0, [r7, #12]
 8004624:	60b9      	str	r1, [r7, #8]
 8004626:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	61fb      	str	r3, [r7, #28]
 800462c:	68bb      	ldr	r3, [r7, #8]
 800462e:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8004630:	2300      	movs	r3, #0
 8004632:	617b      	str	r3, [r7, #20]

	while (cnt-- && (r = *d++ - *s++) == 0) ;
 8004634:	bf00      	nop
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	1e5a      	subs	r2, r3, #1
 800463a:	607a      	str	r2, [r7, #4]
 800463c:	2b00      	cmp	r3, #0
 800463e:	d00d      	beq.n	800465c <mem_cmp+0x40>
 8004640:	69fb      	ldr	r3, [r7, #28]
 8004642:	1c5a      	adds	r2, r3, #1
 8004644:	61fa      	str	r2, [r7, #28]
 8004646:	781b      	ldrb	r3, [r3, #0]
 8004648:	4619      	mov	r1, r3
 800464a:	69bb      	ldr	r3, [r7, #24]
 800464c:	1c5a      	adds	r2, r3, #1
 800464e:	61ba      	str	r2, [r7, #24]
 8004650:	781b      	ldrb	r3, [r3, #0]
 8004652:	1acb      	subs	r3, r1, r3
 8004654:	617b      	str	r3, [r7, #20]
 8004656:	697b      	ldr	r3, [r7, #20]
 8004658:	2b00      	cmp	r3, #0
 800465a:	d0ec      	beq.n	8004636 <mem_cmp+0x1a>
	return r;
 800465c:	697b      	ldr	r3, [r7, #20]
}
 800465e:	4618      	mov	r0, r3
 8004660:	3724      	adds	r7, #36	; 0x24
 8004662:	46bd      	mov	sp, r7
 8004664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004668:	4770      	bx	lr

0800466a <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {
 800466a:	b480      	push	{r7}
 800466c:	b083      	sub	sp, #12
 800466e:	af00      	add	r7, sp, #0
 8004670:	6078      	str	r0, [r7, #4]
 8004672:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8004674:	e002      	b.n	800467c <chk_chr+0x12>
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	3301      	adds	r3, #1
 800467a:	607b      	str	r3, [r7, #4]
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	781b      	ldrb	r3, [r3, #0]
 8004680:	2b00      	cmp	r3, #0
 8004682:	d005      	beq.n	8004690 <chk_chr+0x26>
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	781b      	ldrb	r3, [r3, #0]
 8004688:	461a      	mov	r2, r3
 800468a:	683b      	ldr	r3, [r7, #0]
 800468c:	4293      	cmp	r3, r2
 800468e:	d1f2      	bne.n	8004676 <chk_chr+0xc>
	return *str;
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	781b      	ldrb	r3, [r3, #0]
}
 8004694:	4618      	mov	r0, r3
 8004696:	370c      	adds	r7, #12
 8004698:	46bd      	mov	sp, r7
 800469a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800469e:	4770      	bx	lr

080046a0 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 80046a0:	b480      	push	{r7}
 80046a2:	b085      	sub	sp, #20
 80046a4:	af00      	add	r7, sp, #0
 80046a6:	6078      	str	r0, [r7, #4]
 80046a8:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 80046aa:	2300      	movs	r3, #0
 80046ac:	60bb      	str	r3, [r7, #8]
 80046ae:	68bb      	ldr	r3, [r7, #8]
 80046b0:	60fb      	str	r3, [r7, #12]
 80046b2:	e038      	b.n	8004726 <chk_lock+0x86>
		if (Files[i].fs) {	/* Existing entry */
 80046b4:	4930      	ldr	r1, [pc, #192]	; (8004778 <chk_lock+0xd8>)
 80046b6:	68fa      	ldr	r2, [r7, #12]
 80046b8:	4613      	mov	r3, r2
 80046ba:	005b      	lsls	r3, r3, #1
 80046bc:	4413      	add	r3, r2
 80046be:	009b      	lsls	r3, r3, #2
 80046c0:	440b      	add	r3, r1
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	d029      	beq.n	800471c <chk_lock+0x7c>
			if (Files[i].fs == dp->fs &&	 	/* Check if the object matched with an open object */
 80046c8:	492b      	ldr	r1, [pc, #172]	; (8004778 <chk_lock+0xd8>)
 80046ca:	68fa      	ldr	r2, [r7, #12]
 80046cc:	4613      	mov	r3, r2
 80046ce:	005b      	lsls	r3, r3, #1
 80046d0:	4413      	add	r3, r2
 80046d2:	009b      	lsls	r3, r3, #2
 80046d4:	440b      	add	r3, r1
 80046d6:	681a      	ldr	r2, [r3, #0]
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80046de:	429a      	cmp	r2, r3
 80046e0:	d11e      	bne.n	8004720 <chk_lock+0x80>
				Files[i].clu == dp->sclust &&
 80046e2:	4925      	ldr	r1, [pc, #148]	; (8004778 <chk_lock+0xd8>)
 80046e4:	68fa      	ldr	r2, [r7, #12]
 80046e6:	4613      	mov	r3, r2
 80046e8:	005b      	lsls	r3, r3, #1
 80046ea:	4413      	add	r3, r2
 80046ec:	009b      	lsls	r3, r3, #2
 80046ee:	440b      	add	r3, r1
 80046f0:	3304      	adds	r3, #4
 80046f2:	681a      	ldr	r2, [r3, #0]
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
			if (Files[i].fs == dp->fs &&	 	/* Check if the object matched with an open object */
 80046fa:	429a      	cmp	r2, r3
 80046fc:	d110      	bne.n	8004720 <chk_lock+0x80>
				Files[i].idx == dp->index) break;
 80046fe:	491e      	ldr	r1, [pc, #120]	; (8004778 <chk_lock+0xd8>)
 8004700:	68fa      	ldr	r2, [r7, #12]
 8004702:	4613      	mov	r3, r2
 8004704:	005b      	lsls	r3, r3, #1
 8004706:	4413      	add	r3, r2
 8004708:	009b      	lsls	r3, r3, #2
 800470a:	440b      	add	r3, r1
 800470c:	3308      	adds	r3, #8
 800470e:	881a      	ldrh	r2, [r3, #0]
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	f8b3 3206 	ldrh.w	r3, [r3, #518]	; 0x206
				Files[i].clu == dp->sclust &&
 8004716:	429a      	cmp	r2, r3
 8004718:	d102      	bne.n	8004720 <chk_lock+0x80>
				Files[i].idx == dp->index) break;
 800471a:	e007      	b.n	800472c <chk_lock+0x8c>
		} else {			/* Blank entry */
			be = 1;
 800471c:	2301      	movs	r3, #1
 800471e:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	3301      	adds	r3, #1
 8004724:	60fb      	str	r3, [r7, #12]
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	2b01      	cmp	r3, #1
 800472a:	d9c3      	bls.n	80046b4 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK)	/* The object is not opened */
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	2b02      	cmp	r3, #2
 8004730:	d109      	bne.n	8004746 <chk_lock+0xa6>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8004732:	68bb      	ldr	r3, [r7, #8]
 8004734:	2b00      	cmp	r3, #0
 8004736:	d102      	bne.n	800473e <chk_lock+0x9e>
 8004738:	683b      	ldr	r3, [r7, #0]
 800473a:	2b02      	cmp	r3, #2
 800473c:	d101      	bne.n	8004742 <chk_lock+0xa2>
 800473e:	2300      	movs	r3, #0
 8004740:	e013      	b.n	800476a <chk_lock+0xca>
 8004742:	2312      	movs	r3, #18
 8004744:	e011      	b.n	800476a <chk_lock+0xca>

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8004746:	683b      	ldr	r3, [r7, #0]
 8004748:	2b00      	cmp	r3, #0
 800474a:	d10b      	bne.n	8004764 <chk_lock+0xc4>
 800474c:	490a      	ldr	r1, [pc, #40]	; (8004778 <chk_lock+0xd8>)
 800474e:	68fa      	ldr	r2, [r7, #12]
 8004750:	4613      	mov	r3, r2
 8004752:	005b      	lsls	r3, r3, #1
 8004754:	4413      	add	r3, r2
 8004756:	009b      	lsls	r3, r3, #2
 8004758:	440b      	add	r3, r1
 800475a:	330a      	adds	r3, #10
 800475c:	881b      	ldrh	r3, [r3, #0]
 800475e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004762:	d101      	bne.n	8004768 <chk_lock+0xc8>
 8004764:	2310      	movs	r3, #16
 8004766:	e000      	b.n	800476a <chk_lock+0xca>
 8004768:	2300      	movs	r3, #0
}
 800476a:	4618      	mov	r0, r3
 800476c:	3714      	adds	r7, #20
 800476e:	46bd      	mov	sp, r7
 8004770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004774:	4770      	bx	lr
 8004776:	bf00      	nop
 8004778:	200001d0 	.word	0x200001d0

0800477c <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800477c:	b480      	push	{r7}
 800477e:	b083      	sub	sp, #12
 8004780:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8004782:	2300      	movs	r3, #0
 8004784:	607b      	str	r3, [r7, #4]
 8004786:	e002      	b.n	800478e <enq_lock+0x12>
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	3301      	adds	r3, #1
 800478c:	607b      	str	r3, [r7, #4]
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	2b01      	cmp	r3, #1
 8004792:	d809      	bhi.n	80047a8 <enq_lock+0x2c>
 8004794:	490a      	ldr	r1, [pc, #40]	; (80047c0 <enq_lock+0x44>)
 8004796:	687a      	ldr	r2, [r7, #4]
 8004798:	4613      	mov	r3, r2
 800479a:	005b      	lsls	r3, r3, #1
 800479c:	4413      	add	r3, r2
 800479e:	009b      	lsls	r3, r3, #2
 80047a0:	440b      	add	r3, r1
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	d1ef      	bne.n	8004788 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	2b02      	cmp	r3, #2
 80047ac:	bf14      	ite	ne
 80047ae:	2301      	movne	r3, #1
 80047b0:	2300      	moveq	r3, #0
 80047b2:	b2db      	uxtb	r3, r3
}
 80047b4:	4618      	mov	r0, r3
 80047b6:	370c      	adds	r7, #12
 80047b8:	46bd      	mov	sp, r7
 80047ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047be:	4770      	bx	lr
 80047c0:	200001d0 	.word	0x200001d0

080047c4 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 80047c4:	b480      	push	{r7}
 80047c6:	b085      	sub	sp, #20
 80047c8:	af00      	add	r7, sp, #0
 80047ca:	6078      	str	r0, [r7, #4]
 80047cc:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 80047ce:	2300      	movs	r3, #0
 80047d0:	60fb      	str	r3, [r7, #12]
 80047d2:	e02b      	b.n	800482c <inc_lock+0x68>
		if (Files[i].fs == dp->fs &&
 80047d4:	4956      	ldr	r1, [pc, #344]	; (8004930 <inc_lock+0x16c>)
 80047d6:	68fa      	ldr	r2, [r7, #12]
 80047d8:	4613      	mov	r3, r2
 80047da:	005b      	lsls	r3, r3, #1
 80047dc:	4413      	add	r3, r2
 80047de:	009b      	lsls	r3, r3, #2
 80047e0:	440b      	add	r3, r1
 80047e2:	681a      	ldr	r2, [r3, #0]
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80047ea:	429a      	cmp	r2, r3
 80047ec:	d11b      	bne.n	8004826 <inc_lock+0x62>
			Files[i].clu == dp->sclust &&
 80047ee:	4950      	ldr	r1, [pc, #320]	; (8004930 <inc_lock+0x16c>)
 80047f0:	68fa      	ldr	r2, [r7, #12]
 80047f2:	4613      	mov	r3, r2
 80047f4:	005b      	lsls	r3, r3, #1
 80047f6:	4413      	add	r3, r2
 80047f8:	009b      	lsls	r3, r3, #2
 80047fa:	440b      	add	r3, r1
 80047fc:	3304      	adds	r3, #4
 80047fe:	681a      	ldr	r2, [r3, #0]
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
		if (Files[i].fs == dp->fs &&
 8004806:	429a      	cmp	r2, r3
 8004808:	d10d      	bne.n	8004826 <inc_lock+0x62>
			Files[i].idx == dp->index) break;
 800480a:	4949      	ldr	r1, [pc, #292]	; (8004930 <inc_lock+0x16c>)
 800480c:	68fa      	ldr	r2, [r7, #12]
 800480e:	4613      	mov	r3, r2
 8004810:	005b      	lsls	r3, r3, #1
 8004812:	4413      	add	r3, r2
 8004814:	009b      	lsls	r3, r3, #2
 8004816:	440b      	add	r3, r1
 8004818:	3308      	adds	r3, #8
 800481a:	881a      	ldrh	r2, [r3, #0]
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	f8b3 3206 	ldrh.w	r3, [r3, #518]	; 0x206
			Files[i].clu == dp->sclust &&
 8004822:	429a      	cmp	r2, r3
 8004824:	d006      	beq.n	8004834 <inc_lock+0x70>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	3301      	adds	r3, #1
 800482a:	60fb      	str	r3, [r7, #12]
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	2b01      	cmp	r3, #1
 8004830:	d9d0      	bls.n	80047d4 <inc_lock+0x10>
 8004832:	e000      	b.n	8004836 <inc_lock+0x72>
			Files[i].idx == dp->index) break;
 8004834:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	2b02      	cmp	r3, #2
 800483a:	d145      	bne.n	80048c8 <inc_lock+0x104>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800483c:	2300      	movs	r3, #0
 800483e:	60fb      	str	r3, [r7, #12]
 8004840:	e002      	b.n	8004848 <inc_lock+0x84>
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	3301      	adds	r3, #1
 8004846:	60fb      	str	r3, [r7, #12]
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	2b01      	cmp	r3, #1
 800484c:	d809      	bhi.n	8004862 <inc_lock+0x9e>
 800484e:	4938      	ldr	r1, [pc, #224]	; (8004930 <inc_lock+0x16c>)
 8004850:	68fa      	ldr	r2, [r7, #12]
 8004852:	4613      	mov	r3, r2
 8004854:	005b      	lsls	r3, r3, #1
 8004856:	4413      	add	r3, r2
 8004858:	009b      	lsls	r3, r3, #2
 800485a:	440b      	add	r3, r1
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	2b00      	cmp	r3, #0
 8004860:	d1ef      	bne.n	8004842 <inc_lock+0x7e>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	2b02      	cmp	r3, #2
 8004866:	d101      	bne.n	800486c <inc_lock+0xa8>
 8004868:	2300      	movs	r3, #0
 800486a:	e05a      	b.n	8004922 <inc_lock+0x15e>
		Files[i].fs = dp->fs;
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	f8d3 1200 	ldr.w	r1, [r3, #512]	; 0x200
 8004872:	482f      	ldr	r0, [pc, #188]	; (8004930 <inc_lock+0x16c>)
 8004874:	68fa      	ldr	r2, [r7, #12]
 8004876:	4613      	mov	r3, r2
 8004878:	005b      	lsls	r3, r3, #1
 800487a:	4413      	add	r3, r2
 800487c:	009b      	lsls	r3, r3, #2
 800487e:	4403      	add	r3, r0
 8004880:	6019      	str	r1, [r3, #0]
		Files[i].clu = dp->sclust;
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	f8d3 1208 	ldr.w	r1, [r3, #520]	; 0x208
 8004888:	4829      	ldr	r0, [pc, #164]	; (8004930 <inc_lock+0x16c>)
 800488a:	68fa      	ldr	r2, [r7, #12]
 800488c:	4613      	mov	r3, r2
 800488e:	005b      	lsls	r3, r3, #1
 8004890:	4413      	add	r3, r2
 8004892:	009b      	lsls	r3, r3, #2
 8004894:	4403      	add	r3, r0
 8004896:	3304      	adds	r3, #4
 8004898:	6019      	str	r1, [r3, #0]
		Files[i].idx = dp->index;
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	f8b3 0206 	ldrh.w	r0, [r3, #518]	; 0x206
 80048a0:	4923      	ldr	r1, [pc, #140]	; (8004930 <inc_lock+0x16c>)
 80048a2:	68fa      	ldr	r2, [r7, #12]
 80048a4:	4613      	mov	r3, r2
 80048a6:	005b      	lsls	r3, r3, #1
 80048a8:	4413      	add	r3, r2
 80048aa:	009b      	lsls	r3, r3, #2
 80048ac:	440b      	add	r3, r1
 80048ae:	3308      	adds	r3, #8
 80048b0:	4602      	mov	r2, r0
 80048b2:	801a      	strh	r2, [r3, #0]
		Files[i].ctr = 0;
 80048b4:	491e      	ldr	r1, [pc, #120]	; (8004930 <inc_lock+0x16c>)
 80048b6:	68fa      	ldr	r2, [r7, #12]
 80048b8:	4613      	mov	r3, r2
 80048ba:	005b      	lsls	r3, r3, #1
 80048bc:	4413      	add	r3, r2
 80048be:	009b      	lsls	r3, r3, #2
 80048c0:	440b      	add	r3, r1
 80048c2:	330a      	adds	r3, #10
 80048c4:	2200      	movs	r2, #0
 80048c6:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 80048c8:	683b      	ldr	r3, [r7, #0]
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d00c      	beq.n	80048e8 <inc_lock+0x124>
 80048ce:	4918      	ldr	r1, [pc, #96]	; (8004930 <inc_lock+0x16c>)
 80048d0:	68fa      	ldr	r2, [r7, #12]
 80048d2:	4613      	mov	r3, r2
 80048d4:	005b      	lsls	r3, r3, #1
 80048d6:	4413      	add	r3, r2
 80048d8:	009b      	lsls	r3, r3, #2
 80048da:	440b      	add	r3, r1
 80048dc:	330a      	adds	r3, #10
 80048de:	881b      	ldrh	r3, [r3, #0]
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d001      	beq.n	80048e8 <inc_lock+0x124>
 80048e4:	2300      	movs	r3, #0
 80048e6:	e01c      	b.n	8004922 <inc_lock+0x15e>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 80048e8:	683b      	ldr	r3, [r7, #0]
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d10b      	bne.n	8004906 <inc_lock+0x142>
 80048ee:	4910      	ldr	r1, [pc, #64]	; (8004930 <inc_lock+0x16c>)
 80048f0:	68fa      	ldr	r2, [r7, #12]
 80048f2:	4613      	mov	r3, r2
 80048f4:	005b      	lsls	r3, r3, #1
 80048f6:	4413      	add	r3, r2
 80048f8:	009b      	lsls	r3, r3, #2
 80048fa:	440b      	add	r3, r1
 80048fc:	330a      	adds	r3, #10
 80048fe:	881b      	ldrh	r3, [r3, #0]
 8004900:	3301      	adds	r3, #1
 8004902:	b299      	uxth	r1, r3
 8004904:	e001      	b.n	800490a <inc_lock+0x146>
 8004906:	f44f 7180 	mov.w	r1, #256	; 0x100
 800490a:	4809      	ldr	r0, [pc, #36]	; (8004930 <inc_lock+0x16c>)
 800490c:	68fa      	ldr	r2, [r7, #12]
 800490e:	4613      	mov	r3, r2
 8004910:	005b      	lsls	r3, r3, #1
 8004912:	4413      	add	r3, r2
 8004914:	009b      	lsls	r3, r3, #2
 8004916:	4403      	add	r3, r0
 8004918:	330a      	adds	r3, #10
 800491a:	460a      	mov	r2, r1
 800491c:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	3301      	adds	r3, #1
}
 8004922:	4618      	mov	r0, r3
 8004924:	3714      	adds	r7, #20
 8004926:	46bd      	mov	sp, r7
 8004928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800492c:	4770      	bx	lr
 800492e:	bf00      	nop
 8004930:	200001d0 	.word	0x200001d0

08004934 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8004934:	b480      	push	{r7}
 8004936:	b085      	sub	sp, #20
 8004938:	af00      	add	r7, sp, #0
 800493a:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	3b01      	subs	r3, #1
 8004940:	607b      	str	r3, [r7, #4]
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	2b01      	cmp	r3, #1
 8004946:	d82e      	bhi.n	80049a6 <dec_lock+0x72>
		n = Files[i].ctr;
 8004948:	491b      	ldr	r1, [pc, #108]	; (80049b8 <dec_lock+0x84>)
 800494a:	687a      	ldr	r2, [r7, #4]
 800494c:	4613      	mov	r3, r2
 800494e:	005b      	lsls	r3, r3, #1
 8004950:	4413      	add	r3, r2
 8004952:	009b      	lsls	r3, r3, #2
 8004954:	440b      	add	r3, r1
 8004956:	330a      	adds	r3, #10
 8004958:	881b      	ldrh	r3, [r3, #0]
 800495a:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800495c:	89fb      	ldrh	r3, [r7, #14]
 800495e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004962:	d101      	bne.n	8004968 <dec_lock+0x34>
 8004964:	2300      	movs	r3, #0
 8004966:	81fb      	strh	r3, [r7, #14]
		if (n) n--;					/* Decrement read mode open count */
 8004968:	89fb      	ldrh	r3, [r7, #14]
 800496a:	2b00      	cmp	r3, #0
 800496c:	d002      	beq.n	8004974 <dec_lock+0x40>
 800496e:	89fb      	ldrh	r3, [r7, #14]
 8004970:	3b01      	subs	r3, #1
 8004972:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 8004974:	4910      	ldr	r1, [pc, #64]	; (80049b8 <dec_lock+0x84>)
 8004976:	687a      	ldr	r2, [r7, #4]
 8004978:	4613      	mov	r3, r2
 800497a:	005b      	lsls	r3, r3, #1
 800497c:	4413      	add	r3, r2
 800497e:	009b      	lsls	r3, r3, #2
 8004980:	440b      	add	r3, r1
 8004982:	330a      	adds	r3, #10
 8004984:	89fa      	ldrh	r2, [r7, #14]
 8004986:	801a      	strh	r2, [r3, #0]
		if (!n) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8004988:	89fb      	ldrh	r3, [r7, #14]
 800498a:	2b00      	cmp	r3, #0
 800498c:	d108      	bne.n	80049a0 <dec_lock+0x6c>
 800498e:	490a      	ldr	r1, [pc, #40]	; (80049b8 <dec_lock+0x84>)
 8004990:	687a      	ldr	r2, [r7, #4]
 8004992:	4613      	mov	r3, r2
 8004994:	005b      	lsls	r3, r3, #1
 8004996:	4413      	add	r3, r2
 8004998:	009b      	lsls	r3, r3, #2
 800499a:	440b      	add	r3, r1
 800499c:	2200      	movs	r2, #0
 800499e:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 80049a0:	2300      	movs	r3, #0
 80049a2:	737b      	strb	r3, [r7, #13]
 80049a4:	e001      	b.n	80049aa <dec_lock+0x76>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 80049a6:	2302      	movs	r3, #2
 80049a8:	737b      	strb	r3, [r7, #13]
	}
	return res;
 80049aa:	7b7b      	ldrb	r3, [r7, #13]
}
 80049ac:	4618      	mov	r0, r3
 80049ae:	3714      	adds	r7, #20
 80049b0:	46bd      	mov	sp, r7
 80049b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049b6:	4770      	bx	lr
 80049b8:	200001d0 	.word	0x200001d0

080049bc <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 80049bc:	b480      	push	{r7}
 80049be:	b085      	sub	sp, #20
 80049c0:	af00      	add	r7, sp, #0
 80049c2:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 80049c4:	2300      	movs	r3, #0
 80049c6:	60fb      	str	r3, [r7, #12]
 80049c8:	e016      	b.n	80049f8 <clear_lock+0x3c>
		if (Files[i].fs == fs) Files[i].fs = 0;
 80049ca:	4910      	ldr	r1, [pc, #64]	; (8004a0c <clear_lock+0x50>)
 80049cc:	68fa      	ldr	r2, [r7, #12]
 80049ce:	4613      	mov	r3, r2
 80049d0:	005b      	lsls	r3, r3, #1
 80049d2:	4413      	add	r3, r2
 80049d4:	009b      	lsls	r3, r3, #2
 80049d6:	440b      	add	r3, r1
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	687a      	ldr	r2, [r7, #4]
 80049dc:	429a      	cmp	r2, r3
 80049de:	d108      	bne.n	80049f2 <clear_lock+0x36>
 80049e0:	490a      	ldr	r1, [pc, #40]	; (8004a0c <clear_lock+0x50>)
 80049e2:	68fa      	ldr	r2, [r7, #12]
 80049e4:	4613      	mov	r3, r2
 80049e6:	005b      	lsls	r3, r3, #1
 80049e8:	4413      	add	r3, r2
 80049ea:	009b      	lsls	r3, r3, #2
 80049ec:	440b      	add	r3, r1
 80049ee:	2200      	movs	r2, #0
 80049f0:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	3301      	adds	r3, #1
 80049f6:	60fb      	str	r3, [r7, #12]
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	2b01      	cmp	r3, #1
 80049fc:	d9e5      	bls.n	80049ca <clear_lock+0xe>
	}
}
 80049fe:	bf00      	nop
 8004a00:	bf00      	nop
 8004a02:	3714      	adds	r7, #20
 8004a04:	46bd      	mov	sp, r7
 8004a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a0a:	4770      	bx	lr
 8004a0c:	200001d0 	.word	0x200001d0

08004a10 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (
	FATFS* fs		/* File system object */
)
{
 8004a10:	b580      	push	{r7, lr}
 8004a12:	b086      	sub	sp, #24
 8004a14:	af00      	add	r7, sp, #0
 8004a16:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8004a18:	2300      	movs	r3, #0
 8004a1a:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	f893 3204 	ldrb.w	r3, [r3, #516]	; 0x204
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d038      	beq.n	8004a98 <sync_window+0x88>
		wsect = fs->winsect;	/* Current sector number */
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	f8d3 322c 	ldr.w	r3, [r3, #556]	; 0x22c
 8004a2c:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win.d8, wsect, 1) != RES_OK) {
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 8004a34:	6879      	ldr	r1, [r7, #4]
 8004a36:	2301      	movs	r3, #1
 8004a38:	697a      	ldr	r2, [r7, #20]
 8004a3a:	f7ff fd77 	bl	800452c <disk_write>
 8004a3e:	4603      	mov	r3, r0
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d002      	beq.n	8004a4a <sync_window+0x3a>
			res = FR_DISK_ERR;
 8004a44:	2301      	movs	r3, #1
 8004a46:	73fb      	strb	r3, [r7, #15]
 8004a48:	e026      	b.n	8004a98 <sync_window+0x88>
		} else {
			fs->wflag = 0;
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	2200      	movs	r2, #0
 8004a4e:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8004a58:	697a      	ldr	r2, [r7, #20]
 8004a5a:	1ad2      	subs	r2, r2, r3
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8004a62:	429a      	cmp	r2, r3
 8004a64:	d218      	bcs.n	8004a98 <sync_window+0x88>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	f893 3203 	ldrb.w	r3, [r3, #515]	; 0x203
 8004a6c:	613b      	str	r3, [r7, #16]
 8004a6e:	e010      	b.n	8004a92 <sync_window+0x82>
					wsect += fs->fsize;
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8004a76:	697a      	ldr	r2, [r7, #20]
 8004a78:	4413      	add	r3, r2
 8004a7a:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win.d8, wsect, 1);
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 8004a82:	6879      	ldr	r1, [r7, #4]
 8004a84:	2301      	movs	r3, #1
 8004a86:	697a      	ldr	r2, [r7, #20]
 8004a88:	f7ff fd50 	bl	800452c <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8004a8c:	693b      	ldr	r3, [r7, #16]
 8004a8e:	3b01      	subs	r3, #1
 8004a90:	613b      	str	r3, [r7, #16]
 8004a92:	693b      	ldr	r3, [r7, #16]
 8004a94:	2b01      	cmp	r3, #1
 8004a96:	d8eb      	bhi.n	8004a70 <sync_window+0x60>
				}
			}
		}
	}
	return res;
 8004a98:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a9a:	4618      	mov	r0, r3
 8004a9c:	3718      	adds	r7, #24
 8004a9e:	46bd      	mov	sp, r7
 8004aa0:	bd80      	pop	{r7, pc}

08004aa2 <move_window>:
static
FRESULT move_window (
	FATFS* fs,		/* File system object */
	DWORD sector	/* Sector number to make appearance in the fs->win[].d8 */
)
{
 8004aa2:	b580      	push	{r7, lr}
 8004aa4:	b084      	sub	sp, #16
 8004aa6:	af00      	add	r7, sp, #0
 8004aa8:	6078      	str	r0, [r7, #4]
 8004aaa:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8004aac:	2300      	movs	r3, #0
 8004aae:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	f8d3 322c 	ldr.w	r3, [r3, #556]	; 0x22c
 8004ab6:	683a      	ldr	r2, [r7, #0]
 8004ab8:	429a      	cmp	r2, r3
 8004aba:	d01b      	beq.n	8004af4 <move_window+0x52>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8004abc:	6878      	ldr	r0, [r7, #4]
 8004abe:	f7ff ffa7 	bl	8004a10 <sync_window>
 8004ac2:	4603      	mov	r3, r0
 8004ac4:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8004ac6:	7bfb      	ldrb	r3, [r7, #15]
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d113      	bne.n	8004af4 <move_window+0x52>
			if (disk_read(fs->drv, fs->win.d8, sector, 1) != RES_OK) {
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 8004ad2:	6879      	ldr	r1, [r7, #4]
 8004ad4:	2301      	movs	r3, #1
 8004ad6:	683a      	ldr	r2, [r7, #0]
 8004ad8:	f7ff fd08 	bl	80044ec <disk_read>
 8004adc:	4603      	mov	r3, r0
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d004      	beq.n	8004aec <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8004ae2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004ae6:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8004ae8:	2301      	movs	r3, #1
 8004aea:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	683a      	ldr	r2, [r7, #0]
 8004af0:	f8c3 222c 	str.w	r2, [r3, #556]	; 0x22c
		}
	}
	return res;
 8004af4:	7bfb      	ldrb	r3, [r7, #15]
}
 8004af6:	4618      	mov	r0, r3
 8004af8:	3710      	adds	r7, #16
 8004afa:	46bd      	mov	sp, r7
 8004afc:	bd80      	pop	{r7, pc}

08004afe <sync_fs>:
#if !_FS_READONLY
static
FRESULT sync_fs (	/* FR_OK: successful, FR_DISK_ERR: failed */
	FATFS* fs		/* File system object */
)
{
 8004afe:	b580      	push	{r7, lr}
 8004b00:	b084      	sub	sp, #16
 8004b02:	af00      	add	r7, sp, #0
 8004b04:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8004b06:	6878      	ldr	r0, [r7, #4]
 8004b08:	f7ff ff82 	bl	8004a10 <sync_window>
 8004b0c:	4603      	mov	r3, r0
 8004b0e:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8004b10:	7bfb      	ldrb	r3, [r7, #15]
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	f040 809b 	bne.w	8004c4e <sync_fs+0x150>
		/* Update FSINFO sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8004b1e:	2b03      	cmp	r3, #3
 8004b20:	f040 8088 	bne.w	8004c34 <sync_fs+0x136>
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	f893 3205 	ldrb.w	r3, [r3, #517]	; 0x205
 8004b2a:	2b01      	cmp	r3, #1
 8004b2c:	f040 8082 	bne.w	8004c34 <sync_fs+0x136>
			/* Create FSINFO structure */
			mem_set(fs->win.d8, 0, SS(fs));
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004b36:	2100      	movs	r1, #0
 8004b38:	4618      	mov	r0, r3
 8004b3a:	f7ff fd54 	bl	80045e6 <mem_set>
			ST_WORD(fs->win.d8 + BS_55AA, 0xAA55);
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	2255      	movs	r2, #85	; 0x55
 8004b42:	f883 21fe 	strb.w	r2, [r3, #510]	; 0x1fe
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	22aa      	movs	r2, #170	; 0xaa
 8004b4a:	f883 21ff 	strb.w	r2, [r3, #511]	; 0x1ff
			ST_DWORD(fs->win.d8 + FSI_LeadSig, 0x41615252);
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	2252      	movs	r2, #82	; 0x52
 8004b52:	701a      	strb	r2, [r3, #0]
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	2252      	movs	r2, #82	; 0x52
 8004b58:	705a      	strb	r2, [r3, #1]
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	2261      	movs	r2, #97	; 0x61
 8004b5e:	709a      	strb	r2, [r3, #2]
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	2241      	movs	r2, #65	; 0x41
 8004b64:	70da      	strb	r2, [r3, #3]
			ST_DWORD(fs->win.d8 + FSI_StrucSig, 0x61417272);
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	2272      	movs	r2, #114	; 0x72
 8004b6a:	f883 21e4 	strb.w	r2, [r3, #484]	; 0x1e4
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	2272      	movs	r2, #114	; 0x72
 8004b72:	f883 21e5 	strb.w	r2, [r3, #485]	; 0x1e5
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	2241      	movs	r2, #65	; 0x41
 8004b7a:	f883 21e6 	strb.w	r2, [r3, #486]	; 0x1e6
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	2261      	movs	r2, #97	; 0x61
 8004b82:	f883 21e7 	strb.w	r2, [r3, #487]	; 0x1e7
			ST_DWORD(fs->win.d8 + FSI_Free_Count, fs->free_clust);
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8004b8c:	b2da      	uxtb	r2, r3
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	f883 21e8 	strb.w	r2, [r3, #488]	; 0x1e8
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8004b9a:	b29b      	uxth	r3, r3
 8004b9c:	0a1b      	lsrs	r3, r3, #8
 8004b9e:	b29b      	uxth	r3, r3
 8004ba0:	b2da      	uxtb	r2, r3
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	f883 21e9 	strb.w	r2, [r3, #489]	; 0x1e9
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8004bae:	0c1b      	lsrs	r3, r3, #16
 8004bb0:	b2da      	uxtb	r2, r3
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	f883 21ea 	strb.w	r2, [r3, #490]	; 0x1ea
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8004bbe:	0e1b      	lsrs	r3, r3, #24
 8004bc0:	b2da      	uxtb	r2, r3
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	f883 21eb 	strb.w	r2, [r3, #491]	; 0x1eb
			ST_DWORD(fs->win.d8 + FSI_Nxt_Free, fs->last_clust);
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8004bce:	b2da      	uxtb	r2, r3
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	f883 21ec 	strb.w	r2, [r3, #492]	; 0x1ec
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8004bdc:	b29b      	uxth	r3, r3
 8004bde:	0a1b      	lsrs	r3, r3, #8
 8004be0:	b29b      	uxth	r3, r3
 8004be2:	b2da      	uxtb	r2, r3
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	f883 21ed 	strb.w	r2, [r3, #493]	; 0x1ed
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8004bf0:	0c1b      	lsrs	r3, r3, #16
 8004bf2:	b2da      	uxtb	r2, r3
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	f883 21ee 	strb.w	r2, [r3, #494]	; 0x1ee
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8004c00:	0e1b      	lsrs	r3, r3, #24
 8004c02:	b2da      	uxtb	r2, r3
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	f883 21ef 	strb.w	r2, [r3, #495]	; 0x1ef
			/* Write it into the FSINFO sector */
			fs->winsect = fs->volbase + 1;
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 8004c10:	1c5a      	adds	r2, r3, #1
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	f8c3 222c 	str.w	r2, [r3, #556]	; 0x22c
			disk_write(fs->drv, fs->win.d8, fs->winsect, 1);
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 8004c1e:	6879      	ldr	r1, [r7, #4]
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	f8d3 222c 	ldr.w	r2, [r3, #556]	; 0x22c
 8004c26:	2301      	movs	r3, #1
 8004c28:	f7ff fc80 	bl	800452c <disk_write>
			fs->fsi_flag = 0;
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	2200      	movs	r2, #0
 8004c30:	f883 2205 	strb.w	r2, [r3, #517]	; 0x205
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK)
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 8004c3a:	2200      	movs	r2, #0
 8004c3c:	2100      	movs	r1, #0
 8004c3e:	4618      	mov	r0, r3
 8004c40:	f7ff fc94 	bl	800456c <disk_ioctl>
 8004c44:	4603      	mov	r3, r0
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d001      	beq.n	8004c4e <sync_fs+0x150>
			res = FR_DISK_ERR;
 8004c4a:	2301      	movs	r3, #1
 8004c4c:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8004c4e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c50:	4618      	mov	r0, r3
 8004c52:	3710      	adds	r7, #16
 8004c54:	46bd      	mov	sp, r7
 8004c56:	bd80      	pop	{r7, pc}

08004c58 <clust2sect>:

DWORD clust2sect (	/* !=0: Sector number, 0: Failed - invalid cluster# */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8004c58:	b480      	push	{r7}
 8004c5a:	b083      	sub	sp, #12
 8004c5c:	af00      	add	r7, sp, #0
 8004c5e:	6078      	str	r0, [r7, #4]
 8004c60:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8004c62:	683b      	ldr	r3, [r7, #0]
 8004c64:	3b02      	subs	r3, #2
 8004c66:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8004c6e:	3b02      	subs	r3, #2
 8004c70:	683a      	ldr	r2, [r7, #0]
 8004c72:	429a      	cmp	r2, r3
 8004c74:	d301      	bcc.n	8004c7a <clust2sect+0x22>
 8004c76:	2300      	movs	r3, #0
 8004c78:	e00a      	b.n	8004c90 <clust2sect+0x38>
	return clst * fs->csize + fs->database;
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 8004c80:	461a      	mov	r2, r3
 8004c82:	683b      	ldr	r3, [r7, #0]
 8004c84:	fb03 f202 	mul.w	r2, r3, r2
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	f8d3 3228 	ldr.w	r3, [r3, #552]	; 0x228
 8004c8e:	4413      	add	r3, r2
}
 8004c90:	4618      	mov	r0, r3
 8004c92:	370c      	adds	r7, #12
 8004c94:	46bd      	mov	sp, r7
 8004c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c9a:	4770      	bx	lr

08004c9c <get_fat>:

DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x0FFFFFFF:Cluster status */
	FATFS* fs,	/* File system object */
	DWORD clst	/* FAT index number (cluster number) to get the value */
)
{
 8004c9c:	b580      	push	{r7, lr}
 8004c9e:	b086      	sub	sp, #24
 8004ca0:	af00      	add	r7, sp, #0
 8004ca2:	6078      	str	r0, [r7, #4]
 8004ca4:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	BYTE *p;
	DWORD val;


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 8004ca6:	683b      	ldr	r3, [r7, #0]
 8004ca8:	2b01      	cmp	r3, #1
 8004caa:	d905      	bls.n	8004cb8 <get_fat+0x1c>
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8004cb2:	683a      	ldr	r2, [r7, #0]
 8004cb4:	429a      	cmp	r2, r3
 8004cb6:	d302      	bcc.n	8004cbe <get_fat+0x22>
		val = 1;	/* Internal error */
 8004cb8:	2301      	movs	r3, #1
 8004cba:	617b      	str	r3, [r7, #20]
 8004cbc:	e0a3      	b.n	8004e06 <get_fat+0x16a>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8004cbe:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004cc2:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8004cca:	2b03      	cmp	r3, #3
 8004ccc:	d068      	beq.n	8004da0 <get_fat+0x104>
 8004cce:	2b03      	cmp	r3, #3
 8004cd0:	f300 808f 	bgt.w	8004df2 <get_fat+0x156>
 8004cd4:	2b01      	cmp	r3, #1
 8004cd6:	d002      	beq.n	8004cde <get_fat+0x42>
 8004cd8:	2b02      	cmp	r3, #2
 8004cda:	d040      	beq.n	8004d5e <get_fat+0xc2>
 8004cdc:	e089      	b.n	8004df2 <get_fat+0x156>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8004cde:	683b      	ldr	r3, [r7, #0]
 8004ce0:	60fb      	str	r3, [r7, #12]
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	085b      	lsrs	r3, r3, #1
 8004ce6:	68fa      	ldr	r2, [r7, #12]
 8004ce8:	4413      	add	r3, r2
 8004cea:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	0a5b      	lsrs	r3, r3, #9
 8004cf6:	4413      	add	r3, r2
 8004cf8:	4619      	mov	r1, r3
 8004cfa:	6878      	ldr	r0, [r7, #4]
 8004cfc:	f7ff fed1 	bl	8004aa2 <move_window>
 8004d00:	4603      	mov	r3, r0
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d178      	bne.n	8004df8 <get_fat+0x15c>
			wc = fs->win.d8[bc++ % SS(fs)];
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	1c5a      	adds	r2, r3, #1
 8004d0a:	60fa      	str	r2, [r7, #12]
 8004d0c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004d10:	687a      	ldr	r2, [r7, #4]
 8004d12:	5cd3      	ldrb	r3, [r2, r3]
 8004d14:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	0a5b      	lsrs	r3, r3, #9
 8004d20:	4413      	add	r3, r2
 8004d22:	4619      	mov	r1, r3
 8004d24:	6878      	ldr	r0, [r7, #4]
 8004d26:	f7ff febc 	bl	8004aa2 <move_window>
 8004d2a:	4603      	mov	r3, r0
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d165      	bne.n	8004dfc <get_fat+0x160>
			wc |= fs->win.d8[bc % SS(fs)] << 8;
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004d36:	687a      	ldr	r2, [r7, #4]
 8004d38:	5cd3      	ldrb	r3, [r2, r3]
 8004d3a:	021b      	lsls	r3, r3, #8
 8004d3c:	461a      	mov	r2, r3
 8004d3e:	68bb      	ldr	r3, [r7, #8]
 8004d40:	4313      	orrs	r3, r2
 8004d42:	60bb      	str	r3, [r7, #8]
			val = clst & 1 ? wc >> 4 : (wc & 0xFFF);
 8004d44:	683b      	ldr	r3, [r7, #0]
 8004d46:	f003 0301 	and.w	r3, r3, #1
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d002      	beq.n	8004d54 <get_fat+0xb8>
 8004d4e:	68bb      	ldr	r3, [r7, #8]
 8004d50:	091b      	lsrs	r3, r3, #4
 8004d52:	e002      	b.n	8004d5a <get_fat+0xbe>
 8004d54:	68bb      	ldr	r3, [r7, #8]
 8004d56:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004d5a:	617b      	str	r3, [r7, #20]
			break;
 8004d5c:	e053      	b.n	8004e06 <get_fat+0x16a>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 8004d64:	683b      	ldr	r3, [r7, #0]
 8004d66:	0a1b      	lsrs	r3, r3, #8
 8004d68:	4413      	add	r3, r2
 8004d6a:	4619      	mov	r1, r3
 8004d6c:	6878      	ldr	r0, [r7, #4]
 8004d6e:	f7ff fe98 	bl	8004aa2 <move_window>
 8004d72:	4603      	mov	r3, r0
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d143      	bne.n	8004e00 <get_fat+0x164>
			p = &fs->win.d8[clst * 2 % SS(fs)];
 8004d78:	683b      	ldr	r3, [r7, #0]
 8004d7a:	005b      	lsls	r3, r3, #1
 8004d7c:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 8004d80:	687a      	ldr	r2, [r7, #4]
 8004d82:	4413      	add	r3, r2
 8004d84:	613b      	str	r3, [r7, #16]
			val = LD_WORD(p);
 8004d86:	693b      	ldr	r3, [r7, #16]
 8004d88:	3301      	adds	r3, #1
 8004d8a:	781b      	ldrb	r3, [r3, #0]
 8004d8c:	021b      	lsls	r3, r3, #8
 8004d8e:	b21a      	sxth	r2, r3
 8004d90:	693b      	ldr	r3, [r7, #16]
 8004d92:	781b      	ldrb	r3, [r3, #0]
 8004d94:	b21b      	sxth	r3, r3
 8004d96:	4313      	orrs	r3, r2
 8004d98:	b21b      	sxth	r3, r3
 8004d9a:	b29b      	uxth	r3, r3
 8004d9c:	617b      	str	r3, [r7, #20]
			break;
 8004d9e:	e032      	b.n	8004e06 <get_fat+0x16a>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 8004da6:	683b      	ldr	r3, [r7, #0]
 8004da8:	09db      	lsrs	r3, r3, #7
 8004daa:	4413      	add	r3, r2
 8004dac:	4619      	mov	r1, r3
 8004dae:	6878      	ldr	r0, [r7, #4]
 8004db0:	f7ff fe77 	bl	8004aa2 <move_window>
 8004db4:	4603      	mov	r3, r0
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d124      	bne.n	8004e04 <get_fat+0x168>
			p = &fs->win.d8[clst * 4 % SS(fs)];
 8004dba:	683b      	ldr	r3, [r7, #0]
 8004dbc:	009b      	lsls	r3, r3, #2
 8004dbe:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8004dc2:	687a      	ldr	r2, [r7, #4]
 8004dc4:	4413      	add	r3, r2
 8004dc6:	613b      	str	r3, [r7, #16]
			val = LD_DWORD(p) & 0x0FFFFFFF;
 8004dc8:	693b      	ldr	r3, [r7, #16]
 8004dca:	3303      	adds	r3, #3
 8004dcc:	781b      	ldrb	r3, [r3, #0]
 8004dce:	061a      	lsls	r2, r3, #24
 8004dd0:	693b      	ldr	r3, [r7, #16]
 8004dd2:	3302      	adds	r3, #2
 8004dd4:	781b      	ldrb	r3, [r3, #0]
 8004dd6:	041b      	lsls	r3, r3, #16
 8004dd8:	4313      	orrs	r3, r2
 8004dda:	693a      	ldr	r2, [r7, #16]
 8004ddc:	3201      	adds	r2, #1
 8004dde:	7812      	ldrb	r2, [r2, #0]
 8004de0:	0212      	lsls	r2, r2, #8
 8004de2:	4313      	orrs	r3, r2
 8004de4:	693a      	ldr	r2, [r7, #16]
 8004de6:	7812      	ldrb	r2, [r2, #0]
 8004de8:	4313      	orrs	r3, r2
 8004dea:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8004dee:	617b      	str	r3, [r7, #20]
			break;
 8004df0:	e009      	b.n	8004e06 <get_fat+0x16a>

		default:
			val = 1;	/* Internal error */
 8004df2:	2301      	movs	r3, #1
 8004df4:	617b      	str	r3, [r7, #20]
 8004df6:	e006      	b.n	8004e06 <get_fat+0x16a>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8004df8:	bf00      	nop
 8004dfa:	e004      	b.n	8004e06 <get_fat+0x16a>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8004dfc:	bf00      	nop
 8004dfe:	e002      	b.n	8004e06 <get_fat+0x16a>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8004e00:	bf00      	nop
 8004e02:	e000      	b.n	8004e06 <get_fat+0x16a>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8004e04:	bf00      	nop
		}
	}

	return val;
 8004e06:	697b      	ldr	r3, [r7, #20]
}
 8004e08:	4618      	mov	r0, r3
 8004e0a:	3718      	adds	r7, #24
 8004e0c:	46bd      	mov	sp, r7
 8004e0e:	bd80      	pop	{r7, pc}

08004e10 <put_fat>:
FRESULT put_fat (
	FATFS* fs,	/* File system object */
	DWORD clst,	/* FAT index number (cluster number) to be changed */
	DWORD val	/* New value to be set to the entry */
)
{
 8004e10:	b580      	push	{r7, lr}
 8004e12:	b088      	sub	sp, #32
 8004e14:	af00      	add	r7, sp, #0
 8004e16:	60f8      	str	r0, [r7, #12]
 8004e18:	60b9      	str	r1, [r7, #8]
 8004e1a:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res;


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 8004e1c:	68bb      	ldr	r3, [r7, #8]
 8004e1e:	2b01      	cmp	r3, #1
 8004e20:	d905      	bls.n	8004e2e <put_fat+0x1e>
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8004e28:	68ba      	ldr	r2, [r7, #8]
 8004e2a:	429a      	cmp	r2, r3
 8004e2c:	d302      	bcc.n	8004e34 <put_fat+0x24>
		res = FR_INT_ERR;
 8004e2e:	2302      	movs	r3, #2
 8004e30:	77fb      	strb	r3, [r7, #31]
 8004e32:	e0f6      	b.n	8005022 <put_fat+0x212>

	} else {
		switch (fs->fs_type) {
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8004e3a:	2b03      	cmp	r3, #3
 8004e3c:	f000 809e 	beq.w	8004f7c <put_fat+0x16c>
 8004e40:	2b03      	cmp	r3, #3
 8004e42:	f300 80e4 	bgt.w	800500e <put_fat+0x1fe>
 8004e46:	2b01      	cmp	r3, #1
 8004e48:	d002      	beq.n	8004e50 <put_fat+0x40>
 8004e4a:	2b02      	cmp	r3, #2
 8004e4c:	d06f      	beq.n	8004f2e <put_fat+0x11e>
 8004e4e:	e0de      	b.n	800500e <put_fat+0x1fe>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8004e50:	68bb      	ldr	r3, [r7, #8]
 8004e52:	617b      	str	r3, [r7, #20]
 8004e54:	697b      	ldr	r3, [r7, #20]
 8004e56:	085b      	lsrs	r3, r3, #1
 8004e58:	697a      	ldr	r2, [r7, #20]
 8004e5a:	4413      	add	r3, r2
 8004e5c:	617b      	str	r3, [r7, #20]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 8004e64:	697b      	ldr	r3, [r7, #20]
 8004e66:	0a5b      	lsrs	r3, r3, #9
 8004e68:	4413      	add	r3, r2
 8004e6a:	4619      	mov	r1, r3
 8004e6c:	68f8      	ldr	r0, [r7, #12]
 8004e6e:	f7ff fe18 	bl	8004aa2 <move_window>
 8004e72:	4603      	mov	r3, r0
 8004e74:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8004e76:	7ffb      	ldrb	r3, [r7, #31]
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	f040 80cb 	bne.w	8005014 <put_fat+0x204>
			p = &fs->win.d8[bc++ % SS(fs)];
 8004e7e:	697b      	ldr	r3, [r7, #20]
 8004e80:	1c5a      	adds	r2, r3, #1
 8004e82:	617a      	str	r2, [r7, #20]
 8004e84:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004e88:	68fa      	ldr	r2, [r7, #12]
 8004e8a:	4413      	add	r3, r2
 8004e8c:	61bb      	str	r3, [r7, #24]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8004e8e:	68bb      	ldr	r3, [r7, #8]
 8004e90:	f003 0301 	and.w	r3, r3, #1
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d00d      	beq.n	8004eb4 <put_fat+0xa4>
 8004e98:	69bb      	ldr	r3, [r7, #24]
 8004e9a:	781b      	ldrb	r3, [r3, #0]
 8004e9c:	b25b      	sxtb	r3, r3
 8004e9e:	f003 030f 	and.w	r3, r3, #15
 8004ea2:	b25a      	sxtb	r2, r3
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	b2db      	uxtb	r3, r3
 8004ea8:	011b      	lsls	r3, r3, #4
 8004eaa:	b25b      	sxtb	r3, r3
 8004eac:	4313      	orrs	r3, r2
 8004eae:	b25b      	sxtb	r3, r3
 8004eb0:	b2db      	uxtb	r3, r3
 8004eb2:	e001      	b.n	8004eb8 <put_fat+0xa8>
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	b2db      	uxtb	r3, r3
 8004eb8:	69ba      	ldr	r2, [r7, #24]
 8004eba:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	2201      	movs	r2, #1
 8004ec0:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 8004eca:	697b      	ldr	r3, [r7, #20]
 8004ecc:	0a5b      	lsrs	r3, r3, #9
 8004ece:	4413      	add	r3, r2
 8004ed0:	4619      	mov	r1, r3
 8004ed2:	68f8      	ldr	r0, [r7, #12]
 8004ed4:	f7ff fde5 	bl	8004aa2 <move_window>
 8004ed8:	4603      	mov	r3, r0
 8004eda:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8004edc:	7ffb      	ldrb	r3, [r7, #31]
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	f040 809a 	bne.w	8005018 <put_fat+0x208>
			p = &fs->win.d8[bc % SS(fs)];
 8004ee4:	697b      	ldr	r3, [r7, #20]
 8004ee6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004eea:	68fa      	ldr	r2, [r7, #12]
 8004eec:	4413      	add	r3, r2
 8004eee:	61bb      	str	r3, [r7, #24]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8004ef0:	68bb      	ldr	r3, [r7, #8]
 8004ef2:	f003 0301 	and.w	r3, r3, #1
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d003      	beq.n	8004f02 <put_fat+0xf2>
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	091b      	lsrs	r3, r3, #4
 8004efe:	b2db      	uxtb	r3, r3
 8004f00:	e00e      	b.n	8004f20 <put_fat+0x110>
 8004f02:	69bb      	ldr	r3, [r7, #24]
 8004f04:	781b      	ldrb	r3, [r3, #0]
 8004f06:	b25b      	sxtb	r3, r3
 8004f08:	f023 030f 	bic.w	r3, r3, #15
 8004f0c:	b25a      	sxtb	r2, r3
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	0a1b      	lsrs	r3, r3, #8
 8004f12:	b25b      	sxtb	r3, r3
 8004f14:	f003 030f 	and.w	r3, r3, #15
 8004f18:	b25b      	sxtb	r3, r3
 8004f1a:	4313      	orrs	r3, r2
 8004f1c:	b25b      	sxtb	r3, r3
 8004f1e:	b2db      	uxtb	r3, r3
 8004f20:	69ba      	ldr	r2, [r7, #24]
 8004f22:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	2201      	movs	r2, #1
 8004f28:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
			break;
 8004f2c:	e079      	b.n	8005022 <put_fat+0x212>

		case FS_FAT16 :
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 8004f34:	68bb      	ldr	r3, [r7, #8]
 8004f36:	0a1b      	lsrs	r3, r3, #8
 8004f38:	4413      	add	r3, r2
 8004f3a:	4619      	mov	r1, r3
 8004f3c:	68f8      	ldr	r0, [r7, #12]
 8004f3e:	f7ff fdb0 	bl	8004aa2 <move_window>
 8004f42:	4603      	mov	r3, r0
 8004f44:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8004f46:	7ffb      	ldrb	r3, [r7, #31]
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d167      	bne.n	800501c <put_fat+0x20c>
			p = &fs->win.d8[clst * 2 % SS(fs)];
 8004f4c:	68bb      	ldr	r3, [r7, #8]
 8004f4e:	005b      	lsls	r3, r3, #1
 8004f50:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 8004f54:	68fa      	ldr	r2, [r7, #12]
 8004f56:	4413      	add	r3, r2
 8004f58:	61bb      	str	r3, [r7, #24]
			ST_WORD(p, (WORD)val);
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	b2da      	uxtb	r2, r3
 8004f5e:	69bb      	ldr	r3, [r7, #24]
 8004f60:	701a      	strb	r2, [r3, #0]
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	b29b      	uxth	r3, r3
 8004f66:	0a1b      	lsrs	r3, r3, #8
 8004f68:	b29a      	uxth	r2, r3
 8004f6a:	69bb      	ldr	r3, [r7, #24]
 8004f6c:	3301      	adds	r3, #1
 8004f6e:	b2d2      	uxtb	r2, r2
 8004f70:	701a      	strb	r2, [r3, #0]
			fs->wflag = 1;
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	2201      	movs	r2, #1
 8004f76:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
			break;
 8004f7a:	e052      	b.n	8005022 <put_fat+0x212>

		case FS_FAT32 :
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 8004f82:	68bb      	ldr	r3, [r7, #8]
 8004f84:	09db      	lsrs	r3, r3, #7
 8004f86:	4413      	add	r3, r2
 8004f88:	4619      	mov	r1, r3
 8004f8a:	68f8      	ldr	r0, [r7, #12]
 8004f8c:	f7ff fd89 	bl	8004aa2 <move_window>
 8004f90:	4603      	mov	r3, r0
 8004f92:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8004f94:	7ffb      	ldrb	r3, [r7, #31]
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	d142      	bne.n	8005020 <put_fat+0x210>
			p = &fs->win.d8[clst * 4 % SS(fs)];
 8004f9a:	68bb      	ldr	r3, [r7, #8]
 8004f9c:	009b      	lsls	r3, r3, #2
 8004f9e:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8004fa2:	68fa      	ldr	r2, [r7, #12]
 8004fa4:	4413      	add	r3, r2
 8004fa6:	61bb      	str	r3, [r7, #24]
			val |= LD_DWORD(p) & 0xF0000000;
 8004fa8:	69bb      	ldr	r3, [r7, #24]
 8004faa:	3303      	adds	r3, #3
 8004fac:	781b      	ldrb	r3, [r3, #0]
 8004fae:	061a      	lsls	r2, r3, #24
 8004fb0:	69bb      	ldr	r3, [r7, #24]
 8004fb2:	3302      	adds	r3, #2
 8004fb4:	781b      	ldrb	r3, [r3, #0]
 8004fb6:	041b      	lsls	r3, r3, #16
 8004fb8:	4313      	orrs	r3, r2
 8004fba:	69ba      	ldr	r2, [r7, #24]
 8004fbc:	3201      	adds	r2, #1
 8004fbe:	7812      	ldrb	r2, [r2, #0]
 8004fc0:	0212      	lsls	r2, r2, #8
 8004fc2:	4313      	orrs	r3, r2
 8004fc4:	69ba      	ldr	r2, [r7, #24]
 8004fc6:	7812      	ldrb	r2, [r2, #0]
 8004fc8:	4313      	orrs	r3, r2
 8004fca:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8004fce:	687a      	ldr	r2, [r7, #4]
 8004fd0:	4313      	orrs	r3, r2
 8004fd2:	607b      	str	r3, [r7, #4]
			ST_DWORD(p, val);
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	b2da      	uxtb	r2, r3
 8004fd8:	69bb      	ldr	r3, [r7, #24]
 8004fda:	701a      	strb	r2, [r3, #0]
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	b29b      	uxth	r3, r3
 8004fe0:	0a1b      	lsrs	r3, r3, #8
 8004fe2:	b29a      	uxth	r2, r3
 8004fe4:	69bb      	ldr	r3, [r7, #24]
 8004fe6:	3301      	adds	r3, #1
 8004fe8:	b2d2      	uxtb	r2, r2
 8004fea:	701a      	strb	r2, [r3, #0]
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	0c1a      	lsrs	r2, r3, #16
 8004ff0:	69bb      	ldr	r3, [r7, #24]
 8004ff2:	3302      	adds	r3, #2
 8004ff4:	b2d2      	uxtb	r2, r2
 8004ff6:	701a      	strb	r2, [r3, #0]
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	0e1a      	lsrs	r2, r3, #24
 8004ffc:	69bb      	ldr	r3, [r7, #24]
 8004ffe:	3303      	adds	r3, #3
 8005000:	b2d2      	uxtb	r2, r2
 8005002:	701a      	strb	r2, [r3, #0]
			fs->wflag = 1;
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	2201      	movs	r2, #1
 8005008:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
			break;
 800500c:	e009      	b.n	8005022 <put_fat+0x212>

		default :
			res = FR_INT_ERR;
 800500e:	2302      	movs	r3, #2
 8005010:	77fb      	strb	r3, [r7, #31]
 8005012:	e006      	b.n	8005022 <put_fat+0x212>
			if (res != FR_OK) break;
 8005014:	bf00      	nop
 8005016:	e004      	b.n	8005022 <put_fat+0x212>
			if (res != FR_OK) break;
 8005018:	bf00      	nop
 800501a:	e002      	b.n	8005022 <put_fat+0x212>
			if (res != FR_OK) break;
 800501c:	bf00      	nop
 800501e:	e000      	b.n	8005022 <put_fat+0x212>
			if (res != FR_OK) break;
 8005020:	bf00      	nop
		}
	}

	return res;
 8005022:	7ffb      	ldrb	r3, [r7, #31]
}
 8005024:	4618      	mov	r0, r3
 8005026:	3720      	adds	r7, #32
 8005028:	46bd      	mov	sp, r7
 800502a:	bd80      	pop	{r7, pc}

0800502c <remove_chain>:
static
FRESULT remove_chain (
	FATFS* fs,			/* File system object */
	DWORD clst			/* Cluster# to remove a chain from */
)
{
 800502c:	b580      	push	{r7, lr}
 800502e:	b084      	sub	sp, #16
 8005030:	af00      	add	r7, sp, #0
 8005032:	6078      	str	r0, [r7, #4]
 8005034:	6039      	str	r1, [r7, #0]
	DWORD nxt;
#if _USE_TRIM
	DWORD scl = clst, ecl = clst, rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 8005036:	683b      	ldr	r3, [r7, #0]
 8005038:	2b01      	cmp	r3, #1
 800503a:	d905      	bls.n	8005048 <remove_chain+0x1c>
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8005042:	683a      	ldr	r2, [r7, #0]
 8005044:	429a      	cmp	r2, r3
 8005046:	d302      	bcc.n	800504e <remove_chain+0x22>
		res = FR_INT_ERR;
 8005048:	2302      	movs	r3, #2
 800504a:	73fb      	strb	r3, [r7, #15]
 800504c:	e043      	b.n	80050d6 <remove_chain+0xaa>

	} else {
		res = FR_OK;
 800504e:	2300      	movs	r3, #0
 8005050:	73fb      	strb	r3, [r7, #15]
		while (clst < fs->n_fatent) {			/* Not a last link? */
 8005052:	e036      	b.n	80050c2 <remove_chain+0x96>
			nxt = get_fat(fs, clst);			/* Get cluster status */
 8005054:	6839      	ldr	r1, [r7, #0]
 8005056:	6878      	ldr	r0, [r7, #4]
 8005058:	f7ff fe20 	bl	8004c9c <get_fat>
 800505c:	60b8      	str	r0, [r7, #8]
			if (nxt == 0) break;				/* Empty cluster? */
 800505e:	68bb      	ldr	r3, [r7, #8]
 8005060:	2b00      	cmp	r3, #0
 8005062:	d035      	beq.n	80050d0 <remove_chain+0xa4>
			if (nxt == 1) { res = FR_INT_ERR; break; }	/* Internal error? */
 8005064:	68bb      	ldr	r3, [r7, #8]
 8005066:	2b01      	cmp	r3, #1
 8005068:	d102      	bne.n	8005070 <remove_chain+0x44>
 800506a:	2302      	movs	r3, #2
 800506c:	73fb      	strb	r3, [r7, #15]
 800506e:	e032      	b.n	80050d6 <remove_chain+0xaa>
			if (nxt == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }	/* Disk error? */
 8005070:	68bb      	ldr	r3, [r7, #8]
 8005072:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005076:	d102      	bne.n	800507e <remove_chain+0x52>
 8005078:	2301      	movs	r3, #1
 800507a:	73fb      	strb	r3, [r7, #15]
 800507c:	e02b      	b.n	80050d6 <remove_chain+0xaa>
			res = put_fat(fs, clst, 0);			/* Mark the cluster "empty" */
 800507e:	2200      	movs	r2, #0
 8005080:	6839      	ldr	r1, [r7, #0]
 8005082:	6878      	ldr	r0, [r7, #4]
 8005084:	f7ff fec4 	bl	8004e10 <put_fat>
 8005088:	4603      	mov	r3, r0
 800508a:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) break;
 800508c:	7bfb      	ldrb	r3, [r7, #15]
 800508e:	2b00      	cmp	r3, #0
 8005090:	d120      	bne.n	80050d4 <remove_chain+0xa8>
			if (fs->free_clust != 0xFFFFFFFF) {	/* Update FSINFO */
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8005098:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800509c:	d00f      	beq.n	80050be <remove_chain+0x92>
				fs->free_clust++;
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 80050a4:	1c5a      	adds	r2, r3, #1
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
				fs->fsi_flag |= 1;
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	f893 3205 	ldrb.w	r3, [r3, #517]	; 0x205
 80050b2:	f043 0301 	orr.w	r3, r3, #1
 80050b6:	b2da      	uxtb	r2, r3
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	f883 2205 	strb.w	r2, [r3, #517]	; 0x205
				rt[1] = clust2sect(fs, ecl) + fs->csize - 1;	/* End sector */
				disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Erase the block */
				scl = ecl = nxt;
			}
#endif
			clst = nxt;	/* Next cluster */
 80050be:	68bb      	ldr	r3, [r7, #8]
 80050c0:	603b      	str	r3, [r7, #0]
		while (clst < fs->n_fatent) {			/* Not a last link? */
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80050c8:	683a      	ldr	r2, [r7, #0]
 80050ca:	429a      	cmp	r2, r3
 80050cc:	d3c2      	bcc.n	8005054 <remove_chain+0x28>
 80050ce:	e002      	b.n	80050d6 <remove_chain+0xaa>
			if (nxt == 0) break;				/* Empty cluster? */
 80050d0:	bf00      	nop
 80050d2:	e000      	b.n	80050d6 <remove_chain+0xaa>
			if (res != FR_OK) break;
 80050d4:	bf00      	nop
		}
	}

	return res;
 80050d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80050d8:	4618      	mov	r0, r3
 80050da:	3710      	adds	r7, #16
 80050dc:	46bd      	mov	sp, r7
 80050de:	bd80      	pop	{r7, pc}

080050e0 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	FATFS* fs,			/* File system object */
	DWORD clst			/* Cluster# to stretch. 0 means create a new chain. */
)
{
 80050e0:	b580      	push	{r7, lr}
 80050e2:	b086      	sub	sp, #24
 80050e4:	af00      	add	r7, sp, #0
 80050e6:	6078      	str	r0, [r7, #4]
 80050e8:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;


	if (clst == 0) {		/* Create a new chain */
 80050ea:	683b      	ldr	r3, [r7, #0]
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d10f      	bne.n	8005110 <create_chain+0x30>
		scl = fs->last_clust;			/* Get suggested start point */
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 80050f6:	613b      	str	r3, [r7, #16]
		if (!scl || scl >= fs->n_fatent) scl = 1;
 80050f8:	693b      	ldr	r3, [r7, #16]
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d005      	beq.n	800510a <create_chain+0x2a>
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8005104:	693a      	ldr	r2, [r7, #16]
 8005106:	429a      	cmp	r2, r3
 8005108:	d31c      	bcc.n	8005144 <create_chain+0x64>
 800510a:	2301      	movs	r3, #1
 800510c:	613b      	str	r3, [r7, #16]
 800510e:	e019      	b.n	8005144 <create_chain+0x64>
	}
	else {					/* Stretch the current chain */
		cs = get_fat(fs, clst);			/* Check the cluster status */
 8005110:	6839      	ldr	r1, [r7, #0]
 8005112:	6878      	ldr	r0, [r7, #4]
 8005114:	f7ff fdc2 	bl	8004c9c <get_fat>
 8005118:	60b8      	str	r0, [r7, #8]
		if (cs < 2) return 1;			/* Invalid value */
 800511a:	68bb      	ldr	r3, [r7, #8]
 800511c:	2b01      	cmp	r3, #1
 800511e:	d801      	bhi.n	8005124 <create_chain+0x44>
 8005120:	2301      	movs	r3, #1
 8005122:	e076      	b.n	8005212 <create_chain+0x132>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8005124:	68bb      	ldr	r3, [r7, #8]
 8005126:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800512a:	d101      	bne.n	8005130 <create_chain+0x50>
 800512c:	68bb      	ldr	r3, [r7, #8]
 800512e:	e070      	b.n	8005212 <create_chain+0x132>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8005136:	68ba      	ldr	r2, [r7, #8]
 8005138:	429a      	cmp	r2, r3
 800513a:	d201      	bcs.n	8005140 <create_chain+0x60>
 800513c:	68bb      	ldr	r3, [r7, #8]
 800513e:	e068      	b.n	8005212 <create_chain+0x132>
		scl = clst;
 8005140:	683b      	ldr	r3, [r7, #0]
 8005142:	613b      	str	r3, [r7, #16]
	}

	ncl = scl;				/* Start cluster */
 8005144:	693b      	ldr	r3, [r7, #16]
 8005146:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl++;							/* Next cluster */
 8005148:	697b      	ldr	r3, [r7, #20]
 800514a:	3301      	adds	r3, #1
 800514c:	617b      	str	r3, [r7, #20]
		if (ncl >= fs->n_fatent) {		/* Check wrap around */
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8005154:	697a      	ldr	r2, [r7, #20]
 8005156:	429a      	cmp	r2, r3
 8005158:	d307      	bcc.n	800516a <create_chain+0x8a>
			ncl = 2;
 800515a:	2302      	movs	r3, #2
 800515c:	617b      	str	r3, [r7, #20]
			if (ncl > scl) return 0;	/* No free cluster */
 800515e:	697a      	ldr	r2, [r7, #20]
 8005160:	693b      	ldr	r3, [r7, #16]
 8005162:	429a      	cmp	r2, r3
 8005164:	d901      	bls.n	800516a <create_chain+0x8a>
 8005166:	2300      	movs	r3, #0
 8005168:	e053      	b.n	8005212 <create_chain+0x132>
		}
		cs = get_fat(fs, ncl);			/* Get the cluster status */
 800516a:	6979      	ldr	r1, [r7, #20]
 800516c:	6878      	ldr	r0, [r7, #4]
 800516e:	f7ff fd95 	bl	8004c9c <get_fat>
 8005172:	60b8      	str	r0, [r7, #8]
		if (cs == 0) break;				/* Found a free cluster */
 8005174:	68bb      	ldr	r3, [r7, #8]
 8005176:	2b00      	cmp	r3, #0
 8005178:	d00e      	beq.n	8005198 <create_chain+0xb8>
		if (cs == 0xFFFFFFFF || cs == 1)/* An error occurred */
 800517a:	68bb      	ldr	r3, [r7, #8]
 800517c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005180:	d002      	beq.n	8005188 <create_chain+0xa8>
 8005182:	68bb      	ldr	r3, [r7, #8]
 8005184:	2b01      	cmp	r3, #1
 8005186:	d101      	bne.n	800518c <create_chain+0xac>
			return cs;
 8005188:	68bb      	ldr	r3, [r7, #8]
 800518a:	e042      	b.n	8005212 <create_chain+0x132>
		if (ncl == scl) return 0;		/* No free cluster */
 800518c:	697a      	ldr	r2, [r7, #20]
 800518e:	693b      	ldr	r3, [r7, #16]
 8005190:	429a      	cmp	r2, r3
 8005192:	d1d9      	bne.n	8005148 <create_chain+0x68>
 8005194:	2300      	movs	r3, #0
 8005196:	e03c      	b.n	8005212 <create_chain+0x132>
		if (cs == 0) break;				/* Found a free cluster */
 8005198:	bf00      	nop
	}

	res = put_fat(fs, ncl, 0x0FFFFFFF);	/* Mark the new cluster "last link" */
 800519a:	f06f 4270 	mvn.w	r2, #4026531840	; 0xf0000000
 800519e:	6979      	ldr	r1, [r7, #20]
 80051a0:	6878      	ldr	r0, [r7, #4]
 80051a2:	f7ff fe35 	bl	8004e10 <put_fat>
 80051a6:	4603      	mov	r3, r0
 80051a8:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK && clst != 0) {
 80051aa:	7bfb      	ldrb	r3, [r7, #15]
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d109      	bne.n	80051c4 <create_chain+0xe4>
 80051b0:	683b      	ldr	r3, [r7, #0]
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d006      	beq.n	80051c4 <create_chain+0xe4>
		res = put_fat(fs, clst, ncl);	/* Link it to the previous one if needed */
 80051b6:	697a      	ldr	r2, [r7, #20]
 80051b8:	6839      	ldr	r1, [r7, #0]
 80051ba:	6878      	ldr	r0, [r7, #4]
 80051bc:	f7ff fe28 	bl	8004e10 <put_fat>
 80051c0:	4603      	mov	r3, r0
 80051c2:	73fb      	strb	r3, [r7, #15]
	}
	if (res == FR_OK) {
 80051c4:	7bfb      	ldrb	r3, [r7, #15]
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d11a      	bne.n	8005200 <create_chain+0x120>
		fs->last_clust = ncl;			/* Update FSINFO */
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	697a      	ldr	r2, [r7, #20]
 80051ce:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
		if (fs->free_clust != 0xFFFFFFFF) {
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 80051d8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80051dc:	d018      	beq.n	8005210 <create_chain+0x130>
			fs->free_clust--;
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 80051e4:	1e5a      	subs	r2, r3, #1
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
			fs->fsi_flag |= 1;
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	f893 3205 	ldrb.w	r3, [r3, #517]	; 0x205
 80051f2:	f043 0301 	orr.w	r3, r3, #1
 80051f6:	b2da      	uxtb	r2, r3
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	f883 2205 	strb.w	r2, [r3, #517]	; 0x205
 80051fe:	e007      	b.n	8005210 <create_chain+0x130>
		}
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;
 8005200:	7bfb      	ldrb	r3, [r7, #15]
 8005202:	2b01      	cmp	r3, #1
 8005204:	d102      	bne.n	800520c <create_chain+0x12c>
 8005206:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800520a:	e000      	b.n	800520e <create_chain+0x12e>
 800520c:	2301      	movs	r3, #1
 800520e:	617b      	str	r3, [r7, #20]
	}

	return ncl;		/* Return new cluster number or error code */
 8005210:	697b      	ldr	r3, [r7, #20]
}
 8005212:	4618      	mov	r0, r3
 8005214:	3718      	adds	r7, #24
 8005216:	46bd      	mov	sp, r7
 8005218:	bd80      	pop	{r7, pc}

0800521a <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	DWORD ofs		/* File offset to be converted to cluster# */
)
{
 800521a:	b480      	push	{r7}
 800521c:	b087      	sub	sp, #28
 800521e:	af00      	add	r7, sp, #0
 8005220:	6078      	str	r0, [r7, #4]
 8005222:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 800522a:	3304      	adds	r3, #4
 800522c:	613b      	str	r3, [r7, #16]
	cl = ofs / SS(fp->fs) / fp->fs->csize;	/* Cluster order from top of the file */
 800522e:	683b      	ldr	r3, [r7, #0]
 8005230:	0a5b      	lsrs	r3, r3, #9
 8005232:	687a      	ldr	r2, [r7, #4]
 8005234:	f8d2 2200 	ldr.w	r2, [r2, #512]	; 0x200
 8005238:	f892 2202 	ldrb.w	r2, [r2, #514]	; 0x202
 800523c:	fbb3 f3f2 	udiv	r3, r3, r2
 8005240:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8005242:	693b      	ldr	r3, [r7, #16]
 8005244:	1d1a      	adds	r2, r3, #4
 8005246:	613a      	str	r2, [r7, #16]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	60fb      	str	r3, [r7, #12]
		if (!ncl) return 0;		/* End of table? (error) */
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	2b00      	cmp	r3, #0
 8005250:	d101      	bne.n	8005256 <clmt_clust+0x3c>
 8005252:	2300      	movs	r3, #0
 8005254:	e010      	b.n	8005278 <clmt_clust+0x5e>
		if (cl < ncl) break;	/* In this fragment? */
 8005256:	697a      	ldr	r2, [r7, #20]
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	429a      	cmp	r2, r3
 800525c:	d307      	bcc.n	800526e <clmt_clust+0x54>
		cl -= ncl; tbl++;		/* Next fragment */
 800525e:	697a      	ldr	r2, [r7, #20]
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	1ad3      	subs	r3, r2, r3
 8005264:	617b      	str	r3, [r7, #20]
 8005266:	693b      	ldr	r3, [r7, #16]
 8005268:	3304      	adds	r3, #4
 800526a:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800526c:	e7e9      	b.n	8005242 <clmt_clust+0x28>
		if (cl < ncl) break;	/* In this fragment? */
 800526e:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 8005270:	693b      	ldr	r3, [r7, #16]
 8005272:	681a      	ldr	r2, [r3, #0]
 8005274:	697b      	ldr	r3, [r7, #20]
 8005276:	4413      	add	r3, r2
}
 8005278:	4618      	mov	r0, r3
 800527a:	371c      	adds	r7, #28
 800527c:	46bd      	mov	sp, r7
 800527e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005282:	4770      	bx	lr

08005284 <dir_sdi>:
static
FRESULT dir_sdi (
	DIR* dp,		/* Pointer to directory object */
	UINT idx		/* Index of directory table */
)
{
 8005284:	b580      	push	{r7, lr}
 8005286:	b086      	sub	sp, #24
 8005288:	af00      	add	r7, sp, #0
 800528a:	6078      	str	r0, [r7, #4]
 800528c:	6039      	str	r1, [r7, #0]
	DWORD clst, sect;
	UINT ic;


	dp->index = (WORD)idx;	/* Current index */
 800528e:	683b      	ldr	r3, [r7, #0]
 8005290:	b29a      	uxth	r2, r3
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	f8a3 2206 	strh.w	r2, [r3, #518]	; 0x206
	clst = dp->sclust;		/* Table start cluster (0:root) */
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 800529e:	617b      	str	r3, [r7, #20]
	if (clst == 1 || clst >= dp->fs->n_fatent)	/* Check start cluster range */
 80052a0:	697b      	ldr	r3, [r7, #20]
 80052a2:	2b01      	cmp	r3, #1
 80052a4:	d007      	beq.n	80052b6 <dir_sdi+0x32>
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80052ac:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80052b0:	697a      	ldr	r2, [r7, #20]
 80052b2:	429a      	cmp	r2, r3
 80052b4:	d301      	bcc.n	80052ba <dir_sdi+0x36>
		return FR_INT_ERR;
 80052b6:	2302      	movs	r3, #2
 80052b8:	e074      	b.n	80053a4 <dir_sdi+0x120>
	if (!clst && dp->fs->fs_type == FS_FAT32)	/* Replace cluster# 0 with root cluster# if in FAT32 */
 80052ba:	697b      	ldr	r3, [r7, #20]
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d10c      	bne.n	80052da <dir_sdi+0x56>
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80052c6:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 80052ca:	2b03      	cmp	r3, #3
 80052cc:	d105      	bne.n	80052da <dir_sdi+0x56>
		clst = dp->fs->dirbase;
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80052d4:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 80052d8:	617b      	str	r3, [r7, #20]

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 80052da:	697b      	ldr	r3, [r7, #20]
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d111      	bne.n	8005304 <dir_sdi+0x80>
		if (idx >= dp->fs->n_rootdir)	/* Is index out of range? */
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80052e6:	f8b3 3208 	ldrh.w	r3, [r3, #520]	; 0x208
 80052ea:	461a      	mov	r2, r3
 80052ec:	683b      	ldr	r3, [r7, #0]
 80052ee:	4293      	cmp	r3, r2
 80052f0:	d301      	bcc.n	80052f6 <dir_sdi+0x72>
			return FR_INT_ERR;
 80052f2:	2302      	movs	r3, #2
 80052f4:	e056      	b.n	80053a4 <dir_sdi+0x120>
		sect = dp->fs->dirbase;
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80052fc:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8005300:	613b      	str	r3, [r7, #16]
 8005302:	e032      	b.n	800536a <dir_sdi+0xe6>
	}
	else {				/* Dynamic table (root-directory in FAT32 or sub-directory) */
		ic = SS(dp->fs) / SZ_DIRE * dp->fs->csize;	/* Entries per cluster */
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800530a:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 800530e:	011b      	lsls	r3, r3, #4
 8005310:	60fb      	str	r3, [r7, #12]
		while (idx >= ic) {	/* Follow cluster chain */
 8005312:	e01e      	b.n	8005352 <dir_sdi+0xce>
			clst = get_fat(dp->fs, clst);				/* Get next cluster */
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800531a:	6979      	ldr	r1, [r7, #20]
 800531c:	4618      	mov	r0, r3
 800531e:	f7ff fcbd 	bl	8004c9c <get_fat>
 8005322:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8005324:	697b      	ldr	r3, [r7, #20]
 8005326:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800532a:	d101      	bne.n	8005330 <dir_sdi+0xac>
 800532c:	2301      	movs	r3, #1
 800532e:	e039      	b.n	80053a4 <dir_sdi+0x120>
			if (clst < 2 || clst >= dp->fs->n_fatent)	/* Reached to end of table or internal error */
 8005330:	697b      	ldr	r3, [r7, #20]
 8005332:	2b01      	cmp	r3, #1
 8005334:	d907      	bls.n	8005346 <dir_sdi+0xc2>
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800533c:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8005340:	697a      	ldr	r2, [r7, #20]
 8005342:	429a      	cmp	r2, r3
 8005344:	d301      	bcc.n	800534a <dir_sdi+0xc6>
				return FR_INT_ERR;
 8005346:	2302      	movs	r3, #2
 8005348:	e02c      	b.n	80053a4 <dir_sdi+0x120>
			idx -= ic;
 800534a:	683a      	ldr	r2, [r7, #0]
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	1ad3      	subs	r3, r2, r3
 8005350:	603b      	str	r3, [r7, #0]
		while (idx >= ic) {	/* Follow cluster chain */
 8005352:	683a      	ldr	r2, [r7, #0]
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	429a      	cmp	r2, r3
 8005358:	d2dc      	bcs.n	8005314 <dir_sdi+0x90>
		}
		sect = clust2sect(dp->fs, clst);
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8005360:	6979      	ldr	r1, [r7, #20]
 8005362:	4618      	mov	r0, r3
 8005364:	f7ff fc78 	bl	8004c58 <clust2sect>
 8005368:	6138      	str	r0, [r7, #16]
	}
	dp->clust = clst;	/* Current cluster# */
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	697a      	ldr	r2, [r7, #20]
 800536e:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
	if (!sect) return FR_INT_ERR;
 8005372:	693b      	ldr	r3, [r7, #16]
 8005374:	2b00      	cmp	r3, #0
 8005376:	d101      	bne.n	800537c <dir_sdi+0xf8>
 8005378:	2302      	movs	r3, #2
 800537a:	e013      	b.n	80053a4 <dir_sdi+0x120>
	dp->sect = sect + idx / (SS(dp->fs) / SZ_DIRE);					/* Sector# of the directory entry */
 800537c:	683b      	ldr	r3, [r7, #0]
 800537e:	091a      	lsrs	r2, r3, #4
 8005380:	693b      	ldr	r3, [r7, #16]
 8005382:	441a      	add	r2, r3
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
	dp->dir = dp->fs->win.d8 + (idx % (SS(dp->fs) / SZ_DIRE)) * SZ_DIRE;	/* Ptr to the entry in the sector */
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8005390:	461a      	mov	r2, r3
 8005392:	683b      	ldr	r3, [r7, #0]
 8005394:	f003 030f 	and.w	r3, r3, #15
 8005398:	015b      	lsls	r3, r3, #5
 800539a:	441a      	add	r2, r3
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

	return FR_OK;
 80053a2:	2300      	movs	r3, #0
}
 80053a4:	4618      	mov	r0, r3
 80053a6:	3718      	adds	r7, #24
 80053a8:	46bd      	mov	sp, r7
 80053aa:	bd80      	pop	{r7, pc}

080053ac <dir_next>:
static
FRESULT dir_next (	/* FR_OK:Succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 80053ac:	b590      	push	{r4, r7, lr}
 80053ae:	b087      	sub	sp, #28
 80053b0:	af00      	add	r7, sp, #0
 80053b2:	6078      	str	r0, [r7, #4]
 80053b4:	6039      	str	r1, [r7, #0]
#if !_FS_READONLY
	UINT c;
#endif


	i = dp->index + 1;
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	f8b3 3206 	ldrh.w	r3, [r3, #518]	; 0x206
 80053bc:	3301      	adds	r3, #1
 80053be:	60fb      	str	r3, [r7, #12]
	if (!(i & 0xFFFF) || !dp->sect)	/* Report EOT when index has reached 65535 */
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	b29b      	uxth	r3, r3
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	d004      	beq.n	80053d2 <dir_next+0x26>
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d101      	bne.n	80053d6 <dir_next+0x2a>
		return FR_NO_FILE;
 80053d2:	2304      	movs	r3, #4
 80053d4:	e0dd      	b.n	8005592 <dir_next+0x1e6>

	if (!(i % (SS(dp->fs) / SZ_DIRE))) {	/* Sector changed? */
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	f003 030f 	and.w	r3, r3, #15
 80053dc:	2b00      	cmp	r3, #0
 80053de:	f040 80c6 	bne.w	800556e <dir_next+0x1c2>
		dp->sect++;					/* Next sector */
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 80053e8:	1c5a      	adds	r2, r3, #1
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

		if (!dp->clust) {		/* Static table */
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d10b      	bne.n	8005412 <dir_next+0x66>
			if (i >= dp->fs->n_rootdir)	/* Report EOT if it reached end of static table */
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8005400:	f8b3 3208 	ldrh.w	r3, [r3, #520]	; 0x208
 8005404:	461a      	mov	r2, r3
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	4293      	cmp	r3, r2
 800540a:	f0c0 80b0 	bcc.w	800556e <dir_next+0x1c2>
				return FR_NO_FILE;
 800540e:	2304      	movs	r3, #4
 8005410:	e0bf      	b.n	8005592 <dir_next+0x1e6>
		}
		else {					/* Dynamic table */
			if (((i / (SS(dp->fs) / SZ_DIRE)) & (dp->fs->csize - 1)) == 0) {	/* Cluster changed? */
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	091b      	lsrs	r3, r3, #4
 8005416:	687a      	ldr	r2, [r7, #4]
 8005418:	f8d2 2200 	ldr.w	r2, [r2, #512]	; 0x200
 800541c:	f892 2202 	ldrb.w	r2, [r2, #514]	; 0x202
 8005420:	3a01      	subs	r2, #1
 8005422:	4013      	ands	r3, r2
 8005424:	2b00      	cmp	r3, #0
 8005426:	f040 80a2 	bne.w	800556e <dir_next+0x1c2>
				clst = get_fat(dp->fs, dp->clust);				/* Get next cluster */
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8005436:	4619      	mov	r1, r3
 8005438:	4610      	mov	r0, r2
 800543a:	f7ff fc2f 	bl	8004c9c <get_fat>
 800543e:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;
 8005440:	697b      	ldr	r3, [r7, #20]
 8005442:	2b01      	cmp	r3, #1
 8005444:	d801      	bhi.n	800544a <dir_next+0x9e>
 8005446:	2302      	movs	r3, #2
 8005448:	e0a3      	b.n	8005592 <dir_next+0x1e6>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
 800544a:	697b      	ldr	r3, [r7, #20]
 800544c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005450:	d101      	bne.n	8005456 <dir_next+0xaa>
 8005452:	2301      	movs	r3, #1
 8005454:	e09d      	b.n	8005592 <dir_next+0x1e6>
				if (clst >= dp->fs->n_fatent) {					/* If it reached end of dynamic table, */
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800545c:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8005460:	697a      	ldr	r2, [r7, #20]
 8005462:	429a      	cmp	r2, r3
 8005464:	d374      	bcc.n	8005550 <dir_next+0x1a4>
#if !_FS_READONLY
					if (!stretch) return FR_NO_FILE;			/* If do not stretch, report EOT */
 8005466:	683b      	ldr	r3, [r7, #0]
 8005468:	2b00      	cmp	r3, #0
 800546a:	d101      	bne.n	8005470 <dir_next+0xc4>
 800546c:	2304      	movs	r3, #4
 800546e:	e090      	b.n	8005592 <dir_next+0x1e6>
					clst = create_chain(dp->fs, dp->clust);		/* Stretch cluster chain */
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 800547c:	4619      	mov	r1, r3
 800547e:	4610      	mov	r0, r2
 8005480:	f7ff fe2e 	bl	80050e0 <create_chain>
 8005484:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8005486:	697b      	ldr	r3, [r7, #20]
 8005488:	2b00      	cmp	r3, #0
 800548a:	d101      	bne.n	8005490 <dir_next+0xe4>
 800548c:	2307      	movs	r3, #7
 800548e:	e080      	b.n	8005592 <dir_next+0x1e6>
					if (clst == 1) return FR_INT_ERR;
 8005490:	697b      	ldr	r3, [r7, #20]
 8005492:	2b01      	cmp	r3, #1
 8005494:	d101      	bne.n	800549a <dir_next+0xee>
 8005496:	2302      	movs	r3, #2
 8005498:	e07b      	b.n	8005592 <dir_next+0x1e6>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
 800549a:	697b      	ldr	r3, [r7, #20]
 800549c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80054a0:	d101      	bne.n	80054a6 <dir_next+0xfa>
 80054a2:	2301      	movs	r3, #1
 80054a4:	e075      	b.n	8005592 <dir_next+0x1e6>
					/* Clean-up stretched table */
					if (sync_window(dp->fs)) return FR_DISK_ERR;/* Flush disk access window */
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80054ac:	4618      	mov	r0, r3
 80054ae:	f7ff faaf 	bl	8004a10 <sync_window>
 80054b2:	4603      	mov	r3, r0
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	d001      	beq.n	80054bc <dir_next+0x110>
 80054b8:	2301      	movs	r3, #1
 80054ba:	e06a      	b.n	8005592 <dir_next+0x1e6>
					mem_set(dp->fs->win.d8, 0, SS(dp->fs));		/* Clear window buffer */
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80054c2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80054c6:	2100      	movs	r1, #0
 80054c8:	4618      	mov	r0, r3
 80054ca:	f7ff f88c 	bl	80045e6 <mem_set>
					dp->fs->winsect = clust2sect(dp->fs, clst);	/* Cluster start sector */
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	f8d3 4200 	ldr.w	r4, [r3, #512]	; 0x200
 80054da:	6979      	ldr	r1, [r7, #20]
 80054dc:	4610      	mov	r0, r2
 80054de:	f7ff fbbb 	bl	8004c58 <clust2sect>
 80054e2:	4603      	mov	r3, r0
 80054e4:	f8c4 322c 	str.w	r3, [r4, #556]	; 0x22c
					for (c = 0; c < dp->fs->csize; c++) {		/* Fill the new cluster with 0 */
 80054e8:	2300      	movs	r3, #0
 80054ea:	613b      	str	r3, [r7, #16]
 80054ec:	e01b      	b.n	8005526 <dir_next+0x17a>
						dp->fs->wflag = 1;
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80054f4:	2201      	movs	r2, #1
 80054f6:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
						if (sync_window(dp->fs)) return FR_DISK_ERR;
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8005500:	4618      	mov	r0, r3
 8005502:	f7ff fa85 	bl	8004a10 <sync_window>
 8005506:	4603      	mov	r3, r0
 8005508:	2b00      	cmp	r3, #0
 800550a:	d001      	beq.n	8005510 <dir_next+0x164>
 800550c:	2301      	movs	r3, #1
 800550e:	e040      	b.n	8005592 <dir_next+0x1e6>
						dp->fs->winsect++;
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8005516:	f8d3 222c 	ldr.w	r2, [r3, #556]	; 0x22c
 800551a:	3201      	adds	r2, #1
 800551c:	f8c3 222c 	str.w	r2, [r3, #556]	; 0x22c
					for (c = 0; c < dp->fs->csize; c++) {		/* Fill the new cluster with 0 */
 8005520:	693b      	ldr	r3, [r7, #16]
 8005522:	3301      	adds	r3, #1
 8005524:	613b      	str	r3, [r7, #16]
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800552c:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 8005530:	461a      	mov	r2, r3
 8005532:	693b      	ldr	r3, [r7, #16]
 8005534:	4293      	cmp	r3, r2
 8005536:	d3da      	bcc.n	80054ee <dir_next+0x142>
					}
					dp->fs->winsect -= c;						/* Rewind window offset */
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800553e:	f8d3 122c 	ldr.w	r1, [r3, #556]	; 0x22c
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8005548:	693a      	ldr	r2, [r7, #16]
 800554a:	1a8a      	subs	r2, r1, r2
 800554c:	f8c3 222c 	str.w	r2, [r3, #556]	; 0x22c
#else
					if (!stretch) return FR_NO_FILE;			/* If do not stretch, report EOT (this is to suppress warning) */
					return FR_NO_FILE;							/* Report EOT */
#endif
				}
				dp->clust = clst;				/* Initialize data for new cluster */
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	697a      	ldr	r2, [r7, #20]
 8005554:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
				dp->sect = clust2sect(dp->fs, clst);
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800555e:	6979      	ldr	r1, [r7, #20]
 8005560:	4618      	mov	r0, r3
 8005562:	f7ff fb79 	bl	8004c58 <clust2sect>
 8005566:	4602      	mov	r2, r0
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
			}
		}
	}

	dp->index = (WORD)i;	/* Current index */
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	b29a      	uxth	r2, r3
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	f8a3 2206 	strh.w	r2, [r3, #518]	; 0x206
	dp->dir = dp->fs->win.d8 + (i % (SS(dp->fs) / SZ_DIRE)) * SZ_DIRE;	/* Current entry in the window */
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800557e:	461a      	mov	r2, r3
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	f003 030f 	and.w	r3, r3, #15
 8005586:	015b      	lsls	r3, r3, #5
 8005588:	441a      	add	r2, r3
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

	return FR_OK;
 8005590:	2300      	movs	r3, #0
}
 8005592:	4618      	mov	r0, r3
 8005594:	371c      	adds	r7, #28
 8005596:	46bd      	mov	sp, r7
 8005598:	bd90      	pop	{r4, r7, pc}

0800559a <dir_alloc>:
static
FRESULT dir_alloc (
	DIR* dp,	/* Pointer to the directory object */
	UINT nent	/* Number of contiguous entries to allocate (1-21) */
)
{
 800559a:	b580      	push	{r7, lr}
 800559c:	b084      	sub	sp, #16
 800559e:	af00      	add	r7, sp, #0
 80055a0:	6078      	str	r0, [r7, #4]
 80055a2:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;


	res = dir_sdi(dp, 0);
 80055a4:	2100      	movs	r1, #0
 80055a6:	6878      	ldr	r0, [r7, #4]
 80055a8:	f7ff fe6c 	bl	8005284 <dir_sdi>
 80055ac:	4603      	mov	r3, r0
 80055ae:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 80055b0:	7bfb      	ldrb	r3, [r7, #15]
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d131      	bne.n	800561a <dir_alloc+0x80>
		n = 0;
 80055b6:	2300      	movs	r3, #0
 80055b8:	60bb      	str	r3, [r7, #8]
		do {
			res = move_window(dp->fs, dp->sect);
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 80055c6:	4619      	mov	r1, r3
 80055c8:	4610      	mov	r0, r2
 80055ca:	f7ff fa6a 	bl	8004aa2 <move_window>
 80055ce:	4603      	mov	r3, r0
 80055d0:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) break;
 80055d2:	7bfb      	ldrb	r3, [r7, #15]
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d11f      	bne.n	8005618 <dir_alloc+0x7e>
			if (dp->dir[0] == DDEM || dp->dir[0] == 0) {	/* Is it a free entry? */
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80055de:	781b      	ldrb	r3, [r3, #0]
 80055e0:	2be5      	cmp	r3, #229	; 0xe5
 80055e2:	d005      	beq.n	80055f0 <dir_alloc+0x56>
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80055ea:	781b      	ldrb	r3, [r3, #0]
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d107      	bne.n	8005600 <dir_alloc+0x66>
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 80055f0:	68bb      	ldr	r3, [r7, #8]
 80055f2:	3301      	adds	r3, #1
 80055f4:	60bb      	str	r3, [r7, #8]
 80055f6:	68ba      	ldr	r2, [r7, #8]
 80055f8:	683b      	ldr	r3, [r7, #0]
 80055fa:	429a      	cmp	r2, r3
 80055fc:	d102      	bne.n	8005604 <dir_alloc+0x6a>
 80055fe:	e00c      	b.n	800561a <dir_alloc+0x80>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8005600:	2300      	movs	r3, #0
 8005602:	60bb      	str	r3, [r7, #8]
			}
			res = dir_next(dp, 1);		/* Next entry with table stretch enabled */
 8005604:	2101      	movs	r1, #1
 8005606:	6878      	ldr	r0, [r7, #4]
 8005608:	f7ff fed0 	bl	80053ac <dir_next>
 800560c:	4603      	mov	r3, r0
 800560e:	73fb      	strb	r3, [r7, #15]
		} while (res == FR_OK);
 8005610:	7bfb      	ldrb	r3, [r7, #15]
 8005612:	2b00      	cmp	r3, #0
 8005614:	d0d1      	beq.n	80055ba <dir_alloc+0x20>
 8005616:	e000      	b.n	800561a <dir_alloc+0x80>
			if (res != FR_OK) break;
 8005618:	bf00      	nop
	}
	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800561a:	7bfb      	ldrb	r3, [r7, #15]
 800561c:	2b04      	cmp	r3, #4
 800561e:	d101      	bne.n	8005624 <dir_alloc+0x8a>
 8005620:	2307      	movs	r3, #7
 8005622:	73fb      	strb	r3, [r7, #15]
	return res;
 8005624:	7bfb      	ldrb	r3, [r7, #15]
}
 8005626:	4618      	mov	r0, r3
 8005628:	3710      	adds	r7, #16
 800562a:	46bd      	mov	sp, r7
 800562c:	bd80      	pop	{r7, pc}

0800562e <ld_clust>:
static
DWORD ld_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir	/* Pointer to the directory entry */
)
{
 800562e:	b480      	push	{r7}
 8005630:	b085      	sub	sp, #20
 8005632:	af00      	add	r7, sp, #0
 8005634:	6078      	str	r0, [r7, #4]
 8005636:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = LD_WORD(dir + DIR_FstClusLO);
 8005638:	683b      	ldr	r3, [r7, #0]
 800563a:	331b      	adds	r3, #27
 800563c:	781b      	ldrb	r3, [r3, #0]
 800563e:	021b      	lsls	r3, r3, #8
 8005640:	b21a      	sxth	r2, r3
 8005642:	683b      	ldr	r3, [r7, #0]
 8005644:	331a      	adds	r3, #26
 8005646:	781b      	ldrb	r3, [r3, #0]
 8005648:	b21b      	sxth	r3, r3
 800564a:	4313      	orrs	r3, r2
 800564c:	b21b      	sxth	r3, r3
 800564e:	b29b      	uxth	r3, r3
 8005650:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32)
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8005658:	2b03      	cmp	r3, #3
 800565a:	d10f      	bne.n	800567c <ld_clust+0x4e>
		cl |= (DWORD)LD_WORD(dir + DIR_FstClusHI) << 16;
 800565c:	683b      	ldr	r3, [r7, #0]
 800565e:	3315      	adds	r3, #21
 8005660:	781b      	ldrb	r3, [r3, #0]
 8005662:	021b      	lsls	r3, r3, #8
 8005664:	b21a      	sxth	r2, r3
 8005666:	683b      	ldr	r3, [r7, #0]
 8005668:	3314      	adds	r3, #20
 800566a:	781b      	ldrb	r3, [r3, #0]
 800566c:	b21b      	sxth	r3, r3
 800566e:	4313      	orrs	r3, r2
 8005670:	b21b      	sxth	r3, r3
 8005672:	b29b      	uxth	r3, r3
 8005674:	041b      	lsls	r3, r3, #16
 8005676:	68fa      	ldr	r2, [r7, #12]
 8005678:	4313      	orrs	r3, r2
 800567a:	60fb      	str	r3, [r7, #12]

	return cl;
 800567c:	68fb      	ldr	r3, [r7, #12]
}
 800567e:	4618      	mov	r0, r3
 8005680:	3714      	adds	r7, #20
 8005682:	46bd      	mov	sp, r7
 8005684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005688:	4770      	bx	lr

0800568a <st_clust>:
static
void st_clust (
	BYTE* dir,	/* Pointer to the directory entry */
	DWORD cl	/* Value to be set */
)
{
 800568a:	b480      	push	{r7}
 800568c:	b083      	sub	sp, #12
 800568e:	af00      	add	r7, sp, #0
 8005690:	6078      	str	r0, [r7, #4]
 8005692:	6039      	str	r1, [r7, #0]
	ST_WORD(dir + DIR_FstClusLO, cl);
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	331a      	adds	r3, #26
 8005698:	683a      	ldr	r2, [r7, #0]
 800569a:	b2d2      	uxtb	r2, r2
 800569c:	701a      	strb	r2, [r3, #0]
 800569e:	683b      	ldr	r3, [r7, #0]
 80056a0:	b29b      	uxth	r3, r3
 80056a2:	0a1b      	lsrs	r3, r3, #8
 80056a4:	b29a      	uxth	r2, r3
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	331b      	adds	r3, #27
 80056aa:	b2d2      	uxtb	r2, r2
 80056ac:	701a      	strb	r2, [r3, #0]
	ST_WORD(dir + DIR_FstClusHI, cl >> 16);
 80056ae:	683b      	ldr	r3, [r7, #0]
 80056b0:	0c1a      	lsrs	r2, r3, #16
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	3314      	adds	r3, #20
 80056b6:	b2d2      	uxtb	r2, r2
 80056b8:	701a      	strb	r2, [r3, #0]
 80056ba:	683b      	ldr	r3, [r7, #0]
 80056bc:	0c1b      	lsrs	r3, r3, #16
 80056be:	b29b      	uxth	r3, r3
 80056c0:	0a1b      	lsrs	r3, r3, #8
 80056c2:	b29a      	uxth	r2, r3
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	3315      	adds	r3, #21
 80056c8:	b2d2      	uxtb	r2, r2
 80056ca:	701a      	strb	r2, [r3, #0]
}
 80056cc:	bf00      	nop
 80056ce:	370c      	adds	r7, #12
 80056d0:	46bd      	mov	sp, r7
 80056d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056d6:	4770      	bx	lr

080056d8 <dir_find>:

static
FRESULT dir_find (
	DIR* dp			/* Pointer to the directory object linked to the file name */
)
{
 80056d8:	b580      	push	{r7, lr}
 80056da:	b086      	sub	sp, #24
 80056dc:	af00      	add	r7, sp, #0
 80056de:	6078      	str	r0, [r7, #4]
	BYTE c, *dir;
#if _USE_LFN
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 80056e0:	2100      	movs	r1, #0
 80056e2:	6878      	ldr	r0, [r7, #4]
 80056e4:	f7ff fdce 	bl	8005284 <dir_sdi>
 80056e8:	4603      	mov	r3, r0
 80056ea:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 80056ec:	7dfb      	ldrb	r3, [r7, #23]
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d001      	beq.n	80056f6 <dir_find+0x1e>
 80056f2:	7dfb      	ldrb	r3, [r7, #23]
 80056f4:	e03b      	b.n	800576e <dir_find+0x96>

#if _USE_LFN
	ord = sum = 0xFF; dp->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(dp->fs, dp->sect);
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8005702:	4619      	mov	r1, r3
 8005704:	4610      	mov	r0, r2
 8005706:	f7ff f9cc 	bl	8004aa2 <move_window>
 800570a:	4603      	mov	r3, r0
 800570c:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800570e:	7dfb      	ldrb	r3, [r7, #23]
 8005710:	2b00      	cmp	r3, #0
 8005712:	d128      	bne.n	8005766 <dir_find+0x8e>
		dir = dp->dir;					/* Ptr to the directory entry of current index */
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800571a:	613b      	str	r3, [r7, #16]
		c = dir[DIR_Name];
 800571c:	693b      	ldr	r3, [r7, #16]
 800571e:	781b      	ldrb	r3, [r3, #0]
 8005720:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8005722:	7bfb      	ldrb	r3, [r7, #15]
 8005724:	2b00      	cmp	r3, #0
 8005726:	d102      	bne.n	800572e <dir_find+0x56>
 8005728:	2304      	movs	r3, #4
 800572a:	75fb      	strb	r3, [r7, #23]
 800572c:	e01e      	b.n	800576c <dir_find+0x94>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		if (!(dir[DIR_Attr] & AM_VOL) && !mem_cmp(dir, dp->fn, 11)) /* Is it a valid entry? */
 800572e:	693b      	ldr	r3, [r7, #16]
 8005730:	330b      	adds	r3, #11
 8005732:	781b      	ldrb	r3, [r3, #0]
 8005734:	f003 0308 	and.w	r3, r3, #8
 8005738:	2b00      	cmp	r3, #0
 800573a:	d10a      	bne.n	8005752 <dir_find+0x7a>
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8005742:	220b      	movs	r2, #11
 8005744:	4619      	mov	r1, r3
 8005746:	6938      	ldr	r0, [r7, #16]
 8005748:	f7fe ff68 	bl	800461c <mem_cmp>
 800574c:	4603      	mov	r3, r0
 800574e:	2b00      	cmp	r3, #0
 8005750:	d00b      	beq.n	800576a <dir_find+0x92>
			break;
#endif
		res = dir_next(dp, 0);		/* Next entry */
 8005752:	2100      	movs	r1, #0
 8005754:	6878      	ldr	r0, [r7, #4]
 8005756:	f7ff fe29 	bl	80053ac <dir_next>
 800575a:	4603      	mov	r3, r0
 800575c:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800575e:	7dfb      	ldrb	r3, [r7, #23]
 8005760:	2b00      	cmp	r3, #0
 8005762:	d0c8      	beq.n	80056f6 <dir_find+0x1e>
 8005764:	e002      	b.n	800576c <dir_find+0x94>
		if (res != FR_OK) break;
 8005766:	bf00      	nop
 8005768:	e000      	b.n	800576c <dir_find+0x94>
			break;
 800576a:	bf00      	nop

	return res;
 800576c:	7dfb      	ldrb	r3, [r7, #23]
}
 800576e:	4618      	mov	r0, r3
 8005770:	3718      	adds	r7, #24
 8005772:	46bd      	mov	sp, r7
 8005774:	bd80      	pop	{r7, pc}

08005776 <dir_register>:
#if !_FS_READONLY
static
FRESULT dir_register (	/* FR_OK:Successful, FR_DENIED:No free entry or too many SFN collision, FR_DISK_ERR:Disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8005776:	b580      	push	{r7, lr}
 8005778:	b084      	sub	sp, #16
 800577a:	af00      	add	r7, sp, #0
 800577c:	6078      	str	r0, [r7, #4]
				res = dir_next(dp, 0);	/* Next entry */
			} while (res == FR_OK && --nent);
		}
	}
#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 800577e:	2101      	movs	r1, #1
 8005780:	6878      	ldr	r0, [r7, #4]
 8005782:	f7ff ff0a 	bl	800559a <dir_alloc>
 8005786:	4603      	mov	r3, r0
 8005788:	73fb      	strb	r3, [r7, #15]
#endif

	if (res == FR_OK) {				/* Set SFN entry */
 800578a:	7bfb      	ldrb	r3, [r7, #15]
 800578c:	2b00      	cmp	r3, #0
 800578e:	d126      	bne.n	80057de <dir_register+0x68>
		res = move_window(dp->fs, dp->sect);
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800579c:	4619      	mov	r1, r3
 800579e:	4610      	mov	r0, r2
 80057a0:	f7ff f97f 	bl	8004aa2 <move_window>
 80057a4:	4603      	mov	r3, r0
 80057a6:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 80057a8:	7bfb      	ldrb	r3, [r7, #15]
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d117      	bne.n	80057de <dir_register+0x68>
			mem_set(dp->dir, 0, SZ_DIRE);	/* Clean the entry */
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80057b4:	2220      	movs	r2, #32
 80057b6:	2100      	movs	r1, #0
 80057b8:	4618      	mov	r0, r3
 80057ba:	f7fe ff14 	bl	80045e6 <mem_set>
			mem_cpy(dp->dir, dp->fn, 11);	/* Put SFN */
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	f8d3 0214 	ldr.w	r0, [r3, #532]	; 0x214
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 80057ca:	220b      	movs	r2, #11
 80057cc:	4619      	mov	r1, r3
 80057ce:	f7fe feeb 	bl	80045a8 <mem_cpy>
#if _USE_LFN
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			dp->fs->wflag = 1;
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80057d8:	2201      	movs	r2, #1
 80057da:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
		}
	}

	return res;
 80057de:	7bfb      	ldrb	r3, [r7, #15]
}
 80057e0:	4618      	mov	r0, r3
 80057e2:	3710      	adds	r7, #16
 80057e4:	46bd      	mov	sp, r7
 80057e6:	bd80      	pop	{r7, pc}

080057e8 <create_name>:
static
FRESULT create_name (
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 80057e8:	b580      	push	{r7, lr}
 80057ea:	b088      	sub	sp, #32
 80057ec:	af00      	add	r7, sp, #0
 80057ee:	6078      	str	r0, [r7, #4]
 80057f0:	6039      	str	r1, [r7, #0]
	BYTE b, c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	for (p = *path; *p == '/' || *p == '\\'; p++) ;	/* Strip duplicated separator */
 80057f2:	683b      	ldr	r3, [r7, #0]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	60fb      	str	r3, [r7, #12]
 80057f8:	e002      	b.n	8005800 <create_name+0x18>
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	3301      	adds	r3, #1
 80057fe:	60fb      	str	r3, [r7, #12]
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	781b      	ldrb	r3, [r3, #0]
 8005804:	2b2f      	cmp	r3, #47	; 0x2f
 8005806:	d0f8      	beq.n	80057fa <create_name+0x12>
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	781b      	ldrb	r3, [r3, #0]
 800580c:	2b5c      	cmp	r3, #92	; 0x5c
 800580e:	d0f4      	beq.n	80057fa <create_name+0x12>
	sfn = dp->fn;
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8005816:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 8005818:	220b      	movs	r2, #11
 800581a:	2120      	movs	r1, #32
 800581c:	68b8      	ldr	r0, [r7, #8]
 800581e:	f7fe fee2 	bl	80045e6 <mem_set>
	si = i = b = 0; ni = 8;
 8005822:	2300      	movs	r3, #0
 8005824:	77fb      	strb	r3, [r7, #31]
 8005826:	2300      	movs	r3, #0
 8005828:	613b      	str	r3, [r7, #16]
 800582a:	693b      	ldr	r3, [r7, #16]
 800582c:	617b      	str	r3, [r7, #20]
 800582e:	2308      	movs	r3, #8
 8005830:	61bb      	str	r3, [r7, #24]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 8005832:	697b      	ldr	r3, [r7, #20]
 8005834:	1c5a      	adds	r2, r3, #1
 8005836:	617a      	str	r2, [r7, #20]
 8005838:	68fa      	ldr	r2, [r7, #12]
 800583a:	4413      	add	r3, r2
 800583c:	781b      	ldrb	r3, [r3, #0]
 800583e:	77bb      	strb	r3, [r7, #30]
		if (c <= ' ' || c == '/' || c == '\\') break;	/* Break on end of segment */
 8005840:	7fbb      	ldrb	r3, [r7, #30]
 8005842:	2b20      	cmp	r3, #32
 8005844:	d953      	bls.n	80058ee <create_name+0x106>
 8005846:	7fbb      	ldrb	r3, [r7, #30]
 8005848:	2b2f      	cmp	r3, #47	; 0x2f
 800584a:	d050      	beq.n	80058ee <create_name+0x106>
 800584c:	7fbb      	ldrb	r3, [r7, #30]
 800584e:	2b5c      	cmp	r3, #92	; 0x5c
 8005850:	d04d      	beq.n	80058ee <create_name+0x106>
		if (c == '.' || i >= ni) {
 8005852:	7fbb      	ldrb	r3, [r7, #30]
 8005854:	2b2e      	cmp	r3, #46	; 0x2e
 8005856:	d003      	beq.n	8005860 <create_name+0x78>
 8005858:	693a      	ldr	r2, [r7, #16]
 800585a:	69bb      	ldr	r3, [r7, #24]
 800585c:	429a      	cmp	r2, r3
 800585e:	d30f      	bcc.n	8005880 <create_name+0x98>
			if (ni != 8 || c != '.') return FR_INVALID_NAME;
 8005860:	69bb      	ldr	r3, [r7, #24]
 8005862:	2b08      	cmp	r3, #8
 8005864:	d102      	bne.n	800586c <create_name+0x84>
 8005866:	7fbb      	ldrb	r3, [r7, #30]
 8005868:	2b2e      	cmp	r3, #46	; 0x2e
 800586a:	d001      	beq.n	8005870 <create_name+0x88>
 800586c:	2306      	movs	r3, #6
 800586e:	e073      	b.n	8005958 <create_name+0x170>
			i = 8; ni = 11;
 8005870:	2308      	movs	r3, #8
 8005872:	613b      	str	r3, [r7, #16]
 8005874:	230b      	movs	r3, #11
 8005876:	61bb      	str	r3, [r7, #24]
			b <<= 2; continue;
 8005878:	7ffb      	ldrb	r3, [r7, #31]
 800587a:	009b      	lsls	r3, r3, #2
 800587c:	77fb      	strb	r3, [r7, #31]
 800587e:	e035      	b.n	80058ec <create_name+0x104>
		}
		if (c >= 0x80) {				/* Extended character? */
 8005880:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8005884:	2b00      	cmp	r3, #0
 8005886:	da08      	bge.n	800589a <create_name+0xb2>
			b |= 3;						/* Eliminate NT flag */
 8005888:	7ffb      	ldrb	r3, [r7, #31]
 800588a:	f043 0303 	orr.w	r3, r3, #3
 800588e:	77fb      	strb	r3, [r7, #31]
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 8005890:	7fbb      	ldrb	r3, [r7, #30]
 8005892:	3b80      	subs	r3, #128	; 0x80
 8005894:	4a32      	ldr	r2, [pc, #200]	; (8005960 <create_name+0x178>)
 8005896:	5cd3      	ldrb	r3, [r2, r3]
 8005898:	77bb      	strb	r3, [r7, #30]
			if (!IsDBCS2(d) || i >= ni - 1)	/* Reject invalid DBC */
				return FR_INVALID_NAME;
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c))	/* Reject illegal chrs for SFN */
 800589a:	7fbb      	ldrb	r3, [r7, #30]
 800589c:	4619      	mov	r1, r3
 800589e:	4831      	ldr	r0, [pc, #196]	; (8005964 <create_name+0x17c>)
 80058a0:	f7fe fee3 	bl	800466a <chk_chr>
 80058a4:	4603      	mov	r3, r0
 80058a6:	2b00      	cmp	r3, #0
 80058a8:	d001      	beq.n	80058ae <create_name+0xc6>
				return FR_INVALID_NAME;
 80058aa:	2306      	movs	r3, #6
 80058ac:	e054      	b.n	8005958 <create_name+0x170>
			if (IsUpper(c)) {			/* ASCII large capital? */
 80058ae:	7fbb      	ldrb	r3, [r7, #30]
 80058b0:	2b40      	cmp	r3, #64	; 0x40
 80058b2:	d907      	bls.n	80058c4 <create_name+0xdc>
 80058b4:	7fbb      	ldrb	r3, [r7, #30]
 80058b6:	2b5a      	cmp	r3, #90	; 0x5a
 80058b8:	d804      	bhi.n	80058c4 <create_name+0xdc>
				b |= 2;
 80058ba:	7ffb      	ldrb	r3, [r7, #31]
 80058bc:	f043 0302 	orr.w	r3, r3, #2
 80058c0:	77fb      	strb	r3, [r7, #31]
 80058c2:	e00c      	b.n	80058de <create_name+0xf6>
			} else {
				if (IsLower(c)) {		/* ASCII small capital? */
 80058c4:	7fbb      	ldrb	r3, [r7, #30]
 80058c6:	2b60      	cmp	r3, #96	; 0x60
 80058c8:	d909      	bls.n	80058de <create_name+0xf6>
 80058ca:	7fbb      	ldrb	r3, [r7, #30]
 80058cc:	2b7a      	cmp	r3, #122	; 0x7a
 80058ce:	d806      	bhi.n	80058de <create_name+0xf6>
					b |= 1; c -= 0x20;
 80058d0:	7ffb      	ldrb	r3, [r7, #31]
 80058d2:	f043 0301 	orr.w	r3, r3, #1
 80058d6:	77fb      	strb	r3, [r7, #31]
 80058d8:	7fbb      	ldrb	r3, [r7, #30]
 80058da:	3b20      	subs	r3, #32
 80058dc:	77bb      	strb	r3, [r7, #30]
				}
			}
			sfn[i++] = c;
 80058de:	693b      	ldr	r3, [r7, #16]
 80058e0:	1c5a      	adds	r2, r3, #1
 80058e2:	613a      	str	r2, [r7, #16]
 80058e4:	68ba      	ldr	r2, [r7, #8]
 80058e6:	4413      	add	r3, r2
 80058e8:	7fba      	ldrb	r2, [r7, #30]
 80058ea:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 80058ec:	e7a1      	b.n	8005832 <create_name+0x4a>
		}
	}
	*path = &p[si];						/* Return pointer to the next segment */
 80058ee:	68fa      	ldr	r2, [r7, #12]
 80058f0:	697b      	ldr	r3, [r7, #20]
 80058f2:	441a      	add	r2, r3
 80058f4:	683b      	ldr	r3, [r7, #0]
 80058f6:	601a      	str	r2, [r3, #0]
	c = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of path */
 80058f8:	7fbb      	ldrb	r3, [r7, #30]
 80058fa:	2b20      	cmp	r3, #32
 80058fc:	d801      	bhi.n	8005902 <create_name+0x11a>
 80058fe:	2304      	movs	r3, #4
 8005900:	e000      	b.n	8005904 <create_name+0x11c>
 8005902:	2300      	movs	r3, #0
 8005904:	77bb      	strb	r3, [r7, #30]

	if (!i) return FR_INVALID_NAME;		/* Reject nul string */
 8005906:	693b      	ldr	r3, [r7, #16]
 8005908:	2b00      	cmp	r3, #0
 800590a:	d101      	bne.n	8005910 <create_name+0x128>
 800590c:	2306      	movs	r3, #6
 800590e:	e023      	b.n	8005958 <create_name+0x170>
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* When first character collides with DDEM, replace it with RDDEM */
 8005910:	68bb      	ldr	r3, [r7, #8]
 8005912:	781b      	ldrb	r3, [r3, #0]
 8005914:	2be5      	cmp	r3, #229	; 0xe5
 8005916:	d102      	bne.n	800591e <create_name+0x136>
 8005918:	68bb      	ldr	r3, [r7, #8]
 800591a:	2205      	movs	r2, #5
 800591c:	701a      	strb	r2, [r3, #0]

	if (ni == 8) b <<= 2;
 800591e:	69bb      	ldr	r3, [r7, #24]
 8005920:	2b08      	cmp	r3, #8
 8005922:	d102      	bne.n	800592a <create_name+0x142>
 8005924:	7ffb      	ldrb	r3, [r7, #31]
 8005926:	009b      	lsls	r3, r3, #2
 8005928:	77fb      	strb	r3, [r7, #31]
	if ((b & 0x03) == 0x01) c |= NS_EXT;	/* NT flag (Name extension has only small capital) */
 800592a:	7ffb      	ldrb	r3, [r7, #31]
 800592c:	f003 0303 	and.w	r3, r3, #3
 8005930:	2b01      	cmp	r3, #1
 8005932:	d103      	bne.n	800593c <create_name+0x154>
 8005934:	7fbb      	ldrb	r3, [r7, #30]
 8005936:	f043 0310 	orr.w	r3, r3, #16
 800593a:	77bb      	strb	r3, [r7, #30]
	if ((b & 0x0C) == 0x04) c |= NS_BODY;	/* NT flag (Name body has only small capital) */
 800593c:	7ffb      	ldrb	r3, [r7, #31]
 800593e:	f003 030c 	and.w	r3, r3, #12
 8005942:	2b04      	cmp	r3, #4
 8005944:	d103      	bne.n	800594e <create_name+0x166>
 8005946:	7fbb      	ldrb	r3, [r7, #30]
 8005948:	f043 0308 	orr.w	r3, r3, #8
 800594c:	77bb      	strb	r3, [r7, #30]

	sfn[NSFLAG] = c;		/* Store NT flag, File name is created */
 800594e:	68bb      	ldr	r3, [r7, #8]
 8005950:	330b      	adds	r3, #11
 8005952:	7fba      	ldrb	r2, [r7, #30]
 8005954:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 8005956:	2300      	movs	r3, #0
#endif
}
 8005958:	4618      	mov	r0, r3
 800595a:	3720      	adds	r7, #32
 800595c:	46bd      	mov	sp, r7
 800595e:	bd80      	pop	{r7, pc}
 8005960:	08006de4 	.word	0x08006de4
 8005964:	08006d68 	.word	0x08006d68

08005968 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8005968:	b580      	push	{r7, lr}
 800596a:	b084      	sub	sp, #16
 800596c:	af00      	add	r7, sp, #0
 800596e:	6078      	str	r0, [r7, #4]
 8005970:	6039      	str	r1, [r7, #0]
		path++;	dp->sclust = 0;				/* Strip it and start from the root directory */
	} else {								/* No heading separator */
		dp->sclust = dp->fs->cdir;			/* Start from the current directory */
	}
#else
	if (*path == '/' || *path == '\\')		/* Strip heading separator if exist */
 8005972:	683b      	ldr	r3, [r7, #0]
 8005974:	781b      	ldrb	r3, [r3, #0]
 8005976:	2b2f      	cmp	r3, #47	; 0x2f
 8005978:	d003      	beq.n	8005982 <follow_path+0x1a>
 800597a:	683b      	ldr	r3, [r7, #0]
 800597c:	781b      	ldrb	r3, [r3, #0]
 800597e:	2b5c      	cmp	r3, #92	; 0x5c
 8005980:	d102      	bne.n	8005988 <follow_path+0x20>
		path++;
 8005982:	683b      	ldr	r3, [r7, #0]
 8005984:	3301      	adds	r3, #1
 8005986:	603b      	str	r3, [r7, #0]
	dp->sclust = 0;							/* Always start from the root directory */
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	2200      	movs	r2, #0
 800598c:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8005990:	683b      	ldr	r3, [r7, #0]
 8005992:	781b      	ldrb	r3, [r3, #0]
 8005994:	2b1f      	cmp	r3, #31
 8005996:	d80a      	bhi.n	80059ae <follow_path+0x46>
		res = dir_sdi(dp, 0);
 8005998:	2100      	movs	r1, #0
 800599a:	6878      	ldr	r0, [r7, #4]
 800599c:	f7ff fc72 	bl	8005284 <dir_sdi>
 80059a0:	4603      	mov	r3, r0
 80059a2:	73fb      	strb	r3, [r7, #15]
		dp->dir = 0;
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	2200      	movs	r2, #0
 80059a8:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 80059ac:	e045      	b.n	8005a3a <follow_path+0xd2>
	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80059ae:	463b      	mov	r3, r7
 80059b0:	4619      	mov	r1, r3
 80059b2:	6878      	ldr	r0, [r7, #4]
 80059b4:	f7ff ff18 	bl	80057e8 <create_name>
 80059b8:	4603      	mov	r3, r0
 80059ba:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) break;
 80059bc:	7bfb      	ldrb	r3, [r7, #15]
 80059be:	2b00      	cmp	r3, #0
 80059c0:	d136      	bne.n	8005a30 <follow_path+0xc8>
			res = dir_find(dp);				/* Find an object with the sagment name */
 80059c2:	6878      	ldr	r0, [r7, #4]
 80059c4:	f7ff fe88 	bl	80056d8 <dir_find>
 80059c8:	4603      	mov	r3, r0
 80059ca:	73fb      	strb	r3, [r7, #15]
			ns = dp->fn[NSFLAG];
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 80059d2:	7adb      	ldrb	r3, [r3, #11]
 80059d4:	73bb      	strb	r3, [r7, #14]
			if (res != FR_OK) {				/* Failed to find the object */
 80059d6:	7bfb      	ldrb	r3, [r7, #15]
 80059d8:	2b00      	cmp	r3, #0
 80059da:	d00a      	beq.n	80059f2 <follow_path+0x8a>
				if (res == FR_NO_FILE) {	/* Object is not found */
 80059dc:	7bfb      	ldrb	r3, [r7, #15]
 80059de:	2b04      	cmp	r3, #4
 80059e0:	d128      	bne.n	8005a34 <follow_path+0xcc>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, */
						dp->sclust = 0; dp->dir = 0;	/* it is the root directory and stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						res = FR_OK;					/* Ended at the root directroy. Function completed. */
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 80059e2:	7bbb      	ldrb	r3, [r7, #14]
 80059e4:	f003 0304 	and.w	r3, r3, #4
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d123      	bne.n	8005a34 <follow_path+0xcc>
 80059ec:	2305      	movs	r3, #5
 80059ee:	73fb      	strb	r3, [r7, #15]
					}
				}
				break;
 80059f0:	e020      	b.n	8005a34 <follow_path+0xcc>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 80059f2:	7bbb      	ldrb	r3, [r7, #14]
 80059f4:	f003 0304 	and.w	r3, r3, #4
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	d11d      	bne.n	8005a38 <follow_path+0xd0>
			dir = dp->dir;						/* Follow the sub-directory */
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8005a02:	60bb      	str	r3, [r7, #8]
			if (!(dir[DIR_Attr] & AM_DIR)) {	/* It is not a sub-directory and cannot follow */
 8005a04:	68bb      	ldr	r3, [r7, #8]
 8005a06:	330b      	adds	r3, #11
 8005a08:	781b      	ldrb	r3, [r3, #0]
 8005a0a:	f003 0310 	and.w	r3, r3, #16
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d102      	bne.n	8005a18 <follow_path+0xb0>
				res = FR_NO_PATH; break;
 8005a12:	2305      	movs	r3, #5
 8005a14:	73fb      	strb	r3, [r7, #15]
 8005a16:	e010      	b.n	8005a3a <follow_path+0xd2>
			}
			dp->sclust = ld_clust(dp->fs, dir);
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8005a1e:	68b9      	ldr	r1, [r7, #8]
 8005a20:	4618      	mov	r0, r3
 8005a22:	f7ff fe04 	bl	800562e <ld_clust>
 8005a26:	4602      	mov	r2, r0
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8005a2e:	e7be      	b.n	80059ae <follow_path+0x46>
			if (res != FR_OK) break;
 8005a30:	bf00      	nop
 8005a32:	e002      	b.n	8005a3a <follow_path+0xd2>
				break;
 8005a34:	bf00      	nop
 8005a36:	e000      	b.n	8005a3a <follow_path+0xd2>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8005a38:	bf00      	nop
		}
	}

	return res;
 8005a3a:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a3c:	4618      	mov	r0, r3
 8005a3e:	3710      	adds	r7, #16
 8005a40:	46bd      	mov	sp, r7
 8005a42:	bd80      	pop	{r7, pc}

08005a44 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8005a44:	b480      	push	{r7}
 8005a46:	b087      	sub	sp, #28
 8005a48:	af00      	add	r7, sp, #0
 8005a4a:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8005a4c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005a50:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d031      	beq.n	8005abe <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	617b      	str	r3, [r7, #20]
 8005a60:	e002      	b.n	8005a68 <get_ldnumber+0x24>
 8005a62:	697b      	ldr	r3, [r7, #20]
 8005a64:	3301      	adds	r3, #1
 8005a66:	617b      	str	r3, [r7, #20]
 8005a68:	697b      	ldr	r3, [r7, #20]
 8005a6a:	781b      	ldrb	r3, [r3, #0]
 8005a6c:	2b20      	cmp	r3, #32
 8005a6e:	d903      	bls.n	8005a78 <get_ldnumber+0x34>
 8005a70:	697b      	ldr	r3, [r7, #20]
 8005a72:	781b      	ldrb	r3, [r3, #0]
 8005a74:	2b3a      	cmp	r3, #58	; 0x3a
 8005a76:	d1f4      	bne.n	8005a62 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8005a78:	697b      	ldr	r3, [r7, #20]
 8005a7a:	781b      	ldrb	r3, [r3, #0]
 8005a7c:	2b3a      	cmp	r3, #58	; 0x3a
 8005a7e:	d11c      	bne.n	8005aba <get_ldnumber+0x76>
			tp = *path;
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0'; 
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	1c5a      	adds	r2, r3, #1
 8005a8a:	60fa      	str	r2, [r7, #12]
 8005a8c:	781b      	ldrb	r3, [r3, #0]
 8005a8e:	3b30      	subs	r3, #48	; 0x30
 8005a90:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8005a92:	68bb      	ldr	r3, [r7, #8]
 8005a94:	2b09      	cmp	r3, #9
 8005a96:	d80e      	bhi.n	8005ab6 <get_ldnumber+0x72>
 8005a98:	68fa      	ldr	r2, [r7, #12]
 8005a9a:	697b      	ldr	r3, [r7, #20]
 8005a9c:	429a      	cmp	r2, r3
 8005a9e:	d10a      	bne.n	8005ab6 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8005aa0:	68bb      	ldr	r3, [r7, #8]
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d107      	bne.n	8005ab6 <get_ldnumber+0x72>
					vol = (int)i;
 8005aa6:	68bb      	ldr	r3, [r7, #8]
 8005aa8:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8005aaa:	697b      	ldr	r3, [r7, #20]
 8005aac:	3301      	adds	r3, #1
 8005aae:	617b      	str	r3, [r7, #20]
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	697a      	ldr	r2, [r7, #20]
 8005ab4:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8005ab6:	693b      	ldr	r3, [r7, #16]
 8005ab8:	e002      	b.n	8005ac0 <get_ldnumber+0x7c>
		}
#if _FS_RPATH && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8005aba:	2300      	movs	r3, #0
 8005abc:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8005abe:	693b      	ldr	r3, [r7, #16]
}
 8005ac0:	4618      	mov	r0, r3
 8005ac2:	371c      	adds	r7, #28
 8005ac4:	46bd      	mov	sp, r7
 8005ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aca:	4770      	bx	lr

08005acc <check_fs>:
static
BYTE check_fs (	/* 0:FAT boor sector, 1:Valid boor sector but not FAT, 2:Not a boot sector, 3:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to check if it is an FAT boot record or not */
)
{
 8005acc:	b580      	push	{r7, lr}
 8005ace:	b082      	sub	sp, #8
 8005ad0:	af00      	add	r7, sp, #0
 8005ad2:	6078      	str	r0, [r7, #4]
 8005ad4:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;	/* Invaidate window */
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	2200      	movs	r2, #0
 8005ada:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005ae4:	f8c3 222c 	str.w	r2, [r3, #556]	; 0x22c
	if (move_window(fs, sect) != FR_OK)			/* Load boot record */
 8005ae8:	6839      	ldr	r1, [r7, #0]
 8005aea:	6878      	ldr	r0, [r7, #4]
 8005aec:	f7fe ffd9 	bl	8004aa2 <move_window>
 8005af0:	4603      	mov	r3, r0
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d001      	beq.n	8005afa <check_fs+0x2e>
		return 3;
 8005af6:	2303      	movs	r3, #3
 8005af8:	e04a      	b.n	8005b90 <check_fs+0xc4>

	if (LD_WORD(&fs->win.d8[BS_55AA]) != 0xAA55)	/* Check boot record signature (always placed at offset 510 even if the sector size is >512) */
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8005b00:	3301      	adds	r3, #1
 8005b02:	781b      	ldrb	r3, [r3, #0]
 8005b04:	021b      	lsls	r3, r3, #8
 8005b06:	b21a      	sxth	r2, r3
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	f893 31fe 	ldrb.w	r3, [r3, #510]	; 0x1fe
 8005b0e:	b21b      	sxth	r3, r3
 8005b10:	4313      	orrs	r3, r2
 8005b12:	b21b      	sxth	r3, r3
 8005b14:	4a20      	ldr	r2, [pc, #128]	; (8005b98 <check_fs+0xcc>)
 8005b16:	4293      	cmp	r3, r2
 8005b18:	d001      	beq.n	8005b1e <check_fs+0x52>
		return 2;
 8005b1a:	2302      	movs	r3, #2
 8005b1c:	e038      	b.n	8005b90 <check_fs+0xc4>

	if ((LD_DWORD(&fs->win.d8[BS_FilSysType]) & 0xFFFFFF) == 0x544146)		/* Check "FAT" string */
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	3336      	adds	r3, #54	; 0x36
 8005b22:	3303      	adds	r3, #3
 8005b24:	781b      	ldrb	r3, [r3, #0]
 8005b26:	061a      	lsls	r2, r3, #24
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	3336      	adds	r3, #54	; 0x36
 8005b2c:	3302      	adds	r3, #2
 8005b2e:	781b      	ldrb	r3, [r3, #0]
 8005b30:	041b      	lsls	r3, r3, #16
 8005b32:	4313      	orrs	r3, r2
 8005b34:	687a      	ldr	r2, [r7, #4]
 8005b36:	3236      	adds	r2, #54	; 0x36
 8005b38:	3201      	adds	r2, #1
 8005b3a:	7812      	ldrb	r2, [r2, #0]
 8005b3c:	0212      	lsls	r2, r2, #8
 8005b3e:	4313      	orrs	r3, r2
 8005b40:	687a      	ldr	r2, [r7, #4]
 8005b42:	f892 2036 	ldrb.w	r2, [r2, #54]	; 0x36
 8005b46:	4313      	orrs	r3, r2
 8005b48:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8005b4c:	4a13      	ldr	r2, [pc, #76]	; (8005b9c <check_fs+0xd0>)
 8005b4e:	4293      	cmp	r3, r2
 8005b50:	d101      	bne.n	8005b56 <check_fs+0x8a>
		return 0;
 8005b52:	2300      	movs	r3, #0
 8005b54:	e01c      	b.n	8005b90 <check_fs+0xc4>
	if ((LD_DWORD(&fs->win.d8[BS_FilSysType32]) & 0xFFFFFF) == 0x544146)	/* Check "FAT" string */
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	3352      	adds	r3, #82	; 0x52
 8005b5a:	3303      	adds	r3, #3
 8005b5c:	781b      	ldrb	r3, [r3, #0]
 8005b5e:	061a      	lsls	r2, r3, #24
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	3352      	adds	r3, #82	; 0x52
 8005b64:	3302      	adds	r3, #2
 8005b66:	781b      	ldrb	r3, [r3, #0]
 8005b68:	041b      	lsls	r3, r3, #16
 8005b6a:	4313      	orrs	r3, r2
 8005b6c:	687a      	ldr	r2, [r7, #4]
 8005b6e:	3252      	adds	r2, #82	; 0x52
 8005b70:	3201      	adds	r2, #1
 8005b72:	7812      	ldrb	r2, [r2, #0]
 8005b74:	0212      	lsls	r2, r2, #8
 8005b76:	4313      	orrs	r3, r2
 8005b78:	687a      	ldr	r2, [r7, #4]
 8005b7a:	f892 2052 	ldrb.w	r2, [r2, #82]	; 0x52
 8005b7e:	4313      	orrs	r3, r2
 8005b80:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8005b84:	4a05      	ldr	r2, [pc, #20]	; (8005b9c <check_fs+0xd0>)
 8005b86:	4293      	cmp	r3, r2
 8005b88:	d101      	bne.n	8005b8e <check_fs+0xc2>
		return 0;
 8005b8a:	2300      	movs	r3, #0
 8005b8c:	e000      	b.n	8005b90 <check_fs+0xc4>

	return 1;
 8005b8e:	2301      	movs	r3, #1
}
 8005b90:	4618      	mov	r0, r3
 8005b92:	3708      	adds	r7, #8
 8005b94:	46bd      	mov	sp, r7
 8005b96:	bd80      	pop	{r7, pc}
 8005b98:	ffffaa55 	.word	0xffffaa55
 8005b9c:	00544146 	.word	0x00544146

08005ba0 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	BYTE wmode			/* !=0: Check write protection for write access */
)
{
 8005ba0:	b580      	push	{r7, lr}
 8005ba2:	b096      	sub	sp, #88	; 0x58
 8005ba4:	af00      	add	r7, sp, #0
 8005ba6:	60f8      	str	r0, [r7, #12]
 8005ba8:	60b9      	str	r1, [r7, #8]
 8005baa:	4613      	mov	r3, r2
 8005bac:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number from the path name */
	*rfs = 0;
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	2200      	movs	r2, #0
 8005bb2:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8005bb4:	68b8      	ldr	r0, [r7, #8]
 8005bb6:	f7ff ff45 	bl	8005a44 <get_ldnumber>
 8005bba:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8005bbc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	da01      	bge.n	8005bc6 <find_volume+0x26>
 8005bc2:	230b      	movs	r3, #11
 8005bc4:	e2a8      	b.n	8006118 <find_volume+0x578>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8005bc6:	4a9d      	ldr	r2, [pc, #628]	; (8005e3c <find_volume+0x29c>)
 8005bc8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005bca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005bce:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8005bd0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d101      	bne.n	8005bda <find_volume+0x3a>
 8005bd6:	230c      	movs	r3, #12
 8005bd8:	e29e      	b.n	8006118 <find_volume+0x578>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005bde:	601a      	str	r2, [r3, #0]

	if (fs->fs_type) {					/* If the volume has been mounted */
 8005be0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005be2:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d01b      	beq.n	8005c22 <find_volume+0x82>
		stat = disk_status(fs->drv);
 8005bea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005bec:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 8005bf0:	4618      	mov	r0, r3
 8005bf2:	f7fe fc3b 	bl	800446c <disk_status>
 8005bf6:	4603      	mov	r3, r0
 8005bf8:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8005bfc:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8005c00:	f003 0301 	and.w	r3, r3, #1
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	d10c      	bne.n	8005c22 <find_volume+0x82>
			if (!_FS_READONLY && wmode && (stat & STA_PROTECT))	/* Check write protection if needed */
 8005c08:	79fb      	ldrb	r3, [r7, #7]
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	d007      	beq.n	8005c1e <find_volume+0x7e>
 8005c0e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8005c12:	f003 0304 	and.w	r3, r3, #4
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	d001      	beq.n	8005c1e <find_volume+0x7e>
				return FR_WRITE_PROTECTED;
 8005c1a:	230a      	movs	r3, #10
 8005c1c:	e27c      	b.n	8006118 <find_volume+0x578>
			return FR_OK;				/* The file system object is valid */
 8005c1e:	2300      	movs	r3, #0
 8005c20:	e27a      	b.n	8006118 <find_volume+0x578>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8005c22:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005c24:	2200      	movs	r2, #0
 8005c26:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8005c2a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005c2c:	b2da      	uxtb	r2, r3
 8005c2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005c30:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8005c34:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005c36:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 8005c3a:	4618      	mov	r0, r3
 8005c3c:	f7fe fc30 	bl	80044a0 <disk_initialize>
 8005c40:	4603      	mov	r3, r0
 8005c42:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT)				/* Check if the initialization succeeded */
 8005c46:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8005c4a:	f003 0301 	and.w	r3, r3, #1
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	d001      	beq.n	8005c56 <find_volume+0xb6>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8005c52:	2303      	movs	r3, #3
 8005c54:	e260      	b.n	8006118 <find_volume+0x578>
	if (!_FS_READONLY && wmode && (stat & STA_PROTECT))	/* Check disk write protection if needed */
 8005c56:	79fb      	ldrb	r3, [r7, #7]
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	d007      	beq.n	8005c6c <find_volume+0xcc>
 8005c5c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8005c60:	f003 0304 	and.w	r3, r3, #4
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	d001      	beq.n	8005c6c <find_volume+0xcc>
		return FR_WRITE_PROTECTED;
 8005c68:	230a      	movs	r3, #10
 8005c6a:	e255      	b.n	8006118 <find_volume+0x578>
#if _MAX_SS != _MIN_SS						/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK
		|| SS(fs) < _MIN_SS || SS(fs) > _MAX_SS) return FR_DISK_ERR;
#endif
	/* Find an FAT partition on the drive. Supports only generic partitioning, FDISK and SFD. */
	bsect = 0;
 8005c6c:	2300      	movs	r3, #0
 8005c6e:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);					/* Load sector 0 and check if it is an FAT boot sector as SFD */
 8005c70:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8005c72:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8005c74:	f7ff ff2a 	bl	8005acc <check_fs>
 8005c78:	4603      	mov	r3, r0
 8005c7a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 1 || (!fmt && (LD2PT(vol)))) {	/* Not an FAT boot sector or forced partition number */
 8005c7e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8005c82:	2b01      	cmp	r3, #1
 8005c84:	d153      	bne.n	8005d2e <find_volume+0x18e>
		for (i = 0; i < 4; i++) {			/* Get partition offset */
 8005c86:	2300      	movs	r3, #0
 8005c88:	643b      	str	r3, [r7, #64]	; 0x40
 8005c8a:	e028      	b.n	8005cde <find_volume+0x13e>
			pt = fs->win.d8 + MBR_Table + i * SZ_PTE;
 8005c8c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005c8e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005c90:	011b      	lsls	r3, r3, #4
 8005c92:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 8005c96:	4413      	add	r3, r2
 8005c98:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[4] ? LD_DWORD(&pt[8]) : 0;
 8005c9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c9c:	3304      	adds	r3, #4
 8005c9e:	781b      	ldrb	r3, [r3, #0]
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	d012      	beq.n	8005cca <find_volume+0x12a>
 8005ca4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ca6:	330b      	adds	r3, #11
 8005ca8:	781b      	ldrb	r3, [r3, #0]
 8005caa:	061a      	lsls	r2, r3, #24
 8005cac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005cae:	330a      	adds	r3, #10
 8005cb0:	781b      	ldrb	r3, [r3, #0]
 8005cb2:	041b      	lsls	r3, r3, #16
 8005cb4:	4313      	orrs	r3, r2
 8005cb6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005cb8:	3209      	adds	r2, #9
 8005cba:	7812      	ldrb	r2, [r2, #0]
 8005cbc:	0212      	lsls	r2, r2, #8
 8005cbe:	4313      	orrs	r3, r2
 8005cc0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005cc2:	3208      	adds	r2, #8
 8005cc4:	7812      	ldrb	r2, [r2, #0]
 8005cc6:	431a      	orrs	r2, r3
 8005cc8:	e000      	b.n	8005ccc <find_volume+0x12c>
 8005cca:	2200      	movs	r2, #0
 8005ccc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005cce:	009b      	lsls	r3, r3, #2
 8005cd0:	3358      	adds	r3, #88	; 0x58
 8005cd2:	443b      	add	r3, r7
 8005cd4:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {			/* Get partition offset */
 8005cd8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005cda:	3301      	adds	r3, #1
 8005cdc:	643b      	str	r3, [r7, #64]	; 0x40
 8005cde:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005ce0:	2b03      	cmp	r3, #3
 8005ce2:	d9d3      	bls.n	8005c8c <find_volume+0xec>
		}
		i = LD2PT(vol);						/* Partition number: 0:auto, 1-4:forced */
 8005ce4:	2300      	movs	r3, #0
 8005ce6:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 8005ce8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	d002      	beq.n	8005cf4 <find_volume+0x154>
 8005cee:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005cf0:	3b01      	subs	r3, #1
 8005cf2:	643b      	str	r3, [r7, #64]	; 0x40
		do {								/* Find an FAT volume */
			bsect = br[i];
 8005cf4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005cf6:	009b      	lsls	r3, r3, #2
 8005cf8:	3358      	adds	r3, #88	; 0x58
 8005cfa:	443b      	add	r3, r7
 8005cfc:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8005d00:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 2;	/* Check the partition */
 8005d02:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	d005      	beq.n	8005d14 <find_volume+0x174>
 8005d08:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8005d0a:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8005d0c:	f7ff fede 	bl	8005acc <check_fs>
 8005d10:	4603      	mov	r3, r0
 8005d12:	e000      	b.n	8005d16 <find_volume+0x176>
 8005d14:	2302      	movs	r3, #2
 8005d16:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (!LD2PT(vol) && fmt && ++i < 4);
 8005d1a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d005      	beq.n	8005d2e <find_volume+0x18e>
 8005d22:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005d24:	3301      	adds	r3, #1
 8005d26:	643b      	str	r3, [r7, #64]	; 0x40
 8005d28:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005d2a:	2b03      	cmp	r3, #3
 8005d2c:	d9e2      	bls.n	8005cf4 <find_volume+0x154>
	}
	if (fmt == 3) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8005d2e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8005d32:	2b03      	cmp	r3, #3
 8005d34:	d101      	bne.n	8005d3a <find_volume+0x19a>
 8005d36:	2301      	movs	r3, #1
 8005d38:	e1ee      	b.n	8006118 <find_volume+0x578>
	if (fmt) return FR_NO_FILESYSTEM;		/* No FAT volume is found */
 8005d3a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d001      	beq.n	8005d46 <find_volume+0x1a6>
 8005d42:	230d      	movs	r3, #13
 8005d44:	e1e8      	b.n	8006118 <find_volume+0x578>

	/* An FAT volume is found. Following code initializes the file system object */

	if (LD_WORD(fs->win.d8 + BPB_BytsPerSec) != SS(fs))	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8005d46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d48:	7b1b      	ldrb	r3, [r3, #12]
 8005d4a:	021b      	lsls	r3, r3, #8
 8005d4c:	b21a      	sxth	r2, r3
 8005d4e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d50:	7adb      	ldrb	r3, [r3, #11]
 8005d52:	b21b      	sxth	r3, r3
 8005d54:	4313      	orrs	r3, r2
 8005d56:	b21b      	sxth	r3, r3
 8005d58:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005d5c:	d001      	beq.n	8005d62 <find_volume+0x1c2>
		return FR_NO_FILESYSTEM;
 8005d5e:	230d      	movs	r3, #13
 8005d60:	e1da      	b.n	8006118 <find_volume+0x578>

	fasize = LD_WORD(fs->win.d8 + BPB_FATSz16);			/* Number of sectors per FAT */
 8005d62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d64:	7ddb      	ldrb	r3, [r3, #23]
 8005d66:	021b      	lsls	r3, r3, #8
 8005d68:	b21a      	sxth	r2, r3
 8005d6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d6c:	7d9b      	ldrb	r3, [r3, #22]
 8005d6e:	b21b      	sxth	r3, r3
 8005d70:	4313      	orrs	r3, r2
 8005d72:	b21b      	sxth	r3, r3
 8005d74:	b29b      	uxth	r3, r3
 8005d76:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (!fasize) fasize = LD_DWORD(fs->win.d8 + BPB_FATSz32);
 8005d78:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d112      	bne.n	8005da4 <find_volume+0x204>
 8005d7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d80:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8005d84:	061a      	lsls	r2, r3, #24
 8005d86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d88:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8005d8c:	041b      	lsls	r3, r3, #16
 8005d8e:	4313      	orrs	r3, r2
 8005d90:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005d92:	f892 2025 	ldrb.w	r2, [r2, #37]	; 0x25
 8005d96:	0212      	lsls	r2, r2, #8
 8005d98:	4313      	orrs	r3, r2
 8005d9a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005d9c:	f892 2024 	ldrb.w	r2, [r2, #36]	; 0x24
 8005da0:	4313      	orrs	r3, r2
 8005da2:	64fb      	str	r3, [r7, #76]	; 0x4c
	fs->fsize = fasize;
 8005da4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005da6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005da8:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

	fs->n_fats = fs->win.d8[BPB_NumFATs];					/* Number of FAT copies */
 8005dac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005dae:	7c1a      	ldrb	r2, [r3, #16]
 8005db0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005db2:	f883 2203 	strb.w	r2, [r3, #515]	; 0x203
	if (fs->n_fats != 1 && fs->n_fats != 2)				/* (Must be 1 or 2) */
 8005db6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005db8:	f893 3203 	ldrb.w	r3, [r3, #515]	; 0x203
 8005dbc:	2b01      	cmp	r3, #1
 8005dbe:	d006      	beq.n	8005dce <find_volume+0x22e>
 8005dc0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005dc2:	f893 3203 	ldrb.w	r3, [r3, #515]	; 0x203
 8005dc6:	2b02      	cmp	r3, #2
 8005dc8:	d001      	beq.n	8005dce <find_volume+0x22e>
		return FR_NO_FILESYSTEM;
 8005dca:	230d      	movs	r3, #13
 8005dcc:	e1a4      	b.n	8006118 <find_volume+0x578>
	fasize *= fs->n_fats;								/* Number of sectors for FAT area */
 8005dce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005dd0:	f893 3203 	ldrb.w	r3, [r3, #515]	; 0x203
 8005dd4:	461a      	mov	r2, r3
 8005dd6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005dd8:	fb02 f303 	mul.w	r3, r2, r3
 8005ddc:	64fb      	str	r3, [r7, #76]	; 0x4c

	fs->csize = fs->win.d8[BPB_SecPerClus];				/* Number of sectors per cluster */
 8005dde:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005de0:	7b5a      	ldrb	r2, [r3, #13]
 8005de2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005de4:	f883 2202 	strb.w	r2, [r3, #514]	; 0x202
	if (!fs->csize || (fs->csize & (fs->csize - 1)))	/* (Must be power of 2) */
 8005de8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005dea:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	d00a      	beq.n	8005e08 <find_volume+0x268>
 8005df2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005df4:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 8005df8:	461a      	mov	r2, r3
 8005dfa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005dfc:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 8005e00:	3b01      	subs	r3, #1
 8005e02:	4013      	ands	r3, r2
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	d001      	beq.n	8005e0c <find_volume+0x26c>
		return FR_NO_FILESYSTEM;
 8005e08:	230d      	movs	r3, #13
 8005e0a:	e185      	b.n	8006118 <find_volume+0x578>

	fs->n_rootdir = LD_WORD(fs->win.d8 + BPB_RootEntCnt);	/* Number of root directory entries */
 8005e0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e0e:	7c9b      	ldrb	r3, [r3, #18]
 8005e10:	021b      	lsls	r3, r3, #8
 8005e12:	b21a      	sxth	r2, r3
 8005e14:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e16:	7c5b      	ldrb	r3, [r3, #17]
 8005e18:	b21b      	sxth	r3, r3
 8005e1a:	4313      	orrs	r3, r2
 8005e1c:	b21b      	sxth	r3, r3
 8005e1e:	b29a      	uxth	r2, r3
 8005e20:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e22:	f8a3 2208 	strh.w	r2, [r3, #520]	; 0x208
	if (fs->n_rootdir % (SS(fs) / SZ_DIRE))				/* (Must be sector aligned) */
 8005e26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e28:	f8b3 3208 	ldrh.w	r3, [r3, #520]	; 0x208
 8005e2c:	f003 030f 	and.w	r3, r3, #15
 8005e30:	b29b      	uxth	r3, r3
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d004      	beq.n	8005e40 <find_volume+0x2a0>
		return FR_NO_FILESYSTEM;
 8005e36:	230d      	movs	r3, #13
 8005e38:	e16e      	b.n	8006118 <find_volume+0x578>
 8005e3a:	bf00      	nop
 8005e3c:	200001c8 	.word	0x200001c8

	tsect = LD_WORD(fs->win.d8 + BPB_TotSec16);			/* Number of sectors on the volume */
 8005e40:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e42:	7d1b      	ldrb	r3, [r3, #20]
 8005e44:	021b      	lsls	r3, r3, #8
 8005e46:	b21a      	sxth	r2, r3
 8005e48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e4a:	7cdb      	ldrb	r3, [r3, #19]
 8005e4c:	b21b      	sxth	r3, r3
 8005e4e:	4313      	orrs	r3, r2
 8005e50:	b21b      	sxth	r3, r3
 8005e52:	b29b      	uxth	r3, r3
 8005e54:	64bb      	str	r3, [r7, #72]	; 0x48
	if (!tsect) tsect = LD_DWORD(fs->win.d8 + BPB_TotSec32);
 8005e56:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005e58:	2b00      	cmp	r3, #0
 8005e5a:	d112      	bne.n	8005e82 <find_volume+0x2e2>
 8005e5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e5e:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8005e62:	061a      	lsls	r2, r3, #24
 8005e64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e66:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8005e6a:	041b      	lsls	r3, r3, #16
 8005e6c:	4313      	orrs	r3, r2
 8005e6e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005e70:	f892 2021 	ldrb.w	r2, [r2, #33]	; 0x21
 8005e74:	0212      	lsls	r2, r2, #8
 8005e76:	4313      	orrs	r3, r2
 8005e78:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005e7a:	f892 2020 	ldrb.w	r2, [r2, #32]
 8005e7e:	4313      	orrs	r3, r2
 8005e80:	64bb      	str	r3, [r7, #72]	; 0x48

	nrsv = LD_WORD(fs->win.d8 + BPB_RsvdSecCnt);			/* Number of reserved sectors */
 8005e82:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e84:	7bdb      	ldrb	r3, [r3, #15]
 8005e86:	021b      	lsls	r3, r3, #8
 8005e88:	b21a      	sxth	r2, r3
 8005e8a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e8c:	7b9b      	ldrb	r3, [r3, #14]
 8005e8e:	b21b      	sxth	r3, r3
 8005e90:	4313      	orrs	r3, r2
 8005e92:	b21b      	sxth	r3, r3
 8005e94:	85fb      	strh	r3, [r7, #46]	; 0x2e
	if (!nrsv) return FR_NO_FILESYSTEM;					/* (Must not be 0) */
 8005e96:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8005e98:	2b00      	cmp	r3, #0
 8005e9a:	d101      	bne.n	8005ea0 <find_volume+0x300>
 8005e9c:	230d      	movs	r3, #13
 8005e9e:	e13b      	b.n	8006118 <find_volume+0x578>

	/* Determine the FAT sub type */
	sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZ_DIRE);	/* RSV + FAT + DIR */
 8005ea0:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8005ea2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005ea4:	4413      	add	r3, r2
 8005ea6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005ea8:	f8b2 2208 	ldrh.w	r2, [r2, #520]	; 0x208
 8005eac:	0912      	lsrs	r2, r2, #4
 8005eae:	b292      	uxth	r2, r2
 8005eb0:	4413      	add	r3, r2
 8005eb2:	62bb      	str	r3, [r7, #40]	; 0x28
	if (tsect < sysect) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8005eb4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005eb6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005eb8:	429a      	cmp	r2, r3
 8005eba:	d201      	bcs.n	8005ec0 <find_volume+0x320>
 8005ebc:	230d      	movs	r3, #13
 8005ebe:	e12b      	b.n	8006118 <find_volume+0x578>
	nclst = (tsect - sysect) / fs->csize;				/* Number of clusters */
 8005ec0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005ec2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ec4:	1ad3      	subs	r3, r2, r3
 8005ec6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005ec8:	f892 2202 	ldrb.w	r2, [r2, #514]	; 0x202
 8005ecc:	fbb3 f3f2 	udiv	r3, r3, r2
 8005ed0:	627b      	str	r3, [r7, #36]	; 0x24
	if (!nclst) return FR_NO_FILESYSTEM;				/* (Invalid volume size) */
 8005ed2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	d101      	bne.n	8005edc <find_volume+0x33c>
 8005ed8:	230d      	movs	r3, #13
 8005eda:	e11d      	b.n	8006118 <find_volume+0x578>
	fmt = FS_FAT12;
 8005edc:	2301      	movs	r3, #1
 8005ede:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (nclst >= MIN_FAT16) fmt = FS_FAT16;
 8005ee2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ee4:	f640 72f5 	movw	r2, #4085	; 0xff5
 8005ee8:	4293      	cmp	r3, r2
 8005eea:	d902      	bls.n	8005ef2 <find_volume+0x352>
 8005eec:	2302      	movs	r3, #2
 8005eee:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (nclst >= MIN_FAT32) fmt = FS_FAT32;
 8005ef2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ef4:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 8005ef8:	4293      	cmp	r3, r2
 8005efa:	d902      	bls.n	8005f02 <find_volume+0x362>
 8005efc:	2303      	movs	r3, #3
 8005efe:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	/* Boundaries and Limits */
	fs->n_fatent = nclst + 2;							/* Number of FAT entries */
 8005f02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f04:	1c9a      	adds	r2, r3, #2
 8005f06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005f08:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
	fs->volbase = bsect;								/* Volume start sector */
 8005f0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005f0e:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8005f10:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
	fs->fatbase = bsect + nrsv; 						/* FAT start sector */
 8005f14:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8005f16:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005f18:	441a      	add	r2, r3
 8005f1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005f1c:	f8c3 2220 	str.w	r2, [r3, #544]	; 0x220
	fs->database = bsect + sysect;						/* Data start sector */
 8005f20:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8005f22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f24:	441a      	add	r2, r3
 8005f26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005f28:	f8c3 2228 	str.w	r2, [r3, #552]	; 0x228
	if (fmt == FS_FAT32) {
 8005f2c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8005f30:	2b03      	cmp	r3, #3
 8005f32:	d121      	bne.n	8005f78 <find_volume+0x3d8>
		if (fs->n_rootdir) return FR_NO_FILESYSTEM;		/* (BPB_RootEntCnt must be 0) */
 8005f34:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005f36:	f8b3 3208 	ldrh.w	r3, [r3, #520]	; 0x208
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	d001      	beq.n	8005f42 <find_volume+0x3a2>
 8005f3e:	230d      	movs	r3, #13
 8005f40:	e0ea      	b.n	8006118 <find_volume+0x578>
		fs->dirbase = LD_DWORD(fs->win.d8 + BPB_RootClus);	/* Root directory start cluster */
 8005f42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005f44:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8005f48:	061a      	lsls	r2, r3, #24
 8005f4a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005f4c:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
 8005f50:	041b      	lsls	r3, r3, #16
 8005f52:	4313      	orrs	r3, r2
 8005f54:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005f56:	f892 202d 	ldrb.w	r2, [r2, #45]	; 0x2d
 8005f5a:	0212      	lsls	r2, r2, #8
 8005f5c:	4313      	orrs	r3, r2
 8005f5e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005f60:	f892 202c 	ldrb.w	r2, [r2, #44]	; 0x2c
 8005f64:	431a      	orrs	r2, r3
 8005f66:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005f68:	f8c3 2224 	str.w	r2, [r3, #548]	; 0x224
		szbfat = fs->n_fatent * 4;						/* (Needed FAT size) */
 8005f6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005f6e:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8005f72:	009b      	lsls	r3, r3, #2
 8005f74:	647b      	str	r3, [r7, #68]	; 0x44
 8005f76:	e025      	b.n	8005fc4 <find_volume+0x424>
	} else {
		if (!fs->n_rootdir)	return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must not be 0) */
 8005f78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005f7a:	f8b3 3208 	ldrh.w	r3, [r3, #520]	; 0x208
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	d101      	bne.n	8005f86 <find_volume+0x3e6>
 8005f82:	230d      	movs	r3, #13
 8005f84:	e0c8      	b.n	8006118 <find_volume+0x578>
		fs->dirbase = fs->fatbase + fasize;				/* Root directory start sector */
 8005f86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005f88:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 8005f8c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005f8e:	441a      	add	r2, r3
 8005f90:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005f92:	f8c3 2224 	str.w	r2, [r3, #548]	; 0x224
		szbfat = (fmt == FS_FAT16) ?					/* (Needed FAT size) */
			fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8005f96:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8005f9a:	2b02      	cmp	r3, #2
 8005f9c:	d104      	bne.n	8005fa8 <find_volume+0x408>
 8005f9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005fa0:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8005fa4:	005b      	lsls	r3, r3, #1
 8005fa6:	e00c      	b.n	8005fc2 <find_volume+0x422>
 8005fa8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005faa:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8005fae:	4613      	mov	r3, r2
 8005fb0:	005b      	lsls	r3, r3, #1
 8005fb2:	4413      	add	r3, r2
 8005fb4:	085a      	lsrs	r2, r3, #1
 8005fb6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005fb8:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8005fbc:	f003 0301 	and.w	r3, r3, #1
 8005fc0:	4413      	add	r3, r2
		szbfat = (fmt == FS_FAT16) ?					/* (Needed FAT size) */
 8005fc2:	647b      	str	r3, [r7, #68]	; 0x44
	}
	if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs))	/* (BPB_FATSz must not be less than the size needed) */
 8005fc4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005fc6:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
 8005fca:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005fcc:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8005fd0:	0a5b      	lsrs	r3, r3, #9
 8005fd2:	429a      	cmp	r2, r3
 8005fd4:	d201      	bcs.n	8005fda <find_volume+0x43a>
		return FR_NO_FILESYSTEM;
 8005fd6:	230d      	movs	r3, #13
 8005fd8:	e09e      	b.n	8006118 <find_volume+0x578>

#if !_FS_READONLY
	/* Initialize cluster allocation information */
	fs->last_clust = fs->free_clust = 0xFFFFFFFF;
 8005fda:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005fdc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005fe0:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
 8005fe4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005fe6:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 8005fea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005fec:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

	/* Get fsinfo if available */
	fs->fsi_flag = 0x80;
 8005ff0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ff2:	2280      	movs	r2, #128	; 0x80
 8005ff4:	f883 2205 	strb.w	r2, [r3, #517]	; 0x205
#if (_FS_NOFSINFO & 3) != 3
	if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo is 1 */
 8005ff8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8005ffc:	2b03      	cmp	r3, #3
 8005ffe:	d177      	bne.n	80060f0 <find_volume+0x550>
		&& LD_WORD(fs->win.d8 + BPB_FSInfo) == 1
 8006000:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006002:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8006006:	021b      	lsls	r3, r3, #8
 8006008:	b21a      	sxth	r2, r3
 800600a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800600c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8006010:	b21b      	sxth	r3, r3
 8006012:	4313      	orrs	r3, r2
 8006014:	b21b      	sxth	r3, r3
 8006016:	2b01      	cmp	r3, #1
 8006018:	d16a      	bne.n	80060f0 <find_volume+0x550>
		&& move_window(fs, bsect + 1) == FR_OK)
 800601a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800601c:	3301      	adds	r3, #1
 800601e:	4619      	mov	r1, r3
 8006020:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8006022:	f7fe fd3e 	bl	8004aa2 <move_window>
 8006026:	4603      	mov	r3, r0
 8006028:	2b00      	cmp	r3, #0
 800602a:	d161      	bne.n	80060f0 <find_volume+0x550>
	{
		fs->fsi_flag = 0;
 800602c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800602e:	2200      	movs	r2, #0
 8006030:	f883 2205 	strb.w	r2, [r3, #517]	; 0x205
		if (LD_WORD(fs->win.d8 + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8006034:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006036:	f893 31ff 	ldrb.w	r3, [r3, #511]	; 0x1ff
 800603a:	021b      	lsls	r3, r3, #8
 800603c:	b21a      	sxth	r2, r3
 800603e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006040:	f893 31fe 	ldrb.w	r3, [r3, #510]	; 0x1fe
 8006044:	b21b      	sxth	r3, r3
 8006046:	4313      	orrs	r3, r2
 8006048:	b21b      	sxth	r3, r3
 800604a:	4a35      	ldr	r2, [pc, #212]	; (8006120 <find_volume+0x580>)
 800604c:	4293      	cmp	r3, r2
 800604e:	d14f      	bne.n	80060f0 <find_volume+0x550>
			&& LD_DWORD(fs->win.d8 + FSI_LeadSig) == 0x41615252
 8006050:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006052:	78db      	ldrb	r3, [r3, #3]
 8006054:	061a      	lsls	r2, r3, #24
 8006056:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006058:	789b      	ldrb	r3, [r3, #2]
 800605a:	041b      	lsls	r3, r3, #16
 800605c:	4313      	orrs	r3, r2
 800605e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006060:	7852      	ldrb	r2, [r2, #1]
 8006062:	0212      	lsls	r2, r2, #8
 8006064:	4313      	orrs	r3, r2
 8006066:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006068:	7812      	ldrb	r2, [r2, #0]
 800606a:	4313      	orrs	r3, r2
 800606c:	4a2d      	ldr	r2, [pc, #180]	; (8006124 <find_volume+0x584>)
 800606e:	4293      	cmp	r3, r2
 8006070:	d13e      	bne.n	80060f0 <find_volume+0x550>
			&& LD_DWORD(fs->win.d8 + FSI_StrucSig) == 0x61417272)
 8006072:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006074:	f893 31e7 	ldrb.w	r3, [r3, #487]	; 0x1e7
 8006078:	061a      	lsls	r2, r3, #24
 800607a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800607c:	f893 31e6 	ldrb.w	r3, [r3, #486]	; 0x1e6
 8006080:	041b      	lsls	r3, r3, #16
 8006082:	4313      	orrs	r3, r2
 8006084:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006086:	f892 21e5 	ldrb.w	r2, [r2, #485]	; 0x1e5
 800608a:	0212      	lsls	r2, r2, #8
 800608c:	4313      	orrs	r3, r2
 800608e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006090:	f892 21e4 	ldrb.w	r2, [r2, #484]	; 0x1e4
 8006094:	4313      	orrs	r3, r2
 8006096:	4a24      	ldr	r2, [pc, #144]	; (8006128 <find_volume+0x588>)
 8006098:	4293      	cmp	r3, r2
 800609a:	d129      	bne.n	80060f0 <find_volume+0x550>
		{
#if (_FS_NOFSINFO & 1) == 0
			fs->free_clust = LD_DWORD(fs->win.d8 + FSI_Free_Count);
 800609c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800609e:	f893 31eb 	ldrb.w	r3, [r3, #491]	; 0x1eb
 80060a2:	061a      	lsls	r2, r3, #24
 80060a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80060a6:	f893 31ea 	ldrb.w	r3, [r3, #490]	; 0x1ea
 80060aa:	041b      	lsls	r3, r3, #16
 80060ac:	4313      	orrs	r3, r2
 80060ae:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80060b0:	f892 21e9 	ldrb.w	r2, [r2, #489]	; 0x1e9
 80060b4:	0212      	lsls	r2, r2, #8
 80060b6:	4313      	orrs	r3, r2
 80060b8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80060ba:	f892 21e8 	ldrb.w	r2, [r2, #488]	; 0x1e8
 80060be:	431a      	orrs	r2, r3
 80060c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80060c2:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
#endif
#if (_FS_NOFSINFO & 2) == 0
			fs->last_clust = LD_DWORD(fs->win.d8 + FSI_Nxt_Free);
 80060c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80060c8:	f893 31ef 	ldrb.w	r3, [r3, #495]	; 0x1ef
 80060cc:	061a      	lsls	r2, r3, #24
 80060ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80060d0:	f893 31ee 	ldrb.w	r3, [r3, #494]	; 0x1ee
 80060d4:	041b      	lsls	r3, r3, #16
 80060d6:	4313      	orrs	r3, r2
 80060d8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80060da:	f892 21ed 	ldrb.w	r2, [r2, #493]	; 0x1ed
 80060de:	0212      	lsls	r2, r2, #8
 80060e0:	4313      	orrs	r3, r2
 80060e2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80060e4:	f892 21ec 	ldrb.w	r2, [r2, #492]	; 0x1ec
 80060e8:	431a      	orrs	r2, r3
 80060ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80060ec:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
#endif
		}
	}
#endif
#endif
	fs->fs_type = fmt;	/* FAT sub-type */
 80060f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80060f2:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 80060f6:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
	fs->id = ++Fsid;	/* File system mount ID */
 80060fa:	4b0c      	ldr	r3, [pc, #48]	; (800612c <find_volume+0x58c>)
 80060fc:	881b      	ldrh	r3, [r3, #0]
 80060fe:	3301      	adds	r3, #1
 8006100:	b29a      	uxth	r2, r3
 8006102:	4b0a      	ldr	r3, [pc, #40]	; (800612c <find_volume+0x58c>)
 8006104:	801a      	strh	r2, [r3, #0]
 8006106:	4b09      	ldr	r3, [pc, #36]	; (800612c <find_volume+0x58c>)
 8006108:	881a      	ldrh	r2, [r3, #0]
 800610a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800610c:	f8a3 2206 	strh.w	r2, [r3, #518]	; 0x206
#if _FS_RPATH
	fs->cdir = 0;		/* Set current directory to root */
#endif
#if _FS_LOCK			/* Clear file lock semaphores */
	clear_lock(fs);
 8006110:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8006112:	f7fe fc53 	bl	80049bc <clear_lock>
#endif

	return FR_OK;
 8006116:	2300      	movs	r3, #0
}
 8006118:	4618      	mov	r0, r3
 800611a:	3758      	adds	r7, #88	; 0x58
 800611c:	46bd      	mov	sp, r7
 800611e:	bd80      	pop	{r7, pc}
 8006120:	ffffaa55 	.word	0xffffaa55
 8006124:	41615252 	.word	0x41615252
 8006128:	61417272 	.word	0x61417272
 800612c:	200001cc 	.word	0x200001cc

08006130 <validate>:

static
FRESULT validate (	/* FR_OK(0): The object is valid, !=0: Invalid */
	void* obj		/* Pointer to the object FIL/DIR to check validity */
)
{
 8006130:	b580      	push	{r7, lr}
 8006132:	b084      	sub	sp, #16
 8006134:	af00      	add	r7, sp, #0
 8006136:	6078      	str	r0, [r7, #4]
	FIL *fil = (FIL*)obj;	/* Assuming offset of .fs and .id in the FIL/DIR structure is identical */
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	60fb      	str	r3, [r7, #12]


	if (!fil || !fil->fs || !fil->fs->fs_type || fil->fs->id != fil->id || (disk_status(fil->fs->drv) & STA_NOINIT))
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	2b00      	cmp	r3, #0
 8006140:	d022      	beq.n	8006188 <validate+0x58>
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006148:	2b00      	cmp	r3, #0
 800614a:	d01d      	beq.n	8006188 <validate+0x58>
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006152:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8006156:	2b00      	cmp	r3, #0
 8006158:	d016      	beq.n	8006188 <validate+0x58>
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006160:	f8b3 2206 	ldrh.w	r2, [r3, #518]	; 0x206
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	f8b3 3204 	ldrh.w	r3, [r3, #516]	; 0x204
 800616a:	429a      	cmp	r2, r3
 800616c:	d10c      	bne.n	8006188 <validate+0x58>
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006174:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 8006178:	4618      	mov	r0, r3
 800617a:	f7fe f977 	bl	800446c <disk_status>
 800617e:	4603      	mov	r3, r0
 8006180:	f003 0301 	and.w	r3, r3, #1
 8006184:	2b00      	cmp	r3, #0
 8006186:	d001      	beq.n	800618c <validate+0x5c>
		return FR_INVALID_OBJECT;
 8006188:	2309      	movs	r3, #9
 800618a:	e000      	b.n	800618e <validate+0x5e>

	ENTER_FF(fil->fs);		/* Lock file system */

	return FR_OK;
 800618c:	2300      	movs	r3, #0
}
 800618e:	4618      	mov	r0, r3
 8006190:	3710      	adds	r7, #16
 8006192:	46bd      	mov	sp, r7
 8006194:	bd80      	pop	{r7, pc}
	...

08006198 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8006198:	b580      	push	{r7, lr}
 800619a:	b088      	sub	sp, #32
 800619c:	af00      	add	r7, sp, #0
 800619e:	60f8      	str	r0, [r7, #12]
 80061a0:	60b9      	str	r1, [r7, #8]
 80061a2:	4613      	mov	r3, r2
 80061a4:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 80061a6:	68bb      	ldr	r3, [r7, #8]
 80061a8:	613b      	str	r3, [r7, #16]


	vol = get_ldnumber(&rp);
 80061aa:	f107 0310 	add.w	r3, r7, #16
 80061ae:	4618      	mov	r0, r3
 80061b0:	f7ff fc48 	bl	8005a44 <get_ldnumber>
 80061b4:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 80061b6:	69fb      	ldr	r3, [r7, #28]
 80061b8:	2b00      	cmp	r3, #0
 80061ba:	da01      	bge.n	80061c0 <f_mount+0x28>
 80061bc:	230b      	movs	r3, #11
 80061be:	e02d      	b.n	800621c <f_mount+0x84>
	cfs = FatFs[vol];					/* Pointer to fs object */
 80061c0:	4a18      	ldr	r2, [pc, #96]	; (8006224 <f_mount+0x8c>)
 80061c2:	69fb      	ldr	r3, [r7, #28]
 80061c4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80061c8:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 80061ca:	69bb      	ldr	r3, [r7, #24]
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	d006      	beq.n	80061de <f_mount+0x46>
#if _FS_LOCK
		clear_lock(cfs);
 80061d0:	69b8      	ldr	r0, [r7, #24]
 80061d2:	f7fe fbf3 	bl	80049bc <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 80061d6:	69bb      	ldr	r3, [r7, #24]
 80061d8:	2200      	movs	r2, #0
 80061da:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
	}

	if (fs) {
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	2b00      	cmp	r3, #0
 80061e2:	d003      	beq.n	80061ec <f_mount+0x54>
		fs->fs_type = 0;				/* Clear new fs object */
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	2200      	movs	r2, #0
 80061e8:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 80061ec:	68fa      	ldr	r2, [r7, #12]
 80061ee:	490d      	ldr	r1, [pc, #52]	; (8006224 <f_mount+0x8c>)
 80061f0:	69fb      	ldr	r3, [r7, #28]
 80061f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	d002      	beq.n	8006202 <f_mount+0x6a>
 80061fc:	79fb      	ldrb	r3, [r7, #7]
 80061fe:	2b01      	cmp	r3, #1
 8006200:	d001      	beq.n	8006206 <f_mount+0x6e>
 8006202:	2300      	movs	r3, #0
 8006204:	e00a      	b.n	800621c <f_mount+0x84>

	res = find_volume(&fs, &path, 0);	/* Force mounted the volume */
 8006206:	f107 0108 	add.w	r1, r7, #8
 800620a:	f107 030c 	add.w	r3, r7, #12
 800620e:	2200      	movs	r2, #0
 8006210:	4618      	mov	r0, r3
 8006212:	f7ff fcc5 	bl	8005ba0 <find_volume>
 8006216:	4603      	mov	r3, r0
 8006218:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800621a:	7dfb      	ldrb	r3, [r7, #23]
}
 800621c:	4618      	mov	r0, r3
 800621e:	3720      	adds	r7, #32
 8006220:	46bd      	mov	sp, r7
 8006222:	bd80      	pop	{r7, pc}
 8006224:	200001c8 	.word	0x200001c8

08006228 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8006228:	b580      	push	{r7, lr}
 800622a:	f5ad 7d14 	sub.w	sp, sp, #592	; 0x250
 800622e:	af00      	add	r7, sp, #0
 8006230:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8006234:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 8006238:	6018      	str	r0, [r3, #0]
 800623a:	f507 7314 	add.w	r3, r7, #592	; 0x250
 800623e:	f5a3 7312 	sub.w	r3, r3, #584	; 0x248
 8006242:	6019      	str	r1, [r3, #0]
 8006244:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8006248:	f2a3 2349 	subw	r3, r3, #585	; 0x249
 800624c:	701a      	strb	r2, [r3, #0]
#if !_FS_READONLY
	DWORD dw, cl;
#endif


	if (!fp) return FR_INVALID_OBJECT;
 800624e:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8006252:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	2b00      	cmp	r3, #0
 800625a:	d101      	bne.n	8006260 <f_open+0x38>
 800625c:	2309      	movs	r3, #9
 800625e:	e257      	b.n	8006710 <f_open+0x4e8>
	fp->fs = 0;			/* Clear file object */
 8006260:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8006264:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	2200      	movs	r2, #0
 800626c:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

	/* Get logical drive number */
#if !_FS_READONLY
	mode &= FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW;
 8006270:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8006274:	f2a3 2349 	subw	r3, r3, #585	; 0x249
 8006278:	f507 7214 	add.w	r2, r7, #592	; 0x250
 800627c:	f2a2 2249 	subw	r2, r2, #585	; 0x249
 8006280:	7812      	ldrb	r2, [r2, #0]
 8006282:	f002 021f 	and.w	r2, r2, #31
 8006286:	701a      	strb	r2, [r3, #0]
	res = find_volume(&dj.fs, &path, (BYTE)(mode & ~FA_READ));
 8006288:	f507 7314 	add.w	r3, r7, #592	; 0x250
 800628c:	f2a3 2349 	subw	r3, r3, #585	; 0x249
 8006290:	781b      	ldrb	r3, [r3, #0]
 8006292:	f023 0301 	bic.w	r3, r3, #1
 8006296:	b2da      	uxtb	r2, r3
 8006298:	f107 0108 	add.w	r1, r7, #8
 800629c:	f107 0320 	add.w	r3, r7, #32
 80062a0:	f503 7300 	add.w	r3, r3, #512	; 0x200
 80062a4:	4618      	mov	r0, r3
 80062a6:	f7ff fc7b 	bl	8005ba0 <find_volume>
 80062aa:	4603      	mov	r3, r0
 80062ac:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
#else
	mode &= FA_READ;
	res = find_volume(&dj.fs, &path, 0);
#endif
	if (res == FR_OK) {
 80062b0:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	f040 8229 	bne.w	800670c <f_open+0x4e4>
		INIT_BUF(dj);
 80062ba:	f507 7314 	add.w	r3, r7, #592	; 0x250
 80062be:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 80062c2:	f107 0214 	add.w	r2, r7, #20
 80062c6:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
		res = follow_path(&dj, path);	/* Follow the file path */
 80062ca:	f507 7314 	add.w	r3, r7, #592	; 0x250
 80062ce:	f5a3 7312 	sub.w	r3, r3, #584	; 0x248
 80062d2:	681a      	ldr	r2, [r3, #0]
 80062d4:	f107 0320 	add.w	r3, r7, #32
 80062d8:	4611      	mov	r1, r2
 80062da:	4618      	mov	r0, r3
 80062dc:	f7ff fb44 	bl	8005968 <follow_path>
 80062e0:	4603      	mov	r3, r0
 80062e2:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
		dir = dj.dir;
 80062e6:	f507 7314 	add.w	r3, r7, #592	; 0x250
 80062ea:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 80062ee:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80062f2:	f8c7 3248 	str.w	r3, [r7, #584]	; 0x248
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 80062f6:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d11d      	bne.n	800633a <f_open+0x112>
			if (!dir)	/* Default directory itself */
 80062fe:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 8006302:	2b00      	cmp	r3, #0
 8006304:	d103      	bne.n	800630e <f_open+0xe6>
				res = FR_INVALID_NAME;
 8006306:	2306      	movs	r3, #6
 8006308:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
 800630c:	e015      	b.n	800633a <f_open+0x112>
#if _FS_LOCK
			else
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800630e:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8006312:	f2a3 2349 	subw	r3, r3, #585	; 0x249
 8006316:	781b      	ldrb	r3, [r3, #0]
 8006318:	f023 0301 	bic.w	r3, r3, #1
 800631c:	2b00      	cmp	r3, #0
 800631e:	bf14      	ite	ne
 8006320:	2301      	movne	r3, #1
 8006322:	2300      	moveq	r3, #0
 8006324:	b2db      	uxtb	r3, r3
 8006326:	461a      	mov	r2, r3
 8006328:	f107 0320 	add.w	r3, r7, #32
 800632c:	4611      	mov	r1, r2
 800632e:	4618      	mov	r0, r3
 8006330:	f7fe f9b6 	bl	80046a0 <chk_lock>
 8006334:	4603      	mov	r3, r0
 8006336:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800633a:	f507 7314 	add.w	r3, r7, #592	; 0x250
 800633e:	f2a3 2349 	subw	r3, r3, #585	; 0x249
 8006342:	781b      	ldrb	r3, [r3, #0]
 8006344:	f003 031c 	and.w	r3, r3, #28
 8006348:	2b00      	cmp	r3, #0
 800634a:	f000 80e6 	beq.w	800651a <f_open+0x2f2>
			if (res != FR_OK) {					/* No file, create new */
 800634e:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 8006352:	2b00      	cmp	r3, #0
 8006354:	d027      	beq.n	80063a6 <f_open+0x17e>
				if (res == FR_NO_FILE)			/* There is no file to open, create a new entry */
 8006356:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 800635a:	2b04      	cmp	r3, #4
 800635c:	d10e      	bne.n	800637c <f_open+0x154>
#if _FS_LOCK
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800635e:	f7fe fa0d 	bl	800477c <enq_lock>
 8006362:	4603      	mov	r3, r0
 8006364:	2b00      	cmp	r3, #0
 8006366:	d006      	beq.n	8006376 <f_open+0x14e>
 8006368:	f107 0320 	add.w	r3, r7, #32
 800636c:	4618      	mov	r0, r3
 800636e:	f7ff fa02 	bl	8005776 <dir_register>
 8006372:	4603      	mov	r3, r0
 8006374:	e000      	b.n	8006378 <f_open+0x150>
 8006376:	2312      	movs	r3, #18
 8006378:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
#else
					res = dir_register(&dj);
#endif
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800637c:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8006380:	f2a3 2349 	subw	r3, r3, #585	; 0x249
 8006384:	f507 7214 	add.w	r2, r7, #592	; 0x250
 8006388:	f2a2 2249 	subw	r2, r2, #585	; 0x249
 800638c:	7812      	ldrb	r2, [r2, #0]
 800638e:	f042 0208 	orr.w	r2, r2, #8
 8006392:	701a      	strb	r2, [r3, #0]
				dir = dj.dir;					/* New entry */
 8006394:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8006398:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 800639c:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80063a0:	f8c7 3248 	str.w	r3, [r7, #584]	; 0x248
 80063a4:	e017      	b.n	80063d6 <f_open+0x1ae>
			}
			else {								/* Any object is already existing */
				if (dir[DIR_Attr] & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 80063a6:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 80063aa:	330b      	adds	r3, #11
 80063ac:	781b      	ldrb	r3, [r3, #0]
 80063ae:	f003 0311 	and.w	r3, r3, #17
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	d003      	beq.n	80063be <f_open+0x196>
					res = FR_DENIED;
 80063b6:	2307      	movs	r3, #7
 80063b8:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
 80063bc:	e00b      	b.n	80063d6 <f_open+0x1ae>
				} else {
					if (mode & FA_CREATE_NEW)	/* Cannot create as new file */
 80063be:	f507 7314 	add.w	r3, r7, #592	; 0x250
 80063c2:	f2a3 2349 	subw	r3, r3, #585	; 0x249
 80063c6:	781b      	ldrb	r3, [r3, #0]
 80063c8:	f003 0304 	and.w	r3, r3, #4
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d002      	beq.n	80063d6 <f_open+0x1ae>
						res = FR_EXIST;
 80063d0:	2308      	movs	r3, #8
 80063d2:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 80063d6:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 80063da:	2b00      	cmp	r3, #0
 80063dc:	f040 80c1 	bne.w	8006562 <f_open+0x33a>
 80063e0:	f507 7314 	add.w	r3, r7, #592	; 0x250
 80063e4:	f2a3 2349 	subw	r3, r3, #585	; 0x249
 80063e8:	781b      	ldrb	r3, [r3, #0]
 80063ea:	f003 0308 	and.w	r3, r3, #8
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	f000 80b7 	beq.w	8006562 <f_open+0x33a>
				dw = GET_FATTIME();				/* Created time */
 80063f4:	f7fd fafc 	bl	80039f0 <get_fattime>
 80063f8:	f8c7 0244 	str.w	r0, [r7, #580]	; 0x244
				ST_DWORD(dir + DIR_CrtTime, dw);
 80063fc:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 8006400:	330e      	adds	r3, #14
 8006402:	f8d7 2244 	ldr.w	r2, [r7, #580]	; 0x244
 8006406:	b2d2      	uxtb	r2, r2
 8006408:	701a      	strb	r2, [r3, #0]
 800640a:	f8d7 3244 	ldr.w	r3, [r7, #580]	; 0x244
 800640e:	b29b      	uxth	r3, r3
 8006410:	0a1b      	lsrs	r3, r3, #8
 8006412:	b29a      	uxth	r2, r3
 8006414:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 8006418:	330f      	adds	r3, #15
 800641a:	b2d2      	uxtb	r2, r2
 800641c:	701a      	strb	r2, [r3, #0]
 800641e:	f8d7 3244 	ldr.w	r3, [r7, #580]	; 0x244
 8006422:	0c1a      	lsrs	r2, r3, #16
 8006424:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 8006428:	3310      	adds	r3, #16
 800642a:	b2d2      	uxtb	r2, r2
 800642c:	701a      	strb	r2, [r3, #0]
 800642e:	f8d7 3244 	ldr.w	r3, [r7, #580]	; 0x244
 8006432:	0e1a      	lsrs	r2, r3, #24
 8006434:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 8006438:	3311      	adds	r3, #17
 800643a:	b2d2      	uxtb	r2, r2
 800643c:	701a      	strb	r2, [r3, #0]
				dir[DIR_Attr] = 0;				/* Reset attribute */
 800643e:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 8006442:	330b      	adds	r3, #11
 8006444:	2200      	movs	r2, #0
 8006446:	701a      	strb	r2, [r3, #0]
				ST_DWORD(dir + DIR_FileSize, 0);/* size = 0 */
 8006448:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 800644c:	331c      	adds	r3, #28
 800644e:	2200      	movs	r2, #0
 8006450:	701a      	strb	r2, [r3, #0]
 8006452:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 8006456:	331d      	adds	r3, #29
 8006458:	2200      	movs	r2, #0
 800645a:	701a      	strb	r2, [r3, #0]
 800645c:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 8006460:	331e      	adds	r3, #30
 8006462:	2200      	movs	r2, #0
 8006464:	701a      	strb	r2, [r3, #0]
 8006466:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 800646a:	331f      	adds	r3, #31
 800646c:	2200      	movs	r2, #0
 800646e:	701a      	strb	r2, [r3, #0]
				cl = ld_clust(dj.fs, dir);		/* Get start cluster */
 8006470:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8006474:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 8006478:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800647c:	f8d7 1248 	ldr.w	r1, [r7, #584]	; 0x248
 8006480:	4618      	mov	r0, r3
 8006482:	f7ff f8d4 	bl	800562e <ld_clust>
 8006486:	f8c7 0240 	str.w	r0, [r7, #576]	; 0x240
				st_clust(dir, 0);				/* cluster = 0 */
 800648a:	2100      	movs	r1, #0
 800648c:	f8d7 0248 	ldr.w	r0, [r7, #584]	; 0x248
 8006490:	f7ff f8fb 	bl	800568a <st_clust>
				dj.fs->wflag = 1;
 8006494:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8006498:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 800649c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80064a0:	2201      	movs	r2, #1
 80064a2:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
				if (cl) {						/* Remove the cluster chain if exist */
 80064a6:	f8d7 3240 	ldr.w	r3, [r7, #576]	; 0x240
 80064aa:	2b00      	cmp	r3, #0
 80064ac:	d059      	beq.n	8006562 <f_open+0x33a>
					dw = dj.fs->winsect;
 80064ae:	f507 7314 	add.w	r3, r7, #592	; 0x250
 80064b2:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 80064b6:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80064ba:	f8d3 322c 	ldr.w	r3, [r3, #556]	; 0x22c
 80064be:	f8c7 3244 	str.w	r3, [r7, #580]	; 0x244
					res = remove_chain(dj.fs, cl);
 80064c2:	f507 7314 	add.w	r3, r7, #592	; 0x250
 80064c6:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 80064ca:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80064ce:	f8d7 1240 	ldr.w	r1, [r7, #576]	; 0x240
 80064d2:	4618      	mov	r0, r3
 80064d4:	f7fe fdaa 	bl	800502c <remove_chain>
 80064d8:	4603      	mov	r3, r0
 80064da:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
					if (res == FR_OK) {
 80064de:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d13d      	bne.n	8006562 <f_open+0x33a>
						dj.fs->last_clust = cl - 1;	/* Reuse the cluster hole */
 80064e6:	f507 7314 	add.w	r3, r7, #592	; 0x250
 80064ea:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 80064ee:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80064f2:	f8d7 2240 	ldr.w	r2, [r7, #576]	; 0x240
 80064f6:	3a01      	subs	r2, #1
 80064f8:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
						res = move_window(dj.fs, dw);
 80064fc:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8006500:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 8006504:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006508:	f8d7 1244 	ldr.w	r1, [r7, #580]	; 0x244
 800650c:	4618      	mov	r0, r3
 800650e:	f7fe fac8 	bl	8004aa2 <move_window>
 8006512:	4603      	mov	r3, r0
 8006514:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
 8006518:	e023      	b.n	8006562 <f_open+0x33a>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Follow succeeded */
 800651a:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 800651e:	2b00      	cmp	r3, #0
 8006520:	d11f      	bne.n	8006562 <f_open+0x33a>
				if (dir[DIR_Attr] & AM_DIR) {	/* It is a directory */
 8006522:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 8006526:	330b      	adds	r3, #11
 8006528:	781b      	ldrb	r3, [r3, #0]
 800652a:	f003 0310 	and.w	r3, r3, #16
 800652e:	2b00      	cmp	r3, #0
 8006530:	d003      	beq.n	800653a <f_open+0x312>
					res = FR_NO_FILE;
 8006532:	2304      	movs	r3, #4
 8006534:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
 8006538:	e013      	b.n	8006562 <f_open+0x33a>
				} else {
					if ((mode & FA_WRITE) && (dir[DIR_Attr] & AM_RDO)) /* R/O violation */
 800653a:	f507 7314 	add.w	r3, r7, #592	; 0x250
 800653e:	f2a3 2349 	subw	r3, r3, #585	; 0x249
 8006542:	781b      	ldrb	r3, [r3, #0]
 8006544:	f003 0302 	and.w	r3, r3, #2
 8006548:	2b00      	cmp	r3, #0
 800654a:	d00a      	beq.n	8006562 <f_open+0x33a>
 800654c:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 8006550:	330b      	adds	r3, #11
 8006552:	781b      	ldrb	r3, [r3, #0]
 8006554:	f003 0301 	and.w	r3, r3, #1
 8006558:	2b00      	cmp	r3, #0
 800655a:	d002      	beq.n	8006562 <f_open+0x33a>
						res = FR_DENIED;
 800655c:	2307      	movs	r3, #7
 800655e:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
				}
			}
		}
		if (res == FR_OK) {
 8006562:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 8006566:	2b00      	cmp	r3, #0
 8006568:	d153      	bne.n	8006612 <f_open+0x3ea>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800656a:	f507 7314 	add.w	r3, r7, #592	; 0x250
 800656e:	f2a3 2349 	subw	r3, r3, #585	; 0x249
 8006572:	781b      	ldrb	r3, [r3, #0]
 8006574:	f003 0308 	and.w	r3, r3, #8
 8006578:	2b00      	cmp	r3, #0
 800657a:	d00b      	beq.n	8006594 <f_open+0x36c>
				mode |= FA__WRITTEN;
 800657c:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8006580:	f2a3 2349 	subw	r3, r3, #585	; 0x249
 8006584:	f507 7214 	add.w	r2, r7, #592	; 0x250
 8006588:	f2a2 2249 	subw	r2, r2, #585	; 0x249
 800658c:	7812      	ldrb	r2, [r2, #0]
 800658e:	f042 0220 	orr.w	r2, r2, #32
 8006592:	701a      	strb	r2, [r3, #0]
			fp->dir_sect = dj.fs->winsect;		/* Pointer to the directory entry */
 8006594:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8006598:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 800659c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80065a0:	f8d3 222c 	ldr.w	r2, [r3, #556]	; 0x22c
 80065a4:	f507 7314 	add.w	r3, r7, #592	; 0x250
 80065a8:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
			fp->dir_ptr = dir;
 80065b2:	f507 7314 	add.w	r3, r7, #592	; 0x250
 80065b6:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	f8d7 2248 	ldr.w	r2, [r7, #584]	; 0x248
 80065c0:	f8c3 2220 	str.w	r2, [r3, #544]	; 0x220
#if _FS_LOCK
			fp->lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 80065c4:	f507 7314 	add.w	r3, r7, #592	; 0x250
 80065c8:	f2a3 2349 	subw	r3, r3, #585	; 0x249
 80065cc:	781b      	ldrb	r3, [r3, #0]
 80065ce:	f023 0301 	bic.w	r3, r3, #1
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	bf14      	ite	ne
 80065d6:	2301      	movne	r3, #1
 80065d8:	2300      	moveq	r3, #0
 80065da:	b2db      	uxtb	r3, r3
 80065dc:	461a      	mov	r2, r3
 80065de:	f107 0320 	add.w	r3, r7, #32
 80065e2:	4611      	mov	r1, r2
 80065e4:	4618      	mov	r0, r3
 80065e6:	f7fe f8ed 	bl	80047c4 <inc_lock>
 80065ea:	4602      	mov	r2, r0
 80065ec:	f507 7314 	add.w	r3, r7, #592	; 0x250
 80065f0:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	f8c3 2228 	str.w	r2, [r3, #552]	; 0x228
			if (!fp->lockid) res = FR_INT_ERR;
 80065fa:	f507 7314 	add.w	r3, r7, #592	; 0x250
 80065fe:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	f8d3 3228 	ldr.w	r3, [r3, #552]	; 0x228
 8006608:	2b00      	cmp	r3, #0
 800660a:	d102      	bne.n	8006612 <f_open+0x3ea>
 800660c:	2302      	movs	r3, #2
 800660e:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
			}
		}
#endif
		FREE_BUF();

		if (res == FR_OK) {
 8006612:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 8006616:	2b00      	cmp	r3, #0
 8006618:	d178      	bne.n	800670c <f_open+0x4e4>
			fp->flag = mode;					/* File access mode */
 800661a:	f507 7314 	add.w	r3, r7, #592	; 0x250
 800661e:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	f507 7214 	add.w	r2, r7, #592	; 0x250
 8006628:	f2a2 2249 	subw	r2, r2, #585	; 0x249
 800662c:	7812      	ldrb	r2, [r2, #0]
 800662e:	f883 2206 	strb.w	r2, [r3, #518]	; 0x206
			fp->err = 0;						/* Clear error flag */
 8006632:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8006636:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	2200      	movs	r2, #0
 800663e:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
			fp->sclust = ld_clust(dj.fs, dir);	/* File start cluster */
 8006642:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8006646:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 800664a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800664e:	f8d7 1248 	ldr.w	r1, [r7, #584]	; 0x248
 8006652:	4618      	mov	r0, r3
 8006654:	f7fe ffeb 	bl	800562e <ld_clust>
 8006658:	4602      	mov	r2, r0
 800665a:	f507 7314 	add.w	r3, r7, #592	; 0x250
 800665e:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
			fp->fsize = LD_DWORD(dir + DIR_FileSize);	/* File size */
 8006668:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 800666c:	331f      	adds	r3, #31
 800666e:	781b      	ldrb	r3, [r3, #0]
 8006670:	061a      	lsls	r2, r3, #24
 8006672:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 8006676:	331e      	adds	r3, #30
 8006678:	781b      	ldrb	r3, [r3, #0]
 800667a:	041b      	lsls	r3, r3, #16
 800667c:	4313      	orrs	r3, r2
 800667e:	f8d7 2248 	ldr.w	r2, [r7, #584]	; 0x248
 8006682:	321d      	adds	r2, #29
 8006684:	7812      	ldrb	r2, [r2, #0]
 8006686:	0212      	lsls	r2, r2, #8
 8006688:	4313      	orrs	r3, r2
 800668a:	f8d7 2248 	ldr.w	r2, [r7, #584]	; 0x248
 800668e:	321c      	adds	r2, #28
 8006690:	7812      	ldrb	r2, [r2, #0]
 8006692:	431a      	orrs	r2, r3
 8006694:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8006698:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
			fp->fptr = 0;						/* File pointer */
 80066a2:	f507 7314 	add.w	r3, r7, #592	; 0x250
 80066a6:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	2200      	movs	r2, #0
 80066ae:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
			fp->dsect = 0;
 80066b2:	f507 7314 	add.w	r3, r7, #592	; 0x250
 80066b6:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	2200      	movs	r2, #0
 80066be:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
#if _USE_FASTSEEK
			fp->cltbl = 0;						/* Normal seek mode */
 80066c2:	f507 7314 	add.w	r3, r7, #592	; 0x250
 80066c6:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	2200      	movs	r2, #0
 80066ce:	f8c3 2224 	str.w	r2, [r3, #548]	; 0x224
#endif
			fp->fs = dj.fs;	 					/* Validate file object */
 80066d2:	f507 7314 	add.w	r3, r7, #592	; 0x250
 80066d6:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 80066da:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80066de:	f507 7314 	add.w	r3, r7, #592	; 0x250
 80066e2:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
			fp->id = fp->fs->id;
 80066ec:	f507 7314 	add.w	r3, r7, #592	; 0x250
 80066f0:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80066fa:	f8b3 2206 	ldrh.w	r2, [r3, #518]	; 0x206
 80066fe:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8006702:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	f8a3 2204 	strh.w	r2, [r3, #516]	; 0x204
		}
	}

	LEAVE_FF(dj.fs, res);
 800670c:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
}
 8006710:	4618      	mov	r0, r3
 8006712:	f507 7714 	add.w	r7, r7, #592	; 0x250
 8006716:	46bd      	mov	sp, r7
 8006718:	bd80      	pop	{r7, pc}

0800671a <f_read>:
	FIL* fp, 		/* Pointer to the file object */
	void* buff,		/* Pointer to data buffer */
	UINT btr,		/* Number of bytes to read */
	UINT* br		/* Pointer to number of bytes read */
)
{
 800671a:	b580      	push	{r7, lr}
 800671c:	b08c      	sub	sp, #48	; 0x30
 800671e:	af00      	add	r7, sp, #0
 8006720:	60f8      	str	r0, [r7, #12]
 8006722:	60b9      	str	r1, [r7, #8]
 8006724:	607a      	str	r2, [r7, #4]
 8006726:	603b      	str	r3, [r7, #0]
	FRESULT res;
	DWORD clst, sect, remain;
	UINT rcnt, cc;
	BYTE csect, *rbuff = (BYTE*)buff;
 8006728:	68bb      	ldr	r3, [r7, #8]
 800672a:	623b      	str	r3, [r7, #32]


	*br = 0;	/* Clear read byte counter */
 800672c:	683b      	ldr	r3, [r7, #0]
 800672e:	2200      	movs	r2, #0
 8006730:	601a      	str	r2, [r3, #0]

	res = validate(fp);							/* Check validity */
 8006732:	68f8      	ldr	r0, [r7, #12]
 8006734:	f7ff fcfc 	bl	8006130 <validate>
 8006738:	4603      	mov	r3, r0
 800673a:	77fb      	strb	r3, [r7, #31]
	if (res != FR_OK) LEAVE_FF(fp->fs, res);
 800673c:	7ffb      	ldrb	r3, [r7, #31]
 800673e:	2b00      	cmp	r3, #0
 8006740:	d001      	beq.n	8006746 <f_read+0x2c>
 8006742:	7ffb      	ldrb	r3, [r7, #31]
 8006744:	e150      	b.n	80069e8 <f_read+0x2ce>
	if (fp->err)								/* Check error */
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	f893 3207 	ldrb.w	r3, [r3, #519]	; 0x207
 800674c:	2b00      	cmp	r3, #0
 800674e:	d003      	beq.n	8006758 <f_read+0x3e>
		LEAVE_FF(fp->fs, (FRESULT)fp->err);
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	f893 3207 	ldrb.w	r3, [r3, #519]	; 0x207
 8006756:	e147      	b.n	80069e8 <f_read+0x2ce>
	if (!(fp->flag & FA_READ)) 					/* Check access mode */
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 800675e:	f003 0301 	and.w	r3, r3, #1
 8006762:	2b00      	cmp	r3, #0
 8006764:	d101      	bne.n	800676a <f_read+0x50>
		LEAVE_FF(fp->fs, FR_DENIED);
 8006766:	2307      	movs	r3, #7
 8006768:	e13e      	b.n	80069e8 <f_read+0x2ce>
	remain = fp->fsize - fp->fptr;
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 8006776:	1ad3      	subs	r3, r2, r3
 8006778:	61bb      	str	r3, [r7, #24]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 800677a:	687a      	ldr	r2, [r7, #4]
 800677c:	69bb      	ldr	r3, [r7, #24]
 800677e:	429a      	cmp	r2, r3
 8006780:	f240 812d 	bls.w	80069de <f_read+0x2c4>
 8006784:	69bb      	ldr	r3, [r7, #24]
 8006786:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 8006788:	e129      	b.n	80069de <f_read+0x2c4>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if ((fp->fptr % SS(fp->fs)) == 0) {		/* On the sector boundary? */
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 8006790:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006794:	2b00      	cmp	r3, #0
 8006796:	f040 80f2 	bne.w	800697e <f_read+0x264>
			csect = (BYTE)(fp->fptr / SS(fp->fs) & (fp->fs->csize - 1));	/* Sector offset in the cluster */
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 80067a0:	0a5b      	lsrs	r3, r3, #9
 80067a2:	b2da      	uxtb	r2, r3
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80067aa:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 80067ae:	3b01      	subs	r3, #1
 80067b0:	b2db      	uxtb	r3, r3
 80067b2:	4013      	ands	r3, r2
 80067b4:	75fb      	strb	r3, [r7, #23]
			if (!csect) {						/* On the cluster boundary? */
 80067b6:	7dfb      	ldrb	r3, [r7, #23]
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	d139      	bne.n	8006830 <f_read+0x116>
				if (fp->fptr == 0) {			/* On the top of the file? */
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	d104      	bne.n	80067d0 <f_read+0xb6>
					clst = fp->sclust;			/* Follow from the origin */
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 80067cc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80067ce:	e018      	b.n	8006802 <f_read+0xe8>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl)
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 80067d6:	2b00      	cmp	r3, #0
 80067d8:	d008      	beq.n	80067ec <f_read+0xd2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 80067e0:	4619      	mov	r1, r3
 80067e2:	68f8      	ldr	r0, [r7, #12]
 80067e4:	f7fe fd19 	bl	800521a <clmt_clust>
 80067e8:	62f8      	str	r0, [r7, #44]	; 0x2c
 80067ea:	e00a      	b.n	8006802 <f_read+0xe8>
					else
#endif
						clst = get_fat(fp->fs, fp->clust);	/* Follow cluster chain on the FAT */
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80067f2:	68fb      	ldr	r3, [r7, #12]
 80067f4:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80067f8:	4619      	mov	r1, r3
 80067fa:	4610      	mov	r0, r2
 80067fc:	f7fe fa4e 	bl	8004c9c <get_fat>
 8006800:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				if (clst < 2) ABORT(fp->fs, FR_INT_ERR);
 8006802:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006804:	2b01      	cmp	r3, #1
 8006806:	d805      	bhi.n	8006814 <f_read+0xfa>
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	2202      	movs	r2, #2
 800680c:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 8006810:	2302      	movs	r3, #2
 8006812:	e0e9      	b.n	80069e8 <f_read+0x2ce>
				if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 8006814:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006816:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800681a:	d105      	bne.n	8006828 <f_read+0x10e>
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	2201      	movs	r2, #1
 8006820:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 8006824:	2301      	movs	r3, #1
 8006826:	e0df      	b.n	80069e8 <f_read+0x2ce>
				fp->clust = clst;				/* Update current cluster */
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800682c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
			}
			sect = clust2sect(fp->fs, fp->clust);	/* Get current sector */
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800683c:	4619      	mov	r1, r3
 800683e:	4610      	mov	r0, r2
 8006840:	f7fe fa0a 	bl	8004c58 <clust2sect>
 8006844:	6138      	str	r0, [r7, #16]
			if (!sect) ABORT(fp->fs, FR_INT_ERR);
 8006846:	693b      	ldr	r3, [r7, #16]
 8006848:	2b00      	cmp	r3, #0
 800684a:	d105      	bne.n	8006858 <f_read+0x13e>
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	2202      	movs	r2, #2
 8006850:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 8006854:	2302      	movs	r3, #2
 8006856:	e0c7      	b.n	80069e8 <f_read+0x2ce>
			sect += csect;
 8006858:	7dfb      	ldrb	r3, [r7, #23]
 800685a:	693a      	ldr	r2, [r7, #16]
 800685c:	4413      	add	r3, r2
 800685e:	613b      	str	r3, [r7, #16]
			cc = btr / SS(fp->fs);				/* When remaining bytes >= sector size, */
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	0a5b      	lsrs	r3, r3, #9
 8006864:	627b      	str	r3, [r7, #36]	; 0x24
			if (cc) {							/* Read maximum contiguous sectors directly */
 8006866:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006868:	2b00      	cmp	r3, #0
 800686a:	d046      	beq.n	80068fa <f_read+0x1e0>
				if (csect + cc > fp->fs->csize)	/* Clip at cluster boundary */
 800686c:	7dfa      	ldrb	r2, [r7, #23]
 800686e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006870:	4413      	add	r3, r2
 8006872:	68fa      	ldr	r2, [r7, #12]
 8006874:	f8d2 2200 	ldr.w	r2, [r2, #512]	; 0x200
 8006878:	f892 2202 	ldrb.w	r2, [r2, #514]	; 0x202
 800687c:	4293      	cmp	r3, r2
 800687e:	d908      	bls.n	8006892 <f_read+0x178>
					cc = fp->fs->csize - csect;
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006886:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 800688a:	461a      	mov	r2, r3
 800688c:	7dfb      	ldrb	r3, [r7, #23]
 800688e:	1ad3      	subs	r3, r2, r3
 8006890:	627b      	str	r3, [r7, #36]	; 0x24
				if (disk_read(fp->fs->drv, rbuff, sect, cc) != RES_OK)
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006898:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 800689c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800689e:	693a      	ldr	r2, [r7, #16]
 80068a0:	6a39      	ldr	r1, [r7, #32]
 80068a2:	f7fd fe23 	bl	80044ec <disk_read>
 80068a6:	4603      	mov	r3, r0
 80068a8:	2b00      	cmp	r3, #0
 80068aa:	d005      	beq.n	80068b8 <f_read+0x19e>
					ABORT(fp->fs, FR_DISK_ERR);
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	2201      	movs	r2, #1
 80068b0:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 80068b4:	2301      	movs	r3, #1
 80068b6:	e097      	b.n	80069e8 <f_read+0x2ce>
#if !_FS_READONLY && _FS_MINIMIZE <= 2			/* Replace one of the read sectors with cached data if it contains a dirty sector */
#if _FS_TINY
				if (fp->fs->wflag && fp->fs->winsect - sect < cc)
					mem_cpy(rbuff + ((fp->fs->winsect - sect) * SS(fp->fs)), fp->fs->win.d8, SS(fp->fs));
#else
				if ((fp->flag & FA__DIRTY) && fp->dsect - sect < cc)
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 80068be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80068c2:	2b00      	cmp	r3, #0
 80068c4:	d015      	beq.n	80068f2 <f_read+0x1d8>
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
 80068cc:	693b      	ldr	r3, [r7, #16]
 80068ce:	1ad3      	subs	r3, r2, r3
 80068d0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80068d2:	429a      	cmp	r2, r3
 80068d4:	d90d      	bls.n	80068f2 <f_read+0x1d8>
					mem_cpy(rbuff + ((fp->dsect - sect) * SS(fp->fs)), fp->buf.d8, SS(fp->fs));
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
 80068dc:	693b      	ldr	r3, [r7, #16]
 80068de:	1ad3      	subs	r3, r2, r3
 80068e0:	025b      	lsls	r3, r3, #9
 80068e2:	6a3a      	ldr	r2, [r7, #32]
 80068e4:	4413      	add	r3, r2
 80068e6:	68f9      	ldr	r1, [r7, #12]
 80068e8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80068ec:	4618      	mov	r0, r3
 80068ee:	f7fd fe5b 	bl	80045a8 <mem_cpy>
#endif
#endif
				rcnt = SS(fp->fs) * cc;			/* Number of bytes transferred */
 80068f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068f4:	025b      	lsls	r3, r3, #9
 80068f6:	62bb      	str	r3, [r7, #40]	; 0x28
				continue;
 80068f8:	e05b      	b.n	80069b2 <f_read+0x298>
			}
#if !_FS_TINY
			if (fp->dsect != sect) {			/* Load data sector if not in cache */
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8006900:	693a      	ldr	r2, [r7, #16]
 8006902:	429a      	cmp	r2, r3
 8006904:	d037      	beq.n	8006976 <f_read+0x25c>
#if !_FS_READONLY
				if (fp->flag & FA__DIRTY) {		/* Write-back dirty sector cache */
 8006906:	68fb      	ldr	r3, [r7, #12]
 8006908:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 800690c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006910:	2b00      	cmp	r3, #0
 8006912:	d01d      	beq.n	8006950 <f_read+0x236>
					if (disk_write(fp->fs->drv, fp->buf.d8, fp->dsect, 1) != RES_OK)
 8006914:	68fb      	ldr	r3, [r7, #12]
 8006916:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800691a:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 800691e:	68f9      	ldr	r1, [r7, #12]
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
 8006926:	2301      	movs	r3, #1
 8006928:	f7fd fe00 	bl	800452c <disk_write>
 800692c:	4603      	mov	r3, r0
 800692e:	2b00      	cmp	r3, #0
 8006930:	d005      	beq.n	800693e <f_read+0x224>
						ABORT(fp->fs, FR_DISK_ERR);
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	2201      	movs	r2, #1
 8006936:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 800693a:	2301      	movs	r3, #1
 800693c:	e054      	b.n	80069e8 <f_read+0x2ce>
					fp->flag &= ~FA__DIRTY;
 800693e:	68fb      	ldr	r3, [r7, #12]
 8006940:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 8006944:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006948:	b2da      	uxtb	r2, r3
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	f883 2206 	strb.w	r2, [r3, #518]	; 0x206
				}
#endif
				if (disk_read(fp->fs->drv, fp->buf.d8, sect, 1) != RES_OK)	/* Fill sector cache */
 8006950:	68fb      	ldr	r3, [r7, #12]
 8006952:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006956:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 800695a:	68f9      	ldr	r1, [r7, #12]
 800695c:	2301      	movs	r3, #1
 800695e:	693a      	ldr	r2, [r7, #16]
 8006960:	f7fd fdc4 	bl	80044ec <disk_read>
 8006964:	4603      	mov	r3, r0
 8006966:	2b00      	cmp	r3, #0
 8006968:	d005      	beq.n	8006976 <f_read+0x25c>
					ABORT(fp->fs, FR_DISK_ERR);
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	2201      	movs	r2, #1
 800696e:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 8006972:	2301      	movs	r3, #1
 8006974:	e038      	b.n	80069e8 <f_read+0x2ce>
			}
#endif
			fp->dsect = sect;
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	693a      	ldr	r2, [r7, #16]
 800697a:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
		}
		rcnt = SS(fp->fs) - ((UINT)fp->fptr % SS(fp->fs));	/* Get partial sector data from sector buffer */
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 8006984:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006988:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 800698c:	62bb      	str	r3, [r7, #40]	; 0x28
		if (rcnt > btr) rcnt = btr;
 800698e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	429a      	cmp	r2, r3
 8006994:	d901      	bls.n	800699a <f_read+0x280>
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	62bb      	str	r3, [r7, #40]	; 0x28
#if _FS_TINY
		if (move_window(fp->fs, fp->dsect) != FR_OK)		/* Move sector window */
			ABORT(fp->fs, FR_DISK_ERR);
		mem_cpy(rbuff, &fp->fs->win.d8[fp->fptr % SS(fp->fs)], rcnt);	/* Pick partial sector */
#else
		mem_cpy(rbuff, &fp->buf.d8[fp->fptr % SS(fp->fs)], rcnt);	/* Pick partial sector */
 800699a:	68fb      	ldr	r3, [r7, #12]
 800699c:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 80069a0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80069a4:	68fa      	ldr	r2, [r7, #12]
 80069a6:	4413      	add	r3, r2
 80069a8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80069aa:	4619      	mov	r1, r3
 80069ac:	6a38      	ldr	r0, [r7, #32]
 80069ae:	f7fd fdfb 	bl	80045a8 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 80069b2:	6a3a      	ldr	r2, [r7, #32]
 80069b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80069b6:	4413      	add	r3, r2
 80069b8:	623b      	str	r3, [r7, #32]
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 80069c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80069c2:	441a      	add	r2, r3
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
 80069ca:	683b      	ldr	r3, [r7, #0]
 80069cc:	681a      	ldr	r2, [r3, #0]
 80069ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80069d0:	441a      	add	r2, r3
 80069d2:	683b      	ldr	r3, [r7, #0]
 80069d4:	601a      	str	r2, [r3, #0]
 80069d6:	687a      	ldr	r2, [r7, #4]
 80069d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80069da:	1ad3      	subs	r3, r2, r3
 80069dc:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	2b00      	cmp	r3, #0
 80069e2:	f47f aed2 	bne.w	800678a <f_read+0x70>
#endif
	}

	LEAVE_FF(fp->fs, FR_OK);
 80069e6:	2300      	movs	r3, #0
}
 80069e8:	4618      	mov	r0, r3
 80069ea:	3730      	adds	r7, #48	; 0x30
 80069ec:	46bd      	mov	sp, r7
 80069ee:	bd80      	pop	{r7, pc}

080069f0 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 80069f0:	b580      	push	{r7, lr}
 80069f2:	b086      	sub	sp, #24
 80069f4:	af00      	add	r7, sp, #0
 80069f6:	6078      	str	r0, [r7, #4]
	FRESULT res;
	DWORD tm;
	BYTE *dir;


	res = validate(fp);					/* Check validity of the object */
 80069f8:	6878      	ldr	r0, [r7, #4]
 80069fa:	f7ff fb99 	bl	8006130 <validate>
 80069fe:	4603      	mov	r3, r0
 8006a00:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8006a02:	7dfb      	ldrb	r3, [r7, #23]
 8006a04:	2b00      	cmp	r3, #0
 8006a06:	f040 80a8 	bne.w	8006b5a <f_sync+0x16a>
		if (fp->flag & FA__WRITTEN) {	/* Has the file been written? */
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 8006a10:	f003 0320 	and.w	r3, r3, #32
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	f000 80a0 	beq.w	8006b5a <f_sync+0x16a>
			/* Write-back dirty buffer */
#if !_FS_TINY
			if (fp->flag & FA__DIRTY) {
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 8006a20:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006a24:	2b00      	cmp	r3, #0
 8006a26:	d019      	beq.n	8006a5c <f_sync+0x6c>
				if (disk_write(fp->fs->drv, fp->buf.d8, fp->dsect, 1) != RES_OK)
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006a2e:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 8006a32:	6879      	ldr	r1, [r7, #4]
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
 8006a3a:	2301      	movs	r3, #1
 8006a3c:	f7fd fd76 	bl	800452c <disk_write>
 8006a40:	4603      	mov	r3, r0
 8006a42:	2b00      	cmp	r3, #0
 8006a44:	d001      	beq.n	8006a4a <f_sync+0x5a>
					LEAVE_FF(fp->fs, FR_DISK_ERR);
 8006a46:	2301      	movs	r3, #1
 8006a48:	e088      	b.n	8006b5c <f_sync+0x16c>
				fp->flag &= ~FA__DIRTY;
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 8006a50:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006a54:	b2da      	uxtb	r2, r3
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	f883 2206 	strb.w	r2, [r3, #518]	; 0x206
			}
#endif
			/* Update the directory entry */
			res = move_window(fp->fs, fp->dir_sect);
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 8006a68:	4619      	mov	r1, r3
 8006a6a:	4610      	mov	r0, r2
 8006a6c:	f7fe f819 	bl	8004aa2 <move_window>
 8006a70:	4603      	mov	r3, r0
 8006a72:	75fb      	strb	r3, [r7, #23]
			if (res == FR_OK) {
 8006a74:	7dfb      	ldrb	r3, [r7, #23]
 8006a76:	2b00      	cmp	r3, #0
 8006a78:	d16f      	bne.n	8006b5a <f_sync+0x16a>
				dir = fp->dir_ptr;
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8006a80:	613b      	str	r3, [r7, #16]
				dir[DIR_Attr] |= AM_ARC;					/* Set archive bit */
 8006a82:	693b      	ldr	r3, [r7, #16]
 8006a84:	330b      	adds	r3, #11
 8006a86:	781a      	ldrb	r2, [r3, #0]
 8006a88:	693b      	ldr	r3, [r7, #16]
 8006a8a:	330b      	adds	r3, #11
 8006a8c:	f042 0220 	orr.w	r2, r2, #32
 8006a90:	b2d2      	uxtb	r2, r2
 8006a92:	701a      	strb	r2, [r3, #0]
				ST_DWORD(dir + DIR_FileSize, fp->fsize);	/* Update file size */
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8006a9a:	693b      	ldr	r3, [r7, #16]
 8006a9c:	331c      	adds	r3, #28
 8006a9e:	b2d2      	uxtb	r2, r2
 8006aa0:	701a      	strb	r2, [r3, #0]
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8006aa8:	b29b      	uxth	r3, r3
 8006aaa:	0a1b      	lsrs	r3, r3, #8
 8006aac:	b29a      	uxth	r2, r3
 8006aae:	693b      	ldr	r3, [r7, #16]
 8006ab0:	331d      	adds	r3, #29
 8006ab2:	b2d2      	uxtb	r2, r2
 8006ab4:	701a      	strb	r2, [r3, #0]
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8006abc:	0c1a      	lsrs	r2, r3, #16
 8006abe:	693b      	ldr	r3, [r7, #16]
 8006ac0:	331e      	adds	r3, #30
 8006ac2:	b2d2      	uxtb	r2, r2
 8006ac4:	701a      	strb	r2, [r3, #0]
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8006acc:	0e1a      	lsrs	r2, r3, #24
 8006ace:	693b      	ldr	r3, [r7, #16]
 8006ad0:	331f      	adds	r3, #31
 8006ad2:	b2d2      	uxtb	r2, r2
 8006ad4:	701a      	strb	r2, [r3, #0]
				st_clust(dir, fp->sclust);					/* Update start cluster */
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8006adc:	4619      	mov	r1, r3
 8006ade:	6938      	ldr	r0, [r7, #16]
 8006ae0:	f7fe fdd3 	bl	800568a <st_clust>
				tm = GET_FATTIME();							/* Update updated time */
 8006ae4:	f7fc ff84 	bl	80039f0 <get_fattime>
 8006ae8:	60f8      	str	r0, [r7, #12]
				ST_DWORD(dir + DIR_WrtTime, tm);
 8006aea:	693b      	ldr	r3, [r7, #16]
 8006aec:	3316      	adds	r3, #22
 8006aee:	68fa      	ldr	r2, [r7, #12]
 8006af0:	b2d2      	uxtb	r2, r2
 8006af2:	701a      	strb	r2, [r3, #0]
 8006af4:	68fb      	ldr	r3, [r7, #12]
 8006af6:	b29b      	uxth	r3, r3
 8006af8:	0a1b      	lsrs	r3, r3, #8
 8006afa:	b29a      	uxth	r2, r3
 8006afc:	693b      	ldr	r3, [r7, #16]
 8006afe:	3317      	adds	r3, #23
 8006b00:	b2d2      	uxtb	r2, r2
 8006b02:	701a      	strb	r2, [r3, #0]
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	0c1a      	lsrs	r2, r3, #16
 8006b08:	693b      	ldr	r3, [r7, #16]
 8006b0a:	3318      	adds	r3, #24
 8006b0c:	b2d2      	uxtb	r2, r2
 8006b0e:	701a      	strb	r2, [r3, #0]
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	0e1a      	lsrs	r2, r3, #24
 8006b14:	693b      	ldr	r3, [r7, #16]
 8006b16:	3319      	adds	r3, #25
 8006b18:	b2d2      	uxtb	r2, r2
 8006b1a:	701a      	strb	r2, [r3, #0]
				ST_WORD(dir + DIR_LstAccDate, 0);
 8006b1c:	693b      	ldr	r3, [r7, #16]
 8006b1e:	3312      	adds	r3, #18
 8006b20:	2200      	movs	r2, #0
 8006b22:	701a      	strb	r2, [r3, #0]
 8006b24:	693b      	ldr	r3, [r7, #16]
 8006b26:	3313      	adds	r3, #19
 8006b28:	2200      	movs	r2, #0
 8006b2a:	701a      	strb	r2, [r3, #0]
				fp->flag &= ~FA__WRITTEN;
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 8006b32:	f023 0320 	bic.w	r3, r3, #32
 8006b36:	b2da      	uxtb	r2, r3
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	f883 2206 	strb.w	r2, [r3, #518]	; 0x206
				fp->fs->wflag = 1;
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006b44:	2201      	movs	r2, #1
 8006b46:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
				res = sync_fs(fp->fs);
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006b50:	4618      	mov	r0, r3
 8006b52:	f7fd ffd4 	bl	8004afe <sync_fs>
 8006b56:	4603      	mov	r3, r0
 8006b58:	75fb      	strb	r3, [r7, #23]
			}
		}
	}

	LEAVE_FF(fp->fs, res);
 8006b5a:	7dfb      	ldrb	r3, [r7, #23]
}
 8006b5c:	4618      	mov	r0, r3
 8006b5e:	3718      	adds	r7, #24
 8006b60:	46bd      	mov	sp, r7
 8006b62:	bd80      	pop	{r7, pc}

08006b64 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL *fp		/* Pointer to the file object to be closed */
)
{
 8006b64:	b580      	push	{r7, lr}
 8006b66:	b084      	sub	sp, #16
 8006b68:	af00      	add	r7, sp, #0
 8006b6a:	6078      	str	r0, [r7, #4]
	FRESULT res;


#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 8006b6c:	6878      	ldr	r0, [r7, #4]
 8006b6e:	f7ff ff3f 	bl	80069f0 <f_sync>
 8006b72:	4603      	mov	r3, r0
 8006b74:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 8006b76:	7bfb      	ldrb	r3, [r7, #15]
 8006b78:	2b00      	cmp	r3, #0
 8006b7a:	d116      	bne.n	8006baa <f_close+0x46>
#endif
	{
		res = validate(fp);				/* Lock volume */
 8006b7c:	6878      	ldr	r0, [r7, #4]
 8006b7e:	f7ff fad7 	bl	8006130 <validate>
 8006b82:	4603      	mov	r3, r0
 8006b84:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8006b86:	7bfb      	ldrb	r3, [r7, #15]
 8006b88:	2b00      	cmp	r3, #0
 8006b8a:	d10e      	bne.n	8006baa <f_close+0x46>
#if _FS_REENTRANT
			FATFS *fs = fp->fs;
#endif
#if _FS_LOCK
			res = dec_lock(fp->lockid);	/* Decrement file open counter */
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	f8d3 3228 	ldr.w	r3, [r3, #552]	; 0x228
 8006b92:	4618      	mov	r0, r3
 8006b94:	f7fd fece 	bl	8004934 <dec_lock>
 8006b98:	4603      	mov	r3, r0
 8006b9a:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 8006b9c:	7bfb      	ldrb	r3, [r7, #15]
 8006b9e:	2b00      	cmp	r3, #0
 8006ba0:	d103      	bne.n	8006baa <f_close+0x46>
#endif
				fp->fs = 0;				/* Invalidate file object */
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	2200      	movs	r2, #0
 8006ba6:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 8006baa:	7bfb      	ldrb	r3, [r7, #15]
}
 8006bac:	4618      	mov	r0, r3
 8006bae:	3710      	adds	r7, #16
 8006bb0:	46bd      	mov	sp, r7
 8006bb2:	bd80      	pop	{r7, pc}

08006bb4 <f_gets>:
TCHAR* f_gets (
	TCHAR* buff,	/* Pointer to the string buffer to read */
	int len,		/* Size of string buffer (characters) */
	FIL* fp			/* Pointer to the file object */
)
{
 8006bb4:	b580      	push	{r7, lr}
 8006bb6:	b088      	sub	sp, #32
 8006bb8:	af00      	add	r7, sp, #0
 8006bba:	60f8      	str	r0, [r7, #12]
 8006bbc:	60b9      	str	r1, [r7, #8]
 8006bbe:	607a      	str	r2, [r7, #4]
	int n = 0;
 8006bc0:	2300      	movs	r3, #0
 8006bc2:	61fb      	str	r3, [r7, #28]
	TCHAR c, *p = buff;
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	61bb      	str	r3, [r7, #24]
	BYTE s[2];
	UINT rc;


	while (n < len - 1) {	/* Read characters until buffer gets filled */
 8006bc8:	e01b      	b.n	8006c02 <f_gets+0x4e>
		}
		c = ff_convert(c, 1);	/* OEM -> Unicode */
		if (!c) c = '?';
#endif
#else						/* Read a character without conversion */
		f_read(fp, s, 1, &rc);
 8006bca:	f107 0310 	add.w	r3, r7, #16
 8006bce:	f107 0114 	add.w	r1, r7, #20
 8006bd2:	2201      	movs	r2, #1
 8006bd4:	6878      	ldr	r0, [r7, #4]
 8006bd6:	f7ff fda0 	bl	800671a <f_read>
		if (rc != 1) break;
 8006bda:	693b      	ldr	r3, [r7, #16]
 8006bdc:	2b01      	cmp	r3, #1
 8006bde:	d116      	bne.n	8006c0e <f_gets+0x5a>
		c = s[0];
 8006be0:	7d3b      	ldrb	r3, [r7, #20]
 8006be2:	75fb      	strb	r3, [r7, #23]
#endif
		if (_USE_STRFUNC == 2 && c == '\r') continue;	/* Strip '\r' */
 8006be4:	7dfb      	ldrb	r3, [r7, #23]
 8006be6:	2b0d      	cmp	r3, #13
 8006be8:	d100      	bne.n	8006bec <f_gets+0x38>
 8006bea:	e00a      	b.n	8006c02 <f_gets+0x4e>
		*p++ = c;
 8006bec:	69bb      	ldr	r3, [r7, #24]
 8006bee:	1c5a      	adds	r2, r3, #1
 8006bf0:	61ba      	str	r2, [r7, #24]
 8006bf2:	7dfa      	ldrb	r2, [r7, #23]
 8006bf4:	701a      	strb	r2, [r3, #0]
		n++;
 8006bf6:	69fb      	ldr	r3, [r7, #28]
 8006bf8:	3301      	adds	r3, #1
 8006bfa:	61fb      	str	r3, [r7, #28]
		if (c == '\n') break;		/* Break on EOL */
 8006bfc:	7dfb      	ldrb	r3, [r7, #23]
 8006bfe:	2b0a      	cmp	r3, #10
 8006c00:	d007      	beq.n	8006c12 <f_gets+0x5e>
	while (n < len - 1) {	/* Read characters until buffer gets filled */
 8006c02:	68bb      	ldr	r3, [r7, #8]
 8006c04:	3b01      	subs	r3, #1
 8006c06:	69fa      	ldr	r2, [r7, #28]
 8006c08:	429a      	cmp	r2, r3
 8006c0a:	dbde      	blt.n	8006bca <f_gets+0x16>
 8006c0c:	e002      	b.n	8006c14 <f_gets+0x60>
		if (rc != 1) break;
 8006c0e:	bf00      	nop
 8006c10:	e000      	b.n	8006c14 <f_gets+0x60>
		if (c == '\n') break;		/* Break on EOL */
 8006c12:	bf00      	nop
	}
	*p = 0;
 8006c14:	69bb      	ldr	r3, [r7, #24]
 8006c16:	2200      	movs	r2, #0
 8006c18:	701a      	strb	r2, [r3, #0]
	return n ? buff : 0;			/* When no data read (eof or error), return with error. */
 8006c1a:	69fb      	ldr	r3, [r7, #28]
 8006c1c:	2b00      	cmp	r3, #0
 8006c1e:	d001      	beq.n	8006c24 <f_gets+0x70>
 8006c20:	68fb      	ldr	r3, [r7, #12]
 8006c22:	e000      	b.n	8006c26 <f_gets+0x72>
 8006c24:	2300      	movs	r3, #0
}
 8006c26:	4618      	mov	r0, r3
 8006c28:	3720      	adds	r7, #32
 8006c2a:	46bd      	mov	sp, r7
 8006c2c:	bd80      	pop	{r7, pc}
	...

08006c30 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the paramter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8006c30:	b480      	push	{r7}
 8006c32:	b087      	sub	sp, #28
 8006c34:	af00      	add	r7, sp, #0
 8006c36:	60f8      	str	r0, [r7, #12]
 8006c38:	60b9      	str	r1, [r7, #8]
 8006c3a:	4613      	mov	r3, r2
 8006c3c:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8006c3e:	2301      	movs	r3, #1
 8006c40:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8006c42:	2300      	movs	r3, #0
 8006c44:	75bb      	strb	r3, [r7, #22]
  
  if(disk.nbr <= _VOLUMES)
 8006c46:	4b1f      	ldr	r3, [pc, #124]	; (8006cc4 <FATFS_LinkDriverEx+0x94>)
 8006c48:	7a5b      	ldrb	r3, [r3, #9]
 8006c4a:	b2db      	uxtb	r3, r3
 8006c4c:	2b01      	cmp	r3, #1
 8006c4e:	d831      	bhi.n	8006cb4 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8006c50:	4b1c      	ldr	r3, [pc, #112]	; (8006cc4 <FATFS_LinkDriverEx+0x94>)
 8006c52:	7a5b      	ldrb	r3, [r3, #9]
 8006c54:	b2db      	uxtb	r3, r3
 8006c56:	461a      	mov	r2, r3
 8006c58:	4b1a      	ldr	r3, [pc, #104]	; (8006cc4 <FATFS_LinkDriverEx+0x94>)
 8006c5a:	2100      	movs	r1, #0
 8006c5c:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;  
 8006c5e:	4b19      	ldr	r3, [pc, #100]	; (8006cc4 <FATFS_LinkDriverEx+0x94>)
 8006c60:	7a5b      	ldrb	r3, [r3, #9]
 8006c62:	b2db      	uxtb	r3, r3
 8006c64:	4a17      	ldr	r2, [pc, #92]	; (8006cc4 <FATFS_LinkDriverEx+0x94>)
 8006c66:	009b      	lsls	r3, r3, #2
 8006c68:	4413      	add	r3, r2
 8006c6a:	68fa      	ldr	r2, [r7, #12]
 8006c6c:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;  
 8006c6e:	4b15      	ldr	r3, [pc, #84]	; (8006cc4 <FATFS_LinkDriverEx+0x94>)
 8006c70:	7a5b      	ldrb	r3, [r3, #9]
 8006c72:	b2db      	uxtb	r3, r3
 8006c74:	461a      	mov	r2, r3
 8006c76:	4b13      	ldr	r3, [pc, #76]	; (8006cc4 <FATFS_LinkDriverEx+0x94>)
 8006c78:	4413      	add	r3, r2
 8006c7a:	79fa      	ldrb	r2, [r7, #7]
 8006c7c:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8006c7e:	4b11      	ldr	r3, [pc, #68]	; (8006cc4 <FATFS_LinkDriverEx+0x94>)
 8006c80:	7a5b      	ldrb	r3, [r3, #9]
 8006c82:	b2db      	uxtb	r3, r3
 8006c84:	1c5a      	adds	r2, r3, #1
 8006c86:	b2d1      	uxtb	r1, r2
 8006c88:	4a0e      	ldr	r2, [pc, #56]	; (8006cc4 <FATFS_LinkDriverEx+0x94>)
 8006c8a:	7251      	strb	r1, [r2, #9]
 8006c8c:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8006c8e:	7dbb      	ldrb	r3, [r7, #22]
 8006c90:	3330      	adds	r3, #48	; 0x30
 8006c92:	b2da      	uxtb	r2, r3
 8006c94:	68bb      	ldr	r3, [r7, #8]
 8006c96:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8006c98:	68bb      	ldr	r3, [r7, #8]
 8006c9a:	3301      	adds	r3, #1
 8006c9c:	223a      	movs	r2, #58	; 0x3a
 8006c9e:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8006ca0:	68bb      	ldr	r3, [r7, #8]
 8006ca2:	3302      	adds	r3, #2
 8006ca4:	222f      	movs	r2, #47	; 0x2f
 8006ca6:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8006ca8:	68bb      	ldr	r3, [r7, #8]
 8006caa:	3303      	adds	r3, #3
 8006cac:	2200      	movs	r2, #0
 8006cae:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8006cb0:	2300      	movs	r3, #0
 8006cb2:	75fb      	strb	r3, [r7, #23]
  }
  
  return ret;
 8006cb4:	7dfb      	ldrb	r3, [r7, #23]
}
 8006cb6:	4618      	mov	r0, r3
 8006cb8:	371c      	adds	r7, #28
 8006cba:	46bd      	mov	sp, r7
 8006cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cc0:	4770      	bx	lr
 8006cc2:	bf00      	nop
 8006cc4:	200001e8 	.word	0x200001e8

08006cc8 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path 
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(Diskio_drvTypeDef *drv, char *path)
{
 8006cc8:	b580      	push	{r7, lr}
 8006cca:	b082      	sub	sp, #8
 8006ccc:	af00      	add	r7, sp, #0
 8006cce:	6078      	str	r0, [r7, #4]
 8006cd0:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8006cd2:	2200      	movs	r2, #0
 8006cd4:	6839      	ldr	r1, [r7, #0]
 8006cd6:	6878      	ldr	r0, [r7, #4]
 8006cd8:	f7ff ffaa 	bl	8006c30 <FATFS_LinkDriverEx>
 8006cdc:	4603      	mov	r3, r0
}
 8006cde:	4618      	mov	r0, r3
 8006ce0:	3708      	adds	r7, #8
 8006ce2:	46bd      	mov	sp, r7
 8006ce4:	bd80      	pop	{r7, pc}
	...

08006ce8 <__libc_init_array>:
 8006ce8:	b570      	push	{r4, r5, r6, lr}
 8006cea:	4d0d      	ldr	r5, [pc, #52]	; (8006d20 <__libc_init_array+0x38>)
 8006cec:	4c0d      	ldr	r4, [pc, #52]	; (8006d24 <__libc_init_array+0x3c>)
 8006cee:	1b64      	subs	r4, r4, r5
 8006cf0:	10a4      	asrs	r4, r4, #2
 8006cf2:	2600      	movs	r6, #0
 8006cf4:	42a6      	cmp	r6, r4
 8006cf6:	d109      	bne.n	8006d0c <__libc_init_array+0x24>
 8006cf8:	4d0b      	ldr	r5, [pc, #44]	; (8006d28 <__libc_init_array+0x40>)
 8006cfa:	4c0c      	ldr	r4, [pc, #48]	; (8006d2c <__libc_init_array+0x44>)
 8006cfc:	f000 f820 	bl	8006d40 <_init>
 8006d00:	1b64      	subs	r4, r4, r5
 8006d02:	10a4      	asrs	r4, r4, #2
 8006d04:	2600      	movs	r6, #0
 8006d06:	42a6      	cmp	r6, r4
 8006d08:	d105      	bne.n	8006d16 <__libc_init_array+0x2e>
 8006d0a:	bd70      	pop	{r4, r5, r6, pc}
 8006d0c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006d10:	4798      	blx	r3
 8006d12:	3601      	adds	r6, #1
 8006d14:	e7ee      	b.n	8006cf4 <__libc_init_array+0xc>
 8006d16:	f855 3b04 	ldr.w	r3, [r5], #4
 8006d1a:	4798      	blx	r3
 8006d1c:	3601      	adds	r6, #1
 8006d1e:	e7f2      	b.n	8006d06 <__libc_init_array+0x1e>
 8006d20:	08006e64 	.word	0x08006e64
 8006d24:	08006e64 	.word	0x08006e64
 8006d28:	08006e64 	.word	0x08006e64
 8006d2c:	08006e68 	.word	0x08006e68

08006d30 <memset>:
 8006d30:	4402      	add	r2, r0
 8006d32:	4603      	mov	r3, r0
 8006d34:	4293      	cmp	r3, r2
 8006d36:	d100      	bne.n	8006d3a <memset+0xa>
 8006d38:	4770      	bx	lr
 8006d3a:	f803 1b01 	strb.w	r1, [r3], #1
 8006d3e:	e7f9      	b.n	8006d34 <memset+0x4>

08006d40 <_init>:
 8006d40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006d42:	bf00      	nop
 8006d44:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006d46:	bc08      	pop	{r3}
 8006d48:	469e      	mov	lr, r3
 8006d4a:	4770      	bx	lr

08006d4c <_fini>:
 8006d4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006d4e:	bf00      	nop
 8006d50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006d52:	bc08      	pop	{r3}
 8006d54:	469e      	mov	lr, r3
 8006d56:	4770      	bx	lr
