"use strict";(self.webpackChunkPCB_Design=self.webpackChunkPCB_Design||[]).push([[7246],{1064:(e,t,o)=>{o.r(t),o.d(t,{assets:()=>p,contentTitle:()=>a,default:()=>d,frontMatter:()=>s,metadata:()=>n,toc:()=>i});const n=JSON.parse('{"id":"projects/project-mcu-datalogger/place-components","title":"Layout 3 - Place Components","description":"","source":"@site/docs/09_projects/02_project-mcu-datalogger/place-components.md","sourceDirName":"09_projects/02_project-mcu-datalogger","slug":"/projects/project-mcu-datalogger/place-components","permalink":"/PCB-Design-with-KiCad/docs/projects/project-mcu-datalogger/place-components","draft":false,"unlisted":false,"editUrl":"https://github.com/CagriCatik/PCB-Design-with-KiCad/tree/edit/main/webpage/docs/09_projects/02_project-mcu-datalogger/place-components.md","tags":[],"version":"current","frontMatter":{},"sidebar":"projectsSidebar","previous":{"title":"Schema 5 - Nets","permalink":"/PCB-Design-with-KiCad/docs/projects/project-mcu-datalogger/nets"},"next":{"title":"Layout 4 - Route","permalink":"/PCB-Design-with-KiCad/docs/projects/project-mcu-datalogger/route"}}');var c=o(4848),r=o(8453);const s={},a="Layout 3 - Place Components",p={},i=[];function u(e){const t={h1:"h1",header:"header",...(0,r.R)(),...e.components};return(0,c.jsx)(t.header,{children:(0,c.jsx)(t.h1,{id:"layout-3---place-components",children:"Layout 3 - Place Components"})})}function d(e={}){const{wrapper:t}={...(0,r.R)(),...e.components};return t?(0,c.jsx)(t,{...e,children:(0,c.jsx)(u,{...e})}):u(e)}},8453:(e,t,o)=>{o.d(t,{R:()=>s,x:()=>a});var n=o(6540);const c={},r=n.createContext(c);function s(e){const t=n.useContext(r);return n.useMemo((function(){return"function"==typeof e?e(t):{...t,...e}}),[t,e])}function a(e){let t;return t=e.disableParentContext?"function"==typeof e.components?e.components(c):e.components||c:s(e.components),n.createElement(r.Provider,{value:t},e.children)}}}]);