git clone --depth 1 --no-tags https://github.com/hadiforoughi/Layout-of-8x4bit-Associative-Memory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/511178588
git clone --depth 1 --no-tags https://github.com/melody16483/single-cycle-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/506498723
git clone --depth 1 --no-tags https://github.com/kacperoooni/SDUP_AXI_FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/508131598
git clone --depth 1 --no-tags https://github.com/XAli-SHX/MIPS-Multi-Cycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/508972712
git clone --depth 1 --no-tags https://github.com/anch83/RS232.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/511502298
git clone --depth 1 --no-tags https://github.com/lemonwenx/my_first_CPU_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/508522603
git clone --depth 1 --no-tags https://github.com/Yosiky/RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/506743941
git clone --depth 1 --no-tags https://github.com/kwanit1142/4-way-Traffic-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/507298761
git clone --depth 1 --no-tags https://github.com/VincitoreSi/resource-aware-patch-generation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/511477338
git clone --depth 1 --no-tags https://github.com/Udaff2/calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/511464628
git clone --depth 1 --no-tags https://github.com/Wellinne/Projeto-Sistemas-Digitais.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/511315478
git clone --depth 1 --no-tags https://github.com/XingchenLi202/EDA-Bicycle-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/512283326
git clone --depth 1 --no-tags https://github.com/leosd3050/Simple-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/512278348
git clone --depth 1 --no-tags https://github.com/Jaye-Xue/ElevatorControlSystem.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/512094795
git clone --depth 1 --no-tags https://github.com/Bi11-Git/Vivado.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/508059792
git clone --depth 1 --no-tags https://github.com/erfaniravani/tanhx.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/508141717
git clone --depth 1 --no-tags https://github.com/whrudwns/caravel_walkthrough.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/509285967
git clone --depth 1 --no-tags https://github.com/harsh-lodha/pipelinedmips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/510338868
git clone --depth 1 --no-tags https://github.com/HishamIITK/UnderTheHoodFiles.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/511509465
git clone --depth 1 --no-tags https://github.com/anfama15/FPGA-Based-Virus-Detection-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/511614493
git clone --depth 1 --no-tags https://github.com/raghavptdr18/Tic-Tac-Toe.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/510025419
git clone --depth 1 --no-tags https://github.com/wzf2000/cod21.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/510043728
git clone --depth 1 --no-tags https://github.com/kaivalyaeAnilP/I-Chip-PS1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/511551293
git clone --depth 1 --no-tags https://github.com/termias19/final_Horner_algorithm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/508870522
git clone --depth 1 --no-tags https://github.com/aferolkay/FPGA-Implementation-QoS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/511162495
git clone --depth 1 --no-tags https://github.com/carlosmgv02/ECPracFinal.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/506607433
git clone --depth 1 --no-tags https://github.com/LSDnoob/baugh-wooley.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/508559626
git clone --depth 1 --no-tags https://github.com/xxxxxinyu/CO_LAB3-Single-Cycle-CPU-Complete-Edition.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/507811680
git clone --depth 1 --no-tags https://github.com/priyagole/CS220-Assignments.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/509409748
git clone --depth 1 --no-tags https://github.com/ruchi09/32-bit-Pipelined-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/509499614
git clone --depth 1 --no-tags https://github.com/Rahhul17-IITH/digital_circuits_verilog_projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/511386426
git clone --depth 1 --no-tags https://github.com/manjithadulana98/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/511468514
git clone --depth 1 --no-tags https://github.com/BossWangST/SpinalHDL-RISC-V-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/512385090
git clone --depth 1 --no-tags https://github.com/Rafae1130/Soft_core-in-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/511837737
git clone --depth 1 --no-tags https://github.com/sumit11899/Advanced-Encryption-Standard.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/511804123
git clone --depth 1 --no-tags https://github.com/Mohamed5620/washing-machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/512439043
git clone --depth 1 --no-tags https://github.com/Mei-x-l/ysyx-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/512457399
git clone --depth 1 --no-tags https://github.com/xc720/EEE2Rover_627.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/507990055
git clone --depth 1 --no-tags https://github.com/replica455/Watchdog-RTL-to-GDSII-Flow.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/508012015
git clone --depth 1 --no-tags https://github.com/seckingezer/Asic_tryout.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/508331744
git clone --depth 1 --no-tags https://github.com/talhaiqbal-10xe/buffer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/510330889
git clone --depth 1 --no-tags https://github.com/apollo-heidal/tang-nano-hdl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/510508388
git clone --depth 1 --no-tags https://github.com/avcolgate/TCL-maker.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/510701351
git clone --depth 1 --no-tags https://github.com/abrahamjdn/Risc-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/508596864
git clone --depth 1 --no-tags https://github.com/Chengwu0203/ICDC_DT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/508685864
git clone --depth 1 --no-tags https://github.com/antonblaise/CAD-assignment-batch05.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/509691520
git clone --depth 1 --no-tags https://github.com/AntonKrug/verilog_experiments.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/509872907
git clone --depth 1 --no-tags https://github.com/Athanasioschourlias/Mips-single-cycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/509499516
git clone --depth 1 --no-tags https://github.com/bokukubo/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/506985444
git clone --depth 1 --no-tags https://github.com/DaveDuck321/VoyageRISCV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/507003756
git clone --depth 1 --no-tags https://github.com/ChairImpSec/COMAR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/507247883
git clone --depth 1 --no-tags https://github.com/talhaiqbal-10xe/demosiacing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/506574937
git clone --depth 1 --no-tags https://github.com/AndrianDevFPGA/ALU-code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/506640542
git clone --depth 1 --no-tags https://github.com/HARSHIL156/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/506636478
git clone --depth 1 --no-tags https://github.com/Itsyashraj/Clock-Generator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/507078971
git clone --depth 1 --no-tags https://github.com/luckjack00/test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/512390652
git clone --depth 1 --no-tags https://github.com/asd0012/Digital-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/509515151
git clone --depth 1 --no-tags https://github.com/akshay142002/uart_transmitter_and_reciever.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/509521572
git clone --depth 1 --no-tags https://github.com/choiy4432/Shift_register.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/510105517
git clone --depth 1 --no-tags https://github.com/neushaj/Tanh-x-Hardware-Implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/507913614
git clone --depth 1 --no-tags https://github.com/chen-yy20/MIPSpipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/511147938
git clone --depth 1 --no-tags https://github.com/Fredaumskrt/Arquitetura-de-Computadores-I.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/511193385
git clone --depth 1 --no-tags https://github.com/dinazak/ALU_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/508351843
git clone --depth 1 --no-tags https://github.com/serpret/i2c_slv_single_byte.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/512518165
git clone --depth 1 --no-tags https://github.com/sanjaysattva/Verilog-projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/509329356
git clone --depth 1 --no-tags https://github.com/joaovclobo/TP2-OC1-CAMINHO_DE_DADOS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/509554209
git clone --depth 1 --no-tags https://github.com/Dalei-Jiang/Tower-Defense-game---Guard-radish.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/509665368
git clone --depth 1 --no-tags https://github.com/YinChian/Normal-HW4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/509809194
git clone --depth 1 --no-tags https://github.com/gjaskula99/Verilog-32-bit-multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/509347080
git clone --depth 1 --no-tags https://github.com/Anjanamb/Downsampling-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/509715362
git clone --depth 1 --no-tags https://github.com/ysyx-ta/alu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/511872309
git clone --depth 1 --no-tags https://github.com/parsakv/ARM-Proccesor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/512396756
git clone --depth 1 --no-tags https://github.com/Sachin09032k/16-Bit-CPU-Implementation-using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/511413213
git clone --depth 1 --no-tags https://github.com/yashgupta26/Dual-Port-RAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/512104971
git clone --depth 1 --no-tags https://github.com/ajay-763/LC-3-Microarchitecture-Implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/512135108
git clone --depth 1 --no-tags https://github.com/jinyoung7165/2022EmbeddedSystem.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/511930862
git clone --depth 1 --no-tags https://github.com/Ye-Jinhong/AdderProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/512082603
git clone --depth 1 --no-tags https://github.com/SaiSatwik2226/Implementation-of-Various-Transmission-Protocols-on-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/510969737
git clone --depth 1 --no-tags https://github.com/clique2015/stack-embedded-verilog-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/506984841
git clone --depth 1 --no-tags https://github.com/Nandagopal-R/Power-function.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/506860285
git clone --depth 1 --no-tags https://github.com/AndrianDevFPGA/ImageProcessing-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/508806471
git clone --depth 1 --no-tags https://github.com/XihangDeng/HDL-Bits-Solutions.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/508866535
git clone --depth 1 --no-tags https://github.com/Bill2107/FPGA_DVI_CONTROLLER.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/510293688
git clone --depth 1 --no-tags https://github.com/SharathRajM/Difference-between-negation-and-logical-negation-in-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/510119968
git clone --depth 1 --no-tags https://github.com/MahmouodMagdi/RTL-to-GDS-Implementaton-of-Low-Power-Configurable-Multi-Clock-Digital-System-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/510349877
git clone --depth 1 --no-tags https://github.com/Shehab-Naga/washing-machine-controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/510399640
git clone --depth 1 --no-tags https://github.com/pedrommaiaa/BLED.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/510505027
git clone --depth 1 --no-tags https://github.com/headlessdevice/esp32-s3-breathectrl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/510694500
git clone --depth 1 --no-tags https://github.com/mkkassem/clearx.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/510688988
git clone --depth 1 --no-tags https://github.com/smx-mc/Pacey.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/508079177
git clone --depth 1 --no-tags https://github.com/thkim2031/caravel_walkthrough.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/507781657
git clone --depth 1 --no-tags https://github.com/tim108108/fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/506898670
git clone --depth 1 --no-tags https://github.com/yuchengwang1121/IC_Contest_Practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/508227513
git clone --depth 1 --no-tags https://github.com/aman-saini-10/32-bit-Pipelined-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/510064351
git clone --depth 1 --no-tags https://github.com/subramanyakrishna/aes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/507931283
git clone --depth 1 --no-tags https://github.com/ViduraErandika/Image-Desampling-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/508569284
git clone --depth 1 --no-tags https://github.com/tanvirarafin/nvdla_hw.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/507446613
git clone --depth 1 --no-tags https://github.com/jaquerinte/space_controller_fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/507383616
git clone --depth 1 --no-tags https://github.com/briansune/Si5338-and-Si5351-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/506997635
git clone --depth 1 --no-tags https://github.com/KevinJudeConcessao/verilog-programs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/507759131
git clone --depth 1 --no-tags https://github.com/xxxxxinyu/CO_LAB2-Single-Cycle-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/507810159
git clone --depth 1 --no-tags https://github.com/xxxxxinyu/CO_LAB4-Pipelined-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/507814984
git clone --depth 1 --no-tags https://github.com/zViolett/Soc-SNN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/511152137
git clone --depth 1 --no-tags https://github.com/AlexBrionesG/SPWM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/511941531
git clone --depth 1 --no-tags https://github.com/Watsonashzs/Openroad.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/512127352
git clone --depth 1 --no-tags https://github.com/sayam-naqvi/Bfloat-FPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/511994532
git clone --depth 1 --no-tags https://github.com/Prasoon-Garg/4-Bit-CLA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/511246100
git clone --depth 1 --no-tags https://github.com/KVREDDY1998/Voting-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/510704265
git clone --depth 1 --no-tags https://github.com/suhanbrevenkar/UE19CS206-Digital-Design-and-Computer-Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/510367565
git clone --depth 1 --no-tags https://github.com/ercihankara/verilog-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/509505102
git clone --depth 1 --no-tags https://github.com/ateeque-ahmed/RISC-V-Pipelined-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/509952359
git clone --depth 1 --no-tags https://github.com/Arquitectura-Computacional/RISC-V-Pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/511764737
git clone --depth 1 --no-tags https://github.com/JacksonECO/unifei_eldt15_mips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/512250405
git clone --depth 1 --no-tags https://github.com/vinayak1106/VGA-main1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/509806909
git clone --depth 1 --no-tags https://github.com/yLYXZG1000/Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/509867208
git clone --depth 1 --no-tags https://github.com/nabadawy/Chameleon_SoC_with-SST26VF080A-flash-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/509907136
git clone --depth 1 --no-tags https://github.com/ramtej1/UTH.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/510165449
git clone --depth 1 --no-tags https://github.com/pradyu152002/My-new-SoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/509109709
git clone --depth 1 --no-tags https://github.com/parthch10jun/5-Stage-Pipelined-RISC-V-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/509494067
git clone --depth 1 --no-tags https://github.com/LBL-InternGroup/m.horner.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/509260836
git clone --depth 1 --no-tags https://github.com/oscarpobletes/logic-circuits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/510150598
git clone --depth 1 --no-tags https://github.com/mohamedelshafie/Verilog-projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/511294802
git clone --depth 1 --no-tags https://github.com/sos-git/IPs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/512059296
git clone --depth 1 --no-tags https://github.com/GrigoryYar/hdl_lib.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/512474767
git clone --depth 1 --no-tags https://github.com/Devid123349/Sudoku-solver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/511623226
git clone --depth 1 --no-tags https://github.com/noemiabril/AtariST_SoCkit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/512307104
git clone --depth 1 --no-tags https://github.com/ollo20/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/509922605
git clone --depth 1 --no-tags https://github.com/gshimabuko/vector_hft.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/509854279
git clone --depth 1 --no-tags https://github.com/LBL-InternGroup/Horner.v.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/508881353
git clone --depth 1 --no-tags https://github.com/luiscarlos63/Zero_Risc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/508845842
git clone --depth 1 --no-tags https://github.com/Ahmed0100/mnist_dataset_classification_neural_network_ip_soc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/508605954
git clone --depth 1 --no-tags https://github.com/ElectroEnthu/4-bit-ALU-in-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/508572511
git clone --depth 1 --no-tags https://github.com/lxnjupt/VRB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/508513652
git clone --depth 1 --no-tags https://github.com/leehgyu13/systolic_array.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/508618630
git clone --depth 1 --no-tags https://github.com/NikitaVolotovich/VGA_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/506999529
git clone --depth 1 --no-tags https://github.com/thegux/ponteLevadica.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/507463563
git clone --depth 1 --no-tags https://github.com/termias19/FMA_horneralgorithm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/507075167
git clone --depth 1 --no-tags https://github.com/ccccourse/co.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/506833879
git clone --depth 1 --no-tags https://github.com/tanay-das/64x8-bit-RAM-using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/507889320
git clone --depth 1 --no-tags https://github.com/DanielBarrios2190/caravel_db.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/506791542
git clone --depth 1 --no-tags https://github.com/easonchen0816/Frequency-Analysis-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/506896722
git clone --depth 1 --no-tags https://github.com/Nandagopal-R/Nandagopal-R.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/506858324
git clone --depth 1 --no-tags https://github.com/DuongBLueFrost/Median_Filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/506569480
git clone --depth 1 --no-tags https://github.com/zinseo964/embeddedsystem.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/507981039
git clone --depth 1 --no-tags https://github.com/sarina-hemmatpour/varilogAssignmentN1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/507491271
git clone --depth 1 --no-tags https://github.com/yms020615/VerilogHDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/511957559
git clone --depth 1 --no-tags https://github.com/Joynan-wind/remote_motor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/506554499
git clone --depth 1 --no-tags https://github.com/methylpentane/GHRD-and-xorshift.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/508993291
git clone --depth 1 --no-tags https://github.com/sarina-hemmatpour/verilogAssignmentN2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/507491530
git clone --depth 1 --no-tags https://github.com/a1kayda/mipt-fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/509828181
git clone --depth 1 --no-tags https://github.com/kevinpinto98/MIPS_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/509830245
git clone --depth 1 --no-tags https://github.com/future141/verilog_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/512109449
git clone --depth 1 --no-tags https://github.com/LAHARIYADLA/SUDOKU-SOLVER.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/512493748
git clone --depth 1 --no-tags https://github.com/leosd3050/Delay_Timer_LS7212.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/511860926
git clone --depth 1 --no-tags https://github.com/ISS2718/Trabalho_Final_Sistemas_Digitais.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/511219941
git clone --depth 1 --no-tags https://github.com/William0908/IC_Contest_2019.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/511165330
git clone --depth 1 --no-tags https://github.com/aidawm/Logic_circuit_final_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/507964273
git clone --depth 1 --no-tags https://github.com/annoymous-hpmp/riscv-hpmp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/509468557
git clone --depth 1 --no-tags https://github.com/PokrAndrey/DE2-115_UART_visualisation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/509423792
git clone --depth 1 --no-tags https://github.com/tushar4415/multicycle_16-bit_risc_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/509460480
git clone --depth 1 --no-tags https://github.com/AytidaLawraga/16-bit-multicycle-RISC-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/509463489
git clone --depth 1 --no-tags https://github.com/cuihao998/note-of-hdlbit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/509750341
git clone --depth 1 --no-tags https://github.com/Ruffus26/OLED_Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/509708115
git clone --depth 1 --no-tags https://github.com/Arquitectura-Computacional/practica-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/508922017
git clone --depth 1 --no-tags https://github.com/XAli-SHX/MIPS-Pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/508973908
git clone --depth 1 --no-tags https://github.com/SaiSatwik2226/FPGA-Password-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/510967526
git clone --depth 1 --no-tags https://github.com/Zsbyqx20/CPU_pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/510992918
git clone --depth 1 --no-tags https://github.com/Shivanagender123/Multiplier-using-structural-model.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/511021974
git clone --depth 1 --no-tags https://github.com/NguyenTanThien/Dog-recognition-using-CNN-on-hardware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/512448886
git clone --depth 1 --no-tags https://github.com/Numinda/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/507183079
git clone --depth 1 --no-tags https://github.com/LongHoGit/AES_128bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/507498206
git clone --depth 1 --no-tags https://github.com/WANG-TZU-FAN/Digital_IC_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/510255886
git clone --depth 1 --no-tags https://github.com/h20210154/CISC-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/510257023
git clone --depth 1 --no-tags https://github.com/MarianKellerHTWG/caravel-test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/508878757
git clone --depth 1 --no-tags https://github.com/Jiang0307/COMPUTER_ORGANIZATION.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/507967421
git clone --depth 1 --no-tags https://github.com/pepijndevos/caravel_lvds.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/507925900
git clone --depth 1 --no-tags https://github.com/krishbin/coa-lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/508002506
git clone --depth 1 --no-tags https://github.com/Dhruv-Kumar-1/Verilog-Sudoku-Solver-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/510912798
git clone --depth 1 --no-tags https://github.com/phish432/Y86-64-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/511023506
git clone --depth 1 --no-tags https://github.com/mziyakara/Four-Bit-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/510425205
git clone --depth 1 --no-tags https://github.com/Cyberkona/Ultrasonic-Ranging-For-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/510003459
git clone --depth 1 --no-tags https://github.com/attar8/Mux.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/511901899
git clone --depth 1 --no-tags https://github.com/AdityaDwivediAtGit/Verilog-HDL-modules.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/511640269
git clone --depth 1 --no-tags https://github.com/PRASANNA-416/Vidyut-Project-2022-23.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/509074112
git clone --depth 1 --no-tags https://github.com/BaohuiXie/8Bit-RISCV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/508632246
git clone --depth 1 --no-tags https://github.com/ragaey722/Hardware-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/508451658
git clone --depth 1 --no-tags https://github.com/thegux/drawbridge.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/508471882
git clone --depth 1 --no-tags https://github.com/DineshVenkatG/16-Bit-Floating-Point-Comparator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/506756640
