
ubuntu-preinstalled/scriptreplay:     file format elf32-littlearm


Disassembly of section .init:

00000bf4 <.init>:
 bf4:	push	{r3, lr}
 bf8:	bl	13bc <strspn@plt+0x520>
 bfc:	pop	{r3, pc}

Disassembly of section .plt:

00000c00 <raise@plt-0x14>:
 c00:	push	{lr}		; (str lr, [sp, #-4]!)
 c04:	ldr	lr, [pc, #4]	; c10 <raise@plt-0x4>
 c08:	add	lr, pc, lr
 c0c:	ldr	pc, [lr, #8]!
 c10:	ldrdeq	r3, [r1], -r8

00000c14 <raise@plt>:
 c14:	add	ip, pc, #0, 12
 c18:	add	ip, ip, #77824	; 0x13000
 c1c:	ldr	pc, [ip, #728]!	; 0x2d8

00000c20 <strcmp@plt>:
 c20:	add	ip, pc, #0, 12
 c24:	add	ip, ip, #77824	; 0x13000
 c28:	ldr	pc, [ip, #720]!	; 0x2d0

00000c2c <__cxa_finalize@plt>:
 c2c:	add	ip, pc, #0, 12
 c30:	add	ip, ip, #77824	; 0x13000
 c34:	ldr	pc, [ip, #712]!	; 0x2c8

00000c38 <strtol@plt>:
 c38:	add	ip, pc, #0, 12
 c3c:	add	ip, ip, #77824	; 0x13000
 c40:	ldr	pc, [ip, #704]!	; 0x2c0

00000c44 <strcspn@plt>:
 c44:	add	ip, pc, #0, 12
 c48:	add	ip, ip, #77824	; 0x13000
 c4c:	ldr	pc, [ip, #696]!	; 0x2b8

00000c50 <__isoc99_fscanf@plt>:
 c50:	add	ip, pc, #0, 12
 c54:	add	ip, ip, #77824	; 0x13000
 c58:	ldr	pc, [ip, #688]!	; 0x2b0

00000c5c <free@plt>:
 c5c:	add	ip, pc, #0, 12
 c60:	add	ip, ip, #77824	; 0x13000
 c64:	ldr	pc, [ip, #680]!	; 0x2a8

00000c68 <nanosleep@plt>:
 c68:	add	ip, pc, #0, 12
 c6c:	add	ip, ip, #77824	; 0x13000
 c70:	ldr	pc, [ip, #672]!	; 0x2a0

00000c74 <ferror@plt>:
 c74:	add	ip, pc, #0, 12
 c78:	add	ip, ip, #77824	; 0x13000
 c7c:	ldr	pc, [ip, #664]!	; 0x298

00000c80 <strndup@plt>:
 c80:			; <UNDEFINED> instruction: 0xe7fd4778
 c84:	add	ip, pc, #0, 12
 c88:	add	ip, ip, #77824	; 0x13000
 c8c:	ldr	pc, [ip, #652]!	; 0x28c

00000c90 <_exit@plt>:
 c90:	add	ip, pc, #0, 12
 c94:	add	ip, ip, #77824	; 0x13000
 c98:	ldr	pc, [ip, #644]!	; 0x284

00000c9c <memcpy@plt>:
 c9c:	add	ip, pc, #0, 12
 ca0:	add	ip, ip, #77824	; 0x13000
 ca4:	ldr	pc, [ip, #636]!	; 0x27c

00000ca8 <__strtoull_internal@plt>:
 ca8:	add	ip, pc, #0, 12
 cac:	add	ip, ip, #77824	; 0x13000
 cb0:	ldr	pc, [ip, #628]!	; 0x274

00000cb4 <dcgettext@plt>:
 cb4:	add	ip, pc, #0, 12
 cb8:	add	ip, ip, #77824	; 0x13000
 cbc:	ldr	pc, [ip, #620]!	; 0x26c

00000cc0 <strdup@plt>:
 cc0:			; <UNDEFINED> instruction: 0xe7fd4778
 cc4:	add	ip, pc, #0, 12
 cc8:	add	ip, ip, #77824	; 0x13000
 ccc:	ldr	pc, [ip, #608]!	; 0x260

00000cd0 <__stack_chk_fail@plt>:
 cd0:	add	ip, pc, #0, 12
 cd4:	add	ip, ip, #77824	; 0x13000
 cd8:	ldr	pc, [ip, #600]!	; 0x258

00000cdc <textdomain@plt>:
 cdc:	add	ip, pc, #0, 12
 ce0:	add	ip, ip, #77824	; 0x13000
 ce4:	ldr	pc, [ip, #592]!	; 0x250

00000ce8 <err@plt>:
 ce8:	add	ip, pc, #0, 12
 cec:	add	ip, ip, #77824	; 0x13000
 cf0:	ldr	pc, [ip, #584]!	; 0x248

00000cf4 <__fpending@plt>:
 cf4:	add	ip, pc, #0, 12
 cf8:	add	ip, ip, #77824	; 0x13000
 cfc:	ldr	pc, [ip, #576]!	; 0x240

00000d00 <malloc@plt>:
 d00:	add	ip, pc, #0, 12
 d04:	add	ip, ip, #77824	; 0x13000
 d08:	ldr	pc, [ip, #568]!	; 0x238

00000d0c <__libc_start_main@plt>:
 d0c:	add	ip, pc, #0, 12
 d10:	add	ip, ip, #77824	; 0x13000
 d14:	ldr	pc, [ip, #560]!	; 0x230

00000d18 <__gmon_start__@plt>:
 d18:	add	ip, pc, #0, 12
 d1c:	add	ip, ip, #77824	; 0x13000
 d20:	ldr	pc, [ip, #552]!	; 0x228

00000d24 <getopt_long@plt>:
 d24:	add	ip, pc, #0, 12
 d28:	add	ip, ip, #77824	; 0x13000
 d2c:	ldr	pc, [ip, #544]!	; 0x220

00000d30 <__ctype_b_loc@plt>:
 d30:	add	ip, pc, #0, 12
 d34:	add	ip, ip, #77824	; 0x13000
 d38:	ldr	pc, [ip, #536]!	; 0x218

00000d3c <exit@plt>:
 d3c:	add	ip, pc, #0, 12
 d40:	add	ip, ip, #77824	; 0x13000
 d44:	ldr	pc, [ip, #528]!	; 0x210

00000d48 <feof@plt>:
 d48:	add	ip, pc, #0, 12
 d4c:	add	ip, ip, #77824	; 0x13000
 d50:	ldr	pc, [ip, #520]!	; 0x208

00000d54 <strtoul@plt>:
 d54:	add	ip, pc, #0, 12
 d58:	add	ip, ip, #77824	; 0x13000
 d5c:	ldr	pc, [ip, #512]!	; 0x200

00000d60 <strlen@plt>:
 d60:	add	ip, pc, #0, 12
 d64:	add	ip, ip, #77824	; 0x13000
 d68:	ldr	pc, [ip, #504]!	; 0x1f8

00000d6c <strchr@plt>:
 d6c:	add	ip, pc, #0, 12
 d70:	add	ip, ip, #77824	; 0x13000
 d74:	ldr	pc, [ip, #496]!	; 0x1f0

00000d78 <warnx@plt>:
 d78:	add	ip, pc, #0, 12
 d7c:	add	ip, ip, #77824	; 0x13000
 d80:	ldr	pc, [ip, #488]!	; 0x1e8

00000d84 <__errno_location@plt>:
 d84:	add	ip, pc, #0, 12
 d88:	add	ip, ip, #77824	; 0x13000
 d8c:	ldr	pc, [ip, #480]!	; 0x1e0

00000d90 <__cxa_atexit@plt>:
 d90:			; <UNDEFINED> instruction: 0xe7fd4778
 d94:	add	ip, pc, #0, 12
 d98:	add	ip, ip, #77824	; 0x13000
 d9c:	ldr	pc, [ip, #468]!	; 0x1d4

00000da0 <__vasprintf_chk@plt>:
 da0:	add	ip, pc, #0, 12
 da4:	add	ip, ip, #77824	; 0x13000
 da8:	ldr	pc, [ip, #460]!	; 0x1cc

00000dac <putchar@plt>:
 dac:	add	ip, pc, #0, 12
 db0:	add	ip, ip, #77824	; 0x13000
 db4:	ldr	pc, [ip, #452]!	; 0x1c4

00000db8 <fgetc@plt>:
 db8:	add	ip, pc, #0, 12
 dbc:	add	ip, ip, #77824	; 0x13000
 dc0:	ldr	pc, [ip, #444]!	; 0x1bc

00000dc4 <__printf_chk@plt>:
 dc4:	add	ip, pc, #0, 12
 dc8:	add	ip, ip, #77824	; 0x13000
 dcc:	ldr	pc, [ip, #436]!	; 0x1b4

00000dd0 <strtod@plt>:
 dd0:	add	ip, pc, #0, 12
 dd4:	add	ip, ip, #77824	; 0x13000
 dd8:	ldr	pc, [ip, #428]!	; 0x1ac

00000ddc <write@plt>:
 ddc:	add	ip, pc, #0, 12
 de0:	add	ip, ip, #77824	; 0x13000
 de4:	ldr	pc, [ip, #420]!	; 0x1a4

00000de8 <__fprintf_chk@plt>:
 de8:	add	ip, pc, #0, 12
 dec:	add	ip, ip, #77824	; 0x13000
 df0:	ldr	pc, [ip, #412]!	; 0x19c

00000df4 <fclose@plt>:
 df4:	add	ip, pc, #0, 12
 df8:	add	ip, ip, #77824	; 0x13000
 dfc:	ldr	pc, [ip, #404]!	; 0x194

00000e00 <__fread_chk@plt>:
 e00:	add	ip, pc, #0, 12
 e04:	add	ip, ip, #77824	; 0x13000
 e08:	ldr	pc, [ip, #396]!	; 0x18c

00000e0c <setlocale@plt>:
 e0c:	add	ip, pc, #0, 12
 e10:	add	ip, ip, #77824	; 0x13000
 e14:	ldr	pc, [ip, #388]!	; 0x184

00000e18 <errx@plt>:
 e18:	add	ip, pc, #0, 12
 e1c:	add	ip, ip, #77824	; 0x13000
 e20:	ldr	pc, [ip, #380]!	; 0x17c

00000e24 <warn@plt>:
 e24:	add	ip, pc, #0, 12
 e28:	add	ip, ip, #77824	; 0x13000
 e2c:	ldr	pc, [ip, #372]!	; 0x174

00000e30 <fputc@plt>:
 e30:	add	ip, pc, #0, 12
 e34:	add	ip, ip, #77824	; 0x13000
 e38:	ldr	pc, [ip, #364]!	; 0x16c

00000e3c <localeconv@plt>:
 e3c:	add	ip, pc, #0, 12
 e40:	add	ip, ip, #77824	; 0x13000
 e44:	ldr	pc, [ip, #356]!	; 0x164

00000e48 <__strtoll_internal@plt>:
 e48:	add	ip, pc, #0, 12
 e4c:	add	ip, ip, #77824	; 0x13000
 e50:	ldr	pc, [ip, #348]!	; 0x15c

00000e54 <fopen64@plt>:
 e54:	add	ip, pc, #0, 12
 e58:	add	ip, ip, #77824	; 0x13000
 e5c:	ldr	pc, [ip, #340]!	; 0x154

00000e60 <bindtextdomain@plt>:
 e60:	add	ip, pc, #0, 12
 e64:	add	ip, ip, #77824	; 0x13000
 e68:	ldr	pc, [ip, #332]!	; 0x14c

00000e6c <fputs@plt>:
 e6c:	add	ip, pc, #0, 12
 e70:	add	ip, ip, #77824	; 0x13000
 e74:	ldr	pc, [ip, #324]!	; 0x144

00000e78 <strncmp@plt>:
 e78:	add	ip, pc, #0, 12
 e7c:	add	ip, ip, #77824	; 0x13000
 e80:	ldr	pc, [ip, #316]!	; 0x13c

00000e84 <abort@plt>:
 e84:	add	ip, pc, #0, 12
 e88:	add	ip, ip, #77824	; 0x13000
 e8c:	ldr	pc, [ip, #308]!	; 0x134

00000e90 <__snprintf_chk@plt>:
 e90:	add	ip, pc, #0, 12
 e94:	add	ip, ip, #77824	; 0x13000
 e98:	ldr	pc, [ip, #300]!	; 0x12c

00000e9c <strspn@plt>:
 e9c:	add	ip, pc, #0, 12
 ea0:	add	ip, ip, #77824	; 0x13000
 ea4:	ldr	pc, [ip, #292]!	; 0x124

Disassembly of section .text:

00000ea8 <.text>:
     ea8:	svcmi	0x00f0e92d
     eac:	stc	6, cr4, [sp, #-544]!	; 0xfffffde0
     eb0:	strmi	r8, [r7], -sl, lsl #22
     eb4:	andcs	r4, r6, r8, asr #21
     eb8:	strcs	r4, [r0], #-3016	; 0xfffff438
     ebc:	stmibmi	r8, {r1, r3, r4, r5, r6, sl, lr}^
     ec0:	mrc	0, 5, fp, cr7, cr1, {4}
     ec4:	ldmpl	r3, {r8, r9, fp, pc}^
     ec8:	cfstrdmi	mvd4, [r6, #484]	; 0x1e4
     ecc:	ldmdavs	fp, {r1, r5, r7, r9, sl, lr}
     ed0:			; <UNDEFINED> instruction: 0xf04f930f
     ed4:			; <UNDEFINED> instruction: 0xf7ff0300
     ed8:	stmibmi	r3, {r1, r3, r4, r7, r8, r9, sl, fp, sp, lr, pc}^
     edc:	ldrbtmi	r2, [sp], #-1
     ee0:	ldrbtmi	r4, [r9], #-3778	; 0xfffff13e
     ee4:	movwlt	pc, #35039	; 0x88df	; <UNPREDICTABLE>
     ee8:	svc	0x0090f7ff
     eec:	strtmi	r4, [r8], -r1, asr #19
     ef0:	ldrbtmi	r9, [r9], #-1028	; 0xfffffbfc
     ef4:	blls	fecbc578 <strspn@plt+0xfecbb6dc>
     ef8:	svc	0x00b2f7ff
     efc:			; <UNDEFINED> instruction: 0xf7ff4628
     f00:	popmi	{r1, r2, r3, r5, r6, r7, r9, sl, fp, sp, lr, pc}
     f04:	rscsls	pc, r4, #14614528	; 0xdf0000
     f08:	ldrbtmi	r4, [fp], #1150	; 0x47e
     f0c:			; <UNDEFINED> instruction: 0x46254478
     f10:			; <UNDEFINED> instruction: 0xffb6f001
     f14:	strls	r4, [r3], #-1273	; 0xfffffb07
     f18:			; <UNDEFINED> instruction: 0x465a4633
     f1c:	ldrtmi	r4, [r8], -r1, asr #12
     f20:	andge	pc, r0, sp, asr #17
     f24:	mrc	7, 7, APSR_nzcv, cr14, cr15, {7}
     f28:			; <UNDEFINED> instruction: 0xf0001c43
     f2c:	ldmdacc	r6, {r0, r1, r6, r7, pc}^
     f30:	vtst.8	d2, d0, d14
     f34:	ldm	pc, {r0, r3, r5, r7, pc}^	; <UNPREDICTABLE>
     f38:	ldrge	pc, [r4, r0]
     f3c:	strge	sl, [r7, r7, lsr #15]!
     f40:	strge	sl, [r7, r7, lsr #15]!
     f44:	strge	sl, [r7, r7, lsr #15]!
     f48:	strge	sl, [r7, r9, lsl #15]!
     f4c:	strge	sl, [r7, r5, lsr #14]!
     f50:	strge	r1, [r7, r7, lsr #23]!
     f54:	strtne	sl, [r7], r7, lsr #15
     f58:	blmi	fea40fa0 <strspn@plt+0xfea40104>
     f5c:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
     f60:	movwls	r6, #14363	; 0x381b
     f64:	blmi	fe9baecc <strspn@plt+0xfe9ba030>
     f68:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
     f6c:	bfi	r6, sp, #16, #4
     f70:	strcs	r4, [r1], #-2979	; 0xfffff45d
     f74:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
     f78:			; <UNDEFINED> instruction: 0xf0006818
     f7c:	mrc	10, 5, APSR_nzcv, cr0, cr1, {7}
     f80:	strb	r9, [r9, r0, asr #22]
     f84:	andcs	r4, r5, #162816	; 0x27c00
     f88:	mulcs	r0, pc, r9	; <UNPREDICTABLE>
     f8c:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
     f90:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
     f94:	mcr	7, 4, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
     f98:			; <UNDEFINED> instruction: 0xf7ff4621
     f9c:	ldmibmi	fp, {r3, r5, r6, r8, r9, sl, fp, sp, lr, pc}
     fa0:	andcs	r2, r0, r5, lsl #4
     fa4:			; <UNDEFINED> instruction: 0xf7ff4479
     fa8:	blmi	fe67c9c8 <strspn@plt+0xfe67bb2c>
     fac:			; <UNDEFINED> instruction: 0xf8592101
     fb0:	ldmdavs	fp, {r0, r1, ip, sp}
     fb4:	strtmi	r4, [r0], -r2, lsl #12
     fb8:	svc	0x0016f7ff
     fbc:	andcs	r4, sl, r1, lsr #12
     fc0:	svc	0x0036f7ff
     fc4:	andcs	r4, r5, #2408448	; 0x24c000
     fc8:	ldrbtmi	r2, [r9], #-0
     fcc:	mrc	7, 3, APSR_nzcv, cr2, cr15, {7}
     fd0:			; <UNDEFINED> instruction: 0xf7ff4621
     fd4:	ldmibmi	r0, {r2, r3, r6, r8, r9, sl, fp, sp, lr, pc}
     fd8:	andcs	r2, r0, r5, lsl #4
     fdc:			; <UNDEFINED> instruction: 0xf7ff4479
     fe0:	strtmi	lr, [r1], -sl, ror #28
     fe4:	svc	0x0042f7ff
     fe8:	andcs	r4, r5, #140, 18	; 0x230000
     fec:	ldrbtmi	r2, [r9], #-0
     ff0:	mcr	7, 3, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
     ff4:			; <UNDEFINED> instruction: 0xf7ff4621
     ff8:	stmibmi	r9, {r1, r3, r4, r5, r8, r9, sl, fp, sp, lr, pc}
     ffc:	andcs	r2, r0, r5, lsl #4
    1000:			; <UNDEFINED> instruction: 0xf7ff4479
    1004:	stmibmi	r7, {r3, r4, r6, r9, sl, fp, sp, lr, pc}
    1008:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    100c:	andcs	r4, r0, r3, lsl #12
    1010:			; <UNDEFINED> instruction: 0xf7ff9303
    1014:	stmibmi	r4, {r4, r6, r9, sl, fp, sp, lr, pc}
    1018:	ldrbtmi	r4, [r9], #-2692	; 0xfffff57c
    101c:	stmibmi	r4, {r8, ip, pc}
    1020:	blls	d2210 <strspn@plt+0xd1374>
    1024:	andls	r4, r1, r9, ror r4
    1028:			; <UNDEFINED> instruction: 0xf7ff2001
    102c:	stmibmi	r1, {r2, r3, r6, r7, r9, sl, fp, sp, lr, pc}
    1030:	andcs	r2, r0, r5, lsl #4
    1034:			; <UNDEFINED> instruction: 0xf7ff4479
    1038:	bmi	1ffc938 <strspn@plt+0x1ffba9c>
    103c:			; <UNDEFINED> instruction: 0x4601447a
    1040:			; <UNDEFINED> instruction: 0xf7ff2001
    1044:	andcs	lr, r0, r0, asr #29
    1048:	mrc	7, 3, APSR_nzcv, cr8, cr15, {7}
    104c:	andcs	r4, r1, #108, 22	; 0x1b000
    1050:			; <UNDEFINED> instruction: 0xf8599204
    1054:	ldmdavs	r8, {r0, r1, ip, sp}
    1058:	blx	fe0bd060 <strspn@plt+0xfe0bc1c4>
    105c:	blhi	103cb24 <strspn@plt+0x103bc88>
    1060:	ldmdbmi	r6!, {r1, r3, r4, r6, r8, r9, sl, sp, lr, pc}^
    1064:	andcs	r2, r0, r5, lsl #4
    1068:			; <UNDEFINED> instruction: 0xf7ff4479
    106c:	bmi	1a3c904 <strspn@plt+0x1a3ba68>
    1070:			; <UNDEFINED> instruction: 0xf8594b73
    1074:	ldrbtmi	r2, [fp], #-2
    1078:			; <UNDEFINED> instruction: 0x46016812
    107c:			; <UNDEFINED> instruction: 0xf7ff2001
    1080:	andcs	lr, r0, r2, lsr #29
    1084:	mrc	7, 2, APSR_nzcv, cr10, cr15, {7}
    1088:	andcs	r4, r5, #1802240	; 0x1b8000
    108c:	ldrbtmi	r4, [r9], #-2926	; 0xfffff492
    1090:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    1094:	ldmdavs	ip, {sp}
    1098:	mcr	7, 0, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    109c:	tstcs	r1, ip, asr fp
    10a0:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    10a4:			; <UNDEFINED> instruction: 0x4602681b
    10a8:			; <UNDEFINED> instruction: 0xf7ff4620
    10ac:	mulcs	r1, lr, lr
    10b0:	mcr	7, 2, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    10b4:	bls	d3e50 <strspn@plt+0xd2fb4>
    10b8:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    10bc:	bne	fffdb130 <strspn@plt+0xfffda294>
    10c0:	svclt	0x00d82f00
    10c4:			; <UNDEFINED> instruction: 0xf0002a00
    10c8:	svccs	0x000380c7
    10cc:	andcs	fp, r0, #212, 30	; 0x350
    10d0:	bcs	98dc <strspn@plt+0x8a40>
    10d4:	sbchi	pc, r0, r0, asr #32
    10d8:	bl	2270ec <strspn@plt+0x226250>
    10dc:	stmdacs	r0, {r0, r1, r7, r8}
    10e0:	sbchi	pc, r7, r0
    10e4:			; <UNDEFINED> instruction: 0xf0002d00
    10e8:	blls	1214e0 <strspn@plt+0x120644>
    10ec:	adcsmi	fp, sl, #573440	; 0x8c000
    10f0:	tsthi	r0, r0, asr #5	; <UNPREDICTABLE>
    10f4:	blhi	3cbd8 <strspn@plt+0x3bd3c>
    10f8:	blls	ff03cbd4 <strspn@plt+0xff03bd38>
    10fc:	blx	43ccc8 <strspn@plt+0x43be2c>
    1100:	cfldr32	mvfx13, [pc, #4]	; 110c <strspn@plt+0x270>
    1104:	ldmdbmi	r2, {r0, r1, r2, r3, r5, r8, r9, fp, ip, pc}^
    1108:	ldrbtmi	r9, [r9], #-2051	; 0xfffff7fd
    110c:			; <UNDEFINED> instruction: 0xf7ff9104
    1110:	stmdbls	r4, {r1, r5, r7, r9, sl, fp, sp, lr, pc}
    1114:	stmdacs	r0, {r1, r7, r9, sl, lr}
    1118:	rschi	pc, r9, r0
    111c:			; <UNDEFINED> instruction: 0xf7ff4628
    1120:	pkhbtmi	lr, r1, sl, lsl #29
    1124:	tst	sl, r0, lsl r9
    1128:	andle	r3, r4, r1
    112c:			; <UNDEFINED> instruction: 0xf7ff4648
    1130:	stmdacs	sl, {r2, r6, r9, sl, fp, sp, lr, pc}
    1134:	blmi	11f591c <strspn@plt+0x11f4a80>
    1138:	andseq	pc, fp, #1073741827	; 0x40000003
    113c:	blge	8bc7c0 <strspn@plt+0x8bb924>
    1140:	ldrbtmi	sl, [fp], #-3847	; 0xfffff0f9
    1144:	bleq	7d288 <strspn@plt+0x7c3ec>
    1148:	cdp	2, 0, cr9, cr12, cr4, {0}
    114c:	blge	20f994 <strspn@plt+0x20eaf8>
    1150:	bllt	7fc7d4 <strspn@plt+0x7fb938>
    1154:	strls	r4, [r5], #-1688	; 0xfffff968
    1158:	mrc	0, 5, lr, cr4, cr5, {0}
    115c:	vsqrt.f64	d23, d9
    1160:	vstmdble	r8!, {s30-s45}
    1164:	blls	23c7a0 <strspn@plt+0x23b904>
    1168:	blvc	23c7e4 <strspn@plt+0x23b948>
    116c:	blvc	ff2bcc44 <strspn@plt+0xff2bbda8>
    1170:	blx	43cd3c <strspn@plt+0x43bea0>
    1174:	addhi	pc, r2, r0, lsl #6
    1178:	strtmi	r9, [r9], -r7, lsl #20
    117c:			; <UNDEFINED> instruction: 0xf10b4648
    1180:			; <UNDEFINED> instruction: 0xf0000b01
    1184:	blls	13f788 <strspn@plt+0x13e8ec>
    1188:	cfmsub32	mvax2, mvfx4, mvfx12, mvfx2
    118c:			; <UNDEFINED> instruction: 0x46501a10
    1190:	ldrtmi	r9, [fp], -r0, lsl #6
    1194:	ldcl	7, cr15, [ip, #-1020]	; 0xfffffc04
    1198:			; <UNDEFINED> instruction: 0xf0402803
    119c:			; <UNDEFINED> instruction: 0xf99d8091
    11a0:	blcs	28d214 <strspn@plt+0x28c378>
    11a4:	addhi	pc, ip, r0, asr #32
    11a8:	blvs	23c824 <strspn@plt+0x23b988>
    11ac:	vdiv.f64	d9, d6, d5
    11b0:	blcs	1fdd8 <strspn@plt+0x1ef3c>
    11b4:	stfd	f5, [sp, #836]	; 0x344
    11b8:	ldrb	r7, [r5, r8, lsl #22]
    11bc:	andhi	pc, r0, pc, lsr #7
	...
    11c8:	bl	711e84 <strspn@plt+0x710fe8>
    11cc:	svccc	0x001a36e2
    11d0:	andeq	r0, r0, r0
    11d4:	bicmi	ip, sp, r5, ror #26
    11d8:	andeq	r3, r1, r8, lsr #32
    11dc:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    11e0:	andeq	r2, r0, ip, lsr #1
    11e4:	andeq	r2, r0, r6, rrx
    11e8:	andeq	r2, r0, sl, asr #32
    11ec:	andeq	r2, r1, ip, ror #28
    11f0:	andeq	r2, r0, lr, lsl #5
    11f4:	andeq	r2, r0, lr, lsr r0
    11f8:	andeq	r0, r0, r1, lsr #13
    11fc:	ldrdeq	r2, [r1], -r0
    1200:	andeq	r0, r0, r4, lsl r1
    1204:	andeq	r0, r0, r4, lsl #2
    1208:	ldrdeq	r1, [r0], -ip
    120c:	ldrdeq	r1, [r0], -r4
    1210:	andeq	r0, r0, ip, lsl #2
    1214:	ldrdeq	r1, [r0], -sl
    1218:	andeq	r2, r0, r4
    121c:	strdeq	r1, [r0], -lr
    1220:	strdeq	r2, [r0], -r0
    1224:	strdeq	r2, [r0], -sl
    1228:	andeq	r2, r0, sl, lsl r1
    122c:	strdeq	r2, [r0], -r4
    1230:	strdeq	r2, [r0], -ip
    1234:	andeq	r2, r0, r0, lsl r1
    1238:	andeq	r2, r0, r4, lsr #2
    123c:	andeq	r1, r0, r8, ror #29
    1240:	andeq	r1, r0, r6, ror #29
    1244:	andeq	r2, r0, r2, ror #1
    1248:	strdeq	r0, [r0], -r8
    124c:	strdeq	r0, [r0], -r4
    1250:	strheq	r2, [r0], -r6
    1254:	muleq	r0, r2, r0
    1258:	andcs	r4, r5, #1015808	; 0xf8000
    125c:	ldrbtmi	r2, [r9], #-0
    1260:	stc	7, cr15, [r8, #-1020]!	; 0xfffffc04
    1264:	stc	7, cr15, [r8, #1020]	; 0x3fc
    1268:	blmi	f1375c <strspn@plt+0xf128c0>
    126c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    1270:			; <UNDEFINED> instruction: 0xf858e70e
    1274:	andcs	r3, r1, #35	; 0x23
    1278:	ldr	r9, [r3, -r3, lsl #6]!
    127c:	blvs	ff1fce78 <strspn@plt+0xff1fbfdc>
    1280:	stcge	14, cr10, [fp], {13}
    1284:	blpl	ff9bcd6c <strspn@plt+0xff9bbed0>
    1288:	bvs	2fc9c4 <strspn@plt+0x2fbb28>
    128c:	blvc	117cb70 <strspn@plt+0x117bcd4>
    1290:	blvc	2fcb34 <strspn@plt+0x2fbc98>
    1294:	blvc	ff1fcd90 <strspn@plt+0xff1fbef4>
    1298:	bvc	33c8d4 <strspn@plt+0x33ba38>
    129c:			; <UNDEFINED> instruction: 0xf7ffe009
    12a0:	stmdavs	r3, {r1, r4, r5, r6, r8, sl, fp, sp, lr, pc}
    12a4:			; <UNDEFINED> instruction: 0xf47f2b04
    12a8:	ldm	r6, {r0, r1, r2, r5, r6, r8, r9, sl, fp, sp, pc}
    12ac:	stm	r4, {r0, r1}
    12b0:	ldrtmi	r0, [r1], -r3
    12b4:			; <UNDEFINED> instruction: 0xf7ff4620
    12b8:	ldrdcc	lr, [r1], -r8
    12bc:	ldrb	sp, [fp, -pc, ror #1]
    12c0:			; <UNDEFINED> instruction: 0xf7ff4650
    12c4:	strmi	lr, [r4], -r2, asr #26
    12c8:			; <UNDEFINED> instruction: 0x4648b1d8
    12cc:	ldc	7, cr15, [r2, #1020]	; 0x3fc
    12d0:			; <UNDEFINED> instruction: 0xf7ff4650
    12d4:	mulcs	sl, r0, sp
    12d8:	stcl	7, cr15, [r8, #-1020]!	; 0xfffffc04
    12dc:			; <UNDEFINED> instruction: 0xf7ff2000
    12e0:	adcsmi	lr, sl, #2944	; 0xb80
    12e4:			; <UNDEFINED> instruction: 0xf851da1d
    12e8:	andcc	r5, r1, #34	; 0x22
    12ec:	ldmdbmi	ip, {r0, r2, r3, r4, r5, r6, r7, r9, sl, sp, lr, pc}
    12f0:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    12f4:	ldcl	7, cr15, [lr], {255}	; 0xff
    12f8:	strmi	r9, [r1], -r3, lsl #20
    12fc:			; <UNDEFINED> instruction: 0xf7ff2001
    1300:			; <UNDEFINED> instruction: 0x4650ecf4
    1304:	ldc	7, cr15, [r6], #1020	; 0x3fc
    1308:	ldmdbmi	r6, {r4, r5, r6, r8, ip, sp, pc}
    130c:	andcs	r4, r5, #32, 12	; 0x2000000
    1310:			; <UNDEFINED> instruction: 0xe7ef4479
    1314:	eoreq	pc, r2, r1, asr r8	; <UNPREDICTABLE>
    1318:			; <UNDEFINED> instruction: 0xf922f000
    131c:	blhi	103cde4 <strspn@plt+0x103bf48>
    1320:	ldcmi	6, cr14, [r1, #-936]	; 0xfffffc58
    1324:	uxtab	r4, r0, sp, ror #8
    1328:	andcs	r4, r5, #16, 18	; 0x40000
    132c:			; <UNDEFINED> instruction: 0xf7ff4479
    1330:	bls	fc640 <strspn@plt+0xfb7a4>
    1334:			; <UNDEFINED> instruction: 0x4601465b
    1338:			; <UNDEFINED> instruction: 0xf7ff2001
    133c:	stmdbmi	ip, {r1, r2, r3, r5, r6, r8, sl, fp, sp, lr, pc}
    1340:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    1344:	ldc	7, cr15, [r6], #1020	; 0x3fc
    1348:	strmi	r4, [r1], -sl, lsr #12
    134c:			; <UNDEFINED> instruction: 0xf7ff2001
    1350:	svclt	0x0000eccc
    1354:	andeq	r1, r0, r6, asr #30
    1358:	andeq	r1, r0, r2, lsl #30
    135c:	strdeq	r0, [r0], -r8
    1360:	ldrdeq	r1, [r0], -r2
    1364:	ldrdeq	r1, [r0], -r0
    1368:	strdeq	r1, [r0], -ip
    136c:	ldrdeq	r1, [r0], -r4
    1370:	andeq	r1, r0, r2, lsl #29
    1374:	bleq	3d4b8 <strspn@plt+0x3c61c>
    1378:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    137c:	strbtmi	fp, [sl], -r2, lsl #24
    1380:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    1384:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    1388:	ldrmi	sl, [sl], #776	; 0x308
    138c:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    1390:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    1394:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    1398:			; <UNDEFINED> instruction: 0xf85a4b06
    139c:	stmdami	r6, {r0, r1, ip, sp}
    13a0:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    13a4:	ldc	7, cr15, [r2], #1020	; 0x3fc
    13a8:	stcl	7, cr15, [ip, #-1020]!	; 0xfffffc04
    13ac:	andeq	r2, r1, ip, lsr fp
    13b0:	andeq	r0, r0, r4, ror #1
    13b4:	andeq	r0, r0, r0, lsl #2
    13b8:	andeq	r0, r0, r8, lsl #2
    13bc:	ldr	r3, [pc, #20]	; 13d8 <strspn@plt+0x53c>
    13c0:	ldr	r2, [pc, #20]	; 13dc <strspn@plt+0x540>
    13c4:	add	r3, pc, r3
    13c8:	ldr	r2, [r3, r2]
    13cc:	cmp	r2, #0
    13d0:	bxeq	lr
    13d4:	b	d18 <__gmon_start__@plt>
    13d8:	andeq	r2, r1, ip, lsl fp
    13dc:	strdeq	r0, [r0], -ip
    13e0:	blmi	1d3400 <strspn@plt+0x1d2564>
    13e4:	bmi	1d25cc <strspn@plt+0x1d1730>
    13e8:	addmi	r4, r3, #2063597568	; 0x7b000000
    13ec:	andle	r4, r3, sl, ror r4
    13f0:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    13f4:	ldrmi	fp, [r8, -r3, lsl #2]
    13f8:	svclt	0x00004770
    13fc:	andeq	r2, r1, r4, lsr #24
    1400:	andeq	r2, r1, r0, lsr #24
    1404:	strdeq	r2, [r1], -r8
    1408:	andeq	r0, r0, ip, ror #1
    140c:	stmdbmi	r9, {r3, fp, lr}
    1410:	bmi	2525f8 <strspn@plt+0x25175c>
    1414:	bne	252600 <strspn@plt+0x251764>
    1418:	svceq	0x00cb447a
    141c:			; <UNDEFINED> instruction: 0x01a1eb03
    1420:	andle	r1, r3, r9, asr #32
    1424:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1428:	ldrmi	fp, [r8, -r3, lsl #2]
    142c:	svclt	0x00004770
    1430:	strdeq	r2, [r1], -r8
    1434:	strdeq	r2, [r1], -r4
    1438:	andeq	r2, r1, ip, asr #21
    143c:	andeq	r0, r0, r0, lsl r1
    1440:	blmi	2ae868 <strspn@plt+0x2ad9cc>
    1444:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    1448:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    144c:	blmi	26fa00 <strspn@plt+0x26eb64>
    1450:	ldrdlt	r5, [r3, -r3]!
    1454:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    1458:			; <UNDEFINED> instruction: 0xf7ff6818
    145c:			; <UNDEFINED> instruction: 0xf7ffebe8
    1460:	blmi	1c1364 <strspn@plt+0x1c04c8>
    1464:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1468:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    146c:	andeq	r2, r1, r2, asr #23
    1470:	muleq	r1, ip, sl
    1474:	andeq	r0, r0, r8, ror #1
    1478:	andeq	r2, r1, sl, lsr #23
    147c:	andeq	r2, r1, r2, lsr #23
    1480:	svclt	0x0000e7c4
    1484:	mvnsmi	lr, sp, lsr #18
    1488:	stmdbmi	pc!, {r3, r7, r9, sl, lr}	; <UNPREDICTABLE>
    148c:	bmi	bd2ce8 <strspn@plt+0xbd1e4c>
    1490:	cfstr32pl	mvfx15, [r0, #-692]	; 0xfffffd4c
    1494:	addlt	r4, r4, r9, ror r4
    1498:	movwpl	pc, #1293	; 0x50d	; <UNPREDICTABLE>
    149c:	stmpl	sl, {r0, r1, r9, sl, fp, sp, pc}
    14a0:	strmi	r3, [r7], -ip, lsl #6
    14a4:	andsvs	r6, sl, r2, lsl r8
    14a8:	andeq	pc, r0, #79	; 0x4f
    14ac:			; <UNDEFINED> instruction: 0xf5b5b30d
    14b0:	strtmi	r5, [fp], -r0, lsl #30
    14b4:	andeq	pc, r1, #79	; 0x4f
    14b8:	tstpl	r0, pc, asr #8	; <UNPREDICTABLE>
    14bc:			; <UNDEFINED> instruction: 0xf44fbf28
    14c0:	ldrtmi	r5, [r0], -r0, lsl #6
    14c4:			; <UNDEFINED> instruction: 0xf7ff9700
    14c8:			; <UNDEFINED> instruction: 0x4604ec9c
    14cc:	strmi	fp, [r2], -r8, lsl #6
    14d0:	andcs	r4, r1, r1, lsr r6
    14d4:			; <UNDEFINED> instruction: 0xf7ff1b2d
    14d8:	adcmi	lr, r0, #33280	; 0x8200
    14dc:	ldmdbmi	ip, {r1, r2, r5, r6, r7, ip, lr, pc}
    14e0:	andcs	r2, r0, r5, lsl #4
    14e4:			; <UNDEFINED> instruction: 0xf7ff4479
    14e8:	strmi	lr, [r1], -r6, ror #23
    14ec:			; <UNDEFINED> instruction: 0xf7ff2001
    14f0:	ldmdbmi	r8, {r2, r3, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    14f4:	movwpl	pc, #1293	; 0x50d	; <UNPREDICTABLE>
    14f8:	movwcc	r4, #51732	; 0xca14
    14fc:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    1500:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    1504:	tstle	sp, r1, asr r0
    1508:	cfstr32pl	mvfx15, [r0, #-52]	; 0xffffffcc
    150c:	pop	{r2, ip, sp, pc}
    1510:			; <UNDEFINED> instruction: 0x463881f0
    1514:	ldc	7, cr15, [r8], {255}	; 0xff
    1518:	stmdbmi	pc, {r4, r6, r8, ip, sp, pc}	; <UNPREDICTABLE>
    151c:	strtmi	r2, [r0], -r5, lsl #4
    1520:			; <UNDEFINED> instruction: 0xf7ff4479
    1524:	strbmi	lr, [r2], -r8, asr #23
    1528:	andcs	r4, r1, r1, lsl #12
    152c:	ldcl	7, cr15, [r4], #-1020	; 0xfffffc04
    1530:	andcs	r4, r5, #163840	; 0x28000
    1534:			; <UNDEFINED> instruction: 0xf7ff4479
    1538:			; <UNDEFINED> instruction: 0x4642ebbe
    153c:	andcs	r4, r1, r1, lsl #12
    1540:	bl	ff4bf544 <strspn@plt+0xff4be6a8>
    1544:	bl	ff13f548 <strspn@plt+0xff13e6ac>
    1548:	andeq	r2, r1, r0, asr sl
    154c:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1550:			; <UNDEFINED> instruction: 0x000019b4
    1554:	andeq	r2, r1, r8, ror #19
    1558:	muleq	r0, r0, r9
    155c:	muleq	r0, ip, r9
    1560:	andcs	fp, r5, #56, 10	; 0xe000000
    1564:			; <UNDEFINED> instruction: 0x46044d10
    1568:	ldrbtmi	r2, [sp], #-0
    156c:			; <UNDEFINED> instruction: 0xf7ff4629
    1570:	strmi	lr, [r1], -r2, lsr #23
    1574:			; <UNDEFINED> instruction: 0xf0004620
    1578:	mrc	13, 5, APSR_nzcv, cr4, cr5, {1}
    157c:	vneg.f64	d16, d0
    1580:			; <UNDEFINED> instruction: 0xd600fa10
    1584:			; <UNDEFINED> instruction: 0xf7ffbd38
    1588:	tstcs	r6, #260096	; 0x3f800
    158c:	andcs	r4, r5, #42991616	; 0x2900000
    1590:	andcs	r6, r0, r3
    1594:	bl	fe3bf598 <strspn@plt+0xfe3be6fc>
    1598:	strtmi	r4, [r3], -r4, lsl #18
    159c:			; <UNDEFINED> instruction: 0x46024479
    15a0:			; <UNDEFINED> instruction: 0xf7ff2001
    15a4:	svclt	0x0000eba2
    15a8:	andeq	r1, r0, sl, lsl #19
    15ac:	andeq	r1, r0, r0, ror r9
    15b0:	cfstr32mi	mvfx11, [sp, #-992]!	; 0xfffffc20
    15b4:	ldrbtmi	r4, [sp], #-2861	; 0xfffff4d3
    15b8:	ldmdavs	ip, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    15bc:			; <UNDEFINED> instruction: 0xf7ff4620
    15c0:			; <UNDEFINED> instruction: 0x4607eb9a
    15c4:			; <UNDEFINED> instruction: 0xf7ff4620
    15c8:			; <UNDEFINED> instruction: 0x4606eb56
    15cc:			; <UNDEFINED> instruction: 0xf7ff4620
    15d0:			; <UNDEFINED> instruction: 0x4604ec12
    15d4:			; <UNDEFINED> instruction: 0xb128bb66
    15d8:	bl	ff53f5dc <strspn@plt+0xff53e740>
    15dc:	stmiblt	pc, {r0, r1, fp, sp, lr}^	; <UNPREDICTABLE>
    15e0:	tstle	r7, r9, lsl #22
    15e4:	stmiapl	fp!, {r1, r5, r8, r9, fp, lr}^
    15e8:			; <UNDEFINED> instruction: 0x4620681c
    15ec:	bl	fe0bf5f0 <strspn@plt+0xfe0be754>
    15f0:	strtmi	r4, [r0], -r6, lsl #12
    15f4:	bl	fbf5f8 <strspn@plt+0xfbe75c>
    15f8:	strtmi	r4, [r0], -r5, lsl #12
    15fc:	bl	ffebf600 <strspn@plt+0xffebe764>
    1600:	bllt	f52e18 <strspn@plt+0xf51f7c>
    1604:	stmiblt	r6, {r3, r5, r8, ip, sp, pc}
    1608:	bl	fef3f60c <strspn@plt+0xfef3e770>
    160c:	blcs	25b620 <strspn@plt+0x25a784>
    1610:	ldfltp	f5, [r8, #44]!	; 0x2c
    1614:	rscle	r2, r5, r0, lsr #22
    1618:	ldmdbmi	r6, {r0, r1, r3, r4, r7, r8, ip, sp, pc}
    161c:	andcs	r2, r0, r5, lsl #4
    1620:			; <UNDEFINED> instruction: 0xf7ff4479
    1624:			; <UNDEFINED> instruction: 0xf7ffeb48
    1628:	strdcs	lr, [r1], -lr	; <UNPREDICTABLE>
    162c:	bl	c3f630 <strspn@plt+0xc3e794>
    1630:	bl	fea3f634 <strspn@plt+0xfea3e798>
    1634:	stccs	8, cr6, [r0], {3}
    1638:	blcs	835df0 <strspn@plt+0x834f54>
    163c:	andvs	fp, r4, r8, lsl pc
    1640:	stmdbmi	sp, {r4, r6, r7, ip, lr, pc}
    1644:	andcs	r2, r0, r5, lsl #4
    1648:			; <UNDEFINED> instruction: 0xf7ff4479
    164c:			; <UNDEFINED> instruction: 0xf7ffeb34
    1650:			; <UNDEFINED> instruction: 0xe7eaeb94
    1654:	mvnle	r2, r0, lsl #16
    1658:	bl	fe53f65c <strspn@plt+0xfe53e7c0>
    165c:	blcs	81b670 <strspn@plt+0x81a7d4>
    1660:	andvs	fp, r4, r8, lsl pc
    1664:	svclt	0x0000e7e1
    1668:	andeq	r2, r1, lr, lsr #18
    166c:	andeq	r0, r0, r4, lsl #2
    1670:	strdeq	r0, [r0], -r8
    1674:	strdeq	r1, [r0], -r4
    1678:	andeq	r1, r0, ip, asr #17
    167c:	andeq	r0, r0, r0
    1680:	andvs	r2, fp, r0, lsl #6
    1684:			; <UNDEFINED> instruction: 0xb328b410
    1688:	mulmi	r0, r0, r9
    168c:	tstle	ip, pc, lsr #24
    1690:	mulcc	r1, r0, r9
    1694:	andcc	r4, r1, r4, lsl #12
    1698:	rscsle	r2, r9, pc, lsr #22
    169c:	andvs	r2, fp, r1, lsl #6
    16a0:	mulcc	r1, r4, r9
    16a4:	svclt	0x00182b2f
    16a8:	andle	r2, sl, r0, lsl #22
    16ac:			; <UNDEFINED> instruction: 0xf1c04603
    16b0:	ldmdane	sl, {r1}
    16b4:			; <UNDEFINED> instruction: 0xf913600a
    16b8:	bcs	d2c4 <strspn@plt+0xc428>
    16bc:	bcs	bf1324 <strspn@plt+0xbf0488>
    16c0:			; <UNDEFINED> instruction: 0x4620d1f7
    16c4:	blmi	13f840 <strspn@plt+0x13e9a4>
    16c8:	stccs	7, cr4, [r0], {112}	; 0x70
    16cc:			; <UNDEFINED> instruction: 0x4604d0f9
    16d0:	strb	r3, [r3, r1]!
    16d4:	ldrb	r4, [r4, r4, lsl #12]!
    16d8:			; <UNDEFINED> instruction: 0x460eb570
    16dc:	mulne	r0, r0, r9
    16e0:	strcs	r4, [r0], #-1541	; 0xfffff9fb
    16e4:	cmplt	r1, r8, lsl #12
    16e8:			; <UNDEFINED> instruction: 0x4630295c
    16ec:			; <UNDEFINED> instruction: 0xf7ffd008
    16f0:	ldmdblt	r8!, {r1, r2, r3, r4, r5, r8, r9, fp, sp, lr, pc}^
    16f4:	strpl	r3, [r9, -r1, lsl #8]!
    16f8:	stmdbcs	r0, {r5, r9, sl, lr}
    16fc:	ldfltp	f5, [r0, #-976]!	; 0xfffffc30
    1700:			; <UNDEFINED> instruction: 0xf993192b
    1704:			; <UNDEFINED> instruction: 0xb12b3001
    1708:	strpl	r3, [r9, -r2, lsl #8]!
    170c:	stmdbcs	r0, {r5, r9, sl, lr}
    1710:	ldfltp	f5, [r0, #-936]!	; 0xfffffc58
    1714:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    1718:	mvnsmi	lr, sp, lsr #18
    171c:	bmi	8d2f7c <strspn@plt+0x8d20e0>
    1720:	blmi	8ed930 <strspn@plt+0x8eca94>
    1724:	ldrbtmi	r2, [sl], #-1792	; 0xfffff900
    1728:	strmi	r4, [r8], r4, lsl #12
    172c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    1730:			; <UNDEFINED> instruction: 0xf04f9301
    1734:	strls	r0, [r0, -r0, lsl #6]
    1738:	bl	93f73c <strspn@plt+0x93e8a0>
    173c:	tstlt	r4, r7
    1740:	mulcc	r0, r4, r9
    1744:	ldmdami	fp, {r0, r1, r6, r8, fp, ip, sp, pc}
    1748:	ldmdbmi	fp, {r0, r1, r5, r9, sl, lr}
    174c:	ldrbtmi	r4, [r8], #-1602	; 0xfffff9be
    1750:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    1754:	bl	183f758 <strspn@plt+0x183e8bc>
    1758:	ldrtmi	r4, [fp], -r5, lsl #12
    175c:			; <UNDEFINED> instruction: 0x46694632
    1760:			; <UNDEFINED> instruction: 0xf7ff4620
    1764:	stmdavs	fp!, {r1, r5, r7, r9, fp, sp, lr, pc}
    1768:	blls	2fdbc <strspn@plt+0x2ef20>
    176c:	rscle	r4, sl, r3, lsr #5
    1770:			; <UNDEFINED> instruction: 0xf993b11b
    1774:	blcs	d77c <strspn@plt+0xc8e0>
    1778:	bmi	435f14 <strspn@plt+0x435078>
    177c:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
    1780:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    1784:	subsmi	r9, sl, r1, lsl #22
    1788:	andlt	sp, r2, sp, lsl #2
    178c:	ldrhhi	lr, [r0, #141]!	; 0x8d
    1790:	blcs	893fc4 <strspn@plt+0x893128>
    1794:	ldmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    1798:	stmdbmi	sl, {r0, r2, r4, r6, r7, r8, ip, lr, pc}
    179c:	strbmi	r4, [r2], -r3, lsr #12
    17a0:			; <UNDEFINED> instruction: 0xf7ff4479
    17a4:			; <UNDEFINED> instruction: 0xf7ffeaa2
    17a8:	svclt	0x0000ea94
    17ac:			; <UNDEFINED> instruction: 0x000127be
    17b0:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    17b4:			; <UNDEFINED> instruction: 0x000128b6
    17b8:	andeq	r1, r0, r0, lsl #22
    17bc:	andeq	r2, r1, r6, ror #14
    17c0:	andeq	r2, r1, r0, ror r8
    17c4:			; <UNDEFINED> instruction: 0x00001ab0
    17c8:	addlt	fp, r3, r0, lsl #10
    17cc:	tstls	r0, r7, lsl #24
    17d0:			; <UNDEFINED> instruction: 0xf7ff9001
    17d4:	ldrbtmi	lr, [ip], #-2776	; 0xfffff528
    17d8:	ldmib	sp, {r1, r5, r8, sp}^
    17dc:	andvs	r2, r1, r0, lsl #6
    17e0:	stmdavs	r0!, {r0, r1, r8, fp, lr}
    17e4:			; <UNDEFINED> instruction: 0xf7ff4479
    17e8:	svclt	0x0000ea80
    17ec:	andeq	r2, r1, lr, lsr #16
    17f0:	andeq	r1, r0, ip, ror #20
    17f4:			; <UNDEFINED> instruction: 0x4604b538
    17f8:			; <UNDEFINED> instruction: 0xf7ff460d
    17fc:	stmdbcs	r1, {r0, r2, r3, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    1800:	stmdacs	r0, {r3, r8, r9, sl, fp, ip, sp, pc}
    1804:	lfmlt	f5, 1, [r8, #-0]
    1808:	strtmi	r4, [r0], -r9, lsr #12
    180c:			; <UNDEFINED> instruction: 0xffdcf7ff
    1810:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    1814:			; <UNDEFINED> instruction: 0x47706018
    1818:	strdeq	r2, [r1], -r2	; <UNPREDICTABLE>
    181c:	svcmi	0x00f0e92d
    1820:	stc	6, cr4, [sp, #-548]!	; 0xfffffddc
    1824:	strcs	r8, [r0], #-2818	; 0xfffff4fe
    1828:	strbne	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    182c:			; <UNDEFINED> instruction: 0xf8df2500
    1830:	ldrbtmi	r3, [r9], #-1220	; 0xfffffb3c
    1834:	stmiapl	fp, {r0, r1, r2, r3, r7, ip, sp, pc}^
    1838:	movwls	r6, #55323	; 0xd81b
    183c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    1840:	strmi	lr, [r0, #-2505]	; 0xfffff637
    1844:	strmi	r9, [r5], -r2, lsl #4
    1848:	b	fe73f84c <strspn@plt+0xfe73e9b0>
    184c:	stccs	6, cr4, [r0, #-16]
    1850:	adchi	pc, r9, r0
    1854:	mulvs	r0, r5, r9
    1858:			; <UNDEFINED> instruction: 0xf0002e00
    185c:			; <UNDEFINED> instruction: 0xf7ff80a4
    1860:	strtmi	lr, [sl], -r8, ror #20
    1864:	strmi	r6, [r2], r1, lsl #16
    1868:			; <UNDEFINED> instruction: 0xf912e001
    186c:	rscslt	r6, r3, #1, 30
    1870:	andscc	pc, r3, r1, lsr r8	; <UNPREDICTABLE>
    1874:	movwpl	pc, #1043	; 0x413	; <UNPREDICTABLE>
    1878:	mcrcs	1, 1, sp, cr13, cr7, {7}
    187c:	addshi	pc, r3, r0
    1880:	bleq	c3dcbc <strspn@plt+0xc3ce20>
    1884:	ldrmi	r4, [sl], -r8, lsr #12
    1888:	ldrbmi	r6, [r9], -r3, lsr #32
    188c:			; <UNDEFINED> instruction: 0xf7ff930c
    1890:	vmlals.f32	s28, s24, s24
    1894:	stmdavs	r5!, {r1, r2, r3, r5, r7, r9, lr}
    1898:	smlabteq	r0, sp, r9, lr
    189c:	mrshi	pc, (UNDEF: 14)	; <UNPREDICTABLE>
    18a0:			; <UNDEFINED> instruction: 0xf0402d00
    18a4:	mcrcs	0, 0, r8, cr0, cr3, {4}
    18a8:	tsthi	r6, r0	; <UNPREDICTABLE>
    18ac:	mulpl	r0, r6, r9
    18b0:			; <UNDEFINED> instruction: 0xf0002d00
    18b4:	andcs	r8, r0, #12, 2
    18b8:	cdp	3, 0, cr2, cr8, cr0, {0}
    18bc:			; <UNDEFINED> instruction: 0x4657ba10
    18c0:	andsls	pc, r8, sp, asr #17
    18c4:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    18c8:			; <UNDEFINED> instruction: 0x469246b1
    18cc:			; <UNDEFINED> instruction: 0xf999469b
    18d0:	bcs	1a498dc <strspn@plt+0x1a48a40>
    18d4:	addhi	pc, sp, r0
    18d8:	msreq	CPSR_, r2, lsr #32
    18dc:			; <UNDEFINED> instruction: 0xf0402942
    18e0:			; <UNDEFINED> instruction: 0xf99980e9
    18e4:	bcs	98f4 <strspn@plt+0x8a58>
    18e8:	bicshi	pc, r3, r0
    18ec:	b	fe9bf8f0 <strspn@plt+0xfe9bea54>
    18f0:	subsle	r2, r8, r0, lsl #16
    18f4:	cdpcs	8, 0, cr6, cr0, cr6, {0}
    18f8:			; <UNDEFINED> instruction: 0x4630d055
    18fc:	b	c3f900 <strspn@plt+0xc3ea64>
    1900:	movweq	lr, #47706	; 0xba5a
    1904:	cmple	lr, r5, lsl #12
    1908:	mulne	r0, r9, r9
    190c:	suble	r2, sl, r0, lsl #18
    1910:			; <UNDEFINED> instruction: 0x462a4630
    1914:			; <UNDEFINED> instruction: 0xf7ff4649
    1918:	stmdacs	r0, {r4, r5, r7, r9, fp, sp, lr, pc}
    191c:			; <UNDEFINED> instruction: 0xf919d143
    1920:	strbmi	ip, [sp], #-5
    1924:	svceq	0x0030f1bc
    1928:			; <UNDEFINED> instruction: 0xf108d10a
    192c:	bl	fea03938 <strspn@plt+0xfea02a9c>
    1930:	bl	14254c <strspn@plt+0x1416b0>
    1934:			; <UNDEFINED> instruction: 0xf9150803
    1938:			; <UNDEFINED> instruction: 0xf1bccf01
    193c:	rscsle	r0, r8, r0, lsr pc
    1940:			; <UNDEFINED> instruction: 0xf833683b
    1944:	ldreq	r3, [fp, #-28]	; 0xffffffe4
    1948:	strls	fp, [ip, #-3932]	; 0xfffff0a4
    194c:	ldrle	r4, [lr, #1705]!	; 0x6a9
    1950:	strtmi	r2, [r8], -r0, lsl #6
    1954:	bne	43d1bc <strspn@plt+0x43c320>
    1958:	eorvs	r4, r3, sl, lsl r6
    195c:			; <UNDEFINED> instruction: 0xf7ff930c
    1960:			; <UNDEFINED> instruction: 0xf8dde9a4
    1964:	strmi	r9, [r9, #48]!	; 0x30
    1968:	strmi	r6, [r2], r5, lsr #16
    196c:			; <UNDEFINED> instruction: 0xf000468b
    1970:	stccs	0, cr8, [r0, #-660]	; 0xfffffd6c
    1974:	adchi	pc, r6, r0
    1978:	mvnscc	pc, #16, 2
    197c:			; <UNDEFINED> instruction: 0xf1419304
    1980:	movwls	r3, #21503	; 0x53ff
    1984:	ldrdeq	lr, [r4, -sp]
    1988:	mvnscc	pc, #79	; 0x4f
    198c:	andeq	pc, r2, #111	; 0x6f
    1990:	svclt	0x0008428b
    1994:			; <UNDEFINED> instruction: 0xd3274282
    1998:	svceq	0x0000f1b9
    199c:			; <UNDEFINED> instruction: 0xf999d003
    19a0:	bcs	99a8 <strspn@plt+0x8b0c>
    19a4:	tstcs	r6, #-1073741788	; 0xc0000024
    19a8:	ldreq	pc, [r5, #-111]	; 0xffffff91
    19ac:	bmi	ff499a40 <strspn@plt+0xff498ba4>
    19b0:	ldrbtmi	r4, [sl], #-3024	; 0xfffff430
    19b4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    19b8:	subsmi	r9, sl, sp, lsl #22
    19bc:	orrshi	pc, r6, r0, asr #32
    19c0:	andlt	r4, pc, r8, lsr #12
    19c4:	blhi	bccc0 <strspn@plt+0xbbe24>
    19c8:	svchi	0x00f0e8bd
    19cc:			; <UNDEFINED> instruction: 0xf1109b01
    19d0:			; <UNDEFINED> instruction: 0xf04f37ff
    19d4:			; <UNDEFINED> instruction: 0xf06f31ff
    19d8:			; <UNDEFINED> instruction: 0xf1430002
    19dc:	strbmi	r3, [r1, #-2303]	; 0xfffff701
    19e0:	adcsmi	fp, r8, #8, 30
    19e4:	svcge	0x005ff4bf
    19e8:	sfmcs	f4, 4, [r0, #-436]	; 0xfffffe4c
    19ec:	rsbmi	sp, fp, #913408	; 0xdf000
    19f0:			; <UNDEFINED> instruction: 0xf999e7dc
    19f4:			; <UNDEFINED> instruction: 0xf0222002
    19f8:	bcs	1082280 <strspn@plt+0x10813e4>
    19fc:	svcge	0x0076f47f
    1a00:	mulcs	r3, r9, r9
    1a04:			; <UNDEFINED> instruction: 0xf47f2a00
    1a08:			; <UNDEFINED> instruction: 0x464eaf71
    1a0c:	orrvs	pc, r0, #1325400064	; 0x4f000000
    1a10:			; <UNDEFINED> instruction: 0x9018f8dd
    1a14:	blge	13c150 <strspn@plt+0x13b2b4>
    1a18:	ldcmi	3, cr9, [r8, #24]!
    1a1c:	mulne	r0, r6, r9
    1a20:			; <UNDEFINED> instruction: 0x4628447d
    1a24:			; <UNDEFINED> instruction: 0xf7ff9109
    1a28:	stmdbls	r9, {r1, r5, r7, r8, fp, sp, lr, pc}
    1a2c:			; <UNDEFINED> instruction: 0xf0002800
    1a30:	blne	10e1f1c <strspn@plt+0x10e1080>
    1a34:			; <UNDEFINED> instruction: 0xf1039309
    1a38:			; <UNDEFINED> instruction: 0xf1be0e01
    1a3c:			; <UNDEFINED> instruction: 0xf0000f00
    1a40:	blls	1a1f70 <strspn@plt+0x1a10d4>
    1a44:	mrscs	r2, (UNDEF: 0)
    1a48:	blvc	ff8fc38c <strspn@plt+0xff8fb4f0>
    1a4c:	blls	534bc <strspn@plt+0x52620>
    1a50:			; <UNDEFINED> instruction: 0xf0402b00
    1a54:	b	1421f1c <strspn@plt+0x1421080>
    1a58:	cmple	r7, r1, lsl #6
    1a5c:	ldmib	sp, {r0, r3, r8, r9, fp, ip, pc}^
    1a60:	rdfnee	f0, f5, f0
    1a64:	vmlsmi.f16	s28, s21, s26	; <UNPREDICTABLE>
    1a68:	and	r4, r4, ip, lsr #13
    1a6c:	movweq	lr, #23124	; 0x5a54
    1a70:	ldfccp	f7, [pc], #48	; 1aa8 <strspn@plt+0xc0c>
    1a74:	blx	35f56 <strspn@plt+0x350ba>
    1a78:			; <UNDEFINED> instruction: 0xf1bcf20b
    1a7c:	blx	291a82 <strspn@plt+0x290be6>
    1a80:	blx	fe80a28e <strspn@plt+0xfe8093f2>
    1a84:	strmi	r0, [sl], #-266	; 0xfffffef6
    1a88:			; <UNDEFINED> instruction: 0xf0004611
    1a8c:	strcs	r8, [r0], #-252	; 0xffffff04
    1a90:	bcs	ae98 <strspn@plt+0x9ffc>
    1a94:	blx	fe835e46 <strspn@plt+0xfe834faa>
    1a98:			; <UNDEFINED> instruction: 0xf04f670a
    1a9c:	blx	fea852a6 <strspn@plt+0xfea8440a>
    1aa0:	ldrtmi	r2, [lr], -r2, lsl #6
    1aa4:	bl	10c8104 <strspn@plt+0x10c7268>
    1aa8:	blcs	26e8 <strspn@plt+0x184c>
    1aac:	strcs	sp, [r1], #-222	; 0xffffff22
    1ab0:	ldrb	r2, [fp, r0, lsl #10]
    1ab4:			; <UNDEFINED> instruction: 0xf47f2a00
    1ab8:			; <UNDEFINED> instruction: 0xe7a6af19
    1abc:			; <UNDEFINED> instruction: 0xf43f2d00
    1ac0:			; <UNDEFINED> instruction: 0xe791af72
    1ac4:	movweq	lr, #47706	; 0xba5a
    1ac8:	svcge	0x0066f47f
    1acc:	ldmib	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r9, sl, sp, lr, pc}^
    1ad0:	stmib	r9, {sl, ip, sp}^
    1ad4:	strb	r3, [sl, -r0, lsl #8]!
    1ad8:	strcc	lr, [r0], #-2525	; 0xfffff623
    1adc:	stmib	r9, {r0, r2, r4, r5, r9, sl, lr}^
    1ae0:	strb	r3, [r4, -r0, lsl #8]!
    1ae4:			; <UNDEFINED> instruction: 0x4e0ae9dd
    1ae8:	smlabteq	r0, sp, r9, lr
    1aec:	streq	pc, [r1, #-111]!	; 0xffffff91
    1af0:	tstlt	r3, r2, lsl #22
    1af4:			; <UNDEFINED> instruction: 0xf8c39b02
    1af8:	ldmib	sp, {sp, lr, pc}^
    1afc:	strmi	r1, [fp], -r4, lsl #4
    1b00:	svclt	0x00144313
    1b04:	movwcs	r2, #769	; 0x301
    1b08:	svceq	0x0000f1be
    1b0c:	movwcs	fp, #3848	; 0xf08
    1b10:			; <UNDEFINED> instruction: 0xf0002b00
    1b14:	blls	261de8 <strspn@plt+0x260f4c>
    1b18:			; <UNDEFINED> instruction: 0xf8cd2001
    1b1c:	tstcs	r0, r4, lsr #32
    1b20:	ldfccp	f7, [pc], #12	; 1b34 <strspn@plt+0xc98>
    1b24:	strtmi	r9, [r8], r6, lsl #22
    1b28:	b	13e6b38 <strspn@plt+0x13e5c9c>
    1b2c:	ldrmi	r7, [sl], r3, ror #23
    1b30:	b	1539b48 <strspn@plt+0x1538cac>
    1b34:			; <UNDEFINED> instruction: 0xf10c0305
    1b38:			; <UNDEFINED> instruction: 0xd11d3cff
    1b3c:	vqdmulh.s<illegal width 8>	d15, d11, d0
    1b40:	svccc	0x00fff1bc
    1b44:	andcs	pc, r1, #10240	; 0x2800
    1b48:	smlatbeq	sl, r0, fp, pc	; <UNPREDICTABLE>
    1b4c:	ldrmi	r4, [r1], -sl, lsl #8
    1b50:	strcs	sp, [r0], #-18	; 0xffffffee
    1b54:	bcs	af5c <strspn@plt+0xa0c0>
    1b58:	blx	fe835f0e <strspn@plt+0xfe835072>
    1b5c:			; <UNDEFINED> instruction: 0xf04f670a
    1b60:	blx	fea8536a <strspn@plt+0xfea844ce>
    1b64:	ldrtmi	r2, [lr], -r2, lsl #6
    1b68:	bl	10c81c8 <strspn@plt+0x10c732c>
    1b6c:	blcs	27ac <strspn@plt+0x1910>
    1b70:	strcs	sp, [r1], #-223	; 0xffffff21
    1b74:	ldrb	r2, [ip, r0, lsl #10]
    1b78:	smlabteq	r6, sp, r9, lr
    1b7c:	ldmib	sp, {r0, r2, r6, r9, sl, lr}^
    1b80:			; <UNDEFINED> instruction: 0xf04f0104
    1b84:			; <UNDEFINED> instruction: 0x9c020a0a
    1b88:	bleq	3dccc <strspn@plt+0x3ce30>
    1b8c:			; <UNDEFINED> instruction: 0xf8dd2900
    1b90:	svclt	0x00088024
    1b94:	tstle	r1, #720896	; 0xb0000
    1b98:	movweq	lr, #43802	; 0xab1a
    1b9c:	andeq	lr, fp, #76800	; 0x12c00
    1ba0:	ldrsbmi	r1, [r2, #-139]	; 0xffffff75
    1ba4:	movweq	lr, #43795	; 0xab13
    1ba8:	andeq	lr, fp, #67584	; 0x10800
    1bac:	beq	fc800 <strspn@plt+0xfb964>
    1bb0:	bleq	bc8c0 <strspn@plt+0xbba24>
    1bb4:	svclt	0x0008458b
    1bb8:	mvnle	r4, #545259520	; 0x20800000
    1bbc:	svceq	0x0000f1b8
    1bc0:	tstcs	r0, r2, lsl r0
    1bc4:	movweq	lr, #43802	; 0xab1a
    1bc8:	tsteq	r1, r1, lsl #2	; <UNPREDICTABLE>
    1bcc:	andeq	lr, fp, #76800	; 0x12c00
    1bd0:	ldrsbmi	r1, [r2, #-139]	; 0xffffff75
    1bd4:	movweq	lr, #43795	; 0xab13
    1bd8:	andeq	lr, fp, #67584	; 0x10800
    1bdc:	beq	fc830 <strspn@plt+0xfb994>
    1be0:	bleq	bc8f0 <strspn@plt+0xbba54>
    1be4:	mvnle	r4, r8, lsl #11
    1be8:	strcs	r2, [r0, -r1, lsl #12]
    1bec:	strmi	lr, [r9, #-2509]	; 0xfffff633
    1bf0:	strmi	lr, [r4, #-2525]	; 0xfffff623
    1bf4:	andsls	pc, r0, sp, asr #17
    1bf8:	strtmi	r4, [r9], -r0, lsr #12
    1bfc:	movwcs	r2, #522	; 0x20a
    1c00:			; <UNDEFINED> instruction: 0xf870f001
    1c04:	strtmi	r4, [r9], -r0, lsr #12
    1c08:	strmi	lr, [r2, #-2509]	; 0xfffff633
    1c0c:			; <UNDEFINED> instruction: 0x46994690
    1c10:	movwcs	r2, #522	; 0x20a
    1c14:			; <UNDEFINED> instruction: 0xf866f001
    1c18:	bl	11c82ec <strspn@plt+0x11c7450>
    1c1c:	ldmne	fp, {r0, r1, r2, sl, fp}^
    1c20:			; <UNDEFINED> instruction: 0x0c0ceb4c
    1c24:	bl	1308298 <strspn@plt+0x13073fc>
    1c28:	ldrtmi	r0, [r2], -r7, lsl #24
    1c2c:			; <UNDEFINED> instruction: 0x463b18de
    1c30:	streq	lr, [ip, -ip, asr #22]
    1c34:	strmi	r4, [sp], -r4, lsl #12
    1c38:	svceq	0x0000f1b8
    1c3c:			; <UNDEFINED> instruction: 0x4650d014
    1c40:			; <UNDEFINED> instruction: 0xf0014659
    1c44:	strbmi	pc, [r2], -pc, asr #16	; <UNPREDICTABLE>
    1c48:			; <UNDEFINED> instruction: 0xf001464b
    1c4c:	strmi	pc, [fp], -fp, asr #16
    1c50:	ldmib	sp, {r1, r9, sl, lr}^
    1c54:			; <UNDEFINED> instruction: 0xf0010106
    1c58:	blls	3fd74 <strspn@plt+0x3eed8>
    1c5c:	movwls	r1, #2075	; 0x81b
    1c60:	bl	106886c <strspn@plt+0x10679d0>
    1c64:	movwls	r0, #4867	; 0x1303
    1c68:	movwcs	lr, #10717	; 0x29dd
    1c6c:	svclt	0x00082b00
    1c70:	sbcle	r2, r1, #40960	; 0xa000
    1c74:	strmi	lr, [r9, #-2525]	; 0xfffff623
    1c78:			; <UNDEFINED> instruction: 0x9010f8dd
    1c7c:	movwcs	lr, #2525	; 0x9dd
    1c80:	movwcs	lr, #2505	; 0x9c9
    1c84:	ldmib	sp, {r0, r4, r5, r7, r9, sl, sp, lr, pc}^
    1c88:	strcs	r4, [r0, #-3594]	; 0xfffff1f6
    1c8c:	smlabteq	r0, sp, r9, lr
    1c90:	strbmi	lr, [lr], -lr, lsr #14
    1c94:	cmnvc	sl, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
    1c98:			; <UNDEFINED> instruction: 0x9018f8dd
    1c9c:	blge	13c3d8 <strspn@plt+0x13b53c>
    1ca0:	ldrt	r9, [sl], r6, lsl #6
    1ca4:	ldrbtmi	r4, [sp], #-3350	; 0xfffff2ea
    1ca8:			; <UNDEFINED> instruction: 0xf7ff4628
    1cac:	stmdacs	r0, {r5, r6, fp, sp, lr, pc}
    1cb0:	mrcge	4, 5, APSR_nzcv, cr15, cr15, {3}
    1cb4:	blls	3b698 <strspn@plt+0x3a7fc>
    1cb8:	stcls	7, cr2, [r6, #-0]
    1cbc:	blx	fe89352e <strspn@plt+0xfe892692>
    1cc0:	ldrmi	r2, [lr], -r5, lsl #6
    1cc4:	blx	ff8e88d2 <strspn@plt+0xff8e7a36>
    1cc8:	svccs	0x00006705
    1ccc:	mcrge	4, 6, pc, cr3, cr15, {1}	; <UNPREDICTABLE>
    1cd0:	tstcs	r0, r1
    1cd4:	blls	bb7d8 <strspn@plt+0xba93c>
    1cd8:	blcs	136b4 <strspn@plt+0x12818>
    1cdc:	svcge	0x000af47f
    1ce0:	strcc	lr, [r0], #-2525	; 0xfffff623
    1ce4:	stmib	r9, {r1, r8, sl, fp, ip, pc}^
    1ce8:	strbt	r3, [r0], -r0, lsl #8
    1cec:	svc	0x00f0f7fe
    1cf0:			; <UNDEFINED> instruction: 0x000126b2
    1cf4:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1cf8:	andeq	r2, r1, r2, lsr r5
    1cfc:	andeq	r1, r0, ip, lsr r8
    1d00:	andeq	r1, r0, r2, asr #11
    1d04:			; <UNDEFINED> instruction: 0xf7ff2200
    1d08:	svclt	0x0000bd89
    1d0c:	mvnsmi	lr, sp, lsr #18
    1d10:	strmi	r4, [r7], -r8, lsl #13
    1d14:			; <UNDEFINED> instruction: 0x4605b1d8
    1d18:			; <UNDEFINED> instruction: 0xf7ffe007
    1d1c:	rsclt	lr, r4, #655360	; 0xa0000
    1d20:			; <UNDEFINED> instruction: 0xf8336803
    1d24:	ldreq	r3, [fp, #-20]	; 0xffffffec
    1d28:	strtmi	sp, [lr], -r4, lsl #10
    1d2c:	blmi	80188 <strspn@plt+0x7f2ec>
    1d30:	mvnsle	r2, r0, lsl #24
    1d34:	svceq	0x0000f1b8
    1d38:			; <UNDEFINED> instruction: 0xf8c8d001
    1d3c:	adcsmi	r6, lr, #0
    1d40:			; <UNDEFINED> instruction: 0xf996d908
    1d44:	andcs	r3, r1, r0
    1d48:	pop	{r0, r1, r5, r8, fp, ip, sp, pc}
    1d4c:	strdlt	r8, [r9, -r0]
    1d50:	andeq	pc, r0, r8, asr #17
    1d54:	ldmfd	sp!, {sp}
    1d58:	svclt	0x000081f0
    1d5c:	mvnsmi	lr, sp, lsr #18
    1d60:	strmi	r4, [r7], -r8, lsl #13
    1d64:			; <UNDEFINED> instruction: 0x4605b1d8
    1d68:			; <UNDEFINED> instruction: 0xf7fee007
    1d6c:	rsclt	lr, r4, #904	; 0x388
    1d70:			; <UNDEFINED> instruction: 0xf8336803
    1d74:	ldrbeq	r3, [fp], #20
    1d78:	strtmi	sp, [lr], -r4, lsl #10
    1d7c:	blmi	801d8 <strspn@plt+0x7f33c>
    1d80:	mvnsle	r2, r0, lsl #24
    1d84:	svceq	0x0000f1b8
    1d88:			; <UNDEFINED> instruction: 0xf8c8d001
    1d8c:	adcsmi	r6, lr, #0
    1d90:			; <UNDEFINED> instruction: 0xf996d908
    1d94:	andcs	r3, r1, r0
    1d98:	pop	{r0, r1, r5, r8, fp, ip, sp, pc}
    1d9c:	strdlt	r8, [r9, -r0]
    1da0:	andeq	pc, r0, r8, asr #17
    1da4:	ldmfd	sp!, {sp}
    1da8:	svclt	0x000081f0
    1dac:	ldmdbmi	lr, {r1, r2, r3, sl, ip, sp, pc}
    1db0:	strdlt	fp, [r2], r0
    1db4:	bmi	76c9d8 <strspn@plt+0x76bb3c>
    1db8:	cfstrsge	mvf4, [sl], {121}	; 0x79
    1dbc:	blvc	13ff10 <strspn@plt+0x13f074>
    1dc0:	stmpl	sl, {r1, r2, r9, sl, lr}
    1dc4:	andls	r6, r1, #1179648	; 0x120000
    1dc8:	andeq	pc, r0, #79	; 0x4f
    1dcc:	and	r9, r5, r0, lsl #6
    1dd0:	ldrtmi	r4, [r0], -r9, lsr #12
    1dd4:	svc	0x0024f7fe
    1dd8:	cmnlt	r0, r8, lsl #8
    1ddc:	stcne	8, cr15, [r8], {84}	; 0x54
    1de0:			; <UNDEFINED> instruction: 0xf854b1b1
    1de4:	strls	r5, [r0], #-3076	; 0xfffff3fc
    1de8:			; <UNDEFINED> instruction: 0x4630b195
    1dec:	svc	0x0018f7fe
    1df0:	mvnle	r2, r0, lsl #16
    1df4:	bmi	389e00 <strspn@plt+0x388f64>
    1df8:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
    1dfc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    1e00:	subsmi	r9, sl, r1, lsl #22
    1e04:	andlt	sp, r2, sp, lsl #2
    1e08:	ldrhtmi	lr, [r0], #141	; 0x8d
    1e0c:	ldrbmi	fp, [r0, -r3]!
    1e10:	ldrtmi	r4, [r3], -r8, lsl #16
    1e14:	ldrtmi	r4, [sl], -r8, lsl #18
    1e18:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
    1e1c:			; <UNDEFINED> instruction: 0xf7fe6800
    1e20:			; <UNDEFINED> instruction: 0xf7feeffc
    1e24:	svclt	0x0000ef56
    1e28:	andeq	r2, r1, ip, lsr #2
    1e2c:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1e30:	andeq	r2, r1, sl, ror #1
    1e34:	andeq	r2, r1, ip, ror #3
    1e38:	andeq	r1, r0, r6, lsr r4
    1e3c:	ldrlt	fp, [r0], #-401	; 0xfffffe6f
    1e40:	subslt	r4, r4, #16777216	; 0x1000000
    1e44:	and	r4, r3, r3, lsl #12
    1e48:	mulle	r8, r4, r2
    1e4c:	andle	r4, r5, fp, lsl #5
    1e50:	mulcs	r0, r3, r9
    1e54:	movwcc	r4, #5656	; 0x1618
    1e58:	mvnsle	r2, r0, lsl #20
    1e5c:			; <UNDEFINED> instruction: 0xf85d2000
    1e60:	ldrbmi	r4, [r0, -r4, lsl #22]!
    1e64:	ldrbmi	r4, [r0, -r8, lsl #12]!
    1e68:	andcs	fp, sl, #56, 10	; 0xe000000
    1e6c:	strmi	r4, [sp], -r4, lsl #12
    1e70:	stc2l	7, cr15, [r0], {255}	; 0xff
    1e74:	svccc	0x0080f5b0
    1e78:	addlt	sp, r0, #268435456	; 0x10000000
    1e7c:			; <UNDEFINED> instruction: 0x4629bd38
    1e80:			; <UNDEFINED> instruction: 0xf7ff4620
    1e84:	svclt	0x0000fca1
    1e88:	andscs	fp, r0, #56, 10	; 0xe000000
    1e8c:	strmi	r4, [sp], -r4, lsl #12
    1e90:	ldc2	7, cr15, [r0], #1020	; 0x3fc
    1e94:	svccc	0x0080f5b0
    1e98:	addlt	sp, r0, #268435456	; 0x10000000
    1e9c:			; <UNDEFINED> instruction: 0x4629bd38
    1ea0:			; <UNDEFINED> instruction: 0xf7ff4620
    1ea4:	svclt	0x0000fc91
    1ea8:	strt	r2, [r3], #522	; 0x20a
    1eac:	strt	r2, [r1], #528	; 0x210
    1eb0:	blmi	8d4740 <strspn@plt+0x8d38a4>
    1eb4:	ldrblt	r4, [r0, #1146]!	; 0x47a
    1eb8:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    1ebc:	strmi	r2, [r4], -r0, lsl #12
    1ec0:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    1ec4:			; <UNDEFINED> instruction: 0xf04f9301
    1ec8:	strls	r0, [r0], -r0, lsl #6
    1ecc:	svc	0x005af7fe
    1ed0:	tstlt	r4, r6
    1ed4:	mulcc	r0, r4, r9
    1ed8:	ldmdami	sl, {r0, r1, r6, r8, fp, ip, sp, pc}
    1edc:	ldmdbmi	sl, {r0, r1, r5, r9, sl, lr}
    1ee0:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    1ee4:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    1ee8:	svc	0x0096f7fe
    1eec:	ldrtmi	r4, [r3], -r5, lsl #12
    1ef0:	strbtmi	r2, [r9], -sl, lsl #4
    1ef4:			; <UNDEFINED> instruction: 0xf7fe4620
    1ef8:	stmdavs	fp!, {r3, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    1efc:	blls	30530 <strspn@plt+0x2f694>
    1f00:	rscle	r4, sl, r3, lsr #5
    1f04:			; <UNDEFINED> instruction: 0xf993b11b
    1f08:	blcs	df10 <strspn@plt+0xd074>
    1f0c:	bmi	3f66a8 <strspn@plt+0x3f580c>
    1f10:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
    1f14:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    1f18:	subsmi	r9, sl, r1, lsl #22
    1f1c:	andlt	sp, r3, ip, lsl #2
    1f20:	bmi	2f16e8 <strspn@plt+0x2f084c>
    1f24:	ldrbtmi	r2, [sl], #-2850	; 0xfffff4de
    1f28:	bicsle	r6, r6, r0, lsl r8
    1f2c:	strtmi	r4, [r3], -r9, lsl #18
    1f30:	ldrbtmi	r4, [r9], #-1594	; 0xfffff9c6
    1f34:	mrc	7, 6, APSR_nzcv, cr8, cr14, {7}
    1f38:	mcr	7, 6, pc, cr10, cr14, {7}	; <UNPREDICTABLE>
    1f3c:	andeq	r2, r1, r0, lsr r0
    1f40:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1f44:	andeq	r2, r1, r2, lsr #2
    1f48:	andeq	r1, r0, ip, ror #6
    1f4c:	ldrdeq	r1, [r1], -r2
    1f50:	ldrdeq	r2, [r1], -lr
    1f54:	andeq	r1, r0, lr, lsl r3
    1f58:			; <UNDEFINED> instruction: 0x4606b5f8
    1f5c:			; <UNDEFINED> instruction: 0xf7ff460f
    1f60:			; <UNDEFINED> instruction: 0xf110ffa7
    1f64:			; <UNDEFINED> instruction: 0xf1414400
    1f68:	cfstr32cs	mvfx0, [r1, #-0]
    1f6c:	stccs	15, cr11, [r0], {8}
    1f70:	lfmlt	f5, 3, [r8]
    1f74:	svc	0x0006f7fe
    1f78:	strtcs	r4, [r2], #-2309	; 0xfffff6fb
    1f7c:	ldrbtmi	r4, [r9], #-1587	; 0xfffff9cd
    1f80:	andvs	r4, r4, sl, lsr r6
    1f84:	stmdbmi	r3, {r3, fp, sp, lr}
    1f88:			; <UNDEFINED> instruction: 0xf7fe4479
    1f8c:	svclt	0x0000eeae
    1f90:	andeq	r2, r1, r6, lsl #1
    1f94:	andeq	r1, r0, r8, asr #5
    1f98:			; <UNDEFINED> instruction: 0x4605b538
    1f9c:			; <UNDEFINED> instruction: 0xf7ff460c
    1fa0:			; <UNDEFINED> instruction: 0xf500ffdb
    1fa4:			; <UNDEFINED> instruction: 0xf5b34300
    1fa8:	andle	r3, r1, #128, 30	; 0x200
    1fac:	lfmlt	f3, 1, [r8, #-0]
    1fb0:	mcr	7, 7, pc, cr8, cr14, {7}	; <UNPREDICTABLE>
    1fb4:	strtmi	r4, [r2], -r5, lsl #18
    1fb8:	ldrbtmi	r2, [r9], #-1058	; 0xfffffbde
    1fbc:	andvs	r4, r4, fp, lsr #12
    1fc0:	stmdbmi	r3, {r3, fp, sp, lr}
    1fc4:			; <UNDEFINED> instruction: 0xf7fe4479
    1fc8:	svclt	0x0000ee90
    1fcc:	andeq	r2, r1, sl, asr #32
    1fd0:	andeq	r1, r0, ip, lsl #5
    1fd4:			; <UNDEFINED> instruction: 0xf7ff220a
    1fd8:	svclt	0x0000bb9f
    1fdc:			; <UNDEFINED> instruction: 0xf7ff2210
    1fe0:	svclt	0x0000bb9b
    1fe4:	blmi	894870 <strspn@plt+0x8939d4>
    1fe8:	ldrblt	r4, [r0, #1146]!	; 0x47a
    1fec:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    1ff0:	strmi	r2, [r4], -r0, lsl #12
    1ff4:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    1ff8:			; <UNDEFINED> instruction: 0xf04f9301
    1ffc:	strls	r0, [r0], -r0, lsl #6
    2000:	mcr	7, 6, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    2004:	tstlt	r4, r6
    2008:	mulcc	r0, r4, r9
    200c:	ldmdami	r9, {r0, r1, r6, r8, fp, ip, sp, pc}
    2010:	ldmdbmi	r9, {r0, r1, r5, r9, sl, lr}
    2014:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    2018:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    201c:	mrc	7, 7, APSR_nzcv, cr12, cr14, {7}
    2020:	strbtmi	r4, [r9], -r5, lsl #12
    2024:			; <UNDEFINED> instruction: 0xf7fe4620
    2028:	stmdavs	fp!, {r2, r4, r6, r7, r9, sl, fp, sp, lr, pc}
    202c:	blls	30660 <strspn@plt+0x2f7c4>
    2030:	rscle	r4, ip, r3, lsr #5
    2034:			; <UNDEFINED> instruction: 0xf993b11b
    2038:	blcs	e040 <strspn@plt+0xd1a4>
    203c:	bmi	3f67e0 <strspn@plt+0x3f5944>
    2040:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
    2044:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2048:	subsmi	r9, sl, r1, lsl #22
    204c:	andlt	sp, r3, ip, lsl #2
    2050:	bmi	2f1818 <strspn@plt+0x2f097c>
    2054:	ldrbtmi	r2, [sl], #-2850	; 0xfffff4de
    2058:	bicsle	r6, r8, r0, lsl r8
    205c:	strtmi	r4, [r3], -r9, lsl #18
    2060:	ldrbtmi	r4, [r9], #-1594	; 0xfffff9c6
    2064:	mcr	7, 2, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    2068:	mrc	7, 1, APSR_nzcv, cr2, cr14, {7}
    206c:	strdeq	r1, [r1], -ip
    2070:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    2074:	andeq	r1, r1, lr, ror #31
    2078:	andeq	r1, r0, r8, lsr r2
    207c:	andeq	r1, r1, r2, lsr #29
    2080:	andeq	r1, r1, lr, lsr #31
    2084:	andeq	r1, r0, lr, ror #3
    2088:	blmi	8d4918 <strspn@plt+0x8d3a7c>
    208c:	ldrblt	r4, [r0, #1146]!	; 0x47a
    2090:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    2094:	strmi	r2, [r4], -r0, lsl #12
    2098:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    209c:			; <UNDEFINED> instruction: 0xf04f9301
    20a0:	strls	r0, [r0], -r0, lsl #6
    20a4:	mcr	7, 3, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
    20a8:	tstlt	r4, r6
    20ac:	mulcc	r0, r4, r9
    20b0:	ldmdami	sl, {r0, r1, r6, r8, fp, ip, sp, pc}
    20b4:	ldmdbmi	sl, {r0, r1, r5, r9, sl, lr}
    20b8:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    20bc:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    20c0:	mcr	7, 5, pc, cr10, cr14, {7}	; <UNPREDICTABLE>
    20c4:	andcs	r4, sl, #5242880	; 0x500000
    20c8:	strtmi	r4, [r0], -r9, ror #12
    20cc:	ldc	7, cr15, [r4, #1016]!	; 0x3f8
    20d0:	stmiblt	fp, {r0, r1, r3, r5, fp, sp, lr}
    20d4:	adcmi	r9, r3, #0, 22
    20d8:	tstlt	fp, fp, ror #1
    20dc:	mulcc	r0, r3, r9
    20e0:	mvnle	r2, r0, lsl #22
    20e4:	blmi	314928 <strspn@plt+0x313a8c>
    20e8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    20ec:	blls	5c15c <strspn@plt+0x5b2c0>
    20f0:	qaddle	r4, sl, ip
    20f4:	ldcllt	0, cr11, [r0, #12]!
    20f8:	blcs	89492c <strspn@plt+0x893a90>
    20fc:	ldmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    2100:	stmdbmi	sl, {r0, r1, r2, r4, r6, r7, r8, ip, lr, pc}
    2104:	ldrtmi	r4, [sl], -r3, lsr #12
    2108:			; <UNDEFINED> instruction: 0xf7fe4479
    210c:			; <UNDEFINED> instruction: 0xf7feedee
    2110:	svclt	0x0000ede0
    2114:	andeq	r1, r1, r8, asr lr
    2118:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    211c:	andeq	r1, r1, sl, asr #30
    2120:	muleq	r0, r4, r1
    2124:	strdeq	r1, [r1], -ip
    2128:	andeq	r1, r1, r8, lsl #30
    212c:	andeq	r1, r0, r8, asr #2
    2130:	blmi	8d49c0 <strspn@plt+0x8d3b24>
    2134:	ldrblt	r4, [r0, #1146]!	; 0x47a
    2138:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    213c:	strmi	r2, [r4], -r0, lsl #12
    2140:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    2144:			; <UNDEFINED> instruction: 0xf04f9301
    2148:	strls	r0, [r0], -r0, lsl #6
    214c:	mrc	7, 0, APSR_nzcv, cr10, cr14, {7}
    2150:	tstlt	r4, r6
    2154:	mulcc	r0, r4, r9
    2158:	ldmdami	sl, {r0, r1, r6, r8, fp, ip, sp, pc}
    215c:	ldmdbmi	sl, {r0, r1, r5, r9, sl, lr}
    2160:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    2164:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    2168:	mrc	7, 2, APSR_nzcv, cr6, cr14, {7}
    216c:	andcs	r4, sl, #5242880	; 0x500000
    2170:	strtmi	r4, [r0], -r9, ror #12
    2174:	stcl	7, cr15, [lr, #1016]!	; 0x3f8
    2178:	stmiblt	fp, {r0, r1, r3, r5, fp, sp, lr}
    217c:	adcmi	r9, r3, #0, 22
    2180:	tstlt	fp, fp, ror #1
    2184:	mulcc	r0, r3, r9
    2188:	mvnle	r2, r0, lsl #22
    218c:	blmi	3149d0 <strspn@plt+0x313b34>
    2190:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2194:	blls	5c204 <strspn@plt+0x5b368>
    2198:	qaddle	r4, sl, ip
    219c:	ldcllt	0, cr11, [r0, #12]!
    21a0:	blcs	8949d4 <strspn@plt+0x893b38>
    21a4:	ldmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    21a8:	stmdbmi	sl, {r0, r1, r2, r4, r6, r7, r8, ip, lr, pc}
    21ac:	ldrtmi	r4, [sl], -r3, lsr #12
    21b0:			; <UNDEFINED> instruction: 0xf7fe4479
    21b4:			; <UNDEFINED> instruction: 0xf7feed9a
    21b8:	svclt	0x0000ed8c
    21bc:			; <UNDEFINED> instruction: 0x00011db0
    21c0:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    21c4:	andeq	r1, r1, r2, lsr #29
    21c8:	andeq	r1, r0, ip, ror #1
    21cc:	andeq	r1, r1, r4, asr sp
    21d0:	andeq	r1, r1, r0, ror #28
    21d4:	andeq	r1, r0, r0, lsr #1
    21d8:	blmi	654a40 <strspn@plt+0x653ba4>
    21dc:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
    21e0:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
    21e4:	strbtmi	r4, [r9], -ip, lsl #12
    21e8:	ldmdavs	fp, {r0, r2, r9, sl, lr}
    21ec:			; <UNDEFINED> instruction: 0xf04f9303
    21f0:			; <UNDEFINED> instruction: 0xf7ff0300
    21f4:	orrslt	pc, r0, r7, lsl #27
    21f8:	stcl	7, cr15, [r4, #1016]	; 0x3f8
    21fc:	ldrbtmi	r4, [sl], #-2577	; 0xfffff5ef
    2200:	ldmdavs	r0, {r0, r1, fp, sp, lr}
    2204:	ldmdbmi	r0, {r0, r1, r3, r5, r8, ip, sp, pc}
    2208:	strtmi	r4, [r2], -fp, lsr #12
    220c:			; <UNDEFINED> instruction: 0xf7fe4479
    2210:	stmdbmi	lr, {r2, r3, r5, r6, r8, sl, fp, sp, lr, pc}
    2214:	strtmi	r4, [r2], -fp, lsr #12
    2218:			; <UNDEFINED> instruction: 0xf7fe4479
    221c:	bmi	33da1c <strspn@plt+0x33cb80>
    2220:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    2224:	ldrdeq	lr, [r0, -sp]
    2228:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    222c:	subsmi	r9, sl, r3, lsl #22
    2230:	andlt	sp, r5, r1, lsl #2
    2234:			; <UNDEFINED> instruction: 0xf7febd30
    2238:	svclt	0x0000ed4c
    223c:	andeq	r1, r1, r8, lsl #26
    2240:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    2244:	andeq	r1, r1, r6, lsl #28
    2248:	andeq	r1, r0, r4, asr #32
    224c:	andeq	r1, r0, r8, lsr r0
    2250:	andeq	r1, r1, r2, asr #25
    2254:			; <UNDEFINED> instruction: 0x460cb510
    2258:			; <UNDEFINED> instruction: 0xf7ff4611
    225c:	ldc	14, cr15, [pc, #780]	; 2570 <strspn@plt+0x16d4>
    2260:	vmov.f64	d22, #216	; 0xbec00000 -0.375
    2264:	vcvt.f64.s32	d7, s0
    2268:	vstr	d21, [r4, #924]	; 0x39c
    226c:	vadd.f32	s14, s0, s0
    2270:	vnmul.f64	d0, d0, d5
    2274:	vmov.f64	d0, #214	; 0xbeb00000 -0.3437500
    2278:	vstr	d0, [r4, #768]	; 0x300
    227c:	vldrlt	s0, [r0, #-4]
    2280:	andeq	r0, r0, r0
    2284:	smlawbmi	lr, r0, r4, r8
    2288:	rsbsmi	pc, r0, #0, 8
    228c:			; <UNDEFINED> instruction: 0xf5b24603
    2290:			; <UNDEFINED> instruction: 0xf1014f80
    2294:	push	{r2, sl, fp}
    2298:	svclt	0x00044ff0
    229c:			; <UNDEFINED> instruction: 0xf04f460a
    22a0:			; <UNDEFINED> instruction: 0xf1010a64
    22a4:			; <UNDEFINED> instruction: 0xf1010901
    22a8:			; <UNDEFINED> instruction: 0xf1010802
    22ac:			; <UNDEFINED> instruction: 0xf1010e03
    22b0:			; <UNDEFINED> instruction: 0xf1010705
    22b4:			; <UNDEFINED> instruction: 0xf1010606
    22b8:			; <UNDEFINED> instruction: 0xf1010507
    22bc:			; <UNDEFINED> instruction: 0xf1010408
    22c0:	svclt	0x00080009
    22c4:	blge	2c02d4 <strspn@plt+0x2bf438>
    22c8:			; <UNDEFINED> instruction: 0xf5b2d03f
    22cc:	svclt	0x00024f20
    22d0:			; <UNDEFINED> instruction: 0xf04f460a
    22d4:			; <UNDEFINED> instruction: 0xf8020a6c
    22d8:	eorsle	sl, r6, sl, lsl #22
    22dc:	svcpl	0x0000f5b2
    22e0:	strmi	fp, [sl], -r2, lsl #30
    22e4:	beq	18fe428 <strspn@plt+0x18fd58c>
    22e8:	blge	2c02f8 <strspn@plt+0x2bf45c>
    22ec:			; <UNDEFINED> instruction: 0xf5b2d02d
    22f0:	svclt	0x00024fc0
    22f4:			; <UNDEFINED> instruction: 0xf04f460a
    22f8:			; <UNDEFINED> instruction: 0xf8020a62
    22fc:	eorle	sl, r4, sl, lsl #22
    2300:	svcmi	0x0040f5b2
    2304:	strmi	fp, [sl], -r2, lsl #30
    2308:	beq	1cfe44c <strspn@plt+0x1cfd5b0>
    230c:	blge	2c031c <strspn@plt+0x2bf480>
    2310:			; <UNDEFINED> instruction: 0xf5b2d01b
    2314:	svclt	0x00025f80
    2318:			; <UNDEFINED> instruction: 0xf04f460a
    231c:			; <UNDEFINED> instruction: 0xf8020a70
    2320:	andsle	sl, r2, sl, lsl #22
    2324:	svcmi	0x0000f5b2
    2328:	strmi	fp, [sl], -r2, lsl #30
    232c:	beq	b7e470 <strspn@plt+0xb7d5d4>
    2330:	blge	2c0340 <strspn@plt+0x2bf4a4>
    2334:	strmi	sp, [r2], -r9
    2338:	strtmi	r4, [ip], -r0, lsr #12
    233c:			; <UNDEFINED> instruction: 0x463e4635
    2340:	ldrbtmi	r4, [r4], r7, ror #12
    2344:	strbmi	r4, [r8], r6, asr #13
    2348:			; <UNDEFINED> instruction: 0xf4134689
    234c:			; <UNDEFINED> instruction: 0xf0037f80
    2350:	svclt	0x00140a40
    2354:	bleq	1cbe498 <strspn@plt+0x1cbd5fc>
    2358:	bleq	b7e49c <strspn@plt+0xb7d600>
    235c:	svceq	0x0080f013
    2360:	andlt	pc, r0, r9, lsl #17
    2364:			; <UNDEFINED> instruction: 0xf04fbf14
    2368:			; <UNDEFINED> instruction: 0xf04f0977
    236c:			; <UNDEFINED> instruction: 0xf413092d
    2370:			; <UNDEFINED> instruction: 0xf8886f00
    2374:	eorsle	r9, pc, r0
    2378:	svceq	0x0000f1ba
    237c:			; <UNDEFINED> instruction: 0xf04fbf14
    2380:			; <UNDEFINED> instruction: 0xf04f0873
    2384:			; <UNDEFINED> instruction: 0xf0130853
    2388:			; <UNDEFINED> instruction: 0xf88e0f20
    238c:	svclt	0x00148000
    2390:	cdpeq	0, 7, cr15, cr2, cr15, {2}
    2394:	cdpeq	0, 2, cr15, cr13, cr15, {2}
    2398:	svceq	0x0010f013
    239c:	and	pc, r0, ip, lsl #17
    23a0:	stceq	0, cr15, [r8], {3}
    23a4:			; <UNDEFINED> instruction: 0xf04fbf14
    23a8:			; <UNDEFINED> instruction: 0xf04f0e77
    23ac:			; <UNDEFINED> instruction: 0xf4130e2d
    23b0:			; <UNDEFINED> instruction: 0xf8876f80
    23b4:	eorsle	lr, r1, r0
    23b8:	svceq	0x0000f1bc
    23bc:			; <UNDEFINED> instruction: 0x2773bf14
    23c0:			; <UNDEFINED> instruction: 0xf0132753
    23c4:	eorsvc	r0, r7, r4, lsl #30
    23c8:	uhadd16cs	fp, r2, r4
    23cc:			; <UNDEFINED> instruction: 0xf013262d
    23d0:	eorvc	r0, lr, r2, lsl #30
    23d4:	streq	pc, [r1, #-3]
    23d8:	uhadd16cs	fp, r7, r4
    23dc:	eorvc	r2, r6, sp, lsr #12
    23e0:	ldrle	r0, [r1, #-1436]	; 0xfffffa64
    23e4:	svclt	0x00142d00
    23e8:	cmpcs	r4, #116, 6	; 0xd0000001
    23ec:	movwcs	r7, #3
    23f0:	andsvc	r4, r3, r8, lsl #12
    23f4:	svchi	0x00f0e8bd
    23f8:	svceq	0x0000f1ba
    23fc:			; <UNDEFINED> instruction: 0xf04fbf14
    2400:			; <UNDEFINED> instruction: 0xf04f0878
    2404:	ldr	r0, [lr, sp, lsr #16]!
    2408:	svclt	0x00142d00
    240c:			; <UNDEFINED> instruction: 0x232d2378
    2410:	movwcs	r7, #3
    2414:	andsvc	r4, r3, r8, lsl #12
    2418:	svchi	0x00f0e8bd
    241c:	svceq	0x0000f1bc
    2420:			; <UNDEFINED> instruction: 0x2778bf14
    2424:	strb	r2, [ip, sp, lsr #14]
    2428:	svcmi	0x00f0e92d
    242c:			; <UNDEFINED> instruction: 0xf04fb097
    2430:	stmib	sp, {r0, sl, fp}^
    2434:	bmi	1f8b05c <strspn@plt+0x1f8a1c0>
    2438:	ldrbtmi	r4, [sl], #-2942	; 0xfffff482
    243c:			; <UNDEFINED> instruction: 0x078258d3
    2440:			; <UNDEFINED> instruction: 0xf10dbf54
    2444:			; <UNDEFINED> instruction: 0xf10d082c
    2448:	ldmdavs	fp, {r0, r2, r3, r5, r9, sl, fp}
    244c:			; <UNDEFINED> instruction: 0xf04f9315
    2450:	svclt	0x00450300
    2454:	stmdaeq	ip!, {r0, r2, r3, r8, ip, sp, lr, pc}
    2458:	strbmi	r2, [r6], r0, lsr #6
    245c:	eorcc	pc, ip, sp, lsl #17
    2460:			; <UNDEFINED> instruction: 0xf1a3230a
    2464:			; <UNDEFINED> instruction: 0xf1c30120
    2468:	blx	b02cf0 <strspn@plt+0xb01e54>
    246c:	blx	33ec7c <strspn@plt+0x33dde0>
    2470:	tstmi	r5, #4194304	; 0x400000	; <UNPREDICTABLE>
    2474:	andne	lr, r8, #3620864	; 0x374000
    2478:	vst1.8	{d15-d16}, [r3], ip
    247c:	svclt	0x000842aa
    2480:			; <UNDEFINED> instruction: 0xf0c042a1
    2484:	movwcc	r8, #41099	; 0xa08b
    2488:	mvnle	r2, r6, asr #22
    248c:			; <UNDEFINED> instruction: 0xf64c223c
    2490:			; <UNDEFINED> instruction: 0xf6cc45cd
    2494:			; <UNDEFINED> instruction: 0xf04f45cc
    2498:			; <UNDEFINED> instruction: 0xf1a231ff
    249c:	blx	fe944926 <strspn@plt+0xfe943a8a>
    24a0:	blx	5b8b0 <strspn@plt+0x5aa14>
    24a4:	blx	814b4 <strspn@plt+0x80618>
    24a8:	vmlals.f16	s30, s18, s18	; <UNPREDICTABLE>
    24ac:			; <UNDEFINED> instruction: 0x0c09ea4c
    24b0:			; <UNDEFINED> instruction: 0xf1c24c61
    24b4:	svcls	0x00090920
    24b8:			; <UNDEFINED> instruction: 0xf909fa21
    24bc:	b	13136b4 <strspn@plt+0x1312818>
    24c0:	stmiaeq	sp!, {r0, r3, sl, fp}^
    24c4:	stmdbeq	r0!, {r1, r6, r7, r8, ip, sp, lr, pc}
    24c8:	blx	192714 <strspn@plt+0x191878>
    24cc:	vmlals.f16	s30, s16, s18	; <UNPREDICTABLE>
    24d0:	andge	pc, r4, r5, lsl r9	; <UNPREDICTABLE>
    24d4:	streq	lr, [ip, #-2599]	; 0xfffff5d9
    24d8:	streq	lr, [r1], #-2598	; 0xfffff5da
    24dc:			; <UNDEFINED> instruction: 0xf1ba40d6
    24e0:	svclt	0x000c0f42
    24e4:			; <UNDEFINED> instruction: 0xf0002100
    24e8:	bcc	8028f4 <strspn@plt+0x801a58>
    24ec:	streq	lr, [r9], -r6, asr #20
    24f0:	vpmax.s8	d15, d2, d23
    24f4:	andge	pc, r0, lr, lsl #17
    24f8:	stmdbcs	r0, {r1, r2, r4, r8, r9, lr}
    24fc:	addhi	pc, r4, r0
    2500:	tsteq	r3, lr, lsl #2	; <UNPREDICTABLE>
    2504:			; <UNDEFINED> instruction: 0xf88e2269
    2508:	subcs	r2, r2, #1
    250c:	andcs	pc, r2, lr, lsl #17
    2510:	andvc	r2, sl, r0, lsl #4
    2514:	andeq	lr, r5, #84, 20	; 0x54000
    2518:			; <UNDEFINED> instruction: 0xf1a3d04a
    251c:			; <UNDEFINED> instruction: 0xf1c30114
    2520:	blx	9041f8 <strspn@plt+0x90335c>
    2524:	blx	17ed30 <strspn@plt+0x17de94>
    2528:	blcc	d4014c <strspn@plt+0xd3f2b0>
    252c:	blx	95321c <strspn@plt+0x952380>
    2530:	blx	97f144 <strspn@plt+0x97e2a8>
    2534:	tstmi	sl, #1073741824	; 0x40000000	; <UNPREDICTABLE>
    2538:	ldrble	r0, [r3, #-1859]	; 0xfffff8bd
    253c:			; <UNDEFINED> instruction: 0xf04f1d50
    2540:			; <UNDEFINED> instruction: 0xf1410300
    2544:	andcs	r0, sl, #0, 2
    2548:	blx	ff33e552 <strspn@plt+0xff33d6b6>
    254c:	movwcs	r2, #522	; 0x20a
    2550:	strmi	r4, [fp], r2, lsl #13
    2554:	blx	ff1be55e <strspn@plt+0xff1bd6c2>
    2558:	subsle	r4, r8, r3, lsl r3
    255c:	movweq	lr, #47706	; 0xba5a
    2560:			; <UNDEFINED> instruction: 0xf7fed026
    2564:	stmdacs	r0, {r2, r3, r5, r6, sl, fp, sp, lr, pc}
    2568:	stmdavs	r2, {r0, r2, r3, r4, r6, ip, lr, pc}
    256c:	subsle	r2, r7, r0, lsl #20
    2570:	mulcc	r0, r2, r9
    2574:	bmi	c709a8 <strspn@plt+0xc6fb0c>
    2578:	cfstrsge	mvf4, [sp], {122}	; 0x7a
    257c:			; <UNDEFINED> instruction: 0x23204d30
    2580:	ldrbtmi	r9, [sp], #-514	; 0xfffffdfe
    2584:	ldrmi	r4, [r9], -r0, lsr #12
    2588:			; <UNDEFINED> instruction: 0xf8cd2201
    258c:	stmib	sp, {r3, r4, pc}^
    2590:	strls	sl, [r1], -r4, lsl #22
    2594:			; <UNDEFINED> instruction: 0xf7fe9500
    2598:	ands	lr, r5, ip, ror ip
    259c:	andeq	pc, sl, #-1073741780	; 0xc000002c
    25a0:	svcge	0x0075f47f
    25a4:	movtcs	r9, #11784	; 0x2e08
    25a8:	andcs	pc, r1, lr, lsl #17
    25ac:	andcc	pc, r0, lr, lsl #17
    25b0:			; <UNDEFINED> instruction: 0xac0d4a24
    25b4:	stmib	sp, {r5, r8, r9, sp}^
    25b8:	ldrbtmi	r6, [sl], #-2049	; 0xfffff7ff
    25bc:	andls	r4, r0, #32, 12	; 0x2000000
    25c0:	andcs	r4, r1, #26214400	; 0x1900000
    25c4:	stcl	7, cr15, [r4], #-1016	; 0xfffffc08
    25c8:			; <UNDEFINED> instruction: 0xf7fe4620
    25cc:	bmi	7bd3c4 <strspn@plt+0x7bc528>
    25d0:	ldrbtmi	r4, [sl], #-2840	; 0xfffff4e8
    25d4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    25d8:	subsmi	r9, sl, r5, lsl fp
    25dc:	andslt	sp, r7, r6, lsr #2
    25e0:	svchi	0x00f0e8bd
    25e4:	eorseq	pc, r2, r2, lsl r1	; <UNPREDICTABLE>
    25e8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    25ec:	tsteq	r0, r1, asr #2	; <UNPREDICTABLE>
    25f0:			; <UNDEFINED> instruction: 0xf0002264
    25f4:	stmdbcs	r0, {r0, r1, r2, r4, r5, r6, r8, r9, fp, ip, sp, lr, pc}
    25f8:	svclt	0x00084682
    25fc:	strmi	r2, [fp], sl, lsl #16
    2600:	strcc	fp, [r1], -r8, lsl #30
    2604:	ldrb	sp, [r3, sl, lsr #3]
    2608:	tsteq	r1, lr, lsl #2	; <UNPREDICTABLE>
    260c:	ldrbmi	lr, [r0], -r0, lsl #15
    2610:	andcs	r4, sl, #93323264	; 0x5900000
    2614:			; <UNDEFINED> instruction: 0xf0002300
    2618:	strmi	pc, [r2], r5, ror #22
    261c:	ldr	r4, [sp, fp, lsl #13]
    2620:	ldrbtmi	r4, [sl], #-2570	; 0xfffff5f6
    2624:	bmi	2bc4d0 <strspn@plt+0x2bb634>
    2628:			; <UNDEFINED> instruction: 0xe7a6447a
    262c:	bl	144062c <strspn@plt+0x143f790>
    2630:	andeq	r1, r1, sl, lsr #21
    2634:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    2638:			; <UNDEFINED> instruction: 0x00000dbc
    263c:	strdeq	r0, [r0], -ip
    2640:	strdeq	r0, [r0], -lr
    2644:	ldrdeq	r0, [r0], -r2
    2648:	andeq	r1, r1, r2, lsl r9
    264c:	andeq	r0, r0, r2, asr ip
    2650:	andeq	r0, r0, ip, asr #24
    2654:	suble	r2, r5, r0, lsl #16
    2658:	mvnsmi	lr, #737280	; 0xb4000
    265c:			; <UNDEFINED> instruction: 0xf9904698
    2660:	orrlt	r3, r3, #0
    2664:	vst3.32			; <UNDEFINED> instruction: 0xf482fab2
    2668:	ldrmi	r4, [r7], -r9, lsl #13
    266c:	stmdbcs	r0, {r2, r5, r6, r8, fp}
    2670:	strcs	fp, [r1], #-3848	; 0xfffff0f8
    2674:	svceq	0x0000f1b8
    2678:	strcs	fp, [r1], #-3848	; 0xfffff0f8
    267c:			; <UNDEFINED> instruction: 0x4605bb1c
    2680:	strtmi	r2, [lr], -ip, lsr #22
    2684:	svccs	0x0001f915
    2688:	bllt	b66f0 <strspn@plt+0xb5854>
    268c:	adcsmi	r4, r0, #48234496	; 0x2e00000
    2690:	bne	c76efc <strspn@plt+0xc76060>
    2694:	mcrrne	7, 12, r4, r3, cr0
    2698:			; <UNDEFINED> instruction: 0xf849d015
    269c:	strcc	r0, [r1], #-36	; 0xffffffdc
    26a0:	mulcc	r0, r6, r9
    26a4:			; <UNDEFINED> instruction: 0xf995b1bb
    26a8:			; <UNDEFINED> instruction: 0xb1a33000
    26ac:	ldmdble	r5, {r0, r1, r2, r5, r7, r9, lr}
    26b0:	strtmi	r2, [r8], -ip, lsr #22
    26b4:			; <UNDEFINED> instruction: 0xf915462e
    26b8:	mvnle	r2, r1, lsl #30
    26bc:	svclt	0x00082a00
    26c0:	adcsmi	r4, r0, #48234496	; 0x2e00000
    26c4:			; <UNDEFINED> instruction: 0xf04fd3e5
    26c8:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    26cc:	adcmi	r8, r7, #248, 6	; 0xe0000003
    26d0:	ldrmi	sp, [r3], -r4, lsl #18
    26d4:			; <UNDEFINED> instruction: 0x4620e7d4
    26d8:	mvnshi	lr, #12386304	; 0xbd0000
    26dc:	andeq	pc, r1, pc, rrx
    26e0:	mvnshi	lr, #12386304	; 0xbd0000
    26e4:	rscscc	pc, pc, pc, asr #32
    26e8:	svclt	0x00004770
    26ec:	ldrblt	fp, [r0, #-768]!	; 0xfffffd00
    26f0:			; <UNDEFINED> instruction: 0xf990461c
    26f4:	blx	fed566fc <strspn@plt+0xfed55860>
    26f8:	ldmdbeq	fp, {r0, r2, r7, r8, r9, ip, sp, lr, pc}^
    26fc:	svclt	0x00082c00
    2700:	ldmiblt	r3, {r0, r8, r9, sp}
    2704:	addsmi	r6, r6, #2490368	; 0x260000
    2708:	stccs	8, cr13, [fp, #-60]!	; 0xffffffc4
    270c:	eorvs	fp, r3, r1, lsl pc
    2710:	bl	4e71c <strspn@plt+0x4d880>
    2714:	blne	fe482d34 <strspn@plt+0xfe481e98>
    2718:			; <UNDEFINED> instruction: 0xf7ff9b04
    271c:	stmdacs	r0, {r0, r1, r3, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    2720:	stmdavs	r3!, {r1, r8, sl, fp, ip, lr, pc}
    2724:	eorvs	r4, r3, r3, lsl #8
    2728:			; <UNDEFINED> instruction: 0xf04fbd70
    272c:	ldcllt	0, cr3, [r0, #-1020]!	; 0xfffffc04
    2730:	rscscc	pc, pc, pc, asr #32
    2734:	svclt	0x00004770
    2738:	mvnsmi	lr, #737280	; 0xb4000
    273c:			; <UNDEFINED> instruction: 0xf381fab1
    2740:	bcs	4cb4 <strspn@plt+0x3e18>
    2744:	movwcs	fp, #7944	; 0x1f08
    2748:	svclt	0x00082800
    274c:	blcs	b358 <strspn@plt+0xa4bc>
    2750:			; <UNDEFINED> instruction: 0xf990d13d
    2754:	strmi	r3, [r0], r0
    2758:	pkhbtmi	r4, r9, r6, lsl #12
    275c:	strcs	r4, [r1, -r4, lsl #12]
    2760:			; <UNDEFINED> instruction: 0x4625b31b
    2764:			; <UNDEFINED> instruction: 0xf1042b2c
    2768:	strbmi	r0, [r0], -r1, lsl #8
    276c:	mulcs	r0, r4, r9
    2770:	eorle	r4, r1, r0, lsr #13
    2774:	strtmi	fp, [r5], -r2, ror #19
    2778:	bl	fe953220 <strspn@plt+0xfe952384>
    277c:	eorle	r0, r2, #0, 2
    2780:	stmdacs	r0, {r4, r5, r7, r8, r9, sl, lr}
    2784:	movweq	pc, #28672	; 0x7000	; <UNPREDICTABLE>
    2788:	rsceq	lr, r0, #323584	; 0x4f000
    278c:	vpmax.u8	d15, d3, d7
    2790:			; <UNDEFINED> instruction: 0xf819db0c
    2794:	movwmi	r1, #45058	; 0xb002
    2798:	andcc	pc, r2, r9, lsl #16
    279c:	mulcc	r0, r5, r9
    27a0:			; <UNDEFINED> instruction: 0xf994b11b
    27a4:	blcs	e7ac <strspn@plt+0xd910>
    27a8:	ldrdcs	sp, [r0], -fp
    27ac:	mvnshi	lr, #12386304	; 0xbd0000
    27b0:	ldrmi	r1, [r3], -ip, ror #24
    27b4:	ldrb	r4, [r4, r0, lsl #13]
    27b8:	svclt	0x00082a00
    27bc:	adcmi	r4, r8, #38797312	; 0x2500000
    27c0:	smlatbeq	r0, r5, fp, lr
    27c4:			; <UNDEFINED> instruction: 0xf04fd3dc
    27c8:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    27cc:			; <UNDEFINED> instruction: 0xf06f83f8
    27d0:			; <UNDEFINED> instruction: 0xe7eb0015
    27d4:			; <UNDEFINED> instruction: 0xf381fab1
    27d8:	bcs	4d4c <strspn@plt+0x3eb0>
    27dc:	movwcs	fp, #7944	; 0x1f08
    27e0:	svclt	0x00082800
    27e4:	bllt	ff0cb3f0 <strspn@plt+0xff0ca554>
    27e8:	mvnsmi	lr, sp, lsr #18
    27ec:			; <UNDEFINED> instruction: 0xf9904606
    27f0:	ldrmi	r3, [r7], -r0
    27f4:	strmi	r4, [r4], -r8, lsl #13
    27f8:	strtmi	fp, [r5], -fp, ror #3
    27fc:			; <UNDEFINED> instruction: 0xf1042b2c
    2800:	ldrtmi	r0, [r0], -r1, lsl #8
    2804:	mulcs	r0, r4, r9
    2808:	andsle	r4, fp, r6, lsr #12
    280c:			; <UNDEFINED> instruction: 0x4625b9b2
    2810:	bl	fe9532b8 <strspn@plt+0xfe95241c>
    2814:	andsle	r0, ip, #0, 2
    2818:	stmdacs	r0, {r3, r4, r5, r7, r8, r9, sl, lr}
    281c:			; <UNDEFINED> instruction: 0xf8d8db0c
    2820:	tstmi	r8, #0
    2824:	andeq	pc, r0, r8, asr #17
    2828:	mulcc	r0, r5, r9
    282c:			; <UNDEFINED> instruction: 0xf994b11b
    2830:	blcs	e838 <strspn@plt+0xd99c>
    2834:	andcs	sp, r0, r1, ror #3
    2838:	ldrhhi	lr, [r0, #141]!	; 0x8d
    283c:	ldrmi	r1, [r3], -ip, ror #24
    2840:	ldrb	r4, [sl, r6, lsl #12]
    2844:	svclt	0x00082a00
    2848:	adcmi	r4, r8, #38797312	; 0x2500000
    284c:	smlatbeq	r0, r5, fp, lr
    2850:			; <UNDEFINED> instruction: 0xf04fd3e2
    2854:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    2858:			; <UNDEFINED> instruction: 0xf06f81f0
    285c:			; <UNDEFINED> instruction: 0x47700015
    2860:	mvnsmi	lr, #737280	; 0xb4000
    2864:	bmi	f540c0 <strspn@plt+0xf53224>
    2868:	blmi	f540e8 <strspn@plt+0xf5324c>
    286c:	ldrbtmi	fp, [sl], #-133	; 0xffffff7b
    2870:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    2874:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    2878:			; <UNDEFINED> instruction: 0xf04f9303
    287c:			; <UNDEFINED> instruction: 0xf8cd0300
    2880:	tstlt	r8, #8
    2884:	strmi	r6, [r4], -lr
    2888:	strmi	r6, [r8], lr, lsr #32
    288c:	b	1ec088c <strspn@plt+0x1ebf9f0>
    2890:	andls	pc, r0, r0, asr #17
    2894:			; <UNDEFINED> instruction: 0xf9944607
    2898:	blcs	e8e8a0 <strspn@plt+0xe8da04>
    289c:	stmdbge	r2, {r1, r5, ip, lr, pc}
    28a0:	strtmi	r2, [r0], -sl, lsl #4
    28a4:			; <UNDEFINED> instruction: 0xf7fe9101
    28a8:			; <UNDEFINED> instruction: 0xf8c8e9c8
    28ac:	eorvs	r0, r8, r0
    28b0:	bllt	1a1c998 <strspn@plt+0x1a1bafc>
    28b4:	blcs	294c4 <strspn@plt+0x28628>
    28b8:	adcmi	fp, r3, #24, 30	; 0x60
    28bc:			; <UNDEFINED> instruction: 0xf993d028
    28c0:	stmdbls	r1, {sp}
    28c4:	eorle	r2, r6, sl, lsr sl
    28c8:	eorle	r2, r9, sp, lsr #20
    28cc:	bmi	94a8d4 <strspn@plt+0x949a38>
    28d0:	ldrbtmi	r4, [sl], #-2851	; 0xfffff4dd
    28d4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    28d8:	subsmi	r9, sl, r3, lsl #22
    28dc:	andlt	sp, r5, fp, lsr r1
    28e0:	mvnshi	lr, #12386304	; 0xbd0000
    28e4:	stmdbge	r2, {r0, sl, ip, sp}
    28e8:	strtmi	r2, [r0], -sl, lsl #4
    28ec:	stmib	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    28f0:	ldmdavs	fp!, {r3, r5, sp, lr}
    28f4:	stmdals	r2, {r0, r1, r5, r6, r8, fp, ip, sp, pc}
    28f8:			; <UNDEFINED> instruction: 0xf990b150
    28fc:	blne	e904 <strspn@plt+0xda68>
    2900:			; <UNDEFINED> instruction: 0xf080fab0
    2904:	blcs	4e0c <strspn@plt+0x3f70>
    2908:	andcs	fp, r1, r8, lsl pc
    290c:	sbcsle	r2, sp, r0, lsl #16
    2910:	rscscc	pc, pc, pc, asr #32
    2914:			; <UNDEFINED> instruction: 0xf993e7db
    2918:	stmdblt	sl, {r0, sp}
    291c:	ldrb	r6, [r6, lr, lsr #32]
    2920:	andcs	r1, sl, #92, 24	; 0x5c00
    2924:	eorsvs	r2, fp, r0, lsl #6
    2928:	movwls	r4, #9760	; 0x2620
    292c:	stmib	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2930:	ldmdavs	fp!, {r3, r5, sp, lr}
    2934:	mvnle	r2, r0, lsl #22
    2938:	blcs	29548 <strspn@plt+0x286ac>
    293c:			; <UNDEFINED> instruction: 0xf993d0e8
    2940:	blne	6ca948 <strspn@plt+0x6c9aac>
    2944:			; <UNDEFINED> instruction: 0xf383fab3
    2948:	bcs	4ebc <strspn@plt+0x4020>
    294c:	movwcs	fp, #7960	; 0x1f18
    2950:	adcsle	r2, fp, r0, lsl #22
    2954:			; <UNDEFINED> instruction: 0xf7fee7dc
    2958:	svclt	0x0000e9bc
    295c:	andeq	r1, r1, r6, ror r6
    2960:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    2964:	andeq	r1, r1, r2, lsl r6
    2968:	mvnsmi	lr, #737280	; 0xb4000
    296c:	stcmi	14, cr1, [sl], #-12
    2970:	bmi	aaeb8c <strspn@plt+0xaadcf0>
    2974:	movwcs	fp, #7960	; 0x1f18
    2978:	stmdbcs	r0, {r2, r3, r4, r5, r6, sl, lr}
    297c:	movwcs	fp, #3848	; 0xf08
    2980:	ldmdavs	r2, {r1, r5, r7, fp, ip, lr}
    2984:			; <UNDEFINED> instruction: 0xf04f9203
    2988:	blcs	3190 <strspn@plt+0x22f4>
    298c:	svcge	0x0001d03f
    2990:	strmi	sl, [sp], -r2, lsl #28
    2994:	blx	fed7a9e8 <strspn@plt+0xfed79b4c>
    2998:	ldmdbeq	fp, {r0, r2, r7, r8, r9, ip, sp, lr, pc}^
    299c:	svclt	0x00082c00
    29a0:	strbmi	r2, [r1, #769]	; 0x301
    29a4:			; <UNDEFINED> instruction: 0xf043bf18
    29a8:	bllt	8c35b4 <strspn@plt+0x8c2718>
    29ac:	strtmi	r4, [r9], -sl, asr #12
    29b0:			; <UNDEFINED> instruction: 0xf7fe4620
    29b4:	ldmiblt	r0!, {r1, r5, r6, r9, fp, sp, lr, pc}^
    29b8:	andeq	lr, r9, r4, lsl #22
    29bc:	ldrtmi	r4, [r9], -r5, asr #8
    29c0:	mrc2	7, 2, pc, cr14, cr14, {7}
    29c4:			; <UNDEFINED> instruction: 0x46044631
    29c8:			; <UNDEFINED> instruction: 0xf7fe4628
    29cc:	ldmib	sp, {r0, r3, r4, r6, r9, sl, fp, ip, sp, lr, pc}^
    29d0:	bl	6689dc <strspn@plt+0x667b40>
    29d4:	strmi	r0, [r5], -r8, lsl #6
    29d8:	blcs	76a0c <strspn@plt+0x75b70>
    29dc:			; <UNDEFINED> instruction: 0xb11cd1db
    29e0:	mulcc	r0, r4, r9
    29e4:	andle	r2, r4, pc, lsr #22
    29e8:			; <UNDEFINED> instruction: 0xf995b12d
    29ec:	blcs	bce9f4 <strspn@plt+0xbcdb58>
    29f0:	ldrdcs	sp, [r1], -r1
    29f4:	andcs	lr, r0, r0
    29f8:	blmi	215224 <strspn@plt+0x214388>
    29fc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2a00:	blls	dca70 <strspn@plt+0xdbbd4>
    2a04:	qaddle	r4, sl, r4
    2a08:	pop	{r0, r2, ip, sp, pc}
    2a0c:			; <UNDEFINED> instruction: 0x461883f0
    2a10:			; <UNDEFINED> instruction: 0xf7fee7f2
    2a14:	svclt	0x0000e95e
    2a18:	andeq	r1, r1, ip, ror #10
    2a1c:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    2a20:	andeq	r1, r1, r8, ror #9
    2a24:	mvnsmi	lr, #737280	; 0xb4000
    2a28:	movweq	lr, #6736	; 0x1a50
    2a2c:	strmi	sp, [ip], -r5, lsr #32
    2a30:			; <UNDEFINED> instruction: 0x46054616
    2a34:	cmnlt	r1, #56, 6	; 0xe0000000
    2a38:	ldmib	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2a3c:	addsmi	r4, lr, #201326595	; 0xc000003
    2a40:	svclt	0x00884607
    2a44:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    2a48:	bl	1b8aa0 <strspn@plt+0x1b7c04>
    2a4c:			; <UNDEFINED> instruction: 0xf1090900
    2a50:			; <UNDEFINED> instruction: 0xf7fe0001
    2a54:	pkhtbmi	lr, r0, r6, asr #18
    2a58:	strtmi	fp, [r9], -r0, ror #2
    2a5c:			; <UNDEFINED> instruction: 0xf7fe463a
    2a60:	bl	23cee0 <strspn@plt+0x23c044>
    2a64:	ldrtmi	r0, [r2], -r7
    2a68:			; <UNDEFINED> instruction: 0xf7fe4621
    2a6c:	movwcs	lr, #2328	; 0x918
    2a70:	andcc	pc, r9, r8, lsl #16
    2a74:	pop	{r6, r9, sl, lr}
    2a78:	stmdami	r8, {r3, r4, r5, r6, r7, r8, r9, pc}
    2a7c:	mvnsmi	lr, #12386304	; 0xbd0000
    2a80:			; <UNDEFINED> instruction: 0xf7fe4478
    2a84:			; <UNDEFINED> instruction: 0x4620b91d
    2a88:	pop	{r0, r4, r9, sl, lr}
    2a8c:			; <UNDEFINED> instruction: 0xf7fe43f8
    2a90:	pop	{r0, r1, r2, r4, r5, r6, r7, fp, ip, sp, pc}
    2a94:			; <UNDEFINED> instruction: 0xf7fe43f8
    2a98:	svclt	0x0000b913
    2a9c:	strdeq	r0, [r0], -r4
    2aa0:			; <UNDEFINED> instruction: 0x460ab538
    2aa4:	strmi	r4, [ip], -r5, lsl #12
    2aa8:			; <UNDEFINED> instruction: 0x4608b119
    2aac:	ldmdb	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2ab0:	strtmi	r4, [r1], -r2, lsl #12
    2ab4:	pop	{r3, r5, r9, sl, lr}
    2ab8:			; <UNDEFINED> instruction: 0xf7ff4038
    2abc:	svclt	0x0000bfb3
    2ac0:	tstcs	r1, lr, lsl #8
    2ac4:	addlt	fp, r5, r0, lsl r5
    2ac8:	ldrd	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    2acc:			; <UNDEFINED> instruction: 0xf8dfab07
    2ad0:	strmi	ip, [r4], -r0, rrx
    2ad4:			; <UNDEFINED> instruction: 0xf85344fe
    2ad8:	stmdage	r2, {r2, r8, r9, fp, sp}
    2adc:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    2ae0:	ldrdgt	pc, [r0], -ip
    2ae4:	andgt	pc, ip, sp, asr #17
    2ae8:	stceq	0, cr15, [r0], {79}	; 0x4f
    2aec:			; <UNDEFINED> instruction: 0xf7fe9301
    2af0:			; <UNDEFINED> instruction: 0x1e02e958
    2af4:	strcs	fp, [r0], #-4024	; 0xfffff048
    2af8:	strtmi	sp, [r0], -r7, lsl #22
    2afc:			; <UNDEFINED> instruction: 0xf7ff9902
    2b00:			; <UNDEFINED> instruction: 0x4604ff91
    2b04:			; <UNDEFINED> instruction: 0xf7fe9802
    2b08:	bmi	2bcdb8 <strspn@plt+0x2bbf1c>
    2b0c:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    2b10:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2b14:	subsmi	r9, sl, r3, lsl #22
    2b18:	strtmi	sp, [r0], -r5, lsl #2
    2b1c:	pop	{r0, r2, ip, sp, pc}
    2b20:	andlt	r4, r3, r0, lsl r0
    2b24:			; <UNDEFINED> instruction: 0xf7fe4770
    2b28:	svclt	0x0000e8d4
    2b2c:	andeq	r1, r1, r0, lsl r4
    2b30:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    2b34:	ldrdeq	r1, [r1], -r6
    2b38:	mvnsmi	lr, #737280	; 0xb4000
    2b3c:	stmdavs	r6, {r0, r1, r2, r4, r9, sl, lr}
    2b40:	bmi	d545ac <strspn@plt+0xd53710>
    2b44:	blmi	d6ed58 <strspn@plt+0xd6debc>
    2b48:			; <UNDEFINED> instruction: 0xf996447a
    2b4c:	ldmpl	r3, {lr}^
    2b50:	movwls	r6, #6171	; 0x181b
    2b54:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    2b58:	eorsle	r2, r4, r0, lsl #24
    2b5c:	strmi	r4, [r8], r5, lsl #12
    2b60:			; <UNDEFINED> instruction: 0x46394630
    2b64:	ldmib	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2b68:			; <UNDEFINED> instruction: 0x56361834
    2b6c:	suble	r2, ip, r0, lsl #28
    2b70:	svceq	0x0000f1b9
    2b74:	stmdami	sl!, {r0, r1, r4, r5, ip, lr, pc}
    2b78:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
    2b7c:	ldm	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2b80:	eorsle	r2, r5, r0, lsl #16
    2b84:	stmdbeq	r1, {r2, r8, ip, sp, lr, pc}
    2b88:	movwcs	r4, #1641	; 0x669
    2b8c:	andvs	pc, r0, sp, lsl #17
    2b90:			; <UNDEFINED> instruction: 0xf88d4648
    2b94:			; <UNDEFINED> instruction: 0xf7fe3001
    2b98:	stmdane	r3!, {r0, r1, r2, r3, r4, r7, r8, sl, fp, ip, sp, lr, pc}
    2b9c:	andeq	pc, r0, r8, asr #17
    2ba0:	mulcc	r1, r3, r9
    2ba4:	svclt	0x00181af6
    2ba8:	blcs	c3b4 <strspn@plt+0xb518>
    2bac:	strcs	fp, [r1], -r8, lsl #30
    2bb0:	andcc	fp, r2, lr, asr fp
    2bb4:	strtpl	r1, [r1], -r6, lsr #16
    2bb8:			; <UNDEFINED> instruction: 0x4638b119
    2bbc:	ldm	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2bc0:			; <UNDEFINED> instruction: 0x464cb318
    2bc4:	bmi	5dac84 <strspn@plt+0x5d9de8>
    2bc8:	ldrbtmi	r4, [sl], #-2836	; 0xfffff4ec
    2bcc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2bd0:	subsmi	r9, sl, r1, lsl #22
    2bd4:			; <UNDEFINED> instruction: 0x4620d11e
    2bd8:	pop	{r0, r1, ip, sp, pc}
    2bdc:			; <UNDEFINED> instruction: 0x463983f0
    2be0:			; <UNDEFINED> instruction: 0xf7fe4620
    2be4:			; <UNDEFINED> instruction: 0xf8c8e830
    2be8:	strtmi	r0, [r0], #-0
    2bec:	strb	r6, [sl, r8, lsr #32]!
    2bf0:			; <UNDEFINED> instruction: 0x46204639
    2bf4:	ldc2l	7, cr15, [r0, #-1016]!	; 0xfffffc08
    2bf8:	andeq	pc, r0, r8, asr #17
    2bfc:	strtpl	r1, [r1], -r6, lsr #16
    2c00:			; <UNDEFINED> instruction: 0x4638b131
    2c04:	ldm	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2c08:	eorvs	fp, ip, r0, lsl r9
    2c0c:	ldrb	r2, [sl, r0, lsl #8]
    2c10:	ldrb	r6, [r8, lr, lsr #32]
    2c14:	ldmda	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2c18:	muleq	r1, ip, r3
    2c1c:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    2c20:	andeq	r0, r0, sl, lsl r7
    2c24:	andeq	r1, r1, sl, lsl r3
    2c28:			; <UNDEFINED> instruction: 0x4604b510
    2c2c:	stmdacs	sl, {r0, sp, lr, pc}
    2c30:	strtmi	sp, [r0], -r6
    2c34:	stmia	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2c38:	mvnsle	r1, r3, asr #24
    2c3c:	ldclt	0, cr2, [r0, #-4]
    2c40:	ldclt	0, cr2, [r0, #-0]
    2c44:	ldmdblt	r2!, {r0, r1, r3, r4, r5, r6, r8, fp, ip, sp, pc}^
    2c48:	svclt	0x00be2900
    2c4c:			; <UNDEFINED> instruction: 0xf04f2000
    2c50:	and	r4, r6, r0, lsl #2
    2c54:	stmdacs	r0, {r3, r8, r9, sl, fp, ip, sp, pc}
    2c58:			; <UNDEFINED> instruction: 0xf06fbf1c
    2c5c:			; <UNDEFINED> instruction: 0xf04f4100
    2c60:			; <UNDEFINED> instruction: 0xf00030ff
    2c64:			; <UNDEFINED> instruction: 0xf1adb857
    2c68:	stmdb	sp!, {r3, sl, fp}^
    2c6c:	stmdbcs	r0, {r2, r9, sl, fp, lr, pc}
    2c70:	blcs	3989c <strspn@plt+0x38a00>
    2c74:			; <UNDEFINED> instruction: 0xf000db1a
    2c78:			; <UNDEFINED> instruction: 0xf8ddf853
    2c7c:	ldmib	sp, {r2, sp, lr, pc}^
    2c80:	andlt	r2, r4, r2, lsl #6
    2c84:	submi	r4, r0, #112, 14	; 0x1c00000
    2c88:	cmpeq	r1, r1, ror #22
    2c8c:	blle	6cd894 <strspn@plt+0x6cc9f8>
    2c90:			; <UNDEFINED> instruction: 0xf846f000
    2c94:	ldrd	pc, [r4], -sp
    2c98:	movwcs	lr, #10717	; 0x29dd
    2c9c:	submi	fp, r0, #4
    2ca0:	cmpeq	r1, r1, ror #22
    2ca4:	bl	18d35f4 <strspn@plt+0x18d2758>
    2ca8:	ldrbmi	r0, [r0, -r3, asr #6]!
    2cac:	bl	18d35fc <strspn@plt+0x18d2760>
    2cb0:			; <UNDEFINED> instruction: 0xf0000343
    2cb4:			; <UNDEFINED> instruction: 0xf8ddf835
    2cb8:	ldmib	sp, {r2, sp, lr, pc}^
    2cbc:	andlt	r2, r4, r2, lsl #6
    2cc0:	bl	18535c8 <strspn@plt+0x185272c>
    2cc4:	ldrbmi	r0, [r0, -r1, asr #2]!
    2cc8:	bl	18d3618 <strspn@plt+0x18d277c>
    2ccc:			; <UNDEFINED> instruction: 0xf0000343
    2cd0:			; <UNDEFINED> instruction: 0xf8ddf827
    2cd4:	ldmib	sp, {r2, sp, lr, pc}^
    2cd8:	andlt	r2, r4, r2, lsl #6
    2cdc:	bl	18d362c <strspn@plt+0x18d2790>
    2ce0:	ldrbmi	r0, [r0, -r3, asr #6]!
    2ce4:	stmdblt	sl, {r0, r1, r4, r6, r8, fp, ip, sp, pc}^
    2ce8:	svclt	0x00082900
    2cec:	svclt	0x001c2800
    2cf0:	mvnscc	pc, pc, asr #32
    2cf4:	rscscc	pc, pc, pc, asr #32
    2cf8:	stmdalt	ip, {ip, sp, lr, pc}
    2cfc:	stfeqd	f7, [r8], {173}	; 0xad
    2d00:	vmlsgt.f16	s28, s8, s27	; <UNPREDICTABLE>
    2d04:			; <UNDEFINED> instruction: 0xf80cf000
    2d08:	ldrd	pc, [r4], -sp
    2d0c:	movwcs	lr, #10717	; 0x29dd
    2d10:	ldrbmi	fp, [r0, -r4]!
    2d14:			; <UNDEFINED> instruction: 0xf04fb502
    2d18:			; <UNDEFINED> instruction: 0xf7fd0008
    2d1c:	stclt	15, cr14, [r2, #-496]	; 0xfffffe10
    2d20:	svclt	0x00084299
    2d24:	push	{r4, r7, r9, lr}
    2d28:			; <UNDEFINED> instruction: 0x46044ff0
    2d2c:	andcs	fp, r0, r8, lsr pc
    2d30:			; <UNDEFINED> instruction: 0xf8dd460d
    2d34:	svclt	0x0038c024
    2d38:	cmnle	fp, #1048576	; 0x100000
    2d3c:			; <UNDEFINED> instruction: 0x46994690
    2d40:			; <UNDEFINED> instruction: 0xf283fab3
    2d44:	rsbsle	r2, r0, r0, lsl #22
    2d48:			; <UNDEFINED> instruction: 0xf385fab5
    2d4c:	rsble	r2, r8, r0, lsl #26
    2d50:			; <UNDEFINED> instruction: 0xf1a21ad2
    2d54:	blx	2465dc <strspn@plt+0x245740>
    2d58:	blx	241968 <strspn@plt+0x240acc>
    2d5c:			; <UNDEFINED> instruction: 0xf1c2f30e
    2d60:	b	12c49e8 <strspn@plt+0x12c3b4c>
    2d64:	blx	a05978 <strspn@plt+0xa04adc>
    2d68:	b	12ff98c <strspn@plt+0x12feaf0>
    2d6c:	blx	205980 <strspn@plt+0x204ae4>
    2d70:	ldrbmi	pc, [sp, #-2562]	; 0xfffff5fe	; <UNPREDICTABLE>
    2d74:	ldrbmi	fp, [r4, #-3848]	; 0xfffff0f8
    2d78:	andcs	fp, r0, ip, lsr pc
    2d7c:	movwle	r4, #42497	; 0xa601
    2d80:	bl	fed0ad8c <strspn@plt+0xfed09ef0>
    2d84:	blx	3db4 <strspn@plt+0x2f18>
    2d88:	blx	83f1c8 <strspn@plt+0x83e32c>
    2d8c:	bl	197f9b0 <strspn@plt+0x197eb14>
    2d90:	tstmi	r9, #46137344	; 0x2c00000
    2d94:	bcs	12fdc <strspn@plt+0x12140>
    2d98:	b	13f6e90 <strspn@plt+0x13f5ff4>
    2d9c:	b	13c4f0c <strspn@plt+0x13c4070>
    2da0:	b	1205314 <strspn@plt+0x1204478>
    2da4:	ldrmi	r7, [r6], -fp, asr #17
    2da8:	bl	fed3addc <strspn@plt+0xfed39f40>
    2dac:	bl	19439d4 <strspn@plt+0x1942b38>
    2db0:	ldmne	fp, {r0, r3, r9, fp}^
    2db4:	beq	2bdae4 <strspn@plt+0x2bcc48>
    2db8:			; <UNDEFINED> instruction: 0xf14a1c5c
    2dbc:	cfsh32cc	mvfx0, mvfx1, #0
    2dc0:	strbmi	sp, [sp, #-7]
    2dc4:	strbmi	fp, [r4, #-3848]	; 0xfffff0f8
    2dc8:	stmdbne	r4!, {r0, r1, r2, r3, r5, r6, r7, r9, ip, lr, pc}
    2dcc:	adfccsz	f4, f1, #5.0
    2dd0:	blx	1775b4 <strspn@plt+0x176718>
    2dd4:	blx	9409f8 <strspn@plt+0x93fb5c>
    2dd8:	teqmi	fp, #134217728	; 0x8000000	; <UNPREDICTABLE>
    2ddc:	vseleq.f32	s30, s28, s11
    2de0:	blx	9491e8 <strspn@plt+0x94834c>
    2de4:	b	1100df4 <strspn@plt+0x10fff58>
    2de8:			; <UNDEFINED> instruction: 0xf1a2040e
    2dec:			; <UNDEFINED> instruction: 0xf1c20720
    2df0:	blx	204678 <strspn@plt+0x2037dc>
    2df4:	blx	13fa04 <strspn@plt+0x13eb68>
    2df8:	blx	140a1c <strspn@plt+0x13fb80>
    2dfc:	b	10ff60c <strspn@plt+0x10fe770>
    2e00:	blx	903a24 <strspn@plt+0x902b88>
    2e04:	bl	1180624 <strspn@plt+0x117f788>
    2e08:	teqmi	r3, #1073741824	; 0x40000000
    2e0c:	strbmi	r1, [r5], -r0, lsl #21
    2e10:	tsteq	r3, r1, ror #22
    2e14:	svceq	0x0000f1bc
    2e18:	stmib	ip, {r0, ip, lr, pc}^
    2e1c:	pop	{r8, sl, lr}
    2e20:	blx	fed26de8 <strspn@plt+0xfed25f4c>
    2e24:	msrcc	CPSR_, #132, 6	; 0x10000002
    2e28:	blx	fee3cc78 <strspn@plt+0xfee3bddc>
    2e2c:	blx	fed7f854 <strspn@plt+0xfed7e9b8>
    2e30:	eorcc	pc, r0, #335544322	; 0x14000002
    2e34:	orrle	r2, fp, r0, lsl #26
    2e38:	svclt	0x0000e7f3
    2e3c:	mvnsmi	lr, #737280	; 0xb4000
    2e40:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    2e44:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    2e48:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    2e4c:	mrc	7, 6, APSR_nzcv, cr2, cr13, {7}
    2e50:	blne	1d9404c <strspn@plt+0x1d931b0>
    2e54:	strhle	r1, [sl], -r6
    2e58:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    2e5c:	svccc	0x0004f855
    2e60:	strbmi	r3, [sl], -r1, lsl #8
    2e64:	ldrtmi	r4, [r8], -r1, asr #12
    2e68:	adcmi	r4, r6, #152, 14	; 0x2600000
    2e6c:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    2e70:	svclt	0x000083f8
    2e74:	andeq	r0, r1, r6, lsr #30
    2e78:	andeq	r0, r1, ip, lsl pc
    2e7c:	svclt	0x00004770
    2e80:	tstcs	r0, r2, lsl #22
    2e84:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    2e88:	svclt	0x0082f7fd
    2e8c:	andeq	r1, r1, ip, ror r1

Disassembly of section .fini:

00002e90 <.fini>:
    2e90:	push	{r3, lr}
    2e94:	pop	{r3, pc}
