Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Apr 22 23:38:30 2025
| Host         : archlinux running 64-bit unknown
| Command      : report_utilization -hierarchical -cells [get_cells arrayUnit] -file ../reports/u_arrayUnit_b8_c8_mr8_k9_.csv
| Design       : ArrayContainer
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+---------------------+------------------+------------+------------+---------+------+-----+--------+--------+------------+
|       Instance      |      Module      | Total LUTs | Logic LUTs | LUTRAMs | SRLs | FFs | RAMB36 | RAMB18 | DSP Blocks |
+---------------------+------------------+------------+------------+---------+------+-----+--------+--------+------------+
| arrayUnit           |        ArrayUnit |       1261 |       1261 |       0 |    0 | 728 |      0 |      0 |          0 |
|   arrayUnit         |        ArrayUnit |       1261 |       1261 |       0 |    0 | 728 |      0 |      0 |          0 |
|     (arrayUnit)     |        ArrayUnit |         34 |         34 |       0 |    0 |   0 |      0 |      0 |          0 |
|     Processor       |        Processor |        157 |        157 |       0 |    0 |  88 |      0 |      0 |          0 |
|       (Processor)   |        Processor |        121 |        121 |       0 |    0 |  88 |      0 |      0 |          0 |
|       ruu           | RankUpdateUnit_6 |         36 |         36 |       0 |    0 |   0 |      0 |      0 |          0 |
|     Processor_1     |      Processor_1 |        152 |        152 |       0 |    0 |  88 |      0 |      0 |          0 |
|       (Processor_1) |      Processor_1 |        119 |        119 |       0 |    0 |  88 |      0 |      0 |          0 |
|       ruu           | RankUpdateUnit_5 |         33 |         33 |       0 |    0 |   0 |      0 |      0 |          0 |
|     Processor_2     |      Processor_2 |        170 |        170 |       0 |    0 |  88 |      0 |      0 |          0 |
|       (Processor_2) |      Processor_2 |        136 |        136 |       0 |    0 |  88 |      0 |      0 |          0 |
|       ruu           | RankUpdateUnit_4 |         34 |         34 |       0 |    0 |   0 |      0 |      0 |          0 |
|     Processor_3     |      Processor_3 |        144 |        144 |       0 |    0 |  88 |      0 |      0 |          0 |
|       (Processor_3) |      Processor_3 |        110 |        110 |       0 |    0 |  88 |      0 |      0 |          0 |
|       ruu           | RankUpdateUnit_3 |         34 |         34 |       0 |    0 |   0 |      0 |      0 |          0 |
|     Processor_4     |      Processor_4 |        147 |        147 |       0 |    0 |  88 |      0 |      0 |          0 |
|       (Processor_4) |      Processor_4 |        113 |        113 |       0 |    0 |  88 |      0 |      0 |          0 |
|       ruu           | RankUpdateUnit_2 |         34 |         34 |       0 |    0 |   0 |      0 |      0 |          0 |
|     Processor_5     |      Processor_5 |        146 |        146 |       0 |    0 |  88 |      0 |      0 |          0 |
|       (Processor_5) |      Processor_5 |        118 |        118 |       0 |    0 |  88 |      0 |      0 |          0 |
|       ruu           | RankUpdateUnit_1 |         28 |         28 |       0 |    0 |   0 |      0 |      0 |          0 |
|     Processor_6     |      Processor_6 |        133 |        133 |       0 |    0 |  88 |      0 |      0 |          0 |
|       (Processor_6) |      Processor_6 |        102 |        102 |       0 |    0 |  88 |      0 |      0 |          0 |
|       ruu           | RankUpdateUnit_0 |         31 |         31 |       0 |    0 |   0 |      0 |      0 |          0 |
|     Processor_7     |      Processor_7 |        115 |        115 |       0 |    0 |  88 |      0 |      0 |          0 |
|       (Processor_7) |      Processor_7 |         85 |         85 |       0 |    0 |  88 |      0 |      0 |          0 |
|       ruu           |   RankUpdateUnit |         30 |         30 |       0 |    0 |   0 |      0 |      0 |          0 |
|     p_0             |       Processor0 |         63 |         63 |       0 |    0 |  24 |      0 |      0 |          0 |
+---------------------+------------------+------------+------------+---------+------+-----+--------+--------+------------+


