

================================================================
== Vitis HLS Report for 'hyperspectral_hw_wrapped_Pipeline_L3'
================================================================
* Date:           Tue Jul  9 14:02:51 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        Hyperspectral_DataFlow
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.838 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      195|      195|  1.950 us|  1.950 us|  195|  195|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- L3      |      193|      193|        15|          1|          1|   180|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 15


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 1
  Pipeline-0 : II = 1, D = 15, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.40>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%k_1 = alloca i32 1"   --->   Operation 18 'alloca' 'k_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sum_stream, void @empty_8, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%mul_ln17_read = read i19 @_ssdm_op_Read.ap_auto.i19, i19 %mul_ln17"   --->   Operation 20 'read' 'mul_ln17_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%mul_ln17_1_read = read i19 @_ssdm_op_Read.ap_auto.i19, i19 %mul_ln17_1"   --->   Operation 21 'read' 'mul_ln17_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.48ns)   --->   "%store_ln0 = store i8 0, i8 %k_1"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i.i"   --->   Operation 23 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%k = load i8 %k_1" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:16]   --->   Operation 24 'load' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 25 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.85ns)   --->   "%icmp_ln16 = icmp_eq  i8 %k, i8 180" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:16]   --->   Operation 26 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 180, i64 180, i64 180"   --->   Operation 27 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.90ns)   --->   "%add_ln16 = add i8 %k, i8 1" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:16]   --->   Operation 28 'add' 'add_ln16' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln16 = br i1 %icmp_ln16, void %for.inc.i.i.split, void %for.inc19.i.i.preheader.exitStub" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:16]   --->   Operation 29 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i8 %k" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:17]   --->   Operation 30 'zext' 'zext_ln17' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.05ns)   --->   "%add_ln17 = add i19 %mul_ln17_1_read, i19 %zext_ln17" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:17]   --->   Operation 31 'add' 'add_ln17' <Predicate = (!icmp_ln16)> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln17_1 = zext i19 %add_ln17" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:17]   --->   Operation 32 'zext' 'zext_ln17_1' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%image_addr = getelementptr i16 %image_r, i64 0, i64 %zext_ln17_1" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:17]   --->   Operation 33 'getelementptr' 'image_addr' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.05ns)   --->   "%add_ln17_1 = add i19 %mul_ln17_read, i19 %zext_ln17" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:17]   --->   Operation 34 'add' 'add_ln17_1' <Predicate = (!icmp_ln16)> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln17_2 = zext i19 %add_ln17_1" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:17]   --->   Operation 35 'zext' 'zext_ln17_2' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%image_addr_2 = getelementptr i16 %image_r, i64 0, i64 %zext_ln17_2" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:17]   --->   Operation 36 'getelementptr' 'image_addr_2' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_1 : Operation 37 [2/2] (1.35ns)   --->   "%image_load = load i19 %image_addr" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:17]   --->   Operation 37 'load' 'image_load' <Predicate = (!icmp_ln16)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 368640> <RAM>
ST_1 : Operation 38 [2/2] (1.35ns)   --->   "%image_load_1 = load i19 %image_addr_2" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:17]   --->   Operation 38 'load' 'image_load_1' <Predicate = (!icmp_ln16)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 368640> <RAM>
ST_1 : Operation 39 [1/1] (0.48ns)   --->   "%store_ln16 = store i8 %add_ln16, i8 %k_1" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:16]   --->   Operation 39 'store' 'store_ln16' <Predicate = (!icmp_ln16)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 40 [1/2] (1.35ns)   --->   "%image_load = load i19 %image_addr" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:17]   --->   Operation 40 'load' 'image_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 368640> <RAM>
ST_2 : Operation 41 [1/2] (1.35ns)   --->   "%image_load_1 = load i19 %image_addr_2" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:17]   --->   Operation 41 'load' 'image_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 368640> <RAM>

State 3 <SV = 2> <Delay = 6.67>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln17_3 = zext i16 %image_load" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:17]   --->   Operation 42 'zext' 'zext_ln17_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [4/4] (6.67ns)   --->   "%conv_i_i = uitofp i32 %zext_ln17_3" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:17]   --->   Operation 43 'uitofp' 'conv_i_i' <Predicate = true> <Delay = 6.67> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln17_4 = zext i16 %image_load_1" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:17]   --->   Operation 44 'zext' 'zext_ln17_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [4/4] (6.67ns)   --->   "%conv13_i_i = uitofp i32 %zext_ln17_4" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:17]   --->   Operation 45 'uitofp' 'conv13_i_i' <Predicate = true> <Delay = 6.67> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.67>
ST_4 : Operation 46 [3/4] (6.67ns)   --->   "%conv_i_i = uitofp i32 %zext_ln17_3" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:17]   --->   Operation 46 'uitofp' 'conv_i_i' <Predicate = true> <Delay = 6.67> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 47 [3/4] (6.67ns)   --->   "%conv13_i_i = uitofp i32 %zext_ln17_4" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:17]   --->   Operation 47 'uitofp' 'conv13_i_i' <Predicate = true> <Delay = 6.67> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.67>
ST_5 : Operation 48 [2/4] (6.67ns)   --->   "%conv_i_i = uitofp i32 %zext_ln17_3" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:17]   --->   Operation 48 'uitofp' 'conv_i_i' <Predicate = true> <Delay = 6.67> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 49 [2/4] (6.67ns)   --->   "%conv13_i_i = uitofp i32 %zext_ln17_4" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:17]   --->   Operation 49 'uitofp' 'conv13_i_i' <Predicate = true> <Delay = 6.67> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.67>
ST_6 : Operation 50 [1/4] (6.67ns)   --->   "%conv_i_i = uitofp i32 %zext_ln17_3" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:17]   --->   Operation 50 'uitofp' 'conv_i_i' <Predicate = true> <Delay = 6.67> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 51 [1/4] (6.67ns)   --->   "%conv13_i_i = uitofp i32 %zext_ln17_4" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:17]   --->   Operation 51 'uitofp' 'conv13_i_i' <Predicate = true> <Delay = 6.67> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.01>
ST_7 : Operation 52 [5/5] (6.01ns)   --->   "%diff = fsub i32 %conv_i_i, i32 %conv13_i_i" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:17]   --->   Operation 52 'fsub' 'diff' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.01>
ST_8 : Operation 53 [4/5] (6.01ns)   --->   "%diff = fsub i32 %conv_i_i, i32 %conv13_i_i" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:17]   --->   Operation 53 'fsub' 'diff' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.01>
ST_9 : Operation 54 [3/5] (6.01ns)   --->   "%diff = fsub i32 %conv_i_i, i32 %conv13_i_i" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:17]   --->   Operation 54 'fsub' 'diff' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.01>
ST_10 : Operation 55 [2/5] (6.01ns)   --->   "%diff = fsub i32 %conv_i_i, i32 %conv13_i_i" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:17]   --->   Operation 55 'fsub' 'diff' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.01>
ST_11 : Operation 56 [1/5] (6.01ns)   --->   "%diff = fsub i32 %conv_i_i, i32 %conv13_i_i" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:17]   --->   Operation 56 'fsub' 'diff' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.67>
ST_12 : Operation 57 [4/4] (4.67ns)   --->   "%mul_i_i = fmul i32 %diff, i32 %diff" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:18]   --->   Operation 57 'fmul' 'mul_i_i' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.67>
ST_13 : Operation 58 [3/4] (4.67ns)   --->   "%mul_i_i = fmul i32 %diff, i32 %diff" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:18]   --->   Operation 58 'fmul' 'mul_i_i' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 4.67>
ST_14 : Operation 59 [2/4] (4.67ns)   --->   "%mul_i_i = fmul i32 %diff, i32 %diff" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:18]   --->   Operation 59 'fmul' 'mul_i_i' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 65 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 65 'ret' 'ret_ln0' <Predicate = (icmp_ln16)> <Delay = 0.00>

State 15 <SV = 14> <Delay = 6.83>
ST_15 : Operation 60 [1/1] (0.00ns)   --->   "%specloopname_ln16 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:16]   --->   Operation 60 'specloopname' 'specloopname_ln16' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 61 [1/4] (4.67ns)   --->   "%mul_i_i = fmul i32 %diff, i32 %diff" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:18]   --->   Operation 61 'fmul' 'mul_i_i' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 62 [1/1] (0.00ns)   --->   "%bitcast_ln174 = bitcast i32 %mul_i_i" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 62 'bitcast' 'bitcast_ln174' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 63 [1/1] (2.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sum_stream, i32 %bitcast_ln174" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 63 'write' 'write_ln174' <Predicate = true> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_15 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln16 = br void %for.inc.i.i" [../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:16]   --->   Operation 64 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.4ns
The critical path consists of the following:
	'alloca' operation ('k') [5]  (0 ns)
	'load' operation ('k', ../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:16) on local variable 'k' [12]  (0 ns)
	'add' operation ('add_ln17', ../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:17) [20]  (1.05 ns)
	'getelementptr' operation ('image_addr', ../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:17) [22]  (0 ns)
	'load' operation ('image_load', ../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:17) on array 'image_r' [27]  (1.35 ns)

 <State 2>: 1.35ns
The critical path consists of the following:
	'load' operation ('image_load', ../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:17) on array 'image_r' [27]  (1.35 ns)

 <State 3>: 6.67ns
The critical path consists of the following:
	'uitofp' operation ('conv_i_i', ../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:17) [29]  (6.67 ns)

 <State 4>: 6.67ns
The critical path consists of the following:
	'uitofp' operation ('conv_i_i', ../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:17) [29]  (6.67 ns)

 <State 5>: 6.67ns
The critical path consists of the following:
	'uitofp' operation ('conv_i_i', ../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:17) [29]  (6.67 ns)

 <State 6>: 6.67ns
The critical path consists of the following:
	'uitofp' operation ('conv_i_i', ../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:17) [29]  (6.67 ns)

 <State 7>: 6.02ns
The critical path consists of the following:
	'fsub' operation ('diff', ../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:17) [33]  (6.02 ns)

 <State 8>: 6.02ns
The critical path consists of the following:
	'fsub' operation ('diff', ../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:17) [33]  (6.02 ns)

 <State 9>: 6.02ns
The critical path consists of the following:
	'fsub' operation ('diff', ../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:17) [33]  (6.02 ns)

 <State 10>: 6.02ns
The critical path consists of the following:
	'fsub' operation ('diff', ../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:17) [33]  (6.02 ns)

 <State 11>: 6.02ns
The critical path consists of the following:
	'fsub' operation ('diff', ../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:17) [33]  (6.02 ns)

 <State 12>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('mul_i_i', ../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:18) [34]  (4.67 ns)

 <State 13>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('mul_i_i', ../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:18) [34]  (4.67 ns)

 <State 14>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('mul_i_i', ../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:18) [34]  (4.67 ns)

 <State 15>: 6.84ns
The critical path consists of the following:
	'fmul' operation ('mul_i_i', ../Archivos_Fuente/Hyperspectral/DataFlow_2/hyperspectral_accel.cpp:18) [34]  (4.67 ns)
	fifo write operation ('write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'sum_stream' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [36]  (2.17 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
