[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  11074       tick       4206654       1571711       1529726       4206654 
      2  11074       tick       6846935       2696435       2676277       6846935 
      3  11074       tick       6823147       2688783       2669750       6823147 
      4  11074       tick       6814259       2691563       2671928       6814259 
      5  11074       tick       6850095       2695676       2679207       6850095 
      6  11074       tick       6820881       2689934       2665897       6820881 
      7  11074       tick       6817519       2690484       2673700       6817519 
      8  11074       tick       6821093       2689611       2668147       6821093 
      9  11074       tick       6565936       2587963       2565163       6565936 
     10  11074       tick       7095525       2795775       2772781       7095525 
     11  11074       tick       6849930       2696167       2679628       6849930 
     12  11074       tick       6835547       2692865       2671132       6835547 
     13  11074       tick       6832102       2688677       2663356       6832102 
     14  11074       tick       6821512       2690702       2674292       6821512 
     15  11074       tick       6820974       2692213       2675754       6820974 
     16  11074       tick       6822460       2691427       2674209       6822460 
     17  11074       tick       6822616       2691541       2674827       6822616 
     18  11074       tick       6797791       2684052       2660740       6797791 
     19  11074       tick       6827510       2689787       2670287       6827510 
     20  11074       exit       3911095       1539974       1527470       3911095 
