/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [3:0] _00_;
  wire [8:0] celloutsig_0_0z;
  wire [6:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_1_11z;
  wire [6:0] celloutsig_1_12z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [12:0] celloutsig_1_5z;
  wire [4:0] celloutsig_1_6z;
  wire [10:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_8z = ~(celloutsig_1_7z[7] | celloutsig_1_6z[3]);
  assign celloutsig_1_15z = ~(celloutsig_1_7z[3] | celloutsig_1_8z);
  reg [25:0] _03_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _03_ <= 26'h0000000;
    else _03_ <= in_data[68:43];
  assign out_data[25:0] = _03_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _00_ <= 4'h0;
    else _00_ <= celloutsig_1_5z[6:3];
  assign celloutsig_1_5z = { celloutsig_1_2z[1:0], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z, in_data[190], celloutsig_1_1z, celloutsig_1_4z, in_data[190], celloutsig_1_1z, celloutsig_1_3z } / { 1'h1, in_data[190], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_12z = { celloutsig_1_7z[2], celloutsig_1_9z, celloutsig_1_1z, in_data[190], celloutsig_1_11z, celloutsig_1_11z, celloutsig_1_1z } / { 1'h1, in_data[166:161] };
  assign celloutsig_1_3z = in_data[190] & ~(celloutsig_1_2z[0]);
  assign celloutsig_1_11z = celloutsig_1_8z & ~(celloutsig_1_7z[10]);
  assign celloutsig_1_6z = in_data[132:128] % { 1'h1, in_data[165], celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_1z };
  assign celloutsig_1_7z = { in_data[112:109], celloutsig_1_1z, in_data[190], celloutsig_1_6z } % { 1'h1, celloutsig_1_5z[11:2] };
  assign celloutsig_0_0z = in_data[93] ? in_data[29:21] : in_data[10:2];
  assign celloutsig_0_1z = in_data[1] ? in_data[17:11] : celloutsig_0_0z[8:2];
  assign celloutsig_1_19z = _00_[2] ? { celloutsig_1_6z, celloutsig_1_15z } : celloutsig_1_12z[6:1];
  assign celloutsig_0_2z = celloutsig_0_1z[0] & celloutsig_0_1z[2];
  assign celloutsig_1_4z = | { celloutsig_1_3z, celloutsig_1_2z, in_data[133:124] };
  assign celloutsig_1_9z = ^ in_data[156:144];
  assign celloutsig_1_2z = { in_data[190], celloutsig_1_1z, in_data[190] } - { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_1z = ~((in_data[156] & in_data[190]) | in_data[169]);
  assign celloutsig_1_18z = ~((celloutsig_1_4z & celloutsig_1_15z) | in_data[190]);
  assign { out_data[128], out_data[101:96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_2z };
endmodule
