/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [2:0] _00_;
  reg [5:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [3:0] celloutsig_0_13z;
  wire [5:0] celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [3:0] celloutsig_0_24z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [5:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [5:0] celloutsig_1_13z;
  wire [4:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [14:0] celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _00_ <= 3'h0;
    else _00_ <= { in_data[7:6], celloutsig_0_0z };
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _01_ <= 6'h00;
    else _01_ <= celloutsig_0_4z;
  assign celloutsig_0_6z = { celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_5z } === { in_data[28:27], celloutsig_0_0z };
  assign celloutsig_0_10z = { in_data[62:56], celloutsig_0_5z, celloutsig_0_7z } === { in_data[77:76], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_8z };
  assign celloutsig_0_22z = { _01_[0], celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_6z } === celloutsig_0_15z[3:0];
  assign celloutsig_1_2z = in_data[127:123] === { in_data[135:132], celloutsig_1_0z };
  assign celloutsig_1_9z = { celloutsig_1_4z[3:2], celloutsig_1_1z, celloutsig_1_2z } === { celloutsig_1_4z[4:2], celloutsig_1_0z };
  assign celloutsig_1_19z = celloutsig_1_4z[3:1] <= { celloutsig_1_13z[2:1], celloutsig_1_0z };
  assign celloutsig_0_7z = in_data[60:54] <= { celloutsig_0_4z[2], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_6z };
  assign celloutsig_0_9z = { in_data[44], celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_8z } <= { celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_3z };
  assign celloutsig_0_23z = celloutsig_0_13z || celloutsig_0_4z[5:2];
  assign celloutsig_1_1z = in_data[151:138] || { in_data[147:135], celloutsig_1_0z };
  assign celloutsig_1_0z = in_data[117:110] != in_data[179:172];
  assign celloutsig_0_0z = & in_data[84:81];
  assign celloutsig_1_10z = & celloutsig_1_3z[11:7];
  assign celloutsig_0_5z = & { in_data[84:81], in_data[22:17] };
  assign celloutsig_0_8z = & { celloutsig_0_4z, in_data[84:81], in_data[22:17], in_data[12:7] };
  assign celloutsig_0_12z = & { celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_4z, in_data[84:81], in_data[22:17], in_data[12:3] };
  assign celloutsig_0_17z = & { celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_7z, in_data[84:81], in_data[22:17], in_data[11:3] };
  assign celloutsig_0_2z = & in_data[20:18];
  assign celloutsig_0_21z = & { in_data[84:81], in_data[20:18], in_data[11:3] };
  assign celloutsig_0_3z = & { in_data[84:81], in_data[11:3] };
  assign celloutsig_1_13z = { celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_10z } << { celloutsig_1_9z, celloutsig_1_4z };
  assign celloutsig_1_18z = { celloutsig_1_13z[3:0], celloutsig_1_1z } << { celloutsig_1_3z[8], celloutsig_1_5z };
  assign celloutsig_0_13z = { in_data[15], celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_8z } << celloutsig_0_4z[4:1];
  assign celloutsig_1_4z = celloutsig_1_3z[6:2] << { celloutsig_1_3z[12:9], celloutsig_1_1z };
  assign celloutsig_1_5z = { celloutsig_1_4z[4:3], celloutsig_1_1z, celloutsig_1_1z } << in_data[172:169];
  assign celloutsig_0_11z = in_data[58:56] - celloutsig_0_4z[4:2];
  assign celloutsig_0_15z = { celloutsig_0_4z[1:0], _00_, celloutsig_0_7z } - { celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_9z };
  assign celloutsig_0_24z = { celloutsig_0_13z[2], celloutsig_0_17z, celloutsig_0_21z, celloutsig_0_3z } - { celloutsig_0_23z, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_22z };
  assign celloutsig_1_3z = { in_data[142:133], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z } - in_data[162:148];
  assign celloutsig_0_4z = in_data[21:16] - { in_data[27], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z };
  assign { out_data[132:128], out_data[96], out_data[32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_23z, celloutsig_0_24z };
endmodule
