Warning: Scenario norm.ffgnp0p88vm40c.rcbest_CCbest is not configured for setup analysis: skipping. (UIC-058)
Warning: Scenario norm.ssgnp0p72v125c.rcworst_CCworst is not configured for setup analysis: skipping. (UIC-058)
****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 1
        -report_by group
        -nosplit
        -input_pins
        -nets
        -transition_time
        -capacitance
        -derate
        -attributes
        -physical
Design : img2_jtag_tap_wrap
Version: P-2019.03-SP4
Date   : Wed Nov 20 18:34:29 2024
****************************************
Information: Timer using 'CRPR'. (TIM-050)

  Startpoint: i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg (falling edge-triggered flip-flop clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: clock
  Path Type: max


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                                 Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                                           0.0000      0.0000
  clock network delay (propagated)                                                                                                 -0.0061     -0.0061

  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/CP (DFCNQD1BWP16P90CPDILVT)                        0.0221      1.0700    0.0000     -0.0061 r    (49.35,13.39)     s, n
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/Q (DFCNQD1BWP16P90CPDILVT)                         0.0288      1.0500    0.0583      0.0521 r    (49.10,13.39)     s, n
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate[3] (net)                              11      0.0082
  U299/I (INVD1BWP16P90CPD)                                                                                   0.0288      1.0700    0.0010      0.0531 r    (48.46,18.00)
  U299/ZN (INVD1BWP16P90CPD)                                                                                  0.0419      1.0500    0.0382      0.0913 f    (48.39,17.99)
  n391 (net)                                                                               8      0.0091
  U270/A2 (NR2SKPBD1BWP16P90CPD)                                                                              0.0420      1.0700    0.0003      0.0917 f    (50.11,14.54)
  U270/ZN (NR2SKPBD1BWP16P90CPD)                                                                              0.0253      1.0500    0.0282      0.1199 r    (50.23,14.54)
  n219 (net)                                                                               3      0.0031
  U271/B1 (IND2D2BWP16P90CPD)                                                                                 0.0253      1.0700    0.0004      0.1203 r    (49.55,12.19)
  U271/ZN (IND2D2BWP16P90CPD)                                                                                 0.0491      1.0500    0.0397      0.1600 f    (49.55,12.19)
  n217 (net)                                                                               7      0.0126
  U272/B1 (IND2D1BWP16P90CPD)                                                                                 0.0493      1.0700    0.0006      0.1606 f    (53.07,13.97)
  U272/ZN (IND2D1BWP16P90CPD)                                                                                 0.0195      1.0500    0.0221      0.1827 r    (53.09,13.97)
  n141 (net)                                                                               2      0.0018
  U282/A3 (NR3SKPBD1BWP16P90CPD)                                                                              0.0195      1.0700    0.0002      0.1829 r    (53.59,16.27)
  U282/ZN (NR3SKPBD1BWP16P90CPD)                                                                              0.0210      1.0500    0.0217      0.2046 f    (53.44,16.25)
  n143 (net)                                                                               1      0.0013
  U276/B (IAO21D1BWP16P90CPD)                                                                                 0.0210      1.0700    0.0002      0.2048 f    (54.13,12.30)
  U276/ZN (IAO21D1BWP16P90CPD)                                                                                0.0282      1.0500    0.0255      0.2303 r    (54.12,12.25)
  n146 (net)                                                                               4      0.0030
  U544/A1 (AN2D1BWP16P90CPD)                                                                                  0.0282      1.0700    0.0001      0.2305 r    (54.16,13.34)
  U544/Z (AN2D1BWP16P90CPD)                                                                                   0.0079      1.0500    0.0227      0.2532 r    (54.41,13.39)
  n456 (net)                                                                               1      0.0009
  U281/B2 (AOI22D1BWP16P90CPD)                                                                                0.0079      1.0700    0.0001      0.2533 r    (55.66,13.87)
  U281/ZN (AOI22D1BWP16P90CPD)                                                                                0.0182      1.0500    0.0167      0.2699 f    (55.46,13.95)
  n455 (net)                                                                               1      0.0008
  U278/A1 (CKND2D1BWP16P90CPD)                                                                                0.0182      1.0700    0.0001      0.2700 f    (55.39,12.19)
  U278/ZN (CKND2D1BWP16P90CPD)                                                                                0.0130      1.0500    0.0148      0.2848 r    (55.36,12.24)
  n256 (net)                                                                               1      0.0011
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD4BWP16P90CPDULVT)                                                         0.0130      1.0700    0.0001      0.2849 r    (58.48,12.21)     s, n
  data arrival time                                                                                                                             0.2849

  clock clock (fall edge)                                                                                                           0.5950      0.5950
  clock network delay (propagated)                                                                                                 -0.0109      0.5841
  clock reconvergence pessimism                                                                                                     0.0041      0.5883
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD4BWP16P90CPDULVT)                                                       0.0231      0.9300    0.0000      0.5883 f    (60.51,12.24)     s, n
  clock uncertainty                                                                                                                -0.0300      0.5583
  duty cycle clock jitter                                                                                                          -0.0090      0.5493
  library setup time                                                                                                      1.0000   -0.0071      0.5421
  data required time                                                                                                                            0.5421
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                            0.5421
  data arrival time                                                                                                                            -0.2849
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                   0.2572



  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_datm_si[0] (output port clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: FEEDTHROUGH
  Path Type: max


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                                 Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                                           0.0000      0.0000
  clock network delay (ideal)                                                                                                       0.0000      0.0000
  input external delay                                                                                                              0.5000      0.5000

  tdi (in)                                                                                                    0.0056      1.0500    0.0013      0.5013 r    (61.75,13.65)
  tdi (net)                                                                                1      0.0012
  FTB_1__43/I (BUFFSKND1BWP16P90CPD)                                                                          0.0056      1.0700    0.0001      0.5015 r    (58.08,13.97)     s
  FTB_1__43/Z (BUFFSKND1BWP16P90CPD)                                                                          0.0589      1.0500    0.0438      0.5453 r    (57.93,13.97)     s
  ZBUF_160_0 (net)                                                                         6      0.0125
  RLB_179/I (INVD1BWP16P90CPDILVT)                                                                            0.0589      1.0700    0.0002      0.5454 r    (58.48,16.85)
  RLB_179/ZN (INVD1BWP16P90CPDILVT)                                                                           0.0132      1.0500    0.0116      0.5570 f    (58.55,16.84)
  net_aps_121 (net)                                                                        1      0.0009
  RLB_180/I (INVD1BWP16P90CPD)                                                                                0.0132      1.0700    0.0001      0.5571 f    (59.38,16.85)
  RLB_180/ZN (INVD1BWP16P90CPD)                                                                               0.0234      1.0500    0.0208      0.5778 r    (59.45,16.84)
  net_aps_122 (net)                                                                        2      0.0059
  FTB_2__44/I (BUFFD12BWP16P90CPDULVT)                                                                        0.0234      1.0700    0.0004      0.5783 r    (59.20,18.00)     s
  FTB_2__44/Z (BUFFD12BWP16P90CPDULVT)                                                                        0.0247      1.0500    0.0275      0.6058 r    (59.99,18.00)     s
  dbg_datm_si[0] (net)                                                                     1      0.1003
  dbg_datm_si[0] (out)                                                                                        0.0268      1.0700    0.0094      0.6152 r    (61.75,17.01)
  data arrival time                                                                                                                             0.6152

  clock clock (rise edge)                                                                                                           1.1900      1.1900
  clock network delay (ideal)                                                                                                       0.0000      1.1900
  clock reconvergence pessimism                                                                                                     0.0000      1.1900
  clock uncertainty                                                                                                                -0.0300      1.1600
  cycle clock jitter                                                                                                               -0.0070      1.1530
  output external delay                                                                                                            -0.5000      0.6530
  data required time                                                                                                                            0.6530
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                            0.6530
  data arrival time                                                                                                                            -0.6152
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                   0.0378



  Startpoint: dbg_datm_so[0] (input port clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg (falling edge-triggered flip-flop clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGIN
  Path Type: max


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                                 Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                                           0.0000      0.0000
  clock network delay (ideal)                                                                                                       0.0000      0.0000
  input external delay                                                                                                              0.5000      0.5000

  dbg_datm_so[0] (in)                                                                                         0.0059      1.0500    0.0017      0.5017 r    (61.75,13.89)
  dbg_datm_so[0] (net)                                                                     1      0.0015
  U281/B1 (AOI22D1BWP16P90CPD)                                                                                0.0059      1.0700    0.0001      0.5018 r    (55.58,14.00)
  U281/ZN (AOI22D1BWP16P90CPD)                                                                                0.0182      1.0500    0.0150      0.5168 f    (55.46,13.95)
  n455 (net)                                                                               1      0.0008
  U278/A1 (CKND2D1BWP16P90CPD)                                                                                0.0182      1.0700    0.0001      0.5168 f    (55.39,12.19)
  U278/ZN (CKND2D1BWP16P90CPD)                                                                                0.0130      1.0500    0.0148      0.5316 r    (55.36,12.24)
  n256 (net)                                                                               1      0.0011
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD4BWP16P90CPDULVT)                                                         0.0130      1.0700    0.0001      0.5318 r    (58.48,12.21)     s, n
  data arrival time                                                                                                                             0.5318

  clock clock (fall edge)                                                                                                           0.5950      0.5950
  clock network delay (propagated)                                                                                                 -0.0109      0.5841
  clock reconvergence pessimism                                                                                                     0.0000      0.5841
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD4BWP16P90CPDULVT)                                                       0.0231      0.9300    0.0000      0.5841 f    (60.51,12.24)     s, n
  clock uncertainty                                                                                                                -0.0300      0.5541
  duty cycle clock jitter                                                                                                          -0.0090      0.5451
  library setup time                                                                                                      1.0000   -0.0071      0.5380
  data required time                                                                                                                            0.5380
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                            0.5380
  data arrival time                                                                                                                            -0.5318
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                   0.0062



  Startpoint: i_img2_jtag_tap_tdo_enable_reg (falling edge-triggered flip-flop clocked by clock)
  Endpoint: tdo_enable (output port clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGOUT
  Path Type: max


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                                 Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (fall edge)                                                                                                           0.5950      0.5950
  clock network delay (propagated)                                                                                                 -0.0064      0.5886

  i_img2_jtag_tap_tdo_enable_reg/CPN (DFNCNQD4BWP16P90CPDULVT)                                                0.0231      1.0700    0.0000      0.5886 f    (60.51,13.39)     s, n
  i_img2_jtag_tap_tdo_enable_reg/Q (DFNCNQD4BWP16P90CPDULVT)                                                  0.0065      1.0500    0.0381      0.6267 r    (60.09,13.39)     s, n
  n459 (net)                                                                               1      0.0039
  ZINV_18_inst_1226/I (INVSKND6BWP16P90CPDULVT)                                                               0.0065      1.0700    0.0004      0.6271 r    (59.81,14.54)
  ZINV_18_inst_1226/ZN (INVSKND6BWP16P90CPDULVT)                                                              0.0059      1.0500    0.0057      0.6328 f    (59.90,14.54)
  ZINV_18_3 (net)                                                                          1      0.0094
  ZINV_9_f_inst_1225/I (INVD14BWP16P90CPDULVT)                                                                0.0059      1.0700    0.0007      0.6335 f    (59.92,13.97)
  ZINV_9_f_inst_1225/ZN (INVD14BWP16P90CPDULVT)                                                               0.0206      1.0500    0.0144      0.6479 r    (59.91,13.97)
  tdo_enable (net)                                                                         1      0.1003
  tdo_enable (out)                                                                                            0.0228      1.0700    0.0091      0.6570 r    (61.75,13.41)
  data arrival time                                                                                                                             0.6570

  clock clock (rise edge)                                                                                                           1.1900      1.1900
  clock network delay (ideal)                                                                                                       0.0000      1.1900
  clock reconvergence pessimism                                                                                                     0.0000      1.1900
  clock uncertainty                                                                                                                -0.0300      1.1600
  duty cycle clock jitter                                                                                                          -0.0090      1.1510
  output external delay                                                                                                            -0.5000      0.6510
  data required time                                                                                                                            0.6510
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                            0.6510
  data arrival time                                                                                                                            -0.6570
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                                             -0.0060


1
