Release 14.7 par P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

MSDN-SPECIAL::  Fri May 29 14:33:24 2015

par -w -intstyle ise -ol high -t 1 vga_test_map.ncd vga_test.ncd vga_test.pcf 


Constraints file: vga_test.pcf.
Loading device for application Rf_Device from file '3s1200e.nph' in environment C:\Xilinx\14.7\ISE_DS\ISE\.
   "vga_test" is an NCD, version 3.2, device xc3s1200e, package fg320, speed -4

Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.320 Volts)

INFO:Par:282 - No user timing constraints were detected or you have set the option to ignore timing constraints ("par
   -x"). Place and Route will run in "Performance Evaluation Mode" to automatically improve the performance of all
   internal clocks in this design. Because there are not defined timing requirements, a timing score will not be
   reported in the PAR report in this mode. The PAR timing summary will list the performance achieved for each clock.
   Note: For the fastest runtime, set the effort level to "std".  For best performance, set the effort level to "high".

Device speed data version:  "PRODUCTION 1.27 2013-10-13".


Design Summary Report:

 Number of External IOBs                          93 out of 250    37%

   Number of External Input IOBs                 15

      Number of External Input IBUFs             15
        Number of LOCed External Input IBUFs     15 out of 15    100%


   Number of External Output IOBs                62

      Number of External Output IOBs             62
        Number of LOCed External Output IOBs     62 out of 62    100%


   Number of External Bidir IOBs                 16

      Number of External Bidir IOBs              16
        Number of LOCed External Bidir IOBs      16 out of 16    100%


   Number of BUFGMUXs                        5 out of 24     20%
   Number of MULT18X18SIOs                   1 out of 28      3%
   Number of Slices                       7538 out of 8672   86%
      Number of SLICEMs                    660 out of 4336   15%



Overall effort level (-ol):   High 
Placer effort level (-pl):    High 
Placer cost table entry (-t): 1
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 5 secs 
Finished initial Timing Analysis.  REAL time: 5 secs 

WARNING:Par:288 - The signal RamWait_IBUF has no load.  PAR will not attempt to route this signal.

Starting Placer
Total REAL time at the beginning of Placer: 5 secs 
Total CPU  time at the beginning of Placer: 5 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:2205af17) REAL time: 6 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:2205af17) REAL time: 6 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:2205af17) REAL time: 6 secs 

Phase 4.2  Initial Clock and IO Placement

Phase 4.2  Initial Clock and IO Placement (Checksum:c3d6fcdd) REAL time: 7 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:c3d6fcdd) REAL time: 7 secs 

Phase 6.36  Local Placement Optimization
Phase 6.36  Local Placement Optimization (Checksum:c3d6fcdd) REAL time: 7 secs 

Phase 7.8  Global Placement
................
.............................................................
.........
............................................................................................................................
........................................
.............................................
Phase 7.8  Global Placement (Checksum:c0635ff3) REAL time: 30 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:c0635ff3) REAL time: 30 secs 

Phase 9.18  Placement Optimization
Phase 9.18  Placement Optimization (Checksum:cc160649) REAL time: 53 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:cc160649) REAL time: 54 secs 

Total REAL time to Placer completion: 54 secs 
Total CPU  time to Placer completion: 54 secs 
Writing design to file vga_test.ncd



Starting Router


Phase  1  : 51831 unrouted;      REAL time: 1 mins 2 secs 

Phase  2  : 45849 unrouted;      REAL time: 1 mins 3 secs 

Phase  3  : 19901 unrouted;      REAL time: 1 mins 10 secs 

Phase  4  : 20244 unrouted; (Par is working to improve performance)     REAL time: 1 mins 16 secs 

Phase  5  : 0 unrouted; (Par is working to improve performance)     REAL time: 1 mins 38 secs 

Updating file: vga_test.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Par is working to improve performance)     REAL time: 1 mins 43 secs 

Phase  7  : 0 unrouted; (Par is working to improve performance)     REAL time: 1 mins 46 secs 

Phase  8  : 0 unrouted; (Par is working to improve performance)     REAL time: 2 mins 6 secs 

Phase  9  : 0 unrouted; (Par is working to improve performance)     REAL time: 2 mins 6 secs 

Phase 10  : 0 unrouted; (Par is working to improve performance)     REAL time: 2 mins 8 secs 

Phase 11  : 0 unrouted; (Par is working to improve performance)     REAL time: 2 mins 9 secs 

Phase 12  : 0 unrouted; (Par is working to improve performance)     REAL time: 2 mins 11 secs 
WARNING:Route:455 - CLK Net:SevenSegment/divide_Clk_50Mhz_To_240hz/OutClk may have excessive skew because 
      0 CLK pins and 1 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:uart0/UART/stbeCur_FSM_FFd1 may have excessive skew because 
      1 CLK pins and 3 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:uart0/wrSig may have excessive skew because 
      1 CLK pins and 3 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:uart0/UART/RDA may have excessive skew because 
      0 CLK pins and 13 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:uart0/UART/rClkDiv<3> may have excessive skew because 
      0 CLK pins and 1 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 2 mins 11 secs 
Total CPU time to Router completion: 2 mins 10 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|           clk_BUFGP | BUFGMUX_X2Y11| No   | 5590 |  0.211     |  0.381      |
+---------------------+--------------+------+------+------------+-------------+
|     uart0/UART/rClk | BUFGMUX_X1Y10| No   |   22 |  0.087     |  0.340      |
+---------------------+--------------+------+------+------------+-------------+
|VGA/generateClk25Mhz |              |      |      |            |             |
|             /Outclk |  BUFGMUX_X1Y0| No   |  282 |  0.196     |  0.365      |
+---------------------+--------------+------+------+------------+-------------+
|VGA/sync_generater/g |              |      |      |            |             |
|enerateClk25Mhz/Outc |              |      |      |            |             |
|                  lk | BUFGMUX_X1Y11| No   |   14 |  0.025     |  0.340      |
+---------------------+--------------+------+------+------------+-------------+
|         PsdramState |  BUFGMUX_X2Y1| No   |   17 |  0.149     |  0.364      |
+---------------------+--------------+------+------+------------+-------------+
|      uart0/UART/RDA |         Local|      |   17 |  0.007     |  1.576      |
+---------------------+--------------+------+------+------------+-------------+
|uart0/UART/rClkDiv<3 |              |      |      |            |             |
|                   > |         Local|      |   11 |  0.007     |  1.585      |
+---------------------+--------------+------+------+------------+-------------+
|SevenSegment/divide_ |              |      |      |            |             |
|Clk_50Mhz_To_240hz/O |              |      |      |            |             |
|               utClk |         Local|      |   11 |  0.153     |  2.044      |
+---------------------+--------------+------+------+------------+-------------+
|uart0/UART/stbeCur_F |              |      |      |            |             |
|             SM_FFd1 |         Local|      |    4 |  0.000     |  1.213      |
+---------------------+--------------+------+------+------------+-------------+
|         uart0/wrSig |         Local|      |    4 |  0.000     |  1.261      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net clk | SETUP       |         N/A|    12.330ns|     N/A|           0
  _BUFGP                                    | HOLD        |     0.876ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net uar | SETUP       |         N/A|     4.495ns|     N/A|           0
  t0/UART/rClk                              | HOLD        |     1.030ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net uar | SETUP       |         N/A|     3.709ns|     N/A|           0
  t0/UART/rClkDiv<3>                        | HOLD        |     1.175ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net VGA | SETUP       |         N/A|    16.442ns|     N/A|           0
  /generateClk25Mhz/Outclk                  | HOLD        |     1.656ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net VGA | SETUP       |         N/A|     5.197ns|     N/A|           0
  /sync_generater/generateClk25Mhz/Outclk   | HOLD        |     2.360ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net Sev | SETUP       |         N/A|     4.756ns|     N/A|           0
  enSegment/divide_Clk_50Mhz_To_240hz/OutCl | HOLD        |     1.070ns|            |       0|           0
  k                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 1 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 2 mins 13 secs 
Total CPU time to PAR completion: 2 mins 12 secs 

Peak Memory Usage:  549 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 8
Number of info messages: 1

Writing design to file vga_test.ncd



PAR done!
