<stg><name>fft32_Pipeline_output_loop</name>


<trans_list>

<trans id="48" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %out_stream, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:2 %store_ln0 = store i6 0, i6 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:3 %br_ln0 = br void %for.inc194

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc194:0 %i_1 = load i6 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc194:1 %icmp_ln157 = icmp_eq  i6 %i_1, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln157"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc194:2 %add_ln157 = add i6 %i_1, i6 1

]]></Node>
<StgValue><ssdm name="add_ln157"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc194:3 %br_ln157 = br i1 %icmp_ln157, void %for.inc194.split, void %for.end196.exitStub

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln157" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="6">
<![CDATA[
for.inc194.split:0 %trunc_ln157 = trunc i6 %i_1

]]></Node>
<StgValue><ssdm name="trunc_ln157"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln157" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc194.split:4 %lshr_ln1 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %i_1, i32 1, i32 4

]]></Node>
<StgValue><ssdm name="lshr_ln1"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln157" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="4">
<![CDATA[
for.inc194.split:5 %zext_ln157 = zext i4 %lshr_ln1

]]></Node>
<StgValue><ssdm name="zext_ln157"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln157" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc194.split:6 %stage2_real_addr = getelementptr i16 %stage2_real, i64 0, i64 %zext_ln157

]]></Node>
<StgValue><ssdm name="stage2_real_addr"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln157" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc194.split:7 %stage2_real_1_addr = getelementptr i16 %stage2_real_1, i64 0, i64 %zext_ln157

]]></Node>
<StgValue><ssdm name="stage2_real_1_addr"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln157" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc194.split:8 %stage2_imag_addr = getelementptr i16 %stage2_imag, i64 0, i64 %zext_ln157

]]></Node>
<StgValue><ssdm name="stage2_imag_addr"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln157" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc194.split:9 %stage2_imag_1_addr = getelementptr i16 %stage2_imag_1, i64 0, i64 %zext_ln157

]]></Node>
<StgValue><ssdm name="stage2_imag_1_addr"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln157" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="4">
<![CDATA[
for.inc194.split:10 %stage2_real_load = load i4 %stage2_real_addr

]]></Node>
<StgValue><ssdm name="stage2_real_load"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln157" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="4">
<![CDATA[
for.inc194.split:11 %stage2_real_1_load = load i4 %stage2_real_1_addr

]]></Node>
<StgValue><ssdm name="stage2_real_1_load"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln157" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="4">
<![CDATA[
for.inc194.split:13 %stage2_imag_load = load i4 %stage2_imag_addr

]]></Node>
<StgValue><ssdm name="stage2_imag_load"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln157" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="4">
<![CDATA[
for.inc194.split:14 %stage2_imag_1_load = load i4 %stage2_imag_1_addr

]]></Node>
<StgValue><ssdm name="stage2_imag_1_load"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln157" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc194.split:16 %icmp_ln161 = icmp_eq  i6 %i_1, i6 31

]]></Node>
<StgValue><ssdm name="icmp_ln161"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln157" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc194.split:20 %store_ln157 = store i6 %add_ln157, i6 %i

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0">
<![CDATA[
for.end196.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc194.split:1 %specpipeline_ln25 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln25"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc194.split:2 %speclooptripcount_ln157 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln157"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc194.split:3 %specloopname_ln157 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln157"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="4">
<![CDATA[
for.inc194.split:10 %stage2_real_load = load i4 %stage2_real_addr

]]></Node>
<StgValue><ssdm name="stage2_real_load"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="4">
<![CDATA[
for.inc194.split:11 %stage2_real_1_load = load i4 %stage2_real_1_addr

]]></Node>
<StgValue><ssdm name="stage2_real_1_load"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
for.inc194.split:12 %tmp = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %stage2_real_load, i16 %stage2_real_1_load, i1 %trunc_ln157

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="4">
<![CDATA[
for.inc194.split:13 %stage2_imag_load = load i4 %stage2_imag_addr

]]></Node>
<StgValue><ssdm name="stage2_imag_load"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="4">
<![CDATA[
for.inc194.split:14 %stage2_imag_1_load = load i4 %stage2_imag_1_addr

]]></Node>
<StgValue><ssdm name="stage2_imag_1_load"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
for.inc194.split:15 %tmp_1 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %stage2_imag_load, i16 %stage2_imag_1_load, i1 %trunc_ln157

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="33" op_0_bw="33" op_1_bw="1" op_2_bw="16" op_3_bw="16">
<![CDATA[
for.inc194.split:17 %tmp_2 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i16.i16, i1 %icmp_ln161, i16 %tmp_1, i16 %tmp

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="48" op_0_bw="33">
<![CDATA[
for.inc194.split:18 %zext_ln162 = zext i33 %tmp_2

]]></Node>
<StgValue><ssdm name="zext_ln162"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="48">
<![CDATA[
for.inc194.split:19 %write_ln162 = write void @_ssdm_op_Write.axis.volatile.i48P128A, i48 %out_stream, i48 %zext_ln162

]]></Node>
<StgValue><ssdm name="write_ln162"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0">
<![CDATA[
for.inc194.split:21 %br_ln157 = br void %for.inc194

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="49" name="stage2_real" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="stage2_real"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="50" name="stage2_real_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="stage2_real_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="51" name="stage2_imag" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="stage2_imag"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="52" name="stage2_imag_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="stage2_imag_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="53" name="out_stream" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="out_stream"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="55" from="StgValue_54" to="i" fromId="54" toId="5">
</dataflow>
<dataflow id="57" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="56" toId="6">
</dataflow>
<dataflow id="58" from="out_stream" to="specinterface_ln0" fromId="53" toId="6">
</dataflow>
<dataflow id="60" from="empty" to="specinterface_ln0" fromId="59" toId="6">
</dataflow>
<dataflow id="62" from="StgValue_61" to="specinterface_ln0" fromId="61" toId="6">
</dataflow>
<dataflow id="63" from="StgValue_61" to="specinterface_ln0" fromId="61" toId="6">
</dataflow>
<dataflow id="65" from="empty_0" to="specinterface_ln0" fromId="64" toId="6">
</dataflow>
<dataflow id="66" from="StgValue_61" to="specinterface_ln0" fromId="61" toId="6">
</dataflow>
<dataflow id="67" from="StgValue_61" to="specinterface_ln0" fromId="61" toId="6">
</dataflow>
<dataflow id="69" from="empty_1" to="specinterface_ln0" fromId="68" toId="6">
</dataflow>
<dataflow id="70" from="empty_1" to="specinterface_ln0" fromId="68" toId="6">
</dataflow>
<dataflow id="71" from="empty_1" to="specinterface_ln0" fromId="68" toId="6">
</dataflow>
<dataflow id="72" from="StgValue_61" to="specinterface_ln0" fromId="61" toId="6">
</dataflow>
<dataflow id="73" from="StgValue_61" to="specinterface_ln0" fromId="61" toId="6">
</dataflow>
<dataflow id="74" from="StgValue_61" to="specinterface_ln0" fromId="61" toId="6">
</dataflow>
<dataflow id="75" from="StgValue_61" to="specinterface_ln0" fromId="61" toId="6">
</dataflow>
<dataflow id="76" from="empty_1" to="specinterface_ln0" fromId="68" toId="6">
</dataflow>
<dataflow id="77" from="empty_1" to="specinterface_ln0" fromId="68" toId="6">
</dataflow>
<dataflow id="79" from="StgValue_78" to="specinterface_ln0" fromId="78" toId="6">
</dataflow>
<dataflow id="80" from="StgValue_61" to="specinterface_ln0" fromId="61" toId="6">
</dataflow>
<dataflow id="82" from="StgValue_81" to="store_ln0" fromId="81" toId="7">
</dataflow>
<dataflow id="83" from="i" to="store_ln0" fromId="5" toId="7">
</dataflow>
<dataflow id="84" from="i" to="i_1" fromId="5" toId="9">
</dataflow>
<dataflow id="85" from="i_1" to="icmp_ln157" fromId="9" toId="10">
</dataflow>
<dataflow id="87" from="StgValue_86" to="icmp_ln157" fromId="86" toId="10">
</dataflow>
<dataflow id="88" from="i_1" to="add_ln157" fromId="9" toId="11">
</dataflow>
<dataflow id="90" from="StgValue_89" to="add_ln157" fromId="89" toId="11">
</dataflow>
<dataflow id="91" from="icmp_ln157" to="br_ln157" fromId="10" toId="12">
</dataflow>
<dataflow id="92" from="i_1" to="trunc_ln157" fromId="9" toId="13">
</dataflow>
<dataflow id="94" from="_ssdm_op_PartSelect.i4.i6.i32.i32" to="lshr_ln1" fromId="93" toId="14">
</dataflow>
<dataflow id="95" from="i_1" to="lshr_ln1" fromId="9" toId="14">
</dataflow>
<dataflow id="96" from="StgValue_54" to="lshr_ln1" fromId="54" toId="14">
</dataflow>
<dataflow id="98" from="StgValue_97" to="lshr_ln1" fromId="97" toId="14">
</dataflow>
<dataflow id="99" from="lshr_ln1" to="zext_ln157" fromId="14" toId="15">
</dataflow>
<dataflow id="100" from="stage2_real" to="stage2_real_addr" fromId="49" toId="16">
</dataflow>
<dataflow id="102" from="StgValue_101" to="stage2_real_addr" fromId="101" toId="16">
</dataflow>
<dataflow id="103" from="zext_ln157" to="stage2_real_addr" fromId="15" toId="16">
</dataflow>
<dataflow id="104" from="stage2_real_1" to="stage2_real_1_addr" fromId="50" toId="17">
</dataflow>
<dataflow id="105" from="StgValue_101" to="stage2_real_1_addr" fromId="101" toId="17">
</dataflow>
<dataflow id="106" from="zext_ln157" to="stage2_real_1_addr" fromId="15" toId="17">
</dataflow>
<dataflow id="107" from="stage2_imag" to="stage2_imag_addr" fromId="51" toId="18">
</dataflow>
<dataflow id="108" from="StgValue_101" to="stage2_imag_addr" fromId="101" toId="18">
</dataflow>
<dataflow id="109" from="zext_ln157" to="stage2_imag_addr" fromId="15" toId="18">
</dataflow>
<dataflow id="110" from="stage2_imag_1" to="stage2_imag_1_addr" fromId="52" toId="19">
</dataflow>
<dataflow id="111" from="StgValue_101" to="stage2_imag_1_addr" fromId="101" toId="19">
</dataflow>
<dataflow id="112" from="zext_ln157" to="stage2_imag_1_addr" fromId="15" toId="19">
</dataflow>
<dataflow id="113" from="stage2_real_addr" to="stage2_real_load" fromId="16" toId="20">
</dataflow>
<dataflow id="114" from="stage2_real_1_addr" to="stage2_real_1_load" fromId="17" toId="21">
</dataflow>
<dataflow id="115" from="stage2_imag_addr" to="stage2_imag_load" fromId="18" toId="22">
</dataflow>
<dataflow id="116" from="stage2_imag_1_addr" to="stage2_imag_1_load" fromId="19" toId="23">
</dataflow>
<dataflow id="117" from="i_1" to="icmp_ln161" fromId="9" toId="24">
</dataflow>
<dataflow id="119" from="StgValue_118" to="icmp_ln161" fromId="118" toId="24">
</dataflow>
<dataflow id="120" from="add_ln157" to="store_ln157" fromId="11" toId="25">
</dataflow>
<dataflow id="121" from="i" to="store_ln157" fromId="5" toId="25">
</dataflow>
<dataflow id="123" from="_ssdm_op_SpecPipeline" to="specpipeline_ln25" fromId="122" toId="26">
</dataflow>
<dataflow id="124" from="StgValue_54" to="specpipeline_ln25" fromId="54" toId="26">
</dataflow>
<dataflow id="125" from="StgValue_61" to="specpipeline_ln25" fromId="61" toId="26">
</dataflow>
<dataflow id="126" from="StgValue_61" to="specpipeline_ln25" fromId="61" toId="26">
</dataflow>
<dataflow id="127" from="StgValue_61" to="specpipeline_ln25" fromId="61" toId="26">
</dataflow>
<dataflow id="128" from="empty_1" to="specpipeline_ln25" fromId="68" toId="26">
</dataflow>
<dataflow id="130" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln157" fromId="129" toId="27">
</dataflow>
<dataflow id="132" from="StgValue_131" to="speclooptripcount_ln157" fromId="131" toId="27">
</dataflow>
<dataflow id="133" from="StgValue_131" to="speclooptripcount_ln157" fromId="131" toId="27">
</dataflow>
<dataflow id="134" from="StgValue_131" to="speclooptripcount_ln157" fromId="131" toId="27">
</dataflow>
<dataflow id="136" from="_ssdm_op_SpecLoopName" to="specloopname_ln157" fromId="135" toId="28">
</dataflow>
<dataflow id="138" from="empty_4" to="specloopname_ln157" fromId="137" toId="28">
</dataflow>
<dataflow id="139" from="stage2_real_addr" to="stage2_real_load" fromId="16" toId="29">
</dataflow>
<dataflow id="140" from="stage2_real_1_addr" to="stage2_real_1_load" fromId="17" toId="30">
</dataflow>
<dataflow id="142" from="_ssdm_op_Mux.ap_auto.2i16.i1" to="tmp" fromId="141" toId="31">
</dataflow>
<dataflow id="143" from="stage2_real_load" to="tmp" fromId="29" toId="31">
</dataflow>
<dataflow id="144" from="stage2_real_1_load" to="tmp" fromId="30" toId="31">
</dataflow>
<dataflow id="145" from="trunc_ln157" to="tmp" fromId="13" toId="31">
</dataflow>
<dataflow id="146" from="stage2_imag_addr" to="stage2_imag_load" fromId="18" toId="32">
</dataflow>
<dataflow id="147" from="stage2_imag_1_addr" to="stage2_imag_1_load" fromId="19" toId="33">
</dataflow>
<dataflow id="148" from="_ssdm_op_Mux.ap_auto.2i16.i1" to="tmp_1" fromId="141" toId="34">
</dataflow>
<dataflow id="149" from="stage2_imag_load" to="tmp_1" fromId="32" toId="34">
</dataflow>
<dataflow id="150" from="stage2_imag_1_load" to="tmp_1" fromId="33" toId="34">
</dataflow>
<dataflow id="151" from="trunc_ln157" to="tmp_1" fromId="13" toId="34">
</dataflow>
<dataflow id="153" from="_ssdm_op_BitConcatenate.i33.i1.i16.i16" to="tmp_2" fromId="152" toId="35">
</dataflow>
<dataflow id="154" from="icmp_ln161" to="tmp_2" fromId="24" toId="35">
</dataflow>
<dataflow id="155" from="tmp_1" to="tmp_2" fromId="34" toId="35">
</dataflow>
<dataflow id="156" from="tmp" to="tmp_2" fromId="31" toId="35">
</dataflow>
<dataflow id="157" from="tmp_2" to="zext_ln162" fromId="35" toId="36">
</dataflow>
<dataflow id="159" from="_ssdm_op_Write.axis.volatile.i48P128A" to="write_ln162" fromId="158" toId="37">
</dataflow>
<dataflow id="160" from="out_stream" to="write_ln162" fromId="53" toId="37">
</dataflow>
<dataflow id="161" from="zext_ln162" to="write_ln162" fromId="36" toId="37">
</dataflow>
<dataflow id="162" from="icmp_ln157" to="StgValue_2" fromId="10" toId="2">
</dataflow>
</dataflows>


</stg>
