// Seed: 919601425
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  inout tri0 id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_4 = 1'b0;
  supply1 id_7 = 1;
endmodule
module module_1 #(
    parameter id_26 = 32'd4,
    parameter id_36 = 32'd29,
    parameter id_6  = 32'd49,
    parameter id_7  = 32'd64
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    _id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    _id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    _id_36,
    id_37,
    id_38,
    id_39
);
  input wire id_39;
  inout wire id_38;
  output wire id_37;
  inout wire _id_36;
  input wire id_35;
  input wire id_34;
  inout wire id_33;
  input wire id_32;
  input wire id_31;
  inout wire id_30;
  input wire id_29;
  input wire id_28;
  inout wire id_27;
  input wire _id_26;
  inout wire id_25;
  output wire id_24;
  output wire id_23;
  input wire id_22;
  output wire id_21;
  inout wire id_20;
  input wire id_19;
  inout wire id_18;
  inout wire id_17;
  output tri0 id_16;
  inout wire id_15;
  output wire id_14;
  input wire id_13;
  inout wire id_12;
  input logic [7:0] id_11;
  input wire id_10;
  module_0 modCall_1 (
      id_38,
      id_23,
      id_20,
      id_38,
      id_19,
      id_25
  );
  inout wire id_9;
  input wire id_8;
  inout wire _id_7;
  inout wire _id_6;
  output wire id_5;
  output logic [7:0] id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_16 = -1;
  assign id_33 = id_11[id_26==id_7 : id_36];
  wire id_40;
  assign id_40 = id_10;
  assign id_4[id_6] = id_34;
endmodule
