<!DOCTYPE html>
<html>
<head>
  <meta charset="utf-8"/>
  <style>
    table.head, table.foot { width: 100%; }
    td.head-rtitle, td.foot-os { text-align: right; }
    td.head-vol { text-align: center; }
    div.Pp { margin: 1ex 0ex; }
  </style>
  <title>RING(1)</title>
</head>
<body>
<table class="head">
  <tr>
    <td class="head-ltitle">RING(1)</td>
    <td class="head-vol">ALLIANCE USER COMMANDS</td>
    <td class="head-rtitle">RING(1)</td>
  </tr>
</table>
<div class="manual-text">
<h1 class="Sh" title="Sh" id="NAME"><a class="selflink" href="#NAME">NAME</a></h1>
RING - PAD RING router
<h1 class="Sh" title="Sh" id="SYNOPSIS"><a class="selflink" href="#SYNOPSIS">SYNOPSIS</a></h1>
RING <i>source</i> <i>result</i> <b>[ stat ]</b>
<div style="height: 1.00em;">&#x00A0;</div>
See the file man1/alc_origin.1alc.
<div style="height: 1.00em;">&#x00A0;</div>
<h1 class="Sh" title="Sh" id="DESCRIPTION"><a class="selflink" href="#DESCRIPTION">DESCRIPTION</a></h1>
<i>source</i> defines two input files:
<div style="margin-left: 5.00ex;">-- the file describing the input netlist
  (MBK_IN_LO(1) format).
<div>&#x00A0;</div>
<div style="margin-left: 5.00ex;">example: source.al
<div>&#x00A0;</div>
</div>
<div class="Pp"></div>
-- the parameter file: source.rin
<div>&#x00A0;</div>
This file consists in 5 sections: 4 for the pad placement on circuit sides, one
  to define the power sypply width (in lambda units).
<dl class="Bl-tag">
  <dt class="It-tag">example:</dt>
  <dd class="It-tag"></dd>
</dl>
<div style="margin-left: 5.00ex;"><i>east</i> () # none pad at east side.
<div>&#x00A0;</div>
<i>north</i> (
<div>&#x00A0;</div>
p_pck p_i0 p_i1
<div>&#x00A0;</div>
p_i3)
<div>&#x00A0;</div>
<i>south</i> (p_vssb p_vddb p_i2)
<div>&#x00A0;</div>
<i>width</i> (vss 50 vdd 80)
<div>&#x00A0;</div>
</div>
<div class="Pp"></div>
Separators (spaces, tabulations and new line) are allowed between instance
  names.
<div class="Pp"></div>
-- east(), north(), south(), west() define the relative pad order. They use the
  pad instance names.
<div class="Pp"></div>
For the north() and south() sections, the instance name declaration are from the
  <i>left</i> (first pad) to the <i>right</i> (last pad).
<div class="Pp"></div>
For the east() and west() sections, the instance name declaration are from the
  <i>bottom</i> (first pad) to the <i>top</i> (last pad).
<div class="Pp"></div>
Any section may be missing. It means so the revalive side has no pad, however at
  least one side must has one pad.
<div class="Pp"></div>
-- the width() section is optional and describes the power (vdd), and ground
  (vss) track width.</div>
<i><i>result</i></i> defines the output filename.
<div style="margin-left: 5.00ex;">This file contains the layout of the routed
  circuit (MBK_OUT_PH(1) format).
<div>&#x00A0;</div>
<div style="margin-left: 5.00ex;">example: result.ap</div>
<div class="Pp"></div>
RING uses a pad library whose path directory is defined with the MBK_CATA_LIB(1)
  environment variable. It also uses a catalog filename which is defined with
  the MBK_CATAL_NAME(1) environment variable.
<div>&#x00A0;</div>
The catalog must contain all the pad model names used in the circuit. The core
  model-name must not be present in the catalog.
<div>&#x00A0;</div>
<div class="Pp"></div>
Part of catalog file:
<div style="margin-left: 5.00ex;">
<div>&#x00A0;</div>
a2_y C
<div>&#x00A0;</div>
high_y C
<div>&#x00A0;</div>
pck_sp C
<div>&#x00A0;</div>
piot_sp C
<div>&#x00A0;</div>
pvssick_sp C
<div>&#x00A0;</div>
...
<div>&#x00A0;</div>
pvdde_sp C
<div>&#x00A0;</div>
pvddi_sp C
<div>&#x00A0;</div>
</div>
</div>
<i>[stat]</i> (optional parameter) defines another output file:
<div>&#x00A0;</div>
<div class="Pp"></div>
<div style="margin-left: 5.00ex;">
<div>&#x00A0;</div>
-- the statistic file: result.stat
<div>&#x00A0;</div>
<div class="Pp"></div>
It contains data about length (lambdas) and area (lambdas * lambdas) in ALU1 and
  ALU2, for each equipotential. It describes how many vias were placed.
<div>&#x00A0;</div>
<div class="Pp"></div>
<div style="margin-left: 5.00ex;">example: *** STATISTIC FILE &lt; result.stat
  &gt; ***
<div>&#x00A0;</div>
</div>
<div class="Pp"></div>
Equipotential list :
<div>&#x00A0;</div>
<div class="Pp"></div>
<pre>
index|   name   |lgth A1|lgth A2|area A1|area A2| nb vias
<div>&#x00A0;</div>
_________________________________________________________
<div>&#x00A0;</div>
 60  |      vss | 9034  | 4408  | 614288| 454024| 1128
<div>&#x00A0;</div>
_________________________________________________________
<div>&#x00A0;</div>
 59  |      vdd | 7494  | 3968  | 574248| 408704| 1128
<div>&#x00A0;</div>
_________________________________________________________
<div>&#x00A0;</div>
 54  | b2_coeur | 2253  | 1899  |   2253|   3798|    4
_________________________________________________________
<div>&#x00A0;</div>
Total length alu1  :        18781 (lambdas)
<div>&#x00A0;</div>
Total length alu2  :        10275 (lambdas)
<div>&#x00A0;</div>
Total area alu1    :      1190789 (lambdas * lambdas)
<div>&#x00A0;</div>
Total area alu2    :       866526 (lambdas * lambdas)
<div>&#x00A0;</div>
Total of vias      :         2260
<div>&#x00A0;</div>
</pre>
</div>
<h1 class="Sh" title="Sh" id="ENVIRONMENT_VARIABLES"><a class="selflink" href="#ENVIRONMENT_VARIABLES">ENVIRONMENT
  VARIABLES</a></h1>
<b>MBK_IN_LO(1)</b> defines the input file format for the netlist.
<div>&#x00A0;</div>
<b>MBK_IN_PH(1)</b> defines the input file format for the layout.
<div>&#x00A0;</div>
<b>MBK_OUT_PH(1)</b> defines the output file format for the layout.
<div>&#x00A0;</div>
<b>MBK_CATAL_NAME(1)</b> defines the catalog filename.
<div>&#x00A0;</div>
<b>MBK_CATA_LIB(1)</b> defines the library pad cells directory.
<div>&#x00A0;</div>
<b>MBK_WORK_LIB(1)</b> defines the work directory.
<div>&#x00A0;</div>
<h1 class="Sh" title="Sh" id="USAGE"><a class="selflink" href="#USAGE">USAGE</a></h1>
RING performs the physical routing between core of circuit and pad ring. RING is
  not a floor plan router and allows only one core.
<div class="Pp"></div>
A core is designed, for example, with the standard cells placer <b>ocp(1)</b>
  and router <b>nero(1)</b>, which places the input and output connectors on the
  abutment box. The physical core connectors must be separated by more than one
  pitch in any metal (in ALU1 or ALU2).
<div class="Pp"></div>
Netlist and layout views relative to the same figure must have the same name.
  For example, the netlist core name and the routed core name.	
<div class="Pp"></div>
RING performs an automatic placement of the pad ring and core. It is not
  necessary to place pads, but only to describe their relative position on each
  side, in the parameter file (source.rin).
<div class="Pp"></div>
Distance between the first track and any instance (pad or core) is the pitch so
  5 lambdas.
<div>&#x00A0;</div>
<h1 class="Sh" title="Sh" id="EXAMPLE"><a class="selflink" href="#EXAMPLE">EXAMPLE</a></h1>
Let chip.al be the circuit netlist and core.ap the routed core. 80 lambdas for
  supply track width and the pad placement are described as follows.
<div>&#x00A0;</div>
<div>&#x00A0;</div>
<dl class="Bl-tag">
  <dt class="It-tag"><i>chip.rin:</i></dt>
  <dd class="It-tag"></dd>
</dl>
<div class="Pp"></div>
<div style="margin-left: 5.00ex;"># This is a comment: 1 comment per line
<div>&#x00A0;</div>
north(p_a1 p_a2 p_a3 p_a4)
<div>&#x00A0;</div>
south(
<div>&#x00A0;</div>
p_i1 #another comment: the rest of the line
<div>&#x00A0;</div>
p_i2
<div>&#x00A0;</div>
p_i3
<div>&#x00A0;</div>
p_i4)
<div>&#x00A0;</div>
east(p_b4 p_b3 p_b2 p_b1)
<div>&#x00A0;</div>
west(p_f1 p_f2 p_f3 p_f4)
<div>&#x00A0;</div>
width(
<div>&#x00A0;</div>
vdd 80
<div>&#x00A0;</div>
vss 80
<div>&#x00A0;</div>
)
<div>&#x00A0;</div>
<dl class="Bl-tag">
  <dt class="It-tag">We want a ring of pads as follow:</dt>
  <dd class="It-tag"></dd>
</dl>
<div style="margin-left: 5.00ex;">
<pre>
+-------------------------------------------------+
<div>&#x00A0;</div>
|            |p_a1|p_a2|p_a3|p_a4|                |
<div>&#x00A0;</div>
|----+---------------------------------------+----|
<div>&#x00A0;</div>
|p_f4|                                       |p_b1|
<div>&#x00A0;</div>
|----|            +-------+                  |----|
<div>&#x00A0;</div>
|p_f3|            |       |                  |p_b2|
<div>&#x00A0;</div>
|----|            | CORE  |                  |----|
<div>&#x00A0;</div>
|p_f2|            |       |                  |p_b3|
<div>&#x00A0;</div>
|----|            +-------+                  |----|
<div>&#x00A0;</div>
|p_f1|                                       |p_b4|
<div>&#x00A0;</div>
|----+---------------------------------------+----|
<div>&#x00A0;</div>
|            |p_i1|p_i2|p_i3|p_i4|                |
<div>&#x00A0;</div>
+-------------------------------------------------+
</pre>
</div>
<div class="Pp"></div>
In order to obtain the routed circuit (chipr.ap):
<div class="Pp"></div>
&gt; <i>ring</i> <i>chip</i> <i>chipr</i></div>
<h1 class="Sh" title="Sh" id="SEE_ALSO"><a class="selflink" href="#SEE_ALSO">SEE
  ALSO</a></h1>
genlib(1) lvx(1) ocp(1) nero(1) druc(1)
<div style="height: 1.00em;">&#x00A0;</div>
<div style="height: 1.00em;">&#x00A0;</div>
<h1 class="Sh" title="Sh" id="DIAGNOSTICS"><a class="selflink" href="#DIAGNOSTICS">DIAGNOSTICS</a></h1>
Physical core must have at least one physical connector by side, otherwise it
  can't place pads correctly, and maybe dump a core file.
<div class="Pp"></div>
Whenever lots of core connectors (bus) are placed close ones from each others,
  RING may have problems to connect pad connectors placed just in front of them.
  In such a case, it is recommended to not have pad connectors at that place and
  thus to place an instance pad without connector (as pvdde_sp) or to cut the
  bus into several parts to let space between connectors.
<div class="Pp"></div>
When core connectors are to close from corners, RING sometimes connects those
  one to supply rings, to solve this bug, move core connectors or change pad
  placement. In any case, use <b>druc(1)</b> or <b>lvx(1)</b> to detect problem.
<div>&#x00A0;</div>
<div class="Pp"></div>
Supply vdd and vss pads (resp. pvddi_sp and pvssi_sp) must be placed as close as
  possible of the core side middle (i.e. not in the corners). Otherwise, RING
  cannot link supply pad connector to ring supplies and exits with a error
  message.
<div>&#x00A0;</div>
<div class="Pp"></div>
Supply tracks from pads and core are connected at the supply ring. There is
  sometimes few problems when core and pad tracks are opposite. Move pads
  usually corrects problem.
<div>&#x00A0;</div>
<div class="Pp"></div>
See the file man1/alc_bug_report.1alc.
<div style="height: 1.00em;">&#x00A0;</div>
<div style="height: 1.00em;">&#x00A0;</div>
</div>
<table class="foot">
  <tr>
    <td class="foot-date">October 1, 1997</td>
    <td class="foot-os">ASIM/LIP6</td>
  </tr>
</table>
</body>
</html>
