Release 14.7 ngdbuild P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe
-intstyle ise -dd _ngo -nt timestamp -uc ddr_hw_test.ucf -uc
D:/Projects/FPGA/ddr_sdram/ddr_sdram.ucf -p xc6slx9-csg324-3 ddr_hw_test.ngc
ddr_hw_test.ngd

Reading NGO file "D:/Projects/FPGA/ddr_hw_test/ddr_hw_test.ngc" ...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "ddr_hw_test.ucf" ...
Annotating constraints to design from ucf file
"D:/Projects/FPGA/ddr_sdram/ddr_sdram.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
ERROR:ConstraintSystem:59 - Constraint <NET "SYS_CLK_100M"                  LOC
   = V10     |> [D:/Projects/FPGA/ddr_sdram/ddr_sdram.ucf(15)]: NET
   "SYS_CLK_100M" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "SYS_CLK_100M"                  LOC = V10     |>
   [D:/Projects/FPGA/ddr_sdram/ddr_sdram.ucf(15)]' could not be found and so the
   Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = LVCMOS33 |>
   [D:/Projects/FPGA/ddr_sdram/ddr_sdram.ucf(15)]: NET "SYS_CLK_100M" not found.
    Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <PERIOD = 100MHz ;>
   [D:/Projects/FPGA/ddr_sdram/ddr_sdram.ucf(15)]: NET "SYS_CLK_100M" not found.
    Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <PIN "ddr_clocks/clkout1_buf.O"
   CLOCK_DEDICATED_ROUTE = FALSE;>
   [D:/Projects/FPGA/ddr_sdram/ddr_sdram.ucf(18)]: PIN
   "ddr_clocks/clkout1_buf.O" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET  "ADDR_RAM[0]"            LOC = J7  
      |> [D:/Projects/FPGA/ddr_sdram/ddr_sdram.ucf(41)]: NET "ADDR_RAM[0]" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET  "ADDR_RAM[0]"            LOC = J7      |>
   [D:/Projects/FPGA/ddr_sdram/ddr_sdram.ucf(41)]' could not be found and so the
   Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = MOBILE_DDR;>
   [D:/Projects/FPGA/ddr_sdram/ddr_sdram.ucf(41)]: NET "ADDR_RAM[0]" not found. 
   Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET  "ADDR_RAM[10]"           LOC = F4  
      |> [D:/Projects/FPGA/ddr_sdram/ddr_sdram.ucf(42)]: NET "ADDR_RAM[10]" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET  "ADDR_RAM[10]"           LOC = F4      |>
   [D:/Projects/FPGA/ddr_sdram/ddr_sdram.ucf(42)]' could not be found and so the
   Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = MOBILE_DDR;>
   [D:/Projects/FPGA/ddr_sdram/ddr_sdram.ucf(42)]: NET "ADDR_RAM[10]" not found.
    Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET  "ADDR_RAM[11]"           LOC = D3  
      |> [D:/Projects/FPGA/ddr_sdram/ddr_sdram.ucf(43)]: NET "ADDR_RAM[11]" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET  "ADDR_RAM[11]"           LOC = D3      |>
   [D:/Projects/FPGA/ddr_sdram/ddr_sdram.ucf(43)]' could not be found and so the
   Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = MOBILE_DDR;>
   [D:/Projects/FPGA/ddr_sdram/ddr_sdram.ucf(43)]: NET "ADDR_RAM[11]" not found.
    Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET  "ADDR_RAM[12]"           LOC = G6  
      |> [D:/Projects/FPGA/ddr_sdram/ddr_sdram.ucf(44)]: NET "ADDR_RAM[12]" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET  "ADDR_RAM[12]"           LOC = G6      |>
   [D:/Projects/FPGA/ddr_sdram/ddr_sdram.ucf(44)]' could not be found and so the
   Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = MOBILE_DDR;>
   [D:/Projects/FPGA/ddr_sdram/ddr_sdram.ucf(44)]: NET "ADDR_RAM[12]" not found.
    Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET  "ADDR_RAM[1]"            LOC = J6  
      |> [D:/Projects/FPGA/ddr_sdram/ddr_sdram.ucf(45)]: NET "ADDR_RAM[1]" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET  "ADDR_RAM[1]"            LOC = J6      |>
   [D:/Projects/FPGA/ddr_sdram/ddr_sdram.ucf(45)]' could not be found and so the
   Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = MOBILE_DDR;>
   [D:/Projects/FPGA/ddr_sdram/ddr_sdram.ucf(45)]: NET "ADDR_RAM[1]" not found. 
   Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET  "ADDR_RAM[2]"            LOC = H5  
      |> [D:/Projects/FPGA/ddr_sdram/ddr_sdram.ucf(46)]: NET "ADDR_RAM[2]" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET  "ADDR_RAM[2]"            LOC = H5      |>
   [D:/Projects/FPGA/ddr_sdram/ddr_sdram.ucf(46)]' could not be found and so the
   Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = MOBILE_DDR;>
   [D:/Projects/FPGA/ddr_sdram/ddr_sdram.ucf(46)]: NET "ADDR_RAM[2]" not found. 
   Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET  "ADDR_RAM[3]"            LOC = L7  
      |> [D:/Projects/FPGA/ddr_sdram/ddr_sdram.ucf(47)]: NET "ADDR_RAM[3]" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET  "ADDR_RAM[3]"            LOC = L7      |>
   [D:/Projects/FPGA/ddr_sdram/ddr_sdram.ucf(47)]' could not be found and so the
   Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = MOBILE_DDR;>
   [D:/Projects/FPGA/ddr_sdram/ddr_sdram.ucf(47)]: NET "ADDR_RAM[3]" not found. 
   Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET  "ADDR_RAM[4]"            LOC = F3  
      |> [D:/Projects/FPGA/ddr_sdram/ddr_sdram.ucf(48)]: NET "ADDR_RAM[4]" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET  "ADDR_RAM[4]"            LOC = F3      |>
   [D:/Projects/FPGA/ddr_sdram/ddr_sdram.ucf(48)]' could not be found and so the
   Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = MOBILE_DDR;>
   [D:/Projects/FPGA/ddr_sdram/ddr_sdram.ucf(48)]: NET "ADDR_RAM[4]" not found. 
   Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET  "ADDR_RAM[5]"            LOC = H4  
      |> [D:/Projects/FPGA/ddr_sdram/ddr_sdram.ucf(49)]: NET "ADDR_RAM[5]" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET  "ADDR_RAM[5]"            LOC = H4      |>
   [D:/Projects/FPGA/ddr_sdram/ddr_sdram.ucf(49)]' could not be found and so the
   Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = MOBILE_DDR;>
   [D:/Projects/FPGA/ddr_sdram/ddr_sdram.ucf(49)]: NET "ADDR_RAM[5]" not found. 
   Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET  "ADDR_RAM[6]"            LOC = H3  
      |> [D:/Projects/FPGA/ddr_sdram/ddr_sdram.ucf(50)]: NET "ADDR_RAM[6]" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET  "ADDR_RAM[6]"            LOC = H3      |>
   [D:/Projects/FPGA/ddr_sdram/ddr_sdram.ucf(50)]' could not be found and so the
   Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = MOBILE_DDR;>
   [D:/Projects/FPGA/ddr_sdram/ddr_sdram.ucf(50)]: NET "ADDR_RAM[6]" not found. 
   Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET  "ADDR_RAM[7]"            LOC = H6  
      |> [D:/Projects/FPGA/ddr_sdram/ddr_sdram.ucf(51)]: NET "ADDR_RAM[7]" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET  "ADDR_RAM[7]"            LOC = H6      |>
   [D:/Projects/FPGA/ddr_sdram/ddr_sdram.ucf(51)]' could not be found and so the
   Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = MOBILE_DDR;>
   [D:/Projects/FPGA/ddr_sdram/ddr_sdram.ucf(51)]: NET "ADDR_RAM[7]" not found. 
   Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET  "ADDR_RAM[8]"            LOC = D2  
      |> [D:/Projects/FPGA/ddr_sdram/ddr_sdram.ucf(52)]: NET "ADDR_RAM[8]" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET  "ADDR_RAM[8]"            LOC = D2      |>
   [D:/Projects/FPGA/ddr_sdram/ddr_sdram.ucf(52)]' could not be found and so the
   Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = MOBILE_DDR;>
   [D:/Projects/FPGA/ddr_sdram/ddr_sdram.ucf(52)]: NET "ADDR_RAM[8]" not found. 
   Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET  "ADDR_RAM[9]"            LOC = D1  
      |> [D:/Projects/FPGA/ddr_sdram/ddr_sdram.ucf(53)]: NET "ADDR_RAM[9]" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET  "ADDR_RAM[9]"            LOC = D1      |>
   [D:/Projects/FPGA/ddr_sdram/ddr_sdram.ucf(53)]' could not be found and so the
   Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = MOBILE_DDR;>
   [D:/Projects/FPGA/ddr_sdram/ddr_sdram.ucf(53)]: NET "ADDR_RAM[9]" not found. 
   Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET  "BA[0]"      	     	LOC = F2     
   |> [D:/Projects/FPGA/ddr_sdram/ddr_sdram.ucf(54)]: NET "BA[0]" not found. 
   Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET  "BA[0]"      	     	LOC = F2      |>
   [D:/Projects/FPGA/ddr_sdram/ddr_sdram.ucf(54)]' could not be found and so the
   Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = MOBILE_DDR;>
   [D:/Projects/FPGA/ddr_sdram/ddr_sdram.ucf(54)]: NET "BA[0]" not found. 
   Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET  "BA[1]"        	   LOC = F1      |>
   [D:/Projects/FPGA/ddr_sdram/ddr_sdram.ucf(55)]: NET "BA[1]" not found. 
   Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET  "BA[1]"        	   LOC = F1      |>
   [D:/Projects/FPGA/ddr_sdram/ddr_sdram.ucf(55)]' could not be found and so the
   Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = MOBILE_DDR;>
   [D:/Projects/FPGA/ddr_sdram/ddr_sdram.ucf(55)]: NET "BA[1]" not found. 
   Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET  "CAS"           		LOC = K5      |>
   [D:/Projects/FPGA/ddr_sdram/ddr_sdram.ucf(56)]: NET "CAS" not found.  Please
   verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET  "CAS"           		LOC = K5      |>
   [D:/Projects/FPGA/ddr_sdram/ddr_sdram.ucf(56)]' could not be found and so the
   Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = MOBILE_DDR;>
   [D:/Projects/FPGA/ddr_sdram/ddr_sdram.ucf(56)]: NET "CAS" not found.  Please
   verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET  "CLK_P"              LOC = G3     
   |> [D:/Projects/FPGA/ddr_sdram/ddr_sdram.ucf(57)]: NET "CLK_P" not found. 
   Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET  "CLK_P"              LOC = G3      |>
   [D:/Projects/FPGA/ddr_sdram/ddr_sdram.ucf(57)]' could not be found and so the
   Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = DIFF_MOBILE_DDR;>
   [D:/Projects/FPGA/ddr_sdram/ddr_sdram.ucf(57)]: NET "CLK_P" not found. 
   Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET  "CLK_N"            	LOC = G1     
   |> [D:/Projects/FPGA/ddr_sdram/ddr_sdram.ucf(58)]: NET "CLK_N" not found. 
   Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET  "CLK_N"            	LOC = G1      |>
   [D:/Projects/FPGA/ddr_sdram/ddr_sdram.ucf(58)]' could not be found and so the
   Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = DIFF_MOBILE_DDR;>
   [D:/Projects/FPGA/ddr_sdram/ddr_sdram.ucf(58)]: NET "CLK_N" not found. 
   Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET  "CKE"             	LOC = H7      |>
   [D:/Projects/FPGA/ddr_sdram/ddr_sdram.ucf(59)]: NET "CKE" not found.  Please
   verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET  "CKE"             	LOC = H7      |>
   [D:/Projects/FPGA/ddr_sdram/ddr_sdram.ucf(59)]' could not be found and so the
   Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = MOBILE_DDR;>
   [D:/Projects/FPGA/ddr_sdram/ddr_sdram.ucf(59)]: NET "CKE" not found.  Please
   verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET  "DATA_RAM[0]"           	LOC = L2  
      |> [D:/Projects/FPGA/ddr_sdram/ddr_sdram.ucf(60)]: NET "DATA_RAM[0]" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET  "DATA_RAM[0]"           	LOC = L2      |>
   [D:/Projects/FPGA/ddr_sdram/ddr_sdram.ucf(60)]' could not be found and so the
   Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = MOBILE_DDR;>
   [D:/Projects/FPGA/ddr_sdram/ddr_sdram.ucf(60)]: NET "DATA_RAM[0]" not found. 
   Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET  "DATA_RAM[10]"        	LOC = N2    
    |> [D:/Projects/FPGA/ddr_sdram/ddr_sdram.ucf(61)]: NET "DATA_RAM[10]" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET  "DATA_RAM[10]"        	LOC = N2      |>
   [D:/Projects/FPGA/ddr_sdram/ddr_sdram.ucf(61)]' could not be found and so the
   Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = MOBILE_DDR;>
   [D:/Projects/FPGA/ddr_sdram/ddr_sdram.ucf(61)]: NET "DATA_RAM[10]" not found.
    Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET  "DATA_RAM[11]"          	LOC = N1  
      |> [D:/Projects/FPGA/ddr_sdram/ddr_sdram.ucf(62)]: NET "DATA_RAM[11]" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET  "DATA_RAM[11]"          	LOC = N1      |>
   [D:/Projects/FPGA/ddr_sdram/ddr_sdram.ucf(62)]' could not be found and so the
   Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = MOBILE_DDR;>
   [D:/Projects/FPGA/ddr_sdram/ddr_sdram.ucf(62)]: NET "DATA_RAM[11]" not found.
    Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET  "DATA_RAM[12]"          	LOC = T2  
      |> [D:/Projects/FPGA/ddr_sdram/ddr_sdram.ucf(63)]: NET "DATA_RAM[12]" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET  "DATA_RAM[12]"          	LOC = T2      |>
   [D:/Projects/FPGA/ddr_sdram/ddr_sdram.ucf(63)]' could not be found and so the
   Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = MOBILE_DDR;>
   [D:/Projects/FPGA/ddr_sdram/ddr_sdram.ucf(63)]: NET "DATA_RAM[12]" not found.
    Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET  "DATA_RAM[13]"          	LOC = T1  
      |> [D:/Projects/FPGA/ddr_sdram/ddr_sdram.ucf(64)]: NET "DATA_RAM[13]" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET  "DATA_RAM[13]"          	LOC = T1      |>
   [D:/Projects/FPGA/ddr_sdram/ddr_sdram.ucf(64)]' could not be found and so the
   Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = MOBILE_DDR;>
   [D:/Projects/FPGA/ddr_sdram/ddr_sdram.ucf(64)]: NET "DATA_RAM[13]" not found.
    Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET  "DATA_RAM[14]"          	LOC = U2  
      |> [D:/Projects/FPGA/ddr_sdram/ddr_sdram.ucf(65)]: NET "DATA_RAM[14]" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET  "DATA_RAM[14]"          	LOC = U2      |>
   [D:/Projects/FPGA/ddr_sdram/ddr_sdram.ucf(65)]' could not be found and so the
   Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = MOBILE_DDR;>
   [D:/Projects/FPGA/ddr_sdram/ddr_sdram.ucf(65)]: NET "DATA_RAM[14]" not found.
    Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET  "DATA_RAM[15]"          	LOC = U1  
      |> [D:/Projects/FPGA/ddr_sdram/ddr_sdram.ucf(66)]: NET "DATA_RAM[15]" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET  "DATA_RAM[15]"          	LOC = U1      |>
   [D:/Projects/FPGA/ddr_sdram/ddr_sdram.ucf(66)]' could not be found and so the
   Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = MOBILE_DDR;>
   [D:/Projects/FPGA/ddr_sdram/ddr_sdram.ucf(66)]: NET "DATA_RAM[15]" not found.
    Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET  "DATA_RAM[1]"           	LOC = L1  
      |> [D:/Projects/FPGA/ddr_sdram/ddr_sdram.ucf(67)]: NET "DATA_RAM[1]" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET  "DATA_RAM[1]"           	LOC = L1      |>
   [D:/Projects/FPGA/ddr_sdram/ddr_sdram.ucf(67)]' could not be found and so the
   Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = MOBILE_DDR;>
   [D:/Projects/FPGA/ddr_sdram/ddr_sdram.ucf(67)]: NET "DATA_RAM[1]" not found. 
   Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET  "DATA_RAM[2]"           	LOC = K2  
      |> [D:/Projects/FPGA/ddr_sdram/ddr_sdram.ucf(68)]: NET "DATA_RAM[2]" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET  "DATA_RAM[2]"           	LOC = K2      |>
   [D:/Projects/FPGA/ddr_sdram/ddr_sdram.ucf(68)]' could not be found and so the
   Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = MOBILE_DDR;>
   [D:/Projects/FPGA/ddr_sdram/ddr_sdram.ucf(68)]: NET "DATA_RAM[2]" not found. 
   Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET  "DATA_RAM[3]"           	LOC = K1  
      |> [D:/Projects/FPGA/ddr_sdram/ddr_sdram.ucf(69)]: NET "DATA_RAM[3]" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET  "DATA_RAM[3]"           	LOC = K1      |>
   [D:/Projects/FPGA/ddr_sdram/ddr_sdram.ucf(69)]' could not be found and so the
   Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = MOBILE_DDR;>
   [D:/Projects/FPGA/ddr_sdram/ddr_sdram.ucf(69)]: NET "DATA_RAM[3]" not found. 
   Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET  "DATA_RAM[4]"           	LOC = H2  
      |> [D:/Projects/FPGA/ddr_sdram/ddr_sdram.ucf(70)]: NET "DATA_RAM[4]" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET  "DATA_RAM[4]"           	LOC = H2      |>
   [D:/Projects/FPGA/ddr_sdram/ddr_sdram.ucf(70)]' could not be found and so the
   Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = MOBILE_DDR;>
   [D:/Projects/FPGA/ddr_sdram/ddr_sdram.ucf(70)]: NET "DATA_RAM[4]" not found. 
   Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET  "DATA_RAM[5]"           	LOC = H1  
      |> [D:/Projects/FPGA/ddr_sdram/ddr_sdram.ucf(71)]: NET "DATA_RAM[5]" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET  "DATA_RAM[5]"           	LOC = H1      |>
   [D:/Projects/FPGA/ddr_sdram/ddr_sdram.ucf(71)]' could not be found and so the
   Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = MOBILE_DDR;>
   [D:/Projects/FPGA/ddr_sdram/ddr_sdram.ucf(71)]: NET "DATA_RAM[5]" not found. 
   Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET  "DATA_RAM[6]"           	LOC = J3  
      |> [D:/Projects/FPGA/ddr_sdram/ddr_sdram.ucf(72)]: NET "DATA_RAM[6]" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET  "DATA_RAM[6]"           	LOC = J3      |>
   [D:/Projects/FPGA/ddr_sdram/ddr_sdram.ucf(72)]' could not be found and so the
   Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = MOBILE_DDR;>
   [D:/Projects/FPGA/ddr_sdram/ddr_sdram.ucf(72)]: NET "DATA_RAM[6]" not found. 
   Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET  "DATA_RAM[7]"           	LOC = J1  
      |> [D:/Projects/FPGA/ddr_sdram/ddr_sdram.ucf(73)]: NET "DATA_RAM[7]" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET  "DATA_RAM[7]"           	LOC = J1      |>
   [D:/Projects/FPGA/ddr_sdram/ddr_sdram.ucf(73)]' could not be found and so the
   Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = MOBILE_DDR;>
   [D:/Projects/FPGA/ddr_sdram/ddr_sdram.ucf(73)]: NET "DATA_RAM[7]" not found. 
   Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET  "DATA_RAM[8]"           	LOC = M3  
      |> [D:/Projects/FPGA/ddr_sdram/ddr_sdram.ucf(74)]: NET "DATA_RAM[8]" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET  "DATA_RAM[8]"           	LOC = M3      |>
   [D:/Projects/FPGA/ddr_sdram/ddr_sdram.ucf(74)]' could not be found and so the
   Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = MOBILE_DDR;>
   [D:/Projects/FPGA/ddr_sdram/ddr_sdram.ucf(74)]: NET "DATA_RAM[8]" not found. 
   Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET  "DATA_RAM[9]"           	LOC = M1  
      |> [D:/Projects/FPGA/ddr_sdram/ddr_sdram.ucf(75)]: NET "DATA_RAM[9]" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET  "DATA_RAM[9]"           	LOC = M1      |>
   [D:/Projects/FPGA/ddr_sdram/ddr_sdram.ucf(75)]' could not be found and so the
   Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = MOBILE_DDR;>
   [D:/Projects/FPGA/ddr_sdram/ddr_sdram.ucf(75)]: NET "DATA_RAM[9]" not found. 
   Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET  "RAS"           		LOC = L5      |>
   [D:/Projects/FPGA/ddr_sdram/ddr_sdram.ucf(76)]: NET "RAS" not found.  Please
   verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET  "RAS"           		LOC = L5      |>
   [D:/Projects/FPGA/ddr_sdram/ddr_sdram.ucf(76)]' could not be found and so the
   Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = MOBILE_DDR;>
   [D:/Projects/FPGA/ddr_sdram/ddr_sdram.ucf(76)]: NET "RAS" not found.  Please
   verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET  "DM[1]"             	LOC = K4     
   |> [D:/Projects/FPGA/ddr_sdram/ddr_sdram.ucf(77)]: NET "DM[1]" not found. 
   Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET  "DM[1]"             	LOC = K4      |>
   [D:/Projects/FPGA/ddr_sdram/ddr_sdram.ucf(77)]' could not be found and so the
   Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = MOBILE_DDR;>
   [D:/Projects/FPGA/ddr_sdram/ddr_sdram.ucf(77)]: NET "DM[1]" not found. 
   Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET  "DM[0]"       			LOC = K3      |>
   [D:/Projects/FPGA/ddr_sdram/ddr_sdram.ucf(78)]: NET "DM[0]" not found. 
   Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET  "DM[0]"       			LOC = K3      |>
   [D:/Projects/FPGA/ddr_sdram/ddr_sdram.ucf(78)]' could not be found and so the
   Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = MOBILE_DDR;>
   [D:/Projects/FPGA/ddr_sdram/ddr_sdram.ucf(78)]: NET "DM[0]" not found. 
   Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET  "DQS[1]"            	LOC = P2     
   |> [D:/Projects/FPGA/ddr_sdram/ddr_sdram.ucf(79)]: NET "DQS[1]" not found. 
   Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET  "DQS[1]"            	LOC = P2      |>
   [D:/Projects/FPGA/ddr_sdram/ddr_sdram.ucf(79)]' could not be found and so the
   Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = MOBILE_DDR;>
   [D:/Projects/FPGA/ddr_sdram/ddr_sdram.ucf(79)]: NET "DQS[1]" not found. 
   Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET  "DQS[0]"             	LOC = L4     
   |> [D:/Projects/FPGA/ddr_sdram/ddr_sdram.ucf(80)]: NET "DQS[0]" not found. 
   Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET  "DQS[0]"             	LOC = L4      |>
   [D:/Projects/FPGA/ddr_sdram/ddr_sdram.ucf(80)]' could not be found and so the
   Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = MOBILE_DDR;>
   [D:/Projects/FPGA/ddr_sdram/ddr_sdram.ucf(80)]: NET "DQS[0]" not found. 
   Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET  "CAS"            		LOC = E3      |>
   [D:/Projects/FPGA/ddr_sdram/ddr_sdram.ucf(81)]: NET "CAS" not found.  Please
   verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET  "CAS"            		LOC = E3      |>
   [D:/Projects/FPGA/ddr_sdram/ddr_sdram.ucf(81)]' could not be found and so the
   Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = MOBILE_DDR;>
   [D:/Projects/FPGA/ddr_sdram/ddr_sdram.ucf(81)]: NET "CAS" not found.  Please
   verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem - The Period constraint <PERIOD = 100MHz ;>
   [ddr_hw_test.ucf(15)], is specified using the Net Period method which is not
   recommended. Please use the Timespec PERIOD method.

INFO:ConstraintSystem - The Period constraint <PERIOD = 100MHz ;>
   [D:/Projects/FPGA/ddr_sdram/ddr_sdram.ucf(15)], is specified using the Net
   Period method which is not recommended. Please use the Timespec PERIOD
   method.

WARNING:NgdBuild:1012 - The constraint <CONFIG VCCAUX = "3.3" ;>
   [ddr_hw_test.ucf(13)] is overridden on the design object ddr_hw_test by the
   constraint <CONFIG VCCAUX = "3.3" ;>
   [D:/Projects/FPGA/ddr_sdram/ddr_sdram.ucf(13)].
Done...

Checking expanded design ...
WARNING:NgdBuild:478 - clock net ddr_sdram/DDR_CLK_166M with clock driver
   ddr_sdram/ddr_clocks/clkout1_buf drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:    86
  Number of warnings:  44

Total memory usage is 178852 kilobytes

Total REAL time to NGDBUILD completion:  6 sec
Total CPU time to NGDBUILD completion:   4 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "ddr_hw_test.bld"...
