$date
	Tue Dec  3 04:08:49 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module dff_tb $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # d $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # d $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0"
x!
$end
#5
0!
1"
#10
0"
1#
#15
1!
1"
#20
0"
#25
0!
1"
0#
#30
0"
#35
1!
1"
1#
#40
0"
#45
0!
1"
0#
#50
0"
#55
1!
1"
1#
#60
0"
#65
1"
