reg2w32 I0 ( rs1_rdata, net8, rs2_rdata, net6, clk, rd_mux_out,
     rs1_sel[31:0], rs2_sel[31:0], rd_sel[31:0]);

endmodule
