Date: Sat, 13 Mar 1999 00:18:46 +0100
From: Marc Lehmann <>
Subject: Re: Linux/IA-64 byte order
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
X-Lkml-Link: https://lkml.org/lkml/1999/3/13/54

On Mon, Mar 08, 1999 at 11:31:16PM -0600, Taral wrote:
> On Mon, 08 Mar 1999, Richard Gooch wrote:
> >Yes, it is, although I don't get to choose the binary format of
> >data. And memory mapping is so much better than plain reading.
> >
> >Anyway, nevermind.
> 
> Well, I, for one, would like to know if the IA64 chips will have an endianness
> select in their instruction set! That sounded like a *great* idea, since the
(I have no definite informstion, really), but it seems to me that the
instruction set space is pretty scarce.
I think sparing a bit for endian-ness is NOT an option. Maybe there are some
specialised load instructions that have an endian-ness flag, but I somewhat
doubt it.
It all depends on how important the chip designers think this feature is.
Maybe they think x86 compatibility demands it, maybe not.
--  
      -----==-                                             |
      ----==-- _                                           |
      ---==---(_)__  __ ____  __       Marc Lehmann      +--
      --==---/ / _ \/ // /\ \/ /       pcg@goof.com      |e|
      -=====/_/_//_/\_,_/ /_/\_\       XX11-RIPE         --+
    The choice of a GNU generation                       |
                                                         |
-
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@vger.rutgers.edu
Please read the FAQ at 
http://www.tux.org/lkml/