set_property SRC_FILE_INFO {cfile:C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP.srcs/constrs_1/new/XDC.xdc rfile:../../../20_AXI_TIMER_IP.srcs/constrs_1/new/XDC.xdc id:1} [current_design]
set_property src_info {type:XDC file:1 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E12 [get_ports pwm]
