Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date             : Mon Apr 29 11:39:35 2024
| Host             : Ruizhe running 64-bit major release  (build 9200)
| Command          : report_power -file LSM_reservoir_power_routed.rpt -pb LSM_reservoir_power_summary_routed.pb -rpx LSM_reservoir_power_routed.rpx
| Design           : LSM_reservoir
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 50.959 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 49.919                           |
| Device Static (W)        | 1.039                            |
| Effective TJA (C/W)      | 11.5                             |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |    28.009 |     7399 |       --- |             --- |
|   LUT as Logic |    25.592 |     3307 |     53200 |            6.22 |
|   CARRY4       |     1.511 |      222 |     13300 |            1.67 |
|   Register     |     0.704 |     2877 |    106400 |            2.70 |
|   F7/F8 Muxes  |     0.196 |      130 |     53200 |            0.24 |
|   BUFG         |     0.006 |        1 |        32 |            3.13 |
|   Others       |     0.000 |      218 |       --- |             --- |
| Signals        |    21.655 |     4784 |       --- |             --- |
| I/O            |     0.255 |       35 |       200 |           17.50 |
| Static Power   |     1.039 |          |           |                 |
| Total          |    50.959 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |    50.087 |      49.788 |      0.299 |
| Vccaux    |       1.800 |     0.111 |       0.011 |      0.100 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.063 |       0.062 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.026 |       0.000 |      0.026 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.473 |       0.000 |      0.473 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------+-----------+
| Name               | Power (W) |
+--------------------+-----------+
| LSM_reservoir      |    49.919 |
|   Exhibitory_0     |     5.456 |
|     ES_adder       |     0.171 |
|     Ein_PISO       |     0.193 |
|     ISadder        |     0.311 |
|     SRU            |     2.060 |
|     new_square     |     2.002 |
|       eleven       |     0.008 |
|       fifteen      |     0.008 |
|       fourteen     |     0.009 |
|       mymultiplier |     0.018 |
|       nine         |     0.010 |
|       six          |     0.036 |
|       sixteen      |     0.140 |
|       ten          |     0.009 |
|       thirteen     |     0.009 |
|       twelve       |     0.211 |
|       zero         |     0.096 |
|     piso_spike     |     0.208 |
|     piso_weight    |     0.509 |
|   Exhibitory_1     |     5.344 |
|     ES_adder       |     0.126 |
|     Ein_PISO       |     0.190 |
|     ISadder        |     0.362 |
|     SRU            |     1.996 |
|     new_square     |     1.961 |
|       eleven       |     0.009 |
|       fifteen      |     0.008 |
|       fourteen     |     0.007 |
|       mymultiplier |     0.019 |
|       nine         |     0.009 |
|       six          |     0.012 |
|       sixteen      |     0.145 |
|       ten          |     0.009 |
|       thirteen     |     0.008 |
|       twelve       |     0.188 |
|       zero         |     0.094 |
|     piso_spike     |     0.210 |
|     piso_weight    |     0.498 |
|   Exhibitory_8     |     5.111 |
|     ES_adder       |     0.104 |
|     Ein_PISO       |     0.203 |
|     ISadder        |     0.317 |
|     SRU            |     2.040 |
|     new_square     |     1.613 |
|       eleven       |     0.003 |
|       fifteen      |     0.003 |
|       fourteen     |     0.004 |
|       mymultiplier |     0.018 |
|       nine         |     0.004 |
|       sixteen      |     0.042 |
|       ten          |     0.004 |
|       thirteen     |     0.004 |
|       twelve       |     0.085 |
|       zero         |     0.029 |
|     piso_spike     |     0.212 |
|     piso_weight    |     0.623 |
|   Exhibitory_9     |     5.233 |
|     ES_adder       |     0.115 |
|     Ein_PISO       |     0.200 |
|     ISadder        |     0.373 |
|     SRU            |     2.065 |
|     new_square     |     1.706 |
|       eleven       |     0.003 |
|       fifteen      |     0.004 |
|       fourteen     |     0.004 |
|       mymultiplier |     0.018 |
|       nine         |     0.004 |
|       sixteen      |     0.042 |
|       ten          |     0.004 |
|       thirteen     |     0.003 |
|       twelve       |     0.115 |
|       zero         |     0.037 |
|     piso_spike     |     0.210 |
|     piso_weight    |     0.564 |
|   Inhibitory_12    |     4.982 |
|     ES_adder       |     0.130 |
|     Ein_PISO       |     0.208 |
|     ISadder        |     0.320 |
|     SRU            |     2.058 |
|     new_square     |     1.436 |
|       mymultiplier |     0.017 |
|       zero         |     0.026 |
|     piso_spike     |     0.210 |
|     piso_weight    |     0.619 |
|   Inhibitory_13    |     4.974 |
|     ES_adder       |     0.129 |
|     Ein_PISO       |     0.205 |
|     ISadder        |     0.353 |
|     SRU            |     2.047 |
|     new_square     |     1.496 |
|       mymultiplier |     0.017 |
|       zero         |     0.038 |
|     piso_spike     |     0.206 |
|     piso_weight    |     0.536 |
|   output_layer     |    18.211 |
|     Exhibitory_0   |     9.100 |
|       Ein_PISO     |     0.217 |
|       ISadder      |     0.268 |
|       OE_STDP      |     6.015 |
|       SRU          |     0.971 |
|       piso_spike   |     0.226 |
|       piso_weight  |     1.359 |
|     Exhibitory_1   |     9.111 |
|       Ein_PISO     |     0.213 |
|       ISadder      |     0.298 |
|       OE_STDP      |     5.988 |
|       SRU          |     1.003 |
|       piso_spike   |     0.235 |
|       piso_weight  |     1.335 |
+--------------------+-----------+


