<html><head><title>interface ti.catalog.c6000.ITMS320DA8xx</title>
<meta name="googlebot" content="noindex,nofollow">
<link rel="stylesheet" type="text/css" href="../../../src.css"/>
</head>
<body>
<pre class=src>
     1    <span class="comment">/*
</span>     2    <span class="comment"> *  Copyright (c) 2010 by Texas Instruments and others.
</span>     3    <span class="comment"> *  All rights reserved. This program and the accompanying materials
</span>     4    <span class="comment"> *  are made available under the terms of the Eclipse Public License v1.0
</span>     5    <span class="comment"> *  which accompanies this distribution, and is available at
</span>     6    <span class="comment"> *  http://www.eclipse.org/legal/epl-v10.html
</span>     7    <span class="comment"> *
</span>     8    <span class="comment"> *  Contributors:
</span>     9    <span class="comment"> *      Texas Instruments - initial implementation
</span>    10    <span class="comment"> *
</span>    11    <span class="comment"> * */</span>
    12    
    13    <span class="comment">/*
</span>    14    <span class="comment"> *  ======== ITMS320DA8xx.xdc ========
</span>    15    <span class="comment"> *
</span>    16    <span class="comment"> */</span>
    17    <span class=key>package</span> ti.catalog.c6000;
    18    
    19    <span class="xdoc">/*!
</span>    20    <span class="xdoc"> *  ======== ITMS320DA8xx ========
</span>    21    <span class="xdoc"> *  An interface implemented by TMS320DA8xx devices.
</span>    22    <span class="xdoc"> *
</span>    23    <span class="xdoc"> */</span>
    24    <span class=key>metaonly</span> <span class=key>interface</span> ITMS320DA8xx <span class=key>inherits</span> ti.catalog.ICpuDataSheet
    25    {
    26    
    27        <span class=key>config</span> <span class=key>long</span> cacheSizeL1[string] = [
    28            [<span class="string">"0k"</span>,  0x0000],
    29            [<span class="string">"4k"</span>,  0x1000],
    30            [<span class="string">"8k"</span>,  0x2000],
    31            [<span class="string">"16k"</span>, 0x4000],
    32            [<span class="string">"32k"</span>, 0x8000],
    33        ];
    34    
    35        <span class=key>config</span> <span class=key>long</span> cacheSizeL2[string] = [
    36            [<span class="string">"0k"</span>,  0x00000],
    37            [<span class="string">"32k"</span>, 0x08000],
    38            [<span class="string">"64k"</span>, 0x10000],
    39            [<span class="string">"128k"</span>,0x20000],
    40            [<span class="string">"256k"</span>,0x40000],
    41        ];
    42    
    43        <span class=key>readonly</span> <span class=key>config</span> ti.catalog.c6000.ICacheInfo.CacheDesc cacheMap[string] =  [
    44                 [<span class="string">'l1PMode'</span>,{desc:<span class="string">"L1P Cache"</span>,
    45                             map : [[<span class="string">"0k"</span>,0x0000],
    46                                    [<span class="string">"4k"</span>,0x1000],
    47                                    [<span class="string">"8k"</span>,0x2000],
    48                                    [<span class="string">"16k"</span>,0x4000],
    49                                    [<span class="string">"32k"</span>,0x8000]],
    50                             defaultValue: <span class="string">"0k"</span>,
    51                             memorySection: <span class="string">"L1PSRAM"</span>}],
    52             
    53                     [<span class="string">'l1DMode'</span>,{desc:<span class="string">"L1D Cache"</span>,
    54                             map : [[<span class="string">"0k"</span>,0x0000],
    55                                    [<span class="string">"4k"</span>,0x1000],
    56                                    [<span class="string">"8k"</span>,0x2000],
    57                                    [<span class="string">"16k"</span>,0x4000],
    58                                    [<span class="string">"32k"</span>,0x8000]],
    59                             defaultValue: <span class="string">"0k"</span>,
    60                             memorySection: <span class="string">"L1DSRAM"</span>}],
    61                         
    62                 [<span class="string">'l2Mode'</span>,{desc:<span class="string">"L2 Cache"</span>,
    63                             map : [[<span class="string">"0k"</span>,0x0000],
    64                                    [<span class="string">"32k"</span>,0x8000],
    65                                    [<span class="string">"64k"</span>,0x10000],
    66                                    [<span class="string">"128k"</span>,0x20000],
    67                                    [<span class="string">"256k"</span>,0x40000]],
    68                             defaultValue: <span class="string">"0k"</span>,
    69                             memorySection: <span class="string">"IRAM"</span>}], 
    70    
    71        ];
    72    
    73    <span class=key>instance</span>:
    74        <span class=key>override</span> <span class=key>config</span> <span class=key>int</span>     minProgUnitSize = 1;
    75        <span class=key>override</span> <span class=key>config</span> <span class=key>int</span>     minDataUnitSize = 1;    
    76        <span class=key>override</span> <span class=key>config</span> <span class=key>int</span>     dataWordSize    = 4;
    77    
    78        <span class=key>override</span> <span class=key>config</span> string   cpuCore        = <span class="string">"C674"</span>;
    79        <span class=key>override</span> <span class=key>config</span> string   isa = <span class="string">"674"</span>;
    80        <span class=key>override</span> <span class=key>config</span> string   cpuCoreRevision = <span class="string">"1.0"</span>;
    81    
    82        <span class=key>config</span> xdc.platform.IPlatform.Memory memMap[string]  = [
    83            [<span class="string">"IROM"</span>, {
    84                comment:    <span class="string">"Internal 1MB L2 ROM"</span>,
    85                name:       <span class="string">"IROM"</span>,
    86                base:       0x11700000,
    87                len:        0x00100000,
    88                space:      <span class="string">"code/data"</span>,
    89                access:     <span class="string">"RX"</span>
    90            }],
    91    
    92            [<span class="string">"IRAM"</span>, {
    93                comment:    <span class="string">"Internal 256KB L2 memory"</span>,
    94                name:       <span class="string">"IRAM"</span>,
    95                base:       0x11800000,
    96                len:        0x00040000,
    97                space:      <span class="string">"code/data"</span>,
    98                access:     <span class="string">"RWX"</span>
    99            }],
   100            
   101            [<span class="string">"L1PSRAM"</span>, {
   102                comment:    <span class="string">"Internal 32KB L1 program memory"</span>,
   103                name:       <span class="string">"L1PSRAM"</span>,
   104                base:       0x11E00000,
   105                len:        0x00008000,
   106                space:      <span class="string">"code"</span>,
   107                access:     <span class="string">"RWX"</span>
   108            }],
   109    
   110            [<span class="string">"L1DSRAM"</span>, {
   111                comment:    <span class="string">"Internal 32KB L1 data memory"</span>,
   112                name:       <span class="string">"L1DSRAM"</span>,
   113                base:       0x11F00000,
   114                len:        0x00008000,
   115                space:      <span class="string">"data"</span>,
   116                access:     <span class="string">"RW"</span>
   117            }],
   118            
   119            [<span class="string">"L3_CBA_RAM"</span>, {
   120                comment:    <span class="string">"128KB ARM/DSP local shared RAM"</span>,
   121                name:       <span class="string">"L3_CBA_RAM"</span>,
   122                base:       0x80000000,
   123                len:        0x00020000,
   124                space:      <span class="string">"code/data"</span>,
   125                access:     <span class="string">"RWX"</span>
   126            }],
   127        ];
   128    };
   129    <span class="comment">/*
</span>   130    <span class="comment"> *  @(#) ti.catalog.c6000; 1, 0, 0, 0,226; 2-23-2010 16:50:38; /db/ztree/library/trees/platform/platform-k32x/src/
</span>   131    <span class="comment"> */</span>
   132    
</pre>
</body></html>
