NewProject(/home/akzare/Projects/PICSY/Hardware/MyProcessorIPLib10/MyProcessorIPLib/pcores/measurtool_v1_00_a/devl/projnav/measurtool.ise)
SetProperty(Device Family, virtex5)
SetProperty(Device, xc5vlx30)
SetProperty(Package, ff324)
SetProperty(Speed Grade, -3)
SetProperty(Top-Level Module Type, HDL)
SetProperty(Synthesis Tool, XST (VHDL/Verilog))
SetProperty(Simulator, Modelsim-SE Mixed)
SetPreference(PathType, Absolute)
AddLibrary(measurtool_v1_00_a, /home/akzare/Projects/PICSY/Hardware/MyProcessorIPLib10/MyProcessorIPLib/pcores, TRUE)
AddSource(/home/akzare/Projects/PICSY/Hardware/MyProcessorIPLib10/MyProcessorIPLib/pcores/measurtool_v1_00_a/hdl/vhdl/measurtool.vhd, VHDL Module)
MoveToLibrary(/home/akzare/Projects/PICSY/Hardware/MyProcessorIPLib10/MyProcessorIPLib/pcores/measurtool_v1_00_a/hdl/vhdl/measurtool.vhd, measurtool_v1_00_a)
AddSource(/home/akzare/Projects/PICSY/Hardware/MyProcessorIPLib10/MyProcessorIPLib/pcores/measurtool_v1_00_a/hdl/vhdl/user_logic.vhd, VHDL Module)
MoveToLibrary(/home/akzare/Projects/PICSY/Hardware/MyProcessorIPLib10/MyProcessorIPLib/pcores/measurtool_v1_00_a/hdl/vhdl/user_logic.vhd, measurtool_v1_00_a)
AddLibrary(proc_common_v2_00_a, /opt/local/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores, TRUE)
AddSource(/opt/local/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd, VHDL Module)
MoveToLibrary(/opt/local/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd, proc_common_v2_00_a)
AddSource(/opt/local/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ipif_pkg.vhd, VHDL Module)
MoveToLibrary(/opt/local/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ipif_pkg.vhd, proc_common_v2_00_a)
AddSource(/opt/local/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_muxcy.vhd, VHDL Module)
MoveToLibrary(/opt/local/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_muxcy.vhd, proc_common_v2_00_a)
AddSource(/opt/local/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_gate128.vhd, VHDL Module)
MoveToLibrary(/opt/local/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_gate128.vhd, proc_common_v2_00_a)
AddSource(/opt/local/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/family_support.vhd, VHDL Module)
MoveToLibrary(/opt/local/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/family_support.vhd, proc_common_v2_00_a)
AddSource(/opt/local/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect_f.vhd, VHDL Module)
MoveToLibrary(/opt/local/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect_f.vhd, proc_common_v2_00_a)
AddSource(/opt/local/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter_f.vhd, VHDL Module)
MoveToLibrary(/opt/local/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter_f.vhd, proc_common_v2_00_a)
AddLibrary(plbv46_slave_single_v1_00_a, /opt/local/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores, TRUE)
AddSource(/opt/local/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_00_a/hdl/vhdl/plb_address_decoder.vhd, VHDL Module)
MoveToLibrary(/opt/local/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_00_a/hdl/vhdl/plb_address_decoder.vhd, plbv46_slave_single_v1_00_a)
AddSource(/opt/local/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_00_a/hdl/vhdl/plb_slave_attachment.vhd, VHDL Module)
MoveToLibrary(/opt/local/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_00_a/hdl/vhdl/plb_slave_attachment.vhd, plbv46_slave_single_v1_00_a)
AddSource(/opt/local/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_00_a/hdl/vhdl/plbv46_slave_single.vhd, VHDL Module)
MoveToLibrary(/opt/local/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_00_a/hdl/vhdl/plbv46_slave_single.vhd, plbv46_slave_single_v1_00_a)
AddLibrary(interrupt_control_v2_00_a, /opt/local/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores, TRUE)
AddSource(/opt/local/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/interrupt_control_v2_00_a/hdl/vhdl/interrupt_control.vhd, VHDL Module)
MoveToLibrary(/opt/local/Xilinx10.1i/EDK/hw/XilinxProcessorIPLib/pcores/interrupt_control_v2_00_a/hdl/vhdl/interrupt_control.vhd, interrupt_control_v2_00_a)
CloseProject()
