#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Aug  5 15:15:51 2022
# Process ID: 9892
# Current directory: C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16752 C:\Users\hasan\Desktop\TOBB CS Hasan TUNA\21-22\SUMMER\BIL265\Project\Project_Final\Project_Final.xpr
# Log file: C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/vivado.log
# Journal file: C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 725.160 ; gain = 111.035
update_compile_order -fileset sources_1
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 37061 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'controller' is not ideal for floorplanning, since the cellview 'controller' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.srcs/constrs_1/new/basys3.xdc]
Finished Parsing XDC File [C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.srcs/constrs_1/new/basys3.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.090 . Memory (MB): peak = 1686.984 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  LDCP => LDCP (GND, LUT3, LUT3, LDCE, VCC): 3 instances

open_run: Time (s): cpu = 00:00:34 ; elapsed = 00:00:46 . Memory (MB): peak = 1740.270 ; gain = 923.863
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.sim/sim_1/synth/func/xsim/tb_karekok_func_synth.v"
write_verilog: Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2236.977 ; gain = 496.332
INFO: [SIM-utils-36] Netlist generated:C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.sim/sim_1/synth/func/xsim/tb_karekok_func_synth.v
INFO: [SIM-utils-54] Inspecting design source files for 'tb_karekok' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.sim/sim_1/synth/func/xsim'
"xvlog --incr --relax -prj tb_karekok_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.sim/sim_1/synth/func/xsim/tb_karekok_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module karekok
INFO: [VRFC 10-311] analyzing module sin
INFO: [VRFC 10-311] analyzing module ssegment
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.srcs/sources_1/new/karekok.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module karekok
WARNING: [VRFC 10-3609] overwriting previous definition of module 'karekok' [C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.srcs/sources_1/new/karekok.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.srcs/sim_1/new/tb_karekok.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_karekok
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 2236.977 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '14' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.sim/sim_1/synth/func/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c615fe0ecf6841fd825e8f982d1c00e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot tb_karekok_func_synth xil_defaultlib.tb_karekok xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.karekok
Compiling module xil_defaultlib.tb_karekok
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_karekok_func_synth

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/hasan/Desktop/TOBB -notrace
invalid command name "%"
    while executing
"% Total    % Received % Xferd  Average Speed   Time    Time     Time  Current"
    (file "C:/Users/hasan/Desktop/TOBB" line 1)
INFO: [Common 17-206] Exiting Webtalk at Fri Aug  5 15:28:56 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_karekok_func_synth -key {Post-Synthesis:sim_1:Functional:tb_karekok} -tclbatch {tb_karekok.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_karekok.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_karekok_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:01:07 ; elapsed = 00:01:30 . Memory (MB): peak = 2248.859 ; gain = 1432.453
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_karekok' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_karekok_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.srcs/sources_1/new/karekok.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module karekok
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.srcs/sim_1/new/tb_karekok.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_karekok
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c615fe0ecf6841fd825e8f982d1c00e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_karekok_behav xil_defaultlib.tb_karekok xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.karekok
Compiling module xil_defaultlib.tb_karekok
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_karekok_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_karekok_behav -key {Behavioral:sim_1:Functional:tb_karekok} -tclbatch {tb_karekok.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_karekok.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_karekok_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2277.133 ; gain = 4.480
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_karekok' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_karekok_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.srcs/sources_1/new/karekok.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module karekok
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.srcs/sim_1/new/tb_karekok.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_karekok
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c615fe0ecf6841fd825e8f982d1c00e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_karekok_behav xil_defaultlib.tb_karekok xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.karekok
Compiling module xil_defaultlib.tb_karekok
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_karekok_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2283.395 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_karekok' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_karekok_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.srcs/sources_1/new/karekok.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module karekok
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.srcs/sim_1/new/tb_karekok.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_karekok
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c615fe0ecf6841fd825e8f982d1c00e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_karekok_behav xil_defaultlib.tb_karekok xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.karekok
Compiling module xil_defaultlib.tb_karekok
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_karekok_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2285.004 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_karekok' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_karekok_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.srcs/sources_1/new/karekok.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module karekok
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.srcs/sim_1/new/tb_karekok.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_karekok
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c615fe0ecf6841fd825e8f982d1c00e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_karekok_behav xil_defaultlib.tb_karekok xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.karekok
Compiling module xil_defaultlib.tb_karekok
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_karekok_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2285.477 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_karekok' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_karekok_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.srcs/sources_1/new/karekok.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module karekok
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.srcs/sim_1/new/tb_karekok.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_karekok
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c615fe0ecf6841fd825e8f982d1c00e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_karekok_behav xil_defaultlib.tb_karekok xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.karekok
Compiling module xil_defaultlib.tb_karekok
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_karekok_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2287.711 ; gain = 0.000
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Aug  5 15:44:49 2022] Launched synth_1...
Run output will be captured here: C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.runs/synth_1/runme.log
[Fri Aug  5 15:44:49 2022] Launched impl_1...
Run output will be captured here: C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_karekok' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_karekok_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.srcs/sources_1/new/karekok.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module karekok
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.srcs/sim_1/new/tb_karekok.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_karekok
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c615fe0ecf6841fd825e8f982d1c00e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_karekok_behav xil_defaultlib.tb_karekok xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.karekok
Compiling module xil_defaultlib.tb_karekok
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_karekok_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_karekok_behav -key {Behavioral:sim_1:Functional:tb_karekok} -tclbatch {tb_karekok.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_karekok.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_karekok_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2293.926 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Aug  5 15:49:37 2022] Launched synth_1...
Run output will be captured here: C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.runs/synth_1/runme.log
[Fri Aug  5 15:49:37 2022] Launched impl_1...
Run output will be captured here: C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183737498A
set_property PROGRAM.FILE {C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.runs/impl_1/controller.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.runs/impl_1/controller.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Aug  5 16:02:37 2022] Launched synth_1...
Run output will be captured here: C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.runs/synth_1/runme.log
[Fri Aug  5 16:02:37 2022] Launched impl_1...
Run output will be captured here: C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183737498A
set_property PROGRAM.FILE {C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.runs/impl_1/controller.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.runs/impl_1/controller.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
set_property top tb_sin [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_sin' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_sin_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.srcs/sources_1/new/sin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sin
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.srcs/sim_1/new/tb_sin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_sin
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c615fe0ecf6841fd825e8f982d1c00e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_sin_behav xil_defaultlib.tb_sin xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sin
Compiling module xil_defaultlib.tb_sin
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_sin_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/hasan/Desktop/TOBB -notrace
invalid command name "%"
    while executing
"% Total    % Received % Xferd  Average Speed   Time    Time     Time  Current"
    (file "C:/Users/hasan/Desktop/TOBB" line 1)
INFO: [Common 17-206] Exiting Webtalk at Fri Aug  5 16:36:12 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_sin_behav -key {Behavioral:sim_1:Functional:tb_sin} -tclbatch {tb_sin.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_sin.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_sin_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 3339.359 ; gain = 12.699
current_sim simulation_3
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_sin' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_sin_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.srcs/sources_1/new/sin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sin
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.srcs/sim_1/new/tb_sin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_sin
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c615fe0ecf6841fd825e8f982d1c00e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_sin_behav xil_defaultlib.tb_sin xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sin
Compiling module xil_defaultlib.tb_sin
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_sin_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3627.211 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.srcs/sim_1/new/tb_cos.v} w ]
add_files -fileset sim_1 {{C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.srcs/sim_1/new/tb_cos.v}}
update_compile_order -fileset sim_1
set_property top tb_cos [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files {{C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.srcs/sources_1/new/deneme.v}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.srcs/sources_1/new/deneme.v}}
export_ip_user_files -of_objects  [get_files {{C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.srcs/sources_1/new/uartDeneme.v}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.srcs/sources_1/new/uartDeneme.v}}
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cos' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_cos_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.srcs/sources_1/new/cos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cos
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.srcs/sim_1/new/tb_cos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_cos
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c615fe0ecf6841fd825e8f982d1c00e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_cos_behav xil_defaultlib.tb_cos xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cos
Compiling module xil_defaultlib.tb_cos
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_cos_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/hasan/Desktop/TOBB -notrace
invalid command name "%"
    while executing
"% Total    % Received % Xferd  Average Speed   Time    Time     Time  Current"
    (file "C:/Users/hasan/Desktop/TOBB" line 1)
INFO: [Common 17-206] Exiting Webtalk at Fri Aug  5 16:39:46 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_cos_behav -key {Behavioral:sim_1:Functional:tb_cos} -tclbatch {tb_cos.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_cos.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_cos_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3627.211 ; gain = 0.000
update_compile_order -fileset sources_1
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cos' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_cos_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.srcs/sources_1/new/cos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cos
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.srcs/sim_1/new/tb_cos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_cos
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c615fe0ecf6841fd825e8f982d1c00e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_cos_behav xil_defaultlib.tb_cos xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cos
Compiling module xil_defaultlib.tb_cos
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_cos_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3627.211 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cos' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_cos_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c615fe0ecf6841fd825e8f982d1c00e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_cos_behav xil_defaultlib.tb_cos xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_cos_behav -key {Behavioral:sim_1:Functional:tb_cos} -tclbatch {tb_cos.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_cos.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_cos_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cos' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_cos_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.srcs/sources_1/new/cos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cos
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.srcs/sim_1/new/tb_cos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_cos
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c615fe0ecf6841fd825e8f982d1c00e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_cos_behav xil_defaultlib.tb_cos xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cos
Compiling module xil_defaultlib.tb_cos
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_cos_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3627.211 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cos' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_cos_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.srcs/sources_1/new/cos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cos
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.srcs/sim_1/new/tb_cos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_cos
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c615fe0ecf6841fd825e8f982d1c00e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_cos_behav xil_defaultlib.tb_cos xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cos
Compiling module xil_defaultlib.tb_cos
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_cos_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3627.211 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cos' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_cos_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.srcs/sources_1/new/cos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cos
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.srcs/sim_1/new/tb_cos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_cos
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c615fe0ecf6841fd825e8f982d1c00e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_cos_behav xil_defaultlib.tb_cos xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cos
Compiling module xil_defaultlib.tb_cos
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_cos_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3627.211 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cos' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_cos_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.srcs/sources_1/new/cos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cos
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.srcs/sim_1/new/tb_cos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_cos
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c615fe0ecf6841fd825e8f982d1c00e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_cos_behav xil_defaultlib.tb_cos xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cos
Compiling module xil_defaultlib.tb_cos
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_cos_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3627.211 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cos' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_cos_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.srcs/sources_1/new/cos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cos
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.srcs/sim_1/new/tb_cos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_cos
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c615fe0ecf6841fd825e8f982d1c00e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_cos_behav xil_defaultlib.tb_cos xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cos
Compiling module xil_defaultlib.tb_cos
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_cos_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3627.211 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cos' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_cos_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.srcs/sources_1/new/cos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cos
ERROR: [VRFC 10-1412] syntax error near deneme2 [C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.srcs/sources_1/new/cos.v:9]
ERROR: [VRFC 10-2865] module 'cos' ignored due to previous errors [C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.srcs/sources_1/new/cos.v:2]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cos' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_cos_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.srcs/sources_1/new/cos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cos
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.srcs/sim_1/new/tb_cos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_cos
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c615fe0ecf6841fd825e8f982d1c00e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_cos_behav xil_defaultlib.tb_cos xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cos
Compiling module xil_defaultlib.tb_cos
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_cos_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_cos_behav -key {Behavioral:sim_1:Functional:tb_cos} -tclbatch {tb_cos.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_cos.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_cos_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cos' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_cos_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.srcs/sources_1/new/cos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cos
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.srcs/sim_1/new/tb_cos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_cos
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c615fe0ecf6841fd825e8f982d1c00e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_cos_behav xil_defaultlib.tb_cos xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cos
Compiling module xil_defaultlib.tb_cos
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_cos_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3627.211 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cos' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_cos_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.srcs/sources_1/new/cos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cos
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.srcs/sim_1/new/tb_cos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_cos
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c615fe0ecf6841fd825e8f982d1c00e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_cos_behav xil_defaultlib.tb_cos xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cos
Compiling module xil_defaultlib.tb_cos
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_cos_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3627.211 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cos' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_cos_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.srcs/sources_1/new/cos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cos
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.srcs/sim_1/new/tb_cos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_cos
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c615fe0ecf6841fd825e8f982d1c00e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_cos_behav xil_defaultlib.tb_cos xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cos
Compiling module xil_defaultlib.tb_cos
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_cos_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3627.211 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cos' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_cos_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.srcs/sources_1/new/cos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cos
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.srcs/sim_1/new/tb_cos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_cos
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c615fe0ecf6841fd825e8f982d1c00e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_cos_behav xil_defaultlib.tb_cos xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cos
Compiling module xil_defaultlib.tb_cos
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_cos_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3627.211 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cos' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_cos_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.srcs/sources_1/new/cos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cos
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.srcs/sim_1/new/tb_cos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_cos
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c615fe0ecf6841fd825e8f982d1c00e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_cos_behav xil_defaultlib.tb_cos xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cos
Compiling module xil_defaultlib.tb_cos
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_cos_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3627.211 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Aug  5 17:30:28 2022] Launched synth_1...
Run output will be captured here: C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.runs/synth_1/runme.log
[Fri Aug  5 17:30:28 2022] Launched impl_1...
Run output will be captured here: C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Aug  5 17:32:50 2022] Launched synth_1...
Run output will be captured here: C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.runs/synth_1/runme.log
[Fri Aug  5 17:32:50 2022] Launched impl_1...
Run output will be captured here: C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Aug  5 17:33:14 2022] Launched synth_1...
Run output will be captured here: C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.runs/synth_1/runme.log
[Fri Aug  5 17:33:14 2022] Launched impl_1...
Run output will be captured here: C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.runs/impl_1/runme.log
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cos' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_cos_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.srcs/sources_1/new/cos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cos
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.srcs/sim_1/new/tb_cos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_cos
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c615fe0ecf6841fd825e8f982d1c00e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_cos_behav xil_defaultlib.tb_cos xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cos
Compiling module xil_defaultlib.tb_cos
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_cos_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3627.211 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cos' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_cos_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.srcs/sources_1/new/cos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cos
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.srcs/sim_1/new/tb_cos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_cos
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c615fe0ecf6841fd825e8f982d1c00e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_cos_behav xil_defaultlib.tb_cos xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cos
Compiling module xil_defaultlib.tb_cos
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_cos_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3627.211 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cos' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_cos_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.srcs/sources_1/new/cos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cos
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.srcs/sim_1/new/tb_cos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_cos
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c615fe0ecf6841fd825e8f982d1c00e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_cos_behav xil_defaultlib.tb_cos xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cos
Compiling module xil_defaultlib.tb_cos
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_cos_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cos' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_cos_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.srcs/sources_1/new/cos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cos
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.srcs/sim_1/new/tb_cos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_cos
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c615fe0ecf6841fd825e8f982d1c00e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_cos_behav xil_defaultlib.tb_cos xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cos
Compiling module xil_defaultlib.tb_cos
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_cos_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3627.211 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top tb_sin [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_sin' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_sin_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.srcs/sources_1/new/sin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sin
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.srcs/sim_1/new/tb_sin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_sin
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c615fe0ecf6841fd825e8f982d1c00e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_sin_behav xil_defaultlib.tb_sin xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sin
Compiling module xil_defaultlib.tb_sin
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_sin_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_sin_behav -key {Behavioral:sim_1:Functional:tb_sin} -tclbatch {tb_sin.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_sin.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_sin_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3627.211 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Aug  5 19:21:17 2022] Launched synth_1...
Run output will be captured here: C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.runs/synth_1/runme.log
[Fri Aug  5 19:21:17 2022] Launched impl_1...
Run output will be captured here: C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183737498A
set_property PROGRAM.FILE {C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.runs/impl_1/controller.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/hasan/Desktop/TOBB CS Hasan TUNA/21-22/SUMMER/BIL265/Project/Project_Final/Project_Final.runs/impl_1/controller.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Fri Aug  5 19:33:12 2022...
