<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p884" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_884{left:96px;bottom:48px;letter-spacing:-0.15px;}
#t2_884{left:500px;bottom:48px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t3_884{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t4_884{left:601px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.71px;}
#t5_884{left:96px;bottom:1038px;letter-spacing:0.14px;word-spacing:-0.48px;}
#t6_884{left:96px;bottom:1017px;letter-spacing:0.12px;}
#t7_884{left:96px;bottom:977px;letter-spacing:0.16px;word-spacing:0.02px;}
#t8_884{left:219px;bottom:458px;letter-spacing:0.15px;word-spacing:0.61px;}
#t9_884{left:301px;bottom:458px;}
#ta_884{left:307px;bottom:458px;letter-spacing:0.14px;}
#tb_884{left:350px;bottom:458px;letter-spacing:0.16px;word-spacing:0.02px;}
#tc_884{left:96px;bottom:410px;letter-spacing:0.13px;word-spacing:-0.35px;}
#td_884{left:315px;bottom:410px;}
#te_884{left:321px;bottom:410px;letter-spacing:0.13px;word-spacing:-0.46px;}
#tf_884{left:96px;bottom:380px;}
#tg_884{left:124px;bottom:380px;letter-spacing:0.12px;word-spacing:-0.43px;}
#th_884{left:451px;bottom:380px;letter-spacing:0.12px;word-spacing:-0.5px;}
#ti_884{left:124px;bottom:358px;letter-spacing:0.11px;word-spacing:-0.92px;}
#tj_884{left:124px;bottom:337px;letter-spacing:0.09px;word-spacing:-0.42px;}
#tk_884{left:96px;bottom:310px;}
#tl_884{left:124px;bottom:310px;letter-spacing:0.15px;word-spacing:-0.48px;}
#tm_884{left:537px;bottom:310px;letter-spacing:0.12px;word-spacing:-0.51px;}
#tn_884{left:124px;bottom:288px;letter-spacing:0.13px;word-spacing:-0.45px;}
#to_884{left:96px;bottom:261px;}
#tp_884{left:124px;bottom:261px;letter-spacing:0.12px;word-spacing:-0.43px;}
#tq_884{left:411px;bottom:261px;letter-spacing:0.13px;word-spacing:-0.52px;}
#tr_884{left:124px;bottom:239px;letter-spacing:0.12px;word-spacing:-0.48px;}
#ts_884{left:124px;bottom:218px;letter-spacing:0.13px;word-spacing:-0.46px;}
#tt_884{left:96px;bottom:190px;}
#tu_884{left:124px;bottom:190px;letter-spacing:-0.02px;word-spacing:-0.29px;}
#tv_884{left:361px;bottom:190px;letter-spacing:0.12px;word-spacing:-0.49px;}
#tw_884{left:124px;bottom:169px;letter-spacing:0.12px;word-spacing:-0.55px;}
#tx_884{left:124px;bottom:148px;letter-spacing:0.13px;word-spacing:-0.55px;}
#ty_884{left:124px;bottom:126px;letter-spacing:0.1px;word-spacing:-0.43px;}
#tz_884{left:102px;bottom:948px;letter-spacing:-0.13px;}
#t10_884{left:195px;bottom:948px;letter-spacing:-0.13px;}
#t11_884{left:218px;bottom:948px;letter-spacing:-0.13px;}
#t12_884{left:821px;bottom:948px;letter-spacing:-0.13px;}
#t13_884{left:127px;bottom:911px;letter-spacing:0.13px;}
#t14_884{left:467px;bottom:911px;letter-spacing:0.12px;}
#t15_884{left:102px;bottom:852px;letter-spacing:-0.13px;}
#t16_884{left:195px;bottom:852px;letter-spacing:-0.13px;}
#t17_884{left:218px;bottom:852px;letter-spacing:-0.13px;}
#t18_884{left:357px;bottom:852px;letter-spacing:-0.13px;}
#t19_884{left:381px;bottom:852px;letter-spacing:-0.22px;}
#t1a_884{left:404px;bottom:852px;letter-spacing:-0.13px;}
#t1b_884{left:427px;bottom:852px;letter-spacing:-0.13px;}
#t1c_884{left:450px;bottom:852px;letter-spacing:-0.13px;}
#t1d_884{left:473px;bottom:852px;letter-spacing:-0.13px;}
#t1e_884{left:825px;bottom:852px;}
#t1f_884{left:127px;bottom:785px;letter-spacing:0.13px;}
#t1g_884{left:228px;bottom:785px;letter-spacing:0.13px;}
#t1h_884{left:398.6px;bottom:757.4px;letter-spacing:0.13px;}
#t1i_884{left:421.8px;bottom:767.5px;letter-spacing:-0.12px;}
#t1j_884{left:445px;bottom:769.2px;letter-spacing:0.14px;}
#t1k_884{left:468.2px;bottom:739.1px;letter-spacing:0.14px;}
#t1l_884{left:592px;bottom:785px;letter-spacing:0.13px;}
#t1m_884{left:99px;bottom:687px;letter-spacing:0.12px;}
#t1n_884{left:148px;bottom:687px;letter-spacing:0.16px;}
#t1o_884{left:310px;bottom:687px;letter-spacing:0.12px;}
#t1p_884{left:649px;bottom:687px;letter-spacing:0.12px;word-spacing:0.04px;}
#t1q_884{left:99px;bottom:666px;letter-spacing:0.12px;}
#t1r_884{left:148px;bottom:666px;letter-spacing:0.13px;}
#t1s_884{left:649px;bottom:666px;letter-spacing:0.18px;}
#t1t_884{left:99px;bottom:644px;letter-spacing:0.12px;}
#t1u_884{left:148px;bottom:644px;letter-spacing:0.13px;}
#t1v_884{left:310px;bottom:644px;letter-spacing:0.11px;word-spacing:0.02px;}
#t1w_884{left:649px;bottom:644px;letter-spacing:0.2px;}
#t1x_884{left:99px;bottom:623px;letter-spacing:0.12px;}
#t1y_884{left:148px;bottom:623px;letter-spacing:0.13px;}
#t1z_884{left:649px;bottom:623px;letter-spacing:0.18px;}
#t20_884{left:99px;bottom:602px;letter-spacing:0.12px;}
#t21_884{left:148px;bottom:602px;letter-spacing:0.13px;}
#t22_884{left:310px;bottom:602px;letter-spacing:0.12px;word-spacing:0.02px;}
#t23_884{left:649px;bottom:602px;letter-spacing:0.2px;}
#t24_884{left:99px;bottom:580px;letter-spacing:0.11px;}
#t25_884{left:148px;bottom:580px;letter-spacing:0.12px;}
#t26_884{left:310px;bottom:580px;letter-spacing:0.12px;word-spacing:0.01px;}
#t27_884{left:649px;bottom:580px;letter-spacing:0.2px;}
#t28_884{left:99px;bottom:559px;letter-spacing:0.11px;}
#t29_884{left:148px;bottom:559px;letter-spacing:-0.11px;}
#t2a_884{left:310px;bottom:559px;letter-spacing:0.01px;word-spacing:0.02px;}
#t2b_884{left:649px;bottom:559px;letter-spacing:0.2px;}
#t2c_884{left:99px;bottom:538px;letter-spacing:0.11px;}
#t2d_884{left:148px;bottom:538px;letter-spacing:0.14px;}
#t2e_884{left:310px;bottom:538px;letter-spacing:0.12px;}
#t2f_884{left:649px;bottom:538px;letter-spacing:0.15px;}
#t2g_884{left:99px;bottom:516px;letter-spacing:0.11px;}
#t2h_884{left:148px;bottom:516px;letter-spacing:0.13px;}
#t2i_884{left:310px;bottom:516px;letter-spacing:0.11px;word-spacing:0.01px;}
#t2j_884{left:649px;bottom:516px;letter-spacing:0.2px;}
#t2k_884{left:99px;bottom:495px;letter-spacing:0.12px;}
#t2l_884{left:148px;bottom:495px;letter-spacing:0.13px;}
#t2m_884{left:310px;bottom:495px;letter-spacing:0.12px;word-spacing:0.02px;}
#t2n_884{left:649px;bottom:495px;letter-spacing:0.2px;}
#t2o_884{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_884{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_884{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s3_884{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s4_884{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s5_884{font-size:18px;font-family:Arial-Bold_62f;color:#000;}
.s6_884{font-size:18px;font-family:TimesNewRoman_627;color:#000;}
.s7_884{font-size:18px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.s8_884{font-size:18px;font-family:TimesNewRoman-Italic_626;color:#000;}
.s9_884{font-size:14px;font-family:TimesNewRoman_61y;color:#000;}
.sa_884{font-size:15px;font-family:TimesNewRoman_61y;color:#000;}
.sb_884{font-size:15px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.sc_884{font-size:18px;font-family:Arial_62w;color:#00AB00;}
.t.m0_884{transform:matrix(0,-1,1,0,0,0);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts884" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_62f;
	src: url("fonts/Arial-Bold_62f.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Bold_61v;
	src: url("fonts/TimesNewRoman-Bold_61v.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Italic_626;
	src: url("fonts/TimesNewRoman-Italic_626.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_627;
	src: url("fonts/TimesNewRoman_627.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg884Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg884" style="-webkit-user-select: none;"><object width="935" height="1210" data="884/884.svg" type="image/svg+xml" id="pdf884" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_884" class="t s1_884">429 </span><span id="t2_884" class="t s2_884">Software Debug and Performance Resources </span>
<span id="t3_884" class="t s1_884">AMD64 Technology </span><span id="t4_884" class="t s1_884">24593—Rev. 3.41—June 2023 </span>
<span id="t5_884" class="t s3_884">Op Data 1–3). The IBS execution sampling registers are accessed using the RDMSR and WRMSR </span>
<span id="t6_884" class="t s3_884">instructions. </span>
<span id="t7_884" class="t s4_884">IBS Execution Control Register (IbsOpCtl) </span>
<span id="t8_884" class="t s4_884">Figure 13</span><span id="t9_884" class="t s5_884">-</span><span id="ta_884" class="t s4_884">22. </span><span id="tb_884" class="t s4_884">IBS Execution Control Register (IbsOpCtl) </span>
<span id="tc_884" class="t s3_884">The fields shown in Figure 13</span><span id="td_884" class="t s6_884">-</span><span id="te_884" class="t s3_884">22 are further described below: </span>
<span id="tf_884" class="t s7_884">• </span><span id="tg_884" class="t s8_884">IbsOpCurCnt[26:0] (IBS Op Current Count)</span><span id="th_884" class="t s3_884">—Bits 58:32, read/write. This field returns the </span>
<span id="ti_884" class="t s3_884">current value of the op counter, and provides the starting value of the counter when software writes </span>
<span id="tj_884" class="t s3_884">this register to clear the IbsOpVal bit and start another sampling interval. </span>
<span id="tk_884" class="t s7_884">• </span><span id="tl_884" class="t s8_884">IbsOpMaxCnt[26:20] (IBS Op Maximum Count[26:20])</span><span id="tm_884" class="t s3_884">—Bits 26:20, read/write. This field is </span>
<span id="tn_884" class="t s3_884">used to specify the most significant 7 bits of the IbsOpMaxCnt. </span>
<span id="to_884" class="t s7_884">• </span><span id="tp_884" class="t s8_884">IbsOpCntCtl (IBS Op Counter Control)</span><span id="tq_884" class="t s3_884">—Bit 19, read/write. This bit controls op tagging. When </span>
<span id="tr_884" class="t s3_884">this bit is zero, IBS counts core clock cycles in order to select an op for tagging. When this bit is </span>
<span id="ts_884" class="t s3_884">one, IBS counts dispatched ops in order to select an op for tagging. </span>
<span id="tt_884" class="t s7_884">• </span><span id="tu_884" class="t s8_884">IbsOpVal (IBS Op Sample Valid)</span><span id="tv_884" class="t s3_884">—Bit 18, read/write. This bit is set when a tagged op retires and </span>
<span id="tw_884" class="t s3_884">indicates that new instruction execution data is available. The op counter stops counting. An </span>
<span id="tx_884" class="t s3_884">interrupt is generated as specified by the local APIC. The software interrupt handler captures the </span>
<span id="ty_884" class="t s8_884">performance data before clearing the bit to enable the hardware to take another sample. </span>
<span id="tz_884" class="t s9_884">63 </span><span id="t10_884" class="t s9_884">59 </span><span id="t11_884" class="t s9_884">58 </span><span id="t12_884" class="t s9_884">32 </span>
<span id="t13_884" class="t sa_884">Reserved </span><span id="t14_884" class="t sa_884">IbsOpCurCnt[26:0] </span>
<span id="t15_884" class="t s9_884">31 </span><span id="t16_884" class="t s9_884">27 </span><span id="t17_884" class="t s9_884">26 </span><span id="t18_884" class="t s9_884">20 </span><span id="t19_884" class="t s9_884">19 </span><span id="t1a_884" class="t s9_884">18 </span><span id="t1b_884" class="t s9_884">17 </span><span id="t1c_884" class="t s9_884">16 </span><span id="t1d_884" class="t s9_884">15 </span><span id="t1e_884" class="t s9_884">0 </span>
<span id="t1f_884" class="t sa_884">Reserved </span><span id="t1g_884" class="t sa_884">IbsOpMaxCnt[26:20] </span>
<span id="t1h_884" class="t m0_884 sa_884">IbsOpCntCtl </span>
<span id="t1i_884" class="t m0_884 sa_884">IbsOpVal </span>
<span id="t1j_884" class="t m0_884 sa_884">IbsOpEn </span>
<span id="t1k_884" class="t m0_884 sa_884">IbsOpL3MissOnly </span>
<span id="t1l_884" class="t sa_884">IbsOpMaxCnt[19:4] </span>
<span id="t1m_884" class="t sb_884">Bits </span><span id="t1n_884" class="t sb_884">Mnemonic </span><span id="t1o_884" class="t sb_884">Description </span><span id="t1p_884" class="t sb_884">Access type </span>
<span id="t1q_884" class="t sa_884">63:59 </span><span id="t1r_884" class="t sa_884">Reserved </span><span id="t1s_884" class="t sa_884">MBZ </span>
<span id="t1t_884" class="t sa_884">58:32 </span><span id="t1u_884" class="t sa_884">IbsOpCurCnt[26:0] </span><span id="t1v_884" class="t sa_884">IBS Op Current Count, bits 26:0 </span><span id="t1w_884" class="t sa_884">R/W </span>
<span id="t1x_884" class="t sa_884">31:27 </span><span id="t1y_884" class="t sa_884">Reserved </span><span id="t1z_884" class="t sa_884">MBZ </span>
<span id="t20_884" class="t sa_884">26:20 </span><span id="t21_884" class="t sa_884">IbsOpMaxCnt[26:20] </span><span id="t22_884" class="t sa_884">IBS Op Maximum Count, bits 26:20 </span><span id="t23_884" class="t sa_884">R/W </span>
<span id="t24_884" class="t sa_884">19 </span><span id="t25_884" class="t sa_884">IbsOpCntCtl </span><span id="t26_884" class="t sa_884">IBS Op Counter Control </span><span id="t27_884" class="t sa_884">R/W </span>
<span id="t28_884" class="t sa_884">18 </span><span id="t29_884" class="t sa_884">IbsOpVal </span><span id="t2a_884" class="t sa_884">IBS Op Sample Valid </span><span id="t2b_884" class="t sa_884">R/W </span>
<span id="t2c_884" class="t sa_884">17 </span><span id="t2d_884" class="t sa_884">IbsOpEn </span><span id="t2e_884" class="t sa_884">IBS Op Sampling Enable </span><span id="t2f_884" class="t sa_884">R/W </span>
<span id="t2g_884" class="t sa_884">16 </span><span id="t2h_884" class="t sa_884">IbsOpL3MissOnly </span><span id="t2i_884" class="t sa_884">IBS Op L3 Miss Filtering </span><span id="t2j_884" class="t sa_884">R/W </span>
<span id="t2k_884" class="t sa_884">15:0 </span><span id="t2l_884" class="t sa_884">IbsOpMaxCnt[19:4] </span><span id="t2m_884" class="t sa_884">IBS Op Maximum Count, bits 19:4 </span><span id="t2n_884" class="t sa_884">R/W </span>
<span id="t2o_884" class="t sc_884">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
