# name: module
# key: module
# group: verilog
# --
module ${1:module_name} (/*port details*/);
   $0
endmodule: $1

