$date
	Wed Jun 25 20:48:29 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module fifo $end
$var wire 1 ! CLKip $end
$var wire 8 " DATAi [7:0] $end
$var wire 8 # DATAo [7:0] $end
$var wire 1 $ RDi $end
$var wire 1 % RSTi $end
$var wire 1 & WEi $end
$var wire 1 ' FULLo $end
$var wire 1 ( EMPTYo $end
$var reg 5 ) count [4:0] $end
$var reg 4 * rd_ptr [3:0] $end
$var reg 4 + wr_ptr [3:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx +
bx *
bx )
x(
x'
z&
0%
z$
bx #
bz "
1!
$end
#5000
0!
#10000
0'
1(
b0 )
b0 *
b0 +
1%
1!
#15000
0!
#20000
b1010101 "
1&
1!
#25000
0!
#30000
1!
#30001
0%
#35001
0!
#40001
0(
b1 )
b1 +
b1010101 #
1!
#45001
0!
#50001
1(
b0 )
1%
b0 +
1!
#55001
0!
#60001
b0 "
1!
#65001
0!
#70001
b1 "
1!
#75001
0!
#80001
b10 "
1!
#85001
0!
#90001
b11 "
1!
#95001
0!
#100001
b100 "
1!
#105001
0!
#110001
b101 "
1!
#115001
0!
#120001
b110 "
1!
#125001
0!
#130001
b111 "
1!
#135001
0!
#140001
b1000 "
1!
#145001
0!
#150001
b1001 "
1!
#155001
0!
#160001
b1010 "
1!
#165001
0!
#170001
b1011 "
1!
#175001
0!
#180001
b1100 "
1!
#185001
0!
#190001
b1101 "
1!
#195001
0!
#200001
b1110 "
1!
#205001
0!
#210001
b1111 "
1!
#215001
0!
#220001
1!
#220002
0%
#225002
0!
#230002
0(
b1 )
b1 +
b1111 #
1!
#235002
0!
#240002
1(
b0 )
1%
b0 +
1!
#245002
0!
#250002
b0 "
1!
#255002
0!
#260002
b1 "
1!
#265002
0!
#270002
b10 "
1!
#275002
0!
#280002
b11 "
1!
#285002
0!
#290002
b100 "
1!
#295002
0!
#300002
b101 "
1!
#305002
0!
#310002
b110 "
1!
#315002
0!
#320002
b111 "
1!
#325002
0!
#330002
b10101010 "
1$
1!
#335002
0!
#340002
1!
#340003
0%
#345003
0!
#350003
0(
b1 )
b1 +
b10101010 #
1!
#355003
0!
#360003
1(
b0 )
1%
b0 *
b0 +
1!
#365003
0!
#370003
b11010011 "
1!
#375003
0!
#380003
1!
#380004
0%
#385004
0!
#390004
0(
b1 )
b1 +
b11010011 #
1!
#395004
0!
#400004
1(
b0 )
1%
b0 *
b0 +
1!
#405004
0!
#410004
b0 "
1!
#415004
0!
#420004
b1 "
1!
#425004
0!
#430004
b10 "
1!
#435004
0!
#440004
1!
#440005
