{
    "type":"SoC",
    "name":"AC6321A",
    "title": "jieli AC6321A SoC",
    "description":"jieli BT SoC",
    "Core": {
        "CoreNum": 1,
        "Core":"RISC-V",
        "Fmax":96,
        "DMIPS": 50,
        "CoreMark": 100
    },
    "manufacturer": {
        "vendor":"jieli",
        "homepage":"https://www.zh-jieli.com/"
    },
    "repository": {
        "type": "git",
        "url": "https://github.com/SoCXin/AC6321A.git"
    },
    "version":"1.0.0",
    "series":["AC6321A","AC6323A","AC6328A","AC6328B","AC6329C"],
    "package":["QFN32","QFN20","SOP8","SOP16"],
    "peripheral": ["BT","BLE","SDIO","UART","SPI","IIC"],
    "ESD": {
        "HBM": 2000,
        "CDM": 500
    },
    "keywords": [
        "RISC-V",
        "jieli",
        "BT","BLE","ADC","I2S","CAN","I2C","RTC","SPI","UART",
        "5.5V","1.8V"
    ]
}
