<!doctype html>
<head>
<meta charset="utf-8">
<title>riscv_coprocessor</title>
<link rel="stylesheet" href="../simics.css">
<script src="../page-script.js"></script>
</head>
<div class="chain">
<a href="__rm_interface_ram.html">ram</a>
<a href="__rm_interface_riscv_custom_csr.html">riscv_custom_csr</a>
</div>
<div class="path">
<a href="index.html">API Reference Manual</a>
&nbsp;/&nbsp;
<a href="model-to-model-interfaces.html">4 Model-to-Model Interfaces</a>
&nbsp;/&nbsp;</div><h1 class="jdocu"><a class="not-numbered" name="__rm_interface_riscv_coprocessor">riscv_coprocessor</a></h1>
<p>

<a name="riscv_coprocessor"></a><a name="riscv_coprocessor_interface_t"></a></p><dl class="jdocu_di">
<dt class="jdocu_descitem">Description</dt><dd class="jdocu_descitem">The <code>riscv_coprocessor</code> interface makes it possible for RISC-V
    processors to read and write Control and Status Registers (CSRs) like
    <i>mtime</i>
<p>
   </p><pre class="jdocu_small">
SIM_INTERFACE(riscv_coprocessor) {
        uint64 (*read_register)(conf_object_t *obj, uint64 number);
        void (*write_register)(conf_object_t *obj, uint64 number, uint64 value);
};

#define RISCV_COPROCESSOR_INTERFACE "riscv_coprocessor"
</pre><p>
</p><p>
   
</p></dd>
<dt class="jdocu_descitem">Execution Context</dt><dd class="jdocu_descitem">Cell Context for all methods.
   
</dd>
</dl><p></p>
<div class="chain">
<a href="__rm_interface_ram.html">ram</a>
<a href="__rm_interface_riscv_custom_csr.html">riscv_custom_csr</a>
</div>