

================================================================
== Vitis HLS Report for 'ConvertWeightToStream_Pipeline_VITIS_LOOP_221_1_VITIS_LOOP_224_2_VITIS_LOOP_226_s'
================================================================
* Date:           Tue Feb 25 14:23:47 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        SDA
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p_CIV-fsvh2892-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     9227|     9227|  92.270 us|  92.270 us|  9227|  9227|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                               Loop Name                               |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_221_1_VITIS_LOOP_224_2_VITIS_LOOP_226_3_VITIS_LOOP_229_4  |     9225|     9225|        11|          1|          1|  9216|       yes|
        +-----------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.36>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [tools.cpp:229]   --->   Operation 14 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 15 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [tools.cpp:224]   --->   Operation 16 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten12 = alloca i32 1"   --->   Operation 17 'alloca' 'indvar_flatten12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%m = alloca i32 1" [tools.cpp:221]   --->   Operation 18 'alloca' 'm' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten34 = alloca i32 1"   --->   Operation 19 'alloca' 'indvar_flatten34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%Conv_Weight_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %Conv_Weight"   --->   Operation 20 'read' 'Conv_Weight_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%mul11_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %mul11"   --->   Operation 21 'read' 'mul11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%bound_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %bound"   --->   Operation 22 'read' 'bound_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%and_ln_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %and_ln"   --->   Operation 23 'read' 'and_ln_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%bound4_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %bound4"   --->   Operation 24 'read' 'bound4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln221_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %zext_ln221"   --->   Operation 25 'read' 'zext_ln221_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%bound17_read = read i92 @_ssdm_op_Read.ap_auto.i92, i92 %bound17"   --->   Operation 26 'read' 'bound17_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%bound4_cast = zext i64 %bound4_read"   --->   Operation 27 'zext' 'bound4_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln221_cast = zext i30 %zext_ln221_read"   --->   Operation 28 'zext' 'zext_ln221_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %CONV_BUS, void @empty_20, i32 0, i32 0, void @empty_12, i32 0, i32 5000, void @empty_9, void @empty_10, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_conv_w_0, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_conv_w_1, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_conv_w_2, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_conv_w_3, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.36ns)   --->   "%store_ln0 = store i92 0, i92 %indvar_flatten34"   --->   Operation 34 'store' 'store_ln0' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 35 [1/1] (0.36ns)   --->   "%store_ln221 = store i28 0, i28 %m" [tools.cpp:221]   --->   Operation 35 'store' 'store_ln221' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 36 [1/1] (0.36ns)   --->   "%store_ln0 = store i65 0, i65 %indvar_flatten12"   --->   Operation 36 'store' 'store_ln0' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 37 [1/1] (0.36ns)   --->   "%store_ln224 = store i3 0, i3 %i" [tools.cpp:224]   --->   Operation 37 'store' 'store_ln224' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 38 [1/1] (0.36ns)   --->   "%store_ln0 = store i62 0, i62 %indvar_flatten"   --->   Operation 38 'store' 'store_ln0' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 39 [1/1] (0.36ns)   --->   "%store_ln229 = store i30 0, i30 %j" [tools.cpp:229]   --->   Operation 39 'store' 'store_ln229' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 40 [1/1] (0.36ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 40 'br' 'br_ln0' <Predicate = true> <Delay = 0.36>

State 2 <SV = 1> <Delay = 6.48>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%first_iter_0 = phi i1 1, void %newFuncRoot, i1 0, void %V.i42.exit"   --->   Operation 41 'phi' 'first_iter_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%j_1 = load i30 %j" [tools.cpp:229]   --->   Operation 42 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i62 %indvar_flatten" [tools.cpp:226]   --->   Operation 43 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%indvar_flatten12_load = load i65 %indvar_flatten12" [tools.cpp:224]   --->   Operation 44 'load' 'indvar_flatten12_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%indvar_flatten34_load = load i92 %indvar_flatten34" [tools.cpp:221]   --->   Operation 45 'load' 'indvar_flatten34_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.11ns)   --->   "%icmp_ln221 = icmp_eq  i92 %indvar_flatten34_load, i92 %bound17_read" [tools.cpp:221]   --->   Operation 46 'icmp' 'icmp_ln221' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (1.11ns)   --->   "%add_ln221 = add i92 %indvar_flatten34_load, i92 1" [tools.cpp:221]   --->   Operation 47 'add' 'add_ln221' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln221 = br i1 %icmp_ln221, void %for.inc38, void %if.end.loopexit60.exitStub" [tools.cpp:221]   --->   Operation 48 'br' 'br_ln221' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%i_load = load i3 %i" [tools.cpp:221]   --->   Operation 49 'load' 'i_load' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%m_load = load i28 %m" [tools.cpp:221]   --->   Operation 50 'load' 'm_load' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.77ns)   --->   "%m_2 = add i28 %m_load, i28 1" [tools.cpp:221]   --->   Operation 51 'add' 'm_2' <Predicate = (!icmp_ln221)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.96ns)   --->   "%icmp_ln224 = icmp_eq  i65 %indvar_flatten12_load, i65 %bound4_cast" [tools.cpp:224]   --->   Operation 52 'icmp' 'icmp_ln224' <Predicate = (!icmp_ln221)> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.25ns)   --->   "%select_ln221 = select i1 %icmp_ln224, i3 0, i3 %i_load" [tools.cpp:221]   --->   Operation 53 'select' 'select_ln221' <Predicate = (!icmp_ln221)> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node or_ln226)   --->   "%or_ln221 = or i1 %icmp_ln224, i1 %first_iter_0" [tools.cpp:221]   --->   Operation 54 'or' 'or_ln221' <Predicate = (!icmp_ln221)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.78ns)   --->   "%icmp_ln229 = icmp_eq  i30 %and_ln_read, i30 0" [tools.cpp:229]   --->   Operation 55 'icmp' 'icmp_ln229' <Predicate = (!icmp_ln221)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.78ns)   --->   "%icmp_ln229_1 = icmp_eq  i30 %j_1, i30 %and_ln_read" [tools.cpp:229]   --->   Operation 56 'icmp' 'icmp_ln229_1' <Predicate = (!icmp_ln221)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node select_ln224)   --->   "%select_ln221_1 = select i1 %icmp_ln224, i1 %icmp_ln229, i1 %icmp_ln229_1" [tools.cpp:221]   --->   Operation 57 'select' 'select_ln221_1' <Predicate = (!icmp_ln221)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.95ns)   --->   "%icmp_ln226 = icmp_eq  i62 %bound_read, i62 0" [tools.cpp:226]   --->   Operation 58 'icmp' 'icmp_ln226' <Predicate = (!icmp_ln221)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.95ns)   --->   "%icmp_ln226_1 = icmp_eq  i62 %indvar_flatten_load, i62 %bound_read" [tools.cpp:226]   --->   Operation 59 'icmp' 'icmp_ln226_1' <Predicate = (!icmp_ln221)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.25ns)   --->   "%select_ln221_2 = select i1 %icmp_ln224, i1 %icmp_ln226, i1 %icmp_ln226_1" [tools.cpp:221]   --->   Operation 60 'select' 'select_ln221_2' <Predicate = (!icmp_ln221)> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.30ns)   --->   "%select_ln221_3 = select i1 %icmp_ln224, i28 %m_2, i28 %m_load" [tools.cpp:221]   --->   Operation 61 'select' 'select_ln221_3' <Predicate = (!icmp_ln221)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.52ns)   --->   "%add_ln224_2 = add i3 %select_ln221, i3 1" [tools.cpp:224]   --->   Operation 62 'add' 'add_ln224_2' <Predicate = (!icmp_ln221)> <Delay = 0.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node or_ln226)   --->   "%or_ln224 = or i1 %select_ln221_2, i1 %or_ln221" [tools.cpp:224]   --->   Operation 63 'or' 'or_ln224' <Predicate = (!icmp_ln221)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.25ns) (out node of the LUT)   --->   "%select_ln224 = select i1 %select_ln221_2, i1 %icmp_ln229, i1 %select_ln221_1" [tools.cpp:224]   --->   Operation 64 'select' 'select_ln224' <Predicate = (!icmp_ln221)> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.25ns)   --->   "%select_ln224_1 = select i1 %select_ln221_2, i3 %add_ln224_2, i3 %select_ln221" [tools.cpp:224]   --->   Operation 65 'select' 'select_ln224_1' <Predicate = (!icmp_ln221)> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.11ns) (out node of the LUT)   --->   "%or_ln226 = or i1 %select_ln224, i1 %or_ln224" [tools.cpp:226]   --->   Operation 66 'or' 'or_ln226' <Predicate = (!icmp_ln221)> <Delay = 0.11> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln221_1 = zext i28 %select_ln221_3" [tools.cpp:221]   --->   Operation 67 'zext' 'zext_ln221_1' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (2.73ns)   --->   "%empty_356 = mul i32 %zext_ln221_1, i32 %mul11_read" [tools.cpp:221]   --->   Operation 68 'mul' 'empty_356' <Predicate = (!icmp_ln221)> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_s = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %empty_356, i32 4, i32 31" [tools.cpp:221]   --->   Operation 69 'partselect' 'tmp_s' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_71 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i28.i4, i28 %tmp_s, i4 0" [tools.cpp:221]   --->   Operation 70 'bitconcatenate' 'tmp_71' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln224 = trunc i3 %select_ln224_1" [tools.cpp:224]   --->   Operation 71 'trunc' 'trunc_ln224' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln224 = zext i2 %trunc_ln224" [tools.cpp:224]   --->   Operation 72 'zext' 'zext_ln224' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (2.73ns)   --->   "%mul_ln224 = mul i32 %zext_ln224, i32 %mul11_read" [tools.cpp:224]   --->   Operation 73 'mul' 'mul_ln224' <Predicate = (!icmp_ln221)> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_72 = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %mul_ln224, i32 4, i32 31" [tools.cpp:224]   --->   Operation 74 'partselect' 'tmp_72' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%and_ln1 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i28.i2, i28 %tmp_72, i2 0" [tools.cpp:224]   --->   Operation 75 'bitconcatenate' 'and_ln1' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln224_1 = zext i30 %and_ln1" [tools.cpp:224]   --->   Operation 76 'zext' 'zext_ln224_1' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.79ns)   --->   "%add_ln224 = add i32 %zext_ln224_1, i32 %tmp_71" [tools.cpp:224]   --->   Operation 77 'add' 'add_ln224' <Predicate = (!icmp_ln221)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i32.i4, i32 %add_ln224, i4 0" [tools.cpp:224]   --->   Operation 78 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln224_2 = zext i36 %shl_ln" [tools.cpp:224]   --->   Operation 79 'zext' 'zext_ln224_2' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.96ns)   --->   "%add_ln224_1 = add i64 %zext_ln224_2, i64 %Conv_Weight_read" [tools.cpp:224]   --->   Operation 80 'add' 'add_ln224_1' <Predicate = (!icmp_ln221)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %add_ln224_1, i32 4, i32 63" [tools.cpp:229]   --->   Operation 81 'partselect' 'trunc_ln' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln229 = br i1 %or_ln226, void %for.inc.split, void %new.body.VITIS_LOOP_229_4" [tools.cpp:229]   --->   Operation 82 'br' 'br_ln229' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.66ns)   --->   "%switch_ln234 = switch i2 %trunc_ln224, void %V.i42.case.3, i2 0, void %V.i42.case.0, i2 1, void %V.i42.case.1, i2 2, void %V.i42.case.2" [tools.cpp:234]   --->   Operation 83 'switch' 'switch_ln234' <Predicate = (!icmp_ln221)> <Delay = 0.66>
ST_2 : Operation 84 [1/1] (0.78ns)   --->   "%add_ln229 = add i30 %j_1, i30 1" [tools.cpp:229]   --->   Operation 84 'add' 'add_ln229' <Predicate = (!icmp_ln221)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln229)   --->   "%or_ln229 = or i1 %select_ln224, i1 %select_ln221_2" [tools.cpp:229]   --->   Operation 85 'or' 'or_ln229' <Predicate = (!icmp_ln221)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln229)   --->   "%or_ln229_1 = or i1 %or_ln229, i1 %icmp_ln224" [tools.cpp:229]   --->   Operation 86 'or' 'or_ln229_1' <Predicate = (!icmp_ln221)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.25ns) (out node of the LUT)   --->   "%select_ln229 = select i1 %or_ln229_1, i30 1, i30 %add_ln229" [tools.cpp:229]   --->   Operation 87 'select' 'select_ln229' <Predicate = (!icmp_ln221)> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.95ns)   --->   "%add_ln226 = add i62 %indvar_flatten_load, i62 1" [tools.cpp:226]   --->   Operation 88 'add' 'add_ln226' <Predicate = (!icmp_ln221)> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node select_ln226)   --->   "%or_ln226_1 = or i1 %select_ln221_2, i1 %icmp_ln224" [tools.cpp:226]   --->   Operation 89 'or' 'or_ln226_1' <Predicate = (!icmp_ln221)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln226 = select i1 %or_ln226_1, i62 1, i62 %add_ln226" [tools.cpp:226]   --->   Operation 90 'select' 'select_ln226' <Predicate = (!icmp_ln221)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.96ns)   --->   "%add_ln224_3 = add i65 %indvar_flatten12_load, i65 1" [tools.cpp:224]   --->   Operation 91 'add' 'add_ln224_3' <Predicate = (!icmp_ln221)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.32ns)   --->   "%select_ln224_2 = select i1 %icmp_ln224, i65 1, i65 %add_ln224_3" [tools.cpp:224]   --->   Operation 92 'select' 'select_ln224_2' <Predicate = (!icmp_ln221)> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.36ns)   --->   "%store_ln221 = store i92 %add_ln221, i92 %indvar_flatten34" [tools.cpp:221]   --->   Operation 93 'store' 'store_ln221' <Predicate = (!icmp_ln221)> <Delay = 0.36>
ST_2 : Operation 94 [1/1] (0.36ns)   --->   "%store_ln221 = store i28 %select_ln221_3, i28 %m" [tools.cpp:221]   --->   Operation 94 'store' 'store_ln221' <Predicate = (!icmp_ln221)> <Delay = 0.36>
ST_2 : Operation 95 [1/1] (0.36ns)   --->   "%store_ln224 = store i65 %select_ln224_2, i65 %indvar_flatten12" [tools.cpp:224]   --->   Operation 95 'store' 'store_ln224' <Predicate = (!icmp_ln221)> <Delay = 0.36>
ST_2 : Operation 96 [1/1] (0.36ns)   --->   "%store_ln224 = store i3 %select_ln224_1, i3 %i" [tools.cpp:224]   --->   Operation 96 'store' 'store_ln224' <Predicate = (!icmp_ln221)> <Delay = 0.36>
ST_2 : Operation 97 [1/1] (0.36ns)   --->   "%store_ln226 = store i62 %select_ln226, i62 %indvar_flatten" [tools.cpp:226]   --->   Operation 97 'store' 'store_ln226' <Predicate = (!icmp_ln221)> <Delay = 0.36>
ST_2 : Operation 98 [1/1] (0.36ns)   --->   "%store_ln229 = store i30 %select_ln229, i30 %j" [tools.cpp:229]   --->   Operation 98 'store' 'store_ln229' <Predicate = (!icmp_ln221)> <Delay = 0.36>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln229 = br void %for.inc" [tools.cpp:229]   --->   Operation 99 'br' 'br_ln229' <Predicate = (!icmp_ln221)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_221_1_VITIS_LOOP_224_2_VITIS_LOOP_226_3_VITIS_LOOP_229_4_str"   --->   Operation 100 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9216, i64 9216, i64 9216"   --->   Operation 101 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln229 = sext i60 %trunc_ln" [tools.cpp:229]   --->   Operation 102 'sext' 'sext_ln229' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%CONV_BUS_addr = getelementptr i128 %CONV_BUS, i64 %sext_ln229" [tools.cpp:229]   --->   Operation 103 'getelementptr' 'CONV_BUS_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %CONV_BUS_addr, i32 %zext_ln221_cast" [tools.cpp:229]   --->   Operation 104 'readreq' 'empty' <Predicate = (or_ln226)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 105 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %CONV_BUS_addr, i32 %zext_ln221_cast" [tools.cpp:229]   --->   Operation 105 'readreq' 'empty' <Predicate = (or_ln226)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 106 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %CONV_BUS_addr, i32 %zext_ln221_cast" [tools.cpp:229]   --->   Operation 106 'readreq' 'empty' <Predicate = (or_ln226)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 107 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %CONV_BUS_addr, i32 %zext_ln221_cast" [tools.cpp:229]   --->   Operation 107 'readreq' 'empty' <Predicate = (or_ln226)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 108 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %CONV_BUS_addr, i32 %zext_ln221_cast" [tools.cpp:229]   --->   Operation 108 'readreq' 'empty' <Predicate = (or_ln226)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 109 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %CONV_BUS_addr, i32 %zext_ln221_cast" [tools.cpp:229]   --->   Operation 109 'readreq' 'empty' <Predicate = (or_ln226)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 110 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %CONV_BUS_addr, i32 %zext_ln221_cast" [tools.cpp:229]   --->   Operation 110 'readreq' 'empty' <Predicate = (or_ln226)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 111 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %CONV_BUS_addr, i32 %zext_ln221_cast" [tools.cpp:229]   --->   Operation 111 'readreq' 'empty' <Predicate = (or_ln226)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln229 = br void %for.inc.split" [tools.cpp:229]   --->   Operation 112 'br' 'br_ln229' <Predicate = (or_ln226)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 113 [1/1] (0.00ns)   --->   "%specpipeline_ln232 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_12" [tools.cpp:232]   --->   Operation 113 'specpipeline' 'specpipeline_ln232' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 114 [1/1] (7.30ns)   --->   "%CONV_BUS_addr_read = read i128 @_ssdm_op_Read.m_axi.p1i128, i128 %CONV_BUS_addr" [tools.cpp:233]   --->   Operation 114 'read' 'CONV_BUS_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 123 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 123 'ret' 'ret_ln0' <Predicate = (icmp_ln221)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 1.46>
ST_12 : Operation 115 [1/1] (1.46ns)   --->   "%write_ln234 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_conv_w_2, i128 %CONV_BUS_addr_read" [tools.cpp:234]   --->   Operation 115 'write' 'write_ln234' <Predicate = (trunc_ln224 == 2)> <Delay = 1.46> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 128> <FIFO>
ST_12 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln234 = br void %V.i42.exit" [tools.cpp:234]   --->   Operation 116 'br' 'br_ln234' <Predicate = (trunc_ln224 == 2)> <Delay = 0.00>
ST_12 : Operation 117 [1/1] (1.46ns)   --->   "%write_ln234 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_conv_w_1, i128 %CONV_BUS_addr_read" [tools.cpp:234]   --->   Operation 117 'write' 'write_ln234' <Predicate = (trunc_ln224 == 1)> <Delay = 1.46> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 128> <FIFO>
ST_12 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln234 = br void %V.i42.exit" [tools.cpp:234]   --->   Operation 118 'br' 'br_ln234' <Predicate = (trunc_ln224 == 1)> <Delay = 0.00>
ST_12 : Operation 119 [1/1] (1.46ns)   --->   "%write_ln234 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_conv_w_0, i128 %CONV_BUS_addr_read" [tools.cpp:234]   --->   Operation 119 'write' 'write_ln234' <Predicate = (trunc_ln224 == 0)> <Delay = 1.46> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 128> <FIFO>
ST_12 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln234 = br void %V.i42.exit" [tools.cpp:234]   --->   Operation 120 'br' 'br_ln234' <Predicate = (trunc_ln224 == 0)> <Delay = 0.00>
ST_12 : Operation 121 [1/1] (1.46ns)   --->   "%write_ln234 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_conv_w_3, i128 %CONV_BUS_addr_read" [tools.cpp:234]   --->   Operation 121 'write' 'write_ln234' <Predicate = (trunc_ln224 == 3)> <Delay = 1.46> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 128> <FIFO>
ST_12 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln234 = br void %V.i42.exit" [tools.cpp:234]   --->   Operation 122 'br' 'br_ln234' <Predicate = (trunc_ln224 == 3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.362ns
The critical path consists of the following:
	'alloca' operation 92 bit ('indvar_flatten34') [18]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten34' [33]  (0.362 ns)

 <State 2>: 6.489ns
The critical path consists of the following:
	'load' operation 65 bit ('indvar_flatten12_load', tools.cpp:224) on local variable 'indvar_flatten12' [44]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln224', tools.cpp:224) [55]  (0.968 ns)
	'select' operation 3 bit ('select_ln221', tools.cpp:221) [56]  (0.255 ns)
	'add' operation 3 bit ('add_ln224_2', tools.cpp:224) [65]  (0.524 ns)
	'select' operation 3 bit ('select_ln224_1', tools.cpp:224) [68]  (0.255 ns)
	'mul' operation 32 bit ('mul_ln224', tools.cpp:224) [76]  (2.730 ns)
	'add' operation 32 bit ('add_ln224', tools.cpp:224) [80]  (0.793 ns)
	'add' operation 64 bit ('add_ln224_1', tools.cpp:224) [83]  (0.963 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation 128 bit ('CONV_BUS_addr', tools.cpp:229) [86]  (0.000 ns)
	bus request operation ('empty', tools.cpp:229) on port 'CONV_BUS' (tools.cpp:229) [89]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', tools.cpp:229) on port 'CONV_BUS' (tools.cpp:229) [89]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', tools.cpp:229) on port 'CONV_BUS' (tools.cpp:229) [89]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', tools.cpp:229) on port 'CONV_BUS' (tools.cpp:229) [89]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', tools.cpp:229) on port 'CONV_BUS' (tools.cpp:229) [89]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', tools.cpp:229) on port 'CONV_BUS' (tools.cpp:229) [89]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', tools.cpp:229) on port 'CONV_BUS' (tools.cpp:229) [89]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', tools.cpp:229) on port 'CONV_BUS' (tools.cpp:229) [89]  (7.300 ns)

 <State 11>: 7.300ns
The critical path consists of the following:
	bus read operation ('CONV_BUS_addr_read', tools.cpp:233) on port 'CONV_BUS' (tools.cpp:233) [93]  (7.300 ns)

 <State 12>: 1.466ns
The critical path consists of the following:
	fifo write operation ('write_ln234', tools.cpp:234) on port 'fifo_conv_w_2' (tools.cpp:234) [96]  (1.466 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
