<<<<<<< HEAD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fearl/Desktop/School/digital_circuits/ECE-2700/Final Project/Final Project.srcs/sources_1/new/ClockDivider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClockDivider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fearl/Desktop/School/digital_circuits/ECE-2700/Final Project/Final Project.srcs/sources_1/new/travelRight.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module travelControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fearl/Desktop/School/digital_circuits/ECE-2700/Final Project/Final Project.srcs/sim_1/new/simgame.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simgame
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fearl/Desktop/School/digital_circuits/ECE-2700/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
=======
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brandon/Desktop/School/Digital circuits/ECE-2700/Final Project/Final Project.srcs/sources_1/new/ClockDivider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClockDivider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brandon/Desktop/School/Digital circuits/ECE-2700/Final Project/Final Project.srcs/sources_1/new/travelRight.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module travelControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brandon/Desktop/School/Digital circuits/ECE-2700/Final Project/Final Project.srcs/sim_1/new/simgame.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simgame
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brandon/Desktop/School/Digital circuits/ECE-2700/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
>>>>>>> 5be49005d82518c321565bf52fc9bbb9902145d5
INFO: [VRFC 10-311] analyzing module glbl
