# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "--cc rtl/bitty_core.v rtl/ALU.v rtl/mux.v rtl/register.v rtl/control_unit.v --exe test/bitty_core_test.cpp"
S  13826592    75163  1740861288   468665838  1740795540           0 "/home/user/Utils/oss-cad-suite/libexec/verilator_bin"
S      5345    55303  1740861280   857116716  1740795540           0 "/home/user/Utils/oss-cad-suite/share/verilator/include/verilated_std.sv"
S      2787    55287  1740861280   857116716  1740795540           0 "/home/user/Utils/oss-cad-suite/share/verilator/include/verilated_std_waiver.vlt"
T      3695    83936  1744484614   711888300  1744484614   711888300 "obj_dir/Vbitty_core.cpp"
T      3879    83935  1744484614   711888300  1744484614   711888300 "obj_dir/Vbitty_core.h"
T      2045    83945  1744484614   722888300  1744484614   722888300 "obj_dir/Vbitty_core.mk"
T       224    83934  1744484614   711888300  1744484614   711888300 "obj_dir/Vbitty_core__ConstPool_0.cpp"
T       855    12773  1744484614   711888300  1744484614   711888300 "obj_dir/Vbitty_core__Syms.cpp"
T       975    12782  1744484614   711888300  1744484614   711888300 "obj_dir/Vbitty_core__Syms.h"
T      2527    83938  1744484614   711888300  1744484614   711888300 "obj_dir/Vbitty_core___024root.h"
T      1268    83942  1744484614   722888300  1744484614   722888300 "obj_dir/Vbitty_core___024root__DepSet_h06b068bd__0.cpp"
T       919    83940  1744484614   711888300  1744484614   711888300 "obj_dir/Vbitty_core___024root__DepSet_h06b068bd__0__Slow.cpp"
T     23208    83943  1744484614   722888300  1744484614   722888300 "obj_dir/Vbitty_core___024root__DepSet_hcca88f28__0.cpp"
T     18624    83941  1744484614   711888300  1744484614   711888300 "obj_dir/Vbitty_core___024root__DepSet_hcca88f28__0__Slow.cpp"
T       711    83939  1744484614   711888300  1744484614   711888300 "obj_dir/Vbitty_core___024root__Slow.cpp"
T       781    83937  1744484614   711888300  1744484614   711888300 "obj_dir/Vbitty_core__pch.h"
T       886    83946  1744484614   722888300  1744484614   722888300 "obj_dir/Vbitty_core__ver.d"
T         0        0  1744484614   722888300  1744484614   722888300 "obj_dir/Vbitty_core__verFiles.dat"
T      1705    83944  1744484614   722888300  1744484614   722888300 "obj_dir/Vbitty_core_classes.mk"
S       909    83896  1744483887    76178999  1744483887    76178999 "rtl/ALU.v"
S      2951    83888  1744481099   344897615  1744481099   344897615 "rtl/bitty_core.v"
S      3416    83894  1744481453   243022609  1744481453   243022609 "rtl/control_unit.v"
S       475    83898  1744470440   127852214  1744470440   127852214 "rtl/mux.v"
S       275    83890  1744467466   902474408  1743938790   188061700 "rtl/register.v"
