// Seed: 961924442
module module_0 (
    input uwire id_0,
    input wand id_1,
    input supply1 id_2
);
  logic [7:0] id_4;
  assign id_4[1'b0] = 1;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    output wire id_0,
    input supply1 id_1,
    inout supply1 id_2,
    input supply0 id_3
);
  final $display(1);
  module_0 modCall_1 (
      id_2,
      id_2,
      id_3
  );
  assign id_0 = 1;
endmodule
module module_2 (
    input supply1 id_0,
    input wor id_1,
    output supply1 id_2,
    input tri0 id_3,
    input tri id_4,
    output tri1 id_5,
    input uwire id_6,
    input tri1 id_7,
    output supply1 id_8,
    input tri id_9,
    input wor id_10,
    input tri id_11,
    input uwire id_12
    , id_16,
    input supply1 id_13,
    output tri0 id_14
);
  module_0 modCall_1 (
      id_6,
      id_10,
      id_10
  );
  assign modCall_1.id_1 = 0;
endmodule
