Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Aug 28 10:56:28 2024
| Host         : DESKTOP-KKVBLF0 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file keypad_test_top_timing_summary_routed.rpt -pb keypad_test_top_timing_summary_routed.pb -rpx keypad_test_top_timing_summary_routed.rpx -warn_on_violation
| Design       : keypad_test_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.235        0.000                      0                  167        0.103        0.000                      0                  167        4.500        0.000                       0                   116  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.235        0.000                      0                  167        0.103        0.000                      0                  167        4.500        0.000                       0                   116  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.235ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.235ns  (required time - arrival time)
  Source:                 keypad/ed/ff_old_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypad/col_reg[0]_lopt_replica/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.484ns  (logic 1.022ns (41.151%)  route 1.462ns (58.849%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns = ( 10.148 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.627    10.148    keypad/ed/CLK
    SLICE_X64Y52         FDCE                                         r  keypad/ed/ff_old_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y52         FDCE (Prop_fdce_C_Q)         0.524    10.672 f  keypad/ed/ff_old_reg/Q
                         net (fo=4, routed)           0.670    11.342    keypad/ed/p_0_in[0]
    SLICE_X64Y53         LUT2 (Prop_lut2_I1_O)        0.150    11.492 r  keypad/ed/col[3]_i_2/O
                         net (fo=1, routed)           0.286    11.778    keypad/ed/col[3]_i_2_n_0
    SLICE_X64Y53         LUT6 (Prop_lut6_I1_O)        0.348    12.126 r  keypad/ed/col[3]_i_1/O
                         net (fo=9, routed)           0.506    12.631    keypad/ed_n_1
    SLICE_X61Y54         FDCE                                         r  keypad/col_reg[0]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.508    14.849    keypad/CLK
    SLICE_X61Y54         FDCE                                         r  keypad/col_reg[0]_lopt_replica/C
                         clock pessimism              0.258    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X61Y54         FDCE (Setup_fdce_C_CE)      -0.205    14.867    keypad/col_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.867    
                         arrival time                         -12.631    
  -------------------------------------------------------------------
                         slack                                  2.235    

Slack (MET) :             2.235ns  (required time - arrival time)
  Source:                 keypad/ed/ff_old_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypad/col_reg[1]_lopt_replica/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.484ns  (logic 1.022ns (41.151%)  route 1.462ns (58.849%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns = ( 10.148 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.627    10.148    keypad/ed/CLK
    SLICE_X64Y52         FDCE                                         r  keypad/ed/ff_old_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y52         FDCE (Prop_fdce_C_Q)         0.524    10.672 f  keypad/ed/ff_old_reg/Q
                         net (fo=4, routed)           0.670    11.342    keypad/ed/p_0_in[0]
    SLICE_X64Y53         LUT2 (Prop_lut2_I1_O)        0.150    11.492 r  keypad/ed/col[3]_i_2/O
                         net (fo=1, routed)           0.286    11.778    keypad/ed/col[3]_i_2_n_0
    SLICE_X64Y53         LUT6 (Prop_lut6_I1_O)        0.348    12.126 r  keypad/ed/col[3]_i_1/O
                         net (fo=9, routed)           0.506    12.631    keypad/ed_n_1
    SLICE_X61Y54         FDCE                                         r  keypad/col_reg[1]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.508    14.849    keypad/CLK
    SLICE_X61Y54         FDCE                                         r  keypad/col_reg[1]_lopt_replica/C
                         clock pessimism              0.258    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X61Y54         FDCE (Setup_fdce_C_CE)      -0.205    14.867    keypad/col_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.867    
                         arrival time                         -12.631    
  -------------------------------------------------------------------
                         slack                                  2.235    

Slack (MET) :             2.235ns  (required time - arrival time)
  Source:                 keypad/ed/ff_old_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypad/col_reg[2]_lopt_replica/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.484ns  (logic 1.022ns (41.151%)  route 1.462ns (58.849%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns = ( 10.148 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.627    10.148    keypad/ed/CLK
    SLICE_X64Y52         FDCE                                         r  keypad/ed/ff_old_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y52         FDCE (Prop_fdce_C_Q)         0.524    10.672 f  keypad/ed/ff_old_reg/Q
                         net (fo=4, routed)           0.670    11.342    keypad/ed/p_0_in[0]
    SLICE_X64Y53         LUT2 (Prop_lut2_I1_O)        0.150    11.492 r  keypad/ed/col[3]_i_2/O
                         net (fo=1, routed)           0.286    11.778    keypad/ed/col[3]_i_2_n_0
    SLICE_X64Y53         LUT6 (Prop_lut6_I1_O)        0.348    12.126 r  keypad/ed/col[3]_i_1/O
                         net (fo=9, routed)           0.506    12.631    keypad/ed_n_1
    SLICE_X61Y54         FDCE                                         r  keypad/col_reg[2]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.508    14.849    keypad/CLK
    SLICE_X61Y54         FDCE                                         r  keypad/col_reg[2]_lopt_replica/C
                         clock pessimism              0.258    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X61Y54         FDCE (Setup_fdce_C_CE)      -0.205    14.867    keypad/col_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.867    
                         arrival time                         -12.631    
  -------------------------------------------------------------------
                         slack                                  2.235    

Slack (MET) :             2.235ns  (required time - arrival time)
  Source:                 keypad/ed/ff_old_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypad/col_reg[3]_lopt_replica/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.484ns  (logic 1.022ns (41.151%)  route 1.462ns (58.849%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns = ( 10.148 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.627    10.148    keypad/ed/CLK
    SLICE_X64Y52         FDCE                                         r  keypad/ed/ff_old_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y52         FDCE (Prop_fdce_C_Q)         0.524    10.672 f  keypad/ed/ff_old_reg/Q
                         net (fo=4, routed)           0.670    11.342    keypad/ed/p_0_in[0]
    SLICE_X64Y53         LUT2 (Prop_lut2_I1_O)        0.150    11.492 r  keypad/ed/col[3]_i_2/O
                         net (fo=1, routed)           0.286    11.778    keypad/ed/col[3]_i_2_n_0
    SLICE_X64Y53         LUT6 (Prop_lut6_I1_O)        0.348    12.126 r  keypad/ed/col[3]_i_1/O
                         net (fo=9, routed)           0.506    12.631    keypad/ed_n_1
    SLICE_X61Y54         FDCE                                         r  keypad/col_reg[3]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.508    14.849    keypad/CLK
    SLICE_X61Y54         FDCE                                         r  keypad/col_reg[3]_lopt_replica/C
                         clock pessimism              0.258    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X61Y54         FDCE (Setup_fdce_C_CE)      -0.205    14.867    keypad/col_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.867    
                         arrival time                         -12.631    
  -------------------------------------------------------------------
                         slack                                  2.235    

Slack (MET) :             2.247ns  (required time - arrival time)
  Source:                 keypad/ed/ff_old_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypad/col_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.472ns  (logic 1.022ns (41.347%)  route 1.450ns (58.653%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns = ( 10.148 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.627    10.148    keypad/ed/CLK
    SLICE_X64Y52         FDCE                                         r  keypad/ed/ff_old_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y52         FDCE (Prop_fdce_C_Q)         0.524    10.672 f  keypad/ed/ff_old_reg/Q
                         net (fo=4, routed)           0.670    11.342    keypad/ed/p_0_in[0]
    SLICE_X64Y53         LUT2 (Prop_lut2_I1_O)        0.150    11.492 r  keypad/ed/col[3]_i_2/O
                         net (fo=1, routed)           0.286    11.778    keypad/ed/col[3]_i_2_n_0
    SLICE_X64Y53         LUT6 (Prop_lut6_I1_O)        0.348    12.126 r  keypad/ed/col[3]_i_1/O
                         net (fo=9, routed)           0.494    12.620    keypad/ed_n_1
    SLICE_X61Y53         FDCE                                         r  keypad/col_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.508    14.849    keypad/CLK
    SLICE_X61Y53         FDCE                                         r  keypad/col_reg[0]/C
                         clock pessimism              0.258    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X61Y53         FDCE (Setup_fdce_C_CE)      -0.205    14.867    keypad/col_reg[0]
  -------------------------------------------------------------------
                         required time                         14.867    
                         arrival time                         -12.620    
  -------------------------------------------------------------------
                         slack                                  2.247    

Slack (MET) :             2.247ns  (required time - arrival time)
  Source:                 keypad/ed/ff_old_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypad/col_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.472ns  (logic 1.022ns (41.347%)  route 1.450ns (58.653%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns = ( 10.148 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.627    10.148    keypad/ed/CLK
    SLICE_X64Y52         FDCE                                         r  keypad/ed/ff_old_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y52         FDCE (Prop_fdce_C_Q)         0.524    10.672 f  keypad/ed/ff_old_reg/Q
                         net (fo=4, routed)           0.670    11.342    keypad/ed/p_0_in[0]
    SLICE_X64Y53         LUT2 (Prop_lut2_I1_O)        0.150    11.492 r  keypad/ed/col[3]_i_2/O
                         net (fo=1, routed)           0.286    11.778    keypad/ed/col[3]_i_2_n_0
    SLICE_X64Y53         LUT6 (Prop_lut6_I1_O)        0.348    12.126 r  keypad/ed/col[3]_i_1/O
                         net (fo=9, routed)           0.494    12.620    keypad/ed_n_1
    SLICE_X61Y53         FDCE                                         r  keypad/col_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.508    14.849    keypad/CLK
    SLICE_X61Y53         FDCE                                         r  keypad/col_reg[1]/C
                         clock pessimism              0.258    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X61Y53         FDCE (Setup_fdce_C_CE)      -0.205    14.867    keypad/col_reg[1]
  -------------------------------------------------------------------
                         required time                         14.867    
                         arrival time                         -12.620    
  -------------------------------------------------------------------
                         slack                                  2.247    

Slack (MET) :             2.247ns  (required time - arrival time)
  Source:                 keypad/ed/ff_old_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypad/col_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.472ns  (logic 1.022ns (41.347%)  route 1.450ns (58.653%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns = ( 10.148 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.627    10.148    keypad/ed/CLK
    SLICE_X64Y52         FDCE                                         r  keypad/ed/ff_old_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y52         FDCE (Prop_fdce_C_Q)         0.524    10.672 f  keypad/ed/ff_old_reg/Q
                         net (fo=4, routed)           0.670    11.342    keypad/ed/p_0_in[0]
    SLICE_X64Y53         LUT2 (Prop_lut2_I1_O)        0.150    11.492 r  keypad/ed/col[3]_i_2/O
                         net (fo=1, routed)           0.286    11.778    keypad/ed/col[3]_i_2_n_0
    SLICE_X64Y53         LUT6 (Prop_lut6_I1_O)        0.348    12.126 r  keypad/ed/col[3]_i_1/O
                         net (fo=9, routed)           0.494    12.620    keypad/ed_n_1
    SLICE_X61Y53         FDCE                                         r  keypad/col_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.508    14.849    keypad/CLK
    SLICE_X61Y53         FDCE                                         r  keypad/col_reg[2]/C
                         clock pessimism              0.258    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X61Y53         FDCE (Setup_fdce_C_CE)      -0.205    14.867    keypad/col_reg[2]
  -------------------------------------------------------------------
                         required time                         14.867    
                         arrival time                         -12.620    
  -------------------------------------------------------------------
                         slack                                  2.247    

Slack (MET) :             2.247ns  (required time - arrival time)
  Source:                 keypad/ed/ff_old_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypad/col_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.472ns  (logic 1.022ns (41.347%)  route 1.450ns (58.653%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns = ( 10.148 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.627    10.148    keypad/ed/CLK
    SLICE_X64Y52         FDCE                                         r  keypad/ed/ff_old_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y52         FDCE (Prop_fdce_C_Q)         0.524    10.672 f  keypad/ed/ff_old_reg/Q
                         net (fo=4, routed)           0.670    11.342    keypad/ed/p_0_in[0]
    SLICE_X64Y53         LUT2 (Prop_lut2_I1_O)        0.150    11.492 r  keypad/ed/col[3]_i_2/O
                         net (fo=1, routed)           0.286    11.778    keypad/ed/col[3]_i_2_n_0
    SLICE_X64Y53         LUT6 (Prop_lut6_I1_O)        0.348    12.126 r  keypad/ed/col[3]_i_1/O
                         net (fo=9, routed)           0.494    12.620    keypad/ed_n_1
    SLICE_X61Y53         FDCE                                         r  keypad/col_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.508    14.849    keypad/CLK
    SLICE_X61Y53         FDCE                                         r  keypad/col_reg[3]/C
                         clock pessimism              0.258    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X61Y53         FDCE (Setup_fdce_C_CE)      -0.205    14.867    keypad/col_reg[3]
  -------------------------------------------------------------------
                         required time                         14.867    
                         arrival time                         -12.620    
  -------------------------------------------------------------------
                         slack                                  2.247    

Slack (MET) :             2.331ns  (required time - arrival time)
  Source:                 keypad/ed/ff_cur_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypad/state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.402ns  (logic 0.583ns (24.267%)  route 1.819ns (75.733%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns = ( 10.148 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.627    10.148    keypad/ed/CLK
    SLICE_X63Y52         FDCE                                         r  keypad/ed/ff_cur_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y52         FDCE (Prop_fdce_C_Q)         0.459    10.607 f  keypad/ed/ff_cur_reg/Q
                         net (fo=5, routed)           1.296    11.903    keypad/ed/p_0_in[1]
    SLICE_X64Y53         LUT2 (Prop_lut2_I1_O)        0.124    12.027 r  keypad/ed/state[4]_i_1/O
                         net (fo=5, routed)           0.523    12.550    keypad/ed_n_2
    SLICE_X63Y53         FDPE                                         r  keypad/state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.509    14.850    keypad/CLK
    SLICE_X63Y53         FDPE                                         r  keypad/state_reg[0]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X63Y53         FDPE (Setup_fdpe_C_CE)      -0.205    14.882    keypad/state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.882    
                         arrival time                         -12.550    
  -------------------------------------------------------------------
                         slack                                  2.331    

Slack (MET) :             2.331ns  (required time - arrival time)
  Source:                 keypad/ed/ff_cur_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypad/state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.402ns  (logic 0.583ns (24.267%)  route 1.819ns (75.733%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns = ( 10.148 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.627    10.148    keypad/ed/CLK
    SLICE_X63Y52         FDCE                                         r  keypad/ed/ff_cur_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y52         FDCE (Prop_fdce_C_Q)         0.459    10.607 f  keypad/ed/ff_cur_reg/Q
                         net (fo=5, routed)           1.296    11.903    keypad/ed/p_0_in[1]
    SLICE_X64Y53         LUT2 (Prop_lut2_I1_O)        0.124    12.027 r  keypad/ed/state[4]_i_1/O
                         net (fo=5, routed)           0.523    12.550    keypad/ed_n_2
    SLICE_X63Y53         FDCE                                         r  keypad/state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.509    14.850    keypad/CLK
    SLICE_X63Y53         FDCE                                         r  keypad/state_reg[1]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X63Y53         FDCE (Setup_fdce_C_CE)      -0.205    14.882    keypad/state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.882    
                         arrival time                         -12.550    
  -------------------------------------------------------------------
                         slack                                  2.331    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 keypad/clk_div_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypad/clk_div_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.355ns (74.400%)  route 0.122ns (25.600%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.596     1.479    keypad/CLK
    SLICE_X62Y49         FDRE                                         r  keypad/clk_div_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y49         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  keypad/clk_div_reg[6]/Q
                         net (fo=1, routed)           0.121     1.742    keypad/clk_div_reg_n_0_[6]
    SLICE_X62Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.902 r  keypad/clk_div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.902    keypad/clk_div_reg[4]_i_1_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.956 r  keypad/clk_div_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.956    keypad/clk_div_reg[8]_i_1_n_7
    SLICE_X62Y50         FDRE                                         r  keypad/clk_div_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.864     1.992    keypad/CLK
    SLICE_X62Y50         FDRE                                         r  keypad/clk_div_reg[8]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X62Y50         FDRE (Hold_fdre_C_D)         0.105     1.853    keypad/clk_div_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 keypad/clk_div_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypad/clk_div_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.366ns (74.977%)  route 0.122ns (25.023%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.596     1.479    keypad/CLK
    SLICE_X62Y49         FDRE                                         r  keypad/clk_div_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y49         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  keypad/clk_div_reg[6]/Q
                         net (fo=1, routed)           0.121     1.742    keypad/clk_div_reg_n_0_[6]
    SLICE_X62Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.902 r  keypad/clk_div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.902    keypad/clk_div_reg[4]_i_1_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.967 r  keypad/clk_div_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.967    keypad/clk_div_reg[8]_i_1_n_5
    SLICE_X62Y50         FDRE                                         r  keypad/clk_div_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.864     1.992    keypad/CLK
    SLICE_X62Y50         FDRE                                         r  keypad/clk_div_reg[10]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X62Y50         FDRE (Hold_fdre_C_D)         0.105     1.853    keypad/clk_div_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 keypad/clk_div_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypad/clk_div_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.391ns (76.196%)  route 0.122ns (23.804%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.596     1.479    keypad/CLK
    SLICE_X62Y49         FDRE                                         r  keypad/clk_div_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y49         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  keypad/clk_div_reg[6]/Q
                         net (fo=1, routed)           0.121     1.742    keypad/clk_div_reg_n_0_[6]
    SLICE_X62Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.902 r  keypad/clk_div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.902    keypad/clk_div_reg[4]_i_1_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.992 r  keypad/clk_div_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.992    keypad/clk_div_reg[8]_i_1_n_4
    SLICE_X62Y50         FDRE                                         r  keypad/clk_div_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.864     1.992    keypad/CLK
    SLICE_X62Y50         FDRE                                         r  keypad/clk_div_reg[11]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X62Y50         FDRE (Hold_fdre_C_D)         0.105     1.853    keypad/clk_div_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 keypad/clk_div_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypad/clk_div_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.391ns (76.196%)  route 0.122ns (23.804%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.596     1.479    keypad/CLK
    SLICE_X62Y49         FDRE                                         r  keypad/clk_div_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y49         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  keypad/clk_div_reg[6]/Q
                         net (fo=1, routed)           0.121     1.742    keypad/clk_div_reg_n_0_[6]
    SLICE_X62Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.902 r  keypad/clk_div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.902    keypad/clk_div_reg[4]_i_1_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.992 r  keypad/clk_div_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.992    keypad/clk_div_reg[8]_i_1_n_6
    SLICE_X62Y50         FDRE                                         r  keypad/clk_div_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.864     1.992    keypad/CLK
    SLICE_X62Y50         FDRE                                         r  keypad/clk_div_reg[9]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X62Y50         FDRE (Hold_fdre_C_D)         0.105     1.853    keypad/clk_div_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 keypad/clk_div_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypad/clk_div_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.394ns (76.334%)  route 0.122ns (23.666%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.596     1.479    keypad/CLK
    SLICE_X62Y49         FDRE                                         r  keypad/clk_div_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y49         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  keypad/clk_div_reg[6]/Q
                         net (fo=1, routed)           0.121     1.742    keypad/clk_div_reg_n_0_[6]
    SLICE_X62Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.902 r  keypad/clk_div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.902    keypad/clk_div_reg[4]_i_1_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.941 r  keypad/clk_div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.941    keypad/clk_div_reg[8]_i_1_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.995 r  keypad/clk_div_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.995    keypad/clk_div_reg[12]_i_1_n_7
    SLICE_X62Y51         FDRE                                         r  keypad/clk_div_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.864     1.992    keypad/CLK
    SLICE_X62Y51         FDRE                                         r  keypad/clk_div_reg[12]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X62Y51         FDRE (Hold_fdre_C_D)         0.105     1.853    keypad/clk_div_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 keypad/clk_div_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypad/clk_div_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.405ns (76.828%)  route 0.122ns (23.172%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.596     1.479    keypad/CLK
    SLICE_X62Y49         FDRE                                         r  keypad/clk_div_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y49         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  keypad/clk_div_reg[6]/Q
                         net (fo=1, routed)           0.121     1.742    keypad/clk_div_reg_n_0_[6]
    SLICE_X62Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.902 r  keypad/clk_div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.902    keypad/clk_div_reg[4]_i_1_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.941 r  keypad/clk_div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.941    keypad/clk_div_reg[8]_i_1_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.006 r  keypad/clk_div_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.006    keypad/clk_div_reg[12]_i_1_n_5
    SLICE_X62Y51         FDRE                                         r  keypad/clk_div_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.864     1.992    keypad/CLK
    SLICE_X62Y51         FDRE                                         r  keypad/clk_div_reg[14]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X62Y51         FDRE (Hold_fdre_C_D)         0.105     1.853    keypad/clk_div_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 clk_ms/ed2/ff_cur_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_ms/ed2/ff_old_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.273ns  (logic 0.146ns (53.499%)  route 0.127ns (46.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns = ( 6.982 - 5.000 ) 
    Source Clock Delay      (SCD):    1.468ns = ( 6.468 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.585     6.468    clk_ms/ed2/CLK
    SLICE_X63Y28         FDCE                                         r  clk_ms/ed2/ff_cur_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDCE (Prop_fdce_C_Q)         0.146     6.614 r  clk_ms/ed2/ff_cur_reg/Q
                         net (fo=2, routed)           0.127     6.741    clk_ms/ed2/clk_s/ed1/p_0_in[1]
    SLICE_X62Y29         FDCE                                         r  clk_ms/ed2/ff_old_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.855     6.982    clk_ms/ed2/CLK
    SLICE_X62Y29         FDCE                                         r  clk_ms/ed2/ff_old_reg/C  (IS_INVERTED)
                         clock pessimism             -0.499     6.483    
    SLICE_X62Y29         FDCE (Hold_fdce_C_D)         0.082     6.565    clk_ms/ed2/ff_old_reg
  -------------------------------------------------------------------
                         required time                         -6.565    
                         arrival time                           6.741    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 keypad/clk_div_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypad/clk_div_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.430ns (77.877%)  route 0.122ns (22.123%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.596     1.479    keypad/CLK
    SLICE_X62Y49         FDRE                                         r  keypad/clk_div_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y49         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  keypad/clk_div_reg[6]/Q
                         net (fo=1, routed)           0.121     1.742    keypad/clk_div_reg_n_0_[6]
    SLICE_X62Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.902 r  keypad/clk_div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.902    keypad/clk_div_reg[4]_i_1_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.941 r  keypad/clk_div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.941    keypad/clk_div_reg[8]_i_1_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.031 r  keypad/clk_div_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.031    keypad/clk_div_reg[12]_i_1_n_6
    SLICE_X62Y51         FDRE                                         r  keypad/clk_div_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.864     1.992    keypad/CLK
    SLICE_X62Y51         FDRE                                         r  keypad/clk_div_reg[13]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X62Y51         FDRE (Hold_fdre_C_D)         0.105     1.853    keypad/clk_div_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.031    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 keypad/clk_div_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypad/clk_div_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.430ns (77.877%)  route 0.122ns (22.123%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.596     1.479    keypad/CLK
    SLICE_X62Y49         FDRE                                         r  keypad/clk_div_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y49         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  keypad/clk_div_reg[6]/Q
                         net (fo=1, routed)           0.121     1.742    keypad/clk_div_reg_n_0_[6]
    SLICE_X62Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.902 r  keypad/clk_div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.902    keypad/clk_div_reg[4]_i_1_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.941 r  keypad/clk_div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.941    keypad/clk_div_reg[8]_i_1_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.031 r  keypad/clk_div_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.031    keypad/clk_div_reg[12]_i_1_n_4
    SLICE_X62Y51         FDRE                                         r  keypad/clk_div_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.864     1.992    keypad/CLK
    SLICE_X62Y51         FDRE                                         r  keypad/clk_div_reg[15]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X62Y51         FDRE (Hold_fdre_C_D)         0.105     1.853    keypad/clk_div_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.031    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 keypad/clk_div_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypad/clk_div_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.433ns (77.997%)  route 0.122ns (22.003%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.596     1.479    keypad/CLK
    SLICE_X62Y49         FDRE                                         r  keypad/clk_div_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y49         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  keypad/clk_div_reg[6]/Q
                         net (fo=1, routed)           0.121     1.742    keypad/clk_div_reg_n_0_[6]
    SLICE_X62Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.902 r  keypad/clk_div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.902    keypad/clk_div_reg[4]_i_1_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.941 r  keypad/clk_div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.941    keypad/clk_div_reg[8]_i_1_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.980 r  keypad/clk_div_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.980    keypad/clk_div_reg[12]_i_1_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.034 r  keypad/clk_div_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.034    keypad/clk_div_reg[16]_i_1_n_7
    SLICE_X62Y52         FDRE                                         r  keypad/clk_div_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.864     1.992    keypad/CLK
    SLICE_X62Y52         FDRE                                         r  keypad/clk_div_reg[16]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X62Y52         FDRE (Hold_fdre_C_D)         0.105     1.853    keypad/clk_div_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.181    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y51   ERROR_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y51   FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y51   FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y51   FSM_sequential_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y28   clk_ms/cnt_clksource_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y27   clk_ms/cnt_clksource_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y28   clk_ms/cnt_clksource_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y27   clk_ms/cnt_clksource_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y27   clk_ms/cnt_clksource_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y27   clk_ms/cnt_clksource_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y27   clk_ms/cnt_clksource_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y27   clk_ms/cnt_clksource_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y30   count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y30   count_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y30   count_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y30   count_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y30   count_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y30   fnd/hex_value_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y29   fnd/hex_value_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y29   clk_s/cnt_clksource_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y29   clk_s/cnt_clksource_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y29   clk_s/cnt_clksource_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y29   clk_s/cnt_clksource_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y29   clk_s/cnt_clksource_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y29   clk_s/cnt_clksource_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y29   clk_s/cnt_clksource_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y29   clk_s/cnt_clksource_reg[9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y30   clk_us/ed1/ff_old_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y28   clk_ms/cnt_clksource_reg[2]/C



