// Seed: 2585002636
module module_0 (
    output tri1 id_0
    , id_2
);
  assign module_1.id_7 = 0;
  wire id_3;
endmodule
module module_0 (
    output wand  id_0,
    output tri0  id_1,
    output wand  id_2,
    input  tri0  id_3
    , id_11,
    output uwire id_4,
    input  tri   module_1,
    input  wor   id_6,
    input  wire  id_7,
    input  wor   id_8,
    output tri0  id_9
);
  wire id_12;
  wire id_13;
  module_0 modCall_1 (id_4);
endmodule
module module_2 (
    input uwire id_0,
    input uwire id_1,
    input wor id_2,
    input tri id_3
    , id_6,
    output supply1 id_4
);
  id_7 :
  assert property (@(posedge 1'b0) 1)
  else $display(id_7++, id_6);
  module_0 modCall_1 (id_4);
endmodule
