

================================================================
== Vitis HLS Report for 'BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_255_5'
================================================================
* Date:           Wed Jan  3 23:38:49 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        DynMap
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z035-ffg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.383 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_255_5  |        ?|        ?|         2|          2|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.29>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%phi_mul = alloca i32 1"   --->   Operation 5 'alloca' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tileId_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %tileId"   --->   Operation 6 'read' 'tileId_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%idxprom190_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %idxprom190"   --->   Operation 7 'read' 'idxprom190_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%idxprom190_cast = sext i8 %idxprom190_read"   --->   Operation 8 'sext' 'idxprom190_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.29ns)   --->   "%store_ln0 = store i64 0, i64 %phi_mul"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.36>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%phi_mul_load = load i64 %phi_mul" [DynMap/DynMap_4HLS.cpp:257]   --->   Operation 11 'load' 'phi_mul_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%trunc_ln257 = trunc i64 %phi_mul_load" [DynMap/DynMap_4HLS.cpp:257]   --->   Operation 12 'trunc' 'trunc_ln257' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (2.59ns)   --->   "%add_ln257 = add i60 %trunc_ln257, i60 %idxprom190_cast" [DynMap/DynMap_4HLS.cpp:257]   --->   Operation 13 'add' 'add_ln257' <Predicate = true> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln257_1 = trunc i60 %add_ln257" [DynMap/DynMap_4HLS.cpp:257]   --->   Operation 14 'trunc' 'trunc_ln257_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i60.i4, i60 %add_ln257, i4 %tileId_read" [DynMap/DynMap_4HLS.cpp:257]   --->   Operation 15 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%placement_dynamic_bypass_addr = getelementptr i8 %placement_dynamic_bypass, i64 0, i64 %tmp_s" [DynMap/DynMap_4HLS.cpp:257]   --->   Operation 16 'getelementptr' 'placement_dynamic_bypass_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [2/2] (2.77ns)   --->   "%placement_dynamic_bypass_load = load i14 %placement_dynamic_bypass_addr" [DynMap/DynMap_4HLS.cpp:257]   --->   Operation 17 'load' 'placement_dynamic_bypass_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 12800> <RAM>

State 3 <SV = 2> <Delay = 5.38>
ST_3 : Operation 18 [1/1] (2.69ns)   --->   "%add_ln257_1 = add i64 %phi_mul_load, i64 100" [DynMap/DynMap_4HLS.cpp:257]   --->   Operation 18 'add' 'add_ln257_1' <Predicate = true> <Delay = 2.69> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_73_cast = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %trunc_ln257_1, i4 %tileId_read" [DynMap/DynMap_4HLS.cpp:257]   --->   Operation 19 'bitconcatenate' 'tmp_73_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 20 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/2] (2.77ns)   --->   "%placement_dynamic_bypass_load = load i14 %placement_dynamic_bypass_addr" [DynMap/DynMap_4HLS.cpp:257]   --->   Operation 21 'load' 'placement_dynamic_bypass_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 12800> <RAM>
ST_3 : Operation 22 [1/1] (1.31ns)   --->   "%icmp_ln257 = icmp_eq  i8 %placement_dynamic_bypass_load, i8 255" [DynMap/DynMap_4HLS.cpp:257]   --->   Operation 22 'icmp' 'icmp_ln257' <Predicate = true> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln257 = br i1 %icmp_ln257, void, void %.exitStub" [DynMap/DynMap_4HLS.cpp:257]   --->   Operation 23 'br' 'br_ln257' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%specloopname_ln272 = specloopname void @_ssdm_op_SpecLoopName, void @empty_56" [DynMap/DynMap_4HLS.cpp:272]   --->   Operation 24 'specloopname' 'specloopname_ln272' <Predicate = (!icmp_ln257)> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (1.29ns)   --->   "%store_ln255 = store i64 %add_ln257_1, i64 %phi_mul" [DynMap/DynMap_4HLS.cpp:255]   --->   Operation 25 'store' 'store_ln255' <Predicate = (!icmp_ln257)> <Delay = 1.29>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln255 = br void" [DynMap/DynMap_4HLS.cpp:255]   --->   Operation 26 'br' 'br_ln255' <Predicate = (!icmp_ln257)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%write_ln257 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %tmp_73_out, i14 %tmp_73_cast" [DynMap/DynMap_4HLS.cpp:257]   --->   Operation 27 'write' 'write_ln257' <Predicate = (icmp_ln257)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 28 'ret' 'ret_ln0' <Predicate = (icmp_ln257)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ idxprom190]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tileId]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_73_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ placement_dynamic_bypass]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
phi_mul                       (alloca        ) [ 0111]
tileId_read                   (read          ) [ 0111]
idxprom190_read               (read          ) [ 0000]
idxprom190_cast               (sext          ) [ 0010]
store_ln0                     (store         ) [ 0000]
br_ln0                        (br            ) [ 0000]
phi_mul_load                  (load          ) [ 0101]
trunc_ln257                   (trunc         ) [ 0000]
add_ln257                     (add           ) [ 0000]
trunc_ln257_1                 (trunc         ) [ 0101]
tmp_s                         (bitconcatenate) [ 0000]
placement_dynamic_bypass_addr (getelementptr ) [ 0101]
add_ln257_1                   (add           ) [ 0000]
tmp_73_cast                   (bitconcatenate) [ 0000]
specpipeline_ln0              (specpipeline  ) [ 0000]
placement_dynamic_bypass_load (load          ) [ 0000]
icmp_ln257                    (icmp          ) [ 0101]
br_ln257                      (br            ) [ 0000]
specloopname_ln272            (specloopname  ) [ 0000]
store_ln255                   (store         ) [ 0000]
br_ln255                      (br            ) [ 0000]
write_ln257                   (write         ) [ 0000]
ret_ln0                       (ret           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="idxprom190">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="idxprom190"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="tileId">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tileId"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="tmp_73_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_73_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="placement_dynamic_bypass">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="placement_dynamic_bypass"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i60.i4"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i10.i4"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_56"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i14P0A"/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="phi_mul_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_mul/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="tileId_read_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="4" slack="0"/>
<pin id="44" dir="0" index="1" bw="4" slack="0"/>
<pin id="45" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tileId_read/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="idxprom190_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="8" slack="0"/>
<pin id="50" dir="0" index="1" bw="8" slack="0"/>
<pin id="51" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="idxprom190_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="write_ln257_write_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="0" slack="0"/>
<pin id="56" dir="0" index="1" bw="14" slack="0"/>
<pin id="57" dir="0" index="2" bw="14" slack="0"/>
<pin id="58" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln257/3 "/>
</bind>
</comp>

<comp id="61" class="1004" name="placement_dynamic_bypass_addr_gep_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="8" slack="0"/>
<pin id="63" dir="0" index="1" bw="1" slack="0"/>
<pin id="64" dir="0" index="2" bw="64" slack="0"/>
<pin id="65" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="placement_dynamic_bypass_addr/2 "/>
</bind>
</comp>

<comp id="68" class="1004" name="grp_access_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="14" slack="0"/>
<pin id="70" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="71" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="72" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="placement_dynamic_bypass_load/2 "/>
</bind>
</comp>

<comp id="74" class="1004" name="idxprom190_cast_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="8" slack="0"/>
<pin id="76" dir="1" index="1" bw="60" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="idxprom190_cast/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="store_ln0_store_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="0" index="1" bw="64" slack="0"/>
<pin id="81" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="phi_mul_load_load_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="64" slack="1"/>
<pin id="85" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_mul_load/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="trunc_ln257_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="64" slack="0"/>
<pin id="88" dir="1" index="1" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln257/2 "/>
</bind>
</comp>

<comp id="90" class="1004" name="add_ln257_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="60" slack="0"/>
<pin id="92" dir="0" index="1" bw="8" slack="1"/>
<pin id="93" dir="1" index="2" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln257/2 "/>
</bind>
</comp>

<comp id="95" class="1004" name="trunc_ln257_1_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="60" slack="0"/>
<pin id="97" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln257_1/2 "/>
</bind>
</comp>

<comp id="99" class="1004" name="tmp_s_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="64" slack="0"/>
<pin id="101" dir="0" index="1" bw="60" slack="0"/>
<pin id="102" dir="0" index="2" bw="4" slack="1"/>
<pin id="103" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="add_ln257_1_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="64" slack="1"/>
<pin id="109" dir="0" index="1" bw="8" slack="0"/>
<pin id="110" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln257_1/3 "/>
</bind>
</comp>

<comp id="112" class="1004" name="tmp_73_cast_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="14" slack="0"/>
<pin id="114" dir="0" index="1" bw="10" slack="1"/>
<pin id="115" dir="0" index="2" bw="4" slack="2"/>
<pin id="116" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_73_cast/3 "/>
</bind>
</comp>

<comp id="119" class="1004" name="icmp_ln257_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="8" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln257/3 "/>
</bind>
</comp>

<comp id="125" class="1004" name="store_ln255_store_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="64" slack="0"/>
<pin id="127" dir="0" index="1" bw="64" slack="2"/>
<pin id="128" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln255/3 "/>
</bind>
</comp>

<comp id="130" class="1005" name="phi_mul_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="64" slack="0"/>
<pin id="132" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="phi_mul "/>
</bind>
</comp>

<comp id="137" class="1005" name="tileId_read_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="4" slack="1"/>
<pin id="139" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tileId_read "/>
</bind>
</comp>

<comp id="143" class="1005" name="idxprom190_cast_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="60" slack="1"/>
<pin id="145" dir="1" index="1" bw="60" slack="1"/>
</pin_list>
<bind>
<opset="idxprom190_cast "/>
</bind>
</comp>

<comp id="148" class="1005" name="phi_mul_load_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="64" slack="1"/>
<pin id="150" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul_load "/>
</bind>
</comp>

<comp id="153" class="1005" name="trunc_ln257_1_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="10" slack="1"/>
<pin id="155" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln257_1 "/>
</bind>
</comp>

<comp id="158" class="1005" name="placement_dynamic_bypass_addr_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="14" slack="1"/>
<pin id="160" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="placement_dynamic_bypass_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="41"><net_src comp="8" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="46"><net_src comp="10" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="2" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="52"><net_src comp="12" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="0" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="59"><net_src comp="36" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="4" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="66"><net_src comp="6" pin="0"/><net_sink comp="61" pin=0"/></net>

<net id="67"><net_src comp="14" pin="0"/><net_sink comp="61" pin=1"/></net>

<net id="73"><net_src comp="61" pin="3"/><net_sink comp="68" pin=0"/></net>

<net id="77"><net_src comp="48" pin="2"/><net_sink comp="74" pin=0"/></net>

<net id="82"><net_src comp="14" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="89"><net_src comp="83" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="94"><net_src comp="86" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="98"><net_src comp="90" pin="2"/><net_sink comp="95" pin=0"/></net>

<net id="104"><net_src comp="16" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="90" pin="2"/><net_sink comp="99" pin=1"/></net>

<net id="106"><net_src comp="99" pin="3"/><net_sink comp="61" pin=2"/></net>

<net id="111"><net_src comp="18" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="117"><net_src comp="20" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="112" pin="3"/><net_sink comp="54" pin=2"/></net>

<net id="123"><net_src comp="68" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="124"><net_src comp="30" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="129"><net_src comp="107" pin="2"/><net_sink comp="125" pin=0"/></net>

<net id="133"><net_src comp="38" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="134"><net_src comp="130" pin="1"/><net_sink comp="78" pin=1"/></net>

<net id="135"><net_src comp="130" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="136"><net_src comp="130" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="140"><net_src comp="42" pin="2"/><net_sink comp="137" pin=0"/></net>

<net id="141"><net_src comp="137" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="142"><net_src comp="137" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="146"><net_src comp="74" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="147"><net_src comp="143" pin="1"/><net_sink comp="90" pin=1"/></net>

<net id="151"><net_src comp="83" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="152"><net_src comp="148" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="156"><net_src comp="95" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="157"><net_src comp="153" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="161"><net_src comp="61" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="162"><net_src comp="158" pin="1"/><net_sink comp="68" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: tmp_73_out | {3 }
 - Input state : 
	Port: BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_255_5 : idxprom190 | {1 }
	Port: BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_255_5 : tileId | {1 }
	Port: BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_255_5 : placement_dynamic_bypass | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
	State 2
		trunc_ln257 : 1
		add_ln257 : 2
		trunc_ln257_1 : 3
		tmp_s : 3
		placement_dynamic_bypass_addr : 4
		placement_dynamic_bypass_load : 5
	State 3
		icmp_ln257 : 1
		br_ln257 : 2
		store_ln255 : 1
		write_ln257 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|    add   |       add_ln257_fu_90      |    0    |    60   |
|          |     add_ln257_1_fu_107     |    0    |    64   |
|----------|----------------------------|---------|---------|
|   icmp   |      icmp_ln257_fu_119     |    0    |    4    |
|----------|----------------------------|---------|---------|
|   read   |   tileId_read_read_fu_42   |    0    |    0    |
|          | idxprom190_read_read_fu_48 |    0    |    0    |
|----------|----------------------------|---------|---------|
|   write  |   write_ln257_write_fu_54  |    0    |    0    |
|----------|----------------------------|---------|---------|
|   sext   |    idxprom190_cast_fu_74   |    0    |    0    |
|----------|----------------------------|---------|---------|
|   trunc  |      trunc_ln257_fu_86     |    0    |    0    |
|          |     trunc_ln257_1_fu_95    |    0    |    0    |
|----------|----------------------------|---------|---------|
|bitconcatenate|         tmp_s_fu_99        |    0    |    0    |
|          |     tmp_73_cast_fu_112     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   128   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------------+--------+
|                                     |   FF   |
+-------------------------------------+--------+
|       idxprom190_cast_reg_143       |   60   |
|         phi_mul_load_reg_148        |   64   |
|           phi_mul_reg_130           |   64   |
|placement_dynamic_bypass_addr_reg_158|   14   |
|         tileId_read_reg_137         |    4   |
|        trunc_ln257_1_reg_153        |   10   |
+-------------------------------------+--------+
|                Total                |   216  |
+-------------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_68 |  p0  |   2  |  14  |   28   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   28   ||  1.298  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   128  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   216  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   216  |   137  |
+-----------+--------+--------+--------+
