#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Mar  8 22:15:18 2022
# Process ID: 76915
# Current directory: /home/edoardo/Code/project_reti_logiche/project_reti_logiche.runs/synth_1
# Command line: vivado -log project_reti_logiche.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source project_reti_logiche.tcl
# Log file: /home/edoardo/Code/project_reti_logiche/project_reti_logiche.runs/synth_1/project_reti_logiche.vds
# Journal file: /home/edoardo/Code/project_reti_logiche/project_reti_logiche.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source project_reti_logiche.tcl -notrace
Command: synth_design -top project_reti_logiche -part xc7a200tfbg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 76948 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1789.973 ; gain = 181.637 ; free physical = 1455 ; free virtual = 11935
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'project_reti_logiche' [/home/edoardo/Code/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:45]
WARNING: [Synth 8-5640] Port 'o_seq_end' is missing in component declaration [/home/edoardo/Code/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:47]
INFO: [Synth 8-3491] module 'mem_reader' declared at '/home/edoardo/Code/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/serializer.vhd:27' bound to instance 'MEMR' of component 'mem_reader' [/home/edoardo/Code/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:66]
INFO: [Synth 8-638] synthesizing module 'mem_reader' [/home/edoardo/Code/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/serializer.vhd:40]
WARNING: [Synth 8-614] signal 'i_ena' is read in the process but is not in the sensitivity list [/home/edoardo/Code/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/serializer.vhd:60]
WARNING: [Synth 8-6014] Unused sequential element r_curr_byte_reg was removed.  [/home/edoardo/Code/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/serializer.vhd:90]
WARNING: [Synth 8-6014] Unused sequential element r_curr_bit_reg was removed.  [/home/edoardo/Code/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/serializer.vhd:97]
WARNING: [Synth 8-3848] Net o_input_bit in module/entity mem_reader does not have driver. [/home/edoardo/Code/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/serializer.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'mem_reader' (1#1) [/home/edoardo/Code/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/serializer.vhd:40]
WARNING: [Synth 8-3848] Net o_done in module/entity project_reti_logiche does not have driver. [/home/edoardo/Code/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:38]
WARNING: [Synth 8-3848] Net o_data in module/entity project_reti_logiche does not have driver. [/home/edoardo/Code/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'project_reti_logiche' (2#1) [/home/edoardo/Code/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:45]
WARNING: [Synth 8-3917] design project_reti_logiche has port o_en driven by constant 1
WARNING: [Synth 8-3917] design project_reti_logiche has port o_we driven by constant 0
WARNING: [Synth 8-3331] design mem_reader has unconnected port o_input_bit
WARNING: [Synth 8-3331] design project_reti_logiche has unconnected port o_done
WARNING: [Synth 8-3331] design project_reti_logiche has unconnected port o_data[7]
WARNING: [Synth 8-3331] design project_reti_logiche has unconnected port o_data[6]
WARNING: [Synth 8-3331] design project_reti_logiche has unconnected port o_data[5]
WARNING: [Synth 8-3331] design project_reti_logiche has unconnected port o_data[4]
WARNING: [Synth 8-3331] design project_reti_logiche has unconnected port o_data[3]
WARNING: [Synth 8-3331] design project_reti_logiche has unconnected port o_data[2]
WARNING: [Synth 8-3331] design project_reti_logiche has unconnected port o_data[1]
WARNING: [Synth 8-3331] design project_reti_logiche has unconnected port o_data[0]
WARNING: [Synth 8-3331] design project_reti_logiche has unconnected port i_start
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1851.723 ; gain = 243.387 ; free physical = 1463 ; free virtual = 11945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1851.723 ; gain = 243.387 ; free physical = 1458 ; free virtual = 11940
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg484-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a200tfbg484-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1859.727 ; gain = 251.391 ; free physical = 1458 ; free virtual = 11940
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1876.641 ; gain = 268.305 ; free physical = 1449 ; free virtual = 11934
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mem_reader 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design project_reti_logiche has port o_en driven by constant 1
WARNING: [Synth 8-3917] design project_reti_logiche has port o_we driven by constant 0
WARNING: [Synth 8-3331] design project_reti_logiche has unconnected port o_done
WARNING: [Synth 8-3331] design project_reti_logiche has unconnected port o_data[7]
WARNING: [Synth 8-3331] design project_reti_logiche has unconnected port o_data[6]
WARNING: [Synth 8-3331] design project_reti_logiche has unconnected port o_data[5]
WARNING: [Synth 8-3331] design project_reti_logiche has unconnected port o_data[4]
WARNING: [Synth 8-3331] design project_reti_logiche has unconnected port o_data[3]
WARNING: [Synth 8-3331] design project_reti_logiche has unconnected port o_data[2]
WARNING: [Synth 8-3331] design project_reti_logiche has unconnected port o_data[1]
WARNING: [Synth 8-3331] design project_reti_logiche has unconnected port o_data[0]
WARNING: [Synth 8-3331] design project_reti_logiche has unconnected port i_start
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 2039.836 ; gain = 431.500 ; free physical = 1170 ; free virtual = 11678
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 2039.836 ; gain = 431.500 ; free physical = 1170 ; free virtual = 11678
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 2039.836 ; gain = 431.500 ; free physical = 1167 ; free virtual = 11675
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 2039.836 ; gain = 431.500 ; free physical = 1185 ; free virtual = 11694
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 2039.836 ; gain = 431.500 ; free physical = 1185 ; free virtual = 11694
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 2039.836 ; gain = 431.500 ; free physical = 1185 ; free virtual = 11694
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 2039.836 ; gain = 431.500 ; free physical = 1185 ; free virtual = 11694
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 2039.836 ; gain = 431.500 ; free physical = 1185 ; free virtual = 11694
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 2039.836 ; gain = 431.500 ; free physical = 1185 ; free virtual = 11694
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     4|
|3     |LUT2   |     1|
|4     |LUT3   |     1|
|5     |LUT4   |     1|
|6     |LUT5   |     7|
|7     |LUT6   |     6|
|8     |FDRE   |    25|
|9     |IBUF   |     2|
|10    |OBUF   |    18|
|11    |OBUFT  |     9|
+------+-------+------+

Report Instance Areas: 
+------+---------+-----------+------+
|      |Instance |Module     |Cells |
+------+---------+-----------+------+
|1     |top      |           |    75|
|2     |  MEMR   |mem_reader |    45|
+------+---------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 2039.836 ; gain = 431.500 ; free physical = 1185 ; free virtual = 11694
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 32 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 2039.836 ; gain = 431.500 ; free physical = 1189 ; free virtual = 11697
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 2039.844 ; gain = 431.500 ; free physical = 1189 ; free virtual = 11697
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2046.773 ; gain = 0.000 ; free physical = 1251 ; free virtual = 11765
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2148.441 ; gain = 0.000 ; free physical = 1137 ; free virtual = 11665
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 32 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:41 . Memory (MB): peak = 2148.441 ; gain = 540.188 ; free physical = 1264 ; free virtual = 11792
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2148.441 ; gain = 0.000 ; free physical = 1264 ; free virtual = 11792
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/edoardo/Code/project_reti_logiche/project_reti_logiche.runs/synth_1/project_reti_logiche.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file project_reti_logiche_utilization_synth.rpt -pb project_reti_logiche_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Mar  8 22:16:12 2022...
