// SPDX-License-Identifier: (GPL-2.0 OR MIT)
//
// Device Tree file for LX2160A BLUEBOX3
//
// Copyright 2020 NXP

/dts-v1/;

#include "fsl-lx2160a.dtsi"

/ {
	model = "NXP Layerscape LX2160ABLUEBOX3";
	compatible = "fsl,lx2160a-rdb", "fsl,lx2160a";

	aliases {
		crypto = &crypto;
		serial0 = &uart0;
	};

	chosen {
		stdout-path = "serial0:115200n8";
	};

	sb_3v3: regulator-sb3v3 {
		compatible = "regulator-fixed";
		regulator-name = "MC34717-3.3VSB";
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;
		regulator-boot-on;
		regulator-always-on;
	};
};

&can0 {
	status = "okay";

	can-transceiver {
		max-bitrate = <5000000>;
	};
};

&can1 {
	status = "okay";

	can-transceiver {
		max-bitrate = <5000000>;
	};
};

&crypto {
	status = "okay";
};

&emdio1 {
	status = "okay";
};

&emdio2 {
	status = "okay";
};

&esdhc0 {
	sd-uhs-sdr104;
	sd-uhs-sdr50;
	sd-uhs-sdr25;
	sd-uhs-sdr12;
	status = "okay";
};

&esdhc1 {
	mmc-hs200-1_8v;
	mmc-hs400-1_8v;
	bus-width = <8>;
	status = "okay";
};

&fspi {
	status = "okay";

	mt35xu512aba0: flash@0 {
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "jedec,spi-nor";
		m25p,fast-read;
		spi-max-frequency = <50000000>;
		reg = <0>;
		spi-rx-bus-width = <8>;
		spi-tx-bus-width = <8>;
	};

	mt35xu512aba1: flash@1 {
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "jedec,spi-nor";
		m25p,fast-read;
		spi-max-frequency = <50000000>;
		reg = <1>;
		spi-rx-bus-width = <8>;
		spi-tx-bus-width = <8>;
	};
};

&i2c0 {
	status = "okay";

	i2c-mux@77 {
		compatible = "nxp,pca9547";
		reg = <0x77>;
		#address-cells = <1>;
		#size-cells = <0>;

		i2c@1 {
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x1>;

			fan-controller@4c {
				compatible = "smsc,emc2305";
				#address-cells = <1>;
				#size-cells = <0>;
				reg = <0x4c>;

				fan6: fan@0 {
					reg = <0>;
				};

				fan7: fan@1 {
					reg = <1>;
				};

				fan8: fan@2 {
					reg = <2>;
				};

				fan9: fan@3 {
					reg = <3>;
				};

				fan10: fan@4 {
					reg = <4>;
				};
			};

			fan-controller@4d {
				compatible = "smsc,emc2305";
				#address-cells = <1>;
				#size-cells = <0>;
				reg = <0x4d>;

				fan1: fan@0 {
					reg = <0>;
				};

				fan2: fan@1 {
					reg = <1>;
				};

				fan3: fan@2 {
					reg = <2>;
				};

				fan4: fan@3 {
					reg = <3>;
				};

				fan5: fan@4 {
					reg = <4>;
					#cooling-cells = <2>;
					cooling-levels = <0 25 128 255>;
				};
			};
		};

		i2c@2 {
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x2>;

			power-monitor@40 {
				compatible = "ti,ina220";
				reg = <0x40>;
				shunt-resistor = <500>;
			};
		};

		i2c@3 {
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x3>;

			temp2: temperature-sensor@48 {
				compatible = "nxp,sa56004";
				reg = <0x48>;
				vcc-supply = <&sb_3v3>;
				#thermal-sensor-cells = <1>;
			};

			temp1: temperature-sensor@4c {
				compatible = "nxp,sa56004";
				reg = <0x4c>;
				vcc-supply = <&sb_3v3>;
				#thermal-sensor-cells = <1>;
			};
		};

		i2c@4 {
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x4>;

			rtc@51 {
				compatible = "nxp,pcf2129";
				reg = <0x51>;
				// IRQ10_B
				interrupts = <0 150 0x4>;
			};
		};

		i2c-mux@75 {
			compatible = "nxp,pca9547";
			reg = <0x75>;
			#address-cells = <1>;
			#size-cells = <0>;
			// TODO: Add entries for devices connected to mux
		};
	};
};

&i2c5 {
	status = "okay";

	i2c-mux@77 {
		compatible = "nxp,pca9846";
		reg = <0x77>;
		#address-cells = <1>;
		#size-cells = <0>;
		// TODO: Add entrier for device connected to mux
	};
};

&uart0 {
	status = "okay";
};

&uart1 {
	status = "okay";
};

&usb0 {
	status = "okay";
};

&emdio1 {
	aquantia_phy1: ethernet-phy@0 {
		compatible = "ethernet-phy-ieee802.3-c45";
		reg = <0x0>;
	};

	aquantia_phy2: ethernet-phy@8 {
		compatible = "ethernet-phy-ieee802.3-c45";
		reg = <0x8>;
	};

	rgmii_phy1: ethernet-phy@1 {
		/* AR8035 PHY - "compatible" property not strictly needed */
		compatible = "ethernet-phy-id004d.d072";
		reg = <0x1>;
		/* Poll mode - no "interrupts" property defined */
	};

	rgmii_phy2: ethernet-phy@2 {
		/* AR8035 PHY - "compatible" property not strictly needed */
		compatible = "ethernet-phy-id004d.d072";
		reg = <0x2>;
		/* Poll mode - no "interrupts" property defined */
	};
};

&emdio2 {
	aquantia_phy3: ethernet-phy@0 {
		compatible = "ethernet-phy-ieee802.3-c45";
		reg = <0x0>;
	};

	aquantia_phy4: ethernet-phy@8 {
		compatible = "ethernet-phy-ieee802.3-c45";
		reg = <0x8>;
	};
};

&dpmac5 {
	phy-handle = <&aquantia_phy2>;
	phy-connection-type = "usxgmii";
};

&dpmac6 {
	phy-handle = <&aquantia_phy1>;
	phy-connection-type = "usxgmii";
};


&dpmac9 {
	phy-handle = <&aquantia_phy4>;
	phy-connection-type = "usxgmii";
};

&dpmac10 {
	phy-handle = <&aquantia_phy3>;
	phy-connection-type = "usxgmii";
};

&dpmac17 {
	phy-handle = <&rgmii_phy1>;
	phy-connection-type = "rgmii-id";
};

&dpmac18 {
	phy-handle = <&rgmii_phy2>;
	phy-connection-type = "rgmii-id";
};

&thermal_zones {
	cpu-thermal {
		polling-delay-passive = <1000>;
		polling-delay = <5000>;
		thermal-sensors = <&temp2 1>;

		trips {
			cpu_alert: cpu-alert {
				temperature = <85000>;
				hysteresis = <2000>;
				type = "passive";
			};

			cpu_crit: cpu-crit {
				temperature = <95000>;
				hysteresis = <2000>;
				type = "critical";
			};
		};

		cooling-maps {
			map0 {
				trip = <&cpu_alert>;
				cooling-device = <&fan5 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>;
			};
		};
	};
};
