Starting process: 

Configuration data saved


SCUBA, Version Diamond (64-bit) 3.10.1.112
Fri Jul 27 20:00:01 2018

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : C:\lscc\diamond\3.10_x64\ispfpga\bin\nt64\scuba.exe -w -n usb3_core_pll -lang verilog -synth synplify -bus_exp 7 -bb -arch sa5p00 -type pll -fin 200 -fclkop 250 -fclkop_tol 0.0 -fclkos 125 -fclkos_tol 0.0 -phases 0 -fclkos2 125 -fclkos2_tol 0.0 -phases2 90 -fclkos3 62.5 -fclkos3_tol 0.0 -phases3 0 -phase_cntl STATIC -fb_mode 1 
    Circuit name     : usb3_core_pll
    Module type      : pll
    Module Version   : 5.7
    Ports            : 
	Inputs       : CLKI
	Outputs      : CLKOP, CLKOS, CLKOS2, CLKOS3
    I/O buffer       : not inserted
    EDIF output      : usb3_core_pll.edn
    Verilog output   : usb3_core_pll.v
    Verilog template : usb3_core_pll_tmpl.v
    Verilog purpose  : for synthesis and simulation
    Bus notation     : big endian
    Report output    : usb3_core_pll.srp
    Estimated Resource Usage:

END   SCUBA Module Synthesis

File: usb3_core_pll.lpc created.


End process: completed successfully.


Total Warnings:  0

Total Errors:  0


