[
    {
        "cmd": "CMD_ADD",
        "encs": [
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 2,
                "op_enc": "MR",
                "opc": 0,
                "opc_reg_bits": false,
                "opnd0_mode": "W",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 2,
                "op_enc": "MR",
                "opc": 1,
                "opc_reg_bits": false,
                "opnd0_mode": "W",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 2,
                "op_enc": "RM",
                "opc": 2,
                "opc_reg_bits": false,
                "opnd0_mode": "W",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 2,
                "op_enc": "RM",
                "opc": 3,
                "opc_reg_bits": false,
                "opnd0_mode": "W",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": null,
                "ib": true,
                "iw_or_id": false,
                "num_opnds": 2,
                "op_enc": "AI",
                "opc": 4,
                "opc_reg_bits": false,
                "opnd0_mode": "W",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": null,
                "ib": false,
                "iw_or_id": true,
                "num_opnds": 2,
                "op_enc": "AI",
                "opc": 5,
                "opc_reg_bits": false,
                "opnd0_mode": "W",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": 0,
                "ib": true,
                "iw_or_id": false,
                "num_opnds": 2,
                "op_enc": "MI",
                "opc": 128,
                "opc_reg_bits": false,
                "opnd0_mode": "W",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": 0,
                "ib": false,
                "iw_or_id": true,
                "num_opnds": 2,
                "op_enc": "MI",
                "opc": 129,
                "opc_reg_bits": false,
                "opnd0_mode": "W",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": 0,
                "ib": true,
                "iw_or_id": false,
                "num_opnds": 2,
                "op_enc": "MI",
                "opc": 131,
                "opc_reg_bits": false,
                "opnd0_mode": "W",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "S"
            }
        ]
    },
    {
        "cmd": "CMD_ADC",
        "encs": [
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 2,
                "op_enc": "MR",
                "opc": 16,
                "opc_reg_bits": false,
                "opnd0_mode": "W",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 2,
                "op_enc": "MR",
                "opc": 17,
                "opc_reg_bits": false,
                "opnd0_mode": "W",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 2,
                "op_enc": "RM",
                "opc": 18,
                "opc_reg_bits": false,
                "opnd0_mode": "W",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 2,
                "op_enc": "RM",
                "opc": 19,
                "opc_reg_bits": false,
                "opnd0_mode": "W",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": null,
                "ib": true,
                "iw_or_id": false,
                "num_opnds": 2,
                "op_enc": "AI",
                "opc": 20,
                "opc_reg_bits": false,
                "opnd0_mode": "W",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": null,
                "ib": false,
                "iw_or_id": true,
                "num_opnds": 2,
                "op_enc": "AI",
                "opc": 21,
                "opc_reg_bits": false,
                "opnd0_mode": "W",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": 2,
                "ib": true,
                "iw_or_id": false,
                "num_opnds": 2,
                "op_enc": "MI",
                "opc": 128,
                "opc_reg_bits": false,
                "opnd0_mode": "W",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": 2,
                "ib": false,
                "iw_or_id": true,
                "num_opnds": 2,
                "op_enc": "MI",
                "opc": 129,
                "opc_reg_bits": false,
                "opnd0_mode": "W",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": 2,
                "ib": true,
                "iw_or_id": false,
                "num_opnds": 2,
                "op_enc": "MI",
                "opc": 131,
                "opc_reg_bits": false,
                "opnd0_mode": "W",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "S"
            }
        ]
    },
    {
        "cmd": "CMD_AND",
        "encs": [
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 2,
                "op_enc": "MR",
                "opc": 32,
                "opc_reg_bits": false,
                "opnd0_mode": "W",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 2,
                "op_enc": "MR",
                "opc": 33,
                "opc_reg_bits": false,
                "opnd0_mode": "W",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 2,
                "op_enc": "RM",
                "opc": 34,
                "opc_reg_bits": false,
                "opnd0_mode": "W",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 2,
                "op_enc": "RM",
                "opc": 35,
                "opc_reg_bits": false,
                "opnd0_mode": "W",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": null,
                "ib": true,
                "iw_or_id": false,
                "num_opnds": 2,
                "op_enc": "AI",
                "opc": 36,
                "opc_reg_bits": false,
                "opnd0_mode": "W",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": null,
                "ib": false,
                "iw_or_id": true,
                "num_opnds": 2,
                "op_enc": "AI",
                "opc": 37,
                "opc_reg_bits": false,
                "opnd0_mode": "W",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": 4,
                "ib": true,
                "iw_or_id": false,
                "num_opnds": 2,
                "op_enc": "MI",
                "opc": 128,
                "opc_reg_bits": false,
                "opnd0_mode": "W",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": 4,
                "ib": false,
                "iw_or_id": true,
                "num_opnds": 2,
                "op_enc": "MI",
                "opc": 129,
                "opc_reg_bits": false,
                "opnd0_mode": "W",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": 4,
                "ib": true,
                "iw_or_id": false,
                "num_opnds": 2,
                "op_enc": "MI",
                "opc": 131,
                "opc_reg_bits": false,
                "opnd0_mode": "W",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "S"
            }
        ]
    },
    {
        "cmd": "CMD_BSF",
        "encs": [
            {
                "disp_is_rel": false,
                "esc": true,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 2,
                "op_enc": "RM",
                "opc": 188,
                "opc_reg_bits": false,
                "opnd0_mode": "w",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            }
        ]
    },
    {
        "cmd": "CMD_BSR",
        "encs": [
            {
                "disp_is_rel": false,
                "esc": true,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 2,
                "op_enc": "RM",
                "opc": 189,
                "opc_reg_bits": false,
                "opnd0_mode": "w",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            }
        ]
    },
    {
        "cmd": "CMD_BT",
        "encs": [
            {
                "disp_is_rel": false,
                "esc": true,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 2,
                "op_enc": "MR",
                "opc": 163,
                "opc_reg_bits": false,
                "opnd0_mode": "r",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": true,
                "ext": 4,
                "ib": true,
                "iw_or_id": false,
                "num_opnds": 2,
                "op_enc": "MI",
                "opc": 186,
                "opc_reg_bits": false,
                "opnd0_mode": "r",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            }
        ]
    },
    {
        "cmd": "CMD_BTC",
        "encs": [
            {
                "disp_is_rel": false,
                "esc": true,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 2,
                "op_enc": "MR",
                "opc": 187,
                "opc_reg_bits": false,
                "opnd0_mode": "W",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": true,
                "ext": 7,
                "ib": true,
                "iw_or_id": false,
                "num_opnds": 2,
                "op_enc": "MI",
                "opc": 186,
                "opc_reg_bits": false,
                "opnd0_mode": "W",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            }
        ]
    },
    {
        "cmd": "CMD_BTR",
        "encs": [
            {
                "disp_is_rel": false,
                "esc": true,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 2,
                "op_enc": "MR",
                "opc": 179,
                "opc_reg_bits": false,
                "opnd0_mode": "W",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": true,
                "ext": 6,
                "ib": true,
                "iw_or_id": false,
                "num_opnds": 2,
                "op_enc": "MI",
                "opc": 186,
                "opc_reg_bits": false,
                "opnd0_mode": "W",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            }
        ]
    },
    {
        "cmd": "CMD_BTS",
        "encs": [
            {
                "disp_is_rel": false,
                "esc": true,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 2,
                "op_enc": "MR",
                "opc": 171,
                "opc_reg_bits": false,
                "opnd0_mode": "W",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": true,
                "ext": 5,
                "ib": true,
                "iw_or_id": false,
                "num_opnds": 2,
                "op_enc": "MI",
                "opc": 186,
                "opc_reg_bits": false,
                "opnd0_mode": "W",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            }
        ]
    },
    {
        "cmd": "CMD_CBW",
        "encs": [
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 1,
                "op_enc": "A",
                "opc": 152,
                "opc_reg_bits": false,
                "opnd0_mode": "W",
                "opnd1_mode": "x",
                "opnd2_mode": "x",
                "opnd_count": 1,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "S"
            }
        ]
    },
    {
        "cmd": "CMD_CLC",
        "encs": [
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 0,
                "op_enc": "ZO",
                "opc": 248,
                "opc_reg_bits": false,
                "opnd0_mode": "x",
                "opnd1_mode": "x",
                "opnd2_mode": "x",
                "opnd_count": 0,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            }
        ]
    },
    {
        "cmd": "CMD_CLD",
        "encs": [
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 0,
                "op_enc": "ZO",
                "opc": 252,
                "opc_reg_bits": false,
                "opnd0_mode": "x",
                "opnd1_mode": "x",
                "opnd2_mode": "x",
                "opnd_count": 0,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            }
        ]
    },
    {
        "cmd": "CMD_CMC",
        "encs": [
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 0,
                "op_enc": "ZO",
                "opc": 245,
                "opc_reg_bits": false,
                "opnd0_mode": "x",
                "opnd1_mode": "x",
                "opnd2_mode": "x",
                "opnd_count": 0,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            }
        ]
    },
    {
        "cmd": "CMD_CMP",
        "encs": [
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 2,
                "op_enc": "MR",
                "opc": 56,
                "opc_reg_bits": false,
                "opnd0_mode": "r",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "S"
            },
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 2,
                "op_enc": "MR",
                "opc": 57,
                "opc_reg_bits": false,
                "opnd0_mode": "r",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "S"
            },
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 2,
                "op_enc": "RM",
                "opc": 58,
                "opc_reg_bits": false,
                "opnd0_mode": "r",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "S"
            },
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 2,
                "op_enc": "RM",
                "opc": 59,
                "opc_reg_bits": false,
                "opnd0_mode": "r",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "S"
            },
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": null,
                "ib": true,
                "iw_or_id": false,
                "num_opnds": 1,
                "op_enc": "I",
                "opc": 60,
                "opc_reg_bits": false,
                "opnd0_mode": "r",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "S"
            },
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": null,
                "ib": false,
                "iw_or_id": true,
                "num_opnds": 1,
                "op_enc": "I",
                "opc": 61,
                "opc_reg_bits": false,
                "opnd0_mode": "r",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "S"
            },
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": 7,
                "ib": true,
                "iw_or_id": false,
                "num_opnds": 2,
                "op_enc": "MI",
                "opc": 128,
                "opc_reg_bits": false,
                "opnd0_mode": "r",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "S"
            },
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": 7,
                "ib": false,
                "iw_or_id": true,
                "num_opnds": 2,
                "op_enc": "MI",
                "opc": 129,
                "opc_reg_bits": false,
                "opnd0_mode": "r",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "S"
            },
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": 7,
                "ib": true,
                "iw_or_id": false,
                "num_opnds": 2,
                "op_enc": "MI",
                "opc": 131,
                "opc_reg_bits": false,
                "opnd0_mode": "r",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "S"
            }
        ]
    },
    {
        "cmd": "CMD_CMPS",
        "encs": [
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 0,
                "op_enc": "ZO",
                "opc": 166,
                "opc_reg_bits": false,
                "opnd0_mode": "r",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 0,
                "op_enc": "ZO",
                "opc": 167,
                "opc_reg_bits": false,
                "opnd0_mode": "r",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            }
        ]
    },
    {
        "cmd": "CMD_CDQ",
        "encs": [
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 0,
                "op_enc": "ZO",
                "opc": 153,
                "opc_reg_bits": false,
                "opnd0_mode": "w",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "S"
            }
        ]
    },
    {
        "cmd": "CMD_DEC",
        "encs": [
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 1,
                "op_enc": "O",
                "opc": 72,
                "opc_reg_bits": true,
                "opnd0_mode": "W",
                "opnd1_mode": "x",
                "opnd2_mode": "x",
                "opnd_count": 1,
                "rb": false,
                "rw_or_rd": true,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": 1,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 1,
                "op_enc": "M",
                "opc": 254,
                "opc_reg_bits": false,
                "opnd0_mode": "W",
                "opnd1_mode": "x",
                "opnd2_mode": "x",
                "opnd_count": 1,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": 1,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 1,
                "op_enc": "M",
                "opc": 255,
                "opc_reg_bits": false,
                "opnd0_mode": "W",
                "opnd1_mode": "x",
                "opnd2_mode": "x",
                "opnd_count": 1,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            }
        ]
    },
    {
        "cmd": "CMD_DIV",
        "encs": [
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": 6,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 1,
                "op_enc": "M",
                "opc": 246,
                "opc_reg_bits": false,
                "opnd0_mode": "W",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": 6,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 1,
                "op_enc": "M",
                "opc": 247,
                "opc_reg_bits": false,
                "opnd0_mode": "W",
                "opnd1_mode": "W",
                "opnd2_mode": "r",
                "opnd_count": 3,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            }
        ]
    },
    {
        "cmd": "CMD_IDIV",
        "encs": [
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": 7,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 1,
                "op_enc": "M",
                "opc": 246,
                "opc_reg_bits": false,
                "opnd0_mode": "W",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": 7,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 1,
                "op_enc": "M",
                "opc": 247,
                "opc_reg_bits": false,
                "opnd0_mode": "W",
                "opnd1_mode": "W",
                "opnd2_mode": "r",
                "opnd_count": 3,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "S"
            }
        ]
    },
    {
        "cmd": "CMD_IMUL",
        "encs": [
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": null,
                "ib": false,
                "iw_or_id": true,
                "num_opnds": 3,
                "op_enc": "RMI",
                "opc": 105,
                "opc_reg_bits": false,
                "opnd0_mode": "w",
                "opnd1_mode": "r",
                "opnd2_mode": "r",
                "opnd_count": 3,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "S"
            },
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": null,
                "ib": true,
                "iw_or_id": false,
                "num_opnds": 3,
                "op_enc": "RMI",
                "opc": 107,
                "opc_reg_bits": false,
                "opnd0_mode": "w",
                "opnd1_mode": "r",
                "opnd2_mode": "r",
                "opnd_count": 3,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "S"
            },
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": 5,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 1,
                "op_enc": "M",
                "opc": 246,
                "opc_reg_bits": false,
                "opnd0_mode": "W",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "S"
            },
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": 5,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 1,
                "op_enc": "M",
                "opc": 247,
                "opc_reg_bits": false,
                "opnd0_mode": "w",
                "opnd1_mode": "W",
                "opnd2_mode": "r",
                "opnd_count": 3,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "S"
            },
            {
                "disp_is_rel": false,
                "esc": true,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 2,
                "op_enc": "RM",
                "opc": 175,
                "opc_reg_bits": false,
                "opnd0_mode": "W",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "S"
            }
        ]
    },
    {
        "cmd": "CMD_INC",
        "encs": [
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 1,
                "op_enc": "O",
                "opc": 64,
                "opc_reg_bits": true,
                "opnd0_mode": "W",
                "opnd1_mode": "1",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": true,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": 0,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 1,
                "op_enc": "M",
                "opc": 254,
                "opc_reg_bits": false,
                "opnd0_mode": "W",
                "opnd1_mode": "1",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": 0,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 1,
                "op_enc": "M",
                "opc": 255,
                "opc_reg_bits": false,
                "opnd0_mode": "W",
                "opnd1_mode": "1",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            }
        ]
    },
    {
        "cmd": "CMD_JO",
        "encs": [
            {
                "disp_is_rel": true,
                "esc": false,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 1,
                "op_enc": "D8",
                "opc": 112,
                "opc_reg_bits": false,
                "opnd0_mode": "r",
                "opnd1_mode": "x",
                "opnd2_mode": "x",
                "opnd_count": 1,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": true,
                "esc": true,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 1,
                "op_enc": "D32",
                "opc": 128,
                "opc_reg_bits": false,
                "opnd0_mode": "r",
                "opnd1_mode": "x",
                "opnd2_mode": "x",
                "opnd_count": 1,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            }
        ]
    },
    {
        "cmd": "CMD_SETcc",
        "encs": [
            {
                "disp_is_rel": false,
                "esc": true,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 1,
                "op_enc": "M",
                "opc": 144,
                "opc_reg_bits": false,
                "opnd0_mode": "w",
                "opnd1_mode": "x",
                "opnd2_mode": "x",
                "opnd_count": 1,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": true,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 1,
                "op_enc": "M",
                "opc": 145,
                "opc_reg_bits": false,
                "opnd0_mode": "w",
                "opnd1_mode": "x",
                "opnd2_mode": "x",
                "opnd_count": 1,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": true,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 1,
                "op_enc": "M",
                "opc": 146,
                "opc_reg_bits": false,
                "opnd0_mode": "w",
                "opnd1_mode": "x",
                "opnd2_mode": "x",
                "opnd_count": 1,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": true,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 1,
                "op_enc": "M",
                "opc": 147,
                "opc_reg_bits": false,
                "opnd0_mode": "w",
                "opnd1_mode": "x",
                "opnd2_mode": "x",
                "opnd_count": 1,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": true,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 1,
                "op_enc": "M",
                "opc": 148,
                "opc_reg_bits": false,
                "opnd0_mode": "w",
                "opnd1_mode": "x",
                "opnd2_mode": "x",
                "opnd_count": 1,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": true,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 1,
                "op_enc": "M",
                "opc": 149,
                "opc_reg_bits": false,
                "opnd0_mode": "w",
                "opnd1_mode": "x",
                "opnd2_mode": "x",
                "opnd_count": 1,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": true,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 1,
                "op_enc": "M",
                "opc": 150,
                "opc_reg_bits": false,
                "opnd0_mode": "w",
                "opnd1_mode": "x",
                "opnd2_mode": "x",
                "opnd_count": 1,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": true,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 1,
                "op_enc": "M",
                "opc": 151,
                "opc_reg_bits": false,
                "opnd0_mode": "w",
                "opnd1_mode": "x",
                "opnd2_mode": "x",
                "opnd_count": 1,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": true,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 1,
                "op_enc": "M",
                "opc": 152,
                "opc_reg_bits": false,
                "opnd0_mode": "w",
                "opnd1_mode": "x",
                "opnd2_mode": "x",
                "opnd_count": 1,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": true,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 1,
                "op_enc": "M",
                "opc": 153,
                "opc_reg_bits": false,
                "opnd0_mode": "w",
                "opnd1_mode": "x",
                "opnd2_mode": "x",
                "opnd_count": 1,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": true,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 1,
                "op_enc": "M",
                "opc": 154,
                "opc_reg_bits": false,
                "opnd0_mode": "w",
                "opnd1_mode": "x",
                "opnd2_mode": "x",
                "opnd_count": 1,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": true,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 1,
                "op_enc": "M",
                "opc": 155,
                "opc_reg_bits": false,
                "opnd0_mode": "w",
                "opnd1_mode": "x",
                "opnd2_mode": "x",
                "opnd_count": 1,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": true,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 1,
                "op_enc": "M",
                "opc": 156,
                "opc_reg_bits": false,
                "opnd0_mode": "w",
                "opnd1_mode": "x",
                "opnd2_mode": "x",
                "opnd_count": 1,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": true,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 1,
                "op_enc": "M",
                "opc": 157,
                "opc_reg_bits": false,
                "opnd0_mode": "w",
                "opnd1_mode": "x",
                "opnd2_mode": "x",
                "opnd_count": 1,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": true,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 1,
                "op_enc": "M",
                "opc": 158,
                "opc_reg_bits": false,
                "opnd0_mode": "w",
                "opnd1_mode": "x",
                "opnd2_mode": "x",
                "opnd_count": 1,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": true,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 1,
                "op_enc": "M",
                "opc": 159,
                "opc_reg_bits": false,
                "opnd0_mode": "w",
                "opnd1_mode": "x",
                "opnd2_mode": "x",
                "opnd_count": 1,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            }
        ]
    },
    {
        "cmd": "CMD_JCXZ",
        "encs": [
            {
                "disp_is_rel": true,
                "esc": false,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 1,
                "op_enc": "D8",
                "opc": 227,
                "opc_reg_bits": false,
                "opnd0_mode": "r",
                "opnd1_mode": "x",
                "opnd2_mode": "x",
                "opnd_count": 1,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            }
        ]
    },
    {
        "cmd": "CMD_JMPr",
        "encs": [
            {
                "disp_is_rel": true,
                "esc": false,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 1,
                "op_enc": "D8",
                "opc": 235,
                "opc_reg_bits": false,
                "opnd0_mode": "r",
                "opnd1_mode": "x",
                "opnd2_mode": "x",
                "opnd_count": 1,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "S"
            },
            {
                "disp_is_rel": true,
                "esc": false,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 1,
                "op_enc": "D32",
                "opc": 233,
                "opc_reg_bits": false,
                "opnd0_mode": "r",
                "opnd1_mode": "x",
                "opnd2_mode": "x",
                "opnd_count": 1,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            }
        ]
    },
    {
        "cmd": "CMD_LEA",
        "encs": [
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 2,
                "op_enc": "RM",
                "opc": 141,
                "opc_reg_bits": false,
                "opnd0_mode": "w",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            }
        ]
    },
    {
        "cmd": "CMD_LODS",
        "encs": [
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 0,
                "op_enc": "ZO",
                "opc": 172,
                "opc_reg_bits": false,
                "opnd0_mode": "w",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 0,
                "op_enc": "ZO",
                "opc": 173,
                "opc_reg_bits": false,
                "opnd0_mode": "w",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            }
        ]
    },
    {
        "cmd": "CMD_LOOP",
        "encs": [
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 1,
                "op_enc": "D8",
                "opc": 226,
                "opc_reg_bits": false,
                "opnd0_mode": "r",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "S"
            }
        ]
    },
    {
        "cmd": "CMD_MOV",
        "encs": [
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 2,
                "op_enc": "MR",
                "opc": 136,
                "opc_reg_bits": false,
                "opnd0_mode": "w",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 2,
                "op_enc": "MR",
                "opc": 137,
                "opc_reg_bits": false,
                "opnd0_mode": "w",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 2,
                "op_enc": "RM",
                "opc": 138,
                "opc_reg_bits": false,
                "opnd0_mode": "w",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 2,
                "op_enc": "RM",
                "opc": 139,
                "opc_reg_bits": false,
                "opnd0_mode": "w",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 2,
                "op_enc": "MR",
                "opc": 140,
                "opc_reg_bits": false,
                "opnd0_mode": "w",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 2,
                "op_enc": "RM",
                "opc": 142,
                "opc_reg_bits": false,
                "opnd0_mode": "w",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": null,
                "ib": true,
                "iw_or_id": false,
                "num_opnds": 2,
                "op_enc": "OI",
                "opc": 176,
                "opc_reg_bits": true,
                "opnd0_mode": "w",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": true,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": null,
                "ib": false,
                "iw_or_id": true,
                "num_opnds": 2,
                "op_enc": "OI",
                "opc": 184,
                "opc_reg_bits": true,
                "opnd0_mode": "w",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": true,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": 0,
                "ib": true,
                "iw_or_id": false,
                "num_opnds": 2,
                "op_enc": "MI",
                "opc": 198,
                "opc_reg_bits": false,
                "opnd0_mode": "w",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": 0,
                "ib": false,
                "iw_or_id": true,
                "num_opnds": 2,
                "op_enc": "MI",
                "opc": 199,
                "opc_reg_bits": false,
                "opnd0_mode": "w",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            }
        ]
    },
    {
        "cmd": "CMD_MOVS",
        "encs": [
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 0,
                "op_enc": "ZO",
                "opc": 164,
                "opc_reg_bits": false,
                "opnd0_mode": "w",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 0,
                "op_enc": "ZO",
                "opc": 165,
                "opc_reg_bits": false,
                "opnd0_mode": "w",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            }
        ]
    },
    {
        "cmd": "CMD_MOVSX",
        "encs": [
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 2,
                "op_enc": "RM",
                "opc": 99,
                "opc_reg_bits": false,
                "opnd0_mode": "w",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "S"
            },
            {
                "disp_is_rel": false,
                "esc": true,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 2,
                "op_enc": "RM",
                "opc": 190,
                "opc_reg_bits": false,
                "opnd0_mode": "w",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "S"
            },
            {
                "disp_is_rel": false,
                "esc": true,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 2,
                "op_enc": "RM",
                "opc": 191,
                "opc_reg_bits": false,
                "opnd0_mode": "w",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "S"
            }
        ]
    },
    {
        "cmd": "CMD_MOVZX",
        "encs": [
            {
                "disp_is_rel": false,
                "esc": true,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 2,
                "op_enc": "RM",
                "opc": 182,
                "opc_reg_bits": false,
                "opnd0_mode": "w",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": true,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 2,
                "op_enc": "RM",
                "opc": 183,
                "opc_reg_bits": false,
                "opnd0_mode": "w",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            }
        ]
    },
    {
        "cmd": "CMD_MUL",
        "encs": [
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": 4,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 1,
                "op_enc": "M",
                "opc": 246,
                "opc_reg_bits": false,
                "opnd0_mode": "W",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": 4,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 1,
                "op_enc": "M",
                "opc": 247,
                "opc_reg_bits": false,
                "opnd0_mode": "w",
                "opnd1_mode": "W",
                "opnd2_mode": "r",
                "opnd_count": 3,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            }
        ]
    },
    {
        "cmd": "CMD_NEG",
        "encs": [
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": 3,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 1,
                "op_enc": "M",
                "opc": 246,
                "opc_reg_bits": false,
                "opnd0_mode": "W",
                "opnd1_mode": "x",
                "opnd2_mode": "x",
                "opnd_count": 1,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": 3,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 1,
                "op_enc": "M",
                "opc": 247,
                "opc_reg_bits": false,
                "opnd0_mode": "W",
                "opnd1_mode": "x",
                "opnd2_mode": "x",
                "opnd_count": 1,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            }
        ]
    },
    {
        "cmd": "CMD_NOP",
        "encs": [
            {
                "disp_is_rel": false,
                "esc": true,
                "ext": 0,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 1,
                "op_enc": "M",
                "opc": 31,
                "opc_reg_bits": false,
                "opnd0_mode": "W",
                "opnd1_mode": "x",
                "opnd2_mode": "x",
                "opnd_count": 1,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            }
        ]
    },
    {
        "cmd": "CMD_NOT",
        "encs": [
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": 2,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 1,
                "op_enc": "M",
                "opc": 246,
                "opc_reg_bits": false,
                "opnd0_mode": "W",
                "opnd1_mode": "1",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": 2,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 1,
                "op_enc": "M",
                "opc": 247,
                "opc_reg_bits": false,
                "opnd0_mode": "W",
                "opnd1_mode": "1",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            }
        ]
    },
    {
        "cmd": "CMD_OR",
        "encs": [
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 2,
                "op_enc": "MR",
                "opc": 8,
                "opc_reg_bits": false,
                "opnd0_mode": "W",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 2,
                "op_enc": "MR",
                "opc": 9,
                "opc_reg_bits": false,
                "opnd0_mode": "W",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 2,
                "op_enc": "RM",
                "opc": 10,
                "opc_reg_bits": false,
                "opnd0_mode": "W",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 2,
                "op_enc": "RM",
                "opc": 11,
                "opc_reg_bits": false,
                "opnd0_mode": "W",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": null,
                "ib": true,
                "iw_or_id": false,
                "num_opnds": 1,
                "op_enc": "I",
                "opc": 12,
                "opc_reg_bits": false,
                "opnd0_mode": "W",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": null,
                "ib": false,
                "iw_or_id": true,
                "num_opnds": 1,
                "op_enc": "I",
                "opc": 13,
                "opc_reg_bits": false,
                "opnd0_mode": "W",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": 1,
                "ib": true,
                "iw_or_id": false,
                "num_opnds": 2,
                "op_enc": "MI",
                "opc": 128,
                "opc_reg_bits": false,
                "opnd0_mode": "W",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": 1,
                "ib": false,
                "iw_or_id": true,
                "num_opnds": 2,
                "op_enc": "MI",
                "opc": 129,
                "opc_reg_bits": false,
                "opnd0_mode": "W",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": 1,
                "ib": true,
                "iw_or_id": false,
                "num_opnds": 2,
                "op_enc": "MI",
                "opc": 131,
                "opc_reg_bits": false,
                "opnd0_mode": "W",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "S"
            }
        ]
    },
    {
        "cmd": "CMD_POP",
        "encs": [
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 1,
                "op_enc": "O",
                "opc": 88,
                "opc_reg_bits": true,
                "opnd0_mode": "w",
                "opnd1_mode": "x",
                "opnd2_mode": "x",
                "opnd_count": 1,
                "rb": false,
                "rw_or_rd": true,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": 0,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 1,
                "op_enc": "M",
                "opc": 143,
                "opc_reg_bits": false,
                "opnd0_mode": "w",
                "opnd1_mode": "x",
                "opnd2_mode": "x",
                "opnd_count": 1,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            }
        ]
    },
    {
        "cmd": "CMD_POPA",
        "encs": [
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 0,
                "op_enc": "ZO",
                "opc": 97,
                "opc_reg_bits": false,
                "opnd0_mode": "x",
                "opnd1_mode": "x",
                "opnd2_mode": "x",
                "opnd_count": 0,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            }
        ]
    },
    {
        "cmd": "CMD_POPF",
        "encs": [
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 0,
                "op_enc": "ZO",
                "opc": 157,
                "opc_reg_bits": false,
                "opnd0_mode": "x",
                "opnd1_mode": "x",
                "opnd2_mode": "x",
                "opnd_count": 0,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            }
        ]
    },
    {
        "cmd": "CMD_PUSH",
        "encs": [
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 1,
                "op_enc": "O",
                "opc": 80,
                "opc_reg_bits": true,
                "opnd0_mode": "r",
                "opnd1_mode": "x",
                "opnd2_mode": "x",
                "opnd_count": 1,
                "rb": false,
                "rw_or_rd": true,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": null,
                "ib": true,
                "iw_or_id": false,
                "num_opnds": 1,
                "op_enc": "I",
                "opc": 106,
                "opc_reg_bits": false,
                "opnd0_mode": "r",
                "opnd1_mode": "x",
                "opnd2_mode": "x",
                "opnd_count": 1,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": null,
                "ib": false,
                "iw_or_id": true,
                "num_opnds": 1,
                "op_enc": "I",
                "opc": 104,
                "opc_reg_bits": false,
                "opnd0_mode": "r",
                "opnd1_mode": "x",
                "opnd2_mode": "x",
                "opnd_count": 1,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": 6,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 1,
                "op_enc": "M",
                "opc": 255,
                "opc_reg_bits": false,
                "opnd0_mode": "r",
                "opnd1_mode": "x",
                "opnd2_mode": "x",
                "opnd_count": 1,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            }
        ]
    },
    {
        "cmd": "CMD_PUSHA",
        "encs": [
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 0,
                "op_enc": "ZO",
                "opc": 96,
                "opc_reg_bits": false,
                "opnd0_mode": "x",
                "opnd1_mode": "x",
                "opnd2_mode": "x",
                "opnd_count": 0,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            }
        ]
    },
    {
        "cmd": "CMD_PUSHF",
        "encs": [
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 0,
                "op_enc": "ZO",
                "opc": 156,
                "opc_reg_bits": false,
                "opnd0_mode": "x",
                "opnd1_mode": "x",
                "opnd2_mode": "x",
                "opnd_count": 0,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            }
        ]
    },
    {
        "cmd": "CMD_RET",
        "encs": [
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 0,
                "op_enc": "ZO",
                "opc": 195,
                "opc_reg_bits": false,
                "opnd0_mode": "x",
                "opnd1_mode": "x",
                "opnd2_mode": "x",
                "opnd_count": 0,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 0,
                "op_enc": "ZO",
                "opc": 203,
                "opc_reg_bits": false,
                "opnd0_mode": "x",
                "opnd1_mode": "x",
                "opnd2_mode": "x",
                "opnd_count": 0,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            }
        ]
    },
    {
        "cmd": "CMD_SAHF",
        "encs": [
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 0,
                "op_enc": "ZO",
                "opc": 158,
                "opc_reg_bits": false,
                "opnd0_mode": "r",
                "opnd1_mode": "x",
                "opnd2_mode": "x",
                "opnd_count": 1,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            }
        ]
    },
    {
        "cmd": "CMD_LAHF",
        "encs": [
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 0,
                "op_enc": "ZO",
                "opc": 159,
                "opc_reg_bits": false,
                "opnd0_mode": "r",
                "opnd1_mode": "x",
                "opnd2_mode": "x",
                "opnd_count": 1,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            }
        ]
    },
    {
        "cmd": "CMD_SBB",
        "encs": [
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 2,
                "op_enc": "MR",
                "opc": 24,
                "opc_reg_bits": false,
                "opnd0_mode": "W",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 2,
                "op_enc": "MR",
                "opc": 25,
                "opc_reg_bits": false,
                "opnd0_mode": "W",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 2,
                "op_enc": "RM",
                "opc": 26,
                "opc_reg_bits": false,
                "opnd0_mode": "W",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 2,
                "op_enc": "RM",
                "opc": 27,
                "opc_reg_bits": false,
                "opnd0_mode": "W",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": null,
                "ib": true,
                "iw_or_id": false,
                "num_opnds": 1,
                "op_enc": "I",
                "opc": 28,
                "opc_reg_bits": false,
                "opnd0_mode": "W",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": null,
                "ib": false,
                "iw_or_id": true,
                "num_opnds": 2,
                "op_enc": "MI",
                "opc": 29,
                "opc_reg_bits": false,
                "opnd0_mode": "W",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": 3,
                "ib": true,
                "iw_or_id": false,
                "num_opnds": 2,
                "op_enc": "MI",
                "opc": 128,
                "opc_reg_bits": false,
                "opnd0_mode": "W",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": 3,
                "ib": false,
                "iw_or_id": true,
                "num_opnds": 2,
                "op_enc": "MI",
                "opc": 129,
                "opc_reg_bits": false,
                "opnd0_mode": "W",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": 3,
                "ib": true,
                "iw_or_id": false,
                "num_opnds": 2,
                "op_enc": "MI",
                "opc": 131,
                "opc_reg_bits": false,
                "opnd0_mode": "W",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "S"
            }
        ]
    },
    {
        "cmd": "CMD_SCAS",
        "encs": [
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 0,
                "op_enc": "ZO",
                "opc": 174,
                "opc_reg_bits": false,
                "opnd0_mode": "r",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 0,
                "op_enc": "ZO",
                "opc": 175,
                "opc_reg_bits": false,
                "opnd0_mode": "r",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            }
        ]
    },
    {
        "cmd": "CMD_SHLD",
        "encs": [
            {
                "disp_is_rel": false,
                "esc": true,
                "ext": null,
                "ib": true,
                "iw_or_id": false,
                "num_opnds": 3,
                "op_enc": "MRI",
                "opc": 164,
                "opc_reg_bits": false,
                "opnd0_mode": "W",
                "opnd1_mode": "r",
                "opnd2_mode": "r",
                "opnd_count": 3,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": true,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 3,
                "op_enc": "MRC",
                "opc": 165,
                "opc_reg_bits": false,
                "opnd0_mode": "W",
                "opnd1_mode": "r",
                "opnd2_mode": "r",
                "opnd_count": 3,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            }
        ]
    },
    {
        "cmd": "CMD_SHRD",
        "encs": [
            {
                "disp_is_rel": false,
                "esc": true,
                "ext": null,
                "ib": true,
                "iw_or_id": false,
                "num_opnds": 3,
                "op_enc": "MRI",
                "opc": 172,
                "opc_reg_bits": false,
                "opnd0_mode": "W",
                "opnd1_mode": "r",
                "opnd2_mode": "r",
                "opnd_count": 3,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": true,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 3,
                "op_enc": "MRC",
                "opc": 173,
                "opc_reg_bits": false,
                "opnd0_mode": "W",
                "opnd1_mode": "r",
                "opnd2_mode": "r",
                "opnd_count": 3,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            }
        ]
    },
    {
        "cmd": "CMD_STC",
        "encs": [
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 0,
                "op_enc": "ZO",
                "opc": 249,
                "opc_reg_bits": false,
                "opnd0_mode": "x",
                "opnd1_mode": "x",
                "opnd2_mode": "x",
                "opnd_count": 0,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            }
        ]
    },
    {
        "cmd": "CMD_STD",
        "encs": [
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 0,
                "op_enc": "ZO",
                "opc": 253,
                "opc_reg_bits": false,
                "opnd0_mode": "x",
                "opnd1_mode": "x",
                "opnd2_mode": "x",
                "opnd_count": 0,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            }
        ]
    },
    {
        "cmd": "CMD_STOS",
        "encs": [
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 0,
                "op_enc": "ZO",
                "opc": 170,
                "opc_reg_bits": false,
                "opnd0_mode": "w",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 0,
                "op_enc": "ZO",
                "opc": 171,
                "opc_reg_bits": false,
                "opnd0_mode": "w",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            }
        ]
    },
    {
        "cmd": "CMD_SUB",
        "encs": [
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 2,
                "op_enc": "MR",
                "opc": 40,
                "opc_reg_bits": false,
                "opnd0_mode": "W",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 2,
                "op_enc": "MR",
                "opc": 41,
                "opc_reg_bits": false,
                "opnd0_mode": "W",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 2,
                "op_enc": "RM",
                "opc": 42,
                "opc_reg_bits": false,
                "opnd0_mode": "W",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 2,
                "op_enc": "RM",
                "opc": 43,
                "opc_reg_bits": false,
                "opnd0_mode": "W",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": null,
                "ib": true,
                "iw_or_id": false,
                "num_opnds": 1,
                "op_enc": "I",
                "opc": 44,
                "opc_reg_bits": false,
                "opnd0_mode": "W",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": null,
                "ib": false,
                "iw_or_id": true,
                "num_opnds": 1,
                "op_enc": "I",
                "opc": 45,
                "opc_reg_bits": false,
                "opnd0_mode": "W",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": 5,
                "ib": true,
                "iw_or_id": false,
                "num_opnds": 2,
                "op_enc": "MI",
                "opc": 128,
                "opc_reg_bits": false,
                "opnd0_mode": "W",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": 5,
                "ib": false,
                "iw_or_id": true,
                "num_opnds": 2,
                "op_enc": "MI",
                "opc": 129,
                "opc_reg_bits": false,
                "opnd0_mode": "W",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": 5,
                "ib": true,
                "iw_or_id": false,
                "num_opnds": 2,
                "op_enc": "MI",
                "opc": 131,
                "opc_reg_bits": false,
                "opnd0_mode": "W",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "S"
            }
        ]
    },
    {
        "cmd": "CMD_TEST",
        "encs": [
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 2,
                "op_enc": "MR",
                "opc": 132,
                "opc_reg_bits": false,
                "opnd0_mode": "r",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 2,
                "op_enc": "MR",
                "opc": 133,
                "opc_reg_bits": false,
                "opnd0_mode": "r",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": null,
                "ib": true,
                "iw_or_id": false,
                "num_opnds": 1,
                "op_enc": "I",
                "opc": 168,
                "opc_reg_bits": false,
                "opnd0_mode": "r",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": null,
                "ib": false,
                "iw_or_id": true,
                "num_opnds": 1,
                "op_enc": "I",
                "opc": 169,
                "opc_reg_bits": false,
                "opnd0_mode": "r",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": 0,
                "ib": true,
                "iw_or_id": false,
                "num_opnds": 2,
                "op_enc": "MI",
                "opc": 246,
                "opc_reg_bits": false,
                "opnd0_mode": "r",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": 0,
                "ib": false,
                "iw_or_id": true,
                "num_opnds": 2,
                "op_enc": "MI",
                "opc": 247,
                "opc_reg_bits": false,
                "opnd0_mode": "r",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            }
        ]
    },
    {
        "cmd": "CMD_XCHG",
        "encs": [
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 2,
                "op_enc": "RM",
                "opc": 134,
                "opc_reg_bits": false,
                "opnd0_mode": "W",
                "opnd1_mode": "W",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 2,
                "op_enc": "RM",
                "opc": 135,
                "opc_reg_bits": false,
                "opnd0_mode": "W",
                "opnd1_mode": "W",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 2,
                "op_enc": "AO",
                "opc": 144,
                "opc_reg_bits": true,
                "opnd0_mode": "W",
                "opnd1_mode": "W",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": true,
                "source_sign_ext": "Z"
            }
        ]
    },
    {
        "cmd": "CMD_XOR",
        "encs": [
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 2,
                "op_enc": "MR",
                "opc": 48,
                "opc_reg_bits": false,
                "opnd0_mode": "W",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 2,
                "op_enc": "MR",
                "opc": 49,
                "opc_reg_bits": false,
                "opnd0_mode": "W",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 2,
                "op_enc": "RM",
                "opc": 50,
                "opc_reg_bits": false,
                "opnd0_mode": "W",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 2,
                "op_enc": "RM",
                "opc": 51,
                "opc_reg_bits": false,
                "opnd0_mode": "W",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": null,
                "ib": true,
                "iw_or_id": false,
                "num_opnds": 1,
                "op_enc": "I",
                "opc": 52,
                "opc_reg_bits": false,
                "opnd0_mode": "W",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": null,
                "ib": false,
                "iw_or_id": true,
                "num_opnds": 1,
                "op_enc": "I",
                "opc": 53,
                "opc_reg_bits": false,
                "opnd0_mode": "W",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": 6,
                "ib": true,
                "iw_or_id": false,
                "num_opnds": 2,
                "op_enc": "MI",
                "opc": 128,
                "opc_reg_bits": false,
                "opnd0_mode": "W",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": 6,
                "ib": false,
                "iw_or_id": true,
                "num_opnds": 2,
                "op_enc": "MI",
                "opc": 129,
                "opc_reg_bits": false,
                "opnd0_mode": "W",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": 6,
                "ib": true,
                "iw_or_id": false,
                "num_opnds": 2,
                "op_enc": "MI",
                "opc": 131,
                "opc_reg_bits": false,
                "opnd0_mode": "W",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "S"
            }
        ]
    },
    {
        "cmd": "CMD_SHL",
        "encs": [
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": 4,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 1,
                "op_enc": "M",
                "opc": 208,
                "opc_reg_bits": false,
                "opnd0_mode": "W",
                "opnd1_mode": "1",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": true,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": 4,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 2,
                "op_enc": "MC",
                "opc": 210,
                "opc_reg_bits": false,
                "opnd0_mode": "W",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": true,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": 4,
                "ib": true,
                "iw_or_id": false,
                "num_opnds": 2,
                "op_enc": "MI",
                "opc": 192,
                "opc_reg_bits": false,
                "opnd0_mode": "W",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": true,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": 4,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 1,
                "op_enc": "M",
                "opc": 209,
                "opc_reg_bits": false,
                "opnd0_mode": "W",
                "opnd1_mode": "1",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": 4,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 2,
                "op_enc": "MC",
                "opc": 211,
                "opc_reg_bits": false,
                "opnd0_mode": "W",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": 4,
                "ib": true,
                "iw_or_id": false,
                "num_opnds": 2,
                "op_enc": "MI",
                "opc": 193,
                "opc_reg_bits": false,
                "opnd0_mode": "W",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            }
        ]
    },
    {
        "cmd": "CMD_SAR",
        "encs": [
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": 7,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 1,
                "op_enc": "M",
                "opc": 208,
                "opc_reg_bits": false,
                "opnd0_mode": "W",
                "opnd1_mode": "1",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": true,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": 7,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 2,
                "op_enc": "MC",
                "opc": 210,
                "opc_reg_bits": false,
                "opnd0_mode": "W",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": true,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": 7,
                "ib": true,
                "iw_or_id": false,
                "num_opnds": 2,
                "op_enc": "MI",
                "opc": 192,
                "opc_reg_bits": false,
                "opnd0_mode": "W",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": true,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": 7,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 1,
                "op_enc": "M",
                "opc": 209,
                "opc_reg_bits": false,
                "opnd0_mode": "W",
                "opnd1_mode": "1",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": 7,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 2,
                "op_enc": "MC",
                "opc": 211,
                "opc_reg_bits": false,
                "opnd0_mode": "W",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": 7,
                "ib": true,
                "iw_or_id": false,
                "num_opnds": 2,
                "op_enc": "MI",
                "opc": 193,
                "opc_reg_bits": false,
                "opnd0_mode": "W",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            }
        ]
    },
    {
        "cmd": "CMD_SHR",
        "encs": [
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": 5,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 1,
                "op_enc": "M",
                "opc": 208,
                "opc_reg_bits": false,
                "opnd0_mode": "W",
                "opnd1_mode": "1",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": true,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": 5,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 2,
                "op_enc": "MC",
                "opc": 210,
                "opc_reg_bits": false,
                "opnd0_mode": "W",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": true,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": 5,
                "ib": true,
                "iw_or_id": false,
                "num_opnds": 2,
                "op_enc": "MI",
                "opc": 192,
                "opc_reg_bits": false,
                "opnd0_mode": "W",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": true,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": 5,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 1,
                "op_enc": "M",
                "opc": 209,
                "opc_reg_bits": false,
                "opnd0_mode": "W",
                "opnd1_mode": "1",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": 5,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 2,
                "op_enc": "MC",
                "opc": 211,
                "opc_reg_bits": false,
                "opnd0_mode": "W",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": 5,
                "ib": true,
                "iw_or_id": false,
                "num_opnds": 2,
                "op_enc": "MI",
                "opc": 193,
                "opc_reg_bits": false,
                "opnd0_mode": "W",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            }
        ]
    },
    {
        "cmd": "CMD_ROL",
        "encs": [
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": 0,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 1,
                "op_enc": "M",
                "opc": 208,
                "opc_reg_bits": false,
                "opnd0_mode": "W",
                "opnd1_mode": "1",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": true,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": 0,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 2,
                "op_enc": "MC",
                "opc": 210,
                "opc_reg_bits": false,
                "opnd0_mode": "W",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": true,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": 0,
                "ib": true,
                "iw_or_id": false,
                "num_opnds": 2,
                "op_enc": "MI",
                "opc": 192,
                "opc_reg_bits": false,
                "opnd0_mode": "W",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": true,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": 0,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 1,
                "op_enc": "M",
                "opc": 209,
                "opc_reg_bits": false,
                "opnd0_mode": "W",
                "opnd1_mode": "1",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": 0,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 2,
                "op_enc": "MC",
                "opc": 211,
                "opc_reg_bits": false,
                "opnd0_mode": "W",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": 0,
                "ib": true,
                "iw_or_id": false,
                "num_opnds": 2,
                "op_enc": "MI",
                "opc": 193,
                "opc_reg_bits": false,
                "opnd0_mode": "W",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            }
        ]
    },
    {
        "cmd": "CMD_RCL",
        "encs": [
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": 2,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 1,
                "op_enc": "M",
                "opc": 208,
                "opc_reg_bits": false,
                "opnd0_mode": "W",
                "opnd1_mode": "1",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": true,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": 2,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 2,
                "op_enc": "MC",
                "opc": 210,
                "opc_reg_bits": false,
                "opnd0_mode": "W",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": true,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": 2,
                "ib": true,
                "iw_or_id": false,
                "num_opnds": 2,
                "op_enc": "MI",
                "opc": 192,
                "opc_reg_bits": false,
                "opnd0_mode": "W",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": true,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": 2,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 1,
                "op_enc": "M",
                "opc": 209,
                "opc_reg_bits": false,
                "opnd0_mode": "W",
                "opnd1_mode": "1",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": 2,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 2,
                "op_enc": "MC",
                "opc": 211,
                "opc_reg_bits": false,
                "opnd0_mode": "W",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": 2,
                "ib": true,
                "iw_or_id": false,
                "num_opnds": 2,
                "op_enc": "MI",
                "opc": 193,
                "opc_reg_bits": false,
                "opnd0_mode": "W",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            }
        ]
    },
    {
        "cmd": "CMD_ROR",
        "encs": [
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": 1,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 1,
                "op_enc": "M",
                "opc": 208,
                "opc_reg_bits": false,
                "opnd0_mode": "W",
                "opnd1_mode": "1",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": true,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": 1,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 2,
                "op_enc": "MC",
                "opc": 210,
                "opc_reg_bits": false,
                "opnd0_mode": "W",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": true,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": 1,
                "ib": true,
                "iw_or_id": false,
                "num_opnds": 2,
                "op_enc": "MI",
                "opc": 192,
                "opc_reg_bits": false,
                "opnd0_mode": "W",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": true,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": 1,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 1,
                "op_enc": "M",
                "opc": 209,
                "opc_reg_bits": false,
                "opnd0_mode": "W",
                "opnd1_mode": "1",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": 1,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 2,
                "op_enc": "MC",
                "opc": 211,
                "opc_reg_bits": false,
                "opnd0_mode": "W",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": 1,
                "ib": true,
                "iw_or_id": false,
                "num_opnds": 2,
                "op_enc": "MI",
                "opc": 193,
                "opc_reg_bits": false,
                "opnd0_mode": "W",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            }
        ]
    },
    {
        "cmd": "CMD_RCR",
        "encs": [
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": 3,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 1,
                "op_enc": "M",
                "opc": 208,
                "opc_reg_bits": false,
                "opnd0_mode": "W",
                "opnd1_mode": "1",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": true,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": 3,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 2,
                "op_enc": "MC",
                "opc": 210,
                "opc_reg_bits": false,
                "opnd0_mode": "W",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": true,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": 3,
                "ib": true,
                "iw_or_id": false,
                "num_opnds": 2,
                "op_enc": "MI",
                "opc": 192,
                "opc_reg_bits": false,
                "opnd0_mode": "W",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": true,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": 3,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 1,
                "op_enc": "M",
                "opc": 209,
                "opc_reg_bits": false,
                "opnd0_mode": "W",
                "opnd1_mode": "1",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": 3,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 2,
                "op_enc": "MC",
                "opc": 211,
                "opc_reg_bits": false,
                "opnd0_mode": "W",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": 3,
                "ib": true,
                "iw_or_id": false,
                "num_opnds": 2,
                "op_enc": "MI",
                "opc": 193,
                "opc_reg_bits": false,
                "opnd0_mode": "W",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            }
        ]
    },
    {
        "cmd": "CMD_CALLr",
        "encs": [
            {
                "disp_is_rel": true,
                "esc": false,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 1,
                "op_enc": "D32",
                "opc": 232,
                "opc_reg_bits": false,
                "opnd0_mode": "r",
                "opnd1_mode": "x",
                "opnd2_mode": "x",
                "opnd_count": 1,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            }
        ]
    },
    {
        "cmd": "CMD_CALLi",
        "encs": [
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": 2,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 1,
                "op_enc": "M",
                "opc": 255,
                "opc_reg_bits": false,
                "opnd0_mode": "r",
                "opnd1_mode": "x",
                "opnd2_mode": "x",
                "opnd_count": 1,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            }
        ]
    },
    {
        "cmd": "CMD_JMPi",
        "encs": [
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": 4,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 1,
                "op_enc": "M",
                "opc": 255,
                "opc_reg_bits": false,
                "opnd0_mode": "r",
                "opnd1_mode": "x",
                "opnd2_mode": "x",
                "opnd_count": 1,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            }
        ]
    },
    {
        "cmd": "CMD_JNO",
        "encs": [
            {
                "disp_is_rel": true,
                "esc": false,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 1,
                "op_enc": "D8",
                "opc": 113,
                "opc_reg_bits": false,
                "opnd0_mode": "r",
                "opnd1_mode": "x",
                "opnd2_mode": "x",
                "opnd_count": 1,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": true,
                "esc": true,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 1,
                "op_enc": "D32",
                "opc": 129,
                "opc_reg_bits": false,
                "opnd0_mode": "r",
                "opnd1_mode": "x",
                "opnd2_mode": "x",
                "opnd_count": 1,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            }
        ]
    },
    {
        "cmd": "CMD_JB",
        "encs": [
            {
                "disp_is_rel": true,
                "esc": false,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 1,
                "op_enc": "D8",
                "opc": 114,
                "opc_reg_bits": false,
                "opnd0_mode": "r",
                "opnd1_mode": "x",
                "opnd2_mode": "x",
                "opnd_count": 1,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": true,
                "esc": true,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 1,
                "op_enc": "D32",
                "opc": 130,
                "opc_reg_bits": false,
                "opnd0_mode": "r",
                "opnd1_mode": "x",
                "opnd2_mode": "x",
                "opnd_count": 1,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            }
        ]
    },
    {
        "cmd": "CMD_JAE",
        "encs": [
            {
                "disp_is_rel": true,
                "esc": false,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 1,
                "op_enc": "D8",
                "opc": 115,
                "opc_reg_bits": false,
                "opnd0_mode": "r",
                "opnd1_mode": "x",
                "opnd2_mode": "x",
                "opnd_count": 1,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": true,
                "esc": true,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 1,
                "op_enc": "D32",
                "opc": 131,
                "opc_reg_bits": false,
                "opnd0_mode": "r",
                "opnd1_mode": "x",
                "opnd2_mode": "x",
                "opnd_count": 1,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            }
        ]
    },
    {
        "cmd": "CMD_JE",
        "encs": [
            {
                "disp_is_rel": true,
                "esc": false,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 1,
                "op_enc": "D8",
                "opc": 116,
                "opc_reg_bits": false,
                "opnd0_mode": "r",
                "opnd1_mode": "x",
                "opnd2_mode": "x",
                "opnd_count": 1,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": true,
                "esc": true,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 1,
                "op_enc": "D32",
                "opc": 132,
                "opc_reg_bits": false,
                "opnd0_mode": "r",
                "opnd1_mode": "x",
                "opnd2_mode": "x",
                "opnd_count": 1,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            }
        ]
    },
    {
        "cmd": "CMD_JNE",
        "encs": [
            {
                "disp_is_rel": true,
                "esc": false,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 1,
                "op_enc": "D8",
                "opc": 117,
                "opc_reg_bits": false,
                "opnd0_mode": "r",
                "opnd1_mode": "x",
                "opnd2_mode": "x",
                "opnd_count": 1,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": true,
                "esc": true,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 1,
                "op_enc": "D32",
                "opc": 133,
                "opc_reg_bits": false,
                "opnd0_mode": "r",
                "opnd1_mode": "x",
                "opnd2_mode": "x",
                "opnd_count": 1,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            }
        ]
    },
    {
        "cmd": "CMD_JBE",
        "encs": [
            {
                "disp_is_rel": true,
                "esc": false,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 1,
                "op_enc": "D8",
                "opc": 118,
                "opc_reg_bits": false,
                "opnd0_mode": "r",
                "opnd1_mode": "x",
                "opnd2_mode": "x",
                "opnd_count": 1,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": true,
                "esc": true,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 1,
                "op_enc": "D32",
                "opc": 134,
                "opc_reg_bits": false,
                "opnd0_mode": "r",
                "opnd1_mode": "x",
                "opnd2_mode": "x",
                "opnd_count": 1,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            }
        ]
    },
    {
        "cmd": "CMD_JA",
        "encs": [
            {
                "disp_is_rel": true,
                "esc": false,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 1,
                "op_enc": "D8",
                "opc": 119,
                "opc_reg_bits": false,
                "opnd0_mode": "r",
                "opnd1_mode": "x",
                "opnd2_mode": "x",
                "opnd_count": 1,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": true,
                "esc": true,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 1,
                "op_enc": "D32",
                "opc": 135,
                "opc_reg_bits": false,
                "opnd0_mode": "r",
                "opnd1_mode": "x",
                "opnd2_mode": "x",
                "opnd_count": 1,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            }
        ]
    },
    {
        "cmd": "CMD_JS",
        "encs": [
            {
                "disp_is_rel": true,
                "esc": false,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 1,
                "op_enc": "D8",
                "opc": 120,
                "opc_reg_bits": false,
                "opnd0_mode": "r",
                "opnd1_mode": "x",
                "opnd2_mode": "x",
                "opnd_count": 1,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": true,
                "esc": true,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 1,
                "op_enc": "D32",
                "opc": 136,
                "opc_reg_bits": false,
                "opnd0_mode": "r",
                "opnd1_mode": "x",
                "opnd2_mode": "x",
                "opnd_count": 1,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            }
        ]
    },
    {
        "cmd": "CMD_JNS",
        "encs": [
            {
                "disp_is_rel": true,
                "esc": false,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 1,
                "op_enc": "D8",
                "opc": 121,
                "opc_reg_bits": false,
                "opnd0_mode": "r",
                "opnd1_mode": "x",
                "opnd2_mode": "x",
                "opnd_count": 1,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": true,
                "esc": true,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 1,
                "op_enc": "D32",
                "opc": 137,
                "opc_reg_bits": false,
                "opnd0_mode": "r",
                "opnd1_mode": "x",
                "opnd2_mode": "x",
                "opnd_count": 1,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            }
        ]
    },
    {
        "cmd": "CMD_JP",
        "encs": [
            {
                "disp_is_rel": true,
                "esc": false,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 1,
                "op_enc": "D8",
                "opc": 122,
                "opc_reg_bits": false,
                "opnd0_mode": "r",
                "opnd1_mode": "x",
                "opnd2_mode": "x",
                "opnd_count": 1,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": true,
                "esc": true,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 1,
                "op_enc": "D32",
                "opc": 138,
                "opc_reg_bits": false,
                "opnd0_mode": "r",
                "opnd1_mode": "x",
                "opnd2_mode": "x",
                "opnd_count": 1,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            }
        ]
    },
    {
        "cmd": "CMD_JNP",
        "encs": [
            {
                "disp_is_rel": true,
                "esc": false,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 1,
                "op_enc": "D8",
                "opc": 123,
                "opc_reg_bits": false,
                "opnd0_mode": "r",
                "opnd1_mode": "x",
                "opnd2_mode": "x",
                "opnd_count": 1,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": true,
                "esc": true,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 1,
                "op_enc": "D32",
                "opc": 139,
                "opc_reg_bits": false,
                "opnd0_mode": "r",
                "opnd1_mode": "x",
                "opnd2_mode": "x",
                "opnd_count": 1,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            }
        ]
    },
    {
        "cmd": "CMD_JL",
        "encs": [
            {
                "disp_is_rel": true,
                "esc": false,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 1,
                "op_enc": "D8",
                "opc": 124,
                "opc_reg_bits": false,
                "opnd0_mode": "r",
                "opnd1_mode": "x",
                "opnd2_mode": "x",
                "opnd_count": 1,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": true,
                "esc": true,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 1,
                "op_enc": "D32",
                "opc": 140,
                "opc_reg_bits": false,
                "opnd0_mode": "r",
                "opnd1_mode": "x",
                "opnd2_mode": "x",
                "opnd_count": 1,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            }
        ]
    },
    {
        "cmd": "CMD_JNL",
        "encs": [
            {
                "disp_is_rel": true,
                "esc": false,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 1,
                "op_enc": "D8",
                "opc": 125,
                "opc_reg_bits": false,
                "opnd0_mode": "r",
                "opnd1_mode": "x",
                "opnd2_mode": "x",
                "opnd_count": 1,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": true,
                "esc": true,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 1,
                "op_enc": "D32",
                "opc": 141,
                "opc_reg_bits": false,
                "opnd0_mode": "r",
                "opnd1_mode": "x",
                "opnd2_mode": "x",
                "opnd_count": 1,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            }
        ]
    },
    {
        "cmd": "CMD_JLE",
        "encs": [
            {
                "disp_is_rel": true,
                "esc": false,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 1,
                "op_enc": "D8",
                "opc": 126,
                "opc_reg_bits": false,
                "opnd0_mode": "r",
                "opnd1_mode": "x",
                "opnd2_mode": "x",
                "opnd_count": 1,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": true,
                "esc": true,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 1,
                "op_enc": "D32",
                "opc": 142,
                "opc_reg_bits": false,
                "opnd0_mode": "r",
                "opnd1_mode": "x",
                "opnd2_mode": "x",
                "opnd_count": 1,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            }
        ]
    },
    {
        "cmd": "CMD_JG",
        "encs": [
            {
                "disp_is_rel": true,
                "esc": false,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 1,
                "op_enc": "D8",
                "opc": 127,
                "opc_reg_bits": false,
                "opnd0_mode": "r",
                "opnd1_mode": "x",
                "opnd2_mode": "x",
                "opnd_count": 1,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            },
            {
                "disp_is_rel": true,
                "esc": true,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 1,
                "op_enc": "D32",
                "opc": 143,
                "opc_reg_bits": false,
                "opnd0_mode": "r",
                "opnd1_mode": "x",
                "opnd2_mode": "x",
                "opnd_count": 1,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            }
        ]
    },
    {
        "cmd": "CMD_LOOPE",
        "encs": [
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 1,
                "op_enc": "D8",
                "opc": 225,
                "opc_reg_bits": false,
                "opnd0_mode": "r",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "S"
            }
        ]
    },
    {
        "cmd": "CMD_LOOPNE",
        "encs": [
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 1,
                "op_enc": "D8",
                "opc": 224,
                "opc_reg_bits": false,
                "opnd0_mode": "r",
                "opnd1_mode": "r",
                "opnd2_mode": "x",
                "opnd_count": 2,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "S"
            }
        ]
    },
    {
        "cmd": "CMD_LEAVE",
        "encs": [
            {
                "disp_is_rel": false,
                "esc": false,
                "ext": null,
                "ib": false,
                "iw_or_id": false,
                "num_opnds": 0,
                "op_enc": "ZO",
                "opc": 201,
                "opc_reg_bits": false,
                "opnd0_mode": "x",
                "opnd1_mode": "x",
                "opnd2_mode": "x",
                "opnd_count": 0,
                "rb": false,
                "rw_or_rd": false,
                "source_sign_ext": "Z"
            }
        ]
    }
]
