5 b 1 * 0
8 /data/cf/uvpd1/sn3/trevorw/trevorw/projects/covered/diags/verilog -t main -vcd int1.vcd -o int1.cdd -v int1.v
3 0 $root "$root" NA 0 0 1
3 0 main "main" int1.v 1 16 1
2 1 3 110011 1 0 20004 0 0 32 96 0 0 0 0 0 0 0 0
2 2 3 d000d 0 1 400 0 0 a
2 3 3 d0011 1 48 7006 1 2
2 4 4 110011 1 0 20004 0 0 32 96 0 0 0 0 0 0 0 0
2 5 4 d000d 0 1 400 0 0 b
2 6 4 d0011 1 48 7006 4 5
2 7 5 110011 1 0 20004 0 0 32 96 0 0 0 0 0 0 0 0
2 8 5 d000d 0 1 400 0 0 c
2 9 5 d0011 1 48 7006 7 8
1 a 3 83000d 1 0 31 0 32 97 aa aa aa aa aa aa aa aa
1 b 4 83000d 1 0 31 0 32 97 aa aa aa aa aa aa aa aa
1 c 5 83000d 1 0 31 0 32 33 aa aa aa aa aa aa aa aa
4 3 0 0
4 6 0 0
4 9 0 0
3 1 main.$u0 "main.$u0" int1.v 0 14 1
