-- all messages logged in file D:/darbas/lattice/orange_crab/lm32_tutor/platform1/reveal_error.log
-- Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
C:/lscc/diamond/3.12/ispfpga/vhdl_packages/standard.vhd(9): INFO: analyzing package 'standard' (VHDL-1014)
-- Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
C:/lscc/diamond/3.12/ispfpga/vhdl_packages/std_1164.vhd(15): INFO: analyzing package 'std_logic_1164' (VHDL-1014)
C:/lscc/diamond/3.12/ispfpga/vhdl_packages/std_1164.vhd(178): INFO: analyzing package body 'std_logic_1164' (VHDL-1013)
-- Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
C:/lscc/diamond/3.12/ispfpga/vhdl_packages/mgc_qsim.vhd(18): INFO: analyzing package 'qsim_logic' (VHDL-1014)
C:/lscc/diamond/3.12/ispfpga/vhdl_packages/mgc_qsim.vhd(753): INFO: analyzing package body 'qsim_logic' (VHDL-1013)
-- Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
C:/lscc/diamond/3.12/ispfpga/vhdl_packages/numeric_bit.vhd(54): INFO: analyzing package 'numeric_bit' (VHDL-1014)
C:/lscc/diamond/3.12/ispfpga/vhdl_packages/numeric_bit.vhd(834): INFO: analyzing package body 'numeric_bit' (VHDL-1013)
-- Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
C:/lscc/diamond/3.12/ispfpga/vhdl_packages/numeric_std.vhd(57): INFO: analyzing package 'numeric_std' (VHDL-1014)
C:/lscc/diamond/3.12/ispfpga/vhdl_packages/numeric_std.vhd(874): INFO: analyzing package body 'numeric_std' (VHDL-1013)
-- Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
C:/lscc/diamond/3.12/ispfpga/vhdl_packages/textio.vhd(13): INFO: analyzing package 'textio' (VHDL-1014)
C:/lscc/diamond/3.12/ispfpga/vhdl_packages/textio.vhd(114): INFO: analyzing package body 'textio' (VHDL-1013)
-- Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
C:/lscc/diamond/3.12/ispfpga/vhdl_packages/std_logic_textio.vhd(26): INFO: analyzing package 'std_logic_textio' (VHDL-1014)
C:/lscc/diamond/3.12/ispfpga/vhdl_packages/std_logic_textio.vhd(72): INFO: analyzing package body 'std_logic_textio' (VHDL-1013)
-- Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_misc.vhd(30): INFO: analyzing package 'std_logic_misc' (VHDL-1014)
C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_misc.vhd(182): INFO: analyzing package body 'std_logic_misc' (VHDL-1013)
-- Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
C:/lscc/diamond/3.12/ispfpga/vhdl_packages/math_real.vhd(56): INFO: analyzing package 'math_real' (VHDL-1014)
C:/lscc/diamond/3.12/ispfpga/vhdl_packages/math_real.vhd(685): INFO: analyzing package body 'math_real' (VHDL-1013)
-- Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
C:/lscc/diamond/3.12/ispfpga/vhdl_packages/mixed_lang_vltype.vhd(9): INFO: analyzing package 'vl_types' (VHDL-1014)
C:/lscc/diamond/3.12/ispfpga/vhdl_packages/mixed_lang_vltype.vhd(88): INFO: analyzing package body 'vl_types' (VHDL-1013)
-- Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_arit.vhd(25): INFO: analyzing package 'std_logic_arith' (VHDL-1014)
C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_arit.vhd(206): INFO: analyzing package body 'std_logic_arith' (VHDL-1013)
-- Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_attr.vhd(39): INFO: analyzing package 'attributes' (VHDL-1014)
-- Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_sign.vhd(35): INFO: analyzing package 'std_logic_signed' (VHDL-1014)
C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_sign.vhd(96): INFO: analyzing package body 'std_logic_signed' (VHDL-1013)
-- Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_unsi.vhd(35): INFO: analyzing package 'std_logic_unsigned' (VHDL-1014)
C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_unsi.vhd(94): INFO: analyzing package body 'std_logic_unsigned' (VHDL-1013)
-- Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.vhd' (VHDL-1481)
C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.vhd(27): INFO: analyzing package 'components' (VHDL-1014)
-- Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/orca4.vhd' (VHDL-1481)
C:/lscc/diamond/3.12/ispfpga/vhdl_packages/orca4.vhd(35): INFO: analyzing package 'orcacomp' (VHDL-1014)
-- Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
C:/lscc/diamond/3.12/ispfpga/vhdl_packages/synattr.vhd(50): INFO: analyzing package 'attributes' (VHDL-1014)
-- Analyzing VHDL file 'D:/darbas/lattice/orange_crab/lm32_tutor/platform1/soc/platform1_vhd.vhd' (VHDL-1481)
D:/darbas/lattice/orange_crab/lm32_tutor/platform1/soc/platform1_vhd.vhd(4): INFO: analyzing entity 'platform1_vhd' (VHDL-1012)
D:/darbas/lattice/orange_crab/lm32_tutor/platform1/soc/platform1_vhd.vhd(29): INFO: analyzing architecture 'platform1_vhd_a' (VHDL-1010)
-- Analyzing VHDL file 'D:/darbas/lattice/orange_crab/lm32_tutor/src/spi/fpgacfg_pkg.vhd' (VHDL-1481)
D:/darbas/lattice/orange_crab/lm32_tutor/src/spi/fpgacfg_pkg.vhd(19): INFO: analyzing package 'fpgacfg_pkg' (VHDL-1014)
-- Analyzing VHDL file 'D:/darbas/lattice/orange_crab/lm32_tutor/src/alive.vhd' (VHDL-1481)
D:/darbas/lattice/orange_crab/lm32_tutor/src/alive.vhd(20): INFO: analyzing entity 'alive' (VHDL-1012)
D:/darbas/lattice/orange_crab/lm32_tutor/src/alive.vhd(31): INFO: analyzing architecture 'alive_arch' (VHDL-1010)
-- Analyzing VHDL file 'D:/darbas/lattice/orange_crab/lm32_tutor/src/spi/mem_package.vhd' (VHDL-1481)
D:/darbas/lattice/orange_crab/lm32_tutor/src/spi/mem_package.vhd(13): INFO: analyzing package 'mem_package' (VHDL-1014)
-- Analyzing VHDL file 'D:/darbas/lattice/orange_crab/lm32_tutor/src/revision/revision.vhd' (VHDL-1481)
D:/darbas/lattice/orange_crab/lm32_tutor/src/revision/revision.vhd(13): INFO: analyzing package 'revisions' (VHDL-1014)
-- Analyzing VHDL file 'D:/darbas/lattice/orange_crab/lm32_tutor/src/spi/mcfg_components.vhd' (VHDL-1481)
D:/darbas/lattice/orange_crab/lm32_tutor/src/spi/mcfg_components.vhd(16): INFO: analyzing package 'mcfg_components' (VHDL-1014)
-- Analyzing VHDL file 'D:/darbas/lattice/orange_crab/lm32_tutor/src/spi/mcfg32wm_fsm.vhd' (VHDL-1481)
D:/darbas/lattice/orange_crab/lm32_tutor/src/spi/mcfg32wm_fsm.vhd(16): INFO: analyzing entity 'mcfg32wm_fsm' (VHDL-1012)
D:/darbas/lattice/orange_crab/lm32_tutor/src/spi/mcfg32wm_fsm.vhd(37): INFO: analyzing architecture 'mcfg32wm_fsm_arch' (VHDL-1010)
-- Analyzing VHDL file 'D:/darbas/lattice/orange_crab/lm32_tutor/src/spi/fpgacfg.vhd' (VHDL-1481)
D:/darbas/lattice/orange_crab/lm32_tutor/src/spi/fpgacfg.vhd(19): INFO: analyzing entity 'fpgacfg' (VHDL-1012)
D:/darbas/lattice/orange_crab/lm32_tutor/src/spi/fpgacfg.vhd(49): INFO: analyzing architecture 'fpgacfg_arch' (VHDL-1010)
-- Analyzing VHDL file 'D:/darbas/lattice/orange_crab/lm32_tutor/ip/fifo_dc_32x32/fifo_dc_32x32/fifo_dc_32x32.vhd' (VHDL-1481)
D:/darbas/lattice/orange_crab/lm32_tutor/ip/fifo_dc_32x32/fifo_dc_32x32/fifo_dc_32x32.vhd(12): INFO: analyzing entity 'fifo_dc_32x32' (VHDL-1012)
D:/darbas/lattice/orange_crab/lm32_tutor/ip/fifo_dc_32x32/fifo_dc_32x32/fifo_dc_32x32.vhd(26): INFO: analyzing architecture 'structure' (VHDL-1010)
-- Analyzing VHDL file 'D:/darbas/lattice/orange_crab/lm32_tutor/src/FT601/synth/FT601_top.vhd' (VHDL-1481)
D:/darbas/lattice/orange_crab/lm32_tutor/src/FT601/synth/FT601_top.vhd(11): ERROR: 'fifo_pack' is not compiled in library 'work' (VHDL-1240)
D:/darbas/lattice/orange_crab/lm32_tutor/src/FT601/synth/FT601_top.vhd(16): INFO: analyzing entity 'ft601_top' (VHDL-1012)
D:/darbas/lattice/orange_crab/lm32_tutor/src/FT601/synth/FT601_top.vhd(68): ERROR: unit 'ft601_top' ignored due to previous errors (VHDL-1284)
-- VHDL file 'D:/darbas/lattice/orange_crab/lm32_tutor/src/FT601/synth/FT601_top.vhd' ignored due to errors (VHDL-1482)
ERROR: Failed to parse design.
