$comment
	File created using the following command:
		vcd file ALU1BIT.msim.vcd -direction
$end
$date
	Thu May 10 16:40:58 2018
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module ALU1BIT_vlg_vec_tst $end
$var reg 1 ! a $end
$var reg 1 " Ainvert $end
$var reg 1 # b $end
$var reg 1 $ Binvert $end
$var reg 1 % Cin $end
$var reg 2 & Operation [1:0] $end
$var wire 1 ' Cout $end
$var wire 1 ( Result $end
$var wire 1 ) sampler $end
$scope module i1 $end
$var wire 1 * gnd $end
$var wire 1 + vcc $end
$var wire 1 , unknown $end
$var tri1 1 - devclrn $end
$var tri1 1 . devpor $end
$var tri1 1 / devoe $end
$var wire 1 0 I3|f~0_combout $end
$var wire 1 1 Ainvert~combout $end
$var wire 1 2 a~combout $end
$var wire 1 3 Cin~combout $end
$var wire 1 4 b~combout $end
$var wire 1 5 Binvert~combout $end
$var wire 1 6 I4|f~0_combout $end
$var wire 1 7 I7|Cout~0_combout $end
$var wire 1 8 I8|out1~0_combout $end
$var wire 1 9 I9|Mux0~0_combout $end
$var wire 1 : I9|Mux0~1_combout $end
$var wire 1 ; Operation~combout [1] $end
$var wire 1 < Operation~combout [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
b10 &
0'
0(
x)
0*
1+
x,
1-
1.
1/
00
01
02
03
04
05
06
07
08
09
0:
0<
1;
$end
#40000
1#
14
0)
18
16
1:
1(
#80000
1!
0#
12
04
1)
17
10
06
07
1'
0'
#120000
1#
14
0)
08
16
0:
17
0(
1'
#160000
