+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|               clk_fpga_0 |               clk_fpga_0 |         kyberBD_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/D|
|               clk_fpga_0 |               clk_fpga_0 |         kyberBD_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]/D|
|               clk_fpga_0 |               clk_fpga_0 |          kyberBD_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/D|
|               clk_fpga_0 |               clk_fpga_0 |            kyberBD_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d_reg[0]/D|
|               clk_fpga_0 |               clk_fpga_0 |            kyberBD_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[0]/D|
|               clk_fpga_0 |               clk_fpga_0 |kyberBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/D|
|               clk_fpga_0 |               clk_fpga_0 |kyberBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/D|
|               clk_fpga_0 |               clk_fpga_0 |         kyberBD_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]/D|
|               clk_fpga_0 |               clk_fpga_0 |          kyberBD_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/D|
|               clk_fpga_0 |               clk_fpga_0 |            kyberBD_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[1]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                 kyberBD_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[1]/D|
|               clk_fpga_0 |               clk_fpga_0 |         kyberBD_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[29]/D|
|               clk_fpga_0 |               clk_fpga_0 |          kyberBD_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[3]/D|
|               clk_fpga_0 |               clk_fpga_0 |kyberBD_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg/D|
|               clk_fpga_0 |               clk_fpga_0 |         kyberBD_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/D|
|               clk_fpga_0 |               clk_fpga_0 |         kyberBD_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[20]/D|
|               clk_fpga_0 |               clk_fpga_0 |         kyberBD_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[26]/D|
|               clk_fpga_0 |               clk_fpga_0 |         kyberBD_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[12]/D|
|               clk_fpga_0 |               clk_fpga_0 |          kyberBD_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[4]/D|
|               clk_fpga_0 |               clk_fpga_0 |         kyberBD_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/D|
|               clk_fpga_0 |               clk_fpga_0 |         kyberBD_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/D|
|               clk_fpga_0 |               clk_fpga_0 |         kyberBD_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/D|
|               clk_fpga_0 |               clk_fpga_0 |         kyberBD_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[16]/D|
|               clk_fpga_0 |               clk_fpga_0 |         kyberBD_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
