##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for LED_Driver_Gear_ClkInternal
		4.2::Critical Path Report for LED_Driver_LRBWS_ClkInternal
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (LED_Driver_LRBWS_ClkInternal:R vs. LED_Driver_LRBWS_ClkInternal:R)
		5.2::Critical Path Report for (LED_Driver_Gear_ClkInternal:R vs. LED_Driver_Gear_ClkInternal:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 8
Clock: CyBUS_CLK                     | N/A                   | Target: 48.00 MHz  | 
Clock: CyBUS_CLK(fixed-function)     | N/A                   | Target: 48.00 MHz  | 
Clock: CyILO                         | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                         | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK                  | N/A                   | Target: 48.00 MHz  | 
Clock: CyPLL_OUT                     | N/A                   | Target: 48.00 MHz  | 
Clock: LED_Driver_Gear_ClkInternal   | Frequency: 80.29 MHz  | Target: 0.03 MHz   | 
Clock: LED_Driver_LRBWS_ClkInternal  | Frequency: 77.99 MHz  | Target: 0.15 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock                  Capture Clock                 Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
----------------------------  ----------------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
LED_Driver_Gear_ClkInternal   LED_Driver_Gear_ClkInternal   3.25625e+007     32550046    N/A              N/A         N/A              N/A         N/A              N/A         
LED_Driver_LRBWS_ClkInternal  LED_Driver_LRBWS_ClkInternal  6.52083e+006     6508012     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name     Clock to Out  Clock Name:Phase             
------------  ------------  ---------------------------  
Com(0)_PAD    25141         CyBUS_CLK:R                  
Com(1)_PAD    24377         CyBUS_CLK:R                  
Com(2)_PAD    24369         CyBUS_CLK:R                  
Com(3)_PAD    25662         CyBUS_CLK:R                  
Com(4)_PAD    24231         CyBUS_CLK:R                  
Com_1(0)_PAD  25020         CyBUS_CLK:R                  
Seg(0)_PAD    24459         CyBUS_CLK:R                  
Seg(1)_PAD    24026         CyBUS_CLK:R                  
Seg(10)_PAD   24281         CyBUS_CLK:R                  
Seg(11)_PAD   23940         CyBUS_CLK:R                  
Seg(12)_PAD   23087         CyBUS_CLK:R                  
Seg(13)_PAD   24748         CyBUS_CLK:R                  
Seg(14)_PAD   23954         CyBUS_CLK:R                  
Seg(15)_PAD   23512         CyBUS_CLK:R                  
Seg(16)_PAD   27135         CyBUS_CLK:R                  
Seg(17)_PAD   29216         CyBUS_CLK:R                  
Seg(18)_PAD   24214         CyBUS_CLK:R                  
Seg(19)_PAD   25472         CyBUS_CLK:R                  
Seg(2)_PAD    23619         CyBUS_CLK:R                  
Seg(20)_PAD   27491         CyBUS_CLK:R                  
Seg(21)_PAD   24162         CyBUS_CLK:R                  
Seg(22)_PAD   24874         CyBUS_CLK:R                  
Seg(23)_PAD   25379         CyBUS_CLK:R                  
Seg(3)_PAD    24060         CyBUS_CLK:R                  
Seg(4)_PAD    23726         CyBUS_CLK:R                  
Seg(5)_PAD    24777         CyBUS_CLK:R                  
Seg(6)_PAD    26674         CyBUS_CLK:R                  
Seg(7)_PAD    24344         CyBUS_CLK:R                  
Seg(8)_PAD    22658         CyBUS_CLK:R                  
Seg(9)_PAD    23292         CyBUS_CLK:R                  
Seg_1(0)_PAD  24438         CyBUS_CLK:R                  
Seg_1(1)_PAD  24318         CyBUS_CLK:R                  
Seg_1(2)_PAD  24068         CyBUS_CLK:R                  
Seg_1(3)_PAD  24785         CyBUS_CLK:R                  
Seg_1(4)_PAD  24203         CyBUS_CLK:R                  
Seg_1(5)_PAD  24460         CyBUS_CLK:R                  
Seg_1(6)_PAD  24331         CyBUS_CLK:R                  
Tx_En(0)_PAD  27211         CyBUS_CLK(fixed-function):R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for LED_Driver_Gear_ClkInternal
*********************************************************
Clock: LED_Driver_Gear_ClkInternal
Frequency: 80.29 MHz | Target: 0.03 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_Gear:tc\/q
Path End       : \LED_Driver_Gear:bLED_PWM:PwmDP:u0\/cs_addr_1
Capture Clock  : \LED_Driver_Gear:bLED_PWM:PwmDP:u0\/clock
Path slack     : 32550046p

Capture Clock Arrival Time                                                                    0
+ Clock path delay                                                                            0
+ Cycle adjust (LED_Driver_Gear_ClkInternal:R#1 vs. LED_Driver_Gear_ClkInternal:R#2)   32562500
- Setup time                                                                              -8670
------------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                         32553830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3784
-------------------------------------   ---- 
End-of-path arrival time (ps)           3784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver_Gear:tc\/clock_0                               macrocell5          0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\LED_Driver_Gear:tc\/q                         macrocell5      1250   1250  32550046  RISE       1
\LED_Driver_Gear:bLED_PWM:PwmDP:u0\/cs_addr_1  datapathcell1   2534   3784  32550046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver_Gear:bLED_PWM:PwmDP:u0\/clock                  datapathcell1       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for LED_Driver_LRBWS_ClkInternal
**********************************************************
Clock: LED_Driver_LRBWS_ClkInternal
Frequency: 77.99 MHz | Target: 0.15 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_LRBWS:tc\/q
Path End       : \LED_Driver_LRBWS:bLED_PWM:PwmDP:u0\/cs_addr_1
Capture Clock  : \LED_Driver_LRBWS:bLED_PWM:PwmDP:u0\/clock
Path slack     : 6508012p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (LED_Driver_LRBWS_ClkInternal:R#1 vs. LED_Driver_LRBWS_ClkInternal:R#2)   6520833
- Setup time                                                                               -8670
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           6512163

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4151
-------------------------------------   ---- 
End-of-path arrival time (ps)           4151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver_LRBWS:tc\/clock_0                              macrocell11         0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\LED_Driver_LRBWS:tc\/q                         macrocell11     1250   1250  6508012  RISE       1
\LED_Driver_LRBWS:bLED_PWM:PwmDP:u0\/cs_addr_1  datapathcell2   2901   4151  6508012  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver_LRBWS:bLED_PWM:PwmDP:u0\/clock                 datapathcell2       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (LED_Driver_LRBWS_ClkInternal:R vs. LED_Driver_LRBWS_ClkInternal:R)
*************************************************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_LRBWS:tc\/q
Path End       : \LED_Driver_LRBWS:bLED_PWM:PwmDP:u0\/cs_addr_1
Capture Clock  : \LED_Driver_LRBWS:bLED_PWM:PwmDP:u0\/clock
Path slack     : 6508012p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (LED_Driver_LRBWS_ClkInternal:R#1 vs. LED_Driver_LRBWS_ClkInternal:R#2)   6520833
- Setup time                                                                               -8670
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           6512163

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4151
-------------------------------------   ---- 
End-of-path arrival time (ps)           4151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver_LRBWS:tc\/clock_0                              macrocell11         0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\LED_Driver_LRBWS:tc\/q                         macrocell11     1250   1250  6508012  RISE       1
\LED_Driver_LRBWS:bLED_PWM:PwmDP:u0\/cs_addr_1  datapathcell2   2901   4151  6508012  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver_LRBWS:bLED_PWM:PwmDP:u0\/clock                 datapathcell2       0      0  RISE       1


5.2::Critical Path Report for (LED_Driver_Gear_ClkInternal:R vs. LED_Driver_Gear_ClkInternal:R)
***********************************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_Gear:tc\/q
Path End       : \LED_Driver_Gear:bLED_PWM:PwmDP:u0\/cs_addr_1
Capture Clock  : \LED_Driver_Gear:bLED_PWM:PwmDP:u0\/clock
Path slack     : 32550046p

Capture Clock Arrival Time                                                                    0
+ Clock path delay                                                                            0
+ Cycle adjust (LED_Driver_Gear_ClkInternal:R#1 vs. LED_Driver_Gear_ClkInternal:R#2)   32562500
- Setup time                                                                              -8670
------------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                         32553830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3784
-------------------------------------   ---- 
End-of-path arrival time (ps)           3784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver_Gear:tc\/clock_0                               macrocell5          0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\LED_Driver_Gear:tc\/q                         macrocell5      1250   1250  32550046  RISE       1
\LED_Driver_Gear:bLED_PWM:PwmDP:u0\/cs_addr_1  datapathcell1   2534   3784  32550046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver_Gear:bLED_PWM:PwmDP:u0\/clock                  datapathcell1       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_LRBWS:tc\/q
Path End       : \LED_Driver_LRBWS:bLED_PWM:PwmDP:u0\/cs_addr_1
Capture Clock  : \LED_Driver_LRBWS:bLED_PWM:PwmDP:u0\/clock
Path slack     : 6508012p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (LED_Driver_LRBWS_ClkInternal:R#1 vs. LED_Driver_LRBWS_ClkInternal:R#2)   6520833
- Setup time                                                                               -8670
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           6512163

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4151
-------------------------------------   ---- 
End-of-path arrival time (ps)           4151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver_LRBWS:tc\/clock_0                              macrocell11         0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\LED_Driver_LRBWS:tc\/q                         macrocell11     1250   1250  6508012  RISE       1
\LED_Driver_LRBWS:bLED_PWM:PwmDP:u0\/cs_addr_1  datapathcell2   2901   4151  6508012  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver_LRBWS:bLED_PWM:PwmDP:u0\/clock                 datapathcell2       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_LRBWS:bLED_PWM:cnt_state_0\/q
Path End       : \LED_Driver_LRBWS:bLED_PWM:PwmDP:u0\/cs_addr_0
Capture Clock  : \LED_Driver_LRBWS:bLED_PWM:PwmDP:u0\/clock
Path slack     : 6508621p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (LED_Driver_LRBWS_ClkInternal:R#1 vs. LED_Driver_LRBWS_ClkInternal:R#2)   6520833
- Setup time                                                                               -8670
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           6512163

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3542
-------------------------------------   ---- 
End-of-path arrival time (ps)           3542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver_LRBWS:bLED_PWM:cnt_state_0\/clock_0            macrocell14         0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\LED_Driver_LRBWS:bLED_PWM:cnt_state_0\/q       macrocell14     1250   1250  6508621  RISE       1
\LED_Driver_LRBWS:bLED_PWM:PwmDP:u0\/cs_addr_0  datapathcell2   2292   3542  6508621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver_LRBWS:bLED_PWM:PwmDP:u0\/clock                 datapathcell2       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_LRBWS:bLED_PWM:PwmDP:u0\/z1_comb
Path End       : \LED_Driver_LRBWS:bLED_PWM:initialization\/main_2
Capture Clock  : \LED_Driver_LRBWS:bLED_PWM:initialization\/clock_0
Path slack     : 6511896p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (LED_Driver_LRBWS_ClkInternal:R#1 vs. LED_Driver_LRBWS_ClkInternal:R#2)   6520833
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5428
-------------------------------------   ---- 
End-of-path arrival time (ps)           5428
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver_LRBWS:bLED_PWM:PwmDP:u0\/clock                 datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\LED_Driver_LRBWS:bLED_PWM:PwmDP:u0\/z1_comb       datapathcell2   2220   2220  6511896  RISE       1
\LED_Driver_LRBWS:bLED_PWM:initialization\/main_2  macrocell10     3208   5428  6511896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver_LRBWS:bLED_PWM:initialization\/clock_0         macrocell10         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_LRBWS:bLED_PWM:PwmDP:u0\/z1_comb
Path End       : \LED_Driver_LRBWS:bLED_PWM:init_cnt_0\/main_1
Capture Clock  : \LED_Driver_LRBWS:bLED_PWM:init_cnt_0\/clock_0
Path slack     : 6511900p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (LED_Driver_LRBWS_ClkInternal:R#1 vs. LED_Driver_LRBWS_ClkInternal:R#2)   6520833
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5424
-------------------------------------   ---- 
End-of-path arrival time (ps)           5424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver_LRBWS:bLED_PWM:PwmDP:u0\/clock                 datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\LED_Driver_LRBWS:bLED_PWM:PwmDP:u0\/z1_comb   datapathcell2   2220   2220  6511896  RISE       1
\LED_Driver_LRBWS:bLED_PWM:init_cnt_0\/main_1  macrocell13     3204   5424  6511900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver_LRBWS:bLED_PWM:init_cnt_0\/clock_0             macrocell13         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_LRBWS:bLED_PWM:PwmDP:u0\/z1_comb
Path End       : \LED_Driver_LRBWS:Net_856\/main_2
Capture Clock  : \LED_Driver_LRBWS:Net_856\/clock_0
Path slack     : 6511909p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (LED_Driver_LRBWS_ClkInternal:R#1 vs. LED_Driver_LRBWS_ClkInternal:R#2)   6520833
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5415
-------------------------------------   ---- 
End-of-path arrival time (ps)           5415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver_LRBWS:bLED_PWM:PwmDP:u0\/clock                 datapathcell2       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\LED_Driver_LRBWS:bLED_PWM:PwmDP:u0\/z1_comb  datapathcell2   2220   2220  6511896  RISE       1
\LED_Driver_LRBWS:Net_856\/main_2             macrocell9      3195   5415  6511909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver_LRBWS:Net_856\/clock_0                         macrocell9          0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_LRBWS:bLED_PWM:PwmDP:u0\/z1_comb
Path End       : \LED_Driver_LRBWS:bLED_PWM:init_cnt_1\/main_1
Capture Clock  : \LED_Driver_LRBWS:bLED_PWM:init_cnt_1\/clock_0
Path slack     : 6511909p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (LED_Driver_LRBWS_ClkInternal:R#1 vs. LED_Driver_LRBWS_ClkInternal:R#2)   6520833
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5415
-------------------------------------   ---- 
End-of-path arrival time (ps)           5415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver_LRBWS:bLED_PWM:PwmDP:u0\/clock                 datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\LED_Driver_LRBWS:bLED_PWM:PwmDP:u0\/z1_comb   datapathcell2   2220   2220  6511896  RISE       1
\LED_Driver_LRBWS:bLED_PWM:init_cnt_1\/main_1  macrocell12     3195   5415  6511909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver_LRBWS:bLED_PWM:init_cnt_1\/clock_0             macrocell12         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_LRBWS:bLED_PWM:PwmDP:u0\/z1_comb
Path End       : \LED_Driver_LRBWS:tc\/main_1
Capture Clock  : \LED_Driver_LRBWS:tc\/clock_0
Path slack     : 6511915p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (LED_Driver_LRBWS_ClkInternal:R#1 vs. LED_Driver_LRBWS_ClkInternal:R#2)   6520833
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5408
-------------------------------------   ---- 
End-of-path arrival time (ps)           5408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver_LRBWS:bLED_PWM:PwmDP:u0\/clock                 datapathcell2       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\LED_Driver_LRBWS:bLED_PWM:PwmDP:u0\/z1_comb  datapathcell2   2220   2220  6511896  RISE       1
\LED_Driver_LRBWS:tc\/main_1                  macrocell11     3188   5408  6511915  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver_LRBWS:tc\/clock_0                              macrocell11         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_LRBWS:bLED_PWM:PwmDP:u0\/z1_comb
Path End       : \LED_Driver_LRBWS:bLED_PWM:cnt_state_0\/main_1
Capture Clock  : \LED_Driver_LRBWS:bLED_PWM:cnt_state_0\/clock_0
Path slack     : 6511915p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (LED_Driver_LRBWS_ClkInternal:R#1 vs. LED_Driver_LRBWS_ClkInternal:R#2)   6520833
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5408
-------------------------------------   ---- 
End-of-path arrival time (ps)           5408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver_LRBWS:bLED_PWM:PwmDP:u0\/clock                 datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\LED_Driver_LRBWS:bLED_PWM:PwmDP:u0\/z1_comb    datapathcell2   2220   2220  6511896  RISE       1
\LED_Driver_LRBWS:bLED_PWM:cnt_state_0\/main_1  macrocell14     3188   5408  6511915  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver_LRBWS:bLED_PWM:cnt_state_0\/clock_0            macrocell14         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_LRBWS:bLED_PWM:CtlReg\/control_0
Path End       : \LED_Driver_LRBWS:bLED_PWM:init_cnt_0\/main_0
Capture Clock  : \LED_Driver_LRBWS:bLED_PWM:init_cnt_0\/clock_0
Path slack     : 6512667p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (LED_Driver_LRBWS_ClkInternal:R#1 vs. LED_Driver_LRBWS_ClkInternal:R#2)   6520833
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4657
-------------------------------------   ---- 
End-of-path arrival time (ps)           4657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver_LRBWS:bLED_PWM:CtlReg\/clock                   controlcell4        0      0  RISE       1

Data path
pin name                                       model name    delay     AT    slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -------  ----  ------
\LED_Driver_LRBWS:bLED_PWM:CtlReg\/control_0   controlcell4   1210   1210  6512667  RISE       1
\LED_Driver_LRBWS:bLED_PWM:init_cnt_0\/main_0  macrocell13    3447   4657  6512667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver_LRBWS:bLED_PWM:init_cnt_0\/clock_0             macrocell13         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_LRBWS:bLED_PWM:CtlReg\/control_0
Path End       : \LED_Driver_LRBWS:bLED_PWM:initialization\/main_0
Capture Clock  : \LED_Driver_LRBWS:bLED_PWM:initialization\/clock_0
Path slack     : 6512667p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (LED_Driver_LRBWS_ClkInternal:R#1 vs. LED_Driver_LRBWS_ClkInternal:R#2)   6520833
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4656
-------------------------------------   ---- 
End-of-path arrival time (ps)           4656
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver_LRBWS:bLED_PWM:CtlReg\/clock                   controlcell4        0      0  RISE       1

Data path
pin name                                           model name    delay     AT    slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -------  ----  ------
\LED_Driver_LRBWS:bLED_PWM:CtlReg\/control_0       controlcell4   1210   1210  6512667  RISE       1
\LED_Driver_LRBWS:bLED_PWM:initialization\/main_0  macrocell10    3446   4656  6512667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver_LRBWS:bLED_PWM:initialization\/clock_0         macrocell10         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_LRBWS:bLED_PWM:CtlReg\/control_0
Path End       : \LED_Driver_LRBWS:Net_856\/main_0
Capture Clock  : \LED_Driver_LRBWS:Net_856\/clock_0
Path slack     : 6512687p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (LED_Driver_LRBWS_ClkInternal:R#1 vs. LED_Driver_LRBWS_ClkInternal:R#2)   6520833
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4637
-------------------------------------   ---- 
End-of-path arrival time (ps)           4637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver_LRBWS:bLED_PWM:CtlReg\/clock                   controlcell4        0      0  RISE       1

Data path
pin name                                      model name    delay     AT    slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -------  ----  ------
\LED_Driver_LRBWS:bLED_PWM:CtlReg\/control_0  controlcell4   1210   1210  6512667  RISE       1
\LED_Driver_LRBWS:Net_856\/main_0             macrocell9     3427   4637  6512687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver_LRBWS:Net_856\/clock_0                         macrocell9          0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_LRBWS:bLED_PWM:CtlReg\/control_0
Path End       : \LED_Driver_LRBWS:bLED_PWM:init_cnt_1\/main_0
Capture Clock  : \LED_Driver_LRBWS:bLED_PWM:init_cnt_1\/clock_0
Path slack     : 6512687p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (LED_Driver_LRBWS_ClkInternal:R#1 vs. LED_Driver_LRBWS_ClkInternal:R#2)   6520833
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4637
-------------------------------------   ---- 
End-of-path arrival time (ps)           4637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver_LRBWS:bLED_PWM:CtlReg\/clock                   controlcell4        0      0  RISE       1

Data path
pin name                                       model name    delay     AT    slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -------  ----  ------
\LED_Driver_LRBWS:bLED_PWM:CtlReg\/control_0   controlcell4   1210   1210  6512667  RISE       1
\LED_Driver_LRBWS:bLED_PWM:init_cnt_1\/main_0  macrocell12    3427   4637  6512687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver_LRBWS:bLED_PWM:init_cnt_1\/clock_0             macrocell12         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_LRBWS:bLED_PWM:CtlReg\/control_0
Path End       : \LED_Driver_LRBWS:tc\/main_0
Capture Clock  : \LED_Driver_LRBWS:tc\/clock_0
Path slack     : 6512990p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (LED_Driver_LRBWS_ClkInternal:R#1 vs. LED_Driver_LRBWS_ClkInternal:R#2)   6520833
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4333
-------------------------------------   ---- 
End-of-path arrival time (ps)           4333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver_LRBWS:bLED_PWM:CtlReg\/clock                   controlcell4        0      0  RISE       1

Data path
pin name                                      model name    delay     AT    slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -------  ----  ------
\LED_Driver_LRBWS:bLED_PWM:CtlReg\/control_0  controlcell4   1210   1210  6512667  RISE       1
\LED_Driver_LRBWS:tc\/main_0                  macrocell11    3123   4333  6512990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver_LRBWS:tc\/clock_0                              macrocell11         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_LRBWS:bLED_PWM:CtlReg\/control_0
Path End       : \LED_Driver_LRBWS:bLED_PWM:cnt_state_0\/main_0
Capture Clock  : \LED_Driver_LRBWS:bLED_PWM:cnt_state_0\/clock_0
Path slack     : 6512990p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (LED_Driver_LRBWS_ClkInternal:R#1 vs. LED_Driver_LRBWS_ClkInternal:R#2)   6520833
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4333
-------------------------------------   ---- 
End-of-path arrival time (ps)           4333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver_LRBWS:bLED_PWM:CtlReg\/clock                   controlcell4        0      0  RISE       1

Data path
pin name                                        model name    delay     AT    slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -------  ----  ------
\LED_Driver_LRBWS:bLED_PWM:CtlReg\/control_0    controlcell4   1210   1210  6512667  RISE       1
\LED_Driver_LRBWS:bLED_PWM:cnt_state_0\/main_0  macrocell14    3123   4333  6512990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver_LRBWS:bLED_PWM:cnt_state_0\/clock_0            macrocell14         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_LRBWS:bLED_PWM:init_cnt_1\/q
Path End       : \LED_Driver_LRBWS:bLED_PWM:init_cnt_0\/main_2
Capture Clock  : \LED_Driver_LRBWS:bLED_PWM:init_cnt_0\/clock_0
Path slack     : 6513195p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (LED_Driver_LRBWS_ClkInternal:R#1 vs. LED_Driver_LRBWS_ClkInternal:R#2)   6520833
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4128
-------------------------------------   ---- 
End-of-path arrival time (ps)           4128
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver_LRBWS:bLED_PWM:init_cnt_1\/clock_0             macrocell12         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver_LRBWS:bLED_PWM:init_cnt_1\/q       macrocell12   1250   1250  6513195  RISE       1
\LED_Driver_LRBWS:bLED_PWM:init_cnt_0\/main_2  macrocell13   2878   4128  6513195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver_LRBWS:bLED_PWM:init_cnt_0\/clock_0             macrocell13         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_LRBWS:bLED_PWM:init_cnt_1\/q
Path End       : \LED_Driver_LRBWS:bLED_PWM:initialization\/main_3
Capture Clock  : \LED_Driver_LRBWS:bLED_PWM:initialization\/clock_0
Path slack     : 6513199p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (LED_Driver_LRBWS_ClkInternal:R#1 vs. LED_Driver_LRBWS_ClkInternal:R#2)   6520833
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4124
-------------------------------------   ---- 
End-of-path arrival time (ps)           4124
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver_LRBWS:bLED_PWM:init_cnt_1\/clock_0             macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT    slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver_LRBWS:bLED_PWM:init_cnt_1\/q           macrocell12   1250   1250  6513195  RISE       1
\LED_Driver_LRBWS:bLED_PWM:initialization\/main_3  macrocell10   2874   4124  6513199  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver_LRBWS:bLED_PWM:initialization\/clock_0         macrocell10         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_LRBWS:bLED_PWM:init_cnt_1\/q
Path End       : \LED_Driver_LRBWS:bLED_PWM:init_cnt_1\/main_2
Capture Clock  : \LED_Driver_LRBWS:bLED_PWM:init_cnt_1\/clock_0
Path slack     : 6513201p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (LED_Driver_LRBWS_ClkInternal:R#1 vs. LED_Driver_LRBWS_ClkInternal:R#2)   6520833
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4123
-------------------------------------   ---- 
End-of-path arrival time (ps)           4123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver_LRBWS:bLED_PWM:init_cnt_1\/clock_0             macrocell12         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver_LRBWS:bLED_PWM:init_cnt_1\/q       macrocell12   1250   1250  6513195  RISE       1
\LED_Driver_LRBWS:bLED_PWM:init_cnt_1\/main_2  macrocell12   2873   4123  6513201  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver_LRBWS:bLED_PWM:init_cnt_1\/clock_0             macrocell12         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_LRBWS:bLED_PWM:initialization\/q
Path End       : \LED_Driver_LRBWS:Net_856\/main_1
Capture Clock  : \LED_Driver_LRBWS:Net_856\/clock_0
Path slack     : 6513476p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (LED_Driver_LRBWS_ClkInternal:R#1 vs. LED_Driver_LRBWS_ClkInternal:R#2)   6520833
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3847
-------------------------------------   ---- 
End-of-path arrival time (ps)           3847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver_LRBWS:bLED_PWM:initialization\/clock_0         macrocell10         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver_LRBWS:bLED_PWM:initialization\/q  macrocell10   1250   1250  6513476  RISE       1
\LED_Driver_LRBWS:Net_856\/main_1             macrocell9    2597   3847  6513476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver_LRBWS:Net_856\/clock_0                         macrocell9          0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_LRBWS:bLED_PWM:initialization\/q
Path End       : \LED_Driver_LRBWS:bLED_PWM:initialization\/main_1
Capture Clock  : \LED_Driver_LRBWS:bLED_PWM:initialization\/clock_0
Path slack     : 6513485p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (LED_Driver_LRBWS_ClkInternal:R#1 vs. LED_Driver_LRBWS_ClkInternal:R#2)   6520833
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3838
-------------------------------------   ---- 
End-of-path arrival time (ps)           3838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver_LRBWS:bLED_PWM:initialization\/clock_0         macrocell10         0      0  RISE       1

Data path
pin name                                           model name   delay     AT    slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver_LRBWS:bLED_PWM:initialization\/q       macrocell10   1250   1250  6513476  RISE       1
\LED_Driver_LRBWS:bLED_PWM:initialization\/main_1  macrocell10   2588   3838  6513485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver_LRBWS:bLED_PWM:initialization\/clock_0         macrocell10         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_LRBWS:bLED_PWM:init_cnt_0\/q
Path End       : \LED_Driver_LRBWS:bLED_PWM:init_cnt_1\/main_3
Capture Clock  : \LED_Driver_LRBWS:bLED_PWM:init_cnt_1\/clock_0
Path slack     : 6513774p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (LED_Driver_LRBWS_ClkInternal:R#1 vs. LED_Driver_LRBWS_ClkInternal:R#2)   6520833
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver_LRBWS:bLED_PWM:init_cnt_0\/clock_0             macrocell13         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver_LRBWS:bLED_PWM:init_cnt_0\/q       macrocell13   1250   1250  6513774  RISE       1
\LED_Driver_LRBWS:bLED_PWM:init_cnt_1\/main_3  macrocell12   2300   3550  6513774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver_LRBWS:bLED_PWM:init_cnt_1\/clock_0             macrocell12         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_LRBWS:bLED_PWM:init_cnt_0\/q
Path End       : \LED_Driver_LRBWS:bLED_PWM:init_cnt_0\/main_3
Capture Clock  : \LED_Driver_LRBWS:bLED_PWM:init_cnt_0\/clock_0
Path slack     : 6513786p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (LED_Driver_LRBWS_ClkInternal:R#1 vs. LED_Driver_LRBWS_ClkInternal:R#2)   6520833
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3538
-------------------------------------   ---- 
End-of-path arrival time (ps)           3538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver_LRBWS:bLED_PWM:init_cnt_0\/clock_0             macrocell13         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver_LRBWS:bLED_PWM:init_cnt_0\/q       macrocell13   1250   1250  6513774  RISE       1
\LED_Driver_LRBWS:bLED_PWM:init_cnt_0\/main_3  macrocell13   2288   3538  6513786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver_LRBWS:bLED_PWM:init_cnt_0\/clock_0             macrocell13         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_Gear:tc\/q
Path End       : \LED_Driver_Gear:bLED_PWM:PwmDP:u0\/cs_addr_1
Capture Clock  : \LED_Driver_Gear:bLED_PWM:PwmDP:u0\/clock
Path slack     : 32550046p

Capture Clock Arrival Time                                                                    0
+ Clock path delay                                                                            0
+ Cycle adjust (LED_Driver_Gear_ClkInternal:R#1 vs. LED_Driver_Gear_ClkInternal:R#2)   32562500
- Setup time                                                                              -8670
------------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                         32553830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3784
-------------------------------------   ---- 
End-of-path arrival time (ps)           3784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver_Gear:tc\/clock_0                               macrocell5          0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\LED_Driver_Gear:tc\/q                         macrocell5      1250   1250  32550046  RISE       1
\LED_Driver_Gear:bLED_PWM:PwmDP:u0\/cs_addr_1  datapathcell1   2534   3784  32550046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver_Gear:bLED_PWM:PwmDP:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_Gear:bLED_PWM:cnt_state_0\/q
Path End       : \LED_Driver_Gear:bLED_PWM:PwmDP:u0\/cs_addr_0
Capture Clock  : \LED_Driver_Gear:bLED_PWM:PwmDP:u0\/clock
Path slack     : 32550314p

Capture Clock Arrival Time                                                                    0
+ Clock path delay                                                                            0
+ Cycle adjust (LED_Driver_Gear_ClkInternal:R#1 vs. LED_Driver_Gear_ClkInternal:R#2)   32562500
- Setup time                                                                              -8670
------------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                         32553830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3516
-------------------------------------   ---- 
End-of-path arrival time (ps)           3516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver_Gear:bLED_PWM:cnt_state_0\/clock_0             macrocell8          0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\LED_Driver_Gear:bLED_PWM:cnt_state_0\/q       macrocell8      1250   1250  32550314  RISE       1
\LED_Driver_Gear:bLED_PWM:PwmDP:u0\/cs_addr_0  datapathcell1   2266   3516  32550314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver_Gear:bLED_PWM:PwmDP:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_Gear:bLED_PWM:CtlReg\/control_0
Path End       : \LED_Driver_Gear:bLED_PWM:initialization\/main_0
Capture Clock  : \LED_Driver_Gear:bLED_PWM:initialization\/clock_0
Path slack     : 32553152p

Capture Clock Arrival Time                                                                    0
+ Clock path delay                                                                            0
+ Cycle adjust (LED_Driver_Gear_ClkInternal:R#1 vs. LED_Driver_Gear_ClkInternal:R#2)   32562500
- Setup time                                                                              -3510
------------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                         32558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5838
-------------------------------------   ---- 
End-of-path arrival time (ps)           5838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver_Gear:bLED_PWM:CtlReg\/clock                    controlcell1        0      0  RISE       1

Data path
pin name                                          model name    delay     AT     slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  --------  ----  ------
\LED_Driver_Gear:bLED_PWM:CtlReg\/control_0       controlcell1   1210   1210  32553152  RISE       1
\LED_Driver_Gear:bLED_PWM:initialization\/main_0  macrocell4     4628   5838  32553152  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver_Gear:bLED_PWM:initialization\/clock_0          macrocell4          0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_Gear:bLED_PWM:CtlReg\/control_0
Path End       : \LED_Driver_Gear:tc\/main_0
Capture Clock  : \LED_Driver_Gear:tc\/clock_0
Path slack     : 32553152p

Capture Clock Arrival Time                                                                    0
+ Clock path delay                                                                            0
+ Cycle adjust (LED_Driver_Gear_ClkInternal:R#1 vs. LED_Driver_Gear_ClkInternal:R#2)   32562500
- Setup time                                                                              -3510
------------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                         32558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5838
-------------------------------------   ---- 
End-of-path arrival time (ps)           5838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver_Gear:bLED_PWM:CtlReg\/clock                    controlcell1        0      0  RISE       1

Data path
pin name                                     model name    delay     AT     slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  --------  ----  ------
\LED_Driver_Gear:bLED_PWM:CtlReg\/control_0  controlcell1   1210   1210  32553152  RISE       1
\LED_Driver_Gear:tc\/main_0                  macrocell5     4628   5838  32553152  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver_Gear:tc\/clock_0                               macrocell5          0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_Gear:bLED_PWM:CtlReg\/control_0
Path End       : \LED_Driver_Gear:bLED_PWM:cnt_state_0\/main_0
Capture Clock  : \LED_Driver_Gear:bLED_PWM:cnt_state_0\/clock_0
Path slack     : 32553152p

Capture Clock Arrival Time                                                                    0
+ Clock path delay                                                                            0
+ Cycle adjust (LED_Driver_Gear_ClkInternal:R#1 vs. LED_Driver_Gear_ClkInternal:R#2)   32562500
- Setup time                                                                              -3510
------------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                         32558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5838
-------------------------------------   ---- 
End-of-path arrival time (ps)           5838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver_Gear:bLED_PWM:CtlReg\/clock                    controlcell1        0      0  RISE       1

Data path
pin name                                       model name    delay     AT     slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  --------  ----  ------
\LED_Driver_Gear:bLED_PWM:CtlReg\/control_0    controlcell1   1210   1210  32553152  RISE       1
\LED_Driver_Gear:bLED_PWM:cnt_state_0\/main_0  macrocell8     4628   5838  32553152  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver_Gear:bLED_PWM:cnt_state_0\/clock_0             macrocell8          0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_Gear:bLED_PWM:PwmDP:u0\/z1_comb
Path End       : \LED_Driver_Gear:Net_856\/main_2
Capture Clock  : \LED_Driver_Gear:Net_856\/clock_0
Path slack     : 32553431p

Capture Clock Arrival Time                                                                    0
+ Clock path delay                                                                            0
+ Cycle adjust (LED_Driver_Gear_ClkInternal:R#1 vs. LED_Driver_Gear_ClkInternal:R#2)   32562500
- Setup time                                                                              -3510
------------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                         32558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5559
-------------------------------------   ---- 
End-of-path arrival time (ps)           5559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver_Gear:bLED_PWM:PwmDP:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\LED_Driver_Gear:bLED_PWM:PwmDP:u0\/z1_comb  datapathcell1   2220   2220  32553431  RISE       1
\LED_Driver_Gear:Net_856\/main_2             macrocell3      3339   5559  32553431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver_Gear:Net_856\/clock_0                          macrocell3          0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_Gear:bLED_PWM:PwmDP:u0\/z1_comb
Path End       : \LED_Driver_Gear:bLED_PWM:init_cnt_1\/main_1
Capture Clock  : \LED_Driver_Gear:bLED_PWM:init_cnt_1\/clock_0
Path slack     : 32553433p

Capture Clock Arrival Time                                                                    0
+ Clock path delay                                                                            0
+ Cycle adjust (LED_Driver_Gear_ClkInternal:R#1 vs. LED_Driver_Gear_ClkInternal:R#2)   32562500
- Setup time                                                                              -3510
------------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                         32558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5557
-------------------------------------   ---- 
End-of-path arrival time (ps)           5557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver_Gear:bLED_PWM:PwmDP:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\LED_Driver_Gear:bLED_PWM:PwmDP:u0\/z1_comb   datapathcell1   2220   2220  32553431  RISE       1
\LED_Driver_Gear:bLED_PWM:init_cnt_1\/main_1  macrocell6      3337   5557  32553433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver_Gear:bLED_PWM:init_cnt_1\/clock_0              macrocell6          0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_Gear:bLED_PWM:PwmDP:u0\/z1_comb
Path End       : \LED_Driver_Gear:bLED_PWM:init_cnt_0\/main_1
Capture Clock  : \LED_Driver_Gear:bLED_PWM:init_cnt_0\/clock_0
Path slack     : 32553446p

Capture Clock Arrival Time                                                                    0
+ Clock path delay                                                                            0
+ Cycle adjust (LED_Driver_Gear_ClkInternal:R#1 vs. LED_Driver_Gear_ClkInternal:R#2)   32562500
- Setup time                                                                              -3510
------------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                         32558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5544
-------------------------------------   ---- 
End-of-path arrival time (ps)           5544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver_Gear:bLED_PWM:PwmDP:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\LED_Driver_Gear:bLED_PWM:PwmDP:u0\/z1_comb   datapathcell1   2220   2220  32553431  RISE       1
\LED_Driver_Gear:bLED_PWM:init_cnt_0\/main_1  macrocell7      3324   5544  32553446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver_Gear:bLED_PWM:init_cnt_0\/clock_0              macrocell7          0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_Gear:bLED_PWM:CtlReg\/control_0
Path End       : \LED_Driver_Gear:bLED_PWM:init_cnt_0\/main_0
Capture Clock  : \LED_Driver_Gear:bLED_PWM:init_cnt_0\/clock_0
Path slack     : 32553685p

Capture Clock Arrival Time                                                                    0
+ Clock path delay                                                                            0
+ Cycle adjust (LED_Driver_Gear_ClkInternal:R#1 vs. LED_Driver_Gear_ClkInternal:R#2)   32562500
- Setup time                                                                              -3510
------------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                         32558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5305
-------------------------------------   ---- 
End-of-path arrival time (ps)           5305
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver_Gear:bLED_PWM:CtlReg\/clock                    controlcell1        0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\LED_Driver_Gear:bLED_PWM:CtlReg\/control_0   controlcell1   1210   1210  32553152  RISE       1
\LED_Driver_Gear:bLED_PWM:init_cnt_0\/main_0  macrocell7     4095   5305  32553685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver_Gear:bLED_PWM:init_cnt_0\/clock_0              macrocell7          0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_Gear:bLED_PWM:PwmDP:u0\/z1_comb
Path End       : \LED_Driver_Gear:bLED_PWM:initialization\/main_2
Capture Clock  : \LED_Driver_Gear:bLED_PWM:initialization\/clock_0
Path slack     : 32553729p

Capture Clock Arrival Time                                                                    0
+ Clock path delay                                                                            0
+ Cycle adjust (LED_Driver_Gear_ClkInternal:R#1 vs. LED_Driver_Gear_ClkInternal:R#2)   32562500
- Setup time                                                                              -3510
------------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                         32558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5261
-------------------------------------   ---- 
End-of-path arrival time (ps)           5261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver_Gear:bLED_PWM:PwmDP:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\LED_Driver_Gear:bLED_PWM:PwmDP:u0\/z1_comb       datapathcell1   2220   2220  32553431  RISE       1
\LED_Driver_Gear:bLED_PWM:initialization\/main_2  macrocell4      3041   5261  32553729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver_Gear:bLED_PWM:initialization\/clock_0          macrocell4          0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_Gear:bLED_PWM:PwmDP:u0\/z1_comb
Path End       : \LED_Driver_Gear:tc\/main_1
Capture Clock  : \LED_Driver_Gear:tc\/clock_0
Path slack     : 32553729p

Capture Clock Arrival Time                                                                    0
+ Clock path delay                                                                            0
+ Cycle adjust (LED_Driver_Gear_ClkInternal:R#1 vs. LED_Driver_Gear_ClkInternal:R#2)   32562500
- Setup time                                                                              -3510
------------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                         32558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5261
-------------------------------------   ---- 
End-of-path arrival time (ps)           5261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver_Gear:bLED_PWM:PwmDP:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\LED_Driver_Gear:bLED_PWM:PwmDP:u0\/z1_comb  datapathcell1   2220   2220  32553431  RISE       1
\LED_Driver_Gear:tc\/main_1                  macrocell5      3041   5261  32553729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver_Gear:tc\/clock_0                               macrocell5          0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_Gear:bLED_PWM:PwmDP:u0\/z1_comb
Path End       : \LED_Driver_Gear:bLED_PWM:cnt_state_0\/main_1
Capture Clock  : \LED_Driver_Gear:bLED_PWM:cnt_state_0\/clock_0
Path slack     : 32553729p

Capture Clock Arrival Time                                                                    0
+ Clock path delay                                                                            0
+ Cycle adjust (LED_Driver_Gear_ClkInternal:R#1 vs. LED_Driver_Gear_ClkInternal:R#2)   32562500
- Setup time                                                                              -3510
------------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                         32558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5261
-------------------------------------   ---- 
End-of-path arrival time (ps)           5261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver_Gear:bLED_PWM:PwmDP:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\LED_Driver_Gear:bLED_PWM:PwmDP:u0\/z1_comb    datapathcell1   2220   2220  32553431  RISE       1
\LED_Driver_Gear:bLED_PWM:cnt_state_0\/main_1  macrocell8      3041   5261  32553729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver_Gear:bLED_PWM:cnt_state_0\/clock_0             macrocell8          0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_Gear:bLED_PWM:CtlReg\/control_0
Path End       : \LED_Driver_Gear:Net_856\/main_0
Capture Clock  : \LED_Driver_Gear:Net_856\/clock_0
Path slack     : 32554329p

Capture Clock Arrival Time                                                                    0
+ Clock path delay                                                                            0
+ Cycle adjust (LED_Driver_Gear_ClkInternal:R#1 vs. LED_Driver_Gear_ClkInternal:R#2)   32562500
- Setup time                                                                              -3510
------------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                         32558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4661
-------------------------------------   ---- 
End-of-path arrival time (ps)           4661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver_Gear:bLED_PWM:CtlReg\/clock                    controlcell1        0      0  RISE       1

Data path
pin name                                     model name    delay     AT     slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  --------  ----  ------
\LED_Driver_Gear:bLED_PWM:CtlReg\/control_0  controlcell1   1210   1210  32553152  RISE       1
\LED_Driver_Gear:Net_856\/main_0             macrocell3     3451   4661  32554329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver_Gear:Net_856\/clock_0                          macrocell3          0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_Gear:bLED_PWM:CtlReg\/control_0
Path End       : \LED_Driver_Gear:bLED_PWM:init_cnt_1\/main_0
Capture Clock  : \LED_Driver_Gear:bLED_PWM:init_cnt_1\/clock_0
Path slack     : 32554336p

Capture Clock Arrival Time                                                                    0
+ Clock path delay                                                                            0
+ Cycle adjust (LED_Driver_Gear_ClkInternal:R#1 vs. LED_Driver_Gear_ClkInternal:R#2)   32562500
- Setup time                                                                              -3510
------------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                         32558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4654
-------------------------------------   ---- 
End-of-path arrival time (ps)           4654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver_Gear:bLED_PWM:CtlReg\/clock                    controlcell1        0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\LED_Driver_Gear:bLED_PWM:CtlReg\/control_0   controlcell1   1210   1210  32553152  RISE       1
\LED_Driver_Gear:bLED_PWM:init_cnt_1\/main_0  macrocell6     3444   4654  32554336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver_Gear:bLED_PWM:init_cnt_1\/clock_0              macrocell6          0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_Gear:bLED_PWM:init_cnt_1\/q
Path End       : \LED_Driver_Gear:bLED_PWM:init_cnt_0\/main_2
Capture Clock  : \LED_Driver_Gear:bLED_PWM:init_cnt_0\/clock_0
Path slack     : 32555054p

Capture Clock Arrival Time                                                                    0
+ Clock path delay                                                                            0
+ Cycle adjust (LED_Driver_Gear_ClkInternal:R#1 vs. LED_Driver_Gear_ClkInternal:R#2)   32562500
- Setup time                                                                              -3510
------------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                         32558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3936
-------------------------------------   ---- 
End-of-path arrival time (ps)           3936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver_Gear:bLED_PWM:init_cnt_1\/clock_0              macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\LED_Driver_Gear:bLED_PWM:init_cnt_1\/q       macrocell6    1250   1250  32555054  RISE       1
\LED_Driver_Gear:bLED_PWM:init_cnt_0\/main_2  macrocell7    2686   3936  32555054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver_Gear:bLED_PWM:init_cnt_0\/clock_0              macrocell7          0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_Gear:bLED_PWM:init_cnt_1\/q
Path End       : \LED_Driver_Gear:bLED_PWM:init_cnt_1\/main_2
Capture Clock  : \LED_Driver_Gear:bLED_PWM:init_cnt_1\/clock_0
Path slack     : 32555065p

Capture Clock Arrival Time                                                                    0
+ Clock path delay                                                                            0
+ Cycle adjust (LED_Driver_Gear_ClkInternal:R#1 vs. LED_Driver_Gear_ClkInternal:R#2)   32562500
- Setup time                                                                              -3510
------------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                         32558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3925
-------------------------------------   ---- 
End-of-path arrival time (ps)           3925
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver_Gear:bLED_PWM:init_cnt_1\/clock_0              macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\LED_Driver_Gear:bLED_PWM:init_cnt_1\/q       macrocell6    1250   1250  32555054  RISE       1
\LED_Driver_Gear:bLED_PWM:init_cnt_1\/main_2  macrocell6    2675   3925  32555065  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver_Gear:bLED_PWM:init_cnt_1\/clock_0              macrocell6          0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_Gear:bLED_PWM:initialization\/q
Path End       : \LED_Driver_Gear:Net_856\/main_1
Capture Clock  : \LED_Driver_Gear:Net_856\/clock_0
Path slack     : 32555187p

Capture Clock Arrival Time                                                                    0
+ Clock path delay                                                                            0
+ Cycle adjust (LED_Driver_Gear_ClkInternal:R#1 vs. LED_Driver_Gear_ClkInternal:R#2)   32562500
- Setup time                                                                              -3510
------------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                         32558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3803
-------------------------------------   ---- 
End-of-path arrival time (ps)           3803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver_Gear:bLED_PWM:initialization\/clock_0          macrocell4          0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\LED_Driver_Gear:bLED_PWM:initialization\/q  macrocell4    1250   1250  32555187  RISE       1
\LED_Driver_Gear:Net_856\/main_1             macrocell3    2553   3803  32555187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver_Gear:Net_856\/clock_0                          macrocell3          0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_Gear:bLED_PWM:initialization\/q
Path End       : \LED_Driver_Gear:bLED_PWM:initialization\/main_1
Capture Clock  : \LED_Driver_Gear:bLED_PWM:initialization\/clock_0
Path slack     : 32555187p

Capture Clock Arrival Time                                                                    0
+ Clock path delay                                                                            0
+ Cycle adjust (LED_Driver_Gear_ClkInternal:R#1 vs. LED_Driver_Gear_ClkInternal:R#2)   32562500
- Setup time                                                                              -3510
------------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                         32558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3803
-------------------------------------   ---- 
End-of-path arrival time (ps)           3803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver_Gear:bLED_PWM:initialization\/clock_0          macrocell4          0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\LED_Driver_Gear:bLED_PWM:initialization\/q       macrocell4    1250   1250  32555187  RISE       1
\LED_Driver_Gear:bLED_PWM:initialization\/main_1  macrocell4    2553   3803  32555187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver_Gear:bLED_PWM:initialization\/clock_0          macrocell4          0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_Gear:bLED_PWM:init_cnt_0\/q
Path End       : \LED_Driver_Gear:bLED_PWM:init_cnt_0\/main_3
Capture Clock  : \LED_Driver_Gear:bLED_PWM:init_cnt_0\/clock_0
Path slack     : 32555204p

Capture Clock Arrival Time                                                                    0
+ Clock path delay                                                                            0
+ Cycle adjust (LED_Driver_Gear_ClkInternal:R#1 vs. LED_Driver_Gear_ClkInternal:R#2)   32562500
- Setup time                                                                              -3510
------------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                         32558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3786
-------------------------------------   ---- 
End-of-path arrival time (ps)           3786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver_Gear:bLED_PWM:init_cnt_0\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\LED_Driver_Gear:bLED_PWM:init_cnt_0\/q       macrocell7    1250   1250  32555204  RISE       1
\LED_Driver_Gear:bLED_PWM:init_cnt_0\/main_3  macrocell7    2536   3786  32555204  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver_Gear:bLED_PWM:init_cnt_0\/clock_0              macrocell7          0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_Gear:bLED_PWM:init_cnt_0\/q
Path End       : \LED_Driver_Gear:bLED_PWM:init_cnt_1\/main_3
Capture Clock  : \LED_Driver_Gear:bLED_PWM:init_cnt_1\/clock_0
Path slack     : 32555206p

Capture Clock Arrival Time                                                                    0
+ Clock path delay                                                                            0
+ Cycle adjust (LED_Driver_Gear_ClkInternal:R#1 vs. LED_Driver_Gear_ClkInternal:R#2)   32562500
- Setup time                                                                              -3510
------------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                         32558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3784
-------------------------------------   ---- 
End-of-path arrival time (ps)           3784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver_Gear:bLED_PWM:init_cnt_0\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\LED_Driver_Gear:bLED_PWM:init_cnt_0\/q       macrocell7    1250   1250  32555204  RISE       1
\LED_Driver_Gear:bLED_PWM:init_cnt_1\/main_3  macrocell6    2534   3784  32555206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver_Gear:bLED_PWM:init_cnt_1\/clock_0              macrocell6          0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_Gear:bLED_PWM:init_cnt_1\/q
Path End       : \LED_Driver_Gear:bLED_PWM:initialization\/main_3
Capture Clock  : \LED_Driver_Gear:bLED_PWM:initialization\/clock_0
Path slack     : 32555500p

Capture Clock Arrival Time                                                                    0
+ Clock path delay                                                                            0
+ Cycle adjust (LED_Driver_Gear_ClkInternal:R#1 vs. LED_Driver_Gear_ClkInternal:R#2)   32562500
- Setup time                                                                              -3510
------------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                         32558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3490
-------------------------------------   ---- 
End-of-path arrival time (ps)           3490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver_Gear:bLED_PWM:init_cnt_1\/clock_0              macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\LED_Driver_Gear:bLED_PWM:init_cnt_1\/q           macrocell6    1250   1250  32555054  RISE       1
\LED_Driver_Gear:bLED_PWM:initialization\/main_3  macrocell4    2240   3490  32555500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver_Gear:bLED_PWM:initialization\/clock_0          macrocell4          0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

