------------------------------------------------------------
State after executing cycle: 0
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: 0
ID.nop: False
ID.PC: 0
ID.Instr: 00000000000000000000000010000011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0
EX.nop: True
EX.Ins: 
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 0
EX.Rs1: 0
EX.Rs2: 0
EX.Rd: 0
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.ALUoutput: 0
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 0
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0
MEM.nop: True
MEM.ALUoutput: 0
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 0
MEM.Rs2: 0
MEM.Rd: 0
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
WB.nop: True
WB.ALUoutput: 0
WB.Write_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 0
WB.MemtoReg: 0
------------------------------------------------------------
State after executing cycle: 1
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: 0
ID.nop: False
ID.PC: 4
ID.Instr: 00000000010000000000000100000011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0
EX.nop: False
EX.Ins: LW
EX.Read_data1: 00000000000000000000000000000000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000000
EX.Rs1: 0
EX.Rs2: 0
EX.Rd: 1
EX.funct7: 0000000
EX.funct3: 000
EX.opcode: 0000011
EX.ALUoutput: 0
EX.Branch: 0
EX.MemRead: 1
EX.MemtoReg: 1
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1
MEM.nop: True
MEM.ALUoutput: 0
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 0
MEM.Rs2: 0
MEM.Rd: 0
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
WB.nop: True
WB.ALUoutput: 0
WB.Write_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 0
WB.MemtoReg: 0
------------------------------------------------------------
State after executing cycle: 2
IF.nop: False
IF.PC: 12
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: 0
ID.nop: False
ID.PC: 8
ID.Instr: 00000000001000001000000110110011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0
EX.nop: False
EX.Ins: LW
EX.Read_data1: 00000000000000000000000000000000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 0
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 0000000
EX.funct3: 000
EX.opcode: 0000011
EX.ALUoutput: 0
EX.Branch: 0
EX.MemRead: 1
EX.MemtoReg: 1
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1
MEM.nop: False
MEM.ALUoutput: 00000000000000000000000000000000
MEM.Read_data2: 00000000000000000000000000000000
MEM.Load_data: 0
MEM.Rs1: 0
MEM.Rs2: 0
MEM.Rd: 1
MEM.MemtoReg: 1
MEM.MemRead: 1
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: True
WB.ALUoutput: 0
WB.Write_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 0
WB.MemtoReg: 0
------------------------------------------------------------
State after executing cycle: 3
IF.nop: False
IF.PC: 12
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: 0
ID.nop: False
ID.PC: 8
ID.Instr: 00000000001000001000000110110011
ID.Rs1: 1
ID.Rs2: 2
ID.Rd: 3
EX.nop: False
EX.Ins: ADD
EX.Read_data1: 00000000000000000000000000000000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000000
EX.Rs1: 1
EX.Rs2: 2
EX.Rd: 3
EX.funct7: 0000000
EX.funct3: 000
EX.opcode: 0110011
EX.ALUoutput: 0
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 0
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0
MEM.nop: False
MEM.ALUoutput: 00000000000000000000000000000100
MEM.Read_data2: 00000000000000000000000000000000
MEM.Load_data: 0
MEM.Rs1: 0
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 1
MEM.MemRead: 1
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: False
WB.ALUoutput: 00000000000000000000000000000000
WB.Write_data: 00000000000000000000000000000101
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 1
WB.RegWrite: 1
WB.MemtoReg: 1
------------------------------------------------------------
State after executing cycle: 4
IF.nop: False
IF.PC: 16
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: 0
ID.nop: False
ID.PC: 12
ID.Instr: 01000000001000001000001000110011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0
EX.nop: False
EX.Ins: ADD
EX.Read_data1: 00000000000000000000000000000101
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000000
EX.Rs1: 1
EX.Rs2: 2
EX.Rd: 3
EX.funct7: 0000000
EX.funct3: 000
EX.opcode: 0110011
EX.ALUoutput: 0
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 1
MEM.nop: False
MEM.ALUoutput: 00000000000000000000000000001001
MEM.Read_data2: 00000000000000000000000000000100
MEM.Load_data: 0
MEM.Rs1: 1
MEM.Rs2: 2
MEM.Rd: 3
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
WB.nop: False
WB.ALUoutput: 00000000000000000000000000000100
WB.Write_data: 00000000000000000000000000000011
WB.Rs1: 0
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 1
------------------------------------------------------------
State after executing cycle: 5
IF.nop: False
IF.PC: 20
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: 0
ID.nop: False
ID.PC: 16
ID.Instr: 00000000001100000010010000100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0
EX.nop: False
EX.Ins: SUB
EX.Read_data1: 00000000000000000000000000000101
EX.Read_data2: 00000000000000000000000000000011
EX.Imm: 00000000000000000000000000000000
EX.Rs1: 1
EX.Rs2: 2
EX.Rd: 4
EX.funct7: 0100000
EX.funct3: 000
EX.opcode: 0110011
EX.ALUoutput: 0
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 1
MEM.nop: False
MEM.ALUoutput: 00000000000000000000000000001000
MEM.Read_data2: 00000000000000000000000000000011
MEM.Load_data: 0
MEM.Rs1: 1
MEM.Rs2: 2
MEM.Rd: 3
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: False
WB.ALUoutput: 00000000000000000000000000001001
WB.Write_data: 0
WB.Rs1: 1
WB.Rs2: 2
WB.Rd: 3
WB.RegWrite: 0
WB.MemtoReg: 0
------------------------------------------------------------
State after executing cycle: 6
IF.nop: False
IF.PC: 24
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: 0
ID.nop: False
ID.PC: 20
ID.Instr: 00000000010000000010011000100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0
EX.nop: False
EX.Ins: SW
EX.Read_data1: 00000000000000000000000000000000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000001000
EX.Rs1: 0
EX.Rs2: 3
EX.Rd: 8
EX.funct7: 0000000
EX.funct3: 010
EX.opcode: 0100011
EX.ALUoutput: 0
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 0
EX.MemWrite: 1
EX.ALUSrc: 1
EX.RegWrite: 0
MEM.nop: False
MEM.ALUoutput: 00000000000000000000000000000010
MEM.Read_data2: 00000000000000000000000000000011
MEM.Load_data: 0
MEM.Rs1: 1
MEM.Rs2: 2
MEM.Rd: 4
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: False
WB.ALUoutput: 00000000000000000000000000001000
WB.Write_data: 0
WB.Rs1: 1
WB.Rs2: 2
WB.Rd: 3
WB.RegWrite: 1
WB.MemtoReg: 0
------------------------------------------------------------
State after executing cycle: 7
IF.nop: False
IF.PC: 28
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: 0
ID.nop: False
ID.PC: 24
ID.Instr: 00000000000100010111001010110011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0
EX.nop: False
EX.Ins: SW
EX.Read_data1: 00000000000000000000000000000000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000001100
EX.Rs1: 0
EX.Rs2: 4
EX.Rd: 12
EX.funct7: 0000000
EX.funct3: 010
EX.opcode: 0100011
EX.ALUoutput: 0
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 0
EX.MemWrite: 1
EX.ALUSrc: 1
EX.RegWrite: 0
MEM.nop: False
MEM.ALUoutput: 00000000000000000000000000001000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 0
MEM.Rs2: 3
MEM.Rd: 8
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 1
MEM.RegWrite: 0
WB.nop: False
WB.ALUoutput: 00000000000000000000000000000010
WB.Write_data: 0
WB.Rs1: 1
WB.Rs2: 2
WB.Rd: 4
WB.RegWrite: 1
WB.MemtoReg: 0
------------------------------------------------------------
State after executing cycle: 8
IF.nop: False
IF.PC: 32
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: 0
ID.nop: False
ID.PC: 28
ID.Instr: 00000000000100010110001100110011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0
EX.nop: False
EX.Ins: AND
EX.Read_data1: 00000000000000000000000000000011
EX.Read_data2: 00000000000000000000000000000101
EX.Imm: 00000000000000000000000000000000
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 5
EX.funct7: 0000000
EX.funct3: 111
EX.opcode: 0110011
EX.ALUoutput: 0
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 1
MEM.nop: False
MEM.ALUoutput: 00000000000000000000000000001100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 0
MEM.Rs2: 4
MEM.Rd: 12
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 1
MEM.RegWrite: 0
WB.nop: False
WB.ALUoutput: 00000000000000000000000000001000
WB.Write_data: 0
WB.Rs1: 0
WB.Rs2: 3
WB.Rd: 8
WB.RegWrite: 0
WB.MemtoReg: 0
------------------------------------------------------------
State after executing cycle: 9
IF.nop: False
IF.PC: 36
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: 0
ID.nop: False
ID.PC: 32
ID.Instr: 00000000000100010100001110110011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0
EX.nop: False
EX.Ins: OR
EX.Read_data1: 00000000000000000000000000000011
EX.Read_data2: 00000000000000000000000000000101
EX.Imm: 00000000000000000000000000000000
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 6
EX.funct7: 0000000
EX.funct3: 110
EX.opcode: 0110011
EX.ALUoutput: 0
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 1
MEM.nop: False
MEM.ALUoutput: 00000000000000000000000000000001
MEM.Read_data2: 00000000000000000000000000000101
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 5
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: False
WB.ALUoutput: 00000000000000000000000000001100
WB.Write_data: 0
WB.Rs1: 0
WB.Rs2: 4
WB.Rd: 12
WB.RegWrite: 0
WB.MemtoReg: 0
------------------------------------------------------------
State after executing cycle: 10
IF.nop: False
IF.PC: 40
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: 0
ID.nop: False
ID.PC: 36
ID.Instr: 00000001000000000000000100000011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0
EX.nop: False
EX.Ins: XOR
EX.Read_data1: 00000000000000000000000000000011
EX.Read_data2: 00000000000000000000000000000101
EX.Imm: 00000000000000000000000000000000
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 7
EX.funct7: 0000000
EX.funct3: 100
EX.opcode: 0110011
EX.ALUoutput: 0
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 1
MEM.nop: False
MEM.ALUoutput: 00000000000000000000000000000111
MEM.Read_data2: 00000000000000000000000000000101
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 6
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: False
WB.ALUoutput: 00000000000000000000000000000001
WB.Write_data: 0
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 5
WB.RegWrite: 1
WB.MemtoReg: 0
------------------------------------------------------------
State after executing cycle: 11
IF.nop: False
IF.PC: 44
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: 0
ID.nop: False
ID.PC: 40
ID.Instr: 00000000001000001000010000110011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0
EX.nop: False
EX.Ins: LW
EX.Read_data1: 00000000000000000000000000000000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000010000
EX.Rs1: 0
EX.Rs2: 16
EX.Rd: 2
EX.funct7: 0000000
EX.funct3: 000
EX.opcode: 0000011
EX.ALUoutput: 0
EX.Branch: 0
EX.MemRead: 1
EX.MemtoReg: 1
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1
MEM.nop: False
MEM.ALUoutput: 00000000000000000000000000000110
MEM.Read_data2: 00000000000000000000000000000101
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 7
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: False
WB.ALUoutput: 00000000000000000000000000000111
WB.Write_data: 0
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 6
WB.RegWrite: 1
WB.MemtoReg: 0
------------------------------------------------------------
State after executing cycle: 12
IF.nop: False
IF.PC: 44
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: 0
ID.nop: False
ID.PC: 40
ID.Instr: 00000000001000001000010000110011
ID.Rs1: 1
ID.Rs2: 2
ID.Rd: 8
EX.nop: False
EX.Ins: ADD
EX.Read_data1: 00000000000000000000000000000101
EX.Read_data2: 00000000000000000000000000000011
EX.Imm: 00000000000000000000000000000000
EX.Rs1: 1
EX.Rs2: 2
EX.Rd: 8
EX.funct7: 0000000
EX.funct3: 000
EX.opcode: 0110011
EX.ALUoutput: 0
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 0
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0
MEM.nop: False
MEM.ALUoutput: 00000000000000000000000000010000
MEM.Read_data2: 00000000000000000000000000000000
MEM.Load_data: 0
MEM.Rs1: 0
MEM.Rs2: 16
MEM.Rd: 2
MEM.MemtoReg: 1
MEM.MemRead: 1
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: False
WB.ALUoutput: 00000000000000000000000000000110
WB.Write_data: 0
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 7
WB.RegWrite: 1
WB.MemtoReg: 0
------------------------------------------------------------
State after executing cycle: 13
IF.nop: False
IF.PC: 48
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: 0
ID.nop: False
ID.PC: 44
ID.Instr: 01000000001000001000010010110011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0
EX.nop: False
EX.Ins: ADD
EX.Read_data1: 00000000000000000000000000000101
EX.Read_data2: 00000000000000000000000000000011
EX.Imm: 00000000000000000000000000000000
EX.Rs1: 1
EX.Rs2: 2
EX.Rd: 8
EX.funct7: 0000000
EX.funct3: 000
EX.opcode: 0110011
EX.ALUoutput: 0
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 1
MEM.nop: False
MEM.ALUoutput: 00000000000000000000000000010101
MEM.Read_data2: 00000000000000000000000000010000
MEM.Load_data: 0
MEM.Rs1: 1
MEM.Rs2: 2
MEM.Rd: 8
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
WB.nop: False
WB.ALUoutput: 00000000000000000000000000010000
WB.Write_data: 11111111111111111111111111111101
WB.Rs1: 0
WB.Rs2: 16
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 1
------------------------------------------------------------
State after executing cycle: 14
IF.nop: False
IF.PC: 52
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: 0
ID.nop: False
ID.PC: 48
ID.Instr: 00000000000100010111010100110011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0
EX.nop: False
EX.Ins: SUB
EX.Read_data1: 00000000000000000000000000000101
EX.Read_data2: 11111111111111111111111111111101
EX.Imm: 00000000000000000000000000000000
EX.Rs1: 1
EX.Rs2: 2
EX.Rd: 9
EX.funct7: 0100000
EX.funct3: 000
EX.opcode: 0110011
EX.ALUoutput: 0
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 1
MEM.nop: False
MEM.ALUoutput: 00000000000000000000000000000010
MEM.Read_data2: 11111111111111111111111111111101
MEM.Load_data: 0
MEM.Rs1: 1
MEM.Rs2: 2
MEM.Rd: 8
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: False
WB.ALUoutput: 00000000000000000000000000010101
WB.Write_data: 0
WB.Rs1: 1
WB.Rs2: 2
WB.Rd: 8
WB.RegWrite: 0
WB.MemtoReg: 0
------------------------------------------------------------
State after executing cycle: 15
IF.nop: False
IF.PC: 56
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: 0
ID.nop: False
ID.PC: 52
ID.Instr: 00000000000100010110010110110011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0
EX.nop: False
EX.Ins: AND
EX.Read_data1: 11111111111111111111111111111101
EX.Read_data2: 00000000000000000000000000000101
EX.Imm: 00000000000000000000000000000000
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 10
EX.funct7: 0000000
EX.funct3: 111
EX.opcode: 0110011
EX.ALUoutput: 0
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 1
MEM.nop: False
MEM.ALUoutput: 00000000000000000000000000001000
MEM.Read_data2: 11111111111111111111111111111101
MEM.Load_data: 0
MEM.Rs1: 1
MEM.Rs2: 2
MEM.Rd: 9
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: False
WB.ALUoutput: 00000000000000000000000000000010
WB.Write_data: 0
WB.Rs1: 1
WB.Rs2: 2
WB.Rd: 8
WB.RegWrite: 1
WB.MemtoReg: 0
------------------------------------------------------------
State after executing cycle: 16
IF.nop: False
IF.PC: 60
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: 0
ID.nop: False
ID.PC: 56
ID.Instr: 00000000000100010100011000110011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0
EX.nop: False
EX.Ins: OR
EX.Read_data1: 11111111111111111111111111111101
EX.Read_data2: 00000000000000000000000000000101
EX.Imm: 00000000000000000000000000000000
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 11
EX.funct7: 0000000
EX.funct3: 110
EX.opcode: 0110011
EX.ALUoutput: 0
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 1
MEM.nop: False
MEM.ALUoutput: 00000000000000000000000000000101
MEM.Read_data2: 00000000000000000000000000000101
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 10
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: False
WB.ALUoutput: 00000000000000000000000000001000
WB.Write_data: 0
WB.Rs1: 1
WB.Rs2: 2
WB.Rd: 9
WB.RegWrite: 1
WB.MemtoReg: 0
------------------------------------------------------------
State after executing cycle: 17
IF.nop: False
IF.PC: 64
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: 0
ID.nop: False
ID.PC: 60
ID.Instr: 00000001010000000000000010000011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0
EX.nop: False
EX.Ins: XOR
EX.Read_data1: 11111111111111111111111111111101
EX.Read_data2: 00000000000000000000000000000101
EX.Imm: 00000000000000000000000000000000
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 12
EX.funct7: 0000000
EX.funct3: 100
EX.opcode: 0110011
EX.ALUoutput: 0
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 1
MEM.nop: False
MEM.ALUoutput: 11111111111111111111111111111101
MEM.Read_data2: 00000000000000000000000000000101
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 11
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: False
WB.ALUoutput: 00000000000000000000000000000101
WB.Write_data: 0
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 10
WB.RegWrite: 1
WB.MemtoReg: 0
------------------------------------------------------------
State after executing cycle: 18
IF.nop: False
IF.PC: 68
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: 0
ID.nop: False
ID.PC: 64
ID.Instr: 00000001100000000000000100000011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0
EX.nop: False
EX.Ins: LW
EX.Read_data1: 00000000000000000000000000000000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000010100
EX.Rs1: 0
EX.Rs2: 20
EX.Rd: 1
EX.funct7: 0000000
EX.funct3: 000
EX.opcode: 0000011
EX.ALUoutput: 0
EX.Branch: 0
EX.MemRead: 1
EX.MemtoReg: 1
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1
MEM.nop: False
MEM.ALUoutput: 11111111111111111111111111111000
MEM.Read_data2: 00000000000000000000000000000101
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 12
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: False
WB.ALUoutput: 11111111111111111111111111111101
WB.Write_data: 0
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 11
WB.RegWrite: 1
WB.MemtoReg: 0
------------------------------------------------------------
State after executing cycle: 19
IF.nop: False
IF.PC: 72
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: 0
ID.nop: False
ID.PC: 68
ID.Instr: 00000000001000001000011010110011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0
EX.nop: False
EX.Ins: LW
EX.Read_data1: 00000000000000000000000000000000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000011000
EX.Rs1: 0
EX.Rs2: 24
EX.Rd: 2
EX.funct7: 0000000
EX.funct3: 000
EX.opcode: 0000011
EX.ALUoutput: 0
EX.Branch: 0
EX.MemRead: 1
EX.MemtoReg: 1
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1
MEM.nop: False
MEM.ALUoutput: 00000000000000000000000000010100
MEM.Read_data2: 00000000000000000000000000000000
MEM.Load_data: 0
MEM.Rs1: 0
MEM.Rs2: 20
MEM.Rd: 1
MEM.MemtoReg: 1
MEM.MemRead: 1
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: False
WB.ALUoutput: 11111111111111111111111111111000
WB.Write_data: 0
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 12
WB.RegWrite: 1
WB.MemtoReg: 0
------------------------------------------------------------
State after executing cycle: 20
IF.nop: False
IF.PC: 72
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: 0
ID.nop: False
ID.PC: 68
ID.Instr: 00000000001000001000011010110011
ID.Rs1: 1
ID.Rs2: 2
ID.Rd: 13
EX.nop: False
EX.Ins: ADD
EX.Read_data1: 00000000000000000000000000000101
EX.Read_data2: 11111111111111111111111111111101
EX.Imm: 00000000000000000000000000000000
EX.Rs1: 1
EX.Rs2: 2
EX.Rd: 13
EX.funct7: 0000000
EX.funct3: 000
EX.opcode: 0110011
EX.ALUoutput: 0
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 0
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0
MEM.nop: False
MEM.ALUoutput: 00000000000000000000000000011000
MEM.Read_data2: 00000000000000000000000000000000
MEM.Load_data: 0
MEM.Rs1: 0
MEM.Rs2: 24
MEM.Rd: 2
MEM.MemtoReg: 1
MEM.MemRead: 1
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: False
WB.ALUoutput: 00000000000000000000000000010100
WB.Write_data: 11111111111111111111111111111011
WB.Rs1: 0
WB.Rs2: 20
WB.Rd: 1
WB.RegWrite: 1
WB.MemtoReg: 1
------------------------------------------------------------
State after executing cycle: 21
IF.nop: False
IF.PC: 76
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: 0
ID.nop: False
ID.PC: 72
ID.Instr: 01000000001000001000011100110011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0
EX.nop: False
EX.Ins: ADD
EX.Read_data1: 11111111111111111111111111111011
EX.Read_data2: 11111111111111111111111111111101
EX.Imm: 00000000000000000000000000000000
EX.Rs1: 1
EX.Rs2: 2
EX.Rd: 13
EX.funct7: 0000000
EX.funct3: 000
EX.opcode: 0110011
EX.ALUoutput: 0
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 1
MEM.nop: False
MEM.ALUoutput: 00000000000000000000000000010011
MEM.Read_data2: 00000000000000000000000000011000
MEM.Load_data: 0
MEM.Rs1: 1
MEM.Rs2: 2
MEM.Rd: 13
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
WB.nop: False
WB.ALUoutput: 00000000000000000000000000011000
WB.Write_data: 00000000000000000000000000000010
WB.Rs1: 0
WB.Rs2: 24
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 1
------------------------------------------------------------
State after executing cycle: 22
IF.nop: False
IF.PC: 80
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: 0
ID.nop: False
ID.PC: 76
ID.Instr: 00000000000100010111011110110011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0
EX.nop: False
EX.Ins: SUB
EX.Read_data1: 11111111111111111111111111111011
EX.Read_data2: 00000000000000000000000000000010
EX.Imm: 00000000000000000000000000000000
EX.Rs1: 1
EX.Rs2: 2
EX.Rd: 14
EX.funct7: 0100000
EX.funct3: 000
EX.opcode: 0110011
EX.ALUoutput: 0
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 1
MEM.nop: False
MEM.ALUoutput: 11111111111111111111111111111101
MEM.Read_data2: 00000000000000000000000000000010
MEM.Load_data: 0
MEM.Rs1: 1
MEM.Rs2: 2
MEM.Rd: 13
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: False
WB.ALUoutput: 00000000000000000000000000010011
WB.Write_data: 0
WB.Rs1: 1
WB.Rs2: 2
WB.Rd: 13
WB.RegWrite: 0
WB.MemtoReg: 0
------------------------------------------------------------
State after executing cycle: 23
IF.nop: False
IF.PC: 84
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: 0
ID.nop: False
ID.PC: 80
ID.Instr: 00000000000100010110100000110011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0
EX.nop: False
EX.Ins: AND
EX.Read_data1: 00000000000000000000000000000010
EX.Read_data2: 11111111111111111111111111111011
EX.Imm: 00000000000000000000000000000000
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 15
EX.funct7: 0000000
EX.funct3: 111
EX.opcode: 0110011
EX.ALUoutput: 0
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 1
MEM.nop: False
MEM.ALUoutput: 11111111111111111111111111111001
MEM.Read_data2: 00000000000000000000000000000010
MEM.Load_data: 0
MEM.Rs1: 1
MEM.Rs2: 2
MEM.Rd: 14
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: False
WB.ALUoutput: 11111111111111111111111111111101
WB.Write_data: 0
WB.Rs1: 1
WB.Rs2: 2
WB.Rd: 13
WB.RegWrite: 1
WB.MemtoReg: 0
------------------------------------------------------------
State after executing cycle: 24
IF.nop: False
IF.PC: 88
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: 0
ID.nop: False
ID.PC: 84
ID.Instr: 00000000000100010100100010110011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0
EX.nop: False
EX.Ins: OR
EX.Read_data1: 00000000000000000000000000000010
EX.Read_data2: 11111111111111111111111111111011
EX.Imm: 00000000000000000000000000000000
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 16
EX.funct7: 0000000
EX.funct3: 110
EX.opcode: 0110011
EX.ALUoutput: 0
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 1
MEM.nop: False
MEM.ALUoutput: 00000000000000000000000000000010
MEM.Read_data2: 11111111111111111111111111111011
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 15
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: False
WB.ALUoutput: 11111111111111111111111111111001
WB.Write_data: 0
WB.Rs1: 1
WB.Rs2: 2
WB.Rd: 14
WB.RegWrite: 1
WB.MemtoReg: 0
------------------------------------------------------------
State after executing cycle: 25
IF.nop: False
IF.PC: 92
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: 0
ID.nop: False
ID.PC: 88
ID.Instr: 01111111111100010000100100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0
EX.nop: False
EX.Ins: XOR
EX.Read_data1: 00000000000000000000000000000010
EX.Read_data2: 11111111111111111111111111111011
EX.Imm: 00000000000000000000000000000000
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 17
EX.funct7: 0000000
EX.funct3: 100
EX.opcode: 0110011
EX.ALUoutput: 0
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 1
MEM.nop: False
MEM.ALUoutput: 11111111111111111111111111111011
MEM.Read_data2: 11111111111111111111111111111011
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 16
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: False
WB.ALUoutput: 00000000000000000000000000000010
WB.Write_data: 0
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 15
WB.RegWrite: 1
WB.MemtoReg: 0
------------------------------------------------------------
State after executing cycle: 26
IF.nop: False
IF.PC: 96
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: 0
ID.nop: False
ID.PC: 92
ID.Instr: 01111111111100010111100110010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0
EX.nop: False
EX.Ins: ADDI
EX.Read_data1: 00000000000000000000000000000010
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000011111111111
EX.Rs1: 2
EX.Rs2: 31
EX.Rd: 18
EX.funct7: 0111111
EX.funct3: 000
EX.opcode: 0010011
EX.ALUoutput: 0
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1
MEM.nop: False
MEM.ALUoutput: 11111111111111111111111111111001
MEM.Read_data2: 11111111111111111111111111111011
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 17
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: False
WB.ALUoutput: 11111111111111111111111111111011
WB.Write_data: 0
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 16
WB.RegWrite: 1
WB.MemtoReg: 0
------------------------------------------------------------
State after executing cycle: 27
IF.nop: False
IF.PC: 100
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: 0
ID.nop: False
ID.PC: 96
ID.Instr: 01111111111100010110101000010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0
EX.nop: False
EX.Ins: ANDI
EX.Read_data1: 00000000000000000000000000000010
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000011111111111
EX.Rs1: 2
EX.Rs2: 31
EX.Rd: 19
EX.funct7: 0111111
EX.funct3: 111
EX.opcode: 0010011
EX.ALUoutput: 0
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1
MEM.nop: False
MEM.ALUoutput: 00000000000000000000100000000001
MEM.Read_data2: 00000000000000000000000000000000
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 31
MEM.Rd: 18
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: False
WB.ALUoutput: 11111111111111111111111111111001
WB.Write_data: 0
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 17
WB.RegWrite: 1
WB.MemtoReg: 0
------------------------------------------------------------
State after executing cycle: 28
IF.nop: False
IF.PC: 104
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: 0
ID.nop: False
ID.PC: 100
ID.Instr: 01111111111100010100101010010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0
EX.nop: False
EX.Ins: ORI
EX.Read_data1: 00000000000000000000000000000010
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000011111111111
EX.Rs1: 2
EX.Rs2: 31
EX.Rd: 20
EX.funct7: 0111111
EX.funct3: 110
EX.opcode: 0010011
EX.ALUoutput: 0
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1
MEM.nop: False
MEM.ALUoutput: 00000000000000000000000000000010
MEM.Read_data2: 00000000000000000000000000000000
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 31
MEM.Rd: 19
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: False
WB.ALUoutput: 00000000000000000000100000000001
WB.Write_data: 0
WB.Rs1: 2
WB.Rs2: 31
WB.Rd: 18
WB.RegWrite: 1
WB.MemtoReg: 0
------------------------------------------------------------
State after executing cycle: 29
IF.nop: False
IF.PC: 108
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: 0
ID.nop: False
ID.PC: 104
ID.Instr: 01111111111100001000101100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0
EX.nop: False
EX.Ins: XORI
EX.Read_data1: 00000000000000000000000000000010
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000011111111111
EX.Rs1: 2
EX.Rs2: 31
EX.Rd: 21
EX.funct7: 0111111
EX.funct3: 100
EX.opcode: 0010011
EX.ALUoutput: 0
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1
MEM.nop: False
MEM.ALUoutput: 00000000000000000000011111111111
MEM.Read_data2: 00000000000000000000000000000000
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 31
MEM.Rd: 20
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: False
WB.ALUoutput: 00000000000000000000000000000010
WB.Write_data: 0
WB.Rs1: 2
WB.Rs2: 31
WB.Rd: 19
WB.RegWrite: 1
WB.MemtoReg: 0
------------------------------------------------------------
State after executing cycle: 30
IF.nop: False
IF.PC: 112
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: 0
ID.nop: False
ID.PC: 108
ID.Instr: 01111111111100001111101110010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0
EX.nop: False
EX.Ins: ADDI
EX.Read_data1: 11111111111111111111111111111011
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000011111111111
EX.Rs1: 1
EX.Rs2: 31
EX.Rd: 22
EX.funct7: 0111111
EX.funct3: 000
EX.opcode: 0010011
EX.ALUoutput: 0
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1
MEM.nop: False
MEM.ALUoutput: 00000000000000000000011111111101
MEM.Read_data2: 00000000000000000000000000000000
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 31
MEM.Rd: 21
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: False
WB.ALUoutput: 00000000000000000000011111111111
WB.Write_data: 0
WB.Rs1: 2
WB.Rs2: 31
WB.Rd: 20
WB.RegWrite: 1
WB.MemtoReg: 0
------------------------------------------------------------
State after executing cycle: 31
IF.nop: False
IF.PC: 116
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: 0
ID.nop: False
ID.PC: 112
ID.Instr: 01111111111100001110110000010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0
EX.nop: False
EX.Ins: ANDI
EX.Read_data1: 11111111111111111111111111111011
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000011111111111
EX.Rs1: 1
EX.Rs2: 31
EX.Rd: 23
EX.funct7: 0111111
EX.funct3: 111
EX.opcode: 0010011
EX.ALUoutput: 0
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1
MEM.nop: False
MEM.ALUoutput: 00000000000000000000011111111010
MEM.Read_data2: 00000000000000000000000000000000
MEM.Load_data: 0
MEM.Rs1: 1
MEM.Rs2: 31
MEM.Rd: 22
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: False
WB.ALUoutput: 00000000000000000000011111111101
WB.Write_data: 0
WB.Rs1: 2
WB.Rs2: 31
WB.Rd: 21
WB.RegWrite: 1
WB.MemtoReg: 0
------------------------------------------------------------
State after executing cycle: 32
IF.nop: False
IF.PC: 120
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: 0
ID.nop: False
ID.PC: 116
ID.Instr: 01111111111100001100110010010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0
EX.nop: False
EX.Ins: ORI
EX.Read_data1: 11111111111111111111111111111011
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000011111111111
EX.Rs1: 1
EX.Rs2: 31
EX.Rd: 24
EX.funct7: 0111111
EX.funct3: 110
EX.opcode: 0010011
EX.ALUoutput: 0
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1
MEM.nop: False
MEM.ALUoutput: 00000000000000000000011111111011
MEM.Read_data2: 00000000000000000000000000000000
MEM.Load_data: 0
MEM.Rs1: 1
MEM.Rs2: 31
MEM.Rd: 23
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: False
WB.ALUoutput: 00000000000000000000011111111010
WB.Write_data: 0
WB.Rs1: 1
WB.Rs2: 31
WB.Rd: 22
WB.RegWrite: 1
WB.MemtoReg: 0
------------------------------------------------------------
State after executing cycle: 33
IF.nop: False
IF.PC: 124
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: 0
ID.nop: False
ID.PC: 120
ID.Instr: 11111111111100010000110100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0
EX.nop: False
EX.Ins: XORI
EX.Read_data1: 11111111111111111111111111111011
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000011111111111
EX.Rs1: 1
EX.Rs2: 31
EX.Rd: 25
EX.funct7: 0111111
EX.funct3: 100
EX.opcode: 0010011
EX.ALUoutput: 0
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1
MEM.nop: False
MEM.ALUoutput: 11111111111111111111111111111111
MEM.Read_data2: 00000000000000000000000000000000
MEM.Load_data: 0
MEM.Rs1: 1
MEM.Rs2: 31
MEM.Rd: 24
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: False
WB.ALUoutput: 00000000000000000000011111111011
WB.Write_data: 0
WB.Rs1: 1
WB.Rs2: 31
WB.Rd: 23
WB.RegWrite: 1
WB.MemtoReg: 0
------------------------------------------------------------
State after executing cycle: 34
IF.nop: False
IF.PC: 128
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: 0
ID.nop: False
ID.PC: 124
ID.Instr: 11111111111100010111110110010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0
EX.nop: False
EX.Ins: ADDI
EX.Read_data1: 00000000000000000000000000000010
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 11111111111111111111111111111111
EX.Rs1: 2
EX.Rs2: 31
EX.Rd: 26
EX.funct7: 1111111
EX.funct3: 000
EX.opcode: 0010011
EX.ALUoutput: 0
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1
MEM.nop: False
MEM.ALUoutput: 11111111111111111111100000000100
MEM.Read_data2: 00000000000000000000000000000000
MEM.Load_data: 0
MEM.Rs1: 1
MEM.Rs2: 31
MEM.Rd: 25
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: False
WB.ALUoutput: 11111111111111111111111111111111
WB.Write_data: 0
WB.Rs1: 1
WB.Rs2: 31
WB.Rd: 24
WB.RegWrite: 1
WB.MemtoReg: 0
------------------------------------------------------------
State after executing cycle: 35
IF.nop: False
IF.PC: 132
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: 0
ID.nop: False
ID.PC: 128
ID.Instr: 11111111111100010110111000010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0
EX.nop: False
EX.Ins: ANDI
EX.Read_data1: 00000000000000000000000000000010
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 11111111111111111111111111111111
EX.Rs1: 2
EX.Rs2: 31
EX.Rd: 27
EX.funct7: 1111111
EX.funct3: 111
EX.opcode: 0010011
EX.ALUoutput: 0
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1
MEM.nop: False
MEM.ALUoutput: 00000000000000000000000000000001
MEM.Read_data2: 00000000000000000000000000000000
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 31
MEM.Rd: 26
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: False
WB.ALUoutput: 11111111111111111111100000000100
WB.Write_data: 0
WB.Rs1: 1
WB.Rs2: 31
WB.Rd: 25
WB.RegWrite: 1
WB.MemtoReg: 0
------------------------------------------------------------
State after executing cycle: 36
IF.nop: False
IF.PC: 136
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: 0
ID.nop: False
ID.PC: 132
ID.Instr: 11111111111100010100111010010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0
EX.nop: False
EX.Ins: ORI
EX.Read_data1: 00000000000000000000000000000010
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 11111111111111111111111111111111
EX.Rs1: 2
EX.Rs2: 31
EX.Rd: 28
EX.funct7: 1111111
EX.funct3: 110
EX.opcode: 0010011
EX.ALUoutput: 0
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1
MEM.nop: False
MEM.ALUoutput: 00000000000000000000000000000010
MEM.Read_data2: 00000000000000000000000000000000
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 31
MEM.Rd: 27
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: False
WB.ALUoutput: 00000000000000000000000000000001
WB.Write_data: 0
WB.Rs1: 2
WB.Rs2: 31
WB.Rd: 26
WB.RegWrite: 1
WB.MemtoReg: 0
------------------------------------------------------------
State after executing cycle: 37
IF.nop: False
IF.PC: 140
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: 0
ID.nop: False
ID.PC: 136
ID.Instr: 11111111111100001000111100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0
EX.nop: False
EX.Ins: XORI
EX.Read_data1: 00000000000000000000000000000010
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 11111111111111111111111111111111
EX.Rs1: 2
EX.Rs2: 31
EX.Rd: 29
EX.funct7: 1111111
EX.funct3: 100
EX.opcode: 0010011
EX.ALUoutput: 0
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1
MEM.nop: False
MEM.ALUoutput: 11111111111111111111111111111111
MEM.Read_data2: 00000000000000000000000000000000
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 31
MEM.Rd: 28
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: False
WB.ALUoutput: 00000000000000000000000000000010
WB.Write_data: 0
WB.Rs1: 2
WB.Rs2: 31
WB.Rd: 27
WB.RegWrite: 1
WB.MemtoReg: 0
------------------------------------------------------------
State after executing cycle: 38
IF.nop: False
IF.PC: 144
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: 0
ID.nop: False
ID.PC: 140
ID.Instr: 11111111111100001111111110010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0
EX.nop: False
EX.Ins: ADDI
EX.Read_data1: 11111111111111111111111111111011
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 11111111111111111111111111111111
EX.Rs1: 1
EX.Rs2: 31
EX.Rd: 30
EX.funct7: 1111111
EX.funct3: 000
EX.opcode: 0010011
EX.ALUoutput: 0
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1
MEM.nop: False
MEM.ALUoutput: 11111111111111111111111111111101
MEM.Read_data2: 00000000000000000000000000000000
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 31
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: False
WB.ALUoutput: 11111111111111111111111111111111
WB.Write_data: 0
WB.Rs1: 2
WB.Rs2: 31
WB.Rd: 28
WB.RegWrite: 1
WB.MemtoReg: 0
------------------------------------------------------------
State after executing cycle: 39
IF.nop: False
IF.PC: 148
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: 0
ID.nop: False
ID.PC: 144
ID.Instr: 11111111111100001110111110010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0
EX.nop: False
EX.Ins: ANDI
EX.Read_data1: 11111111111111111111111111111011
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 11111111111111111111111111111111
EX.Rs1: 1
EX.Rs2: 31
EX.Rd: 31
EX.funct7: 1111111
EX.funct3: 111
EX.opcode: 0010011
EX.ALUoutput: 0
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1
MEM.nop: False
MEM.ALUoutput: 11111111111111111111111111111010
MEM.Read_data2: 00000000000000000000000000000000
MEM.Load_data: 0
MEM.Rs1: 1
MEM.Rs2: 31
MEM.Rd: 30
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: False
WB.ALUoutput: 11111111111111111111111111111101
WB.Write_data: 0
WB.Rs1: 2
WB.Rs2: 31
WB.Rd: 29
WB.RegWrite: 1
WB.MemtoReg: 0
------------------------------------------------------------
State after executing cycle: 40
IF.nop: False
IF.PC: 152
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: 0
ID.nop: False
ID.PC: 148
ID.Instr: 11111111111100001100000000010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0
EX.nop: False
EX.Ins: ORI
EX.Read_data1: 11111111111111111111111111111011
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 11111111111111111111111111111111
EX.Rs1: 1
EX.Rs2: 31
EX.Rd: 31
EX.funct7: 1111111
EX.funct3: 110
EX.opcode: 0010011
EX.ALUoutput: 0
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1
MEM.nop: False
MEM.ALUoutput: 11111111111111111111111111111011
MEM.Read_data2: 00000000000000000000000000000000
MEM.Load_data: 0
MEM.Rs1: 1
MEM.Rs2: 31
MEM.Rd: 31
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: False
WB.ALUoutput: 11111111111111111111111111111010
WB.Write_data: 0
WB.Rs1: 1
WB.Rs2: 31
WB.Rd: 30
WB.RegWrite: 1
WB.MemtoReg: 0
------------------------------------------------------------
State after executing cycle: 41
IF.nop: False
IF.PC: 156
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: 0
ID.nop: False
ID.PC: 152
ID.Instr: 11111111111111111111111111111111
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0
EX.nop: False
EX.Ins: XORI
EX.Read_data1: 11111111111111111111111111111011
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 11111111111111111111111111111111
EX.Rs1: 1
EX.Rs2: 31
EX.Rd: 0
EX.funct7: 1111111
EX.funct3: 100
EX.opcode: 0010011
EX.ALUoutput: 0
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1
MEM.nop: False
MEM.ALUoutput: 11111111111111111111111111111111
MEM.Read_data2: 11111111111111111111111111111011
MEM.Load_data: 0
MEM.Rs1: 1
MEM.Rs2: 31
MEM.Rd: 31
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: False
WB.ALUoutput: 11111111111111111111111111111011
WB.Write_data: 0
WB.Rs1: 1
WB.Rs2: 31
WB.Rd: 31
WB.RegWrite: 1
WB.MemtoReg: 0
------------------------------------------------------------
State after executing cycle: 42
IF.nop: True
IF.PC: 160
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: 0
ID.nop: True
ID.PC: 156
ID.Instr: 
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0
EX.nop: True
EX.Ins: 
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 0
EX.Rs1: 0
EX.Rs2: 0
EX.Rd: 0
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.ALUoutput: 0
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 0
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0
MEM.nop: False
MEM.ALUoutput: 00000000000000000000000000000100
MEM.Read_data2: 11111111111111111111111111111111
MEM.Load_data: 0
MEM.Rs1: 1
MEM.Rs2: 31
MEM.Rd: 0
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: False
WB.ALUoutput: 11111111111111111111111111111111
WB.Write_data: 0
WB.Rs1: 1
WB.Rs2: 31
WB.Rd: 31
WB.RegWrite: 1
WB.MemtoReg: 0
------------------------------------------------------------
State after executing cycle: 43
IF.nop: True
IF.PC: 0
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: 0
ID.nop: True
ID.PC: 0
ID.Instr: 0
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0
EX.nop: True
EX.Ins: 
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 0
EX.Rs1: 0
EX.Rs2: 0
EX.Rd: 0
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.ALUoutput: 0
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 0
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0
MEM.nop: True
MEM.ALUoutput: 0
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 0
MEM.Rs2: 0
MEM.Rd: 0
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
WB.nop: False
WB.ALUoutput: 00000000000000000000000000000100
WB.Write_data: 0
WB.Rs1: 1
WB.Rs2: 31
WB.Rd: 0
WB.RegWrite: 1
WB.MemtoReg: 0
------------------------------------------------------------
State after executing cycle: 44
IF.nop: True
IF.PC: 0
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: 0
ID.nop: True
ID.PC: 0
ID.Instr: 0
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0
EX.nop: True
EX.Ins: 
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 0
EX.Rs1: 0
EX.Rs2: 0
EX.Rd: 0
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.ALUoutput: 0
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 0
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0
MEM.nop: True
MEM.ALUoutput: 0
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 0
MEM.Rs2: 0
MEM.Rd: 0
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
WB.nop: True
WB.ALUoutput: 0
WB.Write_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 0
WB.MemtoReg: 0
------------------------------------------------------------
State after executing cycle: 45
IF.nop: True
IF.PC: 0
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: 0
ID.nop: True
ID.PC: 0
ID.Instr: 0
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0
EX.nop: True
EX.Ins: 
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 0
EX.Rs1: 0
EX.Rs2: 0
EX.Rd: 0
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.ALUoutput: 0
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 0
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0
MEM.nop: True
MEM.ALUoutput: 0
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 0
MEM.Rs2: 0
MEM.Rd: 0
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
WB.nop: True
WB.ALUoutput: 0
WB.Write_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 0
WB.MemtoReg: 0
