;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv_trm.inc

; AS
AS__0__DR EQU CYREG_GPIO_PRT4_DR
AS__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
AS__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
AS__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
AS__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
AS__0__HSIOM_MASK EQU 0x00F00000
AS__0__HSIOM_SHIFT EQU 20
AS__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
AS__0__INTR EQU CYREG_GPIO_PRT4_INTR
AS__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
AS__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
AS__0__MASK EQU 0x20
AS__0__OUT_SEL EQU CYREG_UDB_PA5_CFG10
AS__0__OUT_SEL_SHIFT EQU 10
AS__0__OUT_SEL_VAL EQU 1
AS__0__PA__CFG0 EQU CYREG_UDB_PA5_CFG0
AS__0__PA__CFG1 EQU CYREG_UDB_PA5_CFG1
AS__0__PA__CFG10 EQU CYREG_UDB_PA5_CFG10
AS__0__PA__CFG11 EQU CYREG_UDB_PA5_CFG11
AS__0__PA__CFG12 EQU CYREG_UDB_PA5_CFG12
AS__0__PA__CFG13 EQU CYREG_UDB_PA5_CFG13
AS__0__PA__CFG14 EQU CYREG_UDB_PA5_CFG14
AS__0__PA__CFG2 EQU CYREG_UDB_PA5_CFG2
AS__0__PA__CFG3 EQU CYREG_UDB_PA5_CFG3
AS__0__PA__CFG4 EQU CYREG_UDB_PA5_CFG4
AS__0__PA__CFG5 EQU CYREG_UDB_PA5_CFG5
AS__0__PA__CFG6 EQU CYREG_UDB_PA5_CFG6
AS__0__PA__CFG7 EQU CYREG_UDB_PA5_CFG7
AS__0__PA__CFG8 EQU CYREG_UDB_PA5_CFG8
AS__0__PA__CFG9 EQU CYREG_UDB_PA5_CFG9
AS__0__PC EQU CYREG_GPIO_PRT4_PC
AS__0__PC2 EQU CYREG_GPIO_PRT4_PC2
AS__0__PORT EQU 4
AS__0__PS EQU CYREG_GPIO_PRT4_PS
AS__0__SHIFT EQU 5
AS__DR EQU CYREG_GPIO_PRT4_DR
AS__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
AS__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
AS__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
AS__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
AS__INTR EQU CYREG_GPIO_PRT4_INTR
AS__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
AS__INTSTAT EQU CYREG_GPIO_PRT4_INTR
AS__MASK EQU 0x20
AS__PA__CFG0 EQU CYREG_UDB_PA5_CFG0
AS__PA__CFG1 EQU CYREG_UDB_PA5_CFG1
AS__PA__CFG10 EQU CYREG_UDB_PA5_CFG10
AS__PA__CFG11 EQU CYREG_UDB_PA5_CFG11
AS__PA__CFG12 EQU CYREG_UDB_PA5_CFG12
AS__PA__CFG13 EQU CYREG_UDB_PA5_CFG13
AS__PA__CFG14 EQU CYREG_UDB_PA5_CFG14
AS__PA__CFG2 EQU CYREG_UDB_PA5_CFG2
AS__PA__CFG3 EQU CYREG_UDB_PA5_CFG3
AS__PA__CFG4 EQU CYREG_UDB_PA5_CFG4
AS__PA__CFG5 EQU CYREG_UDB_PA5_CFG5
AS__PA__CFG6 EQU CYREG_UDB_PA5_CFG6
AS__PA__CFG7 EQU CYREG_UDB_PA5_CFG7
AS__PA__CFG8 EQU CYREG_UDB_PA5_CFG8
AS__PA__CFG9 EQU CYREG_UDB_PA5_CFG9
AS__PC EQU CYREG_GPIO_PRT4_PC
AS__PC2 EQU CYREG_GPIO_PRT4_PC2
AS__PORT EQU 4
AS__PS EQU CYREG_GPIO_PRT4_PS
AS__SHIFT EQU 5

; DM
DM__0__DR EQU CYREG_GPIO_PRT3_DR
DM__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
DM__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
DM__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
DM__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
DM__0__HSIOM_MASK EQU 0x000F0000
DM__0__HSIOM_SHIFT EQU 16
DM__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
DM__0__INTR EQU CYREG_GPIO_PRT3_INTR
DM__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
DM__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
DM__0__MASK EQU 0x10
DM__0__OUT_SEL EQU CYREG_UDB_PA7_CFG10
DM__0__OUT_SEL_SHIFT EQU 8
DM__0__OUT_SEL_VAL EQU 1
DM__0__PA__CFG0 EQU CYREG_UDB_PA7_CFG0
DM__0__PA__CFG1 EQU CYREG_UDB_PA7_CFG1
DM__0__PA__CFG10 EQU CYREG_UDB_PA7_CFG10
DM__0__PA__CFG11 EQU CYREG_UDB_PA7_CFG11
DM__0__PA__CFG12 EQU CYREG_UDB_PA7_CFG12
DM__0__PA__CFG13 EQU CYREG_UDB_PA7_CFG13
DM__0__PA__CFG14 EQU CYREG_UDB_PA7_CFG14
DM__0__PA__CFG2 EQU CYREG_UDB_PA7_CFG2
DM__0__PA__CFG3 EQU CYREG_UDB_PA7_CFG3
DM__0__PA__CFG4 EQU CYREG_UDB_PA7_CFG4
DM__0__PA__CFG5 EQU CYREG_UDB_PA7_CFG5
DM__0__PA__CFG6 EQU CYREG_UDB_PA7_CFG6
DM__0__PA__CFG7 EQU CYREG_UDB_PA7_CFG7
DM__0__PA__CFG8 EQU CYREG_UDB_PA7_CFG8
DM__0__PA__CFG9 EQU CYREG_UDB_PA7_CFG9
DM__0__PC EQU CYREG_GPIO_PRT3_PC
DM__0__PC2 EQU CYREG_GPIO_PRT3_PC2
DM__0__PORT EQU 3
DM__0__PS EQU CYREG_GPIO_PRT3_PS
DM__0__SHIFT EQU 4
DM__DR EQU CYREG_GPIO_PRT3_DR
DM__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
DM__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
DM__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
DM__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
DM__INTR EQU CYREG_GPIO_PRT3_INTR
DM__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
DM__INTSTAT EQU CYREG_GPIO_PRT3_INTR
DM__MASK EQU 0x10
DM__PA__CFG0 EQU CYREG_UDB_PA7_CFG0
DM__PA__CFG1 EQU CYREG_UDB_PA7_CFG1
DM__PA__CFG10 EQU CYREG_UDB_PA7_CFG10
DM__PA__CFG11 EQU CYREG_UDB_PA7_CFG11
DM__PA__CFG12 EQU CYREG_UDB_PA7_CFG12
DM__PA__CFG13 EQU CYREG_UDB_PA7_CFG13
DM__PA__CFG14 EQU CYREG_UDB_PA7_CFG14
DM__PA__CFG2 EQU CYREG_UDB_PA7_CFG2
DM__PA__CFG3 EQU CYREG_UDB_PA7_CFG3
DM__PA__CFG4 EQU CYREG_UDB_PA7_CFG4
DM__PA__CFG5 EQU CYREG_UDB_PA7_CFG5
DM__PA__CFG6 EQU CYREG_UDB_PA7_CFG6
DM__PA__CFG7 EQU CYREG_UDB_PA7_CFG7
DM__PA__CFG8 EQU CYREG_UDB_PA7_CFG8
DM__PA__CFG9 EQU CYREG_UDB_PA7_CFG9
DM__PC EQU CYREG_GPIO_PRT3_PC
DM__PC2 EQU CYREG_GPIO_PRT3_PC2
DM__PORT EQU 3
DM__PS EQU CYREG_GPIO_PRT3_PS
DM__SHIFT EQU 4

; DS
DS__0__DR EQU CYREG_GPIO_PRT4_DR
DS__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
DS__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
DS__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
DS__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
DS__0__HSIOM_MASK EQU 0x0F000000
DS__0__HSIOM_SHIFT EQU 24
DS__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
DS__0__INTR EQU CYREG_GPIO_PRT4_INTR
DS__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
DS__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
DS__0__MASK EQU 0x40
DS__0__OUT_SEL EQU CYREG_UDB_PA5_CFG10
DS__0__OUT_SEL_SHIFT EQU 12
DS__0__OUT_SEL_VAL EQU 3
DS__0__PA__CFG0 EQU CYREG_UDB_PA5_CFG0
DS__0__PA__CFG1 EQU CYREG_UDB_PA5_CFG1
DS__0__PA__CFG10 EQU CYREG_UDB_PA5_CFG10
DS__0__PA__CFG11 EQU CYREG_UDB_PA5_CFG11
DS__0__PA__CFG12 EQU CYREG_UDB_PA5_CFG12
DS__0__PA__CFG13 EQU CYREG_UDB_PA5_CFG13
DS__0__PA__CFG14 EQU CYREG_UDB_PA5_CFG14
DS__0__PA__CFG2 EQU CYREG_UDB_PA5_CFG2
DS__0__PA__CFG3 EQU CYREG_UDB_PA5_CFG3
DS__0__PA__CFG4 EQU CYREG_UDB_PA5_CFG4
DS__0__PA__CFG5 EQU CYREG_UDB_PA5_CFG5
DS__0__PA__CFG6 EQU CYREG_UDB_PA5_CFG6
DS__0__PA__CFG7 EQU CYREG_UDB_PA5_CFG7
DS__0__PA__CFG8 EQU CYREG_UDB_PA5_CFG8
DS__0__PA__CFG9 EQU CYREG_UDB_PA5_CFG9
DS__0__PC EQU CYREG_GPIO_PRT4_PC
DS__0__PC2 EQU CYREG_GPIO_PRT4_PC2
DS__0__PORT EQU 4
DS__0__PS EQU CYREG_GPIO_PRT4_PS
DS__0__SHIFT EQU 6
DS__DR EQU CYREG_GPIO_PRT4_DR
DS__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
DS__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
DS__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
DS__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
DS__INTR EQU CYREG_GPIO_PRT4_INTR
DS__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
DS__INTSTAT EQU CYREG_GPIO_PRT4_INTR
DS__MASK EQU 0x40
DS__PA__CFG0 EQU CYREG_UDB_PA5_CFG0
DS__PA__CFG1 EQU CYREG_UDB_PA5_CFG1
DS__PA__CFG10 EQU CYREG_UDB_PA5_CFG10
DS__PA__CFG11 EQU CYREG_UDB_PA5_CFG11
DS__PA__CFG12 EQU CYREG_UDB_PA5_CFG12
DS__PA__CFG13 EQU CYREG_UDB_PA5_CFG13
DS__PA__CFG14 EQU CYREG_UDB_PA5_CFG14
DS__PA__CFG2 EQU CYREG_UDB_PA5_CFG2
DS__PA__CFG3 EQU CYREG_UDB_PA5_CFG3
DS__PA__CFG4 EQU CYREG_UDB_PA5_CFG4
DS__PA__CFG5 EQU CYREG_UDB_PA5_CFG5
DS__PA__CFG6 EQU CYREG_UDB_PA5_CFG6
DS__PA__CFG7 EQU CYREG_UDB_PA5_CFG7
DS__PA__CFG8 EQU CYREG_UDB_PA5_CFG8
DS__PA__CFG9 EQU CYREG_UDB_PA5_CFG9
DS__PC EQU CYREG_GPIO_PRT4_PC
DS__PC2 EQU CYREG_GPIO_PRT4_PC2
DS__PORT EQU 4
DS__PS EQU CYREG_GPIO_PRT4_PS
DS__SHIFT EQU 6

; P0
P0__0__DR EQU CYREG_GPIO_PRT0_DR
P0__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
P0__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
P0__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
P0__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
P0__0__HSIOM_MASK EQU 0x0000000F
P0__0__HSIOM_SHIFT EQU 0
P0__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
P0__0__INTR EQU CYREG_GPIO_PRT0_INTR
P0__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
P0__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
P0__0__MASK EQU 0x01
P0__0__OUT_SEL EQU CYREG_UDB_PA4_CFG10
P0__0__OUT_SEL_SHIFT EQU 0
P0__0__OUT_SEL_VAL EQU 0
P0__0__PA__CFG0 EQU CYREG_UDB_PA4_CFG0
P0__0__PA__CFG1 EQU CYREG_UDB_PA4_CFG1
P0__0__PA__CFG10 EQU CYREG_UDB_PA4_CFG10
P0__0__PA__CFG11 EQU CYREG_UDB_PA4_CFG11
P0__0__PA__CFG12 EQU CYREG_UDB_PA4_CFG12
P0__0__PA__CFG13 EQU CYREG_UDB_PA4_CFG13
P0__0__PA__CFG14 EQU CYREG_UDB_PA4_CFG14
P0__0__PA__CFG2 EQU CYREG_UDB_PA4_CFG2
P0__0__PA__CFG3 EQU CYREG_UDB_PA4_CFG3
P0__0__PA__CFG4 EQU CYREG_UDB_PA4_CFG4
P0__0__PA__CFG5 EQU CYREG_UDB_PA4_CFG5
P0__0__PA__CFG6 EQU CYREG_UDB_PA4_CFG6
P0__0__PA__CFG7 EQU CYREG_UDB_PA4_CFG7
P0__0__PA__CFG8 EQU CYREG_UDB_PA4_CFG8
P0__0__PA__CFG9 EQU CYREG_UDB_PA4_CFG9
P0__0__PC EQU CYREG_GPIO_PRT0_PC
P0__0__PC2 EQU CYREG_GPIO_PRT0_PC2
P0__0__PORT EQU 0
P0__0__PS EQU CYREG_GPIO_PRT0_PS
P0__0__SHIFT EQU 0
P0__1__DR EQU CYREG_GPIO_PRT0_DR
P0__1__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
P0__1__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
P0__1__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
P0__1__HSIOM EQU CYREG_HSIOM_PORT_SEL0
P0__1__HSIOM_MASK EQU 0x000000F0
P0__1__HSIOM_SHIFT EQU 4
P0__1__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
P0__1__INTR EQU CYREG_GPIO_PRT0_INTR
P0__1__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
P0__1__INTSTAT EQU CYREG_GPIO_PRT0_INTR
P0__1__MASK EQU 0x02
P0__1__OUT_SEL EQU CYREG_UDB_PA4_CFG10
P0__1__OUT_SEL_SHIFT EQU 2
P0__1__OUT_SEL_VAL EQU 3
P0__1__PA__CFG0 EQU CYREG_UDB_PA4_CFG0
P0__1__PA__CFG1 EQU CYREG_UDB_PA4_CFG1
P0__1__PA__CFG10 EQU CYREG_UDB_PA4_CFG10
P0__1__PA__CFG11 EQU CYREG_UDB_PA4_CFG11
P0__1__PA__CFG12 EQU CYREG_UDB_PA4_CFG12
P0__1__PA__CFG13 EQU CYREG_UDB_PA4_CFG13
P0__1__PA__CFG14 EQU CYREG_UDB_PA4_CFG14
P0__1__PA__CFG2 EQU CYREG_UDB_PA4_CFG2
P0__1__PA__CFG3 EQU CYREG_UDB_PA4_CFG3
P0__1__PA__CFG4 EQU CYREG_UDB_PA4_CFG4
P0__1__PA__CFG5 EQU CYREG_UDB_PA4_CFG5
P0__1__PA__CFG6 EQU CYREG_UDB_PA4_CFG6
P0__1__PA__CFG7 EQU CYREG_UDB_PA4_CFG7
P0__1__PA__CFG8 EQU CYREG_UDB_PA4_CFG8
P0__1__PA__CFG9 EQU CYREG_UDB_PA4_CFG9
P0__1__PC EQU CYREG_GPIO_PRT0_PC
P0__1__PC2 EQU CYREG_GPIO_PRT0_PC2
P0__1__PORT EQU 0
P0__1__PS EQU CYREG_GPIO_PRT0_PS
P0__1__SHIFT EQU 1
P0__2__DR EQU CYREG_GPIO_PRT0_DR
P0__2__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
P0__2__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
P0__2__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
P0__2__HSIOM EQU CYREG_HSIOM_PORT_SEL0
P0__2__HSIOM_MASK EQU 0x00000F00
P0__2__HSIOM_SHIFT EQU 8
P0__2__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
P0__2__INTR EQU CYREG_GPIO_PRT0_INTR
P0__2__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
P0__2__INTSTAT EQU CYREG_GPIO_PRT0_INTR
P0__2__MASK EQU 0x04
P0__2__OUT_SEL EQU CYREG_UDB_PA4_CFG10
P0__2__OUT_SEL_SHIFT EQU 4
P0__2__OUT_SEL_VAL EQU 1
P0__2__PA__CFG0 EQU CYREG_UDB_PA4_CFG0
P0__2__PA__CFG1 EQU CYREG_UDB_PA4_CFG1
P0__2__PA__CFG10 EQU CYREG_UDB_PA4_CFG10
P0__2__PA__CFG11 EQU CYREG_UDB_PA4_CFG11
P0__2__PA__CFG12 EQU CYREG_UDB_PA4_CFG12
P0__2__PA__CFG13 EQU CYREG_UDB_PA4_CFG13
P0__2__PA__CFG14 EQU CYREG_UDB_PA4_CFG14
P0__2__PA__CFG2 EQU CYREG_UDB_PA4_CFG2
P0__2__PA__CFG3 EQU CYREG_UDB_PA4_CFG3
P0__2__PA__CFG4 EQU CYREG_UDB_PA4_CFG4
P0__2__PA__CFG5 EQU CYREG_UDB_PA4_CFG5
P0__2__PA__CFG6 EQU CYREG_UDB_PA4_CFG6
P0__2__PA__CFG7 EQU CYREG_UDB_PA4_CFG7
P0__2__PA__CFG8 EQU CYREG_UDB_PA4_CFG8
P0__2__PA__CFG9 EQU CYREG_UDB_PA4_CFG9
P0__2__PC EQU CYREG_GPIO_PRT0_PC
P0__2__PC2 EQU CYREG_GPIO_PRT0_PC2
P0__2__PORT EQU 0
P0__2__PS EQU CYREG_GPIO_PRT0_PS
P0__2__SHIFT EQU 2
P0__3__DR EQU CYREG_GPIO_PRT0_DR
P0__3__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
P0__3__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
P0__3__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
P0__3__HSIOM EQU CYREG_HSIOM_PORT_SEL0
P0__3__HSIOM_MASK EQU 0x0000F000
P0__3__HSIOM_SHIFT EQU 12
P0__3__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
P0__3__INTR EQU CYREG_GPIO_PRT0_INTR
P0__3__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
P0__3__INTSTAT EQU CYREG_GPIO_PRT0_INTR
P0__3__MASK EQU 0x08
P0__3__OUT_SEL EQU CYREG_UDB_PA4_CFG10
P0__3__OUT_SEL_SHIFT EQU 6
P0__3__OUT_SEL_VAL EQU 2
P0__3__PA__CFG0 EQU CYREG_UDB_PA4_CFG0
P0__3__PA__CFG1 EQU CYREG_UDB_PA4_CFG1
P0__3__PA__CFG10 EQU CYREG_UDB_PA4_CFG10
P0__3__PA__CFG11 EQU CYREG_UDB_PA4_CFG11
P0__3__PA__CFG12 EQU CYREG_UDB_PA4_CFG12
P0__3__PA__CFG13 EQU CYREG_UDB_PA4_CFG13
P0__3__PA__CFG14 EQU CYREG_UDB_PA4_CFG14
P0__3__PA__CFG2 EQU CYREG_UDB_PA4_CFG2
P0__3__PA__CFG3 EQU CYREG_UDB_PA4_CFG3
P0__3__PA__CFG4 EQU CYREG_UDB_PA4_CFG4
P0__3__PA__CFG5 EQU CYREG_UDB_PA4_CFG5
P0__3__PA__CFG6 EQU CYREG_UDB_PA4_CFG6
P0__3__PA__CFG7 EQU CYREG_UDB_PA4_CFG7
P0__3__PA__CFG8 EQU CYREG_UDB_PA4_CFG8
P0__3__PA__CFG9 EQU CYREG_UDB_PA4_CFG9
P0__3__PC EQU CYREG_GPIO_PRT0_PC
P0__3__PC2 EQU CYREG_GPIO_PRT0_PC2
P0__3__PORT EQU 0
P0__3__PS EQU CYREG_GPIO_PRT0_PS
P0__3__SHIFT EQU 3
P0__DR EQU CYREG_GPIO_PRT0_DR
P0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
P0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
P0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
P0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
P0__INTR EQU CYREG_GPIO_PRT0_INTR
P0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
P0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
P0__MASK EQU 0x0F
P0__PA__CFG0 EQU CYREG_UDB_PA4_CFG0
P0__PA__CFG1 EQU CYREG_UDB_PA4_CFG1
P0__PA__CFG10 EQU CYREG_UDB_PA4_CFG10
P0__PA__CFG11 EQU CYREG_UDB_PA4_CFG11
P0__PA__CFG12 EQU CYREG_UDB_PA4_CFG12
P0__PA__CFG13 EQU CYREG_UDB_PA4_CFG13
P0__PA__CFG14 EQU CYREG_UDB_PA4_CFG14
P0__PA__CFG2 EQU CYREG_UDB_PA4_CFG2
P0__PA__CFG3 EQU CYREG_UDB_PA4_CFG3
P0__PA__CFG4 EQU CYREG_UDB_PA4_CFG4
P0__PA__CFG5 EQU CYREG_UDB_PA4_CFG5
P0__PA__CFG6 EQU CYREG_UDB_PA4_CFG6
P0__PA__CFG7 EQU CYREG_UDB_PA4_CFG7
P0__PA__CFG8 EQU CYREG_UDB_PA4_CFG8
P0__PA__CFG9 EQU CYREG_UDB_PA4_CFG9
P0__PC EQU CYREG_GPIO_PRT0_PC
P0__PC2 EQU CYREG_GPIO_PRT0_PC2
P0__PORT EQU 0
P0__PS EQU CYREG_GPIO_PRT0_PS
P0__SHIFT EQU 0

; P1
P1__0__DR EQU CYREG_GPIO_PRT1_DR
P1__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
P1__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
P1__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
P1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
P1__0__HSIOM_MASK EQU 0x0000000F
P1__0__HSIOM_SHIFT EQU 0
P1__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
P1__0__INTR EQU CYREG_GPIO_PRT1_INTR
P1__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
P1__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
P1__0__MASK EQU 0x01
P1__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
P1__0__OUT_SEL_SHIFT EQU 0
P1__0__OUT_SEL_VAL EQU 3
P1__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
P1__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
P1__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
P1__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
P1__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
P1__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
P1__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
P1__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
P1__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
P1__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
P1__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
P1__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
P1__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
P1__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
P1__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
P1__0__PC EQU CYREG_GPIO_PRT1_PC
P1__0__PC2 EQU CYREG_GPIO_PRT1_PC2
P1__0__PORT EQU 1
P1__0__PS EQU CYREG_GPIO_PRT1_PS
P1__0__SHIFT EQU 0
P1__1__DR EQU CYREG_GPIO_PRT1_DR
P1__1__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
P1__1__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
P1__1__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
P1__1__HSIOM EQU CYREG_HSIOM_PORT_SEL1
P1__1__HSIOM_MASK EQU 0x000000F0
P1__1__HSIOM_SHIFT EQU 4
P1__1__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
P1__1__INTR EQU CYREG_GPIO_PRT1_INTR
P1__1__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
P1__1__INTSTAT EQU CYREG_GPIO_PRT1_INTR
P1__1__MASK EQU 0x02
P1__1__OUT_SEL EQU CYREG_UDB_PA1_CFG10
P1__1__OUT_SEL_SHIFT EQU 2
P1__1__OUT_SEL_VAL EQU 1
P1__1__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
P1__1__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
P1__1__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
P1__1__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
P1__1__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
P1__1__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
P1__1__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
P1__1__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
P1__1__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
P1__1__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
P1__1__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
P1__1__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
P1__1__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
P1__1__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
P1__1__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
P1__1__PC EQU CYREG_GPIO_PRT1_PC
P1__1__PC2 EQU CYREG_GPIO_PRT1_PC2
P1__1__PORT EQU 1
P1__1__PS EQU CYREG_GPIO_PRT1_PS
P1__1__SHIFT EQU 1
P1__2__DR EQU CYREG_GPIO_PRT1_DR
P1__2__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
P1__2__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
P1__2__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
P1__2__HSIOM EQU CYREG_HSIOM_PORT_SEL1
P1__2__HSIOM_MASK EQU 0x00000F00
P1__2__HSIOM_SHIFT EQU 8
P1__2__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
P1__2__INTR EQU CYREG_GPIO_PRT1_INTR
P1__2__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
P1__2__INTSTAT EQU CYREG_GPIO_PRT1_INTR
P1__2__MASK EQU 0x04
P1__2__OUT_SEL EQU CYREG_UDB_PA1_CFG10
P1__2__OUT_SEL_SHIFT EQU 4
P1__2__OUT_SEL_VAL EQU 2
P1__2__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
P1__2__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
P1__2__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
P1__2__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
P1__2__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
P1__2__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
P1__2__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
P1__2__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
P1__2__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
P1__2__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
P1__2__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
P1__2__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
P1__2__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
P1__2__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
P1__2__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
P1__2__PC EQU CYREG_GPIO_PRT1_PC
P1__2__PC2 EQU CYREG_GPIO_PRT1_PC2
P1__2__PORT EQU 1
P1__2__PS EQU CYREG_GPIO_PRT1_PS
P1__2__SHIFT EQU 2
P1__3__DR EQU CYREG_GPIO_PRT1_DR
P1__3__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
P1__3__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
P1__3__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
P1__3__HSIOM EQU CYREG_HSIOM_PORT_SEL1
P1__3__HSIOM_MASK EQU 0x0000F000
P1__3__HSIOM_SHIFT EQU 12
P1__3__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
P1__3__INTR EQU CYREG_GPIO_PRT1_INTR
P1__3__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
P1__3__INTSTAT EQU CYREG_GPIO_PRT1_INTR
P1__3__MASK EQU 0x08
P1__3__OUT_SEL EQU CYREG_UDB_PA1_CFG10
P1__3__OUT_SEL_SHIFT EQU 6
P1__3__OUT_SEL_VAL EQU 0
P1__3__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
P1__3__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
P1__3__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
P1__3__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
P1__3__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
P1__3__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
P1__3__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
P1__3__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
P1__3__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
P1__3__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
P1__3__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
P1__3__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
P1__3__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
P1__3__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
P1__3__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
P1__3__PC EQU CYREG_GPIO_PRT1_PC
P1__3__PC2 EQU CYREG_GPIO_PRT1_PC2
P1__3__PORT EQU 1
P1__3__PS EQU CYREG_GPIO_PRT1_PS
P1__3__SHIFT EQU 3
P1__4__DR EQU CYREG_GPIO_PRT1_DR
P1__4__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
P1__4__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
P1__4__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
P1__4__HSIOM EQU CYREG_HSIOM_PORT_SEL1
P1__4__HSIOM_MASK EQU 0x000F0000
P1__4__HSIOM_SHIFT EQU 16
P1__4__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
P1__4__INTR EQU CYREG_GPIO_PRT1_INTR
P1__4__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
P1__4__INTSTAT EQU CYREG_GPIO_PRT1_INTR
P1__4__MASK EQU 0x10
P1__4__OUT_SEL EQU CYREG_UDB_PA1_CFG11
P1__4__OUT_SEL_SHIFT EQU 8
P1__4__OUT_SEL_VAL EQU 3
P1__4__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
P1__4__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
P1__4__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
P1__4__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
P1__4__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
P1__4__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
P1__4__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
P1__4__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
P1__4__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
P1__4__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
P1__4__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
P1__4__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
P1__4__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
P1__4__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
P1__4__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
P1__4__PC EQU CYREG_GPIO_PRT1_PC
P1__4__PC2 EQU CYREG_GPIO_PRT1_PC2
P1__4__PORT EQU 1
P1__4__PS EQU CYREG_GPIO_PRT1_PS
P1__4__SHIFT EQU 4
P1__5__DR EQU CYREG_GPIO_PRT1_DR
P1__5__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
P1__5__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
P1__5__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
P1__5__HSIOM EQU CYREG_HSIOM_PORT_SEL1
P1__5__HSIOM_MASK EQU 0x00F00000
P1__5__HSIOM_SHIFT EQU 20
P1__5__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
P1__5__INTR EQU CYREG_GPIO_PRT1_INTR
P1__5__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
P1__5__INTSTAT EQU CYREG_GPIO_PRT1_INTR
P1__5__MASK EQU 0x20
P1__5__OUT_SEL EQU CYREG_UDB_PA1_CFG11
P1__5__OUT_SEL_SHIFT EQU 10
P1__5__OUT_SEL_VAL EQU 2
P1__5__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
P1__5__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
P1__5__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
P1__5__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
P1__5__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
P1__5__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
P1__5__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
P1__5__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
P1__5__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
P1__5__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
P1__5__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
P1__5__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
P1__5__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
P1__5__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
P1__5__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
P1__5__PC EQU CYREG_GPIO_PRT1_PC
P1__5__PC2 EQU CYREG_GPIO_PRT1_PC2
P1__5__PORT EQU 1
P1__5__PS EQU CYREG_GPIO_PRT1_PS
P1__5__SHIFT EQU 5
P1__6__DR EQU CYREG_GPIO_PRT1_DR
P1__6__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
P1__6__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
P1__6__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
P1__6__HSIOM EQU CYREG_HSIOM_PORT_SEL1
P1__6__HSIOM_MASK EQU 0x0F000000
P1__6__HSIOM_SHIFT EQU 24
P1__6__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
P1__6__INTR EQU CYREG_GPIO_PRT1_INTR
P1__6__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
P1__6__INTSTAT EQU CYREG_GPIO_PRT1_INTR
P1__6__MASK EQU 0x40
P1__6__OUT_SEL EQU CYREG_UDB_PA1_CFG11
P1__6__OUT_SEL_SHIFT EQU 12
P1__6__OUT_SEL_VAL EQU 1
P1__6__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
P1__6__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
P1__6__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
P1__6__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
P1__6__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
P1__6__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
P1__6__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
P1__6__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
P1__6__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
P1__6__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
P1__6__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
P1__6__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
P1__6__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
P1__6__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
P1__6__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
P1__6__PC EQU CYREG_GPIO_PRT1_PC
P1__6__PC2 EQU CYREG_GPIO_PRT1_PC2
P1__6__PORT EQU 1
P1__6__PS EQU CYREG_GPIO_PRT1_PS
P1__6__SHIFT EQU 6
P1__7__DR EQU CYREG_GPIO_PRT1_DR
P1__7__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
P1__7__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
P1__7__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
P1__7__HSIOM EQU CYREG_HSIOM_PORT_SEL1
P1__7__HSIOM_MASK EQU 0xF0000000
P1__7__HSIOM_SHIFT EQU 28
P1__7__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
P1__7__INTR EQU CYREG_GPIO_PRT1_INTR
P1__7__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
P1__7__INTSTAT EQU CYREG_GPIO_PRT1_INTR
P1__7__MASK EQU 0x80
P1__7__OUT_SEL EQU CYREG_UDB_PA1_CFG11
P1__7__OUT_SEL_SHIFT EQU 14
P1__7__OUT_SEL_VAL EQU 0
P1__7__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
P1__7__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
P1__7__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
P1__7__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
P1__7__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
P1__7__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
P1__7__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
P1__7__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
P1__7__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
P1__7__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
P1__7__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
P1__7__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
P1__7__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
P1__7__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
P1__7__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
P1__7__PC EQU CYREG_GPIO_PRT1_PC
P1__7__PC2 EQU CYREG_GPIO_PRT1_PC2
P1__7__PORT EQU 1
P1__7__PS EQU CYREG_GPIO_PRT1_PS
P1__7__SHIFT EQU 7
P1__DR EQU CYREG_GPIO_PRT1_DR
P1__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
P1__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
P1__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
P1__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
P1__INTR EQU CYREG_GPIO_PRT1_INTR
P1__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
P1__INTSTAT EQU CYREG_GPIO_PRT1_INTR
P1__MASK EQU 0xFF
P1__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
P1__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
P1__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
P1__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
P1__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
P1__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
P1__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
P1__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
P1__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
P1__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
P1__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
P1__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
P1__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
P1__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
P1__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
P1__PC EQU CYREG_GPIO_PRT1_PC
P1__PC2 EQU CYREG_GPIO_PRT1_PC2
P1__PORT EQU 1
P1__PS EQU CYREG_GPIO_PRT1_PS
P1__SHIFT EQU 0

; P2
P2__0__DR EQU CYREG_GPIO_PRT2_DR
P2__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
P2__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
P2__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
P2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
P2__0__HSIOM_MASK EQU 0x0000000F
P2__0__HSIOM_SHIFT EQU 0
P2__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
P2__0__INTR EQU CYREG_GPIO_PRT2_INTR
P2__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
P2__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
P2__0__MASK EQU 0x01
P2__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
P2__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
P2__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
P2__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
P2__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
P2__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
P2__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
P2__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
P2__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
P2__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
P2__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
P2__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
P2__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
P2__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
P2__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
P2__0__PC EQU CYREG_GPIO_PRT2_PC
P2__0__PC2 EQU CYREG_GPIO_PRT2_PC2
P2__0__PORT EQU 2
P2__0__PS EQU CYREG_GPIO_PRT2_PS
P2__0__SHIFT EQU 0
P2__1__DR EQU CYREG_GPIO_PRT2_DR
P2__1__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
P2__1__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
P2__1__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
P2__1__HSIOM EQU CYREG_HSIOM_PORT_SEL2
P2__1__HSIOM_MASK EQU 0x000000F0
P2__1__HSIOM_SHIFT EQU 4
P2__1__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
P2__1__INTR EQU CYREG_GPIO_PRT2_INTR
P2__1__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
P2__1__INTSTAT EQU CYREG_GPIO_PRT2_INTR
P2__1__MASK EQU 0x02
P2__1__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
P2__1__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
P2__1__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
P2__1__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
P2__1__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
P2__1__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
P2__1__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
P2__1__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
P2__1__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
P2__1__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
P2__1__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
P2__1__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
P2__1__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
P2__1__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
P2__1__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
P2__1__PC EQU CYREG_GPIO_PRT2_PC
P2__1__PC2 EQU CYREG_GPIO_PRT2_PC2
P2__1__PORT EQU 2
P2__1__PS EQU CYREG_GPIO_PRT2_PS
P2__1__SHIFT EQU 1
P2__2__DR EQU CYREG_GPIO_PRT2_DR
P2__2__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
P2__2__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
P2__2__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
P2__2__HSIOM EQU CYREG_HSIOM_PORT_SEL2
P2__2__HSIOM_MASK EQU 0x00000F00
P2__2__HSIOM_SHIFT EQU 8
P2__2__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
P2__2__INTR EQU CYREG_GPIO_PRT2_INTR
P2__2__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
P2__2__INTSTAT EQU CYREG_GPIO_PRT2_INTR
P2__2__MASK EQU 0x04
P2__2__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
P2__2__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
P2__2__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
P2__2__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
P2__2__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
P2__2__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
P2__2__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
P2__2__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
P2__2__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
P2__2__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
P2__2__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
P2__2__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
P2__2__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
P2__2__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
P2__2__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
P2__2__PC EQU CYREG_GPIO_PRT2_PC
P2__2__PC2 EQU CYREG_GPIO_PRT2_PC2
P2__2__PORT EQU 2
P2__2__PS EQU CYREG_GPIO_PRT2_PS
P2__2__SHIFT EQU 2
P2__3__DR EQU CYREG_GPIO_PRT2_DR
P2__3__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
P2__3__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
P2__3__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
P2__3__HSIOM EQU CYREG_HSIOM_PORT_SEL2
P2__3__HSIOM_MASK EQU 0x0000F000
P2__3__HSIOM_SHIFT EQU 12
P2__3__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
P2__3__INTR EQU CYREG_GPIO_PRT2_INTR
P2__3__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
P2__3__INTSTAT EQU CYREG_GPIO_PRT2_INTR
P2__3__MASK EQU 0x08
P2__3__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
P2__3__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
P2__3__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
P2__3__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
P2__3__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
P2__3__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
P2__3__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
P2__3__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
P2__3__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
P2__3__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
P2__3__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
P2__3__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
P2__3__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
P2__3__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
P2__3__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
P2__3__PC EQU CYREG_GPIO_PRT2_PC
P2__3__PC2 EQU CYREG_GPIO_PRT2_PC2
P2__3__PORT EQU 2
P2__3__PS EQU CYREG_GPIO_PRT2_PS
P2__3__SHIFT EQU 3
P2__4__DR EQU CYREG_GPIO_PRT2_DR
P2__4__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
P2__4__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
P2__4__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
P2__4__HSIOM EQU CYREG_HSIOM_PORT_SEL2
P2__4__HSIOM_MASK EQU 0x000F0000
P2__4__HSIOM_SHIFT EQU 16
P2__4__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
P2__4__INTR EQU CYREG_GPIO_PRT2_INTR
P2__4__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
P2__4__INTSTAT EQU CYREG_GPIO_PRT2_INTR
P2__4__MASK EQU 0x10
P2__4__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
P2__4__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
P2__4__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
P2__4__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
P2__4__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
P2__4__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
P2__4__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
P2__4__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
P2__4__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
P2__4__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
P2__4__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
P2__4__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
P2__4__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
P2__4__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
P2__4__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
P2__4__PC EQU CYREG_GPIO_PRT2_PC
P2__4__PC2 EQU CYREG_GPIO_PRT2_PC2
P2__4__PORT EQU 2
P2__4__PS EQU CYREG_GPIO_PRT2_PS
P2__4__SHIFT EQU 4
P2__5__DR EQU CYREG_GPIO_PRT2_DR
P2__5__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
P2__5__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
P2__5__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
P2__5__HSIOM EQU CYREG_HSIOM_PORT_SEL2
P2__5__HSIOM_MASK EQU 0x00F00000
P2__5__HSIOM_SHIFT EQU 20
P2__5__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
P2__5__INTR EQU CYREG_GPIO_PRT2_INTR
P2__5__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
P2__5__INTSTAT EQU CYREG_GPIO_PRT2_INTR
P2__5__MASK EQU 0x20
P2__5__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
P2__5__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
P2__5__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
P2__5__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
P2__5__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
P2__5__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
P2__5__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
P2__5__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
P2__5__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
P2__5__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
P2__5__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
P2__5__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
P2__5__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
P2__5__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
P2__5__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
P2__5__PC EQU CYREG_GPIO_PRT2_PC
P2__5__PC2 EQU CYREG_GPIO_PRT2_PC2
P2__5__PORT EQU 2
P2__5__PS EQU CYREG_GPIO_PRT2_PS
P2__5__SHIFT EQU 5
P2__6__DR EQU CYREG_GPIO_PRT2_DR
P2__6__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
P2__6__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
P2__6__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
P2__6__HSIOM EQU CYREG_HSIOM_PORT_SEL2
P2__6__HSIOM_MASK EQU 0x0F000000
P2__6__HSIOM_SHIFT EQU 24
P2__6__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
P2__6__INTR EQU CYREG_GPIO_PRT2_INTR
P2__6__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
P2__6__INTSTAT EQU CYREG_GPIO_PRT2_INTR
P2__6__MASK EQU 0x40
P2__6__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
P2__6__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
P2__6__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
P2__6__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
P2__6__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
P2__6__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
P2__6__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
P2__6__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
P2__6__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
P2__6__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
P2__6__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
P2__6__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
P2__6__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
P2__6__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
P2__6__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
P2__6__PC EQU CYREG_GPIO_PRT2_PC
P2__6__PC2 EQU CYREG_GPIO_PRT2_PC2
P2__6__PORT EQU 2
P2__6__PS EQU CYREG_GPIO_PRT2_PS
P2__6__SHIFT EQU 6
P2__7__DR EQU CYREG_GPIO_PRT2_DR
P2__7__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
P2__7__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
P2__7__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
P2__7__HSIOM EQU CYREG_HSIOM_PORT_SEL2
P2__7__HSIOM_MASK EQU 0xF0000000
P2__7__HSIOM_SHIFT EQU 28
P2__7__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
P2__7__INTR EQU CYREG_GPIO_PRT2_INTR
P2__7__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
P2__7__INTSTAT EQU CYREG_GPIO_PRT2_INTR
P2__7__MASK EQU 0x80
P2__7__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
P2__7__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
P2__7__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
P2__7__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
P2__7__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
P2__7__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
P2__7__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
P2__7__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
P2__7__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
P2__7__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
P2__7__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
P2__7__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
P2__7__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
P2__7__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
P2__7__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
P2__7__PC EQU CYREG_GPIO_PRT2_PC
P2__7__PC2 EQU CYREG_GPIO_PRT2_PC2
P2__7__PORT EQU 2
P2__7__PS EQU CYREG_GPIO_PRT2_PS
P2__7__SHIFT EQU 7
P2__DR EQU CYREG_GPIO_PRT2_DR
P2__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
P2__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
P2__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
P2__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
P2__INTR EQU CYREG_GPIO_PRT2_INTR
P2__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
P2__INTSTAT EQU CYREG_GPIO_PRT2_INTR
P2__MASK EQU 0xFF
P2__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
P2__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
P2__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
P2__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
P2__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
P2__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
P2__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
P2__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
P2__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
P2__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
P2__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
P2__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
P2__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
P2__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
P2__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
P2__PC EQU CYREG_GPIO_PRT2_PC
P2__PC2 EQU CYREG_GPIO_PRT2_PC2
P2__PORT EQU 2
P2__PS EQU CYREG_GPIO_PRT2_PS
P2__SHIFT EQU 0

; RW
RW__0__DR EQU CYREG_GPIO_PRT5_DR
RW__0__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
RW__0__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
RW__0__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
RW__0__HSIOM EQU CYREG_HSIOM_PORT_SEL5
RW__0__HSIOM_MASK EQU 0x000000F0
RW__0__HSIOM_SHIFT EQU 4
RW__0__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
RW__0__INTR EQU CYREG_GPIO_PRT5_INTR
RW__0__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
RW__0__INTSTAT EQU CYREG_GPIO_PRT5_INTR
RW__0__MASK EQU 0x02
RW__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
RW__0__OUT_SEL_SHIFT EQU 2
RW__0__OUT_SEL_VAL EQU 0
RW__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
RW__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
RW__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
RW__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
RW__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
RW__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
RW__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
RW__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
RW__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
RW__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
RW__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
RW__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
RW__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
RW__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
RW__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
RW__0__PC EQU CYREG_GPIO_PRT5_PC
RW__0__PC2 EQU CYREG_GPIO_PRT5_PC2
RW__0__PORT EQU 5
RW__0__PS EQU CYREG_GPIO_PRT5_PS
RW__0__SHIFT EQU 1
RW__DR EQU CYREG_GPIO_PRT5_DR
RW__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
RW__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
RW__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
RW__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
RW__INTR EQU CYREG_GPIO_PRT5_INTR
RW__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
RW__INTSTAT EQU CYREG_GPIO_PRT5_INTR
RW__MASK EQU 0x02
RW__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
RW__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
RW__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
RW__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
RW__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
RW__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
RW__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
RW__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
RW__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
RW__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
RW__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
RW__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
RW__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
RW__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
RW__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
RW__PC EQU CYREG_GPIO_PRT5_PC
RW__PC2 EQU CYREG_GPIO_PRT5_PC2
RW__PORT EQU 5
RW__PS EQU CYREG_GPIO_PRT5_PS
RW__SHIFT EQU 1

; P0H
P0H__0__DR EQU CYREG_GPIO_PRT0_DR
P0H__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
P0H__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
P0H__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
P0H__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
P0H__0__HSIOM_MASK EQU 0x000F0000
P0H__0__HSIOM_SHIFT EQU 16
P0H__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
P0H__0__INTR EQU CYREG_GPIO_PRT0_INTR
P0H__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
P0H__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
P0H__0__MASK EQU 0x10
P0H__0__PA__CFG0 EQU CYREG_UDB_PA4_CFG0
P0H__0__PA__CFG1 EQU CYREG_UDB_PA4_CFG1
P0H__0__PA__CFG10 EQU CYREG_UDB_PA4_CFG10
P0H__0__PA__CFG11 EQU CYREG_UDB_PA4_CFG11
P0H__0__PA__CFG12 EQU CYREG_UDB_PA4_CFG12
P0H__0__PA__CFG13 EQU CYREG_UDB_PA4_CFG13
P0H__0__PA__CFG14 EQU CYREG_UDB_PA4_CFG14
P0H__0__PA__CFG2 EQU CYREG_UDB_PA4_CFG2
P0H__0__PA__CFG3 EQU CYREG_UDB_PA4_CFG3
P0H__0__PA__CFG4 EQU CYREG_UDB_PA4_CFG4
P0H__0__PA__CFG5 EQU CYREG_UDB_PA4_CFG5
P0H__0__PA__CFG6 EQU CYREG_UDB_PA4_CFG6
P0H__0__PA__CFG7 EQU CYREG_UDB_PA4_CFG7
P0H__0__PA__CFG8 EQU CYREG_UDB_PA4_CFG8
P0H__0__PA__CFG9 EQU CYREG_UDB_PA4_CFG9
P0H__0__PC EQU CYREG_GPIO_PRT0_PC
P0H__0__PC2 EQU CYREG_GPIO_PRT0_PC2
P0H__0__PORT EQU 0
P0H__0__PS EQU CYREG_GPIO_PRT0_PS
P0H__0__SHIFT EQU 4
P0H__1__DR EQU CYREG_GPIO_PRT0_DR
P0H__1__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
P0H__1__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
P0H__1__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
P0H__1__HSIOM EQU CYREG_HSIOM_PORT_SEL0
P0H__1__HSIOM_MASK EQU 0x00F00000
P0H__1__HSIOM_SHIFT EQU 20
P0H__1__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
P0H__1__INTR EQU CYREG_GPIO_PRT0_INTR
P0H__1__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
P0H__1__INTSTAT EQU CYREG_GPIO_PRT0_INTR
P0H__1__MASK EQU 0x20
P0H__1__PA__CFG0 EQU CYREG_UDB_PA4_CFG0
P0H__1__PA__CFG1 EQU CYREG_UDB_PA4_CFG1
P0H__1__PA__CFG10 EQU CYREG_UDB_PA4_CFG10
P0H__1__PA__CFG11 EQU CYREG_UDB_PA4_CFG11
P0H__1__PA__CFG12 EQU CYREG_UDB_PA4_CFG12
P0H__1__PA__CFG13 EQU CYREG_UDB_PA4_CFG13
P0H__1__PA__CFG14 EQU CYREG_UDB_PA4_CFG14
P0H__1__PA__CFG2 EQU CYREG_UDB_PA4_CFG2
P0H__1__PA__CFG3 EQU CYREG_UDB_PA4_CFG3
P0H__1__PA__CFG4 EQU CYREG_UDB_PA4_CFG4
P0H__1__PA__CFG5 EQU CYREG_UDB_PA4_CFG5
P0H__1__PA__CFG6 EQU CYREG_UDB_PA4_CFG6
P0H__1__PA__CFG7 EQU CYREG_UDB_PA4_CFG7
P0H__1__PA__CFG8 EQU CYREG_UDB_PA4_CFG8
P0H__1__PA__CFG9 EQU CYREG_UDB_PA4_CFG9
P0H__1__PC EQU CYREG_GPIO_PRT0_PC
P0H__1__PC2 EQU CYREG_GPIO_PRT0_PC2
P0H__1__PORT EQU 0
P0H__1__PS EQU CYREG_GPIO_PRT0_PS
P0H__1__SHIFT EQU 5
P0H__2__DR EQU CYREG_GPIO_PRT0_DR
P0H__2__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
P0H__2__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
P0H__2__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
P0H__2__HSIOM EQU CYREG_HSIOM_PORT_SEL0
P0H__2__HSIOM_MASK EQU 0x0F000000
P0H__2__HSIOM_SHIFT EQU 24
P0H__2__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
P0H__2__INTR EQU CYREG_GPIO_PRT0_INTR
P0H__2__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
P0H__2__INTSTAT EQU CYREG_GPIO_PRT0_INTR
P0H__2__MASK EQU 0x40
P0H__2__PA__CFG0 EQU CYREG_UDB_PA4_CFG0
P0H__2__PA__CFG1 EQU CYREG_UDB_PA4_CFG1
P0H__2__PA__CFG10 EQU CYREG_UDB_PA4_CFG10
P0H__2__PA__CFG11 EQU CYREG_UDB_PA4_CFG11
P0H__2__PA__CFG12 EQU CYREG_UDB_PA4_CFG12
P0H__2__PA__CFG13 EQU CYREG_UDB_PA4_CFG13
P0H__2__PA__CFG14 EQU CYREG_UDB_PA4_CFG14
P0H__2__PA__CFG2 EQU CYREG_UDB_PA4_CFG2
P0H__2__PA__CFG3 EQU CYREG_UDB_PA4_CFG3
P0H__2__PA__CFG4 EQU CYREG_UDB_PA4_CFG4
P0H__2__PA__CFG5 EQU CYREG_UDB_PA4_CFG5
P0H__2__PA__CFG6 EQU CYREG_UDB_PA4_CFG6
P0H__2__PA__CFG7 EQU CYREG_UDB_PA4_CFG7
P0H__2__PA__CFG8 EQU CYREG_UDB_PA4_CFG8
P0H__2__PA__CFG9 EQU CYREG_UDB_PA4_CFG9
P0H__2__PC EQU CYREG_GPIO_PRT0_PC
P0H__2__PC2 EQU CYREG_GPIO_PRT0_PC2
P0H__2__PORT EQU 0
P0H__2__PS EQU CYREG_GPIO_PRT0_PS
P0H__2__SHIFT EQU 6
P0H__3__DR EQU CYREG_GPIO_PRT0_DR
P0H__3__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
P0H__3__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
P0H__3__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
P0H__3__HSIOM EQU CYREG_HSIOM_PORT_SEL0
P0H__3__HSIOM_MASK EQU 0xF0000000
P0H__3__HSIOM_SHIFT EQU 28
P0H__3__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
P0H__3__INTR EQU CYREG_GPIO_PRT0_INTR
P0H__3__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
P0H__3__INTSTAT EQU CYREG_GPIO_PRT0_INTR
P0H__3__MASK EQU 0x80
P0H__3__PA__CFG0 EQU CYREG_UDB_PA4_CFG0
P0H__3__PA__CFG1 EQU CYREG_UDB_PA4_CFG1
P0H__3__PA__CFG10 EQU CYREG_UDB_PA4_CFG10
P0H__3__PA__CFG11 EQU CYREG_UDB_PA4_CFG11
P0H__3__PA__CFG12 EQU CYREG_UDB_PA4_CFG12
P0H__3__PA__CFG13 EQU CYREG_UDB_PA4_CFG13
P0H__3__PA__CFG14 EQU CYREG_UDB_PA4_CFG14
P0H__3__PA__CFG2 EQU CYREG_UDB_PA4_CFG2
P0H__3__PA__CFG3 EQU CYREG_UDB_PA4_CFG3
P0H__3__PA__CFG4 EQU CYREG_UDB_PA4_CFG4
P0H__3__PA__CFG5 EQU CYREG_UDB_PA4_CFG5
P0H__3__PA__CFG6 EQU CYREG_UDB_PA4_CFG6
P0H__3__PA__CFG7 EQU CYREG_UDB_PA4_CFG7
P0H__3__PA__CFG8 EQU CYREG_UDB_PA4_CFG8
P0H__3__PA__CFG9 EQU CYREG_UDB_PA4_CFG9
P0H__3__PC EQU CYREG_GPIO_PRT0_PC
P0H__3__PC2 EQU CYREG_GPIO_PRT0_PC2
P0H__3__PORT EQU 0
P0H__3__PS EQU CYREG_GPIO_PRT0_PS
P0H__3__SHIFT EQU 7
P0H__DR EQU CYREG_GPIO_PRT0_DR
P0H__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
P0H__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
P0H__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
P0H__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
P0H__INTR EQU CYREG_GPIO_PRT0_INTR
P0H__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
P0H__INTSTAT EQU CYREG_GPIO_PRT0_INTR
P0H__MASK EQU 0xF0
P0H__PA__CFG0 EQU CYREG_UDB_PA4_CFG0
P0H__PA__CFG1 EQU CYREG_UDB_PA4_CFG1
P0H__PA__CFG10 EQU CYREG_UDB_PA4_CFG10
P0H__PA__CFG11 EQU CYREG_UDB_PA4_CFG11
P0H__PA__CFG12 EQU CYREG_UDB_PA4_CFG12
P0H__PA__CFG13 EQU CYREG_UDB_PA4_CFG13
P0H__PA__CFG14 EQU CYREG_UDB_PA4_CFG14
P0H__PA__CFG2 EQU CYREG_UDB_PA4_CFG2
P0H__PA__CFG3 EQU CYREG_UDB_PA4_CFG3
P0H__PA__CFG4 EQU CYREG_UDB_PA4_CFG4
P0H__PA__CFG5 EQU CYREG_UDB_PA4_CFG5
P0H__PA__CFG6 EQU CYREG_UDB_PA4_CFG6
P0H__PA__CFG7 EQU CYREG_UDB_PA4_CFG7
P0H__PA__CFG8 EQU CYREG_UDB_PA4_CFG8
P0H__PA__CFG9 EQU CYREG_UDB_PA4_CFG9
P0H__PC EQU CYREG_GPIO_PRT0_PC
P0H__PC2 EQU CYREG_GPIO_PRT0_PC2
P0H__PORT EQU 0
P0H__PS EQU CYREG_GPIO_PRT0_PS
P0H__SHIFT EQU 4

; P30
P30__0__DR EQU CYREG_GPIO_PRT3_DR
P30__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
P30__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
P30__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
P30__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
P30__0__HSIOM_GPIO EQU 0
P30__0__HSIOM_I2C EQU 14
P30__0__HSIOM_I2C_SCL EQU 14
P30__0__HSIOM_MASK EQU 0x0000000F
P30__0__HSIOM_SHIFT EQU 0
P30__0__HSIOM_SPI EQU 15
P30__0__HSIOM_SPI_MOSI EQU 15
P30__0__HSIOM_UART EQU 9
P30__0__HSIOM_UART_RX EQU 9
P30__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
P30__0__INTR EQU CYREG_GPIO_PRT3_INTR
P30__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
P30__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
P30__0__MASK EQU 0x01
P30__0__PA__CFG0 EQU CYREG_UDB_PA7_CFG0
P30__0__PA__CFG1 EQU CYREG_UDB_PA7_CFG1
P30__0__PA__CFG10 EQU CYREG_UDB_PA7_CFG10
P30__0__PA__CFG11 EQU CYREG_UDB_PA7_CFG11
P30__0__PA__CFG12 EQU CYREG_UDB_PA7_CFG12
P30__0__PA__CFG13 EQU CYREG_UDB_PA7_CFG13
P30__0__PA__CFG14 EQU CYREG_UDB_PA7_CFG14
P30__0__PA__CFG2 EQU CYREG_UDB_PA7_CFG2
P30__0__PA__CFG3 EQU CYREG_UDB_PA7_CFG3
P30__0__PA__CFG4 EQU CYREG_UDB_PA7_CFG4
P30__0__PA__CFG5 EQU CYREG_UDB_PA7_CFG5
P30__0__PA__CFG6 EQU CYREG_UDB_PA7_CFG6
P30__0__PA__CFG7 EQU CYREG_UDB_PA7_CFG7
P30__0__PA__CFG8 EQU CYREG_UDB_PA7_CFG8
P30__0__PA__CFG9 EQU CYREG_UDB_PA7_CFG9
P30__0__PC EQU CYREG_GPIO_PRT3_PC
P30__0__PC2 EQU CYREG_GPIO_PRT3_PC2
P30__0__PORT EQU 3
P30__0__PS EQU CYREG_GPIO_PRT3_PS
P30__0__SHIFT EQU 0
P30__DR EQU CYREG_GPIO_PRT3_DR
P30__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
P30__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
P30__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
P30__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
P30__INTR EQU CYREG_GPIO_PRT3_INTR
P30__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
P30__INTSTAT EQU CYREG_GPIO_PRT3_INTR
P30__MASK EQU 0x01
P30__PA__CFG0 EQU CYREG_UDB_PA7_CFG0
P30__PA__CFG1 EQU CYREG_UDB_PA7_CFG1
P30__PA__CFG10 EQU CYREG_UDB_PA7_CFG10
P30__PA__CFG11 EQU CYREG_UDB_PA7_CFG11
P30__PA__CFG12 EQU CYREG_UDB_PA7_CFG12
P30__PA__CFG13 EQU CYREG_UDB_PA7_CFG13
P30__PA__CFG14 EQU CYREG_UDB_PA7_CFG14
P30__PA__CFG2 EQU CYREG_UDB_PA7_CFG2
P30__PA__CFG3 EQU CYREG_UDB_PA7_CFG3
P30__PA__CFG4 EQU CYREG_UDB_PA7_CFG4
P30__PA__CFG5 EQU CYREG_UDB_PA7_CFG5
P30__PA__CFG6 EQU CYREG_UDB_PA7_CFG6
P30__PA__CFG7 EQU CYREG_UDB_PA7_CFG7
P30__PA__CFG8 EQU CYREG_UDB_PA7_CFG8
P30__PA__CFG9 EQU CYREG_UDB_PA7_CFG9
P30__PC EQU CYREG_GPIO_PRT3_PC
P30__PC2 EQU CYREG_GPIO_PRT3_PC2
P30__PORT EQU 3
P30__PS EQU CYREG_GPIO_PRT3_PS
P30__SHIFT EQU 0

; P31
P31__0__DR EQU CYREG_GPIO_PRT3_DR
P31__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
P31__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
P31__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
P31__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
P31__0__HSIOM_GPIO EQU 0
P31__0__HSIOM_I2C EQU 14
P31__0__HSIOM_I2C_SDA EQU 14
P31__0__HSIOM_MASK EQU 0x000000F0
P31__0__HSIOM_SHIFT EQU 4
P31__0__HSIOM_SPI EQU 15
P31__0__HSIOM_SPI_MISO EQU 15
P31__0__HSIOM_UART EQU 9
P31__0__HSIOM_UART_TX EQU 9
P31__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
P31__0__INTR EQU CYREG_GPIO_PRT3_INTR
P31__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
P31__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
P31__0__MASK EQU 0x02
P31__0__OUT_SEL EQU CYREG_UDB_PA7_CFG10
P31__0__OUT_SEL_SHIFT EQU 2
P31__0__OUT_SEL_VAL EQU -1
P31__0__PA__CFG0 EQU CYREG_UDB_PA7_CFG0
P31__0__PA__CFG1 EQU CYREG_UDB_PA7_CFG1
P31__0__PA__CFG10 EQU CYREG_UDB_PA7_CFG10
P31__0__PA__CFG11 EQU CYREG_UDB_PA7_CFG11
P31__0__PA__CFG12 EQU CYREG_UDB_PA7_CFG12
P31__0__PA__CFG13 EQU CYREG_UDB_PA7_CFG13
P31__0__PA__CFG14 EQU CYREG_UDB_PA7_CFG14
P31__0__PA__CFG2 EQU CYREG_UDB_PA7_CFG2
P31__0__PA__CFG3 EQU CYREG_UDB_PA7_CFG3
P31__0__PA__CFG4 EQU CYREG_UDB_PA7_CFG4
P31__0__PA__CFG5 EQU CYREG_UDB_PA7_CFG5
P31__0__PA__CFG6 EQU CYREG_UDB_PA7_CFG6
P31__0__PA__CFG7 EQU CYREG_UDB_PA7_CFG7
P31__0__PA__CFG8 EQU CYREG_UDB_PA7_CFG8
P31__0__PA__CFG9 EQU CYREG_UDB_PA7_CFG9
P31__0__PC EQU CYREG_GPIO_PRT3_PC
P31__0__PC2 EQU CYREG_GPIO_PRT3_PC2
P31__0__PORT EQU 3
P31__0__PS EQU CYREG_GPIO_PRT3_PS
P31__0__SHIFT EQU 1
P31__DR EQU CYREG_GPIO_PRT3_DR
P31__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
P31__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
P31__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
P31__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
P31__INTR EQU CYREG_GPIO_PRT3_INTR
P31__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
P31__INTSTAT EQU CYREG_GPIO_PRT3_INTR
P31__MASK EQU 0x02
P31__PA__CFG0 EQU CYREG_UDB_PA7_CFG0
P31__PA__CFG1 EQU CYREG_UDB_PA7_CFG1
P31__PA__CFG10 EQU CYREG_UDB_PA7_CFG10
P31__PA__CFG11 EQU CYREG_UDB_PA7_CFG11
P31__PA__CFG12 EQU CYREG_UDB_PA7_CFG12
P31__PA__CFG13 EQU CYREG_UDB_PA7_CFG13
P31__PA__CFG14 EQU CYREG_UDB_PA7_CFG14
P31__PA__CFG2 EQU CYREG_UDB_PA7_CFG2
P31__PA__CFG3 EQU CYREG_UDB_PA7_CFG3
P31__PA__CFG4 EQU CYREG_UDB_PA7_CFG4
P31__PA__CFG5 EQU CYREG_UDB_PA7_CFG5
P31__PA__CFG6 EQU CYREG_UDB_PA7_CFG6
P31__PA__CFG7 EQU CYREG_UDB_PA7_CFG7
P31__PA__CFG8 EQU CYREG_UDB_PA7_CFG8
P31__PA__CFG9 EQU CYREG_UDB_PA7_CFG9
P31__PC EQU CYREG_GPIO_PRT3_PC
P31__PC2 EQU CYREG_GPIO_PRT3_PC2
P31__PORT EQU 3
P31__PS EQU CYREG_GPIO_PRT3_PS
P31__SHIFT EQU 1

; P35
P35__0__DR EQU CYREG_GPIO_PRT3_DR
P35__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
P35__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
P35__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
P35__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
P35__0__HSIOM_MASK EQU 0x00F00000
P35__0__HSIOM_SHIFT EQU 20
P35__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
P35__0__INTR EQU CYREG_GPIO_PRT3_INTR
P35__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
P35__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
P35__0__MASK EQU 0x20
P35__0__PA__CFG0 EQU CYREG_UDB_PA7_CFG0
P35__0__PA__CFG1 EQU CYREG_UDB_PA7_CFG1
P35__0__PA__CFG10 EQU CYREG_UDB_PA7_CFG10
P35__0__PA__CFG11 EQU CYREG_UDB_PA7_CFG11
P35__0__PA__CFG12 EQU CYREG_UDB_PA7_CFG12
P35__0__PA__CFG13 EQU CYREG_UDB_PA7_CFG13
P35__0__PA__CFG14 EQU CYREG_UDB_PA7_CFG14
P35__0__PA__CFG2 EQU CYREG_UDB_PA7_CFG2
P35__0__PA__CFG3 EQU CYREG_UDB_PA7_CFG3
P35__0__PA__CFG4 EQU CYREG_UDB_PA7_CFG4
P35__0__PA__CFG5 EQU CYREG_UDB_PA7_CFG5
P35__0__PA__CFG6 EQU CYREG_UDB_PA7_CFG6
P35__0__PA__CFG7 EQU CYREG_UDB_PA7_CFG7
P35__0__PA__CFG8 EQU CYREG_UDB_PA7_CFG8
P35__0__PA__CFG9 EQU CYREG_UDB_PA7_CFG9
P35__0__PC EQU CYREG_GPIO_PRT3_PC
P35__0__PC2 EQU CYREG_GPIO_PRT3_PC2
P35__0__PORT EQU 3
P35__0__PS EQU CYREG_GPIO_PRT3_PS
P35__0__SHIFT EQU 5
P35__DR EQU CYREG_GPIO_PRT3_DR
P35__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
P35__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
P35__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
P35__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
P35__INTR EQU CYREG_GPIO_PRT3_INTR
P35__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
P35__INTSTAT EQU CYREG_GPIO_PRT3_INTR
P35__MASK EQU 0x20
P35__PA__CFG0 EQU CYREG_UDB_PA7_CFG0
P35__PA__CFG1 EQU CYREG_UDB_PA7_CFG1
P35__PA__CFG10 EQU CYREG_UDB_PA7_CFG10
P35__PA__CFG11 EQU CYREG_UDB_PA7_CFG11
P35__PA__CFG12 EQU CYREG_UDB_PA7_CFG12
P35__PA__CFG13 EQU CYREG_UDB_PA7_CFG13
P35__PA__CFG14 EQU CYREG_UDB_PA7_CFG14
P35__PA__CFG2 EQU CYREG_UDB_PA7_CFG2
P35__PA__CFG3 EQU CYREG_UDB_PA7_CFG3
P35__PA__CFG4 EQU CYREG_UDB_PA7_CFG4
P35__PA__CFG5 EQU CYREG_UDB_PA7_CFG5
P35__PA__CFG6 EQU CYREG_UDB_PA7_CFG6
P35__PA__CFG7 EQU CYREG_UDB_PA7_CFG7
P35__PA__CFG8 EQU CYREG_UDB_PA7_CFG8
P35__PA__CFG9 EQU CYREG_UDB_PA7_CFG9
P35__PC EQU CYREG_GPIO_PRT3_PC
P35__PC2 EQU CYREG_GPIO_PRT3_PC2
P35__PORT EQU 3
P35__PS EQU CYREG_GPIO_PRT3_PS
P35__SHIFT EQU 5

; P36
P36__0__DR EQU CYREG_GPIO_PRT3_DR
P36__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
P36__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
P36__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
P36__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
P36__0__HSIOM_MASK EQU 0x0F000000
P36__0__HSIOM_SHIFT EQU 24
P36__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
P36__0__INTR EQU CYREG_GPIO_PRT3_INTR
P36__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
P36__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
P36__0__MASK EQU 0x40
P36__0__OUT_SEL EQU CYREG_UDB_PA7_CFG10
P36__0__OUT_SEL_SHIFT EQU 12
P36__0__OUT_SEL_VAL EQU -1
P36__0__PA__CFG0 EQU CYREG_UDB_PA7_CFG0
P36__0__PA__CFG1 EQU CYREG_UDB_PA7_CFG1
P36__0__PA__CFG10 EQU CYREG_UDB_PA7_CFG10
P36__0__PA__CFG11 EQU CYREG_UDB_PA7_CFG11
P36__0__PA__CFG12 EQU CYREG_UDB_PA7_CFG12
P36__0__PA__CFG13 EQU CYREG_UDB_PA7_CFG13
P36__0__PA__CFG14 EQU CYREG_UDB_PA7_CFG14
P36__0__PA__CFG2 EQU CYREG_UDB_PA7_CFG2
P36__0__PA__CFG3 EQU CYREG_UDB_PA7_CFG3
P36__0__PA__CFG4 EQU CYREG_UDB_PA7_CFG4
P36__0__PA__CFG5 EQU CYREG_UDB_PA7_CFG5
P36__0__PA__CFG6 EQU CYREG_UDB_PA7_CFG6
P36__0__PA__CFG7 EQU CYREG_UDB_PA7_CFG7
P36__0__PA__CFG8 EQU CYREG_UDB_PA7_CFG8
P36__0__PA__CFG9 EQU CYREG_UDB_PA7_CFG9
P36__0__PC EQU CYREG_GPIO_PRT3_PC
P36__0__PC2 EQU CYREG_GPIO_PRT3_PC2
P36__0__PORT EQU 3
P36__0__PS EQU CYREG_GPIO_PRT3_PS
P36__0__SHIFT EQU 6
P36__DR EQU CYREG_GPIO_PRT3_DR
P36__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
P36__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
P36__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
P36__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
P36__INTR EQU CYREG_GPIO_PRT3_INTR
P36__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
P36__INTSTAT EQU CYREG_GPIO_PRT3_INTR
P36__MASK EQU 0x40
P36__PA__CFG0 EQU CYREG_UDB_PA7_CFG0
P36__PA__CFG1 EQU CYREG_UDB_PA7_CFG1
P36__PA__CFG10 EQU CYREG_UDB_PA7_CFG10
P36__PA__CFG11 EQU CYREG_UDB_PA7_CFG11
P36__PA__CFG12 EQU CYREG_UDB_PA7_CFG12
P36__PA__CFG13 EQU CYREG_UDB_PA7_CFG13
P36__PA__CFG14 EQU CYREG_UDB_PA7_CFG14
P36__PA__CFG2 EQU CYREG_UDB_PA7_CFG2
P36__PA__CFG3 EQU CYREG_UDB_PA7_CFG3
P36__PA__CFG4 EQU CYREG_UDB_PA7_CFG4
P36__PA__CFG5 EQU CYREG_UDB_PA7_CFG5
P36__PA__CFG6 EQU CYREG_UDB_PA7_CFG6
P36__PA__CFG7 EQU CYREG_UDB_PA7_CFG7
P36__PA__CFG8 EQU CYREG_UDB_PA7_CFG8
P36__PA__CFG9 EQU CYREG_UDB_PA7_CFG9
P36__PC EQU CYREG_GPIO_PRT3_PC
P36__PC2 EQU CYREG_GPIO_PRT3_PC2
P36__PORT EQU 3
P36__PS EQU CYREG_GPIO_PRT3_PS
P36__SHIFT EQU 6

; UART
UART_SCB__CTRL EQU CYREG_SCB1_CTRL
UART_SCB__EZ_DATA0 EQU CYREG_SCB1_EZ_DATA0
UART_SCB__EZ_DATA1 EQU CYREG_SCB1_EZ_DATA1
UART_SCB__EZ_DATA10 EQU CYREG_SCB1_EZ_DATA10
UART_SCB__EZ_DATA11 EQU CYREG_SCB1_EZ_DATA11
UART_SCB__EZ_DATA12 EQU CYREG_SCB1_EZ_DATA12
UART_SCB__EZ_DATA13 EQU CYREG_SCB1_EZ_DATA13
UART_SCB__EZ_DATA14 EQU CYREG_SCB1_EZ_DATA14
UART_SCB__EZ_DATA15 EQU CYREG_SCB1_EZ_DATA15
UART_SCB__EZ_DATA16 EQU CYREG_SCB1_EZ_DATA16
UART_SCB__EZ_DATA17 EQU CYREG_SCB1_EZ_DATA17
UART_SCB__EZ_DATA18 EQU CYREG_SCB1_EZ_DATA18
UART_SCB__EZ_DATA19 EQU CYREG_SCB1_EZ_DATA19
UART_SCB__EZ_DATA2 EQU CYREG_SCB1_EZ_DATA2
UART_SCB__EZ_DATA20 EQU CYREG_SCB1_EZ_DATA20
UART_SCB__EZ_DATA21 EQU CYREG_SCB1_EZ_DATA21
UART_SCB__EZ_DATA22 EQU CYREG_SCB1_EZ_DATA22
UART_SCB__EZ_DATA23 EQU CYREG_SCB1_EZ_DATA23
UART_SCB__EZ_DATA24 EQU CYREG_SCB1_EZ_DATA24
UART_SCB__EZ_DATA25 EQU CYREG_SCB1_EZ_DATA25
UART_SCB__EZ_DATA26 EQU CYREG_SCB1_EZ_DATA26
UART_SCB__EZ_DATA27 EQU CYREG_SCB1_EZ_DATA27
UART_SCB__EZ_DATA28 EQU CYREG_SCB1_EZ_DATA28
UART_SCB__EZ_DATA29 EQU CYREG_SCB1_EZ_DATA29
UART_SCB__EZ_DATA3 EQU CYREG_SCB1_EZ_DATA3
UART_SCB__EZ_DATA30 EQU CYREG_SCB1_EZ_DATA30
UART_SCB__EZ_DATA31 EQU CYREG_SCB1_EZ_DATA31
UART_SCB__EZ_DATA4 EQU CYREG_SCB1_EZ_DATA4
UART_SCB__EZ_DATA5 EQU CYREG_SCB1_EZ_DATA5
UART_SCB__EZ_DATA6 EQU CYREG_SCB1_EZ_DATA6
UART_SCB__EZ_DATA7 EQU CYREG_SCB1_EZ_DATA7
UART_SCB__EZ_DATA8 EQU CYREG_SCB1_EZ_DATA8
UART_SCB__EZ_DATA9 EQU CYREG_SCB1_EZ_DATA9
UART_SCB__I2C_CFG EQU CYREG_SCB1_I2C_CFG
UART_SCB__I2C_CTRL EQU CYREG_SCB1_I2C_CTRL
UART_SCB__I2C_M_CMD EQU CYREG_SCB1_I2C_M_CMD
UART_SCB__I2C_S_CMD EQU CYREG_SCB1_I2C_S_CMD
UART_SCB__I2C_STATUS EQU CYREG_SCB1_I2C_STATUS
UART_SCB__INTR_CAUSE EQU CYREG_SCB1_INTR_CAUSE
UART_SCB__INTR_I2C_EC EQU CYREG_SCB1_INTR_I2C_EC
UART_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB1_INTR_I2C_EC_MASK
UART_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB1_INTR_I2C_EC_MASKED
UART_SCB__INTR_M EQU CYREG_SCB1_INTR_M
UART_SCB__INTR_M_MASK EQU CYREG_SCB1_INTR_M_MASK
UART_SCB__INTR_M_MASKED EQU CYREG_SCB1_INTR_M_MASKED
UART_SCB__INTR_M_SET EQU CYREG_SCB1_INTR_M_SET
UART_SCB__INTR_RX EQU CYREG_SCB1_INTR_RX
UART_SCB__INTR_RX_MASK EQU CYREG_SCB1_INTR_RX_MASK
UART_SCB__INTR_RX_MASKED EQU CYREG_SCB1_INTR_RX_MASKED
UART_SCB__INTR_RX_SET EQU CYREG_SCB1_INTR_RX_SET
UART_SCB__INTR_S EQU CYREG_SCB1_INTR_S
UART_SCB__INTR_S_MASK EQU CYREG_SCB1_INTR_S_MASK
UART_SCB__INTR_S_MASKED EQU CYREG_SCB1_INTR_S_MASKED
UART_SCB__INTR_S_SET EQU CYREG_SCB1_INTR_S_SET
UART_SCB__INTR_SPI_EC EQU CYREG_SCB1_INTR_SPI_EC
UART_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB1_INTR_SPI_EC_MASK
UART_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB1_INTR_SPI_EC_MASKED
UART_SCB__INTR_TX EQU CYREG_SCB1_INTR_TX
UART_SCB__INTR_TX_MASK EQU CYREG_SCB1_INTR_TX_MASK
UART_SCB__INTR_TX_MASKED EQU CYREG_SCB1_INTR_TX_MASKED
UART_SCB__INTR_TX_SET EQU CYREG_SCB1_INTR_TX_SET
UART_SCB__RX_CTRL EQU CYREG_SCB1_RX_CTRL
UART_SCB__RX_FIFO_CTRL EQU CYREG_SCB1_RX_FIFO_CTRL
UART_SCB__RX_FIFO_RD EQU CYREG_SCB1_RX_FIFO_RD
UART_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB1_RX_FIFO_RD_SILENT
UART_SCB__RX_FIFO_STATUS EQU CYREG_SCB1_RX_FIFO_STATUS
UART_SCB__RX_MATCH EQU CYREG_SCB1_RX_MATCH
UART_SCB__SPI_CTRL EQU CYREG_SCB1_SPI_CTRL
UART_SCB__SPI_STATUS EQU CYREG_SCB1_SPI_STATUS
UART_SCB__SS0_POSISTION EQU 0
UART_SCB__SS1_POSISTION EQU 1
UART_SCB__SS2_POSISTION EQU 2
UART_SCB__SS3_POSISTION EQU 3
UART_SCB__STATUS EQU CYREG_SCB1_STATUS
UART_SCB__TX_CTRL EQU CYREG_SCB1_TX_CTRL
UART_SCB__TX_FIFO_CTRL EQU CYREG_SCB1_TX_FIFO_CTRL
UART_SCB__TX_FIFO_STATUS EQU CYREG_SCB1_TX_FIFO_STATUS
UART_SCB__TX_FIFO_WR EQU CYREG_SCB1_TX_FIFO_WR
UART_SCB__UART_CTRL EQU CYREG_SCB1_UART_CTRL
UART_SCB__UART_FLOW_CTRL EQU CYREG_SCB1_UART_FLOW_CTRL
UART_SCB__UART_RX_CTRL EQU CYREG_SCB1_UART_RX_CTRL
UART_SCB__UART_RX_STATUS EQU CYREG_SCB1_UART_RX_STATUS
UART_SCB__UART_TX_CTRL EQU CYREG_SCB1_UART_TX_CTRL
UART_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL3
UART_SCBCLK__DIV_ID EQU 0x00000042
UART_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL2
UART_SCBCLK__PA_DIV_ID EQU 0x000000FF

; CTRL1
CTRL1_Sync_ctrl_reg__0__MASK EQU 0x01
CTRL1_Sync_ctrl_reg__0__POS EQU 0
CTRL1_Sync_ctrl_reg__1__MASK EQU 0x02
CTRL1_Sync_ctrl_reg__1__POS EQU 1
CTRL1_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL0
CTRL1_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL0
CTRL1_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL0
CTRL1_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL0
CTRL1_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL0
CTRL1_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK0
CTRL1_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK0
CTRL1_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK0
CTRL1_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK0
CTRL1_Sync_ctrl_reg__2__MASK EQU 0x04
CTRL1_Sync_ctrl_reg__2__POS EQU 2
CTRL1_Sync_ctrl_reg__3__MASK EQU 0x08
CTRL1_Sync_ctrl_reg__3__POS EQU 3
CTRL1_Sync_ctrl_reg__32BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL0
CTRL1_Sync_ctrl_reg__32BIT_CONTROL_REG EQU CYREG_UDB_W32_CTL0
CTRL1_Sync_ctrl_reg__32BIT_COUNT_REG EQU CYREG_UDB_W32_CTL0
CTRL1_Sync_ctrl_reg__32BIT_PERIOD_REG EQU CYREG_UDB_W32_MSK0
CTRL1_Sync_ctrl_reg__4__MASK EQU 0x10
CTRL1_Sync_ctrl_reg__4__POS EQU 4
CTRL1_Sync_ctrl_reg__5__MASK EQU 0x20
CTRL1_Sync_ctrl_reg__5__POS EQU 5
CTRL1_Sync_ctrl_reg__6__MASK EQU 0x40
CTRL1_Sync_ctrl_reg__6__POS EQU 6
CTRL1_Sync_ctrl_reg__7__MASK EQU 0x80
CTRL1_Sync_ctrl_reg__7__POS EQU 7
CTRL1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL0
CTRL1_Sync_ctrl_reg__CONTROL_REG EQU CYREG_UDB_W8_CTL0
CTRL1_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST0
CTRL1_Sync_ctrl_reg__COUNT_REG EQU CYREG_UDB_W8_CTL0
CTRL1_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST0
CTRL1_Sync_ctrl_reg__MASK EQU 0xFF
CTRL1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK0
CTRL1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK0
CTRL1_Sync_ctrl_reg__PERIOD_REG EQU CYREG_UDB_W8_MSK0

; CTRL2
CTRL2_Sync_ctrl_reg__0__MASK EQU 0x01
CTRL2_Sync_ctrl_reg__0__POS EQU 0
CTRL2_Sync_ctrl_reg__1__MASK EQU 0x02
CTRL2_Sync_ctrl_reg__1__POS EQU 1
CTRL2_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL1
CTRL2_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL1
CTRL2_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL1
CTRL2_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL1
CTRL2_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL1
CTRL2_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK1
CTRL2_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK1
CTRL2_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK1
CTRL2_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK1
CTRL2_Sync_ctrl_reg__2__MASK EQU 0x04
CTRL2_Sync_ctrl_reg__2__POS EQU 2
CTRL2_Sync_ctrl_reg__3__MASK EQU 0x08
CTRL2_Sync_ctrl_reg__3__POS EQU 3
CTRL2_Sync_ctrl_reg__32BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL1
CTRL2_Sync_ctrl_reg__32BIT_CONTROL_REG EQU CYREG_UDB_W32_CTL1
CTRL2_Sync_ctrl_reg__32BIT_COUNT_REG EQU CYREG_UDB_W32_CTL1
CTRL2_Sync_ctrl_reg__32BIT_PERIOD_REG EQU CYREG_UDB_W32_MSK1
CTRL2_Sync_ctrl_reg__4__MASK EQU 0x10
CTRL2_Sync_ctrl_reg__4__POS EQU 4
CTRL2_Sync_ctrl_reg__5__MASK EQU 0x20
CTRL2_Sync_ctrl_reg__5__POS EQU 5
CTRL2_Sync_ctrl_reg__6__MASK EQU 0x40
CTRL2_Sync_ctrl_reg__6__POS EQU 6
CTRL2_Sync_ctrl_reg__7__MASK EQU 0x80
CTRL2_Sync_ctrl_reg__7__POS EQU 7
CTRL2_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL1
CTRL2_Sync_ctrl_reg__CONTROL_REG EQU CYREG_UDB_W8_CTL1
CTRL2_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST1
CTRL2_Sync_ctrl_reg__COUNT_REG EQU CYREG_UDB_W8_CTL1
CTRL2_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST1
CTRL2_Sync_ctrl_reg__MASK EQU 0xFF
CTRL2_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK1
CTRL2_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK1
CTRL2_Sync_ctrl_reg__PERIOD_REG EQU CYREG_UDB_W8_MSK1

; DATA1
DATA1_sts_sts_reg__0__MASK EQU 0x01
DATA1_sts_sts_reg__0__POS EQU 0
DATA1_sts_sts_reg__1__MASK EQU 0x02
DATA1_sts_sts_reg__1__POS EQU 1
DATA1_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL6
DATA1_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST6
DATA1_sts_sts_reg__2__MASK EQU 0x04
DATA1_sts_sts_reg__2__POS EQU 2
DATA1_sts_sts_reg__3__MASK EQU 0x08
DATA1_sts_sts_reg__3__POS EQU 3
DATA1_sts_sts_reg__4__MASK EQU 0x10
DATA1_sts_sts_reg__4__POS EQU 4
DATA1_sts_sts_reg__5__MASK EQU 0x20
DATA1_sts_sts_reg__5__POS EQU 5
DATA1_sts_sts_reg__6__MASK EQU 0x40
DATA1_sts_sts_reg__6__POS EQU 6
DATA1_sts_sts_reg__7__MASK EQU 0x80
DATA1_sts_sts_reg__7__POS EQU 7
DATA1_sts_sts_reg__MASK EQU 0xFF
DATA1_sts_sts_reg__MASK_REG EQU CYREG_UDB_W8_MSK6
DATA1_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL6
DATA1_sts_sts_reg__STATUS_REG EQU CYREG_UDB_W8_ST6

; PWM_1
PWM_1_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT0_CC
PWM_1_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT0_CC_BUFF
PWM_1_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT0_COUNTER
PWM_1_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT0_CTRL
PWM_1_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT0_INTR
PWM_1_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT0_INTR_MASK
PWM_1_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT0_INTR_MASKED
PWM_1_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT0_INTR_SET
PWM_1_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT0_PERIOD
PWM_1_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT0_PERIOD_BUFF
PWM_1_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT0_STATUS
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x01
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 0
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x100
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 8
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x1000000
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 24
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x10000
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 16
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x01
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 0
PWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
PWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x01
PWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 0
PWM_1_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 0
PWM_1_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT0_TR_CTRL0
PWM_1_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT0_TR_CTRL1
PWM_1_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT0_TR_CTRL2

; XTAL1
XTAL1__0__DR EQU CYREG_GPIO_PRT7_DR
XTAL1__0__DR_CLR EQU CYREG_GPIO_PRT7_DR_CLR
XTAL1__0__DR_INV EQU CYREG_GPIO_PRT7_DR_INV
XTAL1__0__DR_SET EQU CYREG_GPIO_PRT7_DR_SET
XTAL1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL7
XTAL1__0__HSIOM_MASK EQU 0x000000F0
XTAL1__0__HSIOM_SHIFT EQU 4
XTAL1__0__INTCFG EQU CYREG_GPIO_PRT7_INTR_CFG
XTAL1__0__INTR EQU CYREG_GPIO_PRT7_INTR
XTAL1__0__INTR_CFG EQU CYREG_GPIO_PRT7_INTR_CFG
XTAL1__0__INTSTAT EQU CYREG_GPIO_PRT7_INTR
XTAL1__0__MASK EQU 0x02
XTAL1__0__PC EQU CYREG_GPIO_PRT7_PC
XTAL1__0__PC2 EQU CYREG_GPIO_PRT7_PC2
XTAL1__0__PORT EQU 7
XTAL1__0__PS EQU CYREG_GPIO_PRT7_PS
XTAL1__0__SHIFT EQU 1
XTAL1__DR EQU CYREG_GPIO_PRT7_DR
XTAL1__DR_CLR EQU CYREG_GPIO_PRT7_DR_CLR
XTAL1__DR_INV EQU CYREG_GPIO_PRT7_DR_INV
XTAL1__DR_SET EQU CYREG_GPIO_PRT7_DR_SET
XTAL1__INTCFG EQU CYREG_GPIO_PRT7_INTR_CFG
XTAL1__INTR EQU CYREG_GPIO_PRT7_INTR
XTAL1__INTR_CFG EQU CYREG_GPIO_PRT7_INTR_CFG
XTAL1__INTSTAT EQU CYREG_GPIO_PRT7_INTR
XTAL1__MASK EQU 0x02
XTAL1__PC EQU CYREG_GPIO_PRT7_PC
XTAL1__PC2 EQU CYREG_GPIO_PRT7_PC2
XTAL1__PORT EQU 7
XTAL1__PS EQU CYREG_GPIO_PRT7_PS
XTAL1__SHIFT EQU 1

; Clock_1
Clock_1__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL11
Clock_1__DIV_ID EQU 0x00000040
Clock_1__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL0
Clock_1__PA_DIV_ID EQU 0x000000FF

; Clock_2
Clock_2__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL19
Clock_2__DIV_ID EQU 0x00000041
Clock_2__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL1
Clock_2__PA_DIV_ID EQU 0x000000FF

; Timer_1
Timer_1_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT3_CC
Timer_1_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT3_CC_BUFF
Timer_1_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT3_COUNTER
Timer_1_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT3_CTRL
Timer_1_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT3_INTR
Timer_1_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT3_INTR_MASK
Timer_1_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT3_INTR_MASKED
Timer_1_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT3_INTR_SET
Timer_1_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT3_PERIOD
Timer_1_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT3_PERIOD_BUFF
Timer_1_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT3_STATUS
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x08
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 3
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x800
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 11
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x8000000
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 27
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x80000
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 19
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x08
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 3
Timer_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
Timer_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x08
Timer_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 3
Timer_1_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 3
Timer_1_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT3_TR_CTRL0
Timer_1_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT3_TR_CTRL1
Timer_1_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT3_TR_CTRL2

; Miscellaneous
CYDEV_BCLK__HFCLK__HZ EQU 48000000
CYDEV_BCLK__HFCLK__KHZ EQU 48000
CYDEV_BCLK__HFCLK__MHZ EQU 48
CYDEV_BCLK__SYSCLK__HZ EQU 48000000
CYDEV_BCLK__SYSCLK__KHZ EQU 48000
CYDEV_BCLK__SYSCLK__MHZ EQU 48
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x101111A0
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4L
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4L_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_Disallowed
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 8
CYDEV_DFT_SELECT_CLK1 EQU 9
CYDEV_DMA_CHANNELS_AVAILABLE EQU 32
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_INTR_NUMBER_DMA EQU 14
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VBUS_MV EQU 5000
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO_MV EQU 5000
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_m0s8can_VERSION EQU 1
CYIPBLOCK_m0s8cpussv2_VERSION EQU 1
CYIPBLOCK_m0s8csd_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8lcd_VERSION EQU 2
CYIPBLOCK_m0s8lpcomp_VERSION EQU 2
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8srssv2_VERSION EQU 2
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_m0s8udb_VERSION EQU 1
CYIPBLOCK_m0s8usbdss_VERSION EQU 2
CYIPBLOCK_m0s8wco_VERSION EQU 1
CYIPBLOCK_s8pass4al_VERSION EQU 1
DMA_CHANNELS_USED__MASK EQU 0
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
