Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 14:31:00 2025
| Host         : port-lpp-njan running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_control_sets -verbose -file mic_to_led_pc_control_sets_placed.rpt
| Design       : mic_to_led_pc
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    29 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              27 |            8 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              30 |           10 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------------------------+----------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                 Enable Signal                 |         Set/Reset Signal         | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-----------------------------------------------+----------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | adc_uart/uart_inst/tx_i_2_n_0                 | adc_uart/uart_inst/sending0      |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG |                                               |                                  |                2 |              2 |         1.00 |
|  clk_IBUF_BUFG | adc_uart/uart_inst/bit_index                  | adc_uart/uart_inst/sending0      |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | adc_uart/uart_inst/E[0]                       | adc_uart/tx_byte[7]_i_1_n_0      |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | adc_uart/uart_inst/sending                    | adc_uart/uart_inst/shift_reg     |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG | adc_uart/uart_inst/E[0]                       |                                  |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG | adc_uart/uart_inst/shift_reg                  |                                  |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | adc_uart/uart_inst/FSM_onehot_state_reg[0][0] |                                  |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG | adc_uart/sample_delay[0]_i_2_n_0              | adc_uart/uart_inst/sending_reg_0 |                4 |             14 |         3.50 |
+----------------+-----------------------------------------------+----------------------------------+------------------+----------------+--------------+


