

================================================================
== Vitis HLS Report for 'nn_fpga_top_Pipeline_VITIS_LOOP_32_2'
================================================================
* Date:           Tue Nov 25 01:19:44 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        final_nn_fpga_tanh
* Solution:       hls (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.013 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      789|      789|  7.890 us|  7.890 us|  785|  785|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_32_2  |      787|      787|         5|          1|          1|   784|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   1|      -|      -|    -|
|Expression       |        -|   -|      0|     59|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      -|      -|    -|
|Memory           |       32|   -|      0|      0|    -|
|Multiplexer      |        -|   -|      0|     54|    -|
|Register         |        -|   -|    100|     32|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |       32|   1|    100|    145|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |       32|   1|     ~0|     ~0|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +---------------------------------+------------------------------+--------------+
    |             Instance            |            Module            |  Expression  |
    +---------------------------------+------------------------------+--------------+
    |mac_muladd_10s_8s_24s_24_4_1_U4  |mac_muladd_10s_8s_24s_24_4_1  |  i0 + i1 * i2|
    +---------------------------------+------------------------------+--------------+

    * Memory: 
    +-------+-----------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    | Memory|                        Module                       | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +-------+-----------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |W1_U   |nn_fpga_top_Pipeline_VITIS_LOOP_32_2_W1_ROM_AUTO_1R  |       32|  0|   0|    0|  50176|    8|     1|       401408|
    +-------+-----------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total  |                                                     |       32|  0|   0|    0|  50176|    8|     1|       401408|
    +-------+-----------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln32_fu_116_p2    |         +|   0|  0|  17|          10|           1|
    |add_ln34_1_fu_131_p2  |         +|   0|  0|  23|          16|          16|
    |icmp_ln32_fu_110_p2   |      icmp|   0|  0|  17|          10|           9|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  59|          37|          28|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |acc_1_fu_50                    |   9|          2|   16|         32|
    |ap_done_int                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1        |   9|          2|    1|          2|
    |ap_sig_allocacmp_acc_1_load_1  |   9|          2|   16|         32|
    |ap_sig_allocacmp_j_1           |   9|          2|   10|         20|
    |j_fu_54                        |   9|          2|   10|         20|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          |  54|         12|   54|        108|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |acc_1_fu_50                       |  16|   0|   16|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |icmp_ln32_reg_208                 |   1|   0|    1|          0|
    |j_fu_54                           |  10|   0|   10|          0|
    |icmp_ln32_reg_208                 |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 100|  32|   37|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  nn_fpga_top_Pipeline_VITIS_LOOP_32_2|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  nn_fpga_top_Pipeline_VITIS_LOOP_32_2|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  nn_fpga_top_Pipeline_VITIS_LOOP_32_2|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  nn_fpga_top_Pipeline_VITIS_LOOP_32_2|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  nn_fpga_top_Pipeline_VITIS_LOOP_32_2|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  nn_fpga_top_Pipeline_VITIS_LOOP_32_2|  return value|
|phi_mul           |   in|   16|     ap_none|                               phi_mul|        scalar|
|image_r_address0  |  out|   10|   ap_memory|                               image_r|         array|
|image_r_ce0       |  out|    1|   ap_memory|                               image_r|         array|
|image_r_q0        |   in|   10|   ap_memory|                               image_r|         array|
|acc_1_out         |  out|   16|      ap_vld|                             acc_1_out|       pointer|
|acc_1_out_ap_vld  |  out|    1|      ap_vld|                             acc_1_out|       pointer|
+------------------+-----+-----+------------+--------------------------------------+--------------+

