**Disclaimer** : ë³¸ ë¬¸ì„œëŠ” í•œêµ­ì–´(KO) ë²„ì „ì´ ì›ë³¸ì´ë©°, ë²ˆì—­ ê³¼ì •ì—ì„œ ë°œìƒí•  ìˆ˜ ìˆëŠ” ë¬¸ì œë‚˜ ëª¨í˜¸í•œ ë¶€ë¶„ì€ í•œêµ­ì–´ ë²„ì „ì„ ì°¸ì¡°í•˜ì‹œê¸° ë°”ëë‹ˆë‹¤.

---


# TFAI NeuroMorphic Chip (NMC) Architecture


[KO](TFAI_NMC_Architecture.md) | [EN](TFAI_NMC_Architecture_en.md) | [ZH](TFAI_NMC_Architecture_zh.md)


ë³¸ ë¬¸ì„œëŠ” **UE4T ê¸°ë°˜ NeuroMorphic ASIC**ì˜ ì™¸ë¶€ ê³µê°œìš© ì•„í‚¤í…ì²˜ë¥¼ ì„¤ëª…í•©ë‹ˆë‹¤.  
UE4TëŠ” **ì´ë²¤íŠ¸ ê¸°ë°˜(event-driven)**ê³¼ **ìŠ¤íŒŒì´í¬ ê°•ë„(spike intensity) í‘œí˜„**ì„ ë™ì‹œì— ì§€ì›í•˜ëŠ” 4bit í¬ë§·ìœ¼ë¡œ,  
ê¸°ì¡´ SNN(Spiking Neural Network)ê³¼ ANN(Artificial Neural Network)ì˜ í•œê³„ë¥¼ ê·¹ë³µí•©ë‹ˆë‹¤.

---

## ğŸ”‘ UE4T ì°¨ë³„í™” í¬ì¸íŠ¸

1. **Spike Intensity í‘œí˜„**  
   - ê¸°ì¡´ SNN: ë°œí™” ì—¬ë¶€(0/1)ì™€ íƒ€ì´ë°ë§Œ í‘œí˜„ â†’ ì •ë°€ ìˆ˜ì¹˜ ì •ë³´ ë¶€ì¡±  
   - UE4T: `NORM_ESC + 4bit payload`ë¥¼ í†µí•´ **ê°•ë„(magnitude)**ë¥¼ ì •ëŸ‰ì ìœ¼ë¡œ ì „ë‹¬  
   - ê²°ê³¼ì ìœ¼ë¡œ Gradient Descent ê¸°ë°˜ í•™ìŠµ ê°€ëŠ¥

2. **ê³±ì…ˆê¸° ì—†ëŠ” ALU (Shift-only)**  
   - ëª¨ë“  ìŠ¤ì¼€ì¼ë§ì„ `2^E` (bit-shift)ë¡œ êµ¬í˜„ â†’ ìŠ¹ì‚°ê¸° ë¶ˆí•„ìš”  
   - ì „ë ¥ ì†Œëª¨ ë° ì‹¤ë¦¬ì½˜ ë©´ì  ì ˆê° â†’ ì €ì „ë ¥ í•™ìŠµ/ì¶”ë¡  SoC êµ¬í˜„ ê°€ëŠ¥

3. **ì‹œê°„Â·ì´ë²¤íŠ¸ ì••ì¶•**  
   - ì‘ì€ ë³€í™”: `Î£Î” ëˆ„ì `  
   - í° ë³€í™”: `MAX/MIN ì´ë²¤íŠ¸`  
   - ì¡°ìš©í•œ êµ¬ê°„: `SILENT í† í°`  
   - ëŒ€ê·œëª¨ ì‹œê³„ì—´ ì…ë ¥(ì˜ìƒ, ìŒì„±, ì„¼ì„œ ë°ì´í„°)ì„ íš¨ìœ¨ì ìœ¼ë¡œ í‘œí˜„

4. **PBH ê¸°ë°˜ NoC**  
   - **Pipelined Binary Heap (PBH) Arbiter**ë¡œ í† í° ìš°ì„ ìˆœìœ„ ë¼ìš°íŒ…  
   - Token Class â†’ QoS ë§¤í•‘: `MIN/MAX > SCALE > NORM > Î£Î” > SILENT`  
   - í† í° í´ë˜ìŠ¤ ìì²´ê°€ ë„¤íŠ¸ì›Œí¬ ìš°ì„ ìˆœìœ„ì™€ ì§ê²° 

---

## ğŸ§© System Architecture

![NMC Architecture](diagrams/nmc_architecture.svg)

- **Sensor Front-End**: ì¹´ë©”ë¼(1080p@30fps), ì˜¤ë””ì˜¤, IMU ë“± ì‹œê³„ì—´ ì…ë ¥  
- **UE4T Encoder**: ì…ë ¥ ì‹ í˜¸ë¥¼ 4bit í† í° ìŠ¤íŠ¸ë¦¼ìœ¼ë¡œ ë³€í™˜  
- **Neuron Cell Array**: 256 cell/tile, 32Ã—32 NoC (8192 tile, ìˆ˜ì‹­ë§Œ~ìˆ˜ë°±ë§Œ cell í™•ì¥ ê°€ëŠ¥)  
- **Adaptive Tile Mapping**: ROIÂ·sparsity ê¸°ë°˜ tile í¬ê¸° ë™ì  ì¡°ì • â†’ CNN í•™ìŠµ ìµœì í™”  
- **PBH Arbiter + Multi-Stage NoC**: Token ìš°ì„ ìˆœìœ„ ê¸°ë°˜ ë¼ìš°íŒ…  
- **Host CPU & External Memory**: í•™ìŠµ ì‹œ weight ì—…ë°ì´íŠ¸, ë°ì´í„°ì…‹ I/O ê´€ë¦¬  
- **On-chip SRAM / Storage**: Token buffer, íŒŒë¼ë¯¸í„° ì €ì¥

---

## ğŸ“š Training Flow

![NMC Training Flow](diagrams/nmc_training_flow.svg)

1. Sensor ì…ë ¥ â†’ UE4T Encoder â†’ 4bit í† í°  
2. Forward Pass: Token â†’ Neuron Cell Array  
3. Host CPU + External Memory: Backpropagation & Weight Update  

**ìì› ìš”êµ¬ëŸ‰**  
- CNNì€ ê¸°ë³¸ì ìœ¼ë¡œ **ê³ ì • ì»¤ë„ + ê· ì¼ ì—°ì‚°** êµ¬ì¡° â†’ POI (Point Of Interest) ë°–ì—ì„œë„ ë¶ˆí•„ìš”í•œ ì—°ì‚° ë°œìƒ.  
- ìµœê·¼ ì˜ìƒ ì•Œê³ ë¦¬ì¦˜(ì˜ˆ: Video Codec, Object Detection)ì€ **adaptive tiling** ê¸°ë²•ì„ ì ìš©,  
  POI ì˜ì—­ì€ ì‘ì€ tileë¡œ, ë°°ê²½ì€ í° tileë¡œ ì²˜ë¦¬í•˜ì—¬ íš¨ìœ¨ì„ ê·¹ëŒ€í™”.  
- UE4T NMCë„ ë™ì¼ ì›ë¦¬ ì±„íƒ: **ë‰´ëŸ°ì…€ê³¼ tile ë§¤í•‘ì„ ìœ ì—°í•˜ê²Œ ì ìš©**.  
- í˜„ì¬ ì„¤ê³„ ëª©í‘œ: **ì•½ 10ë§Œ ê°œ ë‰´ëŸ°ì…€ ë‹¨ìœ„ì—ì„œ adaptive tiling ì§€ì›**.  
- ì´ë¡œì¨ CNN í•™ìŠµ ì‹œì—ë„ ìì› ë‚­ë¹„ ì—†ì´ ì‹¤ì‹œê°„ í•™ìŠµ ìµœì í™” ê°€ëŠ¥.

---

## âš¡ Inference Flow

![NMC Inference Flow](diagrams/nmc_inference_flow.svg)

1. ë™ì¼ ì…ë ¥ (1080p@30fps) â†’ UE4T Encoder  
2. Forward-only Token Path â†’ Neuron Cell Array  
3. Host CPU ìµœì†Œ ê°œì… (Weight ê³ ì •, Î”b/Î”E ë¶ˆí•„ìš”)  
4. InferenceëŠ” í•™ìŠµ ëŒ€ë¹„ **ì•½ 1/10 ìˆ˜ì¤€ ìì›ìœ¼ë¡œ ì¶©ë¶„**

---

## ğŸŒ NoC êµ¬ì¡°

![3-Stage NoC](diagrams/nmc_noc_3stage.svg)

- **Stage 1 (Local Mesh)**: Tile ë‚´ë¶€ 256 cell ê°„/íƒ€ì¼ ê°„ ì—°ê²°  
- **Stage 2 (Cluster Tree)**: Binary Heap ê¸°ë°˜ Arbiter (ìš°ì„ ìˆœìœ„ ì ìš©)  
- **Stage 3 (Global Backbone)**: Hybrid Mesh-Tree (í™•ì¥ì„± + íš¨ìœ¨)  

ì¥ì :  
- Tree êµ¬ì¡° â†’ Latency ìµœì†Œí™”  
- PBH Arbiter â†’ Token classë³„ QoS ë³´ì¥  
- Hybrid Mesh-Tree â†’ í™•ì¥ì„±ê³¼ ì•ˆì •ì  ëŒ€ì—­í­ í™•ë³´

---

## ğŸ¯ Token â†’ QoS Mapping

![Token QoS Mapping](diagrams/nmc_token_qos.svg)

- MIN/MAX: ìµœê³  ìš°ì„ ìˆœìœ„ â†’ ì¦‰ì‹œ ì „ë‹¬  
- SCALE: ë™ì  ë²”ìœ„ ì¡°ì • â†’ ë†’ì€ ìš°ì„ ìˆœìœ„  
- NORM: ì¼ë°˜ ì‹ í˜¸ â†’ ì¤‘ê°„ ìš°ì„ ìˆœìœ„  
- Î£Î”: ì‘ì€ ë³€í™” ëˆ„ì  â†’ ë‚®ì€ ìš°ì„ ìˆœìœ„  
- SILENT: ìœ íœ´ êµ¬ê°„ â†’ ê°€ì¥ ë‚®ì€ ìš°ì„ ìˆœìœ„

---

## ğŸ”‘ Additional Improvements Plan

 - ê¸°ì¡´ Neuron Cell ë¸”ë¡ì—ì„œ ì „ë ¥ì†Œëª¨ê°€ ë§ì€ SRAM ëŒ€ì‹  DRAM-like í•œ Dynamic Latch êµ¬ì¡°ì ìš©ì•ˆ.

 - [Detailed Description of **TFAI Neuron Cell Memory Hierarchy (v0.1)**](Neuron_Cell_Memory.md)
 - ![Neuron Cell Memory](diagrams/neuron_cell_memory.svg)

 - More Detailed Study of DRAM-like Memory in SoC is 
 - [UE4T ë‰´ëŸ° ì…€ ë‚´ DRAM-like ë©”ëª¨ë¦¬ ìŠ¤í„°ë”” (v0.2)](UE4T_Neuron_DRAMlike_Study_v0.2.md)

---


## ğŸ“Œ Summary

- UE4T ê¸°ë°˜ NMCëŠ” **Adaptive Tiling + Spike Intensity í‘œí˜„**ìœ¼ë¡œ CNN í•™ìŠµê¹Œì§€ ì§€ì›  
- ê¸°ì¡´ SNN ëŒ€ë¹„ â†’ í•™ìŠµ ê°€ëŠ¥ì„± í™•ë³´  
- ê¸°ì¡´ ANN ëŒ€ë¹„ â†’ Shift-only ALUë¡œ ì „ë ¥ ì ˆê°  
- Hybrid NoC + PBH Arbiter â†’ Token QoS ê¸°ë°˜ ì‹¤ì‹œê°„ ë¼ìš°íŒ…  
- CNN/Transformer í•™ìŠµÂ·ì¶”ë¡  ëª¨ë‘ ì§€ì›, ëŒ€ê·œëª¨ ë¹„ë””ì˜¤/ì˜¤ë””ì˜¤ ì‹¤ì‹œê°„ ì²˜ë¦¬ ê°€ëŠ¥
