# ğŸ“‹ Yosys åˆæˆæŒ‡å—

æœ¬æ–‡ä»¶è©³ç´°èªªæ˜å¦‚ä½•ä½¿ç”¨ Yosys å°‡ RTL è¨­è¨ˆåˆæˆç‚º SKY130 æ¨™æº–å…ƒä»¶ç¶²è¡¨ã€‚

## ğŸ¯ åˆæˆç›®æ¨™

- å°‡ Verilog RTL è½‰æ›ç‚ºé–˜ç´šç¶²è¡¨
- å„ªåŒ–é¢ç©å’Œæ™‚åº
- ç”¢ç”Ÿé©åˆ OpenLane çš„ç¶²è¡¨æ ¼å¼

## ğŸ› ï¸ ç’°å¢ƒæº–å‚™

### å®‰è£ Yosys
```bash
# Ubuntu/Debian
sudo apt-get install yosys

# æˆ–å¾æºç¢¼ç·¨è­¯æœ€æ–°ç‰ˆ
git clone https://github.com/YosysHQ/yosys.git
cd yosys
make
sudo make install
```

### è¨­ç½® SKY130 PDK
```bash
export PDK_ROOT=/path/to/skywater-pdk
export STD_CELL_LIBRARY=sky130_fd_sc_hd
```

## ğŸ“ å°ˆæ¡ˆçµæ§‹

```
synthesis/
â”œâ”€â”€ Makefile              # è‡ªå‹•åŒ–è…³æœ¬
â”œâ”€â”€ synth.tcl            # Yosys åˆæˆè…³æœ¬
â”œâ”€â”€ constraints.sdc      # æ™‚åºç´„æŸ
â”œâ”€â”€ reports/             # åˆæˆå ±å‘Š
â””â”€â”€ results/             # è¼¸å‡ºç¶²è¡¨
```

## ğŸ”§ åˆæˆè…³æœ¬è©³è§£

### åŸºæœ¬åˆæˆæµç¨‹ (synth.tcl)

```tcl
# 1. è®€å– Verilog æª”æ¡ˆ
yosys read_verilog -sv ../rtl/temp_ctrl_top.v
yosys read_verilog -sv ../rtl/pid_controller.v
yosys read_verilog -sv ../rtl/adc_spi_interface.v
yosys read_verilog -sv ../rtl/pwm_generator.v

# 2. è¨­å®šé ‚å±¤æ¨¡çµ„
yosys hierarchy -check -top temp_ctrl_top

# 3. é«˜éšåˆæˆå„ªåŒ–
yosys proc          # è™•ç† always å€å¡Š
yosys opt           # é‚è¼¯å„ªåŒ–
yosys fsm           # ç‹€æ…‹æ©Ÿå„ªåŒ–
yosys memory        # è¨˜æ†¶é«”æ¨æ–·
yosys opt

# 4. æŠ€è¡“æ˜ å°„
yosys techmap       # é€šç”¨æŠ€è¡“æ˜ å°„
yosys opt

# 5. SKY130 ç‰¹å®šæ˜ å°„
yosys dfflibmap -liberty $::env(PDK_ROOT)/$::env(STD_CELL_LIBRARY)/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
yosys abc -liberty $::env(PDK_ROOT)/$::env(STD_CELL_LIBRARY)/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
yosys clean

# 6. è¼¸å‡ºç¶²è¡¨
yosys write_verilog -noattr results/synth.v
```

## ğŸ“Š åˆæˆé¸é …è©³è§£

### 1. é¢ç©å„ªåŒ–
```tcl
# ä½¿ç”¨æ›´æ¿€é€²çš„å„ªåŒ–
yosys opt -full
yosys share        # å…±äº«å­è¡¨é”å¼
yosys opt_muxtree  # å„ªåŒ–å¤šå·¥å™¨æ¨¹
```

### 2. æ™‚åºå„ªåŒ–
```tcl
# ABC æ™‚åºå°å‘å„ªåŒ–
yosys abc -liberty $LIBERTY_FILE -constr constraints.sdc
```

### 3. åŠŸè€—å„ªåŒ–
```tcl
# æ’å…¥æ™‚è„ˆé–˜æ§
yosys clkgate -pos
```

## ğŸ“ˆ ç´„æŸæª”æ¡ˆ (constraints.sdc)

```tcl
# æ™‚è„ˆå®šç¾©
create_clock -period 100 -name clk [get_ports clk]

# è¼¸å…¥å»¶é²
set_input_delay -clock clk -max 20 [get_ports {rst_n door_sensor button_*}]
set_input_delay -clock clk -min 5 [get_ports {rst_n door_sensor button_*}]

# è¼¸å‡ºå»¶é²
set_output_delay -clock clk -max 20 [get_ports {compressor_pwm alarm}]
set_output_delay -clock clk -min 5 [get_ports {compressor_pwm alarm}]

# ä¸æª¢æŸ¥çš„è·¯å¾‘
set_false_path -from [get_ports rst_n] -to [all_outputs]
```

## ğŸ” åˆ†æåˆæˆçµæœ

### 1. é¢ç©å ±å‘Š
```bash
yosys -p "read_verilog synth.v; stat"
```

è¼¸å‡ºç¯„ä¾‹ï¼š
```
=== temp_ctrl_top ===
   Number of wires:                892
   Number of wire bits:           2341
   Number of cells:               1523
     sky130_fd_sc_hd__a21o_2         12
     sky130_fd_sc_hd__a22o_2         34
     sky130_fd_sc_hd__and2_2         67
     sky130_fd_sc_hd__dfrtp_2       234
     ...
```

### 2. æ™‚åºåˆ†æ
ä½¿ç”¨ OpenSTA é€²è¡Œè©³ç´°æ™‚åºåˆ†æï¼š
```tcl
read_liberty $::env(LIBERTY_FILE)
read_verilog results/synth.v
link_design temp_ctrl_top
read_sdc constraints.sdc
report_checks -path_delay max
```

### 3. åŠŸè€—ä¼°ç®—
```tcl
# ç°¡å–®åŠŸè€—ä¼°ç®—
yosys -p "read_verilog synth.v; power"
```

## ğŸš¨ å¸¸è¦‹å•é¡Œèˆ‡è§£æ±º

### å•é¡Œ 1ï¼šæ‰¾ä¸åˆ°æ¨™æº–å…ƒä»¶åº«
```
ERROR: Can't open liberty file
```
**è§£æ±º**ï¼šç¢ºèª PDK_ROOT ç’°å¢ƒè®Šæ•¸è¨­ç½®æ­£ç¢º

### å•é¡Œ 2ï¼šæ™‚åºé•è¦
```
Warning: Critical path delay exceeds clock period
```
**è§£æ±º**ï¼š
1. æ’å…¥æš«å­˜å™¨åˆ‡å‰²é•·è·¯å¾‘
2. ä½¿ç”¨æ›´å¿«çš„æ¨™æº–å…ƒä»¶
3. èª¿æ•´åˆæˆç­–ç•¥

### å•é¡Œ 3ï¼šé¢ç©éå¤§
**è§£æ±º**ï¼š
1. å…±äº«è³‡æºï¼ˆå¦‚ä¹˜æ³•å™¨ï¼‰
2. ä½¿ç”¨ç‹€æ…‹æ©Ÿç·¨ç¢¼å„ªåŒ–
3. ç§»é™¤æœªä½¿ç”¨çš„é‚è¼¯

## ğŸ“ Makefile ç¯„ä¾‹

```makefile
# synthesis/Makefile
PDK_ROOT ?= $(HOME)/skywater-pdk
STD_CELL_LIBRARY = sky130_fd_sc_hd

VERILOG_SRCS = ../rtl/*.v
TOP_MODULE = temp_ctrl_top

.PHONY: all synth clean

all: synth

synth:
	@mkdir -p results reports
	yosys -c synth.tcl | tee reports/synth.log
	@echo "Synthesis complete. Check reports/synth.log"

area:
	@yosys -p "read_verilog results/synth.v; stat" | tee reports/area.rpt

clean:
	rm -rf results reports

view:
	yosys -p "read_verilog results/synth.v; show -format svg -viewer firefox"
```

## ğŸ¯ å„ªåŒ–å»ºè­°

### 1. è¿­ä»£å„ªåŒ–æµç¨‹
```tcl
# å¤šæ¬¡å„ªåŒ–è¿­ä»£
for {set i 0} {$i < 3} {incr i} {
    yosys opt -full
    yosys share -aggressive
    yosys opt_muxtree
}
```

### 2. ç‰¹å®šæ¨¡çµ„å„ªåŒ–
```tcl
# é‡å° PID æ§åˆ¶å™¨å„ªåŒ–
yosys select pid_controller
yosys opt_expr -mux_undef
yosys select -clear
```

### 3. ä½¿ç”¨ä¸åŒçš„æ¨™æº–å…ƒä»¶
æ ¹æ“šéœ€æ±‚é¸æ“‡ï¼š
- `sky130_fd_sc_hd`: High Densityï¼ˆé è¨­ï¼‰
- `sky130_fd_sc_hdll`: High Density Low Leakage
- `sky130_fd_sc_hs`: High Speed
- `sky130_fd_sc_ms`: Medium Speed

## ğŸ”— ä¸‹ä¸€æ­¥

åˆæˆå®Œæˆå¾Œï¼Œé€²å…¥ [OpenLane æµç¨‹](03_openlane_guide.md) é€²è¡Œç‰©ç†å¯¦ç¾ã€‚

---

[è¿”å›å¯¦ä½œæ–‡ä»¶](README.md) | [è¿”å›ä¸»ç›®éŒ„](../README.md)