* ******************************************************************************

* iCEcube Router

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:44:35

* File Generated:     Jan 8 2024 23:35:15

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : arse.divseven.N_65_i_0
T_5_5_wire_logic_cluster/lc_6/out
T_6_4_sp4_v_t_45
T_6_0_span4_vert_46
T_6_4_lc_trk_g1_3
T_6_4_wire_logic_cluster/lc_0/cen

T_5_5_wire_logic_cluster/lc_6/out
T_6_4_sp4_v_t_45
T_3_4_sp4_h_l_2
T_4_4_lc_trk_g2_2
T_4_4_wire_logic_cluster/lc_0/cen

End 

Net : arse.seqresetZ0
T_6_6_wire_logic_cluster/lc_7/out
T_6_5_lc_trk_g1_7
T_6_5_wire_logic_cluster/lc_5/in_3

T_6_6_wire_logic_cluster/lc_7/out
T_4_6_sp12_h_l_1
T_16_6_sp12_h_l_1
T_18_6_lc_trk_g0_6
T_18_6_wire_logic_cluster/lc_7/in_3

T_6_6_wire_logic_cluster/lc_7/out
T_4_6_sp12_h_l_1
T_16_6_sp12_h_l_1
T_18_6_lc_trk_g0_6
T_18_6_wire_logic_cluster/lc_3/in_3

T_6_6_wire_logic_cluster/lc_7/out
T_6_5_sp4_v_t_46
T_3_5_sp4_h_l_5
T_4_5_lc_trk_g2_5
T_4_5_wire_logic_cluster/lc_6/in_3

T_6_6_wire_logic_cluster/lc_7/out
T_4_6_sp12_h_l_1
T_16_6_sp12_h_l_1
T_19_6_lc_trk_g1_1
T_19_6_wire_logic_cluster/lc_1/in_3

T_6_6_wire_logic_cluster/lc_7/out
T_0_6_span12_horz_10
T_8_6_sp12_h_l_1
T_19_0_span12_vert_10
T_19_5_lc_trk_g3_2
T_19_5_input_2_1
T_19_5_wire_logic_cluster/lc_1/in_2

T_6_6_wire_logic_cluster/lc_7/out
T_4_6_sp12_h_l_1
T_16_6_sp12_h_l_1
T_18_6_lc_trk_g0_6
T_18_6_wire_logic_cluster/lc_5/in_3

T_6_6_wire_logic_cluster/lc_7/out
T_7_3_sp4_v_t_39
T_8_3_sp4_h_l_7
T_10_3_lc_trk_g3_2
T_10_3_wire_logic_cluster/lc_7/in_0

T_6_6_wire_logic_cluster/lc_7/out
T_7_3_sp4_v_t_39
T_8_3_sp4_h_l_7
T_10_3_lc_trk_g3_2
T_10_3_wire_logic_cluster/lc_6/in_1

T_6_6_wire_logic_cluster/lc_7/out
T_7_3_sp4_v_t_39
T_8_3_sp4_h_l_7
T_10_3_lc_trk_g2_2
T_10_3_wire_logic_cluster/lc_3/in_3

T_6_6_wire_logic_cluster/lc_7/out
T_6_3_sp4_v_t_38
T_5_4_lc_trk_g2_6
T_5_4_wire_logic_cluster/lc_2/in_0

T_6_6_wire_logic_cluster/lc_7/out
T_5_5_lc_trk_g2_7
T_5_5_wire_logic_cluster/lc_4/in_3

T_6_6_wire_logic_cluster/lc_7/out
T_5_5_lc_trk_g2_7
T_5_5_wire_logic_cluster/lc_2/in_3

T_6_6_wire_logic_cluster/lc_7/out
T_0_6_span12_horz_10
T_8_6_sp12_h_l_1
T_18_6_sp4_h_l_10
T_21_2_sp4_v_t_41
T_20_4_lc_trk_g1_4
T_20_4_wire_logic_cluster/lc_4/in_3

End 

Net : arse.seqreset_i
T_6_5_wire_logic_cluster/lc_5/out
T_5_5_lc_trk_g2_5
T_5_5_wire_logic_cluster/lc_6/in_3

T_6_5_wire_logic_cluster/lc_5/out
T_6_1_sp4_v_t_47
T_7_1_sp4_h_l_10
T_10_0_span4_vert_4
T_10_1_lc_trk_g0_4
T_10_1_wire_logic_cluster/lc_5/s_r

T_6_5_wire_logic_cluster/lc_5/out
T_6_4_lc_trk_g1_5
T_6_4_wire_logic_cluster/lc_5/s_r

T_6_5_wire_logic_cluster/lc_5/out
T_6_5_sp12_h_l_1
T_18_5_sp12_h_l_1
T_26_5_sp4_h_l_8
T_30_5_sp4_h_l_8
T_30_5_lc_trk_g1_5
T_30_5_wire_logic_cluster/lc_5/s_r

T_6_5_wire_logic_cluster/lc_5/out
T_6_5_sp12_h_l_1
T_14_5_sp4_h_l_8
T_17_5_sp4_v_t_36
T_16_6_lc_trk_g2_4
T_16_6_wire_logic_cluster/lc_5/s_r

T_6_5_wire_logic_cluster/lc_5/out
T_6_5_sp12_h_l_1
T_14_5_sp4_h_l_8
T_16_5_lc_trk_g3_5
T_16_5_wire_logic_cluster/lc_5/s_r

T_6_5_wire_logic_cluster/lc_5/out
T_6_5_sp12_h_l_1
T_14_5_sp4_h_l_8
T_16_5_lc_trk_g3_5
T_16_5_wire_logic_cluster/lc_5/s_r

T_6_5_wire_logic_cluster/lc_5/out
T_7_4_sp4_v_t_43
T_4_4_sp4_h_l_0
T_4_4_lc_trk_g1_5
T_4_4_wire_logic_cluster/lc_5/s_r

T_6_5_wire_logic_cluster/lc_5/out
T_6_5_sp12_h_l_1
T_15_5_lc_trk_g1_5
T_15_5_wire_logic_cluster/lc_5/s_r

T_6_5_wire_logic_cluster/lc_5/out
T_6_5_sp12_h_l_1
T_15_5_lc_trk_g1_5
T_15_5_wire_logic_cluster/lc_5/s_r

End 

Net : arse.divseven.N_65_i_cascade_
T_5_5_wire_logic_cluster/lc_5/ltout
T_5_5_wire_logic_cluster/lc_6/in_2

End 

Net : arse.divseven.counterZ0Z_1
T_5_4_wire_logic_cluster/lc_2/out
T_5_5_lc_trk_g1_2
T_5_5_wire_logic_cluster/lc_5/in_0

T_5_4_wire_logic_cluster/lc_2/out
T_4_5_lc_trk_g1_2
T_4_5_wire_logic_cluster/lc_6/in_1

T_5_4_wire_logic_cluster/lc_2/out
T_5_4_sp4_h_l_9
T_5_4_lc_trk_g0_4
T_5_4_wire_logic_cluster/lc_1/in_1

T_5_4_wire_logic_cluster/lc_2/out
T_5_4_sp4_h_l_9
T_4_4_lc_trk_g0_1
T_4_4_wire_logic_cluster/lc_6/in_1

T_5_4_wire_logic_cluster/lc_2/out
T_5_5_lc_trk_g1_2
T_5_5_wire_logic_cluster/lc_1/in_0

T_5_4_wire_logic_cluster/lc_2/out
T_5_5_lc_trk_g0_2
T_5_5_wire_logic_cluster/lc_3/in_1

End 

Net : arse.divseven.counterZ0Z_0
T_5_5_wire_logic_cluster/lc_2/out
T_5_5_lc_trk_g2_2
T_5_5_wire_logic_cluster/lc_5/in_1

T_5_5_wire_logic_cluster/lc_2/out
T_4_5_lc_trk_g2_2
T_4_5_wire_logic_cluster/lc_5/in_3

T_5_5_wire_logic_cluster/lc_2/out
T_5_5_lc_trk_g2_2
T_5_5_wire_logic_cluster/lc_3/in_3

T_5_5_wire_logic_cluster/lc_2/out
T_5_4_lc_trk_g0_2
T_5_4_wire_logic_cluster/lc_1/in_3

T_5_5_wire_logic_cluster/lc_2/out
T_5_5_lc_trk_g2_2
T_5_5_wire_logic_cluster/lc_2/in_0

T_5_5_wire_logic_cluster/lc_2/out
T_4_4_lc_trk_g3_2
T_4_4_wire_logic_cluster/lc_6/in_3

End 

Net : arse.divseven.counterZ0Z_2
T_5_5_wire_logic_cluster/lc_4/out
T_5_5_lc_trk_g3_4
T_5_5_input_2_5
T_5_5_wire_logic_cluster/lc_5/in_2

T_5_5_wire_logic_cluster/lc_4/out
T_6_4_lc_trk_g2_4
T_6_4_wire_logic_cluster/lc_3/in_3

T_5_5_wire_logic_cluster/lc_4/out
T_4_5_lc_trk_g2_4
T_4_5_wire_logic_cluster/lc_6/in_0

T_5_5_wire_logic_cluster/lc_4/out
T_5_5_lc_trk_g3_4
T_5_5_wire_logic_cluster/lc_3/in_0

T_5_5_wire_logic_cluster/lc_4/out
T_5_4_lc_trk_g1_4
T_5_4_wire_logic_cluster/lc_1/in_0

T_5_5_wire_logic_cluster/lc_4/out
T_4_4_lc_trk_g2_4
T_4_4_wire_logic_cluster/lc_6/in_0

T_5_5_wire_logic_cluster/lc_4/out
T_5_5_lc_trk_g3_4
T_5_5_wire_logic_cluster/lc_2/in_1

End 

Net : arse.divseven.sevenZ0
T_4_6_wire_logic_cluster/lc_0/out
T_5_5_lc_trk_g2_0
T_5_5_wire_logic_cluster/lc_5/in_3

T_4_6_wire_logic_cluster/lc_0/out
T_4_5_lc_trk_g0_0
T_4_5_wire_logic_cluster/lc_5/in_1

T_4_6_wire_logic_cluster/lc_0/out
T_5_3_sp4_v_t_41
T_5_4_lc_trk_g2_1
T_5_4_input_2_1
T_5_4_wire_logic_cluster/lc_1/in_2

T_4_6_wire_logic_cluster/lc_0/out
T_5_3_sp4_v_t_41
T_4_4_lc_trk_g3_1
T_4_4_input_2_6
T_4_4_wire_logic_cluster/lc_6/in_2

T_4_6_wire_logic_cluster/lc_0/out
T_5_5_lc_trk_g2_0
T_5_5_wire_logic_cluster/lc_1/in_1

T_4_6_wire_logic_cluster/lc_0/out
T_5_5_lc_trk_g3_0
T_5_5_input_2_3
T_5_5_wire_logic_cluster/lc_3/in_2

End 

Net : arse.diveight.doutZ0Z_0
T_10_1_wire_logic_cluster/lc_0/out
T_7_1_sp12_h_l_0
T_19_1_sp12_h_l_0
T_28_1_sp4_h_l_11
T_31_1_sp4_v_t_46
T_32_5_sp4_h_l_5
T_33_5_lc_trk_g0_0
T_33_5_wire_io_cluster/io_0/D_OUT_0

End 

Net : arse.ddd.N_33_0
T_18_5_wire_logic_cluster/lc_2/out
T_19_5_lc_trk_g0_2
T_19_5_wire_logic_cluster/lc_2/cen

End 

Net : arse.un1_counterlt4
T_15_6_wire_logic_cluster/lc_3/out
T_16_6_sp4_h_l_6
T_18_6_lc_trk_g3_3
T_18_6_wire_logic_cluster/lc_7/in_1

T_15_6_wire_logic_cluster/lc_3/out
T_16_6_sp4_h_l_6
T_18_6_lc_trk_g3_3
T_18_6_wire_logic_cluster/lc_3/in_1

T_15_6_wire_logic_cluster/lc_3/out
T_16_6_sp4_h_l_6
T_18_6_lc_trk_g3_3
T_18_6_wire_logic_cluster/lc_5/in_1

T_15_6_wire_logic_cluster/lc_3/out
T_15_6_sp4_h_l_11
T_16_6_lc_trk_g2_3
T_16_6_input_2_3
T_16_6_wire_logic_cluster/lc_3/in_2

T_15_6_wire_logic_cluster/lc_3/out
T_15_5_lc_trk_g1_3
T_15_5_wire_logic_cluster/lc_3/in_3

T_15_6_wire_logic_cluster/lc_3/out
T_15_5_lc_trk_g1_3
T_15_5_wire_logic_cluster/lc_7/in_3

T_15_6_wire_logic_cluster/lc_3/out
T_16_5_lc_trk_g2_3
T_16_5_wire_logic_cluster/lc_6/in_3

End 

Net : arse.arse.counterZ0Z_0
T_16_5_wire_logic_cluster/lc_4/out
T_15_6_lc_trk_g0_4
T_15_6_wire_logic_cluster/lc_3/in_3

T_16_5_wire_logic_cluster/lc_4/out
T_16_6_lc_trk_g1_4
T_16_6_wire_logic_cluster/lc_0/in_1

T_16_5_wire_logic_cluster/lc_4/out
T_15_5_lc_trk_g2_4
T_15_5_wire_logic_cluster/lc_3/in_1

T_16_5_wire_logic_cluster/lc_4/out
T_16_5_lc_trk_g1_4
T_16_5_wire_logic_cluster/lc_4/in_3

End 

Net : arse.ddd.Q_esr_RNOZ0Z_0
T_18_6_wire_logic_cluster/lc_7/out
T_18_5_lc_trk_g0_7
T_18_5_wire_logic_cluster/lc_2/in_3

End 

Net : arse.seqreset_e_0_RNIQTPZ0Z13
T_18_6_wire_logic_cluster/lc_3/out
T_18_5_lc_trk_g0_3
T_18_5_wire_logic_cluster/lc_2/in_1

T_18_6_wire_logic_cluster/lc_3/out
T_18_5_sp4_v_t_38
T_19_5_sp4_h_l_8
T_19_5_lc_trk_g1_5
T_19_5_wire_logic_cluster/lc_5/s_r

End 

Net : arse.arse.counterZ0Z_2
T_15_5_wire_logic_cluster/lc_7/out
T_15_6_lc_trk_g0_7
T_15_6_wire_logic_cluster/lc_3/in_0

T_15_5_wire_logic_cluster/lc_7/out
T_16_6_lc_trk_g3_7
T_16_6_wire_logic_cluster/lc_1/in_1

T_15_5_wire_logic_cluster/lc_7/out
T_16_5_lc_trk_g1_7
T_16_5_wire_logic_cluster/lc_4/in_0

T_15_5_wire_logic_cluster/lc_7/out
T_15_5_lc_trk_g1_7
T_15_5_wire_logic_cluster/lc_7/in_1

End 

Net : arse.arse.counterZ0Z_1
T_15_5_wire_logic_cluster/lc_3/out
T_15_6_lc_trk_g1_3
T_15_6_wire_logic_cluster/lc_3/in_1

T_15_5_wire_logic_cluster/lc_3/out
T_16_6_lc_trk_g3_3
T_16_6_input_2_0
T_16_6_wire_logic_cluster/lc_0/in_2

T_15_5_wire_logic_cluster/lc_3/out
T_15_5_lc_trk_g0_3
T_15_5_input_2_3
T_15_5_wire_logic_cluster/lc_3/in_2

End 

Net : arse.diveight.counterZ0Z_2
T_10_3_wire_logic_cluster/lc_3/out
T_10_0_span4_vert_30
T_10_1_lc_trk_g3_6
T_10_1_wire_logic_cluster/lc_0/in_3

T_10_3_wire_logic_cluster/lc_3/out
T_4_3_sp12_h_l_1
T_16_3_sp12_h_l_1
T_28_3_sp12_h_l_1
T_32_3_sp4_h_l_4
T_31_3_sp4_v_t_41
T_30_5_lc_trk_g0_4
T_30_5_wire_logic_cluster/lc_5/in_3

T_10_3_wire_logic_cluster/lc_3/out
T_10_3_lc_trk_g1_3
T_10_3_wire_logic_cluster/lc_3/in_1

End 

Net : arse.arse.counterZ0Z_3
T_16_5_wire_logic_cluster/lc_6/out
T_17_6_lc_trk_g3_6
T_17_6_wire_logic_cluster/lc_0/in_3

T_16_5_wire_logic_cluster/lc_6/out
T_16_6_lc_trk_g1_6
T_16_6_wire_logic_cluster/lc_2/in_1

T_16_5_wire_logic_cluster/lc_6/out
T_16_5_lc_trk_g3_6
T_16_5_wire_logic_cluster/lc_6/in_1

End 

Net : arse.un1_counterlto4_0
T_17_6_wire_logic_cluster/lc_0/out
T_18_6_lc_trk_g1_0
T_18_6_wire_logic_cluster/lc_7/in_0

T_17_6_wire_logic_cluster/lc_0/out
T_18_6_lc_trk_g1_0
T_18_6_wire_logic_cluster/lc_3/in_0

T_17_6_wire_logic_cluster/lc_0/out
T_17_6_sp4_h_l_5
T_16_2_sp4_v_t_40
T_15_5_lc_trk_g3_0
T_15_5_wire_logic_cluster/lc_3/in_0

T_17_6_wire_logic_cluster/lc_0/out
T_17_6_sp4_h_l_5
T_16_2_sp4_v_t_40
T_15_5_lc_trk_g3_0
T_15_5_wire_logic_cluster/lc_7/in_0

T_17_6_wire_logic_cluster/lc_0/out
T_18_6_lc_trk_g1_0
T_18_6_wire_logic_cluster/lc_5/in_0

T_17_6_wire_logic_cluster/lc_0/out
T_16_5_lc_trk_g2_0
T_16_5_wire_logic_cluster/lc_6/in_0

T_17_6_wire_logic_cluster/lc_0/out
T_16_6_lc_trk_g2_0
T_16_6_wire_logic_cluster/lc_3/in_1

T_17_6_wire_logic_cluster/lc_0/out
T_16_5_lc_trk_g3_0
T_16_5_wire_logic_cluster/lc_4/in_1

End 

Net : arse.divseven.doutZ0Z_1
T_4_4_wire_logic_cluster/lc_6/out
T_0_4_span12_horz_12
T_0_4_lc_trk_g1_4
T_0_4_wire_io_cluster/io_0/D_OUT_1

End 

Net : arse.arse.counterZ0Z_4
T_16_6_wire_logic_cluster/lc_3/out
T_17_6_lc_trk_g0_3
T_17_6_wire_logic_cluster/lc_0/in_1

T_16_6_wire_logic_cluster/lc_3/out
T_16_6_lc_trk_g0_3
T_16_6_wire_logic_cluster/lc_3/in_0

End 

Net : arse.diveight.doutZ0Z_1
T_30_5_wire_logic_cluster/lc_5/out
T_31_5_sp4_h_l_10
T_33_5_lc_trk_g1_2
T_33_5_wire_io_cluster/io_0/D_OUT_1

End 

Net : arse.G_2_0_cascade_
T_18_6_wire_logic_cluster/lc_2/ltout
T_18_6_wire_logic_cluster/lc_3/in_2

End 

Net : arse.clock_out_i
T_18_6_wire_logic_cluster/lc_5/out
T_18_6_lc_trk_g2_5
T_18_6_wire_logic_cluster/lc_2/in_3

T_18_6_wire_logic_cluster/lc_5/out
T_18_6_lc_trk_g2_5
T_18_6_input_2_7
T_18_6_wire_logic_cluster/lc_7/in_2

T_18_6_wire_logic_cluster/lc_5/out
T_18_6_lc_trk_g2_5
T_18_6_input_2_5
T_18_6_wire_logic_cluster/lc_5/in_2

End 

Net : arse.divseven.counter_6_sqmuxa
T_4_5_wire_logic_cluster/lc_6/out
T_4_0_span12_vert_20
T_4_6_lc_trk_g3_3
T_4_6_wire_logic_cluster/lc_1/cen

End 

Net : G_73
T_19_6_wire_logic_cluster/lc_1/out
T_19_5_lc_trk_g1_1
T_19_5_wire_logic_cluster/lc_1/in_1

T_19_6_wire_logic_cluster/lc_1/out
T_19_6_lc_trk_g0_1
T_19_6_wire_logic_cluster/lc_1/in_0

End 

Net : arse.divseven.N_60_i_cascade_
T_4_5_wire_logic_cluster/lc_5/ltout
T_4_5_wire_logic_cluster/lc_6/in_2

End 

Net : arse.seqcounterZ0Z_4
T_6_9_wire_logic_cluster/lc_4/out
T_6_9_lc_trk_g0_4
T_6_9_wire_logic_cluster/lc_5/in_3

T_6_9_wire_logic_cluster/lc_4/out
T_6_5_sp4_v_t_45
T_6_6_lc_trk_g3_5
T_6_6_wire_logic_cluster/lc_7/in_3

T_6_9_wire_logic_cluster/lc_4/out
T_6_9_lc_trk_g0_4
T_6_9_wire_logic_cluster/lc_4/in_0

End 

Net : arse.seqcounter_i_4
T_6_9_wire_logic_cluster/lc_5/out
T_6_9_lc_trk_g3_5
T_6_9_input_2_0
T_6_9_wire_logic_cluster/lc_0/in_2

T_6_9_wire_logic_cluster/lc_5/out
T_6_9_lc_trk_g0_5
T_6_9_wire_logic_cluster/lc_0/in_3

End 

Net : arse.un1_seqcounter_1_cry_3
T_6_9_wire_logic_cluster/lc_3/cout
T_6_9_wire_logic_cluster/lc_4/in_3

End 

Net : arse.un1_seqcounter_1_cry_2
T_6_9_wire_logic_cluster/lc_2/cout
T_6_9_wire_logic_cluster/lc_3/in_3

Net : arse.un1_seqcounter_1_cry_1
T_6_9_wire_logic_cluster/lc_1/cout
T_6_9_wire_logic_cluster/lc_2/in_3

Net : arse.arse.un16_counter_cry_2_THRU_CO
T_16_6_wire_logic_cluster/lc_2/out
T_16_5_lc_trk_g0_2
T_16_5_input_2_6
T_16_5_wire_logic_cluster/lc_6/in_2

End 

Net : arse.arse.un16_counter_cry_2
T_16_6_wire_logic_cluster/lc_1/cout
T_16_6_wire_logic_cluster/lc_2/in_3

Net : arse.un1_seqcounter_1_cry_0
T_6_9_wire_logic_cluster/lc_0/cout
T_6_9_wire_logic_cluster/lc_1/in_3

Net : arse.arse.un16_counter_cry_1
T_16_6_wire_logic_cluster/lc_0/cout
T_16_6_wire_logic_cluster/lc_1/in_3

Net : arse.arse.un16_counter_cry_1_THRU_CO
T_16_6_wire_logic_cluster/lc_1/out
T_15_5_lc_trk_g2_1
T_15_5_input_2_7
T_15_5_wire_logic_cluster/lc_7/in_2

End 

Net : arse.seqcounterZ0Z_0
T_6_9_wire_logic_cluster/lc_0/out
T_6_9_lc_trk_g1_0
T_6_9_wire_logic_cluster/lc_0/in_1

End 

Net : arse.divseven.doutZ0Z_0
T_6_4_wire_logic_cluster/lc_3/out
T_0_4_span12_horz_2
T_0_4_lc_trk_g0_2
T_0_4_wire_io_cluster/io_0/D_OUT_0

End 

Net : arse.divseven.N_6_cascade_
T_5_4_wire_logic_cluster/lc_1/ltout
T_5_4_wire_logic_cluster/lc_2/in_2

End 

Net : arse.arse.un16_counter_cry_3
T_16_6_wire_logic_cluster/lc_2/cout
T_16_6_wire_logic_cluster/lc_3/in_3

End 

Net : arse.seqcounterZ0Z_1
T_6_9_wire_logic_cluster/lc_1/out
T_6_9_lc_trk_g3_1
T_6_9_wire_logic_cluster/lc_1/in_1

End 

Net : arse.seqcounterZ0Z_2
T_6_9_wire_logic_cluster/lc_2/out
T_6_9_lc_trk_g1_2
T_6_9_wire_logic_cluster/lc_2/in_1

End 

Net : arse.seqcounterZ1Z_3
T_6_9_wire_logic_cluster/lc_3/out
T_6_9_lc_trk_g1_3
T_6_9_wire_logic_cluster/lc_3/in_1

End 

Net : arse.divseven.un1_dout_2_sqmuxa_i_o2_0_cascade_
T_5_5_wire_logic_cluster/lc_1/ltout
T_5_5_wire_logic_cluster/lc_2/in_2

End 

Net : arse.divseven.N_10_cascade_
T_5_5_wire_logic_cluster/lc_3/ltout
T_5_5_wire_logic_cluster/lc_4/in_2

End 

Net : arse.diveight.counterZ0Z_0
T_10_3_wire_logic_cluster/lc_7/out
T_10_3_lc_trk_g2_7
T_10_3_wire_logic_cluster/lc_3/in_0

T_10_3_wire_logic_cluster/lc_7/out
T_10_3_lc_trk_g1_7
T_10_3_wire_logic_cluster/lc_7/in_1

T_10_3_wire_logic_cluster/lc_7/out
T_10_3_lc_trk_g1_7
T_10_3_input_2_6
T_10_3_wire_logic_cluster/lc_6/in_2

End 

Net : arse.diveight.counterZ0Z_1
T_10_3_wire_logic_cluster/lc_6/out
T_10_3_lc_trk_g3_6
T_10_3_input_2_3
T_10_3_wire_logic_cluster/lc_3/in_2

T_10_3_wire_logic_cluster/lc_6/out
T_10_3_lc_trk_g3_6
T_10_3_wire_logic_cluster/lc_6/in_3

End 

Net : debounceconsolereset.counter_RNI4RTH1Z0Z_6
T_11_4_wire_logic_cluster/lc_7/out
T_11_3_lc_trk_g1_7
T_11_3_wire_logic_cluster/lc_2/in_0

T_11_4_wire_logic_cluster/lc_7/out
T_11_3_lc_trk_g1_7
T_11_3_wire_logic_cluster/lc_6/in_0

T_11_4_wire_logic_cluster/lc_7/out
T_11_3_lc_trk_g1_7
T_11_3_wire_logic_cluster/lc_0/in_0

T_11_4_wire_logic_cluster/lc_7/out
T_11_5_lc_trk_g1_7
T_11_5_wire_logic_cluster/lc_2/in_0

T_11_4_wire_logic_cluster/lc_7/out
T_11_4_lc_trk_g2_7
T_11_4_input_2_5
T_11_4_wire_logic_cluster/lc_5/in_2

T_11_4_wire_logic_cluster/lc_7/out
T_11_3_lc_trk_g1_7
T_11_3_wire_logic_cluster/lc_7/in_3

T_11_4_wire_logic_cluster/lc_7/out
T_11_5_lc_trk_g1_7
T_11_5_wire_logic_cluster/lc_7/in_1

End 

Net : clock_out_RNIR6ER_cascade_
T_11_4_wire_logic_cluster/lc_6/ltout
T_11_4_wire_logic_cluster/lc_7/in_2

End 

Net : arses.un1_counterlt11
T_10_4_wire_logic_cluster/lc_1/out
T_10_5_lc_trk_g0_1
T_10_5_wire_logic_cluster/lc_2/in_1

End 

Net : arses.un1_counterlt13_0_cascade_
T_10_5_wire_logic_cluster/lc_2/ltout
T_10_5_wire_logic_cluster/lc_3/in_2

End 

Net : arses.counterZ0Z_7
T_9_4_wire_logic_cluster/lc_6/out
T_9_3_lc_trk_g0_6
T_9_3_wire_logic_cluster/lc_0/in_0

T_9_4_wire_logic_cluster/lc_6/out
T_9_4_lc_trk_g1_6
T_9_4_wire_logic_cluster/lc_6/in_1

End 

Net : arses.counter8
T_10_5_wire_logic_cluster/lc_3/out
T_11_4_lc_trk_g2_3
T_11_4_wire_logic_cluster/lc_6/in_3

T_10_5_wire_logic_cluster/lc_3/out
T_9_5_lc_trk_g3_3
T_9_5_wire_logic_cluster/lc_2/in_0

T_10_5_wire_logic_cluster/lc_3/out
T_9_5_lc_trk_g3_3
T_9_5_wire_logic_cluster/lc_4/in_0

T_10_5_wire_logic_cluster/lc_3/out
T_9_5_lc_trk_g3_3
T_9_5_wire_logic_cluster/lc_0/in_0

T_10_5_wire_logic_cluster/lc_3/out
T_9_4_lc_trk_g3_3
T_9_4_wire_logic_cluster/lc_2/in_0

T_10_5_wire_logic_cluster/lc_3/out
T_9_4_lc_trk_g3_3
T_9_4_wire_logic_cluster/lc_4/in_0

T_10_5_wire_logic_cluster/lc_3/out
T_9_4_lc_trk_g3_3
T_9_4_wire_logic_cluster/lc_6/in_0

T_10_5_wire_logic_cluster/lc_3/out
T_10_4_lc_trk_g1_3
T_10_4_wire_logic_cluster/lc_4/in_0

T_10_5_wire_logic_cluster/lc_3/out
T_9_5_lc_trk_g2_3
T_9_5_wire_logic_cluster/lc_1/in_0

T_10_5_wire_logic_cluster/lc_3/out
T_9_5_lc_trk_g2_3
T_9_5_wire_logic_cluster/lc_3/in_0

T_10_5_wire_logic_cluster/lc_3/out
T_9_4_lc_trk_g2_3
T_9_4_wire_logic_cluster/lc_1/in_0

T_10_5_wire_logic_cluster/lc_3/out
T_9_4_lc_trk_g2_3
T_9_4_wire_logic_cluster/lc_3/in_0

T_10_5_wire_logic_cluster/lc_3/out
T_9_4_lc_trk_g2_3
T_9_4_wire_logic_cluster/lc_5/in_0

T_10_5_wire_logic_cluster/lc_3/out
T_9_4_lc_trk_g2_3
T_9_4_wire_logic_cluster/lc_7/in_0

T_10_5_wire_logic_cluster/lc_3/out
T_9_5_lc_trk_g2_3
T_9_5_wire_logic_cluster/lc_5/in_0

T_10_5_wire_logic_cluster/lc_3/out
T_10_4_lc_trk_g1_3
T_10_4_wire_logic_cluster/lc_3/in_3

T_10_5_wire_logic_cluster/lc_3/out
T_11_5_lc_trk_g1_3
T_11_5_wire_logic_cluster/lc_1/in_3

End 

Net : arses.un1_counterlto8_2
T_9_3_wire_logic_cluster/lc_0/out
T_10_4_lc_trk_g2_0
T_10_4_wire_logic_cluster/lc_1/in_3

End 

Net : arses.counterZ0Z_6
T_9_4_wire_logic_cluster/lc_5/out
T_9_3_lc_trk_g0_5
T_9_3_wire_logic_cluster/lc_0/in_1

T_9_4_wire_logic_cluster/lc_5/out
T_9_4_lc_trk_g1_5
T_9_4_wire_logic_cluster/lc_5/in_1

End 

Net : arses.counterZ0Z_8
T_9_4_wire_logic_cluster/lc_7/out
T_9_3_lc_trk_g1_7
T_9_3_input_2_0
T_9_3_wire_logic_cluster/lc_0/in_2

T_9_4_wire_logic_cluster/lc_7/out
T_9_4_lc_trk_g3_7
T_9_4_wire_logic_cluster/lc_7/in_1

End 

Net : arses.counterZ0Z_5
T_9_4_wire_logic_cluster/lc_4/out
T_9_3_lc_trk_g1_4
T_9_3_wire_logic_cluster/lc_0/in_3

T_9_4_wire_logic_cluster/lc_4/out
T_9_4_lc_trk_g3_4
T_9_4_wire_logic_cluster/lc_4/in_1

End 

Net : clock_out_RNIR6ER
T_11_4_wire_logic_cluster/lc_6/out
T_11_5_lc_trk_g1_6
T_11_5_wire_logic_cluster/lc_7/in_0

T_11_4_wire_logic_cluster/lc_6/out
T_11_3_lc_trk_g0_6
T_11_3_wire_logic_cluster/lc_7/in_1

T_11_4_wire_logic_cluster/lc_6/out
T_11_5_lc_trk_g1_6
T_11_5_wire_logic_cluster/lc_6/in_1

T_11_4_wire_logic_cluster/lc_6/out
T_11_4_lc_trk_g2_6
T_11_4_wire_logic_cluster/lc_5/in_1

T_11_4_wire_logic_cluster/lc_6/out
T_11_3_lc_trk_g1_6
T_11_3_wire_logic_cluster/lc_2/in_3

T_11_4_wire_logic_cluster/lc_6/out
T_11_3_lc_trk_g1_6
T_11_3_wire_logic_cluster/lc_6/in_3

T_11_4_wire_logic_cluster/lc_6/out
T_11_3_lc_trk_g0_6
T_11_3_input_2_0
T_11_3_wire_logic_cluster/lc_0/in_2

T_11_4_wire_logic_cluster/lc_6/out
T_11_5_lc_trk_g1_6
T_11_5_wire_logic_cluster/lc_2/in_3

End 

Net : arses.counterZ0Z_4
T_9_4_wire_logic_cluster/lc_3/out
T_9_4_sp4_h_l_11
T_10_4_lc_trk_g2_3
T_10_4_wire_logic_cluster/lc_1/in_0

T_9_4_wire_logic_cluster/lc_3/out
T_9_4_lc_trk_g1_3
T_9_4_wire_logic_cluster/lc_3/in_1

End 

Net : arses.counterZ0Z_0
T_10_4_wire_logic_cluster/lc_3/out
T_10_4_lc_trk_g0_3
T_10_4_wire_logic_cluster/lc_0/in_3

T_10_4_wire_logic_cluster/lc_3/out
T_10_4_sp4_h_l_11
T_9_4_lc_trk_g0_3
T_9_4_wire_logic_cluster/lc_0/in_1

T_10_4_wire_logic_cluster/lc_3/out
T_10_4_lc_trk_g0_3
T_10_4_wire_logic_cluster/lc_3/in_0

T_10_4_wire_logic_cluster/lc_3/out
T_10_4_lc_trk_g0_3
T_10_4_wire_logic_cluster/lc_4/in_3

End 

Net : arses.counterZ0Z_3
T_9_4_wire_logic_cluster/lc_2/out
T_10_4_lc_trk_g0_2
T_10_4_wire_logic_cluster/lc_0/in_0

T_9_4_wire_logic_cluster/lc_2/out
T_9_4_lc_trk_g1_2
T_9_4_wire_logic_cluster/lc_2/in_1

End 

Net : arses.un1_counterlto4_2_cascade_
T_10_4_wire_logic_cluster/lc_0/ltout
T_10_4_wire_logic_cluster/lc_1/in_2

End 

Net : arses.counterZ0Z_2
T_9_4_wire_logic_cluster/lc_1/out
T_10_4_lc_trk_g0_1
T_10_4_wire_logic_cluster/lc_0/in_1

T_9_4_wire_logic_cluster/lc_1/out
T_9_4_lc_trk_g3_1
T_9_4_wire_logic_cluster/lc_1/in_1

End 

Net : arses.counterZ0Z_1
T_10_4_wire_logic_cluster/lc_4/out
T_10_4_lc_trk_g0_4
T_10_4_wire_logic_cluster/lc_1/in_1

T_10_4_wire_logic_cluster/lc_4/out
T_9_4_lc_trk_g2_4
T_9_4_input_2_0
T_9_4_wire_logic_cluster/lc_0/in_2

T_10_4_wire_logic_cluster/lc_4/out
T_10_4_lc_trk_g0_4
T_10_4_input_2_4
T_10_4_wire_logic_cluster/lc_4/in_2

End 

Net : arses.counterZ0Z_10
T_9_5_wire_logic_cluster/lc_1/out
T_10_5_lc_trk_g1_1
T_10_5_wire_logic_cluster/lc_2/in_0

T_9_5_wire_logic_cluster/lc_1/out
T_9_5_lc_trk_g3_1
T_9_5_wire_logic_cluster/lc_1/in_1

End 

Net : arses.counterZ0Z_11
T_9_5_wire_logic_cluster/lc_2/out
T_10_5_lc_trk_g0_2
T_10_5_input_2_2
T_10_5_wire_logic_cluster/lc_2/in_2

T_9_5_wire_logic_cluster/lc_2/out
T_9_5_lc_trk_g1_2
T_9_5_wire_logic_cluster/lc_2/in_1

End 

Net : arses.counterZ0Z_9
T_9_5_wire_logic_cluster/lc_0/out
T_10_5_lc_trk_g1_0
T_10_5_wire_logic_cluster/lc_2/in_3

T_9_5_wire_logic_cluster/lc_0/out
T_9_5_lc_trk_g3_0
T_9_5_wire_logic_cluster/lc_0/in_1

End 

Net : arses.un2_counter_cry_13
T_9_5_wire_logic_cluster/lc_4/cout
T_9_5_wire_logic_cluster/lc_5/in_3

End 

Net : arses.counterZ0Z_14
T_9_5_wire_logic_cluster/lc_5/out
T_10_5_lc_trk_g0_5
T_10_5_wire_logic_cluster/lc_3/in_0

T_9_5_wire_logic_cluster/lc_5/out
T_9_5_lc_trk_g3_5
T_9_5_wire_logic_cluster/lc_5/in_1

End 

Net : arses.counterZ0Z_13
T_9_5_wire_logic_cluster/lc_4/out
T_10_5_lc_trk_g0_4
T_10_5_wire_logic_cluster/lc_3/in_1

T_9_5_wire_logic_cluster/lc_4/out
T_9_5_lc_trk_g3_4
T_9_5_wire_logic_cluster/lc_4/in_1

End 

Net : arses.un2_counter_cry_12
T_9_5_wire_logic_cluster/lc_3/cout
T_9_5_wire_logic_cluster/lc_4/in_3

Net : arses.counterZ0Z_12
T_9_5_wire_logic_cluster/lc_3/out
T_10_5_lc_trk_g1_3
T_10_5_wire_logic_cluster/lc_3/in_3

T_9_5_wire_logic_cluster/lc_3/out
T_9_5_lc_trk_g1_3
T_9_5_wire_logic_cluster/lc_3/in_1

End 

Net : arses.un2_counter_cry_11
T_9_5_wire_logic_cluster/lc_2/cout
T_9_5_wire_logic_cluster/lc_3/in_3

Net : arses.un2_counter_cry_10
T_9_5_wire_logic_cluster/lc_1/cout
T_9_5_wire_logic_cluster/lc_2/in_3

Net : debounceconsolereset.counterZ0Z_2
T_11_3_wire_logic_cluster/lc_2/out
T_11_3_lc_trk_g0_2
T_11_3_wire_logic_cluster/lc_5/in_3

T_11_3_wire_logic_cluster/lc_2/out
T_11_3_lc_trk_g0_2
T_11_3_wire_logic_cluster/lc_4/in_0

T_11_3_wire_logic_cluster/lc_2/out
T_11_4_lc_trk_g0_2
T_11_4_wire_logic_cluster/lc_1/in_1

T_11_3_wire_logic_cluster/lc_2/out
T_11_3_lc_trk_g0_2
T_11_3_input_2_2
T_11_3_wire_logic_cluster/lc_2/in_2

End 

Net : debounceconsolereset.un1_counterlt6
T_11_3_wire_logic_cluster/lc_5/out
T_11_4_lc_trk_g1_5
T_11_4_wire_logic_cluster/lc_7/in_3

End 

Net : debounceconsolereset.counterZ0Z_4
T_11_3_wire_logic_cluster/lc_0/out
T_11_3_lc_trk_g1_0
T_11_3_wire_logic_cluster/lc_5/in_0

T_11_3_wire_logic_cluster/lc_0/out
T_11_3_lc_trk_g1_0
T_11_3_wire_logic_cluster/lc_4/in_1

T_11_3_wire_logic_cluster/lc_0/out
T_11_4_lc_trk_g0_0
T_11_4_wire_logic_cluster/lc_3/in_1

T_11_3_wire_logic_cluster/lc_0/out
T_11_3_lc_trk_g1_0
T_11_3_wire_logic_cluster/lc_0/in_3

End 

Net : debounceconsolereset.counterZ0Z_3
T_11_3_wire_logic_cluster/lc_6/out
T_11_3_lc_trk_g2_6
T_11_3_wire_logic_cluster/lc_5/in_1

T_11_3_wire_logic_cluster/lc_6/out
T_11_3_lc_trk_g2_6
T_11_3_input_2_4
T_11_3_wire_logic_cluster/lc_4/in_2

T_11_3_wire_logic_cluster/lc_6/out
T_11_4_lc_trk_g1_6
T_11_4_wire_logic_cluster/lc_2/in_1

T_11_3_wire_logic_cluster/lc_6/out
T_11_3_lc_trk_g2_6
T_11_3_input_2_6
T_11_3_wire_logic_cluster/lc_6/in_2

End 

Net : arses.un2_counter_cry_9
T_9_5_wire_logic_cluster/lc_0/cout
T_9_5_wire_logic_cluster/lc_1/in_3

Net : bfn_9_5_0_
T_9_5_wire_logic_cluster/carry_in_mux/cout
T_9_5_wire_logic_cluster/lc_0/in_3

Net : debounceconsolereset.un3_counter_cry_4_THRU_CO
T_11_4_wire_logic_cluster/lc_4/out
T_11_5_lc_trk_g0_4
T_11_5_input_2_2
T_11_5_wire_logic_cluster/lc_2/in_2

End 

Net : debounceconsolereset.un3_counter_cry_4
T_11_4_wire_logic_cluster/lc_3/cout
T_11_4_wire_logic_cluster/lc_4/in_3

Net : debounceconsolereset.counterZ0Z_1
T_11_5_wire_logic_cluster/lc_7/out
T_11_4_lc_trk_g0_7
T_11_4_wire_logic_cluster/lc_0/in_1

T_11_5_wire_logic_cluster/lc_7/out
T_11_5_lc_trk_g2_7
T_11_5_input_2_5
T_11_5_wire_logic_cluster/lc_5/in_2

T_11_5_wire_logic_cluster/lc_7/out
T_11_5_lc_trk_g2_7
T_11_5_input_2_7
T_11_5_wire_logic_cluster/lc_7/in_2

End 

Net : debounceconsolereset.counterZ0Z_0
T_11_3_wire_logic_cluster/lc_7/out
T_11_4_lc_trk_g1_7
T_11_4_input_2_0
T_11_4_wire_logic_cluster/lc_0/in_2

T_11_3_wire_logic_cluster/lc_7/out
T_11_3_lc_trk_g2_7
T_11_3_wire_logic_cluster/lc_4/in_3

T_11_3_wire_logic_cluster/lc_7/out
T_11_2_sp4_v_t_46
T_11_5_lc_trk_g0_6
T_11_5_wire_logic_cluster/lc_7/in_3

T_11_3_wire_logic_cluster/lc_7/out
T_11_3_lc_trk_g2_7
T_11_3_wire_logic_cluster/lc_7/in_0

End 

Net : debounceconsolereset.out_cnv_3
T_11_3_wire_logic_cluster/lc_4/out
T_11_2_sp4_v_t_40
T_11_5_lc_trk_g0_0
T_11_5_wire_logic_cluster/lc_5/in_1

End 

Net : debounceconsolereset.out_cnv_4_cascade_
T_11_5_wire_logic_cluster/lc_5/ltout
T_11_5_wire_logic_cluster/lc_6/in_2

End 

Net : debounceconsolereset.un3_counter_cry_3
T_11_4_wire_logic_cluster/lc_2/cout
T_11_4_wire_logic_cluster/lc_3/in_3

Net : debounceconsolereset.un3_counter_cry_3_THRU_CO
T_11_4_wire_logic_cluster/lc_3/out
T_11_3_lc_trk_g0_3
T_11_3_wire_logic_cluster/lc_0/in_1

End 

Net : debounceconsolereset.un3_counter_cry_2
T_11_4_wire_logic_cluster/lc_1/cout
T_11_4_wire_logic_cluster/lc_2/in_3

Net : debounceconsolereset.un3_counter_cry_2_THRU_CO
T_11_4_wire_logic_cluster/lc_2/out
T_11_3_lc_trk_g1_2
T_11_3_wire_logic_cluster/lc_6/in_1

End 

Net : arses.un2_counter_cry_7
T_9_4_wire_logic_cluster/lc_6/cout
T_9_4_wire_logic_cluster/lc_7/in_3

Net : debounceconsolereset.un3_counter_cry_1
T_11_4_wire_logic_cluster/lc_0/cout
T_11_4_wire_logic_cluster/lc_1/in_3

Net : debounceconsolereset.un3_counter_cry_1_THRU_CO
T_11_4_wire_logic_cluster/lc_1/out
T_11_3_lc_trk_g0_1
T_11_3_wire_logic_cluster/lc_2/in_1

End 

Net : arses.clock_out_i
T_11_5_wire_logic_cluster/lc_1/out
T_11_4_lc_trk_g0_1
T_11_4_wire_logic_cluster/lc_6/in_1

T_11_5_wire_logic_cluster/lc_1/out
T_11_5_lc_trk_g3_1
T_11_5_wire_logic_cluster/lc_1/in_1

End 

Net : arses.un2_counter_cry_6
T_9_4_wire_logic_cluster/lc_5/cout
T_9_4_wire_logic_cluster/lc_6/in_3

Net : arses.un2_counter_cry_5
T_9_4_wire_logic_cluster/lc_4/cout
T_9_4_wire_logic_cluster/lc_5/in_3

Net : arses.un2_counter_cry_4
T_9_4_wire_logic_cluster/lc_3/cout
T_9_4_wire_logic_cluster/lc_4/in_3

Net : debounceconsolereset.counterZ0Z_5
T_11_5_wire_logic_cluster/lc_2/out
T_11_4_lc_trk_g1_2
T_11_4_wire_logic_cluster/lc_7/in_0

T_11_5_wire_logic_cluster/lc_2/out
T_11_4_lc_trk_g1_2
T_11_4_wire_logic_cluster/lc_4/in_1

T_11_5_wire_logic_cluster/lc_2/out
T_11_5_lc_trk_g3_2
T_11_5_wire_logic_cluster/lc_5/in_0

T_11_5_wire_logic_cluster/lc_2/out
T_11_5_lc_trk_g3_2
T_11_5_wire_logic_cluster/lc_2/in_1

End 

Net : debounceconsolereset.counterZ0Z_6
T_11_4_wire_logic_cluster/lc_5/out
T_11_4_lc_trk_g3_5
T_11_4_wire_logic_cluster/lc_7/in_1

T_11_4_wire_logic_cluster/lc_5/out
T_11_5_lc_trk_g1_5
T_11_5_wire_logic_cluster/lc_5/in_3

T_11_4_wire_logic_cluster/lc_5/out
T_11_4_lc_trk_g2_5
T_11_4_wire_logic_cluster/lc_5/in_0

End 

Net : arses.un2_counter_cry_3
T_9_4_wire_logic_cluster/lc_2/cout
T_9_4_wire_logic_cluster/lc_3/in_3

Net : debounceconsolereset.un3_counter_cry_5
T_11_4_wire_logic_cluster/lc_4/cout
T_11_4_wire_logic_cluster/lc_5/in_3

End 

Net : arses.un2_counter_cry_2
T_9_4_wire_logic_cluster/lc_1/cout
T_9_4_wire_logic_cluster/lc_2/in_3

Net : arses.un2_counter_cry_1
T_9_4_wire_logic_cluster/lc_0/cout
T_9_4_wire_logic_cluster/lc_1/in_3

Net : apureset_c
T_11_5_wire_logic_cluster/lc_6/out
T_11_5_lc_trk_g3_6
T_11_5_wire_logic_cluster/lc_6/in_3

T_11_5_wire_logic_cluster/lc_6/out
T_11_5_sp4_h_l_1
T_15_5_sp4_h_l_4
T_18_5_sp4_v_t_41
T_18_6_lc_trk_g2_1
T_18_6_wire_logic_cluster/lc_2/in_1

T_11_5_wire_logic_cluster/lc_6/out
T_10_5_sp12_h_l_0
T_19_5_lc_trk_g1_4
T_19_5_wire_logic_cluster/lc_1/in_0

T_11_5_wire_logic_cluster/lc_6/out
T_10_5_sp12_h_l_0
T_17_5_sp4_h_l_9
T_20_5_sp4_v_t_39
T_19_6_lc_trk_g2_7
T_19_6_input_2_1
T_19_6_wire_logic_cluster/lc_1/in_2

T_11_5_wire_logic_cluster/lc_6/out
T_10_5_sp12_h_l_0
T_22_5_sp12_h_l_0
T_33_5_lc_trk_g0_7
T_33_5_wire_io_cluster/io_1/D_OUT_0

End 

Net : consolereset_c
T_11_33_wire_io_cluster/io_1/D_IN_0
T_11_27_sp12_v_t_23
T_11_15_sp12_v_t_23
T_11_3_sp12_v_t_23
T_11_5_lc_trk_g2_4
T_11_5_wire_logic_cluster/lc_6/in_0

End 

Net : cpureset_c
T_19_5_wire_logic_cluster/lc_1/out
T_20_4_lc_trk_g3_1
T_20_4_input_2_4
T_20_4_wire_logic_cluster/lc_4/in_2

T_19_5_wire_logic_cluster/lc_1/out
T_19_5_sp4_h_l_7
T_23_5_sp4_h_l_7
T_27_5_sp4_h_l_7
T_31_5_sp4_h_l_7
T_33_1_span4_vert_t_13
T_33_4_lc_trk_g1_5
T_33_4_wire_io_cluster/io_0/D_OUT_0

End 

Net : G_74
T_20_4_wire_logic_cluster/lc_4/out
T_20_4_lc_trk_g0_4
T_20_4_wire_logic_cluster/lc_4/in_0

End 

Net : arse_un1_apuclk_i
T_20_4_wire_logic_cluster/lc_5/out
T_20_4_sp12_h_l_1
T_26_4_sp4_h_l_6
T_29_4_sp4_v_t_43
T_30_8_sp4_h_l_0
T_33_8_span4_vert_t_14
T_33_10_lc_trk_g1_2
T_33_10_wire_io_cluster/io_1/D_OUT_0

End 

Net : arse.divseven.io_0_D_IN_0
T_0_4_wire_io_cluster/io_0/D_IN_0
T_0_4_span12_horz_0
T_13_4_sp12_h_l_0
T_20_4_lc_trk_g1_0
T_20_4_wire_logic_cluster/lc_5/in_0

End 

Net : CONSTANT_ONE_NET
T_18_16_wire_logic_cluster/lc_0/out
T_18_12_sp12_v_t_23
T_18_24_sp12_v_t_23
T_18_26_sp4_v_t_43
T_18_30_sp4_v_t_43
T_14_33_span4_horz_r_3
T_16_33_lc_trk_g0_3
T_16_33_wire_io_cluster/io_1/D_OUT_0

T_18_16_wire_logic_cluster/lc_0/out
T_18_12_sp12_v_t_23
T_18_24_sp12_v_t_23
T_18_26_sp4_v_t_43
T_18_30_sp4_v_t_43
T_18_33_span4_horz_r_3
T_22_33_span4_horz_r_3
T_25_33_lc_trk_g1_7
T_25_33_wire_io_cluster/io_0/D_OUT_0

T_18_16_wire_logic_cluster/lc_0/out
T_18_4_sp12_v_t_23
T_7_4_sp12_h_l_0
T_6_4_sp4_h_l_1
T_5_4_sp4_v_t_42
T_4_6_lc_trk_g1_7
T_4_6_wire_logic_cluster/lc_0/in_0

T_18_16_wire_logic_cluster/lc_0/out
T_18_12_sp12_v_t_23
T_18_24_sp12_v_t_23
T_18_26_sp4_v_t_43
T_18_30_sp4_v_t_43
T_18_33_span4_horz_r_3
T_22_33_span4_horz_r_3
T_26_33_span4_horz_r_3
T_27_33_lc_trk_g1_7
T_27_33_wire_io_cluster/io_0/D_OUT_0

T_18_16_wire_logic_cluster/lc_0/out
T_18_4_sp12_v_t_23
T_19_4_sp12_h_l_0
T_26_4_sp4_h_l_9
T_30_4_sp4_h_l_0
T_33_4_span4_vert_t_14
T_33_5_lc_trk_g1_6
T_33_5_wire_io_cluster/io_0/OUT_ENB

T_18_16_wire_logic_cluster/lc_0/out
T_18_12_sp12_v_t_23
T_18_24_sp12_v_t_23
T_18_26_sp4_v_t_43
T_18_30_sp4_v_t_43
T_14_33_span4_horz_r_3
T_10_33_span4_horz_r_3
T_6_33_span4_horz_r_3
T_8_33_lc_trk_g0_3
T_8_33_wire_io_cluster/io_1/D_OUT_0

T_18_16_wire_logic_cluster/lc_0/out
T_18_4_sp12_v_t_23
T_7_4_sp12_h_l_0
T_6_4_sp4_h_l_1
T_2_4_sp4_h_l_9
T_0_4_span4_horz_40
T_0_4_lc_trk_g1_0
T_0_4_wire_io_cluster/io_0/OUT_ENB

End 

Net : apusync_c
T_33_2_wire_io_cluster/io_0/D_IN_0
T_33_2_span12_horz_0
T_21_2_sp12_h_l_0
T_20_2_sp12_v_t_23
T_20_4_lc_trk_g3_4
T_20_4_wire_logic_cluster/lc_4/in_1

T_33_2_wire_io_cluster/io_0/D_IN_0
T_33_2_span12_horz_0
T_21_2_sp12_h_l_0
T_20_2_sp12_v_t_23
T_20_2_sp4_v_t_45
T_19_5_lc_trk_g3_5
T_19_5_wire_logic_cluster/lc_1/in_3

T_33_2_wire_io_cluster/io_0/D_IN_0
T_33_2_span12_horz_0
T_21_2_sp12_h_l_0
T_20_2_sp12_v_t_23
T_20_2_sp4_v_t_45
T_19_6_lc_trk_g2_0
T_19_6_wire_logic_cluster/lc_1/in_1

End 

Net : G_74_cascade_
T_20_4_wire_logic_cluster/lc_4/ltout
T_20_4_wire_logic_cluster/lc_5/in_2

End 

Net : GB_BUFFER_PACKAGEPIN_0_c_g_THRU_CO
T_16_1_wire_logic_cluster/lc_5/out
T_17_0_span4_vert_43
T_13_0_span4_horz_r_3
T_13_0_lc_trk_g0_3
T_16_0_wire_pll/REFERENCECLK

End 

Net : PLLOUTCORE_0_g
T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_0_4_wire_io_cluster/io_0/outclk

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_9_wire_logic_cluster/lc_3/clk

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_9_wire_logic_cluster/lc_3/clk

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_9_wire_logic_cluster/lc_3/clk

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_9_wire_logic_cluster/lc_3/clk

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_9_wire_logic_cluster/lc_3/clk

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_6_wire_logic_cluster/lc_3/clk

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_4_wire_logic_cluster/lc_3/clk

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_5_wire_logic_cluster/lc_3/clk

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_5_wire_logic_cluster/lc_3/clk

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_6_wire_logic_cluster/lc_3/clk

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_4_wire_logic_cluster/lc_3/clk

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_4_wire_logic_cluster/lc_3/clk

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_3_wire_logic_cluster/lc_3/clk

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_3_wire_logic_cluster/lc_3/clk

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_3_wire_logic_cluster/lc_3/clk

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_1_wire_logic_cluster/lc_3/clk

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_5_wire_logic_cluster/lc_3/clk

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_15_5_wire_logic_cluster/lc_3/clk

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_6_wire_logic_cluster/lc_3/clk

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_5_wire_logic_cluster/lc_3/clk

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_16_5_wire_logic_cluster/lc_3/clk

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_18_6_wire_logic_cluster/lc_3/clk

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_19_5_wire_logic_cluster/lc_3/clk

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_30_5_wire_logic_cluster/lc_3/clk

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_33_5_wire_io_cluster/io_0/outclk

End 

Net : PACKAGEPIN_0_c_g
T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_16_1_glb2local_0
T_16_1_lc_trk_g0_4
T_16_1_wire_logic_cluster/lc_5/in_3

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_11_3_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_11_3_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_11_3_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_11_3_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_11_4_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_10_4_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_10_4_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_11_5_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_11_5_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_11_5_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_11_5_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_9_4_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_9_4_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_9_4_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_9_4_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_9_4_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_9_4_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_9_4_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_9_5_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_9_5_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_9_5_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_9_5_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_9_5_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_9_5_wire_logic_cluster/lc_3/clk

End 

Net : masterreset_c
T_28_33_wire_io_cluster/io_1/D_IN_0
T_28_27_sp12_v_t_23
T_28_15_sp12_v_t_23
T_28_3_sp12_v_t_23
T_28_3_sp4_v_t_45
T_25_3_sp4_h_l_8
T_21_3_sp4_h_l_8
T_20_0_span4_vert_25
T_20_0_lc_trk_g0_1
T_16_0_wire_pll/RESET

T_28_33_wire_io_cluster/io_1/D_IN_0
T_28_27_sp12_v_t_23
T_28_15_sp12_v_t_23
T_28_3_sp12_v_t_23
T_28_3_sp4_v_t_45
T_25_3_sp4_h_l_8
T_21_3_sp4_h_l_8
T_17_3_sp4_h_l_8
T_13_3_sp4_h_l_11
T_12_3_sp4_v_t_40
T_11_5_lc_trk_g0_5
T_11_5_wire_logic_cluster/lc_1/in_0

T_28_33_wire_io_cluster/io_1/D_IN_0
T_28_23_sp12_v_t_23
T_28_11_sp12_v_t_23
T_17_11_sp12_h_l_0
T_5_11_sp12_h_l_0
T_8_11_sp4_h_l_5
T_7_7_sp4_v_t_47
T_6_9_lc_trk_g2_2
T_6_9_wire_logic_cluster/lc_0/in_0

T_28_33_wire_io_cluster/io_1/D_IN_0
T_28_23_sp12_v_t_23
T_28_11_sp12_v_t_23
T_17_11_sp12_h_l_0
T_5_11_sp12_h_l_0
T_8_11_sp4_h_l_5
T_7_7_sp4_v_t_47
T_6_9_lc_trk_g0_1
T_6_9_wire_logic_cluster/lc_1/in_0

T_28_33_wire_io_cluster/io_1/D_IN_0
T_28_23_sp12_v_t_23
T_28_11_sp12_v_t_23
T_17_11_sp12_h_l_0
T_5_11_sp12_h_l_0
T_8_11_sp4_h_l_5
T_7_7_sp4_v_t_47
T_6_9_lc_trk_g2_2
T_6_9_wire_logic_cluster/lc_2/in_0

T_28_33_wire_io_cluster/io_1/D_IN_0
T_28_23_sp12_v_t_23
T_28_11_sp12_v_t_23
T_17_11_sp12_h_l_0
T_5_11_sp12_h_l_0
T_8_11_sp4_h_l_5
T_7_7_sp4_v_t_47
T_6_9_lc_trk_g0_1
T_6_9_wire_logic_cluster/lc_3/in_0

T_28_33_wire_io_cluster/io_1/D_IN_0
T_28_23_sp12_v_t_23
T_28_11_sp12_v_t_23
T_17_11_sp12_h_l_0
T_5_11_sp12_h_l_0
T_8_11_sp4_h_l_5
T_7_7_sp4_v_t_47
T_6_9_lc_trk_g0_1
T_6_9_wire_logic_cluster/lc_4/in_1

T_28_33_wire_io_cluster/io_1/D_IN_0
T_28_27_sp12_v_t_23
T_28_15_sp12_v_t_23
T_28_3_sp12_v_t_23
T_28_3_sp4_v_t_45
T_25_3_sp4_h_l_8
T_21_3_sp4_h_l_8
T_17_3_sp4_h_l_8
T_13_3_sp4_h_l_4
T_12_3_sp4_v_t_41
T_11_4_lc_trk_g3_1
T_11_4_wire_logic_cluster/lc_6/in_0

T_28_33_wire_io_cluster/io_1/D_IN_0
T_28_31_sp12_v_t_23
T_28_19_sp12_v_t_23
T_28_7_sp12_v_t_23
T_17_7_sp12_h_l_0
T_5_7_sp12_h_l_0
T_10_7_sp4_h_l_7
T_9_3_sp4_v_t_37
T_9_6_lc_trk_g1_5
T_9_6_wire_logic_cluster/lc_2/in_0

T_28_33_wire_io_cluster/io_1/D_IN_0
T_28_23_sp12_v_t_23
T_28_11_sp12_v_t_23
T_17_11_sp12_h_l_0
T_5_11_sp12_h_l_0
T_8_11_sp4_h_l_5
T_7_7_sp4_v_t_47
T_7_3_sp4_v_t_43
T_6_6_lc_trk_g3_3
T_6_6_wire_logic_cluster/lc_2/cen

End 

Net : masterreset_c_i
T_9_6_wire_logic_cluster/lc_2/out
T_10_6_sp4_h_l_4
T_9_2_sp4_v_t_44
T_9_5_lc_trk_g0_4
T_9_5_wire_logic_cluster/lc_5/s_r

T_9_6_wire_logic_cluster/lc_2/out
T_10_6_sp4_h_l_4
T_9_2_sp4_v_t_44
T_9_5_lc_trk_g0_4
T_9_5_wire_logic_cluster/lc_5/s_r

T_9_6_wire_logic_cluster/lc_2/out
T_10_6_sp4_h_l_4
T_9_2_sp4_v_t_44
T_9_5_lc_trk_g0_4
T_9_5_wire_logic_cluster/lc_5/s_r

T_9_6_wire_logic_cluster/lc_2/out
T_10_6_sp4_h_l_4
T_9_2_sp4_v_t_44
T_9_5_lc_trk_g0_4
T_9_5_wire_logic_cluster/lc_5/s_r

T_9_6_wire_logic_cluster/lc_2/out
T_10_6_sp4_h_l_4
T_9_2_sp4_v_t_44
T_9_5_lc_trk_g0_4
T_9_5_wire_logic_cluster/lc_5/s_r

T_9_6_wire_logic_cluster/lc_2/out
T_10_6_sp4_h_l_4
T_9_2_sp4_v_t_44
T_9_5_lc_trk_g0_4
T_9_5_wire_logic_cluster/lc_5/s_r

T_9_6_wire_logic_cluster/lc_2/out
T_10_3_sp4_v_t_45
T_9_4_lc_trk_g3_5
T_9_4_wire_logic_cluster/lc_5/s_r

T_9_6_wire_logic_cluster/lc_2/out
T_10_3_sp4_v_t_45
T_9_4_lc_trk_g3_5
T_9_4_wire_logic_cluster/lc_5/s_r

T_9_6_wire_logic_cluster/lc_2/out
T_10_3_sp4_v_t_45
T_9_4_lc_trk_g3_5
T_9_4_wire_logic_cluster/lc_5/s_r

T_9_6_wire_logic_cluster/lc_2/out
T_10_3_sp4_v_t_45
T_9_4_lc_trk_g3_5
T_9_4_wire_logic_cluster/lc_5/s_r

T_9_6_wire_logic_cluster/lc_2/out
T_10_3_sp4_v_t_45
T_9_4_lc_trk_g3_5
T_9_4_wire_logic_cluster/lc_5/s_r

T_9_6_wire_logic_cluster/lc_2/out
T_10_3_sp4_v_t_45
T_9_4_lc_trk_g3_5
T_9_4_wire_logic_cluster/lc_5/s_r

T_9_6_wire_logic_cluster/lc_2/out
T_10_3_sp4_v_t_45
T_9_4_lc_trk_g3_5
T_9_4_wire_logic_cluster/lc_5/s_r

T_9_6_wire_logic_cluster/lc_2/out
T_10_3_sp4_v_t_45
T_10_4_lc_trk_g3_5
T_10_4_wire_logic_cluster/lc_5/s_r

T_9_6_wire_logic_cluster/lc_2/out
T_10_3_sp4_v_t_45
T_10_4_lc_trk_g3_5
T_10_4_wire_logic_cluster/lc_5/s_r

End 

Net : top_pll_nrtthrth.PLLOUTCORE_0
T_16_0_wire_io_cluster/io_1/D_IN_0
T_16_0_span12_vert_4
T_5_3_sp12_h_l_0
T_4_3_sp12_v_t_23
T_4_9_sp4_v_t_39
T_0_13_span4_horz_7
T_0_13_span4_vert_t_13
T_0_16_lc_trk_g0_5
T_0_16_wire_gbuf/in

End 

