{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1649845317262 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649845317269 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 13 18:21:57 2022 " "Processing started: Wed Apr 13 18:21:57 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649845317269 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649845317269 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uart -c uart " "Command: quartus_map --read_settings_files=on --write_settings_files=off uart -c uart" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649845317269 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1649845318695 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1649845318695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "uart_tx.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_tx.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649845328262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649845328262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_test.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_test " "Found entity 1: uart_test" {  } { { "uart_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649845328268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649845328268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "uart_rx.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_rx.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649845328271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649845328271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_master.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_master " "Found entity 1: spi_master" {  } { { "spi_master.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/spi_master.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649845328274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649845328274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_flash_top.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_flash_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_flash_top " "Found entity 1: spi_flash_top" {  } { { "spi_flash_top.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/spi_flash_top.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649845328277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649845328277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_flash_defines.v 0 0 " "Found 0 design units, including 0 entities, in source file spi_flash_defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649845328283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_flash_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_flash_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_flash_ctrl " "Found entity 1: spi_flash_ctrl" {  } { { "spi_flash_ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/spi_flash_ctrl.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649845328286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649845328286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_flash_cmd.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_flash_cmd.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_flash_cmd " "Found entity 1: spi_flash_cmd" {  } { { "spi_flash_cmd.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/spi_flash_cmd.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649845328290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649845328290 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "uart_test " "Elaborating entity \"uart_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1649845328348 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 uart_test.v(154) " "Verilog HDL assignment warning at uart_test.v(154): truncated value with size 32 to match size of target (24)" {  } { { "uart_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649845328350 "|uart_test"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flash_write uart_test.v(112) " "Verilog HDL Always Construct warning at uart_test.v(112): inferring latch(es) for variable \"flash_write\", which holds its previous value in one or more paths through the always construct" {  } { { "uart_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 112 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1649845328350 "|uart_test"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flash_bulk_erase uart_test.v(112) " "Verilog HDL Always Construct warning at uart_test.v(112): inferring latch(es) for variable \"flash_bulk_erase\", which holds its previous value in one or more paths through the always construct" {  } { { "uart_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 112 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1649845328350 "|uart_test"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flash_sector_erase uart_test.v(112) " "Verilog HDL Always Construct warning at uart_test.v(112): inferring latch(es) for variable \"flash_sector_erase\", which holds its previous value in one or more paths through the always construct" {  } { { "uart_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 112 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1649845328350 "|uart_test"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flash_write_addr uart_test.v(112) " "Verilog HDL Always Construct warning at uart_test.v(112): inferring latch(es) for variable \"flash_write_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "uart_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 112 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1649845328350 "|uart_test"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flash_sector_addr uart_test.v(112) " "Verilog HDL Always Construct warning at uart_test.v(112): inferring latch(es) for variable \"flash_sector_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "uart_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 112 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1649845328350 "|uart_test"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flash_write_data_in uart_test.v(112) " "Verilog HDL Always Construct warning at uart_test.v(112): inferring latch(es) for variable \"flash_write_data_in\", which holds its previous value in one or more paths through the always construct" {  } { { "uart_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 112 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1649845328350 "|uart_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flash_write_data_in\[0\] uart_test.v(112) " "Inferred latch for \"flash_write_data_in\[0\]\" at uart_test.v(112)" {  } { { "uart_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649845328350 "|uart_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flash_write_data_in\[1\] uart_test.v(112) " "Inferred latch for \"flash_write_data_in\[1\]\" at uart_test.v(112)" {  } { { "uart_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649845328350 "|uart_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flash_write_data_in\[2\] uart_test.v(112) " "Inferred latch for \"flash_write_data_in\[2\]\" at uart_test.v(112)" {  } { { "uart_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649845328350 "|uart_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flash_write_data_in\[3\] uart_test.v(112) " "Inferred latch for \"flash_write_data_in\[3\]\" at uart_test.v(112)" {  } { { "uart_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649845328350 "|uart_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flash_write_data_in\[4\] uart_test.v(112) " "Inferred latch for \"flash_write_data_in\[4\]\" at uart_test.v(112)" {  } { { "uart_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649845328350 "|uart_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flash_write_data_in\[5\] uart_test.v(112) " "Inferred latch for \"flash_write_data_in\[5\]\" at uart_test.v(112)" {  } { { "uart_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649845328350 "|uart_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flash_write_data_in\[6\] uart_test.v(112) " "Inferred latch for \"flash_write_data_in\[6\]\" at uart_test.v(112)" {  } { { "uart_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649845328350 "|uart_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flash_write_data_in\[7\] uart_test.v(112) " "Inferred latch for \"flash_write_data_in\[7\]\" at uart_test.v(112)" {  } { { "uart_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649845328350 "|uart_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flash_sector_addr\[0\] uart_test.v(112) " "Inferred latch for \"flash_sector_addr\[0\]\" at uart_test.v(112)" {  } { { "uart_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649845328350 "|uart_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flash_sector_addr\[1\] uart_test.v(112) " "Inferred latch for \"flash_sector_addr\[1\]\" at uart_test.v(112)" {  } { { "uart_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649845328350 "|uart_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flash_sector_addr\[2\] uart_test.v(112) " "Inferred latch for \"flash_sector_addr\[2\]\" at uart_test.v(112)" {  } { { "uart_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649845328351 "|uart_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flash_sector_addr\[3\] uart_test.v(112) " "Inferred latch for \"flash_sector_addr\[3\]\" at uart_test.v(112)" {  } { { "uart_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649845328351 "|uart_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flash_sector_addr\[4\] uart_test.v(112) " "Inferred latch for \"flash_sector_addr\[4\]\" at uart_test.v(112)" {  } { { "uart_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649845328351 "|uart_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flash_sector_addr\[5\] uart_test.v(112) " "Inferred latch for \"flash_sector_addr\[5\]\" at uart_test.v(112)" {  } { { "uart_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649845328351 "|uart_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flash_sector_addr\[6\] uart_test.v(112) " "Inferred latch for \"flash_sector_addr\[6\]\" at uart_test.v(112)" {  } { { "uart_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649845328351 "|uart_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flash_sector_addr\[7\] uart_test.v(112) " "Inferred latch for \"flash_sector_addr\[7\]\" at uart_test.v(112)" {  } { { "uart_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649845328351 "|uart_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flash_sector_addr\[8\] uart_test.v(112) " "Inferred latch for \"flash_sector_addr\[8\]\" at uart_test.v(112)" {  } { { "uart_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649845328351 "|uart_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flash_sector_addr\[9\] uart_test.v(112) " "Inferred latch for \"flash_sector_addr\[9\]\" at uart_test.v(112)" {  } { { "uart_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649845328351 "|uart_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flash_sector_addr\[10\] uart_test.v(112) " "Inferred latch for \"flash_sector_addr\[10\]\" at uart_test.v(112)" {  } { { "uart_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649845328351 "|uart_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flash_sector_addr\[11\] uart_test.v(112) " "Inferred latch for \"flash_sector_addr\[11\]\" at uart_test.v(112)" {  } { { "uart_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649845328351 "|uart_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flash_sector_addr\[12\] uart_test.v(112) " "Inferred latch for \"flash_sector_addr\[12\]\" at uart_test.v(112)" {  } { { "uart_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649845328351 "|uart_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flash_sector_addr\[13\] uart_test.v(112) " "Inferred latch for \"flash_sector_addr\[13\]\" at uart_test.v(112)" {  } { { "uart_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649845328351 "|uart_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flash_sector_addr\[14\] uart_test.v(112) " "Inferred latch for \"flash_sector_addr\[14\]\" at uart_test.v(112)" {  } { { "uart_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649845328351 "|uart_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flash_sector_addr\[15\] uart_test.v(112) " "Inferred latch for \"flash_sector_addr\[15\]\" at uart_test.v(112)" {  } { { "uart_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649845328351 "|uart_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flash_sector_addr\[16\] uart_test.v(112) " "Inferred latch for \"flash_sector_addr\[16\]\" at uart_test.v(112)" {  } { { "uart_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649845328351 "|uart_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flash_sector_addr\[17\] uart_test.v(112) " "Inferred latch for \"flash_sector_addr\[17\]\" at uart_test.v(112)" {  } { { "uart_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649845328351 "|uart_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flash_sector_addr\[18\] uart_test.v(112) " "Inferred latch for \"flash_sector_addr\[18\]\" at uart_test.v(112)" {  } { { "uart_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649845328351 "|uart_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flash_sector_addr\[19\] uart_test.v(112) " "Inferred latch for \"flash_sector_addr\[19\]\" at uart_test.v(112)" {  } { { "uart_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649845328351 "|uart_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flash_sector_addr\[20\] uart_test.v(112) " "Inferred latch for \"flash_sector_addr\[20\]\" at uart_test.v(112)" {  } { { "uart_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649845328351 "|uart_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flash_sector_addr\[21\] uart_test.v(112) " "Inferred latch for \"flash_sector_addr\[21\]\" at uart_test.v(112)" {  } { { "uart_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649845328351 "|uart_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flash_sector_addr\[22\] uart_test.v(112) " "Inferred latch for \"flash_sector_addr\[22\]\" at uart_test.v(112)" {  } { { "uart_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649845328351 "|uart_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flash_sector_addr\[23\] uart_test.v(112) " "Inferred latch for \"flash_sector_addr\[23\]\" at uart_test.v(112)" {  } { { "uart_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649845328351 "|uart_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flash_write_addr\[0\] uart_test.v(112) " "Inferred latch for \"flash_write_addr\[0\]\" at uart_test.v(112)" {  } { { "uart_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649845328351 "|uart_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flash_write_addr\[1\] uart_test.v(112) " "Inferred latch for \"flash_write_addr\[1\]\" at uart_test.v(112)" {  } { { "uart_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649845328351 "|uart_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flash_write_addr\[2\] uart_test.v(112) " "Inferred latch for \"flash_write_addr\[2\]\" at uart_test.v(112)" {  } { { "uart_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649845328351 "|uart_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flash_write_addr\[3\] uart_test.v(112) " "Inferred latch for \"flash_write_addr\[3\]\" at uart_test.v(112)" {  } { { "uart_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649845328351 "|uart_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flash_write_addr\[4\] uart_test.v(112) " "Inferred latch for \"flash_write_addr\[4\]\" at uart_test.v(112)" {  } { { "uart_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649845328351 "|uart_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flash_write_addr\[5\] uart_test.v(112) " "Inferred latch for \"flash_write_addr\[5\]\" at uart_test.v(112)" {  } { { "uart_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649845328351 "|uart_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flash_write_addr\[6\] uart_test.v(112) " "Inferred latch for \"flash_write_addr\[6\]\" at uart_test.v(112)" {  } { { "uart_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649845328351 "|uart_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flash_write_addr\[7\] uart_test.v(112) " "Inferred latch for \"flash_write_addr\[7\]\" at uart_test.v(112)" {  } { { "uart_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649845328351 "|uart_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flash_write_addr\[8\] uart_test.v(112) " "Inferred latch for \"flash_write_addr\[8\]\" at uart_test.v(112)" {  } { { "uart_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649845328351 "|uart_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flash_write_addr\[9\] uart_test.v(112) " "Inferred latch for \"flash_write_addr\[9\]\" at uart_test.v(112)" {  } { { "uart_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649845328351 "|uart_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flash_write_addr\[10\] uart_test.v(112) " "Inferred latch for \"flash_write_addr\[10\]\" at uart_test.v(112)" {  } { { "uart_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649845328351 "|uart_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flash_write_addr\[11\] uart_test.v(112) " "Inferred latch for \"flash_write_addr\[11\]\" at uart_test.v(112)" {  } { { "uart_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649845328351 "|uart_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flash_write_addr\[12\] uart_test.v(112) " "Inferred latch for \"flash_write_addr\[12\]\" at uart_test.v(112)" {  } { { "uart_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649845328351 "|uart_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flash_write_addr\[13\] uart_test.v(112) " "Inferred latch for \"flash_write_addr\[13\]\" at uart_test.v(112)" {  } { { "uart_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649845328351 "|uart_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flash_write_addr\[14\] uart_test.v(112) " "Inferred latch for \"flash_write_addr\[14\]\" at uart_test.v(112)" {  } { { "uart_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649845328351 "|uart_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flash_write_addr\[15\] uart_test.v(112) " "Inferred latch for \"flash_write_addr\[15\]\" at uart_test.v(112)" {  } { { "uart_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649845328351 "|uart_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flash_write_addr\[16\] uart_test.v(112) " "Inferred latch for \"flash_write_addr\[16\]\" at uart_test.v(112)" {  } { { "uart_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649845328351 "|uart_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flash_write_addr\[17\] uart_test.v(112) " "Inferred latch for \"flash_write_addr\[17\]\" at uart_test.v(112)" {  } { { "uart_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649845328351 "|uart_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flash_write_addr\[18\] uart_test.v(112) " "Inferred latch for \"flash_write_addr\[18\]\" at uart_test.v(112)" {  } { { "uart_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649845328351 "|uart_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flash_write_addr\[19\] uart_test.v(112) " "Inferred latch for \"flash_write_addr\[19\]\" at uart_test.v(112)" {  } { { "uart_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649845328352 "|uart_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flash_write_addr\[20\] uart_test.v(112) " "Inferred latch for \"flash_write_addr\[20\]\" at uart_test.v(112)" {  } { { "uart_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649845328352 "|uart_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flash_write_addr\[21\] uart_test.v(112) " "Inferred latch for \"flash_write_addr\[21\]\" at uart_test.v(112)" {  } { { "uart_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649845328352 "|uart_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flash_write_addr\[22\] uart_test.v(112) " "Inferred latch for \"flash_write_addr\[22\]\" at uart_test.v(112)" {  } { { "uart_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649845328352 "|uart_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flash_write_addr\[23\] uart_test.v(112) " "Inferred latch for \"flash_write_addr\[23\]\" at uart_test.v(112)" {  } { { "uart_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649845328352 "|uart_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flash_sector_erase uart_test.v(112) " "Inferred latch for \"flash_sector_erase\" at uart_test.v(112)" {  } { { "uart_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649845328352 "|uart_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flash_bulk_erase uart_test.v(112) " "Inferred latch for \"flash_bulk_erase\" at uart_test.v(112)" {  } { { "uart_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649845328352 "|uart_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flash_write uart_test.v(112) " "Inferred latch for \"flash_write\" at uart_test.v(112)" {  } { { "uart_test.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649845328352 "|uart_test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_rx:uart_rx_inst " "Elaborating entity \"uart_rx\" for hierarchy \"uart_rx:uart_rx_inst\"" {  } { { "uart_test.v" "uart_rx_inst" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649845328353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_tx:uart_tx_inst " "Elaborating entity \"uart_tx\" for hierarchy \"uart_tx:uart_tx_inst\"" {  } { { "uart_test.v" "uart_tx_inst" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649845328354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_flash_top spi_flash_top:spi_flash_top_m0 " "Elaborating entity \"spi_flash_top\" for hierarchy \"spi_flash_top:spi_flash_top_m0\"" {  } { { "uart_test.v" "spi_flash_top_m0" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_test.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649845328356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_flash_ctrl spi_flash_top:spi_flash_top_m0\|spi_flash_ctrl:spi_flash_ctrl_m0 " "Elaborating entity \"spi_flash_ctrl\" for hierarchy \"spi_flash_top:spi_flash_top_m0\|spi_flash_ctrl:spi_flash_ctrl_m0\"" {  } { { "spi_flash_top.v" "spi_flash_ctrl_m0" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/spi_flash_top.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649845328359 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "spi_flash_ctrl.v(148) " "Verilog HDL Case Statement information at spi_flash_ctrl.v(148): all case item expressions in this case statement are onehot" {  } { { "spi_flash_ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/spi_flash_ctrl.v" 148 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1649845328360 "|uart_test|spi_flash_top:spi_flash_top_m0|spi_flash_ctrl:spi_flash_ctrl_m0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "spi_flash_ctrl.v(171) " "Verilog HDL Case Statement information at spi_flash_ctrl.v(171): all case item expressions in this case statement are onehot" {  } { { "spi_flash_ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/spi_flash_ctrl.v" 171 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1649845328360 "|uart_test|spi_flash_top:spi_flash_top_m0|spi_flash_ctrl:spi_flash_ctrl_m0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "spi_flash_ctrl.v(230) " "Verilog HDL Case Statement information at spi_flash_ctrl.v(230): all case item expressions in this case statement are onehot" {  } { { "spi_flash_ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/spi_flash_ctrl.v" 230 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1649845328360 "|uart_test|spi_flash_top:spi_flash_top_m0|spi_flash_ctrl:spi_flash_ctrl_m0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_flash_cmd spi_flash_top:spi_flash_top_m0\|spi_flash_cmd:spi_flash_cmd_m0 " "Elaborating entity \"spi_flash_cmd\" for hierarchy \"spi_flash_top:spi_flash_top_m0\|spi_flash_cmd:spi_flash_cmd_m0\"" {  } { { "spi_flash_top.v" "spi_flash_cmd_m0" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/spi_flash_top.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649845328361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_master spi_flash_top:spi_flash_top_m0\|spi_master:spi_master_m0 " "Elaborating entity \"spi_master\" for hierarchy \"spi_flash_top:spi_flash_top_m0\|spi_master:spi_master_m0\"" {  } { { "spi_flash_top.v" "spi_master_m0" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/spi_flash_top.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649845328364 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "uart_tx.v" "" { Text "D:/Github/OpenRSIC-V/rsic/uart_flash/uart_tx.v" 149 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1649845328987 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1649845328987 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1649845329173 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "21 " "21 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1649845329648 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1649845329765 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649845329765 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "437 " "Implemented 437 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1649845329817 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1649845329817 ""} { "Info" "ICUT_CUT_TM_LCELLS" "429 " "Implemented 429 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1649845329817 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1649845329817 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4765 " "Peak virtual memory: 4765 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649845329833 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 13 18:22:09 2022 " "Processing ended: Wed Apr 13 18:22:09 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649845329833 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649845329833 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649845329833 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1649845329833 ""}
