# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2024.1 linux_x86_64 Apr 19 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# vsim -gui -voptargs="+acc=rtl" -work work comb_multiplier_tb 
# Start time: 18:31:54 on Apr 01,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.comb_multiplier_tb(fast)
# Loading work.comb_multiplier(fast)
add wave -position insertpoint  \
sim:/comb_multiplier_tb/multiplier/a \
sim:/comb_multiplier_tb/multiplier/b \
sim:/comb_multiplier_tb/multiplier/result \
sim:/comb_multiplier_tb/multiplier/partial \
sim:/comb_multiplier_tb/multiplier/product \
sim:/comb_multiplier_tb/multiplier/carry
run -all
#        -1(111111111111111111111111) *        -1(111111111111111111111111) =         -8388607(111111111111111111111111100000000000000000000001)
# ** Note: $stop    : comb_multiplier_tb.sv(12)
#    Time: 10 us  Iteration: 0  Instance: /comb_multiplier_tb
# Break in Module comb_multiplier_tb at comb_multiplier_tb.sv line 12
vlog -reportprogress 300 -work work /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_multiplier/comb_multiplier.sv /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_multiplier/comb_multiplier_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2024.1 Compiler 2024.04 Apr 19 2024
# Start time: 18:39:10 on Apr 01,2025
# vlog -reportprogress 300 -work work /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_multiplier/comb_multiplier.sv /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_multiplier/comb_multiplier_tb.sv 
# -- Compiling module comb_multiplier
# -- Compiling module comb_multiplier_tb
# 
# Top level modules:
# 	comb_multiplier_tb
# End time: 18:39:10 on Apr 01,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.comb_multiplier_tb(fast)
# Warning in wave window restart: (vish-4014) No objects found matching '/comb_multiplier_tb/multiplier/a'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/comb_multiplier_tb/multiplier/b'. 
run -all
#        -1(111111111111111111111111) *   8388607(011111111111111111111111) =         -8388607(111111111111111111111111100000000000000000000001)
# ** Note: $stop    : /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_multiplier/comb_multiplier_tb.sv(12)
#    Time: 10 us  Iteration: 0  Instance: /comb_multiplier_tb
# Break in Module comb_multiplier_tb at /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_multiplier/comb_multiplier_tb.sv line 12
add wave -position 0  sim:/comb_multiplier_tb/a
add wave -position 1  sim:/comb_multiplier_tb/b
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.comb_multiplier_tb(fast)
run -all
#        -1(111111111111111111111111) *   8388607(011111111111111111111111) =         -8388607(111111111111111111111111100000000000000000000001)
# ** Note: $stop    : /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_multiplier/comb_multiplier_tb.sv(12)
#    Time: 10 us  Iteration: 0  Instance: /comb_multiplier_tb
# Break in Module comb_multiplier_tb at /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_multiplier/comb_multiplier_tb.sv line 12
vlog -reportprogress 300 -work work /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_multiplier/comb_multiplier.sv /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_multiplier/comb_multiplier_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2024.1 Compiler 2024.04 Apr 19 2024
# Start time: 18:40:16 on Apr 01,2025
# vlog -reportprogress 300 -work work /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_multiplier/comb_multiplier.sv /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_multiplier/comb_multiplier_tb.sv 
# -- Compiling module comb_multiplier
# -- Compiling module comb_multiplier_tb
# 
# Top level modules:
# 	comb_multiplier_tb
# End time: 18:40:16 on Apr 01,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.comb_multiplier_tb(fast)
run -all
#        -1(111111111111111111111111) *   8388607(011111111111111111111111) =         -8388607(111111111111111111111111100000000000000000000001)
# ** Note: $stop    : /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_multiplier/comb_multiplier_tb.sv(12)
#    Time: 10 us  Iteration: 0  Instance: /comb_multiplier_tb
# Break in Module comb_multiplier_tb at /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_multiplier/comb_multiplier_tb.sv line 12
vlog -reportprogress 300 -work work /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_multiplier/comb_multiplier.sv /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_multiplier/comb_multiplier_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2024.1 Compiler 2024.04 Apr 19 2024
# Start time: 18:40:51 on Apr 01,2025
# vlog -reportprogress 300 -work work /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_multiplier/comb_multiplier.sv /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_multiplier/comb_multiplier_tb.sv 
# -- Compiling module comb_multiplier
# -- Compiling module comb_multiplier_tb
# 
# Top level modules:
# 	comb_multiplier_tb
# End time: 18:40:51 on Apr 01,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.comb_multiplier_tb(fast)
run -all
#        -1(111111111111111111111111) *   8388607(011111111111111111111111) =         -8388607(111111111111111111111111100000000000000000000001)
# ** Note: $stop    : /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_multiplier/comb_multiplier_tb.sv(12)
#    Time: 10 us  Iteration: 0  Instance: /comb_multiplier_tb
# Break in Module comb_multiplier_tb at /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_multiplier/comb_multiplier_tb.sv line 12
vlog -reportprogress 300 -work work /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_multiplier/comb_multiplier.sv /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_multiplier/comb_multiplier_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2024.1 Compiler 2024.04 Apr 19 2024
# Start time: 18:41:18 on Apr 01,2025
# vlog -reportprogress 300 -work work /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_multiplier/comb_multiplier.sv /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_multiplier/comb_multiplier_tb.sv 
# -- Compiling module comb_multiplier
# -- Compiling module comb_multiplier_tb
# 
# Top level modules:
# 	comb_multiplier_tb
# End time: 18:41:18 on Apr 01,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.comb_multiplier_tb(fast)
run -all
#        -1(111111111111111111111111) *   8388607(011111111111111111111111) =         -8388607(111111111111111111111111100000000000000000000001)
# ** Note: $stop    : /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_multiplier/comb_multiplier_tb.sv(12)
#    Time: 10 us  Iteration: 0  Instance: /comb_multiplier_tb
# Break in Module comb_multiplier_tb at /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_multiplier/comb_multiplier_tb.sv line 12
vlog -reportprogress 300 -work work /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_multiplier/comb_multiplier.sv /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_multiplier/comb_multiplier_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2024.1 Compiler 2024.04 Apr 19 2024
# Start time: 18:43:08 on Apr 01,2025
# vlog -reportprogress 300 -work work /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_multiplier/comb_multiplier.sv /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_multiplier/comb_multiplier_tb.sv 
# -- Compiling module comb_multiplier
# -- Compiling module comb_multiplier_tb
# 
# Top level modules:
# 	comb_multiplier_tb
# End time: 18:43:08 on Apr 01,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.comb_multiplier_tb(fast)
run -all
#        -1(111111111111111111111111) *        -1(111111111111111111111111) =         -8388607(111111111111111111111111100000000000000000000001)
# ** Note: $stop    : /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_multiplier/comb_multiplier_tb.sv(12)
#    Time: 10 us  Iteration: 0  Instance: /comb_multiplier_tb
# Break in Module comb_multiplier_tb at /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_multiplier/comb_multiplier_tb.sv line 12
vlog -reportprogress 300 -work work /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_multiplier/comb_multiplier.sv /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_multiplier/comb_multiplier_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2024.1 Compiler 2024.04 Apr 19 2024
# Start time: 18:43:51 on Apr 01,2025
# vlog -reportprogress 300 -work work /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_multiplier/comb_multiplier.sv /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_multiplier/comb_multiplier_tb.sv 
# -- Compiling module comb_multiplier
# -- Compiling module comb_multiplier_tb
# 
# Top level modules:
# 	comb_multiplier_tb
# End time: 18:43:51 on Apr 01,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.comb_multiplier_tb(fast)
run -all
#        -1(111111111111111111111111) *        -1(111111111111111111111111) =        -16777215(111111111111111111111111000000000000000000000001)
# ** Note: $stop    : /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_multiplier/comb_multiplier_tb.sv(12)
#    Time: 10 us  Iteration: 0  Instance: /comb_multiplier_tb
# Break in Module comb_multiplier_tb at /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_multiplier/comb_multiplier_tb.sv line 12
vlog -reportprogress 300 -work work /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_multiplier/comb_multiplier.sv /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_multiplier/comb_multiplier_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2024.1 Compiler 2024.04 Apr 19 2024
# Start time: 18:47:12 on Apr 01,2025
# vlog -reportprogress 300 -work work /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_multiplier/comb_multiplier.sv /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_multiplier/comb_multiplier_tb.sv 
# -- Compiling module comb_multiplier
# -- Compiling module comb_multiplier_tb
# 
# Top level modules:
# 	comb_multiplier_tb
# End time: 18:47:12 on Apr 01,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.comb_multiplier_tb(fast)
run -all
#        -1(111111111111111111111111) *        -1(111111111111111111111111) =                1(000000000000000000000000000000000000000000000001)
# ** Note: $stop    : /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_multiplier/comb_multiplier_tb.sv(12)
#    Time: 10 us  Iteration: 0  Instance: /comb_multiplier_tb
# Break in Module comb_multiplier_tb at /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_multiplier/comb_multiplier_tb.sv line 12
vlog -reportprogress 300 -work work /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_multiplier/comb_multiplier.sv /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_multiplier/comb_multiplier_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2024.1 Compiler 2024.04 Apr 19 2024
# Start time: 18:47:52 on Apr 01,2025
# vlog -reportprogress 300 -work work /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_multiplier/comb_multiplier.sv /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_multiplier/comb_multiplier_tb.sv 
# -- Compiling module comb_multiplier
# -- Compiling module comb_multiplier_tb
# 
# Top level modules:
# 	comb_multiplier_tb
# End time: 18:47:52 on Apr 01,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.comb_multiplier_tb(fast)
run -all
#        -1(111111111111111111111111) *         1(000000000000000000000001) =               -1(111111111111111111111111111111111111111111111111)
# ** Note: $stop    : /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_multiplier/comb_multiplier_tb.sv(12)
#    Time: 10 us  Iteration: 0  Instance: /comb_multiplier_tb
# Break in Module comb_multiplier_tb at /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_multiplier/comb_multiplier_tb.sv line 12
vlog -reportprogress 300 -work work /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_multiplier/comb_multiplier.sv /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_multiplier/comb_multiplier_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2024.1 Compiler 2024.04 Apr 19 2024
# Start time: 18:48:20 on Apr 01,2025
# vlog -reportprogress 300 -work work /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_multiplier/comb_multiplier.sv /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_multiplier/comb_multiplier_tb.sv 
# -- Compiling module comb_multiplier
# -- Compiling module comb_multiplier_tb
# 
# Top level modules:
# 	comb_multiplier_tb
# End time: 18:48:20 on Apr 01,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.comb_multiplier_tb(fast)
run -all
#        -7(111111111111111111111001) *        -5(111111111111111111111011) =               35(000000000000000000000000000000000000000000100011)
# ** Note: $stop    : /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_multiplier/comb_multiplier_tb.sv(12)
#    Time: 10 us  Iteration: 0  Instance: /comb_multiplier_tb
# Break in Module comb_multiplier_tb at /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_multiplier/comb_multiplier_tb.sv line 12
vlog -reportprogress 300 -work work /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_multiplier/comb_multiplier.sv /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_multiplier/comb_multiplier_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2024.1 Compiler 2024.04 Apr 19 2024
# Start time: 18:50:18 on Apr 01,2025
# vlog -reportprogress 300 -work work /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_multiplier/comb_multiplier.sv /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_multiplier/comb_multiplier_tb.sv 
# -- Compiling module comb_multiplier
# -- Compiling module comb_multiplier_tb
# 
# Top level modules:
# 	comb_multiplier_tb
# End time: 18:50:18 on Apr 01,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.comb_multiplier_tb(fast)
run -all
#        -1(111111111111111111111111) *        -1(111111111111111111111111) =                1(000000000000000000000000000000000000000000000001)
# ** Note: $stop    : /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_multiplier/comb_multiplier_tb.sv(12)
#    Time: 10 us  Iteration: 0  Instance: /comb_multiplier_tb
# Break in Module comb_multiplier_tb at /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_multiplier/comb_multiplier_tb.sv line 12
vlog -reportprogress 300 -work work /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_multiplier/comb_multiplier.sv /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_multiplier/comb_multiplier_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2024.1 Compiler 2024.04 Apr 19 2024
# Start time: 18:52:05 on Apr 01,2025
# vlog -reportprogress 300 -work work /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_multiplier/comb_multiplier.sv /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_multiplier/comb_multiplier_tb.sv 
# -- Compiling module comb_multiplier
# -- Compiling module comb_multiplier_tb
# 
# Top level modules:
# 	comb_multiplier_tb
# End time: 18:52:05 on Apr 01,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.comb_multiplier_tb(fast)
run -all
#        -1(111111111111111111111111) *        -1(111111111111111111111111) =        -33554431(111111111111111111111110000000000000000000000001)
# ** Note: $stop    : /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_multiplier/comb_multiplier_tb.sv(12)
#    Time: 10 us  Iteration: 0  Instance: /comb_multiplier_tb
# Break in Module comb_multiplier_tb at /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_multiplier/comb_multiplier_tb.sv line 12
vlog -reportprogress 300 -work work /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_multiplier/comb_multiplier.sv /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_multiplier/comb_multiplier_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2024.1 Compiler 2024.04 Apr 19 2024
# Start time: 18:54:37 on Apr 01,2025
# vlog -reportprogress 300 -work work /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_multiplier/comb_multiplier.sv /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_multiplier/comb_multiplier_tb.sv 
# -- Compiling module comb_multiplier
# ** Error: (vlog-13069) /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_multiplier/comb_multiplier.sv(4): near ",": syntax error, unexpected ',', expecting IDENTIFIER or '.'.
# -- Compiling module comb_multiplier_tb
# ** Error: (vlog-13069) /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_multiplier/comb_multiplier_tb.sv(19): near "signed": syntax error, unexpected signed.
# End time: 18:54:37 on Apr 01,2025, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vlog -reportprogress 300 -work work /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_multiplier/comb_multiplier.sv /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_multiplier/comb_multiplier_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2024.1 Compiler 2024.04 Apr 19 2024
# Start time: 18:56:21 on Apr 01,2025
# vlog -reportprogress 300 -work work /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_multiplier/comb_multiplier.sv /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_multiplier/comb_multiplier_tb.sv 
# -- Compiling module comb_multiplier
# ** Error: (vlog-13069) /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_multiplier/comb_multiplier.sv(30): near "assign": syntax error, unexpected assign, expecting ';' or ','.
# -- Compiling module comb_multiplier_tb
# End time: 18:56:21 on Apr 01,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vlog -reportprogress 300 -work work /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_multiplier/comb_multiplier.sv /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_multiplier/comb_multiplier_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2024.1 Compiler 2024.04 Apr 19 2024
# Start time: 18:56:35 on Apr 01,2025
# vlog -reportprogress 300 -work work /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_multiplier/comb_multiplier.sv /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_multiplier/comb_multiplier_tb.sv 
# -- Compiling module comb_multiplier
# -- Compiling module comb_multiplier_tb
# 
# Top level modules:
# 	comb_multiplier_tb
# End time: 18:56:35 on Apr 01,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Warning: /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_multiplier/comb_multiplier_tb.sv(16): (vopt-2241) Connection width does not match width of port '_signed'. The port definition is at: /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_multiplier/comb_multiplier.sv(4).
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading sv_std.std
# Loading work.comb_multiplier_tb(fast)
run -all
#        -1(111111111111111111111111) *        -1(111111111111111111111111) =                1(000000000000000000000000000000000000000000000001)
# ** Note: $stop    : /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_multiplier/comb_multiplier_tb.sv(12)
#    Time: 10 us  Iteration: 0  Instance: /comb_multiplier_tb
# Break in Module comb_multiplier_tb at /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_multiplier/comb_multiplier_tb.sv line 12
vlog -reportprogress 300 -work work /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_multiplier/comb_multiplier.sv /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_multiplier/comb_multiplier_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2024.1 Compiler 2024.04 Apr 19 2024
# Start time: 18:56:54 on Apr 01,2025
# vlog -reportprogress 300 -work work /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_multiplier/comb_multiplier.sv /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_multiplier/comb_multiplier_tb.sv 
# -- Compiling module comb_multiplier
# -- Compiling module comb_multiplier_tb
# 
# Top level modules:
# 	comb_multiplier_tb
# End time: 18:56:54 on Apr 01,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Warning: /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_multiplier/comb_multiplier_tb.sv(16): (vopt-2241) Connection width does not match width of port '_signed'. The port definition is at: /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_multiplier/comb_multiplier.sv(4).
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading sv_std.std
# Loading work.comb_multiplier_tb(fast)
run -all
#        -1(111111111111111111111111) *        -1(111111111111111111111111) =        -33554431(111111111111111111111110000000000000000000000001)
# ** Note: $stop    : /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_multiplier/comb_multiplier_tb.sv(12)
#    Time: 10 us  Iteration: 0  Instance: /comb_multiplier_tb
# Break in Module comb_multiplier_tb at /home/pconst/Desktop/sol-1/systemverilog/experiments/comb_multiplier/comb_multiplier_tb.sv line 12
# End time: 19:00:32 on Apr 01,2025, Elapsed time: 0:28:38
# Errors: 0, Warnings: 2
