#! /usr/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x1f57420 .scope module, "mux_p" "mux_p" 2 28;
 .timescale 0 0;
P_0x1f57e38 .param/l "W" 2 28, +C4<0100>;
v0x1f502c0_0 .net "in0", 3 0, C4<zzzz>; 0 drivers
v0x1f75850_0 .net "in1", 3 0, C4<zzzz>; 0 drivers
v0x1f758f0_0 .net "out", 3 0, L_0x1f7ad00; 1 drivers
v0x1f75990_0 .net "sel", 0 0, C4<z>; 0 drivers
L_0x1f7ad00 .functor MUXZ 4, C4<zzzz>, C4<zzzz>, C4<z>, C4<>;
S_0x1f39f30 .scope module, "testspi" "testspi" 3 7;
 .timescale 0 0;
v0x1f7a660_0 .var "clk", 0 0;
v0x1f7a8c0_0 .var "cs_pin", 0 0;
v0x1f7a990_0 .net "leds", 3 0, C4<zzzz>; 0 drivers
v0x1f7aa10_0 .net "miso_pin", 0 0, L_0x1f7b090; 1 drivers
v0x1f7aae0_0 .var "mosi_h", 7 0;
v0x1f7ab60_0 .var "mosi_pin", 0 0;
v0x1f7ac30_0 .var "sclk_pin", 0 0;
S_0x1f75a40 .scope module, "dut" "spiMemory" 3 16, 2 48, S_0x1f39f30;
 .timescale 0 0;
v0x1f79710_0 .net "addrWe", 0 0, v0x1f76d00_0; 1 drivers
v0x1f79800_0 .net "address", 7 0, v0x1f76230_0; 1 drivers
v0x1f79880_0 .net "bufferin", 0 0, v0x1f76670_0; 1 drivers
v0x1f79950_0 .net "clk", 0 0, v0x1f7a660_0; 1 drivers
v0x1f77c20_0 .net "conditioned", 0 0, v0x1f78aa0_0; 1 drivers
v0x1f79ae0_0 .net "cs_pin", 0 0, v0x1f7a8c0_0; 1 drivers
v0x1f79b60_0 .net "dmWe", 0 0, v0x1f76f80_0; 1 drivers
v0x1f79c30_0 .net "dummy0", 0 0, v0x1f79210_0; 1 drivers
v0x1f79d00_0 .net "dummy1", 0 0, v0x1f794a0_0; 1 drivers
v0x1f79d80_0 .net "dummy2", 0 0, v0x1f78d30_0; 1 drivers
v0x1f79e60_0 .net "dummy3", 0 0, v0x1f78c10_0; 1 drivers
v0x1f79ee0_0 .net "dummy4", 0 0, v0x1f78340_0; 1 drivers
v0x1f79fd0_0 .net "dummy5", 0 0, v0x1f78440_0; 1 drivers
v0x1f7a080_0 .net "falling", 0 0, v0x1f79350_0; 1 drivers
v0x1f7a180_0 .alias "leds", 3 0, v0x1f7a990_0;
v0x1f7a200_0 .net "misoBufe", 0 0, v0x1f77020_0; 1 drivers
v0x1f7a100_0 .alias "miso_pin", 0 0, v0x1f7aa10_0;
v0x1f7a310_0 .net "mosi_pin", 0 0, v0x1f7ab60_0; 1 drivers
v0x1f7a430_0 .net "parallelDataIn", 7 0, v0x1f77840_0; 1 drivers
v0x1f7a4b0_0 .net "parallelDataOut", 7 0, L_0x1f79e00; 1 drivers
v0x1f7a390_0 .net "rising", 0 0, v0x1f78590_0; 1 drivers
v0x1f7a5e0_0 .net "sclk_pin", 0 0, v0x1f7ac30_0; 1 drivers
v0x1f7a530_0 .net "serialDataOut", 0 0, L_0x1f7ada0; 1 drivers
v0x1f7a770_0 .net "srWe", 0 0, v0x1f77250_0; 1 drivers
L_0x1f7aed0 .part v0x1f76230_0, 0, 7;
L_0x1f7aff0 .part L_0x1f79e00, 0, 1;
S_0x1f78fa0 .scope module, "ic0" "inputconditioner" 2 70, 4 8, S_0x1f75a40;
 .timescale 0 0;
P_0x1f79098 .param/l "counterwidth" 4 17, +C4<011>;
P_0x1f790c0 .param/l "waittime" 4 18, +C4<011>;
v0x1f79190_0 .alias "clk", 0 0, v0x1f79950_0;
v0x1f79210_0 .var "conditioned", 0 0;
v0x1f792b0_0 .var "counter", 2 0;
v0x1f79350_0 .var "negativeedge", 0 0;
v0x1f79420_0 .alias "noisysignal", 0 0, v0x1f7a5e0_0;
v0x1f794a0_0 .var "positiveedge", 0 0;
v0x1f79580_0 .var "synchronizer0", 0 0;
v0x1f79620_0 .var "synchronizer1", 0 0;
S_0x1f78830 .scope module, "ic1" "inputconditioner" 2 76, 4 8, S_0x1f75a40;
 .timescale 0 0;
P_0x1f78928 .param/l "counterwidth" 4 17, +C4<011>;
P_0x1f78950 .param/l "waittime" 4 18, +C4<011>;
v0x1f78a20_0 .alias "clk", 0 0, v0x1f79950_0;
v0x1f78aa0_0 .var "conditioned", 0 0;
v0x1f78b70_0 .var "counter", 2 0;
v0x1f78c10_0 .var "negativeedge", 0 0;
v0x1f78c90_0 .alias "noisysignal", 0 0, v0x1f7a310_0;
v0x1f78d30_0 .var "positiveedge", 0 0;
v0x1f78e10_0 .var "synchronizer0", 0 0;
v0x1f78eb0_0 .var "synchronizer1", 0 0;
S_0x1f78130 .scope module, "ic2" "inputconditioner" 2 82, 4 8, S_0x1f75a40;
 .timescale 0 0;
P_0x1f78228 .param/l "counterwidth" 4 17, +C4<011>;
P_0x1f78250 .param/l "waittime" 4 18, +C4<011>;
v0x1f782c0_0 .alias "clk", 0 0, v0x1f79950_0;
v0x1f78340_0 .var "conditioned", 0 0;
v0x1f783c0_0 .var "counter", 2 0;
v0x1f78440_0 .var "negativeedge", 0 0;
v0x1f784f0_0 .alias "noisysignal", 0 0, v0x1f79ae0_0;
v0x1f78590_0 .var "positiveedge", 0 0;
v0x1f786a0_0 .var "synchronizer0", 0 0;
v0x1f78740_0 .var "synchronizer1", 0 0;
S_0x1f77a30 .scope module, "sr" "shiftregister" 2 89, 5 10, S_0x1f75a40;
 .timescale 0 0;
P_0x1f77b28 .param/l "width" 5 11, +C4<01000>;
L_0x1f79e00 .functor BUFZ 8, v0x1f780b0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x1f77ba0_0 .alias "clk", 0 0, v0x1f79950_0;
v0x1f77cb0_0 .alias "parallelDataIn", 7 0, v0x1f7a430_0;
v0x1f77d60_0 .alias "parallelDataOut", 7 0, v0x1f7a4b0_0;
v0x1f77de0_0 .alias "parallelLoad", 0 0, v0x1f7a080_0;
v0x1f77e90_0 .alias "peripheralClkEdge", 0 0, v0x1f7a390_0;
v0x1f77f40_0 .alias "serialDataIn", 0 0, v0x1f77c20_0;
v0x1f78000_0 .alias "serialDataOut", 0 0, v0x1f7a530_0;
v0x1f780b0_0 .var "shiftregistermem", 7 0;
L_0x1f7ada0 .part v0x1f780b0_0, 7, 1;
S_0x1f773f0 .scope module, "dm" "datamemory" 2 97, 6 8, S_0x1f75a40;
 .timescale 0 0;
P_0x1f774e8 .param/l "addresswidth" 6 10, +C4<0111>;
P_0x1f77510 .param/l "depth" 6 11, +C4<010000000>;
P_0x1f77538 .param/l "width" 6 12, +C4<01000>;
v0x1f776a0_0 .net "address", 6 0, L_0x1f7aed0; 1 drivers
v0x1f77740_0 .alias "clk", 0 0, v0x1f79950_0;
v0x1f777c0_0 .alias "dataIn", 7 0, v0x1f7a4b0_0;
v0x1f77840_0 .var "dataOut", 7 0;
v0x1f778f0 .array "memory", 0 127, 7 0;
v0x1f77970_0 .alias "writeEnable", 0 0, v0x1f79b60_0;
S_0x1f76800 .scope module, "fsm" "fsmachine" 2 103, 7 1, S_0x1f75a40;
 .timescale 0 0;
P_0x1f768f8 .param/l "Done" 7 23, +C4<0111>;
P_0x1f76920 .param/l "Get" 7 16, +C4<0>;
P_0x1f76948 .param/l "Got" 7 17, +C4<01>;
P_0x1f76970 .param/l "Read" 7 18, +C4<010>;
P_0x1f76998 .param/l "Read1" 7 19, +C4<011>;
P_0x1f769c0 .param/l "Read2" 7 20, +C4<0100>;
P_0x1f769e8 .param/l "Write" 7 21, +C4<0101>;
P_0x1f76a10 .param/l "Write2" 7 22, +C4<0110>;
v0x1f76d00_0 .var "addr", 0 0;
v0x1f76db0_0 .alias "clk", 0 0, v0x1f79950_0;
v0x1f76e80_0 .var "count", 0 0;
v0x1f76f00_0 .alias "cs", 0 0, v0x1f77c20_0;
v0x1f76f80_0 .var "dm", 0 0;
v0x1f77020_0 .var "misobuff", 0 0;
v0x1f770e0_0 .net "rw", 0 0, L_0x1f7aff0; 1 drivers
v0x1f77160_0 .alias "sclk", 0 0, v0x1f7a390_0;
v0x1f77250_0 .var "sr", 0 0;
v0x1f772f0_0 .var "state", 0 0;
S_0x1f76380 .scope module, "dff" "dff_p" 2 112, 2 13, S_0x1f75a40;
 .timescale 0 0;
P_0x1f76478 .param/l "W" 2 13, +C4<01>;
v0x1f76530_0 .alias "d", 0 0, v0x1f7a530_0;
v0x1f765d0_0 .alias "enable", 0 0, v0x1f7a080_0;
v0x1f76670_0 .var "q", 0 0;
v0x1f76720_0 .alias "trigger", 0 0, v0x1f79950_0;
S_0x1f75ed0 .scope module, "addressLatch" "dff_p" 2 117, 2 13, S_0x1f75a40;
 .timescale 0 0;
P_0x1f75fc8 .param/l "W" 2 13, +C4<01000>;
v0x1f760d0_0 .alias "d", 7 0, v0x1f7a4b0_0;
v0x1f76190_0 .alias "enable", 0 0, v0x1f79710_0;
v0x1f76230_0 .var "q", 7 0;
v0x1f762d0_0 .alias "trigger", 0 0, v0x1f79950_0;
E_0x1f76080 .event posedge, v0x1f762d0_0;
S_0x1f75b30 .scope module, "buff" "tristate_buffer" 2 122, 2 40, S_0x1f75a40;
 .timescale 0 0;
v0x1f75c20_0 .net *"_s0", 0 0, C4<z>; 0 drivers
v0x1f75ce0_0 .alias "enable", 0 0, v0x1f7a200_0;
v0x1f75d80_0 .alias "in", 0 0, v0x1f79880_0;
v0x1f75e20_0 .alias "out", 0 0, v0x1f7aa10_0;
L_0x1f7b090 .functor MUXZ 1, C4<z>, v0x1f76670_0, v0x1f77020_0, C4<>;
    .scope S_0x1f78fa0;
T_0 ;
    %set/v v0x1f792b0_0, 0, 3;
    %end;
    .thread T_0;
    .scope S_0x1f78fa0;
T_1 ;
    %set/v v0x1f79580_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x1f78fa0;
T_2 ;
    %set/v v0x1f79620_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x1f78fa0;
T_3 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f79210_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f794a0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f79350_0, 0, 0;
    %end;
    .thread T_3;
    .scope S_0x1f78fa0;
T_4 ;
    %wait E_0x1f76080;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f794a0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f79350_0, 0, 0;
    %load/v 8, v0x1f79210_0, 1;
    %load/v 9, v0x1f79620_0, 1;
    %cmp/u 8, 9, 1;
    %jmp/0xz  T_4.0, 4;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1f792b0_0, 0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/v 8, v0x1f792b0_0, 3;
    %mov 11, 0, 1;
    %cmpi/u 8, 3, 4;
    %jmp/0xz  T_4.2, 4;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1f792b0_0, 0, 0;
    %load/v 8, v0x1f79620_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f79210_0, 0, 8;
    %load/v 8, v0x1f79620_0, 1;
    %jmp/0xz  T_4.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f794a0_0, 0, 1;
    %jmp T_4.5;
T_4.4 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f79350_0, 0, 1;
T_4.5 ;
    %jmp T_4.3;
T_4.2 ;
    %load/v 8, v0x1f792b0_0, 3;
    %mov 11, 0, 29;
    %addi 8, 1, 32;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1f792b0_0, 0, 8;
T_4.3 ;
T_4.1 ;
    %load/v 8, v0x1f79420_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f79580_0, 0, 8;
    %load/v 8, v0x1f79580_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f79620_0, 0, 8;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1f78830;
T_5 ;
    %set/v v0x1f78b70_0, 0, 3;
    %end;
    .thread T_5;
    .scope S_0x1f78830;
T_6 ;
    %set/v v0x1f78e10_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x1f78830;
T_7 ;
    %set/v v0x1f78eb0_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_0x1f78830;
T_8 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f78aa0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f78d30_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f78c10_0, 0, 0;
    %end;
    .thread T_8;
    .scope S_0x1f78830;
T_9 ;
    %wait E_0x1f76080;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f78d30_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f78c10_0, 0, 0;
    %load/v 8, v0x1f78aa0_0, 1;
    %load/v 9, v0x1f78eb0_0, 1;
    %cmp/u 8, 9, 1;
    %jmp/0xz  T_9.0, 4;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1f78b70_0, 0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/v 8, v0x1f78b70_0, 3;
    %mov 11, 0, 1;
    %cmpi/u 8, 3, 4;
    %jmp/0xz  T_9.2, 4;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1f78b70_0, 0, 0;
    %load/v 8, v0x1f78eb0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f78aa0_0, 0, 8;
    %load/v 8, v0x1f78eb0_0, 1;
    %jmp/0xz  T_9.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f78d30_0, 0, 1;
    %jmp T_9.5;
T_9.4 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f78c10_0, 0, 1;
T_9.5 ;
    %jmp T_9.3;
T_9.2 ;
    %load/v 8, v0x1f78b70_0, 3;
    %mov 11, 0, 29;
    %addi 8, 1, 32;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1f78b70_0, 0, 8;
T_9.3 ;
T_9.1 ;
    %load/v 8, v0x1f78c90_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f78e10_0, 0, 8;
    %load/v 8, v0x1f78e10_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f78eb0_0, 0, 8;
    %jmp T_9;
    .thread T_9;
    .scope S_0x1f78130;
T_10 ;
    %set/v v0x1f783c0_0, 0, 3;
    %end;
    .thread T_10;
    .scope S_0x1f78130;
T_11 ;
    %set/v v0x1f786a0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0x1f78130;
T_12 ;
    %set/v v0x1f78740_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_0x1f78130;
T_13 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f78340_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f78590_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f78440_0, 0, 0;
    %end;
    .thread T_13;
    .scope S_0x1f78130;
T_14 ;
    %wait E_0x1f76080;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f78590_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f78440_0, 0, 0;
    %load/v 8, v0x1f78340_0, 1;
    %load/v 9, v0x1f78740_0, 1;
    %cmp/u 8, 9, 1;
    %jmp/0xz  T_14.0, 4;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1f783c0_0, 0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/v 8, v0x1f783c0_0, 3;
    %mov 11, 0, 1;
    %cmpi/u 8, 3, 4;
    %jmp/0xz  T_14.2, 4;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1f783c0_0, 0, 0;
    %load/v 8, v0x1f78740_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f78340_0, 0, 8;
    %load/v 8, v0x1f78740_0, 1;
    %jmp/0xz  T_14.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f78590_0, 0, 1;
    %jmp T_14.5;
T_14.4 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f78440_0, 0, 1;
T_14.5 ;
    %jmp T_14.3;
T_14.2 ;
    %load/v 8, v0x1f783c0_0, 3;
    %mov 11, 0, 29;
    %addi 8, 1, 32;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1f783c0_0, 0, 8;
T_14.3 ;
T_14.1 ;
    %load/v 8, v0x1f784f0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f786a0_0, 0, 8;
    %load/v 8, v0x1f786a0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f78740_0, 0, 8;
    %jmp T_14;
    .thread T_14;
    .scope S_0x1f77a30;
T_15 ;
    %wait E_0x1f76080;
    %load/v 8, v0x1f77e90_0, 1;
    %load/v 9, v0x1f77de0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_15.0, 8;
    %load/v 8, v0x1f77f40_0, 1;
    %load/v 9, v0x1f780b0_0, 7; Select 7 out of 8 bits
    %ix/load 0, 8, 0;
    %assign/v0 v0x1f780b0_0, 0, 8;
T_15.0 ;
    %load/v 8, v0x1f77de0_0, 1;
    %load/v 9, v0x1f77e90_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_15.2, 8;
    %load/v 8, v0x1f77cb0_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x1f780b0_0, 0, 8;
T_15.2 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x1f773f0;
T_16 ;
    %wait E_0x1f76080;
    %load/v 8, v0x1f77970_0, 1;
    %jmp/0xz  T_16.0, 8;
    %load/v 8, v0x1f777c0_0, 8;
    %ix/getv 3, v0x1f776a0_0;
    %jmp/1 t_0, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1f778f0, 0, 8;
t_0 ;
T_16.0 ;
    %ix/getv 3, v0x1f776a0_0;
    %load/av 8, v0x1f778f0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x1f77840_0, 0, 8;
    %jmp T_16;
    .thread T_16;
    .scope S_0x1f76800;
T_17 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f772f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f76e80_0, 0, 0;
    %end;
    .thread T_17;
    .scope S_0x1f76800;
T_18 ;
    %wait E_0x1f76080;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f77020_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f76f80_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f76d00_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f77250_0, 0, 0;
    %load/v 8, v0x1f76f00_0, 1;
    %jmp/0xz  T_18.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f772f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f76e80_0, 0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/v 8, v0x1f772f0_0, 1;
    %cmpi/u 8, 0, 1;
    %jmp/1 T_18.2, 6;
    %cmpi/u 8, 1, 1;
    %jmp/1 T_18.3, 6;
    %cmpi/u 8, 2, 1;
    %jmp/1 T_18.4, 6;
    %cmpi/u 8, 3, 1;
    %jmp/1 T_18.5, 6;
    %cmpi/u 8, 4, 1;
    %jmp/1 T_18.6, 6;
    %cmpi/u 8, 5, 1;
    %jmp/1 T_18.7, 6;
    %cmpi/u 8, 6, 1;
    %jmp/1 T_18.8, 6;
    %cmpi/u 8, 7, 1;
    %jmp/1 T_18.9, 6;
    %jmp T_18.10;
T_18.2 ;
    %load/v 8, v0x1f76e80_0, 1;
    %mov 9, 0, 5;
   %cmpi/u 8, 8, 6;
    %mov 8, 5, 1;
    %load/v 9, v0x1f77160_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_18.11, 8;
    %load/v 8, v0x1f76e80_0, 1;
    %mov 9, 0, 31;
    %addi 8, 1, 32;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f76e80_0, 0, 8;
    %jmp T_18.12;
T_18.11 ;
    %load/v 8, v0x1f77160_0, 1;
    %jmp/0xz  T_18.13, 8;
    %movi 8, 1, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f772f0_0, 0, 8;
T_18.13 ;
T_18.12 ;
    %jmp T_18.10;
T_18.3 ;
    %load/v 8, v0x1f770e0_0, 1;
    %jmp/0xz  T_18.15, 8;
    %movi 8, 2, 3;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f772f0_0, 0, 8;
    %jmp T_18.16;
T_18.15 ;
    %movi 8, 5, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f772f0_0, 0, 8;
T_18.16 ;
    %jmp T_18.10;
T_18.4 ;
    %movi 8, 3, 3;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f772f0_0, 0, 8;
    %jmp T_18.10;
T_18.5 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f77250_0, 0, 1;
    %movi 8, 4, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f772f0_0, 0, 8;
    %jmp T_18.10;
T_18.6 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f77020_0, 0, 1;
    %load/v 8, v0x1f76f00_0, 1;
    %mov 9, 0, 5;
    %cmpi/u 8, 8, 6;
    %jmp/0xz  T_18.17, 4;
    %movi 8, 7, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f772f0_0, 0, 8;
    %jmp T_18.18;
T_18.17 ;
    %load/v 8, v0x1f77160_0, 1;
    %jmp/0xz  T_18.19, 8;
    %load/v 8, v0x1f76e80_0, 1;
    %mov 9, 0, 31;
    %addi 8, 1, 32;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f76e80_0, 0, 8;
T_18.19 ;
T_18.18 ;
    %jmp T_18.10;
T_18.7 ;
    %load/v 8, v0x1f76f00_0, 1;
    %mov 9, 0, 5;
    %cmpi/u 8, 8, 6;
    %jmp/0xz  T_18.21, 4;
    %movi 8, 6, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f772f0_0, 0, 8;
    %jmp T_18.22;
T_18.21 ;
    %load/v 8, v0x1f77160_0, 1;
    %jmp/0xz  T_18.23, 8;
    %load/v 8, v0x1f76e80_0, 1;
    %mov 9, 0, 31;
    %addi 8, 1, 32;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f76e80_0, 0, 8;
T_18.23 ;
T_18.22 ;
    %jmp T_18.10;
T_18.8 ;
    %movi 8, 7, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f772f0_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f76f80_0, 0, 1;
    %jmp T_18.10;
T_18.9 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f76e80_0, 0, 0;
    %jmp T_18.10;
T_18.10 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x1f76380;
T_19 ;
    %wait E_0x1f76080;
    %load/v 8, v0x1f765d0_0, 1;
    %jmp/0xz  T_19.0, 8;
    %load/v 8, v0x1f76530_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f76670_0, 0, 8;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x1f75ed0;
T_20 ;
    %wait E_0x1f76080;
    %load/v 8, v0x1f76190_0, 1;
    %jmp/0xz  T_20.0, 8;
    %load/v 8, v0x1f760d0_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x1f76230_0, 0, 8;
T_20.0 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x1f39f30;
T_21 ;
    %movi 8, 42, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x1f7aae0_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f7a660_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f7ac30_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1f7a8c0_0, 0, 0;
    %end;
    .thread T_21;
    .scope S_0x1f39f30;
T_22 ;
    %delay 10, 0;
    %load/v 8, v0x1f7a660_0, 1;
    %inv 8, 1;
    %set/v v0x1f7a660_0, 8, 1;
    %load/v 8, v0x1f7ac30_0, 1;
    %inv 8, 1;
    %set/v v0x1f7ac30_0, 8, 1;
    %jmp T_22;
    .thread T_22;
    .scope S_0x1f39f30;
T_23 ;
    %delay 30, 0;
    %set/v v0x1f7a8c0_0, 1, 1;
    %delay 10, 0;
    %ix/load 1, 7, 0;
    %mov 4, 0, 1;
    %jmp/1 T_23.0, 4;
    %load/x1p 8, v0x1f7aae0_0, 1;
    %jmp T_23.1;
T_23.0 ;
    %mov 8, 2, 1;
T_23.1 ;
; Save base=8 wid=1 in lookaside.
    %set/v v0x1f7ab60_0, 8, 1;
    %delay 10, 0;
    %ix/load 1, 6, 0;
    %mov 4, 0, 1;
    %jmp/1 T_23.2, 4;
    %load/x1p 8, v0x1f7aae0_0, 1;
    %jmp T_23.3;
T_23.2 ;
    %mov 8, 2, 1;
T_23.3 ;
; Save base=8 wid=1 in lookaside.
    %set/v v0x1f7ab60_0, 8, 1;
    %vpi_call 3 42 "$finish";
    %end;
    .thread T_23;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "./spimemory.v";
    "spi.t.v";
    "./inputconditioner.v";
    "./shiftregister.v";
    "./datamemory.v";
    "./fsmachine.v";
