5 18 101 5 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (compx1.1.vcd) 2 -o (compx1.1.cdd) 2 -v (compx1.1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 compx1.1.v 11 43 1
2 1 3d 16 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u0
1 a 1 13 107000b 1 0 63 0 64 17 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0
1 b 2 13 107000e 1 0 63 0 64 17 0 ffffffff 0 0 0 0 0 ffffffff 0 80000000 0 0
1 c 3 14 107000b 1 0 0 0 1 17 0 1 0 1 0 0
1 d 4 14 107000e 1 0 0 0 1 17 0 1 0 0 0 0
1 e 5 14 1070011 1 0 0 0 1 17 0 1 0 0 0 0
4 1 16 8 1 0 0 1
3 1 main.$u0 "main.$u0" 0 compx1.1.v 0 34 1
2 2 0 17 50005 1 1004 0 0 32 48 0 0
2 3 1 17 10001 0 1410 0 0 64 1 a
2 4 37 17 10005 1 16 2 3
2 5 0 18 50005 1 1008 0 0 32 48 1 0
2 6 1 18 10001 0 1410 0 0 64 1 b
2 7 37 18 10005 1 1a 5 6
2 8 0 19 50008 1 21004 0 0 1 16 0 0
2 9 1 19 10001 0 1410 0 0 1 1 c
2 10 37 19 10008 1 16 8 9
2 11 0 20 50008 1 21004 0 0 1 16 0 0
2 12 1 20 10001 0 1410 0 0 1 1 d
2 13 37 20 10008 1 16 11 12
2 14 0 21 50008 1 21004 0 0 1 16 0 0
2 15 1 21 10001 0 1410 0 0 1 1 e
2 16 37 21 10008 1 16 14 15
2 17 0 22 20002 1 1008 0 0 32 48 5 0
2 18 2c 22 10002 2 900a 17 0 32 18 0 ffffffff 0 0 0 0
2 19 1 23 a000a 1 1018 0 0 64 1 b
2 20 1 23 50005 1 1014 0 0 64 1 a
2 21 13 23 5000a 1 10b8 19 20 1 18 0 1 0 1 0 0
2 22 39 23 1000c 1 2a 21 0
2 23 0 25 20002 1 1008 0 0 32 48 5 0
2 24 2c 25 10002 2 900a 23 0 32 18 0 ffffffff 0 0 0 0
2 25 0 26 8000b 1 21000 0 0 1 16 0 1
2 26 0 26 30003 1 1408 0 0 32 48 2 0
2 27 23 26 10004 0 1410 0 26 1 18 0 1 0 0 0 0 a
2 28 37 26 1000b 1 12 25 27
2 29 1 27 a000a 1 1018 0 0 64 1 b
2 30 1 27 50005 1 1000 0 0 64 1 a
2 31 13 27 5000a 1 1020 29 30 1 18 0 1 0 0 0 0
2 32 39 27 1000c 1 22 31 0
2 33 0 29 20002 1 1008 0 0 32 48 5 0
2 34 2c 29 10002 2 900a 33 0 32 18 0 ffffffff 0 0 0 0
2 35 0 30 9000c 1 21008 0 0 1 16 1 0
2 36 0 30 30004 1 1408 0 0 32 48 3f 0
2 37 23 30 10005 0 1410 0 36 1 18 0 1 0 0 0 0 b
2 38 37 30 1000c 1 1a 35 37
2 39 1 31 a000a 1 1008 0 0 64 1 b
2 40 1 31 50005 1 1000 0 0 64 1 a
2 41 13 31 5000a 1 1000 39 40 1 18 0 1 0 0 0 0
2 42 39 31 1000c 1 2 41 0
2 43 5a 0 0 1 1002 0 0 1 18 0 1 0 0 0 0
2 44 0 32 e0011 0 21010 0 0 1 16 1 0
2 45 1 32 a000a 0 1410 0 0 1 1 e
2 46 37 32 a0011 0 32 44 45
2 47 0 28 e0011 0 21010 0 0 1 16 1 0
2 48 1 28 a000a 0 1410 0 0 1 1 d
2 49 37 28 a0011 0 32 47 48
2 50 0 24 7000a 1 21008 0 0 1 16 1 0
2 51 1 24 30003 0 1410 0 0 1 1 c
2 52 37 24 3000a 1 1a 50 51
4 4 17 1 11 7 7 4
4 7 18 1 0 10 10 4
4 10 19 1 0 13 13 4
4 13 20 1 0 16 16 4
4 16 21 1 0 18 18 4
4 18 22 1 0 22 0 4
4 22 23 1 0 52 24 4
4 52 24 3 6 24 24 4
4 24 25 1 0 28 0 4
4 28 26 1 0 32 32 4
4 32 27 1 0 49 34 4
4 49 28 10 6 34 34 4
4 34 29 1 0 38 0 4
4 38 30 1 0 42 42 4
4 42 31 1 0 46 43 4
4 46 32 10 6 43 43 4
4 43 33 0 0 0 0 4
3 1 main.$u1 "main.$u1" 0 compx1.1.v 0 41 1
